================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Thu Jan 08 14:46:35 PST 2026
    * Version:         2023.2 (Build 4023990 on Oct 11 2023)
    * Project:         hls_pfb
    * Solution:        hls (Vivado IP Flow Target)
    * Product family:  zynq
    * Target device:   xc7z045-ffg900-2


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  10 ns
    * C-Synthesis target clock:    10 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              2434
FF:               2079
DSP:              35
BRAM:             46
URAM:             0
SRL:              195


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 10.000      |
| Post-Synthesis | 3.793       |
+----------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+------------------------------------------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                                                                         | LUT  | FF   | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+------------------------------------------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                                                                         | 2434 | 2079 | 35  | 46   |      |     |        |      |         |          |        |
|   (inst)                                                                     |      | 2    |     |      |      |     |        |      |         |          |        |
|   compute_pfb_U0                                                             | 1299 | 374  | 35  | 37   |      |     |        |      |         |          |        |
|     (compute_pfb_U0)                                                         | 25   | 94   |     |      |      |     |        |      |         |          |        |
|     compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_U     |      |      |     | 1    |      |     |        |      |         |          |        |
|     compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_U     |      |      |     | 1    |      |     |        |      |         |          |        |
|     compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_U     |      |      |     | 1    |      |     |        |      |         |          |        |
|     compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_U     |      |      |     | 1    |      |     |        |      |         |          |        |
|     compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_U       |      |      |     | 1    |      |     |        |      |         |          |        |
|     grp_compute_pfb_Pipeline_compute_loop_fu_168                             | 1238 | 202  | 35  | 32   |      |     |        |      |         |          |        |
|       (grp_compute_pfb_Pipeline_compute_loop_fu_168)                         | 419  | 202  | 7   |      |      |     |        |      |         |          |        |
|       compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_U | 2    |      |     | 1    |      |     |        |      |         |          |        |
|       compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_U |      |      |     | 1    |      |     |        |      |         |          |        |
|       compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_U | 47   |      |     | 1    |      |     |        |      |         |          |        |
|       compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_U | 48   |      |     | 1    |      |     |        |      |         |          |        |
|       compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_U |      |      |     | 1    |      |     |        |      |         |          |        |
|       compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_U |      |      |     | 1    |      |     |        |      |         |          |        |
|       compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_U | 32   |      |     | 1    |      |     |        |      |         |          |        |
|       compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_U | 48   |      |     | 1    |      |     |        |      |         |          |        |
|       compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_U |      |      |     | 1    |      |     |        |      |         |          |        |
|       compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_U | 32   |      |     | 1    |      |     |        |      |         |          |        |
|       compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_U  |      |      |     | 1    |      |     |        |      |         |          |        |
|       compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_U |      |      |     | 1    |      |     |        |      |         |          |        |
|       compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_U | 40   |      |     | 1    |      |     |        |      |         |          |        |
|       compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_U | 48   |      |     | 1    |      |     |        |      |         |          |        |
|       compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_U |      |      |     | 1    |      |     |        |      |         |          |        |
|       compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_U |      |      |     | 1    |      |     |        |      |         |          |        |
|       compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_U | 33   |      |     | 1    |      |     |        |      |         |          |        |
|       compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_U | 48   |      |     | 1    |      |     |        |      |         |          |        |
|       compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_U |      |      |     | 1    |      |     |        |      |         |          |        |
|       compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_U |      |      |     | 1    |      |     |        |      |         |          |        |
|       compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_U | 32   |      |     | 1    |      |     |        |      |         |          |        |
|       compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_U  |      |      |     | 1    |      |     |        |      |         |          |        |
|       compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_U | 48   |      |     | 1    |      |     |        |      |         |          |        |
|       compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_U |      |      |     | 1    |      |     |        |      |         |          |        |
|       compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_U  | 48   |      |     | 1    |      |     |        |      |         |          |        |
|       compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_U  | 48   |      |     | 1    |      |     |        |      |         |          |        |
|       compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_U  |      |      |     | 1    |      |     |        |      |         |          |        |
|       compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_U  | 2    |      |     | 1    |      |     |        |      |         |          |        |
|       compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_U  | 34   |      |     | 1    |      |     |        |      |         |          |        |
|       compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_U  |      |      |     | 1    |      |     |        |      |         |          |        |
|       compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_U  | 50   |      |     | 1    |      |     |        |      |         |          |        |
|       compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_U    | 48   |      |     | 1    |      |     |        |      |         |          |        |
|       mac_muladd_16s_16s_31s_31_4_1_U74                                      |      |      | 2   |      |      |     |        |      |         |          |        |
|       mac_muladd_16s_16s_31s_31_4_1_U75                                      |      |      | 2   |      |      |     |        |      |         |          |        |
|       mac_muladd_16s_16s_31s_31_4_1_U76                                      |      |      | 2   |      |      |     |        |      |         |          |        |
|       mac_muladd_16s_16s_31s_31_4_1_U77                                      |      |      | 2   |      |      |     |        |      |         |          |        |
|       mac_muladd_16s_16s_31s_31_4_1_U78                                      |      |      | 2   |      |      |     |        |      |         |          |        |
|       mac_muladd_16s_16s_31s_31_4_1_U79                                      | 65   |      | 2   |      |      |     |        |      |         |          |        |
|       mac_muladd_16s_16s_31s_31_4_1_U80                                      |      |      | 2   |      |      |     |        |      |         |          |        |
|       mac_muladd_16s_16s_31s_31_4_1_U81                                      |      |      | 2   |      |      |     |        |      |         |          |        |
|       mac_muladd_16s_16s_31s_31_4_1_U82                                      |      |      | 2   |      |      |     |        |      |         |          |        |
|       mac_muladd_16s_16s_31s_31_4_1_U83                                      |      |      | 2   |      |      |     |        |      |         |          |        |
|       mac_muladd_16s_16s_31s_31_4_1_U84                                      |      |      | 2   |      |      |     |        |      |         |          |        |
|       mac_muladd_16s_16s_31s_31_4_1_U85                                      |      |      | 2   |      |      |     |        |      |         |          |        |
|       mac_muladd_16s_16s_31s_31_4_1_U86                                      |      |      | 2   |      |      |     |        |      |         |          |        |
|       mac_muladd_16s_16s_31s_31_4_1_U87                                      | 66   |      | 2   |      |      |     |        |      |         |          |        |
|     grp_compute_pfb_Pipeline_load_coeffs_fu_151                              | 36   | 78   |     |      |      |     |        |      |         |          |        |
|   control_r_s_axi_U                                                          | 89   | 106  |     |      |      |     |        |      |         |          |        |
|   control_s_axi_U                                                            | 27   | 27   |     |      |      |     |        |      |         |          |        |
|   gmem_m_axi_U                                                               | 739  | 803  |     | 1    |      |     |        |      |         |          |        |
|   read_inputs_U0                                                             | 132  | 432  |     |      |      |     |        |      |         |          |        |
|     (read_inputs_U0)                                                         | 11   | 144  |     |      |      |     |        |      |         |          |        |
|   start_for_write_outputs_U0_U                                               | 5    | 4    |     |      |      |     |        |      |         |          |        |
|   stream_compute_to_write_U                                                  | 19   | 21   |     | 4    |      |     |        |      |         |          |        |
|   stream_read_to_compute_U                                                   | 15   | 21   |     | 4    |      |     |        |      |         |          |        |
|   write_outputs_U0                                                           | 109  | 289  |     |      |      |     |        |      |         |          |        |
|     (write_outputs_U0)                                                       | 6    | 17   |     |      |      |     |        |      |         |          |        |
+------------------------------------------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 1.11%  | OK     |
| FD                                                        | 50%       | 0.48%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.28%  | OK     |
| MUXF7                                                     | 15%       | 0.06%  | OK     |
| DSP                                                       | 80%       | 3.89%  | OK     |
| RAMB/FIFO                                                 | 80%       | 4.22%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 4.05%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 4099      | 82     | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 2.70   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.500ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.350ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+-------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                                                                 | ENDPOINT PIN                                                                         | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                                                                |                                                                                      |              |            |                |          DELAY |        DELAY |
+-------+-------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 6.207 | gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK                 | gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg/ENARDEN                         |            3 |         16 |          3.403 |          1.929 |        1.474 |
| Path2 | 6.292 | compute_pfb_U0/grp_compute_pfb_Pipeline_compute_loop_fu_168/k_fu_224_reg[10]/C | compute_pfb_U0/grp_compute_pfb_Pipeline_compute_loop_fu_168/tmp_3_reg_2430_reg/A[10] |            1 |          4 |          0.990 |          0.356 |        0.634 |
| Path3 | 6.292 | compute_pfb_U0/grp_compute_pfb_Pipeline_compute_loop_fu_168/k_fu_224_reg[10]/C | compute_pfb_U0/grp_compute_pfb_Pipeline_compute_loop_fu_168/tmp_3_reg_2430_reg/A[11] |            1 |          4 |          0.990 |          0.356 |        0.634 |
| Path4 | 6.442 | gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK                 | gmem_m_axi_U/load_unit/buff_rdata/mOutPtr_reg[0]/CE                                  |            3 |         16 |          3.296 |          1.929 |        1.367 |
| Path5 | 6.442 | gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK                 | gmem_m_axi_U/load_unit/buff_rdata/mOutPtr_reg[1]/CE                                  |            3 |         16 |          3.296 |          1.929 |        1.367 |
+-------+-------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +------------------------------------------------------------------------+--------------------+
    | Path1 Cells                                                            | Primitive Type     |
    +------------------------------------------------------------------------+--------------------+
    | gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg                   | BMEM.bram.RAMB18E1 |
    | gmem_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/dout[1]_i_2 | LUT.others.LUT6    |
    | gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_i_4               | LUT.others.LUT3    |
    | gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_i_1               | LUT.others.LUT2    |
    +------------------------------------------------------------------------+--------------------+

    +------------------------------------------------------------------------------------+----------------------+
    | Path2 Cells                                                                        | Primitive Type       |
    +------------------------------------------------------------------------------------+----------------------+
    | compute_pfb_U0/grp_compute_pfb_Pipeline_compute_loop_fu_168/k_fu_224_reg[10]       | FLOP_LATCH.flop.FDRE |
    | compute_pfb_U0/grp_compute_pfb_Pipeline_compute_loop_fu_168/tmp_1_reg_2425_reg_i_1 | LUT.others.LUT1      |
    | compute_pfb_U0/grp_compute_pfb_Pipeline_compute_loop_fu_168/tmp_3_reg_2430_reg     | MULT.dsp.DSP48E1     |
    +------------------------------------------------------------------------------------+----------------------+

    +------------------------------------------------------------------------------------+----------------------+
    | Path3 Cells                                                                        | Primitive Type       |
    +------------------------------------------------------------------------------------+----------------------+
    | compute_pfb_U0/grp_compute_pfb_Pipeline_compute_loop_fu_168/k_fu_224_reg[10]       | FLOP_LATCH.flop.FDRE |
    | compute_pfb_U0/grp_compute_pfb_Pipeline_compute_loop_fu_168/tmp_1_reg_2425_reg_i_1 | LUT.others.LUT1      |
    | compute_pfb_U0/grp_compute_pfb_Pipeline_compute_loop_fu_168/tmp_3_reg_2430_reg     | MULT.dsp.DSP48E1     |
    +------------------------------------------------------------------------------------+----------------------+

    +------------------------------------------------------------------------+----------------------+
    | Path4 Cells                                                            | Primitive Type       |
    +------------------------------------------------------------------------+----------------------+
    | gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg                   | BMEM.bram.RAMB18E1   |
    | gmem_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/dout[1]_i_2 | LUT.others.LUT6      |
    | gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_i_4               | LUT.others.LUT3      |
    | gmem_m_axi_U/load_unit/buff_rdata/mOutPtr[8]_i_1                       | LUT.others.LUT3      |
    | gmem_m_axi_U/load_unit/buff_rdata/mOutPtr_reg[0]                       | FLOP_LATCH.flop.FDRE |
    +------------------------------------------------------------------------+----------------------+

    +------------------------------------------------------------------------+----------------------+
    | Path5 Cells                                                            | Primitive Type       |
    +------------------------------------------------------------------------+----------------------+
    | gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg                   | BMEM.bram.RAMB18E1   |
    | gmem_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/dout[1]_i_2 | LUT.others.LUT6      |
    | gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_i_4               | LUT.others.LUT3      |
    | gmem_m_axi_U/load_unit/buff_rdata/mOutPtr[8]_i_1                       | LUT.others.LUT3      |
    | gmem_m_axi_U/load_unit/buff_rdata/mOutPtr_reg[1]                       | FLOP_LATCH.flop.FDRE |
    +------------------------------------------------------------------------+----------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+-----------------------------------------------------------------------------------+
| Report Type              | Report Location                                                                   |
+--------------------------+-----------------------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/pfb_multichannel_decimator_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/pfb_multichannel_decimator_failfast_synth.rpt                 |
| timing                   | impl/verilog/report/pfb_multichannel_decimator_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/pfb_multichannel_decimator_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/pfb_multichannel_decimator_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/pfb_multichannel_decimator_utilization_hierarchical_synth.rpt |
+--------------------------+-----------------------------------------------------------------------------------+


