Checking out Encounter license ...
Encounter_Digital_Impl_Sys_XL 13.1 license checkout succeeded.
You can run 2 CPU jobs with the base license that is currently checked out.
If required, use the setMultiCpuUsage command to enable multi-CPU processing.
This Encounter release has been compiled with OA version 22.43-p014.

Using non-default "simple" font mode ...
*******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2013.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

@(#)CDS: Encounter v13.13-s017_1 (64bit) 07/30/2013 13:03 (Linux 2.6)
@(#)CDS: NanoRoute v13.13-s005 NR130716-1135/13_10-UB (database version 2.30, 190.4.1) {superthreading v1.19}
@(#)CDS: CeltIC v13.13-s001_1 (64bit) 07/19/2013 04:50:05 (Linux 2.6.18-194.el5)
@(#)CDS: AAE 13.13-e003 (64bit) 07/30/2013 (Linux 2.6.18-194.el5)
@(#)CDS: CTE 13.13-s004_1 (64bit) Jul 30 2013 05:44:27 (Linux 2.6.18-194.el5)
@(#)CDS: CPE v13.13-s001
@(#)CDS: IQRC/TQRC 12.1.1-s225 (64bit) Wed Jun 12 20:28:41 PDT 2013 (Linux 2.6.18-194.el5)
--- Starting "Encounter v13.13-s017_1" on Tue Jul 18 15:53:56 2017 (mem=75.1M) ---
--- Running on microelnsys (x86_64 w/Linux 2.6.18-410.el5) ---
This version was compiled on Tue Jul 30 13:03:02 PDT 2013.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
*** Memory pool thread-safe mode activated.
<CMD> set defHierChar /
<CMD> set delaycal_input_transition_delay 0.1ps
Set Input Pin Transition Delay as 0.1 ps.
<CMD> set fpIsMaxIoHeight 0
<CMD> set init_gnd_net gnd
<CMD> set init_mmmc_file Default.view
<CMD> set init_oa_search_lib {}
<CMD> set init_pwr_net vdd
<CMD> set init_verilog DLX.v
<CMD> set lsgOCPGainMult 1.000000
<CMD> set init_lef_file /software/dk/nangate45/lef/NangateOpenCellLibrary.lef
<CMD> init_design

Loading LEF file /software/dk/nangate45/lef/NangateOpenCellLibrary.lef...
Set DBUPerIGU to M2 pitch 380.

viaInitial starts at Tue Jul 18 15:54:16 2017
viaInitial ends at Tue Jul 18 15:54:16 2017
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'DLX.v'
Inserting temporary buffers to remove assignment statements.

*** Memory Usage v#1 (Current mem = 341.844M, initial mem = 75.145M) ***
*** End netlist parsing (cpu=0:00:00.3, real=0:00:00.0, mem=341.8M) ***
Top level cell is DLX_IR_SIZE32_PC_SIZE32.
Reading libsTYP timing library '/software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X2' is not defined in the library.
Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
Read 134 cells in library 'NangateOpenCellLibrary' 
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.16min, fe_real=0.50min, fe_mem=367.5M) ***

{DETAILMESSAGE}Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell DLX_IR_SIZE32_PC_SIZE32 ...
*** Netlist is unique.
** info: there are 4233 modules.
** info: there are 9075 stdCell insts.

*** Memory Usage v#1 (Current mem = 386.293M, initial mem = 75.145M) ***
*info - Done with setDoAssign with 73 assigns removed and 0 assigns could not be removed.
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Input Pin Transition Delay as 0.1 ps.
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /software/dk/nangate45/lef/captables/NCSU_FreePDK_45nm.capTbl ...
Cap table was created using Encounter 08.10-p004_1.
Process name: master_techFreePDK45.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: default
    RC-Corner Name        : standard
    RC-Corner Index       : 0
    RC-Corner Temperature : 300 Celsius
    RC-Corner Cap Table   : '/software/dk/nangate45/lef/captables/NCSU_FreePDK_45nm.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
*Info: initialize multi-corner CTS.
CTE reading timing constraint file 'DLX.sdc' ...
Number of path exceptions in the constraint file = 1
Number of paths exceptions after getting compressed = 1
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=281.5M, current mem=389.4M)
Total number of combinational cells: 99
Total number of sequential cells: 29
Total number of tristate cells: 6
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
Total number of usable buffers: 9
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
WARN: No Power Domain Created at this stage, default max voltage is 0
<CMD> fit
<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -coreMarginsBy die -site FreePDK45_38x28_10R_NP_162NW_34O -r 0.996441281139 0.699994 4.0 4 4 4
Adjusting Core to Left to: 4.1800. Core to Bottom to: 4.0600.
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
**WARN: (ENCFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site FreePDK45_38x28_10R_NP_162NW_34O -r 0.978062157221 0.699985 4.18 4.06 4.0 4.0
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> fit
<CMD> set sprCreateIeRingNets {}
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingWidth 1.0
<CMD> set sprCreateIeRingSpacing 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> addRing -stacked_via_top_layer metal10 -around core -jog_distance 0.095 -threshold 0.095 -nets {gnd vdd} -stacked_via_bottom_layer metal1 -layer {bottom metal9 top metal9 right metal10 left metal10} -width 0.8 -spacing 0.8 -offset 0.095

The power planner created 8 wires.
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 394.2M) ***
<CMD> fit
<CMD> set sprCreateIeStripeNets {}
<CMD> set sprCreateIeStripeLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeSpacing 2.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> addStripe -block_ring_top_layer_limit metal10 -max_same_layer_jog_length 1.6 -padcore_ring_bottom_layer_limit metal9 -set_to_set_distance 20 -stacked_via_top_layer metal10 -padcore_ring_top_layer_limit metal10 -spacing 0.8 -xleft_offset 15 -merge_stripes_value 0.095 -layer metal10 -block_ring_bottom_layer_limit metal9 -width 0.8 -nets {gnd vdd} -stacked_via_bottom_layer metal1

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
Stripe generation is complete; vias are now being generated.
The power planner created 14 wires.
*** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 395.1M) ***
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { metal1 metal10 } -blockPinTarget { nearestRingStripe nearestTarget } -padPinPortConnect { allPort oneGeom } -stripeSCpinTarget { blockring padring ring stripe ringpin blockpin } -checkAlignedSecondaryPin 1 -blockPin useLef -allowJogging 1 -crossoverViaBottomLayer metal1 -allowLayerChange 1 -targetViaTopLayer metal10 -crossoverViaTopLayer metal10 -targetViaBottomLayer metal1 -nets { gnd vdd }
**WARN: (ENCSR-4054):	Option "-checkAlignedSecondaryPin" is obsolete. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove "-checkAlignedSecondaryPin" from your script.
**WARN: (ENCSR-4053):	Option -crossoverViaBottomLayer is obsolete and has been replaced by -crossoverViaLayerRange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use -crossoverViaLayerRange.
**WARN: (ENCSR-4053):	Option -targetViaTopLayer is obsolete and has been replaced by -targetViaLayerRange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use -targetViaLayerRange.
**WARN: (ENCSR-4053):	Option -crossoverViaTopLayer is obsolete and has been replaced by -crossoverViaLayerRange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use -crossoverViaLayerRange.
**WARN: (ENCSR-4053):	Option -targetViaBottomLayer is obsolete and has been replaced by -targetViaLayerRange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use -targetViaLayerRange.
*** Begin SPECIAL ROUTE on Tue Jul 18 15:58:03 2017 ***
SPECIAL ROUTE ran on directory: /home/ms17.20/DLX/ph
SPECIAL ROUTE ran on machine: microelnsys (Linux 2.6.18-410.el5 x86_64 1.99Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "gnd vdd"
routeSpecial set to true
srouteBlockPin set to "useLefConvention"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 10
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to true
srouteJogControl set to "preferWithChanges differentLayer"
srouteLevelShifterMaxGap set to 1
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteStopBlockPin set to "nearestTarget"
srouteStripeCoreTarget set to "blockring padring ring stripe ringpin blockpin"
srouteTopLayerLimit set to 10
srouteTopTargetLayerLimit set to 10
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 887.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 22 layers, 10 routing layers, 1 overlap layer
Read in 134 macros, 33 used
Read in 33 components
  33 core components: 33 unplaced, 0 placed, 0 fixed
Read in 167 logical pins
Read in 167 nets
Read in 2 special nets, 2 routed
2 nets selected.

Begin power routing ...
**WARN: (ENCSR-1253):	Cannot find any standard cell pin connected to net vdd.
Run "globalNetConnect" command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GNROUND".
**WARN: (ENCSR-1254):	Cannot find any block pin of net vdd. Check net list, or change option to include pin in given range.
**WARN: (ENCSR-1255):	Cannot find any pad pin of net vdd to create pad ring. Check net list, or remove "CLASS CORE" from PORT definition in LEF file, or change option to include pin in given range.
**WARN: (ENCSR-1256):	Cannot find any CORE class pad pin of net vdd. Change routing area or layer to include the expected pin, or check netlist, or change port class in LEF file.
Cannot find any AREAIO class pad pin of net vdd. Check net list, or change port class in LEF file, or change option to include pin in given range.
**WARN: (ENCSR-1253):	Cannot find any standard cell pin connected to net gnd.
Run "globalNetConnect" command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GNROUND".
**WARN: (ENCSR-1254):	Cannot find any block pin of net gnd. Check net list, or change option to include pin in given range.
**WARN: (ENCSR-1255):	Cannot find any pad pin of net gnd to create pad ring. Check net list, or remove "CLASS CORE" from PORT definition in LEF file, or change option to include pin in given range.
**WARN: (ENCSR-1256):	Cannot find any CORE class pad pin of net gnd. Change routing area or layer to include the expected pin, or check netlist, or change port class in LEF file.
Cannot find any AREAIO class pad pin of net gnd. Check net list, or change port class in LEF file, or change option to include pin in given range.
**WARN: (ENCSR-468):	Cannot find any standard cell pin connected to net vdd.
Use "setSrouteMode -corePinReferenceMacro <standard cell>" to specify a reference macro for followpin connection, or run "globalNetConnect" command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GNROUND".
**WARN: (ENCSR-468):	Cannot find any standard cell pin connected to net vdd.
Use "setSrouteMode -corePinReferenceMacro <standard cell>" to specify a reference macro for followpin connection, or run "globalNetConnect" command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GNROUND".
CPU time for FollowPin 0 seconds
**WARN: (ENCSR-468):	Cannot find any standard cell pin connected to net gnd.
Use "setSrouteMode -corePinReferenceMacro <standard cell>" to specify a reference macro for followpin connection, or run "globalNetConnect" command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GNROUND".
**WARN: (ENCSR-468):	Cannot find any standard cell pin connected to net gnd.
Use "setSrouteMode -corePinReferenceMacro <standard cell>" to specify a reference macro for followpin connection, or run "globalNetConnect" command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GNROUND".
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 216
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 108
End power routing: cpu: 0:00:00, real: 0:00:01, peak: 926.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 37 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished


sroute post-processing starts at Tue Jul 18 15:58:04 2017
The viaGen is rebuilding shadow vias for net gnd.
sroute post-processing ends at Tue Jul 18 15:58:04 2017

sroute post-processing starts at Tue Jul 18 15:58:04 2017
The viaGen is rebuilding shadow vias for net vdd.

**WARN: ViaGen Warning: MINCUT rule violation, no via created:
	layer via9 at (1.68, 3.66) (2.40, 4.46)

**WARN: ViaGen Warning: MINCUT rule violation, no via created:
	layer via9 at (21.58, 3.66) (21.58, 4.46)

**WARN: ViaGen Warning: MINCUT rule violation, no via created:
	layer via9 at (41.58, 3.66) (41.58, 4.46)

**WARN: ViaGen Warning: MINCUT rule violation, no via created:
	layer via9 at (61.58, 3.66) (61.58, 4.46)

**WARN: ViaGen Warning: MINCUT rule violation, no via created:
	layer via9 at (81.58, 3.66) (81.58, 4.46)

**WARN: ViaGen Warning: MINCUT rule violation, no via created:
	layer via9 at (101.58, 3.66) (101.58, 4.46)

**WARN: ViaGen Warning: MINCUT rule violation, no via created:
	layer via9 at (121.58, 3.66) (121.58, 4.46)

**WARN: ViaGen Warning: MINCUT rule violation, no via created:
	layer via9 at (141.58, 3.66) (141.58, 4.46)

**WARN: ViaGen Warning: MINCUT rule violation, no via created:
	layer via9 at (159.10, 3.66) (159.82, 4.46)
sroute post-processing ends at Tue Jul 18 15:58:04 2017
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:1
sroute: Total Memory used = 3.49 megs
sroute: Total Peak Memory used = 401.00 megs
**WARN: (ENCSYT-13331):	Command 'setPrerouteAsObs' is obsolete and will be removed in future release. The obsolete command still works in this release, but to avoid this warning and to ensure compatibility with future releases, please remove the obsolete command from your script and use 'setPlaceMode -prerouteAsObs' to replace it.
<CMD> setPlaceMode -fp false
<CMD> placeDesign -prePlaceOpt
*** Starting placeDesign default flow ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (ENCDC-1629):	The variable rdagUseDefaultDelayLimit was set to 101. This is less than the default 1000 and may result in inaccurate results for high fanout nets. To change the variable, run command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.25674 path_group
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 425.5M, InitMEM = 425.5M)
siFlow : Timing analysis mode is single, using late cdB files
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=450.129 CPU=0:00:02.4 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:02.8  real=0:00:05.0  mem= 450.1M) ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
All-RC-Corners-Per-Net-In-Memory is turned ON...
Updating netlist

*summary: 915 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.6) ***
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
*** Starting "NanoPlace(TM) placement v#1 (mem=450.4M)" ...
**WARN: (ENCTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
Type 'man ENCTS-403' for more detail.
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.8 mem=456.4M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.9 mem=462.5M) ***
Options: timingDriven clkGateAware ignoreScan ignoreSpare pinGuide congEffort=auto gpeffort=medium 
**WARN: (ENCSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
Define the scan chains before using this option.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=310.3M, current mem=438.0M)
***Info:set default view from current views (1 active views)****
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /software/dk/nangate45/lef/captables/NCSU_FreePDK_45nm.capTbl ...
Cap table was created using Encounter 08.10-p004_1.
Process name: master_techFreePDK45.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: default
    RC-Corner Name        : standard
    RC-Corner Index       : 0
    RC-Corner Temperature : 300 Celsius
    RC-Corner Cap Table   : '/software/dk/nangate45/lef/captables/NCSU_FreePDK_45nm.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
CTE reading timing constraint file 'DLX.sdc' ...
Number of path exceptions in the constraint file = 1
Number of paths exceptions after getting compressed = 1
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=310.3M, current mem=419.0M)
Total number of combinational cells: 99
Total number of sequential cells: 29
Total number of tristate cells: 6
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
Total number of usable buffers: 9
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
WARN: No Power Domain Created at this stage, default max voltage is 0
#std cell=8160 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=8460 #term=30819 #term/net=3.64, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=164
stdCell: 8160 single + 0 double + 0 multi
Total standard cell length = 11.0510 (mm), area = 0.0155 (mm^2)
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Average module density = 0.674.
Density for the design = 0.674.
       = stdcell_area 58163 sites (15471 um^2) / alloc_area 86242 sites (22940 um^2).
Pin Density = 0.530.
            = total # of pins 30819 / total Instance area 58163.
Found multi-fanin net dp/arith_log_un/out_sl[31]
Found multi-fanin net dp/arith_log_un/out_sl[30]
Found multi-fanin net dp/arith_log_un/out_sl[29]
Found multi-fanin net dp/arith_log_un/out_sl[28]
Found multi-fanin net dp/arith_log_un/out_sl[27]
Found multi-fanin net dp/arith_log_un/out_sl[26]
Found multi-fanin net dp/arith_log_un/out_sl[25]
Found multi-fanin net dp/arith_log_un/out_sl[24]
Found multi-fanin net dp/arith_log_un/out_sl[23]
Found multi-fanin net dp/arith_log_un/out_sl[22]
......
Found 32 (out of 8492) multi-fanin nets.
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 6.645e-09 (4.44e-09 2.20e-09)
              Est.  stn bbox = 6.645e-09 (4.44e-09 2.20e-09)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 454.3M
Iteration  2: Total net bbox = 6.645e-09 (4.44e-09 2.20e-09)
              Est.  stn bbox = 6.645e-09 (4.44e-09 2.20e-09)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 454.3M
Iteration  3: Total net bbox = 1.671e+03 (8.56e+02 8.15e+02)
              Est.  stn bbox = 1.671e+03 (8.56e+02 8.15e+02)
              cpu = 0:00:00.5 real = 0:00:01.0 mem = 454.6M
Iteration  4: Total net bbox = 6.233e+04 (2.84e+04 3.39e+04)
              Est.  stn bbox = 6.233e+04 (2.84e+04 3.39e+04)
              cpu = 0:00:04.1 real = 0:00:07.0 mem = 454.6M
Iteration  5: Total net bbox = 7.073e+04 (2.95e+04 4.13e+04)
              Est.  stn bbox = 7.073e+04 (2.95e+04 4.13e+04)
              cpu = 0:00:05.8 real = 0:00:11.0 mem = 454.6M
Iteration  6: Total net bbox = 7.338e+04 (3.10e+04 4.23e+04)
              Est.  stn bbox = 7.338e+04 (3.10e+04 4.23e+04)
              cpu = 0:00:05.0 real = 0:00:10.0 mem = 455.8M
Iteration  7: Total net bbox = 8.092e+04 (3.60e+04 4.49e+04)
              Est.  stn bbox = 1.120e+05 (4.61e+04 6.59e+04)
              cpu = 0:00:00.6 real = 0:00:00.0 mem = 452.5M
Iteration  8: Total net bbox = 8.092e+04 (3.60e+04 4.49e+04)
              Est.  stn bbox = 1.120e+05 (4.61e+04 6.59e+04)
              cpu = 0:00:03.7 real = 0:00:07.0 mem = 452.5M
Iteration  9: Total net bbox = 8.077e+04 (3.61e+04 4.47e+04)
              Est.  stn bbox = 1.123e+05 (4.66e+04 6.57e+04)
              cpu = 0:00:05.1 real = 0:00:09.0 mem = 453.5M
Iteration 10: Total net bbox = 8.077e+04 (3.61e+04 4.47e+04)
              Est.  stn bbox = 1.123e+05 (4.66e+04 6.57e+04)
              cpu = 0:00:03.9 real = 0:00:07.0 mem = 453.5M
Iteration 11: Total net bbox = 8.336e+04 (3.73e+04 4.61e+04)
              Est.  stn bbox = 1.141e+05 (4.76e+04 6.65e+04)
              cpu = 0:00:06.7 real = 0:00:13.0 mem = 453.5M
Iteration 12: Total net bbox = 8.336e+04 (3.73e+04 4.61e+04)
              Est.  stn bbox = 1.141e+05 (4.76e+04 6.65e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 453.5M
*** cost = 8.336e+04 (3.73e+04 4.61e+04) (cpu for global=0:00:35.6) real=0:01:05***
Info: 2 clock gating cells identified, 0 (on average) moved
Core Placement runtime cpu: 0:00:27.7 real: 0:00:51.0
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:01.0, peak res=343.6M, current mem=426.5M)
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:01.0, real=0:00:02.0, mem=426.6MB) @(0:00:58.5 - 0:00:59.4).
move report: preRPlace moves 8160 insts, mean move: 0.43 um, max move: 2.22 um
	max move on inst (dp/rf/U2655): (6.41, 60.81) --> (7.98, 61.46)
wireLenOptFixPriorityInst 0 inst fixed
Placement tweakage begins.
wire length = 8.101e+04 = 3.419e+04 H + 4.682e+04 V
wire length = 8.040e+04 = 3.376e+04 H + 4.664e+04 V
Placement tweakage ends.
move report: tweak moves 1198 insts, mean move: 1.56 um, max move: 13.87 um
	max move on inst (dp/rf/U387): (62.70, 137.06) --> (48.83, 137.06)
[CPU] RefinePlace/TweakPlacement (cpu=0:00:00.8, real=0:00:01.0, mem=426.6MB) @(0:00:59.5 - 0:01:00).
Clock gating cells determined by native netlist tracing.
Wire length optimization begins.
Wire length optimization ends. (0:00:01.0)
move report: xdp moves 2956 insts, mean move: 2.01 um, max move: 12.18 um
	max move on inst (dp/rf/U152): (28.50, 62.86) --> (20.52, 67.06)
[CPU] RefinePlace/WireLenOpt (cpu=0:00:01.4, real=0:00:03.0, mem=429.6MB) @(0:01:00 - 0:01:02).
[CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=429.6MB) @(0:01:02 - 0:01:02).
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 8160 insts, mean move: 1.06 um, max move: 15.68 um
	max move on inst (dp/rf/U381): (62.67, 126.50) --> (76.19, 128.66)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        15.68 um
  inst (dp/rf/U381) with max move: (62.669, 126.496) -> (76.19, 128.66)
  mean    (X+Y) =         1.06 um
Total instances flipped for WireLenOpt: 5557
Total instances moved : 8160
*** cpu=0:00:03.3   mem=429.6M  mem(used)=3.1M***
[CPU] RefinePlace/total (cpu=0:00:03.3, real=0:00:06.0, mem=429.5MB) @(0:00:58.5 - 0:01:02).
Total net length = 7.891e+04 (3.363e+04 4.528e+04) (ext = 4.832e+03)
*** End of Placement (cpu=0:00:42.3, real=0:01:17, mem=429.5M) ***
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
default core: bins with density >  0.75 = 8.26 % ( 10 / 121 )
*** Free Virtual Timing Model ...(mem=419.4M)
Starting IO pin assignment...
Completed IO pin assignment.
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /software/dk/nangate45/lef/captables/NCSU_FreePDK_45nm.capTbl ...
Cap table was created using Encounter 08.10-p004_1.
Process name: master_techFreePDK45.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: default
    RC-Corner Name        : standard
    RC-Corner Index       : 0
    RC-Corner Temperature : 300 Celsius
    RC-Corner Cap Table   : '/software/dk/nangate45/lef/captables/NCSU_FreePDK_45nm.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
CTE reading timing constraint file 'DLX.sdc' ...
Number of path exceptions in the constraint file = 1
Number of paths exceptions after getting compressed = 1
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=317.9M, current mem=419.6M)
Total number of combinational cells: 99
Total number of sequential cells: 29
Total number of tristate cells: 6
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
Total number of usable buffers: 9
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
WARN: No Power Domain Created at this stage, default max voltage is 0
***Info:reseting back to current views is done ****
**WARN: (ENCSP-9025):	No scan chain specified/traced.
Starting congestion repair ...
*** Starting trialRoute (mem=420.3M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -noPinGuide

routingBox: (0 0) (322680 315720)
coreBox:    (8360 8120) (314680 307720)

Phase 1a route (0:00:00.1 423.8M):
Est net length = 1.006e+05um = 4.646e+04H + 5.415e+04V
Usage: (20.1%H 29.2%V) = (6.129e+04um 9.575e+04um) = (36145 57324)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 311 = 5 (0.05% H) + 307 (3.23% V)

Phase 1b route (0:00:00.0 426.3M):
Usage: (20.0%H 29.2%V) = (6.114e+04um 9.578e+04um) = (36054 57324)
Overflow: 312 = 2 (0.03% H) + 309 (3.26% V)

Phase 1c route (0:00:00.0 426.3M):
Usage: (19.9%H 29.1%V) = (6.077e+04um 9.567e+04um) = (35842 57264)
Overflow: 255 = 1 (0.01% H) + 253 (2.67% V)

Phase 1d route (0:00:00.0 426.3M):
Usage: (19.9%H 29.1%V) = (6.078e+04um 9.568e+04um) = (35851 57268)
Overflow: 243 = 1 (0.01% H) + 242 (2.54% V)

Phase 1a-1d Overflow: 0.01% H + 2.54% V (0:00:00.2 426.3M)


Phase 1e route (0:00:00.0 427.0M):
Usage: (20.0%H 29.2%V) = (6.107e+04um 9.578e+04um) = (36016 57321)
Overflow: 79 = 0 (0.00% H) + 79 (0.84% V)

Phase 1f route (0:00:00.0 427.0M):
Usage: (20.1%H 29.2%V) = (6.119e+04um 9.582e+04um) = (36086 57343)
Overflow: 43 = 0 (0.00% H) + 43 (0.45% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	43	 0.45%
--------------------------------------
  0:	0	 0.00%	240	 2.53%
  1:	10	 0.11%	156	 1.64%
  2:	9	 0.09%	166	 1.75%
  3:	11	 0.12%	150	 1.58%
  4:	42	 0.44%	201	 2.11%
  5:	9432	99.24%	8548	89.94%


Phase 1e-1f Overflow: 0.00% H + 0.45% V (0:00:00.1 427.0M)

Global route (cpu=0.3s real=1.0s 424.5M)
Phase 1l route (0:00:00.4 424.9M):


*** After '-updateRemainTrks' operation: 

Usage: (21.5%H 29.5%V) = (6.570e+04um 9.626e+04um) = (38663 57943)
Overflow: 270 = 3 (0.03% H) + 267 (2.81% V)

Phase 1l Overflow: 0.03% H + 2.81% V (0:00:00.1 427.0M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	0	 0.00%	19	 0.20%
 -4:	0	 0.00%	17	 0.18%
 -3:	0	 0.00%	20	 0.21%
 -2:	0	 0.00%	47	 0.49%
 -1:	3	 0.03%	86	 0.90%
--------------------------------------
  0:	5	 0.05%	136	 1.43%
  1:	14	 0.15%	172	 1.81%
  2:	18	 0.19%	165	 1.74%
  3:	47	 0.49%	177	 1.86%
  4:	48	 0.51%	182	 1.91%
  5:	9369	98.58%	8483	89.26%


*** Completed Phase 1 route (0:00:00.7 423.0M) ***


Total length: 1.126e+05um, number of vias: 56954
M1(H) length: 4.427e+03um, number of vias: 30607
M2(V) length: 4.221e+04um, number of vias: 20872
M3(H) length: 4.159e+04um, number of vias: 4024
M4(V) length: 1.693e+04um, number of vias: 836
M5(H) length: 2.981e+03um, number of vias: 543
M6(V) length: 4.215e+03um, number of vias: 38
M7(H) length: 6.300e+01um, number of vias: 28
M8(V) length: 2.053e+02um, number of vias: 4
M9(H) length: 1.260e+01um, number of vias: 2
M10(V) length: 8.000e+00um
*** Completed Phase 2 route (0:00:00.7 433.4M) ***

*** Finished all Phases (cpu=0:00:01.4 mem=433.4M) ***
Peak Memory Usage was 433.5M 
*** Finished trialRoute (cpu=0:00:01.5 mem=433.4M) ***

CongRepair Bin Grid Size (width, height) = ( default_value , default_value )
Trial Route Overflow 0.031566(H) 2.814366(V).
Start repairing congestion with level 4.
congAuto 1st round: bin height 4 and width 4
Iteration  7: Total net bbox = 7.643e+04 (3.28e+04 4.37e+04)
              Est.  stn bbox = 7.643e+04 (3.28e+04 4.37e+04)
              cpu = 0:00:01.2 real = 0:00:02.0 mem = 438.6M
Iteration  8: Total net bbox = 7.608e+04 (3.27e+04 4.34e+04)
              Est.  stn bbox = 7.608e+04 (3.27e+04 4.34e+04)
              cpu = 0:00:01.6 real = 0:00:03.0 mem = 438.4M
Iteration  9: Total net bbox = 7.759e+04 (3.33e+04 4.43e+04)
              Est.  stn bbox = 7.759e+04 (3.33e+04 4.43e+04)
              cpu = 0:00:01.5 real = 0:00:03.0 mem = 438.5M
Iteration 10: Total net bbox = 8.104e+04 (3.49e+04 4.62e+04)
              Est.  stn bbox = 8.104e+04 (3.49e+04 4.62e+04)
              cpu = 0:00:01.9 real = 0:00:03.0 mem = 438.5M
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:01.2, real=0:00:02.0, mem=424.1MB) @(0:01:13 - 0:01:14).
move report: preRPlace moves 3292 insts, mean move: 0.36 um, max move: 2.35 um
	max move on inst (dp/out_value/ff_25/q_reg): (89.68, 9.66) --> (90.63, 11.06)
wireLenOptFixPriorityInst 0 inst fixed
Placement tweakage begins.
wire length = 8.428e+04 = 3.732e+04 H + 4.695e+04 V
wire length = 8.069e+04 = 3.374e+04 H + 4.695e+04 V
Placement tweakage ends.
move report: tweak moves 1354 insts, mean move: 1.10 um, max move: 13.30 um
	max move on inst (dp/rf/U331): (28.31, 57.26) --> (15.01, 57.26)
[CPU] RefinePlace/TweakPlacement (cpu=0:00:00.2, real=0:00:00.0, mem=424.1MB) @(0:01:14 - 0:01:14).
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=424.1MB) @(0:01:14 - 0:01:14).
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 3854 insts, mean move: 0.60 um, max move: 13.49 um
	max move on inst (dp/rf/U331): (28.50, 57.26) --> (15.01, 57.26)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        13.49 um
  inst (dp/rf/U331) with max move: (28.5, 57.26) -> (15.01, 57.26)
  mean    (X+Y) =         0.60 um
Total instances flipped for WireLenOpt: 58
Total instances flipped, including legalization: 3119
Total instances moved : 3854
*** cpu=0:00:01.4   mem=424.1M  mem(used)=0.1M***
[CPU] RefinePlace/total (cpu=0:00:01.4, real=0:00:02.0, mem=424.1MB) @(0:01:13 - 0:01:14).
Total net length = 8.080e+04 (3.374e+04 4.706e+04) (ext = 4.828e+03)
*** Starting trialRoute (mem=424.1M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -noPinGuide

routingBox: (0 0) (322680 315720)
coreBox:    (8360 8120) (314680 307720)

Phase 1a route (0:00:00.1 425.3M):
Est net length = 1.023e+05um = 4.617e+04H + 5.618e+04V
Usage: (19.8%H 29.6%V) = (6.048e+04um 9.718e+04um) = (35653 58137)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 70 = 0 (0.00% H) + 70 (0.74% V)

Phase 1b route (0:00:00.0 427.8M):
Usage: (19.8%H 29.6%V) = (6.033e+04um 9.719e+04um) = (35565 58137)
Overflow: 69 = 0 (0.00% H) + 69 (0.73% V)

Phase 1c route (0:00:00.0 427.8M):
Usage: (19.7%H 29.6%V) = (5.999e+04um 9.707e+04um) = (35369 58070)
Overflow: 47 = 0 (0.00% H) + 47 (0.50% V)

Phase 1d route (0:00:00.0 427.8M):
Usage: (19.7%H 29.6%V) = (5.999e+04um 9.707e+04um) = (35369 58070)
Overflow: 43 = 0 (0.00% H) + 43 (0.45% V)

Phase 1a-1d Overflow: 0.00% H + 0.45% V (0:00:00.2 427.8M)


Phase 1e route (0:00:00.0 428.5M):
Usage: (19.7%H 29.6%V) = (6.004e+04um 9.707e+04um) = (35402 58067)
Overflow: 20 = 0 (0.00% H) + 20 (0.21% V)

Phase 1f route (0:00:00.0 428.5M):
Usage: (19.7%H 29.6%V) = (6.008e+04um 9.708e+04um) = (35425 58079)
Overflow: 8 = 0 (0.00% H) + 8 (0.08% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	8	 0.08%
--------------------------------------
  0:	0	 0.00%	114	 1.20%
  1:	2	 0.02%	105	 1.10%
  2:	1	 0.01%	167	 1.76%
  3:	7	 0.07%	184	 1.94%
  4:	24	 0.25%	262	 2.76%
  5:	9470	99.64%	8664	91.16%


Phase 1e-1f Overflow: 0.00% H + 0.08% V (0:00:00.1 428.5M)

Global route (cpu=0.3s real=0.0s 426.0M)
Phase 1l route (0:00:00.4 426.0M):


*** After '-updateRemainTrks' operation: 

Usage: (21.1%H 29.8%V) = (6.450e+04um 9.717e+04um) = (37938 58556)
Overflow: 71 = 0 (0.00% H) + 71 (0.74% V)

Phase 1l Overflow: 0.00% H + 0.74% V (0:00:00.1 428.5M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -4:	0	 0.00%	4	 0.04%
 -3:	0	 0.00%	2	 0.02%
 -2:	0	 0.00%	15	 0.16%
 -1:	0	 0.00%	38	 0.40%
--------------------------------------
  0:	1	 0.01%	82	 0.86%
  1:	2	 0.02%	123	 1.29%
  2:	7	 0.07%	176	 1.85%
  3:	20	 0.21%	213	 2.24%
  4:	44	 0.46%	247	 2.60%
  5:	9430	99.22%	8604	90.53%


*** Completed Phase 1 route (0:00:00.7 424.1M) ***


Total length: 1.142e+05um, number of vias: 56183
M1(H) length: 4.472e+03um, number of vias: 30617
M2(V) length: 4.322e+04um, number of vias: 20286
M3(H) length: 4.201e+04um, number of vias: 4091
M4(V) length: 1.808e+04um, number of vias: 685
M5(H) length: 2.269e+03um, number of vias: 462
M6(V) length: 3.980e+03um, number of vias: 21
M7(H) length: 4.536e+01um, number of vias: 15
M8(V) length: 7.861e+01um, number of vias: 4
M9(H) length: 5.880e+00um, number of vias: 2
M10(V) length: 3.200e+01um
*** Completed Phase 2 route (0:00:00.7 434.1M) ***

*** Finished all Phases (cpu=0:00:01.4 mem=434.1M) ***
Peak Memory Usage was 434.0M 
*** Finished trialRoute (cpu=0:00:01.5 mem=434.1M) ***

congAuto2 2nd round: bin height 2 and width 2
Iteration  9: Total net bbox = 8.000e+04 (3.46e+04 4.54e+04)
              Est.  stn bbox = 8.000e+04 (3.46e+04 4.54e+04)
              cpu = 0:00:01.1 real = 0:00:02.0 mem = 438.7M
Iteration 10: Total net bbox = 8.251e+04 (3.56e+04 4.69e+04)
              Est.  stn bbox = 8.251e+04 (3.56e+04 4.69e+04)
              cpu = 0:00:02.1 real = 0:00:04.0 mem = 437.8M
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:01.1, real=0:00:02.0, mem=425.1MB) @(0:01:20 - 0:01:21).
move report: preRPlace moves 1950 insts, mean move: 0.35 um, max move: 2.35 um
	max move on inst (dp/rf/U1007): (53.39, 79.66) --> (54.34, 78.26)
wireLenOptFixPriorityInst 0 inst fixed
Placement tweakage begins.
wire length = 8.505e+04 = 3.765e+04 H + 4.740e+04 V
wire length = 8.150e+04 = 3.410e+04 H + 4.740e+04 V
Placement tweakage ends.
move report: tweak moves 1197 insts, mean move: 1.26 um, max move: 14.44 um
	max move on inst (dp/rf/U152): (14.25, 72.66) --> (28.69, 72.66)
[CPU] RefinePlace/TweakPlacement (cpu=0:00:00.2, real=0:00:00.0, mem=425.1MB) @(0:01:21 - 0:01:22).
[CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=425.1MB) @(0:01:22 - 0:01:22).
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 2675 insts, mean move: 0.74 um, max move: 14.63 um
	max move on inst (dp/rf/U152): (14.06, 72.66) --> (28.69, 72.66)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        14.63 um
  inst (dp/rf/U152) with max move: (14.06, 72.66) -> (28.69, 72.66)
  mean    (X+Y) =         0.74 um
Total instances flipped for WireLenOpt: 60
Total instances flipped, including legalization: 3871
Total instances moved : 2675
*** cpu=0:00:01.3   mem=425.1M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:01.3, real=0:00:02.0, mem=425.1MB) @(0:01:20 - 0:01:22).
Total net length = 8.163e+04 (3.411e+04 4.752e+04) (ext = 4.828e+03)
*** Starting trialRoute (mem=425.1M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -noPinGuide

routingBox: (0 0) (322680 315720)
coreBox:    (8360 8120) (314680 307720)

Phase 1a route (0:00:00.1 426.3M):
Est net length = 1.037e+05um = 4.716e+04H + 5.653e+04V
Usage: (20.3%H 29.7%V) = (6.191e+04um 9.754e+04um) = (36529 58327)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 131 = 0 (0.00% H) + 131 (1.38% V)

Phase 1b route (0:00:00.1 428.8M):
Usage: (20.3%H 29.7%V) = (6.175e+04um 9.755e+04um) = (36435 58327)
Overflow: 134 = 0 (0.00% H) + 134 (1.41% V)

Phase 1c route (0:00:00.0 428.8M):
Usage: (20.2%H 29.7%V) = (6.145e+04um 9.741e+04um) = (36258 58251)
Overflow: 108 = 0 (0.00% H) + 108 (1.14% V)

Phase 1d route (0:00:00.0 428.8M):
Usage: (20.2%H 29.7%V) = (6.144e+04um 9.741e+04um) = (36258 58252)
Overflow: 102 = 0 (0.00% H) + 102 (1.07% V)

Phase 1a-1d Overflow: 0.00% H + 1.07% V (0:00:00.2 428.8M)


Phase 1e route (0:00:00.0 429.5M):
Usage: (20.2%H 29.7%V) = (6.154e+04um 9.745e+04um) = (36315 58281)
Overflow: 31 = 0 (0.00% H) + 31 (0.33% V)

Phase 1f route (0:00:00.0 429.5M):
Usage: (20.2%H 29.7%V) = (6.159e+04um 9.747e+04um) = (36344 58294)
Overflow: 14 = 0 (0.00% H) + 14 (0.15% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	14	 0.15%
--------------------------------------
  0:	0	 0.00%	160	 1.68%
  1:	0	 0.00%	140	 1.47%
  2:	0	 0.00%	157	 1.65%
  3:	4	 0.04%	223	 2.35%
  4:	28	 0.29%	249	 2.62%
  5:	9472	99.66%	8561	90.08%


Phase 1e-1f Overflow: 0.00% H + 0.15% V (0:00:00.1 429.5M)

Global route (cpu=0.3s real=1.0s 427.0M)
Phase 1l route (0:00:00.4 427.0M):


*** After '-updateRemainTrks' operation: 

Usage: (21.6%H 30.1%V) = (6.584e+04um 9.818e+04um) = (38780 59119)
Overflow: 115 = 0 (0.00% H) + 115 (1.21% V)

Phase 1l Overflow: 0.00% H + 1.21% V (0:00:00.1 429.5M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	0	 0.00%	2	 0.02%
 -4:	0	 0.00%	5	 0.05%
 -3:	0	 0.00%	5	 0.05%
 -2:	0	 0.00%	20	 0.21%
 -1:	0	 0.00%	64	 0.67%
--------------------------------------
  0:	0	 0.00%	113	 1.19%
  1:	1	 0.01%	162	 1.70%
  2:	4	 0.04%	188	 1.98%
  3:	13	 0.14%	228	 2.40%
  4:	49	 0.52%	234	 2.46%
  5:	9437	99.30%	8483	89.26%


*** Completed Phase 1 route (0:00:00.7 425.1M) ***


Total length: 1.153e+05um, number of vias: 56717
M1(H) length: 4.456e+03um, number of vias: 30646
M2(V) length: 4.387e+04um, number of vias: 20905
M3(H) length: 4.302e+04um, number of vias: 4043
M4(V) length: 1.754e+04um, number of vias: 653
M5(H) length: 2.179e+03um, number of vias: 440
M6(V) length: 4.179e+03um, number of vias: 15
M7(H) length: 1.428e+01um, number of vias: 15
M8(V) length: 7.385e+01um, number of vias: 0
M9(H) length: 0.000e+00um, number of vias: 0
M10(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.7 434.1M) ***

*** Finished all Phases (cpu=0:00:01.4 mem=434.1M) ***
Peak Memory Usage was 435.0M 
*** Finished trialRoute (cpu=0:00:01.5 mem=434.1M) ***

End of congRepair (cpu=0:00:21.1, real=0:00:42.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 1: 8, real = 0: 2: 6, mem = 434.1M **
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -preCTS
GigaOpt running with 1 threads.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 438.1M, totSessionCpu=0:01:24 **
setTrialRouteMode -fixAirConnect true
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clockPropagation forcedIdeal.
Multi-VT timing optimization disabled based on library information.
*** Starting trialRoute (mem=438.5M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=439.5M) ***

Extraction called for design 'DLX_IR_SIZE32_PC_SIZE32' of instances=8160 and nets=9039 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design DLX_IR_SIZE32_PC_SIZE32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 439.512M)
Found active setup analysis view default
Found active hold analysis view default
siFlow : Timing analysis mode is single, using late cdB files
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=485.199 CPU=0:00:03.0 REAL=0:00:06.0)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  1.277  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  2998   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    122 (122)     |   -0.196   |    123 (123)     |
|   max_tran     |     16 (665)     |   -0.429   |     17 (666)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 67.442%
------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:08, mem = 486.5M, totSessionCpu=0:01:29 **
** INFO : this run is activating placeOpt flow focusing on WNS only...
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
*** Starting optimizing excluded clock nets MEM= 486.5M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 486.5M) ***
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
*info: There are 9 candidate Buffer cells
*info: There are 6 candidate Inverter cells
Info: 3 clock nets excluded from IPO operation.

Netlist preparation processing... 
Removed 157 instances
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
**optDesign ... cpu = 0:00:06, real = 0:00:09, mem = 486.1M, totSessionCpu=0:01:30 **
Begin: GigaOpt DRV Optimization
Begin: Processing multi-driver nets
Info: 3 clock nets excluded from IPO operation.
*** Starting multi-driver net buffering ***
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
*summary: 32 non-ignored multi-driver nets.
*       : 32 unbuffered.
*       : 32 bufferable.
*       : 0 targeted for timing fix; 0 buffered.
*       : 0 targeted for DRV fix; 0 buffered.
*** Finished buffering multi-driver nets (CPU=0:00:00.3, MEM=484.5M) ***
End: Processing multi-driver nets
Info: 3 clock nets excluded from IPO operation.
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
+--------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------+
|    97   |  3379   |   155   |    155  |     0   |     0   |     0   |     0   | 1.28 |  66.58  |            |           |
|     0   |     0   |    18   |     18  |     0   |     0   |     0   |     0   | 1.36 |  67.02  |   0:00:20.0|     552.6M|
+--------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:11.8 real=0:00:21.0 mem=552.6M) ***

End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:20, real = 0:00:34, mem = 510.8M, totSessionCpu=0:01:44 **
Begin: GigaOpt High fanout net optimization
Info: 3 clock nets excluded from IPO operation.
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Iter 1: high fanout nets: 0 density 67.021866
End: GigaOpt High fanout net optimization
Begin: GigaOpt Global Optimization
Info: 3 clock nets excluded from IPO operation.
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
*info: 3 clock nets excluded
*info: 2 special nets excluded.
*info: 32 multi-driver nets excluded.
*info: 260 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+----------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup| End Point
+--------+--------+----------+------------+--------+----------+---------+
|   0.000|   0.000|    67.02%|   0:00:00.0|  551.2M|   default|       NA| NA
+--------+--------+----------+------------+--------+----------+---------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=551.2M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=551.2M) ***
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
End: GigaOpt Global Optimization
**optDesign ... cpu = 0:00:23, real = 0:00:38, mem = 508.9M, totSessionCpu=0:01:47 **
*** Timing Is met
*** Check timing (0:00:00.0)
Begin: GigaOpt Reclaim Optimization
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Info: 3 clock nets excluded from IPO operation.
Reclaim Optimization WNS Slack 0.023  TNS Slack 0.000 Density 67.02
** reclaim pass 0 (0.9) : commits = 4
** reclaim pass 1 (0.2) : commits = 0
Reclaim Optimization End WNS Slack 0.023  TNS Slack 0.000 Density 67.01

** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 4 Resize = 0 **
--------------------------------------------------------------
|                                   | Total     | Sequential |
--------------------------------------------------------------
| Num insts resized                 |       0  |       0    |
| Num insts Downsized               |       0  |       0    |
| Num insts Samesized               |       0  |       0    |
| Num insts Upsized                 |       0  |       0    |
--------------------------------------------------------------
Executing incremental physical updates
Executing incremental physical updates
** Finished Reclaim (cpu = 0:00:02.0) (real = 0:00:03.0) **
End: GigaOpt Reclaim Optimization
**optDesign ... cpu = 0:00:25, real = 0:00:41, mem = 512.7M, totSessionCpu=0:01:49 **
**INFO : Launching the early exit mechanism
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 8037 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
default core: bins with density >  0.75 = 9.09 % ( 11 / 121 )
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=512.7MB) @(0:01:49 - 0:01:49).
Starting refinePlace ...
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:01.1, real=0:00:01.0, mem=512.7MB) @(0:01:49 - 0:01:50).
move report: preRPlace moves 205 insts, mean move: 0.37 um, max move: 1.78 um
	max move on inst (FE_OFC17_RST): (90.63, 27.86) --> (91.01, 29.26)
wireLenOptFixPriorityInst 0 inst fixed
Placement tweakage begins.
wire length = 8.330e+04 = 3.500e+04 H + 4.830e+04 V
wire length = 8.317e+04 = 3.487e+04 H + 4.830e+04 V
Placement tweakage ends.
move report: tweak moves 149 insts, mean move: 2.09 um, max move: 33.63 um
	max move on inst (FE_OFC1_RST): (55.29, 82.46) --> (88.92, 82.46)
[CPU] RefinePlace/TweakPlacement (cpu=0:00:00.2, real=0:00:00.0, mem=512.7MB) @(0:01:50 - 0:01:51).
[CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=512.7MB) @(0:01:51 - 0:01:51).
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 308 insts, mean move: 1.17 um, max move: 33.25 um
	max move on inst (FE_OFC1_RST): (55.67, 82.46) --> (88.92, 82.46)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        33.25 um
  inst (FE_OFC1_RST) with max move: (55.67, 82.46) -> (88.92, 82.46)
  mean    (X+Y) =         1.17 um
Total instances flipped for WireLenOpt: 43
Total instances flipped, including legalization: 70
Total instances moved : 308
*** cpu=0:00:01.3   mem=512.7M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:01.3, real=0:00:01.0, mem=512.7MB) @(0:01:49 - 0:01:51).
Total net length = 8.318e+04 (3.488e+04 4.830e+04) (ext = 4.529e+03)
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
default core: bins with density >  0.75 = 9.09 % ( 11 / 121 )
**WARN: (ENCSP-9025):	No scan chain specified/traced.
*** Starting trialRoute (mem=512.7M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (322680 315720)
coreBox:    (8360 8120) (314680 307720)

Phase 1a route (0:00:00.1 509.0M):
Est net length = 1.043e+05um = 4.748e+04H + 5.678e+04V
Usage: (20.4%H 29.7%V) = (6.211e+04um 9.749e+04um) = (36641 58270)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 141 = 0 (0.00% H) + 141 (1.48% V)

Phase 1b route (0:00:00.0 511.5M):
Usage: (20.3%H 29.7%V) = (6.196e+04um 9.749e+04um) = (36553 58270)
Overflow: 139 = 0 (0.00% H) + 139 (1.46% V)

Phase 1c route (0:00:00.0 511.5M):
Usage: (20.2%H 29.6%V) = (6.168e+04um 9.735e+04um) = (36389 58202)
Overflow: 109 = 0 (0.00% H) + 109 (1.14% V)

Phase 1d route (0:00:00.0 511.5M):
Usage: (20.2%H 29.6%V) = (6.168e+04um 9.735e+04um) = (36389 58203)
Overflow: 100 = 0 (0.00% H) + 100 (1.06% V)

Phase 1a-1d Overflow: 0.00% H + 1.06% V (0:00:00.2 511.5M)


Phase 1e route (0:00:00.0 512.0M):
Usage: (20.3%H 29.7%V) = (6.178e+04um 9.740e+04um) = (36449 58232)
Overflow: 30 = 0 (0.00% H) + 30 (0.32% V)

Phase 1f route (0:00:00.0 512.0M):
Usage: (20.3%H 29.7%V) = (6.183e+04um 9.742e+04um) = (36478 58246)
Overflow: 13 = 0 (0.00% H) + 13 (0.14% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	13	 0.14%
--------------------------------------
  0:	0	 0.00%	159	 1.67%
  1:	0	 0.00%	136	 1.43%
  2:	1	 0.01%	163	 1.72%
  3:	4	 0.04%	219	 2.30%
  4:	29	 0.31%	250	 2.63%
  5:	9470	99.64%	8564	90.11%


Phase 1e-1f Overflow: 0.00% H + 0.14% V (0:00:00.1 512.0M)

Global route (cpu=0.3s real=0.0s 509.5M)
Phase 1l route (0:00:00.4 509.5M):


*** After '-updateRemainTrks' operation: 

Usage: (21.7%H 30.2%V) = (6.619e+04um 9.839e+04um) = (38971 59225)
Overflow: 111 = 0 (0.00% H) + 111 (1.17% V)

Phase 1l Overflow: 0.00% H + 1.17% V (0:00:00.1 512.0M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	0	 0.00%	5	 0.05%
 -4:	0	 0.00%	3	 0.03%
 -3:	0	 0.00%	5	 0.05%
 -2:	0	 0.00%	14	 0.15%
 -1:	0	 0.00%	65	 0.68%
--------------------------------------
  0:	0	 0.00%	112	 1.18%
  1:	2	 0.02%	155	 1.63%
  2:	3	 0.03%	195	 2.05%
  3:	17	 0.18%	240	 2.53%
  4:	61	 0.64%	234	 2.46%
  5:	9421	99.13%	8476	89.18%


*** Completed Phase 1 route (0:00:00.8 507.7M) ***


Total length: 1.158e+05um, number of vias: 56363
M1(H) length: 4.394e+03um, number of vias: 30250
M2(V) length: 4.347e+04um, number of vias: 20789
M3(H) length: 4.322e+04um, number of vias: 4101
M4(V) length: 1.777e+04um, number of vias: 693
M5(H) length: 2.384e+03um, number of vias: 489
M6(V) length: 4.398e+03um, number of vias: 21
M7(H) length: 2.100e+01um, number of vias: 20
M8(V) length: 1.856e+02um, number of vias: 0
M9(H) length: 0.000e+00um, number of vias: 0
M10(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.7 513.7M) ***

*** Finished all Phases (cpu=0:00:01.5 mem=513.7M) ***
Peak Memory Usage was 517.5M 
*** Finished trialRoute (cpu=0:00:01.5 mem=513.7M) ***

Extraction called for design 'DLX_IR_SIZE32_PC_SIZE32' of instances=8037 and nets=9077 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design DLX_IR_SIZE32_PC_SIZE32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 513.719M)
Trial Route Overflow 0.0(H) 1.17275831719(V)
Starting congestion repair ...
CongRepair Bin Grid Size (width, height) = ( default_value , default_value )
Start repairing congestion with level 4.
Iteration  7: Total net bbox = 7.841e+04 (3.38e+04 4.46e+04)
              Est.  stn bbox = 7.841e+04 (3.38e+04 4.46e+04)
              cpu = 0:00:01.1 real = 0:00:03.0 mem = 517.0M
Iteration  8: Total net bbox = 7.831e+04 (3.37e+04 4.46e+04)
              Est.  stn bbox = 7.831e+04 (3.37e+04 4.46e+04)
              cpu = 0:00:01.3 real = 0:00:03.0 mem = 516.0M
Iteration  9: Total net bbox = 8.199e+04 (3.56e+04 4.64e+04)
              Est.  stn bbox = 8.199e+04 (3.56e+04 4.64e+04)
              cpu = 0:00:01.6 real = 0:00:04.0 mem = 516.0M
Iteration 10: Total net bbox = 8.374e+04 (3.61e+04 4.76e+04)
              Est.  stn bbox = 8.374e+04 (3.61e+04 4.76e+04)
              cpu = 0:00:01.9 real = 0:00:04.0 mem = 516.0M
End of congRepair (cpu=0:00:08.5, real=0:00:17.0)
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 8037 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Starting refinePlace ...
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:01.1, real=0:00:02.0, mem=507.1MB) @(0:02:01 - 0:02:02).
move report: preRPlace moves 2499 insts, mean move: 0.36 um, max move: 2.35 um
	max move on inst (dp/rf/U729): (83.79, 86.66) --> (82.84, 88.06)
wireLenOptFixPriorityInst 0 inst fixed
Placement tweakage begins.
wire length = 8.669e+04 = 3.839e+04 H + 4.830e+04 V
wire length = 8.311e+04 = 3.481e+04 H + 4.830e+04 V
Placement tweakage ends.
move report: tweak moves 1245 insts, mean move: 1.19 um, max move: 16.72 um
	max move on inst (FE_OFC24_RST): (98.23, 116.06) --> (114.95, 116.06)
[CPU] RefinePlace/TweakPlacement (cpu=0:00:00.2, real=0:00:01.0, mem=507.1MB) @(0:02:02 - 0:02:03).
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=507.1MB) @(0:02:03 - 0:02:03).
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 3146 insts, mean move: 0.66 um, max move: 16.72 um
	max move on inst (FE_OFC24_RST): (98.23, 116.06) --> (114.95, 116.06)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        16.72 um
  inst (FE_OFC24_RST) with max move: (98.23, 116.06) -> (114.95, 116.06)
  mean    (X+Y) =         0.66 um
Total instances flipped for WireLenOpt: 66
Total instances flipped, including legalization: 3473
Total instances moved : 3146
*** cpu=0:00:01.4   mem=507.1M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:01.4, real=0:00:03.0, mem=507.1MB) @(0:02:01 - 0:02:03).
Total net length = 8.325e+04 (3.481e+04 4.844e+04) (ext = 4.424e+03)
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
default core: bins with density >  0.75 = 9.92 % ( 12 / 121 )
*** Starting trialRoute (mem=507.1M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (322680 315720)
coreBox:    (8360 8120) (314680 307720)

Phase 1a route (0:00:00.1 507.0M):
Est net length = 1.041e+05um = 4.697e+04H + 5.716e+04V
Usage: (20.1%H 29.7%V) = (6.136e+04um 9.699e+04um) = (36207 58369)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 90 = 0 (0.00% H) + 90 (0.95% V)

Phase 1b route (0:00:00.0 509.5M):
Usage: (20.1%H 29.7%V) = (6.120e+04um 9.701e+04um) = (36119 58367)
Overflow: 89 = 0 (0.00% H) + 89 (0.93% V)

Phase 1c route (0:00:00.0 509.5M):
Usage: (20.0%H 29.7%V) = (6.084e+04um 9.690e+04um) = (35908 58303)
Overflow: 72 = 0 (0.00% H) + 72 (0.75% V)

Phase 1d route (0:00:00.0 509.5M):
Usage: (20.0%H 29.7%V) = (6.084e+04um 9.690e+04um) = (35909 58304)
Overflow: 67 = 0 (0.00% H) + 67 (0.70% V)

Phase 1a-1d Overflow: 0.00% H + 0.70% V (0:00:00.2 509.5M)


Phase 1e route (0:00:00.0 510.0M):
Usage: (20.0%H 29.7%V) = (6.093e+04um 9.692e+04um) = (35961 58318)
Overflow: 29 = 0 (0.00% H) + 29 (0.30% V)

Phase 1f route (0:00:00.0 510.0M):
Usage: (20.0%H 29.7%V) = (6.097e+04um 9.694e+04um) = (35986 58335)
Overflow: 9 = 0 (0.00% H) + 9 (0.09% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	9	 0.09%
--------------------------------------
  0:	0	 0.00%	114	 1.20%
  1:	1	 0.01%	106	 1.12%
  2:	2	 0.02%	137	 1.44%
  3:	4	 0.04%	195	 2.05%
  4:	36	 0.38%	244	 2.57%
  5:	9461	99.55%	8699	91.53%


Phase 1e-1f Overflow: 0.00% H + 0.09% V (0:00:00.0 510.0M)

Global route (cpu=0.3s real=1.0s 507.5M)
Phase 1l route (0:00:00.5 506.9M):


*** After '-updateRemainTrks' operation: 

Usage: (21.4%H 30.0%V) = (6.523e+04um 9.736e+04um) = (38438 58971)
Overflow: 72 = 0 (0.00% H) + 72 (0.75% V)

Phase 1l Overflow: 0.00% H + 0.75% V (0:00:00.0 510.0M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	0	 0.00%	3	 0.03%
 -3:	0	 0.00%	6	 0.06%
 -2:	0	 0.00%	17	 0.18%
 -1:	0	 0.00%	30	 0.32%
--------------------------------------
  0:	0	 0.00%	81	 0.85%
  1:	3	 0.03%	137	 1.44%
  2:	11	 0.12%	151	 1.59%
  3:	15	 0.16%	219	 2.30%
  4:	47	 0.49%	246	 2.59%
  5:	9428	99.20%	8614	90.64%


*** Completed Phase 1 route (0:00:00.8 505.1M) ***


Total length: 1.155e+05um, number of vias: 55666
M1(H) length: 4.450e+03um, number of vias: 30221
M2(V) length: 4.417e+04um, number of vias: 20223
M3(H) length: 4.226e+04um, number of vias: 3939
M4(V) length: 1.713e+04um, number of vias: 749
M5(H) length: 2.721e+03um, number of vias: 498
M6(V) length: 4.628e+03um, number of vias: 19
M7(H) length: 1.540e+01um, number of vias: 17
M8(V) length: 1.293e+02um, number of vias: 0
M9(H) length: 0.000e+00um, number of vias: 0
M10(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.7 511.2M) ***

*** Finished all Phases (cpu=0:00:01.5 mem=511.2M) ***
Peak Memory Usage was 515.5M 
*** Finished trialRoute (cpu=0:00:01.6 mem=511.2M) ***

Extraction called for design 'DLX_IR_SIZE32_PC_SIZE32' of instances=8037 and nets=9077 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design DLX_IR_SIZE32_PC_SIZE32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 511.164M)
Found active setup analysis view default
Found active hold analysis view default
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=496.934 CPU=0:00:03.0 REAL=0:00:06.0)

------------------------------------------------------------
     Summary (cpu=0.26min real=0.48min mem=511.2M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  1.366  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  2986   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      2 (2)       |   -0.004   |      3 (3)       |
|   max_tran     |      0 (0)       |   0.000    |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 67.008%
------------------------------------------------------------
**optDesign ... cpu = 0:00:45, real = 0:01:17, mem = 498.2M, totSessionCpu=0:02:09 **
Begin: GigaOpt DRV Optimization
Info: 3 clock nets excluded from IPO operation.
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
+--------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |    21   |     21  |     0   |     0   |     0   |     0   | 1.37 |  67.01  |            |           |
|     0   |     0   |     1   |      1  |     0   |     0   |     0   |     0   | 1.35 |  67.06  |   0:00:06.0|     629.4M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 1.42 |  67.07  |   0:00:01.0|     629.4M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 1.42 |  67.07  |   0:00:00.0|     629.4M|
+--------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:05.0 real=0:00:07.0 mem=629.4M) ***

*** Starting refinePlace (0:02:15 mem=629.6M) ***
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 8037 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
default core: bins with density >  0.75 = 9.92 % ( 12 / 121 )
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[CPU] RefinePlace/IncrNP (cpu=0:00:00.1, real=0:00:00.0, mem=629.8MB) @(0:02:15 - 0:02:15).
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:01.2, real=0:00:01.0, mem=629.9MB) @(0:02:15 - 0:02:17).
move report: preRPlace moves 475 insts, mean move: 0.19 um, max move: 0.38 um
	max move on inst (dp/rf/registers_reg[19][25]): (4.94, 51.66) --> (5.32, 51.66)
wireLenOptFixPriorityInst 0 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:01.0, mem=629.9MB) @(0:02:17 - 0:02:17).
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 475 insts, mean move: 0.19 um, max move: 0.38 um
	max move on inst (dp/rf/registers_reg[19][25]): (4.94, 51.66) --> (5.32, 51.66)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.38 um
  inst (dp/rf/registers_reg[19][25]) with max move: (4.94, 51.66) -> (5.32, 51.66)
  mean    (X+Y) =         0.19 um
Total instances moved : 475
*** cpu=0:00:01.2   mem=629.9M  mem(used)=0.1M***
[CPU] RefinePlace/total (cpu=0:00:01.3, real=0:00:02.0, mem=629.7MB) @(0:02:15 - 0:02:17).
*** maximum move = 0.4um ***
*** Finished refinePlace (0:02:17 mem=629.7M) ***
*** Finished re-routing un-routed nets (629.7M) ***

*** Finish Physical Update (cpu=0:00:01.7 real=0:00:02.0 mem=629.7M) ***
End: GigaOpt DRV Optimization
Found active setup analysis view default
Found active hold analysis view default

------------------------------------------------------------
     Summary (cpu=0.14min real=0.18min mem=515.7M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  1.418  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  2986   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 67.067%
Routing Overflow: 0.00% H and 0.75% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:53, real = 0:01:28, mem = 515.7M, totSessionCpu=0:02:17 **
*** Timing Is met
*** Check timing (0:00:00.0)
Effort level <high> specified for reg2reg path_group
PathGroup: High Effort PathGroup WNS Optimization

PathGroup: Active High Effort Path Groups Optimization
	reg2reg

Begin: GigaOpt Optimization in WNS mode
Info: 3 clock nets excluded from IPO operation.
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
*info: 3 clock nets excluded
*info: 2 special nets excluded.
*info: 32 multi-driver nets excluded.
*info: 264 no-driver nets excluded.

PathGroup: Active High Effort Path Groups Optimization
	reg2reg

** GigaOpt Optimizer WNS Slack 0.100 TNS Slack 0.000 Density 67.07

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=558.5M) ***

End: GigaOpt Optimization in WNS mode
Found active setup analysis view default
Found active hold analysis view default

PathGroup: Intermediate summary table below may not contain the
design worst slack. Timing will be extracted from the following
list of pathgroups that are currently being optimized:
	reg2reg


------------------------------------------------------------
     Summary (cpu=0.02min real=0.02min mem=515.7M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  1.418  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  2986   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 67.067%
Routing Overflow: 0.00% H and 0.75% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:56, real = 0:01:31, mem = 515.7M, totSessionCpu=0:02:19 **
PathGroup: High Effort PathGroup TNS Optimization
GigaOpt: Skipping TNS opt. setOptMode -allEndPoints and -criticalRange not set
Found active setup analysis view default
Found active hold analysis view default

PathGroup: Intermediate summary table below may not contain the
design worst slack. Timing will be extracted from the following
list of pathgroups that are currently being optimized:
	reg2reg


------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=513.5M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  1.418  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  2986   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 67.067%
Routing Overflow: 0.00% H and 0.75% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:56, real = 0:01:31, mem = 513.5M, totSessionCpu=0:02:20 **
Begin: GigaOpt harden opt
Info: 3 clock nets excluded from IPO operation.
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
*info: 3 clock nets excluded
*info: 2 special nets excluded.
*info: 32 multi-driver nets excluded.
*info: 264 no-driver nets excluded.
+--------+--------+----------+------------+--------+----------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup| End Point
+--------+--------+----------+------------+--------+----------+---------+
|   0.490|   0.000|    67.07%|   0:00:00.0|  558.7M|   default|       NA| NA
+--------+--------+----------+------------+--------+----------+---------+

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=558.5M) ***
End: GigaOpt harden opt
*** Starting trialRoute (mem=515.4M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (322680 315720)
coreBox:    (8360 8120) (314680 307720)

Phase 1a route (0:00:00.1 517.2M):
Est net length = 1.042e+05um = 4.700e+04H + 5.716e+04V
Usage: (20.1%H 29.7%V) = (6.142e+04um 9.704e+04um) = (36232 58399)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 90 = 0 (0.00% H) + 90 (0.95% V)

Phase 1b route (0:00:00.1 519.8M):
Usage: (20.1%H 29.7%V) = (6.127e+04um 9.705e+04um) = (36147 58397)
Overflow: 88 = 0 (0.00% H) + 88 (0.93% V)

Phase 1c route (0:00:00.0 519.8M):
Usage: (20.0%H 29.7%V) = (6.089e+04um 9.694e+04um) = (35926 58330)
Overflow: 71 = 0 (0.00% H) + 71 (0.75% V)

Phase 1d route (0:00:00.0 519.8M):
Usage: (20.0%H 29.7%V) = (6.089e+04um 9.694e+04um) = (35927 58331)
Overflow: 66 = 0 (0.00% H) + 66 (0.70% V)

Phase 1a-1d Overflow: 0.00% H + 0.70% V (0:00:00.2 519.8M)


Phase 1e route (0:00:00.0 520.4M):
Usage: (20.0%H 29.7%V) = (6.097e+04um 9.696e+04um) = (35976 58343)
Overflow: 31 = 0 (0.00% H) + 31 (0.32% V)

Phase 1f route (0:00:00.0 520.4M):
Usage: (20.0%H 29.7%V) = (6.102e+04um 9.698e+04um) = (36008 58361)
Overflow: 8 = 0 (0.00% H) + 8 (0.08% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	8	 0.08%
--------------------------------------
  0:	0	 0.00%	119	 1.25%
  1:	0	 0.00%	106	 1.12%
  2:	1	 0.01%	139	 1.46%
  3:	4	 0.04%	199	 2.09%
  4:	38	 0.40%	230	 2.42%
  5:	9461	99.55%	8703	91.57%


Phase 1e-1f Overflow: 0.00% H + 0.08% V (0:00:00.1 520.4M)

Global route (cpu=0.3s real=1.0s 517.9M)
Phase 1l route (0:00:00.5 517.3M):


*** After '-updateRemainTrks' operation: 

Usage: (21.4%H 30.0%V) = (6.531e+04um 9.740e+04um) = (38473 59003)
Overflow: 73 = 0 (0.00% H) + 73 (0.77% V)

Phase 1l Overflow: 0.00% H + 0.77% V (0:00:00.1 520.4M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	0	 0.00%	3	 0.03%
 -4:	0	 0.00%	1	 0.01%
 -3:	0	 0.00%	4	 0.04%
 -2:	0	 0.00%	17	 0.18%
 -1:	0	 0.00%	33	 0.35%
--------------------------------------
  0:	0	 0.00%	86	 0.90%
  1:	2	 0.02%	135	 1.42%
  2:	10	 0.11%	151	 1.59%
  3:	13	 0.14%	218	 2.29%
  4:	54	 0.57%	239	 2.51%
  5:	9425	99.17%	8617	90.67%


*** Completed Phase 1 route (0:00:00.9 515.4M) ***


Total length: 1.156e+05um, number of vias: 55709
M1(H) length: 4.401e+03um, number of vias: 30219
M2(V) length: 4.418e+04um, number of vias: 20249
M3(H) length: 4.233e+04um, number of vias: 3932
M4(V) length: 1.730e+04um, number of vias: 757
M5(H) length: 2.773e+03um, number of vias: 512
M6(V) length: 4.417e+03um, number of vias: 21
M7(H) length: 1.260e+01um, number of vias: 19
M8(V) length: 1.629e+02um, number of vias: 0
M9(H) length: 0.000e+00um, number of vias: 0
M10(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.7 515.5M) ***

*** Finished all Phases (cpu=0:00:01.6 mem=515.5M) ***
Peak Memory Usage was 525.9M 
*** Finished trialRoute (cpu=0:00:01.7 mem=515.5M) ***

Extraction called for design 'DLX_IR_SIZE32_PC_SIZE32' of instances=8037 and nets=9077 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design DLX_IR_SIZE32_PC_SIZE32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 515.453M)
*** Starting delays update (0:02:24 mem=513.9M) ***
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=499.691 CPU=0:00:03.0 REAL=0:00:06.0)
*** Finished delays update (0:02:27 mem=500.7M) ***
Begin: GigaOpt postEco DRV Optimization
Info: 3 clock nets excluded from IPO operation.
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
+--------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     2   |      2  |     0   |     0   |     0   |     0   | 1.41 |  67.07  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 1.41 |  67.07  |   0:00:00.0|     598.0M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 1.41 |  67.07  |   0:00:00.0|     598.0M|
+--------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:01.1 real=0:00:01.0 mem=598.0M) ***

*** Starting refinePlace (0:02:30 mem=598.3M) ***
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 8037 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
wireLenOptFixPriorityInst 0 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=598.6MB) @(0:02:30 - 0:02:30).
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=598.6M  mem(used)=0.3M***
[CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=598.4MB) @(0:02:30 - 0:02:30).
*** maximum move = 0.0um ***
*** Finished refinePlace (0:02:30 mem=598.4M) ***
*** Finished re-routing un-routed nets (598.4M) ***

*** Finish Physical Update (cpu=0:00:00.5 real=0:00:01.0 mem=598.4M) ***
End: GigaOpt DRV Optimization
Design WNS changes after trial route: 1.41789996624 -> 1.41489994526 (bump = 0.00300002098)
Begin: all path group post-eco optimization
Info: 3 clock nets excluded from IPO operation.
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
*info: 3 clock nets excluded
*info: 2 special nets excluded.
*info: 32 multi-driver nets excluded.
*info: 264 no-driver nets excluded.

PathGroup: All Path Group Optimization

** GigaOpt Optimizer WNS Slack 0.100 TNS Slack 0.000 Density 67.07

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:01.0 mem=558.5M) ***

End: all path group post-eco optimization
Design WNS changes after post-eco optimization: 1.41789996624 -> 1.41489994526 (bump = 0.00300002098)
Slack bump threshold to trigger post-eco optimization with non-placement-legal moves: 0.0156
High effort path group WNS change after trial route: 1.41789996624 -> 1.41489994526 (bump = 0.00300002098)
Begin: path group based post-eco optimization
Info: 3 clock nets excluded from IPO operation.
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
*info: 3 clock nets excluded
*info: 2 special nets excluded.
*info: 32 multi-driver nets excluded.
*info: 264 no-driver nets excluded.

PathGroup: All Path Group Optimization

** GigaOpt Optimizer WNS Slack 0.100 TNS Slack 0.000 Density 67.07

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=558.6M) ***

End: path group based post-eco optimization
High effort path group WNS change after post-eco optimization: 1.41789996624 -> 1.41489994526 (bump = 0.00300002098)
Slack bump threshold to trigger post-eco optimization with non-placement-legal moves: 0.0156
*** Steiner Routed Nets: 0.0%; Threshold: 6; Threshold for Hold: 6
*** Starting trialRoute (mem=514.5M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=514.5M) ***

Skipping all path lef-safe eco optimization
Extraction called for design 'DLX_IR_SIZE32_PC_SIZE32' of instances=8037 and nets=9077 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design DLX_IR_SIZE32_PC_SIZE32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 516.086M)
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 510.0M, InitMEM = 510.0M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=499.555 CPU=0:00:02.9 REAL=0:00:06.0)
*** CDM Built up (cpu=0:00:03.5  real=0:00:07.0  mem= 499.6M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:13, real = 0:02:02, mem = 499.6M, totSessionCpu=0:02:37 **
Found active setup analysis view default
Found active hold analysis view default

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  1.415  |  1.415  |  1.526  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|  2986   |  1469   |  1565   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 67.071%
Routing Overflow: 0.00% H and 0.77% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:14, real = 0:02:03, mem = 499.7M, totSessionCpu=0:02:38 **
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clockPropagation forcedIdeal.
*** Finished optDesign ***
<CMD> createClockTreeSpec -bufferList {CLKBUF_X1 CLKBUF_X2 CLKBUF_X3} -file Clock.ctstch
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -bufferList CLKBUF_X1 CLKBUF_X2 CLKBUF_X3 -file Clock.ctstch 
New Clock Spec Generation is ON.
New CTE tracing is ON.
Handle Multi Mode on mixed active views: default.
*Info: set_clock_latency is converted to MacroModel and saved in CTS spec file
Analyzing useful skew ...
INFO: Include DontTouch Net from EDI DB.
Total 1 clock roots are extracted.
createClockTreeSpec invoking cleanupSpecifyClockTree

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View default :
Est. Cap                : 0.11735(V=0.1261 H=0.1086) (ff/um) [5.8675e-05]
Est. Res                : 2.53571(V=1.5 H=3.57143)(ohm/um) [0.00126786]
Est. Via Res            : 5(ohm) [10]
Est. Via Cap            : 0.032858(ff)
M1(H) w=0.07(um) s=0.065(um) p=0.14(um) es=0.21(um) cap=0.118(ff/um) res=5.43(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.07(um) s=0.07(um) p=0.19(um) es=0.31(um) cap=0.106(ff/um) res=3.57(ohm/um) viaRes=5(ohm) viaCap=0.0318274(ff)
M3(H) w=0.07(um) s=0.07(um) p=0.14(um) es=0.21(um) cap=0.109(ff/um) res=3.57(ohm/um) viaRes=5(ohm) viaCap=0.030408(ff)
M4(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.126(ff/um) res=1.5(ohm/um) viaRes=5(ohm) viaCap=0.032858(ff)
M5(H) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.1(ff/um) res=1.5(ohm/um) viaRes=3(ohm) viaCap=0.03171(ff)
M6(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.1(ff/um) res=1.5(ohm/um) viaRes=3(ohm) viaCap=0.028112(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=3(ohm) viaCap=0.067376(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.1(ff/um) res=0.188(ohm/um) viaRes=1(ohm) viaCap=0.0934(ff)
M9(H) w=0.8(um) s=0.8(um) p=1.6(um) es=2.4(um) cap=0.123(ff/um) res=0.0375(ohm/um) viaRes=1(ohm) viaCap=0.1384(ff)
M10(V) w=0.8(um) s=0.8(um) p=1.6(um) es=2.4(um) cap=0.0811(ff/um) res=0.0375(ohm/um) viaRes=0.5(ohm) viaCap=0.1632(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View default :
Est. Cap                : 0.11735(V=0.1261 H=0.1086) (ff/um) [5.8675e-05]
Est. Res                : 2.53571(V=1.5 H=3.57143)(ohm/um) [0.00126786]
Est. Via Res            : 5(ohm) [10]
Est. Via Cap            : 0.032858(ff)
M1(H) w=0.07(um) s=0.065(um) p=0.14(um) es=0.21(um) cap=0.118(ff/um) res=5.43(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.07(um) s=0.07(um) p=0.19(um) es=0.31(um) cap=0.106(ff/um) res=3.57(ohm/um) viaRes=5(ohm) viaCap=0.0318274(ff)
M3(H) w=0.07(um) s=0.07(um) p=0.14(um) es=0.21(um) cap=0.109(ff/um) res=3.57(ohm/um) viaRes=5(ohm) viaCap=0.030408(ff)
M4(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.126(ff/um) res=1.5(ohm/um) viaRes=5(ohm) viaCap=0.032858(ff)
M5(H) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.1(ff/um) res=1.5(ohm/um) viaRes=3(ohm) viaCap=0.03171(ff)
M6(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.1(ff/um) res=1.5(ohm/um) viaRes=3(ohm) viaCap=0.028112(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=3(ohm) viaCap=0.067376(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.1(ff/um) res=0.188(ohm/um) viaRes=1(ohm) viaCap=0.0934(ff)
M9(H) w=0.8(um) s=0.8(um) p=1.6(um) es=2.4(um) cap=0.123(ff/um) res=0.0375(ohm/um) viaRes=1(ohm) viaCap=0.1384(ff)
M10(V) w=0.8(um) s=0.8(um) p=1.6(um) es=2.4(um) cap=0.0811(ff/um) res=0.0375(ohm/um) viaRes=0.5(ohm) viaCap=0.1632(ff)

Switching off Advanced RC Correlation modes in AAE mode.
Active Analysis Views for CTS are,
#1 default
Default Analysis Views is default


****** AutoClockRootPin ******
AutoClockRootPin 1: CLK
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=508.5M) ***
*** End createClockTreeSpec (cpu=0:00:00.2, real=0:00:00.0, mem=507.7M) ***
<CMD> clockDesign -specFile Clock.ctstch -outDir clock_report -fixedInstBeforeCTS
-engine ck                              # enums={ck ccopt}, default=ck
**clockDesign ... cpu = 0:00:00, real = 0:00:00, mem = 507.7M **
setCTSMode -moveGateLimit 25
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

<clockDesign CMD> cleanupSpecifyClockTree
<clockDesign CMD> specifyClockTree -file Clock.ctstch
Checking spec file integrity...

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View default :
Est. Cap                : 0.11735(V=0.1261 H=0.1086) (ff/um) [5.8675e-05]
Est. Res                : 2.53571(V=1.5 H=3.57143)(ohm/um) [0.00126786]
Est. Via Res            : 5(ohm) [10]
Est. Via Cap            : 0.032858(ff)
M1(H) w=0.07(um) s=0.065(um) p=0.14(um) es=0.21(um) cap=0.118(ff/um) res=5.43(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.07(um) s=0.07(um) p=0.19(um) es=0.31(um) cap=0.106(ff/um) res=3.57(ohm/um) viaRes=5(ohm) viaCap=0.0318274(ff)
M3(H) w=0.07(um) s=0.07(um) p=0.14(um) es=0.21(um) cap=0.109(ff/um) res=3.57(ohm/um) viaRes=5(ohm) viaCap=0.030408(ff)
M4(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.126(ff/um) res=1.5(ohm/um) viaRes=5(ohm) viaCap=0.032858(ff)
M5(H) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.1(ff/um) res=1.5(ohm/um) viaRes=3(ohm) viaCap=0.03171(ff)
M6(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.1(ff/um) res=1.5(ohm/um) viaRes=3(ohm) viaCap=0.028112(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=3(ohm) viaCap=0.067376(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.1(ff/um) res=0.188(ohm/um) viaRes=1(ohm) viaCap=0.0934(ff)
M9(H) w=0.8(um) s=0.8(um) p=1.6(um) es=2.4(um) cap=0.123(ff/um) res=0.0375(ohm/um) viaRes=1(ohm) viaCap=0.1384(ff)
M10(V) w=0.8(um) s=0.8(um) p=1.6(um) es=2.4(um) cap=0.0811(ff/um) res=0.0375(ohm/um) viaRes=0.5(ohm) viaCap=0.1632(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View default :
Est. Cap                : 0.11735(V=0.1261 H=0.1086) (ff/um) [5.8675e-05]
Est. Res                : 2.53571(V=1.5 H=3.57143)(ohm/um) [0.00126786]
Est. Via Res            : 5(ohm) [10]
Est. Via Cap            : 0.032858(ff)
M1(H) w=0.07(um) s=0.065(um) p=0.14(um) es=0.21(um) cap=0.118(ff/um) res=5.43(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.07(um) s=0.07(um) p=0.19(um) es=0.31(um) cap=0.106(ff/um) res=3.57(ohm/um) viaRes=5(ohm) viaCap=0.0318274(ff)
M3(H) w=0.07(um) s=0.07(um) p=0.14(um) es=0.21(um) cap=0.109(ff/um) res=3.57(ohm/um) viaRes=5(ohm) viaCap=0.030408(ff)
M4(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.126(ff/um) res=1.5(ohm/um) viaRes=5(ohm) viaCap=0.032858(ff)
M5(H) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.1(ff/um) res=1.5(ohm/um) viaRes=3(ohm) viaCap=0.03171(ff)
M6(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.1(ff/um) res=1.5(ohm/um) viaRes=3(ohm) viaCap=0.028112(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=3(ohm) viaCap=0.067376(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.1(ff/um) res=0.188(ohm/um) viaRes=1(ohm) viaCap=0.0934(ff)
M9(H) w=0.8(um) s=0.8(um) p=1.6(um) es=2.4(um) cap=0.123(ff/um) res=0.0375(ohm/um) viaRes=1(ohm) viaCap=0.1384(ff)
M10(V) w=0.8(um) s=0.8(um) p=1.6(um) es=2.4(um) cap=0.0811(ff/um) res=0.0375(ohm/um) viaRes=0.5(ohm) viaCap=0.1632(ff)

Switching off Advanced RC Correlation modes in AAE mode.
Active Analysis Views for CTS are,
#1 default
Default Analysis Views is default


****** AutoClockRootPin ******
AutoClockRootPin 1: CLK
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=507.7M) ***
<clockDesign CMD> changeClockStatus -all -fixedBuffers
Redoing specifyClockTree ...
Checking spec file integrity...
*** Changed status on (1503) instances, and (0) nets in Clock CLK.
*** End changeClockStatus (cpu=0:00:00.2, real=0:00:00.0, mem=507.7M) ***
<clockDesign CMD> deleteClockTree -all
Redoing specifyClockTree ...
Checking spec file integrity...

deleteClockTree Option :  -all 
**WARN: (ENCCK-951):	Net dp/rf/n675 have 1089 pins.
**WARN: (ENCCK-951):	Net dp/rf/n675 have 1089 pins.
List of dont use cells: ANTENNA_X1 FILLCELL_X1 FILLCELL_X16 FILLCELL_X2 FILLCELL_X32 FILLCELL_X4 FILLCELL_X8 LOGIC0_X1 LOGIC1_X1 
List of dont touch cells: ANTENNA_X1 FILLCELL_X1 FILLCELL_X16 FILLCELL_X2 FILLCELL_X32 FILLCELL_X4 FILLCELL_X8 LOGIC0_X1 LOGIC1_X1 
List of valid cells: CLKBUF_X1 CLKBUF_X2 CLKBUF_X3 
*** 2 Buffers found to be either having FIXED attribute or constraints on it. deleteClockTree may not delete them.*** 
*** Use changeClockStatus to change the FIXED status. ***
*** Removed (0) buffers and (0) inverters in Clock CLK.
***** Delete Clock Tree Finished (CPU Time: 0:00:00.0  MEM: 508.512M)
*** End deleteClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=507.7M) ***
<clockDesign CMD> ckSynthesis -report clock_report/clock.report -forceReconvergent -breakLoop
Redoing specifyClockTree ...
Checking spec file integrity...
**WARN: (ENCCK-951):	Net dp/rf/n675 have 1089 pins.
**WARN: (ENCCK-951):	Net dp/rf/n675 have 1089 pins.
List of dont use cells: ANTENNA_X1 FILLCELL_X1 FILLCELL_X16 FILLCELL_X2 FILLCELL_X32 FILLCELL_X4 FILLCELL_X8 LOGIC0_X1 LOGIC1_X1 
List of dont touch cells: ANTENNA_X1 FILLCELL_X1 FILLCELL_X16 FILLCELL_X2 FILLCELL_X32 FILLCELL_X4 FILLCELL_X8 LOGIC0_X1 LOGIC1_X1 
List of valid cells: CLKBUF_X1 CLKBUF_X2 CLKBUF_X3 
***** Allocate Placement Memory Finished (MEM: 503.109M)

Start to trace clock trees ...
*** Begin Tracer (mem=503.1M) ***
Tracing Clock CLK ...

Reconvergent mux Check for spec:CLK 
============================================================

Reconvergent mux Checks Finished, CPU=0:00:00.0 
============================================================
*** End Tracer (mem=503.3M) ***
***** Allocate Obstruction Memory  Finished (MEM: 503.250M)

#############################################################################
#
# Pre-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check cell drive strength                         :          enabled
Check root input transition                       :          enabled
Check pin capacitance                             :          enabled
Check multiple path through MUX                   :          enabled
Check gating depth                                :          enabled
Check placement near clock pins                   :          enabled
Check route blockages over clock pins             :          enabled
Report FIXED, DontUse and DontTouch               :          enabled
clock gating checks                               :          enabled
MacroModel checks                                 :          enabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Pin capacitance check
   Threshold for MaxCap check                     :          90% of constraint (default)
2) Gating depth check
   Maximum gating depth                           :          10 levels (default)
3) Placement near clock pin check
   Threshold distance for placeable location      :          4.2(um) (default)
4) Clock gating location check
   Allowed clock gate detour                      :          275.5(um) (default)
   Allowed clock gate sinks' BBOx overlap ratio   :          0.5 (default)
5) Macromodel check
   MacroModel max delay threshold                 :          0.9 (default)
   MacroModel max skew threshold                  :          0.9 (default)
   MacroModel variance step size                  :          100ps  (default)


****** Clock (CLK) Diagnostic check Parameters
Assumed driver input transition                   :          8.1(ps) (derived from CLKBUF_X3)
Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
Root Input Transition                             :          [0.1(ps) 0.1(ps)]



Max Cap Limit Checks
============================================================

Max Cap Limit Checks Finished, CPU=0:00:00.0 
============================================================

Deep Gating Level Checks
============================================================
** INFO Clock CLK has a maximum of 1 levels of logic before synthesis.

Deep Gating Level Checks Finished, CPU=0:00:00.0 
============================================================

Max placement distance Checks
============================================================

Max placement distance Checks Finished, CPU=0:00:00.0 
============================================================

Root input tran Checks
============================================================

Root input tran Checks Finished, CPU=0:00:00.0 
============================================================

Attribute settings check 
============================================================

Following standard cells instances have FIXED placement
---------------------------------------------------------
INV_X2               : dp/rf/U3            
INV_X1               : CU/U90              

Following instances are marked as DontTouch
+------------------------------------------------------------------------------------------+---------------------------------------+
| Instance                                                                                 | Analysis Views                        |
+------------------------------------------------------------------------------------------+---------------------------------------+
+------------------------------------------------------------------------------------------+---------------------------------------+

Following Cells are marked as DontUse in library 
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontUse in SDC
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontTouch in library 
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontTouch in SDC
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Attribute settings check Finished, CPU=0:00:00.0 
============================================================

Routing OBS checks
============================================================

Routing OBS Checks Finished, CPU=0:00:00.0 
============================================================

Weak Cell Checks
============================================================


Weak Cell Checks Finished, CPU=0:00:00.0 
============================================================

MacroModel Debugging Check
==========================

MacroModel Debugging Check Finished, CPU=0:00:00.0 
============================================================

Clock gating checks
============================================================

Clock gating Checks Finished, CPU=0:00:00.0 
============================================================

#############################################################################
#
# Summary of Pre-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check cell drive strength                         :          0
Check root input transition                       :          0
Check pin capacitance                             :          0
Check multiple path through MUX                   :          0
Check gating depth                                :          0
Check placement near clock pins                   :          0
Check route blockages over clock pins             :          0
Report FIXED, DontUse and DontTouch               :          0
clock gating checks                               :          0
MacroModel checks                                 :          0

Switching off Advanced RC Correlation modes in AAE mode.

#############################################################################
#
# During-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          enabled
Check route layer follows preference              :          enabled
Check route follows guide                         :          enabled
clock gating checks                               :          enabled
Wire resistance check                             :          enabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Route layer follows preference check
   Minimum preferred layer utilization            :          80% (default)
   Minimum length to check threshold              :          38(um) (default)
2) Route follows guide check
   Deviation in length from route guide           :          50% (user set)
   Minimum length to check threshold              :          38(um) (default)
   Delay threshold                                :          10(ps) (default)
3) Saving intermediate database
   Save long-running subtrees time                :          0(min) (default)
   Maximum number of saved databases              :          1 (default)
4) Clock gating location check
   Allowed clock gate detour                      :          275.5(um) (default)
5) Wire resistance check
   Allowed resistance deviation                   :          0.2 (default)
   Resistance threshold                           :          100 Ohm (user set)
   Net length threshold for resistance checks     :          38 um (derived 200*M2 layer pitch)


****** Clock (CLK) Diagnostic check Parameters
Assumed driver input transition                   :          8.1(ps) (derived from CLKBUF_X3)
Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
Movement threshold                                :          3.946500(um) (derived 5% of MaxBuf strength)
Root Input Transition                             :          [0.1(ps) 0.1(ps)]



****** Clock Tree (CLK) Structure
Max. Skew           : 200(ps)
Max. Sink Transition: 200(ps)
Max. Buf Transition : 200(ps)
Max. Delay          : 10(ps)
Min. Delay          : 0(ps)
Buffer              : (CLKBUF_X1) (CLKBUF_X2) (CLKBUF_X3) 
Nr. Subtrees                    : 3
Nr. Sinks                       : 1501
Nr.          Rising  Sync Pins  : 397
Nr. Inverter Rising  Sync Pins  : 1104
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 0
Nr. Unsync Pins                 : 0
***********************************************************
SubTree No: 0

Input_Pin:  (dp/rf/U3/A)
Output_Pin: (dp/rf/U3/ZN)
Output_Net: (dp/rf/n675)   
**** CK_START: TopDown Tree Construction for dp/rf/n675 (1088-leaf) (mem=503.2M)

Find 0 route_obs, 0 place_obs, 0 cut_obs  1 fence channel(s), 
 1 channel(s).
Total 3 topdown clustering. 
Trig. Edge Skew=26[204,229*] N1088 B44 G1 A73(73.3) L[2,2] score=32866 cpu=0:00:11.0 mem=505M 

**** CK_END: TopDown Tree Construction for dp/rf/n675 (cpu=0:00:11.9, real=0:00:21.0, mem=505.2M)
Memory increase =2M



**** CK_START: Update Database (mem=505.2M)
44 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=505.2M)
**** CK_START: Macro Models Generation (mem=505.2M)

Macro model: Skew=27[201,228]ps N45 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:01.0, mem=505.2M)
SubTree No: 1

Input_Pin:  (CU/U90/A)
Output_Pin: (CU/U90/ZN)
Output_Net: (CU/N814)   
**** CK_START: Macro Models Generation (mem=505.2M)

Macro model: Skew=1[55,56]ps N1 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=505.2M)
SubTree No: 2

Input_Pin:  (NULL)
Output_Pin: (CLK)
Output_Net: (CLK)   
**** CK_START: TopDown Tree Construction for CLK (399-leaf) (2 macro model) (mem=505.2M)

Total 3 topdown clustering. 
Trig. Edge Skew=88[195,283*] N399 B24 G3 A40(39.7) L[2,4] score=39516 cpu=0:00:05.0 mem=505M 

**** CK_END: TopDown Tree Construction for CLK (cpu=0:00:05.8, real=0:00:11.0, mem=505.2M)



**** CK_START: Update Database (mem=505.2M)
24 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=505.2M)

Refine place movement check
============================================================


**INFO: The distance threshold for maximum refine placement move is 3.946500 microns (5% of max driving distance).

***** Start Refine Placement.....
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:01.4, real=0:00:02.0, mem=495.9MB) @(0:02:57 - 0:02:58).
move report: preRPlace moves 196 insts, mean move: 1.70 um, max move: 8.69 um
	max move on inst (dp/rf/n675__L1_I25): (49.78, 43.26) --> (55.67, 40.46)
wireLenOptFixPriorityInst 68 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=495.9MB) @(0:02:58 - 0:02:58).
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 196 insts, mean move: 1.70 um, max move: 8.69 um
	max move on inst (dp/rf/n675__L1_I25): (49.78, 43.26) --> (55.67, 40.46)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         8.69 um
  inst (dp/rf/n675__L1_I25) with max move: (49.78, 43.26) -> (55.67, 40.46)
  mean    (X+Y) =         1.70 um
Total instances moved : 196
*** cpu=0:00:01.4   mem=495.9M  mem(used)=0.1M***
[CPU] RefinePlace/total (cpu=0:00:01.4, real=0:00:02.0, mem=495.9MB) @(0:02:57 - 0:02:58).
***** Refine Placement Finished (CPU Time: 0:00:01.4  MEM: 495.918M)
**WARN: (ENCCK-6323):	The placement of dp/rf/n675__L1_I25 was moved by 8.69 microns during refinePlace. Original location : (49.78, 43.26), Refined location : (55.67, 40.46)
**WARN: (ENCCK-6323):	The placement of dp/rf/n675__L1_I22 was moved by 8.05 microns during refinePlace. Original location : (49.78, 43.26), Refined location : (56.43, 44.66)
**WARN: (ENCCK-6323):	The placement of dp/rf/n675__L1_I28 was moved by 7.74 microns during refinePlace. Original location : (49.78, 43.26), Refined location : (54.72, 40.46)
**WARN: (ENCCK-6323):	The placement of dp/rf/U956 was moved by 7.6 microns during refinePlace. Original location : (49.78, 43.26), Refined location : (57.38, 43.26)
**WARN: (ENCCK-6323):	The placement of dp/rf/n675__L1_I26 was moved by 7.1 microns during refinePlace. Original location : (49.78, 43.26), Refined location : (55.48, 44.66)
**WARN: (ENCCK-6323):	The placement of dp/rf/n675__L1_I29 was moved by 6.79 microns during refinePlace. Original location : (49.78, 43.26), Refined location : (53.77, 40.46)
**WARN: (ENCCK-6323):	The placement of dp/rf/n675__L1_I23 was moved by 6.65 microns during refinePlace. Original location : (49.78, 43.26), Refined location : (56.43, 43.26)
**WARN: (ENCCK-6323):	The placement of dp/rf/n675__L1_I30 was moved by 6.15 microns during refinePlace. Original location : (49.78, 43.26), Refined location : (54.53, 44.66)
**WARN: (ENCCK-6323):	The placement of dp/rf/n675__L1_I31 was moved by 5.84 microns during refinePlace. Original location : (49.78, 43.26), Refined location : (52.82, 40.46)
**WARN: (ENCCK-6323):	The placement of dp/rf/n675__L1_I8 was moved by 5.72 microns during refinePlace. Original location : (49.4, 43.26), Refined location : (50.92, 47.46)
**WARN: (ENCCK-6324):	More than 10 instances moved during refinePlace by a value exceeding threshold value of 3.9465 microns.
Refer to file "CTS_RP_MOVE.txt" for complete detail.


**INFO: Total instances moved beyond threshold limit during refinePlace are 29...


Refine place movement check finished, CPU=0:00:01.5 
============================================================
All-RC-Corners-Per-Net-In-Memory is turned ON...

# Analysis View: default
********** Clock CLK Pre-Route Timing Analysis **********
Nr. of Subtrees                : 3
Nr. of Sinks                   : 1501
Nr. of Buffer                  : 68
Nr. of Level (including gates) : 4
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): dp/rf/registers_reg[7][12]/CK 279.2(ps)
Min trig. edge delay at sink(R): dp/ir_ff/ff_11/q_reg/CK 195.9(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 195.9~279.2(ps)        0~10(ps)            
Fall Phase Delay               : 198.4~253.8(ps)        0~10(ps)            
Trig. Edge Skew                : 83.3(ps)               200(ps)             
Rise Skew                      : 83.3(ps)               
Fall Skew                      : 55.4(ps)               
Max. Rise Buffer Tran.         : 99.6(ps)               200(ps)             
Max. Fall Buffer Tran.         : 68.4(ps)               200(ps)             
Max. Rise Sink Tran.           : 49.9(ps)               200(ps)             
Max. Fall Sink Tran.           : 36.3(ps)               200(ps)             
Min. Rise Buffer Tran.         : 11.1(ps)               0(ps)               
Min. Fall Buffer Tran.         : 10.4(ps)               0(ps)               
Min. Rise Sink Tran.           : 10.2(ps)               0(ps)               
Min. Fall Sink Tran.           : 9.5(ps)                0(ps)               

view default : skew = 83.3ps (required = 200ps)


Clock Analysis (CPU Time 0:00:00.1)


All-RC-Corners-Per-Net-In-Memory is turned OFF...
Switching to the default view 'default'...
*** Look For Reconvergent Clock Component ***
The clock tree CLK has no reconvergent cell.
Reducing the latency of clock tree 'CLK' in 'default' view ...

Calculating pre-route downstream delay for clock tree 'CLK'...
*** Look For PreservePin And Optimized CrossOver Root Pin ***
moving 'CLK__L1_I0' from (312740 187320) to (259540 240520)
MaxTriggerDelay: 277.9 (ps)
MinTriggerDelay: 197.1 (ps)
Skew: 80.8 (ps)
*** Finished Latency Reduction ((cpu=0:00:00.5 real=0:00:01.0 mem=495.9M) ***
Reducing the skew of clock tree 'CLK' in 'default' view ...

moving 'CLK__L3_I16' from (244720 288120) to (239780 302120)
moving 'CLK__L3_I17' from (242820 288120) to (239780 302120)
inserting inst CLK__I0(CLKBUF_X1) loc=(239780 206920) between driver CLK__L2_I0/Z and the input term CLK__L3_I17/A
inserting inst CLK__I1(CLKBUF_X3) loc=(242820 296520) between driver CLK__L3_I16/Z and the input term dp/ir_ff/ff_11/q_reg/CK
inserting inst CLK__I2(CLKBUF_X2) loc=(243580 296520) between driver CLK__L3_I16/Z and the input term dp/me/ff_0/q_reg/CK
moving 'CLK__L3_I18' from (246620 282520) to (246620 296520)
inserting inst CLK__I3(CLKBUF_X2) loc=(246620 206920) between driver CLK__L2_I0/Z and the input term CLK__L3_I18/A
inserting inst CLK__I4(CLKBUF_X1) loc=(248140 304920) between driver CLK__L3_I16/Z and the input term dp/me/ff_9/q_reg/CK
inserting inst CLK__I5(CLKBUF_X3) loc=(256120 288120) between driver CLK__L3_I15/Z and the input term dp/ir_ff/ff_27/q_reg/CK
inserting inst CLK__I6(CLKBUF_X1) loc=(261060 285320) between driver CLK__L3_I15/Z and the input term dp/ir_ff/ff_31/q_reg/CK
inserting inst CLK__I7(CLKBUF_X2) loc=(234080 282520) between driver CLK__L3_I19/Z and the input term dp/wf1_cw2/q_reg/CK
moving 'CLK__L3_I20' from (251180 282520) to (251180 299320)
inserting inst CLK__I8(CLKBUF_X2) loc=(228380 299320) between driver CLK__L3_I20/Z and the input term IR_reg[20]/CK
inserting inst CLK__I9(CLKBUF_X2) loc=(224200 285320) between driver CLK__L3_I21/Z and the input term dp/wf1_cw4/q_reg/CK
moving 'CLK__L3_I14' from (254220 288120) to (251560 246120)
inserting inst CLK__I10(CLKBUF_X2) loc=(224960 282520) between driver CLK__L3_I19/Z and the input term dp/lmd/ff_6/q_reg/CK
inserting inst CLK__I11(CLKBUF_X2) loc=(228000 299320) between driver CLK__L3_I20/Z and the input term dp/lmd/ff_9/q_reg/CK
MaxTriggerDelay: 277.9 (ps)
MinTriggerDelay: 202.4 (ps)
Skew: 75.5 (ps)
*** Finished Skew Reduction ((cpu=0:00:05.4 real=0:00:10.0 mem=495.9M) ***
Inserted cell (CLKBUF_X2): CLK__I11
Inserted cell (CLKBUF_X2): CLK__I10
Inserted cell (CLKBUF_X2): CLK__I9
Inserted cell (CLKBUF_X1): CLK__I6
Inserted cell (CLKBUF_X3): CLK__I5
Inserted cell (CLKBUF_X2): CLK__I8
Inserted cell (CLKBUF_X2): CLK__I7
Inserted cell (CLKBUF_X1): CLK__I4
Inserted cell (CLKBUF_X2): CLK__I3
Inserted cell (CLKBUF_X2): CLK__I2
Inserted cell (CLKBUF_X3): CLK__I1
Inserted cell (CLKBUF_X1): CLK__I0
resized 0 standard cell(s).
inserted 12 standard cell(s).
deleted 0 standard cell(s).
moved 6 standard cell(s).
*** Optimized Clock Tree Latency (cpu=0:00:05.9 real=0:00:11.0 mem=495.9M) ***
Doing the final refine placement ...
***** Start Refine Placement.....
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:01.2, real=0:00:03.0, mem=495.9MB) @(0:03:04 - 0:03:06).
move report: preRPlace moves 86 insts, mean move: 0.36 um, max move: 3.18 um
	max move on inst (CLK__I8): (114.19, 149.66) --> (114.57, 152.46)
wireLenOptFixPriorityInst 80 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=495.9MB) @(0:03:06 - 0:03:06).
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 86 insts, mean move: 0.36 um, max move: 3.18 um
	max move on inst (CLK__I8): (114.19, 149.66) --> (114.57, 152.46)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         3.18 um
  inst (CLK__I8) with max move: (114.19, 149.66) -> (114.57, 152.46)
  mean    (X+Y) =         0.36 um
Total instances moved : 86
*** cpu=0:00:01.3   mem=495.9M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:01.3, real=0:00:03.0, mem=495.9MB) @(0:03:04 - 0:03:06).
***** Refine Placement Finished (CPU Time: 0:00:01.3  MEM: 495.918M)
All-RC-Corners-Per-Net-In-Memory is turned ON...

# Analysis View: default
********** Clock CLK Pre-Route Timing Analysis **********
Nr. of Subtrees                : 3
Nr. of Sinks                   : 1501
Nr. of Buffer                  : 80
Nr. of Level (including gates) : 4
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): dp/rf/registers_reg[7][12]/CK 278.8(ps)
Min trig. edge delay at sink(R): dp/lmd/ff_0/q_reg/CK 202.2(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 202.2~278.8(ps)        0~10(ps)            
Fall Phase Delay               : 200~263.5(ps)          0~10(ps)            
Trig. Edge Skew                : 76.6(ps)               200(ps)             
Rise Skew                      : 76.6(ps)               
Fall Skew                      : 63.5(ps)               
Max. Rise Buffer Tran.         : 99.8(ps)               200(ps)             
Max. Fall Buffer Tran.         : 68.7(ps)               200(ps)             
Max. Rise Sink Tran.           : 49.9(ps)               200(ps)             
Max. Fall Sink Tran.           : 36.4(ps)               200(ps)             
Min. Rise Buffer Tran.         : 10.9(ps)               0(ps)               
Min. Fall Buffer Tran.         : 10.2(ps)               0(ps)               
Min. Rise Sink Tran.           : 5.8(ps)                0(ps)               
Min. Fall Sink Tran.           : 5.3(ps)                0(ps)               

view default : skew = 76.6ps (required = 200ps)


Generating Clock Analysis Report clock_report/clock.report ....
Clock Analysis (CPU Time 0:00:00.1)


All-RC-Corners-Per-Net-In-Memory is turned OFF...
*** ckSynthesis Opt Latency (cpu=0:00:07.4 real=0:00:14.0 mem=496.1M) ***
***** Start Refine Placement.....
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=496.2MB) @(0:03:06 - 0:03:06).
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
wireLenOptFixPriorityInst 80 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=496.2MB) @(0:03:06 - 0:03:06).
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.2   mem=496.2M  mem(used)=0.1M***
[CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=496.1MB) @(0:03:06 - 0:03:06).
***** Refine Placement Finished (CPU Time: 0:00:00.3  MEM: 496.109M)
All-RC-Corners-Per-Net-In-Memory is turned ON...

# Analysis View: default
********** Clock CLK Pre-Route Timing Analysis **********
Nr. of Subtrees                : 3
Nr. of Sinks                   : 1501
Nr. of Buffer                  : 80
Nr. of Level (including gates) : 4
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): dp/rf/registers_reg[7][12]/CK 278.8(ps)
Min trig. edge delay at sink(R): dp/lmd/ff_0/q_reg/CK 202.2(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 202.2~278.8(ps)        0~10(ps)            
Fall Phase Delay               : 200~263.5(ps)          0~10(ps)            
Trig. Edge Skew                : 76.6(ps)               200(ps)             
Rise Skew                      : 76.6(ps)               
Fall Skew                      : 63.5(ps)               
Max. Rise Buffer Tran.         : 99.8(ps)               200(ps)             
Max. Fall Buffer Tran.         : 68.7(ps)               200(ps)             
Max. Rise Sink Tran.           : 49.9(ps)               200(ps)             
Max. Fall Sink Tran.           : 36.4(ps)               200(ps)             
Min. Rise Buffer Tran.         : 10.9(ps)               0(ps)               
Min. Fall Buffer Tran.         : 10.2(ps)               0(ps)               
Min. Rise Sink Tran.           : 5.8(ps)                0(ps)               
Min. Fall Sink Tran.           : 5.3(ps)                0(ps)               

view default : skew = 76.6ps (required = 200ps)


Clock Analysis (CPU Time 0:00:00.1)


All-RC-Corners-Per-Net-In-Memory is turned OFF...

globalDetailRoute

#Start globalDetailRoute on Tue Jul 18 16:05:27 2017
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 496.00 (Mb)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#cpu time = 00:00:00, elapsed time = 00:00:01, memory = 523.00 (Mb)
#NanoRoute Version v13.13-s005 NR130716-1135/13_10-UB
#Start routing data preparation.
# metal1       H   Track-Pitch = 0.140    Line-2-Via Pitch = 0.135
# metal2       V   Track-Pitch = 0.190    Line-2-Via Pitch = 0.140
# metal3       H   Track-Pitch = 0.140    Line-2-Via Pitch = 0.140
# metal4       V   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
# metal5       H   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
# metal6       V   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
# metal7       H   Track-Pitch = 0.840    Line-2-Via Pitch = 0.800
# metal8       V   Track-Pitch = 0.840    Line-2-Via Pitch = 0.800
# metal9       H   Track-Pitch = 1.600    Line-2-Via Pitch = 1.600
# metal10      V   Track-Pitch = 1.680    Line-2-Via Pitch = 1.600
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal2's pitch = 0.190.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:02, memory = 526.00 (Mb)
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Tue Jul 18 16:05:30 2017
#
#Analyzing routing resource...
#Routing resource analysis is done on Tue Jul 18 16:05:30 2017
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        1128           0        3135    74.77%
#  Metal 2        V         849           0        3135     0.00%
#  Metal 3        H        1108           0        3135     0.00%
#  Metal 4        V         565           0        3135     0.00%
#  Metal 5        H         554           0        3135     0.00%
#  Metal 6        V         565           0        3135     0.00%
#  Metal 7        H         188           0        3135    11.55%
#  Metal 8        V         191           0        3135     5.93%
#  Metal 9        H          93           5        3135    33.43%
#  Metal 10       V          70          26        3135    26.12%
#  --------------------------------------------------------------
#  Total                   5311       3.22%  31350    15.18%
#
#  83 nets (0.91%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 527.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 528.00 (Mb)
#
#start global routing iteration 2...
#There are 83 nets routed.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 529.00 (Mb)
#
#start global routing iteration 3...
#There are 83 nets routed.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 529.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#   Metal 9      0(0.00%)   (0.00%)
#  Metal 10      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 83
#Total wire length = 7181 um.
#Total half perimeter of net bounding box = 4537 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 43 um.
#Total wire length on LAYER metal3 = 4579 um.
#Total wire length on LAYER metal4 = 2559 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 3773
#Up-Via Summary (total 3773):
#           
#-----------------------
#  Metal 1         1665
#  Metal 2         1302
#  Metal 3          806
#-----------------------
#                  3773 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#There are 83 nets routed.
#start post global routing...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 529.00 (Mb)
#Cpu time = 00:00:01
#Elapsed time = 00:00:03
#Increased memory = 6.00 (Mb)
#Total memory = 529.00 (Mb)
#Peak memory = 559.00 (Mb)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 1.2% of the total area was rechecked for DRC, and 91.4% required routing.
#    number of violations = 0
#cpu time = 00:00:10, elapsed time = 00:00:21, memory = 534.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 534.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 83
#Total wire length = 7056 um.
#Total half perimeter of net bounding box = 4537 um.
#Total wire length on LAYER metal1 = 1 um.
#Total wire length on LAYER metal2 = 354 um.
#Total wire length on LAYER metal3 = 3746 um.
#Total wire length on LAYER metal4 = 2955 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 4760
#Up-Via Summary (total 4760):
#           
#-----------------------
#  Metal 1         1666
#  Metal 2         1605
#  Metal 3         1489
#-----------------------
#                  4760 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:11
#Elapsed time = 00:00:21
#Increased memory = 2.00 (Mb)
#Total memory = 531.00 (Mb)
#Peak memory = 580.00 (Mb)
#detailRoute Statistics:
#Cpu time = 00:00:11
#Elapsed time = 00:00:21
#Increased memory = 2.00 (Mb)
#Total memory = 531.00 (Mb)
#Peak memory = 580.00 (Mb)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 531.00 (Mb)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 522.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:13
#Elapsed time = 00:00:25
#Increased memory = 26.00 (Mb)
#Total memory = 522.00 (Mb)
#Peak memory = 580.00 (Mb)
#Number of warnings = 2
#Total number of warnings = 2
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Jul 18 16:05:52 2017
#
*** Look For Un-Routed Clock Tree Net ***

Routing correlation check
============================================================

Min length threshold value is :: 38 microns

Allowed deviation from route guide is 50%


Routing correlation check finished, CPU=0:00:00.0 
============================================================

Wire resistance checks
============================================================
Calculating clock delays in preRoute mode...
Calculating clock delays in clkRouteOnly mode...
**WARN: (ENCCK-6350):	Clock net dp/rf/n675__L1_N2 has 35.5757 percent resistance deviation between preRoute resistance (392.45 ohm) and after route resistance (609.164 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net dp/rf/n675__L1_N25 has 35.187 percent resistance deviation between preRoute resistance (392.309 ohm) and after route resistance (605.293 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net dp/rf/n675__L1_N9 has 34.6202 percent resistance deviation between preRoute resistance (432.414 ohm) and after route resistance (661.389 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net dp/rf/n675__L1_N28 has 32.3375 percent resistance deviation between preRoute resistance (353.837 ohm) and after route resistance (522.944 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net dp/rf/n675__L1_N3 has 32.3354 percent resistance deviation between preRoute resistance (349.429 ohm) and after route resistance (516.413 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net dp/rf/n675__L1_N35 has 32.213 percent resistance deviation between preRoute resistance (497.229 ohm) and after route resistance (733.516 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net dp/rf/n675__L1_N26 has 31.9522 percent resistance deviation between preRoute resistance (434.449 ohm) and after route resistance (638.446 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net dp/rf/n675__L1_N24 has 31.9019 percent resistance deviation between preRoute resistance (432.496 ohm) and after route resistance (635.107 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net dp/rf/n675__L1_N42 has 31.8693 percent resistance deviation between preRoute resistance (472.873 ohm) and after route resistance (694.067 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net CLK__L3_N9 has 31.8343 percent resistance deviation between preRoute resistance (499.049 ohm) and after route resistance (732.111 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net CLK__L3_N6 has 31.678 percent resistance deviation between preRoute resistance (578.921 ohm) and after route resistance (847.343 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net CLK__L3_N0 has 31.5618 percent resistance deviation between preRoute resistance (508.676 ohm) and after route resistance (743.263 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net dp/rf/n675__L1_N19 has 31.188 percent resistance deviation between preRoute resistance (449.517 ohm) and after route resistance (653.254 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net dp/rf/n675__L1_N43 has 31.1822 percent resistance deviation between preRoute resistance (425.373 ohm) and after route resistance (618.114 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net dp/rf/n675__L1_N40 has 31.085 percent resistance deviation between preRoute resistance (426.356 ohm) and after route resistance (618.669 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net dp/rf/n675__L1_N15 has 30.8184 percent resistance deviation between preRoute resistance (437.181 ohm) and after route resistance (631.933 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net dp/rf/n675__L1_N6 has 30.8126 percent resistance deviation between preRoute resistance (400.097 ohm) and after route resistance (578.28 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net dp/rf/n675__L1_N21 has 30.6876 percent resistance deviation between preRoute resistance (393.307 ohm) and after route resistance (567.441 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net dp/rf/n675__L1_N11 has 30.4282 percent resistance deviation between preRoute resistance (440.336 ohm) and after route resistance (632.923 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net CLK__L3_N3 has 30.4141 percent resistance deviation between preRoute resistance (545.809 ohm) and after route resistance (784.367 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (EMS-63):	Message <ENCCK-6350> has exceeded the default message display limit of 20.
To avoid this warning, increase the display limit per unique message
by using the setMessageLimit <number> command.
The message limit can be removed by using the unsetMessageLimit command.
Note that setting a very large number using the setMessageLimit command
or removing the message limit using the unsetMessageLimit command can
significantly increase the log file size.
To suppress a message, use the suppressMessage command.

Wire resistance checks Finished, CPU=0:00:00.1 
============================================================
All-RC-Corners-Per-Net-In-Memory is turned ON...

# Analysis View: default
********** Clock CLK Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 3
Nr. of Sinks                   : 1501
Nr. of Buffer                  : 80
Nr. of Level (including gates) : 4
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): CU/ALU1_reg/CK 279.2(ps)
Min trig. edge delay at sink(R): dp/lmd/ff_0/q_reg/CK 204.9(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 204.9~279.2(ps)        0~10(ps)            
Fall Phase Delay               : 201.6~267.9(ps)        0~10(ps)            
Trig. Edge Skew                : 74.3(ps)               200(ps)             
Rise Skew                      : 74.3(ps)               
Fall Skew                      : 66.3(ps)               
Max. Rise Buffer Tran.         : 100(ps)                200(ps)             
Max. Fall Buffer Tran.         : 69.7(ps)               200(ps)             
Max. Rise Sink Tran.           : 49.5(ps)               200(ps)             
Max. Fall Sink Tran.           : 36.8(ps)               200(ps)             
Min. Rise Buffer Tran.         : 11(ps)                 0(ps)               
Min. Fall Buffer Tran.         : 10.2(ps)               0(ps)               
Min. Rise Sink Tran.           : 5.8(ps)                0(ps)               
Min. Fall Sink Tran.           : 5.3(ps)                0(ps)               

view default : skew = 74.3ps (required = 200ps)


Clock Analysis (CPU Time 0:00:00.0)


All-RC-Corners-Per-Net-In-Memory is turned OFF...
setting up for view 'default'...
Selecting the worst MMMC view of clock tree 'CLK' ...
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Gated Clock Tree Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=522.9M) ***
*** Finished Clock Tree Skew Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=522.9M) ***

None of the clock tree buffers/gates are modified by the skew optimization.

Switching to the default view 'default' ...

*** None of the buffer chains at roots are modified by the fine-tune process.

All-RC-Corners-Per-Net-In-Memory is turned ON...
*** Look For Reconvergent Clock Component ***
The clock tree CLK has no reconvergent cell.

# Analysis View: default
********** Clock CLK Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 3
Nr. of Sinks                   : 1501
Nr. of Buffer                  : 80
Nr. of Level (including gates) : 4
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): CU/ALU1_reg/CK 279.2(ps)
Min trig. edge delay at sink(R): dp/lmd/ff_0/q_reg/CK 204.9(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 204.9~279.2(ps)        0~10(ps)            
Fall Phase Delay               : 201.6~267.9(ps)        0~10(ps)            
Trig. Edge Skew                : 74.3(ps)               200(ps)             
Rise Skew                      : 74.3(ps)               
Fall Skew                      : 66.3(ps)               
Max. Rise Buffer Tran.         : 100(ps)                200(ps)             
Max. Fall Buffer Tran.         : 69.7(ps)               200(ps)             
Max. Rise Sink Tran.           : 49.5(ps)               200(ps)             
Max. Fall Sink Tran.           : 36.8(ps)               200(ps)             
Min. Rise Buffer Tran.         : 11(ps)                 0(ps)               
Min. Fall Buffer Tran.         : 10.2(ps)               0(ps)               
Min. Rise Sink Tran.           : 5.8(ps)                0(ps)               
Min. Fall Sink Tran.           : 5.3(ps)                0(ps)               

view default : skew = 74.3ps (required = 200ps)


Clock CLK has been routed. Routing guide will not be generated.
Generating Clock Analysis Report clock_report/clock.report ....
Generating Clock Routing Guide DLX_IR_SIZE32_PC_SIZE32.rguide ....
Clock Analysis (CPU Time 0:00:00.1)


All-RC-Corners-Per-Net-In-Memory is turned OFF...

Clock gating checks
============================================================

Clock gating Checks Finished, CPU=0:00:00.0 
============================================================

#############################################################################
#
# Summary of During-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          29
Check route layer follows preference              :          0
Check route follows guide                         :          0
clock gating checks                               :          0
Wire resistance checks                            :          61

*** End ckSynthesis (cpu=0:00:40.4, real=0:01:19, mem=522.1M) ***
<clockDesign CMD> specifyClockTree -update {AutoCTSRootPin * PostOpt YES}
<clockDesign CMD> ckECO -postCTS -useSpecFileCellsOnly -report clock_report/clock.postCTS.report
Redoing specifyClockTree ...
Checking spec file integrity...
List of dont use cells: ANTENNA_X1 FILLCELL_X1 FILLCELL_X16 FILLCELL_X2 FILLCELL_X32 FILLCELL_X4 FILLCELL_X8 LOGIC0_X1 LOGIC1_X1 
List of dont touch cells: ANTENNA_X1 FILLCELL_X1 FILLCELL_X16 FILLCELL_X2 FILLCELL_X32 FILLCELL_X4 FILLCELL_X8 LOGIC0_X1 LOGIC1_X1 
List of valid cells: CLKBUF_X1 CLKBUF_X2 CLKBUF_X3 
***** Doing trialRoute -handlePreroute.

*** Starting trialRoute (mem=522.9M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 83
There are 83 nets with 1 extra space.
routingBox: (0 0) (322680 315720)
coreBox:    (8360 8120) (314680 307720)
There are 83 prerouted nets with extraSpace.

Phase 1a route (0:00:00.1 524.2M):
Est net length = 1.003e+05um = 4.532e+04H + 5.496e+04V
Usage: (25.0%H 33.8%V) = (7.617e+04um 1.104e+05um) = (44941 66408)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 169 = 7 (0.07% H) + 162 (1.71% V)

Phase 1b route (0:00:00.0 526.7M):
Usage: (24.9%H 33.8%V) = (7.601e+04um 1.104e+05um) = (44853 66406)
Overflow: 168 = 7 (0.07% H) + 161 (1.70% V)

Phase 1c route (0:00:00.0 526.7M):
Usage: (24.9%H 33.8%V) = (7.574e+04um 1.103e+05um) = (44697 66364)
Overflow: 137 = 6 (0.06% H) + 131 (1.38% V)

Phase 1d route (0:00:00.0 526.7M):
Usage: (24.9%H 33.8%V) = (7.575e+04um 1.103e+05um) = (44700 66367)
Overflow: 132 = 6 (0.07% H) + 125 (1.32% V)

Phase 1a-1d Overflow: 0.07% H + 1.32% V (0:00:00.2 526.7M)


Phase 1e route (0:00:00.0 527.2M):
Usage: (24.9%H 33.8%V) = (7.588e+04um 1.104e+05um) = (44776 66411)
Overflow: 74 = 2 (0.02% H) + 73 (0.76% V)

Phase 1f route (0:00:00.0 527.2M):
Usage: (24.9%H 33.8%V) = (7.596e+04um 1.104e+05um) = (44824 66422)
Overflow: 50 = 2 (0.02% H) + 48 (0.51% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	0	 0.00%	2	 0.02%
 -4:	0	 0.00%	2	 0.02%
 -3:	1	 0.01%	4	 0.04%
 -2:	0	 0.00%	4	 0.04%
 -1:	0	 0.00%	27	 0.28%
--------------------------------------
  0:	4	 0.04%	145	 1.53%
  1:	10	 0.11%	145	 1.53%
  2:	15	 0.16%	154	 1.62%
  3:	29	 0.31%	217	 2.28%
  4:	83	 0.87%	244	 2.57%
  5:	9362	98.51%	8560	90.07%


Phase 1e-1f Overflow: 0.02% H + 0.51% V (0:00:00.1 527.2M)

Global route (cpu=0.2s real=1.0s 524.7M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Phase 1l route (0:00:00.5 524.7M):
There are 83 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (26.2%H 34.1%V) = (8.001e+04um 1.108e+05um) = (47154 67014)
Overflow: 123 = 10 (0.11% H) + 113 (1.19% V)

Phase 1l Overflow: 0.11% H + 1.19% V (0:00:00.1 527.2M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	0	 0.00%	9	 0.09%
 -4:	2	 0.02%	1	 0.01%
 -3:	2	 0.02%	14	 0.15%
 -2:	0	 0.00%	15	 0.16%
 -1:	3	 0.03%	44	 0.46%
--------------------------------------
  0:	4	 0.04%	120	 1.26%
  1:	12	 0.13%	169	 1.78%
  2:	26	 0.27%	168	 1.77%
  3:	51	 0.54%	250	 2.63%
  4:	96	 1.01%	250	 2.63%
  5:	9308	97.94%	8464	89.06%


*** Completed Phase 1 route (0:00:00.8 522.9M) ***


Total length: 1.190e+05um, number of vias: 57653
M1(H) length: 4.275e+03um, number of vias: 30375
M2(V) length: 4.365e+04um, number of vias: 20813
M3(H) length: 4.460e+04um, number of vias: 5210
M4(V) length: 1.907e+04um, number of vias: 729
M5(H) length: 2.755e+03um, number of vias: 472
M6(V) length: 4.452e+03um, number of vias: 27
M7(H) length: 2.072e+01um, number of vias: 23
M8(V) length: 1.297e+02um, number of vias: 2
M9(H) length: 1.680e+00um, number of vias: 2
M10(V) length: 8.000e+00um
*** Completed Phase 2 route (0:00:00.7 525.9M) ***

*** Finished all Phases (cpu=0:00:01.5 mem=525.9M) ***
Peak Memory Usage was 532.7M 
*** Finished trialRoute (cpu=0:00:01.6 mem=525.9M) ***

Extraction called for design 'DLX_IR_SIZE32_PC_SIZE32' of instances=8117 and nets=9157 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design DLX_IR_SIZE32_PC_SIZE32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 525.930M)
All-RC-Corners-Per-Net-In-Memory is turned ON...
setting up for view 'default'...

# Analysis View: default
********** Clock CLK Post-CTS Timing Analysis **********
Nr. of Subtrees                : 3
Nr. of Sinks                   : 1501
Nr. of Buffer                  : 80
Nr. of Level (including gates) : 4
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): CU/ALU1_reg/CK 238.1(ps)
Min trig. edge delay at sink(R): dp/ir_ff/ff_18/q_reg/CK 179.1(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 179.1~238.1(ps)        0~10(ps)            
Fall Phase Delay               : 158.9~223.8(ps)        0~10(ps)            
Trig. Edge Skew                : 59(ps)                 200(ps)             
Rise Skew                      : 59(ps)                 
Fall Skew                      : 64.9(ps)               
Max. Rise Buffer Tran.         : 96.5(ps)               200(ps)             
Max. Fall Buffer Tran.         : 58(ps)                 200(ps)             
Max. Rise Sink Tran.           : 47.7(ps)               200(ps)             
Max. Fall Sink Tran.           : 38.4(ps)               200(ps)             
Min. Rise Buffer Tran.         : 10.5(ps)               0(ps)               
Min. Fall Buffer Tran.         : 9.1(ps)                0(ps)               
Min. Rise Sink Tran.           : 5.7(ps)                0(ps)               
Min. Fall Sink Tran.           : 5.2(ps)                0(ps)               

view default : skew = 59ps (required = 200ps)


Clock Analysis (CPU Time 0:00:00.1)


Switching to the default view 'default' ...
*** Finished Rebuilding Buffer Chain (cpu=0:00:00.0 real=0:00:00.0 mem=534.2M) ***

*** None of the buffer chains at roots are modified by the re-build process.

Selecting the worst MMMC view of clock tree 'CLK' ...
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Gated Clock Tree Optimization (cpu=0:00:00.1 real=0:00:00.0 mem=534.2M) ***
*** Finished Clock Tree Skew Optimization (cpu=0:00:00.1 real=0:00:00.0 mem=534.2M) ***

*** None of the clock tree buffers/gates are modified by the skew optimization.

Switching to the default view 'default' ...

*** None of the buffer chains at roots are modified by the fine-tune process.

*** Look For Reconvergent Clock Component ***
The clock tree CLK has no reconvergent cell.

# Analysis View: default
********** Clock CLK Post-CTS Timing Analysis **********
Nr. of Subtrees                : 3
Nr. of Sinks                   : 1501
Nr. of Buffer                  : 80
Nr. of Level (including gates) : 4
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): CU/ALU1_reg/CK 238.1(ps)
Min trig. edge delay at sink(R): dp/ir_ff/ff_18/q_reg/CK 179.1(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 179.1~238.1(ps)        0~10(ps)            
Fall Phase Delay               : 158.9~223.8(ps)        0~10(ps)            
Trig. Edge Skew                : 59(ps)                 200(ps)             
Rise Skew                      : 59(ps)                 
Fall Skew                      : 64.9(ps)               
Max. Rise Buffer Tran.         : 96.5(ps)               200(ps)             
Max. Fall Buffer Tran.         : 58(ps)                 200(ps)             
Max. Rise Sink Tran.           : 47.7(ps)               200(ps)             
Max. Fall Sink Tran.           : 38.4(ps)               200(ps)             
Min. Rise Buffer Tran.         : 10.5(ps)               0(ps)               
Min. Fall Buffer Tran.         : 9.1(ps)                0(ps)               
Min. Rise Sink Tran.           : 5.7(ps)                0(ps)               
Min. Fall Sink Tran.           : 5.2(ps)                0(ps)               

view default : skew = 59ps (required = 200ps)


Generating Clock Analysis Report clock_report/clock.postCTS.report ....
Clock Analysis (CPU Time 0:00:00.1)


All-RC-Corners-Per-Net-In-Memory is turned OFF...
*** End ckECO (cpu=0:00:03.4, real=0:00:07.0, mem=533.4M) ***
**clockDesign ... cpu = 0:00:44, real = 0:01:26, mem = 533.4M **
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -postCTS
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 539.4M, totSessionCpu=0:03:23 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
Multi-VT timing optimization disabled based on library information.
*** Starting trialRoute (mem=539.2M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=540.2M) ***

Found active setup analysis view default
Found active hold analysis view default
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=541.973 CPU=0:00:03.0 REAL=0:00:06.0)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  1.429  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  2986   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 67.518%
------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:08, mem = 543.2M, totSessionCpu=0:03:28 **
** INFO : this run is activating placeOpt flow focusing on WNS only...
*** Starting optimizing excluded clock nets MEM= 543.6M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 543.7M) ***
*** Starting optimizing excluded clock nets MEM= 543.7M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 543.7M) ***
Begin: GigaOpt Reclaim Optimization
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Info: 83 nets with fixed/cover wires excluded.
Info: 83 clock nets excluded from IPO operation.
Reclaim Optimization WNS Slack 0.023  TNS Slack 0.000 Density 67.52
** reclaim pass 0 (0.8) : commits = 5
** reclaim pass 1 (1.9) : commits = 55
** reclaim pass 2 (0.2) : commits = 2
** reclaim pass 3 (0.0) : commits = 0
Reclaim Optimization End WNS Slack 0.023  TNS Slack 0.000 Density 67.39

** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 5 Resize = 57 **
--------------------------------------------------------------
|                                   | Total     | Sequential |
--------------------------------------------------------------
| Num insts resized                 |      57  |       0    |
| Num insts Downsized               |      57  |       0    |
| Num insts Samesized               |       0  |       0    |
| Num insts Upsized                 |       0  |       0    |
--------------------------------------------------------------
Executing incremental physical updates
Executing incremental physical updates
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 8112 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
default core: bins with density >  0.75 = 11.6 % ( 14 / 121 )
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[CPU] RefinePlace/IncrNP (cpu=0:00:00.1, real=0:00:00.0, mem=559.9MB) @(0:03:32 - 0:03:32).
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=559.9MB) @(0:03:32 - 0:03:32).
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
wireLenOptFixPriorityInst 1501 inst fixed
Placement tweakage begins.
wire length = 8.700e+04 = 3.711e+04 H + 4.990e+04 V
wire length = 8.694e+04 = 3.705e+04 H + 4.990e+04 V
Placement tweakage ends.
move report: tweak moves 85 insts, mean move: 1.13 um, max move: 3.61 um
	max move on inst (dp/rf/U388): (49.40, 69.86) --> (45.79, 69.86)
[CPU] RefinePlace/TweakPlacement (cpu=0:00:00.1, real=0:00:00.0, mem=559.9MB) @(0:03:32 - 0:03:32).
[CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=559.9MB) @(0:03:32 - 0:03:32).
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 85 insts, mean move: 1.13 um, max move: 3.61 um
	max move on inst (dp/rf/U388): (49.40, 69.86) --> (45.79, 69.86)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         3.61 um
  inst (dp/rf/U388) with max move: (49.4, 69.86) -> (45.79, 69.86)
  mean    (X+Y) =         1.13 um
Total instances flipped for WireLenOpt: 61
Total instances flipped, including legalization: 122
Total instances moved : 85
*** cpu=0:00:00.4   mem=559.9M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=559.9MB) @(0:03:32 - 0:03:32).
** Finished Reclaim (cpu = 0:00:04.6) (real = 0:00:04.0) **
End: GigaOpt Reclaim Optimization
*** Starting trialRoute (mem=559.9M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 83
There are 83 nets with 1 extra space.
routingBox: (0 0) (322680 315720)
coreBox:    (8360 8120) (314680 307720)
There are 83 prerouted nets with extraSpace.

Phase 1a route (0:00:00.1 561.5M):
Est net length = 9.998e+04um = 4.532e+04H + 5.466e+04V
Usage: (25.0%H 33.7%V) = (7.612e+04um 1.100e+05um) = (44910 66177)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 177 = 7 (0.07% H) + 170 (1.79% V)

Phase 1b route (0:00:00.1 564.0M):
Usage: (24.9%H 33.7%V) = (7.597e+04um 1.100e+05um) = (44826 66175)
Overflow: 173 = 7 (0.07% H) + 166 (1.75% V)

Phase 1c route (0:00:00.0 564.0M):
Usage: (24.8%H 33.7%V) = (7.570e+04um 1.099e+05um) = (44676 66136)
Overflow: 141 = 6 (0.07% H) + 135 (1.42% V)

Phase 1d route (0:00:00.0 564.0M):
Usage: (24.8%H 33.7%V) = (7.571e+04um 1.099e+05um) = (44679 66138)
Overflow: 139 = 8 (0.09% H) + 131 (1.37% V)

Phase 1a-1d Overflow: 0.09% H + 1.37% V (0:00:00.2 564.0M)


Phase 1e route (0:00:00.0 564.5M):
Usage: (24.9%H 33.7%V) = (7.584e+04um 1.100e+05um) = (44757 66185)
Overflow: 75 = 2 (0.02% H) + 74 (0.78% V)

Phase 1f route (0:00:00.0 564.5M):
Usage: (24.9%H 33.7%V) = (7.592e+04um 1.100e+05um) = (44808 66201)
Overflow: 49 = 2 (0.02% H) + 47 (0.50% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	0	 0.00%	2	 0.02%
 -4:	0	 0.00%	2	 0.02%
 -3:	1	 0.01%	4	 0.04%
 -2:	0	 0.00%	4	 0.04%
 -1:	0	 0.00%	26	 0.27%
--------------------------------------
  0:	4	 0.04%	146	 1.54%
  1:	10	 0.11%	144	 1.52%
  2:	10	 0.11%	153	 1.61%
  3:	29	 0.31%	213	 2.24%
  4:	88	 0.93%	234	 2.46%
  5:	9362	98.51%	8576	90.24%


Phase 1e-1f Overflow: 0.02% H + 0.50% V (0:00:00.1 564.5M)

Global route (cpu=0.3s real=1.0s 562.0M)
Phase 1l route (0:00:00.5 561.4M):
There are 83 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (26.2%H 34.0%V) = (7.986e+04um 1.103e+05um) = (47078 66737)
Overflow: 120 = 7 (0.08% H) + 113 (1.19% V)

Phase 1l Overflow: 0.08% H + 1.19% V (0:00:00.1 564.5M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	0	 0.00%	7	 0.07%
 -4:	1	 0.01%	2	 0.02%
 -3:	2	 0.02%	16	 0.17%
 -2:	0	 0.00%	17	 0.18%
 -1:	2	 0.02%	40	 0.42%
--------------------------------------
  0:	6	 0.06%	115	 1.21%
  1:	12	 0.13%	165	 1.74%
  2:	21	 0.22%	164	 1.73%
  3:	49	 0.52%	250	 2.63%
  4:	99	 1.04%	248	 2.61%
  5:	9312	97.98%	8480	89.23%


*** Completed Phase 1 route (0:00:00.8 559.9M) ***


Total length: 1.186e+05um, number of vias: 57473
M1(H) length: 4.306e+03um, number of vias: 30367
M2(V) length: 4.366e+04um, number of vias: 20751
M3(H) length: 4.452e+04um, number of vias: 5175
M4(V) length: 1.913e+04um, number of vias: 707
M5(H) length: 2.779e+03um, number of vias: 441
M6(V) length: 4.057e+03um, number of vias: 17
M7(H) length: 2.856e+01um, number of vias: 15
M8(V) length: 7.973e+01um, number of vias: 0
M9(H) length: 0.000e+00um, number of vias: 0
M10(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.7 559.9M) ***

*** Finished all Phases (cpu=0:00:01.5 mem=559.9M) ***
Peak Memory Usage was 570.0M 
*** Finished trialRoute (cpu=0:00:01.6 mem=559.9M) ***

Extraction called for design 'DLX_IR_SIZE32_PC_SIZE32' of instances=8112 and nets=9157 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design DLX_IR_SIZE32_PC_SIZE32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 559.941M)
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 553.4M, InitMEM = 553.4M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=543.156 CPU=0:00:03.1 REAL=0:00:06.0)
*** CDM Built up (cpu=0:00:03.3  real=0:00:06.0  mem= 543.2M) ***
Found active setup analysis view default
Found active hold analysis view default

------------------------------------------------------------
     Summary (cpu=0.17min real=0.23min mem=543.9M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  1.369  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  2986   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      2 (2)       |   -0.001   |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 67.387%
Routing Overflow: 0.08% H and 1.19% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:15, real = 0:00:22, mem = 543.9M, totSessionCpu=0:03:39 **
Begin: GigaOpt DRV Optimization
Begin: Processing multi-driver nets
Info: 83 nets with fixed/cover wires excluded.
Info: 83 clock nets excluded from IPO operation.
*** Starting multi-driver net buffering ***
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
*summary: 32 non-ignored multi-driver nets.
*       : 32 unbuffered.
*       : 32 bufferable.
*       : 0 targeted for timing fix; 0 buffered.
*       : 0 targeted for DRV fix; 0 buffered.
*** Finished buffering multi-driver nets (CPU=0:00:00.3, MEM=541.9M) ***
End: Processing multi-driver nets
Info: 83 nets with fixed/cover wires excluded.
Info: 83 clock nets excluded from IPO operation.
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
+--------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |    56   |     56  |     0   |     0   |     0   |     0   | 1.37 |  67.39  |            |           |
|     0   |     0   |     9   |      9  |     0   |     0   |     0   |     0   | 1.35 |  67.48  |   0:00:03.0|     602.2M|
+--------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:02.9 real=0:00:03.0 mem=602.2M) ***

*** Starting refinePlace (0:03:44 mem=602.4M) ***
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 8112 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
default core: bins with density >  0.75 = 12.4 % ( 15 / 121 )
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[CPU] RefinePlace/IncrNP (cpu=0:00:00.1, real=0:00:00.0, mem=602.6MB) @(0:03:44 - 0:03:44).
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:01.2, real=0:00:02.0, mem=602.8MB) @(0:03:44 - 0:03:45).
move report: preRPlace moves 164 insts, mean move: 0.19 um, max move: 0.38 um
	max move on inst (dp/rf/registers_reg[18][25]): (4.94, 53.06) --> (5.32, 53.06)
wireLenOptFixPriorityInst 1501 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=602.8MB) @(0:03:45 - 0:03:45).
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 164 insts, mean move: 0.19 um, max move: 0.38 um
	max move on inst (dp/rf/registers_reg[18][25]): (4.94, 53.06) --> (5.32, 53.06)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.38 um
  inst (dp/rf/registers_reg[18][25]) with max move: (4.94, 53.06) -> (5.32, 53.06)
  mean    (X+Y) =         0.19 um
Total instances moved : 164
*** cpu=0:00:01.2   mem=602.8M  mem(used)=0.1M***
[CPU] RefinePlace/total (cpu=0:00:01.4, real=0:00:02.0, mem=602.6MB) @(0:03:44 - 0:03:45).
*** maximum move = 0.4um ***
*** Finished refinePlace (0:03:45 mem=602.6M) ***
*** Finished re-routing un-routed nets (602.6M) ***

*** Finish Physical Update (cpu=0:00:01.8 real=0:00:02.0 mem=602.6M) ***
End: GigaOpt DRV Optimization
Found active setup analysis view default
Found active hold analysis view default

------------------------------------------------------------
     Summary (cpu=0.11min real=0.13min mem=561.4M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  1.355  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  2986   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 67.479%
Routing Overflow: 0.08% H and 1.19% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:23, real = 0:00:30, mem = 561.4M, totSessionCpu=0:03:46 **
Begin: GigaOpt Optimization in WNS mode
Info: 83 nets with fixed/cover wires excluded.
Info: 83 clock nets excluded from IPO operation.
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
*info: 83 clock nets excluded
*info: 2 special nets excluded.
*info: 32 multi-driver nets excluded.
*info: 269 no-driver nets excluded.
*info: 83 nets with fixed/cover wires excluded.

PathGroup: All Path Group Optimization

** GigaOpt Optimizer WNS Slack 0.100 TNS Slack 0.000 Density 67.48

*** Finish post-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=601.8M) ***

End: GigaOpt Optimization in WNS mode
Found active setup analysis view default
Found active hold analysis view default

------------------------------------------------------------
     Summary (cpu=0.01min real=0.02min mem=559.4M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  1.355  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  2986   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 67.479%
Routing Overflow: 0.08% H and 1.19% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:24, real = 0:00:32, mem = 559.4M, totSessionCpu=0:03:47 **
Effort level <high> specified for reg2reg path_group
PathGroup: High Effort PathGroup WNS Optimization

PathGroup: Active High Effort Path Groups Optimization
	reg2reg

Begin: GigaOpt Optimization in WNS mode
Info: 83 nets with fixed/cover wires excluded.
Info: 83 clock nets excluded from IPO operation.
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
*info: 83 clock nets excluded
*info: 2 special nets excluded.
*info: 32 multi-driver nets excluded.
*info: 269 no-driver nets excluded.
*info: 83 nets with fixed/cover wires excluded.

PathGroup: Active High Effort Path Groups Optimization
	reg2reg

** GigaOpt Optimizer WNS Slack 0.100 TNS Slack 0.000 Density 67.48

*** Finish post-CTS Setup Fixing (cpu=0:00:00.4 real=0:00:01.0 mem=602.0M) ***

End: GigaOpt Optimization in WNS mode
Found active setup analysis view default
Found active hold analysis view default

PathGroup: Intermediate summary table below may not contain the
design worst slack. Timing will be extracted from the following
list of pathgroups that are currently being optimized:
	reg2reg


------------------------------------------------------------
     Summary (cpu=0.02min real=0.02min mem=559.4M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  1.355  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  2986   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 67.479%
Routing Overflow: 0.08% H and 1.19% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:26, real = 0:00:35, mem = 559.4M, totSessionCpu=0:03:49 **
PathGroup: High Effort PathGroup TNS Optimization
GigaOpt: Skipping TNS opt. setOptMode -allEndPoints and -criticalRange not set
Found active setup analysis view default
Found active hold analysis view default

PathGroup: Intermediate summary table below may not contain the
design worst slack. Timing will be extracted from the following
list of pathgroups that are currently being optimized:
	reg2reg


------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=557.4M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  1.355  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  2986   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 67.479%
Routing Overflow: 0.08% H and 1.19% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:27, real = 0:00:36, mem = 557.4M, totSessionCpu=0:03:50 **
Begin: GigaOpt harden opt
Info: 83 nets with fixed/cover wires excluded.
Info: 83 clock nets excluded from IPO operation.
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
*info: 83 clock nets excluded
*info: 2 special nets excluded.
*info: 32 multi-driver nets excluded.
*info: 269 no-driver nets excluded.
*info: 83 nets with fixed/cover wires excluded.
+--------+--------+----------+------------+--------+----------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup| End Point
+--------+--------+----------+------------+--------+----------+---------+
|   0.490|   0.000|    67.48%|   0:00:00.0|  604.1M|   default|       NA| NA
+--------+--------+----------+------------+--------+----------+---------+

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=604.0M) ***
End: GigaOpt harden opt
*** Starting trialRoute (mem=561.2M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 83
There are 83 nets with 1 extra space.
routingBox: (0 0) (322680 315720)
coreBox:    (8360 8120) (314680 307720)
There are 83 prerouted nets with extraSpace.

Phase 1a route (0:00:00.1 563.0M):
Est net length = 1.000e+05um = 4.533e+04H + 5.468e+04V
Usage: (25.0%H 33.7%V) = (7.615e+04um 1.100e+05um) = (44928 66192)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 177 = 7 (0.07% H) + 171 (1.79% V)

Phase 1b route (0:00:00.1 565.5M):
Usage: (24.9%H 33.7%V) = (7.600e+04um 1.100e+05um) = (44842 66190)
Overflow: 174 = 7 (0.07% H) + 167 (1.76% V)

Phase 1c route (0:00:00.1 565.5M):
Usage: (24.8%H 33.7%V) = (7.572e+04um 1.099e+05um) = (44688 66149)
Overflow: 143 = 6 (0.07% H) + 137 (1.44% V)

Phase 1d route (0:00:00.0 565.5M):
Usage: (24.8%H 33.7%V) = (7.573e+04um 1.099e+05um) = (44691 66151)
Overflow: 141 = 8 (0.09% H) + 133 (1.40% V)

Phase 1a-1d Overflow: 0.09% H + 1.40% V (0:00:00.2 565.5M)


Phase 1e route (0:00:00.0 566.2M):
Usage: (24.9%H 33.7%V) = (7.586e+04um 1.100e+05um) = (44769 66201)
Overflow: 75 = 2 (0.02% H) + 74 (0.78% V)

Phase 1f route (0:00:00.0 566.2M):
Usage: (24.9%H 33.7%V) = (7.595e+04um 1.101e+05um) = (44820 66217)
Overflow: 49 = 2 (0.02% H) + 47 (0.50% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	0	 0.00%	2	 0.02%
 -4:	0	 0.00%	2	 0.02%
 -3:	1	 0.01%	4	 0.04%
 -2:	0	 0.00%	4	 0.04%
 -1:	0	 0.00%	26	 0.27%
--------------------------------------
  0:	4	 0.04%	148	 1.56%
  1:	10	 0.11%	143	 1.50%
  2:	11	 0.12%	153	 1.61%
  3:	29	 0.31%	215	 2.26%
  4:	89	 0.94%	232	 2.44%
  5:	9360	98.48%	8575	90.23%


Phase 1e-1f Overflow: 0.02% H + 0.50% V (0:00:00.1 566.2M)

Global route (cpu=0.3s real=0.0s 563.7M)
Phase 1l route (0:00:00.5 563.1M):
There are 83 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (26.2%H 34.0%V) = (7.988e+04um 1.103e+05um) = (47082 66744)
Overflow: 121 = 7 (0.08% H) + 113 (1.19% V)

Phase 1l Overflow: 0.08% H + 1.19% V (0:00:00.1 566.2M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	0	 0.00%	7	 0.07%
 -4:	1	 0.01%	2	 0.02%
 -3:	2	 0.02%	15	 0.16%
 -2:	0	 0.00%	18	 0.19%
 -1:	2	 0.02%	41	 0.43%
--------------------------------------
  0:	6	 0.06%	115	 1.21%
  1:	13	 0.14%	167	 1.76%
  2:	23	 0.24%	173	 1.82%
  3:	41	 0.43%	235	 2.47%
  4:	101	 1.06%	247	 2.60%
  5:	9315	98.01%	8484	89.27%


*** Completed Phase 1 route (0:00:00.9 561.2M) ***


Total length: 1.186e+05um, number of vias: 57458
M1(H) length: 4.249e+03um, number of vias: 30362
M2(V) length: 4.378e+04um, number of vias: 20757
M3(H) length: 4.454e+04um, number of vias: 5132
M4(V) length: 1.925e+04um, number of vias: 707
M5(H) length: 2.715e+03um, number of vias: 446
M6(V) length: 3.912e+03um, number of vias: 27
M7(H) length: 3.528e+01um, number of vias: 25
M8(V) length: 9.533e+01um, number of vias: 2
M9(H) length: 9.240e+00um, number of vias: 0
M10(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.7 562.2M) ***

*** Finished all Phases (cpu=0:00:01.7 mem=562.2M) ***
Peak Memory Usage was 571.7M 
*** Finished trialRoute (cpu=0:00:01.8 mem=562.2M) ***

Extraction called for design 'DLX_IR_SIZE32_PC_SIZE32' of instances=8112 and nets=9157 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design DLX_IR_SIZE32_PC_SIZE32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 562.188M)
*** Starting delays update (0:03:54 mem=560.4M) ***
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=546.164 CPU=0:00:02.9 REAL=0:00:06.0)
*** Finished delays update (0:03:57 mem=546.9M) ***
Begin: GigaOpt postEco DRV Optimization
Info: 83 nets with fixed/cover wires excluded.
Info: 83 clock nets excluded from IPO operation.
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
+--------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     8   |      8  |     0   |     0   |     0   |     0   | 1.36 |  67.48  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 1.44 |  67.50  |   0:00:01.0|     651.2M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 1.44 |  67.50  |   0:00:00.0|     651.2M|
+--------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:01.9 real=0:00:02.0 mem=651.2M) ***

*** Starting refinePlace (0:04:01 mem=651.4M) ***
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 8112 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
wireLenOptFixPriorityInst 1501 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=651.6MB) @(0:04:01 - 0:04:01).
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=651.6M  mem(used)=0.2M***
[CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=651.4MB) @(0:04:01 - 0:04:01).
*** maximum move = 0.0um ***
*** Finished refinePlace (0:04:01 mem=651.4M) ***
*** Finished re-routing un-routed nets (651.4M) ***

*** Finish Physical Update (cpu=0:00:00.5 real=0:00:01.0 mem=651.4M) ***
End: GigaOpt DRV Optimization
Design WNS changes after trial route: 1.35469996929 -> 1.43589997292 (bump = -0.08120000363)
Begin: all path group post-eco optimization
Info: 83 nets with fixed/cover wires excluded.
Info: 83 clock nets excluded from IPO operation.
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
*info: 83 clock nets excluded
*info: 2 special nets excluded.
*info: 32 multi-driver nets excluded.
*info: 269 no-driver nets excluded.
*info: 83 nets with fixed/cover wires excluded.

PathGroup: All Path Group Optimization

** GigaOpt Optimizer WNS Slack 0.100 TNS Slack 0.000 Density 67.50

*** Finish post-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=604.9M) ***

End: all path group post-eco optimization
Design WNS changes after post-eco optimization: 1.35469996929 -> 1.43589997292 (bump = -0.08120000363)
Slack bump threshold to trigger post-eco optimization with non-placement-legal moves: 0.0156
High effort path group WNS change after trial route: 1.35469996929 -> 1.43589997292 (bump = -0.08120000363)
Begin: path group based post-eco optimization
Info: 83 nets with fixed/cover wires excluded.
Info: 83 clock nets excluded from IPO operation.
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
*info: 83 clock nets excluded
*info: 2 special nets excluded.
*info: 32 multi-driver nets excluded.
*info: 269 no-driver nets excluded.
*info: 83 nets with fixed/cover wires excluded.

PathGroup: All Path Group Optimization

** GigaOpt Optimizer WNS Slack 0.100 TNS Slack 0.000 Density 67.50

*** Finish post-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=604.9M) ***

End: path group based post-eco optimization
High effort path group WNS change after post-eco optimization: 1.35469996929 -> 1.43589997292 (bump = -0.08120000363)
Slack bump threshold to trigger post-eco optimization with non-placement-legal moves: 0.0156
*** Steiner Routed Nets: 0.0%; Threshold: 6; Threshold for Hold: 6
*** Starting trialRoute (mem=561.8M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=561.8M) ***

Skipping all path lef-safe eco optimization
Extraction called for design 'DLX_IR_SIZE32_PC_SIZE32' of instances=8112 and nets=9157 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design DLX_IR_SIZE32_PC_SIZE32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 562.523M)
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 556.7M, InitMEM = 556.7M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=546.5 CPU=0:00:02.9 REAL=0:00:06.0)
*** CDM Built up (cpu=0:00:03.5  real=0:00:07.0  mem= 546.5M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:44, real = 0:01:08, mem = 546.5M, totSessionCpu=0:04:08 **
Found active setup analysis view default
Found active hold analysis view default

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  1.435  |  1.435  |  1.768  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|  2986   |  1469   |  1565   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 67.500%
Routing Overflow: 0.08% H and 1.19% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:46, real = 0:01:09, mem = 546.5M, totSessionCpu=0:04:09 **
*** Finished optDesign ***
<CMD> optDesign -postCTS -hold
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 548.5M, totSessionCpu=0:04:09 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
*** Starting trialRoute (mem=548.3M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=548.3M) ***

*info: All cells identified as Buffer and Delay cells:
*info: --------------------------------------------------
*info:         CLKBUF_X1         -   NangateOpenCellLibrary
*info:            BUF_X1         -   NangateOpenCellLibrary
*info:         CLKBUF_X2         -   NangateOpenCellLibrary
*info:            BUF_X2         -   NangateOpenCellLibrary
*info:         CLKBUF_X3         -   NangateOpenCellLibrary
*info:            BUF_X4         -   NangateOpenCellLibrary
*info:            BUF_X8         -   NangateOpenCellLibrary
*info:           BUF_X16         -   NangateOpenCellLibrary
*info:           BUF_X32         -   NangateOpenCellLibrary
All-RC-Corners-Per-Net-In-Memory is turned ON...
GigaOpt Hold Optimizer is used
gigaOpt Hold fixing search radius: 56.000000 Microns (40 stdCellHgt)
*info: Run optDesign holdfix with 1 thread.
Starting initialization (fixHold) cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:04:10 mem=574.4M ***
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 599.0M, InitMEM = 599.0M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=603.762 CPU=0:00:03.0 REAL=0:00:06.0)
*** CDM Built up (cpu=0:00:03.5  real=0:00:07.0  mem= 603.8M) ***
Done building cte hold timing graph (fixHold) real=0:00:08.0 totSessionCpu=0:04:14 mem=605.0M ***
Done building hold timer (fixHold) real=0:00:09.0 totSessionCpu=0:04:15 mem=605.2M ***
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 599.2M, InitMEM = 599.2M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=604.047 CPU=0:00:02.9 REAL=0:00:06.0)
*** CDM Built up (cpu=0:00:03.4  real=0:00:06.0  mem= 604.0M) ***
Done building cte setup timing graph (fixHold) real=0:00:15.0 totSessionCpu=0:04:19 mem=605.3M ***

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  1.435  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  2986   |
+--------------------+---------+

+--------------------+---------+
|     Hold mode      |   all   |
+--------------------+---------+
|           WNS (ns):| -0.343  |
|           TNS (ns):| -70.672 |
|    Violating Paths:|   349   |
|          All Paths:|  2986   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 67.500%
Routing Overflow: 0.08% H and 1.19% V
------------------------------------------------------------

*Info: minBufDelay = 0.021900 ns ;  LibStdDelay = 0.007800 ns;  minBufSize = 3192000 (3); worstDelayView: default 
Footprint list for hold buffering 
=================================================================
*Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
------------------------------------------------------------------
*Info:   22.1 	1.00 	3.0 	18.560	BUF_X1	(A,Z)
*Info:   29.7 	1.00 	3.0 	25.535	CLKBUF_X1	(A,Z)
*Info:   23.3 	1.00 	4.0 	9.267	BUF_X2	(A,Z)
*Info:   25.5 	1.00 	4.0 	12.749	CLKBUF_X2	(A,Z)
*Info:   28.7 	1.00 	5.0 	8.580	CLKBUF_X3	(A,Z)
*Info:   21.9 	1.00 	7.0 	4.637	BUF_X4	(A,Z)
*Info:   22.6 	1.00 	13.0 	2.330	BUF_X8	(A,Z)
*Info:   22.8 	1.00 	25.0 	1.173	BUF_X16	(A,Z)
*Info:   23.7 	1.00 	49.0 	0.605	BUF_X32	(A,Z)
=================================================================
--------------------------------------------------- 
   Setup Violation Summary with Target Slack (0.000 ns)
--------------------------------------------------- 
    WNS          reg2regWns    reg2regBaseWns    view
    1.435 ns      1.435 ns      1.435 ns         default
--------------------------------------------------- 
Info: 83 nets with fixed/cover wires excluded.
Info: 83 clock nets excluded from IPO operation.
--------------------------------------------------- 
   Hold Timing Summary  - Initial 
--------------------------------------------------- 
 Target slack: 0.000 ns
View: default 
	WNS: -0.343 
	TNS: -70.672 
	VP: 349 
	Worst hold path end point: dp/b/ff_22/q_reg/RN 
--------------------------------------------------- 
   Setup Timing Summary  - Initial 
--------------------------------------------------- 
 Target slack: 0.000 ns
View: default 
	WNS: 1.435 
	TNS: 0.000 
	VP: 0 
	Worst setup path end point:dp/rf/out2_reg[26]/D 
--------------------------------------------------- 
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O

*** Starting Core Fixing (fixHold) cpu=0:00:10.6  real=0:00:18.0  totSessionCpu=0:04:21 mem=605.5M density=67.500%) ***
Optimizer Target Slack 0.000 StdDelay is 0.008  
Phase I ......
Executing transform: ECO Safe Resize
+-----------------------------------------------------------------+
|Iter|  WNS   |  TNS   |  #VP   | Density  |   CPU      |   Mem   |
+-----------------------------------------------------------------+
Worst hold path end point: dp/b/ff_8/q_reg/RN net FE_OFN1_RST  nrTerm=43
|   0|  -0.343|  -70.67|     349|    67.50%|   0:00:10.7|   606.2M|
Worst hold path end point: dp/b/ff_8/q_reg/RN net FE_OFN1_RST  nrTerm=43
|   1|  -0.343|  -70.67|     349|    67.50%|   0:00:10.7|   606.5M|
+-----------------------------------------------------------------+
Executing transform: AddBuffer + LegalResize
+-----------------------------------------------------------------+
|Iter|  WNS   |  TNS   |  #VP   | Density  |   CPU      |   Mem   |
+-----------------------------------------------------------------+
Worst hold path end point: dp/b/ff_8/q_reg/RN net FE_OFN1_RST  nrTerm=43
|   0|  -0.343|  -70.67|     349|    67.50%|   0:00:10.7|   606.5M|
Worst hold path end point: dp/b/ff_22/q_reg/RN net FE_OFN3_RST  nrTerm=75
|   1|  -0.317|  -62.76|     294|    67.73%|   0:00:11.4|   619.7M|
Worst hold path end point: dp/b/ff_22/q_reg/RN net FE_OFN3_RST  nrTerm=75
|   2|  -0.292|  -55.45|     294|    67.95%|   0:00:12.0|   620.7M|
Worst hold path end point: dp/b/ff_22/q_reg/RN net FE_OFN3_RST  nrTerm=75
|   3|  -0.268|  -48.34|     294|    68.23%|   0:00:12.6|   621.9M|
Worst hold path end point: dp/b/ff_22/q_reg/RN net FE_OFN3_RST  nrTerm=75
|   4|  -0.244|  -41.28|     294|    68.46%|   0:00:13.2|   622.9M|
Worst hold path end point: dp/b/ff_22/q_reg/RN net FE_OFN3_RST  nrTerm=75
|   5|  -0.220|  -34.20|     294|    68.69%|   0:00:13.8|   623.9M|
Worst hold path end point: dp/b/ff_22/q_reg/RN net FE_OFN3_RST  nrTerm=75
|   6|  -0.196|  -27.14|     294|    68.93%|   0:00:14.4|   626.2M|
Worst hold path end point: dp/b/ff_22/q_reg/RN net FE_OFN3_RST  nrTerm=75
|   7|  -0.171|  -19.86|     259|    69.16%|   0:00:15.1|   627.5M|
Worst hold path end point: dp/b/ff_22/q_reg/RN net FE_OFN3_RST  nrTerm=75
|   8|  -0.146|  -14.95|     148|    69.37%|   0:00:15.6|   628.5M|
Worst hold path end point: dp/b/ff_22/q_reg/RN net FE_OFN3_RST  nrTerm=75
|   9|  -0.121|  -11.63|     116|    69.53%|   0:00:16.1|   628.5M|
Worst hold path end point: dp/b/ff_22/q_reg/RN net FE_OFN3_RST  nrTerm=75
|  10|  -0.095|   -9.05|     101|    69.59%|   0:00:16.3|   629.5M|
Worst hold path end point: dp/b/ff_22/q_reg/RN net FE_OFN3_RST  nrTerm=75
|  11|  -0.071|   -6.62|     101|    69.59%|   0:00:16.4|   629.5M|
Worst hold path end point: dp/b/ff_22/q_reg/RN net FE_OFN3_RST  nrTerm=75
|  12|  -0.047|   -4.20|     101|    69.60%|   0:00:16.4|   629.5M|
Worst hold path end point: dp/b/ff_22/q_reg/RN net FE_OFN3_RST  nrTerm=75
|  13|  -0.023|   -1.74|     101|    69.60%|   0:00:16.5|   629.5M|
+-----------------------------------------------------------------+

*info:    Total 583 cells added for Phase I
--------------------------------------------------- 
   Hold Timing Summary  - Phase I 
--------------------------------------------------- 
 Target slack: 0.000 ns
View: default 
	WNS: 0.000 
	TNS: 0.000 
	VP: 0 
	Worst hold path end point: IR_reg[16]/D 
--------------------------------------------------- 
   Setup Timing Summary  - Phase I 
--------------------------------------------------- 
 Target slack: 0.000 ns
View: default 
	WNS: 1.410 
	TNS: 0.000 
	VP: 0 
	Worst setup path end point:CU/S2_reg/D 
--------------------------------------------------- 

*** Finished Core Fixing (fixHold) cpu=0:00:16.7  real=0:00:27.0  totSessionCpu=0:04:27 %) ***
*info:
*info: Added a total of 583 cells to fix/reduce hold violation
*info:          in which 583 termBuffering
*info:
*info: Summary: 
*info:           44 cells of type 'BUF_X1' (3.0, 	18.560) used
*info:          528 cells of type 'CLKBUF_X1' (3.0, 	25.535) used
*info:           10 cells of type 'CLKBUF_X3' (5.0, 	8.580) used
*info:            1 cell  of type 'BUF_X32' (49.0, 	0.605) used
*info:




*** Starting refinePlace (0:04:27 mem=629.3M) ***
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 8695 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:01.0, mem=629.3MB) @(0:04:27 - 0:04:27).
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
wireLenOptFixPriorityInst 1501 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=629.3MB) @(0:04:27 - 0:04:27).
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.3   mem=629.3M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:01.0, mem=629.3MB) @(0:04:27 - 0:04:27).
*** maximum move = 0.0um ***
*** Finished refinePlace (0:04:27 mem=629.3M) ***
*** Finished re-routing un-routed nets (629.3M) ***

*** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=629.3M) ***
*** Finish Post CTS Hold Fixing (cpu=0:00:17.4 mem=576.9M  real=0:00:28.0 density=69.604%) ***
**optDesign ... cpu = 0:00:18, real = 0:00:29, mem = 576.9M, totSessionCpu=0:04:28 **
*** Steiner Routed Nets: 7.18722271517%; Threshold: 6; Threshold for Hold: 6
*** Starting trialRoute (mem=576.9M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Start to check current routing status for nets...
All nets will be rerouted.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 83
There are 83 nets with 1 extra space.
routingBox: (0 0) (322680 315720)
coreBox:    (8360 8120) (314680 307720)
There are 83 prerouted nets with extraSpace.

Phase 1a route (0:00:00.1 578.4M):
Est net length = 1.021e+05um = 4.621e+04H + 5.585e+04V
Usage: (25.5%H 34.6%V) = (7.759e+04um 1.130e+05um) = (45775 67959)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 240 = 7 (0.07% H) + 233 (2.45% V)

Phase 1b route (0:00:00.1 580.9M):
Usage: (25.4%H 34.6%V) = (7.744e+04um 1.130e+05um) = (45691 67957)
Overflow: 234 = 7 (0.07% H) + 227 (2.39% V)

Phase 1c route (0:00:00.1 580.9M):
Usage: (25.3%H 34.6%V) = (7.717e+04um 1.129e+05um) = (45539 67918)
Overflow: 197 = 6 (0.07% H) + 190 (2.00% V)

Phase 1d route (0:00:00.1 580.9M):
Usage: (25.3%H 34.6%V) = (7.718e+04um 1.129e+05um) = (45542 67920)
Overflow: 185 = 8 (0.09% H) + 176 (1.85% V)

Phase 1a-1d Overflow: 0.09% H + 1.85% V (0:00:00.3 580.9M)


Phase 1e route (0:00:00.1 581.4M):
Usage: (25.4%H 34.6%V) = (7.741e+04um 1.130e+05um) = (45679 67986)
Overflow: 100 = 2 (0.02% H) + 99 (1.04% V)

Phase 1f route (0:00:00.0 581.4M):
Usage: (25.4%H 34.6%V) = (7.752e+04um 1.131e+05um) = (45745 68010)
Overflow: 71 = 2 (0.02% H) + 69 (0.73% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	0	 0.00%	2	 0.02%
 -4:	0	 0.00%	2	 0.02%
 -3:	1	 0.01%	5	 0.05%
 -2:	0	 0.00%	6	 0.06%
 -1:	0	 0.00%	43	 0.45%
--------------------------------------
  0:	5	 0.05%	163	 1.72%
  1:	12	 0.13%	153	 1.61%
  2:	13	 0.14%	162	 1.70%
  3:	29	 0.31%	198	 2.08%
  4:	91	 0.96%	239	 2.51%
  5:	9353	98.41%	8531	89.76%


Phase 1e-1f Overflow: 0.02% H + 0.73% V (0:00:00.1 581.4M)

Global route (cpu=0.4s real=1.0s 578.9M)
Phase 1l route (0:00:00.6 578.3M):
There are 83 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (26.8%H 34.9%V) = (8.172e+04um 1.134e+05um) = (48155 68600)
Overflow: 163 = 8 (0.09% H) + 155 (1.63% V)

Phase 1l Overflow: 0.09% H + 1.63% V (0:00:00.1 581.4M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	0	 0.00%	12	 0.13%
 -4:	1	 0.01%	3	 0.03%
 -3:	2	 0.02%	17	 0.18%
 -2:	0	 0.00%	25	 0.26%
 -1:	3	 0.03%	54	 0.57%
--------------------------------------
  0:	6	 0.06%	127	 1.34%
  1:	16	 0.17%	175	 1.84%
  2:	24	 0.25%	168	 1.77%
  3:	46	 0.48%	232	 2.44%
  4:	107	 1.13%	247	 2.60%
  5:	9299	97.84%	8444	88.85%


*** Completed Phase 1 route (0:00:01.0 576.9M) ***


Total length: 1.213e+05um, number of vias: 59669
M1(H) length: 4.482e+03um, number of vias: 31534
M2(V) length: 4.414e+04um, number of vias: 21475
M3(H) length: 4.532e+04um, number of vias: 5387
M4(V) length: 2.022e+04um, number of vias: 756
M5(H) length: 2.875e+03um, number of vias: 463
M6(V) length: 4.049e+03um, number of vias: 27
M7(H) length: 3.192e+01um, number of vias: 27
M8(V) length: 1.310e+02um, number of vias: 0
M9(H) length: 0.000e+00um, number of vias: 0
M10(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.8 576.9M) ***

*** Finished all Phases (cpu=0:00:01.8 mem=576.9M) ***
Peak Memory Usage was 586.9M 
*** Finished trialRoute (cpu=0:00:02.0 mem=576.9M) ***

Extraction called for design 'DLX_IR_SIZE32_PC_SIZE32' of instances=8695 and nets=9740 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design DLX_IR_SIZE32_PC_SIZE32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 576.879M)
GigaOpt_HOLD: Recover setup timing after hold fixing
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 570.2M, InitMEM = 570.2M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=560.094 CPU=0:00:03.1 REAL=0:00:06.0)
*** CDM Built up (cpu=0:00:03.3  real=0:00:06.0  mem= 560.1M) ***
Effort level <high> specified for reg2reg path_group
Design WNS changes after trial route: 1.4355 -> 1.40559995174 (bump = 0.02990004826)
Slack bump threshold to trigger post-eco optimization: 0.0039
Begin: all path group post-eco optimization
Info: 83 nets with fixed/cover wires excluded.
Info: 83 clock nets excluded from IPO operation.
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
*info: 83 clock nets excluded
*info: 2 special nets excluded.
*info: 32 multi-driver nets excluded.
*info: 269 no-driver nets excluded.
*info: 83 nets with fixed/cover wires excluded.

PathGroup: All Path Group Optimization

** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 69.60

*** Finish post-CTS Setup Fixing (cpu=0:00:00.5 real=0:00:00.0 mem=616.5M) ***

Design WNS changes after post-eco optimization: 1.4355 -> 1.40559995174 (bump = 0.02990004826)
Slack bump threshold to trigger post-eco optimization with non-placement-legal moves: 0.0156
Begin: all path group post-eco optimization non-placement-legal phase
Info: 83 nets with fixed/cover wires excluded.
Info: 83 clock nets excluded from IPO operation.
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
*info: 83 clock nets excluded
*info: 2 special nets excluded.
*info: 32 multi-driver nets excluded.
*info: 269 no-driver nets excluded.
*info: 83 nets with fixed/cover wires excluded.

PathGroup: All Path Group Optimization

** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 69.60

*** Finish post-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=616.5M) ***

End: all path group post-eco optimization non-placement-legal phase
High effort path group WNS change after trial route: 1.4355 -> 1.40559995174 (bump = 0.02990004826)
Slack bump threshold to trigger post-eco optimization: 0.0039
Begin: path group based post-eco optimization
Info: 83 nets with fixed/cover wires excluded.
Info: 83 clock nets excluded from IPO operation.
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
*info: 83 clock nets excluded
*info: 2 special nets excluded.
*info: 32 multi-driver nets excluded.
*info: 269 no-driver nets excluded.
*info: 83 nets with fixed/cover wires excluded.

PathGroup: All Path Group Optimization

** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 69.60

*** Finish post-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=616.5M) ***

High effort path group WNS change after post-eco optimization: 1.4355 -> 1.40559995174 (bump = 0.02990004826)
Slack bump threshold to trigger post-eco optimization with non-placement-legal moves: 0.0156
Begin: high effort path group post-eco optimization non-placement-legal phase
Info: 83 nets with fixed/cover wires excluded.
Info: 83 clock nets excluded from IPO operation.
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
*info: 83 clock nets excluded
*info: 2 special nets excluded.
*info: 32 multi-driver nets excluded.
*info: 269 no-driver nets excluded.
*info: 83 nets with fixed/cover wires excluded.

PathGroup: All Path Group Optimization

** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 69.60

*** Finish post-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=616.5M) ***

End: high effort path group post-eco optimization non-placement-legal phase
End: path group based post-eco optimization
*** Steiner Routed Nets: 0.0%; Threshold: 6; Threshold for Hold: 6
*** Starting trialRoute (mem=574.4M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=574.4M) ***

Design WNS changes after trial route: 1.4355 -> 1.40559995174 (bump = 0.02990004826)
Slack bump threshold to trigger post-eco optimization: 0.0039
Begin: all path group post-eco optimization
Info: 83 nets with fixed/cover wires excluded.
Info: 83 clock nets excluded from IPO operation.
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
*info: 83 clock nets excluded
*info: 2 special nets excluded.
*info: 32 multi-driver nets excluded.
*info: 269 no-driver nets excluded.
*info: 83 nets with fixed/cover wires excluded.

PathGroup: All Path Group Optimization

** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 69.60

*** Finish post-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=616.7M) ***

High effort path group WNS change after trial route: 1.4355 -> 1.40559995174 (bump = 0.02990004826)
Slack bump threshold to trigger post-eco optimization: 0.0039
Begin: path group based post-eco optimization
Info: 83 nets with fixed/cover wires excluded.
Info: 83 clock nets excluded from IPO operation.
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
*info: 83 clock nets excluded
*info: 2 special nets excluded.
*info: 32 multi-driver nets excluded.
*info: 269 no-driver nets excluded.
*info: 83 nets with fixed/cover wires excluded.

PathGroup: All Path Group Optimization

** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 69.60

*** Finish post-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=616.5M) ***

End: path group based post-eco optimization
*** Steiner Routed Nets: 0.0%; Threshold: 6; Threshold for Hold: 6
*** Starting trialRoute (mem=574.4M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=574.4M) ***

Skipping all path lef-safe eco optimization
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:31, real = 0:00:51, mem = 573.3M, totSessionCpu=0:04:40 **
Found active setup analysis view default
Found active hold analysis view default
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=558.094 CPU=0:00:03.1 REAL=0:00:06.0)

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  1.406  |  1.431  |  1.406  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|  2986   |  1469   |  1565   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.007  |  0.055  |  0.007  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|  2986   |  1469   |  1565   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.604%
Routing Overflow: 0.09% H and 1.63% V
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:06.2, REAL=0:00:12.0, MEM=548.7M
**optDesign ... cpu = 0:00:37, real = 0:01:03, mem = 548.7M, totSessionCpu=0:04:46 **
*** Finished optDesign ***
<CMD> getFillerMode -quiet
<CMD> addFiller -cell FILLCELL_X8 FILLCELL_X4 FILLCELL_X32 FILLCELL_X2 FILLCELL_X16 FILLCELL_X1 -prefix FILLER
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
*INFO: Adding fillers to top-module.
*INFO:   Added 45 filler insts (cell FILLCELL_X32 / prefix FILLER).
*INFO:   Added 287 filler insts (cell FILLCELL_X16 / prefix FILLER).
*INFO:   Added 697 filler insts (cell FILLCELL_X8 / prefix FILLER).
*INFO:   Added 1488 filler insts (cell FILLCELL_X4 / prefix FILLER).
*INFO:   Added 8654 filler insts (cell FILLCELL_X1 / prefix FILLER).
*INFO:   Added 0 filler inst  (cell FILLCELL_X2 / prefix FILLER).
*INFO: Total 11171 filler insts added - prefix FILLER (CPU: 0:00:00.2).
For 11171 new insts, *** Applied 0 GNC rules (cpu = 0:00:00.0)
<CMD> trialRoute -maxRouteLayer 10
*** Starting trialRoute (mem=549.8M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -maxRouteLayer 10 -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 83
There are 83 nets with 1 extra space.
routingBox: (0 0) (322680 315720)
coreBox:    (8360 8120) (314680 307720)
There are 83 prerouted nets with extraSpace.

Phase 1a route (0:00:00.1 550.8M):
Est net length = 1.021e+05um = 4.621e+04H + 5.585e+04V
Usage: (25.5%H 34.6%V) = (7.759e+04um 1.130e+05um) = (45775 67959)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 240 = 7 (0.07% H) + 233 (2.45% V)

Phase 1b route (0:00:00.1 553.3M):
Usage: (25.4%H 34.6%V) = (7.744e+04um 1.130e+05um) = (45691 67957)
Overflow: 234 = 7 (0.07% H) + 227 (2.39% V)

Phase 1c route (0:00:00.1 553.3M):
Usage: (25.3%H 34.6%V) = (7.717e+04um 1.129e+05um) = (45539 67918)
Overflow: 197 = 6 (0.07% H) + 190 (2.00% V)

Phase 1d route (0:00:00.1 553.3M):
Usage: (25.3%H 34.6%V) = (7.718e+04um 1.129e+05um) = (45542 67920)
Overflow: 185 = 8 (0.09% H) + 176 (1.85% V)

Phase 1a-1d Overflow: 0.09% H + 1.85% V (0:00:00.3 553.3M)


Phase 1e route (0:00:00.0 553.8M):
Usage: (25.4%H 34.6%V) = (7.741e+04um 1.130e+05um) = (45679 67986)
Overflow: 100 = 2 (0.02% H) + 99 (1.04% V)

Phase 1f route (0:00:00.0 553.8M):
Usage: (25.4%H 34.6%V) = (7.752e+04um 1.131e+05um) = (45745 68010)
Overflow: 71 = 2 (0.02% H) + 69 (0.73% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	0	 0.00%	2	 0.02%
 -4:	0	 0.00%	2	 0.02%
 -3:	1	 0.01%	5	 0.05%
 -2:	0	 0.00%	6	 0.06%
 -1:	0	 0.00%	43	 0.45%
--------------------------------------
  0:	5	 0.05%	163	 1.72%
  1:	12	 0.13%	153	 1.61%
  2:	13	 0.14%	162	 1.70%
  3:	29	 0.31%	198	 2.08%
  4:	91	 0.96%	239	 2.51%
  5:	9353	98.41%	8531	89.76%


Phase 1e-1f Overflow: 0.02% H + 0.73% V (0:00:00.1 553.8M)

Global route (cpu=0.3s real=0.0s 551.3M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Phase 1l route (0:00:00.6 551.3M):
There are 83 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (26.8%H 34.9%V) = (8.172e+04um 1.134e+05um) = (48155 68600)
Overflow: 163 = 8 (0.09% H) + 155 (1.63% V)

Phase 1l Overflow: 0.09% H + 1.63% V (0:00:00.1 553.8M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	0	 0.00%	12	 0.13%
 -4:	1	 0.01%	3	 0.03%
 -3:	2	 0.02%	17	 0.18%
 -2:	0	 0.00%	25	 0.26%
 -1:	3	 0.03%	54	 0.57%
--------------------------------------
  0:	6	 0.06%	127	 1.34%
  1:	16	 0.17%	175	 1.84%
  2:	24	 0.25%	168	 1.77%
  3:	46	 0.48%	232	 2.44%
  4:	107	 1.13%	247	 2.60%
  5:	9299	97.84%	8444	88.85%


*** Completed Phase 1 route (0:00:01.0 549.8M) ***


Total length: 1.213e+05um, number of vias: 59669
M1(H) length: 4.482e+03um, number of vias: 31534
M2(V) length: 4.414e+04um, number of vias: 21475
M3(H) length: 4.532e+04um, number of vias: 5387
M4(V) length: 2.022e+04um, number of vias: 756
M5(H) length: 2.875e+03um, number of vias: 463
M6(V) length: 4.049e+03um, number of vias: 27
M7(H) length: 3.192e+01um, number of vias: 27
M8(V) length: 1.310e+02um, number of vias: 0
M9(H) length: 0.000e+00um, number of vias: 0
M10(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.8 549.8M) ***

*** Finished all Phases (cpu=0:00:01.9 mem=549.8M) ***
Peak Memory Usage was 559.3M 
*** Finished trialRoute (cpu=0:00:02.1 mem=549.8M) ***

<CMD> setDrawView place
<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix 0
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
<CMD> setNanoRouteMode -quiet -routeWithSiDriven false
Running Native NanoRoute ...
<CMD> routeDesign -globalDetail
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Begin checking placement ... (start mem=549.8M, init mem=549.8M)
*info: Placed = 19866
*info: Unplaced = 0
Placement Density:100.00%(22940/22940)
Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=549.8M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (83) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=549.8M) ***
Start route 42 clock nets ...

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=549.8M) ***

globalDetailRoute

#Start globalDetailRoute on Tue Jul 18 16:12:13 2017
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 549.00 (Mb)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRDB-682) PIN CK of INST dp/lmd/ff_6/q_reg connects to NET CLK__N10 at location (105.735 145.950) on LAYER metal1, but the location is not inside pin geometries. The connection is considered as broken.
#WARNING (NRIG-44) Imported NET CLK__N10 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) PIN CK of INST IR_reg[1] connects to NET CLK__L3_N12 at location (155.515 150.570) on LAYER metal1, but the location is not inside pin geometries. The connection is considered as broken.
#WARNING (NRDB-682) PIN CK of INST IR_reg[12] connects to NET CLK__L3_N12 at location (115.235 150.570) on LAYER metal1, but the location is not inside pin geometries. The connection is considered as broken.
#WARNING (NRIG-44) Imported NET CLK__L3_N12 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) PIN CK of INST IR_reg[7] connects to NET CLK__L3_N9 at location (156.275 133.770) on LAYER metal1, but the location is not inside pin geometries. The connection is considered as broken.
#WARNING (NRDB-682) PIN CK of INST dp/rd_2/ff_3/q_reg connects to NET CLK__L3_N9 at location (115.425 133.770) on LAYER metal1, but the location is not inside pin geometries. The connection is considered as broken.
#WARNING (NRDB-682) PIN CK of INST dp/lmd/ff_10/q_reg connects to NET CLK__L3_N9 at location (104.785 134.750) on LAYER metal1, but the location is not inside pin geometries. The connection is considered as broken.
#WARNING (NRIG-44) Imported NET CLK__L3_N9 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) PIN CK of INST dp/a/ff_4/q_reg connects to NET CLK__L3_N5 at location (107.445 94.570) on LAYER metal1, but the location is not inside pin geometries. The connection is considered as broken.
#WARNING (NRIG-44) Imported NET CLK__L3_N5 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) PIN CK of INST dp/a/ff_5/q_reg connects to NET CLK__L3_N4 at location (104.025 88.970) on LAYER metal1, but the location is not inside pin geometries. The connection is considered as broken.
#WARNING (NRIG-44) Imported NET CLK__L3_N4 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) PIN CK of INST dp/alu_out/ff_20/q_reg connects to NET CLK__L3_N2 at location (113.715 30.170) on LAYER metal1, but the location is not inside pin geometries. The connection is considered as broken.
#WARNING (NRDB-682) PIN CK of INST pc_in_i_reg[20] connects to NET CLK__L3_N2 at location (105.545 30.170) on LAYER metal1, but the location is not inside pin geometries. The connection is considered as broken.
#WARNING (NRDB-682) PIN CK of INST dp/b/ff_23/q_reg connects to NET CLK__L3_N2 at location (99.845 27.370) on LAYER metal1, but the location is not inside pin geometries. The connection is considered as broken.
#WARNING (NRDB-682) PIN CK of INST dp/b/ff_26/q_reg connects to NET CLK__L3_N2 at location (94.905 19.950) on LAYER metal1, but the location is not inside pin geometries. The connection is considered as broken.
#WARNING (NRIG-44) Imported NET CLK__L3_N2 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) PIN CK of INST dp/rf/registers_reg[27][10] connects to NET dp/rf/n675__L1_N43 at location (65.265 91.770) on LAYER metal1, but the location is not inside pin geometries. The connection is considered as broken.
#WARNING (NRDB-682) PIN CK of INST dp/rf/registers_reg[26][10] connects to NET dp/rf/n675__L1_N43 at location (61.275 91.770) on LAYER metal1, but the location is not inside pin geometries. The connection is considered as broken.
#WARNING (NRDB-682) PIN CK of INST dp/rf/registers_reg[26][1] connects to NET dp/rf/n675__L1_N43 at location (64.125 87.150) on LAYER metal1, but the location is not inside pin geometries. The connection is considered as broken.
#WARNING (NRIG-44) Imported NET dp/rf/n675__L1_N43 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) PIN CK of INST dp/rf/registers_reg[20][21] connects to NET dp/rf/n675__L1_N41 at location (76.855 120.750) on LAYER metal1, but the location is not inside pin geometries. The connection is considered as broken.
#WARNING (NRIG-44) Imported NET dp/rf/n675__L1_N41 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) PIN CK of INST dp/rf/registers_reg[15][0] connects to NET dp/rf/n675__L1_N40 at location (34.485 116.970) on LAYER metal1, but the location is not inside pin geometries. The connection is considered as broken.
#WARNING (NRIG-44) Imported NET dp/rf/n675__L1_N40 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) PIN CK of INST dp/rf/registers_reg[29][9] connects to NET dp/rf/n675__L1_N39 at location (5.225 125.370) on LAYER metal1, but the location is not inside pin geometries. The connection is considered as broken.
#WARNING (NRIG-44) Imported NET dp/rf/n675__L1_N39 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) PIN CK of INST dp/rf/registers_reg[30][6] connects to NET dp/rf/n675__L1_N37 at location (97.185 145.950) on LAYER metal1, but the location is not inside pin geometries. The connection is considered as broken.
#WARNING (NRIG-44) Imported NET dp/rf/n675__L1_N37 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682 Repeated 20 times. Will be suppressed.) PIN CK of INST dp/rf/out2_reg[3] connects to NET dp/rf/n675__L1_N36 at location (103.835 133.770) on LAYER metal1, but the location is not inside pin geometries. The connection is considered as broken.
#WARNING (NRIG-44) Imported NET dp/rf/n675__L1_N36 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-44) Imported NET dp/rf/n675__L1_N35 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET dp/rf/n675__L1_N33 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET dp/rf/n675__L1_N32 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET dp/rf/n675__L1_N30 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET dp/rf/n675__L1_N29 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET dp/rf/n675__L1_N27 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET dp/rf/n675__L1_N26 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44 Repeated 20 times. Will be suppressed.) Imported NET dp/rf/n675__L1_N25 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#cpu time = 00:00:00, elapsed time = 00:00:01, memory = 560.00 (Mb)
#NanoRoute Version v13.13-s005 NR130716-1135/13_10-UB
#Start routing data preparation.
# metal1       H   Track-Pitch = 0.140    Line-2-Via Pitch = 0.135
# metal2       V   Track-Pitch = 0.190    Line-2-Via Pitch = 0.140
# metal3       H   Track-Pitch = 0.140    Line-2-Via Pitch = 0.140
# metal4       V   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
# metal5       H   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
# metal6       V   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
# metal7       H   Track-Pitch = 0.840    Line-2-Via Pitch = 0.800
# metal8       V   Track-Pitch = 0.840    Line-2-Via Pitch = 0.800
# metal9       H   Track-Pitch = 1.600    Line-2-Via Pitch = 1.600
# metal10      V   Track-Pitch = 1.680    Line-2-Via Pitch = 1.600
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal2's pitch = 0.190.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:01, memory = 562.00 (Mb)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at (152.245 150.570) on metal1 for NET CLK__L3_N12. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at (115.385 150.570) on metal1 for NET CLK__L3_N12. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at (105.695 30.170) on metal1 for NET CLK__L3_N2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at (98.170 19.950) on metal1 for NET CLK__L3_N2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at (99.995 27.370) on metal1 for NET CLK__L3_N2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at (113.940 30.170) on metal1 for NET CLK__L3_N2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at (104.175 88.970) on metal1 for NET CLK__L3_N4. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at (107.595 94.570) on metal1 for NET CLK__L3_N5. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at (115.650 133.770) on metal1 for NET CLK__L3_N9. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at (108.050 134.750) on metal1 for NET CLK__L3_N9. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at (153.005 133.770) on metal1 for NET CLK__L3_N9. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at (109.000 145.950) on metal1 for NET CLK__N10. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at (130.815 144.845) on metal1 for NET CU/N814. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at (92.585 21.770) on metal1 for NET dp/rf/n675__L1_N0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at (79.740 18.970) on metal1 for NET dp/rf/n675__L1_N0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at (75.560 41.370) on metal1 for NET dp/rf/n675__L1_N1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at (9.745 53.550) on metal1 for NET dp/rf/n675__L1_N10. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at (5.375 56.350) on metal1 for NET dp/rf/n675__L1_N10. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at (5.565 53.550) on metal1 for NET dp/rf/n675__L1_N10. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005 Repeated 20 times. Will be suppressed.) Cannot establish connection to PIN CK at (8.795 66.570) on metal1 for NET dp/rf/n675__L1_N10. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#42 routed nets are extracted.
#    42 (0.43%) extracted nets are partially routed.
#41 routed nets are imported.
#9657 routed nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 9740.
#Number of eco nets is 42
#
#Start data preparation...
#
#Data preparation is done on Tue Jul 18 16:12:15 2017
#
#Analyzing routing resource...
#Routing resource analysis is done on Tue Jul 18 16:12:15 2017
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        1128           0        3135    76.33%
#  Metal 2        V         849           0        3135     0.00%
#  Metal 3        H        1108           0        3135     0.00%
#  Metal 4        V         565           0        3135     0.00%
#  Metal 5        H         554           0        3135     0.00%
#  Metal 6        V         565           0        3135     0.00%
#  Metal 7        H         188           0        3135    11.55%
#  Metal 8        V         191           0        3135     5.93%
#  Metal 9        H          93           5        3135    33.43%
#  Metal 10       V          70          26        3135    26.12%
#  --------------------------------------------------------------
#  Total                   5311       3.22%  31350    15.34%
#
#  83 nets (0.85%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 563.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 564.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#   Metal 9      0(0.00%)   (0.00%)
#  Metal 10      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 83
#Total wire length = 7006 um.
#Total half perimeter of net bounding box = 4504 um.
#Total wire length on LAYER metal1 = 1 um.
#Total wire length on LAYER metal2 = 347 um.
#Total wire length on LAYER metal3 = 3719 um.
#Total wire length on LAYER metal4 = 2938 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 4705
#Up-Via Summary (total 4705):
#           
#-----------------------
#  Metal 1         1646
#  Metal 2         1588
#  Metal 3         1471
#-----------------------
#                  4705 
#
#Max overcon = 0 track.
#Total overcon = 0.04%.
#Worst layer Gcell overcon rate = 0.00%.
#There are 42 nets routed.
#start post global routing...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 564.00 (Mb)
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 4.00 (Mb)
#Total memory = 564.00 (Mb)
#Peak memory = 596.00 (Mb)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 37.0% of the total area was rechecked for DRC, and 51.9% required routing.
#    number of violations = 0
#17087 out of 19866 instances need to be verified(marked ipoed).
#    number of violations = 3
#
#    By Layer and Type :
#	          Short   Totals
#	metal1        3        3
#	Totals        3        3
#cpu time = 00:00:11, elapsed time = 00:00:23, memory = 569.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 3
#
#    By Layer and Type :
#	          Short   Totals
#	metal1        3        3
#	Totals        3        3
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 569.00 (Mb)
#start 2nd optimization iteration ...
#    number of violations = 3
#
#    By Layer and Type :
#	          Short   Totals
#	metal1        3        3
#	Totals        3        3
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 569.00 (Mb)
#start 3rd optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 569.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 83
#Total wire length = 6996 um.
#Total half perimeter of net bounding box = 4504 um.
#Total wire length on LAYER metal1 = 1 um.
#Total wire length on LAYER metal2 = 345 um.
#Total wire length on LAYER metal3 = 3689 um.
#Total wire length on LAYER metal4 = 2962 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 4778
#Up-Via Summary (total 4778):
#           
#-----------------------
#  Metal 1         1666
#  Metal 2         1609
#  Metal 3         1503
#-----------------------
#                  4778 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:12
#Elapsed time = 00:00:24
#Increased memory = 2.00 (Mb)
#Total memory = 566.00 (Mb)
#Peak memory = 614.00 (Mb)
#detailRoute Statistics:
#Cpu time = 00:00:12
#Elapsed time = 00:00:24
#Increased memory = 2.00 (Mb)
#Total memory = 566.00 (Mb)
#Peak memory = 614.00 (Mb)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 566.00 (Mb)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 556.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:13
#Elapsed time = 00:00:26
#Increased memory = 7.00 (Mb)
#Total memory = 556.00 (Mb)
#Peak memory = 614.00 (Mb)
#Number of warnings = 65
#Total number of warnings = 67
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Jul 18 16:12:39 2017
#

globalDetailRoute

#Start globalDetailRoute on Tue Jul 18 16:12:39 2017
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 556.00 (Mb)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#cpu time = 00:00:00, elapsed time = 00:00:01, memory = 561.00 (Mb)
#NanoRoute Version v13.13-s005 NR130716-1135/13_10-UB
#Start routing data preparation.
# metal1       H   Track-Pitch = 0.140    Line-2-Via Pitch = 0.135
# metal2       V   Track-Pitch = 0.190    Line-2-Via Pitch = 0.140
# metal3       H   Track-Pitch = 0.140    Line-2-Via Pitch = 0.140
# metal4       V   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
# metal5       H   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
# metal6       V   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
# metal7       H   Track-Pitch = 0.840    Line-2-Via Pitch = 0.800
# metal8       V   Track-Pitch = 0.840    Line-2-Via Pitch = 0.800
# metal9       H   Track-Pitch = 1.600    Line-2-Via Pitch = 1.600
# metal10      V   Track-Pitch = 1.680    Line-2-Via Pitch = 1.600
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal2's pitch = 0.190.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:01, memory = 562.00 (Mb)
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Tue Jul 18 16:12:41 2017
#
#Analyzing routing resource...
#Routing resource analysis is done on Tue Jul 18 16:12:41 2017
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        1128           0        3135    76.33%
#  Metal 2        V         849           0        3135     0.00%
#  Metal 3        H        1108           0        3135     0.00%
#  Metal 4        V         565           0        3135     0.00%
#  Metal 5        H         554           0        3135     0.00%
#  Metal 6        V         565           0        3135     0.00%
#  Metal 7        H         188           0        3135    11.55%
#  Metal 8        V         191           0        3135     5.93%
#  Metal 9        H          93           5        3135    33.43%
#  Metal 10       V          70          26        3135    26.12%
#  --------------------------------------------------------------
#  Total                   5311       3.22%  31350    15.34%
#
#  83 nets (0.85%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 563.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:02, elapsed time = 00:00:04, memory = 582.00 (Mb)
#
#start global routing iteration 2...
#There are 8933 nets routed.
#cpu time = 00:00:02, elapsed time = 00:00:04, memory = 585.00 (Mb)
#
#start global routing iteration 3...
#There are 8933 nets routed.
#cpu time = 00:00:02, elapsed time = 00:00:04, memory = 585.00 (Mb)
#
#start global routing iteration 4...
#There are 8933 nets routed.
#cpu time = 00:00:02, elapsed time = 00:00:05, memory = 585.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)         (5-6)         (7-9)   OverCon
#  --------------------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2    322(10.3%)     86(2.74%)     22(0.70%)     12(0.38%)   (14.1%)
#   Metal 3      2(0.06%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.06%)
#   Metal 4      1(0.03%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.03%)
#   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 9      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal 10      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total    325(1.13%)     86(0.30%)     22(0.08%)     12(0.04%)   (1.55%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 9
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 83
#Total wire length = 116090 um.
#Total half perimeter of net bounding box = 95916 um.
#Total wire length on LAYER metal1 = 348 um.
#Total wire length on LAYER metal2 = 28006 um.
#Total wire length on LAYER metal3 = 44941 um.
#Total wire length on LAYER metal4 = 23492 um.
#Total wire length on LAYER metal5 = 8344 um.
#Total wire length on LAYER metal6 = 9768 um.
#Total wire length on LAYER metal7 = 299 um.
#Total wire length on LAYER metal8 = 775 um.
#Total wire length on LAYER metal9 = 20 um.
#Total wire length on LAYER metal10 = 97 um.
#Total number of vias = 53763
#Up-Via Summary (total 53763):
#           
#-----------------------
#  Metal 1        28896
#  Metal 2        16586
#  Metal 3         5918
#  Metal 4         1278
#  Metal 5          916
#  Metal 6           88
#  Metal 7           67
#  Metal 8            7
#  Metal 9            7
#-----------------------
#                 53763 
#
#Max overcon = 9 tracks.
#Total overcon = 1.55%.
#Worst layer Gcell overcon rate = 0.06%.
#There are 8933 nets routed.
#start post global routing...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 585.00 (Mb)
#
#Start data preparation for track assignment...
#
#Data preparation is done on Tue Jul 18 16:12:58 2017
#
#Start Track Assignment.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 83
#Total wire length = 113810 um.
#Total half perimeter of net bounding box = 95916 um.
#Total wire length on LAYER metal1 = 330 um.
#Total wire length on LAYER metal2 = 26737 um.
#Total wire length on LAYER metal3 = 43651 um.
#Total wire length on LAYER metal4 = 23535 um.
#Total wire length on LAYER metal5 = 8459 um.
#Total wire length on LAYER metal6 = 9905 um.
#Total wire length on LAYER metal7 = 300 um.
#Total wire length on LAYER metal8 = 779 um.
#Total wire length on LAYER metal9 = 19 um.
#Total wire length on LAYER metal10 = 97 um.
#Total number of vias = 53763
#Up-Via Summary (total 53763):
#           
#-----------------------
#  Metal 1        28896
#  Metal 2        16586
#  Metal 3         5918
#  Metal 4         1278
#  Metal 5          916
#  Metal 6           88
#  Metal 7           67
#  Metal 8            7
#  Metal 9            7
#-----------------------
#                 53763 
#
#cpu time = 00:00:03, elapsed time = 00:00:05, memory = 580.00 (Mb)
#
#Cpu time = 00:00:12
#Elapsed time = 00:00:23
#Increased memory = 19.00 (Mb)
#Total memory = 580.00 (Mb)
#Peak memory = 614.00 (Mb)
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 6
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        0        1        1
#	metal2        4        0        4
#	metal3        1        0        1
#	Totals        5        1        6
#cpu time = 00:00:50, elapsed time = 00:01:39, memory = 583.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 5
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        1        1        2
#	metal2        3        0        3
#	Totals        4        1        5
#cpu time = 00:00:00, elapsed time = 00:00:01, memory = 583.00 (Mb)
#start 2nd optimization iteration ...
#    number of violations = 2
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        0        1        1
#	metal2        1        0        1
#	Totals        1        1        2
#cpu time = 00:00:00, elapsed time = 00:00:01, memory = 583.00 (Mb)
#start 3rd optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 583.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 83
#Total wire length = 115141 um.
#Total half perimeter of net bounding box = 95916 um.
#Total wire length on LAYER metal1 = 3099 um.
#Total wire length on LAYER metal2 = 33629 um.
#Total wire length on LAYER metal3 = 42126 um.
#Total wire length on LAYER metal4 = 19135 um.
#Total wire length on LAYER metal5 = 7908 um.
#Total wire length on LAYER metal6 = 8232 um.
#Total wire length on LAYER metal7 = 186 um.
#Total wire length on LAYER metal8 = 699 um.
#Total wire length on LAYER metal9 = 10 um.
#Total wire length on LAYER metal10 = 118 um.
#Total number of vias = 66819
#Up-Via Summary (total 66819):
#           
#-----------------------
#  Metal 1        31527
#  Metal 2        26740
#  Metal 3         6463
#  Metal 4         1225
#  Metal 5          733
#  Metal 6           63
#  Metal 7           54
#  Metal 8            7
#  Metal 9            7
#-----------------------
#                 66819 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:51
#Elapsed time = 00:01:41
#Increased memory = 0.00 (Mb)
#Total memory = 580.00 (Mb)
#Peak memory = 635.00 (Mb)
#detailRoute Statistics:
#Cpu time = 00:00:51
#Elapsed time = 00:01:41
#Increased memory = 0.00 (Mb)
#Total memory = 580.00 (Mb)
#Peak memory = 635.00 (Mb)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 580.00 (Mb)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 562.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:01:03
#Elapsed time = 00:02:06
#Increased memory = 6.00 (Mb)
#Total memory = 562.00 (Mb)
#Peak memory = 635.00 (Mb)
#Number of warnings = 2
#Total number of warnings = 69
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Jul 18 16:14:45 2017
#
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -postRoute
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Switching SI Aware to true by default in postroute mode   
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 576.2M, totSessionCpu=0:06:10 **
#Created 135 library cell signatures
#Created 9740 NETS and 0 SPECIALNETS signatures
#Created 19867 instance signatures
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Begin checking placement ... (start mem=586.2M, init mem=586.2M)
*info: Placed = 19784
*info: Unplaced = 0
Placement Density:100.00%(22940/22940)
Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=586.2M)
Limited Access feature "encUseAAEForPostRouteOpt" is Set. Starting AAE Based SI Opt 
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Opt: RC extraction mode changed to 'detail'
Multi-VT timing optimization disabled based on library information.
Extraction called for design 'DLX_IR_SIZE32_PC_SIZE32' of instances=19866 and nets=9740 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PostRoute (effortLevel low) RC Extraction called for design DLX_IR_SIZE32_PC_SIZE32.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: standard
extractDetailRC Option : -outfile ./DLX_IR_SIZE32_PC_SIZE32_25674_erXkhc.rcdb.d  -extended
RC Mode: PostRoute effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 586.2M)
Creating parasitic data file './DLX_IR_SIZE32_PC_SIZE32_25674_erXkhc.rcdb.d/header.da' in memory efficient access mode for storing RC.
Extracted 10.003% (CPU Time= 0:00:00.3  MEM= 606.2M)
Extracted 20.0028% (CPU Time= 0:00:00.4  MEM= 606.2M)
Extracted 30.0026% (CPU Time= 0:00:00.5  MEM= 606.2M)
Extracted 40.0025% (CPU Time= 0:00:00.5  MEM= 606.2M)
Extracted 50.0023% (CPU Time= 0:00:00.6  MEM= 607.2M)
Extracted 60.0022% (CPU Time= 0:00:00.6  MEM= 608.2M)
Extracted 70.002% (CPU Time= 0:00:00.8  MEM= 609.2M)
Extracted 80.0019% (CPU Time= 0:00:00.9  MEM= 610.2M)
Extracted 90.0017% (CPU Time= 0:00:01.0  MEM= 611.2M)
Extracted 100% (CPU Time= 0:00:01.5  MEM= 612.2M)
Number of Extracted Resistors     : 131180
Number of Extracted Ground Cap.   : 140186
Number of Extracted Coupling Cap. : 227156
Opening parasitic data file './DLX_IR_SIZE32_PC_SIZE32_25674_erXkhc.rcdb.d/header.da' for reading.
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: standard
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 589.2M)
Creating parasitic data file './DLX_IR_SIZE32_PC_SIZE32_25674_erXkhc.rcdb_Filter.rcdb.d/header.da' in memory efficient access mode for storing RC.
Closing parasitic data file './DLX_IR_SIZE32_PC_SIZE32_25674_erXkhc.rcdb.d'. 9016 times net's RC data read were performed.
Opening parasitic data file './DLX_IR_SIZE32_PC_SIZE32_25674_erXkhc.rcdb.d/header.da' for reading.
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.9  Real Time: 0:00:04.0  MEM: 587.191M)
Opening parasitic data file './DLX_IR_SIZE32_PC_SIZE32_25674_erXkhc.rcdb.d/header.da' for reading.
RC Database In Completed (CPU Time= 0:00:00.1  Real Time=0:00:00.0  MEM= 591.2M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate early delays in OCV mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 587.2M, InitMEM = 587.2M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=582.609 CPU=0:00:00.7 REAL=0:00:01.0)
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 582.6M, InitMEM = 582.6M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=582.609 CPU=0:00:02.8 REAL=0:00:05.0)
*** CDM Built up (cpu=0:00:03.9  real=0:00:07.0  mem= 582.6M) ***
Found active setup analysis view default
Found active hold analysis view default

------------------------------------------------------------
     Initial Non-SI Timing Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  1.418  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  2986   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:12, mem = 583.1M, totSessionCpu=0:06:17 **
**INFO: Start fixing DRV (Mem = 581.11M) ...
**INFO: Options = -postRoute -maxCap -maxTran -noMaxFanout -noSensitivity -backward -maxIter 1
**INFO: Start fixing DRV iteration 1 ...
Begin: GigaOpt DRV Optimization
Setting latch borrow mode to budget during optimization.
Info: 83 clock nets excluded from IPO operation.
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
+--------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 1.42 |  100.00 |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 1.42 |  100.00 |   0:00:00.0|     640.5M|
+--------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=640.5M) ***

Latch borrow mode reset to max_borrow
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 19866 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Starting refinePlace ...
**ERROR: (ENCSP-2002):	Density too high (100.0%), stopping detail placement.
Type 'man ENCSP-2002' for more detail.
[CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=600.2MB) @(0:06:20 - 0:06:20).
Total net length = 9.409e+04 (4.029e+04 5.380e+04) (ext = 4.688e+03)
**ERROR: (ENCSP-9022):	Command 'refinePlace' completed with some error(s).
Found active setup analysis view default
Found active hold analysis view default

------------------------------------------------------------
       Non-SI Timing Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  1.418  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  2986   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
------------------------------------------------------------
**optDesign ... cpu = 0:00:10, real = 0:00:16, mem = 600.2M, totSessionCpu=0:06:20 **
Glitch fixing enabled
Writing timing window for view default
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=Aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate early delays in OCV mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 594.3M, InitMEM = 594.3M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=585.277 CPU=0:00:03.1 REAL=0:00:06.0)
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 585.3M, InitMEM = 585.3M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=585.277 CPU=0:00:03.1 REAL=0:00:05.0)
*** CDM Built up (cpu=0:00:07.0  real=0:00:13.0  mem= 585.3M) ***
Finished Writing timing window for view default
Loading timing window for view default
Loading TW for view default....
Reading timing window file default_setup_25674.twf ...
Finished Loading timing window for view default
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae signOff=true SIAware=true(opt)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculation for IPO SI ...
Calculate early delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 579.0M, InitMEM = 579.0M)
AAE_INFO: All RC in memory mode is on.
AAE_INFO-618: Total number of nets in the design is 3192,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=585.66 CPU=0:00:00.9 REAL=0:00:02.0)
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 585.7M, InitMEM = 585.7M)
AAE_INFO: All RC in memory mode is on.
**WARN: (ENCESI-3010):	The net dp/rf/n5222 has bumpy waveform due to high glitch, The bumpy transition can cause incorrect delay measurements to be reported. Perform ECO on this net to reduce the noise glitch.
AAE_INFO-618: Total number of nets in the design is 10230,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=585.66 CPU=0:00:03.3 REAL=0:00:06.0)
Calculation for IPO SI completed ... (0:00:04.5 585.660M)
*** CDM Built up (cpu=0:00:05.0  real=0:00:09.0  mem= 585.7M) ***
Found active setup analysis view default
Found active hold analysis view default

------------------------------------------------------------
           SI Timing Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  1.409  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  2986   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:25, real = 0:00:41, mem = 586.2M, totSessionCpu=0:06:35 **
Setting latch borrow mode to budget during optimization.
Info: 83 clock nets excluded from IPO operation.
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
+----------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | 1.41 |  100.00 |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | 1.41 |  100.00 |   0:00:00.0|     661.7M|
+----------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.5 real=0:00:01.0 mem=661.7M) ***

Latch borrow mode reset to max_borrow
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 19866 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Starting refinePlace ...
**ERROR: (ENCSP-2002):	Density too high (100.0%), stopping detail placement.
Type 'man ENCSP-2002' for more detail.
[CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=601.4MB) @(0:06:37 - 0:06:37).
Total net length = 9.409e+04 (4.029e+04 5.380e+04) (ext = 4.688e+03)
**ERROR: (ENCSP-9022):	Command 'refinePlace' completed with some error(s).
End: GigaOpt DRV Optimization
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:20, Mem = 601.43M).
Found active setup analysis view default
Found active hold analysis view default

------------------------------------------------------------
     SI Timing Summary (cpu=0.33min real=0.52min mem=601.4M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  1.409  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  2986   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:28, real = 0:00:44, mem = 601.4M, totSessionCpu=0:06:38 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
*** Timing Is met
*** Check timing (0:00:00.0)
Found active setup analysis view default
Found active hold analysis view default

------------------------------------------------------------
     SI Timing Summary (cpu=0.00min real=0.00min mem=599.4M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  1.409  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  2986   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:28, real = 0:00:44, mem = 599.4M, totSessionCpu=0:06:38 **
Effort level <high> specified for reg2reg path_group
GigaOpt: target slack met, skip TNS optimization
Found active setup analysis view default
Found active hold analysis view default

------------------------------------------------------------
     SI Timing Summary (cpu=0.00min real=0.00min mem=599.4M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  1.409  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  2986   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:29, real = 0:00:45, mem = 599.4M, totSessionCpu=0:06:39 **
Marking critical nets with target slack = 1127.1ps.
Critical nets number = 0.
Total 0 nets layer assigned (0.5).
GigaOpt: setting up router preferences
Marking critical nets with target slack = 1142.7ps.
Critical nets number = 0.
GigaOpt: 0 nets assigned router directives
Marking critical nets with target slack = 1127.1ps.
Critical nets number = 0.
Total 0 nets layer assigned (1.5).
GigaOpt: setting up router preferences
Marking critical nets with target slack = 1142.7ps.
Critical nets number = 0.
GigaOpt: 0 nets assigned router directives
Active setup views: default 
Active hold views: default 
Found active setup analysis view default
Found active hold analysis view default

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  1.409  |  1.409  |  1.425  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|  2986   |  1469   |  1565   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:33, real = 0:00:51, mem = 602.9M, totSessionCpu=0:06:43 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting
-drouteStartIteration 0                  # int, default=0, user setting
-drouteStartIteration 0                  # int, default=0

globalDetailRoute

#Start globalDetailRoute on Tue Jul 18 16:16:52 2017
#
Closing parasitic data file './DLX_IR_SIZE32_PC_SIZE32_25674_erXkhc.rcdb.d'. 9016 times net's RC data read were performed.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 598.00 (Mb)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 604.00 (Mb)
#NanoRoute Version v13.13-s005 NR130716-1135/13_10-UB
#Loading the last recorded routing design signature
#Created 1400 NETS and 0 SPECIALNETS new signatures
#No placement changes detected since last routing
#Start routing data preparation.
# metal1       H   Track-Pitch = 0.140    Line-2-Via Pitch = 0.135
# metal2       V   Track-Pitch = 0.190    Line-2-Via Pitch = 0.140
# metal3       H   Track-Pitch = 0.140    Line-2-Via Pitch = 0.140
# metal4       V   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
# metal5       H   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
# metal6       V   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
# metal7       H   Track-Pitch = 0.840    Line-2-Via Pitch = 0.800
# metal8       V   Track-Pitch = 0.840    Line-2-Via Pitch = 0.800
# metal9       H   Track-Pitch = 1.600    Line-2-Via Pitch = 1.600
# metal10      V   Track-Pitch = 1.680    Line-2-Via Pitch = 1.600
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal2's pitch = 0.190.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 608.00 (Mb)
#Merging special wires...
#952 routed nets are extracted.
#8064 routed nets are imported.
#724 routed nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 9740.
#WARNING (NRGR-22) Design is already detail routed.
#start post global routing...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 608.00 (Mb)
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 4.00 (Mb)
#Total memory = 608.00 (Mb)
#Peak memory = 635.00 (Mb)
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 612.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 612.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 83
#Total wire length = 115141 um.
#Total half perimeter of net bounding box = 95916 um.
#Total wire length on LAYER metal1 = 3099 um.
#Total wire length on LAYER metal2 = 33629 um.
#Total wire length on LAYER metal3 = 42126 um.
#Total wire length on LAYER metal4 = 19135 um.
#Total wire length on LAYER metal5 = 7908 um.
#Total wire length on LAYER metal6 = 8232 um.
#Total wire length on LAYER metal7 = 186 um.
#Total wire length on LAYER metal8 = 699 um.
#Total wire length on LAYER metal9 = 10 um.
#Total wire length on LAYER metal10 = 118 um.
#Total number of vias = 66819
#Up-Via Summary (total 66819):
#           
#-----------------------
#  Metal 1        31527
#  Metal 2        26740
#  Metal 3         6463
#  Metal 4         1225
#  Metal 5          733
#  Metal 6           63
#  Metal 7           54
#  Metal 8            7
#  Metal 9            7
#-----------------------
#                 66819 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 1.00 (Mb)
#Total memory = 609.00 (Mb)
#Peak memory = 635.00 (Mb)
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 1.00 (Mb)
#Total memory = 609.00 (Mb)
#Peak memory = 635.00 (Mb)
#Updating routing design signature
#Created 135 library cell signatures
#Created 9740 NETS and 0 SPECIALNETS signatures
#Created 19867 instance signatures
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 609.00 (Mb)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 603.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = -9.00 (Mb)
#Total memory = 593.00 (Mb)
#Peak memory = 635.00 (Mb)
#Number of warnings = 3
#Total number of warnings = 72
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Jul 18 16:16:55 2017
#
**optDesign ... cpu = 0:00:36, real = 0:00:55, mem = 593.0M, totSessionCpu=0:06:46 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting
-drouteStartIteration 0                  # int, default=0, user setting
Extraction called for design 'DLX_IR_SIZE32_PC_SIZE32' of instances=19866 and nets=9740 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PostRoute (effortLevel low) RC Extraction called for design DLX_IR_SIZE32_PC_SIZE32.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: standard
extractDetailRC Option : -outfile ./DLX_IR_SIZE32_PC_SIZE32_25674_erXkhc.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 593.0M)
Creating parasitic data file './DLX_IR_SIZE32_PC_SIZE32_25674_erXkhc.rcdb.d/header.da' in memory efficient access mode for storing RC.
Extracted 10.003% (CPU Time= 0:00:00.4  MEM= 613.0M)
Extracted 20.0028% (CPU Time= 0:00:00.5  MEM= 613.0M)
Extracted 30.0026% (CPU Time= 0:00:00.6  MEM= 613.0M)
Extracted 40.0025% (CPU Time= 0:00:00.6  MEM= 613.0M)
Extracted 50.0023% (CPU Time= 0:00:00.7  MEM= 613.0M)
Extracted 60.0022% (CPU Time= 0:00:00.8  MEM= 613.0M)
Extracted 70.002% (CPU Time= 0:00:00.9  MEM= 614.0M)
Extracted 80.0019% (CPU Time= 0:00:01.0  MEM= 614.0M)
Extracted 90.0017% (CPU Time= 0:00:01.2  MEM= 615.0M)
Extracted 100% (CPU Time= 0:00:01.6  MEM= 617.0M)
Number of Extracted Resistors     : 131180
Number of Extracted Ground Cap.   : 140186
Number of Extracted Coupling Cap. : 227156
Opening parasitic data file './DLX_IR_SIZE32_PC_SIZE32_25674_erXkhc.rcdb.d/header.da' for reading.
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: standard
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 595.0M)
Creating parasitic data file './DLX_IR_SIZE32_PC_SIZE32_25674_erXkhc.rcdb_Filter.rcdb.d/header.da' in memory efficient access mode for storing RC.
Closing parasitic data file './DLX_IR_SIZE32_PC_SIZE32_25674_erXkhc.rcdb.d'. 9016 times net's RC data read were performed.
Opening parasitic data file './DLX_IR_SIZE32_PC_SIZE32_25674_erXkhc.rcdb.d/header.da' for reading.
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.1  Real Time: 0:00:05.0  MEM: 592.996M)
Writing timing window for view default
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=Aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate early delays in OCV mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 595.3M, InitMEM = 595.3M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Opening parasitic data file './DLX_IR_SIZE32_PC_SIZE32_25674_erXkhc.rcdb.d/header.da' for reading.
RC Database In Completed (CPU Time= 0:00:00.1  Real Time=0:00:00.0  MEM= 599.3M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=591.547 CPU=0:00:02.9 REAL=0:00:06.0)
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 591.5M, InitMEM = 591.5M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=591.547 CPU=0:00:02.9 REAL=0:00:05.0)
*** CDM Built up (cpu=0:00:06.8  real=0:00:12.0  mem= 591.5M) ***
Finished Writing timing window for view default
Loading timing window for view default
Loading TW for view default....
Reading timing window file default_setup_25674.twf ...
Finished Loading timing window for view default
Finished Generating Timing Windows
**optDesign ... cpu = 0:00:47, real = 0:01:14, mem = 581.7M, totSessionCpu=0:06:57 **
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae signOff=true SIAware=true(opt)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculation for IPO SI ...
Calculate early delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 584.0M, InitMEM = 584.0M)
AAE_INFO: All RC in memory mode is on.
AAE_INFO-618: Total number of nets in the design is 3192,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=590.68 CPU=0:00:00.8 REAL=0:00:01.0)
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 590.7M, InitMEM = 590.7M)
AAE_INFO: All RC in memory mode is on.
**WARN: (ENCESI-3010):	The net dp/rf/n5222 has bumpy waveform due to high glitch, The bumpy transition can cause incorrect delay measurements to be reported. Perform ECO on this net to reduce the noise glitch.
AAE_INFO-618: Total number of nets in the design is 10230,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=590.68 CPU=0:00:03.0 REAL=0:00:06.0)
Calculation for IPO SI completed ... (0:00:04.1 590.680M)
*** CDM Built up (cpu=0:00:04.6  real=0:00:08.0  mem= 590.7M) ***
Running setup recovery post routing.
**optDesign ... cpu = 0:00:52, real = 0:01:22, mem = 590.7M, totSessionCpu=0:07:02 **
WNS degradation margin : 0.039 ns
Setup timing is Met. Recovery step is being skipped 
Setup recovery will not be triggered as slack is not degraded beyond margin
*** Finish setup-recovery (cpu=0:00:00, real=0:00:00, mem=590.68M, totSessionCpu=0:07:02 .
**optDesign ... cpu = 0:00:52, real = 0:01:22, mem = 590.7M, totSessionCpu=0:07:02 **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:52, real = 0:01:22, mem = 590.7M, totSessionCpu=0:07:02 **
Found active setup analysis view default
Found active hold analysis view default

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  1.409  |  1.409  |  1.425  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|  2986   |  1469   |  1565   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:54, real = 0:01:24, mem = 590.7M, totSessionCpu=0:07:04 **
Note that the timing reported is with the SI estimation engine used to drive postroute optimization. Use timeDesign -si -signoff with setDelayCalMode -SIAware false to get the accurate signoff SI timing.
 ReSet Options after AAE Based Opt flow 
Opt: RC extraction mode changed to 'detail'
*** Finished optDesign ***
<CMD> optDesign -postRoute -hold
Disable merging buffers from different footprints for postRoute code for non-MSV designs
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 590.7M, totSessionCpu=0:07:04 **
#Created 135 library cell signatures
#Created 9740 NETS and 0 SPECIALNETS signatures
#Created 19867 instance signatures
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Begin checking placement ... (start mem=600.7M, init mem=600.7M)
*info: Placed = 19784
*info: Unplaced = 0
Placement Density:100.00%(22940/22940)
Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=600.7M)
Limited Access feature "encUseAAEForPostRouteOpt" is Set. Starting AAE Based SI Opt 
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Closing parasitic data file './DLX_IR_SIZE32_PC_SIZE32_25674_erXkhc.rcdb.d'. 9016 times net's RC data read were performed.
Extraction called for design 'DLX_IR_SIZE32_PC_SIZE32' of instances=19866 and nets=9740 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PostRoute (effortLevel low) RC Extraction called for design DLX_IR_SIZE32_PC_SIZE32.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: standard
extractDetailRC Option : -outfile ./DLX_IR_SIZE32_PC_SIZE32_25674_erXkhc.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 596.4M)
Creating parasitic data file './DLX_IR_SIZE32_PC_SIZE32_25674_erXkhc.rcdb.d/header.da' in memory efficient access mode for storing RC.
Extracted 10.003% (CPU Time= 0:00:00.4  MEM= 616.5M)
Extracted 20.0028% (CPU Time= 0:00:00.5  MEM= 616.5M)
Extracted 30.0026% (CPU Time= 0:00:00.5  MEM= 616.5M)
Extracted 40.0025% (CPU Time= 0:00:00.6  MEM= 616.5M)
Extracted 50.0023% (CPU Time= 0:00:00.6  MEM= 616.5M)
Extracted 60.0022% (CPU Time= 0:00:00.7  MEM= 617.5M)
Extracted 70.002% (CPU Time= 0:00:00.9  MEM= 618.5M)
Extracted 80.0019% (CPU Time= 0:00:01.0  MEM= 618.5M)
Extracted 90.0017% (CPU Time= 0:00:01.1  MEM= 619.5M)
Extracted 100% (CPU Time= 0:00:01.6  MEM= 621.5M)
Number of Extracted Resistors     : 131180
Number of Extracted Ground Cap.   : 140186
Number of Extracted Coupling Cap. : 227156
Opening parasitic data file './DLX_IR_SIZE32_PC_SIZE32_25674_erXkhc.rcdb.d/header.da' for reading.
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: standard
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 598.4M)
Creating parasitic data file './DLX_IR_SIZE32_PC_SIZE32_25674_erXkhc.rcdb_Filter.rcdb.d/header.da' in memory efficient access mode for storing RC.
Closing parasitic data file './DLX_IR_SIZE32_PC_SIZE32_25674_erXkhc.rcdb.d'. 9016 times net's RC data read were performed.
Opening parasitic data file './DLX_IR_SIZE32_PC_SIZE32_25674_erXkhc.rcdb.d/header.da' for reading.
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.0  Real Time: 0:00:04.0  MEM: 596.438M)
Writing timing window for view default
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=Aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 589.8M, InitMEM = 589.8M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Opening parasitic data file './DLX_IR_SIZE32_PC_SIZE32_25674_erXkhc.rcdb.d/header.da' for reading.
RC Database In Completed (CPU Time= 0:00:00.1  Real Time=0:00:00.0  MEM= 593.8M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=591.312 CPU=0:00:02.9 REAL=0:00:06.0)
Calculate early delays in OCV mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 591.3M, InitMEM = 591.3M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=591.312 CPU=0:00:02.9 REAL=0:00:05.0)
*** CDM Built up (cpu=0:00:06.7  real=0:00:12.0  mem= 591.3M) ***
Finished Writing timing window for view default
Loading timing window for view default
Loading TW for view default....
Reading timing window file default_hold_25674.twf ...
Finished Loading timing window for view default
*info: All cells identified as Buffer and Delay cells:
*info: --------------------------------------------------
*info:         CLKBUF_X1         -   NangateOpenCellLibrary
*info:            BUF_X1         -   NangateOpenCellLibrary
*info:         CLKBUF_X2         -   NangateOpenCellLibrary
*info:            BUF_X2         -   NangateOpenCellLibrary
*info:         CLKBUF_X3         -   NangateOpenCellLibrary
*info:            BUF_X4         -   NangateOpenCellLibrary
*info:            BUF_X8         -   NangateOpenCellLibrary
*info:           BUF_X16         -   NangateOpenCellLibrary
*info:           BUF_X32         -   NangateOpenCellLibrary
Writing timing window for view default
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=Aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate early delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 583.8M, InitMEM = 583.8M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=591.312 CPU=0:00:02.9 REAL=0:00:06.0)
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 591.3M, InitMEM = 591.3M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=591.312 CPU=0:00:02.8 REAL=0:00:05.0)
*** CDM Built up (cpu=0:00:06.5  real=0:00:12.0  mem= 591.3M) ***
Finished Writing timing window for view default
Loading timing window for view default
Loading TW for view default....
Reading timing window file default_setup_25674.twf ...
Finished Loading timing window for view default
 AAE Opt Flow:: Path Group Flow :: Forcing target Setup Reg2Reg WNS in Hold to  :: 0
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=Aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate early delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 583.8M, InitMEM = 583.8M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=590.445 CPU=0:00:00.7 REAL=0:00:02.0)
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 590.4M, InitMEM = 590.4M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=590.445 CPU=0:00:02.9 REAL=0:00:05.0)
*** CDM Built up (cpu=0:00:04.3  real=0:00:07.0  mem= 590.4M) ***
**ERROR: (ENCOPT-310):	Design density (100.00%) exceeds/equals limit (95.00%).
GigaOpt Hold Optimizer is used
gigaOpt Hold fixing search radius: 56.000000 Microns (40 stdCellHgt)
*info: Run optDesign holdfix with 1 thread.
Starting initialization (fixHold) cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:07:29 mem=617.0M ***
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae signOff=true SIAware=true(opt)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculation for IPO SI ...
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 641.5M, InitMEM = 641.5M)
AAE_INFO: All RC in memory mode is on.
AAE_INFO-618: Total number of nets in the design is 3150,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=647.816 CPU=0:00:00.7 REAL=0:00:01.0)
Calculate early delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 647.8M, InitMEM = 647.8M)
AAE_INFO: All RC in memory mode is on.
**WARN: (ENCESI-3010):	The net dp/rf/n5222 has bumpy waveform due to high glitch, The bumpy transition can cause incorrect delay measurements to be reported. Perform ECO on this net to reduce the noise glitch.
AAE_INFO-618: Total number of nets in the design is 10230,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=647.816 CPU=0:00:03.1 REAL=0:00:06.0)
Calculation for IPO SI completed ... (0:00:04.1 647.816M)
*** CDM Built up (cpu=0:00:04.5  real=0:00:08.0  mem= 647.8M) ***
Done building cte hold timing graph (fixHold) real=0:00:08.0 totSessionCpu=0:07:34 mem=649.1M ***
Done building hold timer (fixHold) real=0:00:09.0 totSessionCpu=0:07:35 mem=649.5M ***
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae signOff=true SIAware=true(opt)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculation for IPO SI ...
Calculate early delays in OCV mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 642.0M, InitMEM = 642.0M)
AAE_INFO: All RC in memory mode is on.
AAE_INFO-618: Total number of nets in the design is 3192,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=648.445 CPU=0:00:00.8 REAL=0:00:02.0)
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 648.4M, InitMEM = 648.4M)
AAE_INFO: All RC in memory mode is on.
**WARN: (ENCESI-3010):	The net dp/rf/n5222 has bumpy waveform due to high glitch, The bumpy transition can cause incorrect delay measurements to be reported. Perform ECO on this net to reduce the noise glitch.
AAE_INFO-618: Total number of nets in the design is 10230,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=648.445 CPU=0:00:03.1 REAL=0:00:05.0)
Calculation for IPO SI completed ... (0:00:04.2 648.445M)
*** CDM Built up (cpu=0:00:04.6  real=0:00:07.0  mem= 648.4M) ***
Done building cte setup timing graph (fixHold) real=0:00:17.0 totSessionCpu=0:07:40 mem=650.0M ***

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  1.409  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  2986   |
+--------------------+---------+

+--------------------+---------+
|     Hold mode      |   all   |
+--------------------+---------+
|           WNS (ns):|  0.006  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  2986   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
------------------------------------------------------------

*Info: minBufDelay = 0.021900 ns ;  LibStdDelay = 0.007800 ns;  minBufSize = 3192000 (3); worstDelayView: default 
Footprint list for hold buffering 
=================================================================
*Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
------------------------------------------------------------------
*Info:   22.1 	1.00 	3.0 	18.560	BUF_X1	(A,Z)
*Info:   29.7 	1.00 	3.0 	25.535	CLKBUF_X1	(A,Z)
*Info:   23.3 	1.00 	4.0 	9.267	BUF_X2	(A,Z)
*Info:   25.5 	1.00 	4.0 	12.749	CLKBUF_X2	(A,Z)
*Info:   28.7 	1.00 	5.0 	8.580	CLKBUF_X3	(A,Z)
*Info:   21.9 	1.00 	7.0 	4.637	BUF_X4	(A,Z)
*Info:   22.6 	1.00 	13.0 	2.330	BUF_X8	(A,Z)
*Info:   22.8 	1.00 	25.0 	1.173	BUF_X16	(A,Z)
*Info:   23.7 	1.00 	49.0 	0.605	BUF_X32	(A,Z)
=================================================================
--------------------------------------------------- 
   Setup Violation Summary with Target Slack (0.000 ns)
--------------------------------------------------- 
    WNS          reg2regWns    reg2regBaseWns    view
    1.409 ns      1.409 ns      1.418 ns         default
--------------------------------------------------- 
Info: 83 clock nets excluded from IPO operation.
--------------------------------------------------- 
   Hold Timing Summary  - Initial 
--------------------------------------------------- 
 Target slack: 0.000 ns
View: default 
	WNS: 0.006 
	TNS: 0.000 
	VP: 0 
	Worst hold path end point: dp/lmd/ff_14/q_reg/RN 
--------------------------------------------------- 
   Setup Timing Summary  - Initial 
--------------------------------------------------- 
 Target slack: 0.000 ns
View: default 
	WNS: 1.409 
	TNS: 0.000 
	VP: 0 
	Worst setup path end point:dp/rf/out2_reg[24]/D 
--------------------------------------------------- 
*** Hold timing is met. Hold fixing is not needed 
**optDesign ... cpu = 0:00:38, real = 0:00:59, mem = 610.0M, totSessionCpu=0:07:42 **
Active setup views: default 
Active hold views: default 
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:38, real = 0:01:00, mem = 608.5M, totSessionCpu=0:07:42 **
Found active setup analysis view default
Found active hold analysis view default
AAE_INFO: All RC in memory mode is on.
AAE_INFO-618: Total number of nets in the design is 3150,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=592.953 CPU=0:00:00.7 REAL=0:00:02.0)
AAE_INFO: All RC in memory mode is on.
**WARN: (ENCESI-3010):	The net dp/rf/n5222 has bumpy waveform due to high glitch, The bumpy transition can cause incorrect delay measurements to be reported. Perform ECO on this net to reduce the noise glitch.
AAE_INFO-618: Total number of nets in the design is 10230,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=592.953 CPU=0:00:03.1 REAL=0:00:04.0)

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  1.409  |  1.409  |  1.425  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|  2986   |  1469   |  1565   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.006  |  0.056  |  0.006  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|  2986   |  1469   |  1565   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
Total number of glitch violations: 0
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:07.1, REAL=0:00:11.0, MEM=582.3M
**optDesign ... cpu = 0:00:45, real = 0:01:11, mem = 582.3M, totSessionCpu=0:07:49 **
Note that the timing reported is with the SI estimation engine used to drive postroute optimization. Use timeDesign -si -signoff with setDelayCalMode -SIAware false to get the accurate signoff SI timing.
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
<CMD> saveDesign DLX_IR_SIZE32_PC_SIZE32.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
Redoing specifyClockTree ...
Checking spec file integrity...
Writing Netlist "DLX_IR_SIZE32_PC_SIZE32.enc.dat/DLX_IR_SIZE32_PC_SIZE32.v.gz" ...
Saving clock tree spec file 'DLX_IR_SIZE32_PC_SIZE32.enc.dat/DLX_IR_SIZE32_PC_SIZE32.ctstch' ...
Saving configuration ...
Saving preference file DLX_IR_SIZE32_PC_SIZE32.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:01.0 mem=644.3M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.3 real=0:00:01.0 mem=644.3M) ***
Writing DEF file 'DLX_IR_SIZE32_PC_SIZE32.enc.dat/DLX_IR_SIZE32_PC_SIZE32.def.gz', current time is Tue Jul 18 16:19:56 2017 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'DLX_IR_SIZE32_PC_SIZE32.enc.dat/DLX_IR_SIZE32_PC_SIZE32.def.gz' is written, current time is Tue Jul 18 16:19:56 2017 ...
No integration constraint in the design.
<CMD> dumpToGIF DLX.GIF
<CMD> rcOut -setload DLX_IR_SIZE32_PC_SIZE32.setload -rc_corner standard
Opening parasitic data file './DLX_IR_SIZE32_PC_SIZE32_25674_erXkhc.rcdb.d/header.da' for reading.
RC Out has the following PVT Info:
   RC:standard, Operating temperature 300 C
RC Out from RCDB Completed (CPU Time= 0:00:00.1  MEM= 666.3M)
Closing parasitic data file './DLX_IR_SIZE32_PC_SIZE32_25674_erXkhc.rcdb.d'. 9016 times net's RC data read were performed.
<CMD> rcOut -setres DLX_IR_SIZE32_PC_SIZE32.setres -rc_corner standard
Opening parasitic data file './DLX_IR_SIZE32_PC_SIZE32_25674_erXkhc.rcdb.d/header.da' for reading.
RC Out has the following PVT Info:
   RC:standard, Operating temperature 300 C
RC Out from RCDB Completed (CPU Time= 0:00:00.0  MEM= 666.3M)
Closing parasitic data file './DLX_IR_SIZE32_PC_SIZE32_25674_erXkhc.rcdb.d'. 9016 times net's RC data read were performed.
<CMD> rcOut -spf DLX_IR_SIZE32_PC_SIZE32.spf -rc_corner standard
Opening parasitic data file './DLX_IR_SIZE32_PC_SIZE32_25674_erXkhc.rcdb.d/header.da' for reading.
RC Out has the following PVT Info:
   RC:standard, Operating temperature 300 C
Printing *|NET...
RC Out from RCDB Completed (CPU Time= 0:00:01.3  MEM= 668.3M)
Closing parasitic data file './DLX_IR_SIZE32_PC_SIZE32_25674_erXkhc.rcdb.d'. 9016 times net's RC data read were performed.
<CMD> rcOut -spef DLX_IR_SIZE32_PC_SIZE32.spef -rc_corner standard
Opening parasitic data file './DLX_IR_SIZE32_PC_SIZE32_25674_erXkhc.rcdb.d/header.da' for reading.
Dumping Spef file.....
RC Out has the following PVT Info:
   RC:standard, Operating temperature 300 C
Printing D_NET...
RC Out from RCDB Completed (CPU Time= 0:00:00.5  MEM= 666.3M)
Closing parasitic data file './DLX_IR_SIZE32_PC_SIZE32_25674_erXkhc.rcdb.d'. 9016 times net's RC data read were performed.
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix DLX_IR_SIZE32_PC_SIZE32_postRoute -outDir timingReports
 Reset EOS DB
Ignoring AAE DB Resetting ...
Closing parasitic data file './DLX_IR_SIZE32_PC_SIZE32_25674_erXkhc.rcdb.d'. 9016 times net's RC data read were performed.
Extraction called for design 'DLX_IR_SIZE32_PC_SIZE32' of instances=19866 and nets=9740 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PostRoute (effortLevel low) RC Extraction called for design DLX_IR_SIZE32_PC_SIZE32.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: standard
extractDetailRC Option : -outfile ./DLX_IR_SIZE32_PC_SIZE32_25674_erXkhc.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 660.3M)
Creating parasitic data file './DLX_IR_SIZE32_PC_SIZE32_25674_erXkhc.rcdb.d/header.da' in memory efficient access mode for storing RC.
Extracted 10.003% (CPU Time= 0:00:00.4  MEM= 680.3M)
Extracted 20.0028% (CPU Time= 0:00:00.5  MEM= 680.3M)
Extracted 30.0026% (CPU Time= 0:00:00.6  MEM= 680.3M)
Extracted 40.0025% (CPU Time= 0:00:00.6  MEM= 680.3M)
Extracted 50.0023% (CPU Time= 0:00:00.7  MEM= 680.3M)
Extracted 60.0022% (CPU Time= 0:00:00.8  MEM= 680.3M)
Extracted 70.002% (CPU Time= 0:00:00.9  MEM= 681.3M)
Extracted 80.0019% (CPU Time= 0:00:01.1  MEM= 682.3M)
Extracted 90.0017% (CPU Time= 0:00:01.2  MEM= 683.3M)
Extracted 100% (CPU Time= 0:00:01.7  MEM= 684.3M)
Number of Extracted Resistors     : 131180
Number of Extracted Ground Cap.   : 140186
Number of Extracted Coupling Cap. : 227156
Opening parasitic data file './DLX_IR_SIZE32_PC_SIZE32_25674_erXkhc.rcdb.d/header.da' for reading.
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: standard
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 662.3M)
Creating parasitic data file './DLX_IR_SIZE32_PC_SIZE32_25674_erXkhc.rcdb_Filter.rcdb.d/header.da' in memory efficient access mode for storing RC.
Closing parasitic data file './DLX_IR_SIZE32_PC_SIZE32_25674_erXkhc.rcdb.d'. 9016 times net's RC data read were performed.
Opening parasitic data file './DLX_IR_SIZE32_PC_SIZE32_25674_erXkhc.rcdb.d/header.da' for reading.
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.2  Real Time: 0:00:04.0  MEM: 660.262M)
Generate Setup TimingWindows
Writing timing window for view default
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=Aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate early delays in OCV mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 664.5M, InitMEM = 664.5M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Opening parasitic data file './DLX_IR_SIZE32_PC_SIZE32_25674_erXkhc.rcdb.d/header.da' for reading.
RC Database In Completed (CPU Time= 0:00:00.1  Real Time=0:00:00.0  MEM= 668.5M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=656.07 CPU=0:00:03.1 REAL=0:00:06.0)
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 656.1M, InitMEM = 656.1M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=656.07 CPU=0:00:02.9 REAL=0:00:05.0)
*** CDM Built up (cpu=0:00:06.9  real=0:00:12.0  mem= 656.1M) ***
Finished Writing timing window for view default
Loading timing window for view default
Loading TW for view default....
Reading timing window file default_setup_25674.twf ...
Finished Loading timing window for view default
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae signOff=true SIAware=true(opt)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculation for IPO SI ...
Calculate early delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 648.5M, InitMEM = 648.5M)
AAE_INFO: All RC in memory mode is on.
AAE_INFO-618: Total number of nets in the design is 3192,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=655.203 CPU=0:00:00.8 REAL=0:00:01.0)
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 655.2M, InitMEM = 655.2M)
AAE_INFO: All RC in memory mode is on.
**WARN: (ENCESI-3010):	The net dp/rf/n5222 has bumpy waveform due to high glitch, The bumpy transition can cause incorrect delay measurements to be reported. Perform ECO on this net to reduce the noise glitch.
AAE_INFO-618: Total number of nets in the design is 10230,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=655.203 CPU=0:00:03.1 REAL=0:00:06.0)
Calculation for IPO SI completed ... (0:00:04.2 655.203M)
*** CDM Built up (cpu=0:00:04.6  real=0:00:08.0  mem= 655.2M) ***
Found active setup analysis view default
Found active hold analysis view default

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  1.409  |  1.409  |  1.425  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|  2986   |  1469   |  1565   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 17.86 sec
Total Real time: 28.0 sec
Total Memory Usage: 655.246094 Mbytes
Note that the timing reported is with the SI estimation engine used to drive postroute optimization. Use timeDesign -si -signoff with setDelayCalMode -SIAware false to get the accurate signoff SI timing.
Reset AAE Options
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix DLX_IR_SIZE32_PC_SIZE32_postRoute -outDir timingReports
 Reset EOS DB
Ignoring AAE DB Resetting ...
Closing parasitic data file './DLX_IR_SIZE32_PC_SIZE32_25674_erXkhc.rcdb.d'. 9016 times net's RC data read were performed.
Extraction called for design 'DLX_IR_SIZE32_PC_SIZE32' of instances=19866 and nets=9740 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PostRoute (effortLevel low) RC Extraction called for design DLX_IR_SIZE32_PC_SIZE32.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: standard
extractDetailRC Option : -outfile ./DLX_IR_SIZE32_PC_SIZE32_25674_erXkhc.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 651.2M)
Creating parasitic data file './DLX_IR_SIZE32_PC_SIZE32_25674_erXkhc.rcdb.d/header.da' in memory efficient access mode for storing RC.
Extracted 10.003% (CPU Time= 0:00:00.4  MEM= 681.3M)
Extracted 20.0028% (CPU Time= 0:00:00.5  MEM= 681.3M)
Extracted 30.0026% (CPU Time= 0:00:00.6  MEM= 681.3M)
Extracted 40.0025% (CPU Time= 0:00:00.6  MEM= 681.3M)
Extracted 50.0023% (CPU Time= 0:00:00.7  MEM= 681.3M)
Extracted 60.0022% (CPU Time= 0:00:00.8  MEM= 682.3M)
Extracted 70.002% (CPU Time= 0:00:00.9  MEM= 682.3M)
Extracted 80.0019% (CPU Time= 0:00:01.0  MEM= 683.3M)
Extracted 90.0017% (CPU Time= 0:00:01.2  MEM= 684.3M)
Extracted 100% (CPU Time= 0:00:01.6  MEM= 686.3M)
Number of Extracted Resistors     : 131180
Number of Extracted Ground Cap.   : 140186
Number of Extracted Coupling Cap. : 227156
Opening parasitic data file './DLX_IR_SIZE32_PC_SIZE32_25674_erXkhc.rcdb.d/header.da' for reading.
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: standard
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 663.2M)
Creating parasitic data file './DLX_IR_SIZE32_PC_SIZE32_25674_erXkhc.rcdb_Filter.rcdb.d/header.da' in memory efficient access mode for storing RC.
Closing parasitic data file './DLX_IR_SIZE32_PC_SIZE32_25674_erXkhc.rcdb.d'. 9016 times net's RC data read were performed.
Opening parasitic data file './DLX_IR_SIZE32_PC_SIZE32_25674_erXkhc.rcdb.d/header.da' for reading.
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.1  Real Time: 0:00:04.0  MEM: 661.238M)
Generate Hold TimingWindows
Writing timing window for view default
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=Aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 654.6M, InitMEM = 654.6M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Opening parasitic data file './DLX_IR_SIZE32_PC_SIZE32_25674_erXkhc.rcdb.d/header.da' for reading.
RC Database In Completed (CPU Time= 0:00:00.1  Real Time=0:00:00.0  MEM= 658.6M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=656.113 CPU=0:00:02.9 REAL=0:00:06.0)
Calculate early delays in OCV mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 656.1M, InitMEM = 656.1M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=656.113 CPU=0:00:03.0 REAL=0:00:05.0)
*** CDM Built up (cpu=0:00:06.7  real=0:00:12.0  mem= 656.1M) ***
Finished Writing timing window for view default
Loading timing window for view default
Loading TW for view default....
Reading timing window file default_hold_25674.twf ...
Finished Loading timing window for view default
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae signOff=true SIAware=true(opt)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculation for IPO SI ...
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 648.6M, InitMEM = 648.6M)
AAE_INFO: All RC in memory mode is on.
AAE_INFO-618: Total number of nets in the design is 3150,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=654.992 CPU=0:00:00.7 REAL=0:00:01.0)
Calculate early delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 655.0M, InitMEM = 655.0M)
AAE_INFO: All RC in memory mode is on.
**WARN: (ENCESI-3010):	The net dp/rf/n5222 has bumpy waveform due to high glitch, The bumpy transition can cause incorrect delay measurements to be reported. Perform ECO on this net to reduce the noise glitch.
AAE_INFO-618: Total number of nets in the design is 10230,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=654.992 CPU=0:00:03.2 REAL=0:00:06.0)
Calculation for IPO SI completed ... (0:00:04.1 654.992M)
*** CDM Built up (cpu=0:00:04.6  real=0:00:08.0  mem= 655.0M) ***
Found active setup analysis view default
Found active hold analysis view default

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.006  |  0.056  |  0.006  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|  2986   |  1469   |  1565   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 100.000%
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 16.98 sec
Total Real time: 27.0 sec
Total Memory Usage: 654.992188 Mbytes
Note that the timing reported is with the SI estimation engine used to drive postroute optimization. Use timeDesign -si -signoff with setDelayCalMode -SIAware false to get the accurate signoff SI timing.
Reset AAE Options
<CMD> get_time_unit
<CMD> report_timing -machine_readable -max_points 10000 -max_slack 0.75 -path_exceptions all > top.mtarpt
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae signOff=true SIAware=true(opt)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
Calculation for IPO SI ...
Calculate early delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 648.6M, InitMEM = 648.6M)
AAE_INFO: All RC in memory mode is on.
AAE_INFO-618: Total number of nets in the design is 3192,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=655.25 CPU=0:00:00.8 REAL=0:00:01.0)
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 655.2M, InitMEM = 655.2M)
AAE_INFO: All RC in memory mode is on.
**WARN: (ENCESI-3010):	The net dp/rf/n5222 has bumpy waveform due to high glitch, The bumpy transition can cause incorrect delay measurements to be reported. Perform ECO on this net to reduce the noise glitch.
AAE_INFO-618: Total number of nets in the design is 10230,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=655.25 CPU=0:00:03.0 REAL=0:00:05.0)
Calculation for IPO SI completed ... (0:00:04.0 655.250M)
*** CDM Built up (cpu=0:00:04.4  real=0:00:07.0  mem= 655.2M) ***
report_timing -machine_readable -max_points 10000 -max_slack 0.75 -path_exceptions all > top.mtarpt
<CMD> load_timing_debug_report -name default_report top.mtarpt
Parsing file top.mtarpt...
**WARN: (ENCGTD-801):	File (top.mtarpt) does not contain any timing paths.
This could be because the report is not of the correct format,
or because it does not contain any paths (because there are no
failing paths in the design, for instance).
**ERROR: (ENCQTF-4005):	Cannot find item 'pan1f0page_b1' in form 'tdDock@frameOnly'.
**ERROR: (ENCQTF-4005):	Cannot find item 'pan1f0page_b1' in form 'tdDock@frameOnly'.
**ERROR: (ENCQTF-4005):	Cannot find item 'pan1f0page_b1' in form 'tdDock@frameOnly'.
**ERROR: (ENCGTD-908):	Path (1) not found.
<CMD> selectInst FILLER_6112
<CMD> deselectAll
<CMD> verifyConnectivity -type all -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Tue Jul 18 16:25:55 2017

Design Name: DLX_IR_SIZE32_PC_SIZE32
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (161.3400, 157.8600)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 16:25:56 **** Processed 5000 nets.
Net vdd: special open, dangling Wire.

Begin Summary 
    2 Problem(s) (ENCVFC-200): Special Wires: Pieces of the net are not connected together.
    9 Problem(s) (ENCVFC-94): The net has dangling wire(s).
    11 total info(s) created.
End Summary

End Time: Tue Jul 18 16:25:56 2017
Time Elapsed: 0:00:01.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 11 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.6  MEM: 0.000M)

<CMD> setVerifyGeometryMode -area { 0 0 0 0 } -minWidth true -minSpacing true -minArea true -sameNet true -short true -overlap true -offRGrid false -offMGrid true -mergedMGridCheck true -minHole true -implantCheck true -minimumCut true -minStep true -viaEnclosure true -antenna false -insuffMetalOverlap true -pinInBlkg false -diffCellViol true -sameCellViol false -padFillerCellsOverlap true -routingBlkgPinOverlap true -routingCellBlkgOverlap true -regRoutingOnly false -stackedViasOnRegNet false -wireExt true -useNonDefaultSpacing false -maxWidth true -maxNonPrefLength -1 -error 1000 -warning 50
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 657.3) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2160
  VERIFY GEOMETRY ...... SubArea : 1 of 1
**WARN: (ENCVFG-47):	Pin of Cell FILLER_155 at (19.180, 8.175), (19.980, 8.345) on Layer metal1 is not connected to any net. Because globalNetConnect or GUI Power->Connect Global Nets is not to specify global net connection rules properly. Use globalNetConnect to connect the pins to nets, Type 'man globalNetConnect' for more information.

  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
VG: elapsed time: 7.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:04.8  MEM: 172.8M)

<CMD> setVerifyGeometryMode -area { 0 0 0 0 }
<CMD> reportGateCount -level 5 -limit 100 -outfile DLX_IR_SIZE32_PC_SIZE32.gateCount
Gate area 0.7980 um^2
[0] DLX_IR_SIZE32_PC_SIZE32 Gates=20009 Cells=8695 Area=15967.4 um^2
[1] CU Gates=210 Cells=115 Area=167.8 um^2
[1] dp Gates=18575 Cells=7991 Area=14822.8 um^2
[2] dp/ir_ff Gates=213 Cells=32 Area=170.2 um^2
[2] dp/pc_add Gates=210 Cells=126 Area=168.1 um^2
[2] dp/rf Gates=12029 Cells=4168 Area=9599.7 um^2
[2] dp/a Gates=213 Cells=32 Area=170.2 um^2
[2] dp/b Gates=213 Cells=32 Area=170.2 um^2
[2] dp/in2 Gates=213 Cells=32 Area=170.2 um^2
[2] dp/mux1_alu Gates=152 Cells=131 Area=121.6 um^2
[2] dp/mux2_alu Gates=152 Cells=131 Area=121.6 um^2
[2] dp/arith_log_un Gates=3270 Cells=2477 Area=2610.0 um^2
[3] dp/arith_log_un/add Gates=787 Cells=529 Area=628.3 um^2
[4] dp/arith_log_un/add/sparse_tree_carry_gen_p4 Gates=236 Cells=162 Area=188.9 um^2
[4] dp/arith_log_un/add/sum_generator_p4 Gates=550 Cells=367 Area=439.4 um^2
[3] dp/arith_log_un/sub Gates=273 Cells=189 Area=218.1 um^2
[4] dp/arith_log_un/sub/sub Gates=252 Cells=157 Area=201.1 um^2
[3] dp/arith_log_un/sl Gates=720 Cells=624 Area=574.8 um^2
[3] dp/arith_log_un/sr Gates=761 Cells=655 Area=607.8 um^2
[3] dp/arith_log_un/comp Gates=295 Cells=203 Area=235.4 um^2
[4] dp/arith_log_un/comp/sub Gates=256 Cells=160 Area=204.3 um^2
[3] dp/arith_log_un/logi Gates=202 Cells=160 Area=161.7 um^2
[3] dp/arith_log_un/enc Gates=227 Cells=116 Area=181.4 um^2
[2] dp/alu_out Gates=213 Cells=32 Area=170.2 um^2
[2] dp/me Gates=213 Cells=32 Area=170.2 um^2
[2] dp/mux_j Gates=152 Cells=131 Area=121.6 um^2
[2] dp/out_value Gates=213 Cells=32 Area=170.2 um^2
[2] dp/lmd Gates=513 Cells=332 Area=409.6 um^2
[2] dp/mux_out_sel Gates=153 Cells=131 Area=122.4 um^2
<CMD> saveNetlist DLX_IR_SIZE32_PC_SIZE32.v
Writing Netlist "DLX_IR_SIZE32_PC_SIZE32.v" ...
<CMD> all_hold_analysis_views 
<CMD> all_setup_analysis_views 
<CMD> write_sdf  -ideal_clock_network DLX_IR_SIZE32_PC_SIZE32.sdf
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae signOff=true SIAware=true(opt)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
Calculation for IPO SI ...
Topological Sorting (CPU = 0:00:00.0, MEM = 752.1M, InitMEM = 752.1M)
AAE_INFO: All RC in memory mode is on.
**WARN: (ENCESI-3010):	The net dp/rf/n5222 has bumpy waveform due to high glitch, The bumpy transition can cause incorrect delay measurements to be reported. Perform ECO on this net to reduce the noise glitch.
AAE_INFO-618: Total number of nets in the design is 10230,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=759.684 CPU=0:00:03.5 REAL=0:00:06.0)
Topological Sorting (CPU = 0:00:00.0, MEM = 759.7M, InitMEM = 759.7M)
AAE_INFO: All RC in memory mode is on.
**WARN: (ENCESI-3010):	The net dp/rf/n5222 has bumpy waveform due to high glitch, The bumpy transition can cause incorrect delay measurements to be reported. Perform ECO on this net to reduce the noise glitch.
AAE_INFO-618: Total number of nets in the design is 10230,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=759.684 CPU=0:00:03.2 REAL=0:00:06.0)
Calculation for IPO SI completed ... (0:00:07.0 759.684M)
*** CDM Built up (cpu=0:00:07.6  real=0:00:13.0  mem= 759.7M) ***
<CMD> write_sdf  -ideal_clock_network DLX_IR_SIZE32_PC_SIZE32.sdf
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae signOff=true SIAware=true(opt)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
Calculation for IPO SI ...
Topological Sorting (CPU = 0:00:00.0, MEM = 752.1M, InitMEM = 752.1M)
AAE_INFO: All RC in memory mode is on.
**WARN: (ENCESI-3010):	The net dp/rf/n5222 has bumpy waveform due to high glitch, The bumpy transition can cause incorrect delay measurements to be reported. Perform ECO on this net to reduce the noise glitch.
AAE_INFO-618: Total number of nets in the design is 10230,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=759.684 CPU=0:00:03.3 REAL=0:00:06.0)
Topological Sorting (CPU = 0:00:00.0, MEM = 759.7M, InitMEM = 759.7M)
AAE_INFO: All RC in memory mode is on.
**WARN: (ENCESI-3010):	The net dp/rf/n5222 has bumpy waveform due to high glitch, The bumpy transition can cause incorrect delay measurements to be reported. Perform ECO on this net to reduce the noise glitch.
AAE_INFO-618: Total number of nets in the design is 10230,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=759.684 CPU=0:00:03.0 REAL=0:00:06.0)
Calculation for IPO SI completed ... (0:00:06.6 759.684M)
*** CDM Built up (cpu=0:00:07.1  real=0:00:12.0  mem= 759.7M) ***

*** Memory Usage v#1 (Current mem = 747.879M, initial mem = 75.145M) ***
--- Ending "Encounter" (totcpu=0:09:00, real=0:37:32, mem=747.9M) ---
