INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 04:20:46 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_2mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             7.758ns  (required time - arrival time)
  Source:                 buffer107/dataReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.100ns period=14.200ns})
  Destination:            buffer42/outs_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.100ns period=14.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.200ns  (clk rise@14.200ns - clk rise@0.000ns)
  Data Path Delay:        6.189ns  (logic 0.914ns (14.768%)  route 5.275ns (85.232%))
  Logic Levels:           14  (LUT3=1 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 14.683 - 14.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2448, unset)         0.508     0.508    buffer107/clk
                         FDRE                                         r  buffer107/dataReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  buffer107/dataReg_reg[3]/Q
                         net (fo=5, unplaced)         0.416     1.150    buffer107/control/Memory_reg[0][4]_0[3]
                         LUT3 (Prop_lut3_I0_O)        0.125     1.275 r  buffer107/control/Memory[0][3]_i_1__13/O
                         net (fo=9, unplaced)         0.746     2.021    buffer107/control/dataReg_reg[3]
                         LUT5 (Prop_lut5_I0_O)        0.043     2.064 f  buffer107/control/Memory[0][4]_i_2__8/O
                         net (fo=4, unplaced)         0.268     2.332    buffer160/fifo/D[3]
                         LUT6 (Prop_lut6_I5_O)        0.043     2.375 r  buffer160/fifo/fullReg_i_8__0/O
                         net (fo=1, unplaced)         0.222     2.597    buffer167/fifo/fullReg_reg_1
                         LUT6 (Prop_lut6_I1_O)        0.043     2.640 r  buffer167/fifo/fullReg_i_3__29/O
                         net (fo=6, unplaced)         0.276     2.916    control_merge5/tehb/control/fullReg_reg_15
                         LUT6 (Prop_lut6_I2_O)        0.043     2.959 r  control_merge5/tehb/control/dataReg[4]_i_4__3/O
                         net (fo=11, unplaced)        0.423     3.382    control_merge5/tehb/control/dataReg_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.043     3.425 r  control_merge5/tehb/control/outputValid_i_6/O
                         net (fo=1, unplaced)         0.377     3.802    buffer61/control/outputValid_i_2_0
                         LUT6 (Prop_lut6_I0_O)        0.043     3.845 f  buffer61/control/outputValid_i_5__0/O
                         net (fo=1, unplaced)         0.222     4.067    buffer61/control/outputValid_i_5__0_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043     4.110 r  buffer61/control/outputValid_i_2/O
                         net (fo=5, unplaced)         0.272     4.382    buffer47/control/outs_reg[5]_0
                         LUT6 (Prop_lut6_I4_O)        0.043     4.425 f  buffer47/control/transmitValue_i_8__2/O
                         net (fo=1, unplaced)         0.244     4.669    buffer33/control/Memory[0][5]_i_3__0_2
                         LUT6 (Prop_lut6_I4_O)        0.043     4.712 f  buffer33/control/transmitValue_i_3__10/O
                         net (fo=3, unplaced)         0.262     4.974    fork15/control/generateBlocks[0].regblock/Memory[0][5]_i_2_0
                         LUT5 (Prop_lut5_I2_O)        0.043     5.017 f  fork15/control/generateBlocks[0].regblock/Memory[0][5]_i_3__0/O
                         net (fo=1, unplaced)         0.705     5.722    fork25/control/generateBlocks[8].regblock/Full_reg
                         LUT6 (Prop_lut6_I0_O)        0.043     5.765 f  fork25/control/generateBlocks[8].regblock/Memory[0][5]_i_2/O
                         net (fo=7, unplaced)         0.279     6.044    buffer42/control/anyBlockStop
                         LUT5 (Prop_lut5_I4_O)        0.043     6.087 r  buffer42/control/fullReg_i_5__2/O
                         net (fo=9, unplaced)         0.285     6.372    buffer42/control/outputValid_reg_0
                         LUT5 (Prop_lut5_I0_O)        0.047     6.419 r  buffer42/control/outs[5]_i_1__1/O
                         net (fo=6, unplaced)         0.278     6.697    buffer42/regEn
                         FDRE                                         r  buffer42/outs_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.200    14.200 r  
                                                      0.000    14.200 r  clk (IN)
                         net (fo=2448, unset)         0.483    14.683    buffer42/clk
                         FDRE                                         r  buffer42/outs_reg[0]/C
                         clock pessimism              0.000    14.683    
                         clock uncertainty           -0.035    14.647    
                         FDRE (Setup_fdre_C_CE)      -0.192    14.455    buffer42/outs_reg[0]
  -------------------------------------------------------------------
                         required time                         14.455    
                         arrival time                          -6.697    
  -------------------------------------------------------------------
                         slack                                  7.758    




