

================================================================
== Vitis HLS Report for 'flt_interleave_manual_seq_Pipeline_WRITE'
================================================================
* Date:           Fri Jun  7 17:45:50 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        morflt
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.352 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      398|      398|  3.980 us|  3.980 us|  398|  398|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- WRITE   |      396|      396|         2|          1|          1|   396|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.36>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_V = alloca i32 1"   --->   Operation 5 'alloca' 'i_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.46ns)   --->   "%store_ln0 = store i9 0, i9 %i_V"   --->   Operation 6 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 7 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_V_1 = load i9 %i_V" [../../src/interleave_manual_seq.cpp:41]   --->   Operation 8 'load' 'i_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.73ns)   --->   "%icmp_ln38 = icmp_eq  i9 %i_V_1, i9 396" [../../src/interleave_manual_seq.cpp:38]   --->   Operation 9 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 396, i64 396, i64 396"   --->   Operation 10 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.90ns)   --->   "%i = add i9 %i_V_1, i9 1" [../../src/interleave_manual_seq.cpp:41]   --->   Operation 11 'add' 'i' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %icmp_ln38, void %.split7, void %.loopexit.loopexit9.exitStub" [../../src/interleave_manual_seq.cpp:38]   --->   Operation 12 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i9 %i_V_1" [../../src/interleave_manual_seq.cpp:38]   --->   Operation 13 'zext' 'zext_ln38' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%x_x0_V_addr = getelementptr i8 %x_x0_V, i64 0, i64 %zext_ln38" [../../src/./read_mem_seq.hpp:14]   --->   Operation 14 'getelementptr' 'x_x0_V_addr' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (1.29ns)   --->   "%tmp_V = load i9 %x_x0_V_addr" [../../src/./read_mem_seq.hpp:14]   --->   Operation 15 'load' 'tmp_V' <Predicate = (!icmp_ln38)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 396> <RAM>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%x_x1_V_addr = getelementptr i8 %x_x1_V, i64 0, i64 %zext_ln38" [../../src/./read_mem_seq.hpp:17]   --->   Operation 16 'getelementptr' 'x_x1_V_addr' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (1.29ns)   --->   "%tmp_V_2 = load i9 %x_x1_V_addr" [../../src/./read_mem_seq.hpp:17]   --->   Operation 17 'load' 'tmp_V_2' <Predicate = (!icmp_ln38)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 396> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%x_x2_V_addr = getelementptr i8 %x_x2_V, i64 0, i64 %zext_ln38" [../../src/./read_mem_seq.hpp:20]   --->   Operation 18 'getelementptr' 'x_x2_V_addr' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (1.29ns)   --->   "%tmp_V_3 = load i9 %x_x2_V_addr" [../../src/./read_mem_seq.hpp:20]   --->   Operation 19 'load' 'tmp_V_3' <Predicate = (!icmp_ln38)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 396> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%x_x3_V_addr = getelementptr i8 %x_x3_V, i64 0, i64 %zext_ln38" [../../src/./read_mem_seq.hpp:24]   --->   Operation 20 'getelementptr' 'x_x3_V_addr' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (1.29ns)   --->   "%tmp_V_4 = load i9 %x_x3_V_addr" [../../src/./read_mem_seq.hpp:24]   --->   Operation 21 'load' 'tmp_V_4' <Predicate = (!icmp_ln38)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 396> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%x_x4_V_addr = getelementptr i8 %x_x4_V, i64 0, i64 %zext_ln38" [../../src/./read_mem_seq.hpp:27]   --->   Operation 22 'getelementptr' 'x_x4_V_addr' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (1.29ns)   --->   "%tmp_V_5 = load i9 %x_x4_V_addr" [../../src/./read_mem_seq.hpp:27]   --->   Operation 23 'load' 'tmp_V_5' <Predicate = (!icmp_ln38)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 396> <RAM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%x_x5_V_addr = getelementptr i8 %x_x5_V, i64 0, i64 %zext_ln38" [../../src/./read_mem_seq.hpp:30]   --->   Operation 24 'getelementptr' 'x_x5_V_addr' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (1.29ns)   --->   "%tmp_V_6 = load i9 %x_x5_V_addr" [../../src/./read_mem_seq.hpp:30]   --->   Operation 25 'load' 'tmp_V_6' <Predicate = (!icmp_ln38)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 396> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%x_x6_V_addr = getelementptr i8 %x_x6_V, i64 0, i64 %zext_ln38" [../../src/./read_mem_seq.hpp:34]   --->   Operation 26 'getelementptr' 'x_x6_V_addr' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (1.29ns)   --->   "%tmp_V_7 = load i9 %x_x6_V_addr" [../../src/./read_mem_seq.hpp:34]   --->   Operation 27 'load' 'tmp_V_7' <Predicate = (!icmp_ln38)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 396> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%x_x7_V_addr = getelementptr i8 %x_x7_V, i64 0, i64 %zext_ln38" [../../src/./read_mem_seq.hpp:37]   --->   Operation 28 'getelementptr' 'x_x7_V_addr' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (1.29ns)   --->   "%tmp_V_8 = load i9 %x_x7_V_addr" [../../src/./read_mem_seq.hpp:37]   --->   Operation 29 'load' 'tmp_V_8' <Predicate = (!icmp_ln38)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 396> <RAM>
ST_1 : Operation 30 [1/1] (0.46ns)   --->   "%store_ln41 = store i9 %i, i9 %i_V" [../../src/interleave_manual_seq.cpp:41]   --->   Operation 30 'store' 'store_ln41' <Predicate = (!icmp_ln38)> <Delay = 0.46>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 61 'ret' 'ret_ln0' <Predicate = (icmp_ln38)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.35>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specpipeline_ln168 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0"   --->   Operation 31 'specpipeline' 'specpipeline_ln168' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specloopname_ln168 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9"   --->   Operation 32 'specloopname' 'specloopname_ln168' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/2] (1.29ns)   --->   "%tmp_V = load i9 %x_x0_V_addr" [../../src/./read_mem_seq.hpp:14]   --->   Operation 33 'load' 'tmp_V' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 396> <RAM>
ST_2 : Operation 34 [1/2] (1.29ns)   --->   "%tmp_V_2 = load i9 %x_x1_V_addr" [../../src/./read_mem_seq.hpp:17]   --->   Operation 34 'load' 'tmp_V_2' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 396> <RAM>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln232 = sext i8 %tmp_V"   --->   Operation 35 'sext' 'sext_ln232' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln232_1 = sext i8 %tmp_V_2"   --->   Operation 36 'sext' 'sext_ln232_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.87ns)   --->   "%ret_7 = add i9 %sext_ln232_1, i9 %sext_ln232"   --->   Operation 37 'add' 'ret_7' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/2] (1.29ns)   --->   "%tmp_V_3 = load i9 %x_x2_V_addr" [../../src/./read_mem_seq.hpp:20]   --->   Operation 38 'load' 'tmp_V_3' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 396> <RAM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln232_2 = sext i9 %ret_7"   --->   Operation 39 'sext' 'sext_ln232_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln232_3 = sext i8 %tmp_V_3"   --->   Operation 40 'sext' 'sext_ln232_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_8 = add i10 %sext_ln232_2, i10 %sext_ln232_3"   --->   Operation 41 'add' 'ret_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.47> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 42 [1/2] (1.29ns)   --->   "%tmp_V_4 = load i9 %x_x3_V_addr" [../../src/./read_mem_seq.hpp:24]   --->   Operation 42 'load' 'tmp_V_4' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 396> <RAM>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln1540 = sext i8 %tmp_V_4"   --->   Operation 43 'sext' 'sext_ln1540' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.97ns) (root node of TernaryAdder)   --->   "%ret_9 = add i10 %ret_8, i10 %sext_ln1540"   --->   Operation 44 'add' 'ret_9' <Predicate = true> <Delay = 0.97> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.47> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 45 [1/2] (1.29ns)   --->   "%tmp_V_5 = load i9 %x_x4_V_addr" [../../src/./read_mem_seq.hpp:27]   --->   Operation 45 'load' 'tmp_V_5' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 396> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln1540_1 = sext i10 %ret_9"   --->   Operation 46 'sext' 'sext_ln1540_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln1540_2 = sext i8 %tmp_V_5"   --->   Operation 47 'sext' 'sext_ln1540_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_10 = add i11 %sext_ln1540_1, i11 %sext_ln1540_2"   --->   Operation 48 'add' 'ret_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.47> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 49 [1/2] (1.29ns)   --->   "%tmp_V_6 = load i9 %x_x5_V_addr" [../../src/./read_mem_seq.hpp:30]   --->   Operation 49 'load' 'tmp_V_6' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 396> <RAM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln1540_3 = sext i8 %tmp_V_6"   --->   Operation 50 'sext' 'sext_ln1540_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.95ns) (root node of TernaryAdder)   --->   "%ret_11 = add i11 %ret_10, i11 %sext_ln1540_3"   --->   Operation 51 'add' 'ret_11' <Predicate = true> <Delay = 0.95> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.47> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 52 [1/2] (1.29ns)   --->   "%tmp_V_7 = load i9 %x_x6_V_addr" [../../src/./read_mem_seq.hpp:34]   --->   Operation 52 'load' 'tmp_V_7' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 396> <RAM>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln1540_4 = sext i8 %tmp_V_7"   --->   Operation 53 'sext' 'sext_ln1540_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_12 = add i11 %ret_11, i11 %sext_ln1540_4"   --->   Operation 54 'add' 'ret_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.47> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 55 [1/2] (1.29ns)   --->   "%tmp_V_8 = load i9 %x_x7_V_addr" [../../src/./read_mem_seq.hpp:37]   --->   Operation 55 'load' 'tmp_V_8' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 396> <RAM>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln1540_5 = sext i8 %tmp_V_8"   --->   Operation 56 'sext' 'sext_ln1540_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.95ns) (root node of TernaryAdder)   --->   "%ret = add i11 %ret_12, i11 %sext_ln1540_5"   --->   Operation 57 'add' 'ret' <Predicate = true> <Delay = 0.95> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.47> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%tmpy_V_addr = getelementptr i11 %tmpy_V, i64 0, i64 %zext_ln38" [../../src/interleave_manual_seq.cpp:41]   --->   Operation 58 'getelementptr' 'tmpy_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (1.29ns)   --->   "%store_ln41 = store i11 %ret, i9 %tmpy_V_addr" [../../src/interleave_manual_seq.cpp:41]   --->   Operation 59 'store' 'store_ln41' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 396> <RAM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 60 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ tmpy_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ x_x0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_x1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_x2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_x3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_x4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_x5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_x6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_x7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_V                (alloca           ) [ 010]
store_ln0          (store            ) [ 000]
br_ln0             (br               ) [ 000]
i_V_1              (load             ) [ 000]
icmp_ln38          (icmp             ) [ 010]
empty              (speclooptripcount) [ 000]
i                  (add              ) [ 000]
br_ln38            (br               ) [ 000]
zext_ln38          (zext             ) [ 011]
x_x0_V_addr        (getelementptr    ) [ 011]
x_x1_V_addr        (getelementptr    ) [ 011]
x_x2_V_addr        (getelementptr    ) [ 011]
x_x3_V_addr        (getelementptr    ) [ 011]
x_x4_V_addr        (getelementptr    ) [ 011]
x_x5_V_addr        (getelementptr    ) [ 011]
x_x6_V_addr        (getelementptr    ) [ 011]
x_x7_V_addr        (getelementptr    ) [ 011]
store_ln41         (store            ) [ 000]
specpipeline_ln168 (specpipeline     ) [ 000]
specloopname_ln168 (specloopname     ) [ 000]
tmp_V              (load             ) [ 000]
tmp_V_2            (load             ) [ 000]
sext_ln232         (sext             ) [ 000]
sext_ln232_1       (sext             ) [ 000]
ret_7              (add              ) [ 000]
tmp_V_3            (load             ) [ 000]
sext_ln232_2       (sext             ) [ 000]
sext_ln232_3       (sext             ) [ 000]
ret_8              (add              ) [ 000]
tmp_V_4            (load             ) [ 000]
sext_ln1540        (sext             ) [ 000]
ret_9              (add              ) [ 000]
tmp_V_5            (load             ) [ 000]
sext_ln1540_1      (sext             ) [ 000]
sext_ln1540_2      (sext             ) [ 000]
ret_10             (add              ) [ 000]
tmp_V_6            (load             ) [ 000]
sext_ln1540_3      (sext             ) [ 000]
ret_11             (add              ) [ 000]
tmp_V_7            (load             ) [ 000]
sext_ln1540_4      (sext             ) [ 000]
ret_12             (add              ) [ 000]
tmp_V_8            (load             ) [ 000]
sext_ln1540_5      (sext             ) [ 000]
ret                (add              ) [ 000]
tmpy_V_addr        (getelementptr    ) [ 000]
store_ln41         (store            ) [ 000]
br_ln0             (br               ) [ 000]
ret_ln0            (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="tmpy_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmpy_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x_x0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_x0_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x_x1_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_x1_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="x_x2_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_x2_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="x_x3_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_x3_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="x_x4_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_x4_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="x_x5_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_x5_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="x_x6_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_x6_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="x_x7_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_x7_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="i_V_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_V/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="x_x0_V_addr_gep_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="8" slack="0"/>
<pin id="48" dir="0" index="1" bw="1" slack="0"/>
<pin id="49" dir="0" index="2" bw="9" slack="0"/>
<pin id="50" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_x0_V_addr/1 "/>
</bind>
</comp>

<comp id="53" class="1004" name="grp_access_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="9" slack="0"/>
<pin id="55" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="56" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="57" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_V/1 "/>
</bind>
</comp>

<comp id="59" class="1004" name="x_x1_V_addr_gep_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="8" slack="0"/>
<pin id="61" dir="0" index="1" bw="1" slack="0"/>
<pin id="62" dir="0" index="2" bw="9" slack="0"/>
<pin id="63" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_x1_V_addr/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="grp_access_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="9" slack="0"/>
<pin id="68" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="69" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="70" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_V_2/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="x_x2_V_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="8" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="9" slack="0"/>
<pin id="76" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_x2_V_addr/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="9" slack="0"/>
<pin id="81" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="82" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_V_3/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="x_x3_V_addr_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="8" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="9" slack="0"/>
<pin id="89" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_x3_V_addr/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_access_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="9" slack="0"/>
<pin id="94" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="95" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_V_4/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="x_x4_V_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="8" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="9" slack="0"/>
<pin id="102" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_x4_V_addr/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="9" slack="0"/>
<pin id="107" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_V_5/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="x_x5_V_addr_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="8" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="9" slack="0"/>
<pin id="115" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_x5_V_addr/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_access_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="9" slack="0"/>
<pin id="120" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_V_6/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="x_x6_V_addr_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="9" slack="0"/>
<pin id="128" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_x6_V_addr/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_access_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="9" slack="0"/>
<pin id="133" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="134" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_V_7/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="x_x7_V_addr_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="8" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="9" slack="0"/>
<pin id="141" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_x7_V_addr/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_access_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="9" slack="0"/>
<pin id="146" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="147" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_V_8/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="tmpy_V_addr_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="11" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="9" slack="1"/>
<pin id="154" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmpy_V_addr/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="store_ln41_access_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="9" slack="0"/>
<pin id="159" dir="0" index="1" bw="11" slack="0"/>
<pin id="160" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="3" bw="11" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="store_ln0_store_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="0"/>
<pin id="165" dir="0" index="1" bw="9" slack="0"/>
<pin id="166" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="i_V_1_load_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="9" slack="0"/>
<pin id="170" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_V_1/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="icmp_ln38_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="9" slack="0"/>
<pin id="173" dir="0" index="1" bw="8" slack="0"/>
<pin id="174" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln38/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="i_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="9" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="zext_ln38_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="9" slack="0"/>
<pin id="185" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="store_ln41_store_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="9" slack="0"/>
<pin id="197" dir="0" index="1" bw="9" slack="0"/>
<pin id="198" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="sext_ln232_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="8" slack="0"/>
<pin id="202" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln232/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="sext_ln232_1_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="8" slack="0"/>
<pin id="206" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln232_1/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="ret_7_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="8" slack="0"/>
<pin id="210" dir="0" index="1" bw="8" slack="0"/>
<pin id="211" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_7/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="sext_ln232_2_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="9" slack="0"/>
<pin id="216" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln232_2/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="sext_ln232_3_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="8" slack="0"/>
<pin id="220" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln232_3/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="ret_8_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="9" slack="0"/>
<pin id="224" dir="0" index="1" bw="8" slack="0"/>
<pin id="225" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_8/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="sext_ln1540_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="8" slack="0"/>
<pin id="230" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1540/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="ret_9_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="10" slack="0"/>
<pin id="234" dir="0" index="1" bw="8" slack="0"/>
<pin id="235" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_9/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="sext_ln1540_1_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="10" slack="0"/>
<pin id="240" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1540_1/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="sext_ln1540_2_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="8" slack="0"/>
<pin id="244" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1540_2/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="ret_10_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="10" slack="0"/>
<pin id="248" dir="0" index="1" bw="8" slack="0"/>
<pin id="249" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_10/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="sext_ln1540_3_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="8" slack="0"/>
<pin id="254" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1540_3/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="ret_11_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="11" slack="0"/>
<pin id="258" dir="0" index="1" bw="8" slack="0"/>
<pin id="259" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_11/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="sext_ln1540_4_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="8" slack="0"/>
<pin id="264" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1540_4/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="ret_12_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="11" slack="0"/>
<pin id="268" dir="0" index="1" bw="8" slack="0"/>
<pin id="269" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_12/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="sext_ln1540_5_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="8" slack="0"/>
<pin id="274" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1540_5/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="ret_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="11" slack="0"/>
<pin id="278" dir="0" index="1" bw="8" slack="0"/>
<pin id="279" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret/2 "/>
</bind>
</comp>

<comp id="283" class="1005" name="i_V_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="9" slack="0"/>
<pin id="285" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="293" class="1005" name="zext_ln38_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="64" slack="1"/>
<pin id="295" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln38 "/>
</bind>
</comp>

<comp id="298" class="1005" name="x_x0_V_addr_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="9" slack="1"/>
<pin id="300" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="x_x0_V_addr "/>
</bind>
</comp>

<comp id="303" class="1005" name="x_x1_V_addr_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="9" slack="1"/>
<pin id="305" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="x_x1_V_addr "/>
</bind>
</comp>

<comp id="308" class="1005" name="x_x2_V_addr_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="9" slack="1"/>
<pin id="310" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="x_x2_V_addr "/>
</bind>
</comp>

<comp id="313" class="1005" name="x_x3_V_addr_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="9" slack="1"/>
<pin id="315" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="x_x3_V_addr "/>
</bind>
</comp>

<comp id="318" class="1005" name="x_x4_V_addr_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="9" slack="1"/>
<pin id="320" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="x_x4_V_addr "/>
</bind>
</comp>

<comp id="323" class="1005" name="x_x5_V_addr_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="9" slack="1"/>
<pin id="325" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="x_x5_V_addr "/>
</bind>
</comp>

<comp id="328" class="1005" name="x_x6_V_addr_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="9" slack="1"/>
<pin id="330" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="x_x6_V_addr "/>
</bind>
</comp>

<comp id="333" class="1005" name="x_x7_V_addr_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="9" slack="1"/>
<pin id="335" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="x_x7_V_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="18" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="51"><net_src comp="2" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="52"><net_src comp="30" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="58"><net_src comp="46" pin="3"/><net_sink comp="53" pin=0"/></net>

<net id="64"><net_src comp="4" pin="0"/><net_sink comp="59" pin=0"/></net>

<net id="65"><net_src comp="30" pin="0"/><net_sink comp="59" pin=1"/></net>

<net id="71"><net_src comp="59" pin="3"/><net_sink comp="66" pin=0"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="30" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="72" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="90"><net_src comp="8" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="30" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="97"><net_src comp="85" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="103"><net_src comp="10" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="30" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="98" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="116"><net_src comp="12" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="30" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="123"><net_src comp="111" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="129"><net_src comp="14" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="30" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="124" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="142"><net_src comp="16" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="30" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="149"><net_src comp="137" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="155"><net_src comp="0" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="30" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="150" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="20" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="175"><net_src comp="168" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="22" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="181"><net_src comp="168" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="28" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="186"><net_src comp="168" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="46" pin=2"/></net>

<net id="188"><net_src comp="183" pin="1"/><net_sink comp="59" pin=2"/></net>

<net id="189"><net_src comp="183" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="190"><net_src comp="183" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="191"><net_src comp="183" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="192"><net_src comp="183" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="193"><net_src comp="183" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="194"><net_src comp="183" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="199"><net_src comp="177" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="203"><net_src comp="53" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="66" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="212"><net_src comp="204" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="200" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="217"><net_src comp="208" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="79" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="226"><net_src comp="214" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="218" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="231"><net_src comp="92" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="236"><net_src comp="222" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="228" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="241"><net_src comp="232" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="105" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="250"><net_src comp="238" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="242" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="255"><net_src comp="118" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="260"><net_src comp="246" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="252" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="265"><net_src comp="131" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="270"><net_src comp="256" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="262" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="275"><net_src comp="144" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="280"><net_src comp="266" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="272" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="282"><net_src comp="276" pin="2"/><net_sink comp="157" pin=1"/></net>

<net id="286"><net_src comp="42" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="288"><net_src comp="283" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="289"><net_src comp="283" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="296"><net_src comp="183" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="301"><net_src comp="46" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="53" pin=0"/></net>

<net id="306"><net_src comp="59" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="311"><net_src comp="72" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="316"><net_src comp="85" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="321"><net_src comp="98" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="326"><net_src comp="111" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="331"><net_src comp="124" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="336"><net_src comp="137" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="144" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: tmpy_V | {2 }
 - Input state : 
	Port: flt_interleave_manual_seq_Pipeline_WRITE : x_x0_V | {1 2 }
	Port: flt_interleave_manual_seq_Pipeline_WRITE : x_x1_V | {1 2 }
	Port: flt_interleave_manual_seq_Pipeline_WRITE : x_x2_V | {1 2 }
	Port: flt_interleave_manual_seq_Pipeline_WRITE : x_x3_V | {1 2 }
	Port: flt_interleave_manual_seq_Pipeline_WRITE : x_x4_V | {1 2 }
	Port: flt_interleave_manual_seq_Pipeline_WRITE : x_x5_V | {1 2 }
	Port: flt_interleave_manual_seq_Pipeline_WRITE : x_x6_V | {1 2 }
	Port: flt_interleave_manual_seq_Pipeline_WRITE : x_x7_V | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_V_1 : 1
		icmp_ln38 : 2
		i : 2
		br_ln38 : 3
		zext_ln38 : 2
		x_x0_V_addr : 3
		tmp_V : 4
		x_x1_V_addr : 3
		tmp_V_2 : 4
		x_x2_V_addr : 3
		tmp_V_3 : 4
		x_x3_V_addr : 3
		tmp_V_4 : 4
		x_x4_V_addr : 3
		tmp_V_5 : 4
		x_x5_V_addr : 3
		tmp_V_6 : 4
		x_x6_V_addr : 3
		tmp_V_7 : 4
		x_x7_V_addr : 3
		tmp_V_8 : 4
		store_ln41 : 3
	State 2
		sext_ln232 : 1
		sext_ln232_1 : 1
		ret_7 : 2
		sext_ln232_2 : 3
		sext_ln232_3 : 1
		ret_8 : 4
		sext_ln1540 : 1
		ret_9 : 5
		sext_ln1540_1 : 6
		sext_ln1540_2 : 1
		ret_10 : 7
		sext_ln1540_3 : 1
		ret_11 : 8
		sext_ln1540_4 : 1
		ret_12 : 9
		sext_ln1540_5 : 1
		ret : 10
		store_ln41 : 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |       i_fu_177       |    0    |    16   |
|          |     ret_7_fu_208     |    0    |    15   |
|          |     ret_8_fu_222     |    0    |    17   |
|    add   |     ret_9_fu_232     |    0    |    17   |
|          |     ret_10_fu_246    |    0    |    17   |
|          |     ret_11_fu_256    |    0    |    17   |
|          |     ret_12_fu_266    |    0    |    17   |
|          |      ret_fu_276      |    0    |    17   |
|----------|----------------------|---------|---------|
|   icmp   |   icmp_ln38_fu_171   |    0    |    11   |
|----------|----------------------|---------|---------|
|   zext   |   zext_ln38_fu_183   |    0    |    0    |
|----------|----------------------|---------|---------|
|          |   sext_ln232_fu_200  |    0    |    0    |
|          |  sext_ln232_1_fu_204 |    0    |    0    |
|          |  sext_ln232_2_fu_214 |    0    |    0    |
|          |  sext_ln232_3_fu_218 |    0    |    0    |
|   sext   |  sext_ln1540_fu_228  |    0    |    0    |
|          | sext_ln1540_1_fu_238 |    0    |    0    |
|          | sext_ln1540_2_fu_242 |    0    |    0    |
|          | sext_ln1540_3_fu_252 |    0    |    0    |
|          | sext_ln1540_4_fu_262 |    0    |    0    |
|          | sext_ln1540_5_fu_272 |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   144   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|    i_V_reg_283    |    9   |
|x_x0_V_addr_reg_298|    9   |
|x_x1_V_addr_reg_303|    9   |
|x_x2_V_addr_reg_308|    9   |
|x_x3_V_addr_reg_313|    9   |
|x_x4_V_addr_reg_318|    9   |
|x_x5_V_addr_reg_323|    9   |
|x_x6_V_addr_reg_328|    9   |
|x_x7_V_addr_reg_333|    9   |
| zext_ln38_reg_293 |   64   |
+-------------------+--------+
|       Total       |   145  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_53 |  p0  |   2  |   9  |   18   ||    9    |
|  grp_access_fu_66 |  p0  |   2  |   9  |   18   ||    9    |
|  grp_access_fu_79 |  p0  |   2  |   9  |   18   ||    9    |
|  grp_access_fu_92 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_105 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_118 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_131 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_144 |  p0  |   2  |   9  |   18   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   144  ||   3.68  ||    72   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   144  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   72   |
|  Register |    -   |   145  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   145  |   216  |
+-----------+--------+--------+--------+
