

================================================================
== Vitis HLS Report for 'relu_fwd'
================================================================
* Date:           Thu Apr 28 13:47:26 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        relu_fwd
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        1|        ?|  10.000 ns|         ?|    2|    ?|     none|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_18_1  |        4|        ?|         5|          1|          1|    1 ~ ?|       yes|
        |- VITIS_LOOP_28_2  |        2|      128|         3|          1|          1|  1 ~ 127|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5
  * Pipeline-1: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 2
  Pipeline-0 : II = 1, D = 5, States = { 9 10 11 12 13 }
  Pipeline-1 : II = 1, D = 3, States = { 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 22 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 14 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 9 
14 --> 15 
15 --> 18 16 
16 --> 17 
17 --> 15 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.47>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_4"   --->   Operation 23 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_9, i32 0, i32 0, void @empty_7, i32 0, i32 200, void @empty_11, void @empty, void @empty_7, i32 16, i32 16, i32 16, i32 16, void @empty_7, void @empty_7"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %x, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_1, void @empty_8, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_2"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %x, void @empty_10, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_2"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %y, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_1, void @empty_12, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_2"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %y, void @empty_10, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_2"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %dim"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dim, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_1, void @empty_3, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dim, void @empty_10, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_1, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.00ns)   --->   "%dim_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %dim"   --->   Operation 34 'read' 'dim_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 35 [1/1] (1.00ns)   --->   "%y_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %y"   --->   Operation 35 'read' 'y_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 36 [1/1] (1.00ns)   --->   "%x_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %x"   --->   Operation 36 'read' 'x_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 37 [1/1] (3.25ns)   --->   "%ybuf = alloca i64 1" [relu_fwd/main.cpp:15]   --->   Operation 37 'alloca' 'ybuf' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 38 [1/1] (2.47ns)   --->   "%icmp_ln18 = icmp_sgt  i32 %dim_read, i32 0" [relu_fwd/main.cpp:18]   --->   Operation 38 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %icmp_ln18, void %._crit_edge, void %.lr.ph6" [relu_fwd/main.cpp:18]   --->   Operation 39 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %x_read, i32 2, i32 63" [relu_fwd/main.cpp:18]   --->   Operation 40 'partselect' 'trunc_ln' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln18 = sext i62 %trunc_ln" [relu_fwd/main.cpp:18]   --->   Operation 41 'sext' 'sext_ln18' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln18" [relu_fwd/main.cpp:18]   --->   Operation 42 'getelementptr' 'gmem_addr' <Predicate = (icmp_ln18)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 43 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %dim_read" [relu_fwd/main.cpp:18]   --->   Operation 43 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 44 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %dim_read" [relu_fwd/main.cpp:18]   --->   Operation 44 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 45 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %dim_read" [relu_fwd/main.cpp:18]   --->   Operation 45 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 46 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %dim_read" [relu_fwd/main.cpp:18]   --->   Operation 46 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 47 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %dim_read" [relu_fwd/main.cpp:18]   --->   Operation 47 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 48 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %dim_read" [relu_fwd/main.cpp:18]   --->   Operation 48 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln18 = trunc i32 %dim_read" [relu_fwd/main.cpp:18]   --->   Operation 49 'trunc' 'trunc_ln18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 50 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %dim_read" [relu_fwd/main.cpp:18]   --->   Operation 50 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 51 [1/1] (1.58ns)   --->   "%br_ln18 = br void" [relu_fwd/main.cpp:18]   --->   Operation 51 'br' 'br_ln18' <Predicate = true> <Delay = 1.58>

State 9 <SV = 8> <Delay = 2.47>
ST_9 : Operation 52 [1/1] (0.00ns)   --->   "%i = phi i7 0, void %.lr.ph6, i7 %add_ln18, void %.split3" [relu_fwd/main.cpp:18]   --->   Operation 52 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 53 [1/1] (1.87ns)   --->   "%add_ln18 = add i7 %i, i7 1" [relu_fwd/main.cpp:18]   --->   Operation 53 'add' 'add_ln18' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 54 [1/1] (0.00ns)   --->   "%i_cast = zext i7 %i" [relu_fwd/main.cpp:18]   --->   Operation 54 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 55 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 55 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 56 [1/1] (2.47ns)   --->   "%icmp_ln18_1 = icmp_eq  i31 %i_cast, i31 %trunc_ln18" [relu_fwd/main.cpp:18]   --->   Operation 56 'icmp' 'icmp_ln18_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 57 [1/1] (0.00ns)   --->   "%empty_20 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 57 'speclooptripcount' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %icmp_ln18_1, void %.split3, void %.lr.ph" [relu_fwd/main.cpp:18]   --->   Operation 58 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 59 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [relu_fwd/main.cpp:19]   --->   Operation 59 'read' 'gmem_addr_read' <Predicate = (!icmp_ln18_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 60 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %gmem_addr_read, i32 23, i32 30" [relu_fwd/main.cpp:20]   --->   Operation 60 'partselect' 'tmp' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>
ST_10 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln20 = trunc i32 %gmem_addr_read" [relu_fwd/main.cpp:20]   --->   Operation 61 'trunc' 'trunc_ln20' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 5.43>
ST_11 : Operation 62 [1/1] (0.00ns)   --->   "%xbuf = bitcast i32 %gmem_addr_read" [relu_fwd/main.cpp:19]   --->   Operation 62 'bitcast' 'xbuf' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>
ST_11 : Operation 63 [1/1] (1.55ns)   --->   "%icmp_ln20 = icmp_ne  i8 %tmp, i8 255" [relu_fwd/main.cpp:20]   --->   Operation 63 'icmp' 'icmp_ln20' <Predicate = (!icmp_ln18_1)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 64 [1/1] (2.44ns)   --->   "%icmp_ln20_1 = icmp_eq  i23 %trunc_ln20, i23 0" [relu_fwd/main.cpp:20]   --->   Operation 64 'icmp' 'icmp_ln20_1' <Predicate = (!icmp_ln18_1)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 65 [2/2] (5.43ns)   --->   "%tmp_1 = fcmp_ogt  i32 %xbuf, i32 0" [relu_fwd/main.cpp:20]   --->   Operation 65 'fcmp' 'tmp_1' <Predicate = (!icmp_ln18_1)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.40>
ST_12 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node xbuf_1)   --->   "%or_ln20 = or i1 %icmp_ln20_1, i1 %icmp_ln20" [relu_fwd/main.cpp:20]   --->   Operation 66 'or' 'or_ln20' <Predicate = (!icmp_ln18_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 67 [1/2] (5.43ns)   --->   "%tmp_1 = fcmp_ogt  i32 %xbuf, i32 0" [relu_fwd/main.cpp:20]   --->   Operation 67 'fcmp' 'tmp_1' <Predicate = (!icmp_ln18_1)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node xbuf_1)   --->   "%and_ln20 = and i1 %or_ln20, i1 %tmp_1" [relu_fwd/main.cpp:20]   --->   Operation 68 'and' 'and_ln20' <Predicate = (!icmp_ln18_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 69 [1/1] (0.97ns) (out node of the LUT)   --->   "%xbuf_1 = select i1 %and_ln20, i32 %xbuf, i32 0" [relu_fwd/main.cpp:20]   --->   Operation 69 'select' 'xbuf_1' <Predicate = (!icmp_ln18_1)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.25>
ST_13 : Operation 70 [1/1] (0.00ns)   --->   "%i_cast1 = zext i7 %i" [relu_fwd/main.cpp:18]   --->   Operation 70 'zext' 'i_cast1' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>
ST_13 : Operation 71 [1/1] (0.00ns)   --->   "%specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [relu_fwd/main.cpp:18]   --->   Operation 71 'specloopname' 'specloopname_ln18' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>
ST_13 : Operation 72 [1/1] (0.00ns)   --->   "%ybuf_addr = getelementptr i32 %ybuf, i64 0, i64 %i_cast1" [relu_fwd/main.cpp:18]   --->   Operation 72 'getelementptr' 'ybuf_addr' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>
ST_13 : Operation 73 [1/1] (3.25ns)   --->   "%store_ln21 = store i32 %xbuf_1, i7 %ybuf_addr" [relu_fwd/main.cpp:21]   --->   Operation 73 'store' 'store_ln21' <Predicate = (!icmp_ln18_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_13 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 74 'br' 'br_ln0' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>

State 14 <SV = 9> <Delay = 7.30>
ST_14 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %y_read, i32 2, i32 63" [relu_fwd/main.cpp:28]   --->   Operation 75 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln28 = sext i62 %trunc_ln1" [relu_fwd/main.cpp:28]   --->   Operation 76 'sext' 'sext_ln28' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 77 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln28" [relu_fwd/main.cpp:28]   --->   Operation 77 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 78 [1/1] (7.30ns)   --->   "%empty_21 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %dim_read" [relu_fwd/main.cpp:28]   --->   Operation 78 'writereq' 'empty_21' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 79 [1/1] (1.58ns)   --->   "%br_ln28 = br void" [relu_fwd/main.cpp:28]   --->   Operation 79 'br' 'br_ln28' <Predicate = true> <Delay = 1.58>

State 15 <SV = 10> <Delay = 3.25>
ST_15 : Operation 80 [1/1] (0.00ns)   --->   "%i_1 = phi i7 %add_ln28, void %.split, i7 0, void %.lr.ph" [relu_fwd/main.cpp:28]   --->   Operation 80 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 81 [1/1] (1.87ns)   --->   "%add_ln28 = add i7 %i_1, i7 1" [relu_fwd/main.cpp:28]   --->   Operation 81 'add' 'add_ln28' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 82 [1/1] (0.00ns)   --->   "%i_1_cast5 = zext i7 %i_1" [relu_fwd/main.cpp:28]   --->   Operation 82 'zext' 'i_1_cast5' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 83 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 83 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 84 [1/1] (2.47ns)   --->   "%icmp_ln28 = icmp_eq  i31 %i_1_cast5, i31 %trunc_ln18" [relu_fwd/main.cpp:28]   --->   Operation 84 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 85 [1/1] (0.00ns)   --->   "%empty_22 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 127, i64 0"   --->   Operation 85 'speclooptripcount' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %icmp_ln28, void %.split, void %._crit_edge.loopexit" [relu_fwd/main.cpp:28]   --->   Operation 86 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 87 [1/1] (0.00ns)   --->   "%i_1_cast = zext i7 %i_1" [relu_fwd/main.cpp:28]   --->   Operation 87 'zext' 'i_1_cast' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_15 : Operation 88 [1/1] (0.00ns)   --->   "%ybuf_addr_1 = getelementptr i32 %ybuf, i64 0, i64 %i_1_cast" [relu_fwd/main.cpp:29]   --->   Operation 88 'getelementptr' 'ybuf_addr_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_15 : Operation 89 [2/2] (3.25ns)   --->   "%ybuf_load = load i7 %ybuf_addr_1" [relu_fwd/main.cpp:29]   --->   Operation 89 'load' 'ybuf_load' <Predicate = (!icmp_ln28)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 16 <SV = 11> <Delay = 3.25>
ST_16 : Operation 90 [1/2] (3.25ns)   --->   "%ybuf_load = load i7 %ybuf_addr_1" [relu_fwd/main.cpp:29]   --->   Operation 90 'load' 'ybuf_load' <Predicate = (!icmp_ln28)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 17 <SV = 12> <Delay = 7.30>
ST_17 : Operation 91 [1/1] (0.00ns)   --->   "%specloopname_ln28 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [relu_fwd/main.cpp:28]   --->   Operation 91 'specloopname' 'specloopname_ln28' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_17 : Operation 92 [1/1] (0.00ns)   --->   "%bitcast_ln29 = bitcast i32 %ybuf_load" [relu_fwd/main.cpp:29]   --->   Operation 92 'bitcast' 'bitcast_ln29' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_17 : Operation 93 [1/1] (7.30ns)   --->   "%write_ln29 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %bitcast_ln29, i4 15" [relu_fwd/main.cpp:29]   --->   Operation 93 'write' 'write_ln29' <Predicate = (!icmp_ln28)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 94 'br' 'br_ln0' <Predicate = (!icmp_ln28)> <Delay = 0.00>

State 18 <SV = 11> <Delay = 7.30>
ST_18 : Operation 95 [5/5] (7.30ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [relu_fwd/main.cpp:31]   --->   Operation 95 'writeresp' 'empty_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 12> <Delay = 7.30>
ST_19 : Operation 96 [4/5] (7.30ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [relu_fwd/main.cpp:31]   --->   Operation 96 'writeresp' 'empty_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 13> <Delay = 7.30>
ST_20 : Operation 97 [3/5] (7.30ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [relu_fwd/main.cpp:31]   --->   Operation 97 'writeresp' 'empty_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 14> <Delay = 7.30>
ST_21 : Operation 98 [2/5] (7.30ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [relu_fwd/main.cpp:31]   --->   Operation 98 'writeresp' 'empty_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 15> <Delay = 7.30>
ST_22 : Operation 99 [1/5] (7.30ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [relu_fwd/main.cpp:31]   --->   Operation 99 'writeresp' 'empty_23' <Predicate = (icmp_ln18)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln31 = br void %._crit_edge" [relu_fwd/main.cpp:31]   --->   Operation 100 'br' 'br_ln31' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_22 : Operation 101 [1/1] (0.00ns)   --->   "%ret_ln31 = ret" [relu_fwd/main.cpp:31]   --->   Operation 101 'ret' 'ret_ln31' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dim]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln0 (spectopmodule    ) [ 00000000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000]
dim_read          (read             ) [ 00111111111111100000000]
y_read            (read             ) [ 00111111111111100000000]
x_read            (read             ) [ 00000000000000000000000]
ybuf              (alloca           ) [ 00111111111111111100000]
icmp_ln18         (icmp             ) [ 01111111111111111111111]
br_ln18           (br               ) [ 00000000000000000000000]
trunc_ln          (partselect       ) [ 00000000000000000000000]
sext_ln18         (sext             ) [ 00000000000000000000000]
gmem_addr         (getelementptr    ) [ 00111111111111000000000]
trunc_ln18        (trunc            ) [ 00000000011111111100000]
empty             (readreq          ) [ 00000000000000000000000]
br_ln18           (br               ) [ 00000000111111000000000]
i                 (phi              ) [ 00000000011111000000000]
add_ln18          (add              ) [ 00000000111111000000000]
i_cast            (zext             ) [ 00000000000000000000000]
specpipeline_ln0  (specpipeline     ) [ 00000000000000000000000]
icmp_ln18_1       (icmp             ) [ 00000000011111000000000]
empty_20          (speclooptripcount) [ 00000000000000000000000]
br_ln18           (br               ) [ 00000000000000000000000]
gmem_addr_read    (read             ) [ 00000000010100000000000]
tmp               (partselect       ) [ 00000000010100000000000]
trunc_ln20        (trunc            ) [ 00000000010100000000000]
xbuf              (bitcast          ) [ 00000000010010000000000]
icmp_ln20         (icmp             ) [ 00000000010010000000000]
icmp_ln20_1       (icmp             ) [ 00000000010010000000000]
or_ln20           (or               ) [ 00000000000000000000000]
tmp_1             (fcmp             ) [ 00000000000000000000000]
and_ln20          (and              ) [ 00000000000000000000000]
xbuf_1            (select           ) [ 00000000010001000000000]
i_cast1           (zext             ) [ 00000000000000000000000]
specloopname_ln18 (specloopname     ) [ 00000000000000000000000]
ybuf_addr         (getelementptr    ) [ 00000000000000000000000]
store_ln21        (store            ) [ 00000000000000000000000]
br_ln0            (br               ) [ 00000000111111000000000]
trunc_ln1         (partselect       ) [ 00000000000000000000000]
sext_ln28         (sext             ) [ 00000000000000000000000]
gmem_addr_1       (getelementptr    ) [ 00000000000000011111111]
empty_21          (writereq         ) [ 00000000000000000000000]
br_ln28           (br               ) [ 00000000000000111100000]
i_1               (phi              ) [ 00000000000000010000000]
add_ln28          (add              ) [ 00000000000000111100000]
i_1_cast5         (zext             ) [ 00000000000000000000000]
specpipeline_ln0  (specpipeline     ) [ 00000000000000000000000]
icmp_ln28         (icmp             ) [ 00000000000000011100000]
empty_22          (speclooptripcount) [ 00000000000000000000000]
br_ln28           (br               ) [ 00000000000000000000000]
i_1_cast          (zext             ) [ 00000000000000000000000]
ybuf_addr_1       (getelementptr    ) [ 00000000000000011000000]
ybuf_load         (load             ) [ 00000000000000010100000]
specloopname_ln28 (specloopname     ) [ 00000000000000000000000]
bitcast_ln29      (bitcast          ) [ 00000000000000000000000]
write_ln29        (write            ) [ 00000000000000000000000]
br_ln0            (br               ) [ 00000000000000111100000]
empty_23          (writeresp        ) [ 00000000000000000000000]
br_ln31           (br               ) [ 00000000000000000000000]
ret_ln31          (ret              ) [ 00000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="y">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dim">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dim"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1004" name="ybuf_alloca_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ybuf/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="dim_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dim_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="y_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="64" slack="0"/>
<pin id="118" dir="0" index="1" bw="64" slack="0"/>
<pin id="119" dir="1" index="2" bw="64" slack="9"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="x_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="64" slack="0"/>
<pin id="124" dir="0" index="1" bw="64" slack="0"/>
<pin id="125" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_readreq_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="1"/>
<pin id="131" dir="0" index="2" bw="32" slack="1"/>
<pin id="132" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="gmem_addr_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="9"/>
<pin id="137" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/10 "/>
</bind>
</comp>

<comp id="139" class="1004" name="grp_writeresp_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="0"/>
<pin id="141" dir="0" index="1" bw="32" slack="0"/>
<pin id="142" dir="0" index="2" bw="32" slack="9"/>
<pin id="143" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_21/14 empty_23/18 "/>
</bind>
</comp>

<comp id="145" class="1004" name="write_ln29_write_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="0" slack="0"/>
<pin id="147" dir="0" index="1" bw="32" slack="3"/>
<pin id="148" dir="0" index="2" bw="32" slack="0"/>
<pin id="149" dir="0" index="3" bw="1" slack="0"/>
<pin id="150" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln29/17 "/>
</bind>
</comp>

<comp id="154" class="1004" name="ybuf_addr_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="7" slack="0"/>
<pin id="158" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ybuf_addr/13 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_access_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="7" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="1"/>
<pin id="163" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln21/13 ybuf_load/15 "/>
</bind>
</comp>

<comp id="166" class="1004" name="ybuf_addr_1_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="7" slack="0"/>
<pin id="170" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ybuf_addr_1/15 "/>
</bind>
</comp>

<comp id="173" class="1005" name="i_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="7" slack="1"/>
<pin id="175" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="177" class="1004" name="i_phi_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="1"/>
<pin id="179" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="7" slack="0"/>
<pin id="181" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/9 "/>
</bind>
</comp>

<comp id="185" class="1005" name="i_1_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="7" slack="1"/>
<pin id="187" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="189" class="1004" name="i_1_phi_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="7" slack="0"/>
<pin id="191" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="1" slack="1"/>
<pin id="193" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/15 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_1/11 "/>
</bind>
</comp>

<comp id="201" class="1004" name="icmp_ln18_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="1" index="2" bw="1" slack="15"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="trunc_ln_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="62" slack="0"/>
<pin id="209" dir="0" index="1" bw="64" slack="0"/>
<pin id="210" dir="0" index="2" bw="3" slack="0"/>
<pin id="211" dir="0" index="3" bw="7" slack="0"/>
<pin id="212" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="sext_ln18_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="62" slack="0"/>
<pin id="219" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="gmem_addr_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="0"/>
<pin id="223" dir="0" index="1" bw="62" slack="0"/>
<pin id="224" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="trunc_ln18_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="7"/>
<pin id="229" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln18/8 "/>
</bind>
</comp>

<comp id="230" class="1004" name="add_ln18_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="7" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18/9 "/>
</bind>
</comp>

<comp id="236" class="1004" name="i_cast_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="7" slack="0"/>
<pin id="238" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/9 "/>
</bind>
</comp>

<comp id="240" class="1004" name="icmp_ln18_1_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="7" slack="0"/>
<pin id="242" dir="0" index="1" bw="31" slack="1"/>
<pin id="243" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18_1/9 "/>
</bind>
</comp>

<comp id="245" class="1004" name="tmp_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="8" slack="0"/>
<pin id="247" dir="0" index="1" bw="32" slack="0"/>
<pin id="248" dir="0" index="2" bw="6" slack="0"/>
<pin id="249" dir="0" index="3" bw="6" slack="0"/>
<pin id="250" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/10 "/>
</bind>
</comp>

<comp id="255" class="1004" name="trunc_ln20_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="0"/>
<pin id="257" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln20/10 "/>
</bind>
</comp>

<comp id="259" class="1004" name="xbuf_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="1"/>
<pin id="261" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="xbuf/11 "/>
</bind>
</comp>

<comp id="263" class="1004" name="icmp_ln20_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="8" slack="1"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/11 "/>
</bind>
</comp>

<comp id="268" class="1004" name="icmp_ln20_1_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="23" slack="1"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20_1/11 "/>
</bind>
</comp>

<comp id="273" class="1004" name="or_ln20_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="1"/>
<pin id="275" dir="0" index="1" bw="1" slack="1"/>
<pin id="276" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln20/12 "/>
</bind>
</comp>

<comp id="277" class="1004" name="and_ln20_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln20/12 "/>
</bind>
</comp>

<comp id="283" class="1004" name="xbuf_1_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="0"/>
<pin id="285" dir="0" index="1" bw="32" slack="1"/>
<pin id="286" dir="0" index="2" bw="32" slack="0"/>
<pin id="287" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xbuf_1/12 "/>
</bind>
</comp>

<comp id="290" class="1004" name="i_cast1_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="7" slack="4"/>
<pin id="292" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast1/13 "/>
</bind>
</comp>

<comp id="295" class="1004" name="trunc_ln1_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="62" slack="0"/>
<pin id="297" dir="0" index="1" bw="64" slack="9"/>
<pin id="298" dir="0" index="2" bw="3" slack="0"/>
<pin id="299" dir="0" index="3" bw="7" slack="0"/>
<pin id="300" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/14 "/>
</bind>
</comp>

<comp id="304" class="1004" name="sext_ln28_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="62" slack="0"/>
<pin id="306" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln28/14 "/>
</bind>
</comp>

<comp id="308" class="1004" name="gmem_addr_1_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="0"/>
<pin id="310" dir="0" index="1" bw="62" slack="0"/>
<pin id="311" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/14 "/>
</bind>
</comp>

<comp id="315" class="1004" name="add_ln28_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="7" slack="0"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/15 "/>
</bind>
</comp>

<comp id="321" class="1004" name="i_1_cast5_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="7" slack="0"/>
<pin id="323" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_1_cast5/15 "/>
</bind>
</comp>

<comp id="325" class="1004" name="icmp_ln28_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="7" slack="0"/>
<pin id="327" dir="0" index="1" bw="31" slack="3"/>
<pin id="328" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/15 "/>
</bind>
</comp>

<comp id="330" class="1004" name="i_1_cast_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="7" slack="0"/>
<pin id="332" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_1_cast/15 "/>
</bind>
</comp>

<comp id="335" class="1004" name="bitcast_ln29_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="1"/>
<pin id="337" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln29/17 "/>
</bind>
</comp>

<comp id="339" class="1005" name="dim_read_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="1"/>
<pin id="341" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dim_read "/>
</bind>
</comp>

<comp id="346" class="1005" name="y_read_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="64" slack="9"/>
<pin id="348" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opset="y_read "/>
</bind>
</comp>

<comp id="351" class="1005" name="icmp_ln18_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="15"/>
<pin id="353" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln18 "/>
</bind>
</comp>

<comp id="355" class="1005" name="gmem_addr_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="1"/>
<pin id="357" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="361" class="1005" name="trunc_ln18_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="31" slack="1"/>
<pin id="363" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln18 "/>
</bind>
</comp>

<comp id="367" class="1005" name="add_ln18_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="7" slack="0"/>
<pin id="369" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln18 "/>
</bind>
</comp>

<comp id="372" class="1005" name="icmp_ln18_1_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="1"/>
<pin id="374" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln18_1 "/>
</bind>
</comp>

<comp id="376" class="1005" name="gmem_addr_read_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="1"/>
<pin id="378" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

<comp id="381" class="1005" name="tmp_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="8" slack="1"/>
<pin id="383" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="386" class="1005" name="trunc_ln20_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="23" slack="1"/>
<pin id="388" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln20 "/>
</bind>
</comp>

<comp id="391" class="1005" name="xbuf_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="32" slack="1"/>
<pin id="393" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xbuf "/>
</bind>
</comp>

<comp id="397" class="1005" name="icmp_ln20_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="1"/>
<pin id="399" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln20 "/>
</bind>
</comp>

<comp id="402" class="1005" name="icmp_ln20_1_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="1"/>
<pin id="404" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln20_1 "/>
</bind>
</comp>

<comp id="407" class="1005" name="xbuf_1_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="1"/>
<pin id="409" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xbuf_1 "/>
</bind>
</comp>

<comp id="412" class="1005" name="gmem_addr_1_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="2"/>
<pin id="414" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="418" class="1005" name="add_ln28_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="7" slack="0"/>
<pin id="420" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln28 "/>
</bind>
</comp>

<comp id="423" class="1005" name="icmp_ln28_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="1"/>
<pin id="425" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln28 "/>
</bind>
</comp>

<comp id="427" class="1005" name="ybuf_addr_1_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="7" slack="1"/>
<pin id="429" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="ybuf_addr_1 "/>
</bind>
</comp>

<comp id="432" class="1005" name="ybuf_load_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="1"/>
<pin id="434" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ybuf_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="109"><net_src comp="48" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="114"><net_src comp="44" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="6" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="46" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="4" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="46" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="2" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="133"><net_src comp="56" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="138"><net_src comp="76" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="144"><net_src comp="94" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="151"><net_src comp="100" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="152"><net_src comp="102" pin="0"/><net_sink comp="145" pin=3"/></net>

<net id="153"><net_src comp="104" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="159"><net_src comp="74" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="165"><net_src comp="154" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="171"><net_src comp="74" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="172"><net_src comp="166" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="176"><net_src comp="58" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="183"><net_src comp="173" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="184"><net_src comp="177" pin="4"/><net_sink comp="173" pin=0"/></net>

<net id="188"><net_src comp="58" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="195"><net_src comp="185" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="200"><net_src comp="88" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="205"><net_src comp="110" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="16" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="213"><net_src comp="50" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="214"><net_src comp="122" pin="2"/><net_sink comp="207" pin=1"/></net>

<net id="215"><net_src comp="52" pin="0"/><net_sink comp="207" pin=2"/></net>

<net id="216"><net_src comp="54" pin="0"/><net_sink comp="207" pin=3"/></net>

<net id="220"><net_src comp="207" pin="4"/><net_sink comp="217" pin=0"/></net>

<net id="225"><net_src comp="0" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="217" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="234"><net_src comp="177" pin="4"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="60" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="239"><net_src comp="177" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="244"><net_src comp="236" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="251"><net_src comp="78" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="252"><net_src comp="134" pin="2"/><net_sink comp="245" pin=1"/></net>

<net id="253"><net_src comp="80" pin="0"/><net_sink comp="245" pin=2"/></net>

<net id="254"><net_src comp="82" pin="0"/><net_sink comp="245" pin=3"/></net>

<net id="258"><net_src comp="134" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="262"><net_src comp="259" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="267"><net_src comp="84" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="272"><net_src comp="86" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="281"><net_src comp="273" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="196" pin="2"/><net_sink comp="277" pin=1"/></net>

<net id="288"><net_src comp="277" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="88" pin="0"/><net_sink comp="283" pin=2"/></net>

<net id="293"><net_src comp="173" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="301"><net_src comp="50" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="302"><net_src comp="52" pin="0"/><net_sink comp="295" pin=2"/></net>

<net id="303"><net_src comp="54" pin="0"/><net_sink comp="295" pin=3"/></net>

<net id="307"><net_src comp="295" pin="4"/><net_sink comp="304" pin=0"/></net>

<net id="312"><net_src comp="0" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="304" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="314"><net_src comp="308" pin="2"/><net_sink comp="139" pin=1"/></net>

<net id="319"><net_src comp="189" pin="4"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="60" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="324"><net_src comp="189" pin="4"/><net_sink comp="321" pin=0"/></net>

<net id="329"><net_src comp="321" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="333"><net_src comp="189" pin="4"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="338"><net_src comp="335" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="342"><net_src comp="110" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="344"><net_src comp="339" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="345"><net_src comp="339" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="349"><net_src comp="116" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="354"><net_src comp="201" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="358"><net_src comp="221" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="360"><net_src comp="355" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="364"><net_src comp="227" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="366"><net_src comp="361" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="370"><net_src comp="230" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="375"><net_src comp="240" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="134" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="384"><net_src comp="245" pin="4"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="389"><net_src comp="255" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="394"><net_src comp="259" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="396"><net_src comp="391" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="400"><net_src comp="263" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="405"><net_src comp="268" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="410"><net_src comp="283" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="415"><net_src comp="308" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="417"><net_src comp="412" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="421"><net_src comp="315" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="426"><net_src comp="325" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="430"><net_src comp="166" pin="3"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="435"><net_src comp="160" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="335" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {14 17 18 19 20 21 22 }
 - Input state : 
	Port: relu_fwd : gmem | {2 3 4 5 6 7 8 10 }
	Port: relu_fwd : x | {1 }
	Port: relu_fwd : y | {1 }
	Port: relu_fwd : dim | {1 }
  - Chain level:
	State 1
		br_ln18 : 1
		sext_ln18 : 1
		gmem_addr : 2
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		add_ln18 : 1
		i_cast : 1
		icmp_ln18_1 : 2
		br_ln18 : 3
	State 10
	State 11
		tmp_1 : 1
	State 12
		and_ln20 : 1
		xbuf_1 : 1
	State 13
		ybuf_addr : 1
		store_ln21 : 2
	State 14
		sext_ln28 : 1
		gmem_addr_1 : 2
		empty_21 : 3
	State 15
		add_ln28 : 1
		i_1_cast5 : 1
		icmp_ln28 : 2
		br_ln28 : 3
		i_1_cast : 1
		ybuf_addr_1 : 2
		ybuf_load : 3
	State 16
	State 17
		write_ln29 : 1
	State 18
	State 19
	State 20
	State 21
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |      icmp_ln18_fu_201      |    0    |    18   |
|          |     icmp_ln18_1_fu_240     |    0    |    17   |
|   icmp   |      icmp_ln20_fu_263      |    0    |    11   |
|          |     icmp_ln20_1_fu_268     |    0    |    15   |
|          |      icmp_ln28_fu_325      |    0    |    17   |
|----------|----------------------------|---------|---------|
|  select  |        xbuf_1_fu_283       |    0    |    32   |
|----------|----------------------------|---------|---------|
|    add   |       add_ln18_fu_230      |    0    |    14   |
|          |       add_ln28_fu_315      |    0    |    14   |
|----------|----------------------------|---------|---------|
|    or    |       or_ln20_fu_273       |    0    |    2    |
|----------|----------------------------|---------|---------|
|    and   |       and_ln20_fu_277      |    0    |    2    |
|----------|----------------------------|---------|---------|
|          |    dim_read_read_fu_110    |    0    |    0    |
|   read   |     y_read_read_fu_116     |    0    |    0    |
|          |     x_read_read_fu_122     |    0    |    0    |
|          | gmem_addr_read_read_fu_134 |    0    |    0    |
|----------|----------------------------|---------|---------|
|  readreq |     grp_readreq_fu_128     |    0    |    0    |
|----------|----------------------------|---------|---------|
| writeresp|    grp_writeresp_fu_139    |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |   write_ln29_write_fu_145  |    0    |    0    |
|----------|----------------------------|---------|---------|
|   fcmp   |         grp_fu_196         |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |       trunc_ln_fu_207      |    0    |    0    |
|partselect|         tmp_fu_245         |    0    |    0    |
|          |      trunc_ln1_fu_295      |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |      sext_ln18_fu_217      |    0    |    0    |
|          |      sext_ln28_fu_304      |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |      trunc_ln18_fu_227     |    0    |    0    |
|          |      trunc_ln20_fu_255     |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |        i_cast_fu_236       |    0    |    0    |
|   zext   |       i_cast1_fu_290       |    0    |    0    |
|          |      i_1_cast5_fu_321      |    0    |    0    |
|          |       i_1_cast_fu_330      |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   142   |
|----------|----------------------------|---------|---------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
|ybuf|    1   |    0   |    0   |
+----+--------+--------+--------+
|Total|    1   |    0   |    0   |
+----+--------+--------+--------+

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln18_reg_367   |    7   |
|   add_ln28_reg_418   |    7   |
|   dim_read_reg_339   |   32   |
|  gmem_addr_1_reg_412 |   32   |
|gmem_addr_read_reg_376|   32   |
|   gmem_addr_reg_355  |   32   |
|      i_1_reg_185     |    7   |
|       i_reg_173      |    7   |
|  icmp_ln18_1_reg_372 |    1   |
|   icmp_ln18_reg_351  |    1   |
|  icmp_ln20_1_reg_402 |    1   |
|   icmp_ln20_reg_397  |    1   |
|   icmp_ln28_reg_423  |    1   |
|      tmp_reg_381     |    8   |
|  trunc_ln18_reg_361  |   31   |
|  trunc_ln20_reg_386  |   23   |
|    xbuf_1_reg_407    |   32   |
|     xbuf_reg_391     |   32   |
|    y_read_reg_346    |   64   |
|  ybuf_addr_1_reg_427 |    7   |
|   ybuf_load_reg_432  |   32   |
+----------------------+--------+
|         Total        |   390  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_139 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_139 |  p1  |   2  |  32  |   64   ||    9    |
|   grp_access_fu_160  |  p0  |   3  |   7  |   21   ||    14   |
|       i_reg_173      |  p0  |   2  |   7  |   14   ||    9    |
|      grp_fu_196      |  p0  |   2  |  32  |   64   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   165  ||  8.0593 ||    41   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   142  |
|   Memory  |    1   |    -   |    0   |    0   |
|Multiplexer|    -   |    8   |    -   |   41   |
|  Register |    -   |    -   |   390  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    8   |   390  |   183  |
+-----------+--------+--------+--------+--------+
