v++ -c -t hw_emu --config zcu106.cfg -k  desCfb128Dec -I/home/jiong/bsc-project/componnets/security/include -I/home/jiong/bsc-project/kernels/security/include -I/home/jiong/bsc-project/componnets/common/include /home/jiong/bsc-project/kernels/security/src/desCfb128Dec.cpp -o desCfb128Dec.xo
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/tests/des_enc_dec_test/_x/reports/desCfb128Dec
	Log files: /home/jiong/bsc-project/tests/des_enc_dec_test/_x/logs/desCfb128Dec
Running Dispatch Server on port:36999
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/tests/des_enc_dec_test/desCfb128Dec.xo.compile_summary, at Mon Nov  7 17:22:29 2022
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Nov  7 17:22:29 2022
Running Rule Check Server on port:33439
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/tests/des_enc_dec_test/_x/reports/desCfb128Dec/v++_compile_desCfb128Dec_guidance.html', at Mon Nov  7 17:22:31 2022
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-585] Compiling for hardware emulation target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-242] Creating kernel: 'desCfb128Dec'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: desCfb128Dec Log file: /home/jiong/bsc-project/tests/des_enc_dec_test/_x/desCfb128Dec/desCfb128Dec/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_26_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_26_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_27_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_27_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_30_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'VITIS_LOOP_30_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_31_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_31_5'
INFO: [v++ 204-61] Pipelining function 'substitute'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'substitute'
INFO: [v++ 204-61] Pipelining function 'f'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'f'
INFO: [v++ 204-61] Pipelining function 'desEncrypt'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 17, function 'desEncrypt'
INFO: [v++ 204-61] Pipelining loop 'decryption_cfb128_loop'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 18, loop 'decryption_cfb128_loop'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_26_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_26_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_33_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_33_3'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 205.47 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/tests/des_enc_dec_test/_x/reports/desCfb128Dec/system_estimate_desCfb128Dec.xtxt
INFO: [v++ 60-586] Created desCfb128Dec.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/tests/des_enc_dec_test/desCfb128Dec.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 3m 35s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -c -t hw_emu --config zcu106.cfg -k  desCfb8Dec -I/home/jiong/bsc-project/componnets/security/include -I/home/jiong/bsc-project/kernels/security/include -I/home/jiong/bsc-project/componnets/common/include /home/jiong/bsc-project/kernels/security/src/desCfb8Dec.cpp -o desCfb8Dec.xo
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/tests/des_enc_dec_test/_x/reports/desCfb8Dec
	Log files: /home/jiong/bsc-project/tests/des_enc_dec_test/_x/logs/desCfb8Dec
Running Dispatch Server on port:38117
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/tests/des_enc_dec_test/desCfb8Dec.xo.compile_summary, at Mon Nov  7 17:26:09 2022
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Nov  7 17:26:09 2022
Running Rule Check Server on port:34953
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/tests/des_enc_dec_test/_x/reports/desCfb8Dec/v++_compile_desCfb8Dec_guidance.html', at Mon Nov  7 17:26:11 2022
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-585] Compiling for hardware emulation target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-242] Creating kernel: 'desCfb8Dec'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: desCfb8Dec Log file: /home/jiong/bsc-project/tests/des_enc_dec_test/_x/desCfb8Dec/desCfb8Dec/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_26_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_26_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_27_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_27_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_30_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'VITIS_LOOP_30_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_31_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_31_5'
INFO: [v++ 204-61] Pipelining function 'substitute'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'substitute'
INFO: [v++ 204-61] Pipelining function 'f'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'f'
INFO: [v++ 204-61] Pipelining function 'desEncrypt'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 17, function 'desEncrypt'
INFO: [v++ 204-61] Pipelining loop 'decryption_cfb8_loop'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 20, loop 'decryption_cfb8_loop'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_26_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_26_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_33_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_33_3'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 205.47 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/tests/des_enc_dec_test/_x/reports/desCfb8Dec/system_estimate_desCfb8Dec.xtxt
INFO: [v++ 60-586] Created desCfb8Dec.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/tests/des_enc_dec_test/desCfb8Dec.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 3m 42s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -c -t hw_emu --config zcu106.cfg -k  desCbcDec -I/home/jiong/bsc-project/componnets/security/include -I/home/jiong/bsc-project/kernels/security/include -I/home/jiong/bsc-project/componnets/common/include /home/jiong/bsc-project/kernels/security/src/desCbcDec.cpp -o desCbcDec.xo
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/tests/des_enc_dec_test/_x/reports/desCbcDec
	Log files: /home/jiong/bsc-project/tests/des_enc_dec_test/_x/logs/desCbcDec
Running Dispatch Server on port:43809
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/tests/des_enc_dec_test/desCbcDec.xo.compile_summary, at Mon Nov  7 17:29:56 2022
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Nov  7 17:29:57 2022
Running Rule Check Server on port:38183
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/tests/des_enc_dec_test/_x/reports/desCbcDec/v++_compile_desCbcDec_guidance.html', at Mon Nov  7 17:29:59 2022
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-585] Compiling for hardware emulation target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-242] Creating kernel: 'desCbcDec'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: desCbcDec Log file: /home/jiong/bsc-project/tests/des_enc_dec_test/_x/desCbcDec/desCbcDec/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_26_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_26_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_27_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_27_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_30_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'VITIS_LOOP_30_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_31_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_31_5'
INFO: [v++ 204-61] Pipelining function 'substitute'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'substitute'
INFO: [v++ 204-61] Pipelining function 'f'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'f'
INFO: [v++ 204-61] Pipelining function 'desDecrypt'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 17, function 'desDecrypt'
INFO: [v++ 204-61] Pipelining loop 'decryption_cbc_loop'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 18, loop 'decryption_cbc_loop'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_26_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_26_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_33_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_33_3'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 205.47 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/tests/des_enc_dec_test/_x/reports/desCbcDec/system_estimate_desCbcDec.xtxt
INFO: [v++ 60-586] Created desCbcDec.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/tests/des_enc_dec_test/desCbcDec.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 3m 36s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -c -t hw_emu --config zcu106.cfg -k  desOfbEnc -I/home/jiong/bsc-project/componnets/security/include -I/home/jiong/bsc-project/kernels/security/include -I/home/jiong/bsc-project/componnets/common/include /home/jiong/bsc-project/kernels/security/src/desOfbEnc.cpp -o desOfbEnc.xo
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/tests/des_enc_dec_test/_x/reports/desOfbEnc
	Log files: /home/jiong/bsc-project/tests/des_enc_dec_test/_x/logs/desOfbEnc
Running Dispatch Server on port:46221
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/tests/des_enc_dec_test/desOfbEnc.xo.compile_summary, at Mon Nov  7 17:33:37 2022
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Nov  7 17:33:37 2022
Running Rule Check Server on port:36541
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/tests/des_enc_dec_test/_x/reports/desOfbEnc/v++_compile_desOfbEnc_guidance.html', at Mon Nov  7 17:33:40 2022
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-585] Compiling for hardware emulation target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-242] Creating kernel: 'desOfbEnc'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: desOfbEnc Log file: /home/jiong/bsc-project/tests/des_enc_dec_test/_x/desOfbEnc/desOfbEnc/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_26_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_26_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_27_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_27_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_30_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'VITIS_LOOP_30_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_31_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_31_5'
INFO: [v++ 204-61] Pipelining function 'substitute'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'substitute'
INFO: [v++ 204-61] Pipelining function 'f'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'f'
INFO: [v++ 204-61] Pipelining function 'desEncrypt'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 17, function 'desEncrypt'
INFO: [v++ 204-61] Pipelining loop 'encryption_ofb_loop'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 18, loop 'encryption_ofb_loop'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_26_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_26_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_33_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_33_3'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 205.47 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/tests/des_enc_dec_test/_x/reports/desOfbEnc/system_estimate_desOfbEnc.xtxt
INFO: [v++ 60-586] Created desOfbEnc.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/tests/des_enc_dec_test/desOfbEnc.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 3m 37s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -c -t hw_emu --config zcu106.cfg -k  desCbcEnc -I/home/jiong/bsc-project/componnets/security/include -I/home/jiong/bsc-project/kernels/security/include -I/home/jiong/bsc-project/componnets/common/include /home/jiong/bsc-project/kernels/security/src/desCbcEnc.cpp -o desCbcEnc.xo
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/tests/des_enc_dec_test/_x/reports/desCbcEnc
	Log files: /home/jiong/bsc-project/tests/des_enc_dec_test/_x/logs/desCbcEnc
Running Dispatch Server on port:42025
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/tests/des_enc_dec_test/desCbcEnc.xo.compile_summary, at Mon Nov  7 17:37:20 2022
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Nov  7 17:37:20 2022
Running Rule Check Server on port:38233
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/tests/des_enc_dec_test/_x/reports/desCbcEnc/v++_compile_desCbcEnc_guidance.html', at Mon Nov  7 17:37:23 2022
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-585] Compiling for hardware emulation target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-242] Creating kernel: 'desCbcEnc'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: desCbcEnc Log file: /home/jiong/bsc-project/tests/des_enc_dec_test/_x/desCbcEnc/desCbcEnc/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_26_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_26_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_27_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_27_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_30_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'VITIS_LOOP_30_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_31_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_31_5'
INFO: [v++ 204-61] Pipelining function 'substitute'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'substitute'
INFO: [v++ 204-61] Pipelining function 'f'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'f'
INFO: [v++ 204-61] Pipelining function 'desEncrypt'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 17, function 'desEncrypt'
INFO: [v++ 204-61] Pipelining loop 'encryption_cbc_loop'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 18, loop 'encryption_cbc_loop'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_26_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_26_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_33_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_33_3'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 205.47 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/tests/des_enc_dec_test/_x/reports/desCbcEnc/system_estimate_desCbcEnc.xtxt
INFO: [v++ 60-586] Created desCbcEnc.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/tests/des_enc_dec_test/desCbcEnc.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 3m 40s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -c -t hw_emu --config zcu106.cfg -k  desSingleBlockDec -I/home/jiong/bsc-project/componnets/security/include -I/home/jiong/bsc-project/kernels/security/include -I/home/jiong/bsc-project/componnets/common/include /home/jiong/bsc-project/kernels/security/src/desSingleBlockDec.cpp -o desSingleBlockDec.xo
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/tests/des_enc_dec_test/_x/reports/desSingleBlockDec
	Log files: /home/jiong/bsc-project/tests/des_enc_dec_test/_x/logs/desSingleBlockDec
Running Dispatch Server on port:41249
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/tests/des_enc_dec_test/desSingleBlockDec.xo.compile_summary, at Mon Nov  7 17:41:05 2022
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Nov  7 17:41:05 2022
Running Rule Check Server on port:37397
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/tests/des_enc_dec_test/_x/reports/desSingleBlockDec/v++_compile_desSingleBlockDec_guidance.html', at Mon Nov  7 17:41:08 2022
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-585] Compiling for hardware emulation target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-242] Creating kernel: 'desSingleBlockDec'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: desSingleBlockDec Log file: /home/jiong/bsc-project/tests/des_enc_dec_test/_x/desSingleBlockDec/desSingleBlockDec/vitis_hls.log :
INFO: [v++ 204-61] Pipelining function 'substitute'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'substitute'
INFO: [v++ 204-61] Pipelining function 'f'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'f'
INFO: [v++ 204-61] Pipelining function 'convert.1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 70, function 'convert.1'
INFO: [v++ 204-61] Pipelining function 'desDecrypt'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 86, function 'desDecrypt'
INFO: [v++ 200-789] **** Estimated Fmax: 163.45 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/tests/des_enc_dec_test/_x/reports/desSingleBlockDec/system_estimate_desSingleBlockDec.xtxt
INFO: [v++ 60-586] Created desSingleBlockDec.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/tests/des_enc_dec_test/desSingleBlockDec.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 1m 29s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -c -t hw_emu --config zcu106.cfg -k  desSingleBlockEnc -I/home/jiong/bsc-project/componnets/security/include -I/home/jiong/bsc-project/kernels/security/include -I/home/jiong/bsc-project/componnets/common/include /home/jiong/bsc-project/kernels/security/src/desSingleBlockEnc.cpp -o desSingleBlockEnc.xo
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/tests/des_enc_dec_test/_x/reports/desSingleBlockEnc
	Log files: /home/jiong/bsc-project/tests/des_enc_dec_test/_x/logs/desSingleBlockEnc
Running Dispatch Server on port:42471
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/tests/des_enc_dec_test/desSingleBlockEnc.xo.compile_summary, at Mon Nov  7 17:42:40 2022
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Nov  7 17:42:40 2022
Running Rule Check Server on port:35631
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/tests/des_enc_dec_test/_x/reports/desSingleBlockEnc/v++_compile_desSingleBlockEnc_guidance.html', at Mon Nov  7 17:42:42 2022
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-585] Compiling for hardware emulation target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-242] Creating kernel: 'desSingleBlockEnc'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: desSingleBlockEnc Log file: /home/jiong/bsc-project/tests/des_enc_dec_test/_x/desSingleBlockEnc/desSingleBlockEnc/vitis_hls.log :
INFO: [v++ 204-61] Pipelining function 'substitute'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'substitute'
INFO: [v++ 204-61] Pipelining function 'f'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'f'
INFO: [v++ 204-61] Pipelining function 'convert.1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 70, function 'convert.1'
INFO: [v++ 204-61] Pipelining function 'desEncrypt'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 86, function 'desEncrypt'
INFO: [v++ 200-789] **** Estimated Fmax: 163.45 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/tests/des_enc_dec_test/_x/reports/desSingleBlockEnc/system_estimate_desSingleBlockEnc.xtxt
INFO: [v++ 60-586] Created desSingleBlockEnc.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/tests/des_enc_dec_test/desSingleBlockEnc.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 2m 8s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -c -t hw_emu --config zcu106.cfg -k  desCfb1Dec -I/home/jiong/bsc-project/componnets/security/include -I/home/jiong/bsc-project/kernels/security/include -I/home/jiong/bsc-project/componnets/common/include /home/jiong/bsc-project/kernels/security/src/desCfb1Dec.cpp -o desCfb1Dec.xo
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/tests/des_enc_dec_test/_x/reports/desCfb1Dec
	Log files: /home/jiong/bsc-project/tests/des_enc_dec_test/_x/logs/desCfb1Dec
Running Dispatch Server on port:40051
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/tests/des_enc_dec_test/desCfb1Dec.xo.compile_summary, at Mon Nov  7 17:44:54 2022
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Nov  7 17:44:54 2022
Running Rule Check Server on port:41275
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/tests/des_enc_dec_test/_x/reports/desCfb1Dec/v++_compile_desCfb1Dec_guidance.html', at Mon Nov  7 17:44:56 2022
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-585] Compiling for hardware emulation target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-242] Creating kernel: 'desCfb1Dec'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: desCfb1Dec Log file: /home/jiong/bsc-project/tests/des_enc_dec_test/_x/desCfb1Dec/desCfb1Dec/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_26_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_26_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_27_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_27_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_30_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'VITIS_LOOP_30_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_31_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_31_5'
INFO: [v++ 204-61] Pipelining function 'substitute'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'substitute'
INFO: [v++ 204-61] Pipelining function 'f'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'f'
INFO: [v++ 204-61] Pipelining function 'desEncrypt'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 17, function 'desEncrypt'
INFO: [v++ 204-61] Pipelining loop 'decryption_cfb1_loop'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 20, loop 'decryption_cfb1_loop'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_26_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_26_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_33_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_33_3'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 205.47 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/tests/des_enc_dec_test/_x/reports/desCfb1Dec/system_estimate_desCfb1Dec.xtxt
INFO: [v++ 60-586] Created desCfb1Dec.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/tests/des_enc_dec_test/desCfb1Dec.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 3m 36s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -c -t hw_emu --config zcu106.cfg -k  desCfb128Enc -I/home/jiong/bsc-project/componnets/security/include -I/home/jiong/bsc-project/kernels/security/include -I/home/jiong/bsc-project/componnets/common/include /home/jiong/bsc-project/kernels/security/src/desCfb128Enc.cpp -o desCfb128Enc.xo
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/tests/des_enc_dec_test/_x/reports/desCfb128Enc
	Log files: /home/jiong/bsc-project/tests/des_enc_dec_test/_x/logs/desCfb128Enc
Running Dispatch Server on port:43745
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/tests/des_enc_dec_test/desCfb128Enc.xo.compile_summary, at Mon Nov  7 17:48:36 2022
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Nov  7 17:48:36 2022
Running Rule Check Server on port:35965
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/tests/des_enc_dec_test/_x/reports/desCfb128Enc/v++_compile_desCfb128Enc_guidance.html', at Mon Nov  7 17:48:38 2022
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-585] Compiling for hardware emulation target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-242] Creating kernel: 'desCfb128Enc'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: desCfb128Enc Log file: /home/jiong/bsc-project/tests/des_enc_dec_test/_x/desCfb128Enc/desCfb128Enc/vitis_hls.log :
INFO: [v++ 204-61] Pipelining function 'substitute'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'substitute'
INFO: [v++ 204-61] Pipelining function 'f'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'f'
INFO: [v++ 204-61] Pipelining function 'desEncrypt'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 17, function 'desEncrypt'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_26_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_26_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_27_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_27_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_30_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'VITIS_LOOP_30_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_31_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_31_5'
INFO: [v++ 204-61] Pipelining loop 'encryption_cfb128_loop'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 18, loop 'encryption_cfb128_loop'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_26_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_26_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_33_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_33_3'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 205.47 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/tests/des_enc_dec_test/_x/reports/desCfb128Enc/system_estimate_desCfb128Enc.xtxt
INFO: [v++ 60-586] Created desCfb128Enc.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/tests/des_enc_dec_test/desCfb128Enc.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 3m 19s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -c -t hw_emu --config zcu106.cfg -k  desEcbEnc -I/home/jiong/bsc-project/componnets/security/include -I/home/jiong/bsc-project/kernels/security/include -I/home/jiong/bsc-project/componnets/common/include /home/jiong/bsc-project/kernels/security/src/desEcbEnc.cpp -o desEcbEnc.xo
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/tests/des_enc_dec_test/_x/reports/desEcbEnc
	Log files: /home/jiong/bsc-project/tests/des_enc_dec_test/_x/logs/desEcbEnc
Running Dispatch Server on port:35661
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/tests/des_enc_dec_test/desEcbEnc.xo.compile_summary, at Mon Nov  7 17:52:00 2022
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Nov  7 17:52:00 2022
Running Rule Check Server on port:44443
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/tests/des_enc_dec_test/_x/reports/desEcbEnc/v++_compile_desEcbEnc_guidance.html', at Mon Nov  7 17:52:03 2022
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-585] Compiling for hardware emulation target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-242] Creating kernel: 'desEcbEnc'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: desEcbEnc Log file: /home/jiong/bsc-project/tests/des_enc_dec_test/_x/desEcbEnc/desEcbEnc/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_26_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_26_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_27_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_27_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_30_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'VITIS_LOOP_30_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_31_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_31_5'
INFO: [v++ 204-61] Pipelining function 'substitute'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'substitute'
INFO: [v++ 204-61] Pipelining function 'f'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'f'
INFO: [v++ 204-61] Pipelining function 'desEncrypt'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 17, function 'desEncrypt'
INFO: [v++ 204-61] Pipelining loop 'encryption_ecb_loop'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 18, loop 'encryption_ecb_loop'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_26_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_26_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_33_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_33_3'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 205.47 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/tests/des_enc_dec_test/_x/reports/desEcbEnc/system_estimate_desEcbEnc.xtxt
INFO: [v++ 60-586] Created desEcbEnc.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/tests/des_enc_dec_test/desEcbEnc.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 3m 29s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -c -t hw_emu --config zcu106.cfg -k  desCfb8Enc -I/home/jiong/bsc-project/componnets/security/include -I/home/jiong/bsc-project/kernels/security/include -I/home/jiong/bsc-project/componnets/common/include /home/jiong/bsc-project/kernels/security/src/desCfb8Enc.cpp -o desCfb8Enc.xo
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/tests/des_enc_dec_test/_x/reports/desCfb8Enc
	Log files: /home/jiong/bsc-project/tests/des_enc_dec_test/_x/logs/desCfb8Enc
Running Dispatch Server on port:45789
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/tests/des_enc_dec_test/desCfb8Enc.xo.compile_summary, at Mon Nov  7 17:55:34 2022
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Nov  7 17:55:34 2022
Running Rule Check Server on port:43973
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/tests/des_enc_dec_test/_x/reports/desCfb8Enc/v++_compile_desCfb8Enc_guidance.html', at Mon Nov  7 17:55:38 2022
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-585] Compiling for hardware emulation target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-242] Creating kernel: 'desCfb8Enc'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: desCfb8Enc Log file: /home/jiong/bsc-project/tests/des_enc_dec_test/_x/desCfb8Enc/desCfb8Enc/vitis_hls.log :
INFO: [v++ 204-61] Pipelining function 'substitute'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'substitute'
INFO: [v++ 204-61] Pipelining function 'f'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'f'
INFO: [v++ 204-61] Pipelining function 'desEncrypt'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 17, function 'desEncrypt'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_26_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_26_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_27_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_27_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_30_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'VITIS_LOOP_30_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_31_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_31_5'
INFO: [v++ 204-61] Pipelining loop 'encryption_cfb8_loop'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 17, Depth = 19, loop 'encryption_cfb8_loop'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_26_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_26_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_33_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_33_3'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 205.47 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/tests/des_enc_dec_test/_x/reports/desCfb8Enc/system_estimate_desCfb8Enc.xtxt
INFO: [v++ 60-586] Created desCfb8Enc.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/tests/des_enc_dec_test/desCfb8Enc.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 2m 0s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -c -t hw_emu --config zcu106.cfg -k  desEcbDec -I/home/jiong/bsc-project/componnets/security/include -I/home/jiong/bsc-project/kernels/security/include -I/home/jiong/bsc-project/componnets/common/include /home/jiong/bsc-project/kernels/security/src/desEcbDec.cpp -o desEcbDec.xo
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/tests/des_enc_dec_test/_x/reports/desEcbDec
	Log files: /home/jiong/bsc-project/tests/des_enc_dec_test/_x/logs/desEcbDec
Running Dispatch Server on port:40137
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/tests/des_enc_dec_test/desEcbDec.xo.compile_summary, at Mon Nov  7 17:57:37 2022
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Nov  7 17:57:37 2022
Running Rule Check Server on port:40313
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/tests/des_enc_dec_test/_x/reports/desEcbDec/v++_compile_desEcbDec_guidance.html', at Mon Nov  7 17:57:41 2022
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-585] Compiling for hardware emulation target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-242] Creating kernel: 'desEcbDec'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: desEcbDec Log file: /home/jiong/bsc-project/tests/des_enc_dec_test/_x/desEcbDec/desEcbDec/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_26_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_26_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_27_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_27_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_30_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'VITIS_LOOP_30_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_31_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_31_5'
INFO: [v++ 204-61] Pipelining function 'substitute'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'substitute'
INFO: [v++ 204-61] Pipelining function 'f'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'f'
INFO: [v++ 204-61] Pipelining function 'desDecrypt'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 17, function 'desDecrypt'
INFO: [v++ 204-61] Pipelining loop 'decryption_ecb_loop'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 18, loop 'decryption_ecb_loop'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_26_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_26_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_33_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_33_3'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 205.47 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/tests/des_enc_dec_test/_x/reports/desEcbDec/system_estimate_desEcbDec.xtxt
INFO: [v++ 60-586] Created desEcbDec.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/tests/des_enc_dec_test/desEcbDec.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 3m 12s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -c -t hw_emu --config zcu106.cfg -k  desOfbDec -I/home/jiong/bsc-project/componnets/security/include -I/home/jiong/bsc-project/kernels/security/include -I/home/jiong/bsc-project/componnets/common/include /home/jiong/bsc-project/kernels/security/src/desOfbDec.cpp -o desOfbDec.xo
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/tests/des_enc_dec_test/_x/reports/desOfbDec
	Log files: /home/jiong/bsc-project/tests/des_enc_dec_test/_x/logs/desOfbDec
Running Dispatch Server on port:34817
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/tests/des_enc_dec_test/desOfbDec.xo.compile_summary, at Mon Nov  7 18:00:55 2022
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Nov  7 18:00:55 2022
Running Rule Check Server on port:39167
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/tests/des_enc_dec_test/_x/reports/desOfbDec/v++_compile_desOfbDec_guidance.html', at Mon Nov  7 18:00:58 2022
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-585] Compiling for hardware emulation target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-242] Creating kernel: 'desOfbDec'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: desOfbDec Log file: /home/jiong/bsc-project/tests/des_enc_dec_test/_x/desOfbDec/desOfbDec/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_26_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_26_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_27_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_27_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_30_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'VITIS_LOOP_30_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_31_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_31_5'
INFO: [v++ 204-61] Pipelining function 'substitute'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'substitute'
INFO: [v++ 204-61] Pipelining function 'f'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'f'
INFO: [v++ 204-61] Pipelining function 'desEncrypt'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 17, function 'desEncrypt'
INFO: [v++ 204-61] Pipelining loop 'decryption_ofb_loop'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 18, loop 'decryption_ofb_loop'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_26_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_26_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_33_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_33_3'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 205.47 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/tests/des_enc_dec_test/_x/reports/desOfbDec/system_estimate_desOfbDec.xtxt
INFO: [v++ 60-586] Created desOfbDec.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/tests/des_enc_dec_test/desOfbDec.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 2m 58s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -c -t hw_emu --config zcu106.cfg -k  desCfb1Enc -I/home/jiong/bsc-project/componnets/security/include -I/home/jiong/bsc-project/kernels/security/include -I/home/jiong/bsc-project/componnets/common/include /home/jiong/bsc-project/kernels/security/src/desCfb1Enc.cpp -o desCfb1Enc.xo
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/tests/des_enc_dec_test/_x/reports/desCfb1Enc
	Log files: /home/jiong/bsc-project/tests/des_enc_dec_test/_x/logs/desCfb1Enc
Running Dispatch Server on port:43899
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/tests/des_enc_dec_test/desCfb1Enc.xo.compile_summary, at Mon Nov  7 18:03:58 2022
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Nov  7 18:03:58 2022
Running Rule Check Server on port:38093
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/tests/des_enc_dec_test/_x/reports/desCfb1Enc/v++_compile_desCfb1Enc_guidance.html', at Mon Nov  7 18:04:01 2022
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-585] Compiling for hardware emulation target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-242] Creating kernel: 'desCfb1Enc'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: desCfb1Enc Log file: /home/jiong/bsc-project/tests/des_enc_dec_test/_x/desCfb1Enc/desCfb1Enc/vitis_hls.log :
INFO: [v++ 204-61] Pipelining function 'substitute'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'substitute'
INFO: [v++ 204-61] Pipelining function 'f'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'f'
INFO: [v++ 204-61] Pipelining function 'desEncrypt'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 17, function 'desEncrypt'
INFO: [v++ 204-61] Pipelining loop 'encryption_cfb1_loop'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 18, loop 'encryption_cfb1_loop'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_26_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_26_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_27_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_27_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_30_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'VITIS_LOOP_30_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_31_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_31_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_26_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_26_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_33_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_33_3'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 205.47 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/tests/des_enc_dec_test/_x/reports/desCfb1Enc/system_estimate_desCfb1Enc.xtxt
INFO: [v++ 60-586] Created desCfb1Enc.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/tests/des_enc_dec_test/desCfb1Enc.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 2m 46s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -c -t hw_emu --config zcu106.cfg -k  desThreeEnc -I/home/jiong/bsc-project/componnets/security/include -I/home/jiong/bsc-project/kernels/security/include -I/home/jiong/bsc-project/componnets/common/include /home/jiong/bsc-project/kernels/security/src/desThreeEnc.cpp -o desThreeEnc.xo
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/tests/des_enc_dec_test/_x/reports/desThreeEnc
	Log files: /home/jiong/bsc-project/tests/des_enc_dec_test/_x/logs/desThreeEnc
Running Dispatch Server on port:33435
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/tests/des_enc_dec_test/desThreeEnc.xo.compile_summary, at Mon Nov  7 18:06:50 2022
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Nov  7 18:06:50 2022
Running Rule Check Server on port:41051
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/tests/des_enc_dec_test/_x/reports/desThreeEnc/v++_compile_desThreeEnc_guidance.html', at Mon Nov  7 18:06:53 2022
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-585] Compiling for hardware emulation target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-242] Creating kernel: 'desThreeEnc'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: desThreeEnc Log file: /home/jiong/bsc-project/tests/des_enc_dec_test/_x/desThreeEnc/desThreeEnc/vitis_hls.log :
INFO: [v++ 204-61] Pipelining function 'substitute'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'substitute'
INFO: [v++ 204-61] Pipelining function 'f'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'f'
INFO: [v++ 204-61] Pipelining function 'desEncrypt'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 17, function 'desEncrypt'
INFO: [v++ 204-61] Pipelining function 'desDecrypt'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 17, function 'desDecrypt'
INFO: [v++ 204-61] Pipelining function 'convert.1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 70, function 'convert.1'
INFO: [v++ 204-61] Pipelining function 'desEncrypt.1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 86, function 'desEncrypt.1'
INFO: [v++ 204-61] Pipelining function 'des3Encrypt'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 118, function 'des3Encrypt'
INFO: [v++ 200-789] **** Estimated Fmax: 163.45 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/tests/des_enc_dec_test/_x/reports/desThreeEnc/system_estimate_desThreeEnc.xtxt
INFO: [v++ 60-586] Created desThreeEnc.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/tests/des_enc_dec_test/desThreeEnc.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 6m 25s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -c -t hw_emu --config zcu106.cfg -k  desThreeDec -I/home/jiong/bsc-project/componnets/security/include -I/home/jiong/bsc-project/kernels/security/include -I/home/jiong/bsc-project/componnets/common/include /home/jiong/bsc-project/kernels/security/src/desThreeDec.cpp -o desThreeDec.xo
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/tests/des_enc_dec_test/_x/reports/desThreeDec
	Log files: /home/jiong/bsc-project/tests/des_enc_dec_test/_x/logs/desThreeDec
Running Dispatch Server on port:36497
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/tests/des_enc_dec_test/desThreeDec.xo.compile_summary, at Mon Nov  7 18:13:19 2022
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Nov  7 18:13:19 2022
Running Rule Check Server on port:39157
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/tests/des_enc_dec_test/_x/reports/desThreeDec/v++_compile_desThreeDec_guidance.html', at Mon Nov  7 18:13:22 2022
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-585] Compiling for hardware emulation target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-242] Creating kernel: 'desThreeDec'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: desThreeDec Log file: /home/jiong/bsc-project/tests/des_enc_dec_test/_x/desThreeDec/desThreeDec/vitis_hls.log :
INFO: [v++ 204-61] Pipelining function 'substitute'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'substitute'
INFO: [v++ 204-61] Pipelining function 'f'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'f'
INFO: [v++ 204-61] Pipelining function 'desDecrypt'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 17, function 'desDecrypt'
INFO: [v++ 204-61] Pipelining function 'desEncrypt'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 17, function 'desEncrypt'
INFO: [v++ 204-61] Pipelining function 'convert.1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 70, function 'convert.1'
INFO: [v++ 204-61] Pipelining function 'desDecrypt.1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 86, function 'desDecrypt.1'
INFO: [v++ 204-61] Pipelining function 'des3Decrypt'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 118, function 'des3Decrypt'
INFO: [v++ 200-789] **** Estimated Fmax: 163.45 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/tests/des_enc_dec_test/_x/reports/desThreeDec/system_estimate_desThreeDec.xtxt
INFO: [v++ 60-586] Created desThreeDec.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/tests/des_enc_dec_test/desThreeDec.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 2m 34s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -l -t hw_emu --config zcu106.cfg  -o test.xclbin -I/home/jiong/bsc-project/componnets/security/include -I/home/jiong/bsc-project/kernels/security/include -I/home/jiong/bsc-project/componnets/common/include
INFO: [v++ 60-2438] No input file specified. Please make sure that this is intended
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/jiong/bsc-project/tests/des_enc_dec_test/_x/reports/link
	Log files: /home/jiong/bsc-project/tests/des_enc_dec_test/_x/logs/link
Running Dispatch Server on port:45449
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/tests/des_enc_dec_test/test.xclbin.link_summary, at Mon Nov  7 18:15:59 2022
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Nov  7 18:15:59 2022
Running Rule Check Server on port:44177
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/tests/des_enc_dec_test/_x/reports/link/v++_link_test_guidance.html', at Mon Nov  7 18:16:02 2022
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-629] Linking for hardware emulation target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [18:16:04] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link -keep --xpfm /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --target emu --output_dir /home/jiong/bsc-project/tests/des_enc_dec_test/_x/link/int --temp_dir /home/jiong/bsc-project/tests/des_enc_dec_test/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/des_enc_dec_test/_x/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Mon Nov  7 18:16:07 2022
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/jiong/bsc-project/tests/des_enc_dec_test/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [18:16:07] build_xd_ip_db started: /share/xilinx/Vitis/2020.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/jiong/bsc-project/tests/des_enc_dec_test/_x/link/sys_link/xilinx_zcu106_base_202010_1.hpfm -clkid 0 -o /home/jiong/bsc-project/tests/des_enc_dec_test/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [18:16:24] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 1596.816 ; gain = 654.246 ; free physical = 34640 ; free virtual = 203240
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/jiong/bsc-project/tests/des_enc_dec_test/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [18:16:24] cfgen started: /share/xilinx/Vitis/2020.2/bin/cfgen -dmclkid 0 -r /home/jiong/bsc-project/tests/des_enc_dec_test/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/jiong/bsc-project/tests/des_enc_dec_test/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-37] [18:16:33] cfgen finished successfully
Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1596.816 ; gain = 0.000 ; free physical = 34641 ; free virtual = 203241
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [18:16:33] cf2bd started: /share/xilinx/Vitis/2020.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/jiong/bsc-project/tests/des_enc_dec_test/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/jiong/bsc-project/tests/des_enc_dec_test/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/jiong/bsc-project/tests/des_enc_dec_test/_x/link/sys_link/_sysl/.xsd --temp_dir /home/jiong/bsc-project/tests/des_enc_dec_test/_x/link/sys_link --output_dir /home/jiong/bsc-project/tests/des_enc_dec_test/_x/link/int
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/jiong/bsc-project/tests/des_enc_dec_test/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/jiong/bsc-project/tests/des_enc_dec_test/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -dn dr -dp /home/jiong/bsc-project/tests/des_enc_dec_test/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [18:16:39] cf2bd finished successfully
Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1596.816 ; gain = 0.000 ; free physical = 34631 ; free virtual = 203235
INFO: [v++ 60-1441] [18:16:39] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:39 ; elapsed = 00:00:35 . Memory (MB): peak = 1554.902 ; gain = 0.000 ; free physical = 34668 ; free virtual = 203272
INFO: [v++ 60-1443] [18:16:39] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/jiong/bsc-project/tests/des_enc_dec_test/_x/link/int/sdsl.dat -rtd /home/jiong/bsc-project/tests/des_enc_dec_test/_x/link/int/cf2sw.rtd -nofilter /home/jiong/bsc-project/tests/des_enc_dec_test/_x/link/int/cf2sw_full.rtd -xclbin /home/jiong/bsc-project/tests/des_enc_dec_test/_x/link/int/xclbin_orig.xml -o /home/jiong/bsc-project/tests/des_enc_dec_test/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/des_enc_dec_test/_x/link/run_link
INFO: [v++ 60-1441] [18:16:44] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1554.902 ; gain = 0.000 ; free physical = 34667 ; free virtual = 203271
INFO: [v++ 60-1443] [18:16:44] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/des_enc_dec_test/_x/link/run_link
INFO: [v++ 60-1441] [18:16:47] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:03 . Memory (MB): peak = 1554.902 ; gain = 0.000 ; free physical = 34423 ; free virtual = 203027
INFO: [v++ 60-1443] [18:16:47] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw_emu -f /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm -g --remote_ip_cache /home/jiong/bsc-project/tests/des_enc_dec_test/.ipcache -s --output_dir /home/jiong/bsc-project/tests/des_enc_dec_test/_x/link/int --log_dir /home/jiong/bsc-project/tests/des_enc_dec_test/_x/logs/link --report_dir /home/jiong/bsc-project/tests/des_enc_dec_test/_x/reports/link --config /home/jiong/bsc-project/tests/des_enc_dec_test/_x/link/int/vplConfig.ini -k /home/jiong/bsc-project/tests/des_enc_dec_test/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/jiong/bsc-project/tests/des_enc_dec_test/_x/link --emulation_mode debug_waveform --no-info --messageDb /home/jiong/bsc-project/tests/des_enc_dec_test/_x/link/run_link/vpl.pb /home/jiong/bsc-project/tests/des_enc_dec_test/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/des_enc_dec_test/_x/link/run_link

****** vpl v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/jiong/bsc-project/tests/des_enc_dec_test/_x/link/int/kernel_info.dat'.
INFO: [VPL 60-423]   Target device: xilinx_zcu106_base_202010_1
WARNING: [VPL 60-2448] Invalid --profile.data option value: 'all:all:all'. Kernel not found: 'all'.
INFO: [VPL 60-1032] Extracting hardware platform to /home/jiong/bsc-project/tests/des_enc_dec_test/_x/link/vivado/vpl/.local/hw_platform
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
[18:17:15] Run vpl: Step create_project: Started
Creating Vivado project.
[18:17:34] Run vpl: Step create_project: Completed
[18:17:34] Run vpl: Step create_bd: Started
[18:17:49] Run vpl: Step create_bd: Completed
[18:17:49] Run vpl: Step update_bd: Started
[18:17:50] Run vpl: Step update_bd: Completed
[18:17:50] Run vpl: Step generate_target: Started
[18:18:22] Run vpl: Step generate_target: Completed
[18:18:22] Run vpl: Step config_hw_emu.gen_scripts: Started
[18:18:55] Run vpl: Step config_hw_emu.gen_scripts: Completed
[18:18:55] Run vpl: Step config_hw_emu.compile: Started
[18:19:13] Run vpl: Step config_hw_emu.compile: Completed
[18:19:13] Run vpl: Step config_hw_emu.elaborate: Started
[18:20:01] Run vpl: Step config_hw_emu.elaborate: Completed
[18:20:02] Run vpl: FINISHED. Run Status: config_hw_emu.elaborate Complete!
INFO: [v++ 60-1441] [18:20:02] Run run_link: Step vpl: Completed
Time (s): cpu = 00:04:38 ; elapsed = 00:03:15 . Memory (MB): peak = 1554.902 ; gain = 0.000 ; free physical = 34398 ; free virtual = 203189
INFO: [v++ 60-1443] [18:20:02] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/des_enc_dec_test/_x/link/run_link
INFO: [v++ 60-1453] Command Line: cf2sw -a /home/jiong/bsc-project/tests/des_enc_dec_test/_x/link/int/address_map.xml -sdsl /home/jiong/bsc-project/tests/des_enc_dec_test/_x/link/int/sdsl.dat -xclbin /home/jiong/bsc-project/tests/des_enc_dec_test/_x/link/int/xclbin_orig.xml -rtd /home/jiong/bsc-project/tests/des_enc_dec_test/_x/link/int/test.rtd -o /home/jiong/bsc-project/tests/des_enc_dec_test/_x/link/int/test.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
WARNING: [v++ 60-2376] Determination of HDL path for Kernel Instance failed. Reason : None of the compute units in kernel_service.json had instancePath entry populated. This will cause incorrect path in generated wcfg and data mining script.
WARNING: [v++ 60-1455] Debuggable symbols are not generated successfully, clean up /home/jiong/bsc-project/tests/des_enc_dec_test/_x/link/int/consolidated.cf
INFO: [v++ 60-2311] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, rtdInputFilePath: /home/jiong/bsc-project/tests/des_enc_dec_test/_x/link/int/test.rtd
INFO: [v++ 60-2312] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, systemDiagramOutputFilePath: /home/jiong/bsc-project/tests/des_enc_dec_test/_x/link/int/systemDiagramModelSlrBaseAddress.json
INFO: [v++ 60-1618] Launching 
INFO: [v++ 60-1441] [18:20:06] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1554.902 ; gain = 0.000 ; free physical = 34385 ; free virtual = 203187
INFO: [v++ 60-1443] [18:20:06] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section BITSTREAM:RAW:/home/jiong/bsc-project/tests/des_enc_dec_test/_x/link/int/behav.xse --force --target hw_emu --key-value SYS:dfx_enable:false --add-section :JSON:/home/jiong/bsc-project/tests/des_enc_dec_test/_x/link/int/test.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/jiong/bsc-project/tests/des_enc_dec_test/_x/link/int/test_xml.rtd --add-section BUILD_METADATA:JSON:/home/jiong/bsc-project/tests/des_enc_dec_test/_x/link/int/test_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/jiong/bsc-project/tests/des_enc_dec_test/_x/link/int/test.xml --add-section SYSTEM_METADATA:RAW:/home/jiong/bsc-project/tests/des_enc_dec_test/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_zcu106_zcu106_base_1_0 --output /home/jiong/bsc-project/tests/des_enc_dec_test/test.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/des_enc_dec_test/_x/link/run_link
XRT Build Version: 2.12.427 (2021.2)
       Build Date: 2021-10-08 22:06:50
          Hash ID: 2719b6027e185000fc49783171631db03fc0ef79
Creating a default 'in-memory' xclbin image.

Section: 'BITSTREAM'(0) was successfully added.
Size   : 5730013 bytes
Format : RAW
File   : '/home/jiong/bsc-project/tests/des_enc_dec_test/_x/link/int/behav.xse'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'
WARNING: Skipping IP_LAYOUT section for count size is zero.
WARNING: Section 'IP_LAYOUT' content is empty.  No data in the given JSON file.

Section: 'IP_LAYOUT'(8) was empty.  No action taken.
Format : JSON
File   : 'ip_layout'
WARNING: Skipping CONNECTIVITY section for count size is zero.
WARNING: Section 'CONNECTIVITY' content is empty.  No data in the given JSON file.

Section: 'CONNECTIVITY'(7) was empty.  No action taken.
Format : JSON
File   : 'connectivity'
WARNING: Skipping CLOCK_FREQ_TOPOLOGY section for count size is zero.
WARNING: Section 'CLOCK_FREQ_TOPOLOGY' content is empty.  No data in the given JSON file.

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was empty.  No action taken.
Format : JSON
File   : '/home/jiong/bsc-project/tests/des_enc_dec_test/_x/link/int/test_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 1405 bytes
Format : JSON
File   : '/home/jiong/bsc-project/tests/des_enc_dec_test/_x/link/int/test_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 1026 bytes
Format : RAW
File   : '/home/jiong/bsc-project/tests/des_enc_dec_test/_x/link/int/test.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 2858 bytes
Format : RAW
File   : '/home/jiong/bsc-project/tests/des_enc_dec_test/_x/link/int/systemDiagramModelSlrBaseAddress.json'
Successfully wrote (5740528 bytes) to the output file: /home/jiong/bsc-project/tests/des_enc_dec_test/test.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [18:20:07] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.22 . Memory (MB): peak = 1554.902 ; gain = 0.000 ; free physical = 34378 ; free virtual = 203186
INFO: [v++ 60-1443] [18:20:07] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/jiong/bsc-project/tests/des_enc_dec_test/test.xclbin.info --input /home/jiong/bsc-project/tests/des_enc_dec_test/test.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/des_enc_dec_test/_x/link/run_link
INFO: [v++ 60-1441] [18:20:07] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.40 . Memory (MB): peak = 1554.902 ; gain = 0.000 ; free physical = 34377 ; free virtual = 203184
INFO: [v++ 60-1443] [18:20:07] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/des_enc_dec_test/_x/link/run_link
INFO: [v++ 60-1441] [18:20:07] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1554.902 ; gain = 0.000 ; free physical = 34377 ; free virtual = 203184
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/tests/des_enc_dec_test/_x/reports/link/system_estimate_test.xtxt
WARNING: [v++ 60-1629] No sd_card image will be generated for hardware emulation. Parameter compiler.addOutputTypes will not be honored.
INFO: [v++ 60-586] Created test.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/jiong/bsc-project/tests/des_enc_dec_test/_x/reports/link/v++_link_test_guidance.html
	Steps Log File: /home/jiong/bsc-project/tests/des_enc_dec_test/_x/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/tests/des_enc_dec_test/test.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 4m 18s
INFO: [v++ 60-1653] Closing dispatch client.
aarch64-xilinx-linux-g++  -march=armv8-a+crc -mtune=cortex-a72.cortex-a53 --sysroot=/home/jiong/xilinx/xilinx-zynqmp-common-v2020.2/ir/sysroots/aarch64-xilinx-linux -Wall -g -std=c++17 -lOpenCL -lpthread -lrt -lstdc++  host.cpp /home/jiong/bsc-project/host/common/src/BufferPointer.cpp /home/jiong/bsc-project/host/common/src/KernelPointer.cpp /home/jiong/bsc-project/host/common/src/CommandQueuePointer.cpp /home/jiong/bsc-project/host/common/src/Application.cpp /home/jiong/bsc-project/host/security/src/desDecryptor.cpp /home/jiong/bsc-project/host/security/src/desEncryptor.cpp -I/home/jiong/bsc-project/host/common/include -I/home/jiong/bsc-project/host/security/include  -o app
v++ -p -t hw_emu --config zcu106.cfg test.xclbin --package.out_dir package --package.rootfs /home/jiong/xilinx/xilinx-zynqmp-common-v2020.2/rootfs.ext4  --package.sd_file /home/jiong/xilinx/xilinx-zynqmp-common-v2020.2/Image --package.sd_file xrt.ini --package.sd_file app --package.sd_file test.xclbin --package.sd_file run_on_zcu.sh
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ package can be found at:
	Reports: /home/jiong/bsc-project/tests/des_enc_dec_test/_x/reports/package
	Log files: /home/jiong/bsc-project/tests/des_enc_dec_test/_x/logs/package
Running Dispatch Server on port:41201
INFO: [v++ 60-1548] Creating build summary session with primary output ./v++.package_summary, at Mon Nov  7 18:20:40 2022
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Nov  7 18:20:40 2022
Running Rule Check Server on port:43137
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/tests/des_enc_dec_test/_x/reports/package/v++_package_a_guidance.html', at Mon Nov  7 18:20:44 2022
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-2256] Packaging for hardware emulation
WARNING: [v++ 82-1147] Kernel image is not specified for linux domain
WARNING: [v++ 82-1148] Skipping boot image generation since FSBL is directly loaded onto emulator
INFO: [v++ 82-1022] generating /home/jiong/bsc-project/tests/des_enc_dec_test/package/launch_hw_emu.sh
INFO: [v++ 82-1140] Deleting existing - /home/jiong/bsc-project/tests/des_enc_dec_test/package/sd_card/Image
INFO: [v++ 82-1011] creating sd_card directory
INFO: [v++ 82-3558] mkfsimage command run: /share/xilinx/Vitis/2020.2/scripts/vitis/util/mkfsImage.sh -s /home/jiong/bsc-project/tests/des_enc_dec_test/package/sd_card/ -o /home/jiong/bsc-project/tests/des_enc_dec_test/package/sd_card.img -e /home/jiong/xilinx/xilinx-zynqmp-common-v2020.2/rootfs.ext4
FATSIZE:1024
fat_start:63
fat_end:2096639
fat_sector:2096577
ext4_start:0
ext4_sector:4833104
EXT4SIZE:2560
TOTALSIZE:3584
dummy_ext4_sector:409776
sd_card_fat_start:2048
sd_card_ext4_start:2000896
dummy_ext4_start:6834000
INFO: [v++ 60-2460] Successfully copied a temporary xclbin to the output xclbin: /home/jiong/bsc-project/tests/des_enc_dec_test/a.xclbin
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer ./v++.package_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 1m 14s
INFO: [v++ 60-1653] Closing dispatch client.
./package/launch_hw_emu.sh -forward-port 1440 22
Current working dir /home/jiong/bsc-project/tests/des_enc_dec_test/package
Required emulation files like qemu_args exists


Starting QEMU
 - Press <Ctrl-a h> for help 
Waiting for QEMU to start. qemu_port 9789
Qemu_pids 2126578 2126579
QEMU started. qemu_pid=2126578.
Waiting for PMU to start. Qemu_pids 2126592 2126593
PMC started. pmc_pid=2126592
Simulation Started. pl_pid=2126636
PMU Firmware 2020.2	Nov  3 2022   10:27:36
PMU_ROM Version: xpbr-v8.1.0-0
NOTICE:  ATF running on XCZUUNKN/QEMU v4/RTL0.0 at 0xfffea000
NOTICE:  BL31: v2.2(release):xlnx_rebase_v2.2_2020.3
NOTICE:  BL31: Built : 10:21:25, Nov  3 2022


U-Boot 2020.01 (Nov 03 2022 - 10:30:33 +0000)

Model: ZynqMP ZCU106 RevA
Board: Xilinx ZynqMP
DRAM:  4 GiB
PMUFW:	v1.1
EL Level:	EL2
Chip ID:	unknown
NAND:  0 MiB
MMC:   mmc@ff170000: 0
In:    serial@ff000000
Out:   serial@ff000000
Err:   serial@ff000000
Bootmode: SD_MODE1
Reset reason:	
Net:   
ZYNQ GEM: ff0e0000, mdio bus ff0e0000, phyaddr 12, interface rgmii-id

Warning: ethernet@ff0e0000 using MAC address from DT
eth0: ethernet@ff0e0000
Hit any key to stop autoboot:  2  1  0 
switch to partitions #0, OK
mmc0 is current device
Scanning mmc 0:1...
Found U-Boot script /boot.scr
2007 bytes read in 26 ms (75.2 KiB/s)
## Executing script at 20000000
17863168 bytes read in 6342 ms (2.7 MiB/s)
43897 bytes read in 41 ms (1 MiB/s)
## Flattened Device Tree blob at 00100000
   Booting using the fdt blob at 0x100000
   Loading Device Tree to 000000000fff2000, end 000000000ffffb78 ... OK

Starting kernel ...

[    0.000000] Booting Linux on physical CPU 0x0000000000 [0x410fd034]
[    0.000000] Linux version 5.4.0-xilinx-v2020.2 (oe-user@oe-host) (gcc version 9.2.0 (GCC)) #1 SMP Thu Nov 19 09:44:25 UTC 2020
[    0.000000] Machine model: ZynqMP ZCU106 RevA
[    0.000000] earlycon: cdns0 at MMIO 0x00000000ff000000 (options '115200n8')
[    0.000000] printk: bootconsole [cdns0] enabled
[    0.000000] efi: Getting EFI parameters from FDT:
[    0.000000] efi: UEFI not found.
[    0.000000] cma: Reserved 512 MiB at 0x000000005fc00000
[    0.000000] psci: probing for conduit method from DT.
[    0.000000] psci: PSCIv1.1 detected in firmware.
[    0.000000] psci: Using standard PSCI v0.2 function IDs
[    0.000000] psci: MIGRATE_INFO_TYPE not supported.
[    0.000000] psci: SMC Calling Convention v1.1
[    0.000000] percpu: Embedded 22 pages/cpu s49880 r8192 d32040 u90112
[    0.000000] Detected VIPT I-cache on CPU0
[    0.000000] CPU features: detected: ARM erratum 845719
[    0.000000] CPU features: detected: ARM erratum 843419
[    0.000000] Speculative Store Bypass Disable mitigation not required
[    0.000000] Built 1 zonelists, mobility grouping on.  Total pages: 1031940
[    0.000000] Kernel command line: earlycon console=ttyPS0,115200 clk_ignore_unused root=/dev/mmcblk0p2 rw rootwait cma=512M
[    0.000000] Dentry cache hash table entries: 524288 (order: 10, 4194304 bytes, linear)
[    0.000000] Inode-cache hash table entries: 262144 (order: 9, 2097152 bytes, linear)
[    0.000000] mem auto-init: stack:off, heap alloc:off, heap free:off
[    0.000000] software IO TLB: mapped [mem 0x5bc00000-0x5fc00000] (64MB)
[    0.000000] Memory: 3504544K/4193280K available (12092K kernel code, 740K rwdata, 3764K rodata, 768K init, 562K bss, 164448K reserved, 524288K cma-reserved)
[    0.000000] rcu: Hierarchical RCU implementation.
[    0.000000] rcu: 	RCU event tracing is enabled.
[    0.000000] rcu: RCU calculated value of scheduler-enlistment delay is 25 jiffies.
[    0.000000] NR_IRQS: 64, nr_irqs: 64, preallocated irqs: 0
[    0.000000] GIC: Adjusting CPU interface base to 0x00000000f902f000
[    0.000000] GIC: Using split EOI/Deactivate mode
[    0.000000] irq-xilinx: /amba/axi-interrupt-ctrl: num_irq=32, sw_irq=0, edge=0x0
[    0.000000] random: get_random_bytes called from start_kernel+0x2a8/0x42c with crng_init=0
[    0.000000] arch_timer: cp15 timer(s) running at 65.00MHz (phys).
[    0.000000] clocksource: arch_sys_counter: mask: 0xffffffffffffff max_cycles: 0xefdb196da, max_idle_ns: 440795204367 ns
[    0.000412] sched_clock: 56 bits at 65MHz, resolution 15ns, wraps every 2199023255550ns
[    0.037711] Console: colour dummy device 80x25
[    0.042507] Calibrating delay loop (skipped), value calculated using timer frequency.. 130.00 BogoMIPS (lpj=260000)
[    0.043548] pid_max: default: 32768 minimum: 301
[    0.052127] Mount-cache hash table entries: 8192 (order: 4, 65536 bytes, linear)
[    0.053312] Mountpoint-cache hash table entries: 8192 (order: 4, 65536 bytes, linear)
[    0.198963] ASID allocator initialised with 32768 entries
[    0.203139] rcu: Hierarchical SRCU implementation.
[    0.219263] EFI services will not be available.
[    0.230439] smp: Bringing up secondary CPUs ...
[    0.259681] Detected VIPT I-cache on CPU1
[    0.262382] CPU1: Booted secondary processor 0x0000000001 [0x410fd034]
[    0.301403] Detected VIPT I-cache on CPU2
[    0.301922] CPU2: Booted secondary processor 0x0000000002 [0x410fd034]
[    0.325372] Detected VIPT I-cache on CPU3
[    0.325694] CPU3: Booted secondary processor 0x0000000003 [0x410fd034]
[    0.326939] smp: Brought up 1 node, 4 CPUs
[    0.331960] SMP: Total of 4 processors activated.
[    0.332881] CPU features: detected: 32-bit EL0 Support
[    0.334028] CPU features: detected: CRC32 instructions
[    0.339229] CPU: All CPU(s) started at EL2
[    0.340410] alternatives: patching kernel code
[    0.390118] devtmpfs: initialized
[    0.476090] clocksource: jiffies: mask: 0xffffffff max_cycles: 0xffffffff, max_idle_ns: 7645041785100000 ns
[    0.478370] futex hash table entries: 1024 (order: 4, 65536 bytes, linear)
[    0.564494] xor: measuring software checksum speed
[    0.605950]    8regs     :   634.000 MB/sec
[    0.647908]    32regs    :   580.000 MB/sec
[    0.689635]    arm64_neon:   494.000 MB/sec
[    0.690236] xor: using function: 8regs (634.000 MB/sec)
[    0.695185] pinctrl core: initialized pinctrl subsystem
[    0.731736] DMI not present or invalid.
[    0.751865] NET: Registered protocol family 16
[    0.782188] DMA: preallocated 256 KiB pool for atomic allocations
[    0.784159] audit: initializing netlink subsys (disabled)
[    0.791739] audit: type=2000 audit(0.676:1): state=initialized audit_enabled=0 res=1
[    0.807373] cpuidle: using governor menu
[    0.812364] hw-breakpoint: found 6 breakpoint and 4 watchpoint registers.
[    0.821163] Serial: AMBA PL011 UART driver
[    1.033721] HugeTLB registered 1.00 GiB page size, pre-allocated 0 pages
[    1.034815] HugeTLB registered 32.0 MiB page size, pre-allocated 0 pages
[    1.035868] HugeTLB registered 2.00 MiB page size, pre-allocated 0 pages
[    1.036626] HugeTLB registered 64.0 KiB page size, pre-allocated 0 pages
[    4.416686] cryptd: max_cpu_qlen set to 1000
[    4.648933] DRBG: Continuing without Jitter RNG
[    4.761415] raid6: neonx8   gen()  2220 MB/s
[    4.830990] raid6: neonx8   xor()  1167 MB/s
[    4.900687] raid6: neonx4   gen()  2279 MB/s
[    4.970317] raid6: neonx4   xor()  1127 MB/s
[    5.039971] raid6: neonx2   gen()  1806 MB/s
[    5.110148] raid6: neonx2   xor()   966 MB/s
[    5.179821] raid6: neonx1   gen()  1079 MB/s
[    5.249633] raid6: neonx1   xor()   713 MB/s
[    5.319336] raid6: int64x8  gen()  1170 MB/s
[    5.389240] raid6: int64x8  xor()   849 MB/s
[    5.459181] raid6: int64x4  gen()  1987 MB/s
[    5.528566] raid6: int64x4  xor()  1212 MB/s
[    5.598229] raid6: int64x2  gen()   623 MB/s
[    5.668034] raid6: int64x2  xor()  1006 MB/s
[    5.737650] raid6: int64x1  gen()  1088 MB/s
[    5.807283] raid6: int64x1  xor()   698 MB/s
[    5.807564] raid6: using algorithm neonx4 gen() 2279 MB/s
[    5.807891] raid6: .... xor() 1127 MB/s, rmw enabled
[    5.808460] raid6: using neon recovery algorithm
[    5.811137] iommu: Default domain type: Translated 
[    5.813880] SCSI subsystem initialized
[    5.816225] usbcore: registered new interface driver usbfs
[    5.817060] usbcore: registered new interface driver hub
[    5.817908] usbcore: registered new device driver usb
[    5.818455] mc: Linux media interface: v0.10
[    5.818820] videodev: Linux video capture interface: v2.00
[    5.819443] pps_core: LinuxPPS API ver. 1 registered
[    5.819681] pps_core: Software ver. 5.3.6 - Copyright 2005-2007 Rodolfo Giometti <giometti@linux.it>
[    5.820532] PTP clock support registered
[    5.820913] EDAC MC: Ver: 3.0.0
[    5.828588] zynqmp-ipi-mbox mailbox@ff990400: Registered ZynqMP IPI mbox with TX/RX channels.
[    5.830624] FPGA manager framework
[    5.832486] Advanced Linux Sound Architecture Driver Initialized.
[    5.841317] Bluetooth: Core ver 2.22
[    5.842064] NET: Registered protocol family 31
[    5.842352] Bluetooth: HCI device and connection manager initialized
[    5.843145] Bluetooth: HCI socket layer initialized
[    5.843535] Bluetooth: L2CAP socket layer initialized
[    5.844016] Bluetooth: SCO socket layer initialized
[    5.851273] clocksource: Switched to clocksource arch_sys_counter
[    5.853040] VFS: Disk quotas dquot_6.6.0
[    5.853577] VFS: Dquot-cache hash table entries: 512 (order 0, 4096 bytes)
[    5.874481] NET: Registered protocol family 2
[    5.882308] tcp_listen_portaddr_hash hash table entries: 2048 (order: 3, 32768 bytes, linear)
[    5.882803] TCP established hash table entries: 32768 (order: 6, 262144 bytes, linear)
[    5.883795] TCP bind hash table entries: 32768 (order: 7, 524288 bytes, linear)
[    5.885133] TCP: Hash tables configured (established 32768 bind 32768)
[    5.887527] UDP hash table entries: 2048 (order: 4, 65536 bytes, linear)
[    5.888402] UDP-Lite hash table entries: 2048 (order: 4, 65536 bytes, linear)
[    5.890386] NET: Registered protocol family 1
[    5.896188] RPC: Registered named UNIX socket transport module.
[    5.896434] RPC: Registered udp transport module.
[    5.896568] RPC: Registered tcp transport module.
[    5.896885] RPC: Registered tcp NFSv4.1 backchannel transport module.
[    5.900188] PCI: CLS 0 bytes, default 64
[    6.184551] Initialise system trusted keyrings
[    6.186473] workingset: timestamp_bits=46 max_order=20 bucket_order=0
[    6.197220] NFS: Registering the id_resolver key type
[    6.197697] Key type id_resolver registered
[    6.197915] Key type id_legacy registered
[    6.198350] nfs4filelayout_init: NFSv4 File Layout Driver Registering...
[    6.199575] jffs2: version 2.2. (NAND) (SUMMARY)  © 2001-2006 Red Hat, Inc.
[    6.218758] NET: Registered protocol family 38
[    6.219392] Key type asymmetric registered
[    6.219708] Asymmetric key parser 'x509' registered
[    6.220287] Block layer SCSI generic (bsg) driver version 0.4 loaded (major 246)
[    6.220976] io scheduler mq-deadline registered
[    6.221285] io scheduler kyber registered
[    6.232636] ps_pcie_dma init()
[    6.429362] Serial: 8250/16550 driver, 4 ports, IRQ sharing disabled
[    6.438023] Serial: AMBA driver
[    6.493651] brd: module loaded
[    6.523554] loop: module loaded
[    6.528990] mtdoops: mtd device (mtddev=name/number) must be supplied
[    6.537960] libphy: Fixed MDIO Bus: probed
[    6.543226] tun: Universal TUN/TAP device driver, 1.6
[    6.544412] CAN device driver interface
[    6.548275] usbcore: registered new interface driver asix
[    6.548961] usbcore: registered new interface driver ax88179_178a
[    6.549332] usbcore: registered new interface driver cdc_ether
[    6.549684] usbcore: registered new interface driver net1080
[    6.550319] usbcore: registered new interface driver cdc_subset
[    6.550767] usbcore: registered new interface driver zaurus
[    6.551818] usbcore: registered new interface driver cdc_ncm
[    6.557997] usbcore: registered new interface driver uas
[    6.558486] usbcore: registered new interface driver usb-storage
[    6.566778] rtc_zynqmp ffa60000.rtc: registered as rtc0
[    6.567620] i2c /dev entries driver
[    6.577376] usbcore: registered new interface driver uvcvideo
[    6.577687] USB Video Class driver (1.1.1)
[    6.585180] Bluetooth: HCI UART driver ver 2.3
[    6.585561] Bluetooth: HCI UART protocol H4 registered
[    6.585788] Bluetooth: HCI UART protocol BCSP registered
[    6.586272] Bluetooth: HCI UART protocol LL registered
[    6.586470] Bluetooth: HCI UART protocol ATH3K registered
[    6.586708] Bluetooth: HCI UART protocol Three-wire (H5) registered
[    6.587710] Bluetooth: HCI UART protocol Intel registered
[    6.587995] Bluetooth: HCI UART protocol QCA registered
[    6.588608] usbcore: registered new interface driver bcm203x
[    6.589001] usbcore: registered new interface driver bpa10x
[    6.589641] usbcore: registered new interface driver bfusb
[    6.589979] usbcore: registered new interface driver btusb
[    6.590388] usbcore: registered new interface driver ath3k
[    6.591776] EDAC MC: ECC not enabled
[    6.592700] EDAC ZynqMP-OCM: ECC not enabled - Disabling EDAC driver
[    6.596578] sdhci: Secure Digital Host Controller Interface driver
[    6.596803] sdhci: Copyright(c) Pierre Ossman
[    6.596992] sdhci-pltfm: SDHCI platform and OF driver helper
[    6.601215] ledtrig-cpu: registered to indicate activity on CPUs
[    6.602440] zynqmp_firmware_probe Platform Management API v1.1
[    6.602860] zynqmp_firmware_probe Trustzone version v1.0
[    6.622141] zynqmp-pinctrl firmware:zynqmp-firmware:pinctrl: zynqmp pinctrl initialized
[    7.064605] alg: No test for xilinx-zynqmp-aes (zynqmp-aes)
[    7.068643] zynqmp_aes zynqmp_aes: AES Successfully Registered
[    7.068643] 
[    7.074519] alg: No test for xilinx-keccak-384 (zynqmp-keccak-384)
[    7.082254] alg: No test for xilinx-zynqmp-rsa (zynqmp-rsa)
[    7.089309] usbcore: registered new interface driver usbhid
[    7.090219] usbhid: USB HID core driver
[    7.146556] ARM CCI_400_r1 PMU driver probed
[    7.162525] fpga_manager fpga0: Xilinx ZynqMP FPGA Manager registered
[    7.174746] usbcore: registered new interface driver snd-usb-audio
[    7.197201] pktgen: Packet Generator for packet performance testing. Version: 2.75
[    7.236420] Initializing XFRM netlink socket
[    7.240068] NET: Registered protocol family 10
[    7.269339] Segment Routing with IPv6
[    7.278972] sit: IPv6, IPv4 and MPLS over IPv4 tunneling driver
[    7.292746] NET: Registered protocol family 17
[    7.294335] NET: Registered protocol family 15
[    7.297016] bridge: filtering via arp/ip/ip6tables is no longer available by default. Update your scripts to load br_netfilter if you need this.
[    7.298766] can: controller area network core (rev 20170425 abi 9)
[    7.301922] NET: Registered protocol family 29
[    7.303945] can: raw protocol (rev 20170425)
[    7.304889] can: broadcast manager protocol (rev 20170425 t)
[    7.306063] can: netlink gateway (rev 20190810) max_hops=1
[    7.310685] Bluetooth: RFCOMM TTY layer initialized
[    7.314317] Bluetooth: RFCOMM socket layer initialized
[    7.315873] Bluetooth: RFCOMM ver 1.11
[    7.316835] Bluetooth: BNEP (Ethernet Emulation) ver 1.3
[    7.317651] Bluetooth: BNEP filters: protocol multicast
[    7.318624] Bluetooth: BNEP socket layer initialized
[    7.319795] Bluetooth: HIDP (Human Interface Emulation) ver 1.2
[    7.320794] Bluetooth: HIDP socket layer initialized
[    7.325835] 9pnet: Installing 9P2000 support
[    7.328034] Key type dns_resolver registered
[    7.334503] registered taskstats version 1
[    7.335797] Loading compiled-in X.509 certificates
[    7.362631] Btrfs loaded, crc32c=crc32c-generic
[    7.494578] ff000000.serial: ttyPS0 at MMIO 0xff000000 (irq = 43, base_baud = 2169921) is a xuartps
[    7.502120] printk: console [ttyPS0] enabled
[    7.502120] printk: console [ttyPS0] enabled
[    7.505019] printk: bootconsole [cdns0] disabled
[    7.505019] printk: bootconsole [cdns0] disabled
[    7.524512] ff010000.serial: ttyPS1 at MMIO 0xff010000 (irq = 44, base_baud = 2169921) is a xuartps
[    7.535524] of-fpga-region fpga-full: FPGA Region probed
[    7.593499] xilinx-dpdma fd4c0000.dma: Xilinx DPDMA engine is probed
[    7.603858] xilinx-zynqmp-dma fd500000.dma: ZynqMP DMA driver Probe success
[    7.607686] xilinx-zynqmp-dma fd510000.dma: ZynqMP DMA driver Probe success
[    7.610859] xilinx-zynqmp-dma fd520000.dma: ZynqMP DMA driver Probe success
[    7.614905] xilinx-zynqmp-dma fd530000.dma: ZynqMP DMA driver Probe success
[    7.618615] xilinx-zynqmp-dma fd540000.dma: ZynqMP DMA driver Probe success
[    7.622357] xilinx-zynqmp-dma fd550000.dma: ZynqMP DMA driver Probe success
[    7.626679] xilinx-zynqmp-dma fd560000.dma: ZynqMP DMA driver Probe success
[    7.630841] xilinx-zynqmp-dma fd570000.dma: ZynqMP DMA driver Probe success
[    7.637903] xilinx-zynqmp-dma ffa80000.dma: ZynqMP DMA driver Probe success
[    7.641685] xilinx-zynqmp-dma ffa90000.dma: ZynqMP DMA driver Probe success
[    7.646101] xilinx-zynqmp-dma ffaa0000.dma: ZynqMP DMA driver Probe success
[    7.649701] xilinx-zynqmp-dma ffab0000.dma: ZynqMP DMA driver Probe success
[    7.653200] xilinx-zynqmp-dma ffac0000.dma: ZynqMP DMA driver Probe success
[    7.657433] xilinx-zynqmp-dma ffad0000.dma: ZynqMP DMA driver Probe success
[    7.661006] xilinx-zynqmp-dma ffae0000.dma: ZynqMP DMA driver Probe success
[    7.665101] xilinx-zynqmp-dma ffaf0000.dma: ZynqMP DMA driver Probe success
[    7.682210] xilinx-psgtr fd400000.zynqmp_phy: Lane:1 type:8 protocol:4 pll_locked:yes
[    7.777720] ------------[ cut here ]------------
[    7.778541] More than allowed devices are using the vpll_int, which is forbidden
[    7.781119] WARNING: CPU: 1 PID: 37 at drivers/clk/zynqmp/pll.c:193 zynqmp_pll_set_rate+0x1c4/0x218
[    7.782490] Modules linked in:
[    7.783876] CPU: 1 PID: 37 Comm: kworker/1:1 Not tainted 5.4.0-xilinx-v2020.2 #1
[    7.784938] Hardware name: ZynqMP ZCU106 RevA (DT)
[    7.786788] Workqueue: events deferred_probe_work_func
[    7.788138] pstate: 60000005 (nZCv daif -PAN -UAO)
[    7.788706] pc : zynqmp_pll_set_rate+0x1c4/0x218
[    7.789447] lr : zynqmp_pll_set_rate+0x1c4/0x218
[    7.790007] sp : ffff800011393650
[    7.790787] x29: ffff800011393650 x28: ffff00087aba3c00 
[    7.791360] x27: 0000000000000001 x26: 00000000016c1a5b 
[    7.792196] x25: 0000000000000060 x24: ffff0008799f7580 
[    7.793110] x23: ffff800010d8bed8 x22: ffff00087abed240 
[    7.793643] x21: 00000000ffffffa9 x20: 000000000000b747 
[    7.794308] x19: 000000005965e510 x18: 0000000000000010 
[    7.794818] x17: 0000000000000000 x16: 0000000000000000 
[    7.795564] x15: ffff00087abed668 x14: 6e6564646962726f 
[    7.796043] x13: 6620736920686369 x12: 6877202c746e695f 
[    7.796824] x11: 6c6c707620656874 x10: 20676e6973752065 
[    7.797396] x9 : ffff800011193000 x8 : 0000000000000105 
[    7.798020] x7 : 0000000000000006 x6 : ffff8000111930f3 
[    7.798480] x5 : 0000000000000007 x4 : 0000000000000000 
[    7.799322] x3 : 0000000000000000 x2 : 00000000ffffffff 
[    7.800241] x1 : 9877d114d972ef00 x0 : 0000000000000000 
[    7.801316] Call trace:
[    7.802042]  zynqmp_pll_set_rate+0x1c4/0x218
[    7.802660]  clk_change_rate+0x140/0x290
[    7.803082]  clk_core_set_rate_nolock+0x184/0x1c0
[    7.803663]  clk_set_rate+0x34/0xa0
[    7.804063]  xilinx_dp_codec_probe+0xb0/0x1c8
[    7.804630]  platform_drv_probe+0x50/0xa0
[    7.805055]  really_probe+0xd8/0x2f8
[    7.805594]  driver_probe_device+0x54/0xe8
[    7.806022]  __device_attach_driver+0x80/0xb8
[    7.806593]  bus_for_each_drv+0x74/0xc0
[    7.806956]  __device_attach+0xdc/0x138
[    7.807384]  device_initial_probe+0x10/0x18
[    7.807996]  bus_probe_device+0x90/0x98
[    7.808428]  device_add+0x334/0x600
[    7.808904]  of_device_add+0x4c/0x58
[    7.809309]  of_platform_device_create_pdata+0xb4/0x120
[    7.810245]  of_platform_bus_create+0x178/0x388
[    7.810734]  of_platform_populate+0x50/0xd8
[    7.811419]  zynqmp_dpsub_probe+0xd8/0x158
[    7.811795]  platform_drv_probe+0x50/0xa0
[    7.812612]  really_probe+0xd8/0x2f8
[    7.812961]  driver_probe_device+0x54/0xe8
[    7.813670]  __device_attach_driver+0x80/0xb8
[    7.814116]  bus_for_each_drv+0x74/0xc0
[    7.814527]  __device_attach+0xdc/0x138
[    7.815195]  device_initial_probe+0x10/0x18
[    7.815604]  bus_probe_device+0x90/0x98
[    7.816139]  deferred_probe_work_func+0x6c/0xa0
[    7.816683]  process_one_work+0x1c4/0x338
[    7.817250]  worker_thread+0x260/0x488
[    7.817653]  kthread+0x120/0x128
[    7.817955]  ret_from_fork+0x10/0x18
[    7.818845] ---[ end trace f61357e4fa9c7f26 ]---
[    7.820700] zynqmp_pll_set_rate() set divider failed for vpll_int, ret = -87
[    7.896778] ------------[ cut here ]------------
[    7.897583] More than allowed devices are using the vpll_int, which is forbidden
[    7.898721] WARNING: CPU: 1 PID: 37 at drivers/clk/zynqmp/pll.c:193 zynqmp_pll_set_rate+0x1c4/0x218
[    7.899824] Modules linked in:
[    7.900682] CPU: 1 PID: 37 Comm: kworker/1:1 Tainted: G        W         5.4.0-xilinx-v2020.2 #1
[    7.901579] Hardware name: ZynqMP ZCU106 RevA (DT)
[    7.902266] Workqueue: events deferred_probe_work_func
[    7.902898] pstate: 60000005 (nZCv daif -PAN -UAO)
[    7.903867] pc : zynqmp_pll_set_rate+0x1c4/0x218
[    7.904801] lr : zynqmp_pll_set_rate+0x1c4/0x218
[    7.905266] sp : ffff800011393650
[    7.905772] x29: ffff800011393650 x28: ffff00087aba3c00 
[    7.906332] x27: ffff0008797a0300 x26: 000000000021a5ff 
[    7.907043] x25: 0000000000000060 x24: ffff0008799f7580 
[    7.907682] x23: ffff800010d8bed8 x22: ffff00087abed240 
[    7.908268] x21: 00000000ffffffa9 x20: 00000000000010f0 
[    7.909092] x19: 000000005b627860 x18: 0000000000000010 
[    7.909677] x17: 0000000000000000 x16: 0000000000000000 
[    7.910342] x15: ffff00087abed668 x14: 6962726f66207369 
[    7.911011] x13: 206863696877202c x12: 746e695f6c6c7076 
[    7.911531] x11: 2065687420676e69 x10: 7375206572612073 
[    7.912178] x9 : ffff800011193000 x8 : 0000000000000142 
[    7.912732] x7 : 0000000000000006 x6 : ffff8000111930f3 
[    7.913417] x5 : 0000000000000007 x4 : 0000000000000000 
[    7.914037] x3 : 0000000000000000 x2 : 00000000ffffffff 
[    7.914951] x1 : 9877d114d972ef00 x0 : 0000000000000000 
[    7.915777] Call trace:
[    7.916101]  zynqmp_pll_set_rate+0x1c4/0x218
[    7.916647]  clk_change_rate+0x140/0x290
[    7.917007]  clk_core_set_rate_nolock+0x184/0x1c0
[    7.917619]  clk_set_rate+0x34/0xa0
[    7.917988]  xilinx_dp_codec_probe+0xb0/0x1c8
[    7.918435]  platform_drv_probe+0x50/0xa0
[    7.918997]  really_probe+0xd8/0x2f8
[    7.919359]  driver_probe_device+0x54/0xe8
[    7.919972]  __device_attach_driver+0x80/0xb8
[    7.920395]  bus_for_each_drv+0x74/0xc0
[    7.920936]  __device_attach+0xdc/0x138
[    7.921328]  device_initial_probe+0x10/0x18
[    7.922087]  bus_probe_device+0x90/0x98
[    7.922476]  device_add+0x334/0x600
[    7.922839]  of_device_add+0x4c/0x58
[    7.923582]  of_platform_device_create_pdata+0xb4/0x120
[    7.924150]  of_platform_bus_create+0x178/0x388
[    7.924740]  of_platform_populate+0x50/0xd8
[    7.925170]  zynqmp_dpsub_probe+0xd8/0x158
[    7.925837]  platform_drv_probe+0x50/0xa0
[    7.926242]  really_probe+0xd8/0x2f8
[    7.927010]  driver_probe_device+0x54/0xe8
[    7.927449]  __device_attach_driver+0x80/0xb8
[    7.928017]  bus_for_each_drv+0x74/0xc0
[    7.928430]  __device_attach+0xdc/0x138
[    7.928794]  device_initial_probe+0x10/0x18
[    7.929508]  bus_probe_device+0x90/0x98
[    7.929898]  deferred_probe_work_func+0x6c/0xa0
[    7.930636]  process_one_work+0x1c4/0x338
[    7.931128]  worker_thread+0x260/0x488
[    7.931900]  kthread+0x120/0x128
[    7.932257]  ret_from_fork+0x10/0x18
[    7.932840] ---[ end trace f61357e4fa9c7f27 ]---
[    7.933632] zynqmp_pll_set_rate() set divider failed for vpll_int, ret = -87
[    7.957060] xilinx-dp-snd-codec fd4a0000.zynqmp-display:zynqmp_dp_snd_codec0: Failed to get required clock freq
[    7.962433] xilinx-dp-snd-codec: probe of fd4a0000.zynqmp-display:zynqmp_dp_snd_codec0 failed with error -22
[    7.969972] xilinx-dp-snd-pcm zynqmp_dp_snd_pcm0: Xilinx DisplayPort Sound PCM probed
[    7.974490] xilinx-dp-snd-pcm zynqmp_dp_snd_pcm1: Xilinx DisplayPort Sound PCM probed
[    7.980777] xilinx-dp-snd-card fd4a0000.zynqmp-display:zynqmp_dp_snd_card: ASoC: failed to init link xilinx-dp0: -517
[    7.985245] OF: graph: no port node found in /amba/zynqmp-display@fd4a0000
[    7.996383] [drm] Supports vblank timestamp caching Rev 2 (21.10.2013).
[    7.997272] [drm] No driver support for vblank timestamp query.
[    8.009606] xlnx-drm xlnx-drm.0: bound fd4a0000.zynqmp-display (ops 0xffff800010d1b3c8)
[    8.281575] Console: switching to colour frame buffer device 128x48
[    8.310330] zynqmp-display fd4a0000.zynqmp-display: fb0: xlnxdrmfb frame buffer device
[    8.320572] [drm] Initialized xlnx 1.0.0 20130509 for fd4a0000.zynqmp-display on minor 0
[    8.322533] zynqmp-display fd4a0000.zynqmp-display: ZynqMP DisplayPort Subsystem driver probed
[    8.329633] ahci-ceva fd0c0000.ahci: fd0c0000.ahci supply ahci not found, using dummy regulator
[    8.333779] ahci-ceva fd0c0000.ahci: fd0c0000.ahci supply phy not found, using dummy regulator
[    8.336966] ahci-ceva fd0c0000.ahci: fd0c0000.ahci supply target not found, using dummy regulator
[    8.346026] xilinx-psgtr fd400000.zynqmp_phy: Lane:3 type:3 protocol:2 pll_locked:yes
[    8.357545] ahci-ceva fd0c0000.ahci: AHCI 0001.0000 32 slots 2 ports 1.5 Gbps 0x3 impl platform mode
[    8.359198] ahci-ceva fd0c0000.ahci: flags: 64bit ncq only 
[    8.383780] scsi host0: ahci-ceva
[    8.394089] scsi host1: ahci-ceva
[    8.397447] ata1: SATA max UDMA/133 mmio [mem 0xfd0c0000-0xfd0c1fff] port 0x100 irq 41
[    8.398873] ata2: SATA max UDMA/133 mmio [mem 0xfd0c0000-0xfd0c1fff] port 0x180 irq 41
[    8.434810] spi-nor spi0.0: found mt25qu512a (n25q512a), expected m25p80
[    8.458456] spi-nor spi0.0: mt25qu512a (n25q512a) (131072 Kbytes)
[    8.463148] 3 fixed-partitions partitions found on MTD device spi0.0
[    8.464350] Creating 3 MTD partitions on "spi0.0":
[    8.465801] 0x000000000000-0x000001e00000 : "boot"
[    8.488077] 0x000001e00000-0x000001e40000 : "bootenv"
[    8.500062] 0x000001e40000-0x000004000000 : "kernel"
[    8.594605] macb ff0e0000.ethernet: Not enabling partial store and forward
[    8.596622] macb: GEM doesn't support hardware ptp.
[    8.610675] libphy: MACB_mii_bus: probed
[    8.705476] Marvell 88E1118 ff0e0000.ethernet-ffffffff:0c: attached PHY driver [Marvell 88E1118] (mii_bus:phy_addr=ff0e0000.ethernet-ffffffff:0c, irq=POLL)
[    8.709445] macb ff0e0000.ethernet eth0: Cadence GEM rev 0x40070106 at 0xff0e0000 irq 32 (00:0a:35:00:22:01)
[    8.718871] xilinx-axipmon ffa00000.perf-monitor: Probed Xilinx APM
[    8.725690] xilinx-axipmon fd0b0000.perf-monitor: Probed Xilinx APM
[    8.731951] xilinx-axipmon fd490000.perf-monitor: Probed Xilinx APM
[    8.732189] ata1: SATA link down (SStatus 0 SControl 300)
[    8.736491] xilinx-axipmon ffa10000.perf-monitor: Probed Xilinx APM
[    8.738500] ata2: SATA link down (SStatus 0 SControl 300)
[    8.805392] dwc3 fe200000.dwc3: Failed to get clk 'ref': -2
[    8.807570] dwc3 fe200000.dwc3: this is not a DesignWare USB3 DRD Core
[    8.838390] pca953x 0-0020: 0-0020 supply vcc not found, using dummy regulator
[    8.869542] pca953x 0-0021: 0-0021 supply vcc not found, using dummy regulator
[    8.977095] i2c i2c-0: Added multiplexed i2c bus 3
[    9.044210] i2c i2c-0: Added multiplexed i2c bus 4
[    9.061940] i2c i2c-0: Added multiplexed i2c bus 5
[    9.065306] i2c i2c-0: Added multiplexed i2c bus 6
[    9.066552] pca954x 0-0075: registered 4 multiplexed busses for I2C mux pca9544
[    9.068957] cdns-i2c ff020000.i2c: 400 kHz mmio ff020000 irq 34
[    9.105397] at24 7-0054: 1024 byte 24c08 EEPROM, writable, 1 bytes/write
[    9.106915] i2c i2c-1: Added multiplexed i2c bus 7
[    9.112235] i2c i2c-1: Added multiplexed i2c bus 8
[    9.140986] si570 9-005d: registered, current frequency 300000000 Hz
[    9.142602] i2c i2c-1: Added multiplexed i2c bus 9
[    9.184265] si570 10-005d: registered, current frequency 148500000 Hz
[    9.185633] i2c i2c-1: Added multiplexed i2c bus 10
[    9.190488] si5324 11-0069: si5328 probed
[    9.276972] random: fast init done
[    9.316391] si5324 11-0069: si5328 probe successful
[    9.317665] i2c i2c-1: Added multiplexed i2c bus 11
[    9.322776] i2c i2c-1: Added multiplexed i2c bus 12
[    9.326360] i2c i2c-1: Added multiplexed i2c bus 13
[    9.330160] i2c i2c-1: Added multiplexed i2c bus 14
[    9.331900] pca954x 1-0074: registered 8 multiplexed busses for I2C switch pca9548
[    9.338381] i2c i2c-1: Added multiplexed i2c bus 15
[    9.342524] i2c i2c-1: Added multiplexed i2c bus 16
[    9.345981] i2c i2c-1: Added multiplexed i2c bus 17
[    9.354635] i2c i2c-1: Added multiplexed i2c bus 18
[    9.358674] i2c i2c-1: Added multiplexed i2c bus 19
[    9.361757] i2c i2c-1: Added multiplexed i2c bus 20
[    9.365350] i2c i2c-1: Added multiplexed i2c bus 21
[    9.369066] i2c i2c-1: Added multiplexed i2c bus 22
[    9.369834] pca954x 1-0075: registered 8 multiplexed busses for I2C switch pca9548
[    9.371846] cdns-i2c ff030000.i2c: 400 kHz mmio ff030000 irq 35
[    9.433677] cdns-wdt fd4d0000.watchdog: Xilinx Watchdog Timer with timeout 60s
[    9.439553] cdns-wdt ff150000.watchdog: Xilinx Watchdog Timer with timeout 10s
[    9.460855] cpufreq: cpufreq_online: CPU0: Running at unlisted freq: 277750 KHz
[    9.468586] cpufreq: cpufreq_online: CPU0: Unlisted initial frequency changed to: 299999 KHz
[    9.646909] mmc0: SDHCI controller on ff170000.mmc [ff170000.mmc] using ADMA 64-bit
[    9.663728] xilinx-dp-snd-card fd4a0000.zynqmp-display:zynqmp_dp_snd_card: ASoC: failed to init link xilinx-dp0: -517
[    9.668172] xilinx-dp-snd-card fd4a0000.zynqmp-display:zynqmp_dp_snd_card: ASoC: failed to init link xilinx-dp0: -517
[    9.701369] rtc_zynqmp ffa60000.rtc: setting system clock to 2022-11-07T17:22:49 UTC (1667841769)
[    9.705890] of_cfs_init
[    9.707652] of_cfs_init: OK
[    9.710020] cfg80211: Loading compiled-in X.509 certificates for regulatory database
[    9.806354] mmc0: Problem switching card into high-speed mode!
[    9.845351] mmc0: new SDHC card at address 4567
[    9.857664] mmcblk0: mmc0:4567 QEMU! 3.45 GiB 
[    9.900054]  mmcblk0: p1 p2
[    9.903885] mmcblk0: p2 size 5339136 extends beyond EOD, truncated
[    9.914838] xilinx-dp-snd-card fd4a0000.zynqmp-display:zynqmp_dp_snd_card: ASoC: failed to init link xilinx-dp0: -517
[   10.135217] cfg80211: Loaded X.509 cert 'sforshee: 00b28ddf47aef9cea7'
[   10.137612] clk: Not disabling unused clocks
[   10.232313] ALSA device list:
[   10.233036]   No soundcards found.
[   10.265706] platform regulatory.0: Direct firmware load for regulatory.db failed with error -2
[   10.266591] cfg80211: failed to load regulatory.db
[   10.313993] EXT4-fs (mmcblk0p2): mounted filesystem with ordered data mode. Opts: (null)
[   10.314543] VFS: Mounted root (ext4 filesystem) on device 179:2.
[   10.317553] devtmpfs: mounted
[   10.398269] Freeing unused kernel memory: 768K
[   10.405415] Run /sbin/init as init process
INIT: version 2.88 booting
Starting udev
[   15.141748] udevd[362]: starting version 3.2.8
[   15.198479] random: udevd: uninitialized urandom read (16 bytes read)
[   15.210582] random: udevd: uninitialized urandom read (16 bytes read)
[   15.214217] random: udevd: uninitialized urandom read (16 bytes read)
[   15.644470] udevd[363]: starting eudev-3.2.8
[   16.419860] urandom_read: 2 callbacks suppressed
[   16.419990] random: udevd: uninitialized urandom read (16 bytes read)
[   16.420830] random: udevd: uninitialized urandom read (16 bytes read)
[   16.421164] random: udevd: uninitialized urandom read (16 bytes read)
[   16.817704] zocl: loading out-of-tree module taints kernel.
[   16.932571] [drm] Probing for xlnx,zocl
[   16.934532] zocl-drm amba:zyxclmm_drm: IRQ index 32 not found
[   16.937358] [drm] FPGA programming device pcap founded.
[   16.937828] [drm] PR Isolation addr 0x0
[   16.951876] [drm] Initialized zocl 0.0.0 00000 for amba:zyxclmm_drm on minor 1
[   16.969996] xilinx-dp-snd-card fd4a0000.zynqmp-display:zynqmp_dp_snd_card: ASoC: failed to init link xilinx-dp0: -517
[   17.498879] mali-utgard: probe of fd4b0000.gpu failed with error -14
[   30.656679] EXT4-fs (mmcblk0p2): re-mounted. Opts: (null)
Starting jupyter-setup
Unable to start, see /var/log/jupyter-setup.log and /var/log/jupyter-setup.err
Configuring packages on first boot....
 (This may take several minutes. Please do not power off the machine.)
Running postinst /etc/rpm-postinsts/100-xrt...
[   56.038822] INFO: Creating ICD entry for Xilinx Platform
Running postinst /etc/rpm-postinsts/101-sysvinit-inittab...
Running postinst /etc/rpm-postinsts/102-libmali-xlnx...
[   60.125616] update-alternatives: Linking /usr/lib/libMali.so.9.0 to /usr/lib/x11/libMali.so.9.0
[   62.157959] update-alternatives: Linking /usr/lib/libMali.so.9.0 to /usr/lib/x11/libMali.so.9.0
[   63.298112] Warn: update-alternatives: libmali-xlnx has multiple providers with the same priority, please check /usr/lib/opkg/alternatives/libmali-xlnx for details
[   64.677971] update-alternatives: Linking /usr/lib/libMali.so.9.0 to /usr/lib/x11/libMali.so.9.0
[   66.486422] update-alternatives: Linking /usr/lib/libMali.so.9.0 to /usr/lib/x11/libMali.so.9.0
Running postinst /etc/rpm-postinsts/103-zocl...
[   66.795135] Unloading old XRT Linux kernel modules
[   67.089049] Loading new XRT Linux kernel modules
[   67.284624] [drm] Probing for xlnx,zocl
[   67.291297] zocl-drm amba:zyxclmm_drm: IRQ index 32 not found
[   67.294835] [drm] FPGA programming device pcap founded.
[   67.296547] [drm] PR Isolation addr 0x0
[   67.318551] [drm] Initialized zocl 0.0.0 00000 for amba:zyxclmm_drm on minor 1
[   67.352038] xilinx-dp-snd-card fd4a0000.zynqmp-display:zynqmp_dp_snd_card: ASoC: failed to init link xilinx-dp0: -517
update-rc.d: /etc/init.d/run-postinsts exists during rc.d purge (continuing)
 Removing any system startup links for run-postinsts ...
  /etc/rcS.d/S99run-postinsts
INIT: Entering runlevel: 5
Configuring network interfaces... [   70.390940] macb ff0e0000.ethernet eth0: link up (1000/Full)
[   70.393581] IPv6: ADDRCONF(NETDEV_CHANGE): eth0: link becomes ready
udhcpc: started, v1.31.0
udhcpc: sending discover
udhcpc: sending select for 10.0.2.15
udhcpc: lease of 10.0.2.15 obtained, lease time 86400
/etc/udhcpc.d/50default: Adding DNS 10.0.2.3
done.
Starting system message bus: dbus.
Starting haveged: haveged: listening socket at 3
haveged: haveged starting up


Starting Xserver
Starting Dropbear SSH server: Generating 2048 bit rsa key, this may take a while...


X.Org X Server 1.20.5
X Protocol Version 11, Revision 0
Build Operating System: Linux 3.10.0-693.el7.x86_64 x86_64 
Current Operating System: Linux zynqmp-common-2020_2 5.4.0-xilinx-v2020.2 #1 SMP Thu Nov 19 09:44:25 UTC 2020 aarch64
Kernel command line: earlycon console=ttyPS0,115200 clk_ignore_unused root=/dev/mmcblk0p2 rw rootwait cma=512M
Build Date: 15 November 2020  12:58:03PM
 
Current version of pixman: 0.38.4
	Before reporting problems, check http://wiki.x.org
	to make sure that you have the latest version.
Markers: (--) probed, (**) from config file, (==) default setting,
	(++) from command line, (!!) notice, (II) informational,
	(WW) warning, (EE) error, (NI) not implemented, (??) unknown.
(==) Log file: "/var/log/Xorg.0.log", Time: Mon Nov  7 17:23:58 2022
(==) Using config file: "/etc/X11/xorg.conf"
(==) Using system config directory "/usr/share/X11/xorg.conf.d"
[   78.047588] [drm] Pid 1051 opened device
[   78.058706] [drm] Pid 1051 closed device
Public key portion is:
ssh-rsa AAAAB3NzaC1yc2EAAAADAQABAAABAQCh/AUdgxWvJhlBNAVGYm7xpNNuIHcFXAmw1eEq30SqebDEaXX2EUR3BuPtTf4cgSoxyzEl6/Soi3cdu1XwSebsYmSKs3GQjqR4hZQCYEOMqWCKiimoyErnI+rGZ1iQO/DIiSdTwY2pWHMKmApkZnW5NcIAnL5FYubMCs+pB2jHuA0lnG7pDvpsv+uX3l3u3XzLR7skQw2Ccckl/mtrNwaUQ+Ik25wqJNtiB1wK64CmN2JbboiEy/s+ihldYXh8toG4/D0NU6I4czLiVwC1xu8dOi4mQ9enESCWCme6QzyeKFZcdQvX5ZMJJQEqSciIz97QkEaa8Wv50MeVmiHr5vcB root@zynqmp-common-2020_2
Fingerprint: sha1!! 0b:47:b9:ff:00:fd:03:0e:08:4c:e8:09:b7:48:c0:40:3e:bb:15:c7
dropbear.
The XKEYBOARD keymap compiler (xkbcomp) reports:
> Warning:          Unsupported high keycode 372 for name <I372> ignored
>                   X11 cannot support keycodes above 255.
>                   This warning only shows for the first high keycode.
Errors from xkbcomp are not fatal to the X server
Starting internet superserver: inetd.
Starting syslogd/klogd: done
[   81.033250] random: crng init done
[   81.034846] random: 2 urandom warning(s) missed due to ratelimiting
Starting tcf-agent: OK
D-BUS per-session daemon address is: unix:abstract=/tmp/dbus-X4Pc5r4Ft3,guid=3bde2bee42f9f4652c2d907463693f35

PetaLinux 2020.2 zynqmp-common-2020_2 ttyPS0


7[r[999;999H[6n[settings daemon] Forking. run with -n to prevent fork
matchbox: Cant find a keycode for keysym 269025056
matchbox: ignoring key shortcut XF86Calendar=!$contacts

matchbox: Cant find a keycode for keysym 2809
matchbox: ignoring key shortcut telephone=!$dates

matchbox: Cant find a keycode for keysym 269025050
matchbox: ignoring key shortcut XF86Start=!matchbox-remote -desktop

root@zynqmp-common-2020_2:~# dbus-daemon[1145]: Activating service name='org.a11y.atspi.Registry' requested by ':1.0' (uid=0 pid=1166 comm="matchbox-desktop ")
dbus-daemon[1145]: Successfully activated service 'org.a11y.atspi.Registry'
SpiRegistry daemon is running with well-known name - org.a11y.atspi.Registry

** (matchbox-desktop:1166): [1;33mWARNING[0m **: [34m17:24:19.123[0m: Error loading icon: Icon 'applications-multimedia' not present in theme Sato

** (matchbox-desktop:1166): [1;33mWARNING[0m **: [34m17:24:19.258[0m: Error loading icon: Icon 'applications-multimedia' not present in theme Sato
Enabling notebook extension jupyter-js-widgets/extension...
      - Validating: [32mOK[0m
[C 17:25:00.904 NotebookApp] Bad config encountered during initialization:
[C 17:25:00.911 NotebookApp] No such notebook dir: ''/usr/share/example-notebooks''
^C
root@zynqmp-common-2020_2:~# 