Vivado Simulator 2015.2
WARNING: Your Simulation license expires in 23 day(s).
Time resolution is 1 ps
Note: COLS number: 4
Time: 0 ps  Iteration: 0  Process: /TB_MATRIX_MUL_IP_CORE_S_INT/Execution_Process  File: /home/tsotne/git/ETSE_GDSP/src/tb/TB_MATRIX_MUL_IP_CORE_S_INT.vhd
Note: ROWS number:4
Time: 0 ps  Iteration: 0  Process: /TB_MATRIX_MUL_IP_CORE_S_INT/Execution_Process  File: /home/tsotne/git/ETSE_GDSP/src/tb/TB_MATRIX_MUL_IP_CORE_S_INT.vhd
Note: Block Memory Generator module is using a behavioral model FOR simulation which will not precisely model memory collision behavior.
Time: 5 ns  Iteration: 1  Process: /TB_MATRIX_MUL_IP_CORE_S_INT/uut/\BLOCK_A_MEM_GEN(0)\/MEMA/BMG_PORT/U0/native_mem_module/mem_module/line__3411  File: /home/tsotne/git/ETSE_GDSP/src/ip/vivado/BRAM18x1k/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.vhd
Warning: blk_mem_gen_v8_2 WARNING: collision detected: A write address: UUUUUUUUUU, B read address: UUUUUUUUUU

Time: 5 ns  Iteration: 1  Process: /TB_MATRIX_MUL_IP_CORE_S_INT/uut/\BLOCK_A_MEM_GEN(0)\/MEMA/BMG_PORT/U0/native_mem_module/mem_module/async_coll/line__4256  File: /home/tsotne/git/ETSE_GDSP/src/ip/vivado/BRAM18x1k/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.vhd
Note: Block Memory Generator module is using a behavioral model FOR simulation which will not precisely model memory collision behavior.
Time: 5 ns  Iteration: 1  Process: /TB_MATRIX_MUL_IP_CORE_S_INT/uut/\BLOCK_A_MEM_GEN(1)\/MEMA/BMG_PORT/U0/native_mem_module/mem_module/line__3411  File: /home/tsotne/git/ETSE_GDSP/src/ip/vivado/BRAM18x1k/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.vhd
Warning: blk_mem_gen_v8_2 WARNING: collision detected: A write address: UUUUUUUUUU, B read address: UUUUUUUUUU

Time: 5 ns  Iteration: 1  Process: /TB_MATRIX_MUL_IP_CORE_S_INT/uut/\BLOCK_A_MEM_GEN(1)\/MEMA/BMG_PORT/U0/native_mem_module/mem_module/async_coll/line__4256  File: /home/tsotne/git/ETSE_GDSP/src/ip/vivado/BRAM18x1k/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.vhd
Note: Block Memory Generator module is using a behavioral model FOR simulation which will not precisely model memory collision behavior.
Time: 5 ns  Iteration: 1  Process: /TB_MATRIX_MUL_IP_CORE_S_INT/uut/\BLOCK_A_MEM_GEN(2)\/MEMA/BMG_PORT/U0/native_mem_module/mem_module/line__3411  File: /home/tsotne/git/ETSE_GDSP/src/ip/vivado/BRAM18x1k/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.vhd
Warning: blk_mem_gen_v8_2 WARNING: collision detected: A write address: UUUUUUUUUU, B read address: UUUUUUUUUU

Time: 5 ns  Iteration: 1  Process: /TB_MATRIX_MUL_IP_CORE_S_INT/uut/\BLOCK_A_MEM_GEN(2)\/MEMA/BMG_PORT/U0/native_mem_module/mem_module/async_coll/line__4256  File: /home/tsotne/git/ETSE_GDSP/src/ip/vivado/BRAM18x1k/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.vhd
Note: COLS number: 4
Time: 0 ps  Iteration: 0  Process: /TB_MATRIX_MUL_IP_CORE_S_INT/Execution_Process  File: /home/tsotne/git/ETSE_GDSP/src/tb/TB_MATRIX_MUL_IP_CORE_S_INT.vhd
Note: ROWS number:4
Time: 0 ps  Iteration: 0  Process: /TB_MATRIX_MUL_IP_CORE_S_INT/Execution_Process  File: /home/tsotne/git/ETSE_GDSP/src/tb/TB_MATRIX_MUL_IP_CORE_S_INT.vhd
Note: Block Memory Generator module is using a behavioral model FOR simulation which will not precisely model memory collision behavior.
Time: 5 ns  Iteration: 1  Process: /TB_MATRIX_MUL_IP_CORE_S_INT/uut/\BLOCK_A_MEM_GEN(0)\/MEMA/BMG_PORT/U0/native_mem_module/mem_module/line__3411  File: /home/tsotne/git/ETSE_GDSP/src/ip/vivado/BRAM18x1k/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.vhd
Warning: blk_mem_gen_v8_2 WARNING: collision detected: A write address: UUUUUUUUUU, B read address: UUUUUUUUUU

Time: 5 ns  Iteration: 1  Process: /TB_MATRIX_MUL_IP_CORE_S_INT/uut/\BLOCK_A_MEM_GEN(0)\/MEMA/BMG_PORT/U0/native_mem_module/mem_module/async_coll/line__4256  File: /home/tsotne/git/ETSE_GDSP/src/ip/vivado/BRAM18x1k/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.vhd
Note: Block Memory Generator module is using a behavioral model FOR simulation which will not precisely model memory collision behavior.
Time: 5 ns  Iteration: 1  Process: /TB_MATRIX_MUL_IP_CORE_S_INT/uut/\BLOCK_A_MEM_GEN(1)\/MEMA/BMG_PORT/U0/native_mem_module/mem_module/line__3411  File: /home/tsotne/git/ETSE_GDSP/src/ip/vivado/BRAM18x1k/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.vhd
Warning: blk_mem_gen_v8_2 WARNING: collision detected: A write address: UUUUUUUUUU, B read address: UUUUUUUUUU

Time: 5 ns  Iteration: 1  Process: /TB_MATRIX_MUL_IP_CORE_S_INT/uut/\BLOCK_A_MEM_GEN(1)\/MEMA/BMG_PORT/U0/native_mem_module/mem_module/async_coll/line__4256  File: /home/tsotne/git/ETSE_GDSP/src/ip/vivado/BRAM18x1k/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.vhd
Note: Block Memory Generator module is using a behavioral model FOR simulation which will not precisely model memory collision behavior.
Time: 5 ns  Iteration: 1  Process: /TB_MATRIX_MUL_IP_CORE_S_INT/uut/\BLOCK_A_MEM_GEN(2)\/MEMA/BMG_PORT/U0/native_mem_module/mem_module/line__3411  File: /home/tsotne/git/ETSE_GDSP/src/ip/vivado/BRAM18x1k/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.vhd
Warning: blk_mem_gen_v8_2 WARNING: collision detected: A write address: UUUUUUUUUU, B read address: UUUUUUUUUU

Time: 5 ns  Iteration: 1  Process: /TB_MATRIX_MUL_IP_CORE_S_INT/uut/\BLOCK_A_MEM_GEN(2)\/MEMA/BMG_PORT/U0/native_mem_module/mem_module/async_coll/line__4256  File: /home/tsotne/git/ETSE_GDSP/src/ip/vivado/BRAM18x1k/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.vhd
