--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 767 paths analyzed, 342 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.666ns.
--------------------------------------------------------------------------------
Slack:                  17.576ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myrandomizer/pn_gen/M_x_q_1 (FF)
  Destination:          myrandomizer/pn_gen/M_w_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.372ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.293 - 0.310)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myrandomizer/pn_gen/M_x_q_1 to myrandomizer/pn_gen/M_w_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y36.AMUX    Tshcko                0.535   myrandomizer/pn_gen/M_x_q[10]
                                                       myrandomizer/pn_gen/M_x_q_1
    SLICE_X16Y36.A1      net (fanout=3)        0.809   myrandomizer/pn_gen/M_x_q[1]
    SLICE_X16Y36.A       Tilo                  0.254   myrandomizer/pn_gen/M_w_q[13]
                                                       myrandomizer/pn_gen/Mxor_M_w_q[31]_M_w_q[31]_mux_7_OUT_12_xo<0>1
    SLICE_X16Y36.B4      net (fanout=1)        0.435   myrandomizer/pn_gen/M_w_q[31]_M_w_q[31]_mux_7_OUT[12]
    SLICE_X16Y36.CLK     Tas                   0.339   myrandomizer/pn_gen/M_w_q[13]
                                                       myrandomizer/pn_gen/M_w_q_12_glue_set
                                                       myrandomizer/pn_gen/M_w_q_12
    -------------------------------------------------  ---------------------------
    Total                                      2.372ns (1.128ns logic, 1.244ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack:                  17.647ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mypropogater/ctr/M_ctr_q_0 (FF)
  Destination:          mypropogater/ctr/M_ctr_q_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.347ns (Levels of Logic = 8)
  Clock Path Skew:      0.029ns (0.652 - 0.623)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mypropogater/ctr/M_ctr_q_0 to mypropogater/ctr/M_ctr_q_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y47.AQ      Tcko                  0.525   mypropogater/ctr/M_ctr_q[3]
                                                       mypropogater/ctr/M_ctr_q_0
    SLICE_X12Y47.A5      net (fanout=1)        0.456   mypropogater/ctr/M_ctr_q[0]
    SLICE_X12Y47.COUT    Topcya                0.474   mypropogater/ctr/M_ctr_q[3]
                                                       mypropogater/ctr/Mcount_M_ctr_q_lut<0>_INV_0
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X12Y48.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X12Y48.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[7]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X12Y49.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X12Y49.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[11]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X12Y50.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X12Y50.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[15]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X12Y51.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X12Y51.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[19]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<19>
    SLICE_X12Y52.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[19]
    SLICE_X12Y52.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[23]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<23>
    SLICE_X12Y53.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[23]
    SLICE_X12Y53.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[27]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<27>
    SLICE_X12Y54.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[27]
    SLICE_X12Y54.CLK     Tcinck                0.313   mypropogater/M_ctr_value[1]
                                                       mypropogater/ctr/Mcount_M_ctr_q_xor<31>
                                                       mypropogater/ctr/M_ctr_q_31
    -------------------------------------------------  ---------------------------
    Total                                      2.347ns (1.870ns logic, 0.477ns route)
                                                       (79.7% logic, 20.3% route)

--------------------------------------------------------------------------------
Slack:                  17.655ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myrandomizer/pn_gen/M_x_q_12 (FF)
  Destination:          myrandomizer/pn_gen/M_w_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.290ns (Levels of Logic = 2)
  Clock Path Skew:      -0.020ns (0.293 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myrandomizer/pn_gen/M_x_q_12 to myrandomizer/pn_gen/M_w_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y34.AQ      Tcko                  0.430   myrandomizer/pn_gen/M_x_q[12]
                                                       myrandomizer/pn_gen/M_x_q_12
    SLICE_X16Y36.A3      net (fanout=4)        0.832   myrandomizer/pn_gen/M_x_q[12]
    SLICE_X16Y36.A       Tilo                  0.254   myrandomizer/pn_gen/M_w_q[13]
                                                       myrandomizer/pn_gen/Mxor_M_w_q[31]_M_w_q[31]_mux_7_OUT_12_xo<0>1
    SLICE_X16Y36.B4      net (fanout=1)        0.435   myrandomizer/pn_gen/M_w_q[31]_M_w_q[31]_mux_7_OUT[12]
    SLICE_X16Y36.CLK     Tas                   0.339   myrandomizer/pn_gen/M_w_q[13]
                                                       myrandomizer/pn_gen/M_w_q_12_glue_set
                                                       myrandomizer/pn_gen/M_w_q_12
    -------------------------------------------------  ---------------------------
    Total                                      2.290ns (1.023ns logic, 1.267ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack:                  17.657ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mypropogater/ctr/M_ctr_q_0 (FF)
  Destination:          mypropogater/ctr/M_ctr_q_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.337ns (Levels of Logic = 8)
  Clock Path Skew:      0.029ns (0.652 - 0.623)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mypropogater/ctr/M_ctr_q_0 to mypropogater/ctr/M_ctr_q_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y47.AQ      Tcko                  0.525   mypropogater/ctr/M_ctr_q[3]
                                                       mypropogater/ctr/M_ctr_q_0
    SLICE_X12Y47.A5      net (fanout=1)        0.456   mypropogater/ctr/M_ctr_q[0]
    SLICE_X12Y47.COUT    Topcya                0.474   mypropogater/ctr/M_ctr_q[3]
                                                       mypropogater/ctr/Mcount_M_ctr_q_lut<0>_INV_0
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X12Y48.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X12Y48.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[7]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X12Y49.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X12Y49.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[11]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X12Y50.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X12Y50.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[15]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X12Y51.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X12Y51.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[19]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<19>
    SLICE_X12Y52.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[19]
    SLICE_X12Y52.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[23]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<23>
    SLICE_X12Y53.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[23]
    SLICE_X12Y53.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[27]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<27>
    SLICE_X12Y54.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[27]
    SLICE_X12Y54.CLK     Tcinck                0.303   mypropogater/M_ctr_value[1]
                                                       mypropogater/ctr/Mcount_M_ctr_q_xor<31>
                                                       mypropogater/ctr/M_ctr_q_29
    -------------------------------------------------  ---------------------------
    Total                                      2.337ns (1.860ns logic, 0.477ns route)
                                                       (79.6% logic, 20.4% route)

--------------------------------------------------------------------------------
Slack:                  17.688ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mypropogater/ctr/M_ctr_q_0 (FF)
  Destination:          mypropogater/ctr/M_ctr_q_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.306ns (Levels of Logic = 8)
  Clock Path Skew:      0.029ns (0.652 - 0.623)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mypropogater/ctr/M_ctr_q_0 to mypropogater/ctr/M_ctr_q_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y47.AQ      Tcko                  0.525   mypropogater/ctr/M_ctr_q[3]
                                                       mypropogater/ctr/M_ctr_q_0
    SLICE_X12Y47.A5      net (fanout=1)        0.456   mypropogater/ctr/M_ctr_q[0]
    SLICE_X12Y47.COUT    Topcya                0.474   mypropogater/ctr/M_ctr_q[3]
                                                       mypropogater/ctr/Mcount_M_ctr_q_lut<0>_INV_0
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X12Y48.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X12Y48.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[7]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X12Y49.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X12Y49.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[11]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X12Y50.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X12Y50.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[15]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X12Y51.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X12Y51.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[19]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<19>
    SLICE_X12Y52.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[19]
    SLICE_X12Y52.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[23]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<23>
    SLICE_X12Y53.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[23]
    SLICE_X12Y53.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[27]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<27>
    SLICE_X12Y54.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[27]
    SLICE_X12Y54.CLK     Tcinck                0.272   mypropogater/M_ctr_value[1]
                                                       mypropogater/ctr/Mcount_M_ctr_q_xor<31>
                                                       mypropogater/ctr/M_ctr_q_30
    -------------------------------------------------  ---------------------------
    Total                                      2.306ns (1.829ns logic, 0.477ns route)
                                                       (79.3% logic, 20.7% route)

--------------------------------------------------------------------------------
Slack:                  17.692ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mypropogater/ctr/M_ctr_q_4 (FF)
  Destination:          mypropogater/ctr/M_ctr_q_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.251ns (Levels of Logic = 7)
  Clock Path Skew:      -0.022ns (0.186 - 0.208)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mypropogater/ctr/M_ctr_q_4 to mypropogater/ctr/M_ctr_q_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y48.AQ      Tcko                  0.525   mypropogater/ctr/M_ctr_q[7]
                                                       mypropogater/ctr/M_ctr_q_4
    SLICE_X12Y48.A5      net (fanout=1)        0.456   mypropogater/ctr/M_ctr_q[4]
    SLICE_X12Y48.COUT    Topcya                0.474   mypropogater/ctr/M_ctr_q[7]
                                                       mypropogater/ctr/M_ctr_q[4]_rt
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X12Y49.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X12Y49.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[11]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X12Y50.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X12Y50.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[15]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X12Y51.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X12Y51.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[19]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<19>
    SLICE_X12Y52.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[19]
    SLICE_X12Y52.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[23]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<23>
    SLICE_X12Y53.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[23]
    SLICE_X12Y53.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[27]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<27>
    SLICE_X12Y54.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[27]
    SLICE_X12Y54.CLK     Tcinck                0.313   mypropogater/M_ctr_value[1]
                                                       mypropogater/ctr/Mcount_M_ctr_q_xor<31>
                                                       mypropogater/ctr/M_ctr_q_31
    -------------------------------------------------  ---------------------------
    Total                                      2.251ns (1.777ns logic, 0.474ns route)
                                                       (78.9% logic, 21.1% route)

--------------------------------------------------------------------------------
Slack:                  17.702ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mypropogater/ctr/M_ctr_q_4 (FF)
  Destination:          mypropogater/ctr/M_ctr_q_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.241ns (Levels of Logic = 7)
  Clock Path Skew:      -0.022ns (0.186 - 0.208)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mypropogater/ctr/M_ctr_q_4 to mypropogater/ctr/M_ctr_q_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y48.AQ      Tcko                  0.525   mypropogater/ctr/M_ctr_q[7]
                                                       mypropogater/ctr/M_ctr_q_4
    SLICE_X12Y48.A5      net (fanout=1)        0.456   mypropogater/ctr/M_ctr_q[4]
    SLICE_X12Y48.COUT    Topcya                0.474   mypropogater/ctr/M_ctr_q[7]
                                                       mypropogater/ctr/M_ctr_q[4]_rt
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X12Y49.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X12Y49.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[11]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X12Y50.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X12Y50.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[15]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X12Y51.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X12Y51.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[19]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<19>
    SLICE_X12Y52.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[19]
    SLICE_X12Y52.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[23]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<23>
    SLICE_X12Y53.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[23]
    SLICE_X12Y53.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[27]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<27>
    SLICE_X12Y54.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[27]
    SLICE_X12Y54.CLK     Tcinck                0.303   mypropogater/M_ctr_value[1]
                                                       mypropogater/ctr/Mcount_M_ctr_q_xor<31>
                                                       mypropogater/ctr/M_ctr_q_29
    -------------------------------------------------  ---------------------------
    Total                                      2.241ns (1.767ns logic, 0.474ns route)
                                                       (78.8% logic, 21.2% route)

--------------------------------------------------------------------------------
Slack:                  17.718ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myrandomizer/pn_gen/M_x_q_0 (FF)
  Destination:          myrandomizer/pn_gen/M_w_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.222ns (Levels of Logic = 1)
  Clock Path Skew:      -0.025ns (0.287 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myrandomizer/pn_gen/M_x_q_0 to myrandomizer/pn_gen/M_w_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y35.AQ      Tcko                  0.430   myrandomizer/pn_gen/M_x_q[4]
                                                       myrandomizer/pn_gen/M_x_q_0
    SLICE_X14Y38.B2      net (fanout=3)        1.443   myrandomizer/pn_gen/M_x_q[0]
    SLICE_X14Y38.CLK     Tas                   0.349   M_w_q_30
                                                       myrandomizer/pn_gen/Mxor_M_w_q[31]_M_w_q[31]_mux_7_OUT_11_xo<0>1
                                                       myrandomizer/pn_gen/M_w_q_11
    -------------------------------------------------  ---------------------------
    Total                                      2.222ns (0.779ns logic, 1.443ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack:                  17.733ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mypropogater/ctr/M_ctr_q_4 (FF)
  Destination:          mypropogater/ctr/M_ctr_q_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.210ns (Levels of Logic = 7)
  Clock Path Skew:      -0.022ns (0.186 - 0.208)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mypropogater/ctr/M_ctr_q_4 to mypropogater/ctr/M_ctr_q_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y48.AQ      Tcko                  0.525   mypropogater/ctr/M_ctr_q[7]
                                                       mypropogater/ctr/M_ctr_q_4
    SLICE_X12Y48.A5      net (fanout=1)        0.456   mypropogater/ctr/M_ctr_q[4]
    SLICE_X12Y48.COUT    Topcya                0.474   mypropogater/ctr/M_ctr_q[7]
                                                       mypropogater/ctr/M_ctr_q[4]_rt
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X12Y49.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X12Y49.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[11]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X12Y50.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X12Y50.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[15]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X12Y51.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X12Y51.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[19]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<19>
    SLICE_X12Y52.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[19]
    SLICE_X12Y52.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[23]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<23>
    SLICE_X12Y53.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[23]
    SLICE_X12Y53.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[27]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<27>
    SLICE_X12Y54.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[27]
    SLICE_X12Y54.CLK     Tcinck                0.272   mypropogater/M_ctr_value[1]
                                                       mypropogater/ctr/Mcount_M_ctr_q_xor<31>
                                                       mypropogater/ctr/M_ctr_q_30
    -------------------------------------------------  ---------------------------
    Total                                      2.210ns (1.736ns logic, 0.474ns route)
                                                       (78.6% logic, 21.4% route)

--------------------------------------------------------------------------------
Slack:                  17.746ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mypropogater/ctr/M_ctr_q_0 (FF)
  Destination:          mypropogater/ctr/M_ctr_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.251ns (Levels of Logic = 7)
  Clock Path Skew:      0.032ns (0.655 - 0.623)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mypropogater/ctr/M_ctr_q_0 to mypropogater/ctr/M_ctr_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y47.AQ      Tcko                  0.525   mypropogater/ctr/M_ctr_q[3]
                                                       mypropogater/ctr/M_ctr_q_0
    SLICE_X12Y47.A5      net (fanout=1)        0.456   mypropogater/ctr/M_ctr_q[0]
    SLICE_X12Y47.COUT    Topcya                0.474   mypropogater/ctr/M_ctr_q[3]
                                                       mypropogater/ctr/Mcount_M_ctr_q_lut<0>_INV_0
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X12Y48.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X12Y48.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[7]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X12Y49.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X12Y49.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[11]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X12Y50.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X12Y50.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[15]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X12Y51.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X12Y51.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[19]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<19>
    SLICE_X12Y52.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[19]
    SLICE_X12Y52.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[23]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<23>
    SLICE_X12Y53.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[23]
    SLICE_X12Y53.CLK     Tcinck                0.313   mypropogater/ctr/M_ctr_q[27]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<27>
                                                       mypropogater/ctr/M_ctr_q_27
    -------------------------------------------------  ---------------------------
    Total                                      2.251ns (1.777ns logic, 0.474ns route)
                                                       (78.9% logic, 21.1% route)

--------------------------------------------------------------------------------
Slack:                  17.747ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mypropogater/ctr/M_ctr_q_0 (FF)
  Destination:          mypropogater/ctr/M_ctr_q_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.247ns (Levels of Logic = 8)
  Clock Path Skew:      0.029ns (0.652 - 0.623)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mypropogater/ctr/M_ctr_q_0 to mypropogater/ctr/M_ctr_q_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y47.AQ      Tcko                  0.525   mypropogater/ctr/M_ctr_q[3]
                                                       mypropogater/ctr/M_ctr_q_0
    SLICE_X12Y47.A5      net (fanout=1)        0.456   mypropogater/ctr/M_ctr_q[0]
    SLICE_X12Y47.COUT    Topcya                0.474   mypropogater/ctr/M_ctr_q[3]
                                                       mypropogater/ctr/Mcount_M_ctr_q_lut<0>_INV_0
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X12Y48.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X12Y48.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[7]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X12Y49.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X12Y49.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[11]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X12Y50.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X12Y50.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[15]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X12Y51.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X12Y51.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[19]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<19>
    SLICE_X12Y52.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[19]
    SLICE_X12Y52.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[23]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<23>
    SLICE_X12Y53.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[23]
    SLICE_X12Y53.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[27]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<27>
    SLICE_X12Y54.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[27]
    SLICE_X12Y54.CLK     Tcinck                0.213   mypropogater/M_ctr_value[1]
                                                       mypropogater/ctr/Mcount_M_ctr_q_xor<31>
                                                       mypropogater/ctr/M_ctr_q_28
    -------------------------------------------------  ---------------------------
    Total                                      2.247ns (1.770ns logic, 0.477ns route)
                                                       (78.8% logic, 21.2% route)

--------------------------------------------------------------------------------
Slack:                  17.756ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mypropogater/ctr/M_ctr_q_0 (FF)
  Destination:          mypropogater/ctr/M_ctr_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.241ns (Levels of Logic = 7)
  Clock Path Skew:      0.032ns (0.655 - 0.623)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mypropogater/ctr/M_ctr_q_0 to mypropogater/ctr/M_ctr_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y47.AQ      Tcko                  0.525   mypropogater/ctr/M_ctr_q[3]
                                                       mypropogater/ctr/M_ctr_q_0
    SLICE_X12Y47.A5      net (fanout=1)        0.456   mypropogater/ctr/M_ctr_q[0]
    SLICE_X12Y47.COUT    Topcya                0.474   mypropogater/ctr/M_ctr_q[3]
                                                       mypropogater/ctr/Mcount_M_ctr_q_lut<0>_INV_0
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X12Y48.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X12Y48.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[7]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X12Y49.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X12Y49.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[11]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X12Y50.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X12Y50.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[15]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X12Y51.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X12Y51.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[19]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<19>
    SLICE_X12Y52.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[19]
    SLICE_X12Y52.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[23]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<23>
    SLICE_X12Y53.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[23]
    SLICE_X12Y53.CLK     Tcinck                0.303   mypropogater/ctr/M_ctr_q[27]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<27>
                                                       mypropogater/ctr/M_ctr_q_25
    -------------------------------------------------  ---------------------------
    Total                                      2.241ns (1.767ns logic, 0.474ns route)
                                                       (78.8% logic, 21.2% route)

--------------------------------------------------------------------------------
Slack:                  17.787ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mypropogater/ctr/M_ctr_q_0 (FF)
  Destination:          mypropogater/ctr/M_ctr_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.210ns (Levels of Logic = 7)
  Clock Path Skew:      0.032ns (0.655 - 0.623)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mypropogater/ctr/M_ctr_q_0 to mypropogater/ctr/M_ctr_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y47.AQ      Tcko                  0.525   mypropogater/ctr/M_ctr_q[3]
                                                       mypropogater/ctr/M_ctr_q_0
    SLICE_X12Y47.A5      net (fanout=1)        0.456   mypropogater/ctr/M_ctr_q[0]
    SLICE_X12Y47.COUT    Topcya                0.474   mypropogater/ctr/M_ctr_q[3]
                                                       mypropogater/ctr/Mcount_M_ctr_q_lut<0>_INV_0
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X12Y48.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X12Y48.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[7]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X12Y49.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X12Y49.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[11]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X12Y50.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X12Y50.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[15]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X12Y51.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X12Y51.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[19]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<19>
    SLICE_X12Y52.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[19]
    SLICE_X12Y52.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[23]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<23>
    SLICE_X12Y53.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[23]
    SLICE_X12Y53.CLK     Tcinck                0.272   mypropogater/ctr/M_ctr_q[27]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<27>
                                                       mypropogater/ctr/M_ctr_q_26
    -------------------------------------------------  ---------------------------
    Total                                      2.210ns (1.736ns logic, 0.474ns route)
                                                       (78.6% logic, 21.4% route)

--------------------------------------------------------------------------------
Slack:                  17.787ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myrandomizer/pn_gen/M_x_q_8 (FF)
  Destination:          myrandomizer/pn_gen/M_w_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.158ns (Levels of Logic = 1)
  Clock Path Skew:      -0.020ns (0.287 - 0.307)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myrandomizer/pn_gen/M_x_q_8 to myrandomizer/pn_gen/M_w_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y37.CMUX    Tshcko                0.576   myrandomizer/pn_gen/M_z_q[20]
                                                       myrandomizer/pn_gen/M_x_q_8
    SLICE_X14Y38.B1      net (fanout=4)        1.233   myrandomizer/pn_gen/M_x_q[8]
    SLICE_X14Y38.CLK     Tas                   0.349   M_w_q_30
                                                       myrandomizer/pn_gen/Mxor_M_w_q[31]_M_w_q[31]_mux_7_OUT_11_xo<0>1
                                                       myrandomizer/pn_gen/M_w_q_11
    -------------------------------------------------  ---------------------------
    Total                                      2.158ns (0.925ns logic, 1.233ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack:                  17.788ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mypropogater/ctr/M_ctr_q_8 (FF)
  Destination:          mypropogater/ctr/M_ctr_q_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.155ns (Levels of Logic = 6)
  Clock Path Skew:      -0.022ns (0.186 - 0.208)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mypropogater/ctr/M_ctr_q_8 to mypropogater/ctr/M_ctr_q_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y49.AQ      Tcko                  0.525   mypropogater/ctr/M_ctr_q[11]
                                                       mypropogater/ctr/M_ctr_q_8
    SLICE_X12Y49.A5      net (fanout=1)        0.456   mypropogater/ctr/M_ctr_q[8]
    SLICE_X12Y49.COUT    Topcya                0.474   mypropogater/ctr/M_ctr_q[11]
                                                       mypropogater/ctr/M_ctr_q[8]_rt
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X12Y50.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X12Y50.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[15]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X12Y51.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X12Y51.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[19]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<19>
    SLICE_X12Y52.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[19]
    SLICE_X12Y52.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[23]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<23>
    SLICE_X12Y53.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[23]
    SLICE_X12Y53.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[27]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<27>
    SLICE_X12Y54.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[27]
    SLICE_X12Y54.CLK     Tcinck                0.313   mypropogater/M_ctr_value[1]
                                                       mypropogater/ctr/Mcount_M_ctr_q_xor<31>
                                                       mypropogater/ctr/M_ctr_q_31
    -------------------------------------------------  ---------------------------
    Total                                      2.155ns (1.684ns logic, 0.471ns route)
                                                       (78.1% logic, 21.9% route)

--------------------------------------------------------------------------------
Slack:                  17.791ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mypropogater/ctr/M_ctr_q_4 (FF)
  Destination:          mypropogater/ctr/M_ctr_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.155ns (Levels of Logic = 6)
  Clock Path Skew:      -0.019ns (0.189 - 0.208)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mypropogater/ctr/M_ctr_q_4 to mypropogater/ctr/M_ctr_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y48.AQ      Tcko                  0.525   mypropogater/ctr/M_ctr_q[7]
                                                       mypropogater/ctr/M_ctr_q_4
    SLICE_X12Y48.A5      net (fanout=1)        0.456   mypropogater/ctr/M_ctr_q[4]
    SLICE_X12Y48.COUT    Topcya                0.474   mypropogater/ctr/M_ctr_q[7]
                                                       mypropogater/ctr/M_ctr_q[4]_rt
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X12Y49.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X12Y49.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[11]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X12Y50.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X12Y50.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[15]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X12Y51.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X12Y51.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[19]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<19>
    SLICE_X12Y52.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[19]
    SLICE_X12Y52.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[23]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<23>
    SLICE_X12Y53.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[23]
    SLICE_X12Y53.CLK     Tcinck                0.313   mypropogater/ctr/M_ctr_q[27]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<27>
                                                       mypropogater/ctr/M_ctr_q_27
    -------------------------------------------------  ---------------------------
    Total                                      2.155ns (1.684ns logic, 0.471ns route)
                                                       (78.1% logic, 21.9% route)

--------------------------------------------------------------------------------
Slack:                  17.792ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mypropogater/ctr/M_ctr_q_4 (FF)
  Destination:          mypropogater/ctr/M_ctr_q_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.151ns (Levels of Logic = 7)
  Clock Path Skew:      -0.022ns (0.186 - 0.208)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mypropogater/ctr/M_ctr_q_4 to mypropogater/ctr/M_ctr_q_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y48.AQ      Tcko                  0.525   mypropogater/ctr/M_ctr_q[7]
                                                       mypropogater/ctr/M_ctr_q_4
    SLICE_X12Y48.A5      net (fanout=1)        0.456   mypropogater/ctr/M_ctr_q[4]
    SLICE_X12Y48.COUT    Topcya                0.474   mypropogater/ctr/M_ctr_q[7]
                                                       mypropogater/ctr/M_ctr_q[4]_rt
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X12Y49.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X12Y49.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[11]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X12Y50.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X12Y50.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[15]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X12Y51.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X12Y51.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[19]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<19>
    SLICE_X12Y52.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[19]
    SLICE_X12Y52.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[23]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<23>
    SLICE_X12Y53.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[23]
    SLICE_X12Y53.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[27]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<27>
    SLICE_X12Y54.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[27]
    SLICE_X12Y54.CLK     Tcinck                0.213   mypropogater/M_ctr_value[1]
                                                       mypropogater/ctr/Mcount_M_ctr_q_xor<31>
                                                       mypropogater/ctr/M_ctr_q_28
    -------------------------------------------------  ---------------------------
    Total                                      2.151ns (1.677ns logic, 0.474ns route)
                                                       (78.0% logic, 22.0% route)

--------------------------------------------------------------------------------
Slack:                  17.798ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mypropogater/ctr/M_ctr_q_8 (FF)
  Destination:          mypropogater/ctr/M_ctr_q_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.145ns (Levels of Logic = 6)
  Clock Path Skew:      -0.022ns (0.186 - 0.208)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mypropogater/ctr/M_ctr_q_8 to mypropogater/ctr/M_ctr_q_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y49.AQ      Tcko                  0.525   mypropogater/ctr/M_ctr_q[11]
                                                       mypropogater/ctr/M_ctr_q_8
    SLICE_X12Y49.A5      net (fanout=1)        0.456   mypropogater/ctr/M_ctr_q[8]
    SLICE_X12Y49.COUT    Topcya                0.474   mypropogater/ctr/M_ctr_q[11]
                                                       mypropogater/ctr/M_ctr_q[8]_rt
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X12Y50.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X12Y50.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[15]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X12Y51.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X12Y51.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[19]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<19>
    SLICE_X12Y52.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[19]
    SLICE_X12Y52.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[23]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<23>
    SLICE_X12Y53.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[23]
    SLICE_X12Y53.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[27]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<27>
    SLICE_X12Y54.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[27]
    SLICE_X12Y54.CLK     Tcinck                0.303   mypropogater/M_ctr_value[1]
                                                       mypropogater/ctr/Mcount_M_ctr_q_xor<31>
                                                       mypropogater/ctr/M_ctr_q_29
    -------------------------------------------------  ---------------------------
    Total                                      2.145ns (1.674ns logic, 0.471ns route)
                                                       (78.0% logic, 22.0% route)

--------------------------------------------------------------------------------
Slack:                  17.801ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myrandomizer/pn_gen/M_x_q_20 (FF)
  Destination:          myrandomizer/pn_gen/M_w_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.150ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.293 - 0.307)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myrandomizer/pn_gen/M_x_q_20 to myrandomizer/pn_gen/M_w_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y37.AMUX    Tshcko                0.535   myrandomizer/pn_gen/M_x_q[22]
                                                       myrandomizer/pn_gen/M_x_q_20
    SLICE_X16Y36.A4      net (fanout=4)        0.587   myrandomizer/pn_gen/M_x_q[20]
    SLICE_X16Y36.A       Tilo                  0.254   myrandomizer/pn_gen/M_w_q[13]
                                                       myrandomizer/pn_gen/Mxor_M_w_q[31]_M_w_q[31]_mux_7_OUT_12_xo<0>1
    SLICE_X16Y36.B4      net (fanout=1)        0.435   myrandomizer/pn_gen/M_w_q[31]_M_w_q[31]_mux_7_OUT[12]
    SLICE_X16Y36.CLK     Tas                   0.339   myrandomizer/pn_gen/M_w_q[13]
                                                       myrandomizer/pn_gen/M_w_q_12_glue_set
                                                       myrandomizer/pn_gen/M_w_q_12
    -------------------------------------------------  ---------------------------
    Total                                      2.150ns (1.128ns logic, 1.022ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------
Slack:                  17.801ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mypropogater/ctr/M_ctr_q_4 (FF)
  Destination:          mypropogater/ctr/M_ctr_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.145ns (Levels of Logic = 6)
  Clock Path Skew:      -0.019ns (0.189 - 0.208)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mypropogater/ctr/M_ctr_q_4 to mypropogater/ctr/M_ctr_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y48.AQ      Tcko                  0.525   mypropogater/ctr/M_ctr_q[7]
                                                       mypropogater/ctr/M_ctr_q_4
    SLICE_X12Y48.A5      net (fanout=1)        0.456   mypropogater/ctr/M_ctr_q[4]
    SLICE_X12Y48.COUT    Topcya                0.474   mypropogater/ctr/M_ctr_q[7]
                                                       mypropogater/ctr/M_ctr_q[4]_rt
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X12Y49.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X12Y49.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[11]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X12Y50.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X12Y50.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[15]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X12Y51.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X12Y51.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[19]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<19>
    SLICE_X12Y52.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[19]
    SLICE_X12Y52.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[23]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<23>
    SLICE_X12Y53.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[23]
    SLICE_X12Y53.CLK     Tcinck                0.303   mypropogater/ctr/M_ctr_q[27]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<27>
                                                       mypropogater/ctr/M_ctr_q_25
    -------------------------------------------------  ---------------------------
    Total                                      2.145ns (1.674ns logic, 0.471ns route)
                                                       (78.0% logic, 22.0% route)

--------------------------------------------------------------------------------
Slack:                  17.817ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mypropogater/ctr/M_ctr_q_3 (FF)
  Destination:          mypropogater/ctr/M_ctr_q_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.177ns (Levels of Logic = 8)
  Clock Path Skew:      0.029ns (0.652 - 0.623)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mypropogater/ctr/M_ctr_q_3 to mypropogater/ctr/M_ctr_q_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y47.DQ      Tcko                  0.525   mypropogater/ctr/M_ctr_q[3]
                                                       mypropogater/ctr/M_ctr_q_3
    SLICE_X12Y47.D5      net (fanout=1)        0.448   mypropogater/ctr/M_ctr_q[3]
    SLICE_X12Y47.COUT    Topcyd                0.312   mypropogater/ctr/M_ctr_q[3]
                                                       mypropogater/ctr/M_ctr_q[3]_rt
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X12Y48.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X12Y48.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[7]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X12Y49.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X12Y49.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[11]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X12Y50.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X12Y50.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[15]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X12Y51.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X12Y51.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[19]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<19>
    SLICE_X12Y52.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[19]
    SLICE_X12Y52.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[23]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<23>
    SLICE_X12Y53.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[23]
    SLICE_X12Y53.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[27]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<27>
    SLICE_X12Y54.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[27]
    SLICE_X12Y54.CLK     Tcinck                0.313   mypropogater/M_ctr_value[1]
                                                       mypropogater/ctr/Mcount_M_ctr_q_xor<31>
                                                       mypropogater/ctr/M_ctr_q_31
    -------------------------------------------------  ---------------------------
    Total                                      2.177ns (1.708ns logic, 0.469ns route)
                                                       (78.5% logic, 21.5% route)

--------------------------------------------------------------------------------
Slack:                  17.827ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mypropogater/ctr/M_ctr_q_3 (FF)
  Destination:          mypropogater/ctr/M_ctr_q_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.167ns (Levels of Logic = 8)
  Clock Path Skew:      0.029ns (0.652 - 0.623)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mypropogater/ctr/M_ctr_q_3 to mypropogater/ctr/M_ctr_q_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y47.DQ      Tcko                  0.525   mypropogater/ctr/M_ctr_q[3]
                                                       mypropogater/ctr/M_ctr_q_3
    SLICE_X12Y47.D5      net (fanout=1)        0.448   mypropogater/ctr/M_ctr_q[3]
    SLICE_X12Y47.COUT    Topcyd                0.312   mypropogater/ctr/M_ctr_q[3]
                                                       mypropogater/ctr/M_ctr_q[3]_rt
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X12Y48.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X12Y48.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[7]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X12Y49.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X12Y49.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[11]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X12Y50.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X12Y50.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[15]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X12Y51.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X12Y51.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[19]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<19>
    SLICE_X12Y52.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[19]
    SLICE_X12Y52.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[23]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<23>
    SLICE_X12Y53.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[23]
    SLICE_X12Y53.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[27]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<27>
    SLICE_X12Y54.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[27]
    SLICE_X12Y54.CLK     Tcinck                0.303   mypropogater/M_ctr_value[1]
                                                       mypropogater/ctr/Mcount_M_ctr_q_xor<31>
                                                       mypropogater/ctr/M_ctr_q_29
    -------------------------------------------------  ---------------------------
    Total                                      2.167ns (1.698ns logic, 0.469ns route)
                                                       (78.4% logic, 21.6% route)

--------------------------------------------------------------------------------
Slack:                  17.829ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mypropogater/ctr/M_ctr_q_8 (FF)
  Destination:          mypropogater/ctr/M_ctr_q_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.114ns (Levels of Logic = 6)
  Clock Path Skew:      -0.022ns (0.186 - 0.208)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mypropogater/ctr/M_ctr_q_8 to mypropogater/ctr/M_ctr_q_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y49.AQ      Tcko                  0.525   mypropogater/ctr/M_ctr_q[11]
                                                       mypropogater/ctr/M_ctr_q_8
    SLICE_X12Y49.A5      net (fanout=1)        0.456   mypropogater/ctr/M_ctr_q[8]
    SLICE_X12Y49.COUT    Topcya                0.474   mypropogater/ctr/M_ctr_q[11]
                                                       mypropogater/ctr/M_ctr_q[8]_rt
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X12Y50.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X12Y50.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[15]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X12Y51.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X12Y51.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[19]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<19>
    SLICE_X12Y52.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[19]
    SLICE_X12Y52.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[23]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<23>
    SLICE_X12Y53.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[23]
    SLICE_X12Y53.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[27]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<27>
    SLICE_X12Y54.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[27]
    SLICE_X12Y54.CLK     Tcinck                0.272   mypropogater/M_ctr_value[1]
                                                       mypropogater/ctr/Mcount_M_ctr_q_xor<31>
                                                       mypropogater/ctr/M_ctr_q_30
    -------------------------------------------------  ---------------------------
    Total                                      2.114ns (1.643ns logic, 0.471ns route)
                                                       (77.7% logic, 22.3% route)

--------------------------------------------------------------------------------
Slack:                  17.832ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mypropogater/ctr/M_ctr_q_4 (FF)
  Destination:          mypropogater/ctr/M_ctr_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.114ns (Levels of Logic = 6)
  Clock Path Skew:      -0.019ns (0.189 - 0.208)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mypropogater/ctr/M_ctr_q_4 to mypropogater/ctr/M_ctr_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y48.AQ      Tcko                  0.525   mypropogater/ctr/M_ctr_q[7]
                                                       mypropogater/ctr/M_ctr_q_4
    SLICE_X12Y48.A5      net (fanout=1)        0.456   mypropogater/ctr/M_ctr_q[4]
    SLICE_X12Y48.COUT    Topcya                0.474   mypropogater/ctr/M_ctr_q[7]
                                                       mypropogater/ctr/M_ctr_q[4]_rt
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X12Y49.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X12Y49.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[11]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X12Y50.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X12Y50.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[15]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X12Y51.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X12Y51.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[19]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<19>
    SLICE_X12Y52.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[19]
    SLICE_X12Y52.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[23]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<23>
    SLICE_X12Y53.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[23]
    SLICE_X12Y53.CLK     Tcinck                0.272   mypropogater/ctr/M_ctr_q[27]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<27>
                                                       mypropogater/ctr/M_ctr_q_26
    -------------------------------------------------  ---------------------------
    Total                                      2.114ns (1.643ns logic, 0.471ns route)
                                                       (77.7% logic, 22.3% route)

--------------------------------------------------------------------------------
Slack:                  17.845ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mypropogater/ctr/M_ctr_q_0 (FF)
  Destination:          mypropogater/ctr/M_ctr_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.155ns (Levels of Logic = 6)
  Clock Path Skew:      0.035ns (0.658 - 0.623)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mypropogater/ctr/M_ctr_q_0 to mypropogater/ctr/M_ctr_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y47.AQ      Tcko                  0.525   mypropogater/ctr/M_ctr_q[3]
                                                       mypropogater/ctr/M_ctr_q_0
    SLICE_X12Y47.A5      net (fanout=1)        0.456   mypropogater/ctr/M_ctr_q[0]
    SLICE_X12Y47.COUT    Topcya                0.474   mypropogater/ctr/M_ctr_q[3]
                                                       mypropogater/ctr/Mcount_M_ctr_q_lut<0>_INV_0
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X12Y48.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X12Y48.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[7]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X12Y49.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X12Y49.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[11]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X12Y50.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X12Y50.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[15]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X12Y51.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X12Y51.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[19]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<19>
    SLICE_X12Y52.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[19]
    SLICE_X12Y52.CLK     Tcinck                0.313   mypropogater/ctr/M_ctr_q[23]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<23>
                                                       mypropogater/ctr/M_ctr_q_23
    -------------------------------------------------  ---------------------------
    Total                                      2.155ns (1.684ns logic, 0.471ns route)
                                                       (78.1% logic, 21.9% route)

--------------------------------------------------------------------------------
Slack:                  17.846ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mypropogater/ctr/M_ctr_q_0 (FF)
  Destination:          mypropogater/ctr/M_ctr_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.151ns (Levels of Logic = 7)
  Clock Path Skew:      0.032ns (0.655 - 0.623)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mypropogater/ctr/M_ctr_q_0 to mypropogater/ctr/M_ctr_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y47.AQ      Tcko                  0.525   mypropogater/ctr/M_ctr_q[3]
                                                       mypropogater/ctr/M_ctr_q_0
    SLICE_X12Y47.A5      net (fanout=1)        0.456   mypropogater/ctr/M_ctr_q[0]
    SLICE_X12Y47.COUT    Topcya                0.474   mypropogater/ctr/M_ctr_q[3]
                                                       mypropogater/ctr/Mcount_M_ctr_q_lut<0>_INV_0
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X12Y48.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X12Y48.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[7]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X12Y49.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X12Y49.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[11]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X12Y50.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X12Y50.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[15]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X12Y51.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X12Y51.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[19]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<19>
    SLICE_X12Y52.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[19]
    SLICE_X12Y52.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[23]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<23>
    SLICE_X12Y53.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[23]
    SLICE_X12Y53.CLK     Tcinck                0.213   mypropogater/ctr/M_ctr_q[27]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<27>
                                                       mypropogater/ctr/M_ctr_q_24
    -------------------------------------------------  ---------------------------
    Total                                      2.151ns (1.677ns logic, 0.474ns route)
                                                       (78.0% logic, 22.0% route)

--------------------------------------------------------------------------------
Slack:                  17.855ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mypropogater/ctr/M_ctr_q_0 (FF)
  Destination:          mypropogater/ctr/M_ctr_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.145ns (Levels of Logic = 6)
  Clock Path Skew:      0.035ns (0.658 - 0.623)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mypropogater/ctr/M_ctr_q_0 to mypropogater/ctr/M_ctr_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y47.AQ      Tcko                  0.525   mypropogater/ctr/M_ctr_q[3]
                                                       mypropogater/ctr/M_ctr_q_0
    SLICE_X12Y47.A5      net (fanout=1)        0.456   mypropogater/ctr/M_ctr_q[0]
    SLICE_X12Y47.COUT    Topcya                0.474   mypropogater/ctr/M_ctr_q[3]
                                                       mypropogater/ctr/Mcount_M_ctr_q_lut<0>_INV_0
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X12Y48.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X12Y48.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[7]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X12Y49.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X12Y49.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[11]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X12Y50.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X12Y50.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[15]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X12Y51.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X12Y51.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[19]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<19>
    SLICE_X12Y52.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[19]
    SLICE_X12Y52.CLK     Tcinck                0.303   mypropogater/ctr/M_ctr_q[23]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<23>
                                                       mypropogater/ctr/M_ctr_q_21
    -------------------------------------------------  ---------------------------
    Total                                      2.145ns (1.674ns logic, 0.471ns route)
                                                       (78.0% logic, 22.0% route)

--------------------------------------------------------------------------------
Slack:                  17.858ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mypropogater/ctr/M_ctr_q_3 (FF)
  Destination:          mypropogater/ctr/M_ctr_q_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.136ns (Levels of Logic = 8)
  Clock Path Skew:      0.029ns (0.652 - 0.623)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mypropogater/ctr/M_ctr_q_3 to mypropogater/ctr/M_ctr_q_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y47.DQ      Tcko                  0.525   mypropogater/ctr/M_ctr_q[3]
                                                       mypropogater/ctr/M_ctr_q_3
    SLICE_X12Y47.D5      net (fanout=1)        0.448   mypropogater/ctr/M_ctr_q[3]
    SLICE_X12Y47.COUT    Topcyd                0.312   mypropogater/ctr/M_ctr_q[3]
                                                       mypropogater/ctr/M_ctr_q[3]_rt
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X12Y48.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X12Y48.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[7]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X12Y49.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X12Y49.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[11]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X12Y50.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X12Y50.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[15]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X12Y51.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X12Y51.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[19]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<19>
    SLICE_X12Y52.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[19]
    SLICE_X12Y52.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[23]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<23>
    SLICE_X12Y53.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[23]
    SLICE_X12Y53.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[27]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<27>
    SLICE_X12Y54.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[27]
    SLICE_X12Y54.CLK     Tcinck                0.272   mypropogater/M_ctr_value[1]
                                                       mypropogater/ctr/Mcount_M_ctr_q_xor<31>
                                                       mypropogater/ctr/M_ctr_q_30
    -------------------------------------------------  ---------------------------
    Total                                      2.136ns (1.667ns logic, 0.469ns route)
                                                       (78.0% logic, 22.0% route)

--------------------------------------------------------------------------------
Slack:                  17.862ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mypropogater/ctr/M_ctr_q_7 (FF)
  Destination:          mypropogater/ctr/M_ctr_q_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.081ns (Levels of Logic = 7)
  Clock Path Skew:      -0.022ns (0.186 - 0.208)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mypropogater/ctr/M_ctr_q_7 to mypropogater/ctr/M_ctr_q_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y48.DQ      Tcko                  0.525   mypropogater/ctr/M_ctr_q[7]
                                                       mypropogater/ctr/M_ctr_q_7
    SLICE_X12Y48.D5      net (fanout=1)        0.448   mypropogater/ctr/M_ctr_q[7]
    SLICE_X12Y48.COUT    Topcyd                0.312   mypropogater/ctr/M_ctr_q[7]
                                                       mypropogater/ctr/M_ctr_q[7]_rt
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X12Y49.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X12Y49.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[11]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X12Y50.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X12Y50.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[15]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X12Y51.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X12Y51.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[19]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<19>
    SLICE_X12Y52.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[19]
    SLICE_X12Y52.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[23]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<23>
    SLICE_X12Y53.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[23]
    SLICE_X12Y53.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[27]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<27>
    SLICE_X12Y54.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[27]
    SLICE_X12Y54.CLK     Tcinck                0.313   mypropogater/M_ctr_value[1]
                                                       mypropogater/ctr/Mcount_M_ctr_q_xor<31>
                                                       mypropogater/ctr/M_ctr_q_31
    -------------------------------------------------  ---------------------------
    Total                                      2.081ns (1.615ns logic, 0.466ns route)
                                                       (77.6% logic, 22.4% route)

--------------------------------------------------------------------------------
Slack:                  17.872ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mypropogater/ctr/M_ctr_q_7 (FF)
  Destination:          mypropogater/ctr/M_ctr_q_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.071ns (Levels of Logic = 7)
  Clock Path Skew:      -0.022ns (0.186 - 0.208)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mypropogater/ctr/M_ctr_q_7 to mypropogater/ctr/M_ctr_q_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y48.DQ      Tcko                  0.525   mypropogater/ctr/M_ctr_q[7]
                                                       mypropogater/ctr/M_ctr_q_7
    SLICE_X12Y48.D5      net (fanout=1)        0.448   mypropogater/ctr/M_ctr_q[7]
    SLICE_X12Y48.COUT    Topcyd                0.312   mypropogater/ctr/M_ctr_q[7]
                                                       mypropogater/ctr/M_ctr_q[7]_rt
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X12Y49.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X12Y49.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[11]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X12Y50.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X12Y50.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[15]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X12Y51.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X12Y51.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[19]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<19>
    SLICE_X12Y52.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[19]
    SLICE_X12Y52.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[23]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<23>
    SLICE_X12Y53.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[23]
    SLICE_X12Y53.COUT    Tbyp                  0.093   mypropogater/ctr/M_ctr_q[27]
                                                       mypropogater/ctr/Mcount_M_ctr_q_cy<27>
    SLICE_X12Y54.CIN     net (fanout=1)        0.003   mypropogater/ctr/Mcount_M_ctr_q_cy[27]
    SLICE_X12Y54.CLK     Tcinck                0.303   mypropogater/M_ctr_value[1]
                                                       mypropogater/ctr/Mcount_M_ctr_q_xor<31>
                                                       mypropogater/ctr/M_ctr_q_29
    -------------------------------------------------  ---------------------------
    Total                                      2.071ns (1.605ns logic, 0.466ns route)
                                                       (77.5% logic, 22.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mypropogater/ctr/M_ctr_q[3]/CLK
  Logical resource: mypropogater/ctr/M_ctr_q_0/CK
  Location pin: SLICE_X12Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mypropogater/ctr/M_ctr_q[3]/CLK
  Logical resource: mypropogater/ctr/M_ctr_q_1/CK
  Location pin: SLICE_X12Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mypropogater/ctr/M_ctr_q[3]/CLK
  Logical resource: mypropogater/ctr/M_ctr_q_2/CK
  Location pin: SLICE_X12Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mypropogater/ctr/M_ctr_q[3]/CLK
  Logical resource: mypropogater/ctr/M_ctr_q_3/CK
  Location pin: SLICE_X12Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mypropogater/ctr/M_ctr_q[7]/CLK
  Logical resource: mypropogater/ctr/M_ctr_q_4/CK
  Location pin: SLICE_X12Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mypropogater/ctr/M_ctr_q[7]/CLK
  Logical resource: mypropogater/ctr/M_ctr_q_5/CK
  Location pin: SLICE_X12Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mypropogater/ctr/M_ctr_q[7]/CLK
  Logical resource: mypropogater/ctr/M_ctr_q_6/CK
  Location pin: SLICE_X12Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mypropogater/ctr/M_ctr_q[7]/CLK
  Logical resource: mypropogater/ctr/M_ctr_q_7/CK
  Location pin: SLICE_X12Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mypropogater/ctr/M_ctr_q[11]/CLK
  Logical resource: mypropogater/ctr/M_ctr_q_8/CK
  Location pin: SLICE_X12Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mypropogater/ctr/M_ctr_q[11]/CLK
  Logical resource: mypropogater/ctr/M_ctr_q_9/CK
  Location pin: SLICE_X12Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mypropogater/ctr/M_ctr_q[11]/CLK
  Logical resource: mypropogater/ctr/M_ctr_q_10/CK
  Location pin: SLICE_X12Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mypropogater/ctr/M_ctr_q[11]/CLK
  Logical resource: mypropogater/ctr/M_ctr_q_11/CK
  Location pin: SLICE_X12Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mypropogater/ctr/M_ctr_q[15]/CLK
  Logical resource: mypropogater/ctr/M_ctr_q_12/CK
  Location pin: SLICE_X12Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mypropogater/ctr/M_ctr_q[15]/CLK
  Logical resource: mypropogater/ctr/M_ctr_q_13/CK
  Location pin: SLICE_X12Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mypropogater/ctr/M_ctr_q[15]/CLK
  Logical resource: mypropogater/ctr/M_ctr_q_14/CK
  Location pin: SLICE_X12Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mypropogater/ctr/M_ctr_q[15]/CLK
  Logical resource: mypropogater/ctr/M_ctr_q_15/CK
  Location pin: SLICE_X12Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mypropogater/ctr/M_ctr_q[19]/CLK
  Logical resource: mypropogater/ctr/M_ctr_q_16/CK
  Location pin: SLICE_X12Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mypropogater/ctr/M_ctr_q[19]/CLK
  Logical resource: mypropogater/ctr/M_ctr_q_17/CK
  Location pin: SLICE_X12Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mypropogater/ctr/M_ctr_q[19]/CLK
  Logical resource: mypropogater/ctr/M_ctr_q_18/CK
  Location pin: SLICE_X12Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mypropogater/ctr/M_ctr_q[19]/CLK
  Logical resource: mypropogater/ctr/M_ctr_q_19/CK
  Location pin: SLICE_X12Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mypropogater/ctr/M_ctr_q[23]/CLK
  Logical resource: mypropogater/ctr/M_ctr_q_20/CK
  Location pin: SLICE_X12Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mypropogater/ctr/M_ctr_q[23]/CLK
  Logical resource: mypropogater/ctr/M_ctr_q_21/CK
  Location pin: SLICE_X12Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mypropogater/ctr/M_ctr_q[23]/CLK
  Logical resource: mypropogater/ctr/M_ctr_q_22/CK
  Location pin: SLICE_X12Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mypropogater/ctr/M_ctr_q[23]/CLK
  Logical resource: mypropogater/ctr/M_ctr_q_23/CK
  Location pin: SLICE_X12Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mypropogater/ctr/M_ctr_q[27]/CLK
  Logical resource: mypropogater/ctr/M_ctr_q_24/CK
  Location pin: SLICE_X12Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mypropogater/ctr/M_ctr_q[27]/CLK
  Logical resource: mypropogater/ctr/M_ctr_q_25/CK
  Location pin: SLICE_X12Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mypropogater/ctr/M_ctr_q[27]/CLK
  Logical resource: mypropogater/ctr/M_ctr_q_26/CK
  Location pin: SLICE_X12Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mypropogater/ctr/M_ctr_q[27]/CLK
  Logical resource: mypropogater/ctr/M_ctr_q_27/CK
  Location pin: SLICE_X12Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mypropogater/M_ctr_value[1]/CLK
  Logical resource: mypropogater/ctr/M_ctr_q_28/CK
  Location pin: SLICE_X12Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.424|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 767 paths, 0 nets, and 313 connections

Design statistics:
   Minimum period:   2.666ns{1}   (Maximum frequency: 375.094MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Nov 26 17:21:06 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 278 MB



