// Seed: 672470871
module module_0 ();
  wire id_1;
  assign module_2.id_0 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd61
) (
    id_1,
    _id_2,
    id_3
);
  input wire id_3;
  input wire _id_2;
  input wire id_1;
  parameter id_4 = -1 - -1'h0;
  tri1 id_5 = -1;
  wire id_6;
  assign id_6 = id_5++;
  module_0 modCall_1 ();
  logic [id_2 : -1] id_7 = id_2;
endmodule
module module_2 (
    output logic id_0,
    input  uwire id_1
);
  module_0 modCall_1 ();
  initial begin : LABEL_0
    id_0 = id_1;
  end
endmodule
