5 a 1 * 0
8 /data/cf/uvlogic1/uvg/trevorw/projects/covered/diags/verilog -t main -vcd param13.vcd -o param13.cdd -v param13.v
3 0 $root $root NA 0 0 1
3 0 main main param13.v 1 21 1
2 1 7 8000c 2 3d 12100a 0 0 1 2 1102 bar
1 foo 0 80000 1 0 31 0 1 1 1
1 a 5 830004 1 0 0 0 1 1 102
4 1 0 0
3 1 main.bar main.bar param13.v 7 10 1
2 2 8 50008 1 0 20004 0 0 1 4 0
2 3 8 10001 0 1 400 0 0 a
2 4 8 10008 1 37 11006 2 3
2 5 9 50007 1 32 8 0 0 foo
2 6 9 10001 0 1 400 0 0 a
2 7 9 10007 1 37 a 5 6
4 7 0 0
4 4 7 7
3 1 main.$u0 main.$u0 param13.v 0 19 1
