#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\Tools\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\Tools\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\Tools\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\Tools\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\Tools\iverilog\lib\ivl\va_math.vpi";
:vpi_module "D:\Tools\iverilog\lib\ivl\v2009.vpi";
S_000001efc550be20 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001efc5684dd0 .scope module, "feature_verification_tb" "feature_verification_tb" 3 10;
 .timescale -9 -12;
v000001efc56f0b00_0 .var "clk", 0 0;
v000001efc56f1000_0 .var/i "fail_count", 31 0;
v000001efc56f07e0_0 .var/i "pass_count", 31 0;
v000001efc56f1e60_0 .var "rst", 0 0;
v000001efc56f10a0_0 .var/i "total_ops", 31 0;
v000001efc56f1d20_0 .var "vpa_a", 15 0;
v000001efc56f0420_0 .var "vpa_b", 15 0;
v000001efc56f1aa0_0 .var "vpa_mode", 1 0;
v000001efc56f0f60_0 .net "vpa_result", 63 0, v000001efc56f13c0_0;  1 drivers
v000001efc56f1640_0 .var "vpa_valid", 0 0;
v000001efc56f1780_0 .net "vpa_valid_out", 0 0, v000001efc56f0ba0_0;  1 drivers
v000001efc56f18c0_0 .var "zdm_a", 7 0;
v000001efc56f09c0_0 .var "zdm_b", 7 0;
v000001efc56f0a60_0 .net "zdm_result", 15 0, v000001efc56f0ec0_0;  1 drivers
v000001efc56f0740_0 .net "zdm_skipped", 0 0, v000001efc56f1280_0;  1 drivers
v000001efc56f0100_0 .var "zdm_valid", 0 0;
v000001efc56f1960_0 .net "zdm_valid_out", 0 0, v000001efc56f0e20_0;  1 drivers
v000001efc56f1dc0_0 .var/i "zero_skip_count", 31 0;
S_000001efc5625360 .scope begin, "$unm_blk_29" "$unm_blk_29" 3 216, 3 216 0, S_000001efc5684dd0;
 .timescale -9 -12;
v000001efc566fc30_0 .var "p0", 7 0;
v000001efc566ff50_0 .var "p1", 7 0;
v000001efc566fb90_0 .var "p2", 7 0;
v000001efc5670270_0 .var "p3", 7 0;
S_000001efc5620830 .scope begin, "$unm_blk_32" "$unm_blk_32" 3 244, 3 244 0, S_000001efc5684dd0;
 .timescale -9 -12;
v000001efc566faf0_0 .var "p8_0", 15 0;
v000001efc5670310_0 .var "p8_1", 15 0;
S_000001efc567a5f0 .scope begin, "$unm_blk_35" "$unm_blk_35" 3 270, 3 270 0, S_000001efc5684dd0;
 .timescale -9 -12;
v000001efc566fa50_0 .var "qp0", 15 0;
v000001efc5670590_0 .var "qp1", 15 0;
S_000001efc567ba80 .scope begin, "$unm_blk_38" "$unm_blk_38" 3 293, 3 293 0, S_000001efc5684dd0;
 .timescale -9 -12;
v000001efc566f9b0_0 .var "fp", 31 0;
S_000001efc56796d0 .scope begin, "sparse_test" "sparse_test" 3 154, 3 154 0, S_000001efc5684dd0;
 .timescale -9 -12;
v000001efc566feb0 .array "activations", 7 0, 7 0;
v000001efc566fcd0_0 .var/i "k", 31 0;
v000001efc566fff0_0 .var/i "sparse_skips", 31 0;
v000001efc56703b0_0 .var/i "sparse_total", 31 0;
v000001efc566fd70_0 .var "weight", 7 0;
E_000001efc5673db0 .event negedge, v000001efc56704f0_0;
S_000001efc5687490 .scope module, "u_vpa" "variable_precision_alu" 3 38, 4 8 0, S_000001efc5684dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 16 "a";
    .port_info 4 /INPUT 16 "b";
    .port_info 5 /INPUT 2 "mode";
    .port_info 6 /OUTPUT 64 "result";
    .port_info 7 /OUTPUT 1 "valid_out";
v000001efc566fe10_0 .net "a", 15 0, v000001efc56f1d20_0;  1 drivers
v000001efc566f870_0 .net "b", 15 0, v000001efc56f0420_0;  1 drivers
v000001efc56704f0_0 .net "clk", 0 0, v000001efc56f0b00_0;  1 drivers
v000001efc566f910_0 .net "mode", 1 0, v000001efc56f1aa0_0;  1 drivers
v000001efc5670090_0 .var "prod16", 31 0;
v000001efc5670130_0 .var "prod4_0", 7 0;
v000001efc56701d0_0 .var "prod4_1", 7 0;
v000001efc5670450_0 .var "prod4_2", 7 0;
v000001efc5670630_0 .var "prod4_3", 7 0;
v000001efc56706d0_0 .var "prod8_0", 15 0;
v000001efc56f1820_0 .var "prod8_1", 15 0;
v000001efc56f13c0_0 .var "result", 63 0;
v000001efc56f0880_0 .net "rst", 0 0, v000001efc56f1e60_0;  1 drivers
v000001efc56f16e0_0 .net "valid_in", 0 0, v000001efc56f1640_0;  1 drivers
v000001efc56f0ba0_0 .var "valid_out", 0 0;
E_000001efc5673f30 .event posedge, v000001efc56f0880_0, v000001efc56704f0_0;
S_000001efc5621da0 .scope module, "u_zdm" "zero_detect_mult" 3 22, 5 8 0, S_000001efc5684dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 8 "a";
    .port_info 4 /INPUT 8 "b";
    .port_info 5 /OUTPUT 16 "result";
    .port_info 6 /OUTPUT 1 "skipped";
    .port_info 7 /OUTPUT 1 "valid_out";
v000001efc56f1140_0 .net "a", 7 0, v000001efc56f18c0_0;  1 drivers
v000001efc56f0920_0 .net "b", 7 0, v000001efc56f09c0_0;  1 drivers
v000001efc56f1c80_0 .net "clk", 0 0, v000001efc56f0b00_0;  alias, 1 drivers
v000001efc56f0ec0_0 .var "result", 15 0;
v000001efc56f0240_0 .net "rst", 0 0, v000001efc56f1e60_0;  alias, 1 drivers
v000001efc56f1280_0 .var "skipped", 0 0;
v000001efc56f1320_0 .net "valid_in", 0 0, v000001efc56f0100_0;  1 drivers
v000001efc56f0e20_0 .var "valid_out", 0 0;
E_000001efc5673cf0 .event posedge, v000001efc56704f0_0;
    .scope S_000001efc5621da0;
T_0 ;
    %wait E_000001efc5673cf0;
    %load/vec4 v000001efc56f0240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001efc56f0ec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001efc56f1280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001efc56f0e20_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001efc56f1320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001efc56f1140_0;
    %cmpi/e 0, 0, 8;
    %jmp/1 T_0.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001efc56f0920_0;
    %cmpi/e 0, 0, 8;
    %flag_or 4, 8;
T_0.6;
    %jmp/0xz  T_0.4, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001efc56f0ec0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001efc56f1280_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v000001efc56f1140_0;
    %pad/u 16;
    %load/vec4 v000001efc56f0920_0;
    %pad/u 16;
    %mul;
    %assign/vec4 v000001efc56f0ec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001efc56f1280_0, 0;
T_0.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001efc56f0e20_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001efc56f0e20_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001efc5687490;
T_1 ;
    %wait E_000001efc5673f30;
    %load/vec4 v000001efc56f0880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v000001efc56f13c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001efc56f0ba0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001efc56f16e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v000001efc566f910_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v000001efc56f13c0_0, 0;
    %jmp T_1.8;
T_1.4 ;
    %load/vec4 v000001efc566fe10_0;
    %parti/s 4, 0, 2;
    %pad/u 8;
    %load/vec4 v000001efc566f870_0;
    %parti/s 4, 0, 2;
    %pad/u 8;
    %mul;
    %store/vec4 v000001efc5670130_0, 0, 8;
    %load/vec4 v000001efc566fe10_0;
    %parti/s 4, 4, 4;
    %pad/u 8;
    %load/vec4 v000001efc566f870_0;
    %parti/s 4, 4, 4;
    %pad/u 8;
    %mul;
    %store/vec4 v000001efc56701d0_0, 0, 8;
    %load/vec4 v000001efc566fe10_0;
    %parti/s 4, 8, 5;
    %pad/u 8;
    %load/vec4 v000001efc566f870_0;
    %parti/s 4, 8, 5;
    %pad/u 8;
    %mul;
    %store/vec4 v000001efc5670450_0, 0, 8;
    %load/vec4 v000001efc566fe10_0;
    %parti/s 4, 12, 5;
    %pad/u 8;
    %load/vec4 v000001efc566f870_0;
    %parti/s 4, 12, 5;
    %pad/u 8;
    %mul;
    %store/vec4 v000001efc5670630_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v000001efc5670630_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 8;
    %load/vec4 v000001efc5670450_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 8;
    %load/vec4 v000001efc56701d0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 8;
    %load/vec4 v000001efc5670130_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001efc56f13c0_0, 0;
    %jmp T_1.8;
T_1.5 ;
    %load/vec4 v000001efc566fe10_0;
    %parti/s 8, 0, 2;
    %pad/u 16;
    %load/vec4 v000001efc566f870_0;
    %parti/s 8, 0, 2;
    %pad/u 16;
    %mul;
    %store/vec4 v000001efc56706d0_0, 0, 16;
    %load/vec4 v000001efc566fe10_0;
    %parti/s 8, 8, 5;
    %pad/u 16;
    %load/vec4 v000001efc566f870_0;
    %parti/s 8, 8, 5;
    %pad/u 16;
    %mul;
    %store/vec4 v000001efc56f1820_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %concati/vec4 0, 0, 16;
    %load/vec4 v000001efc56f1820_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001efc56706d0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001efc56f13c0_0, 0;
    %jmp T_1.8;
T_1.6 ;
    %load/vec4 v000001efc566fe10_0;
    %pad/u 32;
    %load/vec4 v000001efc566f870_0;
    %pad/u 32;
    %mul;
    %store/vec4 v000001efc5670090_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001efc5670090_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001efc56f13c0_0, 0;
    %jmp T_1.8;
T_1.8 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001efc56f0ba0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001efc56f0ba0_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001efc5684dd0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001efc56f07e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001efc56f1000_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001efc56f1dc0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001efc56f10a0_0, 0, 32;
    %end;
    .thread T_2, $init;
    .scope S_000001efc5684dd0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001efc56f0b00_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_000001efc5684dd0;
T_4 ;
    %delay 5000, 0;
    %load/vec4 v000001efc56f0b00_0;
    %inv;
    %store/vec4 v000001efc56f0b00_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_000001efc5684dd0;
T_5 ;
    %vpi_call/w 3 53 "$dumpfile", "sim/waveforms/feature_verification.vcd" {0 0 0};
    %vpi_call/w 3 54 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001efc5684dd0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_000001efc5684dd0;
T_6 ;
    %vpi_call/w 3 58 "$display", "\000" {0 0 0};
    %vpi_call/w 3 59 "$display", "============================================================" {0 0 0};
    %vpi_call/w 3 60 "$display", "  BitbyBit GPU -- Feature Verification Suite" {0 0 0};
    %vpi_call/w 3 61 "$display", "============================================================" {0 0 0};
    %vpi_call/w 3 62 "$display", "\000" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001efc56f1e60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001efc56f0100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001efc56f1640_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001efc56f18c0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001efc56f09c0_0, 0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001efc56f1d20_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001efc56f0420_0, 0, 16;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001efc56f1aa0_0, 0, 2;
    %delay 35000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001efc56f1e60_0, 0, 1;
    %delay 15000, 0;
    %vpi_call/w 3 72 "$display", "------------------------------------------------------------" {0 0 0};
    %vpi_call/w 3 73 "$display", "  TEST 1: Zero-Skip Optimization" {0 0 0};
    %vpi_call/w 3 74 "$display", "  When either operand is zero, multiplication is SKIPPED." {0 0 0};
    %vpi_call/w 3 75 "$display", "  The 'skipped' flag goes HIGH and result = 0 in 1 cycle." {0 0 0};
    %vpi_call/w 3 76 "$display", "------------------------------------------------------------" {0 0 0};
    %vpi_call/w 3 77 "$display", "\000" {0 0 0};
    %wait E_000001efc5673db0;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v000001efc56f18c0_0, 0, 8;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v000001efc56f09c0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001efc56f0100_0, 0, 1;
    %wait E_000001efc5673db0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001efc56f0100_0, 0, 1;
    %delay 1000, 0;
    %load/vec4 v000001efc56f10a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001efc56f10a0_0, 0, 32;
    %load/vec4 v000001efc56f1960_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_6.3, 10;
    %load/vec4 v000001efc56f0a60_0;
    %pushi/vec4 15, 0, 16;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.2, 9;
    %load/vec4 v000001efc56f0740_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %vpi_call/w 3 84 "$display", "  [PASS] 5 x 3 = %0d | skipped=%b (correct: multiply executed)", v000001efc56f0a60_0, v000001efc56f0740_0 {0 0 0};
    %load/vec4 v000001efc56f07e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001efc56f07e0_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 87 "$display", "  [FAIL] 5 x 3 => result=%0d skipped=%b", v000001efc56f0a60_0, v000001efc56f0740_0 {0 0 0};
    %load/vec4 v000001efc56f1000_0;
    %addi 1, 0, 32;
    %store/vec4 v000001efc56f1000_0, 0, 32;
T_6.1 ;
    %wait E_000001efc5673db0;
    %wait E_000001efc5673db0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001efc56f18c0_0, 0, 8;
    %pushi/vec4 42, 0, 8;
    %store/vec4 v000001efc56f09c0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001efc56f0100_0, 0, 1;
    %wait E_000001efc5673db0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001efc56f0100_0, 0, 1;
    %delay 1000, 0;
    %load/vec4 v000001efc56f10a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001efc56f10a0_0, 0, 32;
    %load/vec4 v000001efc56f1960_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_6.7, 10;
    %load/vec4 v000001efc56f0a60_0;
    %pushi/vec4 0, 0, 16;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.6, 9;
    %load/vec4 v000001efc56f0740_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %vpi_call/w 3 97 "$display", "  [PASS] 0 x 42 = %0d | skipped=%b (ZERO-SKIP: multiply BYPASSED!)", v000001efc56f0a60_0, v000001efc56f0740_0 {0 0 0};
    %load/vec4 v000001efc56f07e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001efc56f07e0_0, 0, 32;
    %load/vec4 v000001efc56f1dc0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001efc56f1dc0_0, 0, 32;
    %jmp T_6.5;
T_6.4 ;
    %vpi_call/w 3 101 "$display", "  [FAIL] 0 x 42 => result=%0d skipped=%b", v000001efc56f0a60_0, v000001efc56f0740_0 {0 0 0};
    %load/vec4 v000001efc56f1000_0;
    %addi 1, 0, 32;
    %store/vec4 v000001efc56f1000_0, 0, 32;
T_6.5 ;
    %wait E_000001efc5673db0;
    %wait E_000001efc5673db0;
    %pushi/vec4 100, 0, 8;
    %store/vec4 v000001efc56f18c0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001efc56f09c0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001efc56f0100_0, 0, 1;
    %wait E_000001efc5673db0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001efc56f0100_0, 0, 1;
    %delay 1000, 0;
    %load/vec4 v000001efc56f10a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001efc56f10a0_0, 0, 32;
    %load/vec4 v000001efc56f1960_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_6.11, 10;
    %load/vec4 v000001efc56f0a60_0;
    %pushi/vec4 0, 0, 16;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.10, 9;
    %load/vec4 v000001efc56f0740_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %vpi_call/w 3 111 "$display", "  [PASS] 100 x 0 = %0d | skipped=%b (ZERO-SKIP: multiply BYPASSED!)", v000001efc56f0a60_0, v000001efc56f0740_0 {0 0 0};
    %load/vec4 v000001efc56f07e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001efc56f07e0_0, 0, 32;
    %load/vec4 v000001efc56f1dc0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001efc56f1dc0_0, 0, 32;
    %jmp T_6.9;
T_6.8 ;
    %vpi_call/w 3 115 "$display", "  [FAIL] 100 x 0 => result=%0d skipped=%b", v000001efc56f0a60_0, v000001efc56f0740_0 {0 0 0};
    %load/vec4 v000001efc56f1000_0;
    %addi 1, 0, 32;
    %store/vec4 v000001efc56f1000_0, 0, 32;
T_6.9 ;
    %wait E_000001efc5673db0;
    %wait E_000001efc5673db0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001efc56f18c0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001efc56f09c0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001efc56f0100_0, 0, 1;
    %wait E_000001efc5673db0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001efc56f0100_0, 0, 1;
    %delay 1000, 0;
    %load/vec4 v000001efc56f10a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001efc56f10a0_0, 0, 32;
    %load/vec4 v000001efc56f1960_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_6.15, 10;
    %load/vec4 v000001efc56f0a60_0;
    %pushi/vec4 0, 0, 16;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.14, 9;
    %load/vec4 v000001efc56f0740_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.12, 8;
    %vpi_call/w 3 125 "$display", "  [PASS] 0 x 0 = %0d | skipped=%b (ZERO-SKIP: multiply BYPASSED!)", v000001efc56f0a60_0, v000001efc56f0740_0 {0 0 0};
    %load/vec4 v000001efc56f07e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001efc56f07e0_0, 0, 32;
    %load/vec4 v000001efc56f1dc0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001efc56f1dc0_0, 0, 32;
    %jmp T_6.13;
T_6.12 ;
    %vpi_call/w 3 129 "$display", "  [FAIL] 0 x 0 => result=%0d skipped=%b", v000001efc56f0a60_0, v000001efc56f0740_0 {0 0 0};
    %load/vec4 v000001efc56f1000_0;
    %addi 1, 0, 32;
    %store/vec4 v000001efc56f1000_0, 0, 32;
T_6.13 ;
    %wait E_000001efc5673db0;
    %wait E_000001efc5673db0;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v000001efc56f18c0_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v000001efc56f09c0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001efc56f0100_0, 0, 1;
    %wait E_000001efc5673db0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001efc56f0100_0, 0, 1;
    %delay 1000, 0;
    %load/vec4 v000001efc56f10a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001efc56f10a0_0, 0, 32;
    %load/vec4 v000001efc56f1960_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_6.19, 10;
    %load/vec4 v000001efc56f0a60_0;
    %pushi/vec4 65025, 0, 16;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.19;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.18, 9;
    %load/vec4 v000001efc56f0740_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.16, 8;
    %vpi_call/w 3 139 "$display", "  [PASS] 255 x 255 = %0d | skipped=%b (correct: max values computed)", v000001efc56f0a60_0, v000001efc56f0740_0 {0 0 0};
    %load/vec4 v000001efc56f07e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001efc56f07e0_0, 0, 32;
    %jmp T_6.17;
T_6.16 ;
    %vpi_call/w 3 142 "$display", "  [FAIL] 255 x 255 => result=%0d skipped=%b", v000001efc56f0a60_0, v000001efc56f0740_0 {0 0 0};
    %load/vec4 v000001efc56f1000_0;
    %addi 1, 0, 32;
    %store/vec4 v000001efc56f1000_0, 0, 32;
T_6.17 ;
    %wait E_000001efc5673db0;
    %vpi_call/w 3 148 "$display", "\000" {0 0 0};
    %vpi_call/w 3 149 "$display", "  Simulating sparse activation vector [0, 3, 0, 0, 7, 0, 0, 2]:" {0 0 0};
    %vpi_call/w 3 150 "$display", "  (Typical transformer hidden state has ~80%%+ zeros after ReLU/GELU)" {0 0 0};
    %vpi_call/w 3 151 "$display", "\000" {0 0 0};
    %fork t_1, S_000001efc56796d0;
    %jmp t_0;
    .scope S_000001efc56796d0;
t_1 ;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001efc566feb0, 4, 0;
    %pushi/vec4 3, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001efc566feb0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001efc566feb0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001efc566feb0, 4, 0;
    %pushi/vec4 7, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001efc566feb0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001efc566feb0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001efc566feb0, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001efc566feb0, 4, 0;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v000001efc566fd70_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001efc566fff0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001efc56703b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001efc566fcd0_0, 0, 32;
T_6.20 ;
    %load/vec4 v000001efc566fcd0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_6.21, 5;
    %wait E_000001efc5673db0;
    %ix/getv/s 4, v000001efc566fcd0_0;
    %load/vec4a v000001efc566feb0, 4;
    %store/vec4 v000001efc56f18c0_0, 0, 8;
    %load/vec4 v000001efc566fd70_0;
    %store/vec4 v000001efc56f09c0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001efc56f0100_0, 0, 1;
    %wait E_000001efc5673db0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001efc56f0100_0, 0, 1;
    %delay 1000, 0;
    %load/vec4 v000001efc56f10a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001efc56f10a0_0, 0, 32;
    %load/vec4 v000001efc56703b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001efc56703b0_0, 0, 32;
    %load/vec4 v000001efc56f0740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.22, 8;
    %load/vec4 v000001efc566fff0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001efc566fff0_0, 0, 32;
    %load/vec4 v000001efc56f1dc0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001efc56f1dc0_0, 0, 32;
T_6.22 ;
    %load/vec4 v000001efc56f0740_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.24, 8;
    %pushi/vec4 1532642642, 0, 32; draw_string_vec4
    %pushi/vec4 1328370507, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4804701, 0, 24; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_6.25, 8;
T_6.24 ; End of true expr.
    %pushi/vec4 5981007, 0, 32; draw_string_vec4
    %pushi/vec4 1297110356, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4539485, 0, 24; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_6.25, 8;
 ; End of false expr.
    %blend;
T_6.25;
    %vpi_call/w 3 180 "$display", "    act[%0d]=%3d x w=%0d => result=%5d | skipped=%b %s", v000001efc566fcd0_0, &A<v000001efc566feb0, v000001efc566fcd0_0 >, v000001efc566fd70_0, v000001efc56f0a60_0, v000001efc56f0740_0, S<0,vec4,u88> {1 0 0};
    %wait E_000001efc5673db0;
    %load/vec4 v000001efc566fcd0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001efc566fcd0_0, 0, 32;
    %jmp T_6.20;
T_6.21 ;
    %vpi_call/w 3 186 "$display", "\000" {0 0 0};
    %load/vec4 v000001efc566fff0_0;
    %cvt/rv/s;
    %pushi/real 1677721600, 4072; load=100.000
    %mul/wr;
    %load/vec4 v000001efc56703b0_0;
    %cvt/rv/s;
    %div/wr;
    %vpi_call/w 3 187 "$display", "  Sparse vector result: %0d/%0d operations SKIPPED (%.0f%% savings)", v000001efc566fff0_0, v000001efc56703b0_0, W<0,r> {0 1 0};
    %load/vec4 v000001efc56f07e0_0;
    %addi 8, 0, 32;
    %store/vec4 v000001efc56f07e0_0, 0, 32;
    %end;
    .scope S_000001efc5684dd0;
t_0 %join;
    %vpi_call/w 3 193 "$display", "\000" {0 0 0};
    %vpi_call/w 3 194 "$display", "  ZERO-SKIP SUMMARY: %0d/%0d total operations skipped so far", v000001efc56f1dc0_0, v000001efc56f10a0_0 {0 0 0};
    %vpi_call/w 3 200 "$display", "\000" {0 0 0};
    %vpi_call/w 3 201 "$display", "------------------------------------------------------------" {0 0 0};
    %vpi_call/w 3 202 "$display", "  TEST 2: Variable-Precision Parallel ALU" {0 0 0};
    %vpi_call/w 3 203 "$display", "  Same 16-bit datapath executes multiple narrow operations" {0 0 0};
    %vpi_call/w 3 204 "$display", "  in parallel, maximizing hardware utilization." {0 0 0};
    %vpi_call/w 3 205 "$display", "------------------------------------------------------------" {0 0 0};
    %vpi_call/w 3 206 "$display", "\000" {0 0 0};
    %vpi_call/w 3 209 "$display", "  MODE 00: 4-bit precision (4 parallel multiplies per cycle)" {0 0 0};
    %vpi_call/w 3 210 "$display", "  Input A = 0x3251 = nibbles [3, 2, 5, 1]" {0 0 0};
    %vpi_call/w 3 211 "$display", "  Input B = 0x4162 = nibbles [4, 1, 6, 2]" {0 0 0};
    %vpi_call/w 3 212 "$display", "  Expected: 4 PARALLEL products: 1*2=2, 5*6=30, 2*1=2, 3*4=12" {0 0 0};
    %wait E_000001efc5673db0;
    %pushi/vec4 12881, 0, 16;
    %store/vec4 v000001efc56f1d20_0, 0, 16;
    %pushi/vec4 16738, 0, 16;
    %store/vec4 v000001efc56f0420_0, 0, 16;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001efc56f1aa0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001efc56f1640_0, 0, 1;
    %wait E_000001efc5673db0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001efc56f1640_0, 0, 1;
    %delay 1000, 0;
    %fork t_3, S_000001efc5625360;
    %jmp t_2;
    .scope S_000001efc5625360;
t_3 ;
    %load/vec4 v000001efc56f0f60_0;
    %parti/s 8, 0, 2;
    %store/vec4 v000001efc566fc30_0, 0, 8;
    %load/vec4 v000001efc56f0f60_0;
    %parti/s 8, 16, 6;
    %store/vec4 v000001efc566ff50_0, 0, 8;
    %load/vec4 v000001efc56f0f60_0;
    %parti/s 8, 32, 7;
    %store/vec4 v000001efc566fb90_0, 0, 8;
    %load/vec4 v000001efc56f0f60_0;
    %parti/s 8, 48, 7;
    %store/vec4 v000001efc5670270_0, 0, 8;
    %vpi_call/w 3 222 "$display", "  Result: prod[0]=%0d  prod[1]=%0d  prod[2]=%0d  prod[3]=%0d", v000001efc566fc30_0, v000001efc566ff50_0, v000001efc566fb90_0, v000001efc5670270_0 {0 0 0};
    %load/vec4 v000001efc566fc30_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_6.30, 4;
    %load/vec4 v000001efc566ff50_0;
    %pad/u 32;
    %pushi/vec4 30, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.30;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_6.29, 10;
    %load/vec4 v000001efc566fb90_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.29;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.28, 9;
    %load/vec4 v000001efc5670270_0;
    %pad/u 32;
    %pushi/vec4 12, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.28;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.26, 8;
    %vpi_call/w 3 225 "$display", "  [PASS] 4 multiplications executed in 1 clock cycle!" {0 0 0};
    %load/vec4 v000001efc56f07e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001efc56f07e0_0, 0, 32;
    %jmp T_6.27;
T_6.26 ;
    %vpi_call/w 3 228 "$display", "  [FAIL] Expected: 2, 30, 2, 12" {0 0 0};
    %load/vec4 v000001efc56f1000_0;
    %addi 1, 0, 32;
    %store/vec4 v000001efc56f1000_0, 0, 32;
T_6.27 ;
    %end;
    .scope S_000001efc5684dd0;
t_2 %join;
    %wait E_000001efc5673db0;
    %vpi_call/w 3 234 "$display", "\000" {0 0 0};
    %vpi_call/w 3 237 "$display", "  MODE 01: 8-bit precision (2 parallel multiplies per cycle)" {0 0 0};
    %vpi_call/w 3 238 "$display", "  Input A = 0x0A05 = bytes [10, 5]" {0 0 0};
    %vpi_call/w 3 239 "$display", "  Input B = 0x0304 = bytes [3, 4]" {0 0 0};
    %vpi_call/w 3 240 "$display", "  Expected: 2 PARALLEL products: 5*4=20, 10*3=30" {0 0 0};
    %wait E_000001efc5673db0;
    %pushi/vec4 2565, 0, 16;
    %store/vec4 v000001efc56f1d20_0, 0, 16;
    %pushi/vec4 772, 0, 16;
    %store/vec4 v000001efc56f0420_0, 0, 16;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001efc56f1aa0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001efc56f1640_0, 0, 1;
    %wait E_000001efc5673db0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001efc56f1640_0, 0, 1;
    %delay 1000, 0;
    %fork t_5, S_000001efc5620830;
    %jmp t_4;
    .scope S_000001efc5620830;
t_5 ;
    %load/vec4 v000001efc56f0f60_0;
    %parti/s 16, 0, 2;
    %store/vec4 v000001efc566faf0_0, 0, 16;
    %load/vec4 v000001efc56f0f60_0;
    %parti/s 16, 16, 6;
    %store/vec4 v000001efc5670310_0, 0, 16;
    %vpi_call/w 3 248 "$display", "  Result: prod[0]=%0d  prod[1]=%0d", v000001efc566faf0_0, v000001efc5670310_0 {0 0 0};
    %load/vec4 v000001efc566faf0_0;
    %pad/u 32;
    %cmpi/e 20, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_6.33, 4;
    %load/vec4 v000001efc5670310_0;
    %pad/u 32;
    %pushi/vec4 30, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.33;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.31, 8;
    %vpi_call/w 3 250 "$display", "  [PASS] 2 multiplications executed in 1 clock cycle!" {0 0 0};
    %vpi_call/w 3 251 "$display", "  >>> This is INT8 parallel on a 16-bit ALU! <<<" {0 0 0};
    %load/vec4 v000001efc56f07e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001efc56f07e0_0, 0, 32;
    %jmp T_6.32;
T_6.31 ;
    %vpi_call/w 3 254 "$display", "  [FAIL] Expected: 20, 30" {0 0 0};
    %load/vec4 v000001efc56f1000_0;
    %addi 1, 0, 32;
    %store/vec4 v000001efc56f1000_0, 0, 32;
T_6.32 ;
    %end;
    .scope S_000001efc5684dd0;
t_4 %join;
    %wait E_000001efc5673db0;
    %vpi_call/w 3 260 "$display", "\000" {0 0 0};
    %vpi_call/w 3 263 "$display", "  MODE 01: INT8 quantized weights on 16-bit datapath" {0 0 0};
    %vpi_call/w 3 264 "$display", "  Simulating: two Q8 weight*activation pairs simultaneously" {0 0 0};
    %vpi_call/w 3 265 "$display", "  weight_a=127 (=0.5 in Q8), act_a=200" {0 0 0};
    %vpi_call/w 3 266 "$display", "  weight_b=64  (=0.25 in Q8), act_b=100" {0 0 0};
    %wait E_000001efc5673db0;
    %pushi/vec4 16511, 0, 16;
    %store/vec4 v000001efc56f1d20_0, 0, 16;
    %pushi/vec4 25800, 0, 16;
    %store/vec4 v000001efc56f0420_0, 0, 16;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001efc56f1aa0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001efc56f1640_0, 0, 1;
    %wait E_000001efc5673db0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001efc56f1640_0, 0, 1;
    %delay 1000, 0;
    %fork t_7, S_000001efc567a5f0;
    %jmp t_6;
    .scope S_000001efc567a5f0;
t_7 ;
    %load/vec4 v000001efc56f0f60_0;
    %parti/s 16, 0, 2;
    %store/vec4 v000001efc566fa50_0, 0, 16;
    %load/vec4 v000001efc56f0f60_0;
    %parti/s 16, 16, 6;
    %store/vec4 v000001efc5670590_0, 0, 16;
    %vpi_call/w 3 274 "$display", "  Result: 127*200=%0d  64*100=%0d  (both computed in ONE cycle)", v000001efc566fa50_0, v000001efc5670590_0 {0 0 0};
    %load/vec4 v000001efc566fa50_0;
    %pad/u 32;
    %cmpi/e 25400, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_6.36, 4;
    %load/vec4 v000001efc5670590_0;
    %pad/u 32;
    %pushi/vec4 6400, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.36;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.34, 8;
    %vpi_call/w 3 276 "$display", "  [PASS] Dual INT8 quantized MAC in single cycle!" {0 0 0};
    %load/vec4 v000001efc56f07e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001efc56f07e0_0, 0, 32;
    %jmp T_6.35;
T_6.34 ;
    %vpi_call/w 3 279 "$display", "  [FAIL] Expected: 25400, 6400" {0 0 0};
    %load/vec4 v000001efc56f1000_0;
    %addi 1, 0, 32;
    %store/vec4 v000001efc56f1000_0, 0, 32;
T_6.35 ;
    %end;
    .scope S_000001efc5684dd0;
t_6 %join;
    %wait E_000001efc5673db0;
    %vpi_call/w 3 285 "$display", "\000" {0 0 0};
    %vpi_call/w 3 288 "$display", "  MODE 10: 16-bit full precision (1 multiply per cycle)" {0 0 0};
    %vpi_call/w 3 289 "$display", "  Input: 1000 x 2000 = 2000000" {0 0 0};
    %wait E_000001efc5673db0;
    %pushi/vec4 1000, 0, 16;
    %store/vec4 v000001efc56f1d20_0, 0, 16;
    %pushi/vec4 2000, 0, 16;
    %store/vec4 v000001efc56f0420_0, 0, 16;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001efc56f1aa0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001efc56f1640_0, 0, 1;
    %wait E_000001efc5673db0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001efc56f1640_0, 0, 1;
    %delay 1000, 0;
    %fork t_9, S_000001efc567ba80;
    %jmp t_8;
    .scope S_000001efc567ba80;
t_9 ;
    %load/vec4 v000001efc56f0f60_0;
    %parti/s 32, 0, 2;
    %store/vec4 v000001efc566f9b0_0, 0, 32;
    %vpi_call/w 3 296 "$display", "  Result: %0d", v000001efc566f9b0_0 {0 0 0};
    %load/vec4 v000001efc566f9b0_0;
    %cmpi/e 2000000, 0, 32;
    %jmp/0xz  T_6.37, 4;
    %vpi_call/w 3 298 "$display", "  [PASS] Full 16-bit precision when needed." {0 0 0};
    %load/vec4 v000001efc56f07e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001efc56f07e0_0, 0, 32;
    %jmp T_6.38;
T_6.37 ;
    %vpi_call/w 3 301 "$display", "  [FAIL] Expected: 2000000" {0 0 0};
    %load/vec4 v000001efc56f1000_0;
    %addi 1, 0, 32;
    %store/vec4 v000001efc56f1000_0, 0, 32;
T_6.38 ;
    %end;
    .scope S_000001efc5684dd0;
t_8 %join;
    %wait E_000001efc5673db0;
    %vpi_call/w 3 310 "$display", "\000" {0 0 0};
    %vpi_call/w 3 311 "$display", "------------------------------------------------------------" {0 0 0};
    %vpi_call/w 3 312 "$display", "  TEST 3: Throughput Comparison" {0 0 0};
    %vpi_call/w 3 313 "$display", "  How many useful multiplications per clock cycle?" {0 0 0};
    %vpi_call/w 3 314 "$display", "------------------------------------------------------------" {0 0 0};
    %vpi_call/w 3 315 "$display", "\000" {0 0 0};
    %vpi_call/w 3 316 "$display", "  | Mode     | Precision | Multiplies/Cycle | Speedup |" {0 0 0};
    %vpi_call/w 3 317 "$display", "  |----------|-----------|------------------|---------|" {0 0 0};
    %vpi_call/w 3 318 "$display", "  | 4-bit    | INT4      | 4                | 4x      |" {0 0 0};
    %vpi_call/w 3 319 "$display", "  | 8-bit    | INT8/Q8   | 2                | 2x      |" {0 0 0};
    %vpi_call/w 3 320 "$display", "  | 16-bit   | INT16/Q88 | 1                | 1x      |" {0 0 0};
    %vpi_call/w 3 321 "$display", "\000" {0 0 0};
    %vpi_call/w 3 322 "$display", "  For GPT-2 inference with Q8.8 weights:" {0 0 0};
    %vpi_call/w 3 323 "$display", "    - Variable ALU processes 2 INT8 weight*act pairs per cycle" {0 0 0};
    %vpi_call/w 3 324 "$display", "    - Zero-skip eliminates ~62.5%% of multiplies in sparse input" {0 0 0};
    %vpi_call/w 3 325 "$display", "    - Combined: up to 5.3x fewer actual multiply cycles needed" {0 0 0};
    %vpi_call/w 3 330 "$display", "\000" {0 0 0};
    %vpi_call/w 3 331 "$display", "============================================================" {0 0 0};
    %vpi_call/w 3 332 "$display", "  VERIFICATION SUMMARY" {0 0 0};
    %vpi_call/w 3 333 "$display", "============================================================" {0 0 0};
    %vpi_call/w 3 334 "$display", "  Total Tests:        %0d PASSED, %0d FAILED", v000001efc56f07e0_0, v000001efc56f1000_0 {0 0 0};
    %vpi_call/w 3 335 "$display", "  Zero-Skip Count:    %0d / %0d operations skipped", v000001efc56f1dc0_0, v000001efc56f10a0_0 {0 0 0};
    %load/vec4 v000001efc56f1dc0_0;
    %cvt/rv/s;
    %pushi/real 1677721600, 4072; load=100.000
    %mul/wr;
    %load/vec4 v000001efc56f10a0_0;
    %cvt/rv/s;
    %div/wr;
    %vpi_call/w 3 336 "$display", "  Zero-Skip Rate:     %.1f%%", W<0,r> {0 1 0};
    %vpi_call/w 3 337 "$display", "  ALU Parallel Modes: 4-bit(4x), 8-bit(2x), 16-bit(1x) ALL VERIFIED" {0 0 0};
    %vpi_call/w 3 338 "$display", "============================================================" {0 0 0};
    %vpi_call/w 3 339 "$display", "\000" {0 0 0};
    %load/vec4 v000001efc56f1000_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.39, 4;
    %vpi_call/w 3 342 "$display", "  >>> ALL FEATURES WORKING AS DESIGNED <<<" {0 0 0};
    %jmp T_6.40;
T_6.39 ;
    %vpi_call/w 3 344 "$display", "  >>> %0d FAILURES DETECTED <<<", v000001efc56f1000_0 {0 0 0};
T_6.40 ;
    %vpi_call/w 3 346 "$display", "\000" {0 0 0};
    %vpi_call/w 3 347 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "tb/demo/feature_verification_tb.v";
    "rtl/primitives/variable_precision_alu.v";
    "rtl/primitives/zero_detect_mult.v";
