// -------------------------------------------------------------
//
// Generated Architecture Declaration for rtl of inst_a_e
//
// Generated
//  by:  wig
//  on:  Wed Nov 10 10:28:39 2004
//  cmd: H:/work/mix_new/MIX/mix_0.pl -strip -nodelta ../../genwidth.xls
//
// !!! Do not edit this file! Autogenerated by MIX !!!
// $Author: wig $
// $Id: inst_a_e.v,v 1.3 2005/11/30 14:04:19 wig Exp $
// $Date: 2005/11/30 14:04:19 $
// $Log: inst_a_e.v,v $
// Revision 1.3  2005/11/30 14:04:19  wig
// Updated testcase references
//
//
// Based on Mix Verilog Architecture Template built into RCSfile: MixWriter.pm,v 
// Id: MixWriter.pm,v 1.46 2004/08/18 10:45:45 wig Exp 
//
// Generator: mix_0.pl Revision: 1.32 , wilfried.gaensheimer@micronas.com
// (C) 2003 Micronas GmbH
//
// --------------------------------------------------------------


`timescale 1ns/10ps

//
//
// Start of Generated Module rtl of inst_a_e
//

	// No user `defines in this module


module inst_a_e
	//
	// Generated module inst_a
	//
		(
		);
		// End of generated module header


    // Internal signals

		//
		// Generated Signal List
		//
			wire	[width - 1:0]	y_c422444; 
			wire	[`dwidth - 1:0]	y_defwidth; 
		//
		// End of Generated Signal List
		//


    // %COMPILER_OPTS%

	// Generated Signal Assignments


    //
    // Generated Instances
    // wiring ...

	// Generated Instances and Port Mappings
		// Generated Instance Port Map for inst_aa
		inst_aa_e inst_aa(
			.y_p_i(y_c422444)
		);
		defparam inst_aa.width = 9;
		// End of Generated Instance Port Map for inst_aa

		// Generated Instance Port Map for inst_ab
		inst_ab_e inst_ab(
			.y_p0_i(y_c422444)
		);
		defparam inst_ab.width = 9;
		// End of Generated Instance Port Map for inst_ab

		// Generated Instance Port Map for inst_ac
		inst_ac_e inst_ac(
			.defwidth(y_defwidth)
		);
		// End of Generated Instance Port Map for inst_ac



endmodule
//
// End of Generated Module rtl of inst_a_e
//
//
//!End of Module/s
// --------------------------------------------------------------
