#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2841eb0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2810320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x2817a90 .functor NOT 1, L_0x286dbb0, C4<0>, C4<0>, C4<0>;
L_0x286d990 .functor XOR 2, L_0x286d830, L_0x286d8f0, C4<00>, C4<00>;
L_0x286daa0 .functor XOR 2, L_0x286d990, L_0x286da00, C4<00>, C4<00>;
v0x286a310_0 .net *"_ivl_10", 1 0, L_0x286da00;  1 drivers
v0x286a410_0 .net *"_ivl_12", 1 0, L_0x286daa0;  1 drivers
v0x286a4f0_0 .net *"_ivl_2", 1 0, L_0x286d790;  1 drivers
v0x286a5b0_0 .net *"_ivl_4", 1 0, L_0x286d830;  1 drivers
v0x286a690_0 .net *"_ivl_6", 1 0, L_0x286d8f0;  1 drivers
v0x286a7c0_0 .net *"_ivl_8", 1 0, L_0x286d990;  1 drivers
v0x286a8a0_0 .net "a", 0 0, v0x2868250_0;  1 drivers
v0x286a940_0 .net "b", 0 0, v0x28682f0_0;  1 drivers
v0x286a9e0_0 .net "c", 0 0, v0x2868390_0;  1 drivers
v0x286aa80_0 .var "clk", 0 0;
v0x286ab20_0 .net "d", 0 0, v0x28684d0_0;  1 drivers
v0x286abc0_0 .net "out_pos_dut", 0 0, L_0x286d600;  1 drivers
v0x286ac60_0 .net "out_pos_ref", 0 0, L_0x286c2a0;  1 drivers
v0x286ad00_0 .net "out_sop_dut", 0 0, L_0x286cb10;  1 drivers
v0x286ada0_0 .net "out_sop_ref", 0 0, L_0x28433c0;  1 drivers
v0x286ae40_0 .var/2u "stats1", 223 0;
v0x286aee0_0 .var/2u "strobe", 0 0;
v0x286b090_0 .net "tb_match", 0 0, L_0x286dbb0;  1 drivers
v0x286b160_0 .net "tb_mismatch", 0 0, L_0x2817a90;  1 drivers
v0x286b200_0 .net "wavedrom_enable", 0 0, v0x28687a0_0;  1 drivers
v0x286b2d0_0 .net "wavedrom_title", 511 0, v0x2868840_0;  1 drivers
L_0x286d790 .concat [ 1 1 0 0], L_0x286c2a0, L_0x28433c0;
L_0x286d830 .concat [ 1 1 0 0], L_0x286c2a0, L_0x28433c0;
L_0x286d8f0 .concat [ 1 1 0 0], L_0x286d600, L_0x286cb10;
L_0x286da00 .concat [ 1 1 0 0], L_0x286c2a0, L_0x28433c0;
L_0x286dbb0 .cmp/eeq 2, L_0x286d790, L_0x286daa0;
S_0x28147c0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x2810320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x2817e70 .functor AND 1, v0x2868390_0, v0x28684d0_0, C4<1>, C4<1>;
L_0x2818250 .functor NOT 1, v0x2868250_0, C4<0>, C4<0>, C4<0>;
L_0x2818630 .functor NOT 1, v0x28682f0_0, C4<0>, C4<0>, C4<0>;
L_0x28188b0 .functor AND 1, L_0x2818250, L_0x2818630, C4<1>, C4<1>;
L_0x282f9b0 .functor AND 1, L_0x28188b0, v0x2868390_0, C4<1>, C4<1>;
L_0x28433c0 .functor OR 1, L_0x2817e70, L_0x282f9b0, C4<0>, C4<0>;
L_0x286b720 .functor NOT 1, v0x28682f0_0, C4<0>, C4<0>, C4<0>;
L_0x286b790 .functor OR 1, L_0x286b720, v0x28684d0_0, C4<0>, C4<0>;
L_0x286b8a0 .functor AND 1, v0x2868390_0, L_0x286b790, C4<1>, C4<1>;
L_0x286b960 .functor NOT 1, v0x2868250_0, C4<0>, C4<0>, C4<0>;
L_0x286ba30 .functor OR 1, L_0x286b960, v0x28682f0_0, C4<0>, C4<0>;
L_0x286baa0 .functor AND 1, L_0x286b8a0, L_0x286ba30, C4<1>, C4<1>;
L_0x286bc20 .functor NOT 1, v0x28682f0_0, C4<0>, C4<0>, C4<0>;
L_0x286bc90 .functor OR 1, L_0x286bc20, v0x28684d0_0, C4<0>, C4<0>;
L_0x286bbb0 .functor AND 1, v0x2868390_0, L_0x286bc90, C4<1>, C4<1>;
L_0x286be20 .functor NOT 1, v0x2868250_0, C4<0>, C4<0>, C4<0>;
L_0x286bf20 .functor OR 1, L_0x286be20, v0x28684d0_0, C4<0>, C4<0>;
L_0x286bfe0 .functor AND 1, L_0x286bbb0, L_0x286bf20, C4<1>, C4<1>;
L_0x286c190 .functor XNOR 1, L_0x286baa0, L_0x286bfe0, C4<0>, C4<0>;
v0x28173c0_0 .net *"_ivl_0", 0 0, L_0x2817e70;  1 drivers
v0x28177c0_0 .net *"_ivl_12", 0 0, L_0x286b720;  1 drivers
v0x2817ba0_0 .net *"_ivl_14", 0 0, L_0x286b790;  1 drivers
v0x2817f80_0 .net *"_ivl_16", 0 0, L_0x286b8a0;  1 drivers
v0x2818360_0 .net *"_ivl_18", 0 0, L_0x286b960;  1 drivers
v0x2818740_0 .net *"_ivl_2", 0 0, L_0x2818250;  1 drivers
v0x28189c0_0 .net *"_ivl_20", 0 0, L_0x286ba30;  1 drivers
v0x28667c0_0 .net *"_ivl_24", 0 0, L_0x286bc20;  1 drivers
v0x28668a0_0 .net *"_ivl_26", 0 0, L_0x286bc90;  1 drivers
v0x2866980_0 .net *"_ivl_28", 0 0, L_0x286bbb0;  1 drivers
v0x2866a60_0 .net *"_ivl_30", 0 0, L_0x286be20;  1 drivers
v0x2866b40_0 .net *"_ivl_32", 0 0, L_0x286bf20;  1 drivers
v0x2866c20_0 .net *"_ivl_36", 0 0, L_0x286c190;  1 drivers
L_0x7fde4e42b018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x2866ce0_0 .net *"_ivl_38", 0 0, L_0x7fde4e42b018;  1 drivers
v0x2866dc0_0 .net *"_ivl_4", 0 0, L_0x2818630;  1 drivers
v0x2866ea0_0 .net *"_ivl_6", 0 0, L_0x28188b0;  1 drivers
v0x2866f80_0 .net *"_ivl_8", 0 0, L_0x282f9b0;  1 drivers
v0x2867060_0 .net "a", 0 0, v0x2868250_0;  alias, 1 drivers
v0x2867120_0 .net "b", 0 0, v0x28682f0_0;  alias, 1 drivers
v0x28671e0_0 .net "c", 0 0, v0x2868390_0;  alias, 1 drivers
v0x28672a0_0 .net "d", 0 0, v0x28684d0_0;  alias, 1 drivers
v0x2867360_0 .net "out_pos", 0 0, L_0x286c2a0;  alias, 1 drivers
v0x2867420_0 .net "out_sop", 0 0, L_0x28433c0;  alias, 1 drivers
v0x28674e0_0 .net "pos0", 0 0, L_0x286baa0;  1 drivers
v0x28675a0_0 .net "pos1", 0 0, L_0x286bfe0;  1 drivers
L_0x286c2a0 .functor MUXZ 1, L_0x7fde4e42b018, L_0x286baa0, L_0x286c190, C4<>;
S_0x2867720 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x2810320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x2868250_0 .var "a", 0 0;
v0x28682f0_0 .var "b", 0 0;
v0x2868390_0 .var "c", 0 0;
v0x2868430_0 .net "clk", 0 0, v0x286aa80_0;  1 drivers
v0x28684d0_0 .var "d", 0 0;
v0x28685c0_0 .var/2u "fail", 0 0;
v0x2868660_0 .var/2u "fail1", 0 0;
v0x2868700_0 .net "tb_match", 0 0, L_0x286dbb0;  alias, 1 drivers
v0x28687a0_0 .var "wavedrom_enable", 0 0;
v0x2868840_0 .var "wavedrom_title", 511 0;
E_0x2823350/0 .event negedge, v0x2868430_0;
E_0x2823350/1 .event posedge, v0x2868430_0;
E_0x2823350 .event/or E_0x2823350/0, E_0x2823350/1;
S_0x2867a50 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x2867720;
 .timescale -12 -12;
v0x2867c90_0 .var/2s "i", 31 0;
E_0x28231f0 .event posedge, v0x2868430_0;
S_0x2867d90 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x2867720;
 .timescale -12 -12;
v0x2867f90_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x2868070 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x2867720;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x2868a20 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x2810320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x286c450 .functor AND 1, v0x2868390_0, v0x28684d0_0, C4<1>, C4<1>;
L_0x286c700 .functor NOT 1, v0x2868250_0, C4<0>, C4<0>, C4<0>;
L_0x286c790 .functor NOT 1, v0x28682f0_0, C4<0>, C4<0>, C4<0>;
L_0x286c910 .functor AND 1, L_0x286c700, L_0x286c790, C4<1>, C4<1>;
L_0x286ca50 .functor AND 1, L_0x286c910, v0x2868390_0, C4<1>, C4<1>;
L_0x286cb10 .functor OR 1, L_0x286c450, L_0x286ca50, C4<0>, C4<0>;
L_0x286ccb0 .functor NOT 1, v0x28682f0_0, C4<0>, C4<0>, C4<0>;
L_0x286cd20 .functor OR 1, L_0x286ccb0, v0x28684d0_0, C4<0>, C4<0>;
L_0x286ce30 .functor AND 1, v0x2868390_0, L_0x286cd20, C4<1>, C4<1>;
L_0x286cef0 .functor NOT 1, v0x2868250_0, C4<0>, C4<0>, C4<0>;
L_0x286d0d0 .functor AND 1, L_0x286cef0, v0x28682f0_0, C4<1>, C4<1>;
L_0x286d140 .functor OR 1, L_0x286ce30, L_0x286d0d0, C4<0>, C4<0>;
L_0x286d2c0 .functor NOT 1, v0x2868250_0, C4<0>, C4<0>, C4<0>;
L_0x286d330 .functor OR 1, L_0x286d2c0, v0x28684d0_0, C4<0>, C4<0>;
L_0x286d250 .functor AND 1, v0x2868390_0, L_0x286d330, C4<1>, C4<1>;
v0x2868be0_0 .net *"_ivl_12", 0 0, L_0x286ccb0;  1 drivers
v0x2868cc0_0 .net *"_ivl_14", 0 0, L_0x286cd20;  1 drivers
v0x2868da0_0 .net *"_ivl_16", 0 0, L_0x286ce30;  1 drivers
v0x2868e90_0 .net *"_ivl_18", 0 0, L_0x286cef0;  1 drivers
v0x2868f70_0 .net *"_ivl_2", 0 0, L_0x286c700;  1 drivers
v0x28690a0_0 .net *"_ivl_20", 0 0, L_0x286d0d0;  1 drivers
v0x2869180_0 .net *"_ivl_24", 0 0, L_0x286d2c0;  1 drivers
v0x2869260_0 .net *"_ivl_26", 0 0, L_0x286d330;  1 drivers
v0x2869340_0 .net *"_ivl_30", 0 0, L_0x286d4c0;  1 drivers
L_0x7fde4e42b060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x2869490_0 .net *"_ivl_32", 0 0, L_0x7fde4e42b060;  1 drivers
v0x2869570_0 .net *"_ivl_4", 0 0, L_0x286c790;  1 drivers
v0x2869650_0 .net *"_ivl_6", 0 0, L_0x286c910;  1 drivers
v0x2869730_0 .net "a", 0 0, v0x2868250_0;  alias, 1 drivers
v0x28697d0_0 .net "b", 0 0, v0x28682f0_0;  alias, 1 drivers
v0x28698c0_0 .net "c", 0 0, v0x2868390_0;  alias, 1 drivers
v0x28699b0_0 .net "d", 0 0, v0x28684d0_0;  alias, 1 drivers
v0x2869aa0_0 .net "out_pos", 0 0, L_0x286d600;  alias, 1 drivers
v0x2869c70_0 .net "out_sop", 0 0, L_0x286cb10;  alias, 1 drivers
v0x2869d30_0 .net "pos0", 0 0, L_0x286d140;  1 drivers
v0x2869df0_0 .net "pos1", 0 0, L_0x286d250;  1 drivers
v0x2869eb0_0 .net "sop1", 0 0, L_0x286c450;  1 drivers
v0x2869f70_0 .net "sop2", 0 0, L_0x286ca50;  1 drivers
L_0x286d4c0 .cmp/eeq 1, L_0x286d140, L_0x286d250;
L_0x286d600 .functor MUXZ 1, L_0x7fde4e42b060, L_0x286d140, L_0x286d4c0, C4<>;
S_0x286a0f0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x2810320;
 .timescale -12 -12;
E_0x280c9f0 .event anyedge, v0x286aee0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x286aee0_0;
    %nor/r;
    %assign/vec4 v0x286aee0_0, 0;
    %wait E_0x280c9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2867720;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28685c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2868660_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x2867720;
T_4 ;
    %wait E_0x2823350;
    %load/vec4 v0x2868700_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x28685c0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x2867720;
T_5 ;
    %wait E_0x28231f0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28684d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2868390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28682f0_0, 0;
    %assign/vec4 v0x2868250_0, 0;
    %wait E_0x28231f0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28684d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2868390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28682f0_0, 0;
    %assign/vec4 v0x2868250_0, 0;
    %wait E_0x28231f0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28684d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2868390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28682f0_0, 0;
    %assign/vec4 v0x2868250_0, 0;
    %wait E_0x28231f0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28684d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2868390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28682f0_0, 0;
    %assign/vec4 v0x2868250_0, 0;
    %wait E_0x28231f0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28684d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2868390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28682f0_0, 0;
    %assign/vec4 v0x2868250_0, 0;
    %wait E_0x28231f0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28684d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2868390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28682f0_0, 0;
    %assign/vec4 v0x2868250_0, 0;
    %wait E_0x28231f0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28684d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2868390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28682f0_0, 0;
    %assign/vec4 v0x2868250_0, 0;
    %wait E_0x28231f0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28684d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2868390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28682f0_0, 0;
    %assign/vec4 v0x2868250_0, 0;
    %wait E_0x28231f0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28684d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2868390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28682f0_0, 0;
    %assign/vec4 v0x2868250_0, 0;
    %wait E_0x28231f0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28684d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2868390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28682f0_0, 0;
    %assign/vec4 v0x2868250_0, 0;
    %wait E_0x28231f0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28684d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2868390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28682f0_0, 0;
    %assign/vec4 v0x2868250_0, 0;
    %wait E_0x28231f0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28684d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2868390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28682f0_0, 0;
    %assign/vec4 v0x2868250_0, 0;
    %wait E_0x28231f0;
    %load/vec4 v0x28685c0_0;
    %store/vec4 v0x2868660_0, 0, 1;
    %fork t_1, S_0x2867a50;
    %jmp t_0;
    .scope S_0x2867a50;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2867c90_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x2867c90_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x28231f0;
    %load/vec4 v0x2867c90_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x28684d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2868390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28682f0_0, 0;
    %assign/vec4 v0x2868250_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2867c90_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x2867c90_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x2867720;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2823350;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x28684d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2868390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28682f0_0, 0;
    %assign/vec4 v0x2868250_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x28685c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x2868660_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x2810320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x286aa80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x286aee0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x2810320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x286aa80_0;
    %inv;
    %store/vec4 v0x286aa80_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x2810320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2868430_0, v0x286b160_0, v0x286a8a0_0, v0x286a940_0, v0x286a9e0_0, v0x286ab20_0, v0x286ada0_0, v0x286ad00_0, v0x286ac60_0, v0x286abc0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x2810320;
T_9 ;
    %load/vec4 v0x286ae40_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x286ae40_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x286ae40_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x286ae40_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x286ae40_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x286ae40_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x286ae40_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x286ae40_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x286ae40_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x286ae40_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x2810320;
T_10 ;
    %wait E_0x2823350;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x286ae40_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x286ae40_0, 4, 32;
    %load/vec4 v0x286b090_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x286ae40_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x286ae40_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x286ae40_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x286ae40_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x286ada0_0;
    %load/vec4 v0x286ada0_0;
    %load/vec4 v0x286ad00_0;
    %xor;
    %load/vec4 v0x286ada0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x286ae40_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x286ae40_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x286ae40_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x286ae40_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x286ac60_0;
    %load/vec4 v0x286ac60_0;
    %load/vec4 v0x286abc0_0;
    %xor;
    %load/vec4 v0x286ac60_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x286ae40_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x286ae40_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x286ae40_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x286ae40_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can25_depth0/machine/ece241_2013_q2/iter0/response17/top_module.sv";
