{
    "meta": {
        "version": 3,
        "flow": "Classic",
        "substituting_steps":{
            "KLayout.DRC": null,
            "Magic.DRC": null
        }
    },
    "DESIGN_NAME": "user_project",
    "VERILOG_FILES": "dir::src/*.sv",
    "CLOCK_PERIOD": 10,
    "CLOCK_PORT": "clk_i"
}
