

================================================================
== Vivado HLS Report for 'load'
================================================================
* Date:           Wed Mar 17 06:06:29 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        kernel_gemm_DRAM_reorg.prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.914 ns |   0.42 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max |   Type  |
    +---------+---------+----------+----------+-----+------+---------+
    |        1|     2070| 3.330 ns | 6.893 us |    1|  2070|   none  |
    +---------+---------+----------+----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOAD_A_LOOP_L  |     1033|     1033|        11|          1|          1|  1024|    yes   |
        |- LOAD_B_LOOP_L  |     1033|     1033|        11|          1|          1|  1024|    yes   |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|      383|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      174|    -|
|Register             |        0|      -|     1640|      192|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|     1640|      749|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln10_1_fu_475_p2               |     +    |      0|  0|  26|          19|          19|
    |add_ln10_fu_462_p2                 |     +    |      0|  0|  19|          12|          12|
    |add_ln14_fu_535_p2                 |     +    |      0|  0|  18|          11|           1|
    |add_ln17_1_fu_613_p2               |     +    |      0|  0|  26|          19|          19|
    |add_ln17_fu_600_p2                 |     +    |      0|  0|  19|          12|          12|
    |add_ln180_1_fu_498_p2              |     +    |      0|  0|  34|          27|          27|
    |add_ln180_2_fu_622_p2              |     +    |      0|  0|  34|          27|          27|
    |add_ln180_fu_487_p2                |     +    |      0|  0|  19|          12|          12|
    |add_ln7_fu_390_p2                  |     +    |      0|  0|  18|          11|           1|
    |ii_fu_396_p2                       |     +    |      0|  0|  15|           1|           8|
    |jj_fu_591_p2                       |     +    |      0|  0|  12|           4|           1|
    |kk_1_fu_541_p2                     |     +    |      0|  0|  15|           1|           8|
    |kk_fu_442_p2                       |     +    |      0|  0|  12|           4|           1|
    |ap_block_state11_pp0_stage0_iter9  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state16_io                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_io                 |    and   |      0|  0|   2|           1|           1|
    |empty_12_fu_436_p2                 |   icmp   |      0|  0|  13|          11|           1|
    |empty_17_fu_581_p2                 |   icmp   |      0|  0|  13|          11|           1|
    |icmp_ln14_fu_529_p2                |   icmp   |      0|  0|  13|          11|          12|
    |icmp_ln15_fu_547_p2                |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln7_fu_384_p2                 |   icmp   |      0|  0|  13|          11|          12|
    |icmp_ln8_fu_402_p2                 |   icmp   |      0|  0|  11|           4|           5|
    |ap_block_pp0_stage0_11001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001          |    or    |      0|  0|   2|           1|           1|
    |select_ln10_1_fu_416_p3            |  select  |      0|  0|   8|           1|           8|
    |select_ln10_fu_408_p3              |  select  |      0|  0|   4|           1|           1|
    |select_ln17_1_fu_561_p3            |  select  |      0|  0|   8|           1|           8|
    |select_ln17_fu_553_p3              |  select  |      0|  0|   4|           1|           1|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1            |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 383|         227|         213|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |A_V_blk_n_AR                    |   9|          2|    1|          2|
    |A_V_blk_n_R                     |   9|          2|    1|          2|
    |ap_NS_fsm                       |  33|          6|    1|          6|
    |ap_enable_reg_pp0_iter1         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter10        |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1         |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter10        |   9|          2|    1|          2|
    |ap_phi_mux_ii1_0_phi_fu_315_p4  |   9|          2|    8|         16|
    |ap_phi_mux_kk3_0_phi_fu_348_p4  |   9|          2|    8|         16|
    |ii1_0_reg_311                   |   9|          2|    8|         16|
    |indvar_flatten21_reg_333        |   9|          2|   11|         22|
    |indvar_flatten_reg_300          |   9|          2|   11|         22|
    |jj4_0_reg_355                   |   9|          2|    4|          8|
    |kk2_0_reg_322                   |   9|          2|    4|          8|
    |kk3_0_reg_344                   |   9|          2|    8|         16|
    |m_axi_A_V_ARADDR                |  15|          3|   32|         96|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 174|         37|  101|        238|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+-----+----+-----+-----------+
    |           Name           |  FF | LUT| Bits| Const Bits|
    +--------------------------+-----+----+-----+-----------+
    |B_V_addr_1_read_reg_783   |  512|   0|  512|          0|
    |B_V_addr_read_reg_728     |  512|   0|  512|          0|
    |add_ln180_1_reg_717       |   27|   0|   27|          0|
    |add_ln180_2_reg_772       |   27|   0|   27|          0|
    |ap_CS_fsm                 |    5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9   |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0   |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1   |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter10  |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2   |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3   |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4   |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5   |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter6   |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter7   |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter8   |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter9   |    1|   0|    1|          0|
    |empty_12_reg_703          |    1|   0|    1|          0|
    |empty_17_reg_759          |    1|   0|    1|          0|
    |icmp_ln14_reg_743         |    1|   0|    1|          0|
    |icmp_ln7_reg_682          |    1|   0|    1|          0|
    |ii1_0_reg_311             |    8|   0|    8|          0|
    |indvar_flatten21_reg_333  |   11|   0|   11|          0|
    |indvar_flatten_reg_300    |   11|   0|   11|          0|
    |jj4_0_reg_355             |    4|   0|    4|          0|
    |kk2_0_reg_322             |    4|   0|    4|          0|
    |kk3_0_reg_344             |    8|   0|    8|          0|
    |local_A_V_addr_reg_712    |   10|   0|   10|          0|
    |select_ln10_1_reg_696     |    8|   0|    8|          0|
    |select_ln10_reg_691       |    4|   0|    4|          0|
    |select_ln17_1_reg_752     |    8|   0|    8|          0|
    |trunc_ln180_reg_763       |    3|   0|    3|          0|
    |zext_ln10_reg_672         |    8|   0|   19|         11|
    |zext_ln14_reg_738         |   26|   0|   27|          1|
    |zext_ln17_reg_733         |    8|   0|   19|         11|
    |zext_ln7_reg_677          |   26|   0|   27|          1|
    |empty_12_reg_703          |   64|  32|    1|          0|
    |empty_17_reg_759          |   64|  32|    1|          0|
    |icmp_ln7_reg_682          |   64|  32|    1|          0|
    |local_A_V_addr_reg_712    |   64|  32|   10|          0|
    |select_ln17_1_reg_752     |   64|  32|    8|          0|
    |trunc_ln180_reg_763       |   64|  32|    3|          0|
    +--------------------------+-----+----+-----+-----------+
    |Total                     | 1640| 192| 1304|         24|
    +--------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs |     load     | return value |
|ap_rst                |  in |    1| ap_ctrl_hs |     load     | return value |
|ap_start              |  in |    1| ap_ctrl_hs |     load     | return value |
|ap_done               | out |    1| ap_ctrl_hs |     load     | return value |
|ap_idle               | out |    1| ap_ctrl_hs |     load     | return value |
|ap_ready              | out |    1| ap_ctrl_hs |     load     | return value |
|flag                  |  in |    1|   ap_none  |     flag     |    scalar    |
|i                     |  in |   12|   ap_none  |       i      |    scalar    |
|j                     |  in |   12|   ap_none  |       j      |    scalar    |
|k                     |  in |   12|   ap_none  |       k      |    scalar    |
|local_A_V_address0    | out |   10|  ap_memory |   local_A_V  |     array    |
|local_A_V_ce0         | out |    1|  ap_memory |   local_A_V  |     array    |
|local_A_V_we0         | out |    1|  ap_memory |   local_A_V  |     array    |
|local_A_V_d0          | out |  512|  ap_memory |   local_A_V  |     array    |
|local_B_0_V_address0  | out |    7|  ap_memory |  local_B_0_V |     array    |
|local_B_0_V_ce0       | out |    1|  ap_memory |  local_B_0_V |     array    |
|local_B_0_V_we0       | out |    1|  ap_memory |  local_B_0_V |     array    |
|local_B_0_V_d0        | out |  512|  ap_memory |  local_B_0_V |     array    |
|local_B_1_V_address0  | out |    7|  ap_memory |  local_B_1_V |     array    |
|local_B_1_V_ce0       | out |    1|  ap_memory |  local_B_1_V |     array    |
|local_B_1_V_we0       | out |    1|  ap_memory |  local_B_1_V |     array    |
|local_B_1_V_d0        | out |  512|  ap_memory |  local_B_1_V |     array    |
|local_B_2_V_address0  | out |    7|  ap_memory |  local_B_2_V |     array    |
|local_B_2_V_ce0       | out |    1|  ap_memory |  local_B_2_V |     array    |
|local_B_2_V_we0       | out |    1|  ap_memory |  local_B_2_V |     array    |
|local_B_2_V_d0        | out |  512|  ap_memory |  local_B_2_V |     array    |
|local_B_3_V_address0  | out |    7|  ap_memory |  local_B_3_V |     array    |
|local_B_3_V_ce0       | out |    1|  ap_memory |  local_B_3_V |     array    |
|local_B_3_V_we0       | out |    1|  ap_memory |  local_B_3_V |     array    |
|local_B_3_V_d0        | out |  512|  ap_memory |  local_B_3_V |     array    |
|local_B_4_V_address0  | out |    7|  ap_memory |  local_B_4_V |     array    |
|local_B_4_V_ce0       | out |    1|  ap_memory |  local_B_4_V |     array    |
|local_B_4_V_we0       | out |    1|  ap_memory |  local_B_4_V |     array    |
|local_B_4_V_d0        | out |  512|  ap_memory |  local_B_4_V |     array    |
|local_B_5_V_address0  | out |    7|  ap_memory |  local_B_5_V |     array    |
|local_B_5_V_ce0       | out |    1|  ap_memory |  local_B_5_V |     array    |
|local_B_5_V_we0       | out |    1|  ap_memory |  local_B_5_V |     array    |
|local_B_5_V_d0        | out |  512|  ap_memory |  local_B_5_V |     array    |
|local_B_6_V_address0  | out |    7|  ap_memory |  local_B_6_V |     array    |
|local_B_6_V_ce0       | out |    1|  ap_memory |  local_B_6_V |     array    |
|local_B_6_V_we0       | out |    1|  ap_memory |  local_B_6_V |     array    |
|local_B_6_V_d0        | out |  512|  ap_memory |  local_B_6_V |     array    |
|local_B_7_V_address0  | out |    7|  ap_memory |  local_B_7_V |     array    |
|local_B_7_V_ce0       | out |    1|  ap_memory |  local_B_7_V |     array    |
|local_B_7_V_we0       | out |    1|  ap_memory |  local_B_7_V |     array    |
|local_B_7_V_d0        | out |  512|  ap_memory |  local_B_7_V |     array    |
|m_axi_A_V_AWVALID     | out |    1|    m_axi   |      A_V     |    pointer   |
|m_axi_A_V_AWREADY     |  in |    1|    m_axi   |      A_V     |    pointer   |
|m_axi_A_V_AWADDR      | out |   32|    m_axi   |      A_V     |    pointer   |
|m_axi_A_V_AWID        | out |    1|    m_axi   |      A_V     |    pointer   |
|m_axi_A_V_AWLEN       | out |   32|    m_axi   |      A_V     |    pointer   |
|m_axi_A_V_AWSIZE      | out |    3|    m_axi   |      A_V     |    pointer   |
|m_axi_A_V_AWBURST     | out |    2|    m_axi   |      A_V     |    pointer   |
|m_axi_A_V_AWLOCK      | out |    2|    m_axi   |      A_V     |    pointer   |
|m_axi_A_V_AWCACHE     | out |    4|    m_axi   |      A_V     |    pointer   |
|m_axi_A_V_AWPROT      | out |    3|    m_axi   |      A_V     |    pointer   |
|m_axi_A_V_AWQOS       | out |    4|    m_axi   |      A_V     |    pointer   |
|m_axi_A_V_AWREGION    | out |    4|    m_axi   |      A_V     |    pointer   |
|m_axi_A_V_AWUSER      | out |    1|    m_axi   |      A_V     |    pointer   |
|m_axi_A_V_WVALID      | out |    1|    m_axi   |      A_V     |    pointer   |
|m_axi_A_V_WREADY      |  in |    1|    m_axi   |      A_V     |    pointer   |
|m_axi_A_V_WDATA       | out |  512|    m_axi   |      A_V     |    pointer   |
|m_axi_A_V_WSTRB       | out |   64|    m_axi   |      A_V     |    pointer   |
|m_axi_A_V_WLAST       | out |    1|    m_axi   |      A_V     |    pointer   |
|m_axi_A_V_WID         | out |    1|    m_axi   |      A_V     |    pointer   |
|m_axi_A_V_WUSER       | out |    1|    m_axi   |      A_V     |    pointer   |
|m_axi_A_V_ARVALID     | out |    1|    m_axi   |      A_V     |    pointer   |
|m_axi_A_V_ARREADY     |  in |    1|    m_axi   |      A_V     |    pointer   |
|m_axi_A_V_ARADDR      | out |   32|    m_axi   |      A_V     |    pointer   |
|m_axi_A_V_ARID        | out |    1|    m_axi   |      A_V     |    pointer   |
|m_axi_A_V_ARLEN       | out |   32|    m_axi   |      A_V     |    pointer   |
|m_axi_A_V_ARSIZE      | out |    3|    m_axi   |      A_V     |    pointer   |
|m_axi_A_V_ARBURST     | out |    2|    m_axi   |      A_V     |    pointer   |
|m_axi_A_V_ARLOCK      | out |    2|    m_axi   |      A_V     |    pointer   |
|m_axi_A_V_ARCACHE     | out |    4|    m_axi   |      A_V     |    pointer   |
|m_axi_A_V_ARPROT      | out |    3|    m_axi   |      A_V     |    pointer   |
|m_axi_A_V_ARQOS       | out |    4|    m_axi   |      A_V     |    pointer   |
|m_axi_A_V_ARREGION    | out |    4|    m_axi   |      A_V     |    pointer   |
|m_axi_A_V_ARUSER      | out |    1|    m_axi   |      A_V     |    pointer   |
|m_axi_A_V_RVALID      |  in |    1|    m_axi   |      A_V     |    pointer   |
|m_axi_A_V_RREADY      | out |    1|    m_axi   |      A_V     |    pointer   |
|m_axi_A_V_RDATA       |  in |  512|    m_axi   |      A_V     |    pointer   |
|m_axi_A_V_RLAST       |  in |    1|    m_axi   |      A_V     |    pointer   |
|m_axi_A_V_RID         |  in |    1|    m_axi   |      A_V     |    pointer   |
|m_axi_A_V_RUSER       |  in |    1|    m_axi   |      A_V     |    pointer   |
|m_axi_A_V_RRESP       |  in |    2|    m_axi   |      A_V     |    pointer   |
|m_axi_A_V_BVALID      |  in |    1|    m_axi   |      A_V     |    pointer   |
|m_axi_A_V_BREADY      | out |    1|    m_axi   |      A_V     |    pointer   |
|m_axi_A_V_BRESP       |  in |    2|    m_axi   |      A_V     |    pointer   |
|m_axi_A_V_BID         |  in |    1|    m_axi   |      A_V     |    pointer   |
|m_axi_A_V_BUSER       |  in |    1|    m_axi   |      A_V     |    pointer   |
|A_V_offset            |  in |   26|   ap_none  |  A_V_offset  |    scalar    |
|B_V_offset            |  in |   26|   ap_none  |  B_V_offset  |    scalar    |
+----------------------+-----+-----+------------+--------------+--------------+

