#-----------------------------------------------------------
# Vivado v2017.3.1 (64-bit)
# SW Build 2035080 on Fri Oct 20 14:20:01 MDT 2017
# IP Build 2034413 on Fri Oct 20 15:56:25 MDT 2017
# Start of session at: Fri Aug  3 22:59:35 2018
# Process ID: 18216
# Current directory: C:/Users/ga0191/AppData/Roaming/Xilinx/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14752
# Log file: C:/Users/ga0191/AppData/Roaming/Xilinx/Vivado/vivado.log
# Journal file: C:/Users/ga0191/AppData/Roaming/Xilinx/Vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ga0191/Desktop/base_system/base_system.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/rjp0109/Desktop/base_system' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ga0191/Desktop/base_system/ip_repo/reg_core_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.3/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 867.949 ; gain = 140.973
update_compile_order -fileset sources_1
open_bd_design {C:/Users/ga0191/Desktop/base_system/base_system.srcs/sources_1/bd/mb_subsystem/mb_subsystem.bd}
Adding cell -- xilinx.com:ip:microblaze:10.0 - microblaze_0
Adding cell -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding cell -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- unt.edu:user:reg_core:1.0 - reg_core_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Successfully read diagram <mb_subsystem> from BD file <C:/Users/ga0191/Desktop/base_system/base_system.srcs/sources_1/bd/mb_subsystem/mb_subsystem.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 952.539 ; gain = 78.750
ipx::edit_ip_in_project -upgrade true -name reg_core_v1_0_project -directory C:/Users/ga0191/Desktop/base_system/base_system.tmp/reg_core_v1_0_project c:/Users/ga0191/Desktop/base_system/ip_repo/reg_core_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ga0191/Desktop/base_system/ip_repo/reg_core_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1011.492 ; gain = 48.098
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
[Fri Aug  3 23:10:46 2018] Launched synth_1...
Run output will be captured here: c:/users/ga0191/desktop/base_system/base_system.tmp/reg_core_v1_0_project/reg_core_v1_0_project.runs/synth_1/runme.log
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 4 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/ga0191/Desktop/base_system/ip_repo/reg_core_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/ga0191/Desktop/base_system/ip_repo/reg_core_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv unt.edu:user:reg_core:1.0 [get_ips  mb_subsystem_reg_core_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/ga0191/Desktop/base_system/base_system.srcs/sources_1/bd/mb_subsystem/mb_subsystem.bd'
INFO: [IP_Flow 19-3422] Upgraded mb_subsystem_reg_core_0_0 (reg_core_v1.0 1.0) from revision 3 to revision 4
Wrote  : <C:/Users/ga0191/Desktop/base_system/base_system.srcs/sources_1/bd/mb_subsystem/mb_subsystem.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/ga0191/Desktop/base_system/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips mb_subsystem_reg_core_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 1 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
Wrote  : <C:/Users/ga0191/Desktop/base_system/base_system.srcs/sources_1/bd/mb_subsystem/mb_subsystem.bd> 
VHDL Output written to : C:/Users/ga0191/Desktop/base_system/base_system.srcs/sources_1/bd/mb_subsystem/synth/mb_subsystem.vhd
VHDL Output written to : C:/Users/ga0191/Desktop/base_system/base_system.srcs/sources_1/bd/mb_subsystem/sim/mb_subsystem.vhd
VHDL Output written to : C:/Users/ga0191/Desktop/base_system/base_system.srcs/sources_1/bd/mb_subsystem/hdl/mb_subsystem_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block reg_core_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
Exporting to file C:/Users/ga0191/Desktop/base_system/base_system.srcs/sources_1/bd/mb_subsystem/hw_handoff/mb_subsystem.hwh
Generated Block Design Tcl file C:/Users/ga0191/Desktop/base_system/base_system.srcs/sources_1/bd/mb_subsystem/hw_handoff/mb_subsystem_bd.tcl
Generated Hardware Definition File C:/Users/ga0191/Desktop/base_system/base_system.srcs/sources_1/bd/mb_subsystem/synth/mb_subsystem.hwdef
[Fri Aug  3 23:15:26 2018] Launched synth_1...
Run output will be captured here: C:/Users/ga0191/Desktop/base_system/base_system.runs/synth_1/runme.log
[Fri Aug  3 23:15:26 2018] Launched impl_1...
Run output will be captured here: C:/Users/ga0191/Desktop/base_system/base_system.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1164.832 ; gain = 119.664
file copy -force C:/Users/ga0191/Desktop/base_system/base_system.runs/impl_1/mb_subsystem_wrapper.sysdef C:/Users/ga0191/Desktop/base_system/sdk/mb_subsystem_wrapper.hdf

launch_sdk -workspace C:/Users/ga0191/Desktop/base_system/base_system.sdk -hwspec C:/Users/ga0191/Desktop/base_system/sdk/mb_subsystem_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/ga0191/Desktop/base_system/base_system.sdk -hwspec C:/Users/ga0191/Desktop/base_system/sdk/mb_subsystem_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
archive_project C:/Users/ga0191/Desktop/base_system.xpr.zip -temp_dir C:/Users/ga0191/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-18216-PC3VGN482-CSE -force -include_local_ip_cache -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/ga0191/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-18216-PC3VGN482-CSE' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ga0191/Desktop/base_system/ip_repo/reg_core_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.3/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'C:/Users/ga0191/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-18216-PC3VGN482-CSE/PrjAr/_X_'.
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sources_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
