============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Jun 20 2025  10:31:31 am
  Module:                 down_counter_4bit
  Technology library:     fast 
  Operating conditions:   fast (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

      Pin                 Type         Fanout Load Slew Delay Arrival   
                                              (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------
count_reg[0]/clk                                      0    +0       0 R 
count_reg[0]/q   (u)  unmapped_d_flop       3  4.6    0  +116     116 R 
sub_7_28/A[0] 
  g40/in_0                                                 +0     116   
  g40/z          (u)  unmapped_not          1  2.3    0    +8     124 F 
  g10/in_0                                                 +0     124   
  g10/z          (u)  unmapped_nand2        2  4.6    0   +18     142 R 
  g42/in_0                                                 +0     142   
  g42/z          (u)  unmapped_not          1  2.3    0    +8     150 F 
  g19/in_1                                                 +0     150   
  g19/z          (u)  unmapped_nand2        2  4.6    0   +18     168 R 
  g43/in_0                                                 +0     168   
  g43/z          (u)  unmapped_not          1  2.3    0    +8     176 F 
  g26/in_1                                                 +0     176   
  g26/z          (u)  unmapped_nand2        1  2.3    0   +15     191 R 
  g35/in_0                                                 +0     191   
  g35/z          (u)  unmapped_xnor2        1  2.3    0   +33     224 R 
sub_7_28/Z[3] 
count_reg[3]/d        unmapped_d_flop                      +0     224   
count_reg[3]/clk      setup                           0   +45     269 R 
------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : count_reg[0]/clk
End-point    : count_reg[3]/d

(u) : Net has unmapped pin(s).

============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Jun 20 2025  10:31:31 am
  Module:                 down_counter_4bit
  Technology library:     fast 
  Operating conditions:   fast (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

No paths found.


============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Jun 20 2025  10:31:31 am
  Module:                 down_counter_4bit
  Technology library:     fast 
  Operating conditions:   fast (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

No paths found.


============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Jun 20 2025  10:31:31 am
  Module:                 down_counter_4bit
  Technology library:     fast 
  Operating conditions:   fast (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

No paths found.


============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Jun 20 2025  10:31:31 am
  Module:                 down_counter_4bit
  Technology library:     fast 
  Operating conditions:   fast (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

No paths found.


