# Multi Cycle MIPS CPU Supporting 55 Instructions
• Built a MIPS multi cycle processor using Verilog, which supports 55 MIPS instructions including calculation, memory read and write, jump, interrupt and exception.<br/>
• Ran it on simulator at first and finally moved it to FPGA.
