// Seed: 833843696
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_9;
  assign module_1.id_1 = 0;
  wire id_10;
endmodule
module module_1 (
    input  uwire id_0
    , id_16,
    output tri   id_1,
    output wor   id_2,
    input  tri   id_3,
    input  tri1  id_4,
    output uwire id_5,
    output wor   id_6,
    input  tri   id_7,
    output wor   id_8,
    input  tri0  id_9,
    input  tri   id_10,
    output tri1  id_11,
    input  tri1  id_12,
    input  wire  id_13
    , id_17,
    output tri1  id_14
);
  assign id_1 = id_12 - 1;
  assign #1 id_2 = id_3;
  wire id_18;
  module_0 modCall_1 (
      id_16,
      id_17,
      id_18,
      id_18,
      id_16,
      id_17,
      id_18,
      id_18
  );
endmodule
