#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Apr 13 13:44:38 2023
# Process ID: 24360
# Current directory: D:/github_repo/ZYNQ_PL_CONV/vivado_project/zynq_pl_acc_demo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14072 D:\github_repo\ZYNQ_PL_CONV\vivado_project\zynq_pl_acc_demo\zynq_pl_acc_demo.xpr
# Log file: D:/github_repo/ZYNQ_PL_CONV/vivado_project/zynq_pl_acc_demo/vivado.log
# Journal file: D:/github_repo/ZYNQ_PL_CONV/vivado_project/zynq_pl_acc_demo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/github_repo/ZYNQ_PL_CONV/vivado_project/zynq_pl_acc_demo/zynq_pl_acc_demo.xpr
update_compile_order -fileset sources_1
open_bd_design {D:/github_repo/ZYNQ_PL_CONV/vivado_project/zynq_pl_acc_demo/zynq_pl_acc_demo.srcs/sources_1/bd/system/system.bd}
close_bd_design [get_bd_designs system]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property -dict [list CONFIG.PRIM_IN_FREQ {100} CONFIG.CLKIN1_JITTER_PS {100.0} CONFIG.MMCM_CLKFBOUT_MULT_F {10.000} CONFIG.MMCM_CLKIN1_PERIOD {10.000} CONFIG.MMCM_CLKIN2_PERIOD {10.000} CONFIG.CLKOUT1_JITTER {130.958} CONFIG.CLKOUT1_PHASE_ERROR {98.575}] [get_ips pll]
generate_target all [get_files  D:/github_repo/ZYNQ_PL_CONV/vivado_project/zynq_pl_acc_demo/zynq_pl_acc_demo.srcs/sources_1/ip/pll/pll.xci]
catch { config_ip_cache -export [get_ips -all pll] }
export_ip_user_files -of_objects [get_files D:/github_repo/ZYNQ_PL_CONV/vivado_project/zynq_pl_acc_demo/zynq_pl_acc_demo.srcs/sources_1/ip/pll/pll.xci] -no_script -sync -force -quiet
reset_run pll_synth_1
launch_runs -jobs 6 pll_synth_1
export_simulation -of_objects [get_files D:/github_repo/ZYNQ_PL_CONV/vivado_project/zynq_pl_acc_demo/zynq_pl_acc_demo.srcs/sources_1/ip/pll/pll.xci] -directory D:/github_repo/ZYNQ_PL_CONV/vivado_project/zynq_pl_acc_demo/zynq_pl_acc_demo.ip_user_files/sim_scripts -ip_user_files_dir D:/github_repo/ZYNQ_PL_CONV/vivado_project/zynq_pl_acc_demo/zynq_pl_acc_demo.ip_user_files -ipstatic_source_dir D:/github_repo/ZYNQ_PL_CONV/vivado_project/zynq_pl_acc_demo/zynq_pl_acc_demo.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/github_repo/ZYNQ_PL_CONV/vivado_project/zynq_pl_acc_demo/zynq_pl_acc_demo.cache/compile_simlib/modelsim} {questa=D:/github_repo/ZYNQ_PL_CONV/vivado_project/zynq_pl_acc_demo/zynq_pl_acc_demo.cache/compile_simlib/questa} {riviera=D:/github_repo/ZYNQ_PL_CONV/vivado_project/zynq_pl_acc_demo/zynq_pl_acc_demo.cache/compile_simlib/riviera} {activehdl=D:/github_repo/ZYNQ_PL_CONV/vivado_project/zynq_pl_acc_demo/zynq_pl_acc_demo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
file mkdir D:/github_repo/ZYNQ_PL_CONV/vivado_project/zynq_pl_acc_demo/zynq_pl_acc_demo.sdk
file copy -force D:/github_repo/ZYNQ_PL_CONV/vivado_project/zynq_pl_acc_demo/zynq_pl_acc_demo.runs/impl_1/system_wrapper.sysdef D:/github_repo/ZYNQ_PL_CONV/vivado_project/zynq_pl_acc_demo/zynq_pl_acc_demo.sdk/system_wrapper.hdf

launch_sdk -workspace D:/github_repo/ZYNQ_PL_CONV/vivado_project/zynq_pl_acc_demo/zynq_pl_acc_demo.sdk -hwspec D:/github_repo/ZYNQ_PL_CONV/vivado_project/zynq_pl_acc_demo/zynq_pl_acc_demo.sdk/system_wrapper.hdf
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_conv_window [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_Conv_Acc [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
open_wave_config D:/github_repo/ZYNQ_PL_CONV/vivado_project/zynq_pl_acc_demo/tb_padding_behav.wcfg
source tb_Conv_Acc.tcl
current_wave_config {tb_padding_behav.wcfg}
add_wave {{/tb_Conv_Acc}} 
run all
restart
run all
close_sim
launch_simulation
open_wave_config D:/github_repo/ZYNQ_PL_CONV/vivado_project/zynq_pl_acc_demo/tb_padding_behav.wcfg
source tb_Conv_Acc.tcl
current_wave_config {tb_padding_behav.wcfg}
add_wave {{/tb_Conv_Acc}} 
save_wave_config {D:/github_repo/ZYNQ_PL_CONV/vivado_project/zynq_pl_acc_demo/tb_padding_behav.wcfg}
restart
run all
close_sim
launch_simulation
open_wave_config D:/github_repo/ZYNQ_PL_CONV/vivado_project/zynq_pl_acc_demo/tb_padding_behav.wcfg
source tb_Conv_Acc.tcl
run all
close_sim
launch_simulation
open_wave_config D:/github_repo/ZYNQ_PL_CONV/vivado_project/zynq_pl_acc_demo/tb_padding_behav.wcfg
source tb_Conv_Acc.tcl
run all
restart
run 20 us
close_sim
