<html>
<body>
<pre>
<h1>µVision Build Log</h1>
<h2>Tool Versions:</h2>
IDE-Version: ¦ÌVision V5.12.0.0
Copyright (C) 2014 ARM Ltd and ARM Germany GmbH. All rights reserved.
License Information: wang jack, nokia, LIC=----
 
Tool Versions:
Toolchain:       MDK-Lite  Version: 5.12.0.0
Toolchain Path:  C:\Keil_v5\ARM\ARMCC\Bin
C Compiler:      Armcc.exe V5.05 (build 41)
Assembler:       Armasm.exe V5.05 (build 41)
Linker/Locator:  ArmLink.exe V5.05 (build 41)
Library Manager: ArmAr.exe V5.05 (build 41)
Hex Converter:   FromElf.exe V5.05 (build 41)
CPU DLL:         SARMCM3.DLL V5.12.0.0
Dialog DLL:      DARMCM1.DLL V1.11.00.0
    Target DLL: Segger\JL2CM3.dll
Dialog DLL:      TARMCM1.DLL V1.08.00.0
 
<h2>Project:</h2>
Z:\sihan\lpc\lock\SIHAN_LPC824_LOCK.uvproj
Project File Date:  04/09/2017

<h2>Output:</h2>
Rebuild target 'Target 1'
compiling LPC8xx_Gpio.c...
LPC8xx\LPC8xx_Gpio.c(62): warning:  #223-D: function "gpio_dir" declared implicitly
        gpio_dir(GPIO_INA, GPIO_OUTPUT);
LPC8xx\LPC8xx_Gpio.c(63): warning:  #223-D: function "gpio_ctrl" declared implicitly
      gpio_ctrl(GPIO_INA, GPIO_LOW);
LPC8xx\LPC8xx_Gpio.c(71): warning:  #223-D: function "gpio_ctrl" declared implicitly
        gpio_ctrl(GPIO_INA, GPIO_LOW);
LPC8xx\LPC8xx_Gpio.c: 3 warnings, 0 errors
compiling LPC8xx_Spi.c...
compiling LPC8xx_Uart.c...
compiling system_LPC8xx.c...
compiling uart.c...
assembling startup_lpc82x.s...
compiling main.c...
compiling test.c...
compiling Utility.c...
compiling fm175xx.c...
compiling mifare_card.c...
compiling NTAG.c...
compiling type_a.c...
compiling type_b.c...
linking...
Program Size: Code=13300 RO-data=824 RW-data=20 ZI-data=908  
FromELF: creating hex file...
".\Objects\SIHAN_LPC824_LOCK.axf" - 0 Error(s), 3 Warning(s).

<h2>Collection of Component include folders:</h2>
  Z:\sihan\lpc\lock\RTE
  C:\Keil_v5\ARM\PACK\Keil\LPC800_DFP\1.1.0\Device\Include

<h2>Collection of Component Files used:</h2>
Load "Z:\\sihan\\lpc\\lock\\Objects\\SIHAN_LPC824_LOCK.axf" 
* JLink Info: Device "CORTEX-M0+" selected (0 KB flash, 0 KB RAM).
Set JLink Project File to "Z:\sihan\lpc\lock\JLinkSettings.ini"
* JLink Info: Device "CORTEX-M0+" selected (0 KB flash, 0 KB RAM).
 
JLink info:
------------
DLL: V4.91b, compiled Sep 15 2014 09:17:56
Firmware: J-Link ARM V8 compiled Nov 28 2014 13:44:46
Hardware: V8.00
Feature(s) : RDI,FlashDL,FlashBP,JFlash,GDBFULL 
 
* JLink Info: Found SWD-DP with ID 0x0BC11477
* JLink Info: Found Cortex-M0 r0p1, Little endian.
* JLink Info: FPUnit: 4 code (BP) slots and 0 literal slots
ROMTableAddr = 0xE00FF003
 
Target info:
------------
Device: LPC824M201JHI33
VTarget = 2.808V
State of Pins: 
TCK: 0, TDI: 0, TDO: 0, TMS: 1, TRES: 1, TRST: 1
Hardware-Breakpoints: 4
Software-Breakpoints: 8192
Watchpoints:          2
JTAG speed: 2000 kHz
 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Load "Z:\\sihan\\lpc\\lock\\Objects\\SIHAN_LPC824_LOCK.axf" 
* JLink Info: Device "CORTEX-M0+" selected (0 KB flash, 0 KB RAM).
Set JLink Project File to "Z:\sihan\lpc\lock\JLinkSettings.ini"
* JLink Info: Device "CORTEX-M0+" selected (0 KB flash, 0 KB RAM).
 
JLink info:
------------
DLL: V4.91b, compiled Sep 15 2014 09:17:56
Firmware: J-Link ARM V8 compiled Nov 28 2014 13:44:46
Hardware: V8.00
Feature(s) : RDI,FlashDL,FlashBP,JFlash,GDBFULL 
 
* JLink Info: Found SWD-DP with ID 0x0BC11477
* JLink Info: Found Cortex-M0 r0p1, Little endian.
* JLink Info: FPUnit: 4 code (BP) slots and 0 literal slots
ROMTableAddr = 0xE00FF003
 
Target info:
------------
Device: LPC824M201JHI33
VTarget = 2.737V
State of Pins: 
TCK: 0, TDI: 0, TDO: 0, TMS: 1, TRES: 1, TRST: 1
Hardware-Breakpoints: 4
Software-Breakpoints: 8192
Watchpoints:          2
JTAG speed: 2000 kHz
 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
</pre>
</body>
</html>
