#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Sat Nov 26 11:28:30 2016
# Process ID: 2292
# Current directory: H:/Senior_Design
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8124 H:\Senior_Design\Senior_Design.xpr
# Log file: H:/Senior_Design/vivado.log
# Journal file: H:/Senior_Design\vivado.jou
#-----------------------------------------------------------
start_gui
open_project H:/Senior_Design/Senior_Design.xpr
INFO: [Project 1-313] Project file moved from 'F:/Keon/University/Senior_Design/Senior_Design' since last save.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'Senior_Design.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 775.461 ; gain = 117.723
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'FIFO_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/Senior_Design/Senior_Design.sim/sim_1/behav'
"xvhdl -m64 --relax -prj FIFO_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "H:/Senior_Design/Senior_Design.srcs/sim_1/new/FIFO_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/Senior_Design/Senior_Design.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 61dc3ce03d3940c790a07b47870f2c95 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FIFO_tb_behav xil_defaultlib.FIFO_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_data [H:/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.FIFO [\FIFO(mem_size=128)\]
Compiling architecture behavioral of entity xil_defaultlib.fifo_tb
Built simulation snapshot FIFO_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/Senior_Design/Senior_Design.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "FIFO_tb_behav -key {Behavioral:sim_1:Functional:FIFO_tb} -tclbatch {FIFO_tb.tcl} -view {H:/Senior_Design/FIFO_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config H:/Senior_Design/FIFO_tb_behav.wcfg
source FIFO_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FIFO_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10us
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 790.344 ; gain = 8.438
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1157-1
Top: FIFO
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:01:05 ; elapsed = 00:13:55 . Memory (MB): peak = 838.762 ; gain = 630.121
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FIFO' [H:/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:30]
	Parameter mem_size bound to: 8 - type: integer 
	Parameter mem_width bound to: 4 - type: integer 
WARNING: [Synth 8-614] signal 'zero_data' is read in the process but is not in the sensitivity list [H:/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'FIFO' (1#1) [H:/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:30]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:06 ; elapsed = 00:13:56 . Memory (MB): peak = 875.992 ; gain = 667.352
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:06 ; elapsed = 00:13:56 . Memory (MB): peak = 875.992 ; gain = 667.352
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:01:27 ; elapsed = 00:14:39 . Memory (MB): peak = 1368.887 ; gain = 1160.246
6 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:47 . Memory (MB): peak = 1368.887 ; gain = 544.270
close [ open H:/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd w ]
add_files H:/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open H:/Senior_Design/Senior_Design.srcs/sim_1/new/clk_divider_tb.vhd w ]
add_files -fileset sim_1 H:/Senior_Design/Senior_Design.srcs/sim_1/new/clk_divider_tb.vhd
update_compile_order -fileset sim_1
set_property top clk_divider_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property -name {xsim.simulate.runtime} -value {600ns} -objects [get_filesets sim_1]
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:H:/Senior_Design/Senior_Design.sim/sim_1/behav/FIFO_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:H:/Senior_Design/Senior_Design.sim/sim_1/behav/xelab.pb
WARNING: [Vivado 12-3661] Failed to remove file:H:/Senior_Design/Senior_Design.sim/sim_1/behav/simulate.log
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'clk_divider_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/Senior_Design/Senior_Design.sim/sim_1/behav'
"xvhdl -m64 --relax -prj clk_divider_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_divider
INFO: [VRFC 10-163] Analyzing VHDL file "H:/Senior_Design/Senior_Design.srcs/sim_1/new/clk_divider_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_divider_tb
ERROR: [VRFC 10-2101] index constraint cannot apply to non array type std_logic [H:/Senior_Design/Senior_Design.srcs/sim_1/new/clk_divider_tb.vhd:47]
ERROR: [VRFC 10-1464] type std_logic does not match with a string literal [H:/Senior_Design/Senior_Design.srcs/sim_1/new/clk_divider_tb.vhd:48]
ERROR: [VRFC 10-91] clk_sel is not declared [H:/Senior_Design/Senior_Design.srcs/sim_1/new/clk_divider_tb.vhd:55]
ERROR: [VRFC 10-91] write_clk is not declared [H:/Senior_Design/Senior_Design.srcs/sim_1/new/clk_divider_tb.vhd:63]
ERROR: [VRFC 10-91] write_clk is not declared [H:/Senior_Design/Senior_Design.srcs/sim_1/new/clk_divider_tb.vhd:65]
ERROR: [VRFC 10-91] clk_sel is not declared [H:/Senior_Design/Senior_Design.srcs/sim_1/new/clk_divider_tb.vhd:72]
ERROR: [VRFC 10-91] clk_sel is not declared [H:/Senior_Design/Senior_Design.srcs/sim_1/new/clk_divider_tb.vhd:76]
ERROR: [VRFC 10-91] clk_sel is not declared [H:/Senior_Design/Senior_Design.srcs/sim_1/new/clk_divider_tb.vhd:80]
ERROR: [VRFC 10-91] clk_sel is not declared [H:/Senior_Design/Senior_Design.srcs/sim_1/new/clk_divider_tb.vhd:84]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [H:/Senior_Design/Senior_Design.srcs/sim_1/new/clk_divider_tb.vhd:37]
INFO: [VRFC 10-240] VHDL file H:/Senior_Design/Senior_Design.srcs/sim_1/new/clk_divider_tb.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'H:/Senior_Design/Senior_Design.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'H:/Senior_Design/Senior_Design.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:H:/Senior_Design/Senior_Design.sim/sim_1/behav/FIFO_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:H:/Senior_Design/Senior_Design.sim/sim_1/behav/xelab.pb
WARNING: [Vivado 12-3661] Failed to remove file:H:/Senior_Design/Senior_Design.sim/sim_1/behav/simulate.log
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'clk_divider_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/Senior_Design/Senior_Design.sim/sim_1/behav'
"xvhdl -m64 --relax -prj clk_divider_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_divider
INFO: [VRFC 10-163] Analyzing VHDL file "H:/Senior_Design/Senior_Design.srcs/sim_1/new/clk_divider_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_divider_tb
ERROR: [VRFC 10-91] write_clk is not declared [H:/Senior_Design/Senior_Design.srcs/sim_1/new/clk_divider_tb.vhd:63]
ERROR: [VRFC 10-91] write_clk is not declared [H:/Senior_Design/Senior_Design.srcs/sim_1/new/clk_divider_tb.vhd:65]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [H:/Senior_Design/Senior_Design.srcs/sim_1/new/clk_divider_tb.vhd:37]
INFO: [VRFC 10-240] VHDL file H:/Senior_Design/Senior_Design.srcs/sim_1/new/clk_divider_tb.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'H:/Senior_Design/Senior_Design.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'H:/Senior_Design/Senior_Design.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:H:/Senior_Design/Senior_Design.sim/sim_1/behav/FIFO_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:H:/Senior_Design/Senior_Design.sim/sim_1/behav/xelab.pb
WARNING: [Vivado 12-3661] Failed to remove file:H:/Senior_Design/Senior_Design.sim/sim_1/behav/simulate.log
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'clk_divider_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/Senior_Design/Senior_Design.sim/sim_1/behav'
"xvhdl -m64 --relax -prj clk_divider_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_divider
INFO: [VRFC 10-163] Analyzing VHDL file "H:/Senior_Design/Senior_Design.srcs/sim_1/new/clk_divider_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_divider_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/Senior_Design/Senior_Design.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 61dc3ce03d3940c790a07b47870f2c95 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot clk_divider_tb_behav xil_defaultlib.clk_divider_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.clk_divider [clk_divider_default]
Compiling architecture behavioral of entity xil_defaultlib.clk_divider_tb
Built simulation snapshot clk_divider_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/Senior_Design/Senior_Design.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "clk_divider_tb_behav -key {Behavioral:sim_1:Functional:clk_divider_tb} -tclbatch {clk_divider_tb.tcl} -view {H:/Senior_Design/FIFO_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config H:/Senior_Design/FIFO_tb_behav.wcfg
WARNING: Simulation object /FIFO_tb/write_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/read_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/rst was not found in the design.
WARNING: Simulation object /FIFO_tb/data_in was not found in the design.
WARNING: Simulation object /FIFO_tb/data_out was not found in the design.
WARNING: Simulation object /FIFO_tb/clk_period was not found in the design.
WARNING: Simulation object /FIFO_tb/read_factor was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/write_address was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/read_address was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/fifo_mem was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/effective_write_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/master_write_controller was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/master_read_controller was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/effective_read_clk was not found in the design.
source clk_divider_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 600ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'clk_divider_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 600ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1397.152 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 600 ns
add_wave {{/clk_divider_tb/fpga_clk}} {{/clk_divider_tb/divided_clk}} {{/clk_divider_tb/fifo_read_clk}} 
add_wave {{/clk_divider_tb/clk_sel}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 600 ns
add_files -fileset constrs_1 -norecurse H:/Senior_Design/xem7001.xdc
save_wave_config {H:/Senior_Design/FIFO_tb_behav.wcfg}
launch_runs impl_1
[Sat Nov 26 12:56:22 2016] Launched synth_1...
Run output will be captured here: H:/Senior_Design/Senior_Design.runs/synth_1/runme.log
[Sat Nov 26 12:56:22 2016] Launched impl_1...
Run output will be captured here: H:/Senior_Design/Senior_Design.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1539.211 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Nov 26 13:09:41 2016...
