cocci_test_suite() {
	struct dw_hdmi *cocci_id/* drivers/gpu/drm/rcar-du/rcar_dw_hdmi.c 84 */;
	struct platform_device *cocci_id/* drivers/gpu/drm/rcar-du/rcar_dw_hdmi.c 82 */;
	int cocci_id/* drivers/gpu/drm/rcar-du/rcar_dw_hdmi.c 82 */;
	const struct dw_hdmi_plat_data cocci_id/* drivers/gpu/drm/rcar-du/rcar_dw_hdmi.c 77 */;
	const struct rcar_hdmi_phy_params *cocci_id/* drivers/gpu/drm/rcar-du/rcar_dw_hdmi.c 58 */;
	unsigned long cocci_id/* drivers/gpu/drm/rcar-du/rcar_dw_hdmi.c 56 */;
	const struct dw_hdmi_plat_data *cocci_id/* drivers/gpu/drm/rcar-du/rcar_dw_hdmi.c 55 */;
	const struct drm_display_mode *cocci_id/* drivers/gpu/drm/rcar-du/rcar_dw_hdmi.c 42 */;
	struct drm_connector *cocci_id/* drivers/gpu/drm/rcar-du/rcar_dw_hdmi.c 41 */;
	enum drm_mode_status cocci_id/* drivers/gpu/drm/rcar-du/rcar_dw_hdmi.c 40 */;
	const struct rcar_hdmi_phy_params cocci_id/* drivers/gpu/drm/rcar-du/rcar_dw_hdmi.c 28 */[];
	struct rcar_hdmi_phy_params {
		unsigned long mpixelclock;
		u16 opmode_div;
		u16 curr_gmp;
		u16 div;
	} cocci_id/* drivers/gpu/drm/rcar-du/rcar_dw_hdmi.c 21 */;
	struct platform_driver cocci_id/* drivers/gpu/drm/rcar-du/rcar_dw_hdmi.c 110 */;
	const struct of_device_id cocci_id/* drivers/gpu/drm/rcar-du/rcar_dw_hdmi.c 104 */[];
}
