{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 20 16:30:35 2024 " "Info: Processing started: Sat Apr 20 16:30:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ACC-MEMORY -c ACC-MEMORY " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ACC-MEMORY -c ACC-MEMORY" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select-2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file select-2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 select-2 " "Info: Found entity 1: select-2" {  } { { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/select-2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MBR.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file MBR.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MBR " "Info: Found entity 1: MBR" {  } { { "MBR.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/MBR.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MAR-8.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file MAR-8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MAR-8 " "Info: Found entity 1: MAR-8" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/MAR-8.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halt.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file halt.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 halt " "Info: Found entity 1: halt" {  } { { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/halt.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter-256.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file counter-256.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 counter-256 " "Info: Found entity 1: counter-256" {  } { { "counter-256.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/counter-256.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ACC-MEMORY.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ACC-MEMORY.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ACC-MEMORY " "Info: Found entity 1: ACC-MEMORY" {  } { { "ACC-MEMORY.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/ACC-MEMORY.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "ACC-MEMORY " "Info: Elaborating entity \"ACC-MEMORY\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "select-2 select-2:inst8 " "Info: Elaborating entity \"select-2\" for hierarchy \"select-2:inst8\"" {  } { { "ACC-MEMORY.bdf" "inst8" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/ACC-MEMORY.bdf" { { 0 1128 1224 352 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter-256 counter-256:inst1 " "Info: Elaborating entity \"counter-256\" for hierarchy \"counter-256:inst1\"" {  } { { "ACC-MEMORY.bdf" "inst1" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/ACC-MEMORY.bdf" { { 0 840 936 192 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "COUNTER-8.bdf 1 1 " "Warning: Using design file COUNTER-8.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 COUNTER-8 " "Info: Found entity 1: COUNTER-8" {  } { { "COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/COUNTER-8.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUNTER-8 counter-256:inst1\|COUNTER-8:inst3 " "Info: Elaborating entity \"COUNTER-8\" for hierarchy \"counter-256:inst1\|COUNTER-8:inst3\"" {  } { { "counter-256.bdf" "inst3" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/counter-256.bdf" { { 72 400 496 200 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halt halt:inst " "Info: Elaborating entity \"halt\" for hierarchy \"halt:inst\"" {  } { { "ACC-MEMORY.bdf" "inst" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/ACC-MEMORY.bdf" { { 8 16 144 136 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAR-8 MAR-8:MAR " "Info: Elaborating entity \"MAR-8\" for hierarchy \"MAR-8:MAR\"" {  } { { "ACC-MEMORY.bdf" "MAR" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/ACC-MEMORY.bdf" { { 328 840 936 552 "MAR" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MBR MBR:inst6 " "Info: Elaborating entity \"MBR\" for hierarchy \"MBR:inst6\"" {  } { { "ACC-MEMORY.bdf" "inst6" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/ACC-MEMORY.bdf" { { -376 840 936 -152 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "84 " "Info: Implemented 84 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Info: Implemented 11 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Info: Implemented 20 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Info: Implemented 8 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "45 " "Info: Implemented 45 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "193 " "Info: Peak virtual memory: 193 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 20 16:30:37 2024 " "Info: Processing ended: Sat Apr 20 16:30:37 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
