{"cycle": 0, "coreDone": 0, "gpRegVal": 0, "result": 0, "until": {"hit": 0, "steps": 0}, "pc": {"if": 0, "id": 0, "ex": 0, "mem": 0, "wb": 0}, "instr": {"if": 19, "id": 19, "ex": 19, "mem": 19, "wb": 19}, "id": {"rs1": 0, "rs2": 0, "rd": 0, "we": 0}, "hazard": {"pc_write": 1, "if_stall": 0, "id_stall": 0, "flush": 0}, "fwd": {"a_sel": 0, "b_sel": 0}, "ex": {"alu_result": 0, "pc_src": 0, "pc_jb": 0, "rd": 0, "we": 0, "mem_rd_op": 1, "mem_wr_op": 1, "mem_to_reg": 0}, "mem": {"addr": 0, "rd_op": 1, "wr_op": 1, "wdata": 0, "rdata": 0, "rd": 0, "we": 0, "mem_to_reg": 0}, "wb": {"rd": 0, "we": 0, "wdata": 0, "check_res": 0}}
{"cycle": 2, "coreDone": 0, "gpRegVal": 0, "result": 0, "until": {"hit": 0, "steps": 0}, "pc": {"if": 4, "id": 0, "ex": 0, "mem": 0, "wb": 0}, "instr": {"if": 10485907, "id": 19, "ex": 19, "mem": 19, "wb": 19}, "id": {"rs1": 0, "rs2": 0, "rd": 0, "we": 1}, "hazard": {"pc_write": 1, "if_stall": 0, "id_stall": 0, "flush": 0}, "fwd": {"a_sel": 0, "b_sel": 0}, "ex": {"alu_result": 0, "pc_src": 0, "pc_jb": 0, "rd": 0, "we": 1, "mem_rd_op": 1, "mem_wr_op": 1, "mem_to_reg": 0}, "mem": {"addr": 0, "rd_op": 1, "wr_op": 1, "wdata": 0, "rdata": 0, "rd": 0, "we": 0, "mem_to_reg": 0}, "wb": {"rd": 0, "we": 0, "wdata": 4294967295, "check_res": 4294967295}}
{"cycle": 4, "coreDone": 0, "gpRegVal": 0, "result": 0, "until": {"hit": 0, "steps": 0}, "pc": {"if": 12, "id": 8, "ex": 4, "mem": 0, "wb": 0}, "instr": {"if": 2130355, "id": 5243155, "ex": 10485907, "mem": 19, "wb": 19}, "id": {"rs1": 0, "rs2": 5, "rd": 2, "we": 1}, "hazard": {"pc_write": 1, "if_stall": 0, "id_stall": 0, "flush": 0}, "fwd": {"a_sel": 0, "b_sel": 0}, "ex": {"alu_result": 10, "pc_src": 0, "pc_jb": 14, "rd": 1, "we": 1, "mem_rd_op": 1, "mem_wr_op": 1, "mem_to_reg": 0}, "mem": {"addr": 10, "rd_op": 1, "wr_op": 1, "wdata": 0, "rdata": 0, "rd": 0, "we": 1, "mem_to_reg": 0}, "wb": {"rd": 0, "we": 1, "wdata": 0, "check_res": 0}}
{"cycle": 6, "coreDone": 0, "gpRegVal": 0, "result": 10, "until": {"hit": 0, "steps": 0}, "pc": {"if": 20, "id": 16, "ex": 12, "mem": 8, "wb": 4}, "instr": {"if": 3154467, "id": 1075937843, "ex": 2130355, "mem": 5243155, "wb": 10485907}, "id": {"rs1": 3, "rs2": 2, "rd": 4, "we": 1}, "hazard": {"pc_write": 1, "if_stall": 0, "id_stall": 0, "flush": 0}, "fwd": {"a_sel": 1, "b_sel": 2}, "ex": {"alu_result": 15, "pc_src": 0, "pc_jb": 12, "rd": 3, "we": 1, "mem_rd_op": 1, "mem_wr_op": 1, "mem_to_reg": 0}, "mem": {"addr": 15, "rd_op": 1, "wr_op": 1, "wdata": 5, "rdata": 0, "rd": 2, "we": 1, "mem_to_reg": 0}, "wb": {"rd": 2, "we": 1, "wdata": 5, "check_res": 5}}
{"cycle": 8, "coreDone": 0, "gpRegVal": 15, "result": 15, "until": {"hit": 0, "steps": 0}, "pc": {"if": 28, "id": 24, "ex": 20, "mem": 16, "wb": 12}, "instr": {"if": 1213187, "id": 4203139, "ex": 3154467, "mem": 1075937843, "wb": 2130355}, "id": {"rs1": 0, "rs2": 4, "rd": 5, "we": 1}, "hazard": {"pc_write": 0, "if_stall": 1, "id_stall": 1, "flush": 0}, "fwd": {"a_sel": 0, "b_sel": 0}, "ex": {"alu_result": 4, "pc_src": 0, "pc_jb": 24, "rd": 4, "we": 0, "mem_rd_op": 1, "mem_wr_op": 0, "mem_to_reg": 0}, "mem": {"addr": 4, "rd_op": 1, "wr_op": 0, "wdata": 15, "rdata": 0, "rd": 4, "we": 1, "mem_to_reg": 0}, "wb": {"rd": 4, "we": 1, "wdata": 10, "check_res": 10}}
{"cycle": 10, "coreDone": 0, "gpRegVal": 15, "result": 4, "until": {"hit": 0, "steps": 0}, "pc": {"if": 32, "id": 28, "ex": 0, "mem": 24, "wb": 20}, "instr": {"if": 19, "id": 1213187, "ex": 19, "mem": 4203139, "wb": 3154467}, "id": {"rs1": 5, "rs2": 1, "rd": 6, "we": 1}, "hazard": {"pc_write": 1, "if_stall": 0, "id_stall": 0, "flush": 0}, "fwd": {"a_sel": 2, "b_sel": 0}, "ex": {"alu_result": 4294967295, "pc_src": 0, "pc_jb": 0, "rd": 0, "we": 0, "mem_rd_op": 1, "mem_wr_op": 1, "mem_to_reg": 0}, "mem": {"addr": 4294967295, "rd_op": 1, "wr_op": 1, "wdata": 0, "rdata": 0, "rd": 5, "we": 1, "mem_to_reg": 1}, "wb": {"rd": 5, "we": 1, "wdata": 15, "check_res": 15}}
