# Reading pref.tcl
# //  Questa Lattice OEM Edition-64
# //  Version 2024.2 win64 May 20 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# do {D:/RTL_FPGA/VHDL/sum_component/sim_n_sum_1bits/sim_n_sum_1bits.mdo}
# Loading project sim_n_sum_1bits
# Questa Lattice OEM Edition-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 20:33:54 on Apr 22,2025
# vcom -reportprogress 300 -work work D:/RTL_FPGA/VHDL/sum_component/half_add.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity half_add
# -- Compiling architecture behavioral of half_add
# End time: 20:33:54 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Lattice OEM Edition-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 20:33:54 on Apr 22,2025
# vcom -reportprogress 300 -work work D:/RTL_FPGA/VHDL/sum_component/sum_1bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sum_1bit
# -- Compiling architecture behavioral of sum_1bit
# End time: 20:33:54 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Lattice OEM Edition-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 20:33:54 on Apr 22,2025
# vcom -reportprogress 300 -work work D:/RTL_FPGA/VHDL/sum_component/nsumbits.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity n_sum_1bit
# -- Compiling architecture behavioral of n_sum_1bit
# End time: 20:33:54 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Lattice OEM Edition-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 20:33:54 on Apr 22,2025
# vcom -reportprogress 300 -work work D:/RTL_FPGA/VHDL/sum_component/n_sum_1bit_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity testbench
# -- Compiling architecture behavior of testbench
# End time: 20:33:54 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" -L work -L pmi_work -L ovi_ecp5u testbench 
# Start time: 20:33:55 on Apr 22,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.testbench(behavior)#1
# Loading work.n_sum_1bit(behavioral)#1
# Loading work.sum_1bit(behavioral)#1
# Loading work.half_add(behavioral)#1
# ** Warning: (vsim-8683) Uninitialized out port /testbench/uut/cout has no driver.
# This port will contribute value (U) to the signal network.
# .main_pane.wave.interior.cs.body.pw.wf
# Compile of half_add.vhd was successful.
# Compile of sum_1bit.vhd was successful.
# Compile of nsumbits.vhd was successful.
# Compile of n_sum_1bit_tb.vhd was successful.
# 4 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.testbench(behavior)#1
# Loading work.n_sum_1bit(behavioral)#1
# Loading work.sum_1bit(behavioral)#1
# Loading work.half_add(behavioral)#1
run
# Causality operation skipped due to absence of debug database file
quit
# End time: 20:37:14 on Apr 22,2025, Elapsed time: 0:03:19
# Errors: 0, Warnings: 2
