read -sv run_verilog_mid/adder_32b_32_42_d382900382dcff28fca00e0986df341a.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_32_42_d382900382dcff28fca00e0986df341a_yosys.v
