

================================================================
== Vivado HLS Report for 'compute_output_buffer_2d_array_array_ap_fixed_8_4_5_3_0_8u_config2_s'
================================================================
* Date:           Thu Jun 26 23:04:19 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 6.163 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|      222| 12.326 ns | 1.368 us |    2|  222|   none  |
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------------------+---------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------------------------------------------+
        |                                                                          |                                                         |  Latency (cycles) |  Latency (absolute) |  Interval |                   Pipeline                  |
        |                                 Instance                                 |                          Module                         |   min   |   max   |    min   |    max   | min | max |                     Type                    |
        +--------------------------------------------------------------------------+---------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------------------------------------------+
        |grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_187              |dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1        |      218|      219| 1.344 us | 1.350 us |  216|  216| loop rewind(delay=0 initiation interval(s)) |
        |call_ret2_shift_line_buffer_array_ap_fixed_8_4_5_3_0_3u_config2_s_fu_249  |shift_line_buffer_array_ap_fixed_8_4_5_3_0_3u_config2_s  |        0|        0|   0 ns   |   0 ns   |    1|    1|                   function                  |
        +--------------------------------------------------------------------------+---------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    342|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        1|      0|     764|   2146|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    144|    -|
|Register         |        -|      -|     642|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        1|      0|    1406|   2632|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      0|       1|      4|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------------------+---------------------------------------------------------+---------+-------+-----+------+-----+
    |                                 Instance                                 |                          Module                         | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +--------------------------------------------------------------------------+---------------------------------------------------------+---------+-------+-----+------+-----+
    |grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_187              |dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1        |        1|      0|  379|  1690|    0|
    |call_ret2_shift_line_buffer_array_ap_fixed_8_4_5_3_0_3u_config2_s_fu_249  |shift_line_buffer_array_ap_fixed_8_4_5_3_0_3u_config2_s  |        0|      0|  385|   456|    0|
    +--------------------------------------------------------------------------+---------------------------------------------------------+---------+-------+-----+------+-----+
    |Total                                                                     |                                                         |        1|      0|  764|  2146|    0|
    +--------------------------------------------------------------------------+---------------------------------------------------------+---------+-------+-----+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |add_ln311_fu_804_p2        |     +    |      0|  0|  39|          32|           1|
    |add_ln313_fu_815_p2        |     +    |      0|  0|  39|          32|           1|
    |add_ln316_fu_764_p2        |     +    |      0|  0|  39|          32|           1|
    |add_ln318_fu_775_p2        |     +    |      0|  0|  39|          32|           1|
    |and_ln284_3_fu_715_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln284_4_fu_721_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln284_fu_709_p2        |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_157           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_166           |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op113  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln284_4_fu_663_p2     |   icmp   |      0|  0|  18|          32|           2|
    |icmp_ln284_5_fu_683_p2     |   icmp   |      0|  0|  18|          31|           1|
    |icmp_ln284_6_fu_703_p2     |   icmp   |      0|  0|  18|          31|           1|
    |icmp_ln284_fu_653_p2       |   icmp   |      0|  0|  18|          32|           2|
    |icmp_ln303_fu_759_p2       |   icmp   |      0|  0|  18|          32|           7|
    |icmp_ln307_fu_799_p2       |   icmp   |      0|  0|  18|          32|           7|
    |select_ln313_fu_820_p3     |  select  |      0|  0|  32|           1|           2|
    |select_ln318_fu_780_p3     |  select  |      0|  0|  32|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 342|         327|          35|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                            |  27|          5|    1|          5|
    |ap_phi_mux_storemerge_phi_fu_180_p4  |   9|          2|   32|         64|
    |pX_2                                 |   9|          2|   32|         64|
    |pY_2                                 |   9|          2|   32|         64|
    |res_stream_V_data_0_V_blk_n          |   9|          2|    1|          2|
    |res_stream_V_data_1_V_blk_n          |   9|          2|    1|          2|
    |res_stream_V_data_2_V_blk_n          |   9|          2|    1|          2|
    |res_stream_V_data_3_V_blk_n          |   9|          2|    1|          2|
    |res_stream_V_data_4_V_blk_n          |   9|          2|    1|          2|
    |res_stream_V_data_5_V_blk_n          |   9|          2|    1|          2|
    |res_stream_V_data_6_V_blk_n          |   9|          2|    1|          2|
    |res_stream_V_data_7_V_blk_n          |   9|          2|    1|          2|
    |sX_2                                 |   9|          2|   32|         64|
    |storemerge_reg_176                   |   9|          2|   32|         64|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                | 144|         31|  169|        341|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |                                    Name                                   | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |and_ln284_4_reg_876                                                        |   1|   0|    1|          0|
    |ap_CS_fsm                                                                  |   4|   0|    4|          0|
    |grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_187_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln284_4_reg_859                                                       |   1|   0|    1|          0|
    |icmp_ln284_reg_849                                                         |   1|   0|    1|          0|
    |icmp_ln303_reg_920                                                         |   1|   0|    1|          0|
    |icmp_ln307_reg_929                                                         |   1|   0|    1|          0|
    |kernel_data_V_2_0                                                          |   8|   0|    8|          0|
    |kernel_data_V_2_1                                                          |   8|   0|    8|          0|
    |kernel_data_V_2_10                                                         |   8|   0|    8|          0|
    |kernel_data_V_2_11                                                         |   8|   0|    8|          0|
    |kernel_data_V_2_12                                                         |   8|   0|    8|          0|
    |kernel_data_V_2_13                                                         |   8|   0|    8|          0|
    |kernel_data_V_2_14                                                         |   8|   0|    8|          0|
    |kernel_data_V_2_15                                                         |   8|   0|    8|          0|
    |kernel_data_V_2_16                                                         |   8|   0|    8|          0|
    |kernel_data_V_2_17                                                         |   8|   0|    8|          0|
    |kernel_data_V_2_18                                                         |   8|   0|    8|          0|
    |kernel_data_V_2_19                                                         |   8|   0|    8|          0|
    |kernel_data_V_2_2                                                          |   8|   0|    8|          0|
    |kernel_data_V_2_20                                                         |   8|   0|    8|          0|
    |kernel_data_V_2_21                                                         |   8|   0|    8|          0|
    |kernel_data_V_2_22                                                         |   8|   0|    8|          0|
    |kernel_data_V_2_23                                                         |   8|   0|    8|          0|
    |kernel_data_V_2_24                                                         |   8|   0|    8|          0|
    |kernel_data_V_2_25                                                         |   8|   0|    8|          0|
    |kernel_data_V_2_26                                                         |   8|   0|    8|          0|
    |kernel_data_V_2_3                                                          |   8|   0|    8|          0|
    |kernel_data_V_2_4                                                          |   8|   0|    8|          0|
    |kernel_data_V_2_5                                                          |   8|   0|    8|          0|
    |kernel_data_V_2_6                                                          |   8|   0|    8|          0|
    |kernel_data_V_2_7                                                          |   8|   0|    8|          0|
    |kernel_data_V_2_8                                                          |   8|   0|    8|          0|
    |kernel_data_V_2_9                                                          |   8|   0|    8|          0|
    |pX_2                                                                       |  32|   0|   32|          0|
    |pX_2_load_reg_870                                                          |  32|   0|   32|          0|
    |pY_2                                                                       |  32|   0|   32|          0|
    |pY_2_load_reg_864                                                          |  32|   0|   32|          0|
    |sX_2                                                                       |  32|   0|   32|          0|
    |sX_2_load_reg_844                                                          |  32|   0|   32|          0|
    |sY_2                                                                       |  32|   0|   32|          0|
    |sY_2_load_reg_854                                                          |  32|   0|   32|          0|
    |select_ln313_reg_933                                                       |  32|   0|   32|          0|
    |select_ln318_reg_924                                                       |  32|   0|   32|          0|
    |storemerge_reg_176                                                         |  32|   0|   32|          0|
    |tmp_data_0_V_reg_880                                                       |   8|   0|    8|          0|
    |tmp_data_1_V_reg_885                                                       |   8|   0|    8|          0|
    |tmp_data_2_V_reg_890                                                       |   8|   0|    8|          0|
    |tmp_data_3_V_reg_895                                                       |   8|   0|    8|          0|
    |tmp_data_4_V_reg_900                                                       |   8|   0|    8|          0|
    |tmp_data_5_V_reg_905                                                       |   8|   0|    8|          0|
    |tmp_data_6_V_reg_910                                                       |   8|   0|    8|          0|
    |tmp_data_7_V_reg_915                                                       |   8|   0|    8|          0|
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                      | 642|   0|  642|          0|
    +---------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |                             Source Object                             |    C Type    |
+------------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|ap_clk                        |  in |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<8,4,5,3,0>,8u>,config2> | return value |
|ap_rst                        |  in |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<8,4,5,3,0>,8u>,config2> | return value |
|ap_start                      |  in |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<8,4,5,3,0>,8u>,config2> | return value |
|ap_done                       | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<8,4,5,3,0>,8u>,config2> | return value |
|ap_idle                       | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<8,4,5,3,0>,8u>,config2> | return value |
|ap_ready                      | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<8,4,5,3,0>,8u>,config2> | return value |
|in_elem_data_0_V_read         |  in |    8|   ap_none  |                         in_elem_data_0_V_read                         |    scalar    |
|in_elem_data_1_V_read         |  in |    8|   ap_none  |                         in_elem_data_1_V_read                         |    scalar    |
|in_elem_data_2_V_read         |  in |    8|   ap_none  |                         in_elem_data_2_V_read                         |    scalar    |
|res_stream_V_data_0_V_din     | out |    8|   ap_fifo  |                         res_stream_V_data_0_V                         |    pointer   |
|res_stream_V_data_0_V_full_n  |  in |    1|   ap_fifo  |                         res_stream_V_data_0_V                         |    pointer   |
|res_stream_V_data_0_V_write   | out |    1|   ap_fifo  |                         res_stream_V_data_0_V                         |    pointer   |
|res_stream_V_data_1_V_din     | out |    8|   ap_fifo  |                         res_stream_V_data_1_V                         |    pointer   |
|res_stream_V_data_1_V_full_n  |  in |    1|   ap_fifo  |                         res_stream_V_data_1_V                         |    pointer   |
|res_stream_V_data_1_V_write   | out |    1|   ap_fifo  |                         res_stream_V_data_1_V                         |    pointer   |
|res_stream_V_data_2_V_din     | out |    8|   ap_fifo  |                         res_stream_V_data_2_V                         |    pointer   |
|res_stream_V_data_2_V_full_n  |  in |    1|   ap_fifo  |                         res_stream_V_data_2_V                         |    pointer   |
|res_stream_V_data_2_V_write   | out |    1|   ap_fifo  |                         res_stream_V_data_2_V                         |    pointer   |
|res_stream_V_data_3_V_din     | out |    8|   ap_fifo  |                         res_stream_V_data_3_V                         |    pointer   |
|res_stream_V_data_3_V_full_n  |  in |    1|   ap_fifo  |                         res_stream_V_data_3_V                         |    pointer   |
|res_stream_V_data_3_V_write   | out |    1|   ap_fifo  |                         res_stream_V_data_3_V                         |    pointer   |
|res_stream_V_data_4_V_din     | out |    8|   ap_fifo  |                         res_stream_V_data_4_V                         |    pointer   |
|res_stream_V_data_4_V_full_n  |  in |    1|   ap_fifo  |                         res_stream_V_data_4_V                         |    pointer   |
|res_stream_V_data_4_V_write   | out |    1|   ap_fifo  |                         res_stream_V_data_4_V                         |    pointer   |
|res_stream_V_data_5_V_din     | out |    8|   ap_fifo  |                         res_stream_V_data_5_V                         |    pointer   |
|res_stream_V_data_5_V_full_n  |  in |    1|   ap_fifo  |                         res_stream_V_data_5_V                         |    pointer   |
|res_stream_V_data_5_V_write   | out |    1|   ap_fifo  |                         res_stream_V_data_5_V                         |    pointer   |
|res_stream_V_data_6_V_din     | out |    8|   ap_fifo  |                         res_stream_V_data_6_V                         |    pointer   |
|res_stream_V_data_6_V_full_n  |  in |    1|   ap_fifo  |                         res_stream_V_data_6_V                         |    pointer   |
|res_stream_V_data_6_V_write   | out |    1|   ap_fifo  |                         res_stream_V_data_6_V                         |    pointer   |
|res_stream_V_data_7_V_din     | out |    8|   ap_fifo  |                         res_stream_V_data_7_V                         |    pointer   |
|res_stream_V_data_7_V_full_n  |  in |    1|   ap_fifo  |                         res_stream_V_data_7_V                         |    pointer   |
|res_stream_V_data_7_V_write   | out |    1|   ap_fifo  |                         res_stream_V_data_7_V                         |    pointer   |
+------------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 3 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.45>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_stream_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 5 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_stream_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_stream_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_stream_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_stream_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_stream_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_stream_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_stream_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%in_elem_data_2_V_read_6 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %in_elem_data_2_V_read)"   --->   Operation 13 'read' 'in_elem_data_2_V_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%in_elem_data_1_V_read_6 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %in_elem_data_1_V_read)"   --->   Operation 14 'read' 'in_elem_data_1_V_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%in_elem_data_0_V_read_6 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %in_elem_data_0_V_read)"   --->   Operation 15 'read' 'in_elem_data_0_V_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%kernel_data_V_2_3_load = load i8* @kernel_data_V_2_3, align 1" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 16 'load' 'kernel_data_V_2_3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%kernel_data_V_2_4_load = load i8* @kernel_data_V_2_4, align 1" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 17 'load' 'kernel_data_V_2_4_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%kernel_data_V_2_5_load = load i8* @kernel_data_V_2_5, align 1" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 18 'load' 'kernel_data_V_2_5_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%kernel_data_V_2_6_load = load i8* @kernel_data_V_2_6, align 1" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 19 'load' 'kernel_data_V_2_6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%kernel_data_V_2_7_load = load i8* @kernel_data_V_2_7, align 1" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 20 'load' 'kernel_data_V_2_7_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%kernel_data_V_2_8_load = load i8* @kernel_data_V_2_8, align 1" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 21 'load' 'kernel_data_V_2_8_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%kernel_data_V_2_12_load = load i8* @kernel_data_V_2_12, align 1" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 22 'load' 'kernel_data_V_2_12_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%kernel_data_V_2_13_load = load i8* @kernel_data_V_2_13, align 1" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 23 'load' 'kernel_data_V_2_13_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%kernel_data_V_2_14_load = load i8* @kernel_data_V_2_14, align 1" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 24 'load' 'kernel_data_V_2_14_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%kernel_data_V_2_15_load = load i8* @kernel_data_V_2_15, align 1" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 25 'load' 'kernel_data_V_2_15_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%kernel_data_V_2_16_load = load i8* @kernel_data_V_2_16, align 1" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 26 'load' 'kernel_data_V_2_16_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%kernel_data_V_2_17_load = load i8* @kernel_data_V_2_17, align 1" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 27 'load' 'kernel_data_V_2_17_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%kernel_data_V_2_21_load = load i8* @kernel_data_V_2_21, align 1" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 28 'load' 'kernel_data_V_2_21_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%kernel_data_V_2_22_load = load i8* @kernel_data_V_2_22, align 1" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 29 'load' 'kernel_data_V_2_22_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%kernel_data_V_2_23_load = load i8* @kernel_data_V_2_23, align 1" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 30 'load' 'kernel_data_V_2_23_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%kernel_data_V_2_24_load = load i8* @kernel_data_V_2_24, align 1" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 31 'load' 'kernel_data_V_2_24_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%kernel_data_V_2_25_load = load i8* @kernel_data_V_2_25, align 1" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 32 'load' 'kernel_data_V_2_25_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%kernel_data_V_2_26_load = load i8* @kernel_data_V_2_26, align 1" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 33 'load' 'kernel_data_V_2_26_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (3.24ns)   --->   "%call_ret2 = call fastcc { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } @"shift_line_buffer<array<ap_fixed<8, 4, 5, 3, 0>, 3u>, config2>"(i8 %in_elem_data_0_V_read_6, i8 %in_elem_data_1_V_read_6, i8 %in_elem_data_2_V_read_6, i8 %kernel_data_V_2_3_load, i8 %kernel_data_V_2_4_load, i8 %kernel_data_V_2_5_load, i8 %kernel_data_V_2_6_load, i8 %kernel_data_V_2_7_load, i8 %kernel_data_V_2_8_load, i8 %kernel_data_V_2_12_load, i8 %kernel_data_V_2_13_load, i8 %kernel_data_V_2_14_load, i8 %kernel_data_V_2_15_load, i8 %kernel_data_V_2_16_load, i8 %kernel_data_V_2_17_load, i8 %kernel_data_V_2_21_load, i8 %kernel_data_V_2_22_load, i8 %kernel_data_V_2_23_load, i8 %kernel_data_V_2_24_load, i8 %kernel_data_V_2_25_load, i8 %kernel_data_V_2_26_load)" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 34 'call' 'call_ret2' <Predicate = true> <Delay = 3.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%kernel_data_V_2_20_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret2, 8" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 35 'extractvalue' 'kernel_data_V_2_20_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%kernel_data_V_2_19_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret2, 7" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 36 'extractvalue' 'kernel_data_V_2_19_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%kernel_data_V_2_18_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret2, 6" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 37 'extractvalue' 'kernel_data_V_2_18_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%kernel_data_V_2_11_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret2, 5" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 38 'extractvalue' 'kernel_data_V_2_11_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%kernel_data_V_2_10_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret2, 4" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 39 'extractvalue' 'kernel_data_V_2_10_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%kernel_data_V_2_9_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret2, 3" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 40 'extractvalue' 'kernel_data_V_2_9_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%kernel_data_V_2_2_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret2, 2" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 41 'extractvalue' 'kernel_data_V_2_2_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%kernel_data_V_2_1_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret2, 1" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 42 'extractvalue' 'kernel_data_V_2_1_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%kernel_data_V_2_0_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret2, 0" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 43 'extractvalue' 'kernel_data_V_2_0_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%kernel_data_V_2_3_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret2, 9" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 44 'extractvalue' 'kernel_data_V_2_3_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "store i8 %kernel_data_V_2_3_ret, i8* @kernel_data_V_2_3, align 1" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 45 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%kernel_data_V_2_4_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret2, 10" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 46 'extractvalue' 'kernel_data_V_2_4_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "store i8 %kernel_data_V_2_4_ret, i8* @kernel_data_V_2_4, align 1" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 47 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%kernel_data_V_2_5_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret2, 11" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 48 'extractvalue' 'kernel_data_V_2_5_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "store i8 %kernel_data_V_2_5_ret, i8* @kernel_data_V_2_5, align 1" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 49 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%kernel_data_V_2_6_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret2, 12" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 50 'extractvalue' 'kernel_data_V_2_6_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "store i8 %kernel_data_V_2_6_ret, i8* @kernel_data_V_2_6, align 1" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 51 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%kernel_data_V_2_7_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret2, 13" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 52 'extractvalue' 'kernel_data_V_2_7_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "store i8 %kernel_data_V_2_7_ret, i8* @kernel_data_V_2_7, align 1" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 53 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%kernel_data_V_2_8_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret2, 14" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 54 'extractvalue' 'kernel_data_V_2_8_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "store i8 %kernel_data_V_2_8_ret, i8* @kernel_data_V_2_8, align 1" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 55 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%kernel_data_V_2_12_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret2, 15" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 56 'extractvalue' 'kernel_data_V_2_12_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "store i8 %kernel_data_V_2_12_ret, i8* @kernel_data_V_2_12, align 1" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 57 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%kernel_data_V_2_13_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret2, 16" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 58 'extractvalue' 'kernel_data_V_2_13_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "store i8 %kernel_data_V_2_13_ret, i8* @kernel_data_V_2_13, align 1" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 59 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%kernel_data_V_2_14_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret2, 17" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 60 'extractvalue' 'kernel_data_V_2_14_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "store i8 %kernel_data_V_2_14_ret, i8* @kernel_data_V_2_14, align 1" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 61 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%kernel_data_V_2_15_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret2, 18" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 62 'extractvalue' 'kernel_data_V_2_15_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "store i8 %kernel_data_V_2_15_ret, i8* @kernel_data_V_2_15, align 1" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 63 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%kernel_data_V_2_16_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret2, 19" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 64 'extractvalue' 'kernel_data_V_2_16_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "store i8 %kernel_data_V_2_16_ret, i8* @kernel_data_V_2_16, align 1" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 65 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%kernel_data_V_2_17_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret2, 20" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 66 'extractvalue' 'kernel_data_V_2_17_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "store i8 %kernel_data_V_2_17_ret, i8* @kernel_data_V_2_17, align 1" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 67 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%kernel_data_V_2_21_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret2, 21" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 68 'extractvalue' 'kernel_data_V_2_21_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "store i8 %kernel_data_V_2_21_ret, i8* @kernel_data_V_2_21, align 1" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 69 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%kernel_data_V_2_22_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret2, 22" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 70 'extractvalue' 'kernel_data_V_2_22_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "store i8 %kernel_data_V_2_22_ret, i8* @kernel_data_V_2_22, align 1" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 71 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%kernel_data_V_2_23_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret2, 23" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 72 'extractvalue' 'kernel_data_V_2_23_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "store i8 %kernel_data_V_2_23_ret, i8* @kernel_data_V_2_23, align 1" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 73 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%kernel_data_V_2_24_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret2, 24" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 74 'extractvalue' 'kernel_data_V_2_24_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "store i8 %kernel_data_V_2_24_ret, i8* @kernel_data_V_2_24, align 1" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 75 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%kernel_data_V_2_25_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret2, 25" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 76 'extractvalue' 'kernel_data_V_2_25_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "store i8 %kernel_data_V_2_25_ret, i8* @kernel_data_V_2_25, align 1" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 77 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%kernel_data_V_2_26_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret2, 26" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 78 'extractvalue' 'kernel_data_V_2_26_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "store i8 %kernel_data_V_2_26_ret, i8* @kernel_data_V_2_26, align 1" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 79 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "store i8 %kernel_data_V_2_0_ret, i8* @kernel_data_V_2_0, align 1" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 80 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "store i8 %kernel_data_V_2_1_ret, i8* @kernel_data_V_2_1, align 1" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 81 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "store i8 %kernel_data_V_2_2_ret, i8* @kernel_data_V_2_2, align 1" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 82 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "store i8 %kernel_data_V_2_9_ret, i8* @kernel_data_V_2_9, align 1" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 83 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "store i8 %kernel_data_V_2_10_ret, i8* @kernel_data_V_2_10, align 1" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 84 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "store i8 %kernel_data_V_2_11_ret, i8* @kernel_data_V_2_11, align 1" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 85 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "store i8 %kernel_data_V_2_18_ret, i8* @kernel_data_V_2_18, align 1" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 86 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "store i8 %kernel_data_V_2_19_ret, i8* @kernel_data_V_2_19, align 1" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 87 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "store i8 %kernel_data_V_2_20_ret, i8* @kernel_data_V_2_20, align 1" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 88 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%sX_2_load = load i32* @sX_2, align 4" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 89 'load' 'sX_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (2.47ns)   --->   "%icmp_ln284 = icmp eq i32 %sX_2_load, 2" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 90 'icmp' 'icmp_ln284' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%sY_2_load = load i32* @sY_2, align 4" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 91 'load' 'sY_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (2.47ns)   --->   "%icmp_ln284_4 = icmp eq i32 %sY_2_load, 2" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 92 'icmp' 'icmp_ln284_4' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%pY_2_load = load i32* @pY_2, align 4" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 93 'load' 'pY_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_3 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %pY_2_load, i32 1, i32 31)" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 94 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (2.47ns)   --->   "%icmp_ln284_5 = icmp sgt i31 %tmp_3, 0" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 95 'icmp' 'icmp_ln284_5' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%pX_2_load = load i32* @pX_2, align 4" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 96 'load' 'pX_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_4 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %pX_2_load, i32 1, i32 31)" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 97 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (2.47ns)   --->   "%icmp_ln284_6 = icmp sgt i31 %tmp_4, 0" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 98 'icmp' 'icmp_ln284_6' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node and_ln284_4)   --->   "%and_ln284 = and i1 %icmp_ln284, %icmp_ln284_4" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 99 'and' 'and_ln284' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node and_ln284_4)   --->   "%and_ln284_3 = and i1 %icmp_ln284_5, %icmp_ln284_6" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 100 'and' 'and_ln284_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln284_4 = and i1 %and_ln284_3, %and_ln284" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 101 'and' 'and_ln284_4' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "br i1 %and_ln284_4, label %0, label %._crit_edge22" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 102 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [2/2] (0.00ns)   --->   "%tmp = call fastcc { i8, i8, i8, i8, i8, i8, i8, i8 } @dense_resource_rf_gt_nin_rem0.0.0.0.0.0.0.0.0.0.1()" [firmware/nnet_utils/nnet_dense.h:76->firmware/nnet_utils/nnet_conv_stream.h:288]   --->   Operation 103 'call' 'tmp' <Predicate = (and_ln284_4)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 6.16>
ST_2 : Operation 104 [1/2] (6.16ns)   --->   "%tmp = call fastcc { i8, i8, i8, i8, i8, i8, i8, i8 } @dense_resource_rf_gt_nin_rem0.0.0.0.0.0.0.0.0.0.1()" [firmware/nnet_utils/nnet_dense.h:76->firmware/nnet_utils/nnet_conv_stream.h:288]   --->   Operation 104 'call' 'tmp' <Predicate = true> <Delay = 6.16> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_data_0_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8 } %tmp, 0" [firmware/nnet_utils/nnet_dense.h:76->firmware/nnet_utils/nnet_conv_stream.h:288]   --->   Operation 105 'extractvalue' 'tmp_data_0_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_data_1_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8 } %tmp, 1" [firmware/nnet_utils/nnet_dense.h:76->firmware/nnet_utils/nnet_conv_stream.h:288]   --->   Operation 106 'extractvalue' 'tmp_data_1_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_data_2_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8 } %tmp, 2" [firmware/nnet_utils/nnet_dense.h:76->firmware/nnet_utils/nnet_conv_stream.h:288]   --->   Operation 107 'extractvalue' 'tmp_data_2_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_data_3_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8 } %tmp, 3" [firmware/nnet_utils/nnet_dense.h:76->firmware/nnet_utils/nnet_conv_stream.h:288]   --->   Operation 108 'extractvalue' 'tmp_data_3_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_data_4_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8 } %tmp, 4" [firmware/nnet_utils/nnet_dense.h:76->firmware/nnet_utils/nnet_conv_stream.h:288]   --->   Operation 109 'extractvalue' 'tmp_data_4_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_data_5_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8 } %tmp, 5" [firmware/nnet_utils/nnet_dense.h:76->firmware/nnet_utils/nnet_conv_stream.h:288]   --->   Operation 110 'extractvalue' 'tmp_data_5_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_data_6_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8 } %tmp, 6" [firmware/nnet_utils/nnet_dense.h:76->firmware/nnet_utils/nnet_conv_stream.h:288]   --->   Operation 111 'extractvalue' 'tmp_data_6_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_data_7_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8 } %tmp, 7" [firmware/nnet_utils/nnet_dense.h:76->firmware/nnet_utils/nnet_conv_stream.h:288]   --->   Operation 112 'extractvalue' 'tmp_data_7_V' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.32>
ST_3 : Operation 113 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P(i8* %res_stream_V_data_0_V, i8* %res_stream_V_data_1_V, i8* %res_stream_V_data_2_V, i8* %res_stream_V_data_3_V, i8* %res_stream_V_data_4_V, i8* %res_stream_V_data_5_V, i8* %res_stream_V_data_6_V, i8* %res_stream_V_data_7_V, i8 %tmp_data_0_V, i8 %tmp_data_1_V, i8 %tmp_data_2_V, i8 %tmp_data_3_V, i8 %tmp_data_4_V, i8 %tmp_data_5_V, i8 %tmp_data_6_V, i8 %tmp_data_7_V)" [firmware/nnet_utils/nnet_conv_stream.h:299]   --->   Operation 113 'write' <Predicate = (and_ln284_4)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "br label %._crit_edge22" [firmware/nnet_utils/nnet_conv_stream.h:300]   --->   Operation 114 'br' <Predicate = (and_ln284_4)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (2.47ns)   --->   "%icmp_ln303 = icmp eq i32 %pX_2_load, 65" [firmware/nnet_utils/nnet_conv_stream.h:303]   --->   Operation 115 'icmp' 'icmp_ln303' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "br i1 %icmp_ln303, label %1, label %5" [firmware/nnet_utils/nnet_conv_stream.h:303]   --->   Operation 116 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (2.55ns)   --->   "%add_ln316 = add nsw i32 %pX_2_load, 1" [firmware/nnet_utils/nnet_conv_stream.h:316]   --->   Operation 117 'add' 'add_ln316' <Predicate = (!icmp_ln303)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (1.76ns)   --->   "store i32 %add_ln316, i32* @pX_2, align 4" [firmware/nnet_utils/nnet_conv_stream.h:316]   --->   Operation 118 'store' <Predicate = (!icmp_ln303)> <Delay = 1.76>
ST_3 : Operation 119 [1/1] (2.55ns)   --->   "%add_ln318 = add i32 %sX_2_load, 1" [firmware/nnet_utils/nnet_conv_stream.h:318]   --->   Operation 119 'add' 'add_ln318' <Predicate = (!icmp_ln303 & !icmp_ln284)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (0.69ns)   --->   "%select_ln318 = select i1 %icmp_ln284, i32 2, i32 %add_ln318" [firmware/nnet_utils/nnet_conv_stream.h:318]   --->   Operation 120 'select' 'select_ln318' <Predicate = (!icmp_ln303)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 121 [1/1] (1.76ns)   --->   "store i32 0, i32* @pX_2, align 4" [firmware/nnet_utils/nnet_conv_stream.h:305]   --->   Operation 121 'store' <Predicate = (icmp_ln303)> <Delay = 1.76>
ST_3 : Operation 122 [1/1] (1.76ns)   --->   "store i32 0, i32* @sX_2, align 4" [firmware/nnet_utils/nnet_conv_stream.h:306]   --->   Operation 122 'store' <Predicate = (icmp_ln303)> <Delay = 1.76>
ST_3 : Operation 123 [1/1] (2.47ns)   --->   "%icmp_ln307 = icmp eq i32 %pY_2_load, 65" [firmware/nnet_utils/nnet_conv_stream.h:307]   --->   Operation 123 'icmp' 'icmp_ln307' <Predicate = (icmp_ln303)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "br i1 %icmp_ln307, label %2, label %3" [firmware/nnet_utils/nnet_conv_stream.h:307]   --->   Operation 124 'br' <Predicate = (icmp_ln303)> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (2.55ns)   --->   "%add_ln311 = add nsw i32 %pY_2_load, 1" [firmware/nnet_utils/nnet_conv_stream.h:311]   --->   Operation 125 'add' 'add_ln311' <Predicate = (icmp_ln303 & !icmp_ln307)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 126 [1/1] (1.76ns)   --->   "store i32 %add_ln311, i32* @pY_2, align 4" [firmware/nnet_utils/nnet_conv_stream.h:311]   --->   Operation 126 'store' <Predicate = (icmp_ln303 & !icmp_ln307)> <Delay = 1.76>
ST_3 : Operation 127 [1/1] (2.55ns)   --->   "%add_ln313 = add i32 %sY_2_load, 1" [firmware/nnet_utils/nnet_conv_stream.h:313]   --->   Operation 127 'add' 'add_ln313' <Predicate = (icmp_ln303 & !icmp_ln307 & !icmp_ln284_4)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 128 [1/1] (0.69ns)   --->   "%select_ln313 = select i1 %icmp_ln284_4, i32 2, i32 %add_ln313" [firmware/nnet_utils/nnet_conv_stream.h:313]   --->   Operation 128 'select' 'select_ln313' <Predicate = (icmp_ln303 & !icmp_ln307)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 129 [1/1] (1.76ns)   --->   "store i32 0, i32* @pY_2, align 4" [firmware/nnet_utils/nnet_conv_stream.h:308]   --->   Operation 129 'store' <Predicate = (icmp_ln303 & icmp_ln307)> <Delay = 1.76>
ST_3 : Operation 130 [1/1] (1.76ns)   --->   "br label %4" [firmware/nnet_utils/nnet_conv_stream.h:310]   --->   Operation 130 'br' <Predicate = (icmp_ln303 & icmp_ln307)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 1.76>
ST_4 : Operation 131 [1/1] (1.76ns)   --->   "store i32 %select_ln318, i32* @sX_2, align 4" [firmware/nnet_utils/nnet_conv_stream.h:318]   --->   Operation 131 'store' <Predicate = (!icmp_ln303)> <Delay = 1.76>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "br label %6"   --->   Operation 132 'br' <Predicate = (!icmp_ln303)> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (1.76ns)   --->   "br label %4"   --->   Operation 133 'br' <Predicate = (icmp_ln303 & !icmp_ln307)> <Delay = 1.76>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%storemerge = phi i32 [ %select_ln313, %3 ], [ 0, %2 ]" [firmware/nnet_utils/nnet_conv_stream.h:313]   --->   Operation 134 'phi' 'storemerge' <Predicate = (icmp_ln303)> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "store i32 %storemerge, i32* @sY_2, align 4" [firmware/nnet_utils/nnet_conv_stream.h:309]   --->   Operation 135 'store' <Predicate = (icmp_ln303)> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "br label %6" [firmware/nnet_utils/nnet_conv_stream.h:315]   --->   Operation 136 'br' <Predicate = (icmp_ln303)> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_conv_stream.h:320]   --->   Operation 137 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_elem_data_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_elem_data_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_elem_data_2_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ res_stream_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ kernel_data_V_2_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_8]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_12]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_13]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_14]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_15]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_16]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_17]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_21]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_22]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_23]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_24]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_25]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_26]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ line_buffer_Array_V_2_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_2_1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_2_0_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_2_1_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_2_0_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_2_1_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ kernel_data_V_2_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_9]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_10]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_11]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_18]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_19]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_20]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sX_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sY_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pY_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pX_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ outidx5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0       (specinterface) [ 00000]
specinterface_ln0       (specinterface) [ 00000]
specinterface_ln0       (specinterface) [ 00000]
specinterface_ln0       (specinterface) [ 00000]
specinterface_ln0       (specinterface) [ 00000]
specinterface_ln0       (specinterface) [ 00000]
specinterface_ln0       (specinterface) [ 00000]
specinterface_ln0       (specinterface) [ 00000]
in_elem_data_2_V_read_6 (read         ) [ 00000]
in_elem_data_1_V_read_6 (read         ) [ 00000]
in_elem_data_0_V_read_6 (read         ) [ 00000]
kernel_data_V_2_3_load  (load         ) [ 00000]
kernel_data_V_2_4_load  (load         ) [ 00000]
kernel_data_V_2_5_load  (load         ) [ 00000]
kernel_data_V_2_6_load  (load         ) [ 00000]
kernel_data_V_2_7_load  (load         ) [ 00000]
kernel_data_V_2_8_load  (load         ) [ 00000]
kernel_data_V_2_12_load (load         ) [ 00000]
kernel_data_V_2_13_load (load         ) [ 00000]
kernel_data_V_2_14_load (load         ) [ 00000]
kernel_data_V_2_15_load (load         ) [ 00000]
kernel_data_V_2_16_load (load         ) [ 00000]
kernel_data_V_2_17_load (load         ) [ 00000]
kernel_data_V_2_21_load (load         ) [ 00000]
kernel_data_V_2_22_load (load         ) [ 00000]
kernel_data_V_2_23_load (load         ) [ 00000]
kernel_data_V_2_24_load (load         ) [ 00000]
kernel_data_V_2_25_load (load         ) [ 00000]
kernel_data_V_2_26_load (load         ) [ 00000]
call_ret2               (call         ) [ 00000]
kernel_data_V_2_20_ret  (extractvalue ) [ 00000]
kernel_data_V_2_19_ret  (extractvalue ) [ 00000]
kernel_data_V_2_18_ret  (extractvalue ) [ 00000]
kernel_data_V_2_11_ret  (extractvalue ) [ 00000]
kernel_data_V_2_10_ret  (extractvalue ) [ 00000]
kernel_data_V_2_9_ret   (extractvalue ) [ 00000]
kernel_data_V_2_2_ret   (extractvalue ) [ 00000]
kernel_data_V_2_1_ret   (extractvalue ) [ 00000]
kernel_data_V_2_0_ret   (extractvalue ) [ 00000]
kernel_data_V_2_3_ret   (extractvalue ) [ 00000]
store_ln281             (store        ) [ 00000]
kernel_data_V_2_4_ret   (extractvalue ) [ 00000]
store_ln281             (store        ) [ 00000]
kernel_data_V_2_5_ret   (extractvalue ) [ 00000]
store_ln281             (store        ) [ 00000]
kernel_data_V_2_6_ret   (extractvalue ) [ 00000]
store_ln281             (store        ) [ 00000]
kernel_data_V_2_7_ret   (extractvalue ) [ 00000]
store_ln281             (store        ) [ 00000]
kernel_data_V_2_8_ret   (extractvalue ) [ 00000]
store_ln281             (store        ) [ 00000]
kernel_data_V_2_12_ret  (extractvalue ) [ 00000]
store_ln281             (store        ) [ 00000]
kernel_data_V_2_13_ret  (extractvalue ) [ 00000]
store_ln281             (store        ) [ 00000]
kernel_data_V_2_14_ret  (extractvalue ) [ 00000]
store_ln281             (store        ) [ 00000]
kernel_data_V_2_15_ret  (extractvalue ) [ 00000]
store_ln281             (store        ) [ 00000]
kernel_data_V_2_16_ret  (extractvalue ) [ 00000]
store_ln281             (store        ) [ 00000]
kernel_data_V_2_17_ret  (extractvalue ) [ 00000]
store_ln281             (store        ) [ 00000]
kernel_data_V_2_21_ret  (extractvalue ) [ 00000]
store_ln281             (store        ) [ 00000]
kernel_data_V_2_22_ret  (extractvalue ) [ 00000]
store_ln281             (store        ) [ 00000]
kernel_data_V_2_23_ret  (extractvalue ) [ 00000]
store_ln281             (store        ) [ 00000]
kernel_data_V_2_24_ret  (extractvalue ) [ 00000]
store_ln281             (store        ) [ 00000]
kernel_data_V_2_25_ret  (extractvalue ) [ 00000]
store_ln281             (store        ) [ 00000]
kernel_data_V_2_26_ret  (extractvalue ) [ 00000]
store_ln281             (store        ) [ 00000]
store_ln281             (store        ) [ 00000]
store_ln281             (store        ) [ 00000]
store_ln281             (store        ) [ 00000]
store_ln281             (store        ) [ 00000]
store_ln281             (store        ) [ 00000]
store_ln281             (store        ) [ 00000]
store_ln281             (store        ) [ 00000]
store_ln281             (store        ) [ 00000]
store_ln281             (store        ) [ 00000]
sX_2_load               (load         ) [ 00110]
icmp_ln284              (icmp         ) [ 00110]
sY_2_load               (load         ) [ 00110]
icmp_ln284_4            (icmp         ) [ 00110]
pY_2_load               (load         ) [ 00110]
tmp_3                   (partselect   ) [ 00000]
icmp_ln284_5            (icmp         ) [ 00000]
pX_2_load               (load         ) [ 00110]
tmp_4                   (partselect   ) [ 00000]
icmp_ln284_6            (icmp         ) [ 00000]
and_ln284               (and          ) [ 00000]
and_ln284_3             (and          ) [ 00000]
and_ln284_4             (and          ) [ 01110]
br_ln284                (br           ) [ 00000]
tmp                     (call         ) [ 00000]
tmp_data_0_V            (extractvalue ) [ 00010]
tmp_data_1_V            (extractvalue ) [ 00010]
tmp_data_2_V            (extractvalue ) [ 00010]
tmp_data_3_V            (extractvalue ) [ 00010]
tmp_data_4_V            (extractvalue ) [ 00010]
tmp_data_5_V            (extractvalue ) [ 00010]
tmp_data_6_V            (extractvalue ) [ 00010]
tmp_data_7_V            (extractvalue ) [ 00010]
write_ln299             (write        ) [ 00000]
br_ln300                (br           ) [ 00000]
icmp_ln303              (icmp         ) [ 00011]
br_ln303                (br           ) [ 00000]
add_ln316               (add          ) [ 00000]
store_ln316             (store        ) [ 00000]
add_ln318               (add          ) [ 00000]
select_ln318            (select       ) [ 00001]
store_ln305             (store        ) [ 00000]
store_ln306             (store        ) [ 00000]
icmp_ln307              (icmp         ) [ 00011]
br_ln307                (br           ) [ 00000]
add_ln311               (add          ) [ 00000]
store_ln311             (store        ) [ 00000]
add_ln313               (add          ) [ 00000]
select_ln313            (select       ) [ 00011]
store_ln308             (store        ) [ 00000]
br_ln310                (br           ) [ 00011]
store_ln318             (store        ) [ 00000]
br_ln0                  (br           ) [ 00000]
br_ln0                  (br           ) [ 00000]
storemerge              (phi          ) [ 00001]
store_ln309             (store        ) [ 00000]
br_ln315                (br           ) [ 00000]
ret_ln320               (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_elem_data_0_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_elem_data_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_elem_data_1_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_elem_data_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_elem_data_2_V_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_elem_data_2_V_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="res_stream_V_data_0_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="res_stream_V_data_1_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="res_stream_V_data_2_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="res_stream_V_data_3_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="res_stream_V_data_4_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_4_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="res_stream_V_data_5_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_5_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="res_stream_V_data_6_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_6_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="res_stream_V_data_7_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_7_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="kernel_data_V_2_3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="kernel_data_V_2_4">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="kernel_data_V_2_5">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_5"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="kernel_data_V_2_6">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_6"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="kernel_data_V_2_7">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_7"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="kernel_data_V_2_8">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_8"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="kernel_data_V_2_12">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_12"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="kernel_data_V_2_13">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_13"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="kernel_data_V_2_14">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_14"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="kernel_data_V_2_15">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_15"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="kernel_data_V_2_16">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_16"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="kernel_data_V_2_17">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_17"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="kernel_data_V_2_21">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_21"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="kernel_data_V_2_22">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_22"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="kernel_data_V_2_23">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_23"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="kernel_data_V_2_24">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_24"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="kernel_data_V_2_25">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_25"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="kernel_data_V_2_26">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_26"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="line_buffer_Array_V_2_0_0">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_2_0_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="line_buffer_Array_V_2_1_0">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_2_1_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="line_buffer_Array_V_2_0_1">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_2_0_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="line_buffer_Array_V_2_1_1">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_2_1_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="line_buffer_Array_V_2_0_2">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_2_0_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="line_buffer_Array_V_2_1_2">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_2_1_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="kernel_data_V_2_0">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_0"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="kernel_data_V_2_1">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_1"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="kernel_data_V_2_2">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_2"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="kernel_data_V_2_9">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_9"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="kernel_data_V_2_10">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_10"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="kernel_data_V_2_11">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_11"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="kernel_data_V_2_18">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_18"/></StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="kernel_data_V_2_19">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_19"/></StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="kernel_data_V_2_20">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_20"/></StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="sX_2">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sX_2"/></StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="sY_2">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sY_2"/></StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="pY_2">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pY_2"/></StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="pX_2">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pX_2"/></StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="outidx5">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outidx5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="w2_V">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_line_buffer<array<ap_fixed<8, 4, 5, 3, 0>, 3u>, config2>"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_resource_rf_gt_nin_rem0.0.0.0.0.0.0.0.0.0.1"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1004" name="in_elem_data_2_V_read_6_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="8" slack="0"/>
<pin id="132" dir="0" index="1" bw="8" slack="0"/>
<pin id="133" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_elem_data_2_V_read_6/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="in_elem_data_1_V_read_6_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="8" slack="0"/>
<pin id="138" dir="0" index="1" bw="8" slack="0"/>
<pin id="139" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_elem_data_1_V_read_6/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="in_elem_data_0_V_read_6_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="8" slack="0"/>
<pin id="144" dir="0" index="1" bw="8" slack="0"/>
<pin id="145" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_elem_data_0_V_read_6/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="write_ln299_write_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="0" slack="0"/>
<pin id="150" dir="0" index="1" bw="8" slack="0"/>
<pin id="151" dir="0" index="2" bw="8" slack="0"/>
<pin id="152" dir="0" index="3" bw="8" slack="0"/>
<pin id="153" dir="0" index="4" bw="8" slack="0"/>
<pin id="154" dir="0" index="5" bw="8" slack="0"/>
<pin id="155" dir="0" index="6" bw="8" slack="0"/>
<pin id="156" dir="0" index="7" bw="8" slack="0"/>
<pin id="157" dir="0" index="8" bw="8" slack="0"/>
<pin id="158" dir="0" index="9" bw="8" slack="1"/>
<pin id="159" dir="0" index="10" bw="8" slack="1"/>
<pin id="160" dir="0" index="11" bw="8" slack="1"/>
<pin id="161" dir="0" index="12" bw="8" slack="1"/>
<pin id="162" dir="0" index="13" bw="8" slack="1"/>
<pin id="163" dir="0" index="14" bw="8" slack="1"/>
<pin id="164" dir="0" index="15" bw="8" slack="1"/>
<pin id="165" dir="0" index="16" bw="8" slack="1"/>
<pin id="166" dir="1" index="17" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln299/3 "/>
</bind>
</comp>

<comp id="176" class="1005" name="storemerge_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="1"/>
<pin id="178" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="storemerge (phireg) "/>
</bind>
</comp>

<comp id="180" class="1004" name="storemerge_phi_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="1"/>
<pin id="182" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="183" dir="0" index="2" bw="1" slack="1"/>
<pin id="184" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge/4 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="64" slack="0"/>
<pin id="189" dir="0" index="1" bw="3" slack="0"/>
<pin id="190" dir="0" index="2" bw="8" slack="0"/>
<pin id="191" dir="0" index="3" bw="8" slack="0"/>
<pin id="192" dir="0" index="4" bw="8" slack="0"/>
<pin id="193" dir="0" index="5" bw="8" slack="0"/>
<pin id="194" dir="0" index="6" bw="8" slack="0"/>
<pin id="195" dir="0" index="7" bw="8" slack="0"/>
<pin id="196" dir="0" index="8" bw="8" slack="0"/>
<pin id="197" dir="0" index="9" bw="8" slack="0"/>
<pin id="198" dir="0" index="10" bw="8" slack="0"/>
<pin id="199" dir="0" index="11" bw="8" slack="0"/>
<pin id="200" dir="0" index="12" bw="8" slack="0"/>
<pin id="201" dir="0" index="13" bw="8" slack="0"/>
<pin id="202" dir="0" index="14" bw="8" slack="0"/>
<pin id="203" dir="0" index="15" bw="8" slack="0"/>
<pin id="204" dir="0" index="16" bw="8" slack="0"/>
<pin id="205" dir="0" index="17" bw="8" slack="0"/>
<pin id="206" dir="0" index="18" bw="8" slack="0"/>
<pin id="207" dir="0" index="19" bw="8" slack="0"/>
<pin id="208" dir="0" index="20" bw="8" slack="0"/>
<pin id="209" dir="0" index="21" bw="8" slack="0"/>
<pin id="210" dir="0" index="22" bw="8" slack="0"/>
<pin id="211" dir="0" index="23" bw="8" slack="0"/>
<pin id="212" dir="0" index="24" bw="8" slack="0"/>
<pin id="213" dir="0" index="25" bw="8" slack="0"/>
<pin id="214" dir="0" index="26" bw="8" slack="0"/>
<pin id="215" dir="0" index="27" bw="8" slack="0"/>
<pin id="216" dir="0" index="28" bw="8" slack="0"/>
<pin id="217" dir="0" index="29" bw="3" slack="0"/>
<pin id="218" dir="1" index="30" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="call_ret2_shift_line_buffer_array_ap_fixed_8_4_5_3_0_3u_config2_s_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="216" slack="0"/>
<pin id="251" dir="0" index="1" bw="8" slack="0"/>
<pin id="252" dir="0" index="2" bw="8" slack="0"/>
<pin id="253" dir="0" index="3" bw="8" slack="0"/>
<pin id="254" dir="0" index="4" bw="8" slack="0"/>
<pin id="255" dir="0" index="5" bw="8" slack="0"/>
<pin id="256" dir="0" index="6" bw="8" slack="0"/>
<pin id="257" dir="0" index="7" bw="8" slack="0"/>
<pin id="258" dir="0" index="8" bw="8" slack="0"/>
<pin id="259" dir="0" index="9" bw="8" slack="0"/>
<pin id="260" dir="0" index="10" bw="8" slack="0"/>
<pin id="261" dir="0" index="11" bw="8" slack="0"/>
<pin id="262" dir="0" index="12" bw="8" slack="0"/>
<pin id="263" dir="0" index="13" bw="8" slack="0"/>
<pin id="264" dir="0" index="14" bw="8" slack="0"/>
<pin id="265" dir="0" index="15" bw="8" slack="0"/>
<pin id="266" dir="0" index="16" bw="8" slack="0"/>
<pin id="267" dir="0" index="17" bw="8" slack="0"/>
<pin id="268" dir="0" index="18" bw="8" slack="0"/>
<pin id="269" dir="0" index="19" bw="8" slack="0"/>
<pin id="270" dir="0" index="20" bw="8" slack="0"/>
<pin id="271" dir="0" index="21" bw="8" slack="0"/>
<pin id="272" dir="0" index="22" bw="8" slack="0"/>
<pin id="273" dir="0" index="23" bw="8" slack="0"/>
<pin id="274" dir="0" index="24" bw="8" slack="0"/>
<pin id="275" dir="0" index="25" bw="8" slack="0"/>
<pin id="276" dir="0" index="26" bw="8" slack="0"/>
<pin id="277" dir="0" index="27" bw="8" slack="0"/>
<pin id="278" dir="1" index="28" bw="216" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret2/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="kernel_data_V_2_3_load_load_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="8" slack="0"/>
<pin id="291" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_3_load/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="kernel_data_V_2_4_load_load_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="8" slack="0"/>
<pin id="296" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_4_load/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="kernel_data_V_2_5_load_load_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="8" slack="0"/>
<pin id="301" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_5_load/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="kernel_data_V_2_6_load_load_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="8" slack="0"/>
<pin id="306" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_6_load/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="kernel_data_V_2_7_load_load_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="8" slack="0"/>
<pin id="311" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_7_load/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="kernel_data_V_2_8_load_load_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="8" slack="0"/>
<pin id="316" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_8_load/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="kernel_data_V_2_12_load_load_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="8" slack="0"/>
<pin id="321" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_12_load/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="kernel_data_V_2_13_load_load_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="8" slack="0"/>
<pin id="326" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_13_load/1 "/>
</bind>
</comp>

<comp id="329" class="1004" name="kernel_data_V_2_14_load_load_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="8" slack="0"/>
<pin id="331" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_14_load/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="kernel_data_V_2_15_load_load_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="8" slack="0"/>
<pin id="336" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_15_load/1 "/>
</bind>
</comp>

<comp id="339" class="1004" name="kernel_data_V_2_16_load_load_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="8" slack="0"/>
<pin id="341" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_16_load/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="kernel_data_V_2_17_load_load_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="8" slack="0"/>
<pin id="346" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_17_load/1 "/>
</bind>
</comp>

<comp id="349" class="1004" name="kernel_data_V_2_21_load_load_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="8" slack="0"/>
<pin id="351" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_21_load/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="kernel_data_V_2_22_load_load_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="8" slack="0"/>
<pin id="356" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_22_load/1 "/>
</bind>
</comp>

<comp id="359" class="1004" name="kernel_data_V_2_23_load_load_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="8" slack="0"/>
<pin id="361" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_23_load/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="kernel_data_V_2_24_load_load_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="8" slack="0"/>
<pin id="366" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_24_load/1 "/>
</bind>
</comp>

<comp id="369" class="1004" name="kernel_data_V_2_25_load_load_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="8" slack="0"/>
<pin id="371" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_25_load/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="kernel_data_V_2_26_load_load_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="8" slack="0"/>
<pin id="376" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_26_load/1 "/>
</bind>
</comp>

<comp id="379" class="1004" name="kernel_data_V_2_20_ret_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="216" slack="0"/>
<pin id="381" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_20_ret/1 "/>
</bind>
</comp>

<comp id="383" class="1004" name="kernel_data_V_2_19_ret_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="216" slack="0"/>
<pin id="385" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_19_ret/1 "/>
</bind>
</comp>

<comp id="387" class="1004" name="kernel_data_V_2_18_ret_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="216" slack="0"/>
<pin id="389" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_18_ret/1 "/>
</bind>
</comp>

<comp id="391" class="1004" name="kernel_data_V_2_11_ret_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="216" slack="0"/>
<pin id="393" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_11_ret/1 "/>
</bind>
</comp>

<comp id="395" class="1004" name="kernel_data_V_2_10_ret_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="216" slack="0"/>
<pin id="397" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_10_ret/1 "/>
</bind>
</comp>

<comp id="399" class="1004" name="kernel_data_V_2_9_ret_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="216" slack="0"/>
<pin id="401" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_9_ret/1 "/>
</bind>
</comp>

<comp id="403" class="1004" name="kernel_data_V_2_2_ret_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="216" slack="0"/>
<pin id="405" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_2_ret/1 "/>
</bind>
</comp>

<comp id="407" class="1004" name="kernel_data_V_2_1_ret_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="216" slack="0"/>
<pin id="409" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_1_ret/1 "/>
</bind>
</comp>

<comp id="411" class="1004" name="kernel_data_V_2_0_ret_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="216" slack="0"/>
<pin id="413" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_0_ret/1 "/>
</bind>
</comp>

<comp id="415" class="1004" name="kernel_data_V_2_3_ret_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="216" slack="0"/>
<pin id="417" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_3_ret/1 "/>
</bind>
</comp>

<comp id="419" class="1004" name="store_ln281_store_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="8" slack="0"/>
<pin id="421" dir="0" index="1" bw="8" slack="0"/>
<pin id="422" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/1 "/>
</bind>
</comp>

<comp id="425" class="1004" name="kernel_data_V_2_4_ret_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="216" slack="0"/>
<pin id="427" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_4_ret/1 "/>
</bind>
</comp>

<comp id="429" class="1004" name="store_ln281_store_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="8" slack="0"/>
<pin id="431" dir="0" index="1" bw="8" slack="0"/>
<pin id="432" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/1 "/>
</bind>
</comp>

<comp id="435" class="1004" name="kernel_data_V_2_5_ret_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="216" slack="0"/>
<pin id="437" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_5_ret/1 "/>
</bind>
</comp>

<comp id="439" class="1004" name="store_ln281_store_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="8" slack="0"/>
<pin id="441" dir="0" index="1" bw="8" slack="0"/>
<pin id="442" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/1 "/>
</bind>
</comp>

<comp id="445" class="1004" name="kernel_data_V_2_6_ret_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="216" slack="0"/>
<pin id="447" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_6_ret/1 "/>
</bind>
</comp>

<comp id="449" class="1004" name="store_ln281_store_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="8" slack="0"/>
<pin id="451" dir="0" index="1" bw="8" slack="0"/>
<pin id="452" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/1 "/>
</bind>
</comp>

<comp id="455" class="1004" name="kernel_data_V_2_7_ret_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="216" slack="0"/>
<pin id="457" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_7_ret/1 "/>
</bind>
</comp>

<comp id="459" class="1004" name="store_ln281_store_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="8" slack="0"/>
<pin id="461" dir="0" index="1" bw="8" slack="0"/>
<pin id="462" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/1 "/>
</bind>
</comp>

<comp id="465" class="1004" name="kernel_data_V_2_8_ret_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="216" slack="0"/>
<pin id="467" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_8_ret/1 "/>
</bind>
</comp>

<comp id="469" class="1004" name="store_ln281_store_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="8" slack="0"/>
<pin id="471" dir="0" index="1" bw="8" slack="0"/>
<pin id="472" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/1 "/>
</bind>
</comp>

<comp id="475" class="1004" name="kernel_data_V_2_12_ret_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="216" slack="0"/>
<pin id="477" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_12_ret/1 "/>
</bind>
</comp>

<comp id="479" class="1004" name="store_ln281_store_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="8" slack="0"/>
<pin id="481" dir="0" index="1" bw="8" slack="0"/>
<pin id="482" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/1 "/>
</bind>
</comp>

<comp id="485" class="1004" name="kernel_data_V_2_13_ret_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="216" slack="0"/>
<pin id="487" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_13_ret/1 "/>
</bind>
</comp>

<comp id="489" class="1004" name="store_ln281_store_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="8" slack="0"/>
<pin id="491" dir="0" index="1" bw="8" slack="0"/>
<pin id="492" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/1 "/>
</bind>
</comp>

<comp id="495" class="1004" name="kernel_data_V_2_14_ret_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="216" slack="0"/>
<pin id="497" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_14_ret/1 "/>
</bind>
</comp>

<comp id="499" class="1004" name="store_ln281_store_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="8" slack="0"/>
<pin id="501" dir="0" index="1" bw="8" slack="0"/>
<pin id="502" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/1 "/>
</bind>
</comp>

<comp id="505" class="1004" name="kernel_data_V_2_15_ret_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="216" slack="0"/>
<pin id="507" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_15_ret/1 "/>
</bind>
</comp>

<comp id="509" class="1004" name="store_ln281_store_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="8" slack="0"/>
<pin id="511" dir="0" index="1" bw="8" slack="0"/>
<pin id="512" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/1 "/>
</bind>
</comp>

<comp id="515" class="1004" name="kernel_data_V_2_16_ret_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="216" slack="0"/>
<pin id="517" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_16_ret/1 "/>
</bind>
</comp>

<comp id="519" class="1004" name="store_ln281_store_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="8" slack="0"/>
<pin id="521" dir="0" index="1" bw="8" slack="0"/>
<pin id="522" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/1 "/>
</bind>
</comp>

<comp id="525" class="1004" name="kernel_data_V_2_17_ret_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="216" slack="0"/>
<pin id="527" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_17_ret/1 "/>
</bind>
</comp>

<comp id="529" class="1004" name="store_ln281_store_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="8" slack="0"/>
<pin id="531" dir="0" index="1" bw="8" slack="0"/>
<pin id="532" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/1 "/>
</bind>
</comp>

<comp id="535" class="1004" name="kernel_data_V_2_21_ret_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="216" slack="0"/>
<pin id="537" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_21_ret/1 "/>
</bind>
</comp>

<comp id="539" class="1004" name="store_ln281_store_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="8" slack="0"/>
<pin id="541" dir="0" index="1" bw="8" slack="0"/>
<pin id="542" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/1 "/>
</bind>
</comp>

<comp id="545" class="1004" name="kernel_data_V_2_22_ret_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="216" slack="0"/>
<pin id="547" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_22_ret/1 "/>
</bind>
</comp>

<comp id="549" class="1004" name="store_ln281_store_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="8" slack="0"/>
<pin id="551" dir="0" index="1" bw="8" slack="0"/>
<pin id="552" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/1 "/>
</bind>
</comp>

<comp id="555" class="1004" name="kernel_data_V_2_23_ret_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="216" slack="0"/>
<pin id="557" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_23_ret/1 "/>
</bind>
</comp>

<comp id="559" class="1004" name="store_ln281_store_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="8" slack="0"/>
<pin id="561" dir="0" index="1" bw="8" slack="0"/>
<pin id="562" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/1 "/>
</bind>
</comp>

<comp id="565" class="1004" name="kernel_data_V_2_24_ret_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="216" slack="0"/>
<pin id="567" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_24_ret/1 "/>
</bind>
</comp>

<comp id="569" class="1004" name="store_ln281_store_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="8" slack="0"/>
<pin id="571" dir="0" index="1" bw="8" slack="0"/>
<pin id="572" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/1 "/>
</bind>
</comp>

<comp id="575" class="1004" name="kernel_data_V_2_25_ret_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="216" slack="0"/>
<pin id="577" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_25_ret/1 "/>
</bind>
</comp>

<comp id="579" class="1004" name="store_ln281_store_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="8" slack="0"/>
<pin id="581" dir="0" index="1" bw="8" slack="0"/>
<pin id="582" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/1 "/>
</bind>
</comp>

<comp id="585" class="1004" name="kernel_data_V_2_26_ret_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="216" slack="0"/>
<pin id="587" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_26_ret/1 "/>
</bind>
</comp>

<comp id="589" class="1004" name="store_ln281_store_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="8" slack="0"/>
<pin id="591" dir="0" index="1" bw="8" slack="0"/>
<pin id="592" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/1 "/>
</bind>
</comp>

<comp id="595" class="1004" name="store_ln281_store_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="8" slack="0"/>
<pin id="597" dir="0" index="1" bw="8" slack="0"/>
<pin id="598" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/1 "/>
</bind>
</comp>

<comp id="601" class="1004" name="store_ln281_store_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="8" slack="0"/>
<pin id="603" dir="0" index="1" bw="8" slack="0"/>
<pin id="604" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/1 "/>
</bind>
</comp>

<comp id="607" class="1004" name="store_ln281_store_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="8" slack="0"/>
<pin id="609" dir="0" index="1" bw="8" slack="0"/>
<pin id="610" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/1 "/>
</bind>
</comp>

<comp id="613" class="1004" name="store_ln281_store_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="8" slack="0"/>
<pin id="615" dir="0" index="1" bw="8" slack="0"/>
<pin id="616" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/1 "/>
</bind>
</comp>

<comp id="619" class="1004" name="store_ln281_store_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="8" slack="0"/>
<pin id="621" dir="0" index="1" bw="8" slack="0"/>
<pin id="622" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/1 "/>
</bind>
</comp>

<comp id="625" class="1004" name="store_ln281_store_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="8" slack="0"/>
<pin id="627" dir="0" index="1" bw="8" slack="0"/>
<pin id="628" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/1 "/>
</bind>
</comp>

<comp id="631" class="1004" name="store_ln281_store_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="8" slack="0"/>
<pin id="633" dir="0" index="1" bw="8" slack="0"/>
<pin id="634" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/1 "/>
</bind>
</comp>

<comp id="637" class="1004" name="store_ln281_store_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="8" slack="0"/>
<pin id="639" dir="0" index="1" bw="8" slack="0"/>
<pin id="640" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/1 "/>
</bind>
</comp>

<comp id="643" class="1004" name="store_ln281_store_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="8" slack="0"/>
<pin id="645" dir="0" index="1" bw="8" slack="0"/>
<pin id="646" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/1 "/>
</bind>
</comp>

<comp id="649" class="1004" name="sX_2_load_load_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="32" slack="0"/>
<pin id="651" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sX_2_load/1 "/>
</bind>
</comp>

<comp id="653" class="1004" name="icmp_ln284_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="32" slack="0"/>
<pin id="655" dir="0" index="1" bw="32" slack="0"/>
<pin id="656" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln284/1 "/>
</bind>
</comp>

<comp id="659" class="1004" name="sY_2_load_load_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="32" slack="0"/>
<pin id="661" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sY_2_load/1 "/>
</bind>
</comp>

<comp id="663" class="1004" name="icmp_ln284_4_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="32" slack="0"/>
<pin id="665" dir="0" index="1" bw="32" slack="0"/>
<pin id="666" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln284_4/1 "/>
</bind>
</comp>

<comp id="669" class="1004" name="pY_2_load_load_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="32" slack="0"/>
<pin id="671" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pY_2_load/1 "/>
</bind>
</comp>

<comp id="673" class="1004" name="tmp_3_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="31" slack="0"/>
<pin id="675" dir="0" index="1" bw="32" slack="0"/>
<pin id="676" dir="0" index="2" bw="1" slack="0"/>
<pin id="677" dir="0" index="3" bw="6" slack="0"/>
<pin id="678" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="683" class="1004" name="icmp_ln284_5_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="31" slack="0"/>
<pin id="685" dir="0" index="1" bw="31" slack="0"/>
<pin id="686" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln284_5/1 "/>
</bind>
</comp>

<comp id="689" class="1004" name="pX_2_load_load_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="32" slack="0"/>
<pin id="691" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pX_2_load/1 "/>
</bind>
</comp>

<comp id="693" class="1004" name="tmp_4_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="31" slack="0"/>
<pin id="695" dir="0" index="1" bw="32" slack="0"/>
<pin id="696" dir="0" index="2" bw="1" slack="0"/>
<pin id="697" dir="0" index="3" bw="6" slack="0"/>
<pin id="698" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="703" class="1004" name="icmp_ln284_6_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="31" slack="0"/>
<pin id="705" dir="0" index="1" bw="31" slack="0"/>
<pin id="706" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln284_6/1 "/>
</bind>
</comp>

<comp id="709" class="1004" name="and_ln284_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="1" slack="0"/>
<pin id="711" dir="0" index="1" bw="1" slack="0"/>
<pin id="712" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln284/1 "/>
</bind>
</comp>

<comp id="715" class="1004" name="and_ln284_3_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="1" slack="0"/>
<pin id="717" dir="0" index="1" bw="1" slack="0"/>
<pin id="718" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln284_3/1 "/>
</bind>
</comp>

<comp id="721" class="1004" name="and_ln284_4_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="1" slack="0"/>
<pin id="723" dir="0" index="1" bw="1" slack="0"/>
<pin id="724" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln284_4/1 "/>
</bind>
</comp>

<comp id="727" class="1004" name="tmp_data_0_V_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="64" slack="0"/>
<pin id="729" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_0_V/2 "/>
</bind>
</comp>

<comp id="731" class="1004" name="tmp_data_1_V_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="64" slack="0"/>
<pin id="733" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_1_V/2 "/>
</bind>
</comp>

<comp id="735" class="1004" name="tmp_data_2_V_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="64" slack="0"/>
<pin id="737" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_2_V/2 "/>
</bind>
</comp>

<comp id="739" class="1004" name="tmp_data_3_V_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="64" slack="0"/>
<pin id="741" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_3_V/2 "/>
</bind>
</comp>

<comp id="743" class="1004" name="tmp_data_4_V_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="64" slack="0"/>
<pin id="745" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_4_V/2 "/>
</bind>
</comp>

<comp id="747" class="1004" name="tmp_data_5_V_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="64" slack="0"/>
<pin id="749" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_5_V/2 "/>
</bind>
</comp>

<comp id="751" class="1004" name="tmp_data_6_V_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="64" slack="0"/>
<pin id="753" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_6_V/2 "/>
</bind>
</comp>

<comp id="755" class="1004" name="tmp_data_7_V_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="64" slack="0"/>
<pin id="757" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_7_V/2 "/>
</bind>
</comp>

<comp id="759" class="1004" name="icmp_ln303_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="32" slack="2"/>
<pin id="761" dir="0" index="1" bw="32" slack="0"/>
<pin id="762" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln303/3 "/>
</bind>
</comp>

<comp id="764" class="1004" name="add_ln316_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="32" slack="2"/>
<pin id="766" dir="0" index="1" bw="1" slack="0"/>
<pin id="767" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln316/3 "/>
</bind>
</comp>

<comp id="769" class="1004" name="store_ln316_store_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="32" slack="0"/>
<pin id="771" dir="0" index="1" bw="32" slack="0"/>
<pin id="772" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln316/3 "/>
</bind>
</comp>

<comp id="775" class="1004" name="add_ln318_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="32" slack="2"/>
<pin id="777" dir="0" index="1" bw="1" slack="0"/>
<pin id="778" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln318/3 "/>
</bind>
</comp>

<comp id="780" class="1004" name="select_ln318_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="1" slack="2"/>
<pin id="782" dir="0" index="1" bw="32" slack="0"/>
<pin id="783" dir="0" index="2" bw="32" slack="0"/>
<pin id="784" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln318/3 "/>
</bind>
</comp>

<comp id="787" class="1004" name="store_ln305_store_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="1" slack="0"/>
<pin id="789" dir="0" index="1" bw="32" slack="0"/>
<pin id="790" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln305/3 "/>
</bind>
</comp>

<comp id="793" class="1004" name="store_ln306_store_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="1" slack="0"/>
<pin id="795" dir="0" index="1" bw="32" slack="0"/>
<pin id="796" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln306/3 "/>
</bind>
</comp>

<comp id="799" class="1004" name="icmp_ln307_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="32" slack="2"/>
<pin id="801" dir="0" index="1" bw="32" slack="0"/>
<pin id="802" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln307/3 "/>
</bind>
</comp>

<comp id="804" class="1004" name="add_ln311_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="32" slack="2"/>
<pin id="806" dir="0" index="1" bw="1" slack="0"/>
<pin id="807" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln311/3 "/>
</bind>
</comp>

<comp id="809" class="1004" name="store_ln311_store_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="32" slack="0"/>
<pin id="811" dir="0" index="1" bw="32" slack="0"/>
<pin id="812" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln311/3 "/>
</bind>
</comp>

<comp id="815" class="1004" name="add_ln313_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="32" slack="2"/>
<pin id="817" dir="0" index="1" bw="1" slack="0"/>
<pin id="818" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln313/3 "/>
</bind>
</comp>

<comp id="820" class="1004" name="select_ln313_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="1" slack="2"/>
<pin id="822" dir="0" index="1" bw="32" slack="0"/>
<pin id="823" dir="0" index="2" bw="32" slack="0"/>
<pin id="824" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln313/3 "/>
</bind>
</comp>

<comp id="827" class="1004" name="store_ln308_store_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="1" slack="0"/>
<pin id="829" dir="0" index="1" bw="32" slack="0"/>
<pin id="830" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln308/3 "/>
</bind>
</comp>

<comp id="833" class="1004" name="store_ln318_store_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="32" slack="1"/>
<pin id="835" dir="0" index="1" bw="32" slack="0"/>
<pin id="836" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln318/4 "/>
</bind>
</comp>

<comp id="838" class="1004" name="store_ln309_store_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="32" slack="0"/>
<pin id="840" dir="0" index="1" bw="32" slack="0"/>
<pin id="841" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln309/4 "/>
</bind>
</comp>

<comp id="844" class="1005" name="sX_2_load_reg_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="32" slack="2"/>
<pin id="846" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sX_2_load "/>
</bind>
</comp>

<comp id="849" class="1005" name="icmp_ln284_reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="1" slack="2"/>
<pin id="851" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln284 "/>
</bind>
</comp>

<comp id="854" class="1005" name="sY_2_load_reg_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="32" slack="2"/>
<pin id="856" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sY_2_load "/>
</bind>
</comp>

<comp id="859" class="1005" name="icmp_ln284_4_reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="1" slack="2"/>
<pin id="861" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln284_4 "/>
</bind>
</comp>

<comp id="864" class="1005" name="pY_2_load_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="32" slack="2"/>
<pin id="866" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="pY_2_load "/>
</bind>
</comp>

<comp id="870" class="1005" name="pX_2_load_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="32" slack="2"/>
<pin id="872" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="pX_2_load "/>
</bind>
</comp>

<comp id="876" class="1005" name="and_ln284_4_reg_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="1" slack="2"/>
<pin id="878" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln284_4 "/>
</bind>
</comp>

<comp id="880" class="1005" name="tmp_data_0_V_reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="8" slack="1"/>
<pin id="882" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_0_V "/>
</bind>
</comp>

<comp id="885" class="1005" name="tmp_data_1_V_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="8" slack="1"/>
<pin id="887" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_1_V "/>
</bind>
</comp>

<comp id="890" class="1005" name="tmp_data_2_V_reg_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="8" slack="1"/>
<pin id="892" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_2_V "/>
</bind>
</comp>

<comp id="895" class="1005" name="tmp_data_3_V_reg_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="8" slack="1"/>
<pin id="897" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_3_V "/>
</bind>
</comp>

<comp id="900" class="1005" name="tmp_data_4_V_reg_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="8" slack="1"/>
<pin id="902" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_4_V "/>
</bind>
</comp>

<comp id="905" class="1005" name="tmp_data_5_V_reg_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="8" slack="1"/>
<pin id="907" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_5_V "/>
</bind>
</comp>

<comp id="910" class="1005" name="tmp_data_6_V_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="8" slack="1"/>
<pin id="912" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_6_V "/>
</bind>
</comp>

<comp id="915" class="1005" name="tmp_data_7_V_reg_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="8" slack="1"/>
<pin id="917" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_7_V "/>
</bind>
</comp>

<comp id="920" class="1005" name="icmp_ln303_reg_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="1" slack="1"/>
<pin id="922" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln303 "/>
</bind>
</comp>

<comp id="924" class="1005" name="select_ln318_reg_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="32" slack="1"/>
<pin id="926" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln318 "/>
</bind>
</comp>

<comp id="929" class="1005" name="icmp_ln307_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="1" slack="1"/>
<pin id="931" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln307 "/>
</bind>
</comp>

<comp id="933" class="1005" name="select_ln313_reg_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="32" slack="1"/>
<pin id="935" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln313 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="134"><net_src comp="112" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="4" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="112" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="2" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="112" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="0" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="167"><net_src comp="126" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="168"><net_src comp="6" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="169"><net_src comp="8" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="170"><net_src comp="10" pin="0"/><net_sink comp="148" pin=3"/></net>

<net id="171"><net_src comp="12" pin="0"/><net_sink comp="148" pin=4"/></net>

<net id="172"><net_src comp="14" pin="0"/><net_sink comp="148" pin=5"/></net>

<net id="173"><net_src comp="16" pin="0"/><net_sink comp="148" pin=6"/></net>

<net id="174"><net_src comp="18" pin="0"/><net_sink comp="148" pin=7"/></net>

<net id="175"><net_src comp="20" pin="0"/><net_sink comp="148" pin=8"/></net>

<net id="179"><net_src comp="104" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="186"><net_src comp="176" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="219"><net_src comp="124" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="220"><net_src comp="96" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="221"><net_src comp="70" pin="0"/><net_sink comp="187" pin=2"/></net>

<net id="222"><net_src comp="72" pin="0"/><net_sink comp="187" pin=3"/></net>

<net id="223"><net_src comp="74" pin="0"/><net_sink comp="187" pin=4"/></net>

<net id="224"><net_src comp="22" pin="0"/><net_sink comp="187" pin=5"/></net>

<net id="225"><net_src comp="24" pin="0"/><net_sink comp="187" pin=6"/></net>

<net id="226"><net_src comp="26" pin="0"/><net_sink comp="187" pin=7"/></net>

<net id="227"><net_src comp="28" pin="0"/><net_sink comp="187" pin=8"/></net>

<net id="228"><net_src comp="30" pin="0"/><net_sink comp="187" pin=9"/></net>

<net id="229"><net_src comp="32" pin="0"/><net_sink comp="187" pin=10"/></net>

<net id="230"><net_src comp="76" pin="0"/><net_sink comp="187" pin=11"/></net>

<net id="231"><net_src comp="78" pin="0"/><net_sink comp="187" pin=12"/></net>

<net id="232"><net_src comp="80" pin="0"/><net_sink comp="187" pin=13"/></net>

<net id="233"><net_src comp="34" pin="0"/><net_sink comp="187" pin=14"/></net>

<net id="234"><net_src comp="36" pin="0"/><net_sink comp="187" pin=15"/></net>

<net id="235"><net_src comp="38" pin="0"/><net_sink comp="187" pin=16"/></net>

<net id="236"><net_src comp="40" pin="0"/><net_sink comp="187" pin=17"/></net>

<net id="237"><net_src comp="42" pin="0"/><net_sink comp="187" pin=18"/></net>

<net id="238"><net_src comp="44" pin="0"/><net_sink comp="187" pin=19"/></net>

<net id="239"><net_src comp="82" pin="0"/><net_sink comp="187" pin=20"/></net>

<net id="240"><net_src comp="84" pin="0"/><net_sink comp="187" pin=21"/></net>

<net id="241"><net_src comp="86" pin="0"/><net_sink comp="187" pin=22"/></net>

<net id="242"><net_src comp="46" pin="0"/><net_sink comp="187" pin=23"/></net>

<net id="243"><net_src comp="48" pin="0"/><net_sink comp="187" pin=24"/></net>

<net id="244"><net_src comp="50" pin="0"/><net_sink comp="187" pin=25"/></net>

<net id="245"><net_src comp="52" pin="0"/><net_sink comp="187" pin=26"/></net>

<net id="246"><net_src comp="54" pin="0"/><net_sink comp="187" pin=27"/></net>

<net id="247"><net_src comp="56" pin="0"/><net_sink comp="187" pin=28"/></net>

<net id="248"><net_src comp="98" pin="0"/><net_sink comp="187" pin=29"/></net>

<net id="279"><net_src comp="114" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="280"><net_src comp="142" pin="2"/><net_sink comp="249" pin=1"/></net>

<net id="281"><net_src comp="136" pin="2"/><net_sink comp="249" pin=2"/></net>

<net id="282"><net_src comp="130" pin="2"/><net_sink comp="249" pin=3"/></net>

<net id="283"><net_src comp="58" pin="0"/><net_sink comp="249" pin=22"/></net>

<net id="284"><net_src comp="60" pin="0"/><net_sink comp="249" pin=23"/></net>

<net id="285"><net_src comp="62" pin="0"/><net_sink comp="249" pin=24"/></net>

<net id="286"><net_src comp="64" pin="0"/><net_sink comp="249" pin=25"/></net>

<net id="287"><net_src comp="66" pin="0"/><net_sink comp="249" pin=26"/></net>

<net id="288"><net_src comp="68" pin="0"/><net_sink comp="249" pin=27"/></net>

<net id="292"><net_src comp="22" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="249" pin=4"/></net>

<net id="297"><net_src comp="24" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="249" pin=5"/></net>

<net id="302"><net_src comp="26" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="249" pin=6"/></net>

<net id="307"><net_src comp="28" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="249" pin=7"/></net>

<net id="312"><net_src comp="30" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="249" pin=8"/></net>

<net id="317"><net_src comp="32" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="249" pin=9"/></net>

<net id="322"><net_src comp="34" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="249" pin=10"/></net>

<net id="327"><net_src comp="36" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="249" pin=11"/></net>

<net id="332"><net_src comp="38" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="249" pin=12"/></net>

<net id="337"><net_src comp="40" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="249" pin=13"/></net>

<net id="342"><net_src comp="42" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="249" pin=14"/></net>

<net id="347"><net_src comp="44" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="249" pin=15"/></net>

<net id="352"><net_src comp="46" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="249" pin=16"/></net>

<net id="357"><net_src comp="48" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="249" pin=17"/></net>

<net id="362"><net_src comp="50" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="249" pin=18"/></net>

<net id="367"><net_src comp="52" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="249" pin=19"/></net>

<net id="372"><net_src comp="54" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="249" pin=20"/></net>

<net id="377"><net_src comp="56" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="249" pin=21"/></net>

<net id="382"><net_src comp="249" pin="28"/><net_sink comp="379" pin=0"/></net>

<net id="386"><net_src comp="249" pin="28"/><net_sink comp="383" pin=0"/></net>

<net id="390"><net_src comp="249" pin="28"/><net_sink comp="387" pin=0"/></net>

<net id="394"><net_src comp="249" pin="28"/><net_sink comp="391" pin=0"/></net>

<net id="398"><net_src comp="249" pin="28"/><net_sink comp="395" pin=0"/></net>

<net id="402"><net_src comp="249" pin="28"/><net_sink comp="399" pin=0"/></net>

<net id="406"><net_src comp="249" pin="28"/><net_sink comp="403" pin=0"/></net>

<net id="410"><net_src comp="249" pin="28"/><net_sink comp="407" pin=0"/></net>

<net id="414"><net_src comp="249" pin="28"/><net_sink comp="411" pin=0"/></net>

<net id="418"><net_src comp="249" pin="28"/><net_sink comp="415" pin=0"/></net>

<net id="423"><net_src comp="415" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="22" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="428"><net_src comp="249" pin="28"/><net_sink comp="425" pin=0"/></net>

<net id="433"><net_src comp="425" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="24" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="438"><net_src comp="249" pin="28"/><net_sink comp="435" pin=0"/></net>

<net id="443"><net_src comp="435" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="26" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="448"><net_src comp="249" pin="28"/><net_sink comp="445" pin=0"/></net>

<net id="453"><net_src comp="445" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="28" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="458"><net_src comp="249" pin="28"/><net_sink comp="455" pin=0"/></net>

<net id="463"><net_src comp="455" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="30" pin="0"/><net_sink comp="459" pin=1"/></net>

<net id="468"><net_src comp="249" pin="28"/><net_sink comp="465" pin=0"/></net>

<net id="473"><net_src comp="465" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="32" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="478"><net_src comp="249" pin="28"/><net_sink comp="475" pin=0"/></net>

<net id="483"><net_src comp="475" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="34" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="488"><net_src comp="249" pin="28"/><net_sink comp="485" pin=0"/></net>

<net id="493"><net_src comp="485" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="36" pin="0"/><net_sink comp="489" pin=1"/></net>

<net id="498"><net_src comp="249" pin="28"/><net_sink comp="495" pin=0"/></net>

<net id="503"><net_src comp="495" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="504"><net_src comp="38" pin="0"/><net_sink comp="499" pin=1"/></net>

<net id="508"><net_src comp="249" pin="28"/><net_sink comp="505" pin=0"/></net>

<net id="513"><net_src comp="505" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="514"><net_src comp="40" pin="0"/><net_sink comp="509" pin=1"/></net>

<net id="518"><net_src comp="249" pin="28"/><net_sink comp="515" pin=0"/></net>

<net id="523"><net_src comp="515" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="42" pin="0"/><net_sink comp="519" pin=1"/></net>

<net id="528"><net_src comp="249" pin="28"/><net_sink comp="525" pin=0"/></net>

<net id="533"><net_src comp="525" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="534"><net_src comp="44" pin="0"/><net_sink comp="529" pin=1"/></net>

<net id="538"><net_src comp="249" pin="28"/><net_sink comp="535" pin=0"/></net>

<net id="543"><net_src comp="535" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="544"><net_src comp="46" pin="0"/><net_sink comp="539" pin=1"/></net>

<net id="548"><net_src comp="249" pin="28"/><net_sink comp="545" pin=0"/></net>

<net id="553"><net_src comp="545" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="554"><net_src comp="48" pin="0"/><net_sink comp="549" pin=1"/></net>

<net id="558"><net_src comp="249" pin="28"/><net_sink comp="555" pin=0"/></net>

<net id="563"><net_src comp="555" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="564"><net_src comp="50" pin="0"/><net_sink comp="559" pin=1"/></net>

<net id="568"><net_src comp="249" pin="28"/><net_sink comp="565" pin=0"/></net>

<net id="573"><net_src comp="565" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="52" pin="0"/><net_sink comp="569" pin=1"/></net>

<net id="578"><net_src comp="249" pin="28"/><net_sink comp="575" pin=0"/></net>

<net id="583"><net_src comp="575" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="584"><net_src comp="54" pin="0"/><net_sink comp="579" pin=1"/></net>

<net id="588"><net_src comp="249" pin="28"/><net_sink comp="585" pin=0"/></net>

<net id="593"><net_src comp="585" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="594"><net_src comp="56" pin="0"/><net_sink comp="589" pin=1"/></net>

<net id="599"><net_src comp="411" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="600"><net_src comp="70" pin="0"/><net_sink comp="595" pin=1"/></net>

<net id="605"><net_src comp="407" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="606"><net_src comp="72" pin="0"/><net_sink comp="601" pin=1"/></net>

<net id="611"><net_src comp="403" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="612"><net_src comp="74" pin="0"/><net_sink comp="607" pin=1"/></net>

<net id="617"><net_src comp="399" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="618"><net_src comp="76" pin="0"/><net_sink comp="613" pin=1"/></net>

<net id="623"><net_src comp="395" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="624"><net_src comp="78" pin="0"/><net_sink comp="619" pin=1"/></net>

<net id="629"><net_src comp="391" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="630"><net_src comp="80" pin="0"/><net_sink comp="625" pin=1"/></net>

<net id="635"><net_src comp="387" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="636"><net_src comp="82" pin="0"/><net_sink comp="631" pin=1"/></net>

<net id="641"><net_src comp="383" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="642"><net_src comp="84" pin="0"/><net_sink comp="637" pin=1"/></net>

<net id="647"><net_src comp="379" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="648"><net_src comp="86" pin="0"/><net_sink comp="643" pin=1"/></net>

<net id="652"><net_src comp="88" pin="0"/><net_sink comp="649" pin=0"/></net>

<net id="657"><net_src comp="649" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="658"><net_src comp="108" pin="0"/><net_sink comp="653" pin=1"/></net>

<net id="662"><net_src comp="90" pin="0"/><net_sink comp="659" pin=0"/></net>

<net id="667"><net_src comp="659" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="668"><net_src comp="108" pin="0"/><net_sink comp="663" pin=1"/></net>

<net id="672"><net_src comp="92" pin="0"/><net_sink comp="669" pin=0"/></net>

<net id="679"><net_src comp="116" pin="0"/><net_sink comp="673" pin=0"/></net>

<net id="680"><net_src comp="669" pin="1"/><net_sink comp="673" pin=1"/></net>

<net id="681"><net_src comp="118" pin="0"/><net_sink comp="673" pin=2"/></net>

<net id="682"><net_src comp="120" pin="0"/><net_sink comp="673" pin=3"/></net>

<net id="687"><net_src comp="673" pin="4"/><net_sink comp="683" pin=0"/></net>

<net id="688"><net_src comp="122" pin="0"/><net_sink comp="683" pin=1"/></net>

<net id="692"><net_src comp="94" pin="0"/><net_sink comp="689" pin=0"/></net>

<net id="699"><net_src comp="116" pin="0"/><net_sink comp="693" pin=0"/></net>

<net id="700"><net_src comp="689" pin="1"/><net_sink comp="693" pin=1"/></net>

<net id="701"><net_src comp="118" pin="0"/><net_sink comp="693" pin=2"/></net>

<net id="702"><net_src comp="120" pin="0"/><net_sink comp="693" pin=3"/></net>

<net id="707"><net_src comp="693" pin="4"/><net_sink comp="703" pin=0"/></net>

<net id="708"><net_src comp="122" pin="0"/><net_sink comp="703" pin=1"/></net>

<net id="713"><net_src comp="653" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="714"><net_src comp="663" pin="2"/><net_sink comp="709" pin=1"/></net>

<net id="719"><net_src comp="683" pin="2"/><net_sink comp="715" pin=0"/></net>

<net id="720"><net_src comp="703" pin="2"/><net_sink comp="715" pin=1"/></net>

<net id="725"><net_src comp="715" pin="2"/><net_sink comp="721" pin=0"/></net>

<net id="726"><net_src comp="709" pin="2"/><net_sink comp="721" pin=1"/></net>

<net id="730"><net_src comp="187" pin="30"/><net_sink comp="727" pin=0"/></net>

<net id="734"><net_src comp="187" pin="30"/><net_sink comp="731" pin=0"/></net>

<net id="738"><net_src comp="187" pin="30"/><net_sink comp="735" pin=0"/></net>

<net id="742"><net_src comp="187" pin="30"/><net_sink comp="739" pin=0"/></net>

<net id="746"><net_src comp="187" pin="30"/><net_sink comp="743" pin=0"/></net>

<net id="750"><net_src comp="187" pin="30"/><net_sink comp="747" pin=0"/></net>

<net id="754"><net_src comp="187" pin="30"/><net_sink comp="751" pin=0"/></net>

<net id="758"><net_src comp="187" pin="30"/><net_sink comp="755" pin=0"/></net>

<net id="763"><net_src comp="128" pin="0"/><net_sink comp="759" pin=1"/></net>

<net id="768"><net_src comp="118" pin="0"/><net_sink comp="764" pin=1"/></net>

<net id="773"><net_src comp="764" pin="2"/><net_sink comp="769" pin=0"/></net>

<net id="774"><net_src comp="94" pin="0"/><net_sink comp="769" pin=1"/></net>

<net id="779"><net_src comp="118" pin="0"/><net_sink comp="775" pin=1"/></net>

<net id="785"><net_src comp="108" pin="0"/><net_sink comp="780" pin=1"/></net>

<net id="786"><net_src comp="775" pin="2"/><net_sink comp="780" pin=2"/></net>

<net id="791"><net_src comp="104" pin="0"/><net_sink comp="787" pin=0"/></net>

<net id="792"><net_src comp="94" pin="0"/><net_sink comp="787" pin=1"/></net>

<net id="797"><net_src comp="104" pin="0"/><net_sink comp="793" pin=0"/></net>

<net id="798"><net_src comp="88" pin="0"/><net_sink comp="793" pin=1"/></net>

<net id="803"><net_src comp="128" pin="0"/><net_sink comp="799" pin=1"/></net>

<net id="808"><net_src comp="118" pin="0"/><net_sink comp="804" pin=1"/></net>

<net id="813"><net_src comp="804" pin="2"/><net_sink comp="809" pin=0"/></net>

<net id="814"><net_src comp="92" pin="0"/><net_sink comp="809" pin=1"/></net>

<net id="819"><net_src comp="118" pin="0"/><net_sink comp="815" pin=1"/></net>

<net id="825"><net_src comp="108" pin="0"/><net_sink comp="820" pin=1"/></net>

<net id="826"><net_src comp="815" pin="2"/><net_sink comp="820" pin=2"/></net>

<net id="831"><net_src comp="104" pin="0"/><net_sink comp="827" pin=0"/></net>

<net id="832"><net_src comp="92" pin="0"/><net_sink comp="827" pin=1"/></net>

<net id="837"><net_src comp="88" pin="0"/><net_sink comp="833" pin=1"/></net>

<net id="842"><net_src comp="180" pin="4"/><net_sink comp="838" pin=0"/></net>

<net id="843"><net_src comp="90" pin="0"/><net_sink comp="838" pin=1"/></net>

<net id="847"><net_src comp="649" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="852"><net_src comp="653" pin="2"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="857"><net_src comp="659" pin="1"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="815" pin=0"/></net>

<net id="862"><net_src comp="663" pin="2"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="867"><net_src comp="669" pin="1"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="799" pin=0"/></net>

<net id="869"><net_src comp="864" pin="1"/><net_sink comp="804" pin=0"/></net>

<net id="873"><net_src comp="689" pin="1"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="759" pin=0"/></net>

<net id="875"><net_src comp="870" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="879"><net_src comp="721" pin="2"/><net_sink comp="876" pin=0"/></net>

<net id="883"><net_src comp="727" pin="1"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="148" pin=9"/></net>

<net id="888"><net_src comp="731" pin="1"/><net_sink comp="885" pin=0"/></net>

<net id="889"><net_src comp="885" pin="1"/><net_sink comp="148" pin=10"/></net>

<net id="893"><net_src comp="735" pin="1"/><net_sink comp="890" pin=0"/></net>

<net id="894"><net_src comp="890" pin="1"/><net_sink comp="148" pin=11"/></net>

<net id="898"><net_src comp="739" pin="1"/><net_sink comp="895" pin=0"/></net>

<net id="899"><net_src comp="895" pin="1"/><net_sink comp="148" pin=12"/></net>

<net id="903"><net_src comp="743" pin="1"/><net_sink comp="900" pin=0"/></net>

<net id="904"><net_src comp="900" pin="1"/><net_sink comp="148" pin=13"/></net>

<net id="908"><net_src comp="747" pin="1"/><net_sink comp="905" pin=0"/></net>

<net id="909"><net_src comp="905" pin="1"/><net_sink comp="148" pin=14"/></net>

<net id="913"><net_src comp="751" pin="1"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="148" pin=15"/></net>

<net id="918"><net_src comp="755" pin="1"/><net_sink comp="915" pin=0"/></net>

<net id="919"><net_src comp="915" pin="1"/><net_sink comp="148" pin=16"/></net>

<net id="923"><net_src comp="759" pin="2"/><net_sink comp="920" pin=0"/></net>

<net id="927"><net_src comp="780" pin="3"/><net_sink comp="924" pin=0"/></net>

<net id="928"><net_src comp="924" pin="1"/><net_sink comp="833" pin=0"/></net>

<net id="932"><net_src comp="799" pin="2"/><net_sink comp="929" pin=0"/></net>

<net id="936"><net_src comp="820" pin="3"/><net_sink comp="933" pin=0"/></net>

<net id="937"><net_src comp="933" pin="1"/><net_sink comp="180" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_stream_V_data_0_V | {3 }
	Port: res_stream_V_data_1_V | {3 }
	Port: res_stream_V_data_2_V | {3 }
	Port: res_stream_V_data_3_V | {3 }
	Port: res_stream_V_data_4_V | {3 }
	Port: res_stream_V_data_5_V | {3 }
	Port: res_stream_V_data_6_V | {3 }
	Port: res_stream_V_data_7_V | {3 }
	Port: kernel_data_V_2_3 | {1 }
	Port: kernel_data_V_2_4 | {1 }
	Port: kernel_data_V_2_5 | {1 }
	Port: kernel_data_V_2_6 | {1 }
	Port: kernel_data_V_2_7 | {1 }
	Port: kernel_data_V_2_8 | {1 }
	Port: kernel_data_V_2_12 | {1 }
	Port: kernel_data_V_2_13 | {1 }
	Port: kernel_data_V_2_14 | {1 }
	Port: kernel_data_V_2_15 | {1 }
	Port: kernel_data_V_2_16 | {1 }
	Port: kernel_data_V_2_17 | {1 }
	Port: kernel_data_V_2_21 | {1 }
	Port: kernel_data_V_2_22 | {1 }
	Port: kernel_data_V_2_23 | {1 }
	Port: kernel_data_V_2_24 | {1 }
	Port: kernel_data_V_2_25 | {1 }
	Port: kernel_data_V_2_26 | {1 }
	Port: line_buffer_Array_V_2_0_0 | {1 }
	Port: line_buffer_Array_V_2_1_0 | {1 }
	Port: line_buffer_Array_V_2_0_1 | {1 }
	Port: line_buffer_Array_V_2_1_1 | {1 }
	Port: line_buffer_Array_V_2_0_2 | {1 }
	Port: line_buffer_Array_V_2_1_2 | {1 }
	Port: kernel_data_V_2_0 | {1 }
	Port: kernel_data_V_2_1 | {1 }
	Port: kernel_data_V_2_2 | {1 }
	Port: kernel_data_V_2_9 | {1 }
	Port: kernel_data_V_2_10 | {1 }
	Port: kernel_data_V_2_11 | {1 }
	Port: kernel_data_V_2_18 | {1 }
	Port: kernel_data_V_2_19 | {1 }
	Port: kernel_data_V_2_20 | {1 }
	Port: sX_2 | {3 4 }
	Port: sY_2 | {4 }
	Port: pY_2 | {3 }
	Port: pX_2 | {3 }
	Port: outidx5 | {}
	Port: w2_V | {}
 - Input state : 
	Port: compute_output_buffer_2d<array,array<ap_fixed<8,4,5,3,0>,8u>,config2> : in_elem_data_0_V_read | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<8,4,5,3,0>,8u>,config2> : in_elem_data_1_V_read | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<8,4,5,3,0>,8u>,config2> : in_elem_data_2_V_read | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<8,4,5,3,0>,8u>,config2> : res_stream_V_data_0_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<8,4,5,3,0>,8u>,config2> : res_stream_V_data_1_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<8,4,5,3,0>,8u>,config2> : res_stream_V_data_2_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<8,4,5,3,0>,8u>,config2> : res_stream_V_data_3_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<8,4,5,3,0>,8u>,config2> : res_stream_V_data_4_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<8,4,5,3,0>,8u>,config2> : res_stream_V_data_5_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<8,4,5,3,0>,8u>,config2> : res_stream_V_data_6_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<8,4,5,3,0>,8u>,config2> : res_stream_V_data_7_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<8,4,5,3,0>,8u>,config2> : kernel_data_V_2_3 | {1 2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<8,4,5,3,0>,8u>,config2> : kernel_data_V_2_4 | {1 2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<8,4,5,3,0>,8u>,config2> : kernel_data_V_2_5 | {1 2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<8,4,5,3,0>,8u>,config2> : kernel_data_V_2_6 | {1 2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<8,4,5,3,0>,8u>,config2> : kernel_data_V_2_7 | {1 2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<8,4,5,3,0>,8u>,config2> : kernel_data_V_2_8 | {1 2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<8,4,5,3,0>,8u>,config2> : kernel_data_V_2_12 | {1 2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<8,4,5,3,0>,8u>,config2> : kernel_data_V_2_13 | {1 2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<8,4,5,3,0>,8u>,config2> : kernel_data_V_2_14 | {1 2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<8,4,5,3,0>,8u>,config2> : kernel_data_V_2_15 | {1 2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<8,4,5,3,0>,8u>,config2> : kernel_data_V_2_16 | {1 2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<8,4,5,3,0>,8u>,config2> : kernel_data_V_2_17 | {1 2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<8,4,5,3,0>,8u>,config2> : kernel_data_V_2_21 | {1 2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<8,4,5,3,0>,8u>,config2> : kernel_data_V_2_22 | {1 2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<8,4,5,3,0>,8u>,config2> : kernel_data_V_2_23 | {1 2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<8,4,5,3,0>,8u>,config2> : kernel_data_V_2_24 | {1 2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<8,4,5,3,0>,8u>,config2> : kernel_data_V_2_25 | {1 2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<8,4,5,3,0>,8u>,config2> : kernel_data_V_2_26 | {1 2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<8,4,5,3,0>,8u>,config2> : line_buffer_Array_V_2_0_0 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<8,4,5,3,0>,8u>,config2> : line_buffer_Array_V_2_1_0 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<8,4,5,3,0>,8u>,config2> : line_buffer_Array_V_2_0_1 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<8,4,5,3,0>,8u>,config2> : line_buffer_Array_V_2_1_1 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<8,4,5,3,0>,8u>,config2> : line_buffer_Array_V_2_0_2 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<8,4,5,3,0>,8u>,config2> : line_buffer_Array_V_2_1_2 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<8,4,5,3,0>,8u>,config2> : kernel_data_V_2_0 | {1 2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<8,4,5,3,0>,8u>,config2> : kernel_data_V_2_1 | {1 2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<8,4,5,3,0>,8u>,config2> : kernel_data_V_2_2 | {1 2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<8,4,5,3,0>,8u>,config2> : kernel_data_V_2_9 | {1 2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<8,4,5,3,0>,8u>,config2> : kernel_data_V_2_10 | {1 2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<8,4,5,3,0>,8u>,config2> : kernel_data_V_2_11 | {1 2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<8,4,5,3,0>,8u>,config2> : kernel_data_V_2_18 | {1 2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<8,4,5,3,0>,8u>,config2> : kernel_data_V_2_19 | {1 2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<8,4,5,3,0>,8u>,config2> : kernel_data_V_2_20 | {1 2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<8,4,5,3,0>,8u>,config2> : sX_2 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<8,4,5,3,0>,8u>,config2> : sY_2 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<8,4,5,3,0>,8u>,config2> : pY_2 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<8,4,5,3,0>,8u>,config2> : pX_2 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<8,4,5,3,0>,8u>,config2> : outidx5 | {1 2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<8,4,5,3,0>,8u>,config2> : w2_V | {1 2 }
  - Chain level:
	State 1
		call_ret2 : 1
		kernel_data_V_2_20_ret : 2
		kernel_data_V_2_19_ret : 2
		kernel_data_V_2_18_ret : 2
		kernel_data_V_2_11_ret : 2
		kernel_data_V_2_10_ret : 2
		kernel_data_V_2_9_ret : 2
		kernel_data_V_2_2_ret : 2
		kernel_data_V_2_1_ret : 2
		kernel_data_V_2_0_ret : 2
		kernel_data_V_2_3_ret : 2
		store_ln281 : 3
		kernel_data_V_2_4_ret : 2
		store_ln281 : 3
		kernel_data_V_2_5_ret : 2
		store_ln281 : 3
		kernel_data_V_2_6_ret : 2
		store_ln281 : 3
		kernel_data_V_2_7_ret : 2
		store_ln281 : 3
		kernel_data_V_2_8_ret : 2
		store_ln281 : 3
		kernel_data_V_2_12_ret : 2
		store_ln281 : 3
		kernel_data_V_2_13_ret : 2
		store_ln281 : 3
		kernel_data_V_2_14_ret : 2
		store_ln281 : 3
		kernel_data_V_2_15_ret : 2
		store_ln281 : 3
		kernel_data_V_2_16_ret : 2
		store_ln281 : 3
		kernel_data_V_2_17_ret : 2
		store_ln281 : 3
		kernel_data_V_2_21_ret : 2
		store_ln281 : 3
		kernel_data_V_2_22_ret : 2
		store_ln281 : 3
		kernel_data_V_2_23_ret : 2
		store_ln281 : 3
		kernel_data_V_2_24_ret : 2
		store_ln281 : 3
		kernel_data_V_2_25_ret : 2
		store_ln281 : 3
		kernel_data_V_2_26_ret : 2
		store_ln281 : 3
		store_ln281 : 3
		store_ln281 : 3
		store_ln281 : 3
		store_ln281 : 3
		store_ln281 : 3
		store_ln281 : 3
		store_ln281 : 3
		store_ln281 : 3
		store_ln281 : 3
		icmp_ln284 : 1
		icmp_ln284_4 : 1
		tmp_3 : 1
		icmp_ln284_5 : 2
		tmp_4 : 1
		icmp_ln284_6 : 2
		and_ln284 : 2
		and_ln284_3 : 3
		and_ln284_4 : 3
		br_ln284 : 3
	State 2
		tmp_data_0_V : 1
		tmp_data_1_V : 1
		tmp_data_2_V : 1
		tmp_data_3_V : 1
		tmp_data_4_V : 1
		tmp_data_5_V : 1
		tmp_data_6_V : 1
		tmp_data_7_V : 1
	State 3
		br_ln303 : 1
		store_ln316 : 1
		select_ln318 : 1
		br_ln307 : 1
		store_ln311 : 1
		select_ln313 : 1
	State 4
		storemerge : 1
		store_ln309 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                              Functional Unit                             |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------------------------------------|---------|---------|---------|---------|
|   call   |       grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_187       |    0    |  5.307  |   630   |   1000  |
|          | call_ret2_shift_line_buffer_array_ap_fixed_8_4_5_3_0_3u_config2_s_fu_249 |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                             add_ln316_fu_764                             |    0    |    0    |    0    |    39   |
|    add   |                             add_ln318_fu_775                             |    0    |    0    |    0    |    39   |
|          |                             add_ln311_fu_804                             |    0    |    0    |    0    |    39   |
|          |                             add_ln313_fu_815                             |    0    |    0    |    0    |    39   |
|----------|--------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                             icmp_ln284_fu_653                            |    0    |    0    |    0    |    18   |
|          |                            icmp_ln284_4_fu_663                           |    0    |    0    |    0    |    18   |
|   icmp   |                            icmp_ln284_5_fu_683                           |    0    |    0    |    0    |    18   |
|          |                            icmp_ln284_6_fu_703                           |    0    |    0    |    0    |    18   |
|          |                             icmp_ln303_fu_759                            |    0    |    0    |    0    |    18   |
|          |                             icmp_ln307_fu_799                            |    0    |    0    |    0    |    18   |
|----------|--------------------------------------------------------------------------|---------|---------|---------|---------|
|  select  |                            select_ln318_fu_780                           |    0    |    0    |    0    |    32   |
|          |                            select_ln313_fu_820                           |    0    |    0    |    0    |    32   |
|----------|--------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                             and_ln284_fu_709                             |    0    |    0    |    0    |    2    |
|    and   |                            and_ln284_3_fu_715                            |    0    |    0    |    0    |    2    |
|          |                            and_ln284_4_fu_721                            |    0    |    0    |    0    |    2    |
|----------|--------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                    in_elem_data_2_V_read_6_read_fu_130                   |    0    |    0    |    0    |    0    |
|   read   |                    in_elem_data_1_V_read_6_read_fu_136                   |    0    |    0    |    0    |    0    |
|          |                    in_elem_data_0_V_read_6_read_fu_142                   |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------------|---------|---------|---------|---------|
|   write  |                         write_ln299_write_fu_148                         |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                       kernel_data_V_2_20_ret_fu_379                      |    0    |    0    |    0    |    0    |
|          |                       kernel_data_V_2_19_ret_fu_383                      |    0    |    0    |    0    |    0    |
|          |                       kernel_data_V_2_18_ret_fu_387                      |    0    |    0    |    0    |    0    |
|          |                       kernel_data_V_2_11_ret_fu_391                      |    0    |    0    |    0    |    0    |
|          |                       kernel_data_V_2_10_ret_fu_395                      |    0    |    0    |    0    |    0    |
|          |                       kernel_data_V_2_9_ret_fu_399                       |    0    |    0    |    0    |    0    |
|          |                       kernel_data_V_2_2_ret_fu_403                       |    0    |    0    |    0    |    0    |
|          |                       kernel_data_V_2_1_ret_fu_407                       |    0    |    0    |    0    |    0    |
|          |                       kernel_data_V_2_0_ret_fu_411                       |    0    |    0    |    0    |    0    |
|          |                       kernel_data_V_2_3_ret_fu_415                       |    0    |    0    |    0    |    0    |
|          |                       kernel_data_V_2_4_ret_fu_425                       |    0    |    0    |    0    |    0    |
|          |                       kernel_data_V_2_5_ret_fu_435                       |    0    |    0    |    0    |    0    |
|          |                       kernel_data_V_2_6_ret_fu_445                       |    0    |    0    |    0    |    0    |
|          |                       kernel_data_V_2_7_ret_fu_455                       |    0    |    0    |    0    |    0    |
|          |                       kernel_data_V_2_8_ret_fu_465                       |    0    |    0    |    0    |    0    |
|          |                       kernel_data_V_2_12_ret_fu_475                      |    0    |    0    |    0    |    0    |
|          |                       kernel_data_V_2_13_ret_fu_485                      |    0    |    0    |    0    |    0    |
|extractvalue|                       kernel_data_V_2_14_ret_fu_495                      |    0    |    0    |    0    |    0    |
|          |                       kernel_data_V_2_15_ret_fu_505                      |    0    |    0    |    0    |    0    |
|          |                       kernel_data_V_2_16_ret_fu_515                      |    0    |    0    |    0    |    0    |
|          |                       kernel_data_V_2_17_ret_fu_525                      |    0    |    0    |    0    |    0    |
|          |                       kernel_data_V_2_21_ret_fu_535                      |    0    |    0    |    0    |    0    |
|          |                       kernel_data_V_2_22_ret_fu_545                      |    0    |    0    |    0    |    0    |
|          |                       kernel_data_V_2_23_ret_fu_555                      |    0    |    0    |    0    |    0    |
|          |                       kernel_data_V_2_24_ret_fu_565                      |    0    |    0    |    0    |    0    |
|          |                       kernel_data_V_2_25_ret_fu_575                      |    0    |    0    |    0    |    0    |
|          |                       kernel_data_V_2_26_ret_fu_585                      |    0    |    0    |    0    |    0    |
|          |                            tmp_data_0_V_fu_727                           |    0    |    0    |    0    |    0    |
|          |                            tmp_data_1_V_fu_731                           |    0    |    0    |    0    |    0    |
|          |                            tmp_data_2_V_fu_735                           |    0    |    0    |    0    |    0    |
|          |                            tmp_data_3_V_fu_739                           |    0    |    0    |    0    |    0    |
|          |                            tmp_data_4_V_fu_743                           |    0    |    0    |    0    |    0    |
|          |                            tmp_data_5_V_fu_747                           |    0    |    0    |    0    |    0    |
|          |                            tmp_data_6_V_fu_751                           |    0    |    0    |    0    |    0    |
|          |                            tmp_data_7_V_fu_755                           |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------------|---------|---------|---------|---------|
|partselect|                               tmp_3_fu_673                               |    0    |    0    |    0    |    0    |
|          |                               tmp_4_fu_693                               |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                          |    0    |  5.307  |   630   |   1334  |
|----------|--------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
| and_ln284_4_reg_876|    1   |
|icmp_ln284_4_reg_859|    1   |
| icmp_ln284_reg_849 |    1   |
| icmp_ln303_reg_920 |    1   |
| icmp_ln307_reg_929 |    1   |
|  pX_2_load_reg_870 |   32   |
|  pY_2_load_reg_864 |   32   |
|  sX_2_load_reg_844 |   32   |
|  sY_2_load_reg_854 |   32   |
|select_ln313_reg_933|   32   |
|select_ln318_reg_924|   32   |
| storemerge_reg_176 |   32   |
|tmp_data_0_V_reg_880|    8   |
|tmp_data_1_V_reg_885|    8   |
|tmp_data_2_V_reg_890|    8   |
|tmp_data_3_V_reg_895|    8   |
|tmp_data_4_V_reg_900|    8   |
|tmp_data_5_V_reg_905|    8   |
|tmp_data_6_V_reg_910|    8   |
|tmp_data_7_V_reg_915|    8   |
+--------------------+--------+
|        Total       |   293  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    5   |   630  |  1334  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   293  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    5   |   923  |  1334  |
+-----------+--------+--------+--------+--------+
