// Seed: 1748024732
module module_0 (
    id_1
);
  input wire id_1;
  parameter id_2 = 1;
  id_3(
      -1
  );
  tri0 id_4;
  parameter id_5 = id_4;
endmodule
module module_1 (
    output logic id_0,
    input  tri0  id_1
);
  assign id_0 = 1 - id_1;
  wire id_3;
  always id_0 <= -1;
  wor  id_4;
  wire id_5;
  parameter id_6 = id_4 - 1 | 1;
  wire id_7;
  wire id_8;
  supply0 id_9, id_10;
  module_0 modCall_1 (id_10);
  wire id_11;
  wire id_12;
  assign id_4 = id_10.id_9;
endmodule
