// Seed: 2548170799
module module_0 #(
    parameter id_6 = 32'd87
) (
    input tri1 id_0,
    input tri1 id_1,
    input supply0 id_2
    , id_4
);
  assign id_4 = id_0;
  logic id_5 = -1;
  logic _id_6 = -1;
  wire [id_6 : -1] id_7;
endmodule
module module_1 (
    output wor id_0,
    output uwire id_1,
    output wor id_2,
    output tri1 id_3,
    input supply1 id_4,
    input tri1 id_5,
    output tri1 id_6,
    input supply1 id_7,
    output wire id_8
    , id_10
);
  logic id_11;
  ;
  assign id_3 = 1;
  assign id_0 = id_11;
  assign id_3 = "" ? -1'b0 : -1;
  module_0 modCall_1 (
      id_7,
      id_5,
      id_4
  );
endmodule
