
Smart_Pillbox.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000030ec  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000050  08003274  08003274  00013274  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080032c4  080032c4  000132c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080032c8  080032c8  000132c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000500  20000000  080032cc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  00020500  2**0
                  CONTENTS
  7 .bss          00000020  20000500  20000500  00020500  2**2
                  ALLOC
  8 ._user_heap_stack 00000080  20000520  20000520  00020500  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020500  2**0
                  CONTENTS, READONLY
 10 .debug_info   000078db  00000000  00000000  00020530  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00001c54  00000000  00000000  00027e0b  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000ab8  00000000  00000000  00029a60  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000009a8  00000000  00000000  0002a518  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000416c  00000000  00000000  0002aec0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000027d9  00000000  00000000  0002f02c  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00031805  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00002c34  00000000  00000000  00031884  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000500 	.word	0x20000500
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800325c 	.word	0x0800325c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000504 	.word	0x20000504
 80001c4:	0800325c 	.word	0x0800325c

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	; 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000306:	f1a4 0401 	sub.w	r4, r4, #1
 800030a:	d1e9      	bne.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f092 0f00 	teq	r2, #0
 80004b2:	bf14      	ite	ne
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	4770      	bxeq	lr
 80004ba:	b530      	push	{r4, r5, lr}
 80004bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004c8:	e720      	b.n	800030c <__adddf3+0x138>
 80004ca:	bf00      	nop

080004cc <__aeabi_ul2d>:
 80004cc:	ea50 0201 	orrs.w	r2, r0, r1
 80004d0:	bf08      	it	eq
 80004d2:	4770      	bxeq	lr
 80004d4:	b530      	push	{r4, r5, lr}
 80004d6:	f04f 0500 	mov.w	r5, #0
 80004da:	e00a      	b.n	80004f2 <__aeabi_l2d+0x16>

080004dc <__aeabi_l2d>:
 80004dc:	ea50 0201 	orrs.w	r2, r0, r1
 80004e0:	bf08      	it	eq
 80004e2:	4770      	bxeq	lr
 80004e4:	b530      	push	{r4, r5, lr}
 80004e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004ea:	d502      	bpl.n	80004f2 <__aeabi_l2d+0x16>
 80004ec:	4240      	negs	r0, r0
 80004ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004fe:	f43f aedc 	beq.w	80002ba <__adddf3+0xe6>
 8000502:	f04f 0203 	mov.w	r2, #3
 8000506:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800050a:	bf18      	it	ne
 800050c:	3203      	addne	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800051a:	f1c2 0320 	rsb	r3, r2, #32
 800051e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000522:	fa20 f002 	lsr.w	r0, r0, r2
 8000526:	fa01 fe03 	lsl.w	lr, r1, r3
 800052a:	ea40 000e 	orr.w	r0, r0, lr
 800052e:	fa21 f102 	lsr.w	r1, r1, r2
 8000532:	4414      	add	r4, r2
 8000534:	e6c1      	b.n	80002ba <__adddf3+0xe6>
 8000536:	bf00      	nop

08000538 <__aeabi_dmul>:
 8000538:	b570      	push	{r4, r5, r6, lr}
 800053a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800053e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000542:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000546:	bf1d      	ittte	ne
 8000548:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800054c:	ea94 0f0c 	teqne	r4, ip
 8000550:	ea95 0f0c 	teqne	r5, ip
 8000554:	f000 f8de 	bleq	8000714 <__aeabi_dmul+0x1dc>
 8000558:	442c      	add	r4, r5
 800055a:	ea81 0603 	eor.w	r6, r1, r3
 800055e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000562:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000566:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800056a:	bf18      	it	ne
 800056c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000570:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000574:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000578:	d038      	beq.n	80005ec <__aeabi_dmul+0xb4>
 800057a:	fba0 ce02 	umull	ip, lr, r0, r2
 800057e:	f04f 0500 	mov.w	r5, #0
 8000582:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000586:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800058a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800058e:	f04f 0600 	mov.w	r6, #0
 8000592:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000596:	f09c 0f00 	teq	ip, #0
 800059a:	bf18      	it	ne
 800059c:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005ac:	d204      	bcs.n	80005b8 <__aeabi_dmul+0x80>
 80005ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005b2:	416d      	adcs	r5, r5
 80005b4:	eb46 0606 	adc.w	r6, r6, r6
 80005b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d0:	bf88      	it	hi
 80005d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005d6:	d81e      	bhi.n	8000616 <__aeabi_dmul+0xde>
 80005d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005dc:	bf08      	it	eq
 80005de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005e2:	f150 0000 	adcs.w	r0, r0, #0
 80005e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005ea:	bd70      	pop	{r4, r5, r6, pc}
 80005ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f0:	ea46 0101 	orr.w	r1, r6, r1
 80005f4:	ea40 0002 	orr.w	r0, r0, r2
 80005f8:	ea81 0103 	eor.w	r1, r1, r3
 80005fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000600:	bfc2      	ittt	gt
 8000602:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000606:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800060a:	bd70      	popgt	{r4, r5, r6, pc}
 800060c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000610:	f04f 0e00 	mov.w	lr, #0
 8000614:	3c01      	subs	r4, #1
 8000616:	f300 80ab 	bgt.w	8000770 <__aeabi_dmul+0x238>
 800061a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800061e:	bfde      	ittt	le
 8000620:	2000      	movle	r0, #0
 8000622:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000626:	bd70      	pople	{r4, r5, r6, pc}
 8000628:	f1c4 0400 	rsb	r4, r4, #0
 800062c:	3c20      	subs	r4, #32
 800062e:	da35      	bge.n	800069c <__aeabi_dmul+0x164>
 8000630:	340c      	adds	r4, #12
 8000632:	dc1b      	bgt.n	800066c <__aeabi_dmul+0x134>
 8000634:	f104 0414 	add.w	r4, r4, #20
 8000638:	f1c4 0520 	rsb	r5, r4, #32
 800063c:	fa00 f305 	lsl.w	r3, r0, r5
 8000640:	fa20 f004 	lsr.w	r0, r0, r4
 8000644:	fa01 f205 	lsl.w	r2, r1, r5
 8000648:	ea40 0002 	orr.w	r0, r0, r2
 800064c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000650:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000654:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000658:	fa21 f604 	lsr.w	r6, r1, r4
 800065c:	eb42 0106 	adc.w	r1, r2, r6
 8000660:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000664:	bf08      	it	eq
 8000666:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800066a:	bd70      	pop	{r4, r5, r6, pc}
 800066c:	f1c4 040c 	rsb	r4, r4, #12
 8000670:	f1c4 0520 	rsb	r5, r4, #32
 8000674:	fa00 f304 	lsl.w	r3, r0, r4
 8000678:	fa20 f005 	lsr.w	r0, r0, r5
 800067c:	fa01 f204 	lsl.w	r2, r1, r4
 8000680:	ea40 0002 	orr.w	r0, r0, r2
 8000684:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000688:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800068c:	f141 0100 	adc.w	r1, r1, #0
 8000690:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000694:	bf08      	it	eq
 8000696:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f1c4 0520 	rsb	r5, r4, #32
 80006a0:	fa00 f205 	lsl.w	r2, r0, r5
 80006a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006a8:	fa20 f304 	lsr.w	r3, r0, r4
 80006ac:	fa01 f205 	lsl.w	r2, r1, r5
 80006b0:	ea43 0302 	orr.w	r3, r3, r2
 80006b4:	fa21 f004 	lsr.w	r0, r1, r4
 80006b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006bc:	fa21 f204 	lsr.w	r2, r1, r4
 80006c0:	ea20 0002 	bic.w	r0, r0, r2
 80006c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006cc:	bf08      	it	eq
 80006ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006d2:	bd70      	pop	{r4, r5, r6, pc}
 80006d4:	f094 0f00 	teq	r4, #0
 80006d8:	d10f      	bne.n	80006fa <__aeabi_dmul+0x1c2>
 80006da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006de:	0040      	lsls	r0, r0, #1
 80006e0:	eb41 0101 	adc.w	r1, r1, r1
 80006e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006e8:	bf08      	it	eq
 80006ea:	3c01      	subeq	r4, #1
 80006ec:	d0f7      	beq.n	80006de <__aeabi_dmul+0x1a6>
 80006ee:	ea41 0106 	orr.w	r1, r1, r6
 80006f2:	f095 0f00 	teq	r5, #0
 80006f6:	bf18      	it	ne
 80006f8:	4770      	bxne	lr
 80006fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80006fe:	0052      	lsls	r2, r2, #1
 8000700:	eb43 0303 	adc.w	r3, r3, r3
 8000704:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000708:	bf08      	it	eq
 800070a:	3d01      	subeq	r5, #1
 800070c:	d0f7      	beq.n	80006fe <__aeabi_dmul+0x1c6>
 800070e:	ea43 0306 	orr.w	r3, r3, r6
 8000712:	4770      	bx	lr
 8000714:	ea94 0f0c 	teq	r4, ip
 8000718:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800071c:	bf18      	it	ne
 800071e:	ea95 0f0c 	teqne	r5, ip
 8000722:	d00c      	beq.n	800073e <__aeabi_dmul+0x206>
 8000724:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000728:	bf18      	it	ne
 800072a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800072e:	d1d1      	bne.n	80006d4 <__aeabi_dmul+0x19c>
 8000730:	ea81 0103 	eor.w	r1, r1, r3
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000738:	f04f 0000 	mov.w	r0, #0
 800073c:	bd70      	pop	{r4, r5, r6, pc}
 800073e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000742:	bf06      	itte	eq
 8000744:	4610      	moveq	r0, r2
 8000746:	4619      	moveq	r1, r3
 8000748:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800074c:	d019      	beq.n	8000782 <__aeabi_dmul+0x24a>
 800074e:	ea94 0f0c 	teq	r4, ip
 8000752:	d102      	bne.n	800075a <__aeabi_dmul+0x222>
 8000754:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000758:	d113      	bne.n	8000782 <__aeabi_dmul+0x24a>
 800075a:	ea95 0f0c 	teq	r5, ip
 800075e:	d105      	bne.n	800076c <__aeabi_dmul+0x234>
 8000760:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000764:	bf1c      	itt	ne
 8000766:	4610      	movne	r0, r2
 8000768:	4619      	movne	r1, r3
 800076a:	d10a      	bne.n	8000782 <__aeabi_dmul+0x24a>
 800076c:	ea81 0103 	eor.w	r1, r1, r3
 8000770:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000774:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000778:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800077c:	f04f 0000 	mov.w	r0, #0
 8000780:	bd70      	pop	{r4, r5, r6, pc}
 8000782:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000786:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800078a:	bd70      	pop	{r4, r5, r6, pc}

0800078c <__aeabi_ddiv>:
 800078c:	b570      	push	{r4, r5, r6, lr}
 800078e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000792:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000796:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800079a:	bf1d      	ittte	ne
 800079c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a0:	ea94 0f0c 	teqne	r4, ip
 80007a4:	ea95 0f0c 	teqne	r5, ip
 80007a8:	f000 f8a7 	bleq	80008fa <__aeabi_ddiv+0x16e>
 80007ac:	eba4 0405 	sub.w	r4, r4, r5
 80007b0:	ea81 0e03 	eor.w	lr, r1, r3
 80007b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007bc:	f000 8088 	beq.w	80008d0 <__aeabi_ddiv+0x144>
 80007c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007e4:	429d      	cmp	r5, r3
 80007e6:	bf08      	it	eq
 80007e8:	4296      	cmpeq	r6, r2
 80007ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007f2:	d202      	bcs.n	80007fa <__aeabi_ddiv+0x6e>
 80007f4:	085b      	lsrs	r3, r3, #1
 80007f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007fa:	1ab6      	subs	r6, r6, r2
 80007fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000800:	085b      	lsrs	r3, r3, #1
 8000802:	ea4f 0232 	mov.w	r2, r2, rrx
 8000806:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800080a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800080e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000812:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000816:	bf22      	ittt	cs
 8000818:	1ab6      	subcs	r6, r6, r2
 800081a:	4675      	movcs	r5, lr
 800081c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000820:	085b      	lsrs	r3, r3, #1
 8000822:	ea4f 0232 	mov.w	r2, r2, rrx
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000868:	ea55 0e06 	orrs.w	lr, r5, r6
 800086c:	d018      	beq.n	80008a0 <__aeabi_ddiv+0x114>
 800086e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000872:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000876:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800087a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800087e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000882:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000886:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800088a:	d1c0      	bne.n	800080e <__aeabi_ddiv+0x82>
 800088c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000890:	d10b      	bne.n	80008aa <__aeabi_ddiv+0x11e>
 8000892:	ea41 0100 	orr.w	r1, r1, r0
 8000896:	f04f 0000 	mov.w	r0, #0
 800089a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800089e:	e7b6      	b.n	800080e <__aeabi_ddiv+0x82>
 80008a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a4:	bf04      	itt	eq
 80008a6:	4301      	orreq	r1, r0
 80008a8:	2000      	moveq	r0, #0
 80008aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008ae:	bf88      	it	hi
 80008b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008b4:	f63f aeaf 	bhi.w	8000616 <__aeabi_dmul+0xde>
 80008b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008bc:	bf04      	itt	eq
 80008be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008c6:	f150 0000 	adcs.w	r0, r0, #0
 80008ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008ce:	bd70      	pop	{r4, r5, r6, pc}
 80008d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008dc:	bfc2      	ittt	gt
 80008de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	popgt	{r4, r5, r6, pc}
 80008e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008ec:	f04f 0e00 	mov.w	lr, #0
 80008f0:	3c01      	subs	r4, #1
 80008f2:	e690      	b.n	8000616 <__aeabi_dmul+0xde>
 80008f4:	ea45 0e06 	orr.w	lr, r5, r6
 80008f8:	e68d      	b.n	8000616 <__aeabi_dmul+0xde>
 80008fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008fe:	ea94 0f0c 	teq	r4, ip
 8000902:	bf08      	it	eq
 8000904:	ea95 0f0c 	teqeq	r5, ip
 8000908:	f43f af3b 	beq.w	8000782 <__aeabi_dmul+0x24a>
 800090c:	ea94 0f0c 	teq	r4, ip
 8000910:	d10a      	bne.n	8000928 <__aeabi_ddiv+0x19c>
 8000912:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000916:	f47f af34 	bne.w	8000782 <__aeabi_dmul+0x24a>
 800091a:	ea95 0f0c 	teq	r5, ip
 800091e:	f47f af25 	bne.w	800076c <__aeabi_dmul+0x234>
 8000922:	4610      	mov	r0, r2
 8000924:	4619      	mov	r1, r3
 8000926:	e72c      	b.n	8000782 <__aeabi_dmul+0x24a>
 8000928:	ea95 0f0c 	teq	r5, ip
 800092c:	d106      	bne.n	800093c <__aeabi_ddiv+0x1b0>
 800092e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000932:	f43f aefd 	beq.w	8000730 <__aeabi_dmul+0x1f8>
 8000936:	4610      	mov	r0, r2
 8000938:	4619      	mov	r1, r3
 800093a:	e722      	b.n	8000782 <__aeabi_dmul+0x24a>
 800093c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000940:	bf18      	it	ne
 8000942:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000946:	f47f aec5 	bne.w	80006d4 <__aeabi_dmul+0x19c>
 800094a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800094e:	f47f af0d 	bne.w	800076c <__aeabi_dmul+0x234>
 8000952:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000956:	f47f aeeb 	bne.w	8000730 <__aeabi_dmul+0x1f8>
 800095a:	e712      	b.n	8000782 <__aeabi_dmul+0x24a>

0800095c <__aeabi_d2uiz>:
 800095c:	004a      	lsls	r2, r1, #1
 800095e:	d211      	bcs.n	8000984 <__aeabi_d2uiz+0x28>
 8000960:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000964:	d211      	bcs.n	800098a <__aeabi_d2uiz+0x2e>
 8000966:	d50d      	bpl.n	8000984 <__aeabi_d2uiz+0x28>
 8000968:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 800096c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000970:	d40e      	bmi.n	8000990 <__aeabi_d2uiz+0x34>
 8000972:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000976:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800097a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800097e:	fa23 f002 	lsr.w	r0, r3, r2
 8000982:	4770      	bx	lr
 8000984:	f04f 0000 	mov.w	r0, #0
 8000988:	4770      	bx	lr
 800098a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800098e:	d102      	bne.n	8000996 <__aeabi_d2uiz+0x3a>
 8000990:	f04f 30ff 	mov.w	r0, #4294967295
 8000994:	4770      	bx	lr
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	4770      	bx	lr

0800099c <LL_ADC_REG_SetSequencerRanks>:
  *         (5) On STM32F3, ADC channel available only on all ADC instances, but
  *             only one ADC instance is allowed to be connected to VrefInt at the same time.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800099c:	b480      	push	{r7}
 800099e:	b089      	sub	sp, #36	; 0x24
 80009a0:	af00      	add	r7, sp, #0
 80009a2:	60f8      	str	r0, [r7, #12]
 80009a4:	60b9      	str	r1, [r7, #8]
 80009a6:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, __ADC_MASK_SHIFT(Rank, ADC_REG_SQRX_REGOFFSET_MASK));
 80009a8:	68fb      	ldr	r3, [r7, #12]
 80009aa:	3330      	adds	r3, #48	; 0x30
 80009ac:	4619      	mov	r1, r3
 80009ae:	68bb      	ldr	r3, [r7, #8]
 80009b0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80009b4:	f44f 7240 	mov.w	r2, #768	; 0x300
 80009b8:	61ba      	str	r2, [r7, #24]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80009ba:	69ba      	ldr	r2, [r7, #24]
 80009bc:	fa92 f2a2 	rbit	r2, r2
 80009c0:	617a      	str	r2, [r7, #20]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80009c2:	697a      	ldr	r2, [r7, #20]
 80009c4:	fab2 f282 	clz	r2, r2
 80009c8:	b2d2      	uxtb	r2, r2
 80009ca:	40d3      	lsrs	r3, r2
 80009cc:	009b      	lsls	r3, r3, #2
 80009ce:	440b      	add	r3, r1
 80009d0:	61fb      	str	r3, [r7, #28]
  
  MODIFY_REG(*preg,
 80009d2:	69fb      	ldr	r3, [r7, #28]
 80009d4:	681a      	ldr	r2, [r3, #0]
 80009d6:	68bb      	ldr	r3, [r7, #8]
 80009d8:	f003 031f 	and.w	r3, r3, #31
 80009dc:	211f      	movs	r1, #31
 80009de:	fa01 f303 	lsl.w	r3, r1, r3
 80009e2:	43db      	mvns	r3, r3
 80009e4:	401a      	ands	r2, r3
 80009e6:	687b      	ldr	r3, [r7, #4]
 80009e8:	0e9b      	lsrs	r3, r3, #26
 80009ea:	f003 011f 	and.w	r1, r3, #31
 80009ee:	68bb      	ldr	r3, [r7, #8]
 80009f0:	f003 031f 	and.w	r3, r3, #31
 80009f4:	fa01 f303 	lsl.w	r3, r1, r3
 80009f8:	431a      	orrs	r2, r3
 80009fa:	69fb      	ldr	r3, [r7, #28]
 80009fc:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80009fe:	bf00      	nop
 8000a00:	3724      	adds	r7, #36	; 0x24
 8000a02:	46bd      	mov	sp, r7
 8000a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a08:	4770      	bx	lr

08000a0a <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_181CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_601CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8000a0a:	b480      	push	{r7}
 8000a0c:	b08d      	sub	sp, #52	; 0x34
 8000a0e:	af00      	add	r7, sp, #0
 8000a10:	60f8      	str	r0, [r7, #12]
 8000a12:	60b9      	str	r1, [r7, #8]
 8000a14:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPRX_REGOFFSET_MASK));
 8000a16:	68fb      	ldr	r3, [r7, #12]
 8000a18:	3314      	adds	r3, #20
 8000a1a:	4619      	mov	r1, r3
 8000a1c:	68bb      	ldr	r3, [r7, #8]
 8000a1e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000a22:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8000a26:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000a28:	69ba      	ldr	r2, [r7, #24]
 8000a2a:	fa92 f2a2 	rbit	r2, r2
 8000a2e:	617a      	str	r2, [r7, #20]
  return result;
 8000a30:	697a      	ldr	r2, [r7, #20]
 8000a32:	fab2 f282 	clz	r2, r2
 8000a36:	b2d2      	uxtb	r2, r2
 8000a38:	40d3      	lsrs	r3, r2
 8000a3a:	009b      	lsls	r3, r3, #2
 8000a3c:	440b      	add	r3, r1
 8000a3e:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  MODIFY_REG(*preg,
 8000a40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000a42:	681a      	ldr	r2, [r3, #0]
 8000a44:	68bb      	ldr	r3, [r7, #8]
 8000a46:	f003 73f8 	and.w	r3, r3, #32505856	; 0x1f00000
 8000a4a:	f04f 71f8 	mov.w	r1, #32505856	; 0x1f00000
 8000a4e:	6239      	str	r1, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000a50:	6a39      	ldr	r1, [r7, #32]
 8000a52:	fa91 f1a1 	rbit	r1, r1
 8000a56:	61f9      	str	r1, [r7, #28]
  return result;
 8000a58:	69f9      	ldr	r1, [r7, #28]
 8000a5a:	fab1 f181 	clz	r1, r1
 8000a5e:	b2c9      	uxtb	r1, r1
 8000a60:	40cb      	lsrs	r3, r1
 8000a62:	2107      	movs	r1, #7
 8000a64:	fa01 f303 	lsl.w	r3, r1, r3
 8000a68:	43db      	mvns	r3, r3
 8000a6a:	401a      	ands	r2, r3
 8000a6c:	68bb      	ldr	r3, [r7, #8]
 8000a6e:	f003 73f8 	and.w	r3, r3, #32505856	; 0x1f00000
 8000a72:	f04f 71f8 	mov.w	r1, #32505856	; 0x1f00000
 8000a76:	62b9      	str	r1, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000a78:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8000a7a:	fa91 f1a1 	rbit	r1, r1
 8000a7e:	6279      	str	r1, [r7, #36]	; 0x24
  return result;
 8000a80:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8000a82:	fab1 f181 	clz	r1, r1
 8000a86:	b2c9      	uxtb	r1, r1
 8000a88:	40cb      	lsrs	r3, r1
 8000a8a:	6879      	ldr	r1, [r7, #4]
 8000a8c:	fa01 f303 	lsl.w	r3, r1, r3
 8000a90:	431a      	orrs	r2, r3
 8000a92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000a94:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPx_BITOFFSET_MASK),
             SamplingTime   << __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPx_BITOFFSET_MASK));
}
 8000a96:	bf00      	nop
 8000a98:	3734      	adds	r7, #52	; 0x34
 8000a9a:	46bd      	mov	sp, r7
 8000a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa0:	4770      	bx	lr
	...

08000aa4 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8000aa4:	b480      	push	{r7}
 8000aa6:	b085      	sub	sp, #20
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	60f8      	str	r0, [r7, #12]
 8000aac:	60b9      	str	r1, [r7, #8]
 8000aae:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8000ab0:	68fb      	ldr	r3, [r7, #12]
 8000ab2:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8000ab6:	68b9      	ldr	r1, [r7, #8]
 8000ab8:	4b0b      	ldr	r3, [pc, #44]	; (8000ae8 <LL_ADC_SetChannelSingleDiff+0x44>)
 8000aba:	400b      	ands	r3, r1
 8000abc:	43db      	mvns	r3, r3
 8000abe:	401a      	ands	r2, r3
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	f003 0318 	and.w	r3, r3, #24
 8000ac6:	4908      	ldr	r1, [pc, #32]	; (8000ae8 <LL_ADC_SetChannelSingleDiff+0x44>)
 8000ac8:	40d9      	lsrs	r1, r3
 8000aca:	68bb      	ldr	r3, [r7, #8]
 8000acc:	4019      	ands	r1, r3
 8000ace:	4b06      	ldr	r3, [pc, #24]	; (8000ae8 <LL_ADC_SetChannelSingleDiff+0x44>)
 8000ad0:	400b      	ands	r3, r1
 8000ad2:	431a      	orrs	r2, r3
 8000ad4:	68fb      	ldr	r3, [r7, #12]
 8000ad6:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8000ada:	bf00      	nop
 8000adc:	3714      	adds	r7, #20
 8000ade:	46bd      	mov	sp, r7
 8000ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop
 8000ae8:	0007fffe 	.word	0x0007fffe

08000aec <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8000aec:	b480      	push	{r7}
 8000aee:	b083      	sub	sp, #12
 8000af0:	af00      	add	r7, sp, #0
 8000af2:	6078      	str	r0, [r7, #4]
  /* 1. Set the intermediate state before moving the ADC voltage regulator    */
  /*    to state enable.                                                      */
  CLEAR_BIT(ADCx->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	689b      	ldr	r3, [r3, #8]
 8000af8:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	609a      	str	r2, [r3, #8]
  /* 2. Set the final state of ADC voltage regulator enable                   */
  /*    (ADVREGEN bits set to 0x01).                                          */
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	689b      	ldr	r3, [r3, #8]
 8000b04:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8000b08:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000b0c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN_0);
}
 8000b14:	bf00      	nop
 8000b16:	370c      	adds	r7, #12
 8000b18:	46bd      	mov	sp, r7
 8000b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b1e:	4770      	bx	lr

08000b20 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8000b20:	b480      	push	{r7}
 8000b22:	b083      	sub	sp, #12
 8000b24:	af00      	add	r7, sp, #0
 8000b26:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	689b      	ldr	r3, [r3, #8]
 8000b2c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8000b30:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000b34:	f043 0201 	orr.w	r2, r3, #1
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8000b3c:	bf00      	nop
 8000b3e:	370c      	adds	r7, #12
 8000b40:	46bd      	mov	sp, r7
 8000b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b46:	4770      	bx	lr

08000b48 <LL_ADC_StartCalibration>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_StartCalibration(ADC_TypeDef *ADCx, uint32_t SingleDiff)
{
 8000b48:	b480      	push	{r7}
 8000b4a:	b083      	sub	sp, #12
 8000b4c:	af00      	add	r7, sp, #0
 8000b4e:	6078      	str	r0, [r7, #4]
 8000b50:	6039      	str	r1, [r7, #0]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	689b      	ldr	r3, [r3, #8]
 8000b56:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8000b5a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000b5e:	683a      	ldr	r2, [r7, #0]
 8000b60:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8000b64:	4313      	orrs	r3, r2
 8000b66:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	609a      	str	r2, [r3, #8]
             ADC_CR_ADCALDIF | ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADCAL | (SingleDiff & ADC_SINGLEDIFF_CALIB_START_MASK));
}
 8000b6e:	bf00      	nop
 8000b70:	370c      	adds	r7, #12
 8000b72:	46bd      	mov	sp, r7
 8000b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b78:	4770      	bx	lr

08000b7a <LL_ADC_IsCalibrationOnGoing>:
  * @rmtoll CR       ADCAL          LL_ADC_IsCalibrationOnGoing
  * @param  ADCx ADC instance
  * @retval 0: calibration complete, 1: calibration in progress.
  */
__STATIC_INLINE uint32_t LL_ADC_IsCalibrationOnGoing(ADC_TypeDef *ADCx)
{
 8000b7a:	b480      	push	{r7}
 8000b7c:	b083      	sub	sp, #12
 8000b7e:	af00      	add	r7, sp, #0
 8000b80:	6078      	str	r0, [r7, #4]
  return (READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL));
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	689b      	ldr	r3, [r3, #8]
 8000b86:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8000b8a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000b8e:	bf0c      	ite	eq
 8000b90:	2301      	moveq	r3, #1
 8000b92:	2300      	movne	r3, #0
 8000b94:	b2db      	uxtb	r3, r3
}
 8000b96:	4618      	mov	r0, r3
 8000b98:	370c      	adds	r7, #12
 8000b9a:	46bd      	mov	sp, r7
 8000b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba0:	4770      	bx	lr

08000ba2 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8000ba2:	b480      	push	{r7}
 8000ba4:	b083      	sub	sp, #12
 8000ba6:	af00      	add	r7, sp, #0
 8000ba8:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	689b      	ldr	r3, [r3, #8]
 8000bae:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8000bb2:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000bb6:	f043 0204 	orr.w	r2, r3, #4
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8000bbe:	bf00      	nop
 8000bc0:	370c      	adds	r7, #12
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc8:	4770      	bx	lr

08000bca <LL_ADC_REG_ReadConversionData8>:
  * @rmtoll DR       RDATA          LL_ADC_REG_ReadConversionData8
  * @param  ADCx ADC instance
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_ADC_REG_ReadConversionData8(ADC_TypeDef *ADCx)
{
 8000bca:	b480      	push	{r7}
 8000bcc:	b083      	sub	sp, #12
 8000bce:	af00      	add	r7, sp, #0
 8000bd0:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(ADCx->DR, ADC_DR_RDATA));
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bd6:	b2db      	uxtb	r3, r3
}
 8000bd8:	4618      	mov	r0, r3
 8000bda:	370c      	adds	r7, #12
 8000bdc:	46bd      	mov	sp, r7
 8000bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be2:	4770      	bx	lr

08000be4 <LL_ADC_IsActiveFlag_ADRDY>:
  * @rmtoll ISR      ADRDY          LL_ADC_IsActiveFlag_ADRDY
  * @param  ADCx ADC instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_ADRDY(ADC_TypeDef *ADCx)
{
 8000be4:	b480      	push	{r7}
 8000be6:	b083      	sub	sp, #12
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	6078      	str	r0, [r7, #4]
  return (READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY));
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	681b      	ldr	r3, [r3, #0]
 8000bf0:	f003 0301 	and.w	r3, r3, #1
 8000bf4:	2b01      	cmp	r3, #1
 8000bf6:	bf0c      	ite	eq
 8000bf8:	2301      	moveq	r3, #1
 8000bfa:	2300      	movne	r3, #0
 8000bfc:	b2db      	uxtb	r3, r3
}
 8000bfe:	4618      	mov	r0, r3
 8000c00:	370c      	adds	r7, #12
 8000c02:	46bd      	mov	sp, r7
 8000c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c08:	4770      	bx	lr

08000c0a <LL_ADC_IsActiveFlag_EOC>:
  * @rmtoll ISR      EOC            LL_ADC_IsActiveFlag_EOC
  * @param  ADCx ADC instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_EOC(ADC_TypeDef *ADCx)
{
 8000c0a:	b480      	push	{r7}
 8000c0c:	b083      	sub	sp, #12
 8000c0e:	af00      	add	r7, sp, #0
 8000c10:	6078      	str	r0, [r7, #4]
  return (READ_BIT(ADCx->ISR, ADC_ISR_EOC) == (ADC_ISR_EOC));
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	681b      	ldr	r3, [r3, #0]
 8000c16:	f003 0304 	and.w	r3, r3, #4
 8000c1a:	2b04      	cmp	r3, #4
 8000c1c:	bf0c      	ite	eq
 8000c1e:	2301      	moveq	r3, #1
 8000c20:	2300      	movne	r3, #0
 8000c22:	b2db      	uxtb	r3, r3
}
 8000c24:	4618      	mov	r0, r3
 8000c26:	370c      	adds	r7, #12
 8000c28:	46bd      	mov	sp, r7
 8000c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c2e:	4770      	bx	lr

08000c30 <LL_ADC_ClearFlag_EOC>:
  * @rmtoll ISR      EOC            LL_ADC_ClearFlag_EOC
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_EOC(ADC_TypeDef *ADCx)
{
 8000c30:	b480      	push	{r7}
 8000c32:	b083      	sub	sp, #12
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	2204      	movs	r2, #4
 8000c3c:	601a      	str	r2, [r3, #0]
}
 8000c3e:	bf00      	nop
 8000c40:	370c      	adds	r7, #12
 8000c42:	46bd      	mov	sp, r7
 8000c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c48:	4770      	bx	lr
	...

08000c4c <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000c4c:	b480      	push	{r7}
 8000c4e:	b085      	sub	sp, #20
 8000c50:	af00      	add	r7, sp, #0
 8000c52:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHBENR, Periphs);
 8000c54:	4908      	ldr	r1, [pc, #32]	; (8000c78 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000c56:	4b08      	ldr	r3, [pc, #32]	; (8000c78 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000c58:	695a      	ldr	r2, [r3, #20]
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	4313      	orrs	r3, r2
 8000c5e:	614b      	str	r3, [r1, #20]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8000c60:	4b05      	ldr	r3, [pc, #20]	; (8000c78 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000c62:	695a      	ldr	r2, [r3, #20]
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	4013      	ands	r3, r2
 8000c68:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000c6a:	68fb      	ldr	r3, [r7, #12]
}
 8000c6c:	bf00      	nop
 8000c6e:	3714      	adds	r7, #20
 8000c70:	46bd      	mov	sp, r7
 8000c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c76:	4770      	bx	lr
 8000c78:	40021000 	.word	0x40021000

08000c7c <MX_ADC1_Init>:
const uint32_t ADC_Sampling_Time_Map[ADC_Channel_Num] = {LL_ADC_SAMPLINGTIME_601CYCLES_5, LL_ADC_SAMPLINGTIME_601CYCLES_5};
/* USER CODE END 0 */

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	b094      	sub	sp, #80	; 0x50
 8000c80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  LL_ADC_InitTypeDef ADC_InitStruct = {0};
 8000c82:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000c86:	2200      	movs	r2, #0
 8000c88:	601a      	str	r2, [r3, #0]
 8000c8a:	605a      	str	r2, [r3, #4]
 8000c8c:	609a      	str	r2, [r3, #8]
  LL_ADC_REG_InitTypeDef ADC_REG_InitStruct = {0};
 8000c8e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000c92:	2200      	movs	r2, #0
 8000c94:	601a      	str	r2, [r3, #0]
 8000c96:	605a      	str	r2, [r3, #4]
 8000c98:	609a      	str	r2, [r3, #8]
 8000c9a:	60da      	str	r2, [r3, #12]
 8000c9c:	611a      	str	r2, [r3, #16]
 8000c9e:	615a      	str	r2, [r3, #20]
  LL_ADC_CommonInitTypeDef ADC_CommonInitStruct = {0};
 8000ca0:	f107 0318 	add.w	r3, r7, #24
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	601a      	str	r2, [r3, #0]
 8000ca8:	605a      	str	r2, [r3, #4]
 8000caa:	609a      	str	r2, [r3, #8]
 8000cac:	60da      	str	r2, [r3, #12]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cae:	463b      	mov	r3, r7
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	601a      	str	r2, [r3, #0]
 8000cb4:	605a      	str	r2, [r3, #4]
 8000cb6:	609a      	str	r2, [r3, #8]
 8000cb8:	60da      	str	r2, [r3, #12]
 8000cba:	611a      	str	r2, [r3, #16]
 8000cbc:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_ADC12);
 8000cbe:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8000cc2:	f7ff ffc3 	bl	8000c4c <LL_AHB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8000cc6:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8000cca:	f7ff ffbf 	bl	8000c4c <LL_AHB1_GRP1_EnableClock>
  /**ADC1 GPIO Configuration
  PA0   ------> ADC1_IN1
  PA1   ------> ADC1_IN2
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_0|LL_GPIO_PIN_1;
 8000cce:	2303      	movs	r3, #3
 8000cd0:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8000cd2:	2303      	movs	r3, #3
 8000cd4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cda:	463b      	mov	r3, r7
 8000cdc:	4619      	mov	r1, r3
 8000cde:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ce2:	f001 fa0a 	bl	80020fa <LL_GPIO_Init>
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  ADC_InitStruct.Resolution = LL_ADC_RESOLUTION_8B;
 8000ce6:	2310      	movs	r3, #16
 8000ce8:	643b      	str	r3, [r7, #64]	; 0x40
  ADC_InitStruct.DataAlignment = LL_ADC_DATA_ALIGN_RIGHT;
 8000cea:	2300      	movs	r3, #0
 8000cec:	647b      	str	r3, [r7, #68]	; 0x44
  ADC_InitStruct.LowPowerMode = LL_ADC_LP_MODE_NONE;
 8000cee:	2300      	movs	r3, #0
 8000cf0:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_ADC_Init(ADC1, &ADC_InitStruct);
 8000cf2:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000cf6:	4619      	mov	r1, r3
 8000cf8:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8000cfc:	f001 f888 	bl	8001e10 <LL_ADC_Init>
  ADC_REG_InitStruct.TriggerSource = LL_ADC_REG_TRIG_SOFTWARE;
 8000d00:	2300      	movs	r3, #0
 8000d02:	62bb      	str	r3, [r7, #40]	; 0x28
  ADC_REG_InitStruct.SequencerLength = LL_ADC_REG_SEQ_SCAN_DISABLE;
 8000d04:	2300      	movs	r3, #0
 8000d06:	62fb      	str	r3, [r7, #44]	; 0x2c
  ADC_REG_InitStruct.SequencerDiscont = LL_ADC_REG_SEQ_DISCONT_DISABLE;
 8000d08:	2300      	movs	r3, #0
 8000d0a:	633b      	str	r3, [r7, #48]	; 0x30
  ADC_REG_InitStruct.ContinuousMode = LL_ADC_REG_CONV_SINGLE;
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	637b      	str	r3, [r7, #52]	; 0x34
  ADC_REG_InitStruct.DMATransfer = LL_ADC_REG_DMA_TRANSFER_LIMITED;
 8000d10:	2301      	movs	r3, #1
 8000d12:	63bb      	str	r3, [r7, #56]	; 0x38
  ADC_REG_InitStruct.Overrun = LL_ADC_REG_OVR_DATA_OVERWRITTEN;
 8000d14:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000d18:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_ADC_REG_Init(ADC1, &ADC_REG_InitStruct);
 8000d1a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000d1e:	4619      	mov	r1, r3
 8000d20:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8000d24:	f001 f89a 	bl	8001e5c <LL_ADC_REG_Init>
  ADC_CommonInitStruct.CommonClock = LL_ADC_CLOCK_ASYNC_DIV1;
 8000d28:	2300      	movs	r3, #0
 8000d2a:	61bb      	str	r3, [r7, #24]
  ADC_CommonInitStruct.Multimode = LL_ADC_MULTI_INDEPENDENT;
 8000d2c:	2300      	movs	r3, #0
 8000d2e:	61fb      	str	r3, [r7, #28]
  LL_ADC_CommonInit(__LL_ADC_COMMON_INSTANCE(ADC1), &ADC_CommonInitStruct);
 8000d30:	f107 0318 	add.w	r3, r7, #24
 8000d34:	4619      	mov	r1, r3
 8000d36:	481a      	ldr	r0, [pc, #104]	; (8000da0 <MX_ADC1_Init+0x124>)
 8000d38:	f001 f82a 	bl	8001d90 <LL_ADC_CommonInit>

  /* Enable ADC internal voltage regulator */
  LL_ADC_EnableInternalRegulator(ADC1);
 8000d3c:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8000d40:	f7ff fed4 	bl	8000aec <LL_ADC_EnableInternalRegulator>
  /* Note: Variable divided by 2 to compensate partially */
  /* CPU processing cycles (depends on compilation optimization). */
  /* Note: If system core clock frequency is below 200kHz, wait time */
  /* is only a few CPU processing cycles. */
  uint32_t wait_loop_index;
  wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US * (SystemCoreClock / (100000 * 2))) / 10);
 8000d44:	4b17      	ldr	r3, [pc, #92]	; (8000da4 <MX_ADC1_Init+0x128>)
 8000d46:	681b      	ldr	r3, [r3, #0]
 8000d48:	099b      	lsrs	r3, r3, #6
 8000d4a:	4a17      	ldr	r2, [pc, #92]	; (8000da8 <MX_ADC1_Init+0x12c>)
 8000d4c:	fba2 2303 	umull	r2, r3, r2, r3
 8000d50:	099a      	lsrs	r2, r3, #6
 8000d52:	4613      	mov	r3, r2
 8000d54:	009b      	lsls	r3, r3, #2
 8000d56:	4413      	add	r3, r2
 8000d58:	005b      	lsls	r3, r3, #1
 8000d5a:	461a      	mov	r2, r3
 8000d5c:	4b13      	ldr	r3, [pc, #76]	; (8000dac <MX_ADC1_Init+0x130>)
 8000d5e:	fba3 2302 	umull	r2, r3, r3, r2
 8000d62:	08db      	lsrs	r3, r3, #3
 8000d64:	64fb      	str	r3, [r7, #76]	; 0x4c
  while(wait_loop_index != 0)
 8000d66:	e002      	b.n	8000d6e <MX_ADC1_Init+0xf2>
  {
    wait_loop_index--;
 8000d68:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000d6a:	3b01      	subs	r3, #1
 8000d6c:	64fb      	str	r3, [r7, #76]	; 0x4c
  while(wait_loop_index != 0)
 8000d6e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d1f9      	bne.n	8000d68 <MX_ADC1_Init+0xec>
  }
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_1);
 8000d74:	4a0e      	ldr	r2, [pc, #56]	; (8000db0 <MX_ADC1_Init+0x134>)
 8000d76:	2106      	movs	r1, #6
 8000d78:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8000d7c:	f7ff fe0e 	bl	800099c <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_1, LL_ADC_SAMPLINGTIME_601CYCLES_5);
 8000d80:	2207      	movs	r2, #7
 8000d82:	490b      	ldr	r1, [pc, #44]	; (8000db0 <MX_ADC1_Init+0x134>)
 8000d84:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8000d88:	f7ff fe3f 	bl	8000a0a <LL_ADC_SetChannelSamplingTime>
  LL_ADC_SetChannelSingleDiff(ADC1, LL_ADC_CHANNEL_1, LL_ADC_SINGLE_ENDED);
 8000d8c:	227f      	movs	r2, #127	; 0x7f
 8000d8e:	4908      	ldr	r1, [pc, #32]	; (8000db0 <MX_ADC1_Init+0x134>)
 8000d90:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8000d94:	f7ff fe86 	bl	8000aa4 <LL_ADC_SetChannelSingleDiff>
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000d98:	bf00      	nop
 8000d9a:	3750      	adds	r7, #80	; 0x50
 8000d9c:	46bd      	mov	sp, r7
 8000d9e:	bd80      	pop	{r7, pc}
 8000da0:	50000300 	.word	0x50000300
 8000da4:	20000000 	.word	0x20000000
 8000da8:	053e2d63 	.word	0x053e2d63
 8000dac:	cccccccd 	.word	0xcccccccd
 8000db0:	04300002 	.word	0x04300002

08000db4 <MX_ADC1_Enable>:

/* USER CODE BEGIN 1 */

/*This function enable ADC*/
void MX_ADC1_Enable(void)
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	af00      	add	r7, sp, #0
	LL_ADC_Enable(ADC1);
 8000db8:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8000dbc:	f7ff feb0 	bl	8000b20 <LL_ADC_Enable>
	while(!LL_ADC_IsActiveFlag_ADRDY(ADC1));
 8000dc0:	bf00      	nop
 8000dc2:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8000dc6:	f7ff ff0d 	bl	8000be4 <LL_ADC_IsActiveFlag_ADRDY>
 8000dca:	4603      	mov	r3, r0
 8000dcc:	2b00      	cmp	r3, #0
 8000dce:	d0f8      	beq.n	8000dc2 <MX_ADC1_Enable+0xe>

	return;
 8000dd0:	bf00      	nop
}
 8000dd2:	bd80      	pop	{r7, pc}

08000dd4 <MX_ADC1_Calibration>:
/*This Function start the ADC calibration and wait into the cycle until calibration is in progress*/
void MX_ADC1_Calibration(void)
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	af00      	add	r7, sp, #0
	LL_ADC_StartCalibration(ADC1, LL_ADC_SINGLE_ENDED);
 8000dd8:	217f      	movs	r1, #127	; 0x7f
 8000dda:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8000dde:	f7ff feb3 	bl	8000b48 <LL_ADC_StartCalibration>
	while(LL_ADC_IsCalibrationOnGoing(ADC1));
 8000de2:	bf00      	nop
 8000de4:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8000de8:	f7ff fec7 	bl	8000b7a <LL_ADC_IsCalibrationOnGoing>
 8000dec:	4603      	mov	r3, r0
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	d1f8      	bne.n	8000de4 <MX_ADC1_Calibration+0x10>

	return;
 8000df2:	bf00      	nop
}
 8000df4:	bd80      	pop	{r7, pc}
	...

08000df8 <MX_ADC1_SetChannel>:
 * just use one of the following arguments:
 * Channel 1: ADC_Channel_1
 * Channel 2: ADC_Channel_2
 */
void MX_ADC1_SetChannel(uint32_t Channel)
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	b082      	sub	sp, #8
 8000dfc:	af00      	add	r7, sp, #0
 8000dfe:	6078      	str	r0, [r7, #4]
	LL_ADC_REG_SetSequencerRanks(ADC1,LL_ADC_REG_RANK_1, ADC_Channel_Map[Channel]);
 8000e00:	4a0d      	ldr	r2, [pc, #52]	; (8000e38 <MX_ADC1_SetChannel+0x40>)
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e08:	461a      	mov	r2, r3
 8000e0a:	2106      	movs	r1, #6
 8000e0c:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8000e10:	f7ff fdc4 	bl	800099c <LL_ADC_REG_SetSequencerRanks>
	LL_ADC_SetChannelSamplingTime(ADC1,ADC_Channel_Map[Channel],ADC_Sampling_Time_Map[Channel]);
 8000e14:	4a08      	ldr	r2, [pc, #32]	; (8000e38 <MX_ADC1_SetChannel+0x40>)
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8000e1c:	4a07      	ldr	r2, [pc, #28]	; (8000e3c <MX_ADC1_SetChannel+0x44>)
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e24:	461a      	mov	r2, r3
 8000e26:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8000e2a:	f7ff fdee 	bl	8000a0a <LL_ADC_SetChannelSamplingTime>

	return;
 8000e2e:	bf00      	nop
}
 8000e30:	3708      	adds	r7, #8
 8000e32:	46bd      	mov	sp, r7
 8000e34:	bd80      	pop	{r7, pc}
 8000e36:	bf00      	nop
 8000e38:	080032b4 	.word	0x080032b4
 8000e3c:	080032bc 	.word	0x080032bc

08000e40 <MX_ADC1_StartConversion>:

/*This function start the ADC conversion process*/
void MX_ADC1_StartConversion(void)
{
 8000e40:	b580      	push	{r7, lr}
 8000e42:	af00      	add	r7, sp, #0
	LL_ADC_REG_StartConversion(ADC1);
 8000e44:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8000e48:	f7ff feab 	bl	8000ba2 <LL_ADC_REG_StartConversion>
	/*This cycle waits until the end of conversion flag is active*/
	while(!LL_ADC_IsActiveFlag_EOC(ADC1));
 8000e4c:	bf00      	nop
 8000e4e:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8000e52:	f7ff feda 	bl	8000c0a <LL_ADC_IsActiveFlag_EOC>
 8000e56:	4603      	mov	r3, r0
 8000e58:	2b00      	cmp	r3, #0
 8000e5a:	d0f8      	beq.n	8000e4e <MX_ADC1_StartConversion+0xe>
	/*When ADC finish the conversion just clear the EOC flag*/
	LL_ADC_ClearFlag_EOC(ADC1);
 8000e5c:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8000e60:	f7ff fee6 	bl	8000c30 <LL_ADC_ClearFlag_EOC>

	return;
 8000e64:	bf00      	nop
}
 8000e66:	bd80      	pop	{r7, pc}

08000e68 <MX_ADC1_GetValue>:

/*This function get the ADC value on a 8 bits format*/
uint16_t MX_ADC1_GetValue(void)
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	b082      	sub	sp, #8
 8000e6c:	af00      	add	r7, sp, #0
	uint16_t ADC_value;
	ADC_value=LL_ADC_REG_ReadConversionData8(ADC1);
 8000e6e:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8000e72:	f7ff feaa 	bl	8000bca <LL_ADC_REG_ReadConversionData8>
 8000e76:	4603      	mov	r3, r0
 8000e78:	80fb      	strh	r3, [r7, #6]
	return ADC_value;
 8000e7a:	88fb      	ldrh	r3, [r7, #6]
}
 8000e7c:	4618      	mov	r0, r3
 8000e7e:	3708      	adds	r7, #8
 8000e80:	46bd      	mov	sp, r7
 8000e82:	bd80      	pop	{r7, pc}

08000e84 <LL_AHB1_GRP1_EnableClock>:
{
 8000e84:	b480      	push	{r7}
 8000e86:	b085      	sub	sp, #20
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHBENR, Periphs);
 8000e8c:	4908      	ldr	r1, [pc, #32]	; (8000eb0 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000e8e:	4b08      	ldr	r3, [pc, #32]	; (8000eb0 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000e90:	695a      	ldr	r2, [r3, #20]
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	4313      	orrs	r3, r2
 8000e96:	614b      	str	r3, [r1, #20]
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8000e98:	4b05      	ldr	r3, [pc, #20]	; (8000eb0 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000e9a:	695a      	ldr	r2, [r3, #20]
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	4013      	ands	r3, r2
 8000ea0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000ea2:	68fb      	ldr	r3, [r7, #12]
}
 8000ea4:	bf00      	nop
 8000ea6:	3714      	adds	r7, #20
 8000ea8:	46bd      	mov	sp, r7
 8000eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eae:	4770      	bx	lr
 8000eb0:	40021000 	.word	0x40021000

08000eb4 <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000eb4:	b480      	push	{r7}
 8000eb6:	b083      	sub	sp, #12
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	6078      	str	r0, [r7, #4]
 8000ebc:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	683a      	ldr	r2, [r7, #0]
 8000ec2:	619a      	str	r2, [r3, #24]
}
 8000ec4:	bf00      	nop
 8000ec6:	370c      	adds	r7, #12
 8000ec8:	46bd      	mov	sp, r7
 8000eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ece:	4770      	bx	lr

08000ed0 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	b086      	sub	sp, #24
 8000ed4:	af00      	add	r7, sp, #0

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ed6:	463b      	mov	r3, r7
 8000ed8:	2200      	movs	r2, #0
 8000eda:	601a      	str	r2, [r3, #0]
 8000edc:	605a      	str	r2, [r3, #4]
 8000ede:	609a      	str	r2, [r3, #8]
 8000ee0:	60da      	str	r2, [r3, #12]
 8000ee2:	611a      	str	r2, [r3, #16]
 8000ee4:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8000ee6:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8000eea:	f7ff ffcb 	bl	8000e84 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8000eee:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8000ef2:	f7ff ffc7 	bl	8000e84 <LL_AHB1_GRP1_EnableClock>

  /**/
  LL_GPIO_SetOutputPin(GPIOA, LCD_RESET_Pin|LCD_A0_Pin);
 8000ef6:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8000efa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000efe:	f7ff ffd9 	bl	8000eb4 <LL_GPIO_SetOutputPin>

  /**/
  LL_GPIO_SetOutputPin(LCD_CS_N_GPIO_Port, LCD_CS_N_Pin);
 8000f02:	2140      	movs	r1, #64	; 0x40
 8000f04:	4813      	ldr	r0, [pc, #76]	; (8000f54 <MX_GPIO_Init+0x84>)
 8000f06:	f7ff ffd5 	bl	8000eb4 <LL_GPIO_SetOutputPin>

  /**/
  GPIO_InitStruct.Pin = LCD_RESET_Pin|LCD_A0_Pin;
 8000f0a:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8000f0e:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000f10:	2301      	movs	r3, #1
 8000f12:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000f14:	2300      	movs	r3, #0
 8000f16:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000f18:	2300      	movs	r3, #0
 8000f1a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8000f1c:	2301      	movs	r3, #1
 8000f1e:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f20:	463b      	mov	r3, r7
 8000f22:	4619      	mov	r1, r3
 8000f24:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f28:	f001 f8e7 	bl	80020fa <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LCD_CS_N_Pin;
 8000f2c:	2340      	movs	r3, #64	; 0x40
 8000f2e:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000f30:	2301      	movs	r3, #1
 8000f32:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000f34:	2300      	movs	r3, #0
 8000f36:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000f38:	2300      	movs	r3, #0
 8000f3a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000f3c:	2300      	movs	r3, #0
 8000f3e:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LCD_CS_N_GPIO_Port, &GPIO_InitStruct);
 8000f40:	463b      	mov	r3, r7
 8000f42:	4619      	mov	r1, r3
 8000f44:	4803      	ldr	r0, [pc, #12]	; (8000f54 <MX_GPIO_Init+0x84>)
 8000f46:	f001 f8d8 	bl	80020fa <LL_GPIO_Init>

}
 8000f4a:	bf00      	nop
 8000f4c:	3718      	adds	r7, #24
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	bd80      	pop	{r7, pc}
 8000f52:	bf00      	nop
 8000f54:	48000400 	.word	0x48000400

08000f58 <LL_I2C_EnableClockStretching>:
  * @rmtoll CR1          NOSTRETCH     LL_I2C_EnableClockStretching
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_EnableClockStretching(I2C_TypeDef *I2Cx)
{
 8000f58:	b480      	push	{r7}
 8000f5a:	b083      	sub	sp, #12
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_NOSTRETCH);
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	601a      	str	r2, [r3, #0]
}
 8000f6c:	bf00      	nop
 8000f6e:	370c      	adds	r7, #12
 8000f70:	46bd      	mov	sp, r7
 8000f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f76:	4770      	bx	lr

08000f78 <LL_I2C_DisableGeneralCall>:
  * @rmtoll CR1          GCEN          LL_I2C_DisableGeneralCall
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_DisableGeneralCall(I2C_TypeDef *I2Cx)
{
 8000f78:	b480      	push	{r7}
 8000f7a:	b083      	sub	sp, #12
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_GCEN);
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	601a      	str	r2, [r3, #0]
}
 8000f8c:	bf00      	nop
 8000f8e:	370c      	adds	r7, #12
 8000f90:	46bd      	mov	sp, r7
 8000f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f96:	4770      	bx	lr

08000f98 <LL_I2C_SetMasterAddressingMode>:
  *         @arg @ref LL_I2C_ADDRESSING_MODE_7BIT
  *         @arg @ref LL_I2C_ADDRESSING_MODE_10BIT
  * @retval None
  */
__STATIC_INLINE void LL_I2C_SetMasterAddressingMode(I2C_TypeDef *I2Cx, uint32_t AddressingMode)
{
 8000f98:	b480      	push	{r7}
 8000f9a:	b083      	sub	sp, #12
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	6078      	str	r0, [r7, #4]
 8000fa0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR2, I2C_CR2_ADD10, AddressingMode);
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	685b      	ldr	r3, [r3, #4]
 8000fa6:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8000faa:	683b      	ldr	r3, [r7, #0]
 8000fac:	431a      	orrs	r2, r3
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	605a      	str	r2, [r3, #4]
}
 8000fb2:	bf00      	nop
 8000fb4:	370c      	adds	r7, #12
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fbc:	4770      	bx	lr

08000fbe <LL_I2C_SetOwnAddress2>:
  *         @arg @ref LL_I2C_OWNADDRESS2_MASK06
  *         @arg @ref LL_I2C_OWNADDRESS2_MASK07
  * @retval None
  */
__STATIC_INLINE void LL_I2C_SetOwnAddress2(I2C_TypeDef *I2Cx, uint32_t OwnAddress2, uint32_t OwnAddrMask)
{
 8000fbe:	b480      	push	{r7}
 8000fc0:	b085      	sub	sp, #20
 8000fc2:	af00      	add	r7, sp, #0
 8000fc4:	60f8      	str	r0, [r7, #12]
 8000fc6:	60b9      	str	r1, [r7, #8]
 8000fc8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->OAR2, I2C_OAR2_OA2 | I2C_OAR2_OA2MSK, OwnAddress2 | OwnAddrMask);
 8000fca:	68fb      	ldr	r3, [r7, #12]
 8000fcc:	68db      	ldr	r3, [r3, #12]
 8000fce:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8000fd2:	f023 0306 	bic.w	r3, r3, #6
 8000fd6:	68b9      	ldr	r1, [r7, #8]
 8000fd8:	687a      	ldr	r2, [r7, #4]
 8000fda:	430a      	orrs	r2, r1
 8000fdc:	431a      	orrs	r2, r3
 8000fde:	68fb      	ldr	r3, [r7, #12]
 8000fe0:	60da      	str	r2, [r3, #12]
}
 8000fe2:	bf00      	nop
 8000fe4:	3714      	adds	r7, #20
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fec:	4770      	bx	lr

08000fee <LL_I2C_DisableOwnAddress2>:
  * @rmtoll OAR2         OA2EN         LL_I2C_DisableOwnAddress2
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_DisableOwnAddress2(I2C_TypeDef *I2Cx)
{
 8000fee:	b480      	push	{r7}
 8000ff0:	b083      	sub	sp, #12
 8000ff2:	af00      	add	r7, sp, #0
 8000ff4:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->OAR2, I2C_OAR2_OA2EN);
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	68db      	ldr	r3, [r3, #12]
 8000ffa:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	60da      	str	r2, [r3, #12]
}
 8001002:	bf00      	nop
 8001004:	370c      	adds	r7, #12
 8001006:	46bd      	mov	sp, r7
 8001008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800100c:	4770      	bx	lr

0800100e <LL_I2C_EnableAutoEndMode>:
  * @rmtoll CR2          AUTOEND       LL_I2C_EnableAutoEndMode
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_EnableAutoEndMode(I2C_TypeDef *I2Cx)
{
 800100e:	b480      	push	{r7}
 8001010:	b083      	sub	sp, #12
 8001012:	af00      	add	r7, sp, #0
 8001014:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR2, I2C_CR2_AUTOEND);
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	685b      	ldr	r3, [r3, #4]
 800101a:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	605a      	str	r2, [r3, #4]
}
 8001022:	bf00      	nop
 8001024:	370c      	adds	r7, #12
 8001026:	46bd      	mov	sp, r7
 8001028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800102c:	4770      	bx	lr
	...

08001030 <LL_AHB1_GRP1_EnableClock>:
{
 8001030:	b480      	push	{r7}
 8001032:	b085      	sub	sp, #20
 8001034:	af00      	add	r7, sp, #0
 8001036:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHBENR, Periphs);
 8001038:	4908      	ldr	r1, [pc, #32]	; (800105c <LL_AHB1_GRP1_EnableClock+0x2c>)
 800103a:	4b08      	ldr	r3, [pc, #32]	; (800105c <LL_AHB1_GRP1_EnableClock+0x2c>)
 800103c:	695a      	ldr	r2, [r3, #20]
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	4313      	orrs	r3, r2
 8001042:	614b      	str	r3, [r1, #20]
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8001044:	4b05      	ldr	r3, [pc, #20]	; (800105c <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001046:	695a      	ldr	r2, [r3, #20]
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	4013      	ands	r3, r2
 800104c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800104e:	68fb      	ldr	r3, [r7, #12]
}
 8001050:	bf00      	nop
 8001052:	3714      	adds	r7, #20
 8001054:	46bd      	mov	sp, r7
 8001056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800105a:	4770      	bx	lr
 800105c:	40021000 	.word	0x40021000

08001060 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8001060:	b480      	push	{r7}
 8001062:	b085      	sub	sp, #20
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 8001068:	4908      	ldr	r1, [pc, #32]	; (800108c <LL_APB1_GRP1_EnableClock+0x2c>)
 800106a:	4b08      	ldr	r3, [pc, #32]	; (800108c <LL_APB1_GRP1_EnableClock+0x2c>)
 800106c:	69da      	ldr	r2, [r3, #28]
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	4313      	orrs	r3, r2
 8001072:	61cb      	str	r3, [r1, #28]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8001074:	4b05      	ldr	r3, [pc, #20]	; (800108c <LL_APB1_GRP1_EnableClock+0x2c>)
 8001076:	69da      	ldr	r2, [r3, #28]
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	4013      	ands	r3, r2
 800107c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800107e:	68fb      	ldr	r3, [r7, #12]
}
 8001080:	bf00      	nop
 8001082:	3714      	adds	r7, #20
 8001084:	46bd      	mov	sp, r7
 8001086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800108a:	4770      	bx	lr
 800108c:	40021000 	.word	0x40021000

08001090 <MX_I2C1_Init>:

/* USER CODE END 0 */

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b08e      	sub	sp, #56	; 0x38
 8001094:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN I2C1_Init 0 */

  /* USER CODE END I2C1_Init 0 */

  LL_I2C_InitTypeDef I2C_InitStruct = {0};
 8001096:	f107 031c 	add.w	r3, r7, #28
 800109a:	2200      	movs	r2, #0
 800109c:	601a      	str	r2, [r3, #0]
 800109e:	605a      	str	r2, [r3, #4]
 80010a0:	609a      	str	r2, [r3, #8]
 80010a2:	60da      	str	r2, [r3, #12]
 80010a4:	611a      	str	r2, [r3, #16]
 80010a6:	615a      	str	r2, [r3, #20]
 80010a8:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010aa:	1d3b      	adds	r3, r7, #4
 80010ac:	2200      	movs	r2, #0
 80010ae:	601a      	str	r2, [r3, #0]
 80010b0:	605a      	str	r2, [r3, #4]
 80010b2:	609a      	str	r2, [r3, #8]
 80010b4:	60da      	str	r2, [r3, #12]
 80010b6:	611a      	str	r2, [r3, #16]
 80010b8:	615a      	str	r2, [r3, #20]

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 80010ba:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80010be:	f7ff ffb7 	bl	8001030 <LL_AHB1_GRP1_EnableClock>
  /**I2C1 GPIO Configuration
  PB8   ------> I2C1_SCL
  PB9   ------> I2C1_SDA
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_8|LL_GPIO_PIN_9;
 80010c2:	f44f 7340 	mov.w	r3, #768	; 0x300
 80010c6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80010c8:	2302      	movs	r3, #2
 80010ca:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 80010cc:	2303      	movs	r3, #3
 80010ce:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_OPENDRAIN;
 80010d0:	2301      	movs	r3, #1
 80010d2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80010d4:	2300      	movs	r3, #0
 80010d6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_4;
 80010d8:	2304      	movs	r3, #4
 80010da:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010dc:	1d3b      	adds	r3, r7, #4
 80010de:	4619      	mov	r1, r3
 80010e0:	481a      	ldr	r0, [pc, #104]	; (800114c <MX_I2C1_Init+0xbc>)
 80010e2:	f001 f80a 	bl	80020fa <LL_GPIO_Init>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_I2C1);
 80010e6:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 80010ea:	f7ff ffb9 	bl	8001060 <LL_APB1_GRP1_EnableClock>
  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  /** I2C Initialization
  */
  LL_I2C_EnableAutoEndMode(I2C1);
 80010ee:	4818      	ldr	r0, [pc, #96]	; (8001150 <MX_I2C1_Init+0xc0>)
 80010f0:	f7ff ff8d 	bl	800100e <LL_I2C_EnableAutoEndMode>
  LL_I2C_DisableOwnAddress2(I2C1);
 80010f4:	4816      	ldr	r0, [pc, #88]	; (8001150 <MX_I2C1_Init+0xc0>)
 80010f6:	f7ff ff7a 	bl	8000fee <LL_I2C_DisableOwnAddress2>
  LL_I2C_DisableGeneralCall(I2C1);
 80010fa:	4815      	ldr	r0, [pc, #84]	; (8001150 <MX_I2C1_Init+0xc0>)
 80010fc:	f7ff ff3c 	bl	8000f78 <LL_I2C_DisableGeneralCall>
  LL_I2C_EnableClockStretching(I2C1);
 8001100:	4813      	ldr	r0, [pc, #76]	; (8001150 <MX_I2C1_Init+0xc0>)
 8001102:	f7ff ff29 	bl	8000f58 <LL_I2C_EnableClockStretching>
  I2C_InitStruct.PeripheralMode = LL_I2C_MODE_I2C;
 8001106:	2300      	movs	r3, #0
 8001108:	61fb      	str	r3, [r7, #28]
  I2C_InitStruct.Timing = 0x00101D7C;
 800110a:	4b12      	ldr	r3, [pc, #72]	; (8001154 <MX_I2C1_Init+0xc4>)
 800110c:	623b      	str	r3, [r7, #32]
  I2C_InitStruct.AnalogFilter = LL_I2C_ANALOGFILTER_ENABLE;
 800110e:	2300      	movs	r3, #0
 8001110:	627b      	str	r3, [r7, #36]	; 0x24
  I2C_InitStruct.DigitalFilter = 0;
 8001112:	2300      	movs	r3, #0
 8001114:	62bb      	str	r3, [r7, #40]	; 0x28
  I2C_InitStruct.OwnAddress1 = 0;
 8001116:	2300      	movs	r3, #0
 8001118:	62fb      	str	r3, [r7, #44]	; 0x2c
  I2C_InitStruct.TypeAcknowledge = LL_I2C_ACK;
 800111a:	2300      	movs	r3, #0
 800111c:	633b      	str	r3, [r7, #48]	; 0x30
  I2C_InitStruct.OwnAddrSize = LL_I2C_OWNADDRESS1_10BIT;
 800111e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001122:	637b      	str	r3, [r7, #52]	; 0x34
  LL_I2C_Init(I2C1, &I2C_InitStruct);
 8001124:	f107 031c 	add.w	r3, r7, #28
 8001128:	4619      	mov	r1, r3
 800112a:	4809      	ldr	r0, [pc, #36]	; (8001150 <MX_I2C1_Init+0xc0>)
 800112c:	f001 f8f8 	bl	8002320 <LL_I2C_Init>
  LL_I2C_SetOwnAddress2(I2C1, 0, LL_I2C_OWNADDRESS2_NOMASK);
 8001130:	2200      	movs	r2, #0
 8001132:	2100      	movs	r1, #0
 8001134:	4806      	ldr	r0, [pc, #24]	; (8001150 <MX_I2C1_Init+0xc0>)
 8001136:	f7ff ff42 	bl	8000fbe <LL_I2C_SetOwnAddress2>
  LL_I2C_SetMasterAddressingMode(I2C1, LL_I2C_ADDRESSING_MODE_10BIT);
 800113a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800113e:	4804      	ldr	r0, [pc, #16]	; (8001150 <MX_I2C1_Init+0xc0>)
 8001140:	f7ff ff2a 	bl	8000f98 <LL_I2C_SetMasterAddressingMode>
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001144:	bf00      	nop
 8001146:	3738      	adds	r7, #56	; 0x38
 8001148:	46bd      	mov	sp, r7
 800114a:	bd80      	pop	{r7, pc}
 800114c:	48000400 	.word	0x48000400
 8001150:	40005400 	.word	0x40005400
 8001154:	00101d7c 	.word	0x00101d7c

08001158 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001158:	b480      	push	{r7}
 800115a:	b085      	sub	sp, #20
 800115c:	af00      	add	r7, sp, #0
 800115e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	f003 0307 	and.w	r3, r3, #7
 8001166:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001168:	4b0c      	ldr	r3, [pc, #48]	; (800119c <__NVIC_SetPriorityGrouping+0x44>)
 800116a:	68db      	ldr	r3, [r3, #12]
 800116c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800116e:	68ba      	ldr	r2, [r7, #8]
 8001170:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001174:	4013      	ands	r3, r2
 8001176:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001178:	68fb      	ldr	r3, [r7, #12]
 800117a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800117c:	68bb      	ldr	r3, [r7, #8]
 800117e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001180:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001184:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001188:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800118a:	4a04      	ldr	r2, [pc, #16]	; (800119c <__NVIC_SetPriorityGrouping+0x44>)
 800118c:	68bb      	ldr	r3, [r7, #8]
 800118e:	60d3      	str	r3, [r2, #12]
}
 8001190:	bf00      	nop
 8001192:	3714      	adds	r7, #20
 8001194:	46bd      	mov	sp, r7
 8001196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800119a:	4770      	bx	lr
 800119c:	e000ed00 	.word	0xe000ed00

080011a0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80011a0:	b480      	push	{r7}
 80011a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80011a4:	4b04      	ldr	r3, [pc, #16]	; (80011b8 <__NVIC_GetPriorityGrouping+0x18>)
 80011a6:	68db      	ldr	r3, [r3, #12]
 80011a8:	0a1b      	lsrs	r3, r3, #8
 80011aa:	f003 0307 	and.w	r3, r3, #7
}
 80011ae:	4618      	mov	r0, r3
 80011b0:	46bd      	mov	sp, r7
 80011b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b6:	4770      	bx	lr
 80011b8:	e000ed00 	.word	0xe000ed00

080011bc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80011bc:	b480      	push	{r7}
 80011be:	b083      	sub	sp, #12
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	4603      	mov	r3, r0
 80011c4:	6039      	str	r1, [r7, #0]
 80011c6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	db0a      	blt.n	80011e6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011d0:	490d      	ldr	r1, [pc, #52]	; (8001208 <__NVIC_SetPriority+0x4c>)
 80011d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011d6:	683a      	ldr	r2, [r7, #0]
 80011d8:	b2d2      	uxtb	r2, r2
 80011da:	0112      	lsls	r2, r2, #4
 80011dc:	b2d2      	uxtb	r2, r2
 80011de:	440b      	add	r3, r1
 80011e0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80011e4:	e00a      	b.n	80011fc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011e6:	4909      	ldr	r1, [pc, #36]	; (800120c <__NVIC_SetPriority+0x50>)
 80011e8:	79fb      	ldrb	r3, [r7, #7]
 80011ea:	f003 030f 	and.w	r3, r3, #15
 80011ee:	3b04      	subs	r3, #4
 80011f0:	683a      	ldr	r2, [r7, #0]
 80011f2:	b2d2      	uxtb	r2, r2
 80011f4:	0112      	lsls	r2, r2, #4
 80011f6:	b2d2      	uxtb	r2, r2
 80011f8:	440b      	add	r3, r1
 80011fa:	761a      	strb	r2, [r3, #24]
}
 80011fc:	bf00      	nop
 80011fe:	370c      	adds	r7, #12
 8001200:	46bd      	mov	sp, r7
 8001202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001206:	4770      	bx	lr
 8001208:	e000e100 	.word	0xe000e100
 800120c:	e000ed00 	.word	0xe000ed00

08001210 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001210:	b480      	push	{r7}
 8001212:	b089      	sub	sp, #36	; 0x24
 8001214:	af00      	add	r7, sp, #0
 8001216:	60f8      	str	r0, [r7, #12]
 8001218:	60b9      	str	r1, [r7, #8]
 800121a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800121c:	68fb      	ldr	r3, [r7, #12]
 800121e:	f003 0307 	and.w	r3, r3, #7
 8001222:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001224:	69fb      	ldr	r3, [r7, #28]
 8001226:	f1c3 0307 	rsb	r3, r3, #7
 800122a:	2b04      	cmp	r3, #4
 800122c:	bf28      	it	cs
 800122e:	2304      	movcs	r3, #4
 8001230:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001232:	69fb      	ldr	r3, [r7, #28]
 8001234:	3304      	adds	r3, #4
 8001236:	2b06      	cmp	r3, #6
 8001238:	d902      	bls.n	8001240 <NVIC_EncodePriority+0x30>
 800123a:	69fb      	ldr	r3, [r7, #28]
 800123c:	3b03      	subs	r3, #3
 800123e:	e000      	b.n	8001242 <NVIC_EncodePriority+0x32>
 8001240:	2300      	movs	r3, #0
 8001242:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001244:	2201      	movs	r2, #1
 8001246:	69bb      	ldr	r3, [r7, #24]
 8001248:	fa02 f303 	lsl.w	r3, r2, r3
 800124c:	1e5a      	subs	r2, r3, #1
 800124e:	68bb      	ldr	r3, [r7, #8]
 8001250:	401a      	ands	r2, r3
 8001252:	697b      	ldr	r3, [r7, #20]
 8001254:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001256:	2101      	movs	r1, #1
 8001258:	697b      	ldr	r3, [r7, #20]
 800125a:	fa01 f303 	lsl.w	r3, r1, r3
 800125e:	1e59      	subs	r1, r3, #1
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001264:	4313      	orrs	r3, r2
         );
}
 8001266:	4618      	mov	r0, r3
 8001268:	3724      	adds	r7, #36	; 0x24
 800126a:	46bd      	mov	sp, r7
 800126c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001270:	4770      	bx	lr
	...

08001274 <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 8001274:	b480      	push	{r7}
 8001276:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8001278:	4a05      	ldr	r2, [pc, #20]	; (8001290 <LL_RCC_HSI_Enable+0x1c>)
 800127a:	4b05      	ldr	r3, [pc, #20]	; (8001290 <LL_RCC_HSI_Enable+0x1c>)
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	f043 0301 	orr.w	r3, r3, #1
 8001282:	6013      	str	r3, [r2, #0]
}
 8001284:	bf00      	nop
 8001286:	46bd      	mov	sp, r7
 8001288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128c:	4770      	bx	lr
 800128e:	bf00      	nop
 8001290:	40021000 	.word	0x40021000

08001294 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 8001294:	b480      	push	{r7}
 8001296:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 8001298:	4b06      	ldr	r3, [pc, #24]	; (80012b4 <LL_RCC_HSI_IsReady+0x20>)
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	f003 0302 	and.w	r3, r3, #2
 80012a0:	2b02      	cmp	r3, #2
 80012a2:	bf0c      	ite	eq
 80012a4:	2301      	moveq	r3, #1
 80012a6:	2300      	movne	r3, #0
 80012a8:	b2db      	uxtb	r3, r3
}
 80012aa:	4618      	mov	r0, r3
 80012ac:	46bd      	mov	sp, r7
 80012ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b2:	4770      	bx	lr
 80012b4:	40021000 	.word	0x40021000

080012b8 <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll CR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value between Min_Data = 0x00 and Max_Data = 0x1F
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 80012b8:	b480      	push	{r7}
 80012ba:	b083      	sub	sp, #12
 80012bc:	af00      	add	r7, sp, #0
 80012be:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, Value << RCC_CR_HSITRIM_Pos);
 80012c0:	4907      	ldr	r1, [pc, #28]	; (80012e0 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 80012c2:	4b07      	ldr	r3, [pc, #28]	; (80012e0 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	00db      	lsls	r3, r3, #3
 80012ce:	4313      	orrs	r3, r2
 80012d0:	600b      	str	r3, [r1, #0]
}
 80012d2:	bf00      	nop
 80012d4:	370c      	adds	r7, #12
 80012d6:	46bd      	mov	sp, r7
 80012d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012dc:	4770      	bx	lr
 80012de:	bf00      	nop
 80012e0:	40021000 	.word	0x40021000

080012e4 <LL_RCC_LSI_Enable>:
  * @brief  Enable LSI Oscillator
  * @rmtoll CSR          LSION         LL_RCC_LSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI_Enable(void)
{
 80012e4:	b480      	push	{r7}
 80012e6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSION);
 80012e8:	4a05      	ldr	r2, [pc, #20]	; (8001300 <LL_RCC_LSI_Enable+0x1c>)
 80012ea:	4b05      	ldr	r3, [pc, #20]	; (8001300 <LL_RCC_LSI_Enable+0x1c>)
 80012ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012ee:	f043 0301 	orr.w	r3, r3, #1
 80012f2:	6253      	str	r3, [r2, #36]	; 0x24
}
 80012f4:	bf00      	nop
 80012f6:	46bd      	mov	sp, r7
 80012f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012fc:	4770      	bx	lr
 80012fe:	bf00      	nop
 8001300:	40021000 	.word	0x40021000

08001304 <LL_RCC_LSI_IsReady>:
  * @brief  Check if LSI is Ready
  * @rmtoll CSR          LSIRDY        LL_RCC_LSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI_IsReady(void)
{
 8001304:	b480      	push	{r7}
 8001306:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY));
 8001308:	4b06      	ldr	r3, [pc, #24]	; (8001324 <LL_RCC_LSI_IsReady+0x20>)
 800130a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800130c:	f003 0302 	and.w	r3, r3, #2
 8001310:	2b02      	cmp	r3, #2
 8001312:	bf0c      	ite	eq
 8001314:	2301      	moveq	r3, #1
 8001316:	2300      	movne	r3, #0
 8001318:	b2db      	uxtb	r3, r3
}
 800131a:	4618      	mov	r0, r3
 800131c:	46bd      	mov	sp, r7
 800131e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001322:	4770      	bx	lr
 8001324:	40021000 	.word	0x40021000

08001328 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8001328:	b480      	push	{r7}
 800132a:	b083      	sub	sp, #12
 800132c:	af00      	add	r7, sp, #0
 800132e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8001330:	4906      	ldr	r1, [pc, #24]	; (800134c <LL_RCC_SetSysClkSource+0x24>)
 8001332:	4b06      	ldr	r3, [pc, #24]	; (800134c <LL_RCC_SetSysClkSource+0x24>)
 8001334:	685b      	ldr	r3, [r3, #4]
 8001336:	f023 0203 	bic.w	r2, r3, #3
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	4313      	orrs	r3, r2
 800133e:	604b      	str	r3, [r1, #4]
}
 8001340:	bf00      	nop
 8001342:	370c      	adds	r7, #12
 8001344:	46bd      	mov	sp, r7
 8001346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800134a:	4770      	bx	lr
 800134c:	40021000 	.word	0x40021000

08001350 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8001350:	b480      	push	{r7}
 8001352:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8001354:	4b04      	ldr	r3, [pc, #16]	; (8001368 <LL_RCC_GetSysClkSource+0x18>)
 8001356:	685b      	ldr	r3, [r3, #4]
 8001358:	f003 030c 	and.w	r3, r3, #12
}
 800135c:	4618      	mov	r0, r3
 800135e:	46bd      	mov	sp, r7
 8001360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001364:	4770      	bx	lr
 8001366:	bf00      	nop
 8001368:	40021000 	.word	0x40021000

0800136c <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 800136c:	b480      	push	{r7}
 800136e:	b083      	sub	sp, #12
 8001370:	af00      	add	r7, sp, #0
 8001372:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8001374:	4906      	ldr	r1, [pc, #24]	; (8001390 <LL_RCC_SetAHBPrescaler+0x24>)
 8001376:	4b06      	ldr	r3, [pc, #24]	; (8001390 <LL_RCC_SetAHBPrescaler+0x24>)
 8001378:	685b      	ldr	r3, [r3, #4]
 800137a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	4313      	orrs	r3, r2
 8001382:	604b      	str	r3, [r1, #4]
}
 8001384:	bf00      	nop
 8001386:	370c      	adds	r7, #12
 8001388:	46bd      	mov	sp, r7
 800138a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800138e:	4770      	bx	lr
 8001390:	40021000 	.word	0x40021000

08001394 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8001394:	b480      	push	{r7}
 8001396:	b083      	sub	sp, #12
 8001398:	af00      	add	r7, sp, #0
 800139a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 800139c:	4906      	ldr	r1, [pc, #24]	; (80013b8 <LL_RCC_SetAPB1Prescaler+0x24>)
 800139e:	4b06      	ldr	r3, [pc, #24]	; (80013b8 <LL_RCC_SetAPB1Prescaler+0x24>)
 80013a0:	685b      	ldr	r3, [r3, #4]
 80013a2:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	4313      	orrs	r3, r2
 80013aa:	604b      	str	r3, [r1, #4]
}
 80013ac:	bf00      	nop
 80013ae:	370c      	adds	r7, #12
 80013b0:	46bd      	mov	sp, r7
 80013b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b6:	4770      	bx	lr
 80013b8:	40021000 	.word	0x40021000

080013bc <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 80013bc:	b480      	push	{r7}
 80013be:	b083      	sub	sp, #12
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 80013c4:	4906      	ldr	r1, [pc, #24]	; (80013e0 <LL_RCC_SetAPB2Prescaler+0x24>)
 80013c6:	4b06      	ldr	r3, [pc, #24]	; (80013e0 <LL_RCC_SetAPB2Prescaler+0x24>)
 80013c8:	685b      	ldr	r3, [r3, #4]
 80013ca:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	4313      	orrs	r3, r2
 80013d2:	604b      	str	r3, [r1, #4]
}
 80013d4:	bf00      	nop
 80013d6:	370c      	adds	r7, #12
 80013d8:	46bd      	mov	sp, r7
 80013da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013de:	4770      	bx	lr
 80013e0:	40021000 	.word	0x40021000

080013e4 <LL_RCC_SetI2CClockSource>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetI2CClockSource(uint32_t I2CxSource)
{
 80013e4:	b480      	push	{r7}
 80013e6:	b083      	sub	sp, #12
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR3, ((I2CxSource  & 0xFF000000U) >> 24U), (I2CxSource & 0x00FFFFFFU));
 80013ec:	4908      	ldr	r1, [pc, #32]	; (8001410 <LL_RCC_SetI2CClockSource+0x2c>)
 80013ee:	4b08      	ldr	r3, [pc, #32]	; (8001410 <LL_RCC_SetI2CClockSource+0x2c>)
 80013f0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	0e1b      	lsrs	r3, r3, #24
 80013f6:	43db      	mvns	r3, r3
 80013f8:	401a      	ands	r2, r3
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8001400:	4313      	orrs	r3, r2
 8001402:	630b      	str	r3, [r1, #48]	; 0x30
}
 8001404:	bf00      	nop
 8001406:	370c      	adds	r7, #12
 8001408:	46bd      	mov	sp, r7
 800140a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140e:	4770      	bx	lr
 8001410:	40021000 	.word	0x40021000

08001414 <LL_RCC_SetADCClockSource>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetADCClockSource(uint32_t ADCxSource)
{
 8001414:	b480      	push	{r7}
 8001416:	b083      	sub	sp, #12
 8001418:	af00      	add	r7, sp, #0
 800141a:	6078      	str	r0, [r7, #4]
#if defined(RCC_CFGR2_ADCPRE34)
  MODIFY_REG(RCC->CFGR2, (ADCxSource >> 16U), (ADCxSource & 0x0000FFFFU));
#else
  MODIFY_REG(RCC->CFGR2, RCC_CFGR2_ADCPRE12, ADCxSource);
 800141c:	4906      	ldr	r1, [pc, #24]	; (8001438 <LL_RCC_SetADCClockSource+0x24>)
 800141e:	4b06      	ldr	r3, [pc, #24]	; (8001438 <LL_RCC_SetADCClockSource+0x24>)
 8001420:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001422:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	4313      	orrs	r3, r2
 800142a:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR2_ADCPRE34 */
}
 800142c:	bf00      	nop
 800142e:	370c      	adds	r7, #12
 8001430:	46bd      	mov	sp, r7
 8001432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001436:	4770      	bx	lr
 8001438:	40021000 	.word	0x40021000

0800143c <LL_RCC_SetRTCClockSource>:
  *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSI
  *         @arg @ref LL_RCC_RTC_CLKSOURCE_HSE_DIV32
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetRTCClockSource(uint32_t Source)
{
 800143c:	b480      	push	{r7}
 800143e:	b083      	sub	sp, #12
 8001440:	af00      	add	r7, sp, #0
 8001442:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8001444:	4906      	ldr	r1, [pc, #24]	; (8001460 <LL_RCC_SetRTCClockSource+0x24>)
 8001446:	4b06      	ldr	r3, [pc, #24]	; (8001460 <LL_RCC_SetRTCClockSource+0x24>)
 8001448:	6a1b      	ldr	r3, [r3, #32]
 800144a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	4313      	orrs	r3, r2
 8001452:	620b      	str	r3, [r1, #32]
}
 8001454:	bf00      	nop
 8001456:	370c      	adds	r7, #12
 8001458:	46bd      	mov	sp, r7
 800145a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145e:	4770      	bx	lr
 8001460:	40021000 	.word	0x40021000

08001464 <LL_RCC_GetRTCClockSource>:
  *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSE
  *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSI
  *         @arg @ref LL_RCC_RTC_CLKSOURCE_HSE_DIV32
  */
__STATIC_INLINE uint32_t LL_RCC_GetRTCClockSource(void)
{
 8001464:	b480      	push	{r7}
 8001466:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 8001468:	4b04      	ldr	r3, [pc, #16]	; (800147c <LL_RCC_GetRTCClockSource+0x18>)
 800146a:	6a1b      	ldr	r3, [r3, #32]
 800146c:	f403 7340 	and.w	r3, r3, #768	; 0x300
}
 8001470:	4618      	mov	r0, r3
 8001472:	46bd      	mov	sp, r7
 8001474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001478:	4770      	bx	lr
 800147a:	bf00      	nop
 800147c:	40021000 	.word	0x40021000

08001480 <LL_RCC_EnableRTC>:
  * @brief  Enable RTC
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
 8001480:	b480      	push	{r7}
 8001482:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 8001484:	4a05      	ldr	r2, [pc, #20]	; (800149c <LL_RCC_EnableRTC+0x1c>)
 8001486:	4b05      	ldr	r3, [pc, #20]	; (800149c <LL_RCC_EnableRTC+0x1c>)
 8001488:	6a1b      	ldr	r3, [r3, #32]
 800148a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800148e:	6213      	str	r3, [r2, #32]
}
 8001490:	bf00      	nop
 8001492:	46bd      	mov	sp, r7
 8001494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001498:	4770      	bx	lr
 800149a:	bf00      	nop
 800149c:	40021000 	.word	0x40021000

080014a0 <LL_RCC_ForceBackupDomainReset>:
  * @brief  Force the Backup domain reset
  * @rmtoll BDCR         BDRST         LL_RCC_ForceBackupDomainReset
  * @retval None
  */
__STATIC_INLINE void LL_RCC_ForceBackupDomainReset(void)
{
 80014a0:	b480      	push	{r7}
 80014a2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 80014a4:	4a05      	ldr	r2, [pc, #20]	; (80014bc <LL_RCC_ForceBackupDomainReset+0x1c>)
 80014a6:	4b05      	ldr	r3, [pc, #20]	; (80014bc <LL_RCC_ForceBackupDomainReset+0x1c>)
 80014a8:	6a1b      	ldr	r3, [r3, #32]
 80014aa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80014ae:	6213      	str	r3, [r2, #32]
}
 80014b0:	bf00      	nop
 80014b2:	46bd      	mov	sp, r7
 80014b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b8:	4770      	bx	lr
 80014ba:	bf00      	nop
 80014bc:	40021000 	.word	0x40021000

080014c0 <LL_RCC_ReleaseBackupDomainReset>:
  * @brief  Release the Backup domain reset
  * @rmtoll BDCR         BDRST         LL_RCC_ReleaseBackupDomainReset
  * @retval None
  */
__STATIC_INLINE void LL_RCC_ReleaseBackupDomainReset(void)
{
 80014c0:	b480      	push	{r7}
 80014c2:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 80014c4:	4a05      	ldr	r2, [pc, #20]	; (80014dc <LL_RCC_ReleaseBackupDomainReset+0x1c>)
 80014c6:	4b05      	ldr	r3, [pc, #20]	; (80014dc <LL_RCC_ReleaseBackupDomainReset+0x1c>)
 80014c8:	6a1b      	ldr	r3, [r3, #32]
 80014ca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80014ce:	6213      	str	r3, [r2, #32]
}
 80014d0:	bf00      	nop
 80014d2:	46bd      	mov	sp, r7
 80014d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d8:	4770      	bx	lr
 80014da:	bf00      	nop
 80014dc:	40021000 	.word	0x40021000

080014e0 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 80014e0:	b480      	push	{r7}
 80014e2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 80014e4:	4a05      	ldr	r2, [pc, #20]	; (80014fc <LL_RCC_PLL_Enable+0x1c>)
 80014e6:	4b05      	ldr	r3, [pc, #20]	; (80014fc <LL_RCC_PLL_Enable+0x1c>)
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80014ee:	6013      	str	r3, [r2, #0]
}
 80014f0:	bf00      	nop
 80014f2:	46bd      	mov	sp, r7
 80014f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f8:	4770      	bx	lr
 80014fa:	bf00      	nop
 80014fc:	40021000 	.word	0x40021000

08001500 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8001500:	b480      	push	{r7}
 8001502:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
 8001504:	4b07      	ldr	r3, [pc, #28]	; (8001524 <LL_RCC_PLL_IsReady+0x24>)
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800150c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001510:	bf0c      	ite	eq
 8001512:	2301      	moveq	r3, #1
 8001514:	2300      	movne	r3, #0
 8001516:	b2db      	uxtb	r3, r3
}
 8001518:	4618      	mov	r0, r3
 800151a:	46bd      	mov	sp, r7
 800151c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001520:	4770      	bx	lr
 8001522:	bf00      	nop
 8001524:	40021000 	.word	0x40021000

08001528 <LL_RCC_PLL_ConfigDomain_SYS>:
  *         @arg @ref LL_RCC_PLL_MUL_15
  *         @arg @ref LL_RCC_PLL_MUL_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLMul)
{
 8001528:	b480      	push	{r7}
 800152a:	b083      	sub	sp, #12
 800152c:	af00      	add	r7, sp, #0
 800152e:	6078      	str	r0, [r7, #4]
 8001530:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PLLSRC | RCC_CFGR_PLLMUL, (Source & RCC_CFGR_PLLSRC) | PLLMul);
 8001532:	480e      	ldr	r0, [pc, #56]	; (800156c <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 8001534:	4b0d      	ldr	r3, [pc, #52]	; (800156c <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 8001536:	685b      	ldr	r3, [r3, #4]
 8001538:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	f403 3180 	and.w	r1, r3, #65536	; 0x10000
 8001542:	683b      	ldr	r3, [r7, #0]
 8001544:	430b      	orrs	r3, r1
 8001546:	4313      	orrs	r3, r2
 8001548:	6043      	str	r3, [r0, #4]
  MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PREDIV, (Source & RCC_CFGR2_PREDIV));
 800154a:	4908      	ldr	r1, [pc, #32]	; (800156c <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 800154c:	4b07      	ldr	r3, [pc, #28]	; (800156c <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 800154e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001550:	f023 020f 	bic.w	r2, r3, #15
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	f003 030f 	and.w	r3, r3, #15
 800155a:	4313      	orrs	r3, r2
 800155c:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 800155e:	bf00      	nop
 8001560:	370c      	adds	r7, #12
 8001562:	46bd      	mov	sp, r7
 8001564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001568:	4770      	bx	lr
 800156a:	bf00      	nop
 800156c:	40021000 	.word	0x40021000

08001570 <LL_APB1_GRP1_EnableClock>:
{
 8001570:	b480      	push	{r7}
 8001572:	b085      	sub	sp, #20
 8001574:	af00      	add	r7, sp, #0
 8001576:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8001578:	4908      	ldr	r1, [pc, #32]	; (800159c <LL_APB1_GRP1_EnableClock+0x2c>)
 800157a:	4b08      	ldr	r3, [pc, #32]	; (800159c <LL_APB1_GRP1_EnableClock+0x2c>)
 800157c:	69da      	ldr	r2, [r3, #28]
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	4313      	orrs	r3, r2
 8001582:	61cb      	str	r3, [r1, #28]
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8001584:	4b05      	ldr	r3, [pc, #20]	; (800159c <LL_APB1_GRP1_EnableClock+0x2c>)
 8001586:	69da      	ldr	r2, [r3, #28]
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	4013      	ands	r3, r2
 800158c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800158e:	68fb      	ldr	r3, [r7, #12]
}
 8001590:	bf00      	nop
 8001592:	3714      	adds	r7, #20
 8001594:	46bd      	mov	sp, r7
 8001596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800159a:	4770      	bx	lr
 800159c:	40021000 	.word	0x40021000

080015a0 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 80015a0:	b480      	push	{r7}
 80015a2:	b085      	sub	sp, #20
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 80015a8:	4908      	ldr	r1, [pc, #32]	; (80015cc <LL_APB2_GRP1_EnableClock+0x2c>)
 80015aa:	4b08      	ldr	r3, [pc, #32]	; (80015cc <LL_APB2_GRP1_EnableClock+0x2c>)
 80015ac:	699a      	ldr	r2, [r3, #24]
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	4313      	orrs	r3, r2
 80015b2:	618b      	str	r3, [r1, #24]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80015b4:	4b05      	ldr	r3, [pc, #20]	; (80015cc <LL_APB2_GRP1_EnableClock+0x2c>)
 80015b6:	699a      	ldr	r2, [r3, #24]
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	4013      	ands	r3, r2
 80015bc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80015be:	68fb      	ldr	r3, [r7, #12]
}
 80015c0:	bf00      	nop
 80015c2:	3714      	adds	r7, #20
 80015c4:	46bd      	mov	sp, r7
 80015c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ca:	4770      	bx	lr
 80015cc:	40021000 	.word	0x40021000

080015d0 <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 80015d0:	b480      	push	{r7}
 80015d2:	b083      	sub	sp, #12
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 80015d8:	4906      	ldr	r1, [pc, #24]	; (80015f4 <LL_FLASH_SetLatency+0x24>)
 80015da:	4b06      	ldr	r3, [pc, #24]	; (80015f4 <LL_FLASH_SetLatency+0x24>)
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	f023 0207 	bic.w	r2, r3, #7
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	4313      	orrs	r3, r2
 80015e6:	600b      	str	r3, [r1, #0]
}
 80015e8:	bf00      	nop
 80015ea:	370c      	adds	r7, #12
 80015ec:	46bd      	mov	sp, r7
 80015ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f2:	4770      	bx	lr
 80015f4:	40022000 	.word	0x40022000

080015f8 <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_0
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 80015f8:	b480      	push	{r7}
 80015fa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 80015fc:	4b04      	ldr	r3, [pc, #16]	; (8001610 <LL_FLASH_GetLatency+0x18>)
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	f003 0307 	and.w	r3, r3, #7
}
 8001604:	4618      	mov	r0, r3
 8001606:	46bd      	mov	sp, r7
 8001608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800160c:	4770      	bx	lr
 800160e:	bf00      	nop
 8001610:	40022000 	.word	0x40022000

08001614 <LL_PWR_EnableBkUpAccess>:
  * @brief  Enable access to the backup domain
  * @rmtoll CR    DBP       LL_PWR_EnableBkUpAccess
  * @retval None
  */
__STATIC_INLINE void LL_PWR_EnableBkUpAccess(void)
{
 8001614:	b480      	push	{r7}
 8001616:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR, PWR_CR_DBP);
 8001618:	4a05      	ldr	r2, [pc, #20]	; (8001630 <LL_PWR_EnableBkUpAccess+0x1c>)
 800161a:	4b05      	ldr	r3, [pc, #20]	; (8001630 <LL_PWR_EnableBkUpAccess+0x1c>)
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001622:	6013      	str	r3, [r2, #0]
}
 8001624:	bf00      	nop
 8001626:	46bd      	mov	sp, r7
 8001628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800162c:	4770      	bx	lr
 800162e:	bf00      	nop
 8001630:	40007000 	.word	0x40007000

08001634 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	b082      	sub	sp, #8
 8001638:	af00      	add	r7, sp, #0

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */

  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 800163a:	2001      	movs	r0, #1
 800163c:	f7ff ffb0 	bl	80015a0 <LL_APB2_GRP1_EnableClock>
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 8001640:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8001644:	f7ff ff94 	bl	8001570 <LL_APB1_GRP1_EnableClock>

  NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001648:	2003      	movs	r0, #3
 800164a:	f7ff fd85 	bl	8001158 <__NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* SysTick_IRQn interrupt configuration */
  NVIC_SetPriority(SysTick_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),15, 0));
 800164e:	f7ff fda7 	bl	80011a0 <__NVIC_GetPriorityGrouping>
 8001652:	4603      	mov	r3, r0
 8001654:	2200      	movs	r2, #0
 8001656:	210f      	movs	r1, #15
 8001658:	4618      	mov	r0, r3
 800165a:	f7ff fdd9 	bl	8001210 <NVIC_EncodePriority>
 800165e:	4603      	mov	r3, r0
 8001660:	4619      	mov	r1, r3
 8001662:	f04f 30ff 	mov.w	r0, #4294967295
 8001666:	f7ff fda9 	bl	80011bc <__NVIC_SetPriority>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800166a:	f000 f819 	bl	80016a0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800166e:	f7ff fc2f 	bl	8000ed0 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */
  HAL_TEMPSen_Init();
 8001672:	f001 fd97 	bl	80031a4 <HAL_TEMPSen_Init>
  HAL_RTC_Init();
 8001676:	f001 fd8f 	bl	8003198 <HAL_RTC_Init>
  HAL_LCD_Init();
 800167a:	f001 fac5 	bl	8002c08 <HAL_LCD_Init>
  //TEST fer
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  HAL_POT_Init();
 800167e:	f001 fd49 	bl	8003114 <HAL_POT_Init>
//LCD START
uint8_t pot=0;
 8001682:	2300      	movs	r3, #0
 8001684:	71fb      	strb	r3, [r7, #7]
  while (1)
  {
	  pot=HAL_POT_Percentage(POT1_Channel);
 8001686:	2000      	movs	r0, #0
 8001688:	f001 fd66 	bl	8003158 <HAL_POT_Percentage>
 800168c:	4603      	mov	r3, r0
 800168e:	71fb      	strb	r3, [r7, #7]
	  HAL_LCD_WELCOME_ENTER_TIME(&pot,0,0);
 8001690:	1dfb      	adds	r3, r7, #7
 8001692:	2200      	movs	r2, #0
 8001694:	2100      	movs	r1, #0
 8001696:	4618      	mov	r0, r3
 8001698:	f001 fc56 	bl	8002f48 <HAL_LCD_WELCOME_ENTER_TIME>
	  pot=HAL_POT_Percentage(POT1_Channel);
 800169c:	e7f3      	b.n	8001686 <main+0x52>
	...

080016a0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_2);
 80016a4:	2002      	movs	r0, #2
 80016a6:	f7ff ff93 	bl	80015d0 <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_2)
 80016aa:	bf00      	nop
 80016ac:	f7ff ffa4 	bl	80015f8 <LL_FLASH_GetLatency>
 80016b0:	4603      	mov	r3, r0
 80016b2:	2b02      	cmp	r3, #2
 80016b4:	d1fa      	bne.n	80016ac <SystemClock_Config+0xc>
  {
  }
  LL_RCC_HSI_Enable();
 80016b6:	f7ff fddd 	bl	8001274 <LL_RCC_HSI_Enable>

   /* Wait till HSI is ready */
  while(LL_RCC_HSI_IsReady() != 1)
 80016ba:	bf00      	nop
 80016bc:	f7ff fdea 	bl	8001294 <LL_RCC_HSI_IsReady>
 80016c0:	4603      	mov	r3, r0
 80016c2:	2b01      	cmp	r3, #1
 80016c4:	d1fa      	bne.n	80016bc <SystemClock_Config+0x1c>
  {

  }
  LL_RCC_HSI_SetCalibTrimming(16);
 80016c6:	2010      	movs	r0, #16
 80016c8:	f7ff fdf6 	bl	80012b8 <LL_RCC_HSI_SetCalibTrimming>
  LL_RCC_LSI_Enable();
 80016cc:	f7ff fe0a 	bl	80012e4 <LL_RCC_LSI_Enable>

   /* Wait till LSI is ready */
  while(LL_RCC_LSI_IsReady() != 1)
 80016d0:	bf00      	nop
 80016d2:	f7ff fe17 	bl	8001304 <LL_RCC_LSI_IsReady>
 80016d6:	4603      	mov	r3, r0
 80016d8:	2b01      	cmp	r3, #1
 80016da:	d1fa      	bne.n	80016d2 <SystemClock_Config+0x32>
  {

  }
  LL_PWR_EnableBkUpAccess();
 80016dc:	f7ff ff9a 	bl	8001614 <LL_PWR_EnableBkUpAccess>
  if(LL_RCC_GetRTCClockSource() != LL_RCC_RTC_CLKSOURCE_LSI)
 80016e0:	f7ff fec0 	bl	8001464 <LL_RCC_GetRTCClockSource>
 80016e4:	4603      	mov	r3, r0
 80016e6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80016ea:	d007      	beq.n	80016fc <SystemClock_Config+0x5c>
  {
    LL_RCC_ForceBackupDomainReset();
 80016ec:	f7ff fed8 	bl	80014a0 <LL_RCC_ForceBackupDomainReset>
    LL_RCC_ReleaseBackupDomainReset();
 80016f0:	f7ff fee6 	bl	80014c0 <LL_RCC_ReleaseBackupDomainReset>
    LL_RCC_SetRTCClockSource(LL_RCC_RTC_CLKSOURCE_LSI);
 80016f4:	f44f 7000 	mov.w	r0, #512	; 0x200
 80016f8:	f7ff fea0 	bl	800143c <LL_RCC_SetRTCClockSource>
  }
  LL_RCC_EnableRTC();
 80016fc:	f7ff fec0 	bl	8001480 <LL_RCC_EnableRTC>
  LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSI_DIV_2, LL_RCC_PLL_MUL_16);
 8001700:	f44f 1160 	mov.w	r1, #3670016	; 0x380000
 8001704:	2000      	movs	r0, #0
 8001706:	f7ff ff0f 	bl	8001528 <LL_RCC_PLL_ConfigDomain_SYS>
  LL_RCC_PLL_Enable();
 800170a:	f7ff fee9 	bl	80014e0 <LL_RCC_PLL_Enable>

   /* Wait till PLL is ready */
  while(LL_RCC_PLL_IsReady() != 1)
 800170e:	bf00      	nop
 8001710:	f7ff fef6 	bl	8001500 <LL_RCC_PLL_IsReady>
 8001714:	4603      	mov	r3, r0
 8001716:	2b01      	cmp	r3, #1
 8001718:	d1fa      	bne.n	8001710 <SystemClock_Config+0x70>
  {

  }
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 800171a:	2000      	movs	r0, #0
 800171c:	f7ff fe26 	bl	800136c <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_2);
 8001720:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8001724:	f7ff fe36 	bl	8001394 <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_16);
 8001728:	f44f 5060 	mov.w	r0, #14336	; 0x3800
 800172c:	f7ff fe46 	bl	80013bc <LL_RCC_SetAPB2Prescaler>
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 8001730:	2002      	movs	r0, #2
 8001732:	f7ff fdf9 	bl	8001328 <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8001736:	bf00      	nop
 8001738:	f7ff fe0a 	bl	8001350 <LL_RCC_GetSysClkSource>
 800173c:	4603      	mov	r3, r0
 800173e:	2b08      	cmp	r3, #8
 8001740:	d1fa      	bne.n	8001738 <SystemClock_Config+0x98>
  {

  }
  LL_Init1msTick(64000000);
 8001742:	4808      	ldr	r0, [pc, #32]	; (8001764 <SystemClock_Config+0xc4>)
 8001744:	f001 fa02 	bl	8002b4c <LL_Init1msTick>
  LL_SetSystemCoreClock(64000000);
 8001748:	4806      	ldr	r0, [pc, #24]	; (8001764 <SystemClock_Config+0xc4>)
 800174a:	f001 fa31 	bl	8002bb0 <LL_SetSystemCoreClock>
  LL_RCC_SetI2CClockSource(LL_RCC_I2C1_CLKSOURCE_HSI);
 800174e:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8001752:	f7ff fe47 	bl	80013e4 <LL_RCC_SetI2CClockSource>
  LL_RCC_SetADCClockSource(LL_RCC_ADC12_CLKSRC_PLL_DIV_1);
 8001756:	f44f 7080 	mov.w	r0, #256	; 0x100
 800175a:	f7ff fe5b 	bl	8001414 <LL_RCC_SetADCClockSource>
}
 800175e:	bf00      	nop
 8001760:	bd80      	pop	{r7, pc}
 8001762:	bf00      	nop
 8001764:	03d09000 	.word	0x03d09000

08001768 <LL_RCC_EnableRTC>:
{
 8001768:	b480      	push	{r7}
 800176a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 800176c:	4a05      	ldr	r2, [pc, #20]	; (8001784 <LL_RCC_EnableRTC+0x1c>)
 800176e:	4b05      	ldr	r3, [pc, #20]	; (8001784 <LL_RCC_EnableRTC+0x1c>)
 8001770:	6a1b      	ldr	r3, [r3, #32]
 8001772:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001776:	6213      	str	r3, [r2, #32]
}
 8001778:	bf00      	nop
 800177a:	46bd      	mov	sp, r7
 800177c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001780:	4770      	bx	lr
 8001782:	bf00      	nop
 8001784:	40021000 	.word	0x40021000

08001788 <LL_RTC_EnableInitMode>:
  * @rmtoll ISR          INIT          LL_RTC_EnableInitMode
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_EnableInitMode(RTC_TypeDef *RTCx)
{
 8001788:	b480      	push	{r7}
 800178a:	b083      	sub	sp, #12
 800178c:	af00      	add	r7, sp, #0
 800178e:	6078      	str	r0, [r7, #4]
  /* Set the Initialization mode */
  WRITE_REG(RTCx->ISR, RTC_INIT_MASK);
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	f04f 32ff 	mov.w	r2, #4294967295
 8001796:	60da      	str	r2, [r3, #12]
}
 8001798:	bf00      	nop
 800179a:	370c      	adds	r7, #12
 800179c:	46bd      	mov	sp, r7
 800179e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a2:	4770      	bx	lr

080017a4 <LL_RTC_DisableInitMode>:
  * @rmtoll ISR          INIT          LL_RTC_DisableInitMode
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_DisableInitMode(RTC_TypeDef *RTCx)
{
 80017a4:	b480      	push	{r7}
 80017a6:	b083      	sub	sp, #12
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	6078      	str	r0, [r7, #4]
  /* Exit Initialization mode */
  WRITE_REG(RTCx->ISR, (uint32_t)~RTC_ISR_INIT);
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80017b2:	60da      	str	r2, [r3, #12]
}
 80017b4:	bf00      	nop
 80017b6:	370c      	adds	r7, #12
 80017b8:	46bd      	mov	sp, r7
 80017ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017be:	4770      	bx	lr

080017c0 <LL_RTC_SetAsynchPrescaler>:
  * @param  RTCx RTC Instance
  * @param  AsynchPrescaler Value between Min_Data = 0 and Max_Data = 0x7F
  * @retval None
  */
__STATIC_INLINE void LL_RTC_SetAsynchPrescaler(RTC_TypeDef *RTCx, uint32_t AsynchPrescaler)
{
 80017c0:	b480      	push	{r7}
 80017c2:	b083      	sub	sp, #12
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	6078      	str	r0, [r7, #4]
 80017c8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RTCx->PRER, RTC_PRER_PREDIV_A, AsynchPrescaler << RTC_PRER_PREDIV_A_Pos);
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	691b      	ldr	r3, [r3, #16]
 80017ce:	f423 02fe 	bic.w	r2, r3, #8323072	; 0x7f0000
 80017d2:	683b      	ldr	r3, [r7, #0]
 80017d4:	041b      	lsls	r3, r3, #16
 80017d6:	431a      	orrs	r2, r3
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	611a      	str	r2, [r3, #16]
}
 80017dc:	bf00      	nop
 80017de:	370c      	adds	r7, #12
 80017e0:	46bd      	mov	sp, r7
 80017e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e6:	4770      	bx	lr

080017e8 <LL_RTC_SetSynchPrescaler>:
  * @param  RTCx RTC Instance
  * @param  SynchPrescaler Value between Min_Data = 0 and Max_Data = 0x7FFF
  * @retval None
  */
__STATIC_INLINE void LL_RTC_SetSynchPrescaler(RTC_TypeDef *RTCx, uint32_t SynchPrescaler)
{
 80017e8:	b480      	push	{r7}
 80017ea:	b083      	sub	sp, #12
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	6078      	str	r0, [r7, #4]
 80017f0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RTCx->PRER, RTC_PRER_PREDIV_S, SynchPrescaler);
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	691b      	ldr	r3, [r3, #16]
 80017f6:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80017fa:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80017fe:	683a      	ldr	r2, [r7, #0]
 8001800:	431a      	orrs	r2, r3
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	611a      	str	r2, [r3, #16]
}
 8001806:	bf00      	nop
 8001808:	370c      	adds	r7, #12
 800180a:	46bd      	mov	sp, r7
 800180c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001810:	4770      	bx	lr

08001812 <LL_RTC_EnableWriteProtection>:
  * @rmtoll WPR          KEY           LL_RTC_EnableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_EnableWriteProtection(RTC_TypeDef *RTCx)
{
 8001812:	b480      	push	{r7}
 8001814:	b083      	sub	sp, #12
 8001816:	af00      	add	r7, sp, #0
 8001818:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_DISABLE);
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	22ff      	movs	r2, #255	; 0xff
 800181e:	625a      	str	r2, [r3, #36]	; 0x24
}
 8001820:	bf00      	nop
 8001822:	370c      	adds	r7, #12
 8001824:	46bd      	mov	sp, r7
 8001826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182a:	4770      	bx	lr

0800182c <LL_RTC_DisableWriteProtection>:
  * @rmtoll WPR          KEY           LL_RTC_DisableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_DisableWriteProtection(RTC_TypeDef *RTCx)
{
 800182c:	b480      	push	{r7}
 800182e:	b083      	sub	sp, #12
 8001830:	af00      	add	r7, sp, #0
 8001832:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_1);
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	22ca      	movs	r2, #202	; 0xca
 8001838:	625a      	str	r2, [r3, #36]	; 0x24
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_2);
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	2253      	movs	r2, #83	; 0x53
 800183e:	625a      	str	r2, [r3, #36]	; 0x24
}
 8001840:	bf00      	nop
 8001842:	370c      	adds	r7, #12
 8001844:	46bd      	mov	sp, r7
 8001846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800184a:	4770      	bx	lr

0800184c <LL_RTC_BAK_SetRegister>:
  *         (*) value not defined in all devices.
  * @param  Data Value between Min_Data=0x00 and Max_Data=0xFFFFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_RTC_BAK_SetRegister(RTC_TypeDef *RTCx, uint32_t BackupRegister, uint32_t Data)
{
 800184c:	b480      	push	{r7}
 800184e:	b087      	sub	sp, #28
 8001850:	af00      	add	r7, sp, #0
 8001852:	60f8      	str	r0, [r7, #12]
 8001854:	60b9      	str	r1, [r7, #8]
 8001856:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 8001858:	2300      	movs	r3, #0
 800185a:	617b      	str	r3, [r7, #20]

  tmp = (uint32_t)(&(RTCx->BKP0R));
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	3350      	adds	r3, #80	; 0x50
 8001860:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 8001862:	68bb      	ldr	r3, [r7, #8]
 8001864:	009b      	lsls	r3, r3, #2
 8001866:	697a      	ldr	r2, [r7, #20]
 8001868:	4413      	add	r3, r2
 800186a:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 800186c:	697b      	ldr	r3, [r7, #20]
 800186e:	687a      	ldr	r2, [r7, #4]
 8001870:	601a      	str	r2, [r3, #0]
}
 8001872:	bf00      	nop
 8001874:	371c      	adds	r7, #28
 8001876:	46bd      	mov	sp, r7
 8001878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187c:	4770      	bx	lr

0800187e <LL_RTC_BAK_GetRegister>:
  *
  *         (*) value not defined in all devices.
  * @retval Value between Min_Data=0x00 and Max_Data=0xFFFFFFFF
  */
__STATIC_INLINE uint32_t LL_RTC_BAK_GetRegister(RTC_TypeDef *RTCx, uint32_t BackupRegister)
{
 800187e:	b480      	push	{r7}
 8001880:	b085      	sub	sp, #20
 8001882:	af00      	add	r7, sp, #0
 8001884:	6078      	str	r0, [r7, #4]
 8001886:	6039      	str	r1, [r7, #0]
  uint32_t tmp = 0U;
 8001888:	2300      	movs	r3, #0
 800188a:	60fb      	str	r3, [r7, #12]

  tmp = (uint32_t)(&(RTCx->BKP0R));
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	3350      	adds	r3, #80	; 0x50
 8001890:	60fb      	str	r3, [r7, #12]
  tmp += (BackupRegister * 4U);
 8001892:	683b      	ldr	r3, [r7, #0]
 8001894:	009b      	lsls	r3, r3, #2
 8001896:	68fa      	ldr	r2, [r7, #12]
 8001898:	4413      	add	r3, r2
 800189a:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 800189c:	68fb      	ldr	r3, [r7, #12]
 800189e:	681b      	ldr	r3, [r3, #0]
}
 80018a0:	4618      	mov	r0, r3
 80018a2:	3714      	adds	r7, #20
 80018a4:	46bd      	mov	sp, r7
 80018a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018aa:	4770      	bx	lr

080018ac <LL_RTC_IsActiveFlag_INIT>:
  * @rmtoll ISR          INITF         LL_RTC_IsActiveFlag_INIT
  * @param  RTCx RTC Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_INIT(RTC_TypeDef *RTCx)
{
 80018ac:	b480      	push	{r7}
 80018ae:	b083      	sub	sp, #12
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	6078      	str	r0, [r7, #4]
  return (READ_BIT(RTCx->ISR, RTC_ISR_INITF) == (RTC_ISR_INITF));
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	68db      	ldr	r3, [r3, #12]
 80018b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80018bc:	2b40      	cmp	r3, #64	; 0x40
 80018be:	bf0c      	ite	eq
 80018c0:	2301      	moveq	r3, #1
 80018c2:	2300      	movne	r3, #0
 80018c4:	b2db      	uxtb	r3, r3
}
 80018c6:	4618      	mov	r0, r3
 80018c8:	370c      	adds	r7, #12
 80018ca:	46bd      	mov	sp, r7
 80018cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d0:	4770      	bx	lr

080018d2 <LL_RTC_IsActiveFlag_RS>:
  * @rmtoll ISR          RSF           LL_RTC_IsActiveFlag_RS
  * @param  RTCx RTC Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_RS(RTC_TypeDef *RTCx)
{
 80018d2:	b480      	push	{r7}
 80018d4:	b083      	sub	sp, #12
 80018d6:	af00      	add	r7, sp, #0
 80018d8:	6078      	str	r0, [r7, #4]
  return (READ_BIT(RTCx->ISR, RTC_ISR_RSF) == (RTC_ISR_RSF));
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	68db      	ldr	r3, [r3, #12]
 80018de:	f003 0320 	and.w	r3, r3, #32
 80018e2:	2b20      	cmp	r3, #32
 80018e4:	bf0c      	ite	eq
 80018e6:	2301      	moveq	r3, #1
 80018e8:	2300      	movne	r3, #0
 80018ea:	b2db      	uxtb	r3, r3
}
 80018ec:	4618      	mov	r0, r3
 80018ee:	370c      	adds	r7, #12
 80018f0:	46bd      	mov	sp, r7
 80018f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f6:	4770      	bx	lr

080018f8 <LL_RTC_ClearFlag_RS>:
  * @rmtoll ISR          RSF           LL_RTC_ClearFlag_RS
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_ClearFlag_RS(RTC_TypeDef *RTCx)
{
 80018f8:	b480      	push	{r7}
 80018fa:	b083      	sub	sp, #12
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->ISR, (~((RTC_ISR_RSF | RTC_ISR_INIT) & 0x0000FFFFU) | (RTCx->ISR & RTC_ISR_INIT)));
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	68db      	ldr	r3, [r3, #12]
 8001904:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001908:	f063 02a0 	orn	r2, r3, #160	; 0xa0
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	60da      	str	r2, [r3, #12]
}
 8001910:	bf00      	nop
 8001912:	370c      	adds	r7, #12
 8001914:	46bd      	mov	sp, r7
 8001916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191a:	4770      	bx	lr

0800191c <MX_RTC_Init>:

/* USER CODE END 0 */

/* RTC init function */
void MX_RTC_Init(void)
{
 800191c:	b580      	push	{r7, lr}
 800191e:	b086      	sub	sp, #24
 8001920:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  LL_RTC_InitTypeDef RTC_InitStruct = {0};
 8001922:	f107 030c 	add.w	r3, r7, #12
 8001926:	2200      	movs	r2, #0
 8001928:	601a      	str	r2, [r3, #0]
 800192a:	605a      	str	r2, [r3, #4]
 800192c:	609a      	str	r2, [r3, #8]
  LL_RTC_TimeTypeDef RTC_TimeStruct = {0};
 800192e:	1d3b      	adds	r3, r7, #4
 8001930:	2200      	movs	r2, #0
 8001932:	601a      	str	r2, [r3, #0]
 8001934:	605a      	str	r2, [r3, #4]
  LL_RTC_DateTypeDef RTC_DateStruct = {0};
 8001936:	2300      	movs	r3, #0
 8001938:	603b      	str	r3, [r7, #0]

  /* Peripheral clock enable */
  LL_RCC_EnableRTC();
 800193a:	f7ff ff15 	bl	8001768 <LL_RCC_EnableRTC>
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC and set the Time and Date
  */
  RTC_InitStruct.HourFormat = LL_RTC_HOURFORMAT_24HOUR;
 800193e:	2300      	movs	r3, #0
 8001940:	60fb      	str	r3, [r7, #12]
  RTC_InitStruct.AsynchPrescaler = 127;
 8001942:	237f      	movs	r3, #127	; 0x7f
 8001944:	613b      	str	r3, [r7, #16]
  RTC_InitStruct.SynchPrescaler = 255;
 8001946:	23ff      	movs	r3, #255	; 0xff
 8001948:	617b      	str	r3, [r7, #20]
  LL_RTC_Init(RTC, &RTC_InitStruct);
 800194a:	f107 030c 	add.w	r3, r7, #12
 800194e:	4619      	mov	r1, r3
 8001950:	481f      	ldr	r0, [pc, #124]	; (80019d0 <MX_RTC_Init+0xb4>)
 8001952:	f000 fe53 	bl	80025fc <LL_RTC_Init>
  LL_RTC_SetAsynchPrescaler(RTC, 127);
 8001956:	217f      	movs	r1, #127	; 0x7f
 8001958:	481d      	ldr	r0, [pc, #116]	; (80019d0 <MX_RTC_Init+0xb4>)
 800195a:	f7ff ff31 	bl	80017c0 <LL_RTC_SetAsynchPrescaler>
  LL_RTC_SetSynchPrescaler(RTC, 255);
 800195e:	21ff      	movs	r1, #255	; 0xff
 8001960:	481b      	ldr	r0, [pc, #108]	; (80019d0 <MX_RTC_Init+0xb4>)
 8001962:	f7ff ff41 	bl	80017e8 <LL_RTC_SetSynchPrescaler>
  /** Initialize RTC and set the Time and Date
  */
  if(LL_RTC_BAK_GetRegister(RTC, LL_RTC_BKP_DR0) != 0x32F2){
 8001966:	2100      	movs	r1, #0
 8001968:	4819      	ldr	r0, [pc, #100]	; (80019d0 <MX_RTC_Init+0xb4>)
 800196a:	f7ff ff88 	bl	800187e <LL_RTC_BAK_GetRegister>
 800196e:	4602      	mov	r2, r0
 8001970:	f243 23f2 	movw	r3, #13042	; 0x32f2
 8001974:	429a      	cmp	r2, r3
 8001976:	d01d      	beq.n	80019b4 <MX_RTC_Init+0x98>

  RTC_TimeStruct.Hours = 0;
 8001978:	2300      	movs	r3, #0
 800197a:	723b      	strb	r3, [r7, #8]
  RTC_TimeStruct.Minutes = 0;
 800197c:	2300      	movs	r3, #0
 800197e:	727b      	strb	r3, [r7, #9]
  RTC_TimeStruct.Seconds = 0;
 8001980:	2300      	movs	r3, #0
 8001982:	72bb      	strb	r3, [r7, #10]
  LL_RTC_TIME_Init(RTC, LL_RTC_FORMAT_BIN, &RTC_TimeStruct);
 8001984:	1d3b      	adds	r3, r7, #4
 8001986:	461a      	mov	r2, r3
 8001988:	2100      	movs	r1, #0
 800198a:	4811      	ldr	r0, [pc, #68]	; (80019d0 <MX_RTC_Init+0xb4>)
 800198c:	f000 fe66 	bl	800265c <LL_RTC_TIME_Init>
  RTC_DateStruct.WeekDay = LL_RTC_WEEKDAY_MONDAY;
 8001990:	2301      	movs	r3, #1
 8001992:	703b      	strb	r3, [r7, #0]
  RTC_DateStruct.Month = LL_RTC_MONTH_JANUARY;
 8001994:	2301      	movs	r3, #1
 8001996:	707b      	strb	r3, [r7, #1]
  RTC_DateStruct.Year = 0;
 8001998:	2300      	movs	r3, #0
 800199a:	70fb      	strb	r3, [r7, #3]
  LL_RTC_DATE_Init(RTC, LL_RTC_FORMAT_BIN, &RTC_DateStruct);
 800199c:	463b      	mov	r3, r7
 800199e:	461a      	mov	r2, r3
 80019a0:	2100      	movs	r1, #0
 80019a2:	480b      	ldr	r0, [pc, #44]	; (80019d0 <MX_RTC_Init+0xb4>)
 80019a4:	f000 ff00 	bl	80027a8 <LL_RTC_DATE_Init>
    LL_RTC_BAK_SetRegister(RTC,LL_RTC_BKP_DR0,0x32F2);
 80019a8:	f243 22f2 	movw	r2, #13042	; 0x32f2
 80019ac:	2100      	movs	r1, #0
 80019ae:	4808      	ldr	r0, [pc, #32]	; (80019d0 <MX_RTC_Init+0xb4>)
 80019b0:	f7ff ff4c 	bl	800184c <LL_RTC_BAK_SetRegister>
  }
  /* USER CODE BEGIN RTC_Init 2 */
  LL_RTC_DisableWriteProtection(RTC);
 80019b4:	4806      	ldr	r0, [pc, #24]	; (80019d0 <MX_RTC_Init+0xb4>)
 80019b6:	f7ff ff39 	bl	800182c <LL_RTC_DisableWriteProtection>
  MX_RTC_Enter_InitMode();
 80019ba:	f000 f80b 	bl	80019d4 <MX_RTC_Enter_InitMode>

  MX_RTC_Exit_InitMode();
 80019be:	f000 f819 	bl	80019f4 <MX_RTC_Exit_InitMode>
  LL_RTC_EnableWriteProtection(RTC);
 80019c2:	4803      	ldr	r0, [pc, #12]	; (80019d0 <MX_RTC_Init+0xb4>)
 80019c4:	f7ff ff25 	bl	8001812 <LL_RTC_EnableWriteProtection>
  /* USER CODE END RTC_Init 2 */

}
 80019c8:	bf00      	nop
 80019ca:	3718      	adds	r7, #24
 80019cc:	46bd      	mov	sp, r7
 80019ce:	bd80      	pop	{r7, pc}
 80019d0:	40002800 	.word	0x40002800

080019d4 <MX_RTC_Enter_InitMode>:

/* USER CODE BEGIN 1 */

/*This functions is to start the RTC initialization mode*/
void MX_RTC_Enter_InitMode(void)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	af00      	add	r7, sp, #0
	LL_RTC_EnableInitMode(RTC);
 80019d8:	4805      	ldr	r0, [pc, #20]	; (80019f0 <MX_RTC_Enter_InitMode+0x1c>)
 80019da:	f7ff fed5 	bl	8001788 <LL_RTC_EnableInitMode>
	while (!LL_RTC_IsActiveFlag_INIT(RTC));
 80019de:	bf00      	nop
 80019e0:	4803      	ldr	r0, [pc, #12]	; (80019f0 <MX_RTC_Enter_InitMode+0x1c>)
 80019e2:	f7ff ff63 	bl	80018ac <LL_RTC_IsActiveFlag_INIT>
 80019e6:	4603      	mov	r3, r0
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d0f9      	beq.n	80019e0 <MX_RTC_Enter_InitMode+0xc>

	return;
 80019ec:	bf00      	nop
}
 80019ee:	bd80      	pop	{r7, pc}
 80019f0:	40002800 	.word	0x40002800

080019f4 <MX_RTC_Exit_InitMode>:

/*This functions is to finish the RTC initialization mode*/
void MX_RTC_Exit_InitMode (void)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	af00      	add	r7, sp, #0
	LL_RTC_DisableInitMode(RTC);
 80019f8:	4807      	ldr	r0, [pc, #28]	; (8001a18 <MX_RTC_Exit_InitMode+0x24>)
 80019fa:	f7ff fed3 	bl	80017a4 <LL_RTC_DisableInitMode>
	LL_RTC_ClearFlag_RS(RTC);
 80019fe:	4806      	ldr	r0, [pc, #24]	; (8001a18 <MX_RTC_Exit_InitMode+0x24>)
 8001a00:	f7ff ff7a 	bl	80018f8 <LL_RTC_ClearFlag_RS>
	while (!LL_RTC_IsActiveFlag_RS(RTC));
 8001a04:	bf00      	nop
 8001a06:	4804      	ldr	r0, [pc, #16]	; (8001a18 <MX_RTC_Exit_InitMode+0x24>)
 8001a08:	f7ff ff63 	bl	80018d2 <LL_RTC_IsActiveFlag_RS>
 8001a0c:	4603      	mov	r3, r0
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d0f9      	beq.n	8001a06 <MX_RTC_Exit_InitMode+0x12>
}
 8001a12:	bf00      	nop
 8001a14:	bd80      	pop	{r7, pc}
 8001a16:	bf00      	nop
 8001a18:	40002800 	.word	0x40002800

08001a1c <LL_AHB1_GRP1_EnableClock>:
{
 8001a1c:	b480      	push	{r7}
 8001a1e:	b085      	sub	sp, #20
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHBENR, Periphs);
 8001a24:	4908      	ldr	r1, [pc, #32]	; (8001a48 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001a26:	4b08      	ldr	r3, [pc, #32]	; (8001a48 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001a28:	695a      	ldr	r2, [r3, #20]
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	4313      	orrs	r3, r2
 8001a2e:	614b      	str	r3, [r1, #20]
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8001a30:	4b05      	ldr	r3, [pc, #20]	; (8001a48 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001a32:	695a      	ldr	r2, [r3, #20]
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	4013      	ands	r3, r2
 8001a38:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001a3a:	68fb      	ldr	r3, [r7, #12]
}
 8001a3c:	bf00      	nop
 8001a3e:	3714      	adds	r7, #20
 8001a40:	46bd      	mov	sp, r7
 8001a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a46:	4770      	bx	lr
 8001a48:	40021000 	.word	0x40021000

08001a4c <LL_APB2_GRP1_EnableClock>:
{
 8001a4c:	b480      	push	{r7}
 8001a4e:	b085      	sub	sp, #20
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8001a54:	4908      	ldr	r1, [pc, #32]	; (8001a78 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001a56:	4b08      	ldr	r3, [pc, #32]	; (8001a78 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001a58:	699a      	ldr	r2, [r3, #24]
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	4313      	orrs	r3, r2
 8001a5e:	618b      	str	r3, [r1, #24]
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001a60:	4b05      	ldr	r3, [pc, #20]	; (8001a78 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001a62:	699a      	ldr	r2, [r3, #24]
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	4013      	ands	r3, r2
 8001a68:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001a6a:	68fb      	ldr	r3, [r7, #12]
}
 8001a6c:	bf00      	nop
 8001a6e:	3714      	adds	r7, #20
 8001a70:	46bd      	mov	sp, r7
 8001a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a76:	4770      	bx	lr
 8001a78:	40021000 	.word	0x40021000

08001a7c <LL_SPI_Enable>:
  * @rmtoll CR1          SPE           LL_SPI_Enable
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_Enable(SPI_TypeDef *SPIx)
{
 8001a7c:	b480      	push	{r7}
 8001a7e:	b083      	sub	sp, #12
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	601a      	str	r2, [r3, #0]
}
 8001a90:	bf00      	nop
 8001a92:	370c      	adds	r7, #12
 8001a94:	46bd      	mov	sp, r7
 8001a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9a:	4770      	bx	lr

08001a9c <LL_SPI_SetStandard>:
  *         @arg @ref LL_SPI_PROTOCOL_MOTOROLA
  *         @arg @ref LL_SPI_PROTOCOL_TI
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetStandard(SPI_TypeDef *SPIx, uint32_t Standard)
{
 8001a9c:	b480      	push	{r7}
 8001a9e:	b083      	sub	sp, #12
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
 8001aa4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	685b      	ldr	r3, [r3, #4]
 8001aaa:	f023 0210 	bic.w	r2, r3, #16
 8001aae:	683b      	ldr	r3, [r7, #0]
 8001ab0:	431a      	orrs	r2, r3
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	605a      	str	r2, [r3, #4]
}
 8001ab6:	bf00      	nop
 8001ab8:	370c      	adds	r7, #12
 8001aba:	46bd      	mov	sp, r7
 8001abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac0:	4770      	bx	lr

08001ac2 <LL_SPI_DisableNSSPulseMgt>:
  * @rmtoll CR2          NSSP          LL_SPI_DisableNSSPulseMgt
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_DisableNSSPulseMgt(SPI_TypeDef *SPIx)
{
 8001ac2:	b480      	push	{r7}
 8001ac4:	b083      	sub	sp, #12
 8001ac6:	af00      	add	r7, sp, #0
 8001ac8:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(SPIx->CR2, SPI_CR2_NSSP);
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	685b      	ldr	r3, [r3, #4]
 8001ace:	f023 0208 	bic.w	r2, r3, #8
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	605a      	str	r2, [r3, #4]
}
 8001ad6:	bf00      	nop
 8001ad8:	370c      	adds	r7, #12
 8001ada:	46bd      	mov	sp, r7
 8001adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae0:	4770      	bx	lr

08001ae2 <LL_SPI_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_SPI_IsActiveFlag_TXE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_TXE(SPI_TypeDef *SPIx)
{
 8001ae2:	b480      	push	{r7}
 8001ae4:	b083      	sub	sp, #12
 8001ae6:	af00      	add	r7, sp, #0
 8001ae8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	689b      	ldr	r3, [r3, #8]
 8001aee:	f003 0302 	and.w	r3, r3, #2
 8001af2:	2b02      	cmp	r3, #2
 8001af4:	d101      	bne.n	8001afa <LL_SPI_IsActiveFlag_TXE+0x18>
 8001af6:	2301      	movs	r3, #1
 8001af8:	e000      	b.n	8001afc <LL_SPI_IsActiveFlag_TXE+0x1a>
 8001afa:	2300      	movs	r3, #0
}
 8001afc:	4618      	mov	r0, r3
 8001afe:	370c      	adds	r7, #12
 8001b00:	46bd      	mov	sp, r7
 8001b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b06:	4770      	bx	lr

08001b08 <LL_SPI_IsActiveFlag_BSY>:
  * @rmtoll SR           BSY           LL_SPI_IsActiveFlag_BSY
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_BSY(SPI_TypeDef *SPIx)
{
 8001b08:	b480      	push	{r7}
 8001b0a:	b083      	sub	sp, #12
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	689b      	ldr	r3, [r3, #8]
 8001b14:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001b18:	2b80      	cmp	r3, #128	; 0x80
 8001b1a:	d101      	bne.n	8001b20 <LL_SPI_IsActiveFlag_BSY+0x18>
 8001b1c:	2301      	movs	r3, #1
 8001b1e:	e000      	b.n	8001b22 <LL_SPI_IsActiveFlag_BSY+0x1a>
 8001b20:	2300      	movs	r3, #0
}
 8001b22:	4618      	mov	r0, r3
 8001b24:	370c      	adds	r7, #12
 8001b26:	46bd      	mov	sp, r7
 8001b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2c:	4770      	bx	lr

08001b2e <LL_SPI_TransmitData8>:
  * @param  SPIx SPI Instance
  * @param  TxData Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_SPI_TransmitData8(SPI_TypeDef *SPIx, uint8_t TxData)
{
 8001b2e:	b480      	push	{r7}
 8001b30:	b085      	sub	sp, #20
 8001b32:	af00      	add	r7, sp, #0
 8001b34:	6078      	str	r0, [r7, #4]
 8001b36:	460b      	mov	r3, r1
 8001b38:	70fb      	strb	r3, [r7, #3]
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	330c      	adds	r3, #12
 8001b3e:	60fb      	str	r3, [r7, #12]
  *spidr = TxData;
 8001b40:	68fb      	ldr	r3, [r7, #12]
 8001b42:	78fa      	ldrb	r2, [r7, #3]
 8001b44:	701a      	strb	r2, [r3, #0]
#else
  *((__IO uint8_t *)&SPIx->DR) = TxData;
#endif /* __GNUC__ */
}
 8001b46:	bf00      	nop
 8001b48:	3714      	adds	r7, #20
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b50:	4770      	bx	lr

08001b52 <LL_GPIO_SetOutputPin>:
{
 8001b52:	b480      	push	{r7}
 8001b54:	b083      	sub	sp, #12
 8001b56:	af00      	add	r7, sp, #0
 8001b58:	6078      	str	r0, [r7, #4]
 8001b5a:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	683a      	ldr	r2, [r7, #0]
 8001b60:	619a      	str	r2, [r3, #24]
}
 8001b62:	bf00      	nop
 8001b64:	370c      	adds	r7, #12
 8001b66:	46bd      	mov	sp, r7
 8001b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b6c:	4770      	bx	lr

08001b6e <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8001b6e:	b480      	push	{r7}
 8001b70:	b083      	sub	sp, #12
 8001b72:	af00      	add	r7, sp, #0
 8001b74:	6078      	str	r0, [r7, #4]
 8001b76:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	683a      	ldr	r2, [r7, #0]
 8001b7c:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001b7e:	bf00      	nop
 8001b80:	370c      	adds	r7, #12
 8001b82:	46bd      	mov	sp, r7
 8001b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b88:	4770      	bx	lr
	...

08001b8c <MX_SPI1_Init>:

/* USER CODE END 0 */

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	b090      	sub	sp, #64	; 0x40
 8001b90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 0 */

  /* USER CODE END SPI1_Init 0 */

  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8001b92:	f107 0318 	add.w	r3, r7, #24
 8001b96:	2228      	movs	r2, #40	; 0x28
 8001b98:	2100      	movs	r1, #0
 8001b9a:	4618      	mov	r0, r3
 8001b9c:	f001 fb56 	bl	800324c <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ba0:	463b      	mov	r3, r7
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	601a      	str	r2, [r3, #0]
 8001ba6:	605a      	str	r2, [r3, #4]
 8001ba8:	609a      	str	r2, [r3, #8]
 8001baa:	60da      	str	r2, [r3, #12]
 8001bac:	611a      	str	r2, [r3, #16]
 8001bae:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SPI1);
 8001bb0:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8001bb4:	f7ff ff4a 	bl	8001a4c <LL_APB2_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8001bb8:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8001bbc:	f7ff ff2e 	bl	8001a1c <LL_AHB1_GRP1_EnableClock>
  /**SPI1 GPIO Configuration
  PA5   ------> SPI1_SCK
  PA7   ------> SPI1_MOSI
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_5;
 8001bc0:	2320      	movs	r3, #32
 8001bc2:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001bc4:	2302      	movs	r3, #2
 8001bc6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 8001bc8:	2303      	movs	r3, #3
 8001bca:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001bcc:	2300      	movs	r3, #0
 8001bce:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8001bd0:	2301      	movs	r3, #1
 8001bd2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8001bd4:	2305      	movs	r3, #5
 8001bd6:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bd8:	463b      	mov	r3, r7
 8001bda:	4619      	mov	r1, r3
 8001bdc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001be0:	f000 fa8b 	bl	80020fa <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_7;
 8001be4:	2380      	movs	r3, #128	; 0x80
 8001be6:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001be8:	2302      	movs	r3, #2
 8001bea:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 8001bec:	2303      	movs	r3, #3
 8001bee:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001bf0:	2300      	movs	r3, #0
 8001bf2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
 8001bf4:	2302      	movs	r3, #2
 8001bf6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8001bf8:	2305      	movs	r3, #5
 8001bfa:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bfc:	463b      	mov	r3, r7
 8001bfe:	4619      	mov	r1, r3
 8001c00:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c04:	f000 fa79 	bl	80020fa <LL_GPIO_Init>

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8001c08:	2300      	movs	r3, #0
 8001c0a:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8001c0c:	f44f 7382 	mov.w	r3, #260	; 0x104
 8001c10:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8001c12:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8001c16:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 8001c18:	2302      	movs	r3, #2
 8001c1a:	627b      	str	r3, [r7, #36]	; 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 8001c1c:	2301      	movs	r3, #1
 8001c1e:	62bb      	str	r3, [r7, #40]	; 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8001c20:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001c24:	62fb      	str	r3, [r7, #44]	; 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV256;
 8001c26:	2338      	movs	r3, #56	; 0x38
 8001c28:	633b      	str	r3, [r7, #48]	; 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	637b      	str	r3, [r7, #52]	; 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8001c2e:	2300      	movs	r3, #0
 8001c30:	63bb      	str	r3, [r7, #56]	; 0x38
  SPI_InitStruct.CRCPoly = 7;
 8001c32:	2307      	movs	r3, #7
 8001c34:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_SPI_Init(SPI1, &SPI_InitStruct);
 8001c36:	f107 0318 	add.w	r3, r7, #24
 8001c3a:	4619      	mov	r1, r3
 8001c3c:	4808      	ldr	r0, [pc, #32]	; (8001c60 <MX_SPI1_Init+0xd4>)
 8001c3e:	f000 ff13 	bl	8002a68 <LL_SPI_Init>
  LL_SPI_SetStandard(SPI1, LL_SPI_PROTOCOL_MOTOROLA);
 8001c42:	2100      	movs	r1, #0
 8001c44:	4806      	ldr	r0, [pc, #24]	; (8001c60 <MX_SPI1_Init+0xd4>)
 8001c46:	f7ff ff29 	bl	8001a9c <LL_SPI_SetStandard>
  LL_SPI_DisableNSSPulseMgt(SPI1);
 8001c4a:	4805      	ldr	r0, [pc, #20]	; (8001c60 <MX_SPI1_Init+0xd4>)
 8001c4c:	f7ff ff39 	bl	8001ac2 <LL_SPI_DisableNSSPulseMgt>
  /* USER CODE BEGIN SPI1_Init 2 */
  LL_SPI_Enable(SPI1);
 8001c50:	4803      	ldr	r0, [pc, #12]	; (8001c60 <MX_SPI1_Init+0xd4>)
 8001c52:	f7ff ff13 	bl	8001a7c <LL_SPI_Enable>
  /* USER CODE END SPI1_Init 2 */

}
 8001c56:	bf00      	nop
 8001c58:	3740      	adds	r7, #64	; 0x40
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	bd80      	pop	{r7, pc}
 8001c5e:	bf00      	nop
 8001c60:	40013000 	.word	0x40013000

08001c64 <MX_SPI1_Send>:

/* USER CODE BEGIN 1 */
void MX_SPI1_Send(uint8_t tx)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b082      	sub	sp, #8
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	4603      	mov	r3, r0
 8001c6c:	71fb      	strb	r3, [r7, #7]
	/*This functions sends a command/data of 8 bits, if A0=0, we send a command
	, if A0=1, we send a data*/

	/*Check BSY flag, SPI is not busy */
	while (LL_SPI_IsActiveFlag_BSY(SPI1));
 8001c6e:	bf00      	nop
 8001c70:	480a      	ldr	r0, [pc, #40]	; (8001c9c <MX_SPI1_Send+0x38>)
 8001c72:	f7ff ff49 	bl	8001b08 <LL_SPI_IsActiveFlag_BSY>
 8001c76:	4603      	mov	r3, r0
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d1f9      	bne.n	8001c70 <MX_SPI1_Send+0xc>

	/*Send data of 8 bits*/
	LL_SPI_TransmitData8(SPI1, tx);
 8001c7c:	79fb      	ldrb	r3, [r7, #7]
 8001c7e:	4619      	mov	r1, r3
 8001c80:	4806      	ldr	r0, [pc, #24]	; (8001c9c <MX_SPI1_Send+0x38>)
 8001c82:	f7ff ff54 	bl	8001b2e <LL_SPI_TransmitData8>

	/*Wait until the Tx Buffer is empty*/
	while (!LL_SPI_IsActiveFlag_TXE(SPI1));
 8001c86:	bf00      	nop
 8001c88:	4804      	ldr	r0, [pc, #16]	; (8001c9c <MX_SPI1_Send+0x38>)
 8001c8a:	f7ff ff2a 	bl	8001ae2 <LL_SPI_IsActiveFlag_TXE>
 8001c8e:	4603      	mov	r3, r0
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d0f9      	beq.n	8001c88 <MX_SPI1_Send+0x24>

	return;
 8001c94:	bf00      	nop

}
 8001c96:	3708      	adds	r7, #8
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	bd80      	pop	{r7, pc}
 8001c9c:	40013000 	.word	0x40013000

08001ca0 <MX_SPI1_CS_Enable>:
void MX_SPI1_CS_Enable(void)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	af00      	add	r7, sp, #0
	/*Pin PB6 is configured as CHIP SELECT signal of SPI1,
	CPOL=1, therefore, it is active in LOW
	PB6   ------> SPI1_CS_N*/

	LL_GPIO_ResetOutputPin(LCD_CS_N_GPIO_Port,LCD_CS_N_Pin );
 8001ca4:	2140      	movs	r1, #64	; 0x40
 8001ca6:	4802      	ldr	r0, [pc, #8]	; (8001cb0 <MX_SPI1_CS_Enable+0x10>)
 8001ca8:	f7ff ff61 	bl	8001b6e <LL_GPIO_ResetOutputPin>
}
 8001cac:	bf00      	nop
 8001cae:	bd80      	pop	{r7, pc}
 8001cb0:	48000400 	.word	0x48000400

08001cb4 <MX_SPI1_CS_Disable>:
void MX_SPI1_CS_Disable(void)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	af00      	add	r7, sp, #0
	/*Pin PB6 is configured as CHIP SELECT signal of SPI1,
	CPOL=1, therefore, it is disable in HIGH
	PB6   ------> SPI1_CS_N*/

	LL_GPIO_SetOutputPin(LCD_CS_N_GPIO_Port,LCD_CS_N_Pin);
 8001cb8:	2140      	movs	r1, #64	; 0x40
 8001cba:	4802      	ldr	r0, [pc, #8]	; (8001cc4 <MX_SPI1_CS_Disable+0x10>)
 8001cbc:	f7ff ff49 	bl	8001b52 <LL_GPIO_SetOutputPin>
}
 8001cc0:	bf00      	nop
 8001cc2:	bd80      	pop	{r7, pc}
 8001cc4:	48000400 	.word	0x48000400

08001cc8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001cc8:	b480      	push	{r7}
 8001cca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001ccc:	e7fe      	b.n	8001ccc <NMI_Handler+0x4>

08001cce <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001cce:	b480      	push	{r7}
 8001cd0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001cd2:	e7fe      	b.n	8001cd2 <HardFault_Handler+0x4>

08001cd4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001cd4:	b480      	push	{r7}
 8001cd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001cd8:	e7fe      	b.n	8001cd8 <MemManage_Handler+0x4>

08001cda <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001cda:	b480      	push	{r7}
 8001cdc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001cde:	e7fe      	b.n	8001cde <BusFault_Handler+0x4>

08001ce0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ce0:	b480      	push	{r7}
 8001ce2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ce4:	e7fe      	b.n	8001ce4 <UsageFault_Handler+0x4>

08001ce6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001ce6:	b480      	push	{r7}
 8001ce8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001cea:	bf00      	nop
 8001cec:	46bd      	mov	sp, r7
 8001cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf2:	4770      	bx	lr

08001cf4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001cf4:	b480      	push	{r7}
 8001cf6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001cf8:	bf00      	nop
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d00:	4770      	bx	lr

08001d02 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001d02:	b480      	push	{r7}
 8001d04:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d06:	bf00      	nop
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d0e:	4770      	bx	lr

08001d10 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d10:	b480      	push	{r7}
 8001d12:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d14:	bf00      	nop
 8001d16:	46bd      	mov	sp, r7
 8001d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d1c:	4770      	bx	lr
	...

08001d20 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001d20:	b480      	push	{r7}
 8001d22:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001d24:	4a06      	ldr	r2, [pc, #24]	; (8001d40 <SystemInit+0x20>)
 8001d26:	4b06      	ldr	r3, [pc, #24]	; (8001d40 <SystemInit+0x20>)
 8001d28:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001d2c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001d30:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001d34:	bf00      	nop
 8001d36:	46bd      	mov	sp, r7
 8001d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3c:	4770      	bx	lr
 8001d3e:	bf00      	nop
 8001d40:	e000ed00 	.word	0xe000ed00

08001d44 <LL_ADC_REG_SetSequencerLength>:
{
 8001d44:	b480      	push	{r7}
 8001d46:	b083      	sub	sp, #12
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	6078      	str	r0, [r7, #4]
 8001d4c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d52:	f023 020f 	bic.w	r2, r3, #15
 8001d56:	683b      	ldr	r3, [r7, #0]
 8001d58:	431a      	orrs	r2, r3
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	631a      	str	r2, [r3, #48]	; 0x30
}
 8001d5e:	bf00      	nop
 8001d60:	370c      	adds	r7, #12
 8001d62:	46bd      	mov	sp, r7
 8001d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d68:	4770      	bx	lr

08001d6a <LL_ADC_IsEnabled>:
{
 8001d6a:	b480      	push	{r7}
 8001d6c:	b083      	sub	sp, #12
 8001d6e:	af00      	add	r7, sp, #0
 8001d70:	6078      	str	r0, [r7, #4]
  return (READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN));
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	689b      	ldr	r3, [r3, #8]
 8001d76:	f003 0301 	and.w	r3, r3, #1
 8001d7a:	2b01      	cmp	r3, #1
 8001d7c:	bf0c      	ite	eq
 8001d7e:	2301      	moveq	r3, #1
 8001d80:	2300      	movne	r3, #0
 8001d82:	b2db      	uxtb	r3, r3
}
 8001d84:	4618      	mov	r0, r3
 8001d86:	370c      	adds	r7, #12
 8001d88:	46bd      	mov	sp, r7
 8001d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8e:	4770      	bx	lr

08001d90 <LL_ADC_CommonInit>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC common registers are initialized
  *          - ERROR: ADC common registers are not initialized
  */
ErrorStatus LL_ADC_CommonInit(ADC_Common_TypeDef *ADCxy_COMMON, LL_ADC_CommonInitTypeDef *ADC_CommonInitStruct)
{
 8001d90:	b590      	push	{r4, r7, lr}
 8001d92:	b085      	sub	sp, #20
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	6078      	str	r0, [r7, #4]
 8001d98:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	73fb      	strb	r3, [r7, #15]
  /* Note: Hardware constraint (refer to description of functions             */
  /*       "LL_ADC_SetCommonXXX()" and "LL_ADC_SetMultiXXX()"):               */
  /*       On this STM32 serie, setting of these features is conditioned to   */
  /*       ADC state:                                                         */
  /*       All ADC instances of the ADC common group must be disabled.        */
  if(__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(ADCxy_COMMON) == 0U)
 8001d9e:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001da2:	f7ff ffe2 	bl	8001d6a <LL_ADC_IsEnabled>
 8001da6:	4604      	mov	r4, r0
 8001da8:	4817      	ldr	r0, [pc, #92]	; (8001e08 <LL_ADC_CommonInit+0x78>)
 8001daa:	f7ff ffde 	bl	8001d6a <LL_ADC_IsEnabled>
 8001dae:	4603      	mov	r3, r0
 8001db0:	4323      	orrs	r3, r4
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d120      	bne.n	8001df8 <LL_ADC_CommonInit+0x68>
    /*    selected device)                                                    */
    /*    - Set ADC multimode configuration                                   */
    /*    - Set ADC multimode DMA transfer                                    */
    /*    - Set ADC multimode: delay between 2 sampling phases                */
#if defined(ADC_MULTIMODE_SUPPORT)
    if(ADC_CommonInitStruct->Multimode != LL_ADC_MULTI_INDEPENDENT)
 8001db6:	683b      	ldr	r3, [r7, #0]
 8001db8:	685b      	ldr	r3, [r3, #4]
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d012      	beq.n	8001de4 <LL_ADC_CommonInit+0x54>
    {
      MODIFY_REG(ADCxy_COMMON->CCR,
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	689a      	ldr	r2, [r3, #8]
 8001dc2:	4b12      	ldr	r3, [pc, #72]	; (8001e0c <LL_ADC_CommonInit+0x7c>)
 8001dc4:	4013      	ands	r3, r2
 8001dc6:	683a      	ldr	r2, [r7, #0]
 8001dc8:	6811      	ldr	r1, [r2, #0]
 8001dca:	683a      	ldr	r2, [r7, #0]
 8001dcc:	6852      	ldr	r2, [r2, #4]
 8001dce:	4311      	orrs	r1, r2
 8001dd0:	683a      	ldr	r2, [r7, #0]
 8001dd2:	6892      	ldr	r2, [r2, #8]
 8001dd4:	4311      	orrs	r1, r2
 8001dd6:	683a      	ldr	r2, [r7, #0]
 8001dd8:	68d2      	ldr	r2, [r2, #12]
 8001dda:	430a      	orrs	r2, r1
 8001ddc:	431a      	orrs	r2, r3
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	609a      	str	r2, [r3, #8]
 8001de2:	e00b      	b.n	8001dfc <LL_ADC_CommonInit+0x6c>
                 | ADC_CommonInitStruct->MultiTwoSamplingDelay
                );
    }
    else
    {
      MODIFY_REG(ADCxy_COMMON->CCR,
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	689a      	ldr	r2, [r3, #8]
 8001de8:	4b08      	ldr	r3, [pc, #32]	; (8001e0c <LL_ADC_CommonInit+0x7c>)
 8001dea:	4013      	ands	r3, r2
 8001dec:	683a      	ldr	r2, [r7, #0]
 8001dee:	6812      	ldr	r2, [r2, #0]
 8001df0:	431a      	orrs	r2, r3
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	609a      	str	r2, [r3, #8]
 8001df6:	e001      	b.n	8001dfc <LL_ADC_CommonInit+0x6c>
  }
  else
  {
    /* Initialization error: One or several ADC instances belonging to        */
    /* the same ADC common instance are not disabled.                         */
    status = ERROR;
 8001df8:	2301      	movs	r3, #1
 8001dfa:	73fb      	strb	r3, [r7, #15]
  }
  
  return status;
 8001dfc:	7bfb      	ldrb	r3, [r7, #15]
}
 8001dfe:	4618      	mov	r0, r3
 8001e00:	3714      	adds	r7, #20
 8001e02:	46bd      	mov	sp, r7
 8001e04:	bd90      	pop	{r4, r7, pc}
 8001e06:	bf00      	nop
 8001e08:	50000100 	.word	0x50000100
 8001e0c:	fffc30e0 	.word	0xfffc30e0

08001e10 <LL_ADC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_Init(ADC_TypeDef *ADCx, LL_ADC_InitTypeDef *ADC_InitStruct)
{
 8001e10:	b580      	push	{r7, lr}
 8001e12:	b084      	sub	sp, #16
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	6078      	str	r0, [r7, #4]
 8001e18:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_ADC_DATA_ALIGN(ADC_InitStruct->DataAlignment));
  assert_param(IS_LL_ADC_LOW_POWER(ADC_InitStruct->LowPowerMode));
  
  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if(LL_ADC_IsEnabled(ADCx) == 0U)
 8001e1e:	6878      	ldr	r0, [r7, #4]
 8001e20:	f7ff ffa3 	bl	8001d6a <LL_ADC_IsEnabled>
 8001e24:	4603      	mov	r3, r0
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d111      	bne.n	8001e4e <LL_ADC_Init+0x3e>
    /* Configuration of ADC hierarchical scope:                               */
    /*  - ADC instance                                                        */
    /*    - Set ADC data resolution                                           */
    /*    - Set ADC conversion data alignment                                 */
    /*    - Set ADC low power mode                                            */
    MODIFY_REG(ADCx->CFGR,
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	68db      	ldr	r3, [r3, #12]
 8001e2e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001e32:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 8001e36:	683a      	ldr	r2, [r7, #0]
 8001e38:	6811      	ldr	r1, [r2, #0]
 8001e3a:	683a      	ldr	r2, [r7, #0]
 8001e3c:	6852      	ldr	r2, [r2, #4]
 8001e3e:	4311      	orrs	r1, r2
 8001e40:	683a      	ldr	r2, [r7, #0]
 8001e42:	6892      	ldr	r2, [r2, #8]
 8001e44:	430a      	orrs	r2, r1
 8001e46:	431a      	orrs	r2, r3
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	60da      	str	r2, [r3, #12]
 8001e4c:	e001      	b.n	8001e52 <LL_ADC_Init+0x42>
    
  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 8001e4e:	2301      	movs	r3, #1
 8001e50:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 8001e52:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e54:	4618      	mov	r0, r3
 8001e56:	3710      	adds	r7, #16
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	bd80      	pop	{r7, pc}

08001e5c <LL_ADC_REG_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_REG_Init(ADC_TypeDef *ADCx, LL_ADC_REG_InitTypeDef *ADC_REG_InitStruct)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b084      	sub	sp, #16
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
 8001e64:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 8001e66:	2300      	movs	r3, #0
 8001e68:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_ADC_REG_DMA_TRANSFER(ADC_REG_InitStruct->DMATransfer));
  assert_param(IS_LL_ADC_REG_OVR_DATA_BEHAVIOR(ADC_REG_InitStruct->Overrun));
  
  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if(LL_ADC_IsEnabled(ADCx) == 0U)
 8001e6a:	6878      	ldr	r0, [r7, #4]
 8001e6c:	f7ff ff7d 	bl	8001d6a <LL_ADC_IsEnabled>
 8001e70:	4603      	mov	r3, r0
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d132      	bne.n	8001edc <LL_ADC_REG_Init+0x80>
    /*    - Set ADC group regular conversion data transfer: no transfer or    */
    /*      transfer by DMA, and DMA requests mode                            */
    /*    - Set ADC group regular overrun behavior                            */
    /* Note: On this STM32 serie, ADC trigger edge is set to value 0x0 by     */
    /*       setting of trigger source to SW start.                           */
    if(ADC_REG_InitStruct->SequencerLength != LL_ADC_REG_SEQ_SCAN_DISABLE)
 8001e76:	683b      	ldr	r3, [r7, #0]
 8001e78:	685b      	ldr	r3, [r3, #4]
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d015      	beq.n	8001eaa <LL_ADC_REG_Init+0x4e>
    {
      MODIFY_REG(ADCx->CFGR,
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	68da      	ldr	r2, [r3, #12]
 8001e82:	4b1a      	ldr	r3, [pc, #104]	; (8001eec <LL_ADC_REG_Init+0x90>)
 8001e84:	4013      	ands	r3, r2
 8001e86:	683a      	ldr	r2, [r7, #0]
 8001e88:	6811      	ldr	r1, [r2, #0]
 8001e8a:	683a      	ldr	r2, [r7, #0]
 8001e8c:	6892      	ldr	r2, [r2, #8]
 8001e8e:	4311      	orrs	r1, r2
 8001e90:	683a      	ldr	r2, [r7, #0]
 8001e92:	68d2      	ldr	r2, [r2, #12]
 8001e94:	4311      	orrs	r1, r2
 8001e96:	683a      	ldr	r2, [r7, #0]
 8001e98:	6912      	ldr	r2, [r2, #16]
 8001e9a:	4311      	orrs	r1, r2
 8001e9c:	683a      	ldr	r2, [r7, #0]
 8001e9e:	6952      	ldr	r2, [r2, #20]
 8001ea0:	430a      	orrs	r2, r1
 8001ea2:	431a      	orrs	r2, r3
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	60da      	str	r2, [r3, #12]
 8001ea8:	e011      	b.n	8001ece <LL_ADC_REG_Init+0x72>
                 | ADC_REG_InitStruct->Overrun
                );
    }
    else
    {
      MODIFY_REG(ADCx->CFGR,
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	68da      	ldr	r2, [r3, #12]
 8001eae:	4b0f      	ldr	r3, [pc, #60]	; (8001eec <LL_ADC_REG_Init+0x90>)
 8001eb0:	4013      	ands	r3, r2
 8001eb2:	683a      	ldr	r2, [r7, #0]
 8001eb4:	6811      	ldr	r1, [r2, #0]
 8001eb6:	683a      	ldr	r2, [r7, #0]
 8001eb8:	68d2      	ldr	r2, [r2, #12]
 8001eba:	4311      	orrs	r1, r2
 8001ebc:	683a      	ldr	r2, [r7, #0]
 8001ebe:	6912      	ldr	r2, [r2, #16]
 8001ec0:	4311      	orrs	r1, r2
 8001ec2:	683a      	ldr	r2, [r7, #0]
 8001ec4:	6952      	ldr	r2, [r2, #20]
 8001ec6:	430a      	orrs	r2, r1
 8001ec8:	431a      	orrs	r2, r3
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	60da      	str	r2, [r3, #12]
                 | ADC_REG_InitStruct->Overrun
                );
    }
    
    /* Set ADC group regular sequencer length and scan direction */
    LL_ADC_REG_SetSequencerLength(ADCx, ADC_REG_InitStruct->SequencerLength);
 8001ece:	683b      	ldr	r3, [r7, #0]
 8001ed0:	685b      	ldr	r3, [r3, #4]
 8001ed2:	4619      	mov	r1, r3
 8001ed4:	6878      	ldr	r0, [r7, #4]
 8001ed6:	f7ff ff35 	bl	8001d44 <LL_ADC_REG_SetSequencerLength>
 8001eda:	e001      	b.n	8001ee0 <LL_ADC_REG_Init+0x84>
  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 8001edc:	2301      	movs	r3, #1
 8001ede:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 8001ee0:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	3710      	adds	r7, #16
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	bd80      	pop	{r7, pc}
 8001eea:	bf00      	nop
 8001eec:	fff0c03c 	.word	0xfff0c03c

08001ef0 <LL_GPIO_SetPinMode>:
{
 8001ef0:	b480      	push	{r7}
 8001ef2:	b089      	sub	sp, #36	; 0x24
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	60f8      	str	r0, [r7, #12]
 8001ef8:	60b9      	str	r1, [r7, #8]
 8001efa:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	681a      	ldr	r2, [r3, #0]
 8001f00:	68bb      	ldr	r3, [r7, #8]
 8001f02:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f04:	697b      	ldr	r3, [r7, #20]
 8001f06:	fa93 f3a3 	rbit	r3, r3
 8001f0a:	613b      	str	r3, [r7, #16]
  return result;
 8001f0c:	693b      	ldr	r3, [r7, #16]
 8001f0e:	fab3 f383 	clz	r3, r3
 8001f12:	b2db      	uxtb	r3, r3
 8001f14:	005b      	lsls	r3, r3, #1
 8001f16:	2103      	movs	r1, #3
 8001f18:	fa01 f303 	lsl.w	r3, r1, r3
 8001f1c:	43db      	mvns	r3, r3
 8001f1e:	401a      	ands	r2, r3
 8001f20:	68bb      	ldr	r3, [r7, #8]
 8001f22:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f24:	69fb      	ldr	r3, [r7, #28]
 8001f26:	fa93 f3a3 	rbit	r3, r3
 8001f2a:	61bb      	str	r3, [r7, #24]
  return result;
 8001f2c:	69bb      	ldr	r3, [r7, #24]
 8001f2e:	fab3 f383 	clz	r3, r3
 8001f32:	b2db      	uxtb	r3, r3
 8001f34:	005b      	lsls	r3, r3, #1
 8001f36:	6879      	ldr	r1, [r7, #4]
 8001f38:	fa01 f303 	lsl.w	r3, r1, r3
 8001f3c:	431a      	orrs	r2, r3
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	601a      	str	r2, [r3, #0]
}
 8001f42:	bf00      	nop
 8001f44:	3724      	adds	r7, #36	; 0x24
 8001f46:	46bd      	mov	sp, r7
 8001f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f4c:	4770      	bx	lr

08001f4e <LL_GPIO_SetPinOutputType>:
{
 8001f4e:	b480      	push	{r7}
 8001f50:	b085      	sub	sp, #20
 8001f52:	af00      	add	r7, sp, #0
 8001f54:	60f8      	str	r0, [r7, #12]
 8001f56:	60b9      	str	r1, [r7, #8]
 8001f58:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	685a      	ldr	r2, [r3, #4]
 8001f5e:	68bb      	ldr	r3, [r7, #8]
 8001f60:	43db      	mvns	r3, r3
 8001f62:	401a      	ands	r2, r3
 8001f64:	68bb      	ldr	r3, [r7, #8]
 8001f66:	6879      	ldr	r1, [r7, #4]
 8001f68:	fb01 f303 	mul.w	r3, r1, r3
 8001f6c:	431a      	orrs	r2, r3
 8001f6e:	68fb      	ldr	r3, [r7, #12]
 8001f70:	605a      	str	r2, [r3, #4]
}
 8001f72:	bf00      	nop
 8001f74:	3714      	adds	r7, #20
 8001f76:	46bd      	mov	sp, r7
 8001f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f7c:	4770      	bx	lr

08001f7e <LL_GPIO_SetPinSpeed>:
{
 8001f7e:	b480      	push	{r7}
 8001f80:	b089      	sub	sp, #36	; 0x24
 8001f82:	af00      	add	r7, sp, #0
 8001f84:	60f8      	str	r0, [r7, #12]
 8001f86:	60b9      	str	r1, [r7, #8]
 8001f88:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	689a      	ldr	r2, [r3, #8]
 8001f8e:	68bb      	ldr	r3, [r7, #8]
 8001f90:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f92:	697b      	ldr	r3, [r7, #20]
 8001f94:	fa93 f3a3 	rbit	r3, r3
 8001f98:	613b      	str	r3, [r7, #16]
  return result;
 8001f9a:	693b      	ldr	r3, [r7, #16]
 8001f9c:	fab3 f383 	clz	r3, r3
 8001fa0:	b2db      	uxtb	r3, r3
 8001fa2:	005b      	lsls	r3, r3, #1
 8001fa4:	2103      	movs	r1, #3
 8001fa6:	fa01 f303 	lsl.w	r3, r1, r3
 8001faa:	43db      	mvns	r3, r3
 8001fac:	401a      	ands	r2, r3
 8001fae:	68bb      	ldr	r3, [r7, #8]
 8001fb0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fb2:	69fb      	ldr	r3, [r7, #28]
 8001fb4:	fa93 f3a3 	rbit	r3, r3
 8001fb8:	61bb      	str	r3, [r7, #24]
  return result;
 8001fba:	69bb      	ldr	r3, [r7, #24]
 8001fbc:	fab3 f383 	clz	r3, r3
 8001fc0:	b2db      	uxtb	r3, r3
 8001fc2:	005b      	lsls	r3, r3, #1
 8001fc4:	6879      	ldr	r1, [r7, #4]
 8001fc6:	fa01 f303 	lsl.w	r3, r1, r3
 8001fca:	431a      	orrs	r2, r3
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	609a      	str	r2, [r3, #8]
}
 8001fd0:	bf00      	nop
 8001fd2:	3724      	adds	r7, #36	; 0x24
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fda:	4770      	bx	lr

08001fdc <LL_GPIO_SetPinPull>:
{
 8001fdc:	b480      	push	{r7}
 8001fde:	b089      	sub	sp, #36	; 0x24
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	60f8      	str	r0, [r7, #12]
 8001fe4:	60b9      	str	r1, [r7, #8]
 8001fe6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	68da      	ldr	r2, [r3, #12]
 8001fec:	68bb      	ldr	r3, [r7, #8]
 8001fee:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ff0:	697b      	ldr	r3, [r7, #20]
 8001ff2:	fa93 f3a3 	rbit	r3, r3
 8001ff6:	613b      	str	r3, [r7, #16]
  return result;
 8001ff8:	693b      	ldr	r3, [r7, #16]
 8001ffa:	fab3 f383 	clz	r3, r3
 8001ffe:	b2db      	uxtb	r3, r3
 8002000:	005b      	lsls	r3, r3, #1
 8002002:	2103      	movs	r1, #3
 8002004:	fa01 f303 	lsl.w	r3, r1, r3
 8002008:	43db      	mvns	r3, r3
 800200a:	401a      	ands	r2, r3
 800200c:	68bb      	ldr	r3, [r7, #8]
 800200e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002010:	69fb      	ldr	r3, [r7, #28]
 8002012:	fa93 f3a3 	rbit	r3, r3
 8002016:	61bb      	str	r3, [r7, #24]
  return result;
 8002018:	69bb      	ldr	r3, [r7, #24]
 800201a:	fab3 f383 	clz	r3, r3
 800201e:	b2db      	uxtb	r3, r3
 8002020:	005b      	lsls	r3, r3, #1
 8002022:	6879      	ldr	r1, [r7, #4]
 8002024:	fa01 f303 	lsl.w	r3, r1, r3
 8002028:	431a      	orrs	r2, r3
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	60da      	str	r2, [r3, #12]
}
 800202e:	bf00      	nop
 8002030:	3724      	adds	r7, #36	; 0x24
 8002032:	46bd      	mov	sp, r7
 8002034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002038:	4770      	bx	lr

0800203a <LL_GPIO_SetAFPin_0_7>:
{
 800203a:	b480      	push	{r7}
 800203c:	b089      	sub	sp, #36	; 0x24
 800203e:	af00      	add	r7, sp, #0
 8002040:	60f8      	str	r0, [r7, #12]
 8002042:	60b9      	str	r1, [r7, #8]
 8002044:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFRL0 << (POSITION_VAL(Pin) * 4U)),
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	6a1a      	ldr	r2, [r3, #32]
 800204a:	68bb      	ldr	r3, [r7, #8]
 800204c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800204e:	697b      	ldr	r3, [r7, #20]
 8002050:	fa93 f3a3 	rbit	r3, r3
 8002054:	613b      	str	r3, [r7, #16]
  return result;
 8002056:	693b      	ldr	r3, [r7, #16]
 8002058:	fab3 f383 	clz	r3, r3
 800205c:	b2db      	uxtb	r3, r3
 800205e:	009b      	lsls	r3, r3, #2
 8002060:	210f      	movs	r1, #15
 8002062:	fa01 f303 	lsl.w	r3, r1, r3
 8002066:	43db      	mvns	r3, r3
 8002068:	401a      	ands	r2, r3
 800206a:	68bb      	ldr	r3, [r7, #8]
 800206c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800206e:	69fb      	ldr	r3, [r7, #28]
 8002070:	fa93 f3a3 	rbit	r3, r3
 8002074:	61bb      	str	r3, [r7, #24]
  return result;
 8002076:	69bb      	ldr	r3, [r7, #24]
 8002078:	fab3 f383 	clz	r3, r3
 800207c:	b2db      	uxtb	r3, r3
 800207e:	009b      	lsls	r3, r3, #2
 8002080:	6879      	ldr	r1, [r7, #4]
 8002082:	fa01 f303 	lsl.w	r3, r1, r3
 8002086:	431a      	orrs	r2, r3
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	621a      	str	r2, [r3, #32]
}
 800208c:	bf00      	nop
 800208e:	3724      	adds	r7, #36	; 0x24
 8002090:	46bd      	mov	sp, r7
 8002092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002096:	4770      	bx	lr

08002098 <LL_GPIO_SetAFPin_8_15>:
{
 8002098:	b480      	push	{r7}
 800209a:	b089      	sub	sp, #36	; 0x24
 800209c:	af00      	add	r7, sp, #0
 800209e:	60f8      	str	r0, [r7, #12]
 80020a0:	60b9      	str	r1, [r7, #8]
 80020a2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFRH0 << (POSITION_VAL(Pin >> 8U) * 4U)),
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80020a8:	68bb      	ldr	r3, [r7, #8]
 80020aa:	0a1b      	lsrs	r3, r3, #8
 80020ac:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020ae:	697b      	ldr	r3, [r7, #20]
 80020b0:	fa93 f3a3 	rbit	r3, r3
 80020b4:	613b      	str	r3, [r7, #16]
  return result;
 80020b6:	693b      	ldr	r3, [r7, #16]
 80020b8:	fab3 f383 	clz	r3, r3
 80020bc:	b2db      	uxtb	r3, r3
 80020be:	009b      	lsls	r3, r3, #2
 80020c0:	210f      	movs	r1, #15
 80020c2:	fa01 f303 	lsl.w	r3, r1, r3
 80020c6:	43db      	mvns	r3, r3
 80020c8:	401a      	ands	r2, r3
 80020ca:	68bb      	ldr	r3, [r7, #8]
 80020cc:	0a1b      	lsrs	r3, r3, #8
 80020ce:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020d0:	69fb      	ldr	r3, [r7, #28]
 80020d2:	fa93 f3a3 	rbit	r3, r3
 80020d6:	61bb      	str	r3, [r7, #24]
  return result;
 80020d8:	69bb      	ldr	r3, [r7, #24]
 80020da:	fab3 f383 	clz	r3, r3
 80020de:	b2db      	uxtb	r3, r3
 80020e0:	009b      	lsls	r3, r3, #2
 80020e2:	6879      	ldr	r1, [r7, #4]
 80020e4:	fa01 f303 	lsl.w	r3, r1, r3
 80020e8:	431a      	orrs	r2, r3
 80020ea:	68fb      	ldr	r3, [r7, #12]
 80020ec:	625a      	str	r2, [r3, #36]	; 0x24
}
 80020ee:	bf00      	nop
 80020f0:	3724      	adds	r7, #36	; 0x24
 80020f2:	46bd      	mov	sp, r7
 80020f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f8:	4770      	bx	lr

080020fa <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 80020fa:	b580      	push	{r7, lr}
 80020fc:	b088      	sub	sp, #32
 80020fe:	af00      	add	r7, sp, #0
 8002100:	6078      	str	r0, [r7, #4]
 8002102:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8002104:	683b      	ldr	r3, [r7, #0]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800210a:	697b      	ldr	r3, [r7, #20]
 800210c:	fa93 f3a3 	rbit	r3, r3
 8002110:	613b      	str	r3, [r7, #16]
  return result;
 8002112:	693b      	ldr	r3, [r7, #16]
 8002114:	fab3 f383 	clz	r3, r3
 8002118:	b2db      	uxtb	r3, r3
 800211a:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 800211c:	e051      	b.n	80021c2 <LL_GPIO_Init+0xc8>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001uL << pinpos);
 800211e:	683b      	ldr	r3, [r7, #0]
 8002120:	681a      	ldr	r2, [r3, #0]
 8002122:	2101      	movs	r1, #1
 8002124:	69fb      	ldr	r3, [r7, #28]
 8002126:	fa01 f303 	lsl.w	r3, r1, r3
 800212a:	4013      	ands	r3, r2
 800212c:	61bb      	str	r3, [r7, #24]

    if (currentpin != 0x00u)
 800212e:	69bb      	ldr	r3, [r7, #24]
 8002130:	2b00      	cmp	r3, #0
 8002132:	d043      	beq.n	80021bc <LL_GPIO_Init+0xc2>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8002134:	683b      	ldr	r3, [r7, #0]
 8002136:	685b      	ldr	r3, [r3, #4]
 8002138:	2b01      	cmp	r3, #1
 800213a:	d003      	beq.n	8002144 <LL_GPIO_Init+0x4a>
 800213c:	683b      	ldr	r3, [r7, #0]
 800213e:	685b      	ldr	r3, [r3, #4]
 8002140:	2b02      	cmp	r3, #2
 8002142:	d10e      	bne.n	8002162 <LL_GPIO_Init+0x68>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8002144:	683b      	ldr	r3, [r7, #0]
 8002146:	689b      	ldr	r3, [r3, #8]
 8002148:	461a      	mov	r2, r3
 800214a:	69b9      	ldr	r1, [r7, #24]
 800214c:	6878      	ldr	r0, [r7, #4]
 800214e:	f7ff ff16 	bl	8001f7e <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 8002152:	683b      	ldr	r3, [r7, #0]
 8002154:	6819      	ldr	r1, [r3, #0]
 8002156:	683b      	ldr	r3, [r7, #0]
 8002158:	68db      	ldr	r3, [r3, #12]
 800215a:	461a      	mov	r2, r3
 800215c:	6878      	ldr	r0, [r7, #4]
 800215e:	f7ff fef6 	bl	8001f4e <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8002162:	683b      	ldr	r3, [r7, #0]
 8002164:	691b      	ldr	r3, [r3, #16]
 8002166:	461a      	mov	r2, r3
 8002168:	69b9      	ldr	r1, [r7, #24]
 800216a:	6878      	ldr	r0, [r7, #4]
 800216c:	f7ff ff36 	bl	8001fdc <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8002170:	683b      	ldr	r3, [r7, #0]
 8002172:	685b      	ldr	r3, [r3, #4]
 8002174:	2b02      	cmp	r3, #2
 8002176:	d11a      	bne.n	80021ae <LL_GPIO_Init+0xb4>
 8002178:	69bb      	ldr	r3, [r7, #24]
 800217a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	fa93 f3a3 	rbit	r3, r3
 8002182:	60bb      	str	r3, [r7, #8]
  return result;
 8002184:	68bb      	ldr	r3, [r7, #8]
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 8002186:	fab3 f383 	clz	r3, r3
 800218a:	b2db      	uxtb	r3, r3
 800218c:	2b07      	cmp	r3, #7
 800218e:	d807      	bhi.n	80021a0 <LL_GPIO_Init+0xa6>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8002190:	683b      	ldr	r3, [r7, #0]
 8002192:	695b      	ldr	r3, [r3, #20]
 8002194:	461a      	mov	r2, r3
 8002196:	69b9      	ldr	r1, [r7, #24]
 8002198:	6878      	ldr	r0, [r7, #4]
 800219a:	f7ff ff4e 	bl	800203a <LL_GPIO_SetAFPin_0_7>
 800219e:	e006      	b.n	80021ae <LL_GPIO_Init+0xb4>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 80021a0:	683b      	ldr	r3, [r7, #0]
 80021a2:	695b      	ldr	r3, [r3, #20]
 80021a4:	461a      	mov	r2, r3
 80021a6:	69b9      	ldr	r1, [r7, #24]
 80021a8:	6878      	ldr	r0, [r7, #4]
 80021aa:	f7ff ff75 	bl	8002098 <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 80021ae:	683b      	ldr	r3, [r7, #0]
 80021b0:	685b      	ldr	r3, [r3, #4]
 80021b2:	461a      	mov	r2, r3
 80021b4:	69b9      	ldr	r1, [r7, #24]
 80021b6:	6878      	ldr	r0, [r7, #4]
 80021b8:	f7ff fe9a 	bl	8001ef0 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 80021bc:	69fb      	ldr	r3, [r7, #28]
 80021be:	3301      	adds	r3, #1
 80021c0:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 80021c2:	683b      	ldr	r3, [r7, #0]
 80021c4:	681a      	ldr	r2, [r3, #0]
 80021c6:	69fb      	ldr	r3, [r7, #28]
 80021c8:	fa22 f303 	lsr.w	r3, r2, r3
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d1a6      	bne.n	800211e <LL_GPIO_Init+0x24>
  }

  return (SUCCESS);
 80021d0:	2300      	movs	r3, #0
}
 80021d2:	4618      	mov	r0, r3
 80021d4:	3720      	adds	r7, #32
 80021d6:	46bd      	mov	sp, r7
 80021d8:	bd80      	pop	{r7, pc}

080021da <LL_I2C_Enable>:
{
 80021da:	b480      	push	{r7}
 80021dc:	b083      	sub	sp, #12
 80021de:	af00      	add	r7, sp, #0
 80021e0:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR1, I2C_CR1_PE);
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	f043 0201 	orr.w	r2, r3, #1
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	601a      	str	r2, [r3, #0]
}
 80021ee:	bf00      	nop
 80021f0:	370c      	adds	r7, #12
 80021f2:	46bd      	mov	sp, r7
 80021f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f8:	4770      	bx	lr

080021fa <LL_I2C_Disable>:
{
 80021fa:	b480      	push	{r7}
 80021fc:	b083      	sub	sp, #12
 80021fe:	af00      	add	r7, sp, #0
 8002200:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_PE);
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	f023 0201 	bic.w	r2, r3, #1
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	601a      	str	r2, [r3, #0]
}
 800220e:	bf00      	nop
 8002210:	370c      	adds	r7, #12
 8002212:	46bd      	mov	sp, r7
 8002214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002218:	4770      	bx	lr

0800221a <LL_I2C_ConfigFilters>:
{
 800221a:	b480      	push	{r7}
 800221c:	b085      	sub	sp, #20
 800221e:	af00      	add	r7, sp, #0
 8002220:	60f8      	str	r0, [r7, #12]
 8002222:	60b9      	str	r1, [r7, #8]
 8002224:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->CR1, I2C_CR1_ANFOFF | I2C_CR1_DNF, AnalogFilter | (DigitalFilter << I2C_CR1_DNF_Pos));
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	0219      	lsls	r1, r3, #8
 8002232:	68bb      	ldr	r3, [r7, #8]
 8002234:	430b      	orrs	r3, r1
 8002236:	431a      	orrs	r2, r3
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	601a      	str	r2, [r3, #0]
}
 800223c:	bf00      	nop
 800223e:	3714      	adds	r7, #20
 8002240:	46bd      	mov	sp, r7
 8002242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002246:	4770      	bx	lr

08002248 <LL_I2C_SetOwnAddress1>:
{
 8002248:	b480      	push	{r7}
 800224a:	b085      	sub	sp, #20
 800224c:	af00      	add	r7, sp, #0
 800224e:	60f8      	str	r0, [r7, #12]
 8002250:	60b9      	str	r1, [r7, #8]
 8002252:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->OAR1, I2C_OAR1_OA1 | I2C_OAR1_OA1MODE, OwnAddress1 | OwnAddrSize);
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	689b      	ldr	r3, [r3, #8]
 8002258:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800225c:	f023 0307 	bic.w	r3, r3, #7
 8002260:	68b9      	ldr	r1, [r7, #8]
 8002262:	687a      	ldr	r2, [r7, #4]
 8002264:	430a      	orrs	r2, r1
 8002266:	431a      	orrs	r2, r3
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	609a      	str	r2, [r3, #8]
}
 800226c:	bf00      	nop
 800226e:	3714      	adds	r7, #20
 8002270:	46bd      	mov	sp, r7
 8002272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002276:	4770      	bx	lr

08002278 <LL_I2C_EnableOwnAddress1>:
{
 8002278:	b480      	push	{r7}
 800227a:	b083      	sub	sp, #12
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->OAR1, I2C_OAR1_OA1EN);
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	689b      	ldr	r3, [r3, #8]
 8002284:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	609a      	str	r2, [r3, #8]
}
 800228c:	bf00      	nop
 800228e:	370c      	adds	r7, #12
 8002290:	46bd      	mov	sp, r7
 8002292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002296:	4770      	bx	lr

08002298 <LL_I2C_DisableOwnAddress1>:
{
 8002298:	b480      	push	{r7}
 800229a:	b083      	sub	sp, #12
 800229c:	af00      	add	r7, sp, #0
 800229e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->OAR1, I2C_OAR1_OA1EN);
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	689b      	ldr	r3, [r3, #8]
 80022a4:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	609a      	str	r2, [r3, #8]
}
 80022ac:	bf00      	nop
 80022ae:	370c      	adds	r7, #12
 80022b0:	46bd      	mov	sp, r7
 80022b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b6:	4770      	bx	lr

080022b8 <LL_I2C_SetTiming>:
{
 80022b8:	b480      	push	{r7}
 80022ba:	b083      	sub	sp, #12
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]
 80022c0:	6039      	str	r1, [r7, #0]
  WRITE_REG(I2Cx->TIMINGR, Timing);
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	683a      	ldr	r2, [r7, #0]
 80022c6:	611a      	str	r2, [r3, #16]
}
 80022c8:	bf00      	nop
 80022ca:	370c      	adds	r7, #12
 80022cc:	46bd      	mov	sp, r7
 80022ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d2:	4770      	bx	lr

080022d4 <LL_I2C_SetMode>:
{
 80022d4:	b480      	push	{r7}
 80022d6:	b083      	sub	sp, #12
 80022d8:	af00      	add	r7, sp, #0
 80022da:	6078      	str	r0, [r7, #4]
 80022dc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR1, I2C_CR1_SMBHEN | I2C_CR1_SMBDEN, PeripheralMode);
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80022e6:	683b      	ldr	r3, [r7, #0]
 80022e8:	431a      	orrs	r2, r3
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	601a      	str	r2, [r3, #0]
}
 80022ee:	bf00      	nop
 80022f0:	370c      	adds	r7, #12
 80022f2:	46bd      	mov	sp, r7
 80022f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f8:	4770      	bx	lr

080022fa <LL_I2C_AcknowledgeNextData>:
  *         @arg @ref LL_I2C_ACK
  *         @arg @ref LL_I2C_NACK
  * @retval None
  */
__STATIC_INLINE void LL_I2C_AcknowledgeNextData(I2C_TypeDef *I2Cx, uint32_t TypeAcknowledge)
{
 80022fa:	b480      	push	{r7}
 80022fc:	b083      	sub	sp, #12
 80022fe:	af00      	add	r7, sp, #0
 8002300:	6078      	str	r0, [r7, #4]
 8002302:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR2, I2C_CR2_NACK, TypeAcknowledge);
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	685b      	ldr	r3, [r3, #4]
 8002308:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 800230c:	683b      	ldr	r3, [r7, #0]
 800230e:	431a      	orrs	r2, r3
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	605a      	str	r2, [r3, #4]
}
 8002314:	bf00      	nop
 8002316:	370c      	adds	r7, #12
 8002318:	46bd      	mov	sp, r7
 800231a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800231e:	4770      	bx	lr

08002320 <LL_I2C_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: I2C registers are initialized
  *          - ERROR: Not applicable
  */
ErrorStatus LL_I2C_Init(I2C_TypeDef *I2Cx, LL_I2C_InitTypeDef *I2C_InitStruct)
{
 8002320:	b580      	push	{r7, lr}
 8002322:	b082      	sub	sp, #8
 8002324:	af00      	add	r7, sp, #0
 8002326:	6078      	str	r0, [r7, #4]
 8002328:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_I2C_OWN_ADDRESS1(I2C_InitStruct->OwnAddress1));
  assert_param(IS_LL_I2C_TYPE_ACKNOWLEDGE(I2C_InitStruct->TypeAcknowledge));
  assert_param(IS_LL_I2C_OWN_ADDRSIZE(I2C_InitStruct->OwnAddrSize));

  /* Disable the selected I2Cx Peripheral */
  LL_I2C_Disable(I2Cx);
 800232a:	6878      	ldr	r0, [r7, #4]
 800232c:	f7ff ff65 	bl	80021fa <LL_I2C_Disable>
  /*---------------------------- I2Cx CR1 Configuration ------------------------
   * Configure the analog and digital noise filters with parameters :
   * - AnalogFilter: I2C_CR1_ANFOFF bit
   * - DigitalFilter: I2C_CR1_DNF[3:0] bits
   */
  LL_I2C_ConfigFilters(I2Cx, I2C_InitStruct->AnalogFilter, I2C_InitStruct->DigitalFilter);
 8002330:	683b      	ldr	r3, [r7, #0]
 8002332:	6899      	ldr	r1, [r3, #8]
 8002334:	683b      	ldr	r3, [r7, #0]
 8002336:	68db      	ldr	r3, [r3, #12]
 8002338:	461a      	mov	r2, r3
 800233a:	6878      	ldr	r0, [r7, #4]
 800233c:	f7ff ff6d 	bl	800221a <LL_I2C_ConfigFilters>
  /*---------------------------- I2Cx TIMINGR Configuration --------------------
   * Configure the SDA setup, hold time and the SCL high, low period with parameter :
   * - Timing: I2C_TIMINGR_PRESC[3:0], I2C_TIMINGR_SCLDEL[3:0], I2C_TIMINGR_SDADEL[3:0],
   *           I2C_TIMINGR_SCLH[7:0] and I2C_TIMINGR_SCLL[7:0] bits
   */
  LL_I2C_SetTiming(I2Cx, I2C_InitStruct->Timing);
 8002340:	683b      	ldr	r3, [r7, #0]
 8002342:	685b      	ldr	r3, [r3, #4]
 8002344:	4619      	mov	r1, r3
 8002346:	6878      	ldr	r0, [r7, #4]
 8002348:	f7ff ffb6 	bl	80022b8 <LL_I2C_SetTiming>

  /* Enable the selected I2Cx Peripheral */
  LL_I2C_Enable(I2Cx);
 800234c:	6878      	ldr	r0, [r7, #4]
 800234e:	f7ff ff44 	bl	80021da <LL_I2C_Enable>
  /*---------------------------- I2Cx OAR1 Configuration -----------------------
   * Disable, Configure and Enable I2Cx device own address 1 with parameters :
   * - OwnAddress1:  I2C_OAR1_OA1[9:0] bits
   * - OwnAddrSize:  I2C_OAR1_OA1MODE bit
   */
  LL_I2C_DisableOwnAddress1(I2Cx);
 8002352:	6878      	ldr	r0, [r7, #4]
 8002354:	f7ff ffa0 	bl	8002298 <LL_I2C_DisableOwnAddress1>
  LL_I2C_SetOwnAddress1(I2Cx, I2C_InitStruct->OwnAddress1, I2C_InitStruct->OwnAddrSize);
 8002358:	683b      	ldr	r3, [r7, #0]
 800235a:	6919      	ldr	r1, [r3, #16]
 800235c:	683b      	ldr	r3, [r7, #0]
 800235e:	699b      	ldr	r3, [r3, #24]
 8002360:	461a      	mov	r2, r3
 8002362:	6878      	ldr	r0, [r7, #4]
 8002364:	f7ff ff70 	bl	8002248 <LL_I2C_SetOwnAddress1>

  /* OwnAdress1 == 0 is reserved for General Call address */
  if (I2C_InitStruct->OwnAddress1 != 0U)
 8002368:	683b      	ldr	r3, [r7, #0]
 800236a:	691b      	ldr	r3, [r3, #16]
 800236c:	2b00      	cmp	r3, #0
 800236e:	d002      	beq.n	8002376 <LL_I2C_Init+0x56>
  {
    LL_I2C_EnableOwnAddress1(I2Cx);
 8002370:	6878      	ldr	r0, [r7, #4]
 8002372:	f7ff ff81 	bl	8002278 <LL_I2C_EnableOwnAddress1>

  /*---------------------------- I2Cx MODE Configuration -----------------------
  * Configure I2Cx peripheral mode with parameter :
   * - PeripheralMode: I2C_CR1_SMBDEN and I2C_CR1_SMBHEN bits
   */
  LL_I2C_SetMode(I2Cx, I2C_InitStruct->PeripheralMode);
 8002376:	683b      	ldr	r3, [r7, #0]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	4619      	mov	r1, r3
 800237c:	6878      	ldr	r0, [r7, #4]
 800237e:	f7ff ffa9 	bl	80022d4 <LL_I2C_SetMode>
  /*---------------------------- I2Cx CR2 Configuration ------------------------
   * Configure the ACKnowledge or Non ACKnowledge condition
   * after the address receive match code or next received byte with parameter :
   * - TypeAcknowledge: I2C_CR2_NACK bit
   */
  LL_I2C_AcknowledgeNextData(I2Cx, I2C_InitStruct->TypeAcknowledge);
 8002382:	683b      	ldr	r3, [r7, #0]
 8002384:	695b      	ldr	r3, [r3, #20]
 8002386:	4619      	mov	r1, r3
 8002388:	6878      	ldr	r0, [r7, #4]
 800238a:	f7ff ffb6 	bl	80022fa <LL_I2C_AcknowledgeNextData>

  return SUCCESS;
 800238e:	2300      	movs	r3, #0
}
 8002390:	4618      	mov	r0, r3
 8002392:	3708      	adds	r7, #8
 8002394:	46bd      	mov	sp, r7
 8002396:	bd80      	pop	{r7, pc}

08002398 <LL_RTC_SetHourFormat>:
{
 8002398:	b480      	push	{r7}
 800239a:	b083      	sub	sp, #12
 800239c:	af00      	add	r7, sp, #0
 800239e:	6078      	str	r0, [r7, #4]
 80023a0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RTCx->CR, RTC_CR_FMT, HourFormat);
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	689b      	ldr	r3, [r3, #8]
 80023a6:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 80023aa:	683b      	ldr	r3, [r7, #0]
 80023ac:	431a      	orrs	r2, r3
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	609a      	str	r2, [r3, #8]
}
 80023b2:	bf00      	nop
 80023b4:	370c      	adds	r7, #12
 80023b6:	46bd      	mov	sp, r7
 80023b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023bc:	4770      	bx	lr

080023be <LL_RTC_GetHourFormat>:
{
 80023be:	b480      	push	{r7}
 80023c0:	b083      	sub	sp, #12
 80023c2:	af00      	add	r7, sp, #0
 80023c4:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RTCx->CR, RTC_CR_FMT));
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	689b      	ldr	r3, [r3, #8]
 80023ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
}
 80023ce:	4618      	mov	r0, r3
 80023d0:	370c      	adds	r7, #12
 80023d2:	46bd      	mov	sp, r7
 80023d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d8:	4770      	bx	lr

080023da <LL_RTC_EnableInitMode>:
{
 80023da:	b480      	push	{r7}
 80023dc:	b083      	sub	sp, #12
 80023de:	af00      	add	r7, sp, #0
 80023e0:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->ISR, RTC_INIT_MASK);
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	f04f 32ff 	mov.w	r2, #4294967295
 80023e8:	60da      	str	r2, [r3, #12]
}
 80023ea:	bf00      	nop
 80023ec:	370c      	adds	r7, #12
 80023ee:	46bd      	mov	sp, r7
 80023f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f4:	4770      	bx	lr

080023f6 <LL_RTC_DisableInitMode>:
{
 80023f6:	b480      	push	{r7}
 80023f8:	b083      	sub	sp, #12
 80023fa:	af00      	add	r7, sp, #0
 80023fc:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->ISR, (uint32_t)~RTC_ISR_INIT);
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002404:	60da      	str	r2, [r3, #12]
}
 8002406:	bf00      	nop
 8002408:	370c      	adds	r7, #12
 800240a:	46bd      	mov	sp, r7
 800240c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002410:	4770      	bx	lr

08002412 <LL_RTC_IsShadowRegBypassEnabled>:
{
 8002412:	b480      	push	{r7}
 8002414:	b083      	sub	sp, #12
 8002416:	af00      	add	r7, sp, #0
 8002418:	6078      	str	r0, [r7, #4]
  return (READ_BIT(RTCx->CR, RTC_CR_BYPSHAD) == (RTC_CR_BYPSHAD));
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	689b      	ldr	r3, [r3, #8]
 800241e:	f003 0320 	and.w	r3, r3, #32
 8002422:	2b20      	cmp	r3, #32
 8002424:	bf0c      	ite	eq
 8002426:	2301      	moveq	r3, #1
 8002428:	2300      	movne	r3, #0
 800242a:	b2db      	uxtb	r3, r3
}
 800242c:	4618      	mov	r0, r3
 800242e:	370c      	adds	r7, #12
 8002430:	46bd      	mov	sp, r7
 8002432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002436:	4770      	bx	lr

08002438 <LL_RTC_SetAsynchPrescaler>:
{
 8002438:	b480      	push	{r7}
 800243a:	b083      	sub	sp, #12
 800243c:	af00      	add	r7, sp, #0
 800243e:	6078      	str	r0, [r7, #4]
 8002440:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RTCx->PRER, RTC_PRER_PREDIV_A, AsynchPrescaler << RTC_PRER_PREDIV_A_Pos);
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	691b      	ldr	r3, [r3, #16]
 8002446:	f423 02fe 	bic.w	r2, r3, #8323072	; 0x7f0000
 800244a:	683b      	ldr	r3, [r7, #0]
 800244c:	041b      	lsls	r3, r3, #16
 800244e:	431a      	orrs	r2, r3
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	611a      	str	r2, [r3, #16]
}
 8002454:	bf00      	nop
 8002456:	370c      	adds	r7, #12
 8002458:	46bd      	mov	sp, r7
 800245a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800245e:	4770      	bx	lr

08002460 <LL_RTC_SetSynchPrescaler>:
{
 8002460:	b480      	push	{r7}
 8002462:	b083      	sub	sp, #12
 8002464:	af00      	add	r7, sp, #0
 8002466:	6078      	str	r0, [r7, #4]
 8002468:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RTCx->PRER, RTC_PRER_PREDIV_S, SynchPrescaler);
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	691b      	ldr	r3, [r3, #16]
 800246e:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8002472:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8002476:	683a      	ldr	r2, [r7, #0]
 8002478:	431a      	orrs	r2, r3
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	611a      	str	r2, [r3, #16]
}
 800247e:	bf00      	nop
 8002480:	370c      	adds	r7, #12
 8002482:	46bd      	mov	sp, r7
 8002484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002488:	4770      	bx	lr

0800248a <LL_RTC_EnableWriteProtection>:
{
 800248a:	b480      	push	{r7}
 800248c:	b083      	sub	sp, #12
 800248e:	af00      	add	r7, sp, #0
 8002490:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_DISABLE);
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	22ff      	movs	r2, #255	; 0xff
 8002496:	625a      	str	r2, [r3, #36]	; 0x24
}
 8002498:	bf00      	nop
 800249a:	370c      	adds	r7, #12
 800249c:	46bd      	mov	sp, r7
 800249e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a2:	4770      	bx	lr

080024a4 <LL_RTC_DisableWriteProtection>:
{
 80024a4:	b480      	push	{r7}
 80024a6:	b083      	sub	sp, #12
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_1);
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	22ca      	movs	r2, #202	; 0xca
 80024b0:	625a      	str	r2, [r3, #36]	; 0x24
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_2);
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	2253      	movs	r2, #83	; 0x53
 80024b6:	625a      	str	r2, [r3, #36]	; 0x24
}
 80024b8:	bf00      	nop
 80024ba:	370c      	adds	r7, #12
 80024bc:	46bd      	mov	sp, r7
 80024be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c2:	4770      	bx	lr

080024c4 <LL_RTC_TIME_Config>:
{
 80024c4:	b480      	push	{r7}
 80024c6:	b087      	sub	sp, #28
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	60f8      	str	r0, [r7, #12]
 80024cc:	60b9      	str	r1, [r7, #8]
 80024ce:	607a      	str	r2, [r7, #4]
 80024d0:	603b      	str	r3, [r7, #0]
  uint32_t temp = 0U;
 80024d2:	2300      	movs	r3, #0
 80024d4:	617b      	str	r3, [r7, #20]
         (((Hours & 0xF0U) << (RTC_TR_HT_Pos - 4U)) | ((Hours & 0x0FU) << RTC_TR_HU_Pos))     | \
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	041b      	lsls	r3, r3, #16
 80024da:	f403 027f 	and.w	r2, r3, #16711680	; 0xff0000
  temp = Format12_24                                                                                    | \
 80024de:	68bb      	ldr	r3, [r7, #8]
 80024e0:	431a      	orrs	r2, r3
         (((Minutes & 0xF0U) << (RTC_TR_MNT_Pos - 4U)) | ((Minutes & 0x0FU) << RTC_TR_MNU_Pos)) | \
 80024e2:	683b      	ldr	r3, [r7, #0]
 80024e4:	021b      	lsls	r3, r3, #8
 80024e6:	b29b      	uxth	r3, r3
         (((Hours & 0xF0U) << (RTC_TR_HT_Pos - 4U)) | ((Hours & 0x0FU) << RTC_TR_HU_Pos))     | \
 80024e8:	431a      	orrs	r2, r3
         (((Seconds & 0xF0U) << (RTC_TR_ST_Pos - 4U)) | ((Seconds & 0x0FU) << RTC_TR_SU_Pos));
 80024ea:	6a3b      	ldr	r3, [r7, #32]
 80024ec:	b2db      	uxtb	r3, r3
  temp = Format12_24                                                                                    | \
 80024ee:	4313      	orrs	r3, r2
 80024f0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(RTCx->TR, (RTC_TR_PM | RTC_TR_HT | RTC_TR_HU | RTC_TR_MNT | RTC_TR_MNU | RTC_TR_ST | RTC_TR_SU), temp);
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	f023 137f 	bic.w	r3, r3, #8323199	; 0x7f007f
 80024fa:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80024fe:	697a      	ldr	r2, [r7, #20]
 8002500:	431a      	orrs	r2, r3
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	601a      	str	r2, [r3, #0]
}
 8002506:	bf00      	nop
 8002508:	371c      	adds	r7, #28
 800250a:	46bd      	mov	sp, r7
 800250c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002510:	4770      	bx	lr
	...

08002514 <LL_RTC_DATE_Config>:
{
 8002514:	b480      	push	{r7}
 8002516:	b087      	sub	sp, #28
 8002518:	af00      	add	r7, sp, #0
 800251a:	60f8      	str	r0, [r7, #12]
 800251c:	60b9      	str	r1, [r7, #8]
 800251e:	607a      	str	r2, [r7, #4]
 8002520:	603b      	str	r3, [r7, #0]
  uint32_t temp = 0U;
 8002522:	2300      	movs	r3, #0
 8002524:	617b      	str	r3, [r7, #20]
  temp = (WeekDay << RTC_DR_WDU_Pos)                                                        | \
 8002526:	68bb      	ldr	r3, [r7, #8]
 8002528:	035a      	lsls	r2, r3, #13
         (((Year & 0xF0U) << (RTC_DR_YT_Pos - 4U)) | ((Year & 0x0FU) << RTC_DR_YU_Pos))   | \
 800252a:	6a3b      	ldr	r3, [r7, #32]
 800252c:	041b      	lsls	r3, r3, #16
 800252e:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  temp = (WeekDay << RTC_DR_WDU_Pos)                                                        | \
 8002532:	431a      	orrs	r2, r3
         (((Month & 0xF0U) << (RTC_DR_MT_Pos - 4U)) | ((Month & 0x0FU) << RTC_DR_MU_Pos)) | \
 8002534:	683b      	ldr	r3, [r7, #0]
 8002536:	021b      	lsls	r3, r3, #8
 8002538:	b29b      	uxth	r3, r3
         (((Year & 0xF0U) << (RTC_DR_YT_Pos - 4U)) | ((Year & 0x0FU) << RTC_DR_YU_Pos))   | \
 800253a:	431a      	orrs	r2, r3
         (((Day & 0xF0U) << (RTC_DR_DT_Pos - 4U)) | ((Day & 0x0FU) << RTC_DR_DU_Pos));
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	b2db      	uxtb	r3, r3
  temp = (WeekDay << RTC_DR_WDU_Pos)                                                        | \
 8002540:	4313      	orrs	r3, r2
 8002542:	617b      	str	r3, [r7, #20]
  MODIFY_REG(RTCx->DR, (RTC_DR_WDU | RTC_DR_MT | RTC_DR_MU | RTC_DR_DT | RTC_DR_DU | RTC_DR_YT | RTC_DR_YU), temp);
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	685a      	ldr	r2, [r3, #4]
 8002548:	4b05      	ldr	r3, [pc, #20]	; (8002560 <LL_RTC_DATE_Config+0x4c>)
 800254a:	4013      	ands	r3, r2
 800254c:	697a      	ldr	r2, [r7, #20]
 800254e:	431a      	orrs	r2, r3
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	605a      	str	r2, [r3, #4]
}
 8002554:	bf00      	nop
 8002556:	371c      	adds	r7, #28
 8002558:	46bd      	mov	sp, r7
 800255a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800255e:	4770      	bx	lr
 8002560:	ff0000c0 	.word	0xff0000c0

08002564 <LL_RTC_IsActiveFlag_INIT>:
{
 8002564:	b480      	push	{r7}
 8002566:	b083      	sub	sp, #12
 8002568:	af00      	add	r7, sp, #0
 800256a:	6078      	str	r0, [r7, #4]
  return (READ_BIT(RTCx->ISR, RTC_ISR_INITF) == (RTC_ISR_INITF));
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	68db      	ldr	r3, [r3, #12]
 8002570:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002574:	2b40      	cmp	r3, #64	; 0x40
 8002576:	bf0c      	ite	eq
 8002578:	2301      	moveq	r3, #1
 800257a:	2300      	movne	r3, #0
 800257c:	b2db      	uxtb	r3, r3
}
 800257e:	4618      	mov	r0, r3
 8002580:	370c      	adds	r7, #12
 8002582:	46bd      	mov	sp, r7
 8002584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002588:	4770      	bx	lr

0800258a <LL_RTC_IsActiveFlag_RS>:
{
 800258a:	b480      	push	{r7}
 800258c:	b083      	sub	sp, #12
 800258e:	af00      	add	r7, sp, #0
 8002590:	6078      	str	r0, [r7, #4]
  return (READ_BIT(RTCx->ISR, RTC_ISR_RSF) == (RTC_ISR_RSF));
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	68db      	ldr	r3, [r3, #12]
 8002596:	f003 0320 	and.w	r3, r3, #32
 800259a:	2b20      	cmp	r3, #32
 800259c:	bf0c      	ite	eq
 800259e:	2301      	moveq	r3, #1
 80025a0:	2300      	movne	r3, #0
 80025a2:	b2db      	uxtb	r3, r3
}
 80025a4:	4618      	mov	r0, r3
 80025a6:	370c      	adds	r7, #12
 80025a8:	46bd      	mov	sp, r7
 80025aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ae:	4770      	bx	lr

080025b0 <LL_RTC_ClearFlag_RS>:
{
 80025b0:	b480      	push	{r7}
 80025b2:	b083      	sub	sp, #12
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->ISR, (~((RTC_ISR_RSF | RTC_ISR_INIT) & 0x0000FFFFU) | (RTCx->ISR & RTC_ISR_INIT)));
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	68db      	ldr	r3, [r3, #12]
 80025bc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80025c0:	f063 02a0 	orn	r2, r3, #160	; 0xa0
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	60da      	str	r2, [r3, #12]
}
 80025c8:	bf00      	nop
 80025ca:	370c      	adds	r7, #12
 80025cc:	46bd      	mov	sp, r7
 80025ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d2:	4770      	bx	lr

080025d4 <LL_SYSTICK_IsActiveCounterFlag>:
  * @note   It can be used in timeout function on application side.
  * @rmtoll STK_CTRL     COUNTFLAG     LL_SYSTICK_IsActiveCounterFlag
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SYSTICK_IsActiveCounterFlag(void)
{
 80025d4:	b480      	push	{r7}
 80025d6:	af00      	add	r7, sp, #0
  return ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) == (SysTick_CTRL_COUNTFLAG_Msk));
 80025d8:	4b07      	ldr	r3, [pc, #28]	; (80025f8 <LL_SYSTICK_IsActiveCounterFlag+0x24>)
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80025e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80025e4:	bf0c      	ite	eq
 80025e6:	2301      	moveq	r3, #1
 80025e8:	2300      	movne	r3, #0
 80025ea:	b2db      	uxtb	r3, r3
}
 80025ec:	4618      	mov	r0, r3
 80025ee:	46bd      	mov	sp, r7
 80025f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f4:	4770      	bx	lr
 80025f6:	bf00      	nop
 80025f8:	e000e010 	.word	0xe000e010

080025fc <LL_RTC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC registers are initialized
  *          - ERROR: RTC registers are not initialized
  */
ErrorStatus LL_RTC_Init(RTC_TypeDef *RTCx, LL_RTC_InitTypeDef *RTC_InitStruct)
{
 80025fc:	b580      	push	{r7, lr}
 80025fe:	b084      	sub	sp, #16
 8002600:	af00      	add	r7, sp, #0
 8002602:	6078      	str	r0, [r7, #4]
 8002604:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8002606:	2301      	movs	r3, #1
 8002608:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_RTC_HOURFORMAT(RTC_InitStruct->HourFormat));
  assert_param(IS_LL_RTC_ASYNCH_PREDIV(RTC_InitStruct->AsynchPrescaler));
  assert_param(IS_LL_RTC_SYNCH_PREDIV(RTC_InitStruct->SynchPrescaler));

  /* Disable the write protection for RTC registers */
  LL_RTC_DisableWriteProtection(RTCx);
 800260a:	6878      	ldr	r0, [r7, #4]
 800260c:	f7ff ff4a 	bl	80024a4 <LL_RTC_DisableWriteProtection>

  /* Set Initialization mode */
  if (LL_RTC_EnterInitMode(RTCx) != ERROR)
 8002610:	6878      	ldr	r0, [r7, #4]
 8002612:	f000 f96d 	bl	80028f0 <LL_RTC_EnterInitMode>
 8002616:	4603      	mov	r3, r0
 8002618:	2b01      	cmp	r3, #1
 800261a:	d016      	beq.n	800264a <LL_RTC_Init+0x4e>
  {
    /* Set Hour Format */
    LL_RTC_SetHourFormat(RTCx, RTC_InitStruct->HourFormat);
 800261c:	683b      	ldr	r3, [r7, #0]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	4619      	mov	r1, r3
 8002622:	6878      	ldr	r0, [r7, #4]
 8002624:	f7ff feb8 	bl	8002398 <LL_RTC_SetHourFormat>

    /* Configure Synchronous and Asynchronous prescaler factor */
    LL_RTC_SetSynchPrescaler(RTCx, RTC_InitStruct->SynchPrescaler);
 8002628:	683b      	ldr	r3, [r7, #0]
 800262a:	689b      	ldr	r3, [r3, #8]
 800262c:	4619      	mov	r1, r3
 800262e:	6878      	ldr	r0, [r7, #4]
 8002630:	f7ff ff16 	bl	8002460 <LL_RTC_SetSynchPrescaler>
    LL_RTC_SetAsynchPrescaler(RTCx, RTC_InitStruct->AsynchPrescaler);
 8002634:	683b      	ldr	r3, [r7, #0]
 8002636:	685b      	ldr	r3, [r3, #4]
 8002638:	4619      	mov	r1, r3
 800263a:	6878      	ldr	r0, [r7, #4]
 800263c:	f7ff fefc 	bl	8002438 <LL_RTC_SetAsynchPrescaler>

    /* Exit Initialization mode */
    LL_RTC_DisableInitMode(RTCx);
 8002640:	6878      	ldr	r0, [r7, #4]
 8002642:	f7ff fed8 	bl	80023f6 <LL_RTC_DisableInitMode>

    status = SUCCESS;
 8002646:	2300      	movs	r3, #0
 8002648:	73fb      	strb	r3, [r7, #15]
  }
  /* Enable the write protection for RTC registers */
  LL_RTC_EnableWriteProtection(RTCx);
 800264a:	6878      	ldr	r0, [r7, #4]
 800264c:	f7ff ff1d 	bl	800248a <LL_RTC_EnableWriteProtection>

  return status;
 8002650:	7bfb      	ldrb	r3, [r7, #15]
}
 8002652:	4618      	mov	r0, r3
 8002654:	3710      	adds	r7, #16
 8002656:	46bd      	mov	sp, r7
 8002658:	bd80      	pop	{r7, pc}
	...

0800265c <LL_RTC_TIME_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC Time register is configured
  *          - ERROR: RTC Time register is not configured
  */
ErrorStatus LL_RTC_TIME_Init(RTC_TypeDef *RTCx, uint32_t RTC_Format, LL_RTC_TimeTypeDef *RTC_TimeStruct)
{
 800265c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800265e:	b089      	sub	sp, #36	; 0x24
 8002660:	af02      	add	r7, sp, #8
 8002662:	60f8      	str	r0, [r7, #12]
 8002664:	60b9      	str	r1, [r7, #8]
 8002666:	607a      	str	r2, [r7, #4]
  ErrorStatus status = ERROR;
 8002668:	2301      	movs	r3, #1
 800266a:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_RTC_ALL_INSTANCE(RTCx));
  assert_param(IS_LL_RTC_FORMAT(RTC_Format));

  if (RTC_Format == LL_RTC_FORMAT_BIN)
 800266c:	68bb      	ldr	r3, [r7, #8]
 800266e:	2b00      	cmp	r3, #0
 8002670:	d109      	bne.n	8002686 <LL_RTC_TIME_Init+0x2a>
  {
    if (LL_RTC_GetHourFormat(RTCx) != LL_RTC_HOURFORMAT_24HOUR)
 8002672:	68f8      	ldr	r0, [r7, #12]
 8002674:	f7ff fea3 	bl	80023be <LL_RTC_GetHourFormat>
 8002678:	4603      	mov	r3, r0
 800267a:	2b00      	cmp	r3, #0
 800267c:	d10c      	bne.n	8002698 <LL_RTC_TIME_Init+0x3c>
      assert_param(IS_LL_RTC_HOUR12(RTC_TimeStruct->Hours));
      assert_param(IS_LL_RTC_TIME_FORMAT(RTC_TimeStruct->TimeFormat));
    }
    else
    {
      RTC_TimeStruct->TimeFormat = 0x00U;
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	2200      	movs	r2, #0
 8002682:	601a      	str	r2, [r3, #0]
 8002684:	e008      	b.n	8002698 <LL_RTC_TIME_Init+0x3c>
    assert_param(IS_LL_RTC_MINUTES(RTC_TimeStruct->Minutes));
    assert_param(IS_LL_RTC_SECONDS(RTC_TimeStruct->Seconds));
  }
  else
  {
    if (LL_RTC_GetHourFormat(RTCx) != LL_RTC_HOURFORMAT_24HOUR)
 8002686:	68f8      	ldr	r0, [r7, #12]
 8002688:	f7ff fe99 	bl	80023be <LL_RTC_GetHourFormat>
 800268c:	4603      	mov	r3, r0
 800268e:	2b00      	cmp	r3, #0
 8002690:	d102      	bne.n	8002698 <LL_RTC_TIME_Init+0x3c>
      assert_param(IS_LL_RTC_HOUR12(__LL_RTC_CONVERT_BCD2BIN(RTC_TimeStruct->Hours)));
      assert_param(IS_LL_RTC_TIME_FORMAT(RTC_TimeStruct->TimeFormat));
    }
    else
    {
      RTC_TimeStruct->TimeFormat = 0x00U;
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	2200      	movs	r2, #0
 8002696:	601a      	str	r2, [r3, #0]
    assert_param(IS_LL_RTC_MINUTES(__LL_RTC_CONVERT_BCD2BIN(RTC_TimeStruct->Minutes)));
    assert_param(IS_LL_RTC_SECONDS(__LL_RTC_CONVERT_BCD2BIN(RTC_TimeStruct->Seconds)));
  }

  /* Disable the write protection for RTC registers */
  LL_RTC_DisableWriteProtection(RTCx);
 8002698:	68f8      	ldr	r0, [r7, #12]
 800269a:	f7ff ff03 	bl	80024a4 <LL_RTC_DisableWriteProtection>

  /* Set Initialization mode */
  if (LL_RTC_EnterInitMode(RTCx) != ERROR)
 800269e:	68f8      	ldr	r0, [r7, #12]
 80026a0:	f000 f926 	bl	80028f0 <LL_RTC_EnterInitMode>
 80026a4:	4603      	mov	r3, r0
 80026a6:	2b01      	cmp	r3, #1
 80026a8:	d073      	beq.n	8002792 <LL_RTC_TIME_Init+0x136>
  {
    /* Check the input parameters format */
    if (RTC_Format != LL_RTC_FORMAT_BIN)
 80026aa:	68bb      	ldr	r3, [r7, #8]
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d00f      	beq.n	80026d0 <LL_RTC_TIME_Init+0x74>
    {
      LL_RTC_TIME_Config(RTCx, RTC_TimeStruct->TimeFormat, RTC_TimeStruct->Hours,
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	6819      	ldr	r1, [r3, #0]
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	791b      	ldrb	r3, [r3, #4]
 80026b8:	461a      	mov	r2, r3
                         RTC_TimeStruct->Minutes, RTC_TimeStruct->Seconds);
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	795b      	ldrb	r3, [r3, #5]
      LL_RTC_TIME_Config(RTCx, RTC_TimeStruct->TimeFormat, RTC_TimeStruct->Hours,
 80026be:	4618      	mov	r0, r3
                         RTC_TimeStruct->Minutes, RTC_TimeStruct->Seconds);
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	799b      	ldrb	r3, [r3, #6]
      LL_RTC_TIME_Config(RTCx, RTC_TimeStruct->TimeFormat, RTC_TimeStruct->Hours,
 80026c4:	9300      	str	r3, [sp, #0]
 80026c6:	4603      	mov	r3, r0
 80026c8:	68f8      	ldr	r0, [r7, #12]
 80026ca:	f7ff fefb 	bl	80024c4 <LL_RTC_TIME_Config>
 80026ce:	e04f      	b.n	8002770 <LL_RTC_TIME_Init+0x114>
    }
    else
    {
      LL_RTC_TIME_Config(RTCx, RTC_TimeStruct->TimeFormat, __LL_RTC_CONVERT_BIN2BCD(RTC_TimeStruct->Hours),
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681c      	ldr	r4, [r3, #0]
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	791b      	ldrb	r3, [r3, #4]
 80026d8:	4a32      	ldr	r2, [pc, #200]	; (80027a4 <LL_RTC_TIME_Init+0x148>)
 80026da:	fba2 2303 	umull	r2, r3, r2, r3
 80026de:	08db      	lsrs	r3, r3, #3
 80026e0:	b2db      	uxtb	r3, r3
 80026e2:	011b      	lsls	r3, r3, #4
 80026e4:	b2d8      	uxtb	r0, r3
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	791a      	ldrb	r2, [r3, #4]
 80026ea:	4b2e      	ldr	r3, [pc, #184]	; (80027a4 <LL_RTC_TIME_Init+0x148>)
 80026ec:	fba3 1302 	umull	r1, r3, r3, r2
 80026f0:	08d9      	lsrs	r1, r3, #3
 80026f2:	460b      	mov	r3, r1
 80026f4:	009b      	lsls	r3, r3, #2
 80026f6:	440b      	add	r3, r1
 80026f8:	005b      	lsls	r3, r3, #1
 80026fa:	1ad3      	subs	r3, r2, r3
 80026fc:	b2db      	uxtb	r3, r3
 80026fe:	4303      	orrs	r3, r0
 8002700:	b2db      	uxtb	r3, r3
 8002702:	461d      	mov	r5, r3
                         __LL_RTC_CONVERT_BIN2BCD(RTC_TimeStruct->Minutes),
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	795b      	ldrb	r3, [r3, #5]
 8002708:	4a26      	ldr	r2, [pc, #152]	; (80027a4 <LL_RTC_TIME_Init+0x148>)
 800270a:	fba2 2303 	umull	r2, r3, r2, r3
 800270e:	08db      	lsrs	r3, r3, #3
 8002710:	b2db      	uxtb	r3, r3
 8002712:	011b      	lsls	r3, r3, #4
 8002714:	b2d8      	uxtb	r0, r3
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	795a      	ldrb	r2, [r3, #5]
 800271a:	4b22      	ldr	r3, [pc, #136]	; (80027a4 <LL_RTC_TIME_Init+0x148>)
 800271c:	fba3 1302 	umull	r1, r3, r3, r2
 8002720:	08d9      	lsrs	r1, r3, #3
 8002722:	460b      	mov	r3, r1
 8002724:	009b      	lsls	r3, r3, #2
 8002726:	440b      	add	r3, r1
 8002728:	005b      	lsls	r3, r3, #1
 800272a:	1ad3      	subs	r3, r2, r3
 800272c:	b2db      	uxtb	r3, r3
 800272e:	4303      	orrs	r3, r0
 8002730:	b2db      	uxtb	r3, r3
      LL_RTC_TIME_Config(RTCx, RTC_TimeStruct->TimeFormat, __LL_RTC_CONVERT_BIN2BCD(RTC_TimeStruct->Hours),
 8002732:	461e      	mov	r6, r3
                         __LL_RTC_CONVERT_BIN2BCD(RTC_TimeStruct->Seconds));
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	799b      	ldrb	r3, [r3, #6]
 8002738:	4a1a      	ldr	r2, [pc, #104]	; (80027a4 <LL_RTC_TIME_Init+0x148>)
 800273a:	fba2 2303 	umull	r2, r3, r2, r3
 800273e:	08db      	lsrs	r3, r3, #3
 8002740:	b2db      	uxtb	r3, r3
 8002742:	011b      	lsls	r3, r3, #4
 8002744:	b2d8      	uxtb	r0, r3
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	799a      	ldrb	r2, [r3, #6]
 800274a:	4b16      	ldr	r3, [pc, #88]	; (80027a4 <LL_RTC_TIME_Init+0x148>)
 800274c:	fba3 1302 	umull	r1, r3, r3, r2
 8002750:	08d9      	lsrs	r1, r3, #3
 8002752:	460b      	mov	r3, r1
 8002754:	009b      	lsls	r3, r3, #2
 8002756:	440b      	add	r3, r1
 8002758:	005b      	lsls	r3, r3, #1
 800275a:	1ad3      	subs	r3, r2, r3
 800275c:	b2db      	uxtb	r3, r3
 800275e:	4303      	orrs	r3, r0
 8002760:	b2db      	uxtb	r3, r3
      LL_RTC_TIME_Config(RTCx, RTC_TimeStruct->TimeFormat, __LL_RTC_CONVERT_BIN2BCD(RTC_TimeStruct->Hours),
 8002762:	9300      	str	r3, [sp, #0]
 8002764:	4633      	mov	r3, r6
 8002766:	462a      	mov	r2, r5
 8002768:	4621      	mov	r1, r4
 800276a:	68f8      	ldr	r0, [r7, #12]
 800276c:	f7ff feaa 	bl	80024c4 <LL_RTC_TIME_Config>
    }

    /* Exit Initialization mode */
    LL_RTC_DisableInitMode(RTCx);
 8002770:	68f8      	ldr	r0, [r7, #12]
 8002772:	f7ff fe40 	bl	80023f6 <LL_RTC_DisableInitMode>

    /* If  RTC_CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if (LL_RTC_IsShadowRegBypassEnabled(RTCx) == 0U)
 8002776:	68f8      	ldr	r0, [r7, #12]
 8002778:	f7ff fe4b 	bl	8002412 <LL_RTC_IsShadowRegBypassEnabled>
 800277c:	4603      	mov	r3, r0
 800277e:	2b00      	cmp	r3, #0
 8002780:	d105      	bne.n	800278e <LL_RTC_TIME_Init+0x132>
    {
      status = LL_RTC_WaitForSynchro(RTCx);
 8002782:	68f8      	ldr	r0, [r7, #12]
 8002784:	f000 f8e9 	bl	800295a <LL_RTC_WaitForSynchro>
 8002788:	4603      	mov	r3, r0
 800278a:	75fb      	strb	r3, [r7, #23]
 800278c:	e001      	b.n	8002792 <LL_RTC_TIME_Init+0x136>
    }
    else
    {
      status = SUCCESS;
 800278e:	2300      	movs	r3, #0
 8002790:	75fb      	strb	r3, [r7, #23]
    }
  }
  /* Enable the write protection for RTC registers */
  LL_RTC_EnableWriteProtection(RTCx);
 8002792:	68f8      	ldr	r0, [r7, #12]
 8002794:	f7ff fe79 	bl	800248a <LL_RTC_EnableWriteProtection>

  return status;
 8002798:	7dfb      	ldrb	r3, [r7, #23]
}
 800279a:	4618      	mov	r0, r3
 800279c:	371c      	adds	r7, #28
 800279e:	46bd      	mov	sp, r7
 80027a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80027a2:	bf00      	nop
 80027a4:	cccccccd 	.word	0xcccccccd

080027a8 <LL_RTC_DATE_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC Day register is configured
  *          - ERROR: RTC Day register is not configured
  */
ErrorStatus LL_RTC_DATE_Init(RTC_TypeDef *RTCx, uint32_t RTC_Format, LL_RTC_DateTypeDef *RTC_DateStruct)
{
 80027a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80027aa:	b089      	sub	sp, #36	; 0x24
 80027ac:	af02      	add	r7, sp, #8
 80027ae:	60f8      	str	r0, [r7, #12]
 80027b0:	60b9      	str	r1, [r7, #8]
 80027b2:	607a      	str	r2, [r7, #4]
  ErrorStatus status = ERROR;
 80027b4:	2301      	movs	r3, #1
 80027b6:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_RTC_ALL_INSTANCE(RTCx));
  assert_param(IS_LL_RTC_FORMAT(RTC_Format));

  if ((RTC_Format == LL_RTC_FORMAT_BIN) && ((RTC_DateStruct->Month & 0x10U) == 0x10U))
 80027b8:	68bb      	ldr	r3, [r7, #8]
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d10e      	bne.n	80027dc <LL_RTC_DATE_Init+0x34>
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	785b      	ldrb	r3, [r3, #1]
 80027c2:	f003 0310 	and.w	r3, r3, #16
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d008      	beq.n	80027dc <LL_RTC_DATE_Init+0x34>
  {
    RTC_DateStruct->Month = (RTC_DateStruct->Month & (uint32_t)~(0x10U)) + 0x0AU;
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	785b      	ldrb	r3, [r3, #1]
 80027ce:	f023 0310 	bic.w	r3, r3, #16
 80027d2:	b2db      	uxtb	r3, r3
 80027d4:	330a      	adds	r3, #10
 80027d6:	b2da      	uxtb	r2, r3
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	705a      	strb	r2, [r3, #1]
    assert_param(IS_LL_RTC_DAY(__LL_RTC_CONVERT_BCD2BIN(RTC_DateStruct->Day)));
  }
  assert_param(IS_LL_RTC_WEEKDAY(RTC_DateStruct->WeekDay));

  /* Disable the write protection for RTC registers */
  LL_RTC_DisableWriteProtection(RTCx);
 80027dc:	68f8      	ldr	r0, [r7, #12]
 80027de:	f7ff fe61 	bl	80024a4 <LL_RTC_DisableWriteProtection>

  /* Set Initialization mode */
  if (LL_RTC_EnterInitMode(RTCx) != ERROR)
 80027e2:	68f8      	ldr	r0, [r7, #12]
 80027e4:	f000 f884 	bl	80028f0 <LL_RTC_EnterInitMode>
 80027e8:	4603      	mov	r3, r0
 80027ea:	2b01      	cmp	r3, #1
 80027ec:	d075      	beq.n	80028da <LL_RTC_DATE_Init+0x132>
  {
    /* Check the input parameters format */
    if (RTC_Format != LL_RTC_FORMAT_BIN)
 80027ee:	68bb      	ldr	r3, [r7, #8]
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d010      	beq.n	8002816 <LL_RTC_DATE_Init+0x6e>
    {
      LL_RTC_DATE_Config(RTCx, RTC_DateStruct->WeekDay, RTC_DateStruct->Day, RTC_DateStruct->Month, RTC_DateStruct->Year);
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	781b      	ldrb	r3, [r3, #0]
 80027f8:	4619      	mov	r1, r3
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	789b      	ldrb	r3, [r3, #2]
 80027fe:	461a      	mov	r2, r3
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	785b      	ldrb	r3, [r3, #1]
 8002804:	4618      	mov	r0, r3
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	78db      	ldrb	r3, [r3, #3]
 800280a:	9300      	str	r3, [sp, #0]
 800280c:	4603      	mov	r3, r0
 800280e:	68f8      	ldr	r0, [r7, #12]
 8002810:	f7ff fe80 	bl	8002514 <LL_RTC_DATE_Config>
 8002814:	e050      	b.n	80028b8 <LL_RTC_DATE_Init+0x110>
    }
    else
    {
      LL_RTC_DATE_Config(RTCx, RTC_DateStruct->WeekDay, __LL_RTC_CONVERT_BIN2BCD(RTC_DateStruct->Day),
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	781b      	ldrb	r3, [r3, #0]
 800281a:	461c      	mov	r4, r3
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	789b      	ldrb	r3, [r3, #2]
 8002820:	4a32      	ldr	r2, [pc, #200]	; (80028ec <LL_RTC_DATE_Init+0x144>)
 8002822:	fba2 2303 	umull	r2, r3, r2, r3
 8002826:	08db      	lsrs	r3, r3, #3
 8002828:	b2db      	uxtb	r3, r3
 800282a:	011b      	lsls	r3, r3, #4
 800282c:	b2d8      	uxtb	r0, r3
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	789a      	ldrb	r2, [r3, #2]
 8002832:	4b2e      	ldr	r3, [pc, #184]	; (80028ec <LL_RTC_DATE_Init+0x144>)
 8002834:	fba3 1302 	umull	r1, r3, r3, r2
 8002838:	08d9      	lsrs	r1, r3, #3
 800283a:	460b      	mov	r3, r1
 800283c:	009b      	lsls	r3, r3, #2
 800283e:	440b      	add	r3, r1
 8002840:	005b      	lsls	r3, r3, #1
 8002842:	1ad3      	subs	r3, r2, r3
 8002844:	b2db      	uxtb	r3, r3
 8002846:	4303      	orrs	r3, r0
 8002848:	b2db      	uxtb	r3, r3
 800284a:	461d      	mov	r5, r3
                         __LL_RTC_CONVERT_BIN2BCD(RTC_DateStruct->Month), __LL_RTC_CONVERT_BIN2BCD(RTC_DateStruct->Year));
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	785b      	ldrb	r3, [r3, #1]
 8002850:	4a26      	ldr	r2, [pc, #152]	; (80028ec <LL_RTC_DATE_Init+0x144>)
 8002852:	fba2 2303 	umull	r2, r3, r2, r3
 8002856:	08db      	lsrs	r3, r3, #3
 8002858:	b2db      	uxtb	r3, r3
 800285a:	011b      	lsls	r3, r3, #4
 800285c:	b2d8      	uxtb	r0, r3
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	785a      	ldrb	r2, [r3, #1]
 8002862:	4b22      	ldr	r3, [pc, #136]	; (80028ec <LL_RTC_DATE_Init+0x144>)
 8002864:	fba3 1302 	umull	r1, r3, r3, r2
 8002868:	08d9      	lsrs	r1, r3, #3
 800286a:	460b      	mov	r3, r1
 800286c:	009b      	lsls	r3, r3, #2
 800286e:	440b      	add	r3, r1
 8002870:	005b      	lsls	r3, r3, #1
 8002872:	1ad3      	subs	r3, r2, r3
 8002874:	b2db      	uxtb	r3, r3
 8002876:	4303      	orrs	r3, r0
 8002878:	b2db      	uxtb	r3, r3
      LL_RTC_DATE_Config(RTCx, RTC_DateStruct->WeekDay, __LL_RTC_CONVERT_BIN2BCD(RTC_DateStruct->Day),
 800287a:	461e      	mov	r6, r3
                         __LL_RTC_CONVERT_BIN2BCD(RTC_DateStruct->Month), __LL_RTC_CONVERT_BIN2BCD(RTC_DateStruct->Year));
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	78db      	ldrb	r3, [r3, #3]
 8002880:	4a1a      	ldr	r2, [pc, #104]	; (80028ec <LL_RTC_DATE_Init+0x144>)
 8002882:	fba2 2303 	umull	r2, r3, r2, r3
 8002886:	08db      	lsrs	r3, r3, #3
 8002888:	b2db      	uxtb	r3, r3
 800288a:	011b      	lsls	r3, r3, #4
 800288c:	b2d8      	uxtb	r0, r3
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	78da      	ldrb	r2, [r3, #3]
 8002892:	4b16      	ldr	r3, [pc, #88]	; (80028ec <LL_RTC_DATE_Init+0x144>)
 8002894:	fba3 1302 	umull	r1, r3, r3, r2
 8002898:	08d9      	lsrs	r1, r3, #3
 800289a:	460b      	mov	r3, r1
 800289c:	009b      	lsls	r3, r3, #2
 800289e:	440b      	add	r3, r1
 80028a0:	005b      	lsls	r3, r3, #1
 80028a2:	1ad3      	subs	r3, r2, r3
 80028a4:	b2db      	uxtb	r3, r3
 80028a6:	4303      	orrs	r3, r0
 80028a8:	b2db      	uxtb	r3, r3
      LL_RTC_DATE_Config(RTCx, RTC_DateStruct->WeekDay, __LL_RTC_CONVERT_BIN2BCD(RTC_DateStruct->Day),
 80028aa:	9300      	str	r3, [sp, #0]
 80028ac:	4633      	mov	r3, r6
 80028ae:	462a      	mov	r2, r5
 80028b0:	4621      	mov	r1, r4
 80028b2:	68f8      	ldr	r0, [r7, #12]
 80028b4:	f7ff fe2e 	bl	8002514 <LL_RTC_DATE_Config>
    }

    /* Exit Initialization mode */
    LL_RTC_DisableInitMode(RTCx);
 80028b8:	68f8      	ldr	r0, [r7, #12]
 80028ba:	f7ff fd9c 	bl	80023f6 <LL_RTC_DisableInitMode>

    /* If  RTC_CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if (LL_RTC_IsShadowRegBypassEnabled(RTCx) == 0U)
 80028be:	68f8      	ldr	r0, [r7, #12]
 80028c0:	f7ff fda7 	bl	8002412 <LL_RTC_IsShadowRegBypassEnabled>
 80028c4:	4603      	mov	r3, r0
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d105      	bne.n	80028d6 <LL_RTC_DATE_Init+0x12e>
    {
      status = LL_RTC_WaitForSynchro(RTCx);
 80028ca:	68f8      	ldr	r0, [r7, #12]
 80028cc:	f000 f845 	bl	800295a <LL_RTC_WaitForSynchro>
 80028d0:	4603      	mov	r3, r0
 80028d2:	75fb      	strb	r3, [r7, #23]
 80028d4:	e001      	b.n	80028da <LL_RTC_DATE_Init+0x132>
    }
    else
    {
      status = SUCCESS;
 80028d6:	2300      	movs	r3, #0
 80028d8:	75fb      	strb	r3, [r7, #23]
    }
  }
  /* Enable the write protection for RTC registers */
  LL_RTC_EnableWriteProtection(RTCx);
 80028da:	68f8      	ldr	r0, [r7, #12]
 80028dc:	f7ff fdd5 	bl	800248a <LL_RTC_EnableWriteProtection>

  return status;
 80028e0:	7dfb      	ldrb	r3, [r7, #23]
}
 80028e2:	4618      	mov	r0, r3
 80028e4:	371c      	adds	r7, #28
 80028e6:	46bd      	mov	sp, r7
 80028e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80028ea:	bf00      	nop
 80028ec:	cccccccd 	.word	0xcccccccd

080028f0 <LL_RTC_EnterInitMode>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC is in Init mode
  *          - ERROR: RTC is not in Init mode
  */
ErrorStatus LL_RTC_EnterInitMode(RTC_TypeDef *RTCx)
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	b086      	sub	sp, #24
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	6078      	str	r0, [r7, #4]
  __IO uint32_t timeout = RTC_INITMODE_TIMEOUT;
 80028f8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80028fc:	60fb      	str	r3, [r7, #12]
  ErrorStatus status = SUCCESS;
 80028fe:	2300      	movs	r3, #0
 8002900:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp = 0U;
 8002902:	2300      	movs	r3, #0
 8002904:	613b      	str	r3, [r7, #16]

  /* Check the parameter */
  assert_param(IS_RTC_ALL_INSTANCE(RTCx));

  /* Check if the Initialization mode is set */
  if (LL_RTC_IsActiveFlag_INIT(RTCx) == 0U)
 8002906:	6878      	ldr	r0, [r7, #4]
 8002908:	f7ff fe2c 	bl	8002564 <LL_RTC_IsActiveFlag_INIT>
 800290c:	4603      	mov	r3, r0
 800290e:	2b00      	cmp	r3, #0
 8002910:	d11e      	bne.n	8002950 <LL_RTC_EnterInitMode+0x60>
  {
    /* Set the Initialization mode */
    LL_RTC_EnableInitMode(RTCx);
 8002912:	6878      	ldr	r0, [r7, #4]
 8002914:	f7ff fd61 	bl	80023da <LL_RTC_EnableInitMode>

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    tmp = LL_RTC_IsActiveFlag_INIT(RTCx);
 8002918:	6878      	ldr	r0, [r7, #4]
 800291a:	f7ff fe23 	bl	8002564 <LL_RTC_IsActiveFlag_INIT>
 800291e:	6138      	str	r0, [r7, #16]
    while ((timeout != 0U) && (tmp != 1U))
 8002920:	e010      	b.n	8002944 <LL_RTC_EnterInitMode+0x54>
    {
      if (LL_SYSTICK_IsActiveCounterFlag() == 1U)
 8002922:	f7ff fe57 	bl	80025d4 <LL_SYSTICK_IsActiveCounterFlag>
 8002926:	4603      	mov	r3, r0
 8002928:	2b01      	cmp	r3, #1
 800292a:	d102      	bne.n	8002932 <LL_RTC_EnterInitMode+0x42>
      {
        timeout --;
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	3b01      	subs	r3, #1
 8002930:	60fb      	str	r3, [r7, #12]
      }
      tmp = LL_RTC_IsActiveFlag_INIT(RTCx);
 8002932:	6878      	ldr	r0, [r7, #4]
 8002934:	f7ff fe16 	bl	8002564 <LL_RTC_IsActiveFlag_INIT>
 8002938:	6138      	str	r0, [r7, #16]
      if (timeout == 0U)
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	2b00      	cmp	r3, #0
 800293e:	d101      	bne.n	8002944 <LL_RTC_EnterInitMode+0x54>
      {
        status = ERROR;
 8002940:	2301      	movs	r3, #1
 8002942:	75fb      	strb	r3, [r7, #23]
    while ((timeout != 0U) && (tmp != 1U))
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	2b00      	cmp	r3, #0
 8002948:	d002      	beq.n	8002950 <LL_RTC_EnterInitMode+0x60>
 800294a:	693b      	ldr	r3, [r7, #16]
 800294c:	2b01      	cmp	r3, #1
 800294e:	d1e8      	bne.n	8002922 <LL_RTC_EnterInitMode+0x32>
      }
    }
  }
  return status;
 8002950:	7dfb      	ldrb	r3, [r7, #23]
}
 8002952:	4618      	mov	r0, r3
 8002954:	3718      	adds	r7, #24
 8002956:	46bd      	mov	sp, r7
 8002958:	bd80      	pop	{r7, pc}

0800295a <LL_RTC_WaitForSynchro>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC registers are synchronised
  *          - ERROR: RTC registers are not synchronised
  */
ErrorStatus LL_RTC_WaitForSynchro(RTC_TypeDef *RTCx)
{
 800295a:	b580      	push	{r7, lr}
 800295c:	b086      	sub	sp, #24
 800295e:	af00      	add	r7, sp, #0
 8002960:	6078      	str	r0, [r7, #4]
  __IO uint32_t timeout = RTC_SYNCHRO_TIMEOUT;
 8002962:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002966:	60fb      	str	r3, [r7, #12]
  ErrorStatus status = SUCCESS;
 8002968:	2300      	movs	r3, #0
 800296a:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp = 0U;
 800296c:	2300      	movs	r3, #0
 800296e:	613b      	str	r3, [r7, #16]

  /* Check the parameter */
  assert_param(IS_RTC_ALL_INSTANCE(RTCx));

  /* Clear RSF flag */
  LL_RTC_ClearFlag_RS(RTCx);
 8002970:	6878      	ldr	r0, [r7, #4]
 8002972:	f7ff fe1d 	bl	80025b0 <LL_RTC_ClearFlag_RS>

  /* Wait the registers to be synchronised */
  tmp = LL_RTC_IsActiveFlag_RS(RTCx);
 8002976:	6878      	ldr	r0, [r7, #4]
 8002978:	f7ff fe07 	bl	800258a <LL_RTC_IsActiveFlag_RS>
 800297c:	6138      	str	r0, [r7, #16]
  while ((timeout != 0U) && (tmp != 0U))
 800297e:	e010      	b.n	80029a2 <LL_RTC_WaitForSynchro+0x48>
  {
    if (LL_SYSTICK_IsActiveCounterFlag() == 1U)
 8002980:	f7ff fe28 	bl	80025d4 <LL_SYSTICK_IsActiveCounterFlag>
 8002984:	4603      	mov	r3, r0
 8002986:	2b01      	cmp	r3, #1
 8002988:	d102      	bne.n	8002990 <LL_RTC_WaitForSynchro+0x36>
    {
      timeout--;
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	3b01      	subs	r3, #1
 800298e:	60fb      	str	r3, [r7, #12]
    }
    tmp = LL_RTC_IsActiveFlag_RS(RTCx);
 8002990:	6878      	ldr	r0, [r7, #4]
 8002992:	f7ff fdfa 	bl	800258a <LL_RTC_IsActiveFlag_RS>
 8002996:	6138      	str	r0, [r7, #16]
    if (timeout == 0U)
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	2b00      	cmp	r3, #0
 800299c:	d101      	bne.n	80029a2 <LL_RTC_WaitForSynchro+0x48>
    {
      status = ERROR;
 800299e:	2301      	movs	r3, #1
 80029a0:	75fb      	strb	r3, [r7, #23]
  while ((timeout != 0U) && (tmp != 0U))
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d002      	beq.n	80029ae <LL_RTC_WaitForSynchro+0x54>
 80029a8:	693b      	ldr	r3, [r7, #16]
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d1e8      	bne.n	8002980 <LL_RTC_WaitForSynchro+0x26>
    }
  }

  if (status != ERROR)
 80029ae:	7dfb      	ldrb	r3, [r7, #23]
 80029b0:	2b01      	cmp	r3, #1
 80029b2:	d01e      	beq.n	80029f2 <LL_RTC_WaitForSynchro+0x98>
  {
    timeout = RTC_SYNCHRO_TIMEOUT;
 80029b4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80029b8:	60fb      	str	r3, [r7, #12]
    tmp = LL_RTC_IsActiveFlag_RS(RTCx);
 80029ba:	6878      	ldr	r0, [r7, #4]
 80029bc:	f7ff fde5 	bl	800258a <LL_RTC_IsActiveFlag_RS>
 80029c0:	6138      	str	r0, [r7, #16]
    while ((timeout != 0U) && (tmp != 1U))
 80029c2:	e010      	b.n	80029e6 <LL_RTC_WaitForSynchro+0x8c>
    {
      if (LL_SYSTICK_IsActiveCounterFlag() == 1U)
 80029c4:	f7ff fe06 	bl	80025d4 <LL_SYSTICK_IsActiveCounterFlag>
 80029c8:	4603      	mov	r3, r0
 80029ca:	2b01      	cmp	r3, #1
 80029cc:	d102      	bne.n	80029d4 <LL_RTC_WaitForSynchro+0x7a>
      {
        timeout--;
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	3b01      	subs	r3, #1
 80029d2:	60fb      	str	r3, [r7, #12]
      }
      tmp = LL_RTC_IsActiveFlag_RS(RTCx);
 80029d4:	6878      	ldr	r0, [r7, #4]
 80029d6:	f7ff fdd8 	bl	800258a <LL_RTC_IsActiveFlag_RS>
 80029da:	6138      	str	r0, [r7, #16]
      if (timeout == 0U)
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d101      	bne.n	80029e6 <LL_RTC_WaitForSynchro+0x8c>
      {
        status = ERROR;
 80029e2:	2301      	movs	r3, #1
 80029e4:	75fb      	strb	r3, [r7, #23]
    while ((timeout != 0U) && (tmp != 1U))
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d002      	beq.n	80029f2 <LL_RTC_WaitForSynchro+0x98>
 80029ec:	693b      	ldr	r3, [r7, #16]
 80029ee:	2b01      	cmp	r3, #1
 80029f0:	d1e8      	bne.n	80029c4 <LL_RTC_WaitForSynchro+0x6a>
      }
    }
  }

  return (status);
 80029f2:	7dfb      	ldrb	r3, [r7, #23]
}
 80029f4:	4618      	mov	r0, r3
 80029f6:	3718      	adds	r7, #24
 80029f8:	46bd      	mov	sp, r7
 80029fa:	bd80      	pop	{r7, pc}

080029fc <LL_SPI_IsEnabled>:
{
 80029fc:	b480      	push	{r7}
 80029fe:	b083      	sub	sp, #12
 8002a00:	af00      	add	r7, sp, #0
 8002a02:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL);
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a0c:	2b40      	cmp	r3, #64	; 0x40
 8002a0e:	d101      	bne.n	8002a14 <LL_SPI_IsEnabled+0x18>
 8002a10:	2301      	movs	r3, #1
 8002a12:	e000      	b.n	8002a16 <LL_SPI_IsEnabled+0x1a>
 8002a14:	2300      	movs	r3, #0
}
 8002a16:	4618      	mov	r0, r3
 8002a18:	370c      	adds	r7, #12
 8002a1a:	46bd      	mov	sp, r7
 8002a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a20:	4770      	bx	lr

08002a22 <LL_SPI_SetRxFIFOThreshold>:
{
 8002a22:	b480      	push	{r7}
 8002a24:	b083      	sub	sp, #12
 8002a26:	af00      	add	r7, sp, #0
 8002a28:	6078      	str	r0, [r7, #4]
 8002a2a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRXTH, Threshold);
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	685b      	ldr	r3, [r3, #4]
 8002a30:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002a34:	683b      	ldr	r3, [r7, #0]
 8002a36:	431a      	orrs	r2, r3
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	605a      	str	r2, [r3, #4]
}
 8002a3c:	bf00      	nop
 8002a3e:	370c      	adds	r7, #12
 8002a40:	46bd      	mov	sp, r7
 8002a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a46:	4770      	bx	lr

08002a48 <LL_SPI_SetCRCPolynomial>:
{
 8002a48:	b480      	push	{r7}
 8002a4a:	b083      	sub	sp, #12
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	6078      	str	r0, [r7, #4]
 8002a50:	6039      	str	r1, [r7, #0]
  WRITE_REG(SPIx->CRCPR, (uint16_t)CRCPoly);
 8002a52:	683b      	ldr	r3, [r7, #0]
 8002a54:	b29b      	uxth	r3, r3
 8002a56:	461a      	mov	r2, r3
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	611a      	str	r2, [r3, #16]
}
 8002a5c:	bf00      	nop
 8002a5e:	370c      	adds	r7, #12
 8002a60:	46bd      	mov	sp, r7
 8002a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a66:	4770      	bx	lr

08002a68 <LL_SPI_Init>:
  * @param  SPIx SPI Instance
  * @param  SPI_InitStruct pointer to a @ref LL_SPI_InitTypeDef structure
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_SPI_Init(SPI_TypeDef *SPIx, LL_SPI_InitTypeDef *SPI_InitStruct)
{
 8002a68:	b580      	push	{r7, lr}
 8002a6a:	b084      	sub	sp, #16
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	6078      	str	r0, [r7, #4]
 8002a70:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8002a72:	2301      	movs	r3, #1
 8002a74:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_SPI_NSS(SPI_InitStruct->NSS));
  assert_param(IS_LL_SPI_BAUDRATE(SPI_InitStruct->BaudRate));
  assert_param(IS_LL_SPI_BITORDER(SPI_InitStruct->BitOrder));
  assert_param(IS_LL_SPI_CRCCALCULATION(SPI_InitStruct->CRCCalculation));

  if (LL_SPI_IsEnabled(SPIx) == 0x00000000U)
 8002a76:	6878      	ldr	r0, [r7, #4]
 8002a78:	f7ff ffc0 	bl	80029fc <LL_SPI_IsEnabled>
 8002a7c:	4603      	mov	r3, r0
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d145      	bne.n	8002b0e <LL_SPI_Init+0xa6>
     * - NSS management:     SPI_CR1_SSM bit
     * - BaudRate prescaler: SPI_CR1_BR[2:0] bits
     * - BitOrder:           SPI_CR1_LSBFIRST bit
     * - CRCCalculation:     SPI_CR1_CRCEN bit
     */
    MODIFY_REG(SPIx->CR1,
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002a8a:	f023 03bf 	bic.w	r3, r3, #191	; 0xbf
 8002a8e:	683a      	ldr	r2, [r7, #0]
 8002a90:	6811      	ldr	r1, [r2, #0]
 8002a92:	683a      	ldr	r2, [r7, #0]
 8002a94:	6852      	ldr	r2, [r2, #4]
 8002a96:	4311      	orrs	r1, r2
 8002a98:	683a      	ldr	r2, [r7, #0]
 8002a9a:	68d2      	ldr	r2, [r2, #12]
 8002a9c:	4311      	orrs	r1, r2
 8002a9e:	683a      	ldr	r2, [r7, #0]
 8002aa0:	6912      	ldr	r2, [r2, #16]
 8002aa2:	4311      	orrs	r1, r2
 8002aa4:	683a      	ldr	r2, [r7, #0]
 8002aa6:	6952      	ldr	r2, [r2, #20]
 8002aa8:	4311      	orrs	r1, r2
 8002aaa:	683a      	ldr	r2, [r7, #0]
 8002aac:	6992      	ldr	r2, [r2, #24]
 8002aae:	4311      	orrs	r1, r2
 8002ab0:	683a      	ldr	r2, [r7, #0]
 8002ab2:	69d2      	ldr	r2, [r2, #28]
 8002ab4:	4311      	orrs	r1, r2
 8002ab6:	683a      	ldr	r2, [r7, #0]
 8002ab8:	6a12      	ldr	r2, [r2, #32]
 8002aba:	430a      	orrs	r2, r1
 8002abc:	431a      	orrs	r2, r3
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	601a      	str	r2, [r3, #0]
    /*---------------------------- SPIx CR2 Configuration ------------------------
     * Configure SPIx CR2 with parameters:
     * - DataWidth:          DS[3:0] bits
     * - NSS management:     SSOE bit
     */
    MODIFY_REG(SPIx->CR2,
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	685b      	ldr	r3, [r3, #4]
 8002ac6:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002aca:	f023 0304 	bic.w	r3, r3, #4
 8002ace:	683a      	ldr	r2, [r7, #0]
 8002ad0:	6891      	ldr	r1, [r2, #8]
 8002ad2:	683a      	ldr	r2, [r7, #0]
 8002ad4:	6952      	ldr	r2, [r2, #20]
 8002ad6:	0c12      	lsrs	r2, r2, #16
 8002ad8:	430a      	orrs	r2, r1
 8002ada:	431a      	orrs	r2, r3
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	605a      	str	r2, [r3, #4]
               SPI_CR2_DS | SPI_CR2_SSOE,
               SPI_InitStruct->DataWidth | (SPI_InitStruct->NSS >> 16U));

    /* Set Rx FIFO to Quarter (1 Byte) in case of 8 Bits mode. No DataPacking by default */
    if (SPI_InitStruct->DataWidth < LL_SPI_DATAWIDTH_9BIT)
 8002ae0:	683b      	ldr	r3, [r7, #0]
 8002ae2:	689b      	ldr	r3, [r3, #8]
 8002ae4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002ae8:	d204      	bcs.n	8002af4 <LL_SPI_Init+0x8c>
    {
      LL_SPI_SetRxFIFOThreshold(SPIx, LL_SPI_RX_FIFO_TH_QUARTER);
 8002aea:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002aee:	6878      	ldr	r0, [r7, #4]
 8002af0:	f7ff ff97 	bl	8002a22 <LL_SPI_SetRxFIFOThreshold>

    /*---------------------------- SPIx CRCPR Configuration ----------------------
     * Configure SPIx CRCPR with parameters:
     * - CRCPoly:            CRCPOLY[15:0] bits
     */
    if (SPI_InitStruct->CRCCalculation == LL_SPI_CRCCALCULATION_ENABLE)
 8002af4:	683b      	ldr	r3, [r7, #0]
 8002af6:	6a1b      	ldr	r3, [r3, #32]
 8002af8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002afc:	d105      	bne.n	8002b0a <LL_SPI_Init+0xa2>
    {
      assert_param(IS_LL_SPI_CRC_POLYNOMIAL(SPI_InitStruct->CRCPoly));
      LL_SPI_SetCRCPolynomial(SPIx, SPI_InitStruct->CRCPoly);
 8002afe:	683b      	ldr	r3, [r7, #0]
 8002b00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b02:	4619      	mov	r1, r3
 8002b04:	6878      	ldr	r0, [r7, #4]
 8002b06:	f7ff ff9f 	bl	8002a48 <LL_SPI_SetCRCPolynomial>
    }
    status = SUCCESS;
 8002b0a:	2300      	movs	r3, #0
 8002b0c:	73fb      	strb	r3, [r7, #15]

#if defined (SPI_I2S_SUPPORT)
  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  CLEAR_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2S_SUPPORT */
  return status;
 8002b0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b10:	4618      	mov	r0, r3
 8002b12:	3710      	adds	r7, #16
 8002b14:	46bd      	mov	sp, r7
 8002b16:	bd80      	pop	{r7, pc}

08002b18 <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Number of ticks
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 8002b18:	b480      	push	{r7}
 8002b1a:	b083      	sub	sp, #12
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	6078      	str	r0, [r7, #4]
 8002b20:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 8002b22:	4909      	ldr	r1, [pc, #36]	; (8002b48 <LL_InitTick+0x30>)
 8002b24:	687a      	ldr	r2, [r7, #4]
 8002b26:	683b      	ldr	r3, [r7, #0]
 8002b28:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b2c:	3b01      	subs	r3, #1
 8002b2e:	604b      	str	r3, [r1, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 8002b30:	4b05      	ldr	r3, [pc, #20]	; (8002b48 <LL_InitTick+0x30>)
 8002b32:	2200      	movs	r2, #0
 8002b34:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002b36:	4b04      	ldr	r3, [pc, #16]	; (8002b48 <LL_InitTick+0x30>)
 8002b38:	2205      	movs	r2, #5
 8002b3a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 8002b3c:	bf00      	nop
 8002b3e:	370c      	adds	r7, #12
 8002b40:	46bd      	mov	sp, r7
 8002b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b46:	4770      	bx	lr
 8002b48:	e000e010 	.word	0xe000e010

08002b4c <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 8002b4c:	b580      	push	{r7, lr}
 8002b4e:	b082      	sub	sp, #8
 8002b50:	af00      	add	r7, sp, #0
 8002b52:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 8002b54:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002b58:	6878      	ldr	r0, [r7, #4]
 8002b5a:	f7ff ffdd 	bl	8002b18 <LL_InitTick>
}
 8002b5e:	bf00      	nop
 8002b60:	3708      	adds	r7, #8
 8002b62:	46bd      	mov	sp, r7
 8002b64:	bd80      	pop	{r7, pc}
	...

08002b68 <LL_mDelay>:
  *         will configure Systick to 1ms
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
void LL_mDelay(uint32_t Delay)
{
 8002b68:	b480      	push	{r7}
 8002b6a:	b085      	sub	sp, #20
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	6078      	str	r0, [r7, #4]
  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 8002b70:	4b0e      	ldr	r3, [pc, #56]	; (8002bac <LL_mDelay+0x44>)
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	60fb      	str	r3, [r7, #12]
  /* Add this code to indicate that local variable is not used */
  ((void)tmp);
 8002b76:	68fb      	ldr	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (Delay < LL_MAX_DELAY)
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b7e:	d00c      	beq.n	8002b9a <LL_mDelay+0x32>
  {
    Delay++;
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	3301      	adds	r3, #1
 8002b84:	607b      	str	r3, [r7, #4]
  }

  while (Delay)
 8002b86:	e008      	b.n	8002b9a <LL_mDelay+0x32>
  {
    if ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
 8002b88:	4b08      	ldr	r3, [pc, #32]	; (8002bac <LL_mDelay+0x44>)
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d002      	beq.n	8002b9a <LL_mDelay+0x32>
    {
      Delay--;
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	3b01      	subs	r3, #1
 8002b98:	607b      	str	r3, [r7, #4]
  while (Delay)
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d1f3      	bne.n	8002b88 <LL_mDelay+0x20>
    }
  }
}
 8002ba0:	bf00      	nop
 8002ba2:	3714      	adds	r7, #20
 8002ba4:	46bd      	mov	sp, r7
 8002ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002baa:	4770      	bx	lr
 8002bac:	e000e010 	.word	0xe000e010

08002bb0 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8002bb0:	b480      	push	{r7}
 8002bb2:	b083      	sub	sp, #12
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8002bb8:	4a04      	ldr	r2, [pc, #16]	; (8002bcc <LL_SetSystemCoreClock+0x1c>)
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	6013      	str	r3, [r2, #0]
}
 8002bbe:	bf00      	nop
 8002bc0:	370c      	adds	r7, #12
 8002bc2:	46bd      	mov	sp, r7
 8002bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc8:	4770      	bx	lr
 8002bca:	bf00      	nop
 8002bcc:	20000000 	.word	0x20000000

08002bd0 <LL_GPIO_SetOutputPin>:
{
 8002bd0:	b480      	push	{r7}
 8002bd2:	b083      	sub	sp, #12
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	6078      	str	r0, [r7, #4]
 8002bd8:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	683a      	ldr	r2, [r7, #0]
 8002bde:	619a      	str	r2, [r3, #24]
}
 8002be0:	bf00      	nop
 8002be2:	370c      	adds	r7, #12
 8002be4:	46bd      	mov	sp, r7
 8002be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bea:	4770      	bx	lr

08002bec <LL_GPIO_ResetOutputPin>:
{
 8002bec:	b480      	push	{r7}
 8002bee:	b083      	sub	sp, #12
 8002bf0:	af00      	add	r7, sp, #0
 8002bf2:	6078      	str	r0, [r7, #4]
 8002bf4:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	683a      	ldr	r2, [r7, #0]
 8002bfa:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002bfc:	bf00      	nop
 8002bfe:	370c      	adds	r7, #12
 8002c00:	46bd      	mov	sp, r7
 8002c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c06:	4770      	bx	lr

08002c08 <HAL_LCD_Init>:
uint8_t AlreadyEnterMenu=0;
uint8_t	ConfigurationStage=0;
uint8_t AlreadyEnterAlarmConfig=0;

void HAL_LCD_Init(void)
{
 8002c08:	b580      	push	{r7, lr}
 8002c0a:	af00      	add	r7, sp, #0
	/* This function initialize the LCD, this function must be call first
	before performing any operation in the LCD, the used GPIOs were initialized in the main */

	/*Before starting sending information to the LCD,
	it is necessary to initialize the SPI communication*/
	MX_SPI1_Init();
 8002c0c:	f7fe ffbe 	bl	8001b8c <MX_SPI1_Init>

	/*We need to make sure the LCD reaches 3.3V, therefore we make a delay of 1ms after reseting the LCD
	to start sending information*/
	HAL_LCD_Reset();
 8002c10:	f000 f822 	bl	8002c58 <HAL_LCD_Reset>
	LL_mDelay(1);
 8002c14:	2001      	movs	r0, #1
 8002c16:	f7ff ffa7 	bl	8002b68 <LL_mDelay>

	/*These commands are necessary to initialize the LCD, you can find
	them in the datasheet of the LCD NHD-C12832A1Z-FSW-FBW-3V3 or chip on glass ST7565R */

	/*We set the segment (columns) order to NORMAL*/
	HAL_LCD_Send_Command(CMD_ADC_SELECT(ADC_NORMAL));
 8002c1a:	20a0      	movs	r0, #160	; 0xa0
 8002c1c:	f000 f841 	bl	8002ca2 <HAL_LCD_Send_Command>

	 /*TURNS OFF the display*/
	HAL_LCD_Send_Command(CMD_DISPLAY_ON_OFF(DISPLAY_OFF));
 8002c20:	20ae      	movs	r0, #174	; 0xae
 8002c22:	f000 f83e 	bl	8002ca2 <HAL_LCD_Send_Command>

	/*Selects COM output scan direction to normal direction*/
	HAL_LCD_Send_Command(CMD_COM_DIRECTION(COM_DIRECTION_REVERSE));
 8002c26:	20c8      	movs	r0, #200	; 0xc8
 8002c28:	f000 f83b 	bl	8002ca2 <HAL_LCD_Send_Command>

	/*Sets the LCD drive voltage bias ratio to 1/9*/
	HAL_LCD_Send_Command(CMD_BIAS_RATIO(CMD_BIAS_19));
 8002c2c:	20a2      	movs	r0, #162	; 0xa2
 8002c2e:	f000 f838 	bl	8002ca2 <HAL_LCD_Send_Command>

	/*Select internal power supply 111*/
	HAL_LCD_Send_Command(CMD_PWR_CONTROL(PWR_INTERNAL_SUPPLY));
 8002c32:	202f      	movs	r0, #47	; 0x2f
 8002c34:	f000 f835 	bl	8002ca2 <HAL_LCD_Send_Command>

	/*Select internal resistor ratio 001 */
	HAL_LCD_Send_Command(CMD_RES_RATIO(RES_RATIO_35));
 8002c38:	2021      	movs	r0, #33	; 0x21
 8002c3a:	f000 f832 	bl	8002ca2 <HAL_LCD_Send_Command>

	/*Electronic volume mode  */
	HAL_LCD_Send_Command(CMD_ELEC_VOL_MODE);
 8002c3e:	2081      	movs	r0, #129	; 0x81
 8002c40:	f000 f82f 	bl	8002ca2 <HAL_LCD_Send_Command>

	/*SET electronic volume (contrast), please NOTE this value is different from the datasheet,
	the datasheet specifies to configure a 3F, however, the contrast is to high and we would have
	problems to see the configured pixel in further LCD configurations*/
	HAL_LCD_Send_Command(CMD_ELEC_VOL_SET_LOW);
 8002c44:	201f      	movs	r0, #31
 8002c46:	f000 f82c 	bl	8002ca2 <HAL_LCD_Send_Command>

	/* End of the initialization commands from datasheet, the following commands are just to prepare the
	 LCD before start implementing functions */

	/* With this command we want to set all the points in the LCD to work normal*/
	HAL_LCD_Send_Command(CMD_LCD_POINTS(LCD_POINTS_NORMAL));
 8002c4a:	20a4      	movs	r0, #164	; 0xa4
 8002c4c:	f000 f829 	bl	8002ca2 <HAL_LCD_Send_Command>

	/*After initializating the LCD, it is necessary to clear all display because
	it could have information in RAM after it was turned off*/
	HAL_LCD_Clear();
 8002c50:	f000 f853 	bl	8002cfa <HAL_LCD_Clear>

	return;
 8002c54:	bf00      	nop
}
 8002c56:	bd80      	pop	{r7, pc}

08002c58 <HAL_LCD_Reset>:
void HAL_LCD_Reset(void)
{
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	af00      	add	r7, sp, #0
	/*Pin PA6 is configured as RESET signal of LCD,
	when the reset signal is inactive, it is HIGH, if we want to reset the LCD
	, we reset the signal to LOW and release
	PA6   ------> LCD_RESET*/

	LL_GPIO_ResetOutputPin(LCD_RESET_GPIO_Port,LCD_RESET_Pin);
 8002c5c:	2140      	movs	r1, #64	; 0x40
 8002c5e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002c62:	f7ff ffc3 	bl	8002bec <LL_GPIO_ResetOutputPin>
	LL_mDelay(1);
 8002c66:	2001      	movs	r0, #1
 8002c68:	f7ff ff7e 	bl	8002b68 <LL_mDelay>
	LL_GPIO_SetOutputPin(LCD_RESET_GPIO_Port,LCD_RESET_Pin);
 8002c6c:	2140      	movs	r1, #64	; 0x40
 8002c6e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002c72:	f7ff ffad 	bl	8002bd0 <LL_GPIO_SetOutputPin>

	return;
 8002c76:	bf00      	nop
}
 8002c78:	bd80      	pop	{r7, pc}

08002c7a <HAL_LCD_A0_Data>:

void HAL_LCD_A0_Data(void)
{
 8002c7a:	b580      	push	{r7, lr}
 8002c7c:	af00      	add	r7, sp, #0
	/*Pin PA8 is configured as A0 signal of LCD,
	when the A0 is HIGH, the information is a DATA
	PA8   ------> LCD_A0*/
	LL_GPIO_SetOutputPin(LCD_A0_GPIO_Port,LCD_A0_Pin);
 8002c7e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002c82:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002c86:	f7ff ffa3 	bl	8002bd0 <LL_GPIO_SetOutputPin>

	return;
 8002c8a:	bf00      	nop
}
 8002c8c:	bd80      	pop	{r7, pc}

08002c8e <HAL_LCD_A0_Command>:
void HAL_LCD_A0_Command(void)
{
 8002c8e:	b580      	push	{r7, lr}
 8002c90:	af00      	add	r7, sp, #0
	/*Pin PA8 is configured as A0 signal of LCD,
	when the A0 is LOW, the information is a COMMAND
	PA8   ------> LCD_A0*/
	LL_GPIO_ResetOutputPin(LCD_A0_GPIO_Port,LCD_A0_Pin);
 8002c92:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002c96:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002c9a:	f7ff ffa7 	bl	8002bec <LL_GPIO_ResetOutputPin>

	return;
 8002c9e:	bf00      	nop
}
 8002ca0:	bd80      	pop	{r7, pc}

08002ca2 <HAL_LCD_Send_Command>:

void HAL_LCD_Send_Command(uint8_t command)
{
 8002ca2:	b580      	push	{r7, lr}
 8002ca4:	b082      	sub	sp, #8
 8002ca6:	af00      	add	r7, sp, #0
 8002ca8:	4603      	mov	r3, r0
 8002caa:	71fb      	strb	r3, [r7, #7]
	/*Function to send a command through SPI1, it configures automatically the A0=0
	therefore, it is a command. It enables CHIP SELECT signal and disables it after transmission is done */
	MX_SPI1_CS_Enable();
 8002cac:	f7fe fff8 	bl	8001ca0 <MX_SPI1_CS_Enable>
	HAL_LCD_A0_Command();
 8002cb0:	f7ff ffed 	bl	8002c8e <HAL_LCD_A0_Command>
	MX_SPI1_Send(command);
 8002cb4:	79fb      	ldrb	r3, [r7, #7]
 8002cb6:	4618      	mov	r0, r3
 8002cb8:	f7fe ffd4 	bl	8001c64 <MX_SPI1_Send>
	LL_mDelay(0.1);
 8002cbc:	2000      	movs	r0, #0
 8002cbe:	f7ff ff53 	bl	8002b68 <LL_mDelay>
	MX_SPI1_CS_Disable();
 8002cc2:	f7fe fff7 	bl	8001cb4 <MX_SPI1_CS_Disable>

	return;
 8002cc6:	bf00      	nop
}
 8002cc8:	3708      	adds	r7, #8
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	bd80      	pop	{r7, pc}

08002cce <HAL_LCD_Send_Data>:

void HAL_LCD_Send_Data(uint8_t data)
{
 8002cce:	b580      	push	{r7, lr}
 8002cd0:	b082      	sub	sp, #8
 8002cd2:	af00      	add	r7, sp, #0
 8002cd4:	4603      	mov	r3, r0
 8002cd6:	71fb      	strb	r3, [r7, #7]
	/*Function to send a data through SPI1, it configures automatically the A0=1
	therefore, it is a data. It enables CHIP SELECT signal and disables it after transmission is done */
	MX_SPI1_CS_Enable();
 8002cd8:	f7fe ffe2 	bl	8001ca0 <MX_SPI1_CS_Enable>
	HAL_LCD_A0_Data();
 8002cdc:	f7ff ffcd 	bl	8002c7a <HAL_LCD_A0_Data>
	MX_SPI1_Send(data);
 8002ce0:	79fb      	ldrb	r3, [r7, #7]
 8002ce2:	4618      	mov	r0, r3
 8002ce4:	f7fe ffbe 	bl	8001c64 <MX_SPI1_Send>
	LL_mDelay(0.1);
 8002ce8:	2000      	movs	r0, #0
 8002cea:	f7ff ff3d 	bl	8002b68 <LL_mDelay>
	MX_SPI1_CS_Disable();
 8002cee:	f7fe ffe1 	bl	8001cb4 <MX_SPI1_CS_Disable>

	return;
 8002cf2:	bf00      	nop
}
 8002cf4:	3708      	adds	r7, #8
 8002cf6:	46bd      	mov	sp, r7
 8002cf8:	bd80      	pop	{r7, pc}

08002cfa <HAL_LCD_Clear>:

void HAL_LCD_Clear(void)
{
 8002cfa:	b580      	push	{r7, lr}
 8002cfc:	b082      	sub	sp, #8
 8002cfe:	af00      	add	r7, sp, #0
	/*Function to clear ALL LCD, from page=0, column =0,
	to page = 3, column = 127, after clear, the cursor
	is set at page=0, column=0*/
	HAL_LCD_Send_Command(CMD_DISPLAY_ON_OFF(DISPLAY_OFF));
 8002d00:	20ae      	movs	r0, #174	; 0xae
 8002d02:	f7ff ffce 	bl	8002ca2 <HAL_LCD_Send_Command>
	for (uint8_t page=0 ; page <= MAX_PAGES ; page++)
 8002d06:	2300      	movs	r3, #0
 8002d08:	71fb      	strb	r3, [r7, #7]
 8002d0a:	e014      	b.n	8002d36 <HAL_LCD_Clear+0x3c>
	{

		HAL_LCD_Set_Position(0,page);
 8002d0c:	79fb      	ldrb	r3, [r7, #7]
 8002d0e:	4619      	mov	r1, r3
 8002d10:	2000      	movs	r0, #0
 8002d12:	f000 f81e 	bl	8002d52 <HAL_LCD_Set_Position>
		for(uint8_t column=0;column<= MAX_WIDHT ; column++)
 8002d16:	2300      	movs	r3, #0
 8002d18:	71bb      	strb	r3, [r7, #6]
 8002d1a:	e005      	b.n	8002d28 <HAL_LCD_Clear+0x2e>
		{
			HAL_LCD_Send_Data(ERASE_BYTE);
 8002d1c:	2000      	movs	r0, #0
 8002d1e:	f7ff ffd6 	bl	8002cce <HAL_LCD_Send_Data>
		for(uint8_t column=0;column<= MAX_WIDHT ; column++)
 8002d22:	79bb      	ldrb	r3, [r7, #6]
 8002d24:	3301      	adds	r3, #1
 8002d26:	71bb      	strb	r3, [r7, #6]
 8002d28:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	daf5      	bge.n	8002d1c <HAL_LCD_Clear+0x22>
	for (uint8_t page=0 ; page <= MAX_PAGES ; page++)
 8002d30:	79fb      	ldrb	r3, [r7, #7]
 8002d32:	3301      	adds	r3, #1
 8002d34:	71fb      	strb	r3, [r7, #7]
 8002d36:	79fb      	ldrb	r3, [r7, #7]
 8002d38:	2b03      	cmp	r3, #3
 8002d3a:	d9e7      	bls.n	8002d0c <HAL_LCD_Clear+0x12>
		}
	}
	HAL_LCD_Set_Position(0,0);
 8002d3c:	2100      	movs	r1, #0
 8002d3e:	2000      	movs	r0, #0
 8002d40:	f000 f807 	bl	8002d52 <HAL_LCD_Set_Position>
	HAL_LCD_Send_Command(CMD_DISPLAY_ON_OFF(DISPLAY_ON));
 8002d44:	20af      	movs	r0, #175	; 0xaf
 8002d46:	f7ff ffac 	bl	8002ca2 <HAL_LCD_Send_Command>

	return;
 8002d4a:	bf00      	nop
}
 8002d4c:	3708      	adds	r7, #8
 8002d4e:	46bd      	mov	sp, r7
 8002d50:	bd80      	pop	{r7, pc}

08002d52 <HAL_LCD_Set_Position>:

void HAL_LCD_Set_Position(uint8_t column, uint8_t page)
{
 8002d52:	b580      	push	{r7, lr}
 8002d54:	b082      	sub	sp, #8
 8002d56:	af00      	add	r7, sp, #0
 8002d58:	4603      	mov	r3, r0
 8002d5a:	460a      	mov	r2, r1
 8002d5c:	71fb      	strb	r3, [r7, #7]
 8002d5e:	4613      	mov	r3, r2
 8002d60:	71bb      	strb	r3, [r7, #6]
	/*This function sets the position of the cursor, remember that
	MAX COLUMN = 127 and MAX PAGE = 3, the cursor is not explicit showed in the LCD,
	it is just a reference word to understand where the LCD starting is*/
	HAL_LCD_Send_Command(CMD_COLUMN_MSB(column));
 8002d62:	79fb      	ldrb	r3, [r7, #7]
 8002d64:	091b      	lsrs	r3, r3, #4
 8002d66:	b2db      	uxtb	r3, r3
 8002d68:	b25b      	sxtb	r3, r3
 8002d6a:	f043 0310 	orr.w	r3, r3, #16
 8002d6e:	b25b      	sxtb	r3, r3
 8002d70:	b2db      	uxtb	r3, r3
 8002d72:	4618      	mov	r0, r3
 8002d74:	f7ff ff95 	bl	8002ca2 <HAL_LCD_Send_Command>
	HAL_LCD_Send_Command(CMD_COLUMN_LSB(column));
 8002d78:	79fb      	ldrb	r3, [r7, #7]
 8002d7a:	f003 030f 	and.w	r3, r3, #15
 8002d7e:	b2db      	uxtb	r3, r3
 8002d80:	4618      	mov	r0, r3
 8002d82:	f7ff ff8e 	bl	8002ca2 <HAL_LCD_Send_Command>
	HAL_LCD_Send_Command(CMD_PAGE(page));
 8002d86:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8002d8a:	f003 030f 	and.w	r3, r3, #15
 8002d8e:	b25b      	sxtb	r3, r3
 8002d90:	f063 034f 	orn	r3, r3, #79	; 0x4f
 8002d94:	b25b      	sxtb	r3, r3
 8002d96:	b2db      	uxtb	r3, r3
 8002d98:	4618      	mov	r0, r3
 8002d9a:	f7ff ff82 	bl	8002ca2 <HAL_LCD_Send_Command>

	return;
 8002d9e:	bf00      	nop
}
 8002da0:	3708      	adds	r7, #8
 8002da2:	46bd      	mov	sp, r7
 8002da4:	bd80      	pop	{r7, pc}
	...

08002da8 <HAL_LCD_Write_ascii>:
void HAL_LCD_Write_ascii(uint8_t ascii, uint8_t column, uint8_t page)
{
 8002da8:	b580      	push	{r7, lr}
 8002daa:	b084      	sub	sp, #16
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	4603      	mov	r3, r0
 8002db0:	71fb      	strb	r3, [r7, #7]
 8002db2:	460b      	mov	r3, r1
 8002db4:	71bb      	strb	r3, [r7, #6]
 8002db6:	4613      	mov	r3, r2
 8002db8:	717b      	strb	r3, [r7, #5]
	/*This function requires a byte to print a single ascii character in the LCD,
	this function also requires the exact page and column to print the ascii character in the lcd
	remember that, MAX_WIDTH = 127, MAX_PAGE = 3 */
	HAL_LCD_Send_Command(CMD_DISPLAY_ON_OFF(DISPLAY_ON));
 8002dba:	20af      	movs	r0, #175	; 0xaf
 8002dbc:	f7ff ff71 	bl	8002ca2 <HAL_LCD_Send_Command>
	HAL_LCD_Set_Position(column,page);
 8002dc0:	797a      	ldrb	r2, [r7, #5]
 8002dc2:	79bb      	ldrb	r3, [r7, #6]
 8002dc4:	4611      	mov	r1, r2
 8002dc6:	4618      	mov	r0, r3
 8002dc8:	f7ff ffc3 	bl	8002d52 <HAL_LCD_Set_Position>

	uint8_t *arr = font;
 8002dcc:	4b11      	ldr	r3, [pc, #68]	; (8002e14 <HAL_LCD_Write_ascii+0x6c>)
 8002dce:	60bb      	str	r3, [r7, #8]
	for (uint8_t i=0; i<MAX_PIXEL_WIDTH ; i++)
 8002dd0:	2300      	movs	r3, #0
 8002dd2:	73fb      	strb	r3, [r7, #15]
 8002dd4:	e013      	b.n	8002dfe <HAL_LCD_Write_ascii+0x56>
	{
		HAL_LCD_Send_Data(HAL_REVERSE_BYTE(arr[(ascii*5)+i]));
 8002dd6:	79fa      	ldrb	r2, [r7, #7]
 8002dd8:	4613      	mov	r3, r2
 8002dda:	009b      	lsls	r3, r3, #2
 8002ddc:	441a      	add	r2, r3
 8002dde:	7bfb      	ldrb	r3, [r7, #15]
 8002de0:	4413      	add	r3, r2
 8002de2:	461a      	mov	r2, r3
 8002de4:	68bb      	ldr	r3, [r7, #8]
 8002de6:	4413      	add	r3, r2
 8002de8:	781b      	ldrb	r3, [r3, #0]
 8002dea:	4618      	mov	r0, r3
 8002dec:	f000 f814 	bl	8002e18 <HAL_REVERSE_BYTE>
 8002df0:	4603      	mov	r3, r0
 8002df2:	4618      	mov	r0, r3
 8002df4:	f7ff ff6b 	bl	8002cce <HAL_LCD_Send_Data>
	for (uint8_t i=0; i<MAX_PIXEL_WIDTH ; i++)
 8002df8:	7bfb      	ldrb	r3, [r7, #15]
 8002dfa:	3301      	adds	r3, #1
 8002dfc:	73fb      	strb	r3, [r7, #15]
 8002dfe:	7bfb      	ldrb	r3, [r7, #15]
 8002e00:	2b04      	cmp	r3, #4
 8002e02:	d9e8      	bls.n	8002dd6 <HAL_LCD_Write_ascii+0x2e>
	}

	HAL_LCD_Send_Data(LETTER_SEPARATOR_BYTE);
 8002e04:	2000      	movs	r0, #0
 8002e06:	f7ff ff62 	bl	8002cce <HAL_LCD_Send_Data>

	return;
 8002e0a:	bf00      	nop
}
 8002e0c:	3710      	adds	r7, #16
 8002e0e:	46bd      	mov	sp, r7
 8002e10:	bd80      	pop	{r7, pc}
 8002e12:	bf00      	nop
 8002e14:	20000004 	.word	0x20000004

08002e18 <HAL_REVERSE_BYTE>:
uint8_t HAL_REVERSE_BYTE(uint8_t byte)
{
 8002e18:	b480      	push	{r7}
 8002e1a:	b083      	sub	sp, #12
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	4603      	mov	r3, r0
 8002e20:	71fb      	strb	r3, [r7, #7]
	/*This function reverse a single BYTE, why do we need this function?
	remember when we reversed the COMs in the HAL_LCD_Init() function, due this
	the line address of the pages was flip, this means that the MSB line of each page was in the bottom
	and the LSB was at the top. You need a function to reverse the data byte */
	byte = (byte & 0xF0) >> 4 | (byte & 0x0F) << 4;
 8002e22:	79fb      	ldrb	r3, [r7, #7]
 8002e24:	091b      	lsrs	r3, r3, #4
 8002e26:	b2db      	uxtb	r3, r3
 8002e28:	b25a      	sxtb	r2, r3
 8002e2a:	79fb      	ldrb	r3, [r7, #7]
 8002e2c:	011b      	lsls	r3, r3, #4
 8002e2e:	b25b      	sxtb	r3, r3
 8002e30:	4313      	orrs	r3, r2
 8002e32:	b25b      	sxtb	r3, r3
 8002e34:	71fb      	strb	r3, [r7, #7]
	byte = (byte & 0xCC) >> 2 | (byte & 0x33) << 2;
 8002e36:	79fb      	ldrb	r3, [r7, #7]
 8002e38:	109b      	asrs	r3, r3, #2
 8002e3a:	b25b      	sxtb	r3, r3
 8002e3c:	f003 0333 	and.w	r3, r3, #51	; 0x33
 8002e40:	b25a      	sxtb	r2, r3
 8002e42:	79fb      	ldrb	r3, [r7, #7]
 8002e44:	009b      	lsls	r3, r3, #2
 8002e46:	b25b      	sxtb	r3, r3
 8002e48:	f023 0333 	bic.w	r3, r3, #51	; 0x33
 8002e4c:	b25b      	sxtb	r3, r3
 8002e4e:	4313      	orrs	r3, r2
 8002e50:	b25b      	sxtb	r3, r3
 8002e52:	71fb      	strb	r3, [r7, #7]
	byte = (byte & 0xAA) >> 1 | (byte & 0x55) << 1;
 8002e54:	79fb      	ldrb	r3, [r7, #7]
 8002e56:	105b      	asrs	r3, r3, #1
 8002e58:	b25b      	sxtb	r3, r3
 8002e5a:	f003 0355 	and.w	r3, r3, #85	; 0x55
 8002e5e:	b25a      	sxtb	r2, r3
 8002e60:	79fb      	ldrb	r3, [r7, #7]
 8002e62:	005b      	lsls	r3, r3, #1
 8002e64:	b25b      	sxtb	r3, r3
 8002e66:	f023 0355 	bic.w	r3, r3, #85	; 0x55
 8002e6a:	b25b      	sxtb	r3, r3
 8002e6c:	4313      	orrs	r3, r2
 8002e6e:	b25b      	sxtb	r3, r3
 8002e70:	71fb      	strb	r3, [r7, #7]

	return byte;
 8002e72:	79fb      	ldrb	r3, [r7, #7]
}
 8002e74:	4618      	mov	r0, r3
 8002e76:	370c      	adds	r7, #12
 8002e78:	46bd      	mov	sp, r7
 8002e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e7e:	4770      	bx	lr

08002e80 <HAL_LCD_Write_AsciiString>:

void HAL_LCD_Write_AsciiString(uint8_t *word, uint8_t column, uint8_t page)
{
 8002e80:	b580      	push	{r7, lr}
 8002e82:	b084      	sub	sp, #16
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	6078      	str	r0, [r7, #4]
 8002e88:	460b      	mov	r3, r1
 8002e8a:	70fb      	strb	r3, [r7, #3]
 8002e8c:	4613      	mov	r3, r2
 8002e8e:	70bb      	strb	r3, [r7, #2]
	/*This function writes a ascii string on the display, it could be a string like
	"Hello", "123", "Hello123" or "Hello 123", this function considers also spaces*/
	HAL_LCD_Set_Position(column,page);
 8002e90:	78ba      	ldrb	r2, [r7, #2]
 8002e92:	78fb      	ldrb	r3, [r7, #3]
 8002e94:	4611      	mov	r1, r2
 8002e96:	4618      	mov	r0, r3
 8002e98:	f7ff ff5b 	bl	8002d52 <HAL_LCD_Set_Position>
	for (uint8_t i=0;i<21;i++)
 8002e9c:	2300      	movs	r3, #0
 8002e9e:	73fb      	strb	r3, [r7, #15]
 8002ea0:	e014      	b.n	8002ecc <HAL_LCD_Write_AsciiString+0x4c>
	{
		if (word[i]=='\0')
 8002ea2:	7bfb      	ldrb	r3, [r7, #15]
 8002ea4:	687a      	ldr	r2, [r7, #4]
 8002ea6:	4413      	add	r3, r2
 8002ea8:	781b      	ldrb	r3, [r3, #0]
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d013      	beq.n	8002ed6 <HAL_LCD_Write_AsciiString+0x56>
		{
			return;
		}//
		else
		{
		HAL_LCD_Write_ascii(word[i],column,page);
 8002eae:	7bfb      	ldrb	r3, [r7, #15]
 8002eb0:	687a      	ldr	r2, [r7, #4]
 8002eb2:	4413      	add	r3, r2
 8002eb4:	781b      	ldrb	r3, [r3, #0]
 8002eb6:	78ba      	ldrb	r2, [r7, #2]
 8002eb8:	78f9      	ldrb	r1, [r7, #3]
 8002eba:	4618      	mov	r0, r3
 8002ebc:	f7ff ff74 	bl	8002da8 <HAL_LCD_Write_ascii>
		column+=6;
 8002ec0:	78fb      	ldrb	r3, [r7, #3]
 8002ec2:	3306      	adds	r3, #6
 8002ec4:	70fb      	strb	r3, [r7, #3]
	for (uint8_t i=0;i<21;i++)
 8002ec6:	7bfb      	ldrb	r3, [r7, #15]
 8002ec8:	3301      	adds	r3, #1
 8002eca:	73fb      	strb	r3, [r7, #15]
 8002ecc:	7bfb      	ldrb	r3, [r7, #15]
 8002ece:	2b14      	cmp	r3, #20
 8002ed0:	d9e7      	bls.n	8002ea2 <HAL_LCD_Write_AsciiString+0x22>
		}
	}

	return;
 8002ed2:	bf00      	nop
 8002ed4:	e000      	b.n	8002ed8 <HAL_LCD_Write_AsciiString+0x58>
			return;
 8002ed6:	bf00      	nop


}
 8002ed8:	3710      	adds	r7, #16
 8002eda:	46bd      	mov	sp, r7
 8002edc:	bd80      	pop	{r7, pc}
	...

08002ee0 <HAL_LCD_Write_Number>:

void HAL_LCD_Write_Number(uint8_t *number, uint8_t column, uint8_t page)
{
 8002ee0:	b580      	push	{r7, lr}
 8002ee2:	b084      	sub	sp, #16
 8002ee4:	af00      	add	r7, sp, #0
 8002ee6:	6078      	str	r0, [r7, #4]
 8002ee8:	460b      	mov	r3, r1
 8002eea:	70fb      	strb	r3, [r7, #3]
 8002eec:	4613      	mov	r3, r2
 8002eee:	70bb      	strb	r3, [r7, #2]
	/*This function writes a number of 2 digits, it also needs the column and page where you want the
	number, if the number is less than two digits, it will print 0#. Ex. If you want to print 9, the LCD
	will print 09*/
	uint8_t AsciiFirstDigit=*number/10+ADD_VALUE_TO_ASCII;
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	781b      	ldrb	r3, [r3, #0]
 8002ef4:	4a12      	ldr	r2, [pc, #72]	; (8002f40 <HAL_LCD_Write_Number+0x60>)
 8002ef6:	fba2 2303 	umull	r2, r3, r2, r3
 8002efa:	08db      	lsrs	r3, r3, #3
 8002efc:	b2db      	uxtb	r3, r3
 8002efe:	3330      	adds	r3, #48	; 0x30
 8002f00:	73fb      	strb	r3, [r7, #15]
	uint8_t AsciiSecondDigit = *number%10+ADD_VALUE_TO_ASCII;
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	781a      	ldrb	r2, [r3, #0]
 8002f06:	4b0e      	ldr	r3, [pc, #56]	; (8002f40 <HAL_LCD_Write_Number+0x60>)
 8002f08:	fba3 1302 	umull	r1, r3, r3, r2
 8002f0c:	08d9      	lsrs	r1, r3, #3
 8002f0e:	460b      	mov	r3, r1
 8002f10:	009b      	lsls	r3, r3, #2
 8002f12:	440b      	add	r3, r1
 8002f14:	005b      	lsls	r3, r3, #1
 8002f16:	1ad3      	subs	r3, r2, r3
 8002f18:	b2db      	uxtb	r3, r3
 8002f1a:	3330      	adds	r3, #48	; 0x30
 8002f1c:	73bb      	strb	r3, [r7, #14]
	uint8_t numberAscii [3]= {AsciiFirstDigit, AsciiSecondDigit,'\0'};
 8002f1e:	7bfb      	ldrb	r3, [r7, #15]
 8002f20:	723b      	strb	r3, [r7, #8]
 8002f22:	7bbb      	ldrb	r3, [r7, #14]
 8002f24:	727b      	strb	r3, [r7, #9]
 8002f26:	2300      	movs	r3, #0
 8002f28:	72bb      	strb	r3, [r7, #10]
	HAL_LCD_Write_AsciiString(numberAscii,column,page);
 8002f2a:	78ba      	ldrb	r2, [r7, #2]
 8002f2c:	78f9      	ldrb	r1, [r7, #3]
 8002f2e:	f107 0308 	add.w	r3, r7, #8
 8002f32:	4618      	mov	r0, r3
 8002f34:	f7ff ffa4 	bl	8002e80 <HAL_LCD_Write_AsciiString>

	return;
 8002f38:	bf00      	nop
}
 8002f3a:	3710      	adds	r7, #16
 8002f3c:	46bd      	mov	sp, r7
 8002f3e:	bd80      	pop	{r7, pc}
 8002f40:	cccccccd 	.word	0xcccccccd
 8002f44:	00000000 	.word	0x00000000

08002f48 <HAL_LCD_WELCOME_ENTER_TIME>:

void HAL_LCD_WELCOME_ENTER_TIME(uint8_t *PotValue,uint8_t *ButtonPressed, uint8_t *configuredRTC)
{
 8002f48:	b590      	push	{r4, r7, lr}
 8002f4a:	b087      	sub	sp, #28
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	60f8      	str	r0, [r7, #12]
 8002f50:	60b9      	str	r1, [r7, #8]
 8002f52:	607a      	str	r2, [r7, #4]
	/*This function is to illustrated the welcome screen of the LCD, the function illustrated the welcome message and afterwars it displays
	 the time to configure*/

	uint8_t hours =  (*PotValue)*0.24; // Calculation of hours (0-24) based on potentiometer value that goes from 0 to 100
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	781b      	ldrb	r3, [r3, #0]
 8002f58:	4618      	mov	r0, r3
 8002f5a:	f7fd fa87 	bl	800046c <__aeabi_i2d>
 8002f5e:	a369      	add	r3, pc, #420	; (adr r3, 8003104 <HAL_LCD_WELCOME_ENTER_TIME+0x1bc>)
 8002f60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f64:	f7fd fae8 	bl	8000538 <__aeabi_dmul>
 8002f68:	4603      	mov	r3, r0
 8002f6a:	460c      	mov	r4, r1
 8002f6c:	4618      	mov	r0, r3
 8002f6e:	4621      	mov	r1, r4
 8002f70:	f7fd fcf4 	bl	800095c <__aeabi_d2uiz>
 8002f74:	4603      	mov	r3, r0
 8002f76:	b2db      	uxtb	r3, r3
 8002f78:	75fb      	strb	r3, [r7, #23]
	uint8_t minutes = (*PotValue)*0.59; // Calculation of minutes (0-59) based on potentiometer value that goes from 0 to 100
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	781b      	ldrb	r3, [r3, #0]
 8002f7e:	4618      	mov	r0, r3
 8002f80:	f7fd fa74 	bl	800046c <__aeabi_i2d>
 8002f84:	a361      	add	r3, pc, #388	; (adr r3, 800310c <HAL_LCD_WELCOME_ENTER_TIME+0x1c4>)
 8002f86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f8a:	f7fd fad5 	bl	8000538 <__aeabi_dmul>
 8002f8e:	4603      	mov	r3, r0
 8002f90:	460c      	mov	r4, r1
 8002f92:	4618      	mov	r0, r3
 8002f94:	4621      	mov	r1, r4
 8002f96:	f7fd fce1 	bl	800095c <__aeabi_d2uiz>
 8002f9a:	4603      	mov	r3, r0
 8002f9c:	b2db      	uxtb	r3, r3
 8002f9e:	75bb      	strb	r3, [r7, #22]
	uint8_t seconds = (*PotValue)*0.59; // Calculation of seconds (0-59) based on potentiometer value that goes from 0 to 100
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	781b      	ldrb	r3, [r3, #0]
 8002fa4:	4618      	mov	r0, r3
 8002fa6:	f7fd fa61 	bl	800046c <__aeabi_i2d>
 8002faa:	a358      	add	r3, pc, #352	; (adr r3, 800310c <HAL_LCD_WELCOME_ENTER_TIME+0x1c4>)
 8002fac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002fb0:	f7fd fac2 	bl	8000538 <__aeabi_dmul>
 8002fb4:	4603      	mov	r3, r0
 8002fb6:	460c      	mov	r4, r1
 8002fb8:	4618      	mov	r0, r3
 8002fba:	4621      	mov	r1, r4
 8002fbc:	f7fd fcce 	bl	800095c <__aeabi_d2uiz>
 8002fc0:	4603      	mov	r3, r0
 8002fc2:	b2db      	uxtb	r3, r3
 8002fc4:	757b      	strb	r3, [r7, #21]


	if (AlreadyEnterMenu==1)
 8002fc6:	4b4a      	ldr	r3, [pc, #296]	; (80030f0 <HAL_LCD_WELCOME_ENTER_TIME+0x1a8>)
 8002fc8:	781b      	ldrb	r3, [r3, #0]
 8002fca:	2b01      	cmp	r3, #1
 8002fcc:	d167      	bne.n	800309e <HAL_LCD_WELCOME_ENTER_TIME+0x156>
	{
		switch(ConfigurationStage) //Configuration stage is necessary to know if hours were configured, afterwards minutes and finally seconds
 8002fce:	4b49      	ldr	r3, [pc, #292]	; (80030f4 <HAL_LCD_WELCOME_ENTER_TIME+0x1ac>)
 8002fd0:	781b      	ldrb	r3, [r3, #0]
 8002fd2:	2b01      	cmp	r3, #1
 8002fd4:	d01e      	beq.n	8003014 <HAL_LCD_WELCOME_ENTER_TIME+0xcc>
 8002fd6:	2b02      	cmp	r3, #2
 8002fd8:	d037      	beq.n	800304a <HAL_LCD_WELCOME_ENTER_TIME+0x102>
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d150      	bne.n	8003080 <HAL_LCD_WELCOME_ENTER_TIME+0x138>
		{

			case 0:
				HAL_LCD_Write_Number(&hours,0,3);
 8002fde:	f107 0317 	add.w	r3, r7, #23
 8002fe2:	2203      	movs	r2, #3
 8002fe4:	2100      	movs	r1, #0
 8002fe6:	4618      	mov	r0, r3
 8002fe8:	f7ff ff7a 	bl	8002ee0 <HAL_LCD_Write_Number>
				if (*ButtonPressed==1)
 8002fec:	68bb      	ldr	r3, [r7, #8]
 8002fee:	781b      	ldrb	r3, [r3, #0]
 8002ff0:	2b01      	cmp	r3, #1
 8002ff2:	d174      	bne.n	80030de <HAL_LCD_WELCOME_ENTER_TIME+0x196>
				{
					ConfigurationStage++;
 8002ff4:	4b3f      	ldr	r3, [pc, #252]	; (80030f4 <HAL_LCD_WELCOME_ENTER_TIME+0x1ac>)
 8002ff6:	781b      	ldrb	r3, [r3, #0]
 8002ff8:	3301      	adds	r3, #1
 8002ffa:	b2da      	uxtb	r2, r3
 8002ffc:	4b3d      	ldr	r3, [pc, #244]	; (80030f4 <HAL_LCD_WELCOME_ENTER_TIME+0x1ac>)
 8002ffe:	701a      	strb	r2, [r3, #0]
					HAL_LCD_Write_ascii(SYMBOL_ASCII_PLUS,108,3);
 8003000:	2203      	movs	r2, #3
 8003002:	216c      	movs	r1, #108	; 0x6c
 8003004:	202b      	movs	r0, #43	; 0x2b
 8003006:	f7ff fecf 	bl	8002da8 <HAL_LCD_Write_ascii>
					LL_mDelay(2000);
 800300a:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800300e:	f7ff fdab 	bl	8002b68 <LL_mDelay>
				}
				break;
 8003012:	e064      	b.n	80030de <HAL_LCD_WELCOME_ENTER_TIME+0x196>

			case 1:
				HAL_LCD_Write_Number(&minutes,18,3);
 8003014:	f107 0316 	add.w	r3, r7, #22
 8003018:	2203      	movs	r2, #3
 800301a:	2112      	movs	r1, #18
 800301c:	4618      	mov	r0, r3
 800301e:	f7ff ff5f 	bl	8002ee0 <HAL_LCD_Write_Number>
				if (*ButtonPressed==1)
 8003022:	68bb      	ldr	r3, [r7, #8]
 8003024:	781b      	ldrb	r3, [r3, #0]
 8003026:	2b01      	cmp	r3, #1
 8003028:	d15b      	bne.n	80030e2 <HAL_LCD_WELCOME_ENTER_TIME+0x19a>
				{
					ConfigurationStage++;
 800302a:	4b32      	ldr	r3, [pc, #200]	; (80030f4 <HAL_LCD_WELCOME_ENTER_TIME+0x1ac>)
 800302c:	781b      	ldrb	r3, [r3, #0]
 800302e:	3301      	adds	r3, #1
 8003030:	b2da      	uxtb	r2, r3
 8003032:	4b30      	ldr	r3, [pc, #192]	; (80030f4 <HAL_LCD_WELCOME_ENTER_TIME+0x1ac>)
 8003034:	701a      	strb	r2, [r3, #0]
					HAL_LCD_Write_ascii(SYMBOL_ASCII_PLUS,114,3);
 8003036:	2203      	movs	r2, #3
 8003038:	2172      	movs	r1, #114	; 0x72
 800303a:	202b      	movs	r0, #43	; 0x2b
 800303c:	f7ff feb4 	bl	8002da8 <HAL_LCD_Write_ascii>
					LL_mDelay(2000);
 8003040:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8003044:	f7ff fd90 	bl	8002b68 <LL_mDelay>
				}
				break;
 8003048:	e04b      	b.n	80030e2 <HAL_LCD_WELCOME_ENTER_TIME+0x19a>

			case 2:
				HAL_LCD_Write_Number(&seconds,36,3);
 800304a:	f107 0315 	add.w	r3, r7, #21
 800304e:	2203      	movs	r2, #3
 8003050:	2124      	movs	r1, #36	; 0x24
 8003052:	4618      	mov	r0, r3
 8003054:	f7ff ff44 	bl	8002ee0 <HAL_LCD_Write_Number>
				if (*ButtonPressed==1)
 8003058:	68bb      	ldr	r3, [r7, #8]
 800305a:	781b      	ldrb	r3, [r3, #0]
 800305c:	2b01      	cmp	r3, #1
 800305e:	d142      	bne.n	80030e6 <HAL_LCD_WELCOME_ENTER_TIME+0x19e>
				{
					ConfigurationStage++;
 8003060:	4b24      	ldr	r3, [pc, #144]	; (80030f4 <HAL_LCD_WELCOME_ENTER_TIME+0x1ac>)
 8003062:	781b      	ldrb	r3, [r3, #0]
 8003064:	3301      	adds	r3, #1
 8003066:	b2da      	uxtb	r2, r3
 8003068:	4b22      	ldr	r3, [pc, #136]	; (80030f4 <HAL_LCD_WELCOME_ENTER_TIME+0x1ac>)
 800306a:	701a      	strb	r2, [r3, #0]
					HAL_LCD_Write_ascii(SYMBOL_ASCII_PLUS,120,3);
 800306c:	2203      	movs	r2, #3
 800306e:	2178      	movs	r1, #120	; 0x78
 8003070:	202b      	movs	r0, #43	; 0x2b
 8003072:	f7ff fe99 	bl	8002da8 <HAL_LCD_Write_ascii>
					LL_mDelay(2000);
 8003076:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800307a:	f7ff fd75 	bl	8002b68 <LL_mDelay>
				}
				break;
 800307e:	e032      	b.n	80030e6 <HAL_LCD_WELCOME_ENTER_TIME+0x19e>

			default:
				AlreadyEnterMenu=0;
 8003080:	4b1b      	ldr	r3, [pc, #108]	; (80030f0 <HAL_LCD_WELCOME_ENTER_TIME+0x1a8>)
 8003082:	2200      	movs	r2, #0
 8003084:	701a      	strb	r2, [r3, #0]
				ConfigurationStage=0;
 8003086:	4b1b      	ldr	r3, [pc, #108]	; (80030f4 <HAL_LCD_WELCOME_ENTER_TIME+0x1ac>)
 8003088:	2200      	movs	r2, #0
 800308a:	701a      	strb	r2, [r3, #0]
				*configuredRTC+=1;
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	781b      	ldrb	r3, [r3, #0]
 8003090:	3301      	adds	r3, #1
 8003092:	b2da      	uxtb	r2, r3
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	701a      	strb	r2, [r3, #0]
				HAL_LCD_Clear();
 8003098:	f7ff fe2f 	bl	8002cfa <HAL_LCD_Clear>
	HAL_LCD_Write_ascii(':',12,3);
	HAL_LCD_Write_ascii(':',30,3);
	AlreadyEnterMenu++;
	}

	return;
 800309c:	e025      	b.n	80030ea <HAL_LCD_WELCOME_ENTER_TIME+0x1a2>
	HAL_LCD_Write_AsciiString("WELCOME", 0,0);
 800309e:	2200      	movs	r2, #0
 80030a0:	2100      	movs	r1, #0
 80030a2:	4815      	ldr	r0, [pc, #84]	; (80030f8 <HAL_LCD_WELCOME_ENTER_TIME+0x1b0>)
 80030a4:	f7ff feec 	bl	8002e80 <HAL_LCD_Write_AsciiString>
	HAL_LCD_Write_AsciiString("SMART PILLBOX", 0,1);
 80030a8:	2201      	movs	r2, #1
 80030aa:	2100      	movs	r1, #0
 80030ac:	4813      	ldr	r0, [pc, #76]	; (80030fc <HAL_LCD_WELCOME_ENTER_TIME+0x1b4>)
 80030ae:	f7ff fee7 	bl	8002e80 <HAL_LCD_Write_AsciiString>
	HAL_LCD_Write_AsciiString("PLEASE ENTER TIME(24)", 0,2);
 80030b2:	2202      	movs	r2, #2
 80030b4:	2100      	movs	r1, #0
 80030b6:	4812      	ldr	r0, [pc, #72]	; (8003100 <HAL_LCD_WELCOME_ENTER_TIME+0x1b8>)
 80030b8:	f7ff fee2 	bl	8002e80 <HAL_LCD_Write_AsciiString>
	HAL_LCD_Write_ascii(':',12,3);
 80030bc:	2203      	movs	r2, #3
 80030be:	210c      	movs	r1, #12
 80030c0:	203a      	movs	r0, #58	; 0x3a
 80030c2:	f7ff fe71 	bl	8002da8 <HAL_LCD_Write_ascii>
	HAL_LCD_Write_ascii(':',30,3);
 80030c6:	2203      	movs	r2, #3
 80030c8:	211e      	movs	r1, #30
 80030ca:	203a      	movs	r0, #58	; 0x3a
 80030cc:	f7ff fe6c 	bl	8002da8 <HAL_LCD_Write_ascii>
	AlreadyEnterMenu++;
 80030d0:	4b07      	ldr	r3, [pc, #28]	; (80030f0 <HAL_LCD_WELCOME_ENTER_TIME+0x1a8>)
 80030d2:	781b      	ldrb	r3, [r3, #0]
 80030d4:	3301      	adds	r3, #1
 80030d6:	b2da      	uxtb	r2, r3
 80030d8:	4b05      	ldr	r3, [pc, #20]	; (80030f0 <HAL_LCD_WELCOME_ENTER_TIME+0x1a8>)
 80030da:	701a      	strb	r2, [r3, #0]
	return;
 80030dc:	e004      	b.n	80030e8 <HAL_LCD_WELCOME_ENTER_TIME+0x1a0>
				break;
 80030de:	bf00      	nop
 80030e0:	e002      	b.n	80030e8 <HAL_LCD_WELCOME_ENTER_TIME+0x1a0>
				break;
 80030e2:	bf00      	nop
 80030e4:	e000      	b.n	80030e8 <HAL_LCD_WELCOME_ENTER_TIME+0x1a0>
				break;
 80030e6:	bf00      	nop
	return;
 80030e8:	bf00      	nop
}
 80030ea:	371c      	adds	r7, #28
 80030ec:	46bd      	mov	sp, r7
 80030ee:	bd90      	pop	{r4, r7, pc}
 80030f0:	2000051c 	.word	0x2000051c
 80030f4:	2000051d 	.word	0x2000051d
 80030f8:	08003274 	.word	0x08003274
 80030fc:	0800327c 	.word	0x0800327c
 8003100:	0800328c 	.word	0x0800328c
 8003104:	eb851eb8 	.word	0xeb851eb8
 8003108:	3fceb851 	.word	0x3fceb851
 800310c:	ae147ae1 	.word	0xae147ae1
 8003110:	3fe2e147 	.word	0x3fe2e147

08003114 <HAL_POT_Init>:
 */
#include "HAL_POT.h"

/*This function initialize the ADC*/
void HAL_POT_Init(void)
{
 8003114:	b580      	push	{r7, lr}
 8003116:	af00      	add	r7, sp, #0
	MX_ADC1_Init();
 8003118:	f7fd fdb0 	bl	8000c7c <MX_ADC1_Init>
	MX_ADC1_Calibration();
 800311c:	f7fd fe5a 	bl	8000dd4 <MX_ADC1_Calibration>
	MX_ADC1_Enable();
 8003120:	f7fd fe48 	bl	8000db4 <MX_ADC1_Enable>
}
 8003124:	bf00      	nop
 8003126:	bd80      	pop	{r7, pc}

08003128 <HAL_POT_GetBinaryValue>:

/*This function returns the ADC value i an 8 bits format*/
uint16_t HAL_POT_GetBinaryValue (uint32_t Channel)
{
 8003128:	b580      	push	{r7, lr}
 800312a:	b084      	sub	sp, #16
 800312c:	af00      	add	r7, sp, #0
 800312e:	6078      	str	r0, [r7, #4]
	uint16_t POT_value = 0;
 8003130:	2300      	movs	r3, #0
 8003132:	81fb      	strh	r3, [r7, #14]
	MX_ADC1_SetChannel(ADC_Channel_1);
 8003134:	2000      	movs	r0, #0
 8003136:	f7fd fe5f 	bl	8000df8 <MX_ADC1_SetChannel>
	MX_ADC1_StartConversion();
 800313a:	f7fd fe81 	bl	8000e40 <MX_ADC1_StartConversion>
	POT_value = MX_ADC1_GetValue();
 800313e:	f7fd fe93 	bl	8000e68 <MX_ADC1_GetValue>
 8003142:	4603      	mov	r3, r0
 8003144:	81fb      	strh	r3, [r7, #14]
	LL_mDelay(10);
 8003146:	200a      	movs	r0, #10
 8003148:	f7ff fd0e 	bl	8002b68 <LL_mDelay>

	return POT_value;
 800314c:	89fb      	ldrh	r3, [r7, #14]
}
 800314e:	4618      	mov	r0, r3
 8003150:	3710      	adds	r7, #16
 8003152:	46bd      	mov	sp, r7
 8003154:	bd80      	pop	{r7, pc}
	...

08003158 <HAL_POT_Percentage>:
	return POT_VoltageValue;
}

/*This function returns the value of the potentiometer as a percentage*/
uint8_t HAL_POT_Percentage (uint32_t Channel)
{
 8003158:	b580      	push	{r7, lr}
 800315a:	b084      	sub	sp, #16
 800315c:	af00      	add	r7, sp, #0
 800315e:	6078      	str	r0, [r7, #4]
	uint8_t POT_Percent = 0;
 8003160:	2300      	movs	r3, #0
 8003162:	73fb      	strb	r3, [r7, #15]
	uint16_t measure = 0;
 8003164:	2300      	movs	r3, #0
 8003166:	81bb      	strh	r3, [r7, #12]

	measure = HAL_POT_GetBinaryValue(Channel);
 8003168:	6878      	ldr	r0, [r7, #4]
 800316a:	f7ff ffdd 	bl	8003128 <HAL_POT_GetBinaryValue>
 800316e:	4603      	mov	r3, r0
 8003170:	81bb      	strh	r3, [r7, #12]
	POT_Percent = (measure * 100)/POT_MAX_Count;
 8003172:	89bb      	ldrh	r3, [r7, #12]
 8003174:	2264      	movs	r2, #100	; 0x64
 8003176:	fb02 f303 	mul.w	r3, r2, r3
 800317a:	4a06      	ldr	r2, [pc, #24]	; (8003194 <HAL_POT_Percentage+0x3c>)
 800317c:	fb82 1203 	smull	r1, r2, r2, r3
 8003180:	441a      	add	r2, r3
 8003182:	11d2      	asrs	r2, r2, #7
 8003184:	17db      	asrs	r3, r3, #31
 8003186:	1ad3      	subs	r3, r2, r3
 8003188:	73fb      	strb	r3, [r7, #15]

	return POT_Percent;
 800318a:	7bfb      	ldrb	r3, [r7, #15]
}
 800318c:	4618      	mov	r0, r3
 800318e:	3710      	adds	r7, #16
 8003190:	46bd      	mov	sp, r7
 8003192:	bd80      	pop	{r7, pc}
 8003194:	80808081 	.word	0x80808081

08003198 <HAL_RTC_Init>:
 */
#include "HAL_RTC.h"

/*This function initialize the RTC module*/
void HAL_RTC_Init(void)
{
 8003198:	b580      	push	{r7, lr}
 800319a:	af00      	add	r7, sp, #0
	MX_RTC_Init();
 800319c:	f7fe fbbe 	bl	800191c <MX_RTC_Init>
	return;
 80031a0:	bf00      	nop
}
 80031a2:	bd80      	pop	{r7, pc}

080031a4 <HAL_TEMPSen_Init>:
 *      Author: carlo
 */
#include "HAL_TEMPSen.h"

void HAL_TEMPSen_Init()
{
 80031a4:	b580      	push	{r7, lr}
 80031a6:	af00      	add	r7, sp, #0
	MX_I2C1_Init();
 80031a8:	f7fd ff72 	bl	8001090 <MX_I2C1_Init>
	return;
 80031ac:	bf00      	nop
}
 80031ae:	bd80      	pop	{r7, pc}

080031b0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80031b0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80031e8 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80031b4:	480d      	ldr	r0, [pc, #52]	; (80031ec <LoopForever+0x6>)
  ldr r1, =_edata
 80031b6:	490e      	ldr	r1, [pc, #56]	; (80031f0 <LoopForever+0xa>)
  ldr r2, =_sidata
 80031b8:	4a0e      	ldr	r2, [pc, #56]	; (80031f4 <LoopForever+0xe>)
  movs r3, #0
 80031ba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80031bc:	e002      	b.n	80031c4 <LoopCopyDataInit>

080031be <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80031be:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80031c0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80031c2:	3304      	adds	r3, #4

080031c4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80031c4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80031c6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80031c8:	d3f9      	bcc.n	80031be <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80031ca:	4a0b      	ldr	r2, [pc, #44]	; (80031f8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80031cc:	4c0b      	ldr	r4, [pc, #44]	; (80031fc <LoopForever+0x16>)
  movs r3, #0
 80031ce:	2300      	movs	r3, #0
  b LoopFillZerobss
 80031d0:	e001      	b.n	80031d6 <LoopFillZerobss>

080031d2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80031d2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80031d4:	3204      	adds	r2, #4

080031d6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80031d6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80031d8:	d3fb      	bcc.n	80031d2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80031da:	f7fe fda1 	bl	8001d20 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80031de:	f000 f811 	bl	8003204 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80031e2:	f7fe fa27 	bl	8001634 <main>

080031e6 <LoopForever>:

LoopForever:
    b LoopForever
 80031e6:	e7fe      	b.n	80031e6 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80031e8:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 80031ec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80031f0:	20000500 	.word	0x20000500
  ldr r2, =_sidata
 80031f4:	080032cc 	.word	0x080032cc
  ldr r2, =_sbss
 80031f8:	20000500 	.word	0x20000500
  ldr r4, =_ebss
 80031fc:	20000520 	.word	0x20000520

08003200 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003200:	e7fe      	b.n	8003200 <ADC1_2_IRQHandler>
	...

08003204 <__libc_init_array>:
 8003204:	b570      	push	{r4, r5, r6, lr}
 8003206:	4e0d      	ldr	r6, [pc, #52]	; (800323c <__libc_init_array+0x38>)
 8003208:	4c0d      	ldr	r4, [pc, #52]	; (8003240 <__libc_init_array+0x3c>)
 800320a:	1ba4      	subs	r4, r4, r6
 800320c:	10a4      	asrs	r4, r4, #2
 800320e:	2500      	movs	r5, #0
 8003210:	42a5      	cmp	r5, r4
 8003212:	d109      	bne.n	8003228 <__libc_init_array+0x24>
 8003214:	4e0b      	ldr	r6, [pc, #44]	; (8003244 <__libc_init_array+0x40>)
 8003216:	4c0c      	ldr	r4, [pc, #48]	; (8003248 <__libc_init_array+0x44>)
 8003218:	f000 f820 	bl	800325c <_init>
 800321c:	1ba4      	subs	r4, r4, r6
 800321e:	10a4      	asrs	r4, r4, #2
 8003220:	2500      	movs	r5, #0
 8003222:	42a5      	cmp	r5, r4
 8003224:	d105      	bne.n	8003232 <__libc_init_array+0x2e>
 8003226:	bd70      	pop	{r4, r5, r6, pc}
 8003228:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800322c:	4798      	blx	r3
 800322e:	3501      	adds	r5, #1
 8003230:	e7ee      	b.n	8003210 <__libc_init_array+0xc>
 8003232:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003236:	4798      	blx	r3
 8003238:	3501      	adds	r5, #1
 800323a:	e7f2      	b.n	8003222 <__libc_init_array+0x1e>
 800323c:	080032c4 	.word	0x080032c4
 8003240:	080032c4 	.word	0x080032c4
 8003244:	080032c4 	.word	0x080032c4
 8003248:	080032c8 	.word	0x080032c8

0800324c <memset>:
 800324c:	4402      	add	r2, r0
 800324e:	4603      	mov	r3, r0
 8003250:	4293      	cmp	r3, r2
 8003252:	d100      	bne.n	8003256 <memset+0xa>
 8003254:	4770      	bx	lr
 8003256:	f803 1b01 	strb.w	r1, [r3], #1
 800325a:	e7f9      	b.n	8003250 <memset+0x4>

0800325c <_init>:
 800325c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800325e:	bf00      	nop
 8003260:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003262:	bc08      	pop	{r3}
 8003264:	469e      	mov	lr, r3
 8003266:	4770      	bx	lr

08003268 <_fini>:
 8003268:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800326a:	bf00      	nop
 800326c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800326e:	bc08      	pop	{r3}
 8003270:	469e      	mov	lr, r3
 8003272:	4770      	bx	lr
