{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1734398011124 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734398011124 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 17 06:43:31 2024 " "Processing started: Tue Dec 17 06:43:31 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1734398011124 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734398011124 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off snake_game -c snake_game " "Command: quartus_map --read_settings_files=on --write_settings_files=off snake_game -c snake_game" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734398011124 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1734398011384 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1734398011384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file master_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_controller " "Found entity 1: master_controller" {  } { { "master_controller.v" "" { Text "F:/Documents/UoJ/Semester 7/Advanced Digital Design/Project/Quartus/master_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734398018414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734398018414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file game_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 game_controller " "Found entity 1: game_controller" {  } { { "game_controller.v" "" { Text "F:/Documents/UoJ/Semester 7/Advanced Digital Design/Project/Quartus/game_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734398018414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734398018414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_interface " "Found entity 1: vga_interface" {  } { { "vga_interface.v" "" { Text "F:/Documents/UoJ/Semester 7/Advanced Digital Design/Project/Quartus/vga_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734398018420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734398018420 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "master_controller " "Elaborating entity \"master_controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1734398018436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_controller game_controller:game_ctrl " "Elaborating entity \"game_controller\" for hierarchy \"game_controller:game_ctrl\"" {  } { { "master_controller.v" "game_ctrl" { Text "F:/Documents/UoJ/Semester 7/Advanced Digital Design/Project/Quartus/master_controller.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734398019164 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "game_controller.v(36) " "Verilog HDL warning at game_controller.v(36): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "game_controller.v" "" { Text "F:/Documents/UoJ/Semester 7/Advanced Digital Design/Project/Quartus/game_controller.v" 36 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1734398022093 "|master_controller|game_controller:game_ctrl"}
{ "Error" "EVRFX_VERI_INDEX_OUT_OF_BOUNDS" "6142 6141 0 grid_flat game_controller.v(36) " "Verilog HDL error at game_controller.v(36): index 6142 cannot fall outside the declared range \[6141:0\] for vector \"grid_flat\"" {  } { { "game_controller.v" "" { Text "F:/Documents/UoJ/Semester 7/Advanced Digital Design/Project/Quartus/game_controller.v" 36 0 0 } }  } 0 10232 "Verilog HDL error at %5!s!: index %1!d! cannot fall outside the declared range \[%2!d!:%3!d!\] for vector \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734398022259 ""}
{ "Error" "EVRFX_VERI_INDEX_OUT_OF_BOUNDS" "6143 6141 0 grid_flat game_controller.v(36) " "Verilog HDL error at game_controller.v(36): index 6143 cannot fall outside the declared range \[6141:0\] for vector \"grid_flat\"" {  } { { "game_controller.v" "" { Text "F:/Documents/UoJ/Semester 7/Advanced Digital Design/Project/Quartus/game_controller.v" 36 0 0 } }  } 0 10232 "Verilog HDL error at %5!s!: index %1!d! cannot fall outside the declared range \[%2!d!:%3!d!\] for vector \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734398022259 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "game_controller:game_ctrl " "Can't elaborate user hierarchy \"game_controller:game_ctrl\"" {  } { { "master_controller.v" "game_ctrl" { Text "F:/Documents/UoJ/Semester 7/Advanced Digital Design/Project/Quartus/master_controller.v" 19 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734398022299 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4794 " "Peak virtual memory: 4794 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1734398022346 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Dec 17 06:43:42 2024 " "Processing ended: Tue Dec 17 06:43:42 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1734398022346 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1734398022346 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1734398022346 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1734398022346 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1734398022955 ""}
