module top_module (
    input clk,
    input resetn,   // synchronous reset
    input in,
    output reg out);
    reg in1,in2,in3;
    always @(posedge clk) begin
        if (~resetn) begin
            in1 <= 0;
            in2 <= 0;
            in3 <= 0;
            out <= 0;
        end
        else begin
            in1 <= in;
            in2 <= in1;
            in3 <= in2;
            out <= in3;
        end
    end
endmodule