---
layout: default
title: 1.4 FinFETã¨GAAã®æ¯”è¼ƒï¼šæ§‹é€ ãƒ»æ€§èƒ½ãƒ»è¨­è¨ˆå½±éŸ¿ã®è¦–ç‚¹ã‹ã‚‰
---

---

# ğŸ§¬ 1.4 FinFETã¨GAAã®æ¯”è¼ƒï¼šæ§‹é€ ãƒ»æ€§èƒ½ãƒ»è¨­è¨ˆå½±éŸ¿ã®è¦–ç‚¹ã‹ã‚‰  
## 1.4 Comparison of FinFET and GAA: Structure, Performance, and Design Impacts

---

## ğŸ“˜ æ¦‚è¦ / Overview

æœ¬ç¯€ã§ã¯ã€**FinFET**ã¨**GAAï¼ˆGate-All-Aroundï¼‰Multi-Nanosheet FET**ã®é–“ã«ã‚ã‚‹æ§‹é€ çš„ãƒ»é›»æ°—çš„ãƒ»è¨­è¨ˆä¸Šã®é•ã„ã‚’ä½“ç³»çš„ã«æ¯”è¼ƒã—ã€ãã‚Œãã‚Œã®**æŠ€è¡“çš„å„ªä½æ€§ã¨é™ç•Œ**ã‚’æ˜ã‚‰ã‹ã«ã—ã¾ã™ã€‚

This section provides a systematic comparison between **FinFET** and **GAA** devices, focusing on structural, electrical, and design aspects. Understanding these differences is essential for technology selection in advanced nodes.

---

## ğŸ”¹ 1.4.1 ã‚²ãƒ¼ãƒˆæ§‹é€ ã¨ãƒãƒ£ãƒãƒ«åˆ¶å¾¡æ€§  
### Gate Structure and Channel Control

| **é …ç›® / Item** | **FinFET** | **GAA FET** |
|------------------|------------|--------------|
| ã‚²ãƒ¼ãƒˆåŒ…å›²é¢ / Gate Coverage | 3é¢ï¼ˆTop + Sidesï¼‰ | 4é¢ï¼ˆAll-Aroundï¼‰ |
| ãƒãƒ£ãƒãƒ«åˆ¶å¾¡æ€§ / Control | è‰¯å¥½ï¼ˆSS ~70 mV/decï¼‰ | å„ªç§€ï¼ˆSS ~60 mV/decä»¥ä¸‹ï¼‰ |
| DIBLç‰¹æ€§ / DIBL | ~70 mV/V | ~50 mV/Vä»¥ä¸‹ |
| ã‚ªãƒ•ãƒªãƒ¼ã‚¯é›»æµ / I<sub>off</sub> | æ•°nA/Âµm | æ•°ç™¾pA/Âµmã¾ã§ä½ä¸‹å¯èƒ½ |

---

## ğŸ— 1.4.2 æ§‹é€ å½¢æˆã¨è£½é€ é›£æ˜“åº¦  
### Fabrication and Process Complexity

| **é …ç›® / Item** | **FinFET** | **GAA FET** |
|------------------|------------|--------------|
| Finå½¢æˆ / Fin Formation | STIä¸Šã«ç«‹ã¦ã‚‹ | Si/SiGeç©å±¤ â†’ é¸æŠã‚¨ãƒƒãƒã§ã‚·ãƒ¼ãƒˆè§£æ”¾ |
| ã‚²ãƒ¼ãƒˆå½¢æˆ / Gate Formation | åŒ…å›²æ€§ã¯é«˜ã„ãŒç©ºæ´ãªã— | ç©ºæ´å†…ã¸ã®Conformalæˆè†œï¼ˆALDï¼‰å¿…é ˆ |
| æ­ªã¿å°å…¥ / Stress | SiGe S/Dã‚„Stress Liner | ã‚·ãƒ¼ãƒˆæ§‹é€ ãã®ã‚‚ã®ã«ã‚¹ãƒˆãƒ¬ã‚¹é©ç”¨å¯ |
| æˆè†œå‡ä¸€æ€§ / Film Uniformity | å®¹æ˜“ | å›°é›£ï¼ˆ3Då½¢çŠ¶ã¸ã®åˆ¶å¾¡è¦ï¼‰ |

---

## âš™ï¸ 1.4.3 æ€§èƒ½ã¨ã‚¹ã‚±ãƒ¼ãƒªãƒ³ã‚°é©æ€§  
### Performance and Scaling Suitability

| **é …ç›® / Item** | **FinFET** | **GAA FET** |
|------------------|------------|--------------|
| é§†å‹•èƒ½åŠ› / Drive Current | é«˜ï¼ˆFinæ•°ã§æ‹¡å¼µï¼‰ | é«˜ï¼ˆã‚·ãƒ¼ãƒˆæ•°ã§æ‹¡å¼µï¼‰ |
| é›»åœ§ä¾å­˜æ€§ / V<sub>dd</sub> Sensitivity | ä¸­ç¨‹åº¦ | ä½ã„ï¼ˆå¤‰å‹•è€æ€§ã‚‚é«˜ï¼‰ |
| ã‚¹ã‚±ãƒ¼ãƒªãƒ³ã‚°é™ç•Œ / Scaling Limit | ç´„5nmå‰å¾Œ | 2nmä»¥ä¸‹ã«æœ€é©åŒ–å¯èƒ½ |
| æ¬¡ä¸–ä»£é©å¿œæ€§ / Future Integration | CFETã«åˆ¶ç´„ã‚ã‚Š | CFETçµ±åˆã«é©å¿œï¼ˆN/Pç©å±¤ï¼‰ |

---

## ğŸ§  1.4.4 è¨­è¨ˆä¸Šã®é•ã„  
### Design Perspective

| **é …ç›® / Item** | **FinFET** | **GAA FET** |
|------------------|------------|--------------|
| ãƒãƒ£ãƒãƒ«å¹…å®šç¾© / Width Definition | Finæ•°ï¼ˆé›¢æ•£ï¼‰ | ã‚·ãƒ¼ãƒˆæ•°ï¼ˆé›¢æ•£ï¼‰ |
| ã‚»ãƒ«æ§‹æˆ / Cell Units | 2-Fin, 3-Fin ãªã© | 3-sheet, 5-sheet ãªã© |
| PDKåˆ¶ç´„ / PDK Rules | Finãƒ”ãƒƒãƒãƒ»é«˜ã•åˆ¶ç´„ã‚ã‚Š | ã‚·ãƒ¼ãƒˆé…ç½®ãƒ»ãƒªãƒªãƒ¼ã‚¹å·¥ç¨‹åˆ¶ç´„ã‚ã‚Š |
| é…ç·šå½±éŸ¿ / Routing Impact | Finé«˜ã•ã«ã‚ˆã‚‹å±¤é–“å®¹é‡å½±éŸ¿ | ã‚·ãƒ¼ãƒˆå±¤ã¨BEOLã®RCçµåˆã«æ³¨æ„ |

---

## ğŸ”­ 1.4.5 å°†æ¥å±•æœ›ã¨æŠ€è¡“é¸å®šæŒ‡é‡  
### Future Outlook and Selection Criteria

| **è¦³ç‚¹ / Aspect** | **FinFET** | **GAA FET** |
|--------------------|-------------|--------------|
| å®Ÿç”¨ãƒãƒ¼ãƒ‰ / Current Nodes | 22nmã€œ5nmä¸»æµ | 3nmè©¦ä½œã€œ2nmé‡ç”£æœŸ |
| æŠ€è¡“æˆç†Ÿåº¦ / Maturity | é«˜ï¼ˆè£½é€ ãƒ»è¨­è¨ˆç¢ºç«‹ï¼‰ | ç™ºå±•é€”ä¸Šï¼ˆPDKãƒ»é‡ç”£æœªæˆç†Ÿï¼‰ |
| ä»Šå¾Œã®ç™ºå±•æ€§ / Evolution | æ”¹è‰¯æ­¢ã¾ã‚Š | CFET, VTFETç­‰ã¸é€²åŒ–å¯èƒ½ |
| è¨­è¨ˆæˆ¦ç•¥ / Design Approach | æ—¢å­˜Finã‚»ãƒ«ç¶™ç¶š | GAAç‰¹åŒ–ã‚»ãƒ«æ§‹ç¯‰ãŒå¿…è¦ï¼ˆéç½®æ›å‹ï¼‰ |

---

## ğŸ–¼ å›³ç‰ˆãƒªãƒ³ã‚¯ï¼ˆäºˆå®š / Planned Diagramsï¼‰

- `images/finfet_vs_gaa_structure.png`  
  â†’ FinFETã¨GAAã®æ§‹é€ æ–­é¢æ¯”è¼ƒå›³  
- `images/finfet_vs_gaa_gatewrap.png`  
  â†’ ã‚²ãƒ¼ãƒˆåŒ…å›²æ§‹é€ ã®æ¯”è¼ƒæ¨¡å¼å›³  
- `images/finfet_vs_gaa_scaling.png`  
  â†’ ã‚¹ã‚±ãƒ¼ãƒªãƒ³ã‚°ãƒ­ãƒ¼ãƒ‰ãƒãƒƒãƒ—ï¼ˆãƒãƒ¼ãƒ‰ä¸–ä»£ vs ãƒãƒ£ãƒãƒ«æ§‹é€ ï¼‰

---

## âœ… ã¾ã¨ã‚ / Summary

FinFETã¨GAAã¯ã€ã„ãšã‚Œã‚‚**å¾®ç´°åŒ–æ™‚ä»£ã®ã‚²ãƒ¼ãƒˆåˆ¶å¾¡ã‚’æ”¯ãˆã‚‹3Dæ§‹é€ **ã§ã‚ã‚Šã€**æ§‹é€ ãƒ»æ€§èƒ½ãƒ»è£½é€ ãƒ»è¨­è¨ˆã®å…¨å´é¢ã§æ˜ç¢ºãªé•ã„**ã‚’æŒã¡ã¾ã™ã€‚  
ç‰¹ã«GAAã¯ã€**æ¬¡ä¸–ä»£ã‚¹ã‚±ãƒ¼ãƒªãƒ³ã‚°ã‚„CFETãƒ»3D-ICæŠ€è¡“ã¨ã®è¦ªå’Œæ€§ãŒé«˜ãã€2nmä»¥é™ã®æˆ¦ç•¥çš„é¸æŠè‚¢**ã¨ãªã‚‹å­˜åœ¨ã§ã™ã€‚

FinFET and GAA represent two key approaches to 3D gate control in advanced CMOS nodes. GAA, with its full gate wrap and nanosheet scalability, is poised to lead post-2nm integration, despite manufacturing complexity.

---

ğŸ“˜ æœ¬ç« ã¯ã“ã“ã¾ã§ã§ã™ã€‚è£œè¶³è³‡æ–™ã¯ä»¥ä¸‹ã‚’ã”å‚ç…§ãã ã•ã„ï¼š  
- [`appendixf1_03_finfet_vs_gaa.md`](./appendixf1_03_finfet_vs_gaa.md)ï¼šæ¯”è¼ƒã¾ã¨ã‚ï¼‹å›³è§£

---

[â† æˆ»ã‚‹ / Back to Special Chapter 1 Top](../f_chapter1_finfet_gaa/README.md)
