ğŸ† #IIT Gandhinagar â€“ VSD RISC-V SoC Tapeout Program

<img width="400" height="400" alt="image" src="https://github.com/user-attachments/assets/799c16ad-9e69-4c35-8e1e-2be1aaeaadb3" />


ğŸš€ Overview

A silicon-proven, open-source SoC design journey where I learned the complete RTL-to-GDS flow on Sky130 PDK, starting from Verilog RTL, simulation, synthesis, optimizations, GLS, and tapeout methodologies.
This program by VSD and IIIT Gandhinagar gave me hands-on exposure to industry-grade open-source EDA tools and real fabrication-ready workflows.

ğŸ”§ Tools & Technologies Used


<img height="28" src="https://img.shields.io/badge/Icarus%20Verilog-FF4500?logo=verilog&logoColor=white"> <img height="28" src="https://img.shields.io/badge/GtkWave-4B8BBE?logo=waveform&logoColor=white"> <img height="28" src="https://img.shields.io/badge/Yosys-FFD700?logo=logic&logoColor=black"> <img height="28" src="https://img.shields.io/badge/OpenSTA-1E90FF?logo=timing&logoColor=white"> <img height="28" src="https://img.shields.io/badge/OpenROAD-228B22?logo=flow&logoColor=white"> <img height="28" src="https://img.shields.io/badge/Magic%20VLSI-6A0DAD?logo=magic&logoColor=white"> <img height="28" src="https://img.shields.io/badge/KLayout-FF0000?logo=layout&logoColor=white"> <img height="28" src="https://img.shields.io/badge/OpenLane-007ACC?logo=eda&logoColor=white"> <img height="28" src="https://img.shields.io/badge/SKY130%20PDK-FF6600?logo=chip&logoColor=white">


ğŸ“š Key Concepts Learned

ğŸ“ Verilog RTL Design & Simulation

RTL coding best practices (blocking vs non-blocking, sensitivity lists)

Writing testbenches with Icarus Verilog

Waveform analysis & debugging with GTKWave

âš™ï¸ Logic Synthesis & Mapping

RTL â†’ Gate-level mapping using Yosys

Flat vs Hierarchical synthesis

Timing-aware synthesis using Sky130 standard cells

â± Timing & Libraries

Understanding .lib files (TT, SS, FF)

Setup, hold, and timing arcs with OpenSTA

Effect of timing constraints on synthesis

ğŸ”„ Optimizations

Combinational optimizations â†’ boolean simplification, dead logic removal

Sequential optimizations â†’ retiming, removal of unused flops

Powerâ€“delayâ€“area trade-offs with different coding styles

ğŸ§© Simulation Mismatches & GLS

Gate-level simulation with back-annotated netlists

Debugging simulation-synthesis mismatches

Blocking vs Non-blocking pitfalls

ğŸ­ RTL to GDSII Flow

Placement & routing with OpenROAD/OpenLane

Layout vs schematic (LVS) checks with Magic + Netgen

DRC, parasitic extraction, and timing closure

Tapeout preparation (Sky130 PDK signoff flow)

ğŸ§ª Lab Work Done

Verilog RTL Labs â†’ designed good_mux, counters, flops with proper coding styles

Yosys Synthesis Labs â†’ synthesized mux, flops, if/case constructs

Timing Labs â†’ analyzed .lib, TT/SS/FF timing variations

Optimization Labs â†’ experimented with combinational + sequential optimizations

GLS Labs â†’ verified gate-level netlists and mismatches

RTL-GDS Flow Labs â†’ ran OpenLane flow on synthesized blocks, viewed layouts in Magic/KLayout



ğŸ“ Projects & Contributions

RTL & GLS Verification â†’ clean Verilog + gate-level validated designs

Synthesis Reports â†’ timing, area, and power comparisons

Optimization Studies â†’ coding styles impact on synthesis results

RTL-to-GDSII Demo â†’ complete flow on Sky130 using OpenLane

# RISC-V Tapeout SoC by VSD and IIT Gandhinagar

**Program:** RISC-V Reference SoC Tapeout Program  
**Organized by:** VSD & IIT Gandhinagar  


# ğŸ“˜ Week 2 â€“ BabySoC Fundamentals & Functional Modelling

## ğŸ¯ Objective

To understand **System-on-Chip (SoC) fundamentals** and perform **functional modelling** of BabySoC using **Icarus Verilog** & **GTKWave**.

---

## ğŸ“š Part 1 â€“ Theory (Conceptual Understanding)

* [ğŸ”¹ What is a System-on-Chip (SoC)?](#-what-is-a-system-on-chip-soc)
* [ğŸ”¹ Components of a Typical SoC](#-components-of-a-typical-soc)
* [ğŸ”¹ Why BabySoC?](#-why-babysoc)
* [ğŸ”¹ Role of Functional Modelling](#-role-of-functional-modelling)
* [ğŸ“– Reference Notes](#-reference-notes)

### ğŸ”¹ What is a System-on-Chip (SoC)?

A **System-on-Chip (SoC)** integrates CPU, memory, peripherals, and interconnect into a single silicon die for compact and efficient design.

### ğŸ”¹ Components of a Typical SoC

1. **CPU (Core)** â€“ Executes instructions.
2. **Memory** â€“ SRAM, DRAM, caches for program/data.
3. **Peripherals** â€“ UART, I2C, SPI, GPIO, ADC/DAC.
4. **Interconnect** â€“ Bus/NoC (AXI, AHB, Wishbone).

### ğŸ”¹ Why BabySoC?

* A **simplified SoC** for learning.
* Includes **minimal CPU, memory, and bus**.
* Focuses on **concept clarity** before complex RTL.

### ğŸ”¹ Role of Functional Modelling

* Validates **architecture correctness**.
* Checks **dataflow and control signals**.
* Serves as a **blueprint for RTL & verification**.

### ğŸ“– Reference Notes

[Fundamentals of SoC Design](https://github.com/hemanthkumardm/SFAL-VSD-SoCJourney/tree/main/11.%20Fundamentals%20of%20SoC%20Design)

---

## ğŸ§ª Part 2 â€“ Labs (Hands-on Functional Modelling)

* [ğŸ”§ Tools Installation](#-tools-installation)
* [ğŸ›  Lab Steps](#-lab-steps)
* [âš™ï¸ Workflow Summary](#%EF%B8%8F-workflow-summary)

### ğŸ”§ Tools Installation

* [Icarus Verilog](http://iverilog.icarus.com/) â†’ For simulation.
* [GTKWave](http://gtkwave.sourceforge.net/) â†’ For waveform analysis.

### ğŸ›  Lab Steps

1. [Clone BabySoC Project Repo](https://github.com/hemanthkumardm/SFAL-VSD-SoCJourney/tree/main/12.%20VSDBabySoC%20Project)
2. Compile Verilog modules with `iverilog`.
3. Run simulation with `vvp` to generate `.vcd` waveforms.
4. Open `.vcd` in GTKWave â†’ analyze **reset, clock, dataflow**.
5. Capture screenshots + explain behavior.

### âš™ï¸ Workflow Summary

* Functional modelling bridges **theory â†” practice**.
* BabySoC labs teach **simulation flow, debugging, and waveform analysis**.
* Builds base for **RTL, verification, and RTL-to-GDSII**.

---
