-- generated by newgenasym Tue Aug 27 15:55:09 2019

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity u_ldo is
    port (    
	ADJ:       INOUT  STD_LOGIC;    
	BIAS:      IN     STD_LOGIC;    
	EN:        IN     STD_LOGIC;    
	EN1:       IN     STD_LOGIC;    
	EN2:       IN     STD_LOGIC;    
	EPAD:      IN     STD_LOGIC;    
	FB:        INOUT  STD_LOGIC;    
	FB1:       IN     STD_LOGIC;    
	FB2:       IN     STD_LOGIC;    
	GND:       IN     STD_LOGIC;    
	GND1:      IN     STD_LOGIC;    
	GND2:      IN     STD_LOGIC;    
	GND_13:    IN     STD_LOGIC;    
	GND_3:     IN     STD_LOGIC;    
	\in\:      INOUT  STD_LOGIC;    
	IN1_1:     IN     STD_LOGIC;    
	IN1_2:     IN     STD_LOGIC;    
	IN2_4:     IN     STD_LOGIC;    
	IN2_5:     IN     STD_LOGIC;    
	IN_1:      INOUT  STD_LOGIC;    
	IN_2:      INOUT  STD_LOGIC;    
	NC:        INOUT  STD_LOGIC;    
	NC_1:      INOUT  STD_LOGIC;    
	NC_2:      INOUT  STD_LOGIC;    
	NR_SS1:    INOUT  STD_LOGIC;    
	NR_SS2:    INOUT  STD_LOGIC;    
	\out\:     INOUT  STD_LOGIC;    
	OUT1_14:   IN     STD_LOGIC;    
	OUT1_15:   IN     STD_LOGIC;    
	OUT2_11:   IN     STD_LOGIC;    
	OUT2_12:   IN     STD_LOGIC;    
	OUT_1:     INOUT  STD_LOGIC;    
	OUT_2:     INOUT  STD_LOGIC;    
	PAD:       IN     STD_LOGIC;    
	PG:        OUT    STD_LOGIC;    
	PG1:       OUT    STD_LOGIC;    
	PG2:       OUT    STD_LOGIC;    
	POK:       OUT    STD_LOGIC;    
	SHDN:      IN     STD_LOGIC;    
	SS:        IN     STD_LOGIC;    
	SS_CTRL1:  IN     STD_LOGIC;    
	SS_CTRL2:  IN     STD_LOGIC;    
	TP:        IN     STD_LOGIC;    
	VCNTL:     IN     STD_LOGIC;    
	VCTL:      IN     STD_LOGIC;    
	VIN:       IN     STD_LOGIC;    
	VIN1:      IN     STD_LOGIC;    
	VIN2:      IN     STD_LOGIC;    
	VIN3:      IN     STD_LOGIC;    
	VOUT:      IN     STD_LOGIC;    
	VOUT1:     IN     STD_LOGIC;    
	VOUT2:     IN     STD_LOGIC;    
	VOUT3:     IN     STD_LOGIC);
end u_ldo;
