<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="/home/aldi/Downloads/schelet (2)/schelet/cpu_test_isim_beh.wdb" id="1" type="auto">
         <top_modules>
            <top_module name="cpu_test" />
            <top_module name="glbl" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <WVObjectSize size="36" />
   <wvobject fp_name="/cpu_test/state" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">state[2:0]</obj_property>
      <obj_property name="ObjectShortName">state[2:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_test/program_counter" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">program_counter[9:0]</obj_property>
      <obj_property name="ObjectShortName">program_counter[9:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_test/instruction" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">instruction[15:0]</obj_property>
      <obj_property name="ObjectShortName">instruction[15:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_test/instr_buffer" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">instr_buffer[15:0]</obj_property>
      <obj_property name="ObjectShortName">instr_buffer[15:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_test/sreg" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">sreg[7:0]</obj_property>
      <obj_property name="ObjectShortName">sreg[7:0]</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_test/opcode_type" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">opcode_type[7:0]</obj_property>
      <obj_property name="ObjectShortName">opcode_type[7:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_test/writeback_value" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">writeback_value[7:0]</obj_property>
      <obj_property name="ObjectShortName">writeback_value[7:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_test/rr_cs" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">rr_cs</obj_property>
      <obj_property name="ObjectShortName">rr_cs</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_test/rd_cs" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">rd_cs</obj_property>
      <obj_property name="ObjectShortName">rd_cs</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_test/rr_we" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">rr_we</obj_property>
      <obj_property name="ObjectShortName">rr_we</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_test/rd_we" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">rd_we</obj_property>
      <obj_property name="ObjectShortName">rd_we</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_test/rr_oe" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">rr_oe</obj_property>
      <obj_property name="ObjectShortName">rr_oe</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_test/rd_oe" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">rd_oe</obj_property>
      <obj_property name="ObjectShortName">rd_oe</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_test/rr_addr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">rr_addr[4:0]</obj_property>
      <obj_property name="ObjectShortName">rr_addr[4:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_test/rd_addr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">rd_addr[4:0]</obj_property>
      <obj_property name="ObjectShortName">rd_addr[4:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_test/rr_data" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">rr_data[7:0]</obj_property>
      <obj_property name="ObjectShortName">rr_data[7:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_test/rd_data" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">rd_data[7:0]</obj_property>
      <obj_property name="ObjectShortName">rd_data[7:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_test/alu_rd" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">alu_rd[7:0]</obj_property>
      <obj_property name="ObjectShortName">alu_rd[7:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_test/alu_rr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">alu_rr[7:0]</obj_property>
      <obj_property name="ObjectShortName">alu_rr[7:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_test/alu_enable" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">alu_enable</obj_property>
      <obj_property name="ObjectShortName">alu_enable</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_test/alu_opsel" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">alu_opsel[7:0]</obj_property>
      <obj_property name="ObjectShortName">alu_opsel[7:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_test/alu_out" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">alu_out[7:0]</obj_property>
      <obj_property name="ObjectShortName">alu_out[7:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_test/alu_flags_in" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">alu_flags_in[7:0]</obj_property>
      <obj_property name="ObjectShortName">alu_flags_in[7:0]</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_test/alu_flags_out" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">alu_flags_out[7:0]</obj_property>
      <obj_property name="ObjectShortName">alu_flags_out[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_test/mem_addr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">mem_addr[6:0]</obj_property>
      <obj_property name="ObjectShortName">mem_addr[6:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_test/mem_data" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">mem_data[7:0]</obj_property>
      <obj_property name="ObjectShortName">mem_data[7:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_test/mem_cs" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">mem_cs</obj_property>
      <obj_property name="ObjectShortName">mem_cs</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_test/mem_we" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">mem_we</obj_property>
      <obj_property name="ObjectShortName">mem_we</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_test/mem_oe" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">mem_oe</obj_property>
      <obj_property name="ObjectShortName">mem_oe</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_test/clk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_test/reset" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">reset</obj_property>
      <obj_property name="ObjectShortName">reset</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_test/INSTR_WIDTH" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">INSTR_WIDTH[31:0]</obj_property>
      <obj_property name="ObjectShortName">INSTR_WIDTH[31:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_test/DATA_WIDTH" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">DATA_WIDTH[31:0]</obj_property>
      <obj_property name="ObjectShortName">DATA_WIDTH[31:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_test/I_ADDR_WIDTH" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">I_ADDR_WIDTH[31:0]</obj_property>
      <obj_property name="ObjectShortName">I_ADDR_WIDTH[31:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_test/D_ADDR_WIDTH" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">D_ADDR_WIDTH[31:0]</obj_property>
      <obj_property name="ObjectShortName">D_ADDR_WIDTH[31:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_test/R_ADDR_WIDTH" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">R_ADDR_WIDTH[31:0]</obj_property>
      <obj_property name="ObjectShortName">R_ADDR_WIDTH[31:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
</wave_config>
