# Efficient VLSI Implementations of Singular Value Decomposition (SVD)

**Duration:** Jan 2025 - Apr 2025  
**Guide:** Prof. Mohamed Asan Basiri M  
**Institution:** IIITDM Kurnool  
**Project Type:** Final Year Project

## Project Overview

This project focuses on efficient hardware implementation of Singular Value Decomposition (SVD) using VLSI design techniques. It involves designing Verilog modules for floating-point operations tailored to custom SVD hardware, alongside algorithmic development in MATLAB.

## Key Highlights

- Designed and coded Verilog modules supporting floating-point operations for custom SVD hardware.
- Implemented Jacobi and Hestenes numerical methods in MATLAB to support algorithmic functionality.
- Deployed and validated the co-processor on Zynq-7000 FPGA for 2Ã—2 matrix operations.
- Verified functional correctness and resource utilization on FPGA platform.

## Technologies Used

- Verilog HDL
- MATLAB
- Xilinx Zynq-7000 FPGA

## Implementation ScreenSaver Video
[![Watch the Implementation Video]](https://drive.google.com/file/d/1yf6tYkoiPG8zaUTbbhD9G8_123BvKng5/view?usp=sharing)

## Repository Contents

- Verilog RTL codes
- Thesis

## Contact

Feel free to open issues or reach out for collaborations.

---

*This project showcases the integration of numerical algorithms and hardware design towards efficient VLSI implementation of advanced matrix decomposition.*
