// Seed: 3366429016
module module_0 (
    output tri1 id_0,
    input uwire id_1,
    input tri1 id_2,
    input tri id_3,
    input uwire id_4,
    output supply0 id_5,
    output tri id_6
);
endmodule
module module_1 (
    output tri id_0,
    input tri id_1,
    output supply0 id_2,
    output tri0 id_3,
    output uwire id_4
);
  wire [-1 : -1  &  -1] id_6;
  wire id_7;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_4
  );
  wire id_8;
  ;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
endmodule
module module_3 #(
    parameter id_3 = 32'd6,
    parameter id_6 = 32'd18
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    _id_6,
    id_7
);
  inout tri1 id_7;
  inout wire _id_6;
  output wire id_5;
  module_2 modCall_1 (
      id_5,
      id_5,
      id_7,
      id_7,
      id_5
  );
  input wire id_4;
  inout wire _id_3;
  inout wire id_2;
  output wire id_1;
  assign id_7 = -1;
  wire [id_3 : id_6  ==  id_3] id_8;
  and primCall (id_5, id_7, id_4, id_2);
endmodule
