
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP1 for linux64 - Jan 13, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
# DC Synthesis Script
## Define path to verilog files and define WORK directory
lappend search_path /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU  /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/u1 /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/m1 /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/include /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/common /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/srams   /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-CPU/mul
. /opt/synopsys/2016/core-synthesis-tools/libraries/syn /opt/synopsys/2016/core-synthesis-tools/minpower/syn /opt/synopsys/2016/core-synthesis-tools/dw/syn_ver /opt/synopsys/2016/core-synthesis-tools/dw/sim_ver /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/u1 /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/m1 /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/include /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/common /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/srams /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-CPU/mul
define_design_lib WORK -path "work"
1
## Define library locations
set link_library [ list /mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v125c.db /mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v25c.db /mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95vn40c.db /mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/lib/sram/db_ccs/saed32sram_ss0p95v125c.db /mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/lib/sram/db_ccs/saed32sram_ss0p95v25c.db /mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/lib/sram/db_ccs/saed32sram_ss0p95vn40c.db ]
/mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v125c.db /mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v25c.db /mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95vn40c.db /mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/lib/sram/db_ccs/saed32sram_ss0p95v125c.db /mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/lib/sram/db_ccs/saed32sram_ss0p95v25c.db /mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/lib/sram/db_ccs/saed32sram_ss0p95vn40c.db
set target_library [ list /mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v25c.db /mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/lib/sram/db_ccs/saed32sram_ss0p95v25c.db ]
/mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v25c.db /mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/lib/sram/db_ccs/saed32sram_ss0p95v25c.db
## Read in verilog files
analyze -library WORK -format verilog [ list fpu_rptr_macros.v fpu.v fpu_out.v fpu_denorm_3b.v fpu_add_exp_dp.v fpu_cnt_lead0_lvl3.v fpu_mul.v fpu_in.v fpu_div.v fpu_div_exp_dp.v bw_clk_cl_fpu_cmp.v fpu_in2_gt_in1_3b.v fpu_mul_frac_dp.v fpu_rptr_groups.v fpu_in_dp.v fpu_out_dp.v fpu_cnt_lead0_lvl4.v fpu_add_ctl.v fpu_cnt_lead0_53b.v fpu_in2_gt_in1_2b.v fpu_in_ctl.v fpu_rptr_min_global.v fpu_cnt_lead0_64b.v fpu_mul_exp_dp.v fpu_out_ctl.v fpu_div_ctl.v fpu_div_frac_dp.v fpu_in2_gt_in1_3to1.v fpu_in2_gt_in1_frac.v fpu_cnt_lead0_lvl1.v fpu_mul_ctl.v fpu_denorm_frac.v fpu_add_frac_dp.v fpu_denorm_3to1.v fpu_add.v fpu_cnt_lead0_lvl2.v u1.V m1.V swrvr_dlib.v ucb_noflow.v ucb_bus_in.v ucb_flow_2buf.v swrvr_clib.v cluster_header_sync.v cluster_header_dup.v synchronizer_asr_dup.v ucb_bus_out.v test_stub_scan.v sync_pulse_synchronizer.v ucb_flow_jbi.v cluster_header_ctu.v synchronizer_asr.v cluster_header.v cmp_sram_redhdr.v test_stub_bist.v ucb_flow_spi.v dbl_buf.v bw_r_l2d_rep_bot.v bw_r_rf16x128d.v bw_r_l2d_rep_top.v bw_r_rf16x160.v bw_rf_16x65.v bw_r_cm16x40.v bw_r_rf32x80.v regfile_1w_4r.v bw_r_scm.v bw_r_dcm.v bw_r_frf.v bw_r_tlb_fpga.v bw_r_rf16x32.v bw_r_idct.v bw_r_rf32x108.v bw_rf_16x81.v bw_r_l2d.v bw_r_dcd.v bw_r_icd.v bw_r_efa.v bw_r_irf_fpga1.v bw_r_irf.v bw_r_tlb.v bw_r_l2d_32k.v bw_r_irf_register.v bw_r_cm16x40b.v bw_r_l2t.v bw_r_rf32x152b.v mul64.v ]
Running PRESTO HDLC
Compiling source file /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu_rptr_macros.v
Compiling source file /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu.v
Warning:  /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu.v:269: the undeclared symbol 'pcx_fpio_data_rdy_px2_buf1' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu.v:279: the undeclared symbol 'arst_l_in_buf3' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu.v:280: the undeclared symbol 'fpu_grst_l_in_buf2' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu.v:319: the undeclared symbol 'se_in_buf3' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu.v:320: the undeclared symbol 'manual_scan_0' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu.v:321: the undeclared symbol 'scan_manual_1' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu.v:338: the undeclared symbol 'se' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu.v:339: the undeclared symbol 'si_buf1' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu.v:340: the undeclared symbol 'scan_inq_sram_w' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu.v:343: the undeclared symbol 'rst_tri_en' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu.v:368: the undeclared symbol 'arst_l_add_buf4' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu.v:369: the undeclared symbol 'fpu_grst_l_add_buf3' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu.v:388: the undeclared symbol 'se_add_exp_buf2' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu.v:389: the undeclared symbol 'se_add_frac_buf2' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu.v:391: the undeclared symbol 'scan_manual_2' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu.v:415: the undeclared symbol 'fmul_clken_l_buf1' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu.v:416: the undeclared symbol 'arst_l_mul_buf2' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu.v:417: the undeclared symbol 'fpu_grst_l_mul_buf1' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu.v:431: the undeclared symbol 'se_mul_buf4' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu.v:432: the undeclared symbol 'se_mul64_buf2' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu.v:434: the undeclared symbol 'scan_manual_3' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu.v:456: the undeclared symbol 'fdiv_clken_l_div_frac_buf1' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu.v:457: the undeclared symbol 'fdiv_clken_l_div_exp_buf1' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu.v:458: the undeclared symbol 'arst_l_div_buf2' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu.v:473: the undeclared symbol 'se_div_buf5' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu.v:475: the undeclared symbol 'scan_manual_4' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu.v:509: the undeclared symbol 'arst_l_out_buf3' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu.v:519: the undeclared symbol 'se_out_buf2' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu.v:521: the undeclared symbol 'scan_manual_5' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu.v:531: the undeclared symbol 'ctu_tst_pre_grst_l_buf1' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu.v:533: the undeclared symbol 'global_shift_enable_buf1' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu.v:534: the undeclared symbol 'ctu_tst_scan_disable_buf1' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu.v:535: the undeclared symbol 'ctu_tst_scanmode_buf1' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu.v:536: the undeclared symbol 'ctu_tst_macrotest_buf1' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu.v:537: the undeclared symbol 'ctu_tst_short_chain_buf1' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu.v:538: the undeclared symbol 'scan_manual_6_buf1' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu.v:551: the undeclared symbol 'so_unbuf' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu.v:564: the undeclared symbol 'cluster_cken_buf1' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu.v:565: the undeclared symbol 'arst_l_cluster_header_buf2' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu.v:566: the undeclared symbol 'grst_l_buf1' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu.v:572: the undeclared symbol 'se_cluster_header_buf2' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu.v:574: the undeclared symbol 'scan_manual_6' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu_out.v
Warning:  /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu_out.v:167: the undeclared symbol 'scan_out_fpu_out_ctl' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu_denorm_3b.v
Compiling source file /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu_add_exp_dp.v
Warning:  /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu_add_exp_dp.v:214: the undeclared symbol 'clk' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu_cnt_lead0_lvl3.v
Compiling source file /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu_mul.v
Warning:  /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu_mul.v:330: the undeclared symbol 'scan_out_fpu_mul_ctl' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu_mul.v:373: the undeclared symbol 'scan_out_fpu_mul_exp_dp' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu_mul.v:430: the undeclared symbol 'scan_out_fpu_mul_frac_dp' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu_in.v
Warning:  /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu_in.v:261: the undeclared symbol 'scan_out_fpu_in_ctl' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu_div.v
Warning:  /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu_div.v:330: the undeclared symbol 'scan_out_fpu_div_ctl' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu_div.v:378: the undeclared symbol 'scan_out_fpu_div_exp_dp' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu_div_exp_dp.v
Warning:  /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu_div_exp_dp.v:142: the undeclared symbol 'clk' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/bw_clk_cl_fpu_cmp.v
Compiling source file /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu_in2_gt_in1_3b.v
Compiling source file /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu_mul_frac_dp.v
Warning:  /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu_mul_frac_dp.v:192: the undeclared symbol 'clk' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu_rptr_groups.v
Warning:  /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu_rptr_groups.v:497: the undeclared symbol 'se_add_buf1' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu_rptr_groups.v:498: the undeclared symbol 'se_mul64_buf1' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu_rptr_groups.v:499: the undeclared symbol 'so_buf1' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu_rptr_groups.v:500: the undeclared symbol 'se_buf1_unused' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu_rptr_groups.v:511: the undeclared symbol 'se_add_buf2_unused' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu_rptr_groups.v:527: the undeclared symbol 'arst_l_buf1' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu_in_dp.v
Compiling source file /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu_out_dp.v
Warning:  /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu_out_dp.v:113: the undeclared symbol 'clk' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu_cnt_lead0_lvl4.v
Compiling source file /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu_add_ctl.v
Warning:  /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu_add_ctl.v:684: the undeclared symbol 'add_ctl_rst_l' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu_cnt_lead0_53b.v
Compiling source file /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu_in2_gt_in1_2b.v
Compiling source file /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu_in_ctl.v
Warning:  /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu_in_ctl.v:201: the undeclared symbol 'in_ctl_rst_l' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu_in_ctl.v:820: the undeclared symbol 'inq_adda_dly' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu_in_ctl.v:833: the undeclared symbol 'inq_mula_dly' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu_rptr_min_global.v
Compiling source file /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu_cnt_lead0_64b.v
Warning:  /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu_cnt_lead0_64b.v:467: the undeclared symbol 'lead0_63_32_0' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu_mul_exp_dp.v
Warning:  /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu_mul_exp_dp.v:149: the undeclared symbol 'clk' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu_mul_exp_dp.v:431: the undeclared symbol 'm5stg_shl_55' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu_mul_exp_dp.v:431: the undeclared symbol 'm5stg_shl_54' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu_mul_exp_dp.v:432: the undeclared symbol 'm5stg_inc_exp_54' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu_mul_exp_dp.v:432: the undeclared symbol 'm5stg_inc_exp_55' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu_mul_exp_dp.v:432: the undeclared symbol 'm5stg_inc_exp_105' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu_out_ctl.v
Warning:  /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu_out_ctl.v:94: the undeclared symbol 'out_ctl_rst_l' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu_div_ctl.v
Warning:  /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu_div_ctl.v:499: the undeclared symbol 'div_ctl_rst_l' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu_div_frac_dp.v
Warning:  /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu_div_frac_dp.v:185: the undeclared symbol 'clk' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu_in2_gt_in1_3to1.v
Compiling source file /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu_in2_gt_in1_frac.v
Compiling source file /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu_cnt_lead0_lvl1.v
Compiling source file /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu_mul_ctl.v
Warning:  /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu_mul_ctl.v:464: the undeclared symbol 'mul_ctl_rst_l' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu_mul_ctl.v:1648: the undeclared symbol 'm3bstg_of_mask' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu_denorm_frac.v
Compiling source file /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu_add_frac_dp.v
Warning:  /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu_add_frac_dp.v:357: the undeclared symbol 'clk' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu_denorm_3to1.v
Compiling source file /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu_add.v
Warning:  /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu_add.v:415: the undeclared symbol 'scan_out_fpu_add_ctl' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu_add.v:475: the undeclared symbol 'scan_out_fpu_add_exp_dp' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-FPU/fpu_cnt_lead0_lvl2.v
Compiling source file /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/u1/u1.V
Compiling source file /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/m1/m1.V
Compiling source file /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/common/swrvr_dlib.v
Compiling source file /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/common/ucb_noflow.v
Opening include file /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/include/sys.h
Opening include file /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/include/iop.h
Compiling source file /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/common/ucb_bus_in.v
Opening include file /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/include/sys.h
Compiling source file /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/common/ucb_flow_2buf.v
Opening include file /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/include/sys.h
Opening include file /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/include/iop.h
Compiling source file /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/common/swrvr_clib.v
Compiling source file /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/common/cluster_header_sync.v
Compiling source file /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/common/cluster_header_dup.v
Opening include file /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/include/sys.h
Warning:  /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/common/cluster_header_dup.v:77: delays for continuous assignment are ignored. (VER-173)
Compiling source file /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/common/synchronizer_asr_dup.v
Compiling source file /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/common/ucb_bus_out.v
Opening include file /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/include/sys.h
Compiling source file /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/common/test_stub_scan.v
Compiling source file /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/common/sync_pulse_synchronizer.v
Compiling source file /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/common/ucb_flow_jbi.v
Opening include file /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/include/sys.h
Opening include file /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/include/iop.h
Compiling source file /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/common/cluster_header_ctu.v
Opening include file /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/include/sys.h
Compiling source file /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/common/synchronizer_asr.v
Warning:  /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/common/cluster_header_ctu.v:75: Intraassignment delays for blocking assignments are ignored. (VER-129)
Compiling source file /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/common/cluster_header.v
Opening include file /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/include/sys.h
Warning:  /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/common/cluster_header.v:92: delays for continuous assignment are ignored. (VER-173)
Compiling source file /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/common/cmp_sram_redhdr.v
Opening include file /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/include/sys.h
Opening include file /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/include/iop.h
Compiling source file /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/common/test_stub_bist.v
Compiling source file /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/common/ucb_flow_spi.v
Opening include file /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/include/sys.h
Opening include file /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/include/iop.h
Compiling source file /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/common/dbl_buf.v
Opening include file /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/include/sys.h
Compiling source file /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/srams/bw_r_l2d_rep_bot.v
Compiling source file /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/srams/bw_r_rf16x128d.v
Compiling source file /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/srams/bw_r_l2d_rep_top.v
Compiling source file /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/srams/bw_r_rf16x160.v
Compiling source file /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/srams/bw_rf_16x65.v
Compiling source file /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/srams/bw_r_cm16x40.v
Compiling source file /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/srams/bw_r_rf32x80.v
Compiling source file /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/srams/regfile_1w_4r.v
Compiling source file /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/srams/bw_r_scm.v
Compiling source file /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/srams/bw_r_dcm.v
Compiling source file /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/srams/bw_r_frf.v
Compiling source file /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/srams/bw_r_tlb_fpga.v
Opening include file /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/include/sys.h
Opening include file /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/include/lsu.h
Compiling source file /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/srams/bw_r_rf16x32.v
Compiling source file /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/srams/bw_r_idct.v
Compiling source file /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/srams/bw_r_rf32x108.v
Compiling source file /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/srams/bw_rf_16x81.v
Compiling source file /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/srams/bw_r_l2d.v
Warning:  /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/srams/bw_r_l2d.v:211: the undeclared symbol 'scan_out_0' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/srams/bw_r_dcd.v
Compiling source file /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/srams/bw_r_icd.v
Opening include file /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/include/ifu.h
Compiling source file /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/srams/bw_r_efa.v
Opening include file /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/include/sys.h
Compiling source file /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/srams/bw_r_irf_fpga1.v
Compiling source file /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/srams/bw_r_irf.v
Compiling source file /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/srams/bw_r_tlb.v
Opening include file /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/include/sys.h
Opening include file /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/include/lsu.h
Error:  /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/srams/bw_r_tlb.v:946: Module 'bw_r_tlb' is redefined. (VER-25)
Compiling source file /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/srams/bw_r_l2d_32k.v
Compiling source file /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/srams/bw_r_irf_register.v
Compiling source file /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/srams/bw_r_cm16x40b.v
Compiling source file /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/srams/bw_r_l2t.v
Compiling source file /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/srams/bw_r_rf32x152b.v
Compiling source file /mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-CPU/mul/mul64.v
*** Presto compilation terminated with 1 errors. ***
Loading db file '/mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v125c.db'
Information: Using CCS timing libraries. (TIM-024)
Loading db file '/mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v25c.db'
Loading db file '/mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95vn40c.db'
Loading db file '/mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/lib/sram/db_ccs/saed32sram_ss0p95v125c.db'
Loading db file '/mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/lib/sram/db_ccs/saed32sram_ss0p95v25c.db'
Loading db file '/mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/lib/sram/db_ccs/saed32sram_ss0p95vn40c.db'
0
elaborate fpu -architecture verilog -library WORK
Loading db file '/opt/synopsys/2016/core-synthesis-tools/libraries/syn/gtech.db'
Loading db file '/opt/synopsys/2016/core-synthesis-tools/libraries/syn/standard.sldb'
  Loading link library 'saed32rvt_ss0p95v125c'
  Loading link library 'saed32rvt_ss0p95v25c'
  Loading link library 'saed32rvt_ss0p95vn40c'
  Loading link library 'saed32sram_ss0p95v125c'
  Loading link library 'saed32sram_ss0p95v25c'
  Loading link library 'saed32sram_ss0p95vn40c'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'fpu'.
Information: Building the design 'fpu_in'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'bw_r_rf16x160'. (HDL-193)

Inferred memory devices in process
	in routine bw_r_rf16x160 line 93 in file
		'/mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/srams/bw_r_rf16x160.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   byte_wen_d1_reg   | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|    wrptr_d1_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|   word_wen_d1_reg   | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    wrdata_d1_reg    | Flip-flop |  160  |  Y  | N  | N  | N  | N  | N  | N  |
|    wr_en_d1_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine bw_r_rf16x160 line 276 in file
		'/mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/srams/bw_r_rf16x160.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rdptr_d1_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|     ren_d1_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine bw_r_rf16x160 line 537 in file
		'/mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/srams/bw_r_rf16x160.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|      dout_reg       | Latch |  160  |  Y  | N  | N  | N  | -  | -  | -  |
===========================================================================

Inferred memory devices in process
	in routine bw_r_rf16x160 line 609 in file
		'/mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/srams/bw_r_rf16x160.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|     inq_ary_reg     | Latch | 2560  |  Y  | N  | N  | N  | -  | -  | -  |
===========================================================================
Statistics for MUX_OPs
=======================================================
| block name/line   | Inputs | Outputs | # sel inputs |
=======================================================
| bw_r_rf16x160/559 |   16   |   160   |      4       |
| bw_r_rf16x160/652 |   16   |   160   |      4       |
=======================================================
Presto compilation completed successfully.
Information: Building the design 'fpu_add'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'fpu_mul'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'fpu_div'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'fpu_out'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'test_stub_scan'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'bw_clk_cl_fpu_cmp'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'fpu_rptr_groups'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'fpu_in_ctl'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'fpu_in_dp'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'fpu_add_ctl'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'fpu_add_exp_dp'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'fpu_add_frac_dp'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'fpu_mul_ctl'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'fpu_mul_exp_dp'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'fpu_mul_frac_dp'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mul64'. (HDL-193)
Warning: Cannot find the design 'mul64' in the library 'WORK'. (LBR-1)
Information: Building the design 'fpu_div_ctl'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'fpu_div_exp_dp'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'fpu_div_frac_dp'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'fpu_out_ctl'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'fpu_out_dp'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'cluster_header'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'fpu_bufrpt_grp32'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'fpu_bufrpt_grp64'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'fpu_bufrpt_grp4'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'fpu_rptr_pcx_fpio_grp16'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'fpu_rptr_fp_cpx_grp16'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'fpu_rptr_inq'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'dffrl_async' instantiated from design 'fpu_in_ctl' with
	the parameters "1". (HDL-193)

Inferred memory devices in process
	in routine dffrl_async_SIZE1 line 489 in file
		'/mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/common/swrvr_clib.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dffr_s' instantiated from design 'fpu_in_ctl' with
	the parameters "1". (HDL-193)

Inferred memory devices in process
	in routine dffr_s_SIZE1 line 141 in file
		'/mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/common/swrvr_clib.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dff_s' instantiated from design 'fpu_in_ctl' with
	the parameters "1". (HDL-193)

Inferred memory devices in process
	in routine dff_s_SIZE1 line 54 in file
		'/mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/common/swrvr_clib.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dff_s' instantiated from design 'fpu_in_ctl' with
	the parameters "5". (HDL-193)

Inferred memory devices in process
	in routine dff_s_SIZE5 line 54 in file
		'/mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/common/swrvr_clib.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dffre_s' instantiated from design 'fpu_in_ctl' with
	the parameters "4". (HDL-193)

Inferred memory devices in process
	in routine dffre_s_SIZE4 line 317 in file
		'/mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/common/swrvr_clib.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dff_s' instantiated from design 'fpu_in_ctl' with
	the parameters "4". (HDL-193)

Inferred memory devices in process
	in routine dff_s_SIZE4 line 54 in file
		'/mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/common/swrvr_clib.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dffre_s' instantiated from design 'fpu_in_ctl' with
	the parameters "1". (HDL-193)

Inferred memory devices in process
	in routine dffre_s_SIZE1 line 317 in file
		'/mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/common/swrvr_clib.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dff_s' instantiated from design 'fpu_in_ctl' with
	the parameters "8". (HDL-193)

Inferred memory devices in process
	in routine dff_s_SIZE8 line 54 in file
		'/mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/common/swrvr_clib.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dff_s' instantiated from design 'fpu_in_ctl' with
	the parameters "16". (HDL-193)

Inferred memory devices in process
	in routine dff_s_SIZE16 line 54 in file
		'/mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/common/swrvr_clib.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dffre_s' instantiated from design 'fpu_in_ctl' with
	the parameters "3". (HDL-193)

Inferred memory devices in process
	in routine dffre_s_SIZE3 line 317 in file
		'/mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/common/swrvr_clib.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'clken_buf'. (HDL-193)

Inferred memory devices in process
	in routine clken_buf line 776 in file
		'/mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/common/swrvr_clib.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|      clken_reg      | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
===========================================================================
Presto compilation completed successfully.
Information: Building the design 'dff_s' instantiated from design 'fpu_in_dp' with
	the parameters "2". (HDL-193)

Inferred memory devices in process
	in routine dff_s_SIZE2 line 54 in file
		'/mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/common/swrvr_clib.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dff_s' instantiated from design 'fpu_in_dp' with
	the parameters "64". (HDL-193)

Inferred memory devices in process
	in routine dff_s_SIZE64 line 54 in file
		'/mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/common/swrvr_clib.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dffe_s' instantiated from design 'fpu_in_dp' with
	the parameters "69". (HDL-193)

Inferred memory devices in process
	in routine dffe_s_SIZE69 line 255 in file
		'/mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/common/swrvr_clib.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |  69   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dff_s' instantiated from design 'fpu_in_dp' with
	the parameters "155". (HDL-193)

Inferred memory devices in process
	in routine dff_s_SIZE155 line 54 in file
		'/mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/common/swrvr_clib.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |  155  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dffe_s' instantiated from design 'fpu_add_ctl' with
	the parameters "1". (HDL-193)

Inferred memory devices in process
	in routine dffe_s_SIZE1 line 255 in file
		'/mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/common/swrvr_clib.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dffre_s' instantiated from design 'fpu_add_ctl' with
	the parameters "8". (HDL-193)

Inferred memory devices in process
	in routine dffre_s_SIZE8 line 317 in file
		'/mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/common/swrvr_clib.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dffe_s' instantiated from design 'fpu_add_ctl' with
	the parameters "4". (HDL-193)

Inferred memory devices in process
	in routine dffe_s_SIZE4 line 255 in file
		'/mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/common/swrvr_clib.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dffe_s' instantiated from design 'fpu_add_ctl' with
	the parameters "2". (HDL-193)

Inferred memory devices in process
	in routine dffe_s_SIZE2 line 255 in file
		'/mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/common/swrvr_clib.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dffe_s' instantiated from design 'fpu_add_ctl' with
	the parameters "5". (HDL-193)

Inferred memory devices in process
	in routine dffe_s_SIZE5 line 255 in file
		'/mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/common/swrvr_clib.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dffre_s' instantiated from design 'fpu_add_ctl' with
	the parameters "31". (HDL-193)

Inferred memory devices in process
	in routine dffre_s_SIZE31 line 317 in file
		'/mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/common/swrvr_clib.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |  31   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dffre_s' instantiated from design 'fpu_add_ctl' with
	the parameters "19". (HDL-193)

Inferred memory devices in process
	in routine dffre_s_SIZE19 line 317 in file
		'/mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/common/swrvr_clib.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |  19   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dffre_s' instantiated from design 'fpu_add_ctl' with
	the parameters "2". (HDL-193)

Inferred memory devices in process
	in routine dffre_s_SIZE2 line 317 in file
		'/mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/common/swrvr_clib.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dffre_s' instantiated from design 'fpu_add_ctl' with
	the parameters "18". (HDL-193)

Inferred memory devices in process
	in routine dffre_s_SIZE18 line 317 in file
		'/mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/common/swrvr_clib.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dffe_s' instantiated from design 'fpu_add_ctl' with
	the parameters "10". (HDL-193)

Inferred memory devices in process
	in routine dffe_s_SIZE10 line 255 in file
		'/mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/common/swrvr_clib.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |  10   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dffre_s' instantiated from design 'fpu_add_ctl' with
	the parameters "9". (HDL-193)

Inferred memory devices in process
	in routine dffre_s_SIZE9 line 317 in file
		'/mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/common/swrvr_clib.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |   9   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dffre_s' instantiated from design 'fpu_add_ctl' with
	the parameters "6". (HDL-193)

Inferred memory devices in process
	in routine dffre_s_SIZE6 line 317 in file
		'/mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/common/swrvr_clib.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dff_s' instantiated from design 'fpu_add_ctl' with
	the parameters "10". (HDL-193)

Inferred memory devices in process
	in routine dff_s_SIZE10 line 54 in file
		'/mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/common/swrvr_clib.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |  10   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dffe_s' instantiated from design 'fpu_add_exp_dp' with
	the parameters "11". (HDL-193)

Inferred memory devices in process
	in routine dffe_s_SIZE11 line 255 in file
		'/mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/common/swrvr_clib.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |  11   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dffe_s' instantiated from design 'fpu_add_exp_dp' with
	the parameters "13". (HDL-193)

Inferred memory devices in process
	in routine dffe_s_SIZE13 line 255 in file
		'/mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/common/swrvr_clib.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |  13   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dffe_s' instantiated from design 'fpu_add_exp_dp' with
	the parameters "12". (HDL-193)

Inferred memory devices in process
	in routine dffe_s_SIZE12 line 255 in file
		'/mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/common/swrvr_clib.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dff_s' instantiated from design 'fpu_add_exp_dp' with
	the parameters "13". (HDL-193)

Inferred memory devices in process
	in routine dff_s_SIZE13 line 54 in file
		'/mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/common/swrvr_clib.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |  13   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dffe_s' instantiated from design 'fpu_add_frac_dp' with
	the parameters "63". (HDL-193)

Inferred memory devices in process
	in routine dffe_s_SIZE63 line 255 in file
		'/mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/common/swrvr_clib.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |  63   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dffe_s' instantiated from design 'fpu_add_frac_dp' with
	the parameters "55". (HDL-193)

Inferred memory devices in process
	in routine dffe_s_SIZE55 line 255 in file
		'/mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/common/swrvr_clib.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |  55   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dffe_s' instantiated from design 'fpu_add_frac_dp' with
	the parameters "64". (HDL-193)

Inferred memory devices in process
	in routine dffe_s_SIZE64 line 255 in file
		'/mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/common/swrvr_clib.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'fpu_in2_gt_in1_frac'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'dffe_s' instantiated from design 'fpu_add_frac_dp' with
	the parameters "54". (HDL-193)

Inferred memory devices in process
	in routine dffe_s_SIZE54 line 255 in file
		'/mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/common/swrvr_clib.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |  54   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'fpu_denorm_frac'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'fpu_cnt_lead0_64b'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'dffe_s' instantiated from design 'fpu_add_frac_dp' with
	the parameters "58". (HDL-193)

Inferred memory devices in process
	in routine dffe_s_SIZE58 line 255 in file
		'/mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/common/swrvr_clib.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |  58   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dffre_s' instantiated from design 'fpu_mul_ctl' with
	the parameters "5". (HDL-193)

Inferred memory devices in process
	in routine dffre_s_SIZE5 line 317 in file
		'/mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/common/swrvr_clib.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dffe_s' instantiated from design 'fpu_mul_ctl' with
	the parameters "6". (HDL-193)

Inferred memory devices in process
	in routine dffe_s_SIZE6 line 255 in file
		'/mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/common/swrvr_clib.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dffe_s' instantiated from design 'fpu_mul_ctl' with
	the parameters "7". (HDL-193)

Inferred memory devices in process
	in routine dffe_s_SIZE7 line 255 in file
		'/mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/common/swrvr_clib.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |   7   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'fpu_cnt_lead0_53b'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'dffe_s' instantiated from design 'fpu_mul_frac_dp' with
	the parameters "56". (HDL-193)

Inferred memory devices in process
	in routine dffe_s_SIZE56 line 255 in file
		'/mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/common/swrvr_clib.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |  56   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dff_s' instantiated from design 'fpu_mul_frac_dp' with
	the parameters "55". (HDL-193)

Inferred memory devices in process
	in routine dff_s_SIZE55 line 54 in file
		'/mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/common/swrvr_clib.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |  55   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dffe_s' instantiated from design 'fpu_mul_frac_dp' with
	the parameters "52". (HDL-193)

Inferred memory devices in process
	in routine dffe_s_SIZE52 line 255 in file
		'/mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/common/swrvr_clib.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |  52   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dffr_s' instantiated from design 'fpu_div_ctl' with
	the parameters "8". (HDL-193)

Inferred memory devices in process
	in routine dffr_s_SIZE8 line 141 in file
		'/mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/common/swrvr_clib.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dffr_s' instantiated from design 'fpu_div_ctl' with
	the parameters "3". (HDL-193)

Inferred memory devices in process
	in routine dffr_s_SIZE3 line 141 in file
		'/mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/common/swrvr_clib.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dff_s' instantiated from design 'fpu_div_frac_dp' with
	the parameters "53". (HDL-193)

Inferred memory devices in process
	in routine dff_s_SIZE53 line 54 in file
		'/mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/common/swrvr_clib.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |  53   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dff_s' instantiated from design 'fpu_div_frac_dp' with
	the parameters "12". (HDL-193)

Inferred memory devices in process
	in routine dff_s_SIZE12 line 54 in file
		'/mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/common/swrvr_clib.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dff_s' instantiated from design 'fpu_out_ctl' with
	the parameters "3". (HDL-193)

Inferred memory devices in process
	in routine dff_s_SIZE3 line 54 in file
		'/mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/common/swrvr_clib.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dff_s' instantiated from design 'fpu_out_dp' with
	the parameters "77". (HDL-193)

Inferred memory devices in process
	in routine dff_s_SIZE77 line 54 in file
		'/mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/common/swrvr_clib.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |  77   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'bw_u1_syncff_4x'. (HDL-193)

Inferred memory devices in process
	in routine bw_u1_syncff_4x line 3891 in file
		'/mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/u1/u1.V'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       q_r_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'bw_u1_scanl_2x'. (HDL-193)

Inferred memory devices in process
	in routine bw_u1_scanl_2x line 3877 in file
		'/mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/u1/u1.V'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|      so_l_reg       | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
===========================================================================
Presto compilation completed successfully.
Information: Building the design 'synchronizer_asr'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'fpu_in2_gt_in1_3b'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'fpu_in2_gt_in1_2b'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'fpu_in2_gt_in1_3to1'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'fpu_denorm_3b'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'fpu_denorm_3to1'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'fpu_cnt_lead0_lvl1'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'fpu_cnt_lead0_lvl2'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'fpu_cnt_lead0_lvl3'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'fpu_cnt_lead0_lvl4'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'bw_u1_soffasr_2x'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'zsoffasr_prim'. (HDL-193)

Inferred memory devices in process
	in routine zsoffasr_prim line 4099 in file
		'/mnt/class_data/ecec574-w2019/OpenSPARC_src/trunk/T1-common/u1/u1.V'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Warning: Design 'fpu' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
current_design fpu
Current design is 'fpu'.
{fpu}
link

  Linking design 'fpu'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  saed32rvt_ss0p95v125c (library) /mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v125c.db
  saed32rvt_ss0p95v25c (library) /mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v25c.db
  saed32rvt_ss0p95vn40c (library) /mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95vn40c.db
  saed32sram_ss0p95v125c (library) /mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/lib/sram/db_ccs/saed32sram_ss0p95v125c.db
  saed32sram_ss0p95v25c (library) /mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/lib/sram/db_ccs/saed32sram_ss0p95v25c.db
  saed32sram_ss0p95vn40c (library) /mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/lib/sram/db_ccs/saed32sram_ss0p95vn40c.db

Information: Building the design 'mul64'. (HDL-193)
Warning: Cannot find the design 'mul64' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'mul64' in 'fpu_mul'. (LINK-5)
0
## Check if design is consistent
check_design > reports/synth_check_design.rpt
## Create constraints
create_clock -period 1000 [get_ports gclk]
Warning: Design 'fpu' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
set_clock_latency -max 0.1 [get_ports gclk]
Warning: Design 'fpu' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
# set_clock_uncertainty 0.05 [get_ports gclk]
set_clock_transition 0.05 [get_clocks gclk]
Warning: Design 'fpu' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fpu' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
# set_input_delay 2.0 [ remove_from_collection [all_inputs] clk ] -clock gclk
set_output_delay 2.0 -max -clock [get_clocks gclk] [all_outputs]
Warning: Design 'fpu' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fpu' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
set_max_area 0
1
set_load 0.3 [all_outputs]
1
## Compilation
compile_ultra -gate_clock
Warning: Design 'fpu' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Performing power optimization. (PWR-850)
Analyzing: "/mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/lib/sram/db_ccs/saed32sram_ss0p95v25c.db"
Analyzing: "/mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v25c.db"
Library analysis succeeded.
Loading db file '/opt/synopsys/2016/core-synthesis-tools/libraries/syn/dw_foundation.sldb'
Warning: DesignWare synthetic library dw_foundation.sldb is added to the synthetic_library in the current command. (UISN-40)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.1 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.1 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 6899 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

Information: Uniquified 11 instances of design 'fpu_bufrpt_grp32'. (OPT-1056)
Information: Uniquified 2 instances of design 'fpu_bufrpt_grp64'. (OPT-1056)
Information: Uniquified 11 instances of design 'fpu_bufrpt_grp4'. (OPT-1056)
Information: Uniquified 8 instances of design 'fpu_rptr_pcx_fpio_grp16'. (OPT-1056)
Information: Uniquified 10 instances of design 'fpu_rptr_fp_cpx_grp16'. (OPT-1056)
Information: Uniquified 5 instances of design 'dffrl_async_SIZE1'. (OPT-1056)
Information: Uniquified 4 instances of design 'dffr_s_SIZE1'. (OPT-1056)
Information: Uniquified 29 instances of design 'dff_s_SIZE1'. (OPT-1056)
Information: Uniquified 3 instances of design 'dff_s_SIZE5'. (OPT-1056)
Information: Uniquified 7 instances of design 'dffre_s_SIZE4'. (OPT-1056)
Information: Uniquified 4 instances of design 'dff_s_SIZE4'. (OPT-1056)
Information: Uniquified 15 instances of design 'dffre_s_SIZE1'. (OPT-1056)
Information: Uniquified 6 instances of design 'dff_s_SIZE8'. (OPT-1056)
Information: Uniquified 19 instances of design 'dffre_s_SIZE3'. (OPT-1056)
Information: Uniquified 8 instances of design 'clken_buf'. (OPT-1056)
Information: Uniquified 3 instances of design 'dff_s_SIZE2'. (OPT-1056)
Information: Uniquified 5 instances of design 'dff_s_SIZE64'. (OPT-1056)
Information: Uniquified 142 instances of design 'dffe_s_SIZE1'. (OPT-1056)
Information: Uniquified 5 instances of design 'dffe_s_SIZE4'. (OPT-1056)
Information: Uniquified 22 instances of design 'dffe_s_SIZE2'. (OPT-1056)
Information: Uniquified 13 instances of design 'dffe_s_SIZE5'. (OPT-1056)
Information: Uniquified 3 instances of design 'dffe_s_SIZE10'. (OPT-1056)
Information: Uniquified 2 instances of design 'dffre_s_SIZE6'. (OPT-1056)
Information: Uniquified 2 instances of design 'dff_s_SIZE10'. (OPT-1056)
Information: Uniquified 15 instances of design 'dffe_s_SIZE11'. (OPT-1056)
Information: Uniquified 16 instances of design 'dffe_s_SIZE13'. (OPT-1056)
Information: Uniquified 7 instances of design 'dff_s_SIZE13'. (OPT-1056)
Information: Uniquified 11 instances of design 'dffe_s_SIZE55'. (OPT-1056)
Information: Uniquified 10 instances of design 'dffe_s_SIZE64'. (OPT-1056)
Information: Uniquified 2 instances of design 'dffe_s_SIZE6'. (OPT-1056)
Information: Uniquified 2 instances of design 'dffe_s_SIZE7'. (OPT-1056)
Information: Uniquified 3 instances of design 'fpu_cnt_lead0_53b'. (OPT-1056)
Information: Uniquified 4 instances of design 'dff_s_SIZE55'. (OPT-1056)
Information: Uniquified 5 instances of design 'dffr_s_SIZE3'. (OPT-1056)
Information: Uniquified 2 instances of design 'dff_s_SIZE53'. (OPT-1056)
Information: Uniquified 3 instances of design 'bw_u1_scanl_2x'. (OPT-1056)
Information: Uniquified 2 instances of design 'synchronizer_asr'. (OPT-1056)
Information: Uniquified 17 instances of design 'fpu_in2_gt_in1_3b'. (OPT-1056)
Information: Uniquified 2 instances of design 'fpu_in2_gt_in1_2b'. (OPT-1056)
Information: Uniquified 8 instances of design 'fpu_in2_gt_in1_3to1'. (OPT-1056)
Information: Uniquified 18 instances of design 'fpu_denorm_3b'. (OPT-1056)
Information: Uniquified 8 instances of design 'fpu_denorm_3to1'. (OPT-1056)
Information: Uniquified 55 instances of design 'fpu_cnt_lead0_lvl1'. (OPT-1056)
Information: Uniquified 26 instances of design 'fpu_cnt_lead0_lvl2'. (OPT-1056)
Information: Uniquified 13 instances of design 'fpu_cnt_lead0_lvl3'. (OPT-1056)
Information: Uniquified 8 instances of design 'fpu_cnt_lead0_lvl4'. (OPT-1056)
Information: Uniquified 4 instances of design 'bw_u1_soffasr_2x'. (OPT-1056)
Information: Uniquified 4 instances of design 'zsoffasr_prim'. (OPT-1056)
  Simplifying Design 'fpu'
Information: Removing unused design 'fpu_bufrpt_grp4_0'. (OPT-1055)
Information: Removing unused design 'fpu_rptr_pcx_fpio_grp16_6'. (OPT-1055)
Information: propagating constant for register fpu_div/fpu_div_ctl/i_div_pipe_active/q_reg[0]
Information: Building the design 'mul64'. (HDL-193)
Warning: Cannot find the design 'mul64' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'mul64' in 'fpu_mul'. (LINK-5)

  Loading target library 'saed32sram_ss0p95v25c'
Information: Building the design 'mul64'. (HDL-193)
Warning: Cannot find the design 'mul64' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'mul64' in 'fpu_mul'. (LINK-5)
Loaded alib file './alib-52/saed32rvt_ss0p95v25c.db.alib'
Loaded alib file './alib-52/saed32sram_ss0p95v25c.db.alib' (placeholder)
  Building model 'DW01_NAND2'
Information: Ungrouping hierarchy fpu_in before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy test_stub before Pass 1 (OPT-776)
Information: Ungrouping hierarchy cluster_header before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_rptr_groups before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_in/fpu_in_ctl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_in/fpu_in_dp before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_exp_dp before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_exp_dp before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_out/fpu_out_ctl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_out/fpu_out_dp before Pass 1 (OPT-776)
Information: Ungrouping hierarchy cluster_header/I0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_rptr_groups/i_inq_in1_add_buf1_hi before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_rptr_groups/i_inq_in1_div_buf1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_rptr_groups/i_ctu_tst_buf1_hi before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_rptr_groups/i_pcx_fpio_buf1_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_rptr_groups/i_fp_cpx_buf1_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_rptr_groups/i_inq_sram_din_buf1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_rptr_groups/i_inq_id_div_buf1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_rptr_groups/i_inq_id_mul_buf1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_rptr_groups/i_inq_id_add_buf1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_rptr_groups/i_inq_in2_mul_buf1_lo before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_rptr_groups/i_inq_in2_mul_buf1_hi before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_rptr_groups/i_inq_in2_add_buf1_lo before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_rptr_groups/i_inq_in2_add_buf1_hi before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_rptr_groups/i_inq_in1_mul_buf1_lo before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_rptr_groups/i_inq_in1_mul_buf1_hi before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_rptr_groups/i_inq_in1_add_buf1_lo before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_rptr_groups/i_inq_in2_div_buf1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_rptr_groups/i_so_cluster_header_buf1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_rptr_groups/i_fdiv_clken_l_buf1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_rptr_groups/i_arst_l_buf2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_rptr_groups/i_arst_l_buf1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_rptr_groups/i_se_mul64_buf2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_rptr_groups/i_se_add_buf2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_rptr_groups/i_se_buf1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_rptr_groups/i_cluster_cken_buf1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_rptr_groups/i_ctu_tst_buf1_lo before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_rptr_groups/i_pcx_fpio_buf1_7 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_rptr_groups/i_pcx_fpio_buf1_6 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_rptr_groups/i_pcx_fpio_buf1_5 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_rptr_groups/i_pcx_fpio_buf1_4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_rptr_groups/i_pcx_fpio_buf1_3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_rptr_groups/i_pcx_fpio_buf1_2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_rptr_groups/i_fp_cpx_buf1_9 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_rptr_groups/i_fp_cpx_buf1_8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_rptr_groups/i_fp_cpx_buf1_7 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_rptr_groups/i_fp_cpx_buf1_6 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_rptr_groups/i_fp_cpx_buf1_5 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_rptr_groups/i_fp_cpx_buf1_4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_rptr_groups/i_fp_cpx_buf1_3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_rptr_groups/i_fp_cpx_buf1_2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_rptr_groups/i_fp_cpx_buf1_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_in/fpu_in_ctl/dffrl_in_ctl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_in/fpu_in_ctl/i_fp_data_rdy before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_in/fpu_in_ctl/i_fp_vld_in before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_in/fpu_in_ctl/i_fp_type_in before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_in/fpu_in_ctl/i_inq_wraddr_del before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_in/fpu_in_ctl/i_valid_packet_dly before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_in/fpu_in_ctl/i_inq_rdptr_dec before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_in/fpu_in_ctl/i_inq_rdaddr_del_dec before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_in/fpu_in_dp/ckbuf_in_dp before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_in/fpu_in_dp/i_fp_fcc_in before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_in/fpu_in_dp/i_fp_srca_in before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_in/fpu_in_dp/i_fp_srcb_in before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_in/fpu_in_dp/i_inq_din_d1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a1stg_in1_51 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a1stg_op before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a1stg_rnd_mode before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a2stg_opdec before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a3stg_opdec before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a3stg_faddsubopa before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a4stg_opdec before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a5stg_opdec before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_add_id_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_exp_dp/i_a2stg_exp before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a1stg_in1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a1stg_in2_gt_in1_frac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_expdec before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_denorm before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_lead0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a5stg_rndadd before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m2stg_opdec before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_m1stg_ld0_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_mul_frac_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_d1stg_op before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_d2stg_opdec before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_frac_dp/i_div_norm_inv before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_frac_dp/i_dstg_xtra_regs before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_out/fpu_out_ctl/i_dest_rdy before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy cluster_header/I0/sync_cluster_master before Pass 1 (OPT-776)
Information: Ungrouping hierarchy cluster_header/I0/sync_cluster_slave before Pass 1 (OPT-776)
Information: Ungrouping hierarchy cluster_header/I0/rst_repeater before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_out/fpu_out_ctl/dffrl_out_ctl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/dffrl_div_ctl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/dffrl_mul_ctl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/dffrl_add_ctl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_div_expadd2_in1_exp_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_d234stg_fdiv before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_d1stg_div before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_out/fpu_out_ctl/i_div_dest_rdy before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_out/fpu_out_ctl/i_mul_dest_rdy before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_out/fpu_out_ctl/i_add_dest_rdy before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_div_expadd1_in1_sng before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_div_expadd1_in1_dbl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_d5stg_fdivb before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_d2stg_2zero_in before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_d2stg_zero_in before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_d2stg_zero_in2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_d2stg_zero_in1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_d2stg_infnan_in before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_d2stg_infnan_in2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_d2stg_infnan_in1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_d2stg_2inf_in before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_d2stg_inf_in2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_d2stg_inf_in1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_d2stg_nan_in before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_d2stg_nan_in2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_d2stg_qnan_in2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_d2stg_qnan_in1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_d2stg_snan_in2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_d2stg_snan_in1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_d2stg_norm_dbl_in2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_d2stg_norm_sng_in2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_d2stg_denorm_dbl_in2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_d2stg_denorm_sng_in2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m1stg_mul before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_in/fpu_in_ctl/i_inq_div_rd before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_exp_dp/i_m5stg_inc_exp before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_in/fpu_in_dp/i_fp_id_in before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m5stg_opdec before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_in/fpu_in_ctl/i_inq_rdaddr_del before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_in/fpu_in_ctl/i_inq_div_rdptr before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_in/fpu_in_ctl/i_inq_rdptr before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_out/fpu_out_ctl/i_add_req before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_divd_cnt_lt_52a before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_divd_cnt_lt_52 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_divs_cnt_lt_23a before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_divs_cnt_lt_23 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_div_pipe_active before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_d5stg_fdiva before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m5stg_fmulda before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_add_pipe_active before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_in/fpu_in_ctl/i_d1stg_step_dly before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_in/fpu_in_ctl/i_inq_diva_dly before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_in/fpu_in_ctl/i_inq_mula_dly before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_in/fpu_in_ctl/i_inq_adda_dly before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_out/fpu_out_ctl/i_fp_cpx_req_cq before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m1stg_op before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_in/fpu_in_dp/i_fp_op_in before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_in/fpu_in_ctl/i_inq_div_rdptr_dec before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_d8stg_opdec before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_out/fpu_out_dp/ckbuf_out_dp before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_frac_dp/ckbuf_div_frac_dp before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_exp_dp/ckbuf_div_exp_dp before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/ckbuf_mul_frac_dp before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_exp_dp/ckbuf_mul_exp_dp before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/ckbuf_add_frac_dp before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_exp_dp/ckbuf_add_exp_dp before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_out/fpu_out_ctl/i_req_thread before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_in/fpu_in_dp/i_fp_rnd_mode_in before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_frac2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_div_expadd2_no_decr_inv before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_d7stg_stk before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_d7stg_grd before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_d7stg_lsb before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_div_nx_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_div_uf_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_div_out_52_inv before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_div_of_out_tmp2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_div_of_out_tmp1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_div_dz_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_div_nv_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_div_of_mask before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_div_sign_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_d1stg_sign2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_d1stg_sign1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_d1stg_dblop before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_div_exp_in2_exp_neq_ffs before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_div_exp_in2_exp_eq_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_div_frac_in2_53_32_neq_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_div_frac_in2_50_0_neq_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_div_frac_in2_53_0_neq_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_div_frac_in2_54 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_div_frac_in2_51 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_div_exp_in1_exp_neq_ffs before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_div_exp_in1_exp_eq_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_div_frac_in1_53_32_neq_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_div_frac_in1_50_0_neq_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_div_frac_in1_53_0_neq_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_div_frac_in1_54 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_div_frac_in1_51 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m4stg_right_shift before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m4stg_expadd_eq_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_mul_nx_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_mul_uf_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_mul_of_out_cout before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_mul_of_out_tmp2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_mul_of_out_tmp1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_mul_nv_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_mul_sign_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m5stg_of_mask before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m5stg_nv before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m5stg_sign before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m4stg_of_mask before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m4stg_nv before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m4stg_sign before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m3stg_of_mask before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m3stg_nv before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m3stg_sign before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m3bstg_of_mask before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m3bstg_nv before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m3bstg_sign before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m3astg_of_mask before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m3astg_nv before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m3astg_sign before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m2stg_of_mask before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m2stg_sign2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m2stg_sign1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m1stg_sign2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m1stg_sign1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m1stg_dblop_inv before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m1stg_dblop before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m1stg_sngop before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m2stg_zero_in before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m2stg_zero_in2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m2stg_zero_in1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m2stg_inf_in before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m2stg_inf_in2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m2stg_inf_in1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m2stg_nan_in2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m2stg_qnan_in2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m2stg_qnan_in1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m2stg_snan_in2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m2stg_snan_in1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_mul_exp_in2_exp_neq_ffs before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_mul_exp_in2_exp_eq_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_mul_frac_in2_53_32_neq_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_mul_frac_in2_50_0_neq_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_mul_frac_in2_53_0_neq_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_mul_frac_in2_54 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_mul_frac_in2_51 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_mul_exp_in1_exp_neq_ffs before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_mul_exp_in1_exp_eq_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_mul_frac_in1_53_32_neq_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_mul_frac_in1_50_0_neq_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_mul_frac_in1_53_0_neq_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_mul_frac_in1_54 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_mul_frac_in1_51 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a2stg_fracadd_frac2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_add_nx_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_add_uf_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_add_of_out_tmp2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_add_of_out_tmp1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_add_nv_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a4stg_nx2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a4stg_nx before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a4stg_of_mask2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a4stg_of_mask before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a4stg_nv2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a4stg_nv before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a3stg_nx_tmp3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a3stg_nx_tmp2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a3stg_nx_tmp1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a3stg_a2_expadd_11 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a3stg_of_mask before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a3stg_nv before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a2stg_of_mask before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a2stg_nv before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_add_sign_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a4stg_sign2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a4stg_sign before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a3stg_sign before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a2stg_2inf_in before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a2stg_2zero_in before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a2stg_qnan_in1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a2stg_snan_in1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a2stg_qnan_in2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a2stg_snan_in2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a2stg_nan_in2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a2stg_nan_in before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a2stg_in2_gt_in1_exp before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a2stg_in2_eq_in1_exp before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a2stg_in2_gt_in1_frac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a2stg_in2_neq_in1_frac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a2stg_sub before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a2stg_sign2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a2stg_sign1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a1stg_dblop before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a1stg_sngop before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a1stg_in2_exp_neq_ffs before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a1stg_in2_exp_eq_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a1stg_in2_53_32_neq_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a1stg_in2_50_0_neq_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a1stg_in2_63 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a1stg_in2_54 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a1stg_in2_51 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a1stg_in1_exp_neq_ffs before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a1stg_in1_exp_eq_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a1stg_in1_53_32_neq_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a1stg_in1_50_0_neq_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a1stg_in1_63 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a1stg_in1_54 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m1stg_dblopa before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_div_rnd_mode before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_d1stg_rnd_mode before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m5stg_rnd_mode before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m4stg_rnd_mode before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m3stg_rnd_mode before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m3bstg_rnd_mode before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m3astg_rnd_mode before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m2stg_rnd_mode before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m1stg_rnd_mode before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_add_cc_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a4stg_cc before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a3stg_cc before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_add_fcc_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a4stg_fcc before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a4stg_rnd_mode2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a4stg_rnd_mode before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a3stg_fcc before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a3stg_rnd_mode before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a2stg_fcc before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a2stg_rnd_mode before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a1stg_fcc before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_d1stg_id before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m6stg_id before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_div_cnt before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_div_id_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_exp_dp/i_div_exp_in2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_exp_dp/i_div_exp_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_exp_dp/i_a2stg_expa before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngopa before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_frac_dp/i_div_frac_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_frac_dp/i_div_shl_save before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a5stg_shl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_astg_xtra_regs before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_frac1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m2stg_ld0_2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m3bstg_ld0_inv before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_frac_dp/i_div_lead0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_m1stg_ld0_2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_d7stg_opdec before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_d6stg_opdec before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_d4stg_opdec before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_d3stg_opdec before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_frac_dp/i_div_shl_data before Pass 1 (OPT-776)
Information: Ungrouping hierarchy cluster_header/I0/dbginit_repeater before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_in/fpu_in_ctl/i_inq_wrptr before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_in/fpu_in_ctl/i_inq_div_wrptr before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_in/fpu_in_ctl/i_inq_pipe0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_in/fpu_in_ctl/i_inq_pipe1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_in/fpu_in_ctl/i_inq_pipe2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_in/fpu_in_ctl/i_inq_pipe3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_in/fpu_in_ctl/i_inq_pipe4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_in/fpu_in_ctl/i_inq_pipe5 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_in/fpu_in_ctl/i_inq_pipe6 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_in/fpu_in_ctl/i_inq_pipe7 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_in/fpu_in_ctl/i_inq_pipe8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_in/fpu_in_ctl/i_inq_pipe9 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_in/fpu_in_ctl/i_inq_pipe10 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_in/fpu_in_ctl/i_inq_pipe11 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_in/fpu_in_ctl/i_inq_pipe12 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_in/fpu_in_ctl/i_inq_pipe13 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_in/fpu_in_ctl/i_inq_pipe14 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_in/fpu_in_ctl/i_inq_pipe15 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a1stg_sngopa before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a1stg_dblopa before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a1stg_id before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a2stg_id before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a3stg_id before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a4stg_id before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a5stg_id before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a6stg_opdec before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_exp_dp/i_a1stg_in1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_exp_dp/i_a1stg_in1a before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_exp_dp/i_a1stg_in2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_exp_dp/i_a1stg_in2a before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_exp_dp/i_a1stg_op_7 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_exp_dp/i_a2stg_expadd2_in2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_exp_dp/i_a3stg_exp before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_exp_dp/i_a4stg_exp2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_exp_dp/i_add_exp_out1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_exp_dp/i_add_exp_out2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_exp_dp/i_add_exp_out3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_exp_dp/i_add_exp_out4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a1stg_in1a before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a1stg_in2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a1stg_in2a before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a2stg_frac1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a2stg_frac2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a2stg_frac2a before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a4stg_shl_data before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m1stg_sngopa before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m1stg_id before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m2stg_id before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m3astg_opdec before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m3astg_id before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m3bstg_opdec before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m3bstg_id before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m3stg_opdec before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m3stg_id before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m4stg_opdec before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m4stg_id before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m5stg_id before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m6stg_opdec before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m2stg_ld0_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m3astg_ld0_inv before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_exp_dp/i_m2stg_exp before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_exp_dp/i_m3astg_exp before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_exp_dp/i_m3bstg_exp before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_exp_dp/i_m3stg_exp before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_exp_dp/i_m3stg_expa before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_exp_dp/i_m4stg_exp before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_exp_dp/i_mul_exp_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_d1stg_sngopa before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_d1stg_dblopa before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_d5stg_opdec before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_exp_dp/i_div_exp_in1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_exp_dp/i_div_exp1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_frac_dp/i_div_frac_in1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_frac_dp/i_div_frac_in2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_frac_dp/i_div_frac_add_in2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_frac_dp/i_div_frac_add_in1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_mul_pipe_active before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a1stg_in2_gt_in1_frac/fpu_in2_gt_in1_54_52 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a1stg_in2_gt_in1_frac/fpu_in2_gt_in1_51_50 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a1stg_in2_gt_in1_frac/fpu_in2_gt_in1_51_45 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_denorm/i_fpu_denorm_53_51 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_denorm/i_fpu_denorm_53_45 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_lead0/i_fpu_cnt_lead0_lvl1_63_60 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_lead0/i_fpu_cnt_lead0_lvl2_63_56 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_lead0/i_fpu_cnt_lead0_lvl3_63_48 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_lead0/i_fpu_cnt_lead0_lvl4_63_32 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy cluster_header/I0/rst_repeater/repeater before Pass 1 (OPT-776)
Information: Ungrouping hierarchy cluster_header/I0/dbginit_repeater/lockup before Pass 1 (OPT-776)
Information: Ungrouping hierarchy cluster_header/I0/rst_repeater/lockup before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a1stg_in2_gt_in1_frac/fpu_in2_gt_in1_2_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a1stg_in2_gt_in1_frac/fpu_in2_gt_in1_5_3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a1stg_in2_gt_in1_frac/fpu_in2_gt_in1_8_6 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a1stg_in2_gt_in1_frac/fpu_in2_gt_in1_11_9 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a1stg_in2_gt_in1_frac/fpu_in2_gt_in1_14_12 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a1stg_in2_gt_in1_frac/fpu_in2_gt_in1_17_15 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a1stg_in2_gt_in1_frac/fpu_in2_gt_in1_20_18 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a1stg_in2_gt_in1_frac/fpu_in2_gt_in1_23_21 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a1stg_in2_gt_in1_frac/fpu_in2_gt_in1_26_24 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a1stg_in2_gt_in1_frac/fpu_in2_gt_in1_29_27 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a1stg_in2_gt_in1_frac/fpu_in2_gt_in1_32_30 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a1stg_in2_gt_in1_frac/fpu_in2_gt_in1_35_33 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a1stg_in2_gt_in1_frac/fpu_in2_gt_in1_38_36 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a1stg_in2_gt_in1_frac/fpu_in2_gt_in1_41_39 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a1stg_in2_gt_in1_frac/fpu_in2_gt_in1_44_42 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a1stg_in2_gt_in1_frac/fpu_in2_gt_in1_47_45 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a1stg_in2_gt_in1_frac/fpu_in2_gt_in1_49_48 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a1stg_in2_gt_in1_frac/fpu_in2_gt_in1_26_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a1stg_in2_gt_in1_frac/fpu_in2_gt_in1_51_27 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a1stg_in2_gt_in1_frac/fpu_in2_gt_in1_8_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a1stg_in2_gt_in1_frac/fpu_in2_gt_in1_17_9 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a1stg_in2_gt_in1_frac/fpu_in2_gt_in1_26_18 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a1stg_in2_gt_in1_frac/fpu_in2_gt_in1_35_27 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a1stg_in2_gt_in1_frac/fpu_in2_gt_in1_44_36 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_denorm/i_fpu_denorm_2_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_denorm/i_fpu_denorm_5_3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_denorm/i_fpu_denorm_8_6 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_denorm/i_fpu_denorm_11_9 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_denorm/i_fpu_denorm_14_12 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_denorm/i_fpu_denorm_17_15 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_denorm/i_fpu_denorm_20_18 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_denorm/i_fpu_denorm_23_21 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_denorm/i_fpu_denorm_26_24 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_denorm/i_fpu_denorm_29_27 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_denorm/i_fpu_denorm_32_30 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_denorm/i_fpu_denorm_35_33 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_denorm/i_fpu_denorm_38_36 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_denorm/i_fpu_denorm_41_39 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_denorm/i_fpu_denorm_44_42 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_denorm/i_fpu_denorm_47_45 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_denorm/i_fpu_denorm_50_48 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_denorm/i_fpu_denorm_26_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_denorm/i_fpu_denorm_53_27 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_denorm/i_fpu_denorm_8_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_denorm/i_fpu_denorm_17_9 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_denorm/i_fpu_denorm_26_18 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_denorm/i_fpu_denorm_35_27 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_denorm/i_fpu_denorm_44_36 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_frac_dp/i_div_lead0/i_fpu_cnt_lead0_lvl1_4_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_frac_dp/i_div_lead0/i_fpu_cnt_lead0_lvl1_8_5 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_frac_dp/i_div_lead0/i_fpu_cnt_lead0_lvl1_12_9 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_frac_dp/i_div_lead0/i_fpu_cnt_lead0_lvl1_16_13 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_frac_dp/i_div_lead0/i_fpu_cnt_lead0_lvl1_20_17 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_frac_dp/i_div_lead0/i_fpu_cnt_lead0_lvl1_24_21 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_frac_dp/i_div_lead0/i_fpu_cnt_lead0_lvl1_28_25 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_frac_dp/i_div_lead0/i_fpu_cnt_lead0_lvl1_32_29 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_frac_dp/i_div_lead0/i_fpu_cnt_lead0_lvl1_36_33 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_frac_dp/i_div_lead0/i_fpu_cnt_lead0_lvl1_40_37 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_frac_dp/i_div_lead0/i_fpu_cnt_lead0_lvl1_44_41 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_frac_dp/i_div_lead0/i_fpu_cnt_lead0_lvl1_48_45 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_frac_dp/i_div_lead0/i_fpu_cnt_lead0_lvl1_52_49 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_m1stg_ld0_2/i_fpu_cnt_lead0_lvl1_4_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_m1stg_ld0_2/i_fpu_cnt_lead0_lvl1_8_5 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_m1stg_ld0_2/i_fpu_cnt_lead0_lvl1_12_9 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_m1stg_ld0_2/i_fpu_cnt_lead0_lvl1_16_13 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_m1stg_ld0_2/i_fpu_cnt_lead0_lvl1_20_17 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_m1stg_ld0_2/i_fpu_cnt_lead0_lvl1_24_21 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_m1stg_ld0_2/i_fpu_cnt_lead0_lvl1_28_25 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_m1stg_ld0_2/i_fpu_cnt_lead0_lvl1_32_29 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_m1stg_ld0_2/i_fpu_cnt_lead0_lvl1_36_33 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_m1stg_ld0_2/i_fpu_cnt_lead0_lvl1_40_37 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_m1stg_ld0_2/i_fpu_cnt_lead0_lvl1_44_41 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_m1stg_ld0_2/i_fpu_cnt_lead0_lvl1_48_45 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_m1stg_ld0_2/i_fpu_cnt_lead0_lvl1_52_49 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_m1stg_ld0_1/i_fpu_cnt_lead0_lvl1_4_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_m1stg_ld0_1/i_fpu_cnt_lead0_lvl1_8_5 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_m1stg_ld0_1/i_fpu_cnt_lead0_lvl1_12_9 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_m1stg_ld0_1/i_fpu_cnt_lead0_lvl1_16_13 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_m1stg_ld0_1/i_fpu_cnt_lead0_lvl1_20_17 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_m1stg_ld0_1/i_fpu_cnt_lead0_lvl1_24_21 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_m1stg_ld0_1/i_fpu_cnt_lead0_lvl1_28_25 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_m1stg_ld0_1/i_fpu_cnt_lead0_lvl1_32_29 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_m1stg_ld0_1/i_fpu_cnt_lead0_lvl1_36_33 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_m1stg_ld0_1/i_fpu_cnt_lead0_lvl1_40_37 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_m1stg_ld0_1/i_fpu_cnt_lead0_lvl1_44_41 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_m1stg_ld0_1/i_fpu_cnt_lead0_lvl1_48_45 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_m1stg_ld0_1/i_fpu_cnt_lead0_lvl1_52_49 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_lead0/i_fpu_cnt_lead0_lvl1_3_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_lead0/i_fpu_cnt_lead0_lvl1_7_4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_lead0/i_fpu_cnt_lead0_lvl1_11_8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_lead0/i_fpu_cnt_lead0_lvl1_15_12 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_lead0/i_fpu_cnt_lead0_lvl1_19_16 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_lead0/i_fpu_cnt_lead0_lvl1_23_20 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_lead0/i_fpu_cnt_lead0_lvl1_27_24 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_lead0/i_fpu_cnt_lead0_lvl1_31_28 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_lead0/i_fpu_cnt_lead0_lvl1_35_32 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_lead0/i_fpu_cnt_lead0_lvl1_39_36 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_lead0/i_fpu_cnt_lead0_lvl1_43_40 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_lead0/i_fpu_cnt_lead0_lvl1_47_44 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_lead0/i_fpu_cnt_lead0_lvl1_51_48 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_lead0/i_fpu_cnt_lead0_lvl1_55_52 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_lead0/i_fpu_cnt_lead0_lvl1_59_56 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_frac_dp/i_div_lead0/i_fpu_cnt_lead0_lvl2_12_5 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_frac_dp/i_div_lead0/i_fpu_cnt_lead0_lvl2_20_13 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_frac_dp/i_div_lead0/i_fpu_cnt_lead0_lvl2_28_21 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_frac_dp/i_div_lead0/i_fpu_cnt_lead0_lvl2_36_29 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_frac_dp/i_div_lead0/i_fpu_cnt_lead0_lvl2_44_37 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_frac_dp/i_div_lead0/i_fpu_cnt_lead0_lvl2_52_45 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_m1stg_ld0_2/i_fpu_cnt_lead0_lvl2_12_5 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_m1stg_ld0_2/i_fpu_cnt_lead0_lvl2_20_13 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_m1stg_ld0_2/i_fpu_cnt_lead0_lvl2_28_21 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_m1stg_ld0_2/i_fpu_cnt_lead0_lvl2_36_29 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_m1stg_ld0_2/i_fpu_cnt_lead0_lvl2_44_37 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_m1stg_ld0_2/i_fpu_cnt_lead0_lvl2_52_45 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_m1stg_ld0_1/i_fpu_cnt_lead0_lvl2_12_5 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_m1stg_ld0_1/i_fpu_cnt_lead0_lvl2_20_13 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_m1stg_ld0_1/i_fpu_cnt_lead0_lvl2_28_21 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_m1stg_ld0_1/i_fpu_cnt_lead0_lvl2_36_29 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_m1stg_ld0_1/i_fpu_cnt_lead0_lvl2_44_37 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_m1stg_ld0_1/i_fpu_cnt_lead0_lvl2_52_45 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_lead0/i_fpu_cnt_lead0_lvl2_7_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_lead0/i_fpu_cnt_lead0_lvl2_15_8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_lead0/i_fpu_cnt_lead0_lvl2_23_16 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_lead0/i_fpu_cnt_lead0_lvl2_31_24 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_lead0/i_fpu_cnt_lead0_lvl2_39_32 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_lead0/i_fpu_cnt_lead0_lvl2_47_40 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_lead0/i_fpu_cnt_lead0_lvl2_55_48 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_frac_dp/i_div_lead0/i_fpu_cnt_lead0_lvl3_20_5 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_frac_dp/i_div_lead0/i_fpu_cnt_lead0_lvl3_36_21 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_frac_dp/i_div_lead0/i_fpu_cnt_lead0_lvl3_52_37 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_m1stg_ld0_2/i_fpu_cnt_lead0_lvl3_20_5 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_m1stg_ld0_2/i_fpu_cnt_lead0_lvl3_36_21 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_m1stg_ld0_2/i_fpu_cnt_lead0_lvl3_52_37 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_m1stg_ld0_1/i_fpu_cnt_lead0_lvl3_20_5 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_m1stg_ld0_1/i_fpu_cnt_lead0_lvl3_36_21 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_m1stg_ld0_1/i_fpu_cnt_lead0_lvl3_52_37 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_lead0/i_fpu_cnt_lead0_lvl3_15_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_lead0/i_fpu_cnt_lead0_lvl3_31_16 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_lead0/i_fpu_cnt_lead0_lvl3_47_32 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_frac_dp/i_div_lead0/i_fpu_cnt_lead0_lvl4_20_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_frac_dp/i_div_lead0/i_fpu_cnt_lead0_lvl4_52_21 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_m1stg_ld0_2/i_fpu_cnt_lead0_lvl4_20_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_m1stg_ld0_2/i_fpu_cnt_lead0_lvl4_52_21 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_m1stg_ld0_1/i_fpu_cnt_lead0_lvl4_20_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_m1stg_ld0_1/i_fpu_cnt_lead0_lvl4_52_21 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_lead0/i_fpu_cnt_lead0_lvl4_31_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy cluster_header/I0/dbginit_repeater/syncff before Pass 1 (OPT-776)
Information: Ungrouping hierarchy cluster_header/I0/dbginit_repeater/repeater before Pass 1 (OPT-776)
Information: Ungrouping hierarchy cluster_header/I0/rst_repeater/syncff before Pass 1 (OPT-776)
Information: Ungrouping hierarchy cluster_header/I0/rst_repeater/repeater/i0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy cluster_header/I0/dbginit_repeater/syncff/i0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy cluster_header/I0/dbginit_repeater/repeater/i0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy cluster_header/I0/rst_repeater/syncff/i0 before Pass 1 (OPT-776)
Information: Ungrouping 621 of 751 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'fpu_add_frac_dp'
Information: In design 'fpu_add_frac_dp', the register 'i_a4stg_rnd_frac_pre1/q_reg[1]' is removed because it is merged to 'i_a4stg_rnd_frac_pre3/q_reg[0]'. (OPT-1215)
Information: In design 'fpu_add_frac_dp', the register 'i_a4stg_rnd_frac_pre1/q_reg[0]' is removed because it is merged to 'i_a4stg_rnd_frac_pre3/q_reg[0]'. (OPT-1215)
 Implement Synthetic for 'fpu_add_frac_dp'.
Information: Added key list 'DesignWare' to design 'fpu_add_frac_dp'. (DDB-72)
Information: The register 'i_a4stg_rnd_frac_pre3/q_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_a3stg_frac1/q_reg[63]' is a constant and will be removed. (OPT-1206)
  Processing 'bw_r_rf16x160'
Information: The register 'wrdata_d1_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'wrdata_d1_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'wrdata_d1_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'wrdata_d1_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'wrdata_d1_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'word_wen_d1_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'word_wen_d1_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'word_wen_d1_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'word_wen_d1_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'byte_wen_d1_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'byte_wen_d1_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'byte_wen_d1_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'byte_wen_d1_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'byte_wen_d1_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'byte_wen_d1_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'byte_wen_d1_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'byte_wen_d1_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'byte_wen_d1_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'byte_wen_d1_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'byte_wen_d1_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'byte_wen_d1_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'byte_wen_d1_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'byte_wen_d1_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'byte_wen_d1_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'byte_wen_d1_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'byte_wen_d1_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'byte_wen_d1_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'byte_wen_d1_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'byte_wen_d1_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'inq_ary_reg[10][0]' will be removed. (OPT-1207)
Information: The register 'inq_ary_reg[12][0]' will be removed. (OPT-1207)
Information: The register 'inq_ary_reg[8][0]' will be removed. (OPT-1207)
Information: The register 'inq_ary_reg[14][0]' will be removed. (OPT-1207)
Information: The register 'inq_ary_reg[11][0]' will be removed. (OPT-1207)
Information: The register 'inq_ary_reg[13][0]' will be removed. (OPT-1207)
Information: The register 'inq_ary_reg[9][0]' will be removed. (OPT-1207)
Information: The register 'inq_ary_reg[15][0]' will be removed. (OPT-1207)
Information: The register 'inq_ary_reg[5][0]' will be removed. (OPT-1207)
Information: The register 'inq_ary_reg[1][0]' will be removed. (OPT-1207)
Information: The register 'inq_ary_reg[6][0]' will be removed. (OPT-1207)
Information: The register 'inq_ary_reg[2][0]' will be removed. (OPT-1207)
Information: The register 'inq_ary_reg[4][0]' will be removed. (OPT-1207)
Information: The register 'inq_ary_reg[0][0]' will be removed. (OPT-1207)
Information: The register 'inq_ary_reg[7][0]' will be removed. (OPT-1207)
Information: The register 'inq_ary_reg[3][0]' will be removed. (OPT-1207)
Information: The register 'inq_ary_reg[5][4]' will be removed. (OPT-1207)
Information: The register 'inq_ary_reg[1][4]' will be removed. (OPT-1207)
Information: The register 'inq_ary_reg[6][4]' will be removed. (OPT-1207)
Information: The register 'inq_ary_reg[2][4]' will be removed. (OPT-1207)
Information: The register 'inq_ary_reg[4][4]' will be removed. (OPT-1207)
Information: The register 'inq_ary_reg[0][4]' will be removed. (OPT-1207)
Information: The register 'inq_ary_reg[7][4]' will be removed. (OPT-1207)
Information: The register 'inq_ary_reg[3][4]' will be removed. (OPT-1207)
Information: The register 'inq_ary_reg[13][4]' will be removed. (OPT-1207)
Information: The register 'inq_ary_reg[9][4]' will be removed. (OPT-1207)
Information: The register 'inq_ary_reg[14][4]' will be removed. (OPT-1207)
Information: The register 'inq_ary_reg[10][4]' will be removed. (OPT-1207)
Information: The register 'inq_ary_reg[12][4]' will be removed. (OPT-1207)
Information: The register 'inq_ary_reg[8][4]' will be removed. (OPT-1207)
Information: The register 'inq_ary_reg[15][4]' will be removed. (OPT-1207)
Information: The register 'inq_ary_reg[11][4]' will be removed. (OPT-1207)
  Processing 'fpu'
Information: Added key list 'DesignWare' to design 'fpu'. (DDB-72)
Information: The register 'fpu_out/fpu_out_dp/ckbuf_out_dp/clken_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'fpu_in/fpu_in_dp/ckbuf_in_dp/clken_reg' is a constant and will be removed. (OPT-1206)
Information: In design 'fpu', the register 'fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[4]' is removed because it is merged to 'fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[5]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[3]' is removed because it is merged to 'fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[5]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[2]' is removed because it is merged to 'fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[5]'. (OPT-1215)
Information: The register 'fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[71]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[70]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[64]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'fpu_add'
 Implement Synthetic for 'fpu_add'.
Information: The register 'fpu_add_exp_dp/i_a2stg_expa/q_reg[12]' is a constant and will be removed. (OPT-1206)
Information: Added key list 'DesignWare' to design 'fpu_add'. (DDB-72)
  Processing 'fpu_mul_frac_dp'
Information: In design 'fpu_mul_frac_dp', the register 'i_m5stg_frac_pre2/q_reg[0]' is removed because it is merged to 'i_m5stg_frac_pre4/q_reg[0]'. (OPT-1215)
 Implement Synthetic for 'fpu_mul_frac_dp'.
Information: Added key list 'DesignWare' to design 'fpu_mul_frac_dp'. (DDB-72)
  Processing 'fpu_div_frac_dp'
Information: In design 'fpu_div_frac_dp', the register 'i_div_shl_save/q_reg[53]' is removed because it is merged to 'i_div_shl_save/q_reg[54]'. (OPT-1215)
 Implement Synthetic for 'fpu_div_frac_dp'.
Information: Added key list 'DesignWare' to design 'fpu_div_frac_dp'. (DDB-72)
Information: The register 'i_div_shl_save/q_reg[54]' is a constant and will be removed. (OPT-1206)
  Processing 'fpu_div'
Information: Added key list 'DesignWare' to design 'fpu_div'. (DDB-72)
 Implement Synthetic for 'fpu_div'.
  Processing 'fpu_mul_ctl'
 Implement Synthetic for 'fpu_mul_ctl'.
Information: Added key list 'DesignWare' to design 'fpu_mul_ctl'. (DDB-72)
  Processing 'fpu_mul_exp_dp'
 Implement Synthetic for 'fpu_mul_exp_dp'.
Information: The register 'i_m4stg_exp/q_reg[12]' is a constant and will be removed. (OPT-1206)
Information: Added key list 'DesignWare' to design 'fpu_mul_exp_dp'. (DDB-72)
  Processing 'fpu_mul'
  Processing 'SNPS_CLOCK_GATE_HIGH_dffre_s_SIZE3_0_0'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_dffre_s_SIZE4_0_0'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_dffe_s_SIZE69'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_dffe_s_SIZE13_0_0'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_dffe_s_SIZE11_0_0'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_dffe_s_SIZE5_0_0'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_dffre_s_SIZE6_0_0'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_dffe_s_SIZE55_0_0'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_dffe_s_SIZE55_4'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_dffe_s_SIZE52'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_dffe_s_SIZE56'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_dffe_s_SIZE7_0_0'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_dffe_s_SIZE6_0_0'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_dffe_s_SIZE4_0_0'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_dffe_s_SIZE10_0_0'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_dffre_s_SIZE5'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_dffe_s_SIZE13_12_0'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_dffe_s_SIZE13_14_0'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_dffe_s_SIZE13_11'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_dffe_s_SIZE12'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_dffre_s_SIZE9'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_dffre_s_SIZE18'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_dffre_s_SIZE19'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_dffre_s_SIZE31'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_dffre_s_SIZE8'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_dffe_s_SIZE64_0_0'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_dffe_s_SIZE64_5'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_dffe_s_SIZE64_3'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_dffe_s_SIZE58'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_dffe_s_SIZE54'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_dffe_s_SIZE63'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_bw_r_rf16x160_0'
  Mapping integrated clock gating circuitry
Information: Building the design 'mul64'. (HDL-193)
Warning: Cannot find the design 'mul64' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'mul64' in 'fpu_mul'. (LINK-5)

  Updating timing information
Information: The register 'i_fpu_inq_sram/inq_ary_reg[5][1]' will be removed. (OPT-1207)
Information: The register 'i_fpu_inq_sram/inq_ary_reg[4][1]' will be removed. (OPT-1207)
Information: The register 'i_fpu_inq_sram/inq_ary_reg[7][1]' will be removed. (OPT-1207)
Information: The register 'i_fpu_inq_sram/inq_ary_reg[6][1]' will be removed. (OPT-1207)
Information: The register 'i_fpu_inq_sram/inq_ary_reg[1][1]' will be removed. (OPT-1207)
Information: The register 'i_fpu_inq_sram/inq_ary_reg[0][1]' will be removed. (OPT-1207)
Information: The register 'i_fpu_inq_sram/inq_ary_reg[3][1]' will be removed. (OPT-1207)
Information: The register 'i_fpu_inq_sram/inq_ary_reg[2][1]' will be removed. (OPT-1207)
Information: The register 'i_fpu_inq_sram/inq_ary_reg[13][1]' will be removed. (OPT-1207)
Information: The register 'i_fpu_inq_sram/inq_ary_reg[12][1]' will be removed. (OPT-1207)
Information: The register 'i_fpu_inq_sram/inq_ary_reg[15][1]' will be removed. (OPT-1207)
Information: The register 'i_fpu_inq_sram/inq_ary_reg[14][1]' will be removed. (OPT-1207)
Information: The register 'i_fpu_inq_sram/inq_ary_reg[9][1]' will be removed. (OPT-1207)
Information: The register 'i_fpu_inq_sram/inq_ary_reg[8][1]' will be removed. (OPT-1207)
Information: The register 'i_fpu_inq_sram/inq_ary_reg[11][1]' will be removed. (OPT-1207)
Information: The register 'i_fpu_inq_sram/inq_ary_reg[10][1]' will be removed. (OPT-1207)
Information: The register 'i_fpu_inq_sram/inq_ary_reg[5][2]' will be removed. (OPT-1207)
Information: The register 'i_fpu_inq_sram/inq_ary_reg[4][2]' will be removed. (OPT-1207)
Information: The register 'i_fpu_inq_sram/inq_ary_reg[7][2]' will be removed. (OPT-1207)
Information: The register 'i_fpu_inq_sram/inq_ary_reg[6][2]' will be removed. (OPT-1207)
Information: The register 'i_fpu_inq_sram/inq_ary_reg[1][2]' will be removed. (OPT-1207)
Information: The register 'i_fpu_inq_sram/inq_ary_reg[0][2]' will be removed. (OPT-1207)
Information: The register 'i_fpu_inq_sram/inq_ary_reg[3][2]' will be removed. (OPT-1207)
Information: The register 'i_fpu_inq_sram/inq_ary_reg[2][2]' will be removed. (OPT-1207)
Information: The register 'i_fpu_inq_sram/inq_ary_reg[13][2]' will be removed. (OPT-1207)
Information: The register 'i_fpu_inq_sram/inq_ary_reg[12][2]' will be removed. (OPT-1207)
Information: The register 'i_fpu_inq_sram/inq_ary_reg[15][2]' will be removed. (OPT-1207)
Information: The register 'i_fpu_inq_sram/inq_ary_reg[14][2]' will be removed. (OPT-1207)
Information: The register 'i_fpu_inq_sram/inq_ary_reg[9][2]' will be removed. (OPT-1207)
Information: The register 'i_fpu_inq_sram/inq_ary_reg[8][2]' will be removed. (OPT-1207)
Information: The register 'i_fpu_inq_sram/inq_ary_reg[11][2]' will be removed. (OPT-1207)
Information: The register 'i_fpu_inq_sram/inq_ary_reg[10][2]' will be removed. (OPT-1207)
Information: The register 'i_fpu_inq_sram/inq_ary_reg[5][3]' will be removed. (OPT-1207)
Information: The register 'i_fpu_inq_sram/inq_ary_reg[4][3]' will be removed. (OPT-1207)
Information: The register 'i_fpu_inq_sram/inq_ary_reg[7][3]' will be removed. (OPT-1207)
Information: The register 'i_fpu_inq_sram/inq_ary_reg[6][3]' will be removed. (OPT-1207)
Information: The register 'i_fpu_inq_sram/inq_ary_reg[1][3]' will be removed. (OPT-1207)
Information: The register 'i_fpu_inq_sram/inq_ary_reg[0][3]' will be removed. (OPT-1207)
Information: The register 'i_fpu_inq_sram/inq_ary_reg[3][3]' will be removed. (OPT-1207)
Information: The register 'i_fpu_inq_sram/inq_ary_reg[2][3]' will be removed. (OPT-1207)
Information: The register 'i_fpu_inq_sram/inq_ary_reg[13][3]' will be removed. (OPT-1207)
Information: The register 'i_fpu_inq_sram/inq_ary_reg[12][3]' will be removed. (OPT-1207)
Information: The register 'i_fpu_inq_sram/inq_ary_reg[15][3]' will be removed. (OPT-1207)
Information: The register 'i_fpu_inq_sram/inq_ary_reg[14][3]' will be removed. (OPT-1207)
Information: The register 'i_fpu_inq_sram/inq_ary_reg[9][3]' will be removed. (OPT-1207)
Information: The register 'i_fpu_inq_sram/inq_ary_reg[8][3]' will be removed. (OPT-1207)
Information: The register 'i_fpu_inq_sram/inq_ary_reg[11][3]' will be removed. (OPT-1207)
Information: The register 'i_fpu_inq_sram/inq_ary_reg[10][3]' will be removed. (OPT-1207)
Information: Updating design information... (UID-85)
Information: The library cell 'PMT3_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: Skipping clock gating on design fpu_mul, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffe_s_SIZE69, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffre_s_SIZE4_0_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffre_s_SIZE3_0_18, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_bw_r_rf16x160_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffre_s_SIZE8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffre_s_SIZE31, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffre_s_SIZE19, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffre_s_SIZE18, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffre_s_SIZE9, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffe_s_SIZE12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffe_s_SIZE13_11, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffe_s_SIZE13_12_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffe_s_SIZE13_14_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffe_s_SIZE4_0_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffe_s_SIZE5_0_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffe_s_SIZE10_0_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffre_s_SIZE6_0_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffe_s_SIZE11_0_14, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffe_s_SIZE13_0_10, since there are no registers. (PWR-806)
Information: Skipping clock gating on design fpu_add_DP_OP_218J4_126_5626_J4_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design fpu_add_DP_OP_217J4_125_3626_J4_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design fpu_add_DP_OP_216J4_124_8867_J4_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design fpu_add_DP_OP_215J4_123_4773_J4_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design fpu_add_DP_OP_214J4_122_4772_J4_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design fpu_add_DW01_inc_J4_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design fpu_add_DW01_dec_J4_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design fpu_add_DW01_inc_J4_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design fpu_add_DW01_inc_J4_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design fpu_div_DP_OP_178J7_122_156_J7_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design fpu_div_DW01_add_J7_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design fpu_div_DW01_inc_J7_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffe_s_SIZE63, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffe_s_SIZE54, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffe_s_SIZE58, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffe_s_SIZE64_0_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffe_s_SIZE64_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffe_s_SIZE64_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffe_s_SIZE55_0_9, since there are no registers. (PWR-806)
Information: Skipping clock gating on design fpu_add_frac_dp_DP_OP_43J1_123_4718_J1_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design fpu_add_frac_dp_DP_OP_42J1_122_4718_J1_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design fpu_add_frac_dp_DW01_add_J1_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffre_s_SIZE5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffe_s_SIZE6_0_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffe_s_SIZE7_0_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design fpu_mul_ctl_DW01_dec_J8_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design fpu_mul_ctl_DW01_add_J8_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design fpu_mul_exp_dp_DP_OP_28J9_123_5888_J9_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design fpu_mul_exp_dp_DP_OP_27J9_122_2929_J9_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design fpu_mul_exp_dp_DW01_inc_J9_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design fpu_mul_exp_dp_DW01_inc_J9_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffe_s_SIZE56, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffe_s_SIZE52, since there are no registers. (PWR-806)
Information: Skipping clock gating on design fpu_mul_frac_dp_DW01_add_J5_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffe_s_SIZE55_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design fpu_div_frac_dp_DP_OP_18J6_122_746_J6_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffre_s_SIZE3_0_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffre_s_SIZE3_0_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffre_s_SIZE3_0_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffre_s_SIZE3_0_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffre_s_SIZE3_0_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffre_s_SIZE3_0_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffre_s_SIZE3_0_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffre_s_SIZE3_0_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffre_s_SIZE3_0_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffre_s_SIZE3_0_9, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffre_s_SIZE3_0_10, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffre_s_SIZE3_0_11, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffre_s_SIZE3_0_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffre_s_SIZE3_0_13, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffre_s_SIZE3_0_14, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffre_s_SIZE3_0_15, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffre_s_SIZE3_0_16, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffre_s_SIZE3_0_17, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffre_s_SIZE4_0_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffre_s_SIZE4_0_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffre_s_SIZE4_0_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffre_s_SIZE4_0_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffre_s_SIZE4_0_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffre_s_SIZE4_0_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffe_s_SIZE13_0_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffe_s_SIZE13_0_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffe_s_SIZE13_0_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffe_s_SIZE13_0_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffe_s_SIZE13_0_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffe_s_SIZE13_0_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffe_s_SIZE13_0_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffe_s_SIZE13_0_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffe_s_SIZE13_0_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffe_s_SIZE13_0_9, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffe_s_SIZE11_0_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffe_s_SIZE11_0_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffe_s_SIZE11_0_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffe_s_SIZE11_0_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffe_s_SIZE11_0_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffe_s_SIZE11_0_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffe_s_SIZE11_0_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffe_s_SIZE11_0_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffe_s_SIZE11_0_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffe_s_SIZE11_0_9, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffe_s_SIZE11_0_10, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffe_s_SIZE11_0_11, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffe_s_SIZE11_0_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffe_s_SIZE11_0_13, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffe_s_SIZE5_0_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffe_s_SIZE5_0_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffe_s_SIZE5_0_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffe_s_SIZE5_0_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffe_s_SIZE5_0_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffe_s_SIZE5_0_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffe_s_SIZE5_0_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffe_s_SIZE5_0_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffe_s_SIZE5_0_9, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffe_s_SIZE5_0_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffe_s_SIZE5_0_10, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffe_s_SIZE5_0_11, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffre_s_SIZE6_0_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffe_s_SIZE55_0_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffe_s_SIZE55_0_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffe_s_SIZE55_0_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffe_s_SIZE55_0_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffe_s_SIZE55_0_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffe_s_SIZE55_0_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffe_s_SIZE55_0_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffe_s_SIZE55_0_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffe_s_SIZE55_0_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffe_s_SIZE7_0_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffe_s_SIZE6_0_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffe_s_SIZE4_0_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffe_s_SIZE4_0_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffe_s_SIZE4_0_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffe_s_SIZE4_0_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffe_s_SIZE10_0_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffe_s_SIZE10_0_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffe_s_SIZE13_12_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffe_s_SIZE13_14_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffe_s_SIZE64_0_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffe_s_SIZE64_0_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffe_s_SIZE64_0_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffe_s_SIZE64_0_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffe_s_SIZE64_0_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffe_s_SIZE64_0_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dffe_s_SIZE64_0_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_bw_r_rf16x160_1, since there are no registers. (PWR-806)
Information: Performing clock-gating on design fpu. (PWR-730)
Information: Performing clock-gating on design fpu_add_frac_dp. (PWR-730)
Information: Performing clock-gating on design fpu_mul_frac_dp. (PWR-730)
Information: Performing clock-gating on design fpu_add. (PWR-730)
Information: Performing clock-gating on design fpu_div_frac_dp. (PWR-730)
Information: Performing clock-gating on design fpu_div. (PWR-730)
Information: Performing clock-gating on design fpu_mul_ctl. (PWR-730)
Information: Performing clock-gating on design fpu_mul_exp_dp. (PWR-730)
Information: Performing clock-gating on design bw_r_rf16x160. (PWR-730)
Information: Building the design 'mul64'. (HDL-193)
Warning: Cannot find the design 'mul64' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'mul64' in 'fpu_mul'. (LINK-5)
Information: Complementing port 'sehold' in design 'bw_r_rf16x160'.
	 The new name of the port is 'sehold_BAR'. (OPT-319)
Information: Complementing port 'a4stg_shl_cnt[5]' in design 'fpu_add_frac_dp'.
	 The new name of the port is 'a4stg_shl_cnt[5]_BAR'. (OPT-319)
Information: Complementing port 'a4stg_shl_cnt[4]' in design 'fpu_add_frac_dp'.
	 The new name of the port is 'a4stg_shl_cnt[4]_BAR'. (OPT-319)
Information: Complementing port 'a4stg_shl_cnt[3]' in design 'fpu_add_frac_dp'.
	 The new name of the port is 'a4stg_shl_cnt[3]_BAR'. (OPT-319)
Information: Complementing port 'a4stg_shl_cnt[2]' in design 'fpu_add_frac_dp'.
	 The new name of the port is 'a4stg_shl_cnt[2]_BAR'. (OPT-319)
Information: Complementing port 'a4stg_shl_cnt[1]' in design 'fpu_add_frac_dp'.
	 The new name of the port is 'a4stg_shl_cnt[1]_BAR'. (OPT-319)
Information: Complementing port 'a4stg_shl_cnt[0]' in design 'fpu_add_frac_dp'.
	 The new name of the port is 'a4stg_shl_cnt[0]_BAR'. (OPT-319)
Information: The register 'fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre2/q_reg[12]' is a constant and will be removed. (OPT-1206)
Information: In design 'fpu', the register 'fpu_in/fpu_in_ctl/dffrl_in_ctl/q_reg[0]' is removed because it is merged to 'fpu_out/fpu_out_ctl/dffrl_out_ctl/q_reg[0]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_div/fpu_div_frac_dp/i_dstg_xtra_regs/q_reg[6]' is removed because it is merged to 'fpu_div/fpu_div_frac_dp/i_dstg_xtra_regs/q_reg[0]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_out/fpu_out_ctl/i_dest_rdy/q_reg[2]' is removed because it is merged to 'fpu_out/fpu_out_ctl/i_div_dest_rdy/q_reg[0]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_in/fpu_in_ctl/i_inq_div_rd/q_reg[0]' is removed because it is merged to 'fpu_in/fpu_in_ctl/i_inq_rdaddr_del/q_reg[3]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_out/fpu_out_ctl/i_dest_rdy/q_reg[1]' is removed because it is merged to 'fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_out/fpu_out_ctl/i_dest_rdy/q_reg[0]' is removed because it is merged to 'fpu_out/fpu_out_ctl/i_add_dest_rdy/q_reg[0]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_div/fpu_div_ctl/i_d1stg_dblopa/q_reg[1]' is removed because it is merged to 'fpu_div/fpu_div_ctl/i_d1stg_dblopa/q_reg[0]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_div/fpu_div_ctl/i_d1stg_dblopa/q_reg[2]' is removed because it is merged to 'fpu_div/fpu_div_ctl/i_d1stg_dblopa/q_reg[0]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_div/fpu_div_ctl/i_d1stg_dblopa/q_reg[3]' is removed because it is merged to 'fpu_div/fpu_div_ctl/i_d1stg_dblopa/q_reg[0]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_div/fpu_div_ctl/i_d1stg_dblopa/q_reg[4]' is removed because it is merged to 'fpu_div/fpu_div_ctl/i_d1stg_dblopa/q_reg[0]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[53]' is removed because it is merged to 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[54]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_div/fpu_div_ctl/i_d1stg_sngopa/q_reg[1]' is removed because it is merged to 'fpu_div/fpu_div_ctl/i_d1stg_sngopa/q_reg[0]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_div/fpu_div_ctl/i_d1stg_sngopa/q_reg[2]' is removed because it is merged to 'fpu_div/fpu_div_ctl/i_d1stg_sngopa/q_reg[0]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_div/fpu_div_ctl/i_d1stg_sngopa/q_reg[3]' is removed because it is merged to 'fpu_div/fpu_div_ctl/i_d1stg_sngopa/q_reg[0]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_div/fpu_div_ctl/i_d1stg_sngopa/q_reg[4]' is removed because it is merged to 'fpu_div/fpu_div_ctl/i_d1stg_sngopa/q_reg[0]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_mul/fpu_mul_ctl/i_m1stg_sngopa/q_reg[1]' is removed because it is merged to 'fpu_mul/fpu_mul_ctl/i_m1stg_sngopa/q_reg[0]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_mul/fpu_mul_ctl/i_m1stg_sngopa/q_reg[2]' is removed because it is merged to 'fpu_mul/fpu_mul_ctl/i_m1stg_sngopa/q_reg[0]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_mul/fpu_mul_ctl/i_m1stg_sngopa/q_reg[3]' is removed because it is merged to 'fpu_mul/fpu_mul_ctl/i_m1stg_sngopa/q_reg[0]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_mul/fpu_mul_ctl/i_m1stg_dblopa/q_reg[1]' is removed because it is merged to 'fpu_mul/fpu_mul_ctl/i_m1stg_dblopa/q_reg[0]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_mul/fpu_mul_ctl/i_m1stg_dblopa/q_reg[2]' is removed because it is merged to 'fpu_mul/fpu_mul_ctl/i_m1stg_dblopa/q_reg[0]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_mul/fpu_mul_ctl/i_m1stg_dblopa/q_reg[3]' is removed because it is merged to 'fpu_mul/fpu_mul_ctl/i_m1stg_dblopa/q_reg[0]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[50]' is removed because it is merged to 'fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[43]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_ctl/i_a1stg_dblopa/q_reg[1]' is removed because it is merged to 'fpu_add/fpu_add_ctl/i_a1stg_dblopa/q_reg[0]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_ctl/i_a1stg_dblopa/q_reg[2]' is removed because it is merged to 'fpu_add/fpu_add_ctl/i_a1stg_dblopa/q_reg[0]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_ctl/i_a1stg_dblopa/q_reg[3]' is removed because it is merged to 'fpu_add/fpu_add_ctl/i_a1stg_dblopa/q_reg[0]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_ctl/i_a1stg_sngopa/q_reg[1]' is removed because it is merged to 'fpu_add/fpu_add_ctl/i_a1stg_sngopa/q_reg[0]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_ctl/i_a1stg_sngopa/q_reg[2]' is removed because it is merged to 'fpu_add/fpu_add_ctl/i_a1stg_sngopa/q_reg[0]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_ctl/i_a1stg_sngopa/q_reg[3]' is removed because it is merged to 'fpu_add/fpu_add_ctl/i_a1stg_sngopa/q_reg[0]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_exp_dp/i_a2stg_expadd2_in2/q_reg[3]' is removed because it is merged to 'fpu_add/fpu_add_exp_dp/i_a2stg_expadd2_in2/q_reg[4]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_exp_dp/i_a2stg_expadd2_in2/q_reg[2]' is removed because it is merged to 'fpu_add/fpu_add_exp_dp/i_a2stg_expadd2_in2/q_reg[4]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_exp_dp/i_a2stg_expadd2_in2/q_reg[1]' is removed because it is merged to 'fpu_add/fpu_add_exp_dp/i_a2stg_expadd2_in2/q_reg[4]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_exp_dp/i_a2stg_expadd2_in2/q_reg[0]' is removed because it is merged to 'fpu_add/fpu_add_exp_dp/i_a2stg_expadd2_in2/q_reg[4]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[9]' is removed because it is merged to 'fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[10]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[8]' is removed because it is merged to 'fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[10]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[7]' is removed because it is merged to 'fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[10]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[6]' is removed because it is merged to 'fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[10]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[5]' is removed because it is merged to 'fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[10]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[4]' is removed because it is merged to 'fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[10]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[3]' is removed because it is merged to 'fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[10]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[2]' is removed because it is merged to 'fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[10]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[1]' is removed because it is merged to 'fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[10]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[0]' is removed because it is merged to 'fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[10]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/q_reg[6]' is removed because it is merged to 'fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/q_reg[7]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/q_reg[5]' is removed because it is merged to 'fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/q_reg[7]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/q_reg[4]' is removed because it is merged to 'fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/q_reg[7]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/q_reg[3]' is removed because it is merged to 'fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/q_reg[7]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/q_reg[2]' is removed because it is merged to 'fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/q_reg[7]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/q_reg[1]' is removed because it is merged to 'fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/q_reg[7]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/q_reg[0]' is removed because it is merged to 'fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/q_reg[7]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngopa/q_reg[1]' is removed because it is merged to 'fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngopa/q_reg[0]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngopa/q_reg[2]' is removed because it is merged to 'fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngopa/q_reg[0]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngopa/q_reg[3]' is removed because it is merged to 'fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngopa/q_reg[0]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngopa/q_reg[4]' is removed because it is merged to 'fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngopa/q_reg[0]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngopa/q_reg[5]' is removed because it is merged to 'fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngopa/q_reg[0]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngopa/q_reg[6]' is removed because it is merged to 'fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngopa/q_reg[0]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngopa/q_reg[7]' is removed because it is merged to 'fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngopa/q_reg[0]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[1]' is removed because it is merged to 'fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[0]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[2]' is removed because it is merged to 'fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[0]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[3]' is removed because it is merged to 'fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[0]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[4]' is removed because it is merged to 'fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[0]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[5]' is removed because it is merged to 'fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[0]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[6]' is removed because it is merged to 'fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[0]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[7]' is removed because it is merged to 'fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[0]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[8]' is removed because it is merged to 'fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[0]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[9]' is removed because it is merged to 'fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[0]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[10]' is removed because it is merged to 'fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[0]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_exp_dp/i_a2stg_expadd2_in2/q_reg[11]' is removed because it is merged to 'fpu_add/fpu_add_exp_dp/i_a2stg_expadd2_in2/q_reg[12]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_exp_dp/i_a2stg_expadd2_in2/q_reg[6]' is removed because it is merged to 'fpu_add/fpu_add_exp_dp/i_a2stg_expadd2_in2/q_reg[12]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_exp_dp/i_a2stg_expadd2_in2/q_reg[8]' is removed because it is merged to 'fpu_add/fpu_add_exp_dp/i_a2stg_expadd2_in2/q_reg[9]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_exp_dp/i_a1stg_op_7/q_reg[2]' is removed because it is merged to 'fpu_add/fpu_add_exp_dp/i_a1stg_op_7/q_reg[3]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_exp_dp/i_a1stg_op_7/q_reg[1]' is removed because it is merged to 'fpu_add/fpu_add_exp_dp/i_a1stg_op_7/q_reg[3]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_exp_dp/i_a1stg_op_7/q_reg[0]' is removed because it is merged to 'fpu_add/fpu_add_exp_dp/i_a1stg_op_7/q_reg[3]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[58]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[59]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[57]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[59]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[42]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[59]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[62]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[63]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[61]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[63]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[60]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[63]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[51]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[52]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[50]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[52]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[49]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[52]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[48]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[52]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[41]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[52]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[46]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[47]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[45]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[47]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[44]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[47]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[43]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[47]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[40]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[47]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[35]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[39]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[34]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[39]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[33]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[38]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[32]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[38]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[31]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[37]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[30]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[37]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[24]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[25]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[28]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[29]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[27]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[29]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_exp_dp/i_add_exp_out4/q_reg[9]' is removed because it is merged to 'fpu_add/fpu_add_exp_dp/i_add_exp_out4/q_reg[10]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_exp_dp/i_add_exp_out4/q_reg[8]' is removed because it is merged to 'fpu_add/fpu_add_exp_dp/i_add_exp_out4/q_reg[10]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_exp_dp/i_add_exp_out4/q_reg[7]' is removed because it is merged to 'fpu_add/fpu_add_exp_dp/i_add_exp_out4/q_reg[10]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_exp_dp/i_add_exp_out4/q_reg[6]' is removed because it is merged to 'fpu_add/fpu_add_exp_dp/i_add_exp_out4/q_reg[10]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_exp_dp/i_add_exp_out4/q_reg[5]' is removed because it is merged to 'fpu_add/fpu_add_exp_dp/i_add_exp_out4/q_reg[10]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_exp_dp/i_add_exp_out4/q_reg[4]' is removed because it is merged to 'fpu_add/fpu_add_exp_dp/i_add_exp_out4/q_reg[10]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_exp_dp/i_add_exp_out4/q_reg[3]' is removed because it is merged to 'fpu_add/fpu_add_exp_dp/i_add_exp_out4/q_reg[10]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_exp_dp/i_add_exp_out4/q_reg[2]' is removed because it is merged to 'fpu_add/fpu_add_exp_dp/i_add_exp_out4/q_reg[10]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_exp_dp/i_add_exp_out4/q_reg[1]' is removed because it is merged to 'fpu_add/fpu_add_exp_dp/i_add_exp_out4/q_reg[10]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_exp_dp/i_add_exp_out4/q_reg[0]' is removed because it is merged to 'fpu_add/fpu_add_exp_dp/i_add_exp_out4/q_reg[10]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_div/fpu_div_frac_dp/i_dstg_xtra_regs/q_reg[11]' is removed because it is merged to 'fpu_div/fpu_div_frac_dp/i_dstg_xtra_regs/q_reg[5]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_div/fpu_div_frac_dp/i_dstg_xtra_regs/q_reg[10]' is removed because it is merged to 'fpu_div/fpu_div_frac_dp/i_dstg_xtra_regs/q_reg[4]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_div/fpu_div_frac_dp/i_dstg_xtra_regs/q_reg[9]' is removed because it is merged to 'fpu_div/fpu_div_frac_dp/i_dstg_xtra_regs/q_reg[3]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_div/fpu_div_frac_dp/i_dstg_xtra_regs/q_reg[8]' is removed because it is merged to 'fpu_div/fpu_div_frac_dp/i_dstg_xtra_regs/q_reg[2]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_div/fpu_div_frac_dp/i_dstg_xtra_regs/q_reg[7]' is removed because it is merged to 'fpu_div/fpu_div_frac_dp/i_dstg_xtra_regs/q_reg[1]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[7]' is removed because it is merged to 'fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[6]'. (OPT-1215)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)
Information: The register 'fpu_in/fpu_in_ctl/i_inq_pipe9/q_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpu_in/fpu_in_ctl/i_inq_pipe9/q_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpu_in/fpu_in_ctl/i_inq_pipe12/q_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpu_in/fpu_in_ctl/i_inq_pipe12/q_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpu_in/fpu_in_ctl/i_inq_pipe13/q_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpu_in/fpu_in_ctl/i_inq_pipe13/q_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpu_in/fpu_in_ctl/i_inq_pipe11/q_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpu_in/fpu_in_ctl/i_inq_pipe11/q_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpu_in/fpu_in_ctl/i_inq_pipe10/q_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpu_in/fpu_in_ctl/i_inq_pipe10/q_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpu_in/fpu_in_ctl/i_inq_pipe8/q_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpu_in/fpu_in_ctl/i_inq_pipe8/q_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpu_in/fpu_in_ctl/i_inq_pipe14/q_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpu_in/fpu_in_ctl/i_inq_pipe14/q_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpu_in/fpu_in_ctl/i_inq_pipe15/q_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpu_in/fpu_in_ctl/i_inq_pipe15/q_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpu_in/fpu_in_ctl/i_inq_pipe2/q_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpu_in/fpu_in_ctl/i_inq_pipe3/q_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpu_in/fpu_in_ctl/i_inq_pipe7/q_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpu_in/fpu_in_ctl/i_inq_pipe0/q_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpu_in/fpu_in_ctl/i_inq_pipe5/q_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpu_in/fpu_in_ctl/i_inq_pipe1/q_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpu_in/fpu_in_ctl/i_inq_pipe4/q_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpu_in/fpu_in_ctl/i_inq_pipe6/q_reg[2]' is a constant and will be removed. (OPT-1206)
Information: In design 'fpu', the register 'fpu_mul/fpu_mul_ctl/i_m1stg_sngop/q_reg[0]' is removed because it is merged to 'fpu_mul/fpu_mul_ctl/i_m1stg_sngopa/q_reg[0]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_mul/fpu_mul_ctl/i_m1stg_dblop/q_reg[0]' is removed because it is merged to 'fpu_mul/fpu_mul_ctl/i_m1stg_dblopa/q_reg[0]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[9]' is removed because it is merged to 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[9]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[0]' is removed because it is merged to 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[0]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[1]' is removed because it is merged to 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[1]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[2]' is removed because it is merged to 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[2]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[3]' is removed because it is merged to 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[3]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[4]' is removed because it is merged to 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[4]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[5]' is removed because it is merged to 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[5]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[6]' is removed because it is merged to 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[6]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[7]' is removed because it is merged to 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[7]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[8]' is removed because it is merged to 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[8]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[10]' is removed because it is merged to 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[10]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[11]' is removed because it is merged to 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[11]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[12]' is removed because it is merged to 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[12]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[13]' is removed because it is merged to 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[13]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[14]' is removed because it is merged to 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[14]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[15]' is removed because it is merged to 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[15]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[16]' is removed because it is merged to 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[16]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[17]' is removed because it is merged to 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[17]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[18]' is removed because it is merged to 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[18]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[19]' is removed because it is merged to 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[19]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[20]' is removed because it is merged to 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[20]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[21]' is removed because it is merged to 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[21]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[22]' is removed because it is merged to 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[22]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[23]' is removed because it is merged to 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[23]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[24]' is removed because it is merged to 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[24]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[25]' is removed because it is merged to 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[25]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[26]' is removed because it is merged to 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[26]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[27]' is removed because it is merged to 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[27]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[28]' is removed because it is merged to 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[28]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[29]' is removed because it is merged to 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[29]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[30]' is removed because it is merged to 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[30]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[31]' is removed because it is merged to 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[31]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[32]' is removed because it is merged to 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[32]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[33]' is removed because it is merged to 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[33]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[34]' is removed because it is merged to 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[34]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[35]' is removed because it is merged to 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[35]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[36]' is removed because it is merged to 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[36]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[37]' is removed because it is merged to 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[37]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[38]' is removed because it is merged to 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[38]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[39]' is removed because it is merged to 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[39]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[40]' is removed because it is merged to 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[40]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[41]' is removed because it is merged to 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[41]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[42]' is removed because it is merged to 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[42]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[43]' is removed because it is merged to 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[43]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[44]' is removed because it is merged to 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[44]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[45]' is removed because it is merged to 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[45]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[46]' is removed because it is merged to 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[46]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[47]' is removed because it is merged to 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[47]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[48]' is removed because it is merged to 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[48]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[49]' is removed because it is merged to 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[49]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[50]' is removed because it is merged to 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[50]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[51]' is removed because it is merged to 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[51]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[52]' is removed because it is merged to 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[52]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[53]' is removed because it is merged to 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[53]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[54]' is removed because it is merged to 'fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[54]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_ctl/i_a1stg_sngop/q_reg[0]' is removed because it is merged to 'fpu_add/fpu_add_ctl/i_a1stg_sngopa/q_reg[0]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_ctl/i_a1stg_dblop/q_reg[0]' is removed because it is merged to 'fpu_add/fpu_add_ctl/i_a1stg_dblopa/q_reg[0]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[0]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[0]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[1]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[1]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[2]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[2]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[3]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[3]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[4]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[4]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[5]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[5]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[6]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[6]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[7]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[7]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[8]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[8]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[9]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[9]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[10]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[10]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[11]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[11]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[12]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[12]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[13]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[13]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[14]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[14]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[15]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[15]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[16]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[16]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[17]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[17]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[18]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[18]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[19]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[19]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[20]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[20]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[21]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[21]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[22]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[22]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[23]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[23]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[24]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[24]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[25]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[25]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[26]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[26]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[27]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[27]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[28]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[28]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[29]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[29]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[30]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[30]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[31]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[31]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[32]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[32]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[33]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[33]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[34]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[34]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[35]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[35]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[36]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[36]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[37]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[37]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[38]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[38]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[39]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[39]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[40]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[40]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[41]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[41]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[42]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[42]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[43]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[43]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[44]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[44]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[45]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[45]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[46]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[46]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[47]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[47]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[48]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[48]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[49]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[49]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[50]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[50]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[51]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[51]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[52]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[52]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[53]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[53]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[54]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[54]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[0]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[0]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[1]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[1]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[2]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[2]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[3]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[3]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[4]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[4]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[5]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[5]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[6]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[6]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[7]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[7]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[8]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[8]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[9]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[9]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[10]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[10]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[11]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[11]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[12]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[12]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[13]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[13]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[14]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[14]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[15]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[15]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[16]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[16]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[17]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[17]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[18]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[18]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[19]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[19]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[20]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[20]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[21]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[21]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[22]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[22]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[23]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[23]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[24]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[24]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[25]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[25]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[26]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[26]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[27]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[27]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[28]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[28]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[29]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[29]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[30]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[30]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[31]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[31]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[32]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[32]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[33]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[33]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[34]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[34]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[35]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[35]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[36]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[36]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[37]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[37]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[38]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[38]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[39]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[39]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[40]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[40]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[41]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[41]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[42]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[42]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[43]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[43]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[44]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[44]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[45]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[45]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[46]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[46]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[47]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[47]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[48]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[48]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[49]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[49]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[50]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[50]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[52]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[52]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[53]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[53]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[54]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[54]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[0]' is removed because it is merged to 'fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[10]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngopa/q_reg[0]' is removed because it is merged to 'fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/q_reg[7]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_exp_dp/i_a1stg_in1a/q_reg[0]' is removed because it is merged to 'fpu_add/fpu_add_exp_dp/i_a1stg_in1/q_reg[0]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in1/q_reg[0]' is removed because it is merged to 'fpu_add/fpu_add_exp_dp/i_a1stg_in1/q_reg[0]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_exp_dp/i_a1stg_in1a/q_reg[1]' is removed because it is merged to 'fpu_add/fpu_add_exp_dp/i_a1stg_in1/q_reg[1]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in1/q_reg[1]' is removed because it is merged to 'fpu_add/fpu_add_exp_dp/i_a1stg_in1/q_reg[1]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_exp_dp/i_a1stg_in1a/q_reg[2]' is removed because it is merged to 'fpu_add/fpu_add_exp_dp/i_a1stg_in1/q_reg[2]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in1/q_reg[2]' is removed because it is merged to 'fpu_add/fpu_add_exp_dp/i_a1stg_in1/q_reg[2]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_exp_dp/i_a1stg_in1a/q_reg[3]' is removed because it is merged to 'fpu_add/fpu_add_exp_dp/i_a1stg_in1/q_reg[3]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in1/q_reg[3]' is removed because it is merged to 'fpu_add/fpu_add_exp_dp/i_a1stg_in1/q_reg[3]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_exp_dp/i_a1stg_in1a/q_reg[4]' is removed because it is merged to 'fpu_add/fpu_add_exp_dp/i_a1stg_in1/q_reg[4]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in1/q_reg[4]' is removed because it is merged to 'fpu_add/fpu_add_exp_dp/i_a1stg_in1/q_reg[4]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_exp_dp/i_a1stg_in1a/q_reg[5]' is removed because it is merged to 'fpu_add/fpu_add_exp_dp/i_a1stg_in1/q_reg[5]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in1/q_reg[5]' is removed because it is merged to 'fpu_add/fpu_add_exp_dp/i_a1stg_in1/q_reg[5]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_exp_dp/i_a1stg_in1a/q_reg[6]' is removed because it is merged to 'fpu_add/fpu_add_exp_dp/i_a1stg_in1/q_reg[6]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in1/q_reg[6]' is removed because it is merged to 'fpu_add/fpu_add_exp_dp/i_a1stg_in1/q_reg[6]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_exp_dp/i_a1stg_in1a/q_reg[7]' is removed because it is merged to 'fpu_add/fpu_add_exp_dp/i_a1stg_in1/q_reg[7]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in1/q_reg[7]' is removed because it is merged to 'fpu_add/fpu_add_exp_dp/i_a1stg_in1/q_reg[7]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_exp_dp/i_a1stg_in1a/q_reg[8]' is removed because it is merged to 'fpu_add/fpu_add_exp_dp/i_a1stg_in1/q_reg[8]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in1/q_reg[8]' is removed because it is merged to 'fpu_add/fpu_add_exp_dp/i_a1stg_in1/q_reg[8]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_exp_dp/i_a1stg_in1a/q_reg[9]' is removed because it is merged to 'fpu_add/fpu_add_exp_dp/i_a1stg_in1/q_reg[9]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in1/q_reg[9]' is removed because it is merged to 'fpu_add/fpu_add_exp_dp/i_a1stg_in1/q_reg[9]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_exp_dp/i_a1stg_in1a/q_reg[10]' is removed because it is merged to 'fpu_add/fpu_add_exp_dp/i_a1stg_in1/q_reg[10]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in1/q_reg[10]' is removed because it is merged to 'fpu_add/fpu_add_exp_dp/i_a1stg_in1/q_reg[10]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_exp_dp/i_a1stg_in2a/q_reg[0]' is removed because it is merged to 'fpu_add/fpu_add_exp_dp/i_a1stg_in2/q_reg[0]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_exp_dp/i_a1stg_in2a/q_reg[1]' is removed because it is merged to 'fpu_add/fpu_add_exp_dp/i_a1stg_in2/q_reg[1]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_exp_dp/i_a1stg_in2a/q_reg[2]' is removed because it is merged to 'fpu_add/fpu_add_exp_dp/i_a1stg_in2/q_reg[2]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_exp_dp/i_a1stg_in2a/q_reg[3]' is removed because it is merged to 'fpu_add/fpu_add_exp_dp/i_a1stg_in2/q_reg[3]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_exp_dp/i_a1stg_in2a/q_reg[4]' is removed because it is merged to 'fpu_add/fpu_add_exp_dp/i_a1stg_in2/q_reg[4]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_exp_dp/i_a1stg_in2a/q_reg[5]' is removed because it is merged to 'fpu_add/fpu_add_exp_dp/i_a1stg_in2/q_reg[5]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_exp_dp/i_a1stg_in2a/q_reg[6]' is removed because it is merged to 'fpu_add/fpu_add_exp_dp/i_a1stg_in2/q_reg[6]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_exp_dp/i_a1stg_in2a/q_reg[7]' is removed because it is merged to 'fpu_add/fpu_add_exp_dp/i_a1stg_in2/q_reg[7]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_exp_dp/i_a1stg_in2a/q_reg[8]' is removed because it is merged to 'fpu_add/fpu_add_exp_dp/i_a1stg_in2/q_reg[8]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_exp_dp/i_a1stg_in2a/q_reg[9]' is removed because it is merged to 'fpu_add/fpu_add_exp_dp/i_a1stg_in2/q_reg[9]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_exp_dp/i_a1stg_in2a/q_reg[10]' is removed because it is merged to 'fpu_add/fpu_add_exp_dp/i_a1stg_in2/q_reg[10]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_exp_dp/i_a2stg_exp/q_reg[0]' is removed because it is merged to 'fpu_add/fpu_add_exp_dp/i_a2stg_expa/q_reg[0]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_exp_dp/i_a2stg_exp/q_reg[1]' is removed because it is merged to 'fpu_add/fpu_add_exp_dp/i_a2stg_expa/q_reg[1]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_exp_dp/i_a2stg_exp/q_reg[2]' is removed because it is merged to 'fpu_add/fpu_add_exp_dp/i_a2stg_expa/q_reg[2]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_exp_dp/i_a2stg_exp/q_reg[3]' is removed because it is merged to 'fpu_add/fpu_add_exp_dp/i_a2stg_expa/q_reg[3]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_exp_dp/i_a2stg_exp/q_reg[4]' is removed because it is merged to 'fpu_add/fpu_add_exp_dp/i_a2stg_expa/q_reg[4]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_exp_dp/i_a2stg_exp/q_reg[5]' is removed because it is merged to 'fpu_add/fpu_add_exp_dp/i_a2stg_expa/q_reg[5]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_exp_dp/i_a2stg_exp/q_reg[6]' is removed because it is merged to 'fpu_add/fpu_add_exp_dp/i_a2stg_expa/q_reg[6]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_exp_dp/i_a2stg_exp/q_reg[7]' is removed because it is merged to 'fpu_add/fpu_add_exp_dp/i_a2stg_expa/q_reg[7]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_exp_dp/i_a2stg_exp/q_reg[9]' is removed because it is merged to 'fpu_add/fpu_add_exp_dp/i_a2stg_expa/q_reg[9]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_exp_dp/i_a2stg_exp/q_reg[8]' is removed because it is merged to 'fpu_add/fpu_add_exp_dp/i_a2stg_expa/q_reg[8]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_exp_dp/i_a2stg_exp/q_reg[11]' is removed because it is merged to 'fpu_add/fpu_add_exp_dp/i_a2stg_expa/q_reg[11]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_exp_dp/i_a2stg_exp/q_reg[10]' is removed because it is merged to 'fpu_add/fpu_add_exp_dp/i_a2stg_expa/q_reg[10]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_mul/fpu_mul_exp_dp/i_m3stg_expa/q_reg[0]' is removed because it is merged to 'fpu_mul/fpu_mul_exp_dp/i_m3stg_exp/q_reg[0]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_mul/fpu_mul_exp_dp/i_m3stg_expa/q_reg[1]' is removed because it is merged to 'fpu_mul/fpu_mul_exp_dp/i_m3stg_exp/q_reg[1]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_mul/fpu_mul_exp_dp/i_m3stg_expa/q_reg[2]' is removed because it is merged to 'fpu_mul/fpu_mul_exp_dp/i_m3stg_exp/q_reg[2]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_mul/fpu_mul_exp_dp/i_m3stg_expa/q_reg[3]' is removed because it is merged to 'fpu_mul/fpu_mul_exp_dp/i_m3stg_exp/q_reg[3]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_mul/fpu_mul_exp_dp/i_m3stg_expa/q_reg[4]' is removed because it is merged to 'fpu_mul/fpu_mul_exp_dp/i_m3stg_exp/q_reg[4]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_mul/fpu_mul_exp_dp/i_m3stg_expa/q_reg[5]' is removed because it is merged to 'fpu_mul/fpu_mul_exp_dp/i_m3stg_exp/q_reg[5]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_mul/fpu_mul_exp_dp/i_m3stg_expa/q_reg[6]' is removed because it is merged to 'fpu_mul/fpu_mul_exp_dp/i_m3stg_exp/q_reg[6]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_mul/fpu_mul_exp_dp/i_m3stg_expa/q_reg[7]' is removed because it is merged to 'fpu_mul/fpu_mul_exp_dp/i_m3stg_exp/q_reg[7]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_mul/fpu_mul_exp_dp/i_m3stg_expa/q_reg[8]' is removed because it is merged to 'fpu_mul/fpu_mul_exp_dp/i_m3stg_exp/q_reg[8]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_mul/fpu_mul_exp_dp/i_m3stg_expa/q_reg[9]' is removed because it is merged to 'fpu_mul/fpu_mul_exp_dp/i_m3stg_exp/q_reg[9]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_mul/fpu_mul_exp_dp/i_m3stg_expa/q_reg[10]' is removed because it is merged to 'fpu_mul/fpu_mul_exp_dp/i_m3stg_exp/q_reg[10]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_mul/fpu_mul_exp_dp/i_m3stg_expa/q_reg[11]' is removed because it is merged to 'fpu_mul/fpu_mul_exp_dp/i_m3stg_exp/q_reg[11]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_mul/fpu_mul_exp_dp/i_m3stg_expa/q_reg[12]' is removed because it is merged to 'fpu_mul/fpu_mul_exp_dp/i_m3stg_exp/q_reg[12]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[51]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[51]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[56]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[56]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[54]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[54]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[49]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[49]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[47]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[47]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[43]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[43]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[41]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[41]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[38]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[38]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[36]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[36]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[34]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[34]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[32]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[32]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[30]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[30]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[28]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[28]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[26]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[26]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[24]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[24]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[22]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[22]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[20]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[20]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[61]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[61]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[57]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[57]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[55]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[55]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[48]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[48]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[45]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[45]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[42]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[42]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[39]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[39]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[37]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[37]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[35]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[35]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[33]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[33]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[31]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[31]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[29]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[29]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[27]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[27]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[25]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[25]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[23]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[23]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[21]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[21]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[58]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[58]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[53]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[53]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[52]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[52]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[50]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[50]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[46]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[46]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[44]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[44]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[40]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[40]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[19]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[19]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[18]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[18]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[17]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[17]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[16]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[16]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[15]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[15]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[14]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[14]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[13]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[13]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[12]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[12]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[11]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[11]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[8]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[8]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[5]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[5]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[2]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[2]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[10]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[10]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[7]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[7]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[4]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[4]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[1]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[1]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[9]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[9]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[6]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[6]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[3]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[3]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[0]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[0]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[59]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[59]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[51]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[51]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[60]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[60]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[63]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[63]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[62]' is removed because it is merged to 'fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[62]'. (OPT-1215)
Information: Removing redundant clock gate 'fpu_add/fpu_add_frac_dp/clk_gate_i_a3stg_frac2/q_reg'. (PWR-477)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Constant Register Removal
  -----------------------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Isolate Ports
  -----------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:25   71726.3     34.68    2164.8     282.9                           1923569664.0000
    0:02:25   71727.6     34.67    2164.8     282.9                           1923569664.0000
    0:02:25   71727.6     34.67    2164.8     282.9                           1923569664.0000
    0:02:29   71714.9     35.93    2158.1     282.9                           1923266176.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning WLM Backend Optimization
  --------------------------------------
    0:02:46   71238.1      0.00       0.0       0.1                           1916349568.0000
    0:02:49   71025.6      0.00       0.0       0.0                           1914680576.0000
    0:02:49   71025.6      0.00       0.0       0.0                           1914680576.0000
    0:02:49   71025.6      0.00       0.0       0.0                           1914680576.0000
    0:02:49   71025.6      0.00       0.0       0.0                           1914680576.0000
    0:02:49   71025.6      0.00       0.0       0.0                           1914680576.0000
    0:02:49   71025.6      0.00       0.0       0.0                           1914680576.0000
    0:02:49   71025.6      0.00       0.0       0.0                           1914680576.0000
    0:02:49   71025.6      0.00       0.0       0.0                           1914680576.0000
    0:02:49   71025.6      0.00       0.0       0.0                           1914680576.0000
    0:02:49   71025.6      0.00       0.0       0.0                           1914680576.0000
    0:02:49   71025.6      0.00       0.0       0.0                           1914680576.0000
    0:02:49   71025.6      0.00       0.0       0.0                           1914680576.0000
    0:02:49   71025.6      0.00       0.0       0.0                           1914680576.0000
    0:02:49   71025.6      0.00       0.0       0.0                           1914680576.0000
    0:02:49   71025.6      0.00       0.0       0.0                           1914680576.0000
    0:02:49   71025.6      0.00       0.0       0.0                           1914680576.0000
    0:02:49   71025.6      0.00       0.0       0.0                           1914680576.0000
    0:02:49   71025.6      0.00       0.0       0.0                           1914680576.0000
    0:02:49   71025.6      0.00       0.0       0.0                           1914680576.0000
    0:02:49   71025.6      0.00       0.0       0.0                           1914680576.0000
    0:02:49   71025.6      0.00       0.0       0.0                           1914680576.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:49   71025.6      0.00       0.0       0.0                           1914680576.0000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
Information: Complementing port 'dout[58]' in design 'bw_r_rf16x160'.
	 The new name of the port is 'dout[58]_BAR'. (OPT-319)
Information: Complementing port 'dout[56]' in design 'bw_r_rf16x160'.
	 The new name of the port is 'dout[56]_BAR'. (OPT-319)
Information: Complementing port 'add_dest_rdy' in design 'fpu_add'.
	 The new name of the port is 'add_dest_rdy_BAR'. (OPT-319)
Information: Complementing port 'a4stg_fixtos_fxtod_inv' in design 'fpu_add_frac_dp'.
	 The new name of the port is 'a4stg_fixtos_fxtod_inv_BAR'. (OPT-319)
Information: Complementing port 'div_frac_out_54_53[0]' in design 'fpu_div_frac_dp'.
	 The new name of the port is 'div_frac_out_54_53[0]_BAR'. (OPT-319)
    0:02:53   71231.0      0.00       0.4       0.0                           1918469760.0000
    0:02:53   71231.0      0.00       0.4       0.0                           1918469760.0000
    0:02:53   71231.0      0.00       0.4       0.0                           1918469760.0000
    0:02:55   71029.9      0.00       0.0       0.0                           1916207488.0000
    0:02:55   71029.9      0.00       0.0       0.0                           1916207488.0000
    0:02:55   71029.9      0.00       0.0       0.0                           1916207488.0000
    0:02:55   71029.9      0.00       0.0       0.0                           1916207488.0000
    0:02:55   71029.9      0.00       0.0       0.0                           1916207488.0000
    0:02:55   71029.9      0.00       0.0       0.0                           1916207488.0000
    0:02:55   71029.9      0.00       0.0       0.0                           1916207488.0000
    0:02:56   71029.9      0.00       0.0       0.0                           1916207488.0000
    0:02:56   71029.9      0.00       0.0       0.0                           1916207488.0000
    0:02:56   71029.9      0.00       0.0       0.0                           1916207488.0000
    0:02:56   71029.9      0.00       0.0       0.0                           1916207488.0000
    0:02:56   71029.9      0.00       0.0       0.0                           1916207488.0000
    0:02:56   71029.9      0.00       0.0       0.0                           1916207488.0000
    0:02:56   71029.9      0.00       0.0       0.0                           1916207488.0000
    0:02:56   71029.9      0.00       0.0       0.0                           1916207488.0000
    0:02:56   71029.9      0.00       0.0       0.0                           1916207488.0000
    0:02:56   71029.9      0.00       0.0       0.0                           1916207488.0000
    0:02:56   71029.9      0.00       0.0       0.0                           1916207488.0000
    0:02:56   71029.9      0.00       0.0       0.0                           1916207488.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:58   71029.9      0.00       0.0       0.0                           1916207488.0000
    0:03:01   71026.4      0.00       0.0       0.0                           1916103680.0000
    0:03:01   71026.4      0.00       0.0       0.0                           1916103680.0000
    0:03:01   71026.4      0.00       0.0       0.0                           1916103680.0000
    0:03:03   71025.9      0.00       0.0       0.0                           1916103680.0000
    0:03:05   71005.5      0.00       0.0       0.0                           1915458048.0000
    0:03:05   71005.5      0.00       0.0       0.0                           1915458048.0000
    0:03:05   71005.5      0.00       0.0       0.0                           1915458048.0000
    0:03:05   71005.5      0.00       0.0       0.0                           1915458048.0000


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
  Loading target library 'saed32sram_ss0p95v25c'
Information: Building the design 'mul64'. (HDL-193)
Warning: Cannot find the design 'mul64' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'mul64' in 'fpu_mul'. (LINK-5)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated black box outputs. (PWR-428)
1
## Generate area, cell, QOR, resources, and timing reports
report_power > reports/synth_power.rpt
report_area > reports/synth_area_.rpt
report_cell > reports/synth_cell_.rpt
report_qor > reports/synth_qor.rpt
report_resources > reports/synth_resources.rpt
report_timing -max_paths 100 > reports/synth_timing.rpt
## Dump constraints to an SDC file
write_sdc const/fpu.sdc
Warning: Design 'fpu' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
## Dump synthesized database and gate-level-netlist
write -f ddc -hierarchy -output output/fpu.ddc
Warning: Design 'fpu' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing ddc file 'output/fpu.ddc'.
1
write -hierarchy -format verilog -output output/fpu.v
Warning: Design 'fpu' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing verilog file '/home/hc523@drexel.edu/ASIC-2-Project/syn/output/fpu.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 32 nets to module fpu_mul using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 2 nets to module fpu using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
exit

Thank you...
