// Generated by CIRCT firtool-1.75.0

// Include register initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for register randomization.

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_
module AsyncResetRegVec_w13_i0(	// @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala:56:7]
  input         clock,	// @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala:56:7]
  input         reset,	// @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala:56:7]
  input  [12:0] io_d,	// @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala:59:14]
  output [12:0] io_q,	// @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala:59:14]
  input         io_en	// @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala:59:14]
);

  reg [12:0] reg_0;	// @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala:61:50]
  always @(posedge clock or posedge reset) begin	// @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala:56:7]
    if (reset)	// @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala:56:7]
      reg_0 <= 13'h0;	// @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala:61:50]
    else if (io_en)	// @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala:59:14]
      reg_0 <= io_d;	// @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala:61:50]
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala:56:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala:56:7]
      `FIRRTL_BEFORE_INITIAL	// @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala:56:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala:56:7]
    initial begin	// @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala:56:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala:56:7]
        `INIT_RANDOM_PROLOG_	// @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala:56:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala:56:7]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala:56:7]
        reg_0 = _RANDOM[/*Zero width*/ 1'b0][12:0];	// @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala:56:7, :61:50]
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala:56:7]
        reg_0 = 13'h0;	// @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala:61:50]
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala:56:7]
      `FIRRTL_AFTER_INITIAL	// @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala:56:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_q = reg_0;	// @[generators/rocket-chip/src/main/scala/util/AsyncResetReg.scala:56:7, :61:50]
endmodule

