
/*******************************************************************
*
* CAUTION: This file is automatically generated by HSI.
* Version: 2024.1
* DO NOT EDIT.
*
* Copyright (C) 2010-2025 Xilinx, Inc. All Rights Reserved.
* SPDX-License-Identifier: MIT 

* 
* Description: Driver configuration
*
*******************************************************************/

#include "xparameters.h"
#include "xvprocss.h"

/*
* Subsystem Instance: <v_proc_ss_0>
*   - List of sub-cores included in the subsystem
*/

#define XPAR_V_PROC_SS_0_CSC_PRESENT	 1


/*
* List of sub-cores excluded from the subsystem <v_proc_ss_0>
*   - Excluded sub-core device id is set to 255
*   - Excluded sub-core base address is set to 0
*/

#define XPAR_V_PROC_SS_0_AXI_GPIO_0_PRESENT 0
#define XPAR_V_PROC_SS_0_AXI_GPIO_0_DEVICE_ID 255
#define XPAR_V_PROC_SS_0_AXI_GPIO_0_BASEADDR 0

#define XPAR_V_PROC_SS_0_AXI_GPIO_1_PRESENT 0
#define XPAR_V_PROC_SS_0_AXI_GPIO_1_DEVICE_ID 255
#define XPAR_V_PROC_SS_0_AXI_GPIO_1_BASEADDR 0

#define XPAR_V_PROC_SS_0_AXI_VDMA_0_PRESENT 0
#define XPAR_V_PROC_SS_0_AXI_VDMA_0_DEVICE_ID 255
#define XPAR_V_PROC_SS_0_AXI_VDMA_0_BASEADDR 0

#define XPAR_V_PROC_SS_0_AXIS_SWITCH_0_PRESENT 0
#define XPAR_V_PROC_SS_0_AXIS_SWITCH_0_DEVICE_ID 255
#define XPAR_V_PROC_SS_0_AXIS_SWITCH_0_BASEADDR 0

#define XPAR_V_PROC_SS_0_V_DEINTERLACER_0_PRESENT 0
#define XPAR_V_PROC_SS_0_V_DEINTERLACER_0_DEVICE_ID 255
#define XPAR_V_PROC_SS_0_V_DEINTERLACER_0_BASEADDR 0

#define XPAR_V_PROC_SS_0_V_HCRESAMPLER_0_PRESENT 0
#define XPAR_V_PROC_SS_0_V_HCRESAMPLER_0_DEVICE_ID 255
#define XPAR_V_PROC_SS_0_V_HCRESAMPLER_0_BASEADDR 0

#define XPAR_V_PROC_SS_0_V_HSCALER_0_PRESENT 0
#define XPAR_V_PROC_SS_0_V_HSCALER_0_DEVICE_ID 255
#define XPAR_V_PROC_SS_0_V_HSCALER_0_BASEADDR 0

#define XPAR_V_PROC_SS_0_V_LETTERBOX_0_PRESENT 0
#define XPAR_V_PROC_SS_0_V_LETTERBOX_0_DEVICE_ID 255
#define XPAR_V_PROC_SS_0_V_LETTERBOX_0_BASEADDR 0

#define XPAR_V_PROC_SS_0_V_VCRESAMPLER_0_PRESENT 0
#define XPAR_V_PROC_SS_0_V_VCRESAMPLER_0_DEVICE_ID 255
#define XPAR_V_PROC_SS_0_V_VCRESAMPLER_0_BASEADDR 0

#define XPAR_V_PROC_SS_0_V_VCRESAMPLER_1_PRESENT 0
#define XPAR_V_PROC_SS_0_V_VCRESAMPLER_1_DEVICE_ID 255
#define XPAR_V_PROC_SS_0_V_VCRESAMPLER_1_BASEADDR 0

#define XPAR_V_PROC_SS_0_V_VSCALER_0_PRESENT 0
#define XPAR_V_PROC_SS_0_V_VSCALER_0_DEVICE_ID 255
#define XPAR_V_PROC_SS_0_V_VSCALER_0_BASEADDR 0




XVprocSs_Config XVprocSs_ConfigTable[XPAR_XVPROCSS_NUM_INSTANCES] =
{
	{
		XPAR_V_PROC_SS_0_DEVICE_ID,
		XPAR_V_PROC_SS_0_BASEADDR,
		XPAR_V_PROC_SS_0_HIGHADDR,
		XPAR_V_PROC_SS_0_TOPOLOGY,
		XPAR_V_PROC_SS_0_SAMPLES_PER_CLK,
		XPAR_V_PROC_SS_0_MAX_DATA_WIDTH,
		XPAR_V_PROC_SS_0_NUM_VIDEO_COMPONENTS,
		XPAR_V_PROC_SS_0_MAX_COLS,
		XPAR_V_PROC_SS_0_MAX_ROWS,
		XPAR_V_PROC_SS_0_DEINT_MOTION_ADAPTIVE,

		{
			XPAR_V_PROC_SS_0_AXI_GPIO_0_PRESENT,
			XPAR_V_PROC_SS_0_AXI_GPIO_0_DEVICE_ID,
			XPAR_V_PROC_SS_0_AXI_GPIO_0_BASEADDR
		},
		{
			XPAR_V_PROC_SS_0_AXI_GPIO_1_PRESENT,
			XPAR_V_PROC_SS_0_AXI_GPIO_1_DEVICE_ID,
			XPAR_V_PROC_SS_0_AXI_GPIO_1_BASEADDR
		},
		{
			XPAR_V_PROC_SS_0_AXI_VDMA_0_PRESENT,
			XPAR_V_PROC_SS_0_AXI_VDMA_0_DEVICE_ID,
			XPAR_V_PROC_SS_0_AXI_VDMA_0_BASEADDR
		},
		{
			XPAR_V_PROC_SS_0_AXIS_SWITCH_0_PRESENT,
			XPAR_V_PROC_SS_0_AXIS_SWITCH_0_DEVICE_ID,
			XPAR_V_PROC_SS_0_AXIS_SWITCH_0_BASEADDR
		},
		{
			XPAR_V_PROC_SS_0_CSC_PRESENT,
			XPAR_V_PROC_SS_0_CSC_DEVICE_ID,
			XPAR_V_PROC_SS_0_CSC_S_AXI_CTRL_BASEADDR
		},
		{
			XPAR_V_PROC_SS_0_V_DEINTERLACER_0_PRESENT,
			XPAR_V_PROC_SS_0_V_DEINTERLACER_0_DEVICE_ID,
			XPAR_V_PROC_SS_0_V_DEINTERLACER_0_BASEADDR
		},
		{
			XPAR_V_PROC_SS_0_V_HCRESAMPLER_0_PRESENT,
			XPAR_V_PROC_SS_0_V_HCRESAMPLER_0_DEVICE_ID,
			XPAR_V_PROC_SS_0_V_HCRESAMPLER_0_BASEADDR
		},
		{
			XPAR_V_PROC_SS_0_V_HSCALER_0_PRESENT,
			XPAR_V_PROC_SS_0_V_HSCALER_0_DEVICE_ID,
			XPAR_V_PROC_SS_0_V_HSCALER_0_BASEADDR
		},
		{
			XPAR_V_PROC_SS_0_V_LETTERBOX_0_PRESENT,
			XPAR_V_PROC_SS_0_V_LETTERBOX_0_DEVICE_ID,
			XPAR_V_PROC_SS_0_V_LETTERBOX_0_BASEADDR
		},
		{
			XPAR_V_PROC_SS_0_V_VCRESAMPLER_0_PRESENT,
			XPAR_V_PROC_SS_0_V_VCRESAMPLER_0_DEVICE_ID,
			XPAR_V_PROC_SS_0_V_VCRESAMPLER_0_BASEADDR
		},
		{
			XPAR_V_PROC_SS_0_V_VCRESAMPLER_1_PRESENT,
			XPAR_V_PROC_SS_0_V_VCRESAMPLER_1_DEVICE_ID,
			XPAR_V_PROC_SS_0_V_VCRESAMPLER_1_BASEADDR
		},
		{
			XPAR_V_PROC_SS_0_V_VSCALER_0_PRESENT,
			XPAR_V_PROC_SS_0_V_VSCALER_0_DEVICE_ID,
			XPAR_V_PROC_SS_0_V_VSCALER_0_BASEADDR
		},
	}
};


