

================================================================
== Vivado HLS Report for 'bn_qurelu_fixed_1'
================================================================
* Date:           Tue May 10 21:15:09 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        ultra_core
* Solution:       ultracore_125
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 2.846 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        1|        1| 4.000 ns | 4.000 ns |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.84>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%bias_V_read = call i21 @_ssdm_op_Read.ap_auto.i21(i21 %bias_V)" [./src/function.h:187]   --->   Operation 3 'read' 'bias_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%inc_V_read = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %inc_V)" [./src/function.h:187]   --->   Operation 4 'read' 'inc_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%in_V_read = call i17 @_ssdm_op_Read.ap_auto.i17(i17 %in_V)" [./src/function.h:187]   --->   Operation 5 'read' 'in_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sext_ln215 = sext i17 %in_V_read to i29" [./src/function.h:187]   --->   Operation 6 'sext' 'sext_ln215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i12 %inc_V_read to i29" [./src/function.h:187]   --->   Operation 7 'zext' 'zext_ln215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (2.84ns) (root node of the DSP)   --->   "%ret_V = mul i29 %zext_ln215, %sext_ln215" [./src/function.h:187]   --->   Operation 8 'mul' 'ret_V' <Predicate = true> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 9 [1/1] (1.07ns)   --->   "%add_ln1353 = add i21 16384, %bias_V_read" [./src/function.h:191]   --->   Operation 9 'add' 'add_ln1353' <Predicate = true> <Delay = 1.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.69>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln1352 = sext i29 %ret_V to i30" [./src/function.h:187]   --->   Operation 10 'sext' 'sext_ln1352' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln215_81 = sext i21 %bias_V_read to i30" [./src/function.h:187]   --->   Operation 11 'sext' 'sext_ln215_81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.16ns)   --->   "%ret_V_131 = add i30 %sext_ln215_81, %sext_ln1352" [./src/function.h:187]   --->   Operation 12 'add' 'ret_V_131' <Predicate = true> <Delay = 1.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (1.08ns)   --->   "%icmp_ln895 = icmp sgt i30 %ret_V_131, 0" [./src/function.h:190]   --->   Operation 13 'icmp' 'icmp_ln895' <Predicate = true> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln1353 = sext i21 %add_ln1353 to i29" [./src/function.h:191]   --->   Operation 14 'sext' 'sext_ln1353' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.16ns)   --->   "%ret_V_130 = add i29 %ret_V, %sext_ln1353" [./src/function.h:191]   --->   Operation 15 'add' 'ret_V_130' <Predicate = true> <Delay = 1.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp = call i10 @_ssdm_op_PartSelect.i10.i29.i32.i32(i29 %ret_V_130, i32 19, i32 28)" [./src/function.h:192]   --->   Operation 16 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.85ns)   --->   "%icmp_ln895_71 = icmp ne i10 %tmp, 0" [./src/function.h:192]   --->   Operation 17 'icmp' 'icmp_ln895_71' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node res_V)   --->   "%trunc_ln = call i4 @_ssdm_op_PartSelect.i4.i29.i32.i32(i29 %ret_V_130, i32 15, i32 18)" [./src/function.h:195]   --->   Operation 18 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node res_V)   --->   "%select_ln192 = select i1 %icmp_ln895_71, i4 -1, i4 %trunc_ln" [./src/function.h:192]   --->   Operation 19 'select' 'select_ln192' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.45ns) (out node of the LUT)   --->   "%res_V = select i1 %icmp_ln895, i4 %select_ln192, i4 0" [./src/function.h:190]   --->   Operation 20 'select' 'res_V' <Predicate = true> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "ret i4 %res_V" [./src/function.h:200]   --->   Operation 21 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inc_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
bias_V_read   (read      ) [ 011]
inc_V_read    (read      ) [ 000]
in_V_read     (read      ) [ 000]
sext_ln215    (sext      ) [ 000]
zext_ln215    (zext      ) [ 000]
ret_V         (mul       ) [ 011]
add_ln1353    (add       ) [ 011]
sext_ln1352   (sext      ) [ 000]
sext_ln215_81 (sext      ) [ 000]
ret_V_131     (add       ) [ 000]
icmp_ln895    (icmp      ) [ 000]
sext_ln1353   (sext      ) [ 000]
ret_V_130     (add       ) [ 000]
tmp           (partselect) [ 000]
icmp_ln895_71 (icmp      ) [ 000]
trunc_ln      (partselect) [ 000]
select_ln192  (select    ) [ 000]
res_V         (select    ) [ 000]
ret_ln200     (ret       ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inc_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inc_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="bias_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i21"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i17"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="bias_V_read_read_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="21" slack="0"/>
<pin id="36" dir="0" index="1" bw="21" slack="0"/>
<pin id="37" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_V_read/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="inc_V_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="12" slack="0"/>
<pin id="42" dir="0" index="1" bw="12" slack="0"/>
<pin id="43" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inc_V_read/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="in_V_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="17" slack="0"/>
<pin id="48" dir="0" index="1" bw="17" slack="0"/>
<pin id="49" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_V_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="sext_ln215_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="17" slack="0"/>
<pin id="54" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln215/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="zext_ln215_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="12" slack="0"/>
<pin id="58" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="add_ln1353_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="16" slack="0"/>
<pin id="62" dir="0" index="1" bw="21" slack="0"/>
<pin id="63" dir="1" index="2" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1353/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="sext_ln1352_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="29" slack="1"/>
<pin id="68" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1352/2 "/>
</bind>
</comp>

<comp id="69" class="1004" name="sext_ln215_81_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="21" slack="1"/>
<pin id="71" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln215_81/2 "/>
</bind>
</comp>

<comp id="72" class="1004" name="ret_V_131_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="21" slack="0"/>
<pin id="74" dir="0" index="1" bw="29" slack="0"/>
<pin id="75" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_131/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="icmp_ln895_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="30" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln895/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="sext_ln1353_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="21" slack="1"/>
<pin id="86" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1353/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="ret_V_130_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="29" slack="1"/>
<pin id="89" dir="0" index="1" bw="21" slack="0"/>
<pin id="90" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_130/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="tmp_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="10" slack="0"/>
<pin id="94" dir="0" index="1" bw="29" slack="0"/>
<pin id="95" dir="0" index="2" bw="6" slack="0"/>
<pin id="96" dir="0" index="3" bw="6" slack="0"/>
<pin id="97" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="icmp_ln895_71_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="10" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln895_71/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="trunc_ln_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="4" slack="0"/>
<pin id="110" dir="0" index="1" bw="29" slack="0"/>
<pin id="111" dir="0" index="2" bw="5" slack="0"/>
<pin id="112" dir="0" index="3" bw="6" slack="0"/>
<pin id="113" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="select_ln192_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="4" slack="0"/>
<pin id="122" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln192/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="res_V_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="0" index="1" bw="4" slack="0"/>
<pin id="129" dir="0" index="2" bw="1" slack="0"/>
<pin id="130" dir="1" index="3" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res_V/2 "/>
</bind>
</comp>

<comp id="134" class="1007" name="ret_V_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="12" slack="0"/>
<pin id="136" dir="0" index="1" bw="17" slack="0"/>
<pin id="137" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ret_V/1 "/>
</bind>
</comp>

<comp id="140" class="1005" name="bias_V_read_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="21" slack="1"/>
<pin id="142" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="bias_V_read "/>
</bind>
</comp>

<comp id="145" class="1005" name="ret_V_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="29" slack="1"/>
<pin id="147" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="ret_V "/>
</bind>
</comp>

<comp id="151" class="1005" name="add_ln1353_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="21" slack="1"/>
<pin id="153" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1353 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="38"><net_src comp="6" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="39"><net_src comp="4" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="44"><net_src comp="8" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="2" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="50"><net_src comp="10" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="0" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="55"><net_src comp="46" pin="2"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="40" pin="2"/><net_sink comp="56" pin=0"/></net>

<net id="64"><net_src comp="12" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="34" pin="2"/><net_sink comp="60" pin=1"/></net>

<net id="76"><net_src comp="69" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="66" pin="1"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="72" pin="2"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="14" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="91"><net_src comp="84" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="98"><net_src comp="16" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="87" pin="2"/><net_sink comp="92" pin=1"/></net>

<net id="100"><net_src comp="18" pin="0"/><net_sink comp="92" pin=2"/></net>

<net id="101"><net_src comp="20" pin="0"/><net_sink comp="92" pin=3"/></net>

<net id="106"><net_src comp="92" pin="4"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="22" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="24" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="87" pin="2"/><net_sink comp="108" pin=1"/></net>

<net id="116"><net_src comp="26" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="117"><net_src comp="28" pin="0"/><net_sink comp="108" pin=3"/></net>

<net id="123"><net_src comp="102" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="30" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="125"><net_src comp="108" pin="4"/><net_sink comp="118" pin=2"/></net>

<net id="131"><net_src comp="78" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="118" pin="3"/><net_sink comp="126" pin=1"/></net>

<net id="133"><net_src comp="32" pin="0"/><net_sink comp="126" pin=2"/></net>

<net id="138"><net_src comp="56" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="52" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="143"><net_src comp="34" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="148"><net_src comp="134" pin="2"/><net_sink comp="145" pin=0"/></net>

<net id="149"><net_src comp="145" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="150"><net_src comp="145" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="154"><net_src comp="60" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="84" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: bn_qurelu_fixed.1 : in_V | {1 }
	Port: bn_qurelu_fixed.1 : inc_V | {1 }
	Port: bn_qurelu_fixed.1 : bias_V | {1 }
  - Chain level:
	State 1
		ret_V : 1
	State 2
		ret_V_131 : 1
		icmp_ln895 : 2
		ret_V_130 : 1
		tmp : 2
		icmp_ln895_71 : 3
		trunc_ln : 2
		select_ln192 : 4
		res_V : 5
		ret_ln200 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|          |    add_ln1353_fu_60    |    0    |    0    |    28   |
|    add   |     ret_V_131_fu_72    |    0    |    0    |    36   |
|          |     ret_V_130_fu_87    |    0    |    0    |    36   |
|----------|------------------------|---------|---------|---------|
|   icmp   |    icmp_ln895_fu_78    |    0    |    0    |    20   |
|          |  icmp_ln895_71_fu_102  |    0    |    0    |    13   |
|----------|------------------------|---------|---------|---------|
|  select  |   select_ln192_fu_118  |    0    |    0    |    4    |
|          |      res_V_fu_126      |    0    |    0    |    4    |
|----------|------------------------|---------|---------|---------|
|    mul   |      ret_V_fu_134      |    1    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          | bias_V_read_read_fu_34 |    0    |    0    |    0    |
|   read   |  inc_V_read_read_fu_40 |    0    |    0    |    0    |
|          |  in_V_read_read_fu_46  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    sext_ln215_fu_52    |    0    |    0    |    0    |
|   sext   |    sext_ln1352_fu_66   |    0    |    0    |    0    |
|          |   sext_ln215_81_fu_69  |    0    |    0    |    0    |
|          |    sext_ln1353_fu_84   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   zext   |    zext_ln215_fu_56    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|partselect|        tmp_fu_92       |    0    |    0    |    0    |
|          |     trunc_ln_fu_108    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    1    |    0    |   141   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
| add_ln1353_reg_151|   21   |
|bias_V_read_reg_140|   21   |
|   ret_V_reg_145   |   29   |
+-------------------+--------+
|       Total       |   71   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    1   |    0   |   141  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   71   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   71   |   141  |
+-----------+--------+--------+--------+
