# This Makefile is used to compile and run a simple C program
# declared variable CC as the compiler to use
CC=gcc

# declared variable CFLAGS for compiler flags
CFLAGS=-c -Wall

# declared variable LDFLAGS for linker flags
LDFLAGS=

# declared variable SOURCES for source code files
SOURCES=main.c helper.c

# declared variable OBJECTS for object files
OBJECTS=$(SOURCES:.cpp=.o)

# declared variable EXECUTABLE for executable file
EXECUTABLE=myprog

# target to make executable file using objects as dependencies
$(EXECUTABLE): $(OBJECTS)
	$(CC) $(LDFLAGS) $(OBJECTS) -o $@

# target to create object files using source files as dependencies
.cpp.o:
	$(CC) $(CFLAGS) $< -o $@

# target to clean all generated files
clean:
	rm -rf *o $(EXECUTABLE)