$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $scope module mod_top_tb $end
   $var wire 1 & clk $end
   $var wire 32 # cycle_count [31:0] $end
   $scope module u_uut $end
    $var wire 1 & i_clk $end
    $var wire 8 $ address [7:0] $end
    $var wire 8 % data [7:0] $end
    $var wire 4 ' regsel [3:0] $end
    $scope module u_regs $end
     $var wire 32 ( NUM_REGS [31:0] $end
     $var wire 1 & i_clk $end
     $var wire 4 ' i_regsel [3:0] $end
    $upscope $end
    $scope module u_rom $end
     $var wire 32 ( ADDR_WIDTH [31:0] $end
     $var wire 32 ( DATA_WIDTH [31:0] $end
     $var wire 32 ) ROM_SIZE [31:0] $end
     $var wire 1 & i_clk $end
     $var wire 8 $ i_address [7:0] $end
     $var wire 8 % o_data [7:0] $end
    $upscope $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b00000000000000000000000000000000 #
b00000000 $
b00000000 %
0&
b0000 '
b00000000000000000000000000001000 (
b00000000000000000000000100000000 )
#5
b00000000000000000000000000000001 #
b00000001 $
1&
#10
0&
#15
b00000000000000000000000000000010 #
b00000010 $
b00000001 %
1&
#20
0&
#25
b00000000000000000000000000000011 #
b00000011 $
b00000010 %
1&
#30
0&
#35
b00000000000000000000000000000100 #
b00000100 $
b00000011 %
1&
#40
0&
#45
b00000000000000000000000000000101 #
b00000101 $
b00000100 %
1&
#50
0&
#55
b00000000000000000000000000000110 #
b00000110 $
b00000101 %
1&
#60
0&
#65
b00000000000000000000000000000111 #
b00000111 $
b00000110 %
1&
#70
0&
#75
b00000000000000000000000000001000 #
b00001000 $
b00000111 %
1&
#80
0&
#85
b00000000000000000000000000001001 #
b00001001 $
b00001000 %
1&
#90
0&
#95
b00000000000000000000000000001010 #
b00001010 $
b00001001 %
1&
#100
0&
#105
b00001011 $
b00001010 %
1&
