{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 02 01:43:04 2013 " "Info: Processing started: Sun Jun 02 01:43:04 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off clock_3 -c clock_3 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off clock_3 -c clock_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "clock_3 clock_3.v(3) " "Warning (10238): Verilog Module Declaration warning at clock_3.v(3): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"clock_3\"" {  } { { "clock_3.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock_3/clock_3.v" 3 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_3.v 3 3 " "Info: Found 3 design units, including 3 entities, in source file clock_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_3 " "Info: Found entity 1: clock_3" {  } { { "clock_3.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock_3/clock_3.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 FreqcDiv " "Info: Found entity 2: FreqcDiv" {  } { { "clock_3.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock_3/clock_3.v" 48 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 _6to1MUX " "Info: Found entity 3: _6to1MUX" {  } { { "clock_3.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock_3/clock_3.v" 106 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules.v 8 8 " "Info: Found 8 design units, including 8 entities, in source file modules.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter24 " "Info: Found entity 1: counter24" {  } { { "modules.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock_3/modules.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 counter60 " "Info: Found entity 2: counter60" {  } { { "modules.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock_3/modules.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 counter6 " "Info: Found entity 3: counter6" {  } { { "modules.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock_3/modules.v" 56 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 counter10 " "Info: Found entity 4: counter10" {  } { { "modules.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock_3/modules.v" 73 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 top_clock " "Info: Found entity 5: top_clock" {  } { { "modules.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock_3/modules.v" 96 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 Divided_Frequency " "Info: Found entity 6: Divided_Frequency" {  } { { "modules.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock_3/modules.v" 125 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 SegOut " "Info: Found entity 7: SegOut" {  } { { "modules.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock_3/modules.v" 160 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 SegChange " "Info: Found entity 8: SegChange" {  } { { "modules.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock_3/modules.v" 183 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 6 6 " "Info: Found 6 design units, including 6 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Radio " "Info: Found entity 1: Radio" {  } { { "top.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock_3/top.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 Bell " "Info: Found entity 2: Bell" {  } { { "top.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock_3/top.v" 41 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 _4comparator " "Info: Found entity 3: _4comparator" {  } { { "top.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock_3/top.v" 95 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 stopwatch " "Info: Found entity 4: stopwatch" {  } { { "top.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock_3/top.v" 109 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 counter100 " "Info: Found entity 5: counter100" {  } { { "top.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock_3/top.v" 133 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 ledout " "Info: Found entity 6: ledout" {  } { { "top.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock_3/top.v" 153 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "clock_3 " "Info: Elaborating entity \"clock_3\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divided_Frequency Divided_Frequency:U0 " "Info: Elaborating entity \"Divided_Frequency\" for hierarchy \"Divided_Frequency:U0\"" {  } { { "clock_3.v" "U0" { Text "D:/WORKPLACE/VerilogPRJ/clock_3/clock_3.v" 25 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter10 Divided_Frequency:U0\|counter10:DU0 " "Info: Elaborating entity \"counter10\" for hierarchy \"Divided_Frequency:U0\|counter10:DU0\"" {  } { { "modules.v" "DU0" { Text "D:/WORKPLACE/VerilogPRJ/clock_3/modules.v" 145 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stopwatch stopwatch:U1 " "Info: Elaborating entity \"stopwatch\" for hierarchy \"stopwatch:U1\"" {  } { { "clock_3.v" "U1" { Text "D:/WORKPLACE/VerilogPRJ/clock_3/clock_3.v" 26 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter100 stopwatch:U1\|counter100:UU1 " "Info: Elaborating entity \"counter100\" for hierarchy \"stopwatch:U1\|counter100:UU1\"" {  } { { "top.v" "UU1" { Text "D:/WORKPLACE/VerilogPRJ/clock_3/top.v" 120 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_clock top_clock:U2 " "Info: Elaborating entity \"top_clock\" for hierarchy \"top_clock:U2\"" {  } { { "clock_3.v" "U2" { Text "D:/WORKPLACE/VerilogPRJ/clock_3/clock_3.v" 27 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter60 top_clock:U2\|counter60:UT1 " "Info: Elaborating entity \"counter60\" for hierarchy \"top_clock:U2\|counter60:UT1\"" {  } { { "modules.v" "UT1" { Text "D:/WORKPLACE/VerilogPRJ/clock_3/modules.v" 107 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter6 top_clock:U2\|counter60:UT1\|counter6:UC1 " "Info: Elaborating entity \"counter6\" for hierarchy \"top_clock:U2\|counter60:UT1\|counter6:UC1\"" {  } { { "modules.v" "UC1" { Text "D:/WORKPLACE/VerilogPRJ/clock_3/modules.v" 48 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter24 top_clock:U2\|counter24:UT3 " "Info: Elaborating entity \"counter24\" for hierarchy \"top_clock:U2\|counter24:UT3\"" {  } { { "modules.v" "UT3" { Text "D:/WORKPLACE/VerilogPRJ/clock_3/modules.v" 109 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Radio Radio:U3 " "Info: Elaborating entity \"Radio\" for hierarchy \"Radio:U3\"" {  } { { "clock_3.v" "U3" { Text "D:/WORKPLACE/VerilogPRJ/clock_3/clock_3.v" 28 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "_500Hz top.v(25) " "Warning (10235): Verilog HDL Always Construct warning at top.v(25): variable \"_500Hz\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock_3/top.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "_1kHzIN top.v(27) " "Warning (10235): Verilog HDL Always Construct warning at top.v(27): variable \"_1kHzIN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock_3/top.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bell Bell:U4 " "Info: Elaborating entity \"Bell\" for hierarchy \"Bell:U4\"" {  } { { "clock_3.v" "U4" { Text "D:/WORKPLACE/VerilogPRJ/clock_3/clock_3.v" 30 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_4comparator Bell:U4\|_4comparator:SU4 " "Info: Elaborating entity \"_4comparator\" for hierarchy \"Bell:U4\|_4comparator:SU4\"" {  } { { "top.v" "SU4" { Text "D:/WORKPLACE/VerilogPRJ/clock_3/top.v" 80 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FreqcDiv FreqcDiv:U5 " "Info: Elaborating entity \"FreqcDiv\" for hierarchy \"FreqcDiv:U5\"" {  } { { "clock_3.v" "U5" { Text "D:/WORKPLACE/VerilogPRJ/clock_3/clock_3.v" 32 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_6to1MUX _6to1MUX:MU1 " "Info: Elaborating entity \"_6to1MUX\" for hierarchy \"_6to1MUX:MU1\"" {  } { { "clock_3.v" "MU1" { Text "D:/WORKPLACE/VerilogPRJ/clock_3/clock_3.v" 38 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "XX clock_3.v(157) " "Warning (10235): Verilog HDL Always Construct warning at clock_3.v(157): variable \"XX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clock_3.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock_3/clock_3.v" 157 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SegOut SegOut:MU4 " "Info: Elaborating entity \"SegOut\" for hierarchy \"SegOut:MU4\"" {  } { { "clock_3.v" "MU4" { Text "D:/WORKPLACE/VerilogPRJ/clock_3/clock_3.v" 40 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SegChange SegOut:MU4\|SegChange:FA1 " "Info: Elaborating entity \"SegChange\" for hierarchy \"SegOut:MU4\|SegChange:FA1\"" {  } { { "modules.v" "FA1" { Text "D:/WORKPLACE/VerilogPRJ/clock_3/modules.v" 168 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledout ledout:MU5 " "Info: Elaborating entity \"ledout\" for hierarchy \"ledout:MU5\"" {  } { { "clock_3.v" "MU5" { Text "D:/WORKPLACE/VerilogPRJ/clock_3/clock_3.v" 41 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Warning: Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_clock:U2\|HrCP " "Warning: Found clock multiplexer top_clock:U2\|HrCP" {  } { { "modules.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock_3/modules.v" 105 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_clock:U2\|MinCP " "Warning: Found clock multiplexer top_clock:U2\|MinCP" {  } { { "modules.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock_3/modules.v" 105 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Clock multiplexers are found and protected" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "Warning: 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "359 " "Info: Implemented 359 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Info: Implemented 14 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Info: Implemented 40 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "305 " "Info: Implemented 305 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "205 " "Info: Peak virtual memory: 205 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 02 01:43:08 2013 " "Info: Processing ended: Sun Jun 02 01:43:08 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 02 01:43:09 2013 " "Info: Processing started: Sun Jun 02 01:43:09 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off clock_3 -c clock_3 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off clock_3 -c clock_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "clock_3 EP3C16F484C6 " "Info: Selected device EP3C16F484C6 for design \"clock_3\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Info: Device EP3C40F484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Info: Device EP3C55F484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Info: Device EP3C80F484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Info: Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Info: Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Info: Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Fitter is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "clock_3.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'clock_3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design." {  } {  } 0 0 "No user constrained %1!s! found in the design." 0 0 "" 0 -1}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U2\|MinCP  from: datac  to: combout " "Info: Cell: U2\|MinCP  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) to Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) to Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "FreqcDiv:U5\|_1kHzIn (Rise) Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) setup and hold " "Critical Warning: From FreqcDiv:U5\|_1kHzIn (Rise) to Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Rise) Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Rise) to Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Fall) Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Fall) to Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) to Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) to Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "FreqcDiv:U5\|_1kHzIn (Rise) Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) setup and hold " "Critical Warning: From FreqcDiv:U5\|_1kHzIn (Rise) to Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Rise) Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Rise) to Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Fall) Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Fall) to Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) FreqcDiv:U5\|_1kHzIn (Rise) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) to FreqcDiv:U5\|_1kHzIn (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) FreqcDiv:U5\|_1kHzIn (Rise) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) to FreqcDiv:U5\|_1kHzIn (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "FreqcDiv:U5\|_1kHzIn (Rise) FreqcDiv:U5\|_1kHzIn (Rise) setup and hold " "Critical Warning: From FreqcDiv:U5\|_1kHzIn (Rise) to FreqcDiv:U5\|_1kHzIn (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "FreqcDiv:U5\|_1kHzIn (Fall) FreqcDiv:U5\|_1kHzIn (Rise) setup and hold " "Critical Warning: From FreqcDiv:U5\|_1kHzIn (Fall) to FreqcDiv:U5\|_1kHzIn (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Clk (Rise) FreqcDiv:U5\|_1kHzIn (Rise) setup and hold " "Critical Warning: From Clk (Rise) to FreqcDiv:U5\|_1kHzIn (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Rise) FreqcDiv:U5\|_1kHzIn (Rise) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Rise) to FreqcDiv:U5\|_1kHzIn (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Fall) FreqcDiv:U5\|_1kHzIn (Rise) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Fall) to FreqcDiv:U5\|_1kHzIn (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "FreqcDiv:U5\|_1kHzIn (Rise) FreqcDiv:U5\|_1kHzIn (Fall) setup and hold " "Critical Warning: From FreqcDiv:U5\|_1kHzIn (Rise) to FreqcDiv:U5\|_1kHzIn (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "FreqcDiv:U5\|_1kHzIn (Fall) FreqcDiv:U5\|_1kHzIn (Fall) setup and hold " "Critical Warning: From FreqcDiv:U5\|_1kHzIn (Fall) to FreqcDiv:U5\|_1kHzIn (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Clk (Rise) FreqcDiv:U5\|_1kHzIn (Fall) setup and hold " "Critical Warning: From Clk (Rise) to FreqcDiv:U5\|_1kHzIn (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "FreqcDiv:U5\|_1kHzIn (Rise) Clk (Rise) setup and hold " "Critical Warning: From FreqcDiv:U5\|_1kHzIn (Rise) to Clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "FreqcDiv:U5\|_1kHzIn (Fall) Clk (Rise) setup and hold " "Critical Warning: From FreqcDiv:U5\|_1kHzIn (Fall) to Clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Clk (Rise) Clk (Rise) setup and hold " "Critical Warning: From Clk (Rise) to Clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "AddLKey (Fall) AddLKey (Fall) setup and hold " "Critical Warning: From AddLKey (Fall) to AddLKey (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Fall) AddLKey (Fall) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Fall) to AddLKey (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "AddLKey (Rise) watchst (Rise) setup and hold " "Critical Warning: From AddLKey (Rise) to watchst (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "AddLKey (Fall) watchst (Rise) setup and hold " "Critical Warning: From AddLKey (Fall) to watchst (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "watchst (Rise) watchst (Rise) setup and hold " "Critical Warning: From watchst (Rise) to watchst (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Rise) watchst (Rise) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Rise) to watchst (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Rise) watchst (Rise) setup and hold " "Critical Warning: From stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Rise) to watchst (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Fall) watchst (Rise) setup and hold " "Critical Warning: From stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Fall) to watchst (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "AddLKey (Rise) Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Rise) setup and hold " "Critical Warning: From AddLKey (Rise) to Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "AddLKey (Fall) Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Rise) setup and hold " "Critical Warning: From AddLKey (Fall) to Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "watchst (Rise) Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Rise) setup and hold " "Critical Warning: From watchst (Rise) to Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Rise) Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Rise) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Rise) to Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Fall) Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Rise) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Fall) to Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Rise) Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Rise) setup and hold " "Critical Warning: From stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Rise) to Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Fall) Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Rise) setup and hold " "Critical Warning: From stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Fall) to Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "AddLKey (Fall) Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Fall) setup and hold " "Critical Warning: From AddLKey (Fall) to Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Rise) Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Fall) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Rise) to Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Fall) Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Fall) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Fall) to Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "AddLKey (Rise) stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Rise) setup and hold " "Critical Warning: From AddLKey (Rise) to stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "AddLKey (Fall) stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Rise) setup and hold " "Critical Warning: From AddLKey (Fall) to stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Rise) stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Rise) setup and hold " "Critical Warning: From stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Rise) to stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Fall) stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Rise) setup and hold " "Critical Warning: From stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Fall) to stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "AddLKey (Rise) stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Fall) setup and hold " "Critical Warning: From AddLKey (Rise) to stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "AddLKey (Fall) stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Fall) setup and hold " "Critical Warning: From AddLKey (Fall) to stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Rise) stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Fall) setup and hold " "Critical Warning: From stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Rise) to stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Fall) stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Fall) setup and hold " "Critical Warning: From stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Fall) to stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk~input (placed in PIN G21 (CLK4, DIFFCLK_2p)) " "Info: Automatically promoted node Clk~input (placed in PIN G21 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "clock_3.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock_3/clock_3.v" 4 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk~input } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Divided_Frequency:U0\|_10Hz  " "Info: Automatically promoted node Divided_Frequency:U0\|_10Hz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_clock:U2\|MinCP " "Info: Destination node top_clock:U2\|MinCP" {  } { { "modules.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock_3/modules.v" 105 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { top_clock:U2|MinCP } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Divided_Frequency:U0\|counter10:DU2\|Q\[3\] " "Info: Destination node Divided_Frequency:U0\|counter10:DU2\|Q\[3\]" {  } { { "modules.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock_3/modules.v" 81 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Divided_Frequency:U0|counter10:DU2|Q[3] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Divided_Frequency:U0\|counter10:DU2\|Q\[1\] " "Info: Destination node Divided_Frequency:U0\|counter10:DU2\|Q\[1\]" {  } { { "modules.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock_3/modules.v" 81 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Divided_Frequency:U0|counter10:DU2|Q[1] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Divided_Frequency:U0\|counter10:DU2\|Q\[0\] " "Info: Destination node Divided_Frequency:U0\|counter10:DU2\|Q\[0\]" {  } { { "modules.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock_3/modules.v" 81 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Divided_Frequency:U0|counter10:DU2|Q[0] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_clock:U2\|HrCP " "Info: Destination node top_clock:U2\|HrCP" {  } { { "modules.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock_3/modules.v" 105 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { top_clock:U2|HrCP } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Divided_Frequency:U0\|counter10:DU2\|Q\[2\]~6 " "Info: Destination node Divided_Frequency:U0\|counter10:DU2\|Q\[2\]~6" {  } { { "modules.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock_3/modules.v" 81 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Divided_Frequency:U0|counter10:DU2|Q[2]~6 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "modules.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock_3/modules.v" 140 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Divided_Frequency:U0|_10Hz } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "stopwatch:U1\|Equal0  " "Info: Automatically promoted node stopwatch:U1\|Equal0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "top.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock_3/top.v" 123 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { stopwatch:U1|Equal0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "top_clock:U2\|HrCP  " "Info: Automatically promoted node top_clock:U2\|HrCP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "modules.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock_3/modules.v" 105 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { top_clock:U2|HrCP } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FreqcDiv:U5\|_1kHzIn  " "Info: Automatically promoted node FreqcDiv:U5\|_1kHzIn " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Radio:U3\|Selector0~0 " "Info: Destination node Radio:U3\|Selector0~0" {  } { { "top.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock_3/top.v" 17 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Radio:U3|Selector0~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Bell:U4\|ALARM_Clock~15 " "Info: Destination node Bell:U4\|ALARM_Clock~15" {  } { { "top.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock_3/top.v" 47 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Bell:U4|ALARM_Clock~15 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FreqcDiv:U5\|_1kHzIn~2 " "Info: Destination node FreqcDiv:U5\|_1kHzIn~2" {  } { { "clock_3.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock_3/clock_3.v" 52 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { FreqcDiv:U5|_1kHzIn~2 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Divided_Frequency:U0\|counter10:DU0\|Q\[3\] " "Info: Destination node Divided_Frequency:U0\|counter10:DU0\|Q\[3\]" {  } { { "modules.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock_3/modules.v" 81 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Divided_Frequency:U0|counter10:DU0|Q[3] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Divided_Frequency:U0\|counter10:DU0\|Q\[2\] " "Info: Destination node Divided_Frequency:U0\|counter10:DU0\|Q\[2\]" {  } { { "modules.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock_3/modules.v" 81 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Divided_Frequency:U0|counter10:DU0|Q[2] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Divided_Frequency:U0\|counter10:DU0\|Q\[1\] " "Info: Destination node Divided_Frequency:U0\|counter10:DU0\|Q\[1\]" {  } { { "modules.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock_3/modules.v" 81 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Divided_Frequency:U0|counter10:DU0|Q[1] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Divided_Frequency:U0\|counter10:DU1\|Q\[0\] " "Info: Destination node Divided_Frequency:U0\|counter10:DU1\|Q\[0\]" {  } { { "modules.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock_3/modules.v" 81 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Divided_Frequency:U0|counter10:DU1|Q[0] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Divided_Frequency:U0\|counter10:DU1\|Q\[3\] " "Info: Destination node Divided_Frequency:U0\|counter10:DU1\|Q\[3\]" {  } { { "modules.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock_3/modules.v" 81 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Divided_Frequency:U0|counter10:DU1|Q[3] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Divided_Frequency:U0\|counter10:DU1\|Q\[2\] " "Info: Destination node Divided_Frequency:U0\|counter10:DU1\|Q\[2\]" {  } { { "modules.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock_3/modules.v" 81 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Divided_Frequency:U0|counter10:DU1|Q[2] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Divided_Frequency:U0\|counter10:DU1\|Q\[1\] " "Info: Destination node Divided_Frequency:U0\|counter10:DU1\|Q\[1\]" {  } { { "modules.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock_3/modules.v" 81 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Divided_Frequency:U0|counter10:DU1|Q[1] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "clock_3.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock_3/clock_3.v" 52 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { FreqcDiv:U5|_1kHzIn } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nCR~input  " "Info: Automatically promoted node nCR~input " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FreqcDiv:U5\|_1kHzIn " "Info: Destination node FreqcDiv:U5\|_1kHzIn" {  } { { "clock_3.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock_3/clock_3.v" 52 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { FreqcDiv:U5|_1kHzIn } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_clock:U2\|nCRL " "Info: Destination node top_clock:U2\|nCRL" {  } { { "modules.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock_3/modules.v" 104 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { top_clock:U2|nCRL } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stopwatch:U1\|nCW " "Info: Destination node stopwatch:U1\|nCW" {  } { { "top.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock_3/top.v" 118 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { stopwatch:U1|nCW } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_clock:U2\|nCRH " "Info: Destination node top_clock:U2\|nCRH" {  } { { "modules.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock_3/modules.v" 104 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { top_clock:U2|nCRH } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FreqcDiv:U5\|cnt\[0\]~98 " "Info: Destination node FreqcDiv:U5\|cnt\[0\]~98" {  } { { "clock_3.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock_3/clock_3.v" 56 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { FreqcDiv:U5|cnt[0]~98 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "clock_3.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock_3/clock_3.v" 5 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { nCR~input } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_PIN_USES_INTERNAL_GLOBAL" "nCR~input Global Clock " "Info: Pin nCR~input drives global or regional clock Global Clock, but is not placed in a dedicated clock pin position" {  } { { "clock_3.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock_3/clock_3.v" 5 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { nCR~input } "NODE_NAME" } }  } 0 0 "Pin %1!s! drives global or regional clock %2!s!, but is not placed in a dedicated clock pin position" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Bell:U4\|comb~0  " "Info: Automatically promoted node Bell:U4\|comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Bell:U4|comb~0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Bell:U4\|comb~2  " "Info: Automatically promoted node Bell:U4\|comb~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Bell:U4|comb~2 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "top_clock:U2\|nCRH  " "Info: Automatically promoted node top_clock:U2\|nCRH " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "modules.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock_3/modules.v" 104 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { top_clock:U2|nCRH } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "top_clock:U2\|nCRL  " "Info: Automatically promoted node top_clock:U2\|nCRL " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "modules.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock_3/modules.v" 104 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { top_clock:U2|nCRL } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X21_Y20 X30_Y29 " "Info: Peak interconnect usage is 3% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 53 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 53 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "276 " "Info: Peak virtual memory: 276 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 02 01:43:18 2013 " "Info: Processing ended: Sun Jun 02 01:43:18 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Info: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 02 01:43:19 2013 " "Info: Processing started: Sun Jun 02 01:43:19 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off clock_3 -c clock_3 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off clock_3 -c clock_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "213 " "Info: Peak virtual memory: 213 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 02 01:43:22 2013 " "Info: Processing ended: Sun Jun 02 01:43:22 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 02 01:43:23 2013 " "Info: Processing started: Sun Jun 02 01:43:23 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta clock_3 -c clock_3 " "Info: Command: quartus_sta clock_3 -c clock_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "clock_3.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'clock_3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Divided_Frequency:U0\|counter10:DU2\|Q\[3\] Divided_Frequency:U0\|counter10:DU2\|Q\[3\] " "Info: create_clock -period 1.000 -name Divided_Frequency:U0\|counter10:DU2\|Q\[3\] Divided_Frequency:U0\|counter10:DU2\|Q\[3\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FreqcDiv:U5\|_1kHzIn FreqcDiv:U5\|_1kHzIn " "Info: create_clock -period 1.000 -name FreqcDiv:U5\|_1kHzIn FreqcDiv:U5\|_1kHzIn" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clk Clk " "Info: create_clock -period 1.000 -name Clk Clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name AddLKey AddLKey " "Info: create_clock -period 1.000 -name AddLKey AddLKey" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name watchst watchst " "Info: create_clock -period 1.000 -name watchst watchst" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Divided_Frequency:U0\|counter10:DU0\|Q\[0\] Divided_Frequency:U0\|counter10:DU0\|Q\[0\] " "Info: create_clock -period 1.000 -name Divided_Frequency:U0\|counter10:DU0\|Q\[0\] Divided_Frequency:U0\|counter10:DU0\|Q\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] " "Info: create_clock -period 1.000 -name stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U2\|MinCP  from: datab  to: combout " "Info: Cell: U2\|MinCP  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) to Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) to Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "FreqcDiv:U5\|_1kHzIn (Rise) Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) setup and hold " "Critical Warning: From FreqcDiv:U5\|_1kHzIn (Rise) to Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Rise) Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Rise) to Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Fall) Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Fall) to Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) to Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) to Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "FreqcDiv:U5\|_1kHzIn (Rise) Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) setup and hold " "Critical Warning: From FreqcDiv:U5\|_1kHzIn (Rise) to Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Rise) Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Rise) to Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Fall) Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Fall) to Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) FreqcDiv:U5\|_1kHzIn (Rise) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) to FreqcDiv:U5\|_1kHzIn (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) FreqcDiv:U5\|_1kHzIn (Rise) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) to FreqcDiv:U5\|_1kHzIn (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "FreqcDiv:U5\|_1kHzIn (Rise) FreqcDiv:U5\|_1kHzIn (Rise) setup and hold " "Critical Warning: From FreqcDiv:U5\|_1kHzIn (Rise) to FreqcDiv:U5\|_1kHzIn (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "FreqcDiv:U5\|_1kHzIn (Fall) FreqcDiv:U5\|_1kHzIn (Rise) setup and hold " "Critical Warning: From FreqcDiv:U5\|_1kHzIn (Fall) to FreqcDiv:U5\|_1kHzIn (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Clk (Rise) FreqcDiv:U5\|_1kHzIn (Rise) setup and hold " "Critical Warning: From Clk (Rise) to FreqcDiv:U5\|_1kHzIn (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Rise) FreqcDiv:U5\|_1kHzIn (Rise) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Rise) to FreqcDiv:U5\|_1kHzIn (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Fall) FreqcDiv:U5\|_1kHzIn (Rise) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Fall) to FreqcDiv:U5\|_1kHzIn (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "FreqcDiv:U5\|_1kHzIn (Rise) FreqcDiv:U5\|_1kHzIn (Fall) setup and hold " "Critical Warning: From FreqcDiv:U5\|_1kHzIn (Rise) to FreqcDiv:U5\|_1kHzIn (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "FreqcDiv:U5\|_1kHzIn (Fall) FreqcDiv:U5\|_1kHzIn (Fall) setup and hold " "Critical Warning: From FreqcDiv:U5\|_1kHzIn (Fall) to FreqcDiv:U5\|_1kHzIn (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Clk (Rise) FreqcDiv:U5\|_1kHzIn (Fall) setup and hold " "Critical Warning: From Clk (Rise) to FreqcDiv:U5\|_1kHzIn (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "FreqcDiv:U5\|_1kHzIn (Rise) Clk (Rise) setup and hold " "Critical Warning: From FreqcDiv:U5\|_1kHzIn (Rise) to Clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "FreqcDiv:U5\|_1kHzIn (Fall) Clk (Rise) setup and hold " "Critical Warning: From FreqcDiv:U5\|_1kHzIn (Fall) to Clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Clk (Rise) Clk (Rise) setup and hold " "Critical Warning: From Clk (Rise) to Clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "AddLKey (Fall) AddLKey (Fall) setup and hold " "Critical Warning: From AddLKey (Fall) to AddLKey (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Fall) AddLKey (Fall) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Fall) to AddLKey (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "AddLKey (Rise) watchst (Rise) setup and hold " "Critical Warning: From AddLKey (Rise) to watchst (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "AddLKey (Fall) watchst (Rise) setup and hold " "Critical Warning: From AddLKey (Fall) to watchst (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "watchst (Rise) watchst (Rise) setup and hold " "Critical Warning: From watchst (Rise) to watchst (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Rise) watchst (Rise) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Rise) to watchst (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Rise) watchst (Rise) setup and hold " "Critical Warning: From stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Rise) to watchst (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Fall) watchst (Rise) setup and hold " "Critical Warning: From stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Fall) to watchst (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "AddLKey (Rise) Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Rise) setup and hold " "Critical Warning: From AddLKey (Rise) to Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "AddLKey (Fall) Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Rise) setup and hold " "Critical Warning: From AddLKey (Fall) to Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "watchst (Rise) Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Rise) setup and hold " "Critical Warning: From watchst (Rise) to Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Rise) Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Rise) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Rise) to Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Fall) Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Rise) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Fall) to Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Rise) Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Rise) setup and hold " "Critical Warning: From stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Rise) to Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Fall) Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Rise) setup and hold " "Critical Warning: From stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Fall) to Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "AddLKey (Fall) Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Fall) setup and hold " "Critical Warning: From AddLKey (Fall) to Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Rise) Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Fall) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Rise) to Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Fall) Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Fall) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Fall) to Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "AddLKey (Rise) stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Rise) setup and hold " "Critical Warning: From AddLKey (Rise) to stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "AddLKey (Fall) stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Rise) setup and hold " "Critical Warning: From AddLKey (Fall) to stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Rise) stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Rise) setup and hold " "Critical Warning: From stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Rise) to stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Fall) stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Rise) setup and hold " "Critical Warning: From stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Fall) to stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "AddLKey (Rise) stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Fall) setup and hold " "Critical Warning: From AddLKey (Rise) to stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "AddLKey (Fall) stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Fall) setup and hold " "Critical Warning: From AddLKey (Fall) to stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Rise) stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Fall) setup and hold " "Critical Warning: From stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Rise) to stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Fall) stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Fall) setup and hold " "Critical Warning: From stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Fall) to stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.934 " "Info: Worst-case setup slack is -2.934" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.934       -83.398 Clk  " "Info:    -2.934       -83.398 Clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.558       -52.046 Divided_Frequency:U0\|counter10:DU0\|Q\[0\]  " "Info:    -2.558       -52.046 Divided_Frequency:U0\|counter10:DU0\|Q\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.223       -10.622 FreqcDiv:U5\|_1kHzIn  " "Info:    -1.223       -10.622 FreqcDiv:U5\|_1kHzIn " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.187        -5.070 Divided_Frequency:U0\|counter10:DU2\|Q\[3\]  " "Info:    -1.187        -5.070 Divided_Frequency:U0\|counter10:DU2\|Q\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.155        -5.975 watchst  " "Info:    -1.155        -5.975 watchst " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.890        -5.412 AddLKey  " "Info:    -0.890        -5.412 AddLKey " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.799        -3.378 stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\]  " "Info:    -0.799        -3.378 stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.715 " "Info: Worst-case hold slack is -1.715" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.715       -11.146 Divided_Frequency:U0\|counter10:DU0\|Q\[0\]  " "Info:    -1.715       -11.146 Divided_Frequency:U0\|counter10:DU0\|Q\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.577        -8.468 watchst  " "Info:    -1.577        -8.468 watchst " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.311       -10.473 AddLKey  " "Info:    -1.311       -10.473 AddLKey " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.191        -0.489 FreqcDiv:U5\|_1kHzIn  " "Info:    -0.191        -0.489 FreqcDiv:U5\|_1kHzIn " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.101         0.000 Clk  " "Info:     0.101         0.000 Clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358         0.000 stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\]  " "Info:     0.358         0.000 stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.377         0.000 Divided_Frequency:U0\|counter10:DU2\|Q\[3\]  " "Info:     0.377         0.000 Divided_Frequency:U0\|counter10:DU2\|Q\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.490 " "Info: Worst-case recovery slack is -0.490" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.490        -3.770 watchst  " "Info:    -0.490        -3.770 watchst " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.380        -2.890 Divided_Frequency:U0\|counter10:DU0\|Q\[0\]  " "Info:    -0.380        -2.890 Divided_Frequency:U0\|counter10:DU0\|Q\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.396         0.000 stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\]  " "Info:     0.396         0.000 stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.102 " "Info: Worst-case removal slack is -0.102" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.102        -0.816 stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\]  " "Info:    -0.102        -0.816 stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.170         0.000 Divided_Frequency:U0\|counter10:DU0\|Q\[0\]  " "Info:     0.170         0.000 Divided_Frequency:U0\|counter10:DU0\|Q\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.308         0.000 watchst  " "Info:     0.308         0.000 watchst " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_MIN_PULSE_WIDTH_TIMING_NOT_MET" "" "Critical Warning: Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." {  } {  } 1 0 "Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_HAS_DISABLED_SETTINGS" "" "Info: The Metastability Analysis global option is set to OFF." {  } {  } 0 0 "The Metastability Analysis global option is set to OFF." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_IS_EMPTY" "" "Info: No synchronizer chains to report." {  } {  } 0 0 "No synchronizer chains to report." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U2\|MinCP  from: datab  to: combout " "Info: Cell: U2\|MinCP  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) to Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) to Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "FreqcDiv:U5\|_1kHzIn (Rise) Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) setup and hold " "Critical Warning: From FreqcDiv:U5\|_1kHzIn (Rise) to Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Rise) Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Rise) to Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Fall) Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Fall) to Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) to Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) to Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "FreqcDiv:U5\|_1kHzIn (Rise) Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) setup and hold " "Critical Warning: From FreqcDiv:U5\|_1kHzIn (Rise) to Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Rise) Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Rise) to Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Fall) Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Fall) to Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) FreqcDiv:U5\|_1kHzIn (Rise) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) to FreqcDiv:U5\|_1kHzIn (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) FreqcDiv:U5\|_1kHzIn (Rise) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) to FreqcDiv:U5\|_1kHzIn (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "FreqcDiv:U5\|_1kHzIn (Rise) FreqcDiv:U5\|_1kHzIn (Rise) setup and hold " "Critical Warning: From FreqcDiv:U5\|_1kHzIn (Rise) to FreqcDiv:U5\|_1kHzIn (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "FreqcDiv:U5\|_1kHzIn (Fall) FreqcDiv:U5\|_1kHzIn (Rise) setup and hold " "Critical Warning: From FreqcDiv:U5\|_1kHzIn (Fall) to FreqcDiv:U5\|_1kHzIn (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Clk (Rise) FreqcDiv:U5\|_1kHzIn (Rise) setup and hold " "Critical Warning: From Clk (Rise) to FreqcDiv:U5\|_1kHzIn (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Rise) FreqcDiv:U5\|_1kHzIn (Rise) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Rise) to FreqcDiv:U5\|_1kHzIn (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Fall) FreqcDiv:U5\|_1kHzIn (Rise) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Fall) to FreqcDiv:U5\|_1kHzIn (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "FreqcDiv:U5\|_1kHzIn (Rise) FreqcDiv:U5\|_1kHzIn (Fall) setup and hold " "Critical Warning: From FreqcDiv:U5\|_1kHzIn (Rise) to FreqcDiv:U5\|_1kHzIn (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "FreqcDiv:U5\|_1kHzIn (Fall) FreqcDiv:U5\|_1kHzIn (Fall) setup and hold " "Critical Warning: From FreqcDiv:U5\|_1kHzIn (Fall) to FreqcDiv:U5\|_1kHzIn (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Clk (Rise) FreqcDiv:U5\|_1kHzIn (Fall) setup and hold " "Critical Warning: From Clk (Rise) to FreqcDiv:U5\|_1kHzIn (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "FreqcDiv:U5\|_1kHzIn (Rise) Clk (Rise) setup and hold " "Critical Warning: From FreqcDiv:U5\|_1kHzIn (Rise) to Clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "FreqcDiv:U5\|_1kHzIn (Fall) Clk (Rise) setup and hold " "Critical Warning: From FreqcDiv:U5\|_1kHzIn (Fall) to Clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Clk (Rise) Clk (Rise) setup and hold " "Critical Warning: From Clk (Rise) to Clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "AddLKey (Fall) AddLKey (Fall) setup and hold " "Critical Warning: From AddLKey (Fall) to AddLKey (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Fall) AddLKey (Fall) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Fall) to AddLKey (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "AddLKey (Rise) watchst (Rise) setup and hold " "Critical Warning: From AddLKey (Rise) to watchst (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "AddLKey (Fall) watchst (Rise) setup and hold " "Critical Warning: From AddLKey (Fall) to watchst (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "watchst (Rise) watchst (Rise) setup and hold " "Critical Warning: From watchst (Rise) to watchst (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Rise) watchst (Rise) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Rise) to watchst (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Rise) watchst (Rise) setup and hold " "Critical Warning: From stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Rise) to watchst (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Fall) watchst (Rise) setup and hold " "Critical Warning: From stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Fall) to watchst (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "AddLKey (Rise) Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Rise) setup and hold " "Critical Warning: From AddLKey (Rise) to Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "AddLKey (Fall) Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Rise) setup and hold " "Critical Warning: From AddLKey (Fall) to Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "watchst (Rise) Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Rise) setup and hold " "Critical Warning: From watchst (Rise) to Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Rise) Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Rise) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Rise) to Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Fall) Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Rise) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Fall) to Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Rise) Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Rise) setup and hold " "Critical Warning: From stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Rise) to Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Fall) Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Rise) setup and hold " "Critical Warning: From stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Fall) to Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "AddLKey (Fall) Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Fall) setup and hold " "Critical Warning: From AddLKey (Fall) to Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Rise) Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Fall) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Rise) to Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Fall) Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Fall) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Fall) to Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "AddLKey (Rise) stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Rise) setup and hold " "Critical Warning: From AddLKey (Rise) to stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "AddLKey (Fall) stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Rise) setup and hold " "Critical Warning: From AddLKey (Fall) to stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Rise) stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Rise) setup and hold " "Critical Warning: From stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Rise) to stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Fall) stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Rise) setup and hold " "Critical Warning: From stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Fall) to stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "AddLKey (Rise) stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Fall) setup and hold " "Critical Warning: From AddLKey (Rise) to stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "AddLKey (Fall) stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Fall) setup and hold " "Critical Warning: From AddLKey (Fall) to stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Rise) stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Fall) setup and hold " "Critical Warning: From stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Rise) to stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Fall) stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Fall) setup and hold " "Critical Warning: From stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Fall) to stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.529 " "Info: Worst-case setup slack is -2.529" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.529       -71.489 Clk  " "Info:    -2.529       -71.489 Clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.288       -43.593 Divided_Frequency:U0\|counter10:DU0\|Q\[0\]  " "Info:    -2.288       -43.593 Divided_Frequency:U0\|counter10:DU0\|Q\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.973        -8.328 FreqcDiv:U5\|_1kHzIn  " "Info:    -0.973        -8.328 FreqcDiv:U5\|_1kHzIn " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.972        -3.940 Divided_Frequency:U0\|counter10:DU2\|Q\[3\]  " "Info:    -0.972        -3.940 Divided_Frequency:U0\|counter10:DU2\|Q\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.895        -4.257 watchst  " "Info:    -0.895        -4.257 watchst " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.696        -4.141 AddLKey  " "Info:    -0.696        -4.141 AddLKey " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.618        -2.381 stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\]  " "Info:    -0.618        -2.381 stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.572 " "Info: Worst-case hold slack is -1.572" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.572        -9.982 Divided_Frequency:U0\|counter10:DU0\|Q\[0\]  " "Info:    -1.572        -9.982 Divided_Frequency:U0\|counter10:DU0\|Q\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.500        -8.237 watchst  " "Info:    -1.500        -8.237 watchst " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.279       -10.210 AddLKey  " "Info:    -1.279       -10.210 AddLKey " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.154        -0.416 FreqcDiv:U5\|_1kHzIn  " "Info:    -0.154        -0.416 FreqcDiv:U5\|_1kHzIn " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.094         0.000 Clk  " "Info:     0.094         0.000 Clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312         0.000 stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\]  " "Info:     0.312         0.000 stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.328         0.000 Divided_Frequency:U0\|counter10:DU2\|Q\[3\]  " "Info:     0.328         0.000 Divided_Frequency:U0\|counter10:DU2\|Q\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.335 " "Info: Worst-case recovery slack is -0.335" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.335        -2.540 watchst  " "Info:    -0.335        -2.540 watchst " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.292        -2.196 Divided_Frequency:U0\|counter10:DU0\|Q\[0\]  " "Info:    -0.292        -2.196 Divided_Frequency:U0\|counter10:DU0\|Q\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341         0.000 stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\]  " "Info:     0.341         0.000 stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.033 " "Info: Worst-case removal slack is -0.033" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.033        -0.264 stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\]  " "Info:    -0.033        -0.264 stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.175         0.000 Divided_Frequency:U0\|counter10:DU0\|Q\[0\]  " "Info:     0.175         0.000 Divided_Frequency:U0\|counter10:DU0\|Q\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.247         0.000 watchst  " "Info:     0.247         0.000 watchst " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_MIN_PULSE_WIDTH_TIMING_NOT_MET" "" "Critical Warning: Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." {  } {  } 1 0 "Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_HAS_DISABLED_SETTINGS" "" "Info: The Metastability Analysis global option is set to OFF." {  } {  } 0 0 "The Metastability Analysis global option is set to OFF." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_IS_EMPTY" "" "Info: No synchronizer chains to report." {  } {  } 0 0 "No synchronizer chains to report." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U2\|MinCP  from: datab  to: combout " "Info: Cell: U2\|MinCP  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) to Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) to Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "FreqcDiv:U5\|_1kHzIn (Rise) Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) setup and hold " "Critical Warning: From FreqcDiv:U5\|_1kHzIn (Rise) to Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Rise) Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Rise) to Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Fall) Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Fall) to Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) to Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) to Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "FreqcDiv:U5\|_1kHzIn (Rise) Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) setup and hold " "Critical Warning: From FreqcDiv:U5\|_1kHzIn (Rise) to Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Rise) Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Rise) to Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Fall) Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Fall) to Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) FreqcDiv:U5\|_1kHzIn (Rise) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) to FreqcDiv:U5\|_1kHzIn (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) FreqcDiv:U5\|_1kHzIn (Rise) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) to FreqcDiv:U5\|_1kHzIn (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "FreqcDiv:U5\|_1kHzIn (Rise) FreqcDiv:U5\|_1kHzIn (Rise) setup and hold " "Critical Warning: From FreqcDiv:U5\|_1kHzIn (Rise) to FreqcDiv:U5\|_1kHzIn (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "FreqcDiv:U5\|_1kHzIn (Fall) FreqcDiv:U5\|_1kHzIn (Rise) setup and hold " "Critical Warning: From FreqcDiv:U5\|_1kHzIn (Fall) to FreqcDiv:U5\|_1kHzIn (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Clk (Rise) FreqcDiv:U5\|_1kHzIn (Rise) setup and hold " "Critical Warning: From Clk (Rise) to FreqcDiv:U5\|_1kHzIn (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Rise) FreqcDiv:U5\|_1kHzIn (Rise) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Rise) to FreqcDiv:U5\|_1kHzIn (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Fall) FreqcDiv:U5\|_1kHzIn (Rise) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Fall) to FreqcDiv:U5\|_1kHzIn (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "FreqcDiv:U5\|_1kHzIn (Rise) FreqcDiv:U5\|_1kHzIn (Fall) setup and hold " "Critical Warning: From FreqcDiv:U5\|_1kHzIn (Rise) to FreqcDiv:U5\|_1kHzIn (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "FreqcDiv:U5\|_1kHzIn (Fall) FreqcDiv:U5\|_1kHzIn (Fall) setup and hold " "Critical Warning: From FreqcDiv:U5\|_1kHzIn (Fall) to FreqcDiv:U5\|_1kHzIn (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Clk (Rise) FreqcDiv:U5\|_1kHzIn (Fall) setup and hold " "Critical Warning: From Clk (Rise) to FreqcDiv:U5\|_1kHzIn (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "FreqcDiv:U5\|_1kHzIn (Rise) Clk (Rise) setup and hold " "Critical Warning: From FreqcDiv:U5\|_1kHzIn (Rise) to Clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "FreqcDiv:U5\|_1kHzIn (Fall) Clk (Rise) setup and hold " "Critical Warning: From FreqcDiv:U5\|_1kHzIn (Fall) to Clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Clk (Rise) Clk (Rise) setup and hold " "Critical Warning: From Clk (Rise) to Clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "AddLKey (Fall) AddLKey (Fall) setup and hold " "Critical Warning: From AddLKey (Fall) to AddLKey (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Fall) AddLKey (Fall) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Fall) to AddLKey (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "AddLKey (Rise) watchst (Rise) setup and hold " "Critical Warning: From AddLKey (Rise) to watchst (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "AddLKey (Fall) watchst (Rise) setup and hold " "Critical Warning: From AddLKey (Fall) to watchst (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "watchst (Rise) watchst (Rise) setup and hold " "Critical Warning: From watchst (Rise) to watchst (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Rise) watchst (Rise) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Rise) to watchst (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Rise) watchst (Rise) setup and hold " "Critical Warning: From stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Rise) to watchst (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Fall) watchst (Rise) setup and hold " "Critical Warning: From stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Fall) to watchst (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "AddLKey (Rise) Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Rise) setup and hold " "Critical Warning: From AddLKey (Rise) to Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "AddLKey (Fall) Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Rise) setup and hold " "Critical Warning: From AddLKey (Fall) to Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "watchst (Rise) Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Rise) setup and hold " "Critical Warning: From watchst (Rise) to Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Rise) Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Rise) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Rise) to Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Fall) Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Rise) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Fall) to Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Rise) Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Rise) setup and hold " "Critical Warning: From stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Rise) to Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Fall) Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Rise) setup and hold " "Critical Warning: From stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Fall) to Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "AddLKey (Fall) Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Fall) setup and hold " "Critical Warning: From AddLKey (Fall) to Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Rise) Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Fall) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Rise) to Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Fall) Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Fall) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Fall) to Divided_Frequency:U0\|counter10:DU0\|Q\[0\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "AddLKey (Rise) stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Rise) setup and hold " "Critical Warning: From AddLKey (Rise) to stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "AddLKey (Fall) stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Rise) setup and hold " "Critical Warning: From AddLKey (Fall) to stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Rise) stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Rise) setup and hold " "Critical Warning: From stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Rise) to stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Fall) stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Rise) setup and hold " "Critical Warning: From stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Fall) to stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "AddLKey (Rise) stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Fall) setup and hold " "Critical Warning: From AddLKey (Rise) to stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "AddLKey (Fall) stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Fall) setup and hold " "Critical Warning: From AddLKey (Fall) to stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Rise) stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Fall) setup and hold " "Critical Warning: From stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Rise) to stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Fall) stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Fall) setup and hold " "Critical Warning: From stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Fall) to stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.319 " "Info: Worst-case setup slack is -1.319" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.319       -16.450 Divided_Frequency:U0\|counter10:DU0\|Q\[0\]  " "Info:    -1.319       -16.450 Divided_Frequency:U0\|counter10:DU0\|Q\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.255       -31.543 Clk  " "Info:    -1.255       -31.543 Clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.339        -1.491 FreqcDiv:U5\|_1kHzIn  " "Info:    -0.339        -1.491 FreqcDiv:U5\|_1kHzIn " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.215        -0.761 Divided_Frequency:U0\|counter10:DU2\|Q\[3\]  " "Info:    -0.215        -0.761 Divided_Frequency:U0\|counter10:DU2\|Q\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.146        -0.437 watchst  " "Info:    -0.146        -0.437 watchst " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.045        -0.135 AddLKey  " "Info:    -0.045        -0.135 AddLKey " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.011         0.000 stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\]  " "Info:     0.011         0.000 stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.089 " "Info: Worst-case hold slack is -1.089" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.089        -8.695 AddLKey  " "Info:    -1.089        -8.695 AddLKey " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.954        -6.042 Divided_Frequency:U0\|counter10:DU0\|Q\[0\]  " "Info:    -0.954        -6.042 Divided_Frequency:U0\|counter10:DU0\|Q\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.903        -4.620 watchst  " "Info:    -0.903        -4.620 watchst " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.090        -0.207 FreqcDiv:U5\|_1kHzIn  " "Info:    -0.090        -0.207 FreqcDiv:U5\|_1kHzIn " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.031        -0.031 Clk  " "Info:    -0.031        -0.031 Clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187         0.000 stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\]  " "Info:     0.187         0.000 stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.197         0.000 Divided_Frequency:U0\|counter10:DU2\|Q\[3\]  " "Info:     0.197         0.000 Divided_Frequency:U0\|counter10:DU2\|Q\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.433 " "Info: Worst-case recovery slack is -0.433" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.433        -3.384 watchst  " "Info:    -0.433        -3.384 watchst " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.395        -3.080 Divided_Frequency:U0\|counter10:DU0\|Q\[0\]  " "Info:    -0.395        -3.080 Divided_Frequency:U0\|counter10:DU0\|Q\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.475         0.000 stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\]  " "Info:     0.475         0.000 stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.141 " "Info: Worst-case removal slack is 0.141" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.141         0.000 Divided_Frequency:U0\|counter10:DU0\|Q\[0\]  " "Info:     0.141         0.000 Divided_Frequency:U0\|counter10:DU0\|Q\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.192         0.000 watchst  " "Info:     0.192         0.000 watchst " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.225         0.000 stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\]  " "Info:     0.225         0.000 stopwatch:U1\|counter100:UU1\|counter10:UD0\|Q\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_MIN_PULSE_WIDTH_TIMING_NOT_MET" "" "Critical Warning: Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." {  } {  } 1 0 "Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_HAS_DISABLED_SETTINGS" "" "Info: The Metastability Analysis global option is set to OFF." {  } {  } 0 0 "The Metastability Analysis global option is set to OFF." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_IS_EMPTY" "" "Info: No synchronizer chains to report." {  } {  } 0 0 "No synchronizer chains to report." 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 157 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 157 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "227 " "Info: Peak virtual memory: 227 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 02 01:43:27 2013 " "Info: Processing ended: Sun Jun 02 01:43:27 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 218 s " "Info: Quartus II Full Compilation was successful. 0 errors, 218 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
