`timescale 1ns / 1ps
`include "tl_util.svh"
`include "tl_pkg.svh"
/*
Module      : TL_Selector
Timing      : 1 clk sequential logic
Status      : Under Development (Need to consider TileLink)
Description : This module is used to select between two TileLink interfaces.
Status      : Under Development
*/


module tl_selector #(
    parameter int   DataWidth = 32,
    parameter int   AddrWidth = 32,
    parameter int   HBM_ELE_WIDTH = 128,
    parameter int   HBM_SCALE_WIDTH = 128,
    parameter int   HBM_ADDR_WIDTH = 32,
    parameter int   SourceWidth = 4, 
    parameter int   SinkWidth = 4
)(
    input logic clk,
    input logic rst,
    input logic select, // 0: Select device_1, 1: Select device_2
    `TL_DECLARE_DEVICE_PORT (DataWidth, AddrWidth, SourceWidth, SinkWidth, device_1),
    `TL_DECLARE_DEVICE_PORT (DataWidth, AddrWidth, SourceWidth, SinkWidth, device_2),
    `TL_DECLARE_HOST_PORT   (DataWidth, AddrWidth, SourceWidth, SinkWidth, host_out)
);
`ifndef SIMULATION
    logic p1_host_out_a_valid_o;
    `TL_A_STRUCT(DataWidth, AddrWidth, SourceWidth, SinkWidth) p1_host_out_a_o;
    logic p1_host_out_b_ready_o;
    logic p1_host_out_c_valid_o;
    `TL_C_STRUCT(DataWidth, AddrWidth, SourceWidth, SinkWidth) p1_host_out_c_o;
    logic p1_host_out_d_ready_o;
    logic p1_host_out_e_valid_o;
    `TL_E_STRUCT(DataWidth, AddrWidth, SourceWidth, SinkWidth) p1_host_out_e_o;

    assign host_out_a_valid_o = p1_host_out_a_valid_o;
    assign host_out_a_o       = p1_host_out_a_o;
    assign host_out_b_ready_o = p1_host_out_b_ready_o;
    assign host_out_c_valid_o = p1_host_out_c_valid_o;
    assign host_out_c_o       = p1_host_out_c_o;
    assign host_out_d_ready_o = p1_host_out_d_ready_o;
    assign host_out_e_valid_o = p1_host_out_e_valid_o;
    assign host_out_e_o       = p1_host_out_e_o;

    always_ff @(posedge clk or posedge rst) begin
        if (rst) begin
            p1_host_out_a_valid_o <= 1'b0;
            p1_host_out_a_o       <= '0;
            p1_host_out_b_ready_o <= 1'b0;
            p1_host_out_c_valid_o <= 1'b0;
            p1_host_out_c_o       <= '0;
            p1_host_out_d_ready_o <= 1'b0;
            p1_host_out_e_valid_o <= 1'b0;
            p1_host_out_e_o       <= '0;
        end else begin
            // Combinatorial logic for selecting device outputs
            p1_host_out_a_valid_o <= select ? device_2_a_valid_i : device_1_a_valid_i;
            p1_host_out_a_o       <= select ? device_2_a_i : device_1_a_i;
            p1_host_out_b_ready_o <= select ? device_2_b_ready_i : device_1_b_ready_i;
            p1_host_out_c_valid_o <= select ? device_2_c_valid_i : device_1_c_valid_i;
            p1_host_out_c_o       <= select ? device_2_c_i : device_1_c_i;
            p1_host_out_d_ready_o <= select ? device_2_d_ready_i : device_1_d_ready_i;
            p1_host_out_e_valid_o <= select ? device_2_e_valid_i : device_1_e_valid_i;
            p1_host_out_e_o       <= select ? device_2_e_i : device_1_e_i;
        end
    end

    // Input Fill

    logic p1_device_1_a_ready_o;
    logic p1_device_2_a_ready_o;
    logic p1_device_1_b_valid_o;
    logic p1_device_2_b_valid_o;
    `TL_B_STRUCT(DataWidth, AddrWidth, SourceWidth, SinkWidth) p1_device_1_b_o;
    `TL_B_STRUCT(DataWidth, AddrWidth, SourceWidth, SinkWidth) p1_device_2_b_o;
    logic p1_device_1_c_ready_o;
    logic p1_device_2_c_ready_o;
    logic p1_device_1_d_valid_o;
    logic p1_device_2_d_valid_o;
    `TL_D_STRUCT(DataWidth, AddrWidth, SourceWidth, SinkWidth) p1_device_1_d_o;
    `TL_D_STRUCT(DataWidth, AddrWidth, SourceWidth, SinkWidth) p1_device_2_d_o;
    logic p1_device_1_e_ready_o;
    logic p1_device_2_e_ready_o;

    assign device_1_a_ready_o = p1_device_1_a_ready_o;
    assign device_2_a_ready_o = p1_device_2_a_ready_o;
    assign device_1_b_valid_o = p1_device_1_b_valid_o;
    assign device_2_b_valid_o = p1_device_2_b_valid_o;
    assign device_1_b_o       = p1_device_1_b_o;
    assign device_2_b_o       = p1_device_2_b_o;
    assign device_1_c_ready_o = p1_device_1_c_ready_o;
    assign device_2_c_ready_o = p1_device_2_c_ready_o;
    assign device_1_d_valid_o = p1_device_1_d_valid_o;
    assign device_2_d_valid_o = p1_device_2_d_valid_o;
    assign device_1_d_o       = p1_device_1_d_o;
    assign device_2_d_o       = p1_device_2_d_o;
    assign device_1_e_ready_o = p1_device_1_e_ready_o;
    assign device_2_e_ready_o = p1_device_2_e_ready_o;

    always_ff @(posedge clk or posedge rst) begin
        if (rst) begin
            p1_device_1_a_ready_o <= 1'b0;
            p1_device_2_a_ready_o <= 1'b0;
            p1_device_1_b_valid_o <= 1'b0;
            p1_device_2_b_valid_o <= 1'b0;
            p1_device_1_b_o       <= '0;
            p1_device_2_b_o       <= '0;
            p1_device_1_c_ready_o <= 1'b0;
            p1_device_2_c_ready_o <= 1'b0;
            p1_device_1_d_valid_o <= 1'b0;
            p1_device_2_d_valid_o <= 1'b0;
            p1_device_1_d_o       <= '0;
            p1_device_2_d_o       <= '0;
            p1_device_1_e_ready_o <= 1'b0;
            p1_device_2_e_ready_o <= 1'b0;
        end else begin
            // Combinatorial logic for selecting device inputs
            p1_device_1_a_ready_o <= !select && host_out_a_ready_i;
            p1_device_2_a_ready_o <= select  && host_out_a_ready_i;
            p1_device_1_b_valid_o <= !select && host_out_b_valid_i;
            p1_device_2_b_valid_o <= select  && host_out_b_valid_i;
            p1_device_1_b_o       <= !select  ? host_out_b_i : '0;
            p1_device_2_b_o       <= select   ? host_out_b_i : '0;
            p1_device_1_c_ready_o <= !select && host_out_c_ready_i;
            p1_device_2_c_ready_o <= select  && host_out_c_ready_i;
            p1_device_1_d_valid_o <= !select && host_out_d_valid_i;
            p1_device_2_d_valid_o <= select  && host_out_d_valid_i;
            p1_device_1_d_o       <= !select ?  host_out_d_i : '0;
            p1_device_2_d_o       <= select  ?  host_out_d_i : '0;
            p1_device_1_e_ready_o <= !select && host_out_e_ready_i;
            p1_device_2_e_ready_o <= select  && host_out_e_ready_i;
        end
    end
`else

    assign host_out_a_valid_o = select ? device_2_a_valid_i : device_1_a_valid_i;
    assign host_out_a_o       = select ? device_2_a_i : device_1_a_i;
    assign host_out_b_ready_o = select ? device_2_b_ready_i : device_1_b_ready_i;

    assign host_out_c_valid_o = select ? device_2_c_valid_i : device_1_c_valid_i;
    assign host_out_c_o       = select ? device_2_c_i : device_1_c_i;
    assign host_out_d_ready_o = select ? device_2_d_ready_i : device_1_d_ready_i;
    assign host_out_e_valid_o = select ? device_2_e_valid_i : device_1_e_valid_i;
    assign host_out_e_o       = select ? device_2_e_i : device_1_e_i;

    // Input Fill
    assign device_1_a_ready_o = !select && host_out_a_ready_i;
    assign device_2_a_ready_o = select  && host_out_a_ready_i;
    assign device_1_b_valid_o = !select && host_out_b_valid_i;
    assign device_2_b_valid_o = select  && host_out_b_valid_i;
    assign device_1_b_o       = !select  ? host_out_b_i : '0;
    assign device_2_b_o       = select   ? host_out_b_i : '0;
    assign device_1_c_ready_o = !select && host_out_c_ready_i;
    assign device_2_c_ready_o = select  && host_out_c_ready_i;
    assign device_1_d_valid_o = !select && host_out_d_valid_i;
    assign device_2_d_valid_o = select  && host_out_d_valid_i;
    assign device_1_d_o       = !select  ? host_out_d_i : '0;
    assign device_2_d_o       = select   ? host_out_d_i : '0;
    assign device_1_e_ready_o = !select && host_out_e_ready_i;
    assign device_2_e_ready_o = select  && host_out_e_ready_i;



`endif

endmodule