#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Tue Dec 12 16:47:41 2017
# Process ID: 16992
# Current directory: D:/projects/itmo/io_lab2/io_lab2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13056 D:\projects\itmo\io_lab2\io_lab2\io_lab2.xpr
# Log file: D:/projects/itmo/io_lab2/io_lab2/vivado.log
# Journal file: D:/projects/itmo/io_lab2/io_lab2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/projects/itmo/io_lab2/io_lab2/io_lab2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 759.789 ; gain = 86.137
update_compile_order -fileset sources_1
open_bd_design {D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd}
Adding cell -- xilinx.com:ip:microblaze:10.0 - microblaze_core
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_100M
Adding cell -- xilinx.com:ip:axi_timer:2.0 - axi_timer
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_0
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:module_ref:BRAM_Interconnect:1.0 - BRAM_Interconnect_0
Adding cell -- xilinx.com:module_ref:Timer:1.0 - Timer_0
Adding cell -- xilinx.com:module_ref:Timer:1.0 - Timer_1
Adding cell -- xilinx.com:module_ref:Output_Compare:1.0 - Output_Compare_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_bram_ctrl_0/bram_rst_a(rst) and /BRAM_Interconnect_0/rst_i(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_bram_ctrl_0/bram_rst_a(rst) and /Timer_0/rst_i(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_bram_ctrl_0/bram_rst_a(rst) and /Timer_1/rst_i(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_bram_ctrl_0/bram_rst_a(rst) and /Output_Compare_0/rst_i(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_bram_ctrl_0/bram_clk_a(clk) and /BRAM_Interconnect_0/clk_i(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_bram_ctrl_0/bram_clk_a(clk) and /Timer_0/clk_i(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_bram_ctrl_0/bram_clk_a(clk) and /Timer_1/clk_i(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_bram_ctrl_0/bram_clk_a(clk) and /Output_Compare_0/clk_i(undef)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.3 - lmb_bram
Successfully read diagram <uc_system> from BD file <D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 885.738 ; gain = 118.316
create_bd_cell -type module -reference Timer Timer_2
WARNING: [IP_Flow 19-3571] IP 'uc_system_Timer_2_0' is restricted:
* Detected changes to module reference file(s).
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
delete_bd_objs [get_bd_cells Timer_2]
create_bd_cell -type module -reference Timer Timer_2
WARNING: [IP_Flow 19-3571] IP 'uc_system_Timer_2_1' is restricted:
* Detected changes to module reference file(s).
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
delete_bd_objs [get_bd_cells Timer_2]
validate_bd_design
ERROR: [BD 41-1698] Source file(s) change detected for reference-cells in block-design 'uc_system'. 
Please update source file(s) for these cells as per recommendations, if required. After that refresh these reference-cells in this block-design.

List of reference-cells which need to be refreshed are:
 * /Timer_0
	Detected change in top-Hdl file for block-Hdl based cell.
 * /Timer_1
	Detected change in top-Hdl file for block-Hdl based cell.

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
update_module_reference {uc_system_Timer_0_1 uc_system_Timer_1_0 uc_system_Timer_2_0 uc_system_Timer_2_1}
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd'
INFO: [IP_Flow 19-1972] Upgraded uc_system_Timer_0_1 from Timer_v1_0 1.0 to Timer_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_bram_ctrl_0/bram_clk_a(clk) and /Timer_0_upgraded_ipi/clk_i(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_bram_ctrl_0/bram_rst_a(rst) and /Timer_0_upgraded_ipi/rst_i(undef)
INFO: [IP_Flow 19-1972] Upgraded uc_system_Timer_1_0 from Timer_v1_0 1.0 to Timer_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_bram_ctrl_0/bram_clk_a(clk) and /Timer_1_upgraded_ipi/clk_i(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_bram_ctrl_0/bram_rst_a(rst) and /Timer_1_upgraded_ipi/rst_i(undef)
Wrote  : <D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd> 
Wrote  : <D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/ui/bd_9844dd40.ui> 
Upgrading 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd'
validate_bd_design
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
CRITICAL WARNING: [BD 41-1356] Address block </axi_bram_ctrl_0/S_AXI/Mem0> is not mapped into </microblaze_core/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </axi_uartlite_0/S_AXI/Reg> is not mapped into </microblaze_core/Data>. Please use Address Editor to either map or exclude it.
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.0-1] /axi_bram_ctrl_0: PORT /axi_bram_ctrl_0/BRAM_PORTA is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.0-1] /axi_bram_ctrl_0: PORT /axi_bram_ctrl_0/BRAM_PORTA is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
validate_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1155.742 ; gain = 194.277
generate_target Simulation [get_files D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd]
INFO: [BD 41-1662] The design 'uc_system.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-1356] Address block </axi_bram_ctrl_0/S_AXI/Mem0> is not mapped into </microblaze_core/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </axi_uartlite_0/S_AXI/Reg> is not mapped into </microblaze_core/Data>. Please use Address Editor to either map or exclude it.
Wrote  : <D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd> 
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/BRAM_Interconnect_0/addr_bi'(13) to net 'axi_bram_ctrl_0_bram_addr_a'(15) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.v
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BRAM_Interconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Output_Compare_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/s00_mmu .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/m00_couplers/auto_pc .
Exporting to file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system.hwh
Generated Block Design Tcl file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system_bd.tcl
Generated Hardware Definition File D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.hwdef
export_ip_user_files -of_objects [get_files D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd] -no_script -force -quiet
launch_simulation
INFO: [BD 41-1662] The design 'uc_system.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-1356] Address block </axi_bram_ctrl_0/S_AXI/Mem0> is not mapped into </microblaze_core/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </axi_uartlite_0/S_AXI/Reg> is not mapped into </microblaze_core/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/BRAM_Interconnect_0/addr_bi'(13) to net 'axi_bram_ctrl_0_bram_addr_a'(15) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.v
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BRAM_Interconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Output_Compare_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/s00_mmu .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/m00_couplers/auto_pc .
Exporting to file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system.hwh
Generated Block Design Tcl file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system_bd.tcl
Generated Hardware Definition File D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.hwdef
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Simulation'. Expected 'Generated', got 'Stale' for source 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd'
Generating merged BMM file for the design top 'sim_tb'...
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'sim_tb'...
Generating merged BMM file for the design top 'sim_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'sim_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
"xvlog -m64 --relax -prj sim_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/BRAM_Interconnect_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_Interconnect
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Timer_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Output_Compare_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Output_Compare
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_lmb_bram_0/sim/uc_system_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_xbar_1/sim/uc_system_xbar_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_xbar_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_CL8XN8
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1XIA5N0
INFO: [VRFC 10-311] analyzing module microblaze_core_local_memory_imp_1NATDEJ
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1EAWDMW
INFO: [VRFC 10-311] analyzing module uc_system
INFO: [VRFC 10-311] analyzing module uc_system_microblaze_core_axi_periph_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_BRAM_Interconnect_0_0/sim/uc_system_BRAM_Interconnect_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_BRAM_Interconnect_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_0_1/sim/uc_system_Timer_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_1_0/sim/uc_system_Timer_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Output_Compare_0_0/sim/uc_system_Output_Compare_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Output_Compare_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_s00_mmu_0/sim/uc_system_s00_mmu_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_s00_mmu_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_auto_pc_0/sim/uc_system_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj sim_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_microblaze_0_0/sim/uc_system_microblaze_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_microblaze_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_proc_sys_reset_0_0/sim/uc_system_proc_sys_reset_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_proc_sys_reset_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_timer_0_0/sim/uc_system_axi_timer_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_timer_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_gpio_0_0/sim/uc_system_axi_gpio_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_gpio_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_v10_0/sim/uc_system_dlmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_v10_0/sim/uc_system_ilmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_bram_if_cntlr_0/sim/uc_system_dlmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_bram_if_cntlr_0/sim/uc_system_ilmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_bram_ctrl_0_0/sim/uc_system_axi_bram_ctrl_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_bram_ctrl_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_uartlite_0_0/sim/uc_system_axi_uartlite_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_uartlite_0_0
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1231.102 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 206035205e6a4252becb06e547722e01 --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v10_0_3 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_11 -L axi_lite_ipif_v3_0_4 -L lib_pkg_v1_0_2 -L axi_timer_v2_0_15 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_15 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_12 -L blk_mem_gen_v8_3_6 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_13 -L fifo_generator_v13_1_4 -L axi_data_fifo_v2_1_12 -L axi_crossbar_v2_1_14 -L axi_bram_ctrl_v4_0_11 -L lib_srl_fifo_v1_0_2 -L axi_uartlite_v2_0_17 -L axi_mmu_v2_1_11 -L axi_protocol_converter_v2_1_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_behav xil_defaultlib.sim_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port uart_rtl_txd on this module [D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v:47]
ERROR: [VRFC 10-426] cannot find port uart_rtl_rxd on this module [D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v:46]
ERROR: [VRFC 10-2063] Module <uc_system_axi_gpio_0_0> not found while processing module instance <axi_gpio> [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:762]
ERROR: [VRFC 10-2063] Module <uc_system_microblaze_core_axi_periph_0> not found while processing module instance <axi_interconnect> [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:783]
ERROR: [VRFC 10-2063] Module <uc_system_axi_timer_0_0> not found while processing module instance <axi_timer> [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:845]
ERROR: [VRFC 10-2063] Module <uc_system_clk_wiz_0_0> not found while processing module instance <clk_wiz> [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:870]
ERROR: [VRFC 10-2063] Module <uc_system_microblaze_0_0> not found while processing module instance <microblaze_core> [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:875]
ERROR: [VRFC 10-2063] Module <microblaze_core_local_memory_imp_1NATDEJ> not found while processing module instance <microblaze_core_local_memory> [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:928]
ERROR: [VRFC 10-2063] Module <uc_system_proc_sys_reset_0_0> not found while processing module instance <rst_clk_100M> [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:950]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:27 . Memory (MB): peak = 1232.535 ; gain = 37.266
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
generate_target all [get_files  D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd]
INFO: [BD 41-1662] The design 'uc_system.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-1356] Address block </axi_bram_ctrl_0/S_AXI/Mem0> is not mapped into </microblaze_core/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </axi_uartlite_0/S_AXI/Reg> is not mapped into </microblaze_core/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/BRAM_Interconnect_0/addr_bi'(13) to net 'axi_bram_ctrl_0_bram_addr_a'(15) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.v
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BRAM_Interconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Output_Compare_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/s00_mmu .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/ip/uc_system_auto_pc_0/uc_system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/m00_couplers/auto_pc .
Exporting to file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system.hwh
Generated Block Design Tcl file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system_bd.tcl
Generated Hardware Definition File D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.hwdef
catch { config_ip_cache -export [get_ips -all uc_system_xbar_1] }
catch { config_ip_cache -export [get_ips -all uc_system_axi_bram_ctrl_0_0] }
catch { config_ip_cache -export [get_ips -all uc_system_axi_uartlite_0_0] }
catch { config_ip_cache -export [get_ips -all uc_system_s00_mmu_0] }
catch { config_ip_cache -export [get_ips -all uc_system_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd]
launch_runs -jobs 2 {uc_system_xbar_1_synth_1 uc_system_axi_bram_ctrl_0_0_synth_1 uc_system_axi_uartlite_0_0_synth_1 uc_system_BRAM_Interconnect_0_0_synth_1 uc_system_Timer_0_1_synth_1 uc_system_Timer_1_0_synth_1 uc_system_Output_Compare_0_0_synth_1 uc_system_s00_mmu_0_synth_1 uc_system_auto_pc_0_synth_1}
[Tue Dec 12 18:13:56 2017] Launched uc_system_xbar_1_synth_1, uc_system_axi_bram_ctrl_0_0_synth_1, uc_system_axi_uartlite_0_0_synth_1, uc_system_BRAM_Interconnect_0_0_synth_1, uc_system_Timer_0_1_synth_1, uc_system_Timer_1_0_synth_1, uc_system_Output_Compare_0_0_synth_1, uc_system_s00_mmu_0_synth_1, uc_system_auto_pc_0_synth_1...
Run output will be captured here:
uc_system_xbar_1_synth_1: D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/uc_system_xbar_1_synth_1/runme.log
uc_system_axi_bram_ctrl_0_0_synth_1: D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/uc_system_axi_bram_ctrl_0_0_synth_1/runme.log
uc_system_axi_uartlite_0_0_synth_1: D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/uc_system_axi_uartlite_0_0_synth_1/runme.log
uc_system_BRAM_Interconnect_0_0_synth_1: D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/uc_system_BRAM_Interconnect_0_0_synth_1/runme.log
uc_system_Timer_0_1_synth_1: D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/uc_system_Timer_0_1_synth_1/runme.log
uc_system_Timer_1_0_synth_1: D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/uc_system_Timer_1_0_synth_1/runme.log
uc_system_Output_Compare_0_0_synth_1: D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/uc_system_Output_Compare_0_0_synth_1/runme.log
uc_system_s00_mmu_0_synth_1: D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/uc_system_s00_mmu_0_synth_1/runme.log
uc_system_auto_pc_0_synth_1: D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/uc_system_auto_pc_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1276.184 ; gain = 14.898
export_simulation -of_objects [get_files D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd] -directory D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/sim_scripts -ip_user_files_dir D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files -ipstatic_source_dir D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/projects/itmo/io_lab2/io_lab2/io_lab2.cache/compile_simlib/modelsim} {questa=D:/projects/itmo/io_lab2/io_lab2/io_lab2.cache/compile_simlib/questa} {riviera=D:/projects/itmo/io_lab2/io_lab2/io_lab2.cache/compile_simlib/riviera} {activehdl=D:/projects/itmo/io_lab2/io_lab2/io_lab2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
write_hwdef -force  -file D:/projects/itmo/io_lab2/io_lab2/io_lab2.sdk/uc_system_wrapper.hdf
assign_bd_address
</axi_bram_ctrl_0/S_AXI/Mem0> is being mapped into </microblaze_core/Data> at <0xC0000000 [ 8K ]>
</axi_uartlite_0/S_AXI/Reg> is being mapped into </microblaze_core/Data> at <0x40600000 [ 64K ]>
validate_bd_design
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.0-1] /axi_bram_ctrl_0: PORT /axi_bram_ctrl_0/BRAM_PORTA is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.0-1] /axi_bram_ctrl_0: PORT /axi_bram_ctrl_0/BRAM_PORTA is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
validate_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1305.156 ; gain = 16.625
update_module_reference {uc_system_Timer_0_1 uc_system_Timer_1_0}
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd'
INFO: [IP_Flow 19-1972] Upgraded uc_system_Timer_0_1 from Timer_v1_0 1.0 to Timer_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_bram_ctrl_0/bram_clk_a(clk) and /Timer_0_upgraded_ipi/clk_i(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_bram_ctrl_0/bram_rst_a(rst) and /Timer_0_upgraded_ipi/rst_i(undef)
INFO: [IP_Flow 19-1972] Upgraded uc_system_Timer_1_0 from Timer_v1_0 1.0 to Timer_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_bram_ctrl_0/bram_clk_a(clk) and /Timer_1_upgraded_ipi/clk_i(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_bram_ctrl_0/bram_rst_a(rst) and /Timer_1_upgraded_ipi/rst_i(undef)
Wrote  : <D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd> 
update_module_reference uc_system_BRAM_Interconnect_0_0
CRITICAL WARNING: [HDL 9-806] Syntax error near "endmodule". [D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/BRAM_Interconnect_v1_0.v:59]
ERROR: [IP_Flow 19-259] [HDL Parser] Failed analyze operation while parsing HDL.
ERROR: [IP_Flow 19-258] [HDL Parser] Error parsing HDL file 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/BRAM_Interconnect_v1_0.v'.
ERROR: [IP_Flow 19-4668] Failed to infer definition from module 'BRAM_Interconnect'.
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1429.953 ; gain = 0.000
ERROR: [Common 17-39] 'update_module_reference' failed due to earlier errors.
update_module_reference uc_system_BRAM_Interconnect_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd'
INFO: [IP_Flow 19-1972] Upgraded uc_system_BRAM_Interconnect_0_0 from BRAM_Interconnect_v1_0 1.0 to BRAM_Interconnect_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_bram_ctrl_0/bram_clk_a(clk) and /BRAM_Interconnect_0_upgraded_ipi/clk_i(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_bram_ctrl_0/bram_rst_a(rst) and /BRAM_Interconnect_0_upgraded_ipi/rst_i(undef)
Wrote  : <D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd> 
Wrote  : <D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/ui/bd_9844dd40.ui> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1429.953 ; gain = 0.000
update_module_reference {uc_system_Timer_0_1 uc_system_Timer_1_0}
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd'
INFO: [IP_Flow 19-1972] Upgraded uc_system_Timer_0_1 from Timer_v1_0 1.0 to Timer_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_bram_ctrl_0/bram_clk_a(clk) and /Timer_0_upgraded_ipi/clk_i(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_bram_ctrl_0/bram_rst_a(rst) and /Timer_0_upgraded_ipi/rst_i(undef)
INFO: [IP_Flow 19-1972] Upgraded uc_system_Timer_1_0 from Timer_v1_0 1.0 to Timer_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_bram_ctrl_0/bram_clk_a(clk) and /Timer_1_upgraded_ipi/clk_i(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_bram_ctrl_0/bram_rst_a(rst) and /Timer_1_upgraded_ipi/rst_i(undef)
Wrote  : <D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd> 
Wrote  : <D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/ui/bd_9844dd40.ui> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1429.953 ; gain = 0.000
update_module_reference uc_system_BRAM_Interconnect_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd'
INFO: [IP_Flow 19-1972] Upgraded uc_system_BRAM_Interconnect_0_0 from BRAM_Interconnect_v1_0 1.0 to BRAM_Interconnect_v1_0 1.0
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'rddara_bo'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'rddata_bo'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'uc_system_BRAM_Interconnect_0_0'. These changes may impact your design.
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_bram_ctrl_0/bram_clk_a(clk) and /BRAM_Interconnect_0_upgraded_ipi/clk_i(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_bram_ctrl_0/bram_rst_a(rst) and /BRAM_Interconnect_0_upgraded_ipi/rst_i(undef)
CRITICAL WARNING: [BD 41-1167] The pin 'rddara_bo' is not found on the upgraded version of the cell '/BRAM_Interconnect_0'. Its connection to the net 'BRAM_Interconnect_0_rddara_bo' has been removed.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'uc_system_BRAM_Interconnect_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
WARNING: [BD 41-597] NET <BRAM_Interconnect_0_rddara_bo> has no source
Wrote  : <D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd> 
Wrote  : <D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/ui/bd_9844dd40.ui> 
connect_bd_net [get_bd_pins BRAM_Interconnect_0/rddata_bo] [get_bd_pins axi_bram_ctrl_0/bram_rddata_a]
save_bd_design
Wrote  : <D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd> 
Wrote  : <D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/ui/bd_9844dd40.ui> 
validate_bd_design
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.0-1] /axi_bram_ctrl_0: PORT /axi_bram_ctrl_0/BRAM_PORTA is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.0-1] /axi_bram_ctrl_0: PORT /axi_bram_ctrl_0/BRAM_PORTA is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
validate_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1437.563 ; gain = 2.793
update_module_reference uc_system_BRAM_Interconnect_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd'
INFO: [IP_Flow 19-1972] Upgraded uc_system_BRAM_Interconnect_0_0 from BRAM_Interconnect_v1_0 1.0 to BRAM_Interconnect_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_bram_ctrl_0/bram_clk_a(clk) and /BRAM_Interconnect_0_upgraded_ipi/clk_i(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_bram_ctrl_0/bram_rst_a(rst) and /BRAM_Interconnect_0_upgraded_ipi/rst_i(undef)
Wrote  : <D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd> 
update_module_reference: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1453.363 ; gain = 15.590
validate_bd_design
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.0-1] /axi_bram_ctrl_0: PORT /axi_bram_ctrl_0/BRAM_PORTA is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.0-1] /axi_bram_ctrl_0: PORT /axi_bram_ctrl_0/BRAM_PORTA is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
validate_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1453.363 ; gain = 0.000
update_module_reference uc_system_BRAM_Interconnect_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd'
INFO: [IP_Flow 19-1972] Upgraded uc_system_BRAM_Interconnect_0_0 from BRAM_Interconnect_v1_0 1.0 to BRAM_Interconnect_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_bram_ctrl_0/bram_clk_a(clk) and /BRAM_Interconnect_0_upgraded_ipi/clk_i(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_bram_ctrl_0/bram_rst_a(rst) and /BRAM_Interconnect_0_upgraded_ipi/rst_i(undef)
Wrote  : <D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd> 
update_module_reference: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1453.363 ; gain = 0.000
update_module_reference uc_system_BRAM_Interconnect_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd'
INFO: [IP_Flow 19-1972] Upgraded uc_system_BRAM_Interconnect_0_0 from BRAM_Interconnect_v1_0 1.0 to BRAM_Interconnect_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_bram_ctrl_0/bram_clk_a(clk) and /BRAM_Interconnect_0_upgraded_ipi/clk_i(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_bram_ctrl_0/bram_rst_a(rst) and /BRAM_Interconnect_0_upgraded_ipi/rst_i(undef)
Wrote  : <D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd> 
startgroup
set_property -dict [list CONFIG.addr1_1 {12} CONFIG.addr2_0 {12} CONFIG.addr2_1 {24} CONFIG.addr3_0 {24} CONFIG.addr3_1 {32}] [get_bd_cells BRAM_Interconnect_0]
endgroup
startgroup
set_property -dict [list CONFIG.ADDRESS {12}] [get_bd_cells Timer_1]
endgroup
save_bd_design
Wrote  : <D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd> 
generate_target all [get_files  D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd]
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.0-1] /axi_bram_ctrl_0: PORT /axi_bram_ctrl_0/BRAM_PORTA is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.0-1] /axi_bram_ctrl_0: PORT /axi_bram_ctrl_0/BRAM_PORTA is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
Wrote  : <D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd> 
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.v
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BRAM_Interconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Output_Compare_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/ip/uc_system_auto_pc_0/uc_system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/m00_couplers/auto_pc .
Exporting to file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system.hwh
Generated Block Design Tcl file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system_bd.tcl
Generated Hardware Definition File D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.hwdef
generate_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1488.344 ; gain = 21.793
catch { config_ip_cache -export [get_ips -all uc_system_xbar_1] }
catch { config_ip_cache -export [get_ips -all uc_system_axi_bram_ctrl_0_0] }
catch { config_ip_cache -export [get_ips -all uc_system_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd]
launch_runs -jobs 2 {uc_system_xbar_1_synth_1 uc_system_axi_bram_ctrl_0_0_synth_1 uc_system_BRAM_Interconnect_0_0_synth_1 uc_system_Timer_0_1_synth_1 uc_system_Timer_1_0_synth_1 uc_system_auto_pc_0_synth_1}
[Tue Dec 12 19:02:20 2017] Launched uc_system_xbar_1_synth_1, uc_system_axi_bram_ctrl_0_0_synth_1, uc_system_BRAM_Interconnect_0_0_synth_1, uc_system_Timer_0_1_synth_1, uc_system_Timer_1_0_synth_1, uc_system_auto_pc_0_synth_1...
Run output will be captured here:
uc_system_xbar_1_synth_1: D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/uc_system_xbar_1_synth_1/runme.log
uc_system_axi_bram_ctrl_0_0_synth_1: D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/uc_system_axi_bram_ctrl_0_0_synth_1/runme.log
uc_system_BRAM_Interconnect_0_0_synth_1: D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/uc_system_BRAM_Interconnect_0_0_synth_1/runme.log
uc_system_Timer_0_1_synth_1: D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/uc_system_Timer_0_1_synth_1/runme.log
uc_system_Timer_1_0_synth_1: D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/uc_system_Timer_1_0_synth_1/runme.log
uc_system_auto_pc_0_synth_1: D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/uc_system_auto_pc_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1499.117 ; gain = 10.332
export_simulation -of_objects [get_files D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd] -directory D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/sim_scripts -ip_user_files_dir D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files -ipstatic_source_dir D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/projects/itmo/io_lab2/io_lab2/io_lab2.cache/compile_simlib/modelsim} {questa=D:/projects/itmo/io_lab2/io_lab2/io_lab2.cache/compile_simlib/questa} {riviera=D:/projects/itmo/io_lab2/io_lab2/io_lab2.cache/compile_simlib/riviera} {activehdl=D:/projects/itmo/io_lab2/io_lab2/io_lab2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
write_hwdef -force  -file D:/projects/itmo/io_lab2/io_lab2/io_lab2.sdk/uc_system_wrapper.hdf
launch_sdk -workspace D:/projects/itmo/io_lab2/io_lab2/io_lab2.sdk -hwspec D:/projects/itmo/io_lab2/io_lab2/io_lab2.sdk/uc_system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/projects/itmo/io_lab2/io_lab2/io_lab2.sdk -hwspec D:/projects/itmo/io_lab2/io_lab2/io_lab2.sdk/uc_system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_simulation
Generating merged BMM file for the design top 'sim_tb'...
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'sim_tb'...
Generating merged BMM file for the design top 'sim_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'sim_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
"xvlog -m64 --relax -prj sim_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/BRAM_Interconnect_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_Interconnect
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Timer_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Output_Compare_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Output_Compare
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_lmb_bram_0/sim/uc_system_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_xbar_1/sim/uc_system_xbar_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_xbar_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_CL8XN8
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1XIA5N0
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_OXA1LX
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_13GJAIL
INFO: [VRFC 10-311] analyzing module microblaze_core_local_memory_imp_1NATDEJ
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1EAWDMW
INFO: [VRFC 10-311] analyzing module uc_system
INFO: [VRFC 10-311] analyzing module uc_system_microblaze_core_axi_periph_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_BRAM_Interconnect_0_0/sim/uc_system_BRAM_Interconnect_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_BRAM_Interconnect_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_0_1/sim/uc_system_Timer_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_1_0/sim/uc_system_Timer_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Output_Compare_0_0/sim/uc_system_Output_Compare_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Output_Compare_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_auto_pc_0/sim/uc_system_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj sim_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_microblaze_0_0/sim/uc_system_microblaze_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_microblaze_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_proc_sys_reset_0_0/sim/uc_system_proc_sys_reset_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_proc_sys_reset_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_timer_0_0/sim/uc_system_axi_timer_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_timer_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_gpio_0_0/sim/uc_system_axi_gpio_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_gpio_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_v10_0/sim/uc_system_dlmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_v10_0/sim/uc_system_ilmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_bram_if_cntlr_0/sim/uc_system_dlmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_bram_if_cntlr_0/sim/uc_system_ilmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_bram_ctrl_0_0/sim/uc_system_axi_bram_ctrl_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_bram_ctrl_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_uartlite_0_0/sim/uc_system_axi_uartlite_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_uartlite_0_0
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1503.965 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 206035205e6a4252becb06e547722e01 --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v10_0_3 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_11 -L axi_lite_ipif_v3_0_4 -L lib_pkg_v1_0_2 -L axi_timer_v2_0_15 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_15 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_12 -L blk_mem_gen_v8_3_6 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_13 -L fifo_generator_v13_1_4 -L axi_data_fifo_v2_1_12 -L axi_crossbar_v2_1_14 -L axi_bram_ctrl_v4_0_11 -L lib_srl_fifo_v1_0_2 -L axi_uartlite_v2_0_17 -L axi_protocol_converter_v2_1_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_behav xil_defaultlib.sim_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 12 for port m_axi_arprot [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:2373]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 12 for port m_axi_awprot [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:2377]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package axi_bram_ctrl_v4_0_11.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package axi_timer_v2_0_15.tc_types
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package microblaze_v10_0_3.microblaze_types
Compiling package microblaze_v10_0_3.microblaze_isa
Compiling package microblaze_v10_0_3.mmu_types
Compiling package lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_funcs
Compiling module xil_defaultlib.BRAM_Interconnect(addr1_1=12,add...
Compiling module xil_defaultlib.uc_system_BRAM_Interconnect_0_0
Compiling module xil_defaultlib.Output_Compare
Compiling module xil_defaultlib.uc_system_Output_Compare_0_0
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.uc_system_Timer_0_1
Compiling module xil_defaultlib.Timer(ADDRESS=12)
Compiling module xil_defaultlib.uc_system_Timer_1_0
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.wrap_brst [\wrap_brst(c_axi_addr_width=13,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_0_11.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.wr_chnl [\wr_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.rd_chnl [\rd_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.full_axi [\full_axi(c_s_axi_addr_width=13,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=20...]
Compiling architecture uc_system_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.uc_system_axi_bram_ctrl_0_0 [uc_system_axi_bram_ctrl_0_0_defa...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_single_bit=0,c_vecto...]
Compiling architecture imp of entity axi_gpio_v2_0_15.GPIO_Core [\GPIO_Core(c_aw=9,c_gpio_width=1...]
Compiling architecture imp of entity axi_gpio_v2_0_15.axi_gpio [\axi_gpio(c_family="artix7",c_gp...]
Compiling architecture uc_system_axi_gpio_0_0_arch of entity xil_defaultlib.uc_system_axi_gpio_0_0 [uc_system_axi_gpio_0_0_default]
Compiling module axi_protocol_converter_v2_1_13.axi_protocol_converter_v2_1_13_a...
Compiling module xil_defaultlib.uc_system_auto_pc_0
Compiling module xil_defaultlib.m00_couplers_imp_CL8XN8
Compiling module xil_defaultlib.m01_couplers_imp_1XIA5N0
Compiling module xil_defaultlib.m02_couplers_imp_OXA1LX
Compiling module xil_defaultlib.m03_couplers_imp_13GJAIL
Compiling module xil_defaultlib.s00_couplers_imp_1EAWDMW
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_addr_decode...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_splitter(C_...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_splitter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_register_slice_v2_1_13.axi_register_slice_v2_1_13_axic_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_decerr_slav...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_crossbar_sa...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_axi_crossba...
Compiling module xil_defaultlib.uc_system_xbar_1
Compiling module xil_defaultlib.uc_system_microblaze_core_axi_pe...
Compiling architecture imp of entity axi_timer_v2_0_15.mux_onehot_f [\mux_onehot_f(c_nb=6,c_family="a...]
Compiling architecture imp of entity axi_timer_v2_0_15.counter_f [\counter_f(c_num_bits=32,c_famil...]
Compiling architecture imp of entity axi_timer_v2_0_15.count_module [\count_module(c_family="artix7")...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111001010")(0...]
Compiling architecture fdrse_v of entity unisim.FDRSE [fdrse_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_mtbf_stages=4)\]
Compiling architecture imp of entity axi_timer_v2_0_15.timer_control [\timer_control(c_ard_num_ce_arra...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture fdrs_v of entity unisim.FDRS [fdrs_default]
Compiling architecture imp of entity axi_timer_v2_0_15.tc_core [\tc_core(c_family="artix7",c_ard...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=5,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture imp of entity axi_timer_v2_0_15.axi_timer [\axi_timer(c_family="artix7")(1,...]
Compiling architecture uc_system_axi_timer_0_0_arch of entity xil_defaultlib.uc_system_axi_timer_0_0 [uc_system_axi_timer_0_0_default]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.baudrate [\baudrate(c_ratio=651)\]
Compiling architecture behavioral of entity axi_uartlite_v2_0_17.dynshreg_i_f [\dynshreg_i_f(c_depth=16,c_famil...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_family=...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_rx [\uartlite_rx(c_family="artix7")(...]
Compiling architecture behavioral of entity axi_uartlite_v2_0_17.dynshreg_i_f [\dynshreg_i_f(c_depth=16,c_init_...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_tx [\uartlite_tx(c_family="artix7")(...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_core [\uartlite_core(c_family="artix7"...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=4,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.axi_uartlite [\axi_uartlite(c_family="artix7")...]
Compiling architecture uc_system_axi_uartlite_0_0_arch of entity xil_defaultlib.uc_system_axi_uartlite_0_0 [uc_system_axi_uartlite_0_0_defau...]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.uc_system_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.uc_system_clk_wiz_0_0
Compiling architecture imp of entity microblaze_v10_0_3.DAXI_interface [\DAXI_interface(c_data_size=32,c...]
Compiling architecture and2b1l_v of entity unisim.AND2B1L [and2b1l_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_AND2B1L [\MB_AND2B1L(c_target=artix7)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0011111111111111")...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000000011011")...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(15,0)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000001100100")...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0010010000000000")...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_bit [\mb_sync_bit(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_vec [\mb_sync_vec(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_bit [\mb_sync_bit(c_levels=1)\]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_vec [\mb_sync_vec(c_width=10)\]
Compiling architecture srlc16e_v of entity unisim.SRLC16E [\SRLC16E(0,15)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRLC16E [\MB_SRLC16E(c_target=artix7,c_us...]
Compiling architecture imp of entity microblaze_v10_0_3.address_hit [\address_hit(c_target=artix7,c_f...]
Compiling architecture imp of entity microblaze_v10_0_3.Debug [\Debug(c_data_size=32,c_instr_si...]
Compiling architecture imp of entity microblaze_v10_0_3.interrupt_mode_converter [\interrupt_mode_converter(c_edge...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDRE [\MB_FDRE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXCY_XORCY [\MB_MUXCY_XORCY(c_target=artix7)...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXF7 [\MB_MUXF7(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDR [\MB_FDR(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.PC_Module_gti [\PC_Module_gti(c_data_size=32,c_...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fds_v of entity unisim.FDS [fds_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDS [\MB_FDS(c_target=artix7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture imp of entity microblaze_v10_0_3.PreFetch_Buffer_gti [\PreFetch_Buffer_gti(c_data_size...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXCY [\MB_MUXCY(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.carry_and [\carry_and(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.jump_logic [\jump_logic(c_instr_size=32,c_ta...]
Compiling architecture imp of entity microblaze_v10_0_3.carry_or [\carry_or(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.Decode_gti [\Decode_gti(c_data_size=32,c_ins...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000001111111100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture ram32m_v of entity unisim.RAM32M [ram32m_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_RAM32M [\MB_RAM32M(c_target=artix7,c_use...]
Compiling architecture imp of entity microblaze_v10_0_3.Register_File_gti [\Register_File_gti(c_data_size=3...]
Compiling architecture imp of entity microblaze_v10_0_3.Operand_Select_gti [\Operand_Select_gti(c_data_size=...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="011000000111101010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v10_0_3.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100000011110101010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101000001010")(0...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT4 [\MB_LUT4(c_target=artix7,init="1...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MULT_AND [\MB_MULT_AND(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture imp of entity microblaze_v10_0_3.ALU [\ALU(c_data_size=32,c_allow_lut6...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.Shift_Logic_Module_gti [\Shift_Logic_Module_gti(c_data_s...]
Compiling architecture imp of entity microblaze_v10_0_3.mul_unit [\mul_unit(c_data_size=32,c_targe...]
Compiling architecture imp of entity microblaze_v10_0_3.Barrel_Shifter_gti [\Barrel_Shifter_gti(c_data_size=...]
Compiling architecture imp of entity microblaze_v10_0_3.WB_Mux_Bit [\WB_Mux_Bit(c_target=artix7,c_lu...]
Compiling architecture imp of entity microblaze_v10_0_3.WB_Mux [\WB_Mux(c_data_size=32,c_daddr_s...]
Compiling architecture imp of entity microblaze_v10_0_3.Zero_Detect_gti [\Zero_Detect_gti(c_data_size=32,...]
Compiling architecture imp of entity microblaze_v10_0_3.Byte_Doublet_Handle_gti [\Byte_Doublet_Handle_gti(c_data_...]
Compiling architecture imp of entity microblaze_v10_0_3.Data_Flow_Logic [\Data_Flow_Logic(c_data_size=32,...]
Compiling architecture msr_reg of entity microblaze_v10_0_3.msr_reg_gti [\msr_reg_gti(c_data_size=32,c_ta...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111110000000011...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v10_0_3.mux_bus [\mux_bus(c_target=artix7,c_allow...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="100101101001011010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDE [\MB_FDE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.exception_registers_gti [\exception_registers_gti(c_data_...]
Compiling architecture imp of entity microblaze_v10_0_3.Fpu [\Fpu(c_data_size=32,c_target=art...]
Compiling architecture imp of entity microblaze_v10_0_3.PVR [\PVR(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v10_0_3.Data_Flow_gti [\Data_Flow_gti(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v10_0_3.read_data_mux [\read_data_mux(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v10_0_3.instr_mux [\instr_mux(c_instr_size=32,c_tar...]
Compiling architecture imp of entity microblaze_v10_0_3.MMU [\MMU(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze_GTi [\MicroBlaze_GTi(c_num_sync_ff_cl...]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_bit [mb_sync_bit_default]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze_Core [\MicroBlaze_Core(c_freq=10000000...]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze [\MicroBlaze(c_freq=100000000,c_e...]
Compiling architecture uc_system_microblaze_0_0_arch of entity xil_defaultlib.uc_system_microblaze_0_0 [uc_system_microblaze_0_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_mux [\lmb_mux(c_baseaddr="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture uc_system_dlmb_bram_if_cntlr_0_arch of entity xil_defaultlib.uc_system_dlmb_bram_if_cntlr_0 [uc_system_dlmb_bram_if_cntlr_0_d...]
Compiling architecture imp of entity lmb_v10_v3_0_9.lmb_v10 [\lmb_v10(c_lmb_num_slaves=1)\]
Compiling architecture uc_system_dlmb_v10_0_arch of entity xil_defaultlib.uc_system_dlmb_v10_0 [uc_system_dlmb_v10_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_mux [\lmb_mux(c_baseaddr="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture uc_system_ilmb_bram_if_cntlr_0_arch of entity xil_defaultlib.uc_system_ilmb_bram_if_cntlr_0 [uc_system_ilmb_bram_if_cntlr_0_d...]
Compiling architecture uc_system_ilmb_v10_0_arch of entity xil_defaultlib.uc_system_ilmb_v10_0 [uc_system_ilmb_v10_0_default]
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="art...
Compiling module xil_defaultlib.uc_system_lmb_bram_0
Compiling module xil_defaultlib.microblaze_core_local_memory_imp...
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.proc_sys_reset [\proc_sys_reset(c_family="artix7...]
Compiling architecture uc_system_proc_sys_reset_0_0_arch of entity xil_defaultlib.uc_system_proc_sys_reset_0_0 [uc_system_proc_sys_reset_0_0_def...]
Compiling module xil_defaultlib.uc_system
Compiling module xil_defaultlib.uc_system_wrapper
Compiling module xil_defaultlib.sim_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/xsim.dir/sim_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/xsim.dir/sim_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Dec 12 19:09:48 2017. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Dec 12 19:09:48 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:33 . Memory (MB): peak = 1503.965 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '34' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_tb_behav -key {Behavioral:sim_1:Functional:sim_tb} -tclbatch {sim_tb.tcl} -view {D:/projects/itmo/io_lab2/io_lab2/sim_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
open_wave_config D:/projects/itmo/io_lab2/io_lab2/sim_tb_behav.wcfg
source sim_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module sim_tb.uc.uc_system_i.microblaze_core_local_memory.lmb_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:44 . Memory (MB): peak = 1510.313 ; gain = 6.348
run 15 us
open_bd_design {D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd}
update_module_reference {uc_system_Timer_0_1 uc_system_Timer_1_0}
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/uc_system_Timer_0_1_synth_1

WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/uc_system_Timer_1_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded uc_system_Timer_0_1 from Timer_v1_0 1.0 to Timer_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_bram_ctrl_0/bram_clk_a(clk) and /Timer_0_upgraded_ipi/clk_i(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_bram_ctrl_0/bram_rst_a(rst) and /Timer_0_upgraded_ipi/rst_i(undef)
INFO: [IP_Flow 19-1972] Upgraded uc_system_Timer_1_0 from Timer_v1_0 1.0 to Timer_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_bram_ctrl_0/bram_clk_a(clk) and /Timer_1_upgraded_ipi/clk_i(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_bram_ctrl_0/bram_rst_a(rst) and /Timer_1_upgraded_ipi/rst_i(undef)
Wrote  : <D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd> 
Wrote  : <D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/ui/bd_9844dd40.ui> 
close_sim
INFO: [Simtcl 6-16] Simulation closed
generate_target Simulation [get_files D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd]
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.0-1] /axi_bram_ctrl_0: PORT /axi_bram_ctrl_0/BRAM_PORTA is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.0-1] /axi_bram_ctrl_0: PORT /axi_bram_ctrl_0/BRAM_PORTA is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
Wrote  : <D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd> 
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.v
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BRAM_Interconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Output_Compare_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/m00_couplers/auto_pc .
Exporting to file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system.hwh
Generated Block Design Tcl file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system_bd.tcl
Generated Hardware Definition File D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.hwdef
generate_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1538.680 ; gain = 23.414
export_ip_user_files -of_objects [get_files D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd] -no_script -force -quiet
launch_simulation
INFO: [BD 41-1662] The design 'uc_system.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.v
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BRAM_Interconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Output_Compare_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/m00_couplers/auto_pc .
Exporting to file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system.hwh
Generated Block Design Tcl file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system_bd.tcl
Generated Hardware Definition File D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.hwdef
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Simulation'. Expected 'Generated', got 'Stale' for source 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd'
Generating merged BMM file for the design top 'sim_tb'...
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'sim_tb'...
Generating merged BMM file for the design top 'sim_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'sim_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
"xvlog -m64 --relax -prj sim_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/BRAM_Interconnect_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_Interconnect
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Timer_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Output_Compare_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Output_Compare
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_lmb_bram_0/sim/uc_system_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_xbar_1/sim/uc_system_xbar_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_xbar_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_CL8XN8
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1XIA5N0
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_OXA1LX
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_13GJAIL
INFO: [VRFC 10-311] analyzing module microblaze_core_local_memory_imp_1NATDEJ
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1EAWDMW
INFO: [VRFC 10-311] analyzing module uc_system
INFO: [VRFC 10-311] analyzing module uc_system_microblaze_core_axi_periph_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_BRAM_Interconnect_0_0/sim/uc_system_BRAM_Interconnect_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_BRAM_Interconnect_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_0_1/sim/uc_system_Timer_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_1_0/sim/uc_system_Timer_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Output_Compare_0_0/sim/uc_system_Output_Compare_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Output_Compare_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_auto_pc_0/sim/uc_system_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj sim_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_microblaze_0_0/sim/uc_system_microblaze_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_microblaze_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_proc_sys_reset_0_0/sim/uc_system_proc_sys_reset_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_proc_sys_reset_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_timer_0_0/sim/uc_system_axi_timer_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_timer_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_gpio_0_0/sim/uc_system_axi_gpio_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_gpio_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_v10_0/sim/uc_system_dlmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_v10_0/sim/uc_system_ilmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_bram_if_cntlr_0/sim/uc_system_dlmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_bram_if_cntlr_0/sim/uc_system_ilmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_bram_ctrl_0_0/sim/uc_system_axi_bram_ctrl_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_bram_ctrl_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_uartlite_0_0/sim/uc_system_axi_uartlite_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_uartlite_0_0
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 206035205e6a4252becb06e547722e01 --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v10_0_3 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_11 -L axi_lite_ipif_v3_0_4 -L lib_pkg_v1_0_2 -L axi_timer_v2_0_15 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_15 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_12 -L blk_mem_gen_v8_3_6 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_13 -L fifo_generator_v13_1_4 -L axi_data_fifo_v2_1_12 -L axi_crossbar_v2_1_14 -L axi_bram_ctrl_v4_0_11 -L lib_srl_fifo_v1_0_2 -L axi_uartlite_v2_0_17 -L axi_protocol_converter_v2_1_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_behav xil_defaultlib.sim_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 12 for port m_axi_arprot [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:2373]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 12 for port m_axi_awprot [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:2377]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package axi_bram_ctrl_v4_0_11.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package axi_timer_v2_0_15.tc_types
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package microblaze_v10_0_3.microblaze_types
Compiling package microblaze_v10_0_3.microblaze_isa
Compiling package microblaze_v10_0_3.mmu_types
Compiling package lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_funcs
Compiling module xil_defaultlib.BRAM_Interconnect(addr1_1=12,add...
Compiling module xil_defaultlib.uc_system_BRAM_Interconnect_0_0
Compiling module xil_defaultlib.Output_Compare
Compiling module xil_defaultlib.uc_system_Output_Compare_0_0
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.uc_system_Timer_0_1
Compiling module xil_defaultlib.Timer(ADDRESS=12)
Compiling module xil_defaultlib.uc_system_Timer_1_0
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.wrap_brst [\wrap_brst(c_axi_addr_width=13,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_0_11.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.wr_chnl [\wr_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.rd_chnl [\rd_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.full_axi [\full_axi(c_s_axi_addr_width=13,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=20...]
Compiling architecture uc_system_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.uc_system_axi_bram_ctrl_0_0 [uc_system_axi_bram_ctrl_0_0_defa...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_single_bit=0,c_vecto...]
Compiling architecture imp of entity axi_gpio_v2_0_15.GPIO_Core [\GPIO_Core(c_aw=9,c_gpio_width=1...]
Compiling architecture imp of entity axi_gpio_v2_0_15.axi_gpio [\axi_gpio(c_family="artix7",c_gp...]
Compiling architecture uc_system_axi_gpio_0_0_arch of entity xil_defaultlib.uc_system_axi_gpio_0_0 [uc_system_axi_gpio_0_0_default]
Compiling module axi_protocol_converter_v2_1_13.axi_protocol_converter_v2_1_13_a...
Compiling module xil_defaultlib.uc_system_auto_pc_0
Compiling module xil_defaultlib.m00_couplers_imp_CL8XN8
Compiling module xil_defaultlib.m01_couplers_imp_1XIA5N0
Compiling module xil_defaultlib.m02_couplers_imp_OXA1LX
Compiling module xil_defaultlib.m03_couplers_imp_13GJAIL
Compiling module xil_defaultlib.s00_couplers_imp_1EAWDMW
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_addr_decode...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_splitter(C_...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_splitter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_register_slice_v2_1_13.axi_register_slice_v2_1_13_axic_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_decerr_slav...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_crossbar_sa...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_axi_crossba...
Compiling module xil_defaultlib.uc_system_xbar_1
Compiling module xil_defaultlib.uc_system_microblaze_core_axi_pe...
Compiling architecture imp of entity axi_timer_v2_0_15.mux_onehot_f [\mux_onehot_f(c_nb=6,c_family="a...]
Compiling architecture imp of entity axi_timer_v2_0_15.counter_f [\counter_f(c_num_bits=32,c_famil...]
Compiling architecture imp of entity axi_timer_v2_0_15.count_module [\count_module(c_family="artix7")...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111001010")(0...]
Compiling architecture fdrse_v of entity unisim.FDRSE [fdrse_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_mtbf_stages=4)\]
Compiling architecture imp of entity axi_timer_v2_0_15.timer_control [\timer_control(c_ard_num_ce_arra...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture fdrs_v of entity unisim.FDRS [fdrs_default]
Compiling architecture imp of entity axi_timer_v2_0_15.tc_core [\tc_core(c_family="artix7",c_ard...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=5,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture imp of entity axi_timer_v2_0_15.axi_timer [\axi_timer(c_family="artix7")(1,...]
Compiling architecture uc_system_axi_timer_0_0_arch of entity xil_defaultlib.uc_system_axi_timer_0_0 [uc_system_axi_timer_0_0_default]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.baudrate [\baudrate(c_ratio=651)\]
Compiling architecture behavioral of entity axi_uartlite_v2_0_17.dynshreg_i_f [\dynshreg_i_f(c_depth=16,c_famil...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_family=...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_rx [\uartlite_rx(c_family="artix7")(...]
Compiling architecture behavioral of entity axi_uartlite_v2_0_17.dynshreg_i_f [\dynshreg_i_f(c_depth=16,c_init_...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_tx [\uartlite_tx(c_family="artix7")(...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_core [\uartlite_core(c_family="artix7"...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=4,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.axi_uartlite [\axi_uartlite(c_family="artix7")...]
Compiling architecture uc_system_axi_uartlite_0_0_arch of entity xil_defaultlib.uc_system_axi_uartlite_0_0 [uc_system_axi_uartlite_0_0_defau...]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.uc_system_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.uc_system_clk_wiz_0_0
Compiling architecture imp of entity microblaze_v10_0_3.DAXI_interface [\DAXI_interface(c_data_size=32,c...]
Compiling architecture and2b1l_v of entity unisim.AND2B1L [and2b1l_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_AND2B1L [\MB_AND2B1L(c_target=artix7)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0011111111111111")...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000000011011")...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(15,0)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000001100100")...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0010010000000000")...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_bit [\mb_sync_bit(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_vec [\mb_sync_vec(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_bit [\mb_sync_bit(c_levels=1)\]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_vec [\mb_sync_vec(c_width=10)\]
Compiling architecture srlc16e_v of entity unisim.SRLC16E [\SRLC16E(0,15)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRLC16E [\MB_SRLC16E(c_target=artix7,c_us...]
Compiling architecture imp of entity microblaze_v10_0_3.address_hit [\address_hit(c_target=artix7,c_f...]
Compiling architecture imp of entity microblaze_v10_0_3.Debug [\Debug(c_data_size=32,c_instr_si...]
Compiling architecture imp of entity microblaze_v10_0_3.interrupt_mode_converter [\interrupt_mode_converter(c_edge...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDRE [\MB_FDRE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXCY_XORCY [\MB_MUXCY_XORCY(c_target=artix7)...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXF7 [\MB_MUXF7(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDR [\MB_FDR(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.PC_Module_gti [\PC_Module_gti(c_data_size=32,c_...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fds_v of entity unisim.FDS [fds_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDS [\MB_FDS(c_target=artix7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture imp of entity microblaze_v10_0_3.PreFetch_Buffer_gti [\PreFetch_Buffer_gti(c_data_size...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXCY [\MB_MUXCY(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.carry_and [\carry_and(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.jump_logic [\jump_logic(c_instr_size=32,c_ta...]
Compiling architecture imp of entity microblaze_v10_0_3.carry_or [\carry_or(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.Decode_gti [\Decode_gti(c_data_size=32,c_ins...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000001111111100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture ram32m_v of entity unisim.RAM32M [ram32m_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_RAM32M [\MB_RAM32M(c_target=artix7,c_use...]
Compiling architecture imp of entity microblaze_v10_0_3.Register_File_gti [\Register_File_gti(c_data_size=3...]
Compiling architecture imp of entity microblaze_v10_0_3.Operand_Select_gti [\Operand_Select_gti(c_data_size=...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="011000000111101010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v10_0_3.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100000011110101010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101000001010")(0...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT4 [\MB_LUT4(c_target=artix7,init="1...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MULT_AND [\MB_MULT_AND(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture imp of entity microblaze_v10_0_3.ALU [\ALU(c_data_size=32,c_allow_lut6...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.Shift_Logic_Module_gti [\Shift_Logic_Module_gti(c_data_s...]
Compiling architecture imp of entity microblaze_v10_0_3.mul_unit [\mul_unit(c_data_size=32,c_targe...]
Compiling architecture imp of entity microblaze_v10_0_3.Barrel_Shifter_gti [\Barrel_Shifter_gti(c_data_size=...]
Compiling architecture imp of entity microblaze_v10_0_3.WB_Mux_Bit [\WB_Mux_Bit(c_target=artix7,c_lu...]
Compiling architecture imp of entity microblaze_v10_0_3.WB_Mux [\WB_Mux(c_data_size=32,c_daddr_s...]
Compiling architecture imp of entity microblaze_v10_0_3.Zero_Detect_gti [\Zero_Detect_gti(c_data_size=32,...]
Compiling architecture imp of entity microblaze_v10_0_3.Byte_Doublet_Handle_gti [\Byte_Doublet_Handle_gti(c_data_...]
Compiling architecture imp of entity microblaze_v10_0_3.Data_Flow_Logic [\Data_Flow_Logic(c_data_size=32,...]
Compiling architecture msr_reg of entity microblaze_v10_0_3.msr_reg_gti [\msr_reg_gti(c_data_size=32,c_ta...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111110000000011...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v10_0_3.mux_bus [\mux_bus(c_target=artix7,c_allow...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="100101101001011010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDE [\MB_FDE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.exception_registers_gti [\exception_registers_gti(c_data_...]
Compiling architecture imp of entity microblaze_v10_0_3.Fpu [\Fpu(c_data_size=32,c_target=art...]
Compiling architecture imp of entity microblaze_v10_0_3.PVR [\PVR(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v10_0_3.Data_Flow_gti [\Data_Flow_gti(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v10_0_3.read_data_mux [\read_data_mux(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v10_0_3.instr_mux [\instr_mux(c_instr_size=32,c_tar...]
Compiling architecture imp of entity microblaze_v10_0_3.MMU [\MMU(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze_GTi [\MicroBlaze_GTi(c_num_sync_ff_cl...]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_bit [mb_sync_bit_default]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze_Core [\MicroBlaze_Core(c_freq=10000000...]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze [\MicroBlaze(c_freq=100000000,c_e...]
Compiling architecture uc_system_microblaze_0_0_arch of entity xil_defaultlib.uc_system_microblaze_0_0 [uc_system_microblaze_0_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_mux [\lmb_mux(c_baseaddr="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture uc_system_dlmb_bram_if_cntlr_0_arch of entity xil_defaultlib.uc_system_dlmb_bram_if_cntlr_0 [uc_system_dlmb_bram_if_cntlr_0_d...]
Compiling architecture imp of entity lmb_v10_v3_0_9.lmb_v10 [\lmb_v10(c_lmb_num_slaves=1)\]
Compiling architecture uc_system_dlmb_v10_0_arch of entity xil_defaultlib.uc_system_dlmb_v10_0 [uc_system_dlmb_v10_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_mux [\lmb_mux(c_baseaddr="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture uc_system_ilmb_bram_if_cntlr_0_arch of entity xil_defaultlib.uc_system_ilmb_bram_if_cntlr_0 [uc_system_ilmb_bram_if_cntlr_0_d...]
Compiling architecture uc_system_ilmb_v10_0_arch of entity xil_defaultlib.uc_system_ilmb_v10_0 [uc_system_ilmb_v10_0_default]
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="art...
Compiling module xil_defaultlib.uc_system_lmb_bram_0
Compiling module xil_defaultlib.microblaze_core_local_memory_imp...
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.proc_sys_reset [\proc_sys_reset(c_family="artix7...]
Compiling architecture uc_system_proc_sys_reset_0_0_arch of entity xil_defaultlib.uc_system_proc_sys_reset_0_0 [uc_system_proc_sys_reset_0_0_def...]
Compiling module xil_defaultlib.uc_system
Compiling module xil_defaultlib.uc_system_wrapper
Compiling module xil_defaultlib.sim_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/xsim.dir/sim_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 1569.848 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:01:04 . Memory (MB): peak = 1569.848 ; gain = 31.168
INFO: [Common 17-344] 'launch_simulation' was cancelled
update_module_reference {uc_system_Timer_0_1 uc_system_Timer_1_0}
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd'
INFO: [IP_Flow 19-1972] Upgraded uc_system_Timer_0_1 from Timer_v1_0 1.0 to Timer_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_bram_ctrl_0/bram_clk_a(clk) and /Timer_0_upgraded_ipi/clk_i(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_bram_ctrl_0/bram_rst_a(rst) and /Timer_0_upgraded_ipi/rst_i(undef)
INFO: [IP_Flow 19-1972] Upgraded uc_system_Timer_1_0 from Timer_v1_0 1.0 to Timer_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_bram_ctrl_0/bram_clk_a(clk) and /Timer_1_upgraded_ipi/clk_i(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_bram_ctrl_0/bram_rst_a(rst) and /Timer_1_upgraded_ipi/rst_i(undef)
Wrote  : <D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd> 
generate_target Simulation [get_files D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd]
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.0-1] /axi_bram_ctrl_0: PORT /axi_bram_ctrl_0/BRAM_PORTA is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.0-1] /axi_bram_ctrl_0: PORT /axi_bram_ctrl_0/BRAM_PORTA is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
Wrote  : <D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd> 
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.v
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BRAM_Interconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Output_Compare_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/m00_couplers/auto_pc .
Exporting to file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system.hwh
Generated Block Design Tcl file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system_bd.tcl
Generated Hardware Definition File D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.hwdef
generate_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1596.520 ; gain = 26.672
export_ip_user_files -of_objects [get_files D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd] -no_script -force -quiet
launch_simulation
INFO: [BD 41-1662] The design 'uc_system.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.v
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BRAM_Interconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Output_Compare_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/m00_couplers/auto_pc .
Exporting to file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system.hwh
Generated Block Design Tcl file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system_bd.tcl
Generated Hardware Definition File D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.hwdef
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Simulation'. Expected 'Generated', got 'Stale' for source 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd'
Generating merged BMM file for the design top 'sim_tb'...
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'sim_tb'...
Generating merged BMM file for the design top 'sim_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'sim_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
"xvlog -m64 --relax -prj sim_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/BRAM_Interconnect_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_Interconnect
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Timer_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Output_Compare_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Output_Compare
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_lmb_bram_0/sim/uc_system_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_xbar_1/sim/uc_system_xbar_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_xbar_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_CL8XN8
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1XIA5N0
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_OXA1LX
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_13GJAIL
INFO: [VRFC 10-311] analyzing module microblaze_core_local_memory_imp_1NATDEJ
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1EAWDMW
INFO: [VRFC 10-311] analyzing module uc_system
INFO: [VRFC 10-311] analyzing module uc_system_microblaze_core_axi_periph_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_BRAM_Interconnect_0_0/sim/uc_system_BRAM_Interconnect_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_BRAM_Interconnect_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_0_1/sim/uc_system_Timer_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_1_0/sim/uc_system_Timer_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Output_Compare_0_0/sim/uc_system_Output_Compare_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Output_Compare_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_auto_pc_0/sim/uc_system_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj sim_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_microblaze_0_0/sim/uc_system_microblaze_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_microblaze_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_proc_sys_reset_0_0/sim/uc_system_proc_sys_reset_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_proc_sys_reset_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_timer_0_0/sim/uc_system_axi_timer_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_timer_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_gpio_0_0/sim/uc_system_axi_gpio_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_gpio_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_v10_0/sim/uc_system_dlmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_v10_0/sim/uc_system_ilmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_bram_if_cntlr_0/sim/uc_system_dlmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_bram_if_cntlr_0/sim/uc_system_ilmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_bram_ctrl_0_0/sim/uc_system_axi_bram_ctrl_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_bram_ctrl_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_uartlite_0_0/sim/uc_system_axi_uartlite_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_uartlite_0_0
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 206035205e6a4252becb06e547722e01 --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v10_0_3 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_11 -L axi_lite_ipif_v3_0_4 -L lib_pkg_v1_0_2 -L axi_timer_v2_0_15 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_15 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_12 -L blk_mem_gen_v8_3_6 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_13 -L fifo_generator_v13_1_4 -L axi_data_fifo_v2_1_12 -L axi_crossbar_v2_1_14 -L axi_bram_ctrl_v4_0_11 -L lib_srl_fifo_v1_0_2 -L axi_uartlite_v2_0_17 -L axi_protocol_converter_v2_1_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_behav xil_defaultlib.sim_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 12 for port m_axi_arprot [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:2373]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 12 for port m_axi_awprot [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:2377]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package axi_bram_ctrl_v4_0_11.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package axi_timer_v2_0_15.tc_types
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package microblaze_v10_0_3.microblaze_types
Compiling package microblaze_v10_0_3.microblaze_isa
Compiling package microblaze_v10_0_3.mmu_types
Compiling package lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_funcs
Compiling module xil_defaultlib.BRAM_Interconnect(addr1_1=12,add...
Compiling module xil_defaultlib.uc_system_BRAM_Interconnect_0_0
Compiling module xil_defaultlib.Output_Compare
Compiling module xil_defaultlib.uc_system_Output_Compare_0_0
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.uc_system_Timer_0_1
Compiling module xil_defaultlib.Timer(ADDRESS=12)
Compiling module xil_defaultlib.uc_system_Timer_1_0
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.wrap_brst [\wrap_brst(c_axi_addr_width=13,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_0_11.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.wr_chnl [\wr_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.rd_chnl [\rd_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.full_axi [\full_axi(c_s_axi_addr_width=13,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=20...]
Compiling architecture uc_system_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.uc_system_axi_bram_ctrl_0_0 [uc_system_axi_bram_ctrl_0_0_defa...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_single_bit=0,c_vecto...]
Compiling architecture imp of entity axi_gpio_v2_0_15.GPIO_Core [\GPIO_Core(c_aw=9,c_gpio_width=1...]
Compiling architecture imp of entity axi_gpio_v2_0_15.axi_gpio [\axi_gpio(c_family="artix7",c_gp...]
Compiling architecture uc_system_axi_gpio_0_0_arch of entity xil_defaultlib.uc_system_axi_gpio_0_0 [uc_system_axi_gpio_0_0_default]
Compiling module axi_protocol_converter_v2_1_13.axi_protocol_converter_v2_1_13_a...
Compiling module xil_defaultlib.uc_system_auto_pc_0
Compiling module xil_defaultlib.m00_couplers_imp_CL8XN8
Compiling module xil_defaultlib.m01_couplers_imp_1XIA5N0
Compiling module xil_defaultlib.m02_couplers_imp_OXA1LX
Compiling module xil_defaultlib.m03_couplers_imp_13GJAIL
Compiling module xil_defaultlib.s00_couplers_imp_1EAWDMW
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_addr_decode...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_splitter(C_...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_splitter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_register_slice_v2_1_13.axi_register_slice_v2_1_13_axic_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_decerr_slav...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_crossbar_sa...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_axi_crossba...
Compiling module xil_defaultlib.uc_system_xbar_1
Compiling module xil_defaultlib.uc_system_microblaze_core_axi_pe...
Compiling architecture imp of entity axi_timer_v2_0_15.mux_onehot_f [\mux_onehot_f(c_nb=6,c_family="a...]
Compiling architecture imp of entity axi_timer_v2_0_15.counter_f [\counter_f(c_num_bits=32,c_famil...]
Compiling architecture imp of entity axi_timer_v2_0_15.count_module [\count_module(c_family="artix7")...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111001010")(0...]
Compiling architecture fdrse_v of entity unisim.FDRSE [fdrse_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_mtbf_stages=4)\]
Compiling architecture imp of entity axi_timer_v2_0_15.timer_control [\timer_control(c_ard_num_ce_arra...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture fdrs_v of entity unisim.FDRS [fdrs_default]
Compiling architecture imp of entity axi_timer_v2_0_15.tc_core [\tc_core(c_family="artix7",c_ard...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=5,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture imp of entity axi_timer_v2_0_15.axi_timer [\axi_timer(c_family="artix7")(1,...]
Compiling architecture uc_system_axi_timer_0_0_arch of entity xil_defaultlib.uc_system_axi_timer_0_0 [uc_system_axi_timer_0_0_default]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.baudrate [\baudrate(c_ratio=651)\]
Compiling architecture behavioral of entity axi_uartlite_v2_0_17.dynshreg_i_f [\dynshreg_i_f(c_depth=16,c_famil...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_family=...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_rx [\uartlite_rx(c_family="artix7")(...]
Compiling architecture behavioral of entity axi_uartlite_v2_0_17.dynshreg_i_f [\dynshreg_i_f(c_depth=16,c_init_...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_tx [\uartlite_tx(c_family="artix7")(...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_core [\uartlite_core(c_family="artix7"...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=4,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.axi_uartlite [\axi_uartlite(c_family="artix7")...]
Compiling architecture uc_system_axi_uartlite_0_0_arch of entity xil_defaultlib.uc_system_axi_uartlite_0_0 [uc_system_axi_uartlite_0_0_defau...]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.uc_system_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.uc_system_clk_wiz_0_0
Compiling architecture imp of entity microblaze_v10_0_3.DAXI_interface [\DAXI_interface(c_data_size=32,c...]
Compiling architecture and2b1l_v of entity unisim.AND2B1L [and2b1l_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_AND2B1L [\MB_AND2B1L(c_target=artix7)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0011111111111111")...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000000011011")...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(15,0)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000001100100")...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0010010000000000")...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_bit [\mb_sync_bit(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_vec [\mb_sync_vec(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_bit [\mb_sync_bit(c_levels=1)\]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_vec [\mb_sync_vec(c_width=10)\]
Compiling architecture srlc16e_v of entity unisim.SRLC16E [\SRLC16E(0,15)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRLC16E [\MB_SRLC16E(c_target=artix7,c_us...]
Compiling architecture imp of entity microblaze_v10_0_3.address_hit [\address_hit(c_target=artix7,c_f...]
Compiling architecture imp of entity microblaze_v10_0_3.Debug [\Debug(c_data_size=32,c_instr_si...]
Compiling architecture imp of entity microblaze_v10_0_3.interrupt_mode_converter [\interrupt_mode_converter(c_edge...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDRE [\MB_FDRE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXCY_XORCY [\MB_MUXCY_XORCY(c_target=artix7)...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXF7 [\MB_MUXF7(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDR [\MB_FDR(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.PC_Module_gti [\PC_Module_gti(c_data_size=32,c_...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fds_v of entity unisim.FDS [fds_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDS [\MB_FDS(c_target=artix7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture imp of entity microblaze_v10_0_3.PreFetch_Buffer_gti [\PreFetch_Buffer_gti(c_data_size...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXCY [\MB_MUXCY(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.carry_and [\carry_and(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.jump_logic [\jump_logic(c_instr_size=32,c_ta...]
Compiling architecture imp of entity microblaze_v10_0_3.carry_or [\carry_or(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.Decode_gti [\Decode_gti(c_data_size=32,c_ins...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000001111111100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture ram32m_v of entity unisim.RAM32M [ram32m_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_RAM32M [\MB_RAM32M(c_target=artix7,c_use...]
Compiling architecture imp of entity microblaze_v10_0_3.Register_File_gti [\Register_File_gti(c_data_size=3...]
Compiling architecture imp of entity microblaze_v10_0_3.Operand_Select_gti [\Operand_Select_gti(c_data_size=...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="011000000111101010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v10_0_3.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100000011110101010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101000001010")(0...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT4 [\MB_LUT4(c_target=artix7,init="1...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MULT_AND [\MB_MULT_AND(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture imp of entity microblaze_v10_0_3.ALU [\ALU(c_data_size=32,c_allow_lut6...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.Shift_Logic_Module_gti [\Shift_Logic_Module_gti(c_data_s...]
Compiling architecture imp of entity microblaze_v10_0_3.mul_unit [\mul_unit(c_data_size=32,c_targe...]
Compiling architecture imp of entity microblaze_v10_0_3.Barrel_Shifter_gti [\Barrel_Shifter_gti(c_data_size=...]
Compiling architecture imp of entity microblaze_v10_0_3.WB_Mux_Bit [\WB_Mux_Bit(c_target=artix7,c_lu...]
Compiling architecture imp of entity microblaze_v10_0_3.WB_Mux [\WB_Mux(c_data_size=32,c_daddr_s...]
Compiling architecture imp of entity microblaze_v10_0_3.Zero_Detect_gti [\Zero_Detect_gti(c_data_size=32,...]
Compiling architecture imp of entity microblaze_v10_0_3.Byte_Doublet_Handle_gti [\Byte_Doublet_Handle_gti(c_data_...]
Compiling architecture imp of entity microblaze_v10_0_3.Data_Flow_Logic [\Data_Flow_Logic(c_data_size=32,...]
Compiling architecture msr_reg of entity microblaze_v10_0_3.msr_reg_gti [\msr_reg_gti(c_data_size=32,c_ta...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111110000000011...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v10_0_3.mux_bus [\mux_bus(c_target=artix7,c_allow...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="100101101001011010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDE [\MB_FDE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.exception_registers_gti [\exception_registers_gti(c_data_...]
Compiling architecture imp of entity microblaze_v10_0_3.Fpu [\Fpu(c_data_size=32,c_target=art...]
Compiling architecture imp of entity microblaze_v10_0_3.PVR [\PVR(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v10_0_3.Data_Flow_gti [\Data_Flow_gti(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v10_0_3.read_data_mux [\read_data_mux(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v10_0_3.instr_mux [\instr_mux(c_instr_size=32,c_tar...]
Compiling architecture imp of entity microblaze_v10_0_3.MMU [\MMU(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze_GTi [\MicroBlaze_GTi(c_num_sync_ff_cl...]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_bit [mb_sync_bit_default]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze_Core [\MicroBlaze_Core(c_freq=10000000...]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze [\MicroBlaze(c_freq=100000000,c_e...]
Compiling architecture uc_system_microblaze_0_0_arch of entity xil_defaultlib.uc_system_microblaze_0_0 [uc_system_microblaze_0_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_mux [\lmb_mux(c_baseaddr="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture uc_system_dlmb_bram_if_cntlr_0_arch of entity xil_defaultlib.uc_system_dlmb_bram_if_cntlr_0 [uc_system_dlmb_bram_if_cntlr_0_d...]
Compiling architecture imp of entity lmb_v10_v3_0_9.lmb_v10 [\lmb_v10(c_lmb_num_slaves=1)\]
Compiling architecture uc_system_dlmb_v10_0_arch of entity xil_defaultlib.uc_system_dlmb_v10_0 [uc_system_dlmb_v10_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_mux [\lmb_mux(c_baseaddr="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture uc_system_ilmb_bram_if_cntlr_0_arch of entity xil_defaultlib.uc_system_ilmb_bram_if_cntlr_0 [uc_system_ilmb_bram_if_cntlr_0_d...]
Compiling architecture uc_system_ilmb_v10_0_arch of entity xil_defaultlib.uc_system_ilmb_v10_0 [uc_system_ilmb_v10_0_default]
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="art...
Compiling module xil_defaultlib.uc_system_lmb_bram_0
Compiling module xil_defaultlib.microblaze_core_local_memory_imp...
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.proc_sys_reset [\proc_sys_reset(c_family="artix7...]
Compiling architecture uc_system_proc_sys_reset_0_0_arch of entity xil_defaultlib.uc_system_proc_sys_reset_0_0 [uc_system_proc_sys_reset_0_0_def...]
Compiling module xil_defaultlib.uc_system
Compiling module xil_defaultlib.uc_system_wrapper
Compiling module xil_defaultlib.sim_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/xsim.dir/sim_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/xsim.dir/sim_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Dec 12 19:18:16 2017. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Dec 12 19:18:16 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:59 . Memory (MB): peak = 1629.105 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '59' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_tb_behav -key {Behavioral:sim_1:Functional:sim_tb} -tclbatch {sim_tb.tcl} -view {D:/projects/itmo/io_lab2/io_lab2/sim_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
open_wave_config D:/projects/itmo/io_lab2/io_lab2/sim_tb_behav.wcfg
source sim_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module sim_tb.uc.uc_system_i.microblaze_core_local_memory.lmb_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:01:33 . Memory (MB): peak = 1635.391 ; gain = 38.871
run 15 us
open_bd_design {D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd}
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1637.523 ; gain = 0.000
INFO: [BD 41-1662] The design 'uc_system.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.v
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BRAM_Interconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Output_Compare_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/m00_couplers/auto_pc .
Exporting to file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system.hwh
Generated Block Design Tcl file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system_bd.tcl
Generated Hardware Definition File D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.hwdef
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Simulation'. Expected 'Generated', got 'Stale' for source 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd'
Generating merged BMM file for the design top 'sim_tb'...
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'sim_tb'...
Generating merged BMM file for the design top 'sim_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'sim_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
"xvlog -m64 --relax -prj sim_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/BRAM_Interconnect_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_Interconnect
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Timer_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Output_Compare_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Output_Compare
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_lmb_bram_0/sim/uc_system_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_xbar_1/sim/uc_system_xbar_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_xbar_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_CL8XN8
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1XIA5N0
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_OXA1LX
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_13GJAIL
INFO: [VRFC 10-311] analyzing module microblaze_core_local_memory_imp_1NATDEJ
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1EAWDMW
INFO: [VRFC 10-311] analyzing module uc_system
INFO: [VRFC 10-311] analyzing module uc_system_microblaze_core_axi_periph_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_BRAM_Interconnect_0_0/sim/uc_system_BRAM_Interconnect_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_BRAM_Interconnect_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_0_1/sim/uc_system_Timer_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_1_0/sim/uc_system_Timer_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Output_Compare_0_0/sim/uc_system_Output_Compare_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Output_Compare_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_auto_pc_0/sim/uc_system_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj sim_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_microblaze_0_0/sim/uc_system_microblaze_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_microblaze_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_proc_sys_reset_0_0/sim/uc_system_proc_sys_reset_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_proc_sys_reset_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_timer_0_0/sim/uc_system_axi_timer_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_timer_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_gpio_0_0/sim/uc_system_axi_gpio_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_gpio_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_v10_0/sim/uc_system_dlmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_v10_0/sim/uc_system_ilmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_bram_if_cntlr_0/sim/uc_system_dlmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_bram_if_cntlr_0/sim/uc_system_ilmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_bram_ctrl_0_0/sim/uc_system_axi_bram_ctrl_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_bram_ctrl_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_uartlite_0_0/sim/uc_system_axi_uartlite_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_uartlite_0_0
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1665.039 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:26 . Memory (MB): peak = 1665.039 ; gain = 27.516
INFO: [BD 41-1662] The design 'uc_system.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.v
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BRAM_Interconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Output_Compare_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/m00_couplers/auto_pc .
Exporting to file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system.hwh
Generated Block Design Tcl file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system_bd.tcl
Generated Hardware Definition File D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.hwdef
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Simulation'. Expected 'Generated', got 'Stale' for source 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd'
Generating merged BMM file for the design top 'sim_tb'...
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 206035205e6a4252becb06e547722e01 --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v10_0_3 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_11 -L axi_lite_ipif_v3_0_4 -L lib_pkg_v1_0_2 -L axi_timer_v2_0_15 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_15 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_12 -L blk_mem_gen_v8_3_6 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_13 -L fifo_generator_v13_1_4 -L axi_data_fifo_v2_1_12 -L axi_crossbar_v2_1_14 -L axi_bram_ctrl_v4_0_11 -L lib_srl_fifo_v1_0_2 -L axi_uartlite_v2_0_17 -L axi_protocol_converter_v2_1_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_behav xil_defaultlib.sim_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 12 for port m_axi_arprot [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:2373]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 12 for port m_axi_awprot [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:2377]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package axi_bram_ctrl_v4_0_11.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package axi_timer_v2_0_15.tc_types
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package microblaze_v10_0_3.microblaze_types
Compiling package microblaze_v10_0_3.microblaze_isa
Compiling package microblaze_v10_0_3.mmu_types
Compiling package lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_funcs
Compiling module xil_defaultlib.BRAM_Interconnect(addr1_1=12,add...
Compiling module xil_defaultlib.uc_system_BRAM_Interconnect_0_0
Compiling module xil_defaultlib.Output_Compare
Compiling module xil_defaultlib.uc_system_Output_Compare_0_0
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.uc_system_Timer_0_1
Compiling module xil_defaultlib.Timer(ADDRESS=12)
Compiling module xil_defaultlib.uc_system_Timer_1_0
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.wrap_brst [\wrap_brst(c_axi_addr_width=13,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_0_11.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.wr_chnl [\wr_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.rd_chnl [\rd_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.full_axi [\full_axi(c_s_axi_addr_width=13,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=20...]
Compiling architecture uc_system_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.uc_system_axi_bram_ctrl_0_0 [uc_system_axi_bram_ctrl_0_0_defa...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_single_bit=0,c_vecto...]
Compiling architecture imp of entity axi_gpio_v2_0_15.GPIO_Core [\GPIO_Core(c_aw=9,c_gpio_width=1...]
Compiling architecture imp of entity axi_gpio_v2_0_15.axi_gpio [\axi_gpio(c_family="artix7",c_gp...]
Compiling architecture uc_system_axi_gpio_0_0_arch of entity xil_defaultlib.uc_system_axi_gpio_0_0 [uc_system_axi_gpio_0_0_default]
Compiling module axi_protocol_converter_v2_1_13.axi_protocol_converter_v2_1_13_a...
Compiling module xil_defaultlib.uc_system_auto_pc_0
Compiling module xil_defaultlib.m00_couplers_imp_CL8XN8
Compiling module xil_defaultlib.m01_couplers_imp_1XIA5N0
Compiling module xil_defaultlib.m02_couplers_imp_OXA1LX
Compiling module xil_defaultlib.m03_couplers_imp_13GJAIL
Compiling module xil_defaultlib.s00_couplers_imp_1EAWDMW
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_addr_decode...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_splitter(C_...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_splitter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_register_slice_v2_1_13.axi_register_slice_v2_1_13_axic_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_decerr_slav...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_crossbar_sa...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_axi_crossba...
Compiling module xil_defaultlib.uc_system_xbar_1
Compiling module xil_defaultlib.uc_system_microblaze_core_axi_pe...
Compiling architecture imp of entity axi_timer_v2_0_15.mux_onehot_f [\mux_onehot_f(c_nb=6,c_family="a...]
Compiling architecture imp of entity axi_timer_v2_0_15.counter_f [\counter_f(c_num_bits=32,c_famil...]
Compiling architecture imp of entity axi_timer_v2_0_15.count_module [\count_module(c_family="artix7")...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111001010")(0...]
Compiling architecture fdrse_v of entity unisim.FDRSE [fdrse_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_mtbf_stages=4)\]
Compiling architecture imp of entity axi_timer_v2_0_15.timer_control [\timer_control(c_ard_num_ce_arra...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture fdrs_v of entity unisim.FDRS [fdrs_default]
Compiling architecture imp of entity axi_timer_v2_0_15.tc_core [\tc_core(c_family="artix7",c_ard...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=5,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture imp of entity axi_timer_v2_0_15.axi_timer [\axi_timer(c_family="artix7")(1,...]
Compiling architecture uc_system_axi_timer_0_0_arch of entity xil_defaultlib.uc_system_axi_timer_0_0 [uc_system_axi_timer_0_0_default]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.baudrate [\baudrate(c_ratio=651)\]
Compiling architecture behavioral of entity axi_uartlite_v2_0_17.dynshreg_i_f [\dynshreg_i_f(c_depth=16,c_famil...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_family=...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_rx [\uartlite_rx(c_family="artix7")(...]
Compiling architecture behavioral of entity axi_uartlite_v2_0_17.dynshreg_i_f [\dynshreg_i_f(c_depth=16,c_init_...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_tx [\uartlite_tx(c_family="artix7")(...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_core [\uartlite_core(c_family="artix7"...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=4,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.axi_uartlite [\axi_uartlite(c_family="artix7")...]
Compiling architecture uc_system_axi_uartlite_0_0_arch of entity xil_defaultlib.uc_system_axi_uartlite_0_0 [uc_system_axi_uartlite_0_0_defau...]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.uc_system_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.uc_system_clk_wiz_0_0
Compiling architecture imp of entity microblaze_v10_0_3.DAXI_interface [\DAXI_interface(c_data_size=32,c...]
Compiling architecture and2b1l_v of entity unisim.AND2B1L [and2b1l_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_AND2B1L [\MB_AND2B1L(c_target=artix7)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0011111111111111")...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000000011011")...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(15,0)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000001100100")...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0010010000000000")...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_bit [\mb_sync_bit(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_vec [\mb_sync_vec(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_bit [\mb_sync_bit(c_levels=1)\]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_vec [\mb_sync_vec(c_width=10)\]
Compiling architecture srlc16e_v of entity unisim.SRLC16E [\SRLC16E(0,15)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRLC16E [\MB_SRLC16E(c_target=artix7,c_us...]
Compiling architecture imp of entity microblaze_v10_0_3.address_hit [\address_hit(c_target=artix7,c_f...]
Compiling architecture imp of entity microblaze_v10_0_3.Debug [\Debug(c_data_size=32,c_instr_si...]
Compiling architecture imp of entity microblaze_v10_0_3.interrupt_mode_converter [\interrupt_mode_converter(c_edge...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDRE [\MB_FDRE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXCY_XORCY [\MB_MUXCY_XORCY(c_target=artix7)...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXF7 [\MB_MUXF7(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDR [\MB_FDR(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.PC_Module_gti [\PC_Module_gti(c_data_size=32,c_...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fds_v of entity unisim.FDS [fds_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDS [\MB_FDS(c_target=artix7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture imp of entity microblaze_v10_0_3.PreFetch_Buffer_gti [\PreFetch_Buffer_gti(c_data_size...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXCY [\MB_MUXCY(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.carry_and [\carry_and(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.jump_logic [\jump_logic(c_instr_size=32,c_ta...]
Compiling architecture imp of entity microblaze_v10_0_3.carry_or [\carry_or(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.Decode_gti [\Decode_gti(c_data_size=32,c_ins...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000001111111100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture ram32m_v of entity unisim.RAM32M [ram32m_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_RAM32M [\MB_RAM32M(c_target=artix7,c_use...]
Compiling architecture imp of entity microblaze_v10_0_3.Register_File_gti [\Register_File_gti(c_data_size=3...]
Compiling architecture imp of entity microblaze_v10_0_3.Operand_Select_gti [\Operand_Select_gti(c_data_size=...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="011000000111101010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v10_0_3.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100000011110101010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101000001010")(0...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT4 [\MB_LUT4(c_target=artix7,init="1...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MULT_AND [\MB_MULT_AND(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture imp of entity microblaze_v10_0_3.ALU [\ALU(c_data_size=32,c_allow_lut6...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.Shift_Logic_Module_gti [\Shift_Logic_Module_gti(c_data_s...]
Compiling architecture imp of entity microblaze_v10_0_3.mul_unit [\mul_unit(c_data_size=32,c_targe...]
Compiling architecture imp of entity microblaze_v10_0_3.Barrel_Shifter_gti [\Barrel_Shifter_gti(c_data_size=...]
Compiling architecture imp of entity microblaze_v10_0_3.WB_Mux_Bit [\WB_Mux_Bit(c_target=artix7,c_lu...]
Compiling architecture imp of entity microblaze_v10_0_3.WB_Mux [\WB_Mux(c_data_size=32,c_daddr_s...]
Compiling architecture imp of entity microblaze_v10_0_3.Zero_Detect_gti [\Zero_Detect_gti(c_data_size=32,...]
Compiling architecture imp of entity microblaze_v10_0_3.Byte_Doublet_Handle_gti [\Byte_Doublet_Handle_gti(c_data_...]
Compiling architecture imp of entity microblaze_v10_0_3.Data_Flow_Logic [\Data_Flow_Logic(c_data_size=32,...]
Compiling architecture msr_reg of entity microblaze_v10_0_3.msr_reg_gti [\msr_reg_gti(c_data_size=32,c_ta...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111110000000011...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v10_0_3.mux_bus [\mux_bus(c_target=artix7,c_allow...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="100101101001011010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDE [\MB_FDE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.exception_registers_gti [\exception_registers_gti(c_data_...]
Compiling architecture imp of entity microblaze_v10_0_3.Fpu [\Fpu(c_data_size=32,c_target=art...]
Compiling architecture imp of entity microblaze_v10_0_3.PVR [\PVR(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v10_0_3.Data_Flow_gti [\Data_Flow_gti(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v10_0_3.read_data_mux [\read_data_mux(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v10_0_3.instr_mux [\instr_mux(c_instr_size=32,c_tar...]
Compiling architecture imp of entity microblaze_v10_0_3.MMU [\MMU(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze_GTi [\MicroBlaze_GTi(c_num_sync_ff_cl...]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_bit [mb_sync_bit_default]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze_Core [\MicroBlaze_Core(c_freq=10000000...]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze [\MicroBlaze(c_freq=100000000,c_e...]
Compiling architecture uc_system_microblaze_0_0_arch of entity xil_defaultlib.uc_system_microblaze_0_0 [uc_system_microblaze_0_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_mux [\lmb_mux(c_baseaddr="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture uc_system_dlmb_bram_if_cntlr_0_arch of entity xil_defaultlib.uc_system_dlmb_bram_if_cntlr_0 [uc_system_dlmb_bram_if_cntlr_0_d...]
Compiling architecture imp of entity lmb_v10_v3_0_9.lmb_v10 [\lmb_v10(c_lmb_num_slaves=1)\]
Compiling architecture uc_system_dlmb_v10_0_arch of entity xil_defaultlib.uc_system_dlmb_v10_0 [uc_system_dlmb_v10_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_mux [\lmb_mux(c_baseaddr="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture uc_system_ilmb_bram_if_cntlr_0_arch of entity xil_defaultlib.uc_system_ilmb_bram_if_cntlr_0 [uc_system_ilmb_bram_if_cntlr_0_d...]
Compiling architecture uc_system_ilmb_v10_0_arch of entity xil_defaultlib.uc_system_ilmb_v10_0 [uc_system_ilmb_v10_0_default]
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="art...
Compiling module xil_defaultlib.uc_system_lmb_bram_0
Compiling module xil_defaultlib.microblaze_core_local_memory_imp...
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.proc_sys_reset [\proc_sys_reset(c_family="artix7...]
Compiling architecture uc_system_proc_sys_reset_0_0_arch of entity xil_defaultlib.uc_system_proc_sys_reset_0_0 [uc_system_proc_sys_reset_0_0_def...]
Compiling module xil_defaultlib.uc_system
Compiling module xil_defaultlib.uc_system_wrapper
Compiling module xil_defaultlib.sim_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:27 . Memory (MB): peak = 1690.461 ; gain = 0.063
INFO: [USF-XSim-69] 'elaborate' step finished in '27' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 1690.461 ; gain = 25.422
Vivado Simulator 2017.2
Time resolution is 1 ps
Block Memory Generator module sim_tb.uc.uc_system_i.microblaze_core_local_memory.lmb_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:01:21 . Memory (MB): peak = 1698.512 ; gain = 60.988
run 15 us
open_bd_design {D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd}
startgroup
set_property -dict [list CONFIG.addr1_0 {24} CONFIG.addr1_1 {32} CONFIG.addr2_0 {0} CONFIG.addr2_1 {12} CONFIG.addr3_0 {12} CONFIG.addr3_1 {24}] [get_bd_cells BRAM_Interconnect_0]
endgroup
save_bd_design
Wrote  : <D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd> 
close_sim
INFO: [Simtcl 6-16] Simulation closed
generate_target Simulation [get_files D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd]
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.0-1] /axi_bram_ctrl_0: PORT /axi_bram_ctrl_0/BRAM_PORTA is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.0-1] /axi_bram_ctrl_0: PORT /axi_bram_ctrl_0/BRAM_PORTA is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
Wrote  : <D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd> 
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.v
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BRAM_Interconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Output_Compare_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/m00_couplers/auto_pc .
Exporting to file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system.hwh
Generated Block Design Tcl file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system_bd.tcl
Generated Hardware Definition File D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.hwdef
generate_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1725.844 ; gain = 21.797
export_ip_user_files -of_objects [get_files D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd] -no_script -force -quiet
launch_simulation
INFO: [BD 41-1662] The design 'uc_system.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.v
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BRAM_Interconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Output_Compare_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/m00_couplers/auto_pc .
Exporting to file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system.hwh
Generated Block Design Tcl file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system_bd.tcl
Generated Hardware Definition File D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.hwdef
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Simulation'. Expected 'Generated', got 'Stale' for source 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd'
Generating merged BMM file for the design top 'sim_tb'...
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'sim_tb'...
Generating merged BMM file for the design top 'sim_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'sim_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
"xvlog -m64 --relax -prj sim_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/BRAM_Interconnect_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_Interconnect
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Timer_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Output_Compare_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Output_Compare
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_lmb_bram_0/sim/uc_system_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_xbar_1/sim/uc_system_xbar_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_xbar_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_CL8XN8
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1XIA5N0
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_OXA1LX
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_13GJAIL
INFO: [VRFC 10-311] analyzing module microblaze_core_local_memory_imp_1NATDEJ
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1EAWDMW
INFO: [VRFC 10-311] analyzing module uc_system
INFO: [VRFC 10-311] analyzing module uc_system_microblaze_core_axi_periph_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_BRAM_Interconnect_0_0/sim/uc_system_BRAM_Interconnect_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_BRAM_Interconnect_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_0_1/sim/uc_system_Timer_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_1_0/sim/uc_system_Timer_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Output_Compare_0_0/sim/uc_system_Output_Compare_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Output_Compare_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_auto_pc_0/sim/uc_system_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj sim_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_microblaze_0_0/sim/uc_system_microblaze_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_microblaze_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_proc_sys_reset_0_0/sim/uc_system_proc_sys_reset_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_proc_sys_reset_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_timer_0_0/sim/uc_system_axi_timer_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_timer_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_gpio_0_0/sim/uc_system_axi_gpio_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_gpio_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_v10_0/sim/uc_system_dlmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_v10_0/sim/uc_system_ilmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_bram_if_cntlr_0/sim/uc_system_dlmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_bram_if_cntlr_0/sim/uc_system_ilmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_bram_ctrl_0_0/sim/uc_system_axi_bram_ctrl_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_bram_ctrl_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_uartlite_0_0/sim/uc_system_axi_uartlite_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_uartlite_0_0
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:25 . Memory (MB): peak = 1756.516 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '29' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 206035205e6a4252becb06e547722e01 --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v10_0_3 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_11 -L axi_lite_ipif_v3_0_4 -L lib_pkg_v1_0_2 -L axi_timer_v2_0_15 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_15 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_12 -L blk_mem_gen_v8_3_6 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_13 -L fifo_generator_v13_1_4 -L axi_data_fifo_v2_1_12 -L axi_crossbar_v2_1_14 -L axi_bram_ctrl_v4_0_11 -L lib_srl_fifo_v1_0_2 -L axi_uartlite_v2_0_17 -L axi_protocol_converter_v2_1_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_behav xil_defaultlib.sim_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 12 for port m_axi_arprot [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:2373]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 12 for port m_axi_awprot [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:2377]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package axi_bram_ctrl_v4_0_11.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package axi_timer_v2_0_15.tc_types
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package microblaze_v10_0_3.microblaze_types
Compiling package microblaze_v10_0_3.microblaze_isa
Compiling package microblaze_v10_0_3.mmu_types
Compiling package lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_funcs
Compiling module xil_defaultlib.BRAM_Interconnect(addr1_1=12,add...
Compiling module xil_defaultlib.uc_system_BRAM_Interconnect_0_0
Compiling module xil_defaultlib.Output_Compare
Compiling module xil_defaultlib.uc_system_Output_Compare_0_0
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.uc_system_Timer_0_1
Compiling module xil_defaultlib.Timer(ADDRESS=12)
Compiling module xil_defaultlib.uc_system_Timer_1_0
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.wrap_brst [\wrap_brst(c_axi_addr_width=13,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_0_11.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.wr_chnl [\wr_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.rd_chnl [\rd_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.full_axi [\full_axi(c_s_axi_addr_width=13,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=20...]
Compiling architecture uc_system_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.uc_system_axi_bram_ctrl_0_0 [uc_system_axi_bram_ctrl_0_0_defa...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_single_bit=0,c_vecto...]
Compiling architecture imp of entity axi_gpio_v2_0_15.GPIO_Core [\GPIO_Core(c_aw=9,c_gpio_width=1...]
Compiling architecture imp of entity axi_gpio_v2_0_15.axi_gpio [\axi_gpio(c_family="artix7",c_gp...]
Compiling architecture uc_system_axi_gpio_0_0_arch of entity xil_defaultlib.uc_system_axi_gpio_0_0 [uc_system_axi_gpio_0_0_default]
Compiling module axi_protocol_converter_v2_1_13.axi_protocol_converter_v2_1_13_a...
Compiling module xil_defaultlib.uc_system_auto_pc_0
Compiling module xil_defaultlib.m00_couplers_imp_CL8XN8
Compiling module xil_defaultlib.m01_couplers_imp_1XIA5N0
Compiling module xil_defaultlib.m02_couplers_imp_OXA1LX
Compiling module xil_defaultlib.m03_couplers_imp_13GJAIL
Compiling module xil_defaultlib.s00_couplers_imp_1EAWDMW
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_addr_decode...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_splitter(C_...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_splitter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_register_slice_v2_1_13.axi_register_slice_v2_1_13_axic_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_decerr_slav...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_crossbar_sa...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_axi_crossba...
Compiling module xil_defaultlib.uc_system_xbar_1
Compiling module xil_defaultlib.uc_system_microblaze_core_axi_pe...
Compiling architecture imp of entity axi_timer_v2_0_15.mux_onehot_f [\mux_onehot_f(c_nb=6,c_family="a...]
Compiling architecture imp of entity axi_timer_v2_0_15.counter_f [\counter_f(c_num_bits=32,c_famil...]
Compiling architecture imp of entity axi_timer_v2_0_15.count_module [\count_module(c_family="artix7")...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111001010")(0...]
Compiling architecture fdrse_v of entity unisim.FDRSE [fdrse_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_mtbf_stages=4)\]
Compiling architecture imp of entity axi_timer_v2_0_15.timer_control [\timer_control(c_ard_num_ce_arra...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture fdrs_v of entity unisim.FDRS [fdrs_default]
Compiling architecture imp of entity axi_timer_v2_0_15.tc_core [\tc_core(c_family="artix7",c_ard...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=5,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture imp of entity axi_timer_v2_0_15.axi_timer [\axi_timer(c_family="artix7")(1,...]
Compiling architecture uc_system_axi_timer_0_0_arch of entity xil_defaultlib.uc_system_axi_timer_0_0 [uc_system_axi_timer_0_0_default]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.baudrate [\baudrate(c_ratio=651)\]
Compiling architecture behavioral of entity axi_uartlite_v2_0_17.dynshreg_i_f [\dynshreg_i_f(c_depth=16,c_famil...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_family=...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_rx [\uartlite_rx(c_family="artix7")(...]
Compiling architecture behavioral of entity axi_uartlite_v2_0_17.dynshreg_i_f [\dynshreg_i_f(c_depth=16,c_init_...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_tx [\uartlite_tx(c_family="artix7")(...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_core [\uartlite_core(c_family="artix7"...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=4,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.axi_uartlite [\axi_uartlite(c_family="artix7")...]
Compiling architecture uc_system_axi_uartlite_0_0_arch of entity xil_defaultlib.uc_system_axi_uartlite_0_0 [uc_system_axi_uartlite_0_0_defau...]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.uc_system_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.uc_system_clk_wiz_0_0
Compiling architecture imp of entity microblaze_v10_0_3.DAXI_interface [\DAXI_interface(c_data_size=32,c...]
Compiling architecture and2b1l_v of entity unisim.AND2B1L [and2b1l_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_AND2B1L [\MB_AND2B1L(c_target=artix7)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0011111111111111")...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000000011011")...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(15,0)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000001100100")...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0010010000000000")...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_bit [\mb_sync_bit(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_vec [\mb_sync_vec(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_bit [\mb_sync_bit(c_levels=1)\]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_vec [\mb_sync_vec(c_width=10)\]
Compiling architecture srlc16e_v of entity unisim.SRLC16E [\SRLC16E(0,15)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRLC16E [\MB_SRLC16E(c_target=artix7,c_us...]
Compiling architecture imp of entity microblaze_v10_0_3.address_hit [\address_hit(c_target=artix7,c_f...]
Compiling architecture imp of entity microblaze_v10_0_3.Debug [\Debug(c_data_size=32,c_instr_si...]
Compiling architecture imp of entity microblaze_v10_0_3.interrupt_mode_converter [\interrupt_mode_converter(c_edge...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDRE [\MB_FDRE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXCY_XORCY [\MB_MUXCY_XORCY(c_target=artix7)...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXF7 [\MB_MUXF7(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDR [\MB_FDR(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.PC_Module_gti [\PC_Module_gti(c_data_size=32,c_...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fds_v of entity unisim.FDS [fds_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDS [\MB_FDS(c_target=artix7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture imp of entity microblaze_v10_0_3.PreFetch_Buffer_gti [\PreFetch_Buffer_gti(c_data_size...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXCY [\MB_MUXCY(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.carry_and [\carry_and(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.jump_logic [\jump_logic(c_instr_size=32,c_ta...]
Compiling architecture imp of entity microblaze_v10_0_3.carry_or [\carry_or(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.Decode_gti [\Decode_gti(c_data_size=32,c_ins...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000001111111100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture ram32m_v of entity unisim.RAM32M [ram32m_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_RAM32M [\MB_RAM32M(c_target=artix7,c_use...]
Compiling architecture imp of entity microblaze_v10_0_3.Register_File_gti [\Register_File_gti(c_data_size=3...]
Compiling architecture imp of entity microblaze_v10_0_3.Operand_Select_gti [\Operand_Select_gti(c_data_size=...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="011000000111101010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v10_0_3.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100000011110101010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101000001010")(0...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT4 [\MB_LUT4(c_target=artix7,init="1...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MULT_AND [\MB_MULT_AND(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture imp of entity microblaze_v10_0_3.ALU [\ALU(c_data_size=32,c_allow_lut6...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.Shift_Logic_Module_gti [\Shift_Logic_Module_gti(c_data_s...]
Compiling architecture imp of entity microblaze_v10_0_3.mul_unit [\mul_unit(c_data_size=32,c_targe...]
Compiling architecture imp of entity microblaze_v10_0_3.Barrel_Shifter_gti [\Barrel_Shifter_gti(c_data_size=...]
Compiling architecture imp of entity microblaze_v10_0_3.WB_Mux_Bit [\WB_Mux_Bit(c_target=artix7,c_lu...]
Compiling architecture imp of entity microblaze_v10_0_3.WB_Mux [\WB_Mux(c_data_size=32,c_daddr_s...]
Compiling architecture imp of entity microblaze_v10_0_3.Zero_Detect_gti [\Zero_Detect_gti(c_data_size=32,...]
Compiling architecture imp of entity microblaze_v10_0_3.Byte_Doublet_Handle_gti [\Byte_Doublet_Handle_gti(c_data_...]
Compiling architecture imp of entity microblaze_v10_0_3.Data_Flow_Logic [\Data_Flow_Logic(c_data_size=32,...]
Compiling architecture msr_reg of entity microblaze_v10_0_3.msr_reg_gti [\msr_reg_gti(c_data_size=32,c_ta...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111110000000011...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v10_0_3.mux_bus [\mux_bus(c_target=artix7,c_allow...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="100101101001011010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDE [\MB_FDE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.exception_registers_gti [\exception_registers_gti(c_data_...]
Compiling architecture imp of entity microblaze_v10_0_3.Fpu [\Fpu(c_data_size=32,c_target=art...]
Compiling architecture imp of entity microblaze_v10_0_3.PVR [\PVR(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v10_0_3.Data_Flow_gti [\Data_Flow_gti(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v10_0_3.read_data_mux [\read_data_mux(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v10_0_3.instr_mux [\instr_mux(c_instr_size=32,c_tar...]
Compiling architecture imp of entity microblaze_v10_0_3.MMU [\MMU(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze_GTi [\MicroBlaze_GTi(c_num_sync_ff_cl...]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_bit [mb_sync_bit_default]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze_Core [\MicroBlaze_Core(c_freq=10000000...]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze [\MicroBlaze(c_freq=100000000,c_e...]
Compiling architecture uc_system_microblaze_0_0_arch of entity xil_defaultlib.uc_system_microblaze_0_0 [uc_system_microblaze_0_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_mux [\lmb_mux(c_baseaddr="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture uc_system_dlmb_bram_if_cntlr_0_arch of entity xil_defaultlib.uc_system_dlmb_bram_if_cntlr_0 [uc_system_dlmb_bram_if_cntlr_0_d...]
Compiling architecture imp of entity lmb_v10_v3_0_9.lmb_v10 [\lmb_v10(c_lmb_num_slaves=1)\]
Compiling architecture uc_system_dlmb_v10_0_arch of entity xil_defaultlib.uc_system_dlmb_v10_0 [uc_system_dlmb_v10_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_mux [\lmb_mux(c_baseaddr="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture uc_system_ilmb_bram_if_cntlr_0_arch of entity xil_defaultlib.uc_system_ilmb_bram_if_cntlr_0 [uc_system_ilmb_bram_if_cntlr_0_d...]
Compiling architecture uc_system_ilmb_v10_0_arch of entity xil_defaultlib.uc_system_ilmb_v10_0 [uc_system_ilmb_v10_0_default]
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="art...
Compiling module xil_defaultlib.uc_system_lmb_bram_0
Compiling module xil_defaultlib.microblaze_core_local_memory_imp...
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.proc_sys_reset [\proc_sys_reset(c_family="artix7...]
Compiling architecture uc_system_proc_sys_reset_0_0_arch of entity xil_defaultlib.uc_system_proc_sys_reset_0_0 [uc_system_proc_sys_reset_0_0_def...]
Compiling module xil_defaultlib.uc_system
Compiling module xil_defaultlib.uc_system_wrapper
Compiling module xil_defaultlib.sim_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/xsim.dir/sim_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/xsim.dir/sim_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Dec 12 20:33:24 2017. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Dec 12 20:33:24 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:35 . Memory (MB): peak = 1756.516 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '35' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_tb_behav -key {Behavioral:sim_1:Functional:sim_tb} -tclbatch {sim_tb.tcl} -view {D:/projects/itmo/io_lab2/io_lab2/sim_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
open_wave_config D:/projects/itmo/io_lab2/io_lab2/sim_tb_behav.wcfg
source sim_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module sim_tb.uc.uc_system_i.microblaze_core_local_memory.lmb_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:01:34 . Memory (MB): peak = 1762.598 ; gain = 36.754
run 15 us
relaunch_sim
INFO: [BD 41-1662] The design 'uc_system.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.v
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BRAM_Interconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Output_Compare_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/m00_couplers/auto_pc .
Exporting to file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system.hwh
Generated Block Design Tcl file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system_bd.tcl
Generated Hardware Definition File D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.hwdef
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Simulation'. Expected 'Generated', got 'Stale' for source 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd'
Generating merged BMM file for the design top 'sim_tb'...
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'sim_tb'...
Generating merged BMM file for the design top 'sim_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'sim_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
"xvlog -m64 --relax -prj sim_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/BRAM_Interconnect_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_Interconnect
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Timer_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Output_Compare_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Output_Compare
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_lmb_bram_0/sim/uc_system_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_xbar_1/sim/uc_system_xbar_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_xbar_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_CL8XN8
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1XIA5N0
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_OXA1LX
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_13GJAIL
INFO: [VRFC 10-311] analyzing module microblaze_core_local_memory_imp_1NATDEJ
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1EAWDMW
INFO: [VRFC 10-311] analyzing module uc_system
INFO: [VRFC 10-311] analyzing module uc_system_microblaze_core_axi_periph_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_BRAM_Interconnect_0_0/sim/uc_system_BRAM_Interconnect_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_BRAM_Interconnect_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_0_1/sim/uc_system_Timer_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_1_0/sim/uc_system_Timer_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Output_Compare_0_0/sim/uc_system_Output_Compare_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Output_Compare_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_auto_pc_0/sim/uc_system_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj sim_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_microblaze_0_0/sim/uc_system_microblaze_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_microblaze_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_proc_sys_reset_0_0/sim/uc_system_proc_sys_reset_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_proc_sys_reset_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_timer_0_0/sim/uc_system_axi_timer_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_timer_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_gpio_0_0/sim/uc_system_axi_gpio_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_gpio_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_v10_0/sim/uc_system_dlmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_v10_0/sim/uc_system_ilmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_bram_if_cntlr_0/sim/uc_system_dlmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_bram_if_cntlr_0/sim/uc_system_ilmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_bram_ctrl_0_0/sim/uc_system_axi_bram_ctrl_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_bram_ctrl_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_uartlite_0_0/sim/uc_system_axi_uartlite_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_uartlite_0_0
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 1792.566 ; gain = 29.863
INFO: [BD 41-1662] The design 'uc_system.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.v
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BRAM_Interconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Output_Compare_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/m00_couplers/auto_pc .
Exporting to file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system.hwh
Generated Block Design Tcl file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system_bd.tcl
Generated Hardware Definition File D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.hwdef
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Simulation'. Expected 'Generated', got 'Stale' for source 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd'
Generating merged BMM file for the design top 'sim_tb'...
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 206035205e6a4252becb06e547722e01 --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v10_0_3 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_11 -L axi_lite_ipif_v3_0_4 -L lib_pkg_v1_0_2 -L axi_timer_v2_0_15 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_15 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_12 -L blk_mem_gen_v8_3_6 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_13 -L fifo_generator_v13_1_4 -L axi_data_fifo_v2_1_12 -L axi_crossbar_v2_1_14 -L axi_bram_ctrl_v4_0_11 -L lib_srl_fifo_v1_0_2 -L axi_uartlite_v2_0_17 -L axi_protocol_converter_v2_1_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_behav xil_defaultlib.sim_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 12 for port m_axi_arprot [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:2373]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 12 for port m_axi_awprot [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:2377]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package axi_bram_ctrl_v4_0_11.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package axi_timer_v2_0_15.tc_types
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package microblaze_v10_0_3.microblaze_types
Compiling package microblaze_v10_0_3.microblaze_isa
Compiling package microblaze_v10_0_3.mmu_types
Compiling package lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_funcs
Compiling module xil_defaultlib.BRAM_Interconnect(addr1_1=12,add...
Compiling module xil_defaultlib.uc_system_BRAM_Interconnect_0_0
Compiling module xil_defaultlib.Output_Compare
Compiling module xil_defaultlib.uc_system_Output_Compare_0_0
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.uc_system_Timer_0_1
Compiling module xil_defaultlib.Timer(ADDRESS=12)
Compiling module xil_defaultlib.uc_system_Timer_1_0
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.wrap_brst [\wrap_brst(c_axi_addr_width=13,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_0_11.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.wr_chnl [\wr_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.rd_chnl [\rd_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.full_axi [\full_axi(c_s_axi_addr_width=13,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=20...]
Compiling architecture uc_system_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.uc_system_axi_bram_ctrl_0_0 [uc_system_axi_bram_ctrl_0_0_defa...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_single_bit=0,c_vecto...]
Compiling architecture imp of entity axi_gpio_v2_0_15.GPIO_Core [\GPIO_Core(c_aw=9,c_gpio_width=1...]
Compiling architecture imp of entity axi_gpio_v2_0_15.axi_gpio [\axi_gpio(c_family="artix7",c_gp...]
Compiling architecture uc_system_axi_gpio_0_0_arch of entity xil_defaultlib.uc_system_axi_gpio_0_0 [uc_system_axi_gpio_0_0_default]
Compiling module axi_protocol_converter_v2_1_13.axi_protocol_converter_v2_1_13_a...
Compiling module xil_defaultlib.uc_system_auto_pc_0
Compiling module xil_defaultlib.m00_couplers_imp_CL8XN8
Compiling module xil_defaultlib.m01_couplers_imp_1XIA5N0
Compiling module xil_defaultlib.m02_couplers_imp_OXA1LX
Compiling module xil_defaultlib.m03_couplers_imp_13GJAIL
Compiling module xil_defaultlib.s00_couplers_imp_1EAWDMW
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_addr_decode...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_splitter(C_...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_splitter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_register_slice_v2_1_13.axi_register_slice_v2_1_13_axic_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_decerr_slav...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_crossbar_sa...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_axi_crossba...
Compiling module xil_defaultlib.uc_system_xbar_1
Compiling module xil_defaultlib.uc_system_microblaze_core_axi_pe...
Compiling architecture imp of entity axi_timer_v2_0_15.mux_onehot_f [\mux_onehot_f(c_nb=6,c_family="a...]
Compiling architecture imp of entity axi_timer_v2_0_15.counter_f [\counter_f(c_num_bits=32,c_famil...]
Compiling architecture imp of entity axi_timer_v2_0_15.count_module [\count_module(c_family="artix7")...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111001010")(0...]
Compiling architecture fdrse_v of entity unisim.FDRSE [fdrse_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_mtbf_stages=4)\]
Compiling architecture imp of entity axi_timer_v2_0_15.timer_control [\timer_control(c_ard_num_ce_arra...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture fdrs_v of entity unisim.FDRS [fdrs_default]
Compiling architecture imp of entity axi_timer_v2_0_15.tc_core [\tc_core(c_family="artix7",c_ard...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=5,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture imp of entity axi_timer_v2_0_15.axi_timer [\axi_timer(c_family="artix7")(1,...]
Compiling architecture uc_system_axi_timer_0_0_arch of entity xil_defaultlib.uc_system_axi_timer_0_0 [uc_system_axi_timer_0_0_default]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.baudrate [\baudrate(c_ratio=651)\]
Compiling architecture behavioral of entity axi_uartlite_v2_0_17.dynshreg_i_f [\dynshreg_i_f(c_depth=16,c_famil...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_family=...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_rx [\uartlite_rx(c_family="artix7")(...]
Compiling architecture behavioral of entity axi_uartlite_v2_0_17.dynshreg_i_f [\dynshreg_i_f(c_depth=16,c_init_...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_tx [\uartlite_tx(c_family="artix7")(...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_core [\uartlite_core(c_family="artix7"...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=4,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.axi_uartlite [\axi_uartlite(c_family="artix7")...]
Compiling architecture uc_system_axi_uartlite_0_0_arch of entity xil_defaultlib.uc_system_axi_uartlite_0_0 [uc_system_axi_uartlite_0_0_defau...]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.uc_system_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.uc_system_clk_wiz_0_0
Compiling architecture imp of entity microblaze_v10_0_3.DAXI_interface [\DAXI_interface(c_data_size=32,c...]
Compiling architecture and2b1l_v of entity unisim.AND2B1L [and2b1l_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_AND2B1L [\MB_AND2B1L(c_target=artix7)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0011111111111111")...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000000011011")...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(15,0)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000001100100")...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0010010000000000")...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_bit [\mb_sync_bit(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_vec [\mb_sync_vec(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_bit [\mb_sync_bit(c_levels=1)\]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_vec [\mb_sync_vec(c_width=10)\]
Compiling architecture srlc16e_v of entity unisim.SRLC16E [\SRLC16E(0,15)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRLC16E [\MB_SRLC16E(c_target=artix7,c_us...]
Compiling architecture imp of entity microblaze_v10_0_3.address_hit [\address_hit(c_target=artix7,c_f...]
Compiling architecture imp of entity microblaze_v10_0_3.Debug [\Debug(c_data_size=32,c_instr_si...]
Compiling architecture imp of entity microblaze_v10_0_3.interrupt_mode_converter [\interrupt_mode_converter(c_edge...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDRE [\MB_FDRE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXCY_XORCY [\MB_MUXCY_XORCY(c_target=artix7)...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXF7 [\MB_MUXF7(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDR [\MB_FDR(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.PC_Module_gti [\PC_Module_gti(c_data_size=32,c_...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fds_v of entity unisim.FDS [fds_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDS [\MB_FDS(c_target=artix7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture imp of entity microblaze_v10_0_3.PreFetch_Buffer_gti [\PreFetch_Buffer_gti(c_data_size...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXCY [\MB_MUXCY(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.carry_and [\carry_and(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.jump_logic [\jump_logic(c_instr_size=32,c_ta...]
Compiling architecture imp of entity microblaze_v10_0_3.carry_or [\carry_or(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.Decode_gti [\Decode_gti(c_data_size=32,c_ins...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000001111111100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture ram32m_v of entity unisim.RAM32M [ram32m_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_RAM32M [\MB_RAM32M(c_target=artix7,c_use...]
Compiling architecture imp of entity microblaze_v10_0_3.Register_File_gti [\Register_File_gti(c_data_size=3...]
Compiling architecture imp of entity microblaze_v10_0_3.Operand_Select_gti [\Operand_Select_gti(c_data_size=...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="011000000111101010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v10_0_3.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100000011110101010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101000001010")(0...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT4 [\MB_LUT4(c_target=artix7,init="1...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MULT_AND [\MB_MULT_AND(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture imp of entity microblaze_v10_0_3.ALU [\ALU(c_data_size=32,c_allow_lut6...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.Shift_Logic_Module_gti [\Shift_Logic_Module_gti(c_data_s...]
Compiling architecture imp of entity microblaze_v10_0_3.mul_unit [\mul_unit(c_data_size=32,c_targe...]
Compiling architecture imp of entity microblaze_v10_0_3.Barrel_Shifter_gti [\Barrel_Shifter_gti(c_data_size=...]
Compiling architecture imp of entity microblaze_v10_0_3.WB_Mux_Bit [\WB_Mux_Bit(c_target=artix7,c_lu...]
Compiling architecture imp of entity microblaze_v10_0_3.WB_Mux [\WB_Mux(c_data_size=32,c_daddr_s...]
Compiling architecture imp of entity microblaze_v10_0_3.Zero_Detect_gti [\Zero_Detect_gti(c_data_size=32,...]
Compiling architecture imp of entity microblaze_v10_0_3.Byte_Doublet_Handle_gti [\Byte_Doublet_Handle_gti(c_data_...]
Compiling architecture imp of entity microblaze_v10_0_3.Data_Flow_Logic [\Data_Flow_Logic(c_data_size=32,...]
Compiling architecture msr_reg of entity microblaze_v10_0_3.msr_reg_gti [\msr_reg_gti(c_data_size=32,c_ta...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111110000000011...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v10_0_3.mux_bus [\mux_bus(c_target=artix7,c_allow...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="100101101001011010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDE [\MB_FDE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.exception_registers_gti [\exception_registers_gti(c_data_...]
Compiling architecture imp of entity microblaze_v10_0_3.Fpu [\Fpu(c_data_size=32,c_target=art...]
Compiling architecture imp of entity microblaze_v10_0_3.PVR [\PVR(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v10_0_3.Data_Flow_gti [\Data_Flow_gti(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v10_0_3.read_data_mux [\read_data_mux(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v10_0_3.instr_mux [\instr_mux(c_instr_size=32,c_tar...]
Compiling architecture imp of entity microblaze_v10_0_3.MMU [\MMU(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze_GTi [\MicroBlaze_GTi(c_num_sync_ff_cl...]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_bit [mb_sync_bit_default]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze_Core [\MicroBlaze_Core(c_freq=10000000...]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze [\MicroBlaze(c_freq=100000000,c_e...]
Compiling architecture uc_system_microblaze_0_0_arch of entity xil_defaultlib.uc_system_microblaze_0_0 [uc_system_microblaze_0_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_mux [\lmb_mux(c_baseaddr="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture uc_system_dlmb_bram_if_cntlr_0_arch of entity xil_defaultlib.uc_system_dlmb_bram_if_cntlr_0 [uc_system_dlmb_bram_if_cntlr_0_d...]
Compiling architecture imp of entity lmb_v10_v3_0_9.lmb_v10 [\lmb_v10(c_lmb_num_slaves=1)\]
Compiling architecture uc_system_dlmb_v10_0_arch of entity xil_defaultlib.uc_system_dlmb_v10_0 [uc_system_dlmb_v10_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_mux [\lmb_mux(c_baseaddr="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture uc_system_ilmb_bram_if_cntlr_0_arch of entity xil_defaultlib.uc_system_ilmb_bram_if_cntlr_0 [uc_system_ilmb_bram_if_cntlr_0_d...]
Compiling architecture uc_system_ilmb_v10_0_arch of entity xil_defaultlib.uc_system_ilmb_v10_0 [uc_system_ilmb_v10_0_default]
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="art...
Compiling module xil_defaultlib.uc_system_lmb_bram_0
Compiling module xil_defaultlib.microblaze_core_local_memory_imp...
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.proc_sys_reset [\proc_sys_reset(c_family="artix7...]
Compiling architecture uc_system_proc_sys_reset_0_0_arch of entity xil_defaultlib.uc_system_proc_sys_reset_0_0 [uc_system_proc_sys_reset_0_0_def...]
Compiling module xil_defaultlib.uc_system
Compiling module xil_defaultlib.uc_system_wrapper
Compiling module xil_defaultlib.sim_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:25 . Memory (MB): peak = 1817.410 ; gain = 0.004
INFO: [USF-XSim-69] 'elaborate' step finished in '25' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:43 . Memory (MB): peak = 1817.410 ; gain = 24.844
Vivado Simulator 2017.2
Time resolution is 1 ps
Block Memory Generator module sim_tb.uc.uc_system_i.microblaze_core_local_memory.lmb_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:01:10 . Memory (MB): peak = 1825.488 ; gain = 62.785
run 15 us
open_bd_design {D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd}
open_bd_design {D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd}
open_bd_design {D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd}
update_module_reference uc_system_BRAM_Interconnect_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/uc_system_BRAM_Interconnect_0_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded uc_system_BRAM_Interconnect_0_0 from BRAM_Interconnect_v1_0 1.0 to BRAM_Interconnect_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_bram_ctrl_0/bram_clk_a(clk) and /BRAM_Interconnect_0_upgraded_ipi/clk_i(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_bram_ctrl_0/bram_rst_a(rst) and /BRAM_Interconnect_0_upgraded_ipi/rst_i(undef)
Wrote  : <D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd> 
Wrote  : <D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/ui/bd_9844dd40.ui> 
close_sim
INFO: [Simtcl 6-16] Simulation closed
generate_target Simulation [get_files D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd]
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.0-1] /axi_bram_ctrl_0: PORT /axi_bram_ctrl_0/BRAM_PORTA is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.0-1] /axi_bram_ctrl_0: PORT /axi_bram_ctrl_0/BRAM_PORTA is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
Wrote  : <D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd> 
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.v
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BRAM_Interconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Output_Compare_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/m00_couplers/auto_pc .
Exporting to file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system.hwh
Generated Block Design Tcl file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system_bd.tcl
Generated Hardware Definition File D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.hwdef
generate_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1856.664 ; gain = 5.152
export_ip_user_files -of_objects [get_files D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd] -no_script -force -quiet
launch_simulation
INFO: [BD 41-1662] The design 'uc_system.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.v
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BRAM_Interconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Output_Compare_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/m00_couplers/auto_pc .
Exporting to file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system.hwh
Generated Block Design Tcl file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system_bd.tcl
Generated Hardware Definition File D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.hwdef
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Simulation'. Expected 'Generated', got 'Stale' for source 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd'
Generating merged BMM file for the design top 'sim_tb'...
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'sim_tb'...
Generating merged BMM file for the design top 'sim_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'sim_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
"xvlog -m64 --relax -prj sim_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/BRAM_Interconnect_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_Interconnect
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Timer_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Output_Compare_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Output_Compare
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_lmb_bram_0/sim/uc_system_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_xbar_1/sim/uc_system_xbar_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_xbar_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_CL8XN8
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1XIA5N0
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_OXA1LX
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_13GJAIL
INFO: [VRFC 10-311] analyzing module microblaze_core_local_memory_imp_1NATDEJ
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1EAWDMW
INFO: [VRFC 10-311] analyzing module uc_system
INFO: [VRFC 10-311] analyzing module uc_system_microblaze_core_axi_periph_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_BRAM_Interconnect_0_0/sim/uc_system_BRAM_Interconnect_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_BRAM_Interconnect_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_0_1/sim/uc_system_Timer_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_1_0/sim/uc_system_Timer_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Output_Compare_0_0/sim/uc_system_Output_Compare_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Output_Compare_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_auto_pc_0/sim/uc_system_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj sim_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_microblaze_0_0/sim/uc_system_microblaze_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_microblaze_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_proc_sys_reset_0_0/sim/uc_system_proc_sys_reset_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_proc_sys_reset_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_timer_0_0/sim/uc_system_axi_timer_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_timer_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_gpio_0_0/sim/uc_system_axi_gpio_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_gpio_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_v10_0/sim/uc_system_dlmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_v10_0/sim/uc_system_ilmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_bram_if_cntlr_0/sim/uc_system_dlmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_bram_if_cntlr_0/sim/uc_system_ilmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_bram_ctrl_0_0/sim/uc_system_axi_bram_ctrl_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_bram_ctrl_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_uartlite_0_0/sim/uc_system_axi_uartlite_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_uartlite_0_0
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 206035205e6a4252becb06e547722e01 --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v10_0_3 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_11 -L axi_lite_ipif_v3_0_4 -L lib_pkg_v1_0_2 -L axi_timer_v2_0_15 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_15 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_12 -L blk_mem_gen_v8_3_6 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_13 -L fifo_generator_v13_1_4 -L axi_data_fifo_v2_1_12 -L axi_crossbar_v2_1_14 -L axi_bram_ctrl_v4_0_11 -L lib_srl_fifo_v1_0_2 -L axi_uartlite_v2_0_17 -L axi_protocol_converter_v2_1_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_behav xil_defaultlib.sim_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 12 for port m_axi_arprot [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:2373]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 12 for port m_axi_awprot [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:2377]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package axi_bram_ctrl_v4_0_11.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package axi_timer_v2_0_15.tc_types
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package microblaze_v10_0_3.microblaze_types
Compiling package microblaze_v10_0_3.microblaze_isa
Compiling package microblaze_v10_0_3.mmu_types
Compiling package lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_funcs
Compiling module xil_defaultlib.BRAM_Interconnect(addr1_1=12,add...
Compiling module xil_defaultlib.uc_system_BRAM_Interconnect_0_0
Compiling module xil_defaultlib.Output_Compare
Compiling module xil_defaultlib.uc_system_Output_Compare_0_0
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.uc_system_Timer_0_1
Compiling module xil_defaultlib.Timer(ADDRESS=12)
Compiling module xil_defaultlib.uc_system_Timer_1_0
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.wrap_brst [\wrap_brst(c_axi_addr_width=13,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_0_11.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.wr_chnl [\wr_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.rd_chnl [\rd_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.full_axi [\full_axi(c_s_axi_addr_width=13,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=20...]
Compiling architecture uc_system_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.uc_system_axi_bram_ctrl_0_0 [uc_system_axi_bram_ctrl_0_0_defa...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_single_bit=0,c_vecto...]
Compiling architecture imp of entity axi_gpio_v2_0_15.GPIO_Core [\GPIO_Core(c_aw=9,c_gpio_width=1...]
Compiling architecture imp of entity axi_gpio_v2_0_15.axi_gpio [\axi_gpio(c_family="artix7",c_gp...]
Compiling architecture uc_system_axi_gpio_0_0_arch of entity xil_defaultlib.uc_system_axi_gpio_0_0 [uc_system_axi_gpio_0_0_default]
Compiling module axi_protocol_converter_v2_1_13.axi_protocol_converter_v2_1_13_a...
Compiling module xil_defaultlib.uc_system_auto_pc_0
Compiling module xil_defaultlib.m00_couplers_imp_CL8XN8
Compiling module xil_defaultlib.m01_couplers_imp_1XIA5N0
Compiling module xil_defaultlib.m02_couplers_imp_OXA1LX
Compiling module xil_defaultlib.m03_couplers_imp_13GJAIL
Compiling module xil_defaultlib.s00_couplers_imp_1EAWDMW
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_addr_decode...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_splitter(C_...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_splitter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_register_slice_v2_1_13.axi_register_slice_v2_1_13_axic_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_decerr_slav...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_crossbar_sa...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_axi_crossba...
Compiling module xil_defaultlib.uc_system_xbar_1
Compiling module xil_defaultlib.uc_system_microblaze_core_axi_pe...
Compiling architecture imp of entity axi_timer_v2_0_15.mux_onehot_f [\mux_onehot_f(c_nb=6,c_family="a...]
Compiling architecture imp of entity axi_timer_v2_0_15.counter_f [\counter_f(c_num_bits=32,c_famil...]
Compiling architecture imp of entity axi_timer_v2_0_15.count_module [\count_module(c_family="artix7")...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111001010")(0...]
Compiling architecture fdrse_v of entity unisim.FDRSE [fdrse_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_mtbf_stages=4)\]
Compiling architecture imp of entity axi_timer_v2_0_15.timer_control [\timer_control(c_ard_num_ce_arra...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture fdrs_v of entity unisim.FDRS [fdrs_default]
Compiling architecture imp of entity axi_timer_v2_0_15.tc_core [\tc_core(c_family="artix7",c_ard...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=5,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture imp of entity axi_timer_v2_0_15.axi_timer [\axi_timer(c_family="artix7")(1,...]
Compiling architecture uc_system_axi_timer_0_0_arch of entity xil_defaultlib.uc_system_axi_timer_0_0 [uc_system_axi_timer_0_0_default]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.baudrate [\baudrate(c_ratio=651)\]
Compiling architecture behavioral of entity axi_uartlite_v2_0_17.dynshreg_i_f [\dynshreg_i_f(c_depth=16,c_famil...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_family=...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_rx [\uartlite_rx(c_family="artix7")(...]
Compiling architecture behavioral of entity axi_uartlite_v2_0_17.dynshreg_i_f [\dynshreg_i_f(c_depth=16,c_init_...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_tx [\uartlite_tx(c_family="artix7")(...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_core [\uartlite_core(c_family="artix7"...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=4,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.axi_uartlite [\axi_uartlite(c_family="artix7")...]
Compiling architecture uc_system_axi_uartlite_0_0_arch of entity xil_defaultlib.uc_system_axi_uartlite_0_0 [uc_system_axi_uartlite_0_0_defau...]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.uc_system_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.uc_system_clk_wiz_0_0
Compiling architecture imp of entity microblaze_v10_0_3.DAXI_interface [\DAXI_interface(c_data_size=32,c...]
Compiling architecture and2b1l_v of entity unisim.AND2B1L [and2b1l_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_AND2B1L [\MB_AND2B1L(c_target=artix7)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0011111111111111")...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000000011011")...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(15,0)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000001100100")...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0010010000000000")...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_bit [\mb_sync_bit(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_vec [\mb_sync_vec(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_bit [\mb_sync_bit(c_levels=1)\]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_vec [\mb_sync_vec(c_width=10)\]
Compiling architecture srlc16e_v of entity unisim.SRLC16E [\SRLC16E(0,15)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRLC16E [\MB_SRLC16E(c_target=artix7,c_us...]
Compiling architecture imp of entity microblaze_v10_0_3.address_hit [\address_hit(c_target=artix7,c_f...]
Compiling architecture imp of entity microblaze_v10_0_3.Debug [\Debug(c_data_size=32,c_instr_si...]
Compiling architecture imp of entity microblaze_v10_0_3.interrupt_mode_converter [\interrupt_mode_converter(c_edge...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDRE [\MB_FDRE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXCY_XORCY [\MB_MUXCY_XORCY(c_target=artix7)...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXF7 [\MB_MUXF7(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDR [\MB_FDR(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.PC_Module_gti [\PC_Module_gti(c_data_size=32,c_...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fds_v of entity unisim.FDS [fds_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDS [\MB_FDS(c_target=artix7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture imp of entity microblaze_v10_0_3.PreFetch_Buffer_gti [\PreFetch_Buffer_gti(c_data_size...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXCY [\MB_MUXCY(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.carry_and [\carry_and(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.jump_logic [\jump_logic(c_instr_size=32,c_ta...]
Compiling architecture imp of entity microblaze_v10_0_3.carry_or [\carry_or(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.Decode_gti [\Decode_gti(c_data_size=32,c_ins...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000001111111100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture ram32m_v of entity unisim.RAM32M [ram32m_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_RAM32M [\MB_RAM32M(c_target=artix7,c_use...]
Compiling architecture imp of entity microblaze_v10_0_3.Register_File_gti [\Register_File_gti(c_data_size=3...]
Compiling architecture imp of entity microblaze_v10_0_3.Operand_Select_gti [\Operand_Select_gti(c_data_size=...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="011000000111101010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v10_0_3.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100000011110101010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101000001010")(0...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT4 [\MB_LUT4(c_target=artix7,init="1...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MULT_AND [\MB_MULT_AND(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture imp of entity microblaze_v10_0_3.ALU [\ALU(c_data_size=32,c_allow_lut6...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.Shift_Logic_Module_gti [\Shift_Logic_Module_gti(c_data_s...]
Compiling architecture imp of entity microblaze_v10_0_3.mul_unit [\mul_unit(c_data_size=32,c_targe...]
Compiling architecture imp of entity microblaze_v10_0_3.Barrel_Shifter_gti [\Barrel_Shifter_gti(c_data_size=...]
Compiling architecture imp of entity microblaze_v10_0_3.WB_Mux_Bit [\WB_Mux_Bit(c_target=artix7,c_lu...]
Compiling architecture imp of entity microblaze_v10_0_3.WB_Mux [\WB_Mux(c_data_size=32,c_daddr_s...]
Compiling architecture imp of entity microblaze_v10_0_3.Zero_Detect_gti [\Zero_Detect_gti(c_data_size=32,...]
Compiling architecture imp of entity microblaze_v10_0_3.Byte_Doublet_Handle_gti [\Byte_Doublet_Handle_gti(c_data_...]
Compiling architecture imp of entity microblaze_v10_0_3.Data_Flow_Logic [\Data_Flow_Logic(c_data_size=32,...]
Compiling architecture msr_reg of entity microblaze_v10_0_3.msr_reg_gti [\msr_reg_gti(c_data_size=32,c_ta...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111110000000011...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v10_0_3.mux_bus [\mux_bus(c_target=artix7,c_allow...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="100101101001011010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDE [\MB_FDE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.exception_registers_gti [\exception_registers_gti(c_data_...]
Compiling architecture imp of entity microblaze_v10_0_3.Fpu [\Fpu(c_data_size=32,c_target=art...]
Compiling architecture imp of entity microblaze_v10_0_3.PVR [\PVR(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v10_0_3.Data_Flow_gti [\Data_Flow_gti(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v10_0_3.read_data_mux [\read_data_mux(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v10_0_3.instr_mux [\instr_mux(c_instr_size=32,c_tar...]
Compiling architecture imp of entity microblaze_v10_0_3.MMU [\MMU(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze_GTi [\MicroBlaze_GTi(c_num_sync_ff_cl...]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_bit [mb_sync_bit_default]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze_Core [\MicroBlaze_Core(c_freq=10000000...]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze [\MicroBlaze(c_freq=100000000,c_e...]
Compiling architecture uc_system_microblaze_0_0_arch of entity xil_defaultlib.uc_system_microblaze_0_0 [uc_system_microblaze_0_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_mux [\lmb_mux(c_baseaddr="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture uc_system_dlmb_bram_if_cntlr_0_arch of entity xil_defaultlib.uc_system_dlmb_bram_if_cntlr_0 [uc_system_dlmb_bram_if_cntlr_0_d...]
Compiling architecture imp of entity lmb_v10_v3_0_9.lmb_v10 [\lmb_v10(c_lmb_num_slaves=1)\]
Compiling architecture uc_system_dlmb_v10_0_arch of entity xil_defaultlib.uc_system_dlmb_v10_0 [uc_system_dlmb_v10_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_mux [\lmb_mux(c_baseaddr="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture uc_system_ilmb_bram_if_cntlr_0_arch of entity xil_defaultlib.uc_system_ilmb_bram_if_cntlr_0 [uc_system_ilmb_bram_if_cntlr_0_d...]
Compiling architecture uc_system_ilmb_v10_0_arch of entity xil_defaultlib.uc_system_ilmb_v10_0 [uc_system_ilmb_v10_0_default]
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="art...
Compiling module xil_defaultlib.uc_system_lmb_bram_0
Compiling module xil_defaultlib.microblaze_core_local_memory_imp...
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.proc_sys_reset [\proc_sys_reset(c_family="artix7...]
Compiling architecture uc_system_proc_sys_reset_0_0_arch of entity xil_defaultlib.uc_system_proc_sys_reset_0_0 [uc_system_proc_sys_reset_0_0_def...]
Compiling module xil_defaultlib.uc_system
Compiling module xil_defaultlib.uc_system_wrapper
Compiling module xil_defaultlib.sim_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/xsim.dir/sim_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/xsim.dir/sim_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Dec 12 20:44:07 2017. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Dec 12 20:44:07 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:31 . Memory (MB): peak = 1884.680 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '30' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_tb_behav -key {Behavioral:sim_1:Functional:sim_tb} -tclbatch {sim_tb.tcl} -view {D:/projects/itmo/io_lab2/io_lab2/sim_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
open_wave_config D:/projects/itmo/io_lab2/io_lab2/sim_tb_behav.wcfg
source sim_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module sim_tb.uc.uc_system_i.microblaze_core_local_memory.lmb_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:57 . Memory (MB): peak = 1891.422 ; gain = 34.758
run 15 us
open_bd_design {D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd}
startgroup
set_property -dict [list CONFIG.addr2_1 {11} CONFIG.addr3_1 {23}] [get_bd_cells BRAM_Interconnect_0]
endgroup
close_sim
INFO: [Simtcl 6-16] Simulation closed
generate_target Simulation [get_files D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd]
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.0-1] /axi_bram_ctrl_0: PORT /axi_bram_ctrl_0/BRAM_PORTA is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.0-1] /axi_bram_ctrl_0: PORT /axi_bram_ctrl_0/BRAM_PORTA is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
Wrote  : <D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd> 
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.v
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BRAM_Interconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Output_Compare_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/m00_couplers/auto_pc .
Exporting to file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system.hwh
Generated Block Design Tcl file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system_bd.tcl
Generated Hardware Definition File D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.hwdef
generate_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1912.063 ; gain = 19.348
export_ip_user_files -of_objects [get_files D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd] -no_script -force -quiet
launch_simulation
INFO: [BD 41-1662] The design 'uc_system.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.v
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BRAM_Interconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Output_Compare_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/m00_couplers/auto_pc .
Exporting to file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system.hwh
Generated Block Design Tcl file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system_bd.tcl
Generated Hardware Definition File D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.hwdef
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Simulation'. Expected 'Generated', got 'Stale' for source 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd'
Generating merged BMM file for the design top 'sim_tb'...
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'sim_tb'...
Generating merged BMM file for the design top 'sim_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'sim_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
"xvlog -m64 --relax -prj sim_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/BRAM_Interconnect_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_Interconnect
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Timer_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Output_Compare_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Output_Compare
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_lmb_bram_0/sim/uc_system_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_xbar_1/sim/uc_system_xbar_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_xbar_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_CL8XN8
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1XIA5N0
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_OXA1LX
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_13GJAIL
INFO: [VRFC 10-311] analyzing module microblaze_core_local_memory_imp_1NATDEJ
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1EAWDMW
INFO: [VRFC 10-311] analyzing module uc_system
INFO: [VRFC 10-311] analyzing module uc_system_microblaze_core_axi_periph_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_BRAM_Interconnect_0_0/sim/uc_system_BRAM_Interconnect_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_BRAM_Interconnect_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_0_1/sim/uc_system_Timer_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_1_0/sim/uc_system_Timer_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Output_Compare_0_0/sim/uc_system_Output_Compare_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Output_Compare_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_auto_pc_0/sim/uc_system_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj sim_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_microblaze_0_0/sim/uc_system_microblaze_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_microblaze_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_proc_sys_reset_0_0/sim/uc_system_proc_sys_reset_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_proc_sys_reset_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_timer_0_0/sim/uc_system_axi_timer_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_timer_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_gpio_0_0/sim/uc_system_axi_gpio_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_gpio_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_v10_0/sim/uc_system_dlmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_v10_0/sim/uc_system_ilmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_bram_if_cntlr_0/sim/uc_system_dlmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_bram_if_cntlr_0/sim/uc_system_ilmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_bram_ctrl_0_0/sim/uc_system_axi_bram_ctrl_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_bram_ctrl_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_uartlite_0_0/sim/uc_system_axi_uartlite_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_uartlite_0_0
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 206035205e6a4252becb06e547722e01 --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v10_0_3 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_11 -L axi_lite_ipif_v3_0_4 -L lib_pkg_v1_0_2 -L axi_timer_v2_0_15 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_15 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_12 -L blk_mem_gen_v8_3_6 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_13 -L fifo_generator_v13_1_4 -L axi_data_fifo_v2_1_12 -L axi_crossbar_v2_1_14 -L axi_bram_ctrl_v4_0_11 -L lib_srl_fifo_v1_0_2 -L axi_uartlite_v2_0_17 -L axi_protocol_converter_v2_1_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_behav xil_defaultlib.sim_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 12 for port m_axi_arprot [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:2373]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 12 for port m_axi_awprot [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:2377]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package axi_bram_ctrl_v4_0_11.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package axi_timer_v2_0_15.tc_types
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package microblaze_v10_0_3.microblaze_types
Compiling package microblaze_v10_0_3.microblaze_isa
Compiling package microblaze_v10_0_3.mmu_types
Compiling package lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_funcs
Compiling module xil_defaultlib.BRAM_Interconnect(addr1_1=12,add...
Compiling module xil_defaultlib.uc_system_BRAM_Interconnect_0_0
Compiling module xil_defaultlib.Output_Compare
Compiling module xil_defaultlib.uc_system_Output_Compare_0_0
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.uc_system_Timer_0_1
Compiling module xil_defaultlib.Timer(ADDRESS=12)
Compiling module xil_defaultlib.uc_system_Timer_1_0
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.wrap_brst [\wrap_brst(c_axi_addr_width=13,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_0_11.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.wr_chnl [\wr_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.rd_chnl [\rd_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.full_axi [\full_axi(c_s_axi_addr_width=13,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=20...]
Compiling architecture uc_system_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.uc_system_axi_bram_ctrl_0_0 [uc_system_axi_bram_ctrl_0_0_defa...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_single_bit=0,c_vecto...]
Compiling architecture imp of entity axi_gpio_v2_0_15.GPIO_Core [\GPIO_Core(c_aw=9,c_gpio_width=1...]
Compiling architecture imp of entity axi_gpio_v2_0_15.axi_gpio [\axi_gpio(c_family="artix7",c_gp...]
Compiling architecture uc_system_axi_gpio_0_0_arch of entity xil_defaultlib.uc_system_axi_gpio_0_0 [uc_system_axi_gpio_0_0_default]
Compiling module axi_protocol_converter_v2_1_13.axi_protocol_converter_v2_1_13_a...
Compiling module xil_defaultlib.uc_system_auto_pc_0
Compiling module xil_defaultlib.m00_couplers_imp_CL8XN8
Compiling module xil_defaultlib.m01_couplers_imp_1XIA5N0
Compiling module xil_defaultlib.m02_couplers_imp_OXA1LX
Compiling module xil_defaultlib.m03_couplers_imp_13GJAIL
Compiling module xil_defaultlib.s00_couplers_imp_1EAWDMW
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_addr_decode...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_splitter(C_...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_splitter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_register_slice_v2_1_13.axi_register_slice_v2_1_13_axic_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_decerr_slav...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_crossbar_sa...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_axi_crossba...
Compiling module xil_defaultlib.uc_system_xbar_1
Compiling module xil_defaultlib.uc_system_microblaze_core_axi_pe...
Compiling architecture imp of entity axi_timer_v2_0_15.mux_onehot_f [\mux_onehot_f(c_nb=6,c_family="a...]
Compiling architecture imp of entity axi_timer_v2_0_15.counter_f [\counter_f(c_num_bits=32,c_famil...]
Compiling architecture imp of entity axi_timer_v2_0_15.count_module [\count_module(c_family="artix7")...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111001010")(0...]
Compiling architecture fdrse_v of entity unisim.FDRSE [fdrse_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_mtbf_stages=4)\]
Compiling architecture imp of entity axi_timer_v2_0_15.timer_control [\timer_control(c_ard_num_ce_arra...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture fdrs_v of entity unisim.FDRS [fdrs_default]
Compiling architecture imp of entity axi_timer_v2_0_15.tc_core [\tc_core(c_family="artix7",c_ard...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=5,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture imp of entity axi_timer_v2_0_15.axi_timer [\axi_timer(c_family="artix7")(1,...]
Compiling architecture uc_system_axi_timer_0_0_arch of entity xil_defaultlib.uc_system_axi_timer_0_0 [uc_system_axi_timer_0_0_default]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.baudrate [\baudrate(c_ratio=651)\]
Compiling architecture behavioral of entity axi_uartlite_v2_0_17.dynshreg_i_f [\dynshreg_i_f(c_depth=16,c_famil...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_family=...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_rx [\uartlite_rx(c_family="artix7")(...]
Compiling architecture behavioral of entity axi_uartlite_v2_0_17.dynshreg_i_f [\dynshreg_i_f(c_depth=16,c_init_...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_tx [\uartlite_tx(c_family="artix7")(...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_core [\uartlite_core(c_family="artix7"...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=4,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.axi_uartlite [\axi_uartlite(c_family="artix7")...]
Compiling architecture uc_system_axi_uartlite_0_0_arch of entity xil_defaultlib.uc_system_axi_uartlite_0_0 [uc_system_axi_uartlite_0_0_defau...]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.uc_system_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.uc_system_clk_wiz_0_0
Compiling architecture imp of entity microblaze_v10_0_3.DAXI_interface [\DAXI_interface(c_data_size=32,c...]
Compiling architecture and2b1l_v of entity unisim.AND2B1L [and2b1l_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_AND2B1L [\MB_AND2B1L(c_target=artix7)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0011111111111111")...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000000011011")...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(15,0)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000001100100")...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0010010000000000")...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_bit [\mb_sync_bit(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_vec [\mb_sync_vec(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_bit [\mb_sync_bit(c_levels=1)\]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_vec [\mb_sync_vec(c_width=10)\]
Compiling architecture srlc16e_v of entity unisim.SRLC16E [\SRLC16E(0,15)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRLC16E [\MB_SRLC16E(c_target=artix7,c_us...]
Compiling architecture imp of entity microblaze_v10_0_3.address_hit [\address_hit(c_target=artix7,c_f...]
Compiling architecture imp of entity microblaze_v10_0_3.Debug [\Debug(c_data_size=32,c_instr_si...]
Compiling architecture imp of entity microblaze_v10_0_3.interrupt_mode_converter [\interrupt_mode_converter(c_edge...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDRE [\MB_FDRE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXCY_XORCY [\MB_MUXCY_XORCY(c_target=artix7)...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXF7 [\MB_MUXF7(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDR [\MB_FDR(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.PC_Module_gti [\PC_Module_gti(c_data_size=32,c_...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fds_v of entity unisim.FDS [fds_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDS [\MB_FDS(c_target=artix7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture imp of entity microblaze_v10_0_3.PreFetch_Buffer_gti [\PreFetch_Buffer_gti(c_data_size...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXCY [\MB_MUXCY(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.carry_and [\carry_and(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.jump_logic [\jump_logic(c_instr_size=32,c_ta...]
Compiling architecture imp of entity microblaze_v10_0_3.carry_or [\carry_or(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.Decode_gti [\Decode_gti(c_data_size=32,c_ins...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000001111111100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture ram32m_v of entity unisim.RAM32M [ram32m_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_RAM32M [\MB_RAM32M(c_target=artix7,c_use...]
Compiling architecture imp of entity microblaze_v10_0_3.Register_File_gti [\Register_File_gti(c_data_size=3...]
Compiling architecture imp of entity microblaze_v10_0_3.Operand_Select_gti [\Operand_Select_gti(c_data_size=...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="011000000111101010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v10_0_3.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100000011110101010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101000001010")(0...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT4 [\MB_LUT4(c_target=artix7,init="1...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MULT_AND [\MB_MULT_AND(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture imp of entity microblaze_v10_0_3.ALU [\ALU(c_data_size=32,c_allow_lut6...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.Shift_Logic_Module_gti [\Shift_Logic_Module_gti(c_data_s...]
Compiling architecture imp of entity microblaze_v10_0_3.mul_unit [\mul_unit(c_data_size=32,c_targe...]
Compiling architecture imp of entity microblaze_v10_0_3.Barrel_Shifter_gti [\Barrel_Shifter_gti(c_data_size=...]
Compiling architecture imp of entity microblaze_v10_0_3.WB_Mux_Bit [\WB_Mux_Bit(c_target=artix7,c_lu...]
Compiling architecture imp of entity microblaze_v10_0_3.WB_Mux [\WB_Mux(c_data_size=32,c_daddr_s...]
Compiling architecture imp of entity microblaze_v10_0_3.Zero_Detect_gti [\Zero_Detect_gti(c_data_size=32,...]
Compiling architecture imp of entity microblaze_v10_0_3.Byte_Doublet_Handle_gti [\Byte_Doublet_Handle_gti(c_data_...]
Compiling architecture imp of entity microblaze_v10_0_3.Data_Flow_Logic [\Data_Flow_Logic(c_data_size=32,...]
Compiling architecture msr_reg of entity microblaze_v10_0_3.msr_reg_gti [\msr_reg_gti(c_data_size=32,c_ta...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111110000000011...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v10_0_3.mux_bus [\mux_bus(c_target=artix7,c_allow...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="100101101001011010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDE [\MB_FDE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.exception_registers_gti [\exception_registers_gti(c_data_...]
Compiling architecture imp of entity microblaze_v10_0_3.Fpu [\Fpu(c_data_size=32,c_target=art...]
Compiling architecture imp of entity microblaze_v10_0_3.PVR [\PVR(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v10_0_3.Data_Flow_gti [\Data_Flow_gti(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v10_0_3.read_data_mux [\read_data_mux(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v10_0_3.instr_mux [\instr_mux(c_instr_size=32,c_tar...]
Compiling architecture imp of entity microblaze_v10_0_3.MMU [\MMU(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze_GTi [\MicroBlaze_GTi(c_num_sync_ff_cl...]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_bit [mb_sync_bit_default]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze_Core [\MicroBlaze_Core(c_freq=10000000...]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze [\MicroBlaze(c_freq=100000000,c_e...]
Compiling architecture uc_system_microblaze_0_0_arch of entity xil_defaultlib.uc_system_microblaze_0_0 [uc_system_microblaze_0_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_mux [\lmb_mux(c_baseaddr="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture uc_system_dlmb_bram_if_cntlr_0_arch of entity xil_defaultlib.uc_system_dlmb_bram_if_cntlr_0 [uc_system_dlmb_bram_if_cntlr_0_d...]
Compiling architecture imp of entity lmb_v10_v3_0_9.lmb_v10 [\lmb_v10(c_lmb_num_slaves=1)\]
Compiling architecture uc_system_dlmb_v10_0_arch of entity xil_defaultlib.uc_system_dlmb_v10_0 [uc_system_dlmb_v10_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_mux [\lmb_mux(c_baseaddr="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture uc_system_ilmb_bram_if_cntlr_0_arch of entity xil_defaultlib.uc_system_ilmb_bram_if_cntlr_0 [uc_system_ilmb_bram_if_cntlr_0_d...]
Compiling architecture uc_system_ilmb_v10_0_arch of entity xil_defaultlib.uc_system_ilmb_v10_0 [uc_system_ilmb_v10_0_default]
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="art...
Compiling module xil_defaultlib.uc_system_lmb_bram_0
Compiling module xil_defaultlib.microblaze_core_local_memory_imp...
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.proc_sys_reset [\proc_sys_reset(c_family="artix7...]
Compiling architecture uc_system_proc_sys_reset_0_0_arch of entity xil_defaultlib.uc_system_proc_sys_reset_0_0 [uc_system_proc_sys_reset_0_0_def...]
Compiling module xil_defaultlib.uc_system
Compiling module xil_defaultlib.uc_system_wrapper
Compiling module xil_defaultlib.sim_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/xsim.dir/sim_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/xsim.dir/sim_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Dec 12 21:14:03 2017. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Dec 12 21:14:03 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:31 . Memory (MB): peak = 1944.188 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '31' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_tb_behav -key {Behavioral:sim_1:Functional:sim_tb} -tclbatch {sim_tb.tcl} -view {D:/projects/itmo/io_lab2/io_lab2/sim_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
open_wave_config D:/projects/itmo/io_lab2/io_lab2/sim_tb_behav.wcfg
source sim_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module sim_tb.uc.uc_system_i.microblaze_core_local_memory.lmb_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:57 . Memory (MB): peak = 1950.926 ; gain = 38.863
run 15 us
open_bd_design {D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd}
startgroup
endgroup
generate_target all [get_files  D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd]
INFO: [BD 41-1662] The design 'uc_system.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.v
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BRAM_Interconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Output_Compare_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/ip/uc_system_auto_pc_0/uc_system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/m00_couplers/auto_pc .
Exporting to file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system.hwh
Generated Block Design Tcl file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system_bd.tcl
Generated Hardware Definition File D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.hwdef
catch { config_ip_cache -export [get_ips -all uc_system_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP uc_system_auto_pc_0, cache-ID = 3bc5b97ce10c0cd1; cache size = 12.077 MB.
export_ip_user_files -of_objects [get_files D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd]
launch_runs -jobs 2 {uc_system_BRAM_Interconnect_0_0_synth_1 uc_system_Timer_0_1_synth_1 uc_system_Timer_1_0_synth_1}
[Tue Dec 12 21:17:36 2017] Launched uc_system_BRAM_Interconnect_0_0_synth_1, uc_system_Timer_0_1_synth_1, uc_system_Timer_1_0_synth_1...
Run output will be captured here:
uc_system_BRAM_Interconnect_0_0_synth_1: D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/uc_system_BRAM_Interconnect_0_0_synth_1/runme.log
uc_system_Timer_0_1_synth_1: D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/uc_system_Timer_0_1_synth_1/runme.log
uc_system_Timer_1_0_synth_1: D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/uc_system_Timer_1_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd] -directory D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/sim_scripts -ip_user_files_dir D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files -ipstatic_source_dir D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/projects/itmo/io_lab2/io_lab2/io_lab2.cache/compile_simlib/modelsim} {questa=D:/projects/itmo/io_lab2/io_lab2/io_lab2.cache/compile_simlib/questa} {riviera=D:/projects/itmo/io_lab2/io_lab2/io_lab2.cache/compile_simlib/riviera} {activehdl=D:/projects/itmo/io_lab2/io_lab2/io_lab2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1992.715 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/sim_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/xelab.pb
Generating merged BMM file for the design top 'sim_tb'...
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'sim_tb'...
Generating merged BMM file for the design top 'sim_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'sim_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
"xvlog -m64 --relax -prj sim_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/BRAM_Interconnect_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_Interconnect
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Timer_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Output_Compare_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Output_Compare
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_lmb_bram_0/sim/uc_system_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_xbar_1/sim/uc_system_xbar_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_xbar_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_CL8XN8
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1XIA5N0
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_OXA1LX
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_13GJAIL
INFO: [VRFC 10-311] analyzing module microblaze_core_local_memory_imp_1NATDEJ
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1EAWDMW
INFO: [VRFC 10-311] analyzing module uc_system
INFO: [VRFC 10-311] analyzing module uc_system_microblaze_core_axi_periph_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_BRAM_Interconnect_0_0/sim/uc_system_BRAM_Interconnect_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_BRAM_Interconnect_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_0_1/sim/uc_system_Timer_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_1_0/sim/uc_system_Timer_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Output_Compare_0_0/sim/uc_system_Output_Compare_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Output_Compare_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_auto_pc_0/sim/uc_system_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj sim_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_microblaze_0_0/sim/uc_system_microblaze_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_microblaze_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_proc_sys_reset_0_0/sim/uc_system_proc_sys_reset_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_proc_sys_reset_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_timer_0_0/sim/uc_system_axi_timer_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_timer_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_gpio_0_0/sim/uc_system_axi_gpio_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_gpio_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_v10_0/sim/uc_system_dlmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_v10_0/sim/uc_system_ilmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_bram_if_cntlr_0/sim/uc_system_dlmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_bram_if_cntlr_0/sim/uc_system_ilmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_bram_ctrl_0_0/sim/uc_system_axi_bram_ctrl_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_bram_ctrl_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_uartlite_0_0/sim/uc_system_axi_uartlite_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_uartlite_0_0
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 1992.715 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '18' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 206035205e6a4252becb06e547722e01 --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v10_0_3 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_11 -L axi_lite_ipif_v3_0_4 -L lib_pkg_v1_0_2 -L axi_timer_v2_0_15 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_15 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_12 -L blk_mem_gen_v8_3_6 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_13 -L fifo_generator_v13_1_4 -L axi_data_fifo_v2_1_12 -L axi_crossbar_v2_1_14 -L axi_bram_ctrl_v4_0_11 -L lib_srl_fifo_v1_0_2 -L axi_uartlite_v2_0_17 -L axi_protocol_converter_v2_1_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_behav xil_defaultlib.sim_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 12 for port m_axi_arprot [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:2373]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 12 for port m_axi_awprot [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:2377]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package axi_bram_ctrl_v4_0_11.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package axi_timer_v2_0_15.tc_types
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package microblaze_v10_0_3.microblaze_types
Compiling package microblaze_v10_0_3.microblaze_isa
Compiling package microblaze_v10_0_3.mmu_types
Compiling package lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_funcs
Compiling module xil_defaultlib.BRAM_Interconnect(addr1_0=24,add...
Compiling module xil_defaultlib.uc_system_BRAM_Interconnect_0_0
Compiling module xil_defaultlib.Output_Compare
Compiling module xil_defaultlib.uc_system_Output_Compare_0_0
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.uc_system_Timer_0_1
Compiling module xil_defaultlib.Timer(ADDRESS=12)
Compiling module xil_defaultlib.uc_system_Timer_1_0
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.wrap_brst [\wrap_brst(c_axi_addr_width=13,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_0_11.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.wr_chnl [\wr_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.rd_chnl [\rd_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.full_axi [\full_axi(c_s_axi_addr_width=13,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=20...]
Compiling architecture uc_system_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.uc_system_axi_bram_ctrl_0_0 [uc_system_axi_bram_ctrl_0_0_defa...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_single_bit=0,c_vecto...]
Compiling architecture imp of entity axi_gpio_v2_0_15.GPIO_Core [\GPIO_Core(c_aw=9,c_gpio_width=1...]
Compiling architecture imp of entity axi_gpio_v2_0_15.axi_gpio [\axi_gpio(c_family="artix7",c_gp...]
Compiling architecture uc_system_axi_gpio_0_0_arch of entity xil_defaultlib.uc_system_axi_gpio_0_0 [uc_system_axi_gpio_0_0_default]
Compiling module axi_protocol_converter_v2_1_13.axi_protocol_converter_v2_1_13_a...
Compiling module xil_defaultlib.uc_system_auto_pc_0
Compiling module xil_defaultlib.m00_couplers_imp_CL8XN8
Compiling module xil_defaultlib.m01_couplers_imp_1XIA5N0
Compiling module xil_defaultlib.m02_couplers_imp_OXA1LX
Compiling module xil_defaultlib.m03_couplers_imp_13GJAIL
Compiling module xil_defaultlib.s00_couplers_imp_1EAWDMW
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_addr_decode...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_splitter(C_...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_splitter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_register_slice_v2_1_13.axi_register_slice_v2_1_13_axic_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_decerr_slav...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_crossbar_sa...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_axi_crossba...
Compiling module xil_defaultlib.uc_system_xbar_1
Compiling module xil_defaultlib.uc_system_microblaze_core_axi_pe...
Compiling architecture imp of entity axi_timer_v2_0_15.mux_onehot_f [\mux_onehot_f(c_nb=6,c_family="a...]
Compiling architecture imp of entity axi_timer_v2_0_15.counter_f [\counter_f(c_num_bits=32,c_famil...]
Compiling architecture imp of entity axi_timer_v2_0_15.count_module [\count_module(c_family="artix7")...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111001010")(0...]
Compiling architecture fdrse_v of entity unisim.FDRSE [fdrse_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_mtbf_stages=4)\]
Compiling architecture imp of entity axi_timer_v2_0_15.timer_control [\timer_control(c_ard_num_ce_arra...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture fdrs_v of entity unisim.FDRS [fdrs_default]
Compiling architecture imp of entity axi_timer_v2_0_15.tc_core [\tc_core(c_family="artix7",c_ard...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=5,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture imp of entity axi_timer_v2_0_15.axi_timer [\axi_timer(c_family="artix7")(1,...]
Compiling architecture uc_system_axi_timer_0_0_arch of entity xil_defaultlib.uc_system_axi_timer_0_0 [uc_system_axi_timer_0_0_default]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.baudrate [\baudrate(c_ratio=651)\]
Compiling architecture behavioral of entity axi_uartlite_v2_0_17.dynshreg_i_f [\dynshreg_i_f(c_depth=16,c_famil...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_family=...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_rx [\uartlite_rx(c_family="artix7")(...]
Compiling architecture behavioral of entity axi_uartlite_v2_0_17.dynshreg_i_f [\dynshreg_i_f(c_depth=16,c_init_...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_tx [\uartlite_tx(c_family="artix7")(...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_core [\uartlite_core(c_family="artix7"...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=4,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.axi_uartlite [\axi_uartlite(c_family="artix7")...]
Compiling architecture uc_system_axi_uartlite_0_0_arch of entity xil_defaultlib.uc_system_axi_uartlite_0_0 [uc_system_axi_uartlite_0_0_defau...]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.uc_system_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.uc_system_clk_wiz_0_0
Compiling architecture imp of entity microblaze_v10_0_3.DAXI_interface [\DAXI_interface(c_data_size=32,c...]
Compiling architecture and2b1l_v of entity unisim.AND2B1L [and2b1l_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_AND2B1L [\MB_AND2B1L(c_target=artix7)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0011111111111111")...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000000011011")...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(15,0)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000001100100")...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0010010000000000")...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_bit [\mb_sync_bit(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_vec [\mb_sync_vec(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_bit [\mb_sync_bit(c_levels=1)\]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_vec [\mb_sync_vec(c_width=10)\]
Compiling architecture srlc16e_v of entity unisim.SRLC16E [\SRLC16E(0,15)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRLC16E [\MB_SRLC16E(c_target=artix7,c_us...]
Compiling architecture imp of entity microblaze_v10_0_3.address_hit [\address_hit(c_target=artix7,c_f...]
Compiling architecture imp of entity microblaze_v10_0_3.Debug [\Debug(c_data_size=32,c_instr_si...]
Compiling architecture imp of entity microblaze_v10_0_3.interrupt_mode_converter [\interrupt_mode_converter(c_edge...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDRE [\MB_FDRE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXCY_XORCY [\MB_MUXCY_XORCY(c_target=artix7)...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXF7 [\MB_MUXF7(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDR [\MB_FDR(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.PC_Module_gti [\PC_Module_gti(c_data_size=32,c_...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fds_v of entity unisim.FDS [fds_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDS [\MB_FDS(c_target=artix7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture imp of entity microblaze_v10_0_3.PreFetch_Buffer_gti [\PreFetch_Buffer_gti(c_data_size...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXCY [\MB_MUXCY(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.carry_and [\carry_and(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.jump_logic [\jump_logic(c_instr_size=32,c_ta...]
Compiling architecture imp of entity microblaze_v10_0_3.carry_or [\carry_or(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.Decode_gti [\Decode_gti(c_data_size=32,c_ins...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000001111111100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture ram32m_v of entity unisim.RAM32M [ram32m_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_RAM32M [\MB_RAM32M(c_target=artix7,c_use...]
Compiling architecture imp of entity microblaze_v10_0_3.Register_File_gti [\Register_File_gti(c_data_size=3...]
Compiling architecture imp of entity microblaze_v10_0_3.Operand_Select_gti [\Operand_Select_gti(c_data_size=...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="011000000111101010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v10_0_3.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100000011110101010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101000001010")(0...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT4 [\MB_LUT4(c_target=artix7,init="1...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MULT_AND [\MB_MULT_AND(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture imp of entity microblaze_v10_0_3.ALU [\ALU(c_data_size=32,c_allow_lut6...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.Shift_Logic_Module_gti [\Shift_Logic_Module_gti(c_data_s...]
Compiling architecture imp of entity microblaze_v10_0_3.mul_unit [\mul_unit(c_data_size=32,c_targe...]
Compiling architecture imp of entity microblaze_v10_0_3.Barrel_Shifter_gti [\Barrel_Shifter_gti(c_data_size=...]
Compiling architecture imp of entity microblaze_v10_0_3.WB_Mux_Bit [\WB_Mux_Bit(c_target=artix7,c_lu...]
Compiling architecture imp of entity microblaze_v10_0_3.WB_Mux [\WB_Mux(c_data_size=32,c_daddr_s...]
Compiling architecture imp of entity microblaze_v10_0_3.Zero_Detect_gti [\Zero_Detect_gti(c_data_size=32,...]
Compiling architecture imp of entity microblaze_v10_0_3.Byte_Doublet_Handle_gti [\Byte_Doublet_Handle_gti(c_data_...]
Compiling architecture imp of entity microblaze_v10_0_3.Data_Flow_Logic [\Data_Flow_Logic(c_data_size=32,...]
Compiling architecture msr_reg of entity microblaze_v10_0_3.msr_reg_gti [\msr_reg_gti(c_data_size=32,c_ta...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111110000000011...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v10_0_3.mux_bus [\mux_bus(c_target=artix7,c_allow...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="100101101001011010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDE [\MB_FDE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.exception_registers_gti [\exception_registers_gti(c_data_...]
Compiling architecture imp of entity microblaze_v10_0_3.Fpu [\Fpu(c_data_size=32,c_target=art...]
Compiling architecture imp of entity microblaze_v10_0_3.PVR [\PVR(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v10_0_3.Data_Flow_gti [\Data_Flow_gti(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v10_0_3.read_data_mux [\read_data_mux(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v10_0_3.instr_mux [\instr_mux(c_instr_size=32,c_tar...]
Compiling architecture imp of entity microblaze_v10_0_3.MMU [\MMU(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze_GTi [\MicroBlaze_GTi(c_num_sync_ff_cl...]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_bit [mb_sync_bit_default]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze_Core [\MicroBlaze_Core(c_freq=10000000...]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze [\MicroBlaze(c_freq=100000000,c_e...]
Compiling architecture uc_system_microblaze_0_0_arch of entity xil_defaultlib.uc_system_microblaze_0_0 [uc_system_microblaze_0_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_mux [\lmb_mux(c_baseaddr="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture uc_system_dlmb_bram_if_cntlr_0_arch of entity xil_defaultlib.uc_system_dlmb_bram_if_cntlr_0 [uc_system_dlmb_bram_if_cntlr_0_d...]
Compiling architecture imp of entity lmb_v10_v3_0_9.lmb_v10 [\lmb_v10(c_lmb_num_slaves=1)\]
Compiling architecture uc_system_dlmb_v10_0_arch of entity xil_defaultlib.uc_system_dlmb_v10_0 [uc_system_dlmb_v10_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_mux [\lmb_mux(c_baseaddr="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture uc_system_ilmb_bram_if_cntlr_0_arch of entity xil_defaultlib.uc_system_ilmb_bram_if_cntlr_0 [uc_system_ilmb_bram_if_cntlr_0_d...]
Compiling architecture uc_system_ilmb_v10_0_arch of entity xil_defaultlib.uc_system_ilmb_v10_0 [uc_system_ilmb_v10_0_default]
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="art...
Compiling module xil_defaultlib.uc_system_lmb_bram_0
Compiling module xil_defaultlib.microblaze_core_local_memory_imp...
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.proc_sys_reset [\proc_sys_reset(c_family="artix7...]
Compiling architecture uc_system_proc_sys_reset_0_0_arch of entity xil_defaultlib.uc_system_proc_sys_reset_0_0 [uc_system_proc_sys_reset_0_0_def...]
Compiling module xil_defaultlib.uc_system
Compiling module xil_defaultlib.uc_system_wrapper
Compiling module xil_defaultlib.sim_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/xsim.dir/sim_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/xsim.dir/sim_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Dec 12 21:19:23 2017. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Dec 12 21:19:23 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:37 . Memory (MB): peak = 1992.715 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '37' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_tb_behav -key {Behavioral:sim_1:Functional:sim_tb} -tclbatch {sim_tb.tcl} -view {D:/projects/itmo/io_lab2/io_lab2/sim_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
open_wave_config D:/projects/itmo/io_lab2/io_lab2/sim_tb_behav.wcfg
source sim_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module sim_tb.uc.uc_system_i.microblaze_core_local_memory.lmb_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1992.715 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:01:05 . Memory (MB): peak = 1992.715 ; gain = 0.000
run 15 us
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1997.637 ; gain = 0.000
Generating merged BMM file for the design top 'sim_tb'...
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'sim_tb'...
Generating merged BMM file for the design top 'sim_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'sim_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
"xvlog -m64 --relax -prj sim_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/BRAM_Interconnect_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_Interconnect
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Timer_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Output_Compare_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Output_Compare
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_lmb_bram_0/sim/uc_system_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_xbar_1/sim/uc_system_xbar_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_xbar_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_CL8XN8
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1XIA5N0
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_OXA1LX
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_13GJAIL
INFO: [VRFC 10-311] analyzing module microblaze_core_local_memory_imp_1NATDEJ
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1EAWDMW
INFO: [VRFC 10-311] analyzing module uc_system
INFO: [VRFC 10-311] analyzing module uc_system_microblaze_core_axi_periph_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_BRAM_Interconnect_0_0/sim/uc_system_BRAM_Interconnect_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_BRAM_Interconnect_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_0_1/sim/uc_system_Timer_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_1_0/sim/uc_system_Timer_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Output_Compare_0_0/sim/uc_system_Output_Compare_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Output_Compare_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_auto_pc_0/sim/uc_system_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj sim_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_microblaze_0_0/sim/uc_system_microblaze_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_microblaze_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_proc_sys_reset_0_0/sim/uc_system_proc_sys_reset_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_proc_sys_reset_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_timer_0_0/sim/uc_system_axi_timer_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_timer_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_gpio_0_0/sim/uc_system_axi_gpio_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_gpio_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_v10_0/sim/uc_system_dlmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_v10_0/sim/uc_system_ilmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_bram_if_cntlr_0/sim/uc_system_dlmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_bram_if_cntlr_0/sim/uc_system_ilmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_bram_ctrl_0_0/sim/uc_system_axi_bram_ctrl_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_bram_ctrl_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_uartlite_0_0/sim/uc_system_axi_uartlite_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_uartlite_0_0
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1997.637 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1997.637 ; gain = 0.000
Generating merged BMM file for the design top 'sim_tb'...
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 206035205e6a4252becb06e547722e01 --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v10_0_3 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_11 -L axi_lite_ipif_v3_0_4 -L lib_pkg_v1_0_2 -L axi_timer_v2_0_15 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_15 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_12 -L blk_mem_gen_v8_3_6 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_13 -L fifo_generator_v13_1_4 -L axi_data_fifo_v2_1_12 -L axi_crossbar_v2_1_14 -L axi_bram_ctrl_v4_0_11 -L lib_srl_fifo_v1_0_2 -L axi_uartlite_v2_0_17 -L axi_protocol_converter_v2_1_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_behav xil_defaultlib.sim_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 12 for port m_axi_arprot [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:2373]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 12 for port m_axi_awprot [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:2377]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package axi_bram_ctrl_v4_0_11.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package axi_timer_v2_0_15.tc_types
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package microblaze_v10_0_3.microblaze_types
Compiling package microblaze_v10_0_3.microblaze_isa
Compiling package microblaze_v10_0_3.mmu_types
Compiling package lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_funcs
Compiling module xil_defaultlib.BRAM_Interconnect(addr1_0=24,add...
Compiling module xil_defaultlib.uc_system_BRAM_Interconnect_0_0
Compiling module xil_defaultlib.Output_Compare
Compiling module xil_defaultlib.uc_system_Output_Compare_0_0
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.uc_system_Timer_0_1
Compiling module xil_defaultlib.Timer(ADDRESS=12)
Compiling module xil_defaultlib.uc_system_Timer_1_0
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.wrap_brst [\wrap_brst(c_axi_addr_width=13,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_0_11.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.wr_chnl [\wr_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.rd_chnl [\rd_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.full_axi [\full_axi(c_s_axi_addr_width=13,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=20...]
Compiling architecture uc_system_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.uc_system_axi_bram_ctrl_0_0 [uc_system_axi_bram_ctrl_0_0_defa...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_single_bit=0,c_vecto...]
Compiling architecture imp of entity axi_gpio_v2_0_15.GPIO_Core [\GPIO_Core(c_aw=9,c_gpio_width=1...]
Compiling architecture imp of entity axi_gpio_v2_0_15.axi_gpio [\axi_gpio(c_family="artix7",c_gp...]
Compiling architecture uc_system_axi_gpio_0_0_arch of entity xil_defaultlib.uc_system_axi_gpio_0_0 [uc_system_axi_gpio_0_0_default]
Compiling module axi_protocol_converter_v2_1_13.axi_protocol_converter_v2_1_13_a...
Compiling module xil_defaultlib.uc_system_auto_pc_0
Compiling module xil_defaultlib.m00_couplers_imp_CL8XN8
Compiling module xil_defaultlib.m01_couplers_imp_1XIA5N0
Compiling module xil_defaultlib.m02_couplers_imp_OXA1LX
Compiling module xil_defaultlib.m03_couplers_imp_13GJAIL
Compiling module xil_defaultlib.s00_couplers_imp_1EAWDMW
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_addr_decode...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_splitter(C_...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_splitter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_register_slice_v2_1_13.axi_register_slice_v2_1_13_axic_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_decerr_slav...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_crossbar_sa...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_axi_crossba...
Compiling module xil_defaultlib.uc_system_xbar_1
Compiling module xil_defaultlib.uc_system_microblaze_core_axi_pe...
Compiling architecture imp of entity axi_timer_v2_0_15.mux_onehot_f [\mux_onehot_f(c_nb=6,c_family="a...]
Compiling architecture imp of entity axi_timer_v2_0_15.counter_f [\counter_f(c_num_bits=32,c_famil...]
Compiling architecture imp of entity axi_timer_v2_0_15.count_module [\count_module(c_family="artix7")...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111001010")(0...]
Compiling architecture fdrse_v of entity unisim.FDRSE [fdrse_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_mtbf_stages=4)\]
Compiling architecture imp of entity axi_timer_v2_0_15.timer_control [\timer_control(c_ard_num_ce_arra...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture fdrs_v of entity unisim.FDRS [fdrs_default]
Compiling architecture imp of entity axi_timer_v2_0_15.tc_core [\tc_core(c_family="artix7",c_ard...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=5,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture imp of entity axi_timer_v2_0_15.axi_timer [\axi_timer(c_family="artix7")(1,...]
Compiling architecture uc_system_axi_timer_0_0_arch of entity xil_defaultlib.uc_system_axi_timer_0_0 [uc_system_axi_timer_0_0_default]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.baudrate [\baudrate(c_ratio=651)\]
Compiling architecture behavioral of entity axi_uartlite_v2_0_17.dynshreg_i_f [\dynshreg_i_f(c_depth=16,c_famil...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_family=...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_rx [\uartlite_rx(c_family="artix7")(...]
Compiling architecture behavioral of entity axi_uartlite_v2_0_17.dynshreg_i_f [\dynshreg_i_f(c_depth=16,c_init_...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_tx [\uartlite_tx(c_family="artix7")(...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_core [\uartlite_core(c_family="artix7"...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=4,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.axi_uartlite [\axi_uartlite(c_family="artix7")...]
Compiling architecture uc_system_axi_uartlite_0_0_arch of entity xil_defaultlib.uc_system_axi_uartlite_0_0 [uc_system_axi_uartlite_0_0_defau...]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.uc_system_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.uc_system_clk_wiz_0_0
Compiling architecture imp of entity microblaze_v10_0_3.DAXI_interface [\DAXI_interface(c_data_size=32,c...]
Compiling architecture and2b1l_v of entity unisim.AND2B1L [and2b1l_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_AND2B1L [\MB_AND2B1L(c_target=artix7)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0011111111111111")...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000000011011")...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(15,0)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000001100100")...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0010010000000000")...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_bit [\mb_sync_bit(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_vec [\mb_sync_vec(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_bit [\mb_sync_bit(c_levels=1)\]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_vec [\mb_sync_vec(c_width=10)\]
Compiling architecture srlc16e_v of entity unisim.SRLC16E [\SRLC16E(0,15)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRLC16E [\MB_SRLC16E(c_target=artix7,c_us...]
Compiling architecture imp of entity microblaze_v10_0_3.address_hit [\address_hit(c_target=artix7,c_f...]
Compiling architecture imp of entity microblaze_v10_0_3.Debug [\Debug(c_data_size=32,c_instr_si...]
Compiling architecture imp of entity microblaze_v10_0_3.interrupt_mode_converter [\interrupt_mode_converter(c_edge...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDRE [\MB_FDRE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXCY_XORCY [\MB_MUXCY_XORCY(c_target=artix7)...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXF7 [\MB_MUXF7(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDR [\MB_FDR(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.PC_Module_gti [\PC_Module_gti(c_data_size=32,c_...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fds_v of entity unisim.FDS [fds_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDS [\MB_FDS(c_target=artix7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture imp of entity microblaze_v10_0_3.PreFetch_Buffer_gti [\PreFetch_Buffer_gti(c_data_size...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXCY [\MB_MUXCY(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.carry_and [\carry_and(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.jump_logic [\jump_logic(c_instr_size=32,c_ta...]
Compiling architecture imp of entity microblaze_v10_0_3.carry_or [\carry_or(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.Decode_gti [\Decode_gti(c_data_size=32,c_ins...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000001111111100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture ram32m_v of entity unisim.RAM32M [ram32m_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_RAM32M [\MB_RAM32M(c_target=artix7,c_use...]
Compiling architecture imp of entity microblaze_v10_0_3.Register_File_gti [\Register_File_gti(c_data_size=3...]
Compiling architecture imp of entity microblaze_v10_0_3.Operand_Select_gti [\Operand_Select_gti(c_data_size=...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="011000000111101010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v10_0_3.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100000011110101010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101000001010")(0...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT4 [\MB_LUT4(c_target=artix7,init="1...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MULT_AND [\MB_MULT_AND(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture imp of entity microblaze_v10_0_3.ALU [\ALU(c_data_size=32,c_allow_lut6...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.Shift_Logic_Module_gti [\Shift_Logic_Module_gti(c_data_s...]
Compiling architecture imp of entity microblaze_v10_0_3.mul_unit [\mul_unit(c_data_size=32,c_targe...]
Compiling architecture imp of entity microblaze_v10_0_3.Barrel_Shifter_gti [\Barrel_Shifter_gti(c_data_size=...]
Compiling architecture imp of entity microblaze_v10_0_3.WB_Mux_Bit [\WB_Mux_Bit(c_target=artix7,c_lu...]
Compiling architecture imp of entity microblaze_v10_0_3.WB_Mux [\WB_Mux(c_data_size=32,c_daddr_s...]
Compiling architecture imp of entity microblaze_v10_0_3.Zero_Detect_gti [\Zero_Detect_gti(c_data_size=32,...]
Compiling architecture imp of entity microblaze_v10_0_3.Byte_Doublet_Handle_gti [\Byte_Doublet_Handle_gti(c_data_...]
Compiling architecture imp of entity microblaze_v10_0_3.Data_Flow_Logic [\Data_Flow_Logic(c_data_size=32,...]
Compiling architecture msr_reg of entity microblaze_v10_0_3.msr_reg_gti [\msr_reg_gti(c_data_size=32,c_ta...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111110000000011...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v10_0_3.mux_bus [\mux_bus(c_target=artix7,c_allow...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="100101101001011010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDE [\MB_FDE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.exception_registers_gti [\exception_registers_gti(c_data_...]
Compiling architecture imp of entity microblaze_v10_0_3.Fpu [\Fpu(c_data_size=32,c_target=art...]
Compiling architecture imp of entity microblaze_v10_0_3.PVR [\PVR(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v10_0_3.Data_Flow_gti [\Data_Flow_gti(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v10_0_3.read_data_mux [\read_data_mux(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v10_0_3.instr_mux [\instr_mux(c_instr_size=32,c_tar...]
Compiling architecture imp of entity microblaze_v10_0_3.MMU [\MMU(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze_GTi [\MicroBlaze_GTi(c_num_sync_ff_cl...]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_bit [mb_sync_bit_default]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze_Core [\MicroBlaze_Core(c_freq=10000000...]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze [\MicroBlaze(c_freq=100000000,c_e...]
Compiling architecture uc_system_microblaze_0_0_arch of entity xil_defaultlib.uc_system_microblaze_0_0 [uc_system_microblaze_0_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_mux [\lmb_mux(c_baseaddr="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture uc_system_dlmb_bram_if_cntlr_0_arch of entity xil_defaultlib.uc_system_dlmb_bram_if_cntlr_0 [uc_system_dlmb_bram_if_cntlr_0_d...]
Compiling architecture imp of entity lmb_v10_v3_0_9.lmb_v10 [\lmb_v10(c_lmb_num_slaves=1)\]
Compiling architecture uc_system_dlmb_v10_0_arch of entity xil_defaultlib.uc_system_dlmb_v10_0 [uc_system_dlmb_v10_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_mux [\lmb_mux(c_baseaddr="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture uc_system_ilmb_bram_if_cntlr_0_arch of entity xil_defaultlib.uc_system_ilmb_bram_if_cntlr_0 [uc_system_ilmb_bram_if_cntlr_0_d...]
Compiling architecture uc_system_ilmb_v10_0_arch of entity xil_defaultlib.uc_system_ilmb_v10_0 [uc_system_ilmb_v10_0_default]
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="art...
Compiling module xil_defaultlib.uc_system_lmb_bram_0
Compiling module xil_defaultlib.microblaze_core_local_memory_imp...
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.proc_sys_reset [\proc_sys_reset(c_family="artix7...]
Compiling architecture uc_system_proc_sys_reset_0_0_arch of entity xil_defaultlib.uc_system_proc_sys_reset_0_0 [uc_system_proc_sys_reset_0_0_def...]
Compiling module xil_defaultlib.uc_system
Compiling module xil_defaultlib.uc_system_wrapper
Compiling module xil_defaultlib.sim_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 1997.637 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '24' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 1997.637 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
Block Memory Generator module sim_tb.uc.uc_system_i.microblaze_core_local_memory.lmb_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:39 . Memory (MB): peak = 1997.637 ; gain = 0.000
run 15 us
relaunch_sim
Generating merged BMM file for the design top 'sim_tb'...
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'sim_tb'...
Generating merged BMM file for the design top 'sim_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'sim_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
"xvlog -m64 --relax -prj sim_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/BRAM_Interconnect_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_Interconnect
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Timer_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Output_Compare_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Output_Compare
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_lmb_bram_0/sim/uc_system_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_xbar_1/sim/uc_system_xbar_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_xbar_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_CL8XN8
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1XIA5N0
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_OXA1LX
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_13GJAIL
INFO: [VRFC 10-311] analyzing module microblaze_core_local_memory_imp_1NATDEJ
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1EAWDMW
INFO: [VRFC 10-311] analyzing module uc_system
INFO: [VRFC 10-311] analyzing module uc_system_microblaze_core_axi_periph_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_BRAM_Interconnect_0_0/sim/uc_system_BRAM_Interconnect_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_BRAM_Interconnect_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_0_1/sim/uc_system_Timer_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_1_0/sim/uc_system_Timer_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Output_Compare_0_0/sim/uc_system_Output_Compare_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Output_Compare_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_auto_pc_0/sim/uc_system_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj sim_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_microblaze_0_0/sim/uc_system_microblaze_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_microblaze_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_proc_sys_reset_0_0/sim/uc_system_proc_sys_reset_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_proc_sys_reset_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_timer_0_0/sim/uc_system_axi_timer_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_timer_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_gpio_0_0/sim/uc_system_axi_gpio_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_gpio_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_v10_0/sim/uc_system_dlmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_v10_0/sim/uc_system_ilmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_bram_if_cntlr_0/sim/uc_system_dlmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_bram_if_cntlr_0/sim/uc_system_ilmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_bram_ctrl_0_0/sim/uc_system_axi_bram_ctrl_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_bram_ctrl_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_uartlite_0_0/sim/uc_system_axi_uartlite_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_uartlite_0_0
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Generating merged BMM file for the design top 'sim_tb'...
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 206035205e6a4252becb06e547722e01 --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v10_0_3 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_11 -L axi_lite_ipif_v3_0_4 -L lib_pkg_v1_0_2 -L axi_timer_v2_0_15 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_15 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_12 -L blk_mem_gen_v8_3_6 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_13 -L fifo_generator_v13_1_4 -L axi_data_fifo_v2_1_12 -L axi_crossbar_v2_1_14 -L axi_bram_ctrl_v4_0_11 -L lib_srl_fifo_v1_0_2 -L axi_uartlite_v2_0_17 -L axi_protocol_converter_v2_1_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_behav xil_defaultlib.sim_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 12 for port m_axi_arprot [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:2373]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 12 for port m_axi_awprot [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:2377]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package axi_bram_ctrl_v4_0_11.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package axi_timer_v2_0_15.tc_types
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package microblaze_v10_0_3.microblaze_types
Compiling package microblaze_v10_0_3.microblaze_isa
Compiling package microblaze_v10_0_3.mmu_types
Compiling package lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_funcs
Compiling module xil_defaultlib.BRAM_Interconnect(addr1_0=24,add...
Compiling module xil_defaultlib.uc_system_BRAM_Interconnect_0_0
Compiling module xil_defaultlib.Output_Compare
Compiling module xil_defaultlib.uc_system_Output_Compare_0_0
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.uc_system_Timer_0_1
Compiling module xil_defaultlib.Timer(ADDRESS=12)
Compiling module xil_defaultlib.uc_system_Timer_1_0
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.wrap_brst [\wrap_brst(c_axi_addr_width=13,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_0_11.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.wr_chnl [\wr_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.rd_chnl [\rd_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.full_axi [\full_axi(c_s_axi_addr_width=13,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=20...]
Compiling architecture uc_system_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.uc_system_axi_bram_ctrl_0_0 [uc_system_axi_bram_ctrl_0_0_defa...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_single_bit=0,c_vecto...]
Compiling architecture imp of entity axi_gpio_v2_0_15.GPIO_Core [\GPIO_Core(c_aw=9,c_gpio_width=1...]
Compiling architecture imp of entity axi_gpio_v2_0_15.axi_gpio [\axi_gpio(c_family="artix7",c_gp...]
Compiling architecture uc_system_axi_gpio_0_0_arch of entity xil_defaultlib.uc_system_axi_gpio_0_0 [uc_system_axi_gpio_0_0_default]
Compiling module axi_protocol_converter_v2_1_13.axi_protocol_converter_v2_1_13_a...
Compiling module xil_defaultlib.uc_system_auto_pc_0
Compiling module xil_defaultlib.m00_couplers_imp_CL8XN8
Compiling module xil_defaultlib.m01_couplers_imp_1XIA5N0
Compiling module xil_defaultlib.m02_couplers_imp_OXA1LX
Compiling module xil_defaultlib.m03_couplers_imp_13GJAIL
Compiling module xil_defaultlib.s00_couplers_imp_1EAWDMW
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_addr_decode...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_splitter(C_...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_splitter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_register_slice_v2_1_13.axi_register_slice_v2_1_13_axic_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_decerr_slav...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_crossbar_sa...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_axi_crossba...
Compiling module xil_defaultlib.uc_system_xbar_1
Compiling module xil_defaultlib.uc_system_microblaze_core_axi_pe...
Compiling architecture imp of entity axi_timer_v2_0_15.mux_onehot_f [\mux_onehot_f(c_nb=6,c_family="a...]
Compiling architecture imp of entity axi_timer_v2_0_15.counter_f [\counter_f(c_num_bits=32,c_famil...]
Compiling architecture imp of entity axi_timer_v2_0_15.count_module [\count_module(c_family="artix7")...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111001010")(0...]
Compiling architecture fdrse_v of entity unisim.FDRSE [fdrse_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_mtbf_stages=4)\]
Compiling architecture imp of entity axi_timer_v2_0_15.timer_control [\timer_control(c_ard_num_ce_arra...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture fdrs_v of entity unisim.FDRS [fdrs_default]
Compiling architecture imp of entity axi_timer_v2_0_15.tc_core [\tc_core(c_family="artix7",c_ard...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=5,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture imp of entity axi_timer_v2_0_15.axi_timer [\axi_timer(c_family="artix7")(1,...]
Compiling architecture uc_system_axi_timer_0_0_arch of entity xil_defaultlib.uc_system_axi_timer_0_0 [uc_system_axi_timer_0_0_default]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.baudrate [\baudrate(c_ratio=651)\]
Compiling architecture behavioral of entity axi_uartlite_v2_0_17.dynshreg_i_f [\dynshreg_i_f(c_depth=16,c_famil...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_family=...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_rx [\uartlite_rx(c_family="artix7")(...]
Compiling architecture behavioral of entity axi_uartlite_v2_0_17.dynshreg_i_f [\dynshreg_i_f(c_depth=16,c_init_...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_tx [\uartlite_tx(c_family="artix7")(...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_core [\uartlite_core(c_family="artix7"...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=4,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.axi_uartlite [\axi_uartlite(c_family="artix7")...]
Compiling architecture uc_system_axi_uartlite_0_0_arch of entity xil_defaultlib.uc_system_axi_uartlite_0_0 [uc_system_axi_uartlite_0_0_defau...]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.uc_system_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.uc_system_clk_wiz_0_0
Compiling architecture imp of entity microblaze_v10_0_3.DAXI_interface [\DAXI_interface(c_data_size=32,c...]
Compiling architecture and2b1l_v of entity unisim.AND2B1L [and2b1l_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_AND2B1L [\MB_AND2B1L(c_target=artix7)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0011111111111111")...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000000011011")...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(15,0)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000001100100")...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0010010000000000")...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_bit [\mb_sync_bit(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_vec [\mb_sync_vec(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_bit [\mb_sync_bit(c_levels=1)\]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_vec [\mb_sync_vec(c_width=10)\]
Compiling architecture srlc16e_v of entity unisim.SRLC16E [\SRLC16E(0,15)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRLC16E [\MB_SRLC16E(c_target=artix7,c_us...]
Compiling architecture imp of entity microblaze_v10_0_3.address_hit [\address_hit(c_target=artix7,c_f...]
Compiling architecture imp of entity microblaze_v10_0_3.Debug [\Debug(c_data_size=32,c_instr_si...]
Compiling architecture imp of entity microblaze_v10_0_3.interrupt_mode_converter [\interrupt_mode_converter(c_edge...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDRE [\MB_FDRE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXCY_XORCY [\MB_MUXCY_XORCY(c_target=artix7)...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXF7 [\MB_MUXF7(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDR [\MB_FDR(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.PC_Module_gti [\PC_Module_gti(c_data_size=32,c_...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fds_v of entity unisim.FDS [fds_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDS [\MB_FDS(c_target=artix7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture imp of entity microblaze_v10_0_3.PreFetch_Buffer_gti [\PreFetch_Buffer_gti(c_data_size...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXCY [\MB_MUXCY(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.carry_and [\carry_and(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.jump_logic [\jump_logic(c_instr_size=32,c_ta...]
Compiling architecture imp of entity microblaze_v10_0_3.carry_or [\carry_or(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.Decode_gti [\Decode_gti(c_data_size=32,c_ins...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000001111111100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture ram32m_v of entity unisim.RAM32M [ram32m_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_RAM32M [\MB_RAM32M(c_target=artix7,c_use...]
Compiling architecture imp of entity microblaze_v10_0_3.Register_File_gti [\Register_File_gti(c_data_size=3...]
Compiling architecture imp of entity microblaze_v10_0_3.Operand_Select_gti [\Operand_Select_gti(c_data_size=...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="011000000111101010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v10_0_3.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100000011110101010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101000001010")(0...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT4 [\MB_LUT4(c_target=artix7,init="1...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MULT_AND [\MB_MULT_AND(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture imp of entity microblaze_v10_0_3.ALU [\ALU(c_data_size=32,c_allow_lut6...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.Shift_Logic_Module_gti [\Shift_Logic_Module_gti(c_data_s...]
Compiling architecture imp of entity microblaze_v10_0_3.mul_unit [\mul_unit(c_data_size=32,c_targe...]
Compiling architecture imp of entity microblaze_v10_0_3.Barrel_Shifter_gti [\Barrel_Shifter_gti(c_data_size=...]
Compiling architecture imp of entity microblaze_v10_0_3.WB_Mux_Bit [\WB_Mux_Bit(c_target=artix7,c_lu...]
Compiling architecture imp of entity microblaze_v10_0_3.WB_Mux [\WB_Mux(c_data_size=32,c_daddr_s...]
Compiling architecture imp of entity microblaze_v10_0_3.Zero_Detect_gti [\Zero_Detect_gti(c_data_size=32,...]
Compiling architecture imp of entity microblaze_v10_0_3.Byte_Doublet_Handle_gti [\Byte_Doublet_Handle_gti(c_data_...]
Compiling architecture imp of entity microblaze_v10_0_3.Data_Flow_Logic [\Data_Flow_Logic(c_data_size=32,...]
Compiling architecture msr_reg of entity microblaze_v10_0_3.msr_reg_gti [\msr_reg_gti(c_data_size=32,c_ta...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111110000000011...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v10_0_3.mux_bus [\mux_bus(c_target=artix7,c_allow...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="100101101001011010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDE [\MB_FDE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.exception_registers_gti [\exception_registers_gti(c_data_...]
Compiling architecture imp of entity microblaze_v10_0_3.Fpu [\Fpu(c_data_size=32,c_target=art...]
Compiling architecture imp of entity microblaze_v10_0_3.PVR [\PVR(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v10_0_3.Data_Flow_gti [\Data_Flow_gti(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v10_0_3.read_data_mux [\read_data_mux(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v10_0_3.instr_mux [\instr_mux(c_instr_size=32,c_tar...]
Compiling architecture imp of entity microblaze_v10_0_3.MMU [\MMU(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze_GTi [\MicroBlaze_GTi(c_num_sync_ff_cl...]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_bit [mb_sync_bit_default]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze_Core [\MicroBlaze_Core(c_freq=10000000...]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze [\MicroBlaze(c_freq=100000000,c_e...]
Compiling architecture uc_system_microblaze_0_0_arch of entity xil_defaultlib.uc_system_microblaze_0_0 [uc_system_microblaze_0_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_mux [\lmb_mux(c_baseaddr="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture uc_system_dlmb_bram_if_cntlr_0_arch of entity xil_defaultlib.uc_system_dlmb_bram_if_cntlr_0 [uc_system_dlmb_bram_if_cntlr_0_d...]
Compiling architecture imp of entity lmb_v10_v3_0_9.lmb_v10 [\lmb_v10(c_lmb_num_slaves=1)\]
Compiling architecture uc_system_dlmb_v10_0_arch of entity xil_defaultlib.uc_system_dlmb_v10_0 [uc_system_dlmb_v10_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_mux [\lmb_mux(c_baseaddr="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture uc_system_ilmb_bram_if_cntlr_0_arch of entity xil_defaultlib.uc_system_ilmb_bram_if_cntlr_0 [uc_system_ilmb_bram_if_cntlr_0_d...]
Compiling architecture uc_system_ilmb_v10_0_arch of entity xil_defaultlib.uc_system_ilmb_v10_0 [uc_system_ilmb_v10_0_default]
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="art...
Compiling module xil_defaultlib.uc_system_lmb_bram_0
Compiling module xil_defaultlib.microblaze_core_local_memory_imp...
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.proc_sys_reset [\proc_sys_reset(c_family="artix7...]
Compiling architecture uc_system_proc_sys_reset_0_0_arch of entity xil_defaultlib.uc_system_proc_sys_reset_0_0 [uc_system_proc_sys_reset_0_0_def...]
Compiling module xil_defaultlib.uc_system
Compiling module xil_defaultlib.uc_system_wrapper
Compiling module xil_defaultlib.sim_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 1997.637 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '26' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 1997.637 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
Block Memory Generator module sim_tb.uc.uc_system_i.microblaze_core_local_memory.lmb_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:33 . Memory (MB): peak = 1999.258 ; gain = 1.621
run 15 us
add_bp {D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Timer_v1_0.v} 41
remove_bps -file {D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Timer_v1_0.v} -line 41
add_bp {D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Timer_v1_0.v} 41
relaunch_sim
Generating merged BMM file for the design top 'sim_tb'...
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'sim_tb'...
Generating merged BMM file for the design top 'sim_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'sim_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
"xvlog -m64 --relax -prj sim_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/BRAM_Interconnect_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_Interconnect
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Timer_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Output_Compare_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Output_Compare
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_lmb_bram_0/sim/uc_system_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_xbar_1/sim/uc_system_xbar_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_xbar_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_CL8XN8
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1XIA5N0
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_OXA1LX
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_13GJAIL
INFO: [VRFC 10-311] analyzing module microblaze_core_local_memory_imp_1NATDEJ
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1EAWDMW
INFO: [VRFC 10-311] analyzing module uc_system
INFO: [VRFC 10-311] analyzing module uc_system_microblaze_core_axi_periph_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_BRAM_Interconnect_0_0/sim/uc_system_BRAM_Interconnect_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_BRAM_Interconnect_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_0_1/sim/uc_system_Timer_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_1_0/sim/uc_system_Timer_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Output_Compare_0_0/sim/uc_system_Output_Compare_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Output_Compare_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_auto_pc_0/sim/uc_system_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj sim_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_microblaze_0_0/sim/uc_system_microblaze_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_microblaze_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_proc_sys_reset_0_0/sim/uc_system_proc_sys_reset_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_proc_sys_reset_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_timer_0_0/sim/uc_system_axi_timer_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_timer_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_gpio_0_0/sim/uc_system_axi_gpio_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_gpio_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_v10_0/sim/uc_system_dlmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_v10_0/sim/uc_system_ilmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_bram_if_cntlr_0/sim/uc_system_dlmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_bram_if_cntlr_0/sim/uc_system_ilmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_bram_ctrl_0_0/sim/uc_system_axi_bram_ctrl_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_bram_ctrl_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_uartlite_0_0/sim/uc_system_axi_uartlite_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_uartlite_0_0
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Generating merged BMM file for the design top 'sim_tb'...
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 206035205e6a4252becb06e547722e01 --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v10_0_3 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_11 -L axi_lite_ipif_v3_0_4 -L lib_pkg_v1_0_2 -L axi_timer_v2_0_15 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_15 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_12 -L blk_mem_gen_v8_3_6 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_13 -L fifo_generator_v13_1_4 -L axi_data_fifo_v2_1_12 -L axi_crossbar_v2_1_14 -L axi_bram_ctrl_v4_0_11 -L lib_srl_fifo_v1_0_2 -L axi_uartlite_v2_0_17 -L axi_protocol_converter_v2_1_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_behav xil_defaultlib.sim_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 12 for port m_axi_arprot [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:2373]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 12 for port m_axi_awprot [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:2377]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package axi_bram_ctrl_v4_0_11.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package axi_timer_v2_0_15.tc_types
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package microblaze_v10_0_3.microblaze_types
Compiling package microblaze_v10_0_3.microblaze_isa
Compiling package microblaze_v10_0_3.mmu_types
Compiling package lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_funcs
Compiling module xil_defaultlib.BRAM_Interconnect(addr1_0=24,add...
Compiling module xil_defaultlib.uc_system_BRAM_Interconnect_0_0
Compiling module xil_defaultlib.Output_Compare
Compiling module xil_defaultlib.uc_system_Output_Compare_0_0
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.uc_system_Timer_0_1
Compiling module xil_defaultlib.Timer(ADDRESS=12)
Compiling module xil_defaultlib.uc_system_Timer_1_0
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.wrap_brst [\wrap_brst(c_axi_addr_width=13,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_0_11.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.wr_chnl [\wr_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.rd_chnl [\rd_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.full_axi [\full_axi(c_s_axi_addr_width=13,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=20...]
Compiling architecture uc_system_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.uc_system_axi_bram_ctrl_0_0 [uc_system_axi_bram_ctrl_0_0_defa...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_single_bit=0,c_vecto...]
Compiling architecture imp of entity axi_gpio_v2_0_15.GPIO_Core [\GPIO_Core(c_aw=9,c_gpio_width=1...]
Compiling architecture imp of entity axi_gpio_v2_0_15.axi_gpio [\axi_gpio(c_family="artix7",c_gp...]
Compiling architecture uc_system_axi_gpio_0_0_arch of entity xil_defaultlib.uc_system_axi_gpio_0_0 [uc_system_axi_gpio_0_0_default]
Compiling module axi_protocol_converter_v2_1_13.axi_protocol_converter_v2_1_13_a...
Compiling module xil_defaultlib.uc_system_auto_pc_0
Compiling module xil_defaultlib.m00_couplers_imp_CL8XN8
Compiling module xil_defaultlib.m01_couplers_imp_1XIA5N0
Compiling module xil_defaultlib.m02_couplers_imp_OXA1LX
Compiling module xil_defaultlib.m03_couplers_imp_13GJAIL
Compiling module xil_defaultlib.s00_couplers_imp_1EAWDMW
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_addr_decode...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_splitter(C_...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_splitter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_register_slice_v2_1_13.axi_register_slice_v2_1_13_axic_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_decerr_slav...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_crossbar_sa...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_axi_crossba...
Compiling module xil_defaultlib.uc_system_xbar_1
Compiling module xil_defaultlib.uc_system_microblaze_core_axi_pe...
Compiling architecture imp of entity axi_timer_v2_0_15.mux_onehot_f [\mux_onehot_f(c_nb=6,c_family="a...]
Compiling architecture imp of entity axi_timer_v2_0_15.counter_f [\counter_f(c_num_bits=32,c_famil...]
Compiling architecture imp of entity axi_timer_v2_0_15.count_module [\count_module(c_family="artix7")...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111001010")(0...]
Compiling architecture fdrse_v of entity unisim.FDRSE [fdrse_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_mtbf_stages=4)\]
Compiling architecture imp of entity axi_timer_v2_0_15.timer_control [\timer_control(c_ard_num_ce_arra...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture fdrs_v of entity unisim.FDRS [fdrs_default]
Compiling architecture imp of entity axi_timer_v2_0_15.tc_core [\tc_core(c_family="artix7",c_ard...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=5,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture imp of entity axi_timer_v2_0_15.axi_timer [\axi_timer(c_family="artix7")(1,...]
Compiling architecture uc_system_axi_timer_0_0_arch of entity xil_defaultlib.uc_system_axi_timer_0_0 [uc_system_axi_timer_0_0_default]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.baudrate [\baudrate(c_ratio=651)\]
Compiling architecture behavioral of entity axi_uartlite_v2_0_17.dynshreg_i_f [\dynshreg_i_f(c_depth=16,c_famil...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_family=...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_rx [\uartlite_rx(c_family="artix7")(...]
Compiling architecture behavioral of entity axi_uartlite_v2_0_17.dynshreg_i_f [\dynshreg_i_f(c_depth=16,c_init_...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_tx [\uartlite_tx(c_family="artix7")(...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_core [\uartlite_core(c_family="artix7"...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=4,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.axi_uartlite [\axi_uartlite(c_family="artix7")...]
Compiling architecture uc_system_axi_uartlite_0_0_arch of entity xil_defaultlib.uc_system_axi_uartlite_0_0 [uc_system_axi_uartlite_0_0_defau...]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.uc_system_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.uc_system_clk_wiz_0_0
Compiling architecture imp of entity microblaze_v10_0_3.DAXI_interface [\DAXI_interface(c_data_size=32,c...]
Compiling architecture and2b1l_v of entity unisim.AND2B1L [and2b1l_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_AND2B1L [\MB_AND2B1L(c_target=artix7)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0011111111111111")...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000000011011")...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(15,0)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000001100100")...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0010010000000000")...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_bit [\mb_sync_bit(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_vec [\mb_sync_vec(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_bit [\mb_sync_bit(c_levels=1)\]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_vec [\mb_sync_vec(c_width=10)\]
Compiling architecture srlc16e_v of entity unisim.SRLC16E [\SRLC16E(0,15)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRLC16E [\MB_SRLC16E(c_target=artix7,c_us...]
Compiling architecture imp of entity microblaze_v10_0_3.address_hit [\address_hit(c_target=artix7,c_f...]
Compiling architecture imp of entity microblaze_v10_0_3.Debug [\Debug(c_data_size=32,c_instr_si...]
Compiling architecture imp of entity microblaze_v10_0_3.interrupt_mode_converter [\interrupt_mode_converter(c_edge...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDRE [\MB_FDRE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXCY_XORCY [\MB_MUXCY_XORCY(c_target=artix7)...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXF7 [\MB_MUXF7(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDR [\MB_FDR(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.PC_Module_gti [\PC_Module_gti(c_data_size=32,c_...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fds_v of entity unisim.FDS [fds_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDS [\MB_FDS(c_target=artix7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture imp of entity microblaze_v10_0_3.PreFetch_Buffer_gti [\PreFetch_Buffer_gti(c_data_size...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXCY [\MB_MUXCY(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.carry_and [\carry_and(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.jump_logic [\jump_logic(c_instr_size=32,c_ta...]
Compiling architecture imp of entity microblaze_v10_0_3.carry_or [\carry_or(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.Decode_gti [\Decode_gti(c_data_size=32,c_ins...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000001111111100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture ram32m_v of entity unisim.RAM32M [ram32m_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_RAM32M [\MB_RAM32M(c_target=artix7,c_use...]
Compiling architecture imp of entity microblaze_v10_0_3.Register_File_gti [\Register_File_gti(c_data_size=3...]
Compiling architecture imp of entity microblaze_v10_0_3.Operand_Select_gti [\Operand_Select_gti(c_data_size=...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="011000000111101010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v10_0_3.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100000011110101010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101000001010")(0...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT4 [\MB_LUT4(c_target=artix7,init="1...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MULT_AND [\MB_MULT_AND(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture imp of entity microblaze_v10_0_3.ALU [\ALU(c_data_size=32,c_allow_lut6...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.Shift_Logic_Module_gti [\Shift_Logic_Module_gti(c_data_s...]
Compiling architecture imp of entity microblaze_v10_0_3.mul_unit [\mul_unit(c_data_size=32,c_targe...]
Compiling architecture imp of entity microblaze_v10_0_3.Barrel_Shifter_gti [\Barrel_Shifter_gti(c_data_size=...]
Compiling architecture imp of entity microblaze_v10_0_3.WB_Mux_Bit [\WB_Mux_Bit(c_target=artix7,c_lu...]
Compiling architecture imp of entity microblaze_v10_0_3.WB_Mux [\WB_Mux(c_data_size=32,c_daddr_s...]
Compiling architecture imp of entity microblaze_v10_0_3.Zero_Detect_gti [\Zero_Detect_gti(c_data_size=32,...]
Compiling architecture imp of entity microblaze_v10_0_3.Byte_Doublet_Handle_gti [\Byte_Doublet_Handle_gti(c_data_...]
Compiling architecture imp of entity microblaze_v10_0_3.Data_Flow_Logic [\Data_Flow_Logic(c_data_size=32,...]
Compiling architecture msr_reg of entity microblaze_v10_0_3.msr_reg_gti [\msr_reg_gti(c_data_size=32,c_ta...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111110000000011...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v10_0_3.mux_bus [\mux_bus(c_target=artix7,c_allow...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="100101101001011010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDE [\MB_FDE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.exception_registers_gti [\exception_registers_gti(c_data_...]
Compiling architecture imp of entity microblaze_v10_0_3.Fpu [\Fpu(c_data_size=32,c_target=art...]
Compiling architecture imp of entity microblaze_v10_0_3.PVR [\PVR(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v10_0_3.Data_Flow_gti [\Data_Flow_gti(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v10_0_3.read_data_mux [\read_data_mux(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v10_0_3.instr_mux [\instr_mux(c_instr_size=32,c_tar...]
Compiling architecture imp of entity microblaze_v10_0_3.MMU [\MMU(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze_GTi [\MicroBlaze_GTi(c_num_sync_ff_cl...]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_bit [mb_sync_bit_default]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze_Core [\MicroBlaze_Core(c_freq=10000000...]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze [\MicroBlaze(c_freq=100000000,c_e...]
Compiling architecture uc_system_microblaze_0_0_arch of entity xil_defaultlib.uc_system_microblaze_0_0 [uc_system_microblaze_0_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_mux [\lmb_mux(c_baseaddr="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture uc_system_dlmb_bram_if_cntlr_0_arch of entity xil_defaultlib.uc_system_dlmb_bram_if_cntlr_0 [uc_system_dlmb_bram_if_cntlr_0_d...]
Compiling architecture imp of entity lmb_v10_v3_0_9.lmb_v10 [\lmb_v10(c_lmb_num_slaves=1)\]
Compiling architecture uc_system_dlmb_v10_0_arch of entity xil_defaultlib.uc_system_dlmb_v10_0 [uc_system_dlmb_v10_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_mux [\lmb_mux(c_baseaddr="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture uc_system_ilmb_bram_if_cntlr_0_arch of entity xil_defaultlib.uc_system_ilmb_bram_if_cntlr_0 [uc_system_ilmb_bram_if_cntlr_0_d...]
Compiling architecture uc_system_ilmb_v10_0_arch of entity xil_defaultlib.uc_system_ilmb_v10_0 [uc_system_ilmb_v10_0_default]
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="art...
Compiling module xil_defaultlib.uc_system_lmb_bram_0
Compiling module xil_defaultlib.microblaze_core_local_memory_imp...
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.proc_sys_reset [\proc_sys_reset(c_family="artix7...]
Compiling architecture uc_system_proc_sys_reset_0_0_arch of entity xil_defaultlib.uc_system_proc_sys_reset_0_0 [uc_system_proc_sys_reset_0_0_def...]
Compiling module xil_defaultlib.uc_system
Compiling module xil_defaultlib.uc_system_wrapper
Compiling module xil_defaultlib.sim_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 2005.344 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '29' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 2005.344 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
Block Memory Generator module sim_tb.uc.uc_system_i.microblaze_core_local_memory.lmb_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:36 . Memory (MB): peak = 2006.430 ; gain = 1.086
run 15 us
Stopped at time : 3845 ns : File "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Timer_v1_0.v" Line 41
remove_bps -file {D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Timer_v1_0.v} -line 41
restart
INFO: [Simtcl 6-17] Simulation restarted
generate_target all [get_files  D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd]
INFO: [BD 41-1637] Generated targets are already up-to-date for bd-design 'uc_system' - hence not re-generating.
export_ip_user_files -of_objects [get_files D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd]
export_simulation -of_objects [get_files D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd] -directory D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/sim_scripts -ip_user_files_dir D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files -ipstatic_source_dir D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/projects/itmo/io_lab2/io_lab2/io_lab2.cache/compile_simlib/modelsim} {questa=D:/projects/itmo/io_lab2/io_lab2/io_lab2.cache/compile_simlib/questa} {riviera=D:/projects/itmo/io_lab2/io_lab2/io_lab2.cache/compile_simlib/riviera} {activehdl=D:/projects/itmo/io_lab2/io_lab2/io_lab2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Generating merged BMM file for the design top 'sim_tb'...
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'sim_tb'...
Generating merged BMM file for the design top 'sim_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'sim_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
"xvlog -m64 --relax -prj sim_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/BRAM_Interconnect_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_Interconnect
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Timer_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Output_Compare_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Output_Compare
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_lmb_bram_0/sim/uc_system_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_xbar_1/sim/uc_system_xbar_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_xbar_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_CL8XN8
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1XIA5N0
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_OXA1LX
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_13GJAIL
INFO: [VRFC 10-311] analyzing module microblaze_core_local_memory_imp_1NATDEJ
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1EAWDMW
INFO: [VRFC 10-311] analyzing module uc_system
INFO: [VRFC 10-311] analyzing module uc_system_microblaze_core_axi_periph_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_BRAM_Interconnect_0_0/sim/uc_system_BRAM_Interconnect_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_BRAM_Interconnect_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_0_1/sim/uc_system_Timer_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_1_0/sim/uc_system_Timer_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Output_Compare_0_0/sim/uc_system_Output_Compare_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Output_Compare_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_auto_pc_0/sim/uc_system_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj sim_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_microblaze_0_0/sim/uc_system_microblaze_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_microblaze_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_proc_sys_reset_0_0/sim/uc_system_proc_sys_reset_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_proc_sys_reset_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_timer_0_0/sim/uc_system_axi_timer_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_timer_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_gpio_0_0/sim/uc_system_axi_gpio_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_gpio_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_v10_0/sim/uc_system_dlmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_v10_0/sim/uc_system_ilmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_bram_if_cntlr_0/sim/uc_system_dlmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_bram_if_cntlr_0/sim/uc_system_ilmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_bram_ctrl_0_0/sim/uc_system_axi_bram_ctrl_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_bram_ctrl_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_uartlite_0_0/sim/uc_system_axi_uartlite_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_uartlite_0_0
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 206035205e6a4252becb06e547722e01 --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v10_0_3 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_11 -L axi_lite_ipif_v3_0_4 -L lib_pkg_v1_0_2 -L axi_timer_v2_0_15 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_15 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_12 -L blk_mem_gen_v8_3_6 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_13 -L fifo_generator_v13_1_4 -L axi_data_fifo_v2_1_12 -L axi_crossbar_v2_1_14 -L axi_bram_ctrl_v4_0_11 -L lib_srl_fifo_v1_0_2 -L axi_uartlite_v2_0_17 -L axi_protocol_converter_v2_1_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_behav xil_defaultlib.sim_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 12 for port m_axi_arprot [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:2373]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 12 for port m_axi_awprot [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:2377]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package axi_bram_ctrl_v4_0_11.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package axi_timer_v2_0_15.tc_types
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package microblaze_v10_0_3.microblaze_types
Compiling package microblaze_v10_0_3.microblaze_isa
Compiling package microblaze_v10_0_3.mmu_types
Compiling package lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_funcs
Compiling module xil_defaultlib.BRAM_Interconnect(addr1_0=24,add...
Compiling module xil_defaultlib.uc_system_BRAM_Interconnect_0_0
Compiling module xil_defaultlib.Output_Compare
Compiling module xil_defaultlib.uc_system_Output_Compare_0_0
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.uc_system_Timer_0_1
Compiling module xil_defaultlib.Timer(ADDRESS=12)
Compiling module xil_defaultlib.uc_system_Timer_1_0
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.wrap_brst [\wrap_brst(c_axi_addr_width=13,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_0_11.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.wr_chnl [\wr_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.rd_chnl [\rd_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.full_axi [\full_axi(c_s_axi_addr_width=13,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=20...]
Compiling architecture uc_system_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.uc_system_axi_bram_ctrl_0_0 [uc_system_axi_bram_ctrl_0_0_defa...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_single_bit=0,c_vecto...]
Compiling architecture imp of entity axi_gpio_v2_0_15.GPIO_Core [\GPIO_Core(c_aw=9,c_gpio_width=1...]
Compiling architecture imp of entity axi_gpio_v2_0_15.axi_gpio [\axi_gpio(c_family="artix7",c_gp...]
Compiling architecture uc_system_axi_gpio_0_0_arch of entity xil_defaultlib.uc_system_axi_gpio_0_0 [uc_system_axi_gpio_0_0_default]
Compiling module axi_protocol_converter_v2_1_13.axi_protocol_converter_v2_1_13_a...
Compiling module xil_defaultlib.uc_system_auto_pc_0
Compiling module xil_defaultlib.m00_couplers_imp_CL8XN8
Compiling module xil_defaultlib.m01_couplers_imp_1XIA5N0
Compiling module xil_defaultlib.m02_couplers_imp_OXA1LX
Compiling module xil_defaultlib.m03_couplers_imp_13GJAIL
Compiling module xil_defaultlib.s00_couplers_imp_1EAWDMW
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_addr_decode...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_splitter(C_...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_splitter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_register_slice_v2_1_13.axi_register_slice_v2_1_13_axic_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_decerr_slav...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_crossbar_sa...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_axi_crossba...
Compiling module xil_defaultlib.uc_system_xbar_1
Compiling module xil_defaultlib.uc_system_microblaze_core_axi_pe...
Compiling architecture imp of entity axi_timer_v2_0_15.mux_onehot_f [\mux_onehot_f(c_nb=6,c_family="a...]
Compiling architecture imp of entity axi_timer_v2_0_15.counter_f [\counter_f(c_num_bits=32,c_famil...]
Compiling architecture imp of entity axi_timer_v2_0_15.count_module [\count_module(c_family="artix7")...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111001010")(0...]
Compiling architecture fdrse_v of entity unisim.FDRSE [fdrse_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_mtbf_stages=4)\]
Compiling architecture imp of entity axi_timer_v2_0_15.timer_control [\timer_control(c_ard_num_ce_arra...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture fdrs_v of entity unisim.FDRS [fdrs_default]
Compiling architecture imp of entity axi_timer_v2_0_15.tc_core [\tc_core(c_family="artix7",c_ard...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=5,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture imp of entity axi_timer_v2_0_15.axi_timer [\axi_timer(c_family="artix7")(1,...]
Compiling architecture uc_system_axi_timer_0_0_arch of entity xil_defaultlib.uc_system_axi_timer_0_0 [uc_system_axi_timer_0_0_default]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.baudrate [\baudrate(c_ratio=651)\]
Compiling architecture behavioral of entity axi_uartlite_v2_0_17.dynshreg_i_f [\dynshreg_i_f(c_depth=16,c_famil...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_family=...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_rx [\uartlite_rx(c_family="artix7")(...]
Compiling architecture behavioral of entity axi_uartlite_v2_0_17.dynshreg_i_f [\dynshreg_i_f(c_depth=16,c_init_...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_tx [\uartlite_tx(c_family="artix7")(...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_core [\uartlite_core(c_family="artix7"...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=4,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.axi_uartlite [\axi_uartlite(c_family="artix7")...]
Compiling architecture uc_system_axi_uartlite_0_0_arch of entity xil_defaultlib.uc_system_axi_uartlite_0_0 [uc_system_axi_uartlite_0_0_defau...]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.uc_system_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.uc_system_clk_wiz_0_0
Compiling architecture imp of entity microblaze_v10_0_3.DAXI_interface [\DAXI_interface(c_data_size=32,c...]
Compiling architecture and2b1l_v of entity unisim.AND2B1L [and2b1l_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_AND2B1L [\MB_AND2B1L(c_target=artix7)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0011111111111111")...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000000011011")...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(15,0)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000001100100")...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0010010000000000")...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_bit [\mb_sync_bit(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_vec [\mb_sync_vec(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_bit [\mb_sync_bit(c_levels=1)\]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_vec [\mb_sync_vec(c_width=10)\]
Compiling architecture srlc16e_v of entity unisim.SRLC16E [\SRLC16E(0,15)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRLC16E [\MB_SRLC16E(c_target=artix7,c_us...]
Compiling architecture imp of entity microblaze_v10_0_3.address_hit [\address_hit(c_target=artix7,c_f...]
Compiling architecture imp of entity microblaze_v10_0_3.Debug [\Debug(c_data_size=32,c_instr_si...]
Compiling architecture imp of entity microblaze_v10_0_3.interrupt_mode_converter [\interrupt_mode_converter(c_edge...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDRE [\MB_FDRE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXCY_XORCY [\MB_MUXCY_XORCY(c_target=artix7)...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXF7 [\MB_MUXF7(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDR [\MB_FDR(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.PC_Module_gti [\PC_Module_gti(c_data_size=32,c_...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fds_v of entity unisim.FDS [fds_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDS [\MB_FDS(c_target=artix7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture imp of entity microblaze_v10_0_3.PreFetch_Buffer_gti [\PreFetch_Buffer_gti(c_data_size...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXCY [\MB_MUXCY(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.carry_and [\carry_and(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.jump_logic [\jump_logic(c_instr_size=32,c_ta...]
Compiling architecture imp of entity microblaze_v10_0_3.carry_or [\carry_or(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.Decode_gti [\Decode_gti(c_data_size=32,c_ins...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000001111111100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture ram32m_v of entity unisim.RAM32M [ram32m_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_RAM32M [\MB_RAM32M(c_target=artix7,c_use...]
Compiling architecture imp of entity microblaze_v10_0_3.Register_File_gti [\Register_File_gti(c_data_size=3...]
Compiling architecture imp of entity microblaze_v10_0_3.Operand_Select_gti [\Operand_Select_gti(c_data_size=...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="011000000111101010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v10_0_3.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100000011110101010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101000001010")(0...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT4 [\MB_LUT4(c_target=artix7,init="1...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MULT_AND [\MB_MULT_AND(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture imp of entity microblaze_v10_0_3.ALU [\ALU(c_data_size=32,c_allow_lut6...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.Shift_Logic_Module_gti [\Shift_Logic_Module_gti(c_data_s...]
Compiling architecture imp of entity microblaze_v10_0_3.mul_unit [\mul_unit(c_data_size=32,c_targe...]
Compiling architecture imp of entity microblaze_v10_0_3.Barrel_Shifter_gti [\Barrel_Shifter_gti(c_data_size=...]
Compiling architecture imp of entity microblaze_v10_0_3.WB_Mux_Bit [\WB_Mux_Bit(c_target=artix7,c_lu...]
Compiling architecture imp of entity microblaze_v10_0_3.WB_Mux [\WB_Mux(c_data_size=32,c_daddr_s...]
Compiling architecture imp of entity microblaze_v10_0_3.Zero_Detect_gti [\Zero_Detect_gti(c_data_size=32,...]
Compiling architecture imp of entity microblaze_v10_0_3.Byte_Doublet_Handle_gti [\Byte_Doublet_Handle_gti(c_data_...]
Compiling architecture imp of entity microblaze_v10_0_3.Data_Flow_Logic [\Data_Flow_Logic(c_data_size=32,...]
Compiling architecture msr_reg of entity microblaze_v10_0_3.msr_reg_gti [\msr_reg_gti(c_data_size=32,c_ta...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111110000000011...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v10_0_3.mux_bus [\mux_bus(c_target=artix7,c_allow...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="100101101001011010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDE [\MB_FDE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.exception_registers_gti [\exception_registers_gti(c_data_...]
Compiling architecture imp of entity microblaze_v10_0_3.Fpu [\Fpu(c_data_size=32,c_target=art...]
Compiling architecture imp of entity microblaze_v10_0_3.PVR [\PVR(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v10_0_3.Data_Flow_gti [\Data_Flow_gti(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v10_0_3.read_data_mux [\read_data_mux(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v10_0_3.instr_mux [\instr_mux(c_instr_size=32,c_tar...]
Compiling architecture imp of entity microblaze_v10_0_3.MMU [\MMU(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze_GTi [\MicroBlaze_GTi(c_num_sync_ff_cl...]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_bit [mb_sync_bit_default]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze_Core [\MicroBlaze_Core(c_freq=10000000...]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze [\MicroBlaze(c_freq=100000000,c_e...]
Compiling architecture uc_system_microblaze_0_0_arch of entity xil_defaultlib.uc_system_microblaze_0_0 [uc_system_microblaze_0_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_mux [\lmb_mux(c_baseaddr="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture uc_system_dlmb_bram_if_cntlr_0_arch of entity xil_defaultlib.uc_system_dlmb_bram_if_cntlr_0 [uc_system_dlmb_bram_if_cntlr_0_d...]
Compiling architecture imp of entity lmb_v10_v3_0_9.lmb_v10 [\lmb_v10(c_lmb_num_slaves=1)\]
Compiling architecture uc_system_dlmb_v10_0_arch of entity xil_defaultlib.uc_system_dlmb_v10_0 [uc_system_dlmb_v10_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_mux [\lmb_mux(c_baseaddr="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture uc_system_ilmb_bram_if_cntlr_0_arch of entity xil_defaultlib.uc_system_ilmb_bram_if_cntlr_0 [uc_system_ilmb_bram_if_cntlr_0_d...]
Compiling architecture uc_system_ilmb_v10_0_arch of entity xil_defaultlib.uc_system_ilmb_v10_0 [uc_system_ilmb_v10_0_default]
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="art...
Compiling module xil_defaultlib.uc_system_lmb_bram_0
Compiling module xil_defaultlib.microblaze_core_local_memory_imp...
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.proc_sys_reset [\proc_sys_reset(c_family="artix7...]
Compiling architecture uc_system_proc_sys_reset_0_0_arch of entity xil_defaultlib.uc_system_proc_sys_reset_0_0 [uc_system_proc_sys_reset_0_0_def...]
Compiling module xil_defaultlib.uc_system
Compiling module xil_defaultlib.uc_system_wrapper
Compiling module xil_defaultlib.sim_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/xsim.dir/sim_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/xsim.dir/sim_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Dec 12 21:29:27 2017. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Dec 12 21:29:27 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:27 . Memory (MB): peak = 2013.105 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '26' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_tb_behav -key {Behavioral:sim_1:Functional:sim_tb} -tclbatch {sim_tb.tcl} -view {D:/projects/itmo/io_lab2/io_lab2/sim_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
open_wave_config D:/projects/itmo/io_lab2/io_lab2/sim_tb_behav.wcfg
source sim_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module sim_tb.uc.uc_system_i.microblaze_core_local_memory.lmb_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:33 . Memory (MB): peak = 2013.516 ; gain = 0.410
run 15 us
generate_target all [get_files  D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd]
INFO: [BD 41-1637] Generated targets are already up-to-date for bd-design 'uc_system' - hence not re-generating.
export_ip_user_files -of_objects [get_files D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd]
export_simulation -of_objects [get_files D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd] -directory D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/sim_scripts -ip_user_files_dir D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files -ipstatic_source_dir D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/projects/itmo/io_lab2/io_lab2/io_lab2.cache/compile_simlib/modelsim} {questa=D:/projects/itmo/io_lab2/io_lab2/io_lab2.cache/compile_simlib/questa} {riviera=D:/projects/itmo/io_lab2/io_lab2/io_lab2.cache/compile_simlib/riviera} {activehdl=D:/projects/itmo/io_lab2/io_lab2/io_lab2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Generating merged BMM file for the design top 'sim_tb'...
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'sim_tb'...
Generating merged BMM file for the design top 'sim_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'sim_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
"xvlog -m64 --relax -prj sim_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/BRAM_Interconnect_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_Interconnect
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Timer_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Output_Compare_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Output_Compare
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_lmb_bram_0/sim/uc_system_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_xbar_1/sim/uc_system_xbar_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_xbar_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_CL8XN8
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1XIA5N0
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_OXA1LX
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_13GJAIL
INFO: [VRFC 10-311] analyzing module microblaze_core_local_memory_imp_1NATDEJ
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1EAWDMW
INFO: [VRFC 10-311] analyzing module uc_system
INFO: [VRFC 10-311] analyzing module uc_system_microblaze_core_axi_periph_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_BRAM_Interconnect_0_0/sim/uc_system_BRAM_Interconnect_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_BRAM_Interconnect_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_0_1/sim/uc_system_Timer_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_1_0/sim/uc_system_Timer_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Output_Compare_0_0/sim/uc_system_Output_Compare_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Output_Compare_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_auto_pc_0/sim/uc_system_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj sim_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_microblaze_0_0/sim/uc_system_microblaze_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_microblaze_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_proc_sys_reset_0_0/sim/uc_system_proc_sys_reset_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_proc_sys_reset_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_timer_0_0/sim/uc_system_axi_timer_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_timer_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_gpio_0_0/sim/uc_system_axi_gpio_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_gpio_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_v10_0/sim/uc_system_dlmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_v10_0/sim/uc_system_ilmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_bram_if_cntlr_0/sim/uc_system_dlmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_bram_if_cntlr_0/sim/uc_system_ilmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_bram_ctrl_0_0/sim/uc_system_axi_bram_ctrl_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_bram_ctrl_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_uartlite_0_0/sim/uc_system_axi_uartlite_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_uartlite_0_0
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 206035205e6a4252becb06e547722e01 --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v10_0_3 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_11 -L axi_lite_ipif_v3_0_4 -L lib_pkg_v1_0_2 -L axi_timer_v2_0_15 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_15 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_12 -L blk_mem_gen_v8_3_6 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_13 -L fifo_generator_v13_1_4 -L axi_data_fifo_v2_1_12 -L axi_crossbar_v2_1_14 -L axi_bram_ctrl_v4_0_11 -L lib_srl_fifo_v1_0_2 -L axi_uartlite_v2_0_17 -L axi_protocol_converter_v2_1_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_behav xil_defaultlib.sim_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 12 for port m_axi_arprot [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:2373]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 12 for port m_axi_awprot [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:2377]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package axi_bram_ctrl_v4_0_11.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package axi_timer_v2_0_15.tc_types
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package microblaze_v10_0_3.microblaze_types
Compiling package microblaze_v10_0_3.microblaze_isa
Compiling package microblaze_v10_0_3.mmu_types
Compiling package lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_funcs
Compiling module xil_defaultlib.BRAM_Interconnect(addr1_0=24,add...
Compiling module xil_defaultlib.uc_system_BRAM_Interconnect_0_0
Compiling module xil_defaultlib.Output_Compare
Compiling module xil_defaultlib.uc_system_Output_Compare_0_0
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.uc_system_Timer_0_1
Compiling module xil_defaultlib.Timer(ADDRESS=12)
Compiling module xil_defaultlib.uc_system_Timer_1_0
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.wrap_brst [\wrap_brst(c_axi_addr_width=13,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_0_11.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.wr_chnl [\wr_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.rd_chnl [\rd_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.full_axi [\full_axi(c_s_axi_addr_width=13,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=20...]
Compiling architecture uc_system_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.uc_system_axi_bram_ctrl_0_0 [uc_system_axi_bram_ctrl_0_0_defa...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_single_bit=0,c_vecto...]
Compiling architecture imp of entity axi_gpio_v2_0_15.GPIO_Core [\GPIO_Core(c_aw=9,c_gpio_width=1...]
Compiling architecture imp of entity axi_gpio_v2_0_15.axi_gpio [\axi_gpio(c_family="artix7",c_gp...]
Compiling architecture uc_system_axi_gpio_0_0_arch of entity xil_defaultlib.uc_system_axi_gpio_0_0 [uc_system_axi_gpio_0_0_default]
Compiling module axi_protocol_converter_v2_1_13.axi_protocol_converter_v2_1_13_a...
Compiling module xil_defaultlib.uc_system_auto_pc_0
Compiling module xil_defaultlib.m00_couplers_imp_CL8XN8
Compiling module xil_defaultlib.m01_couplers_imp_1XIA5N0
Compiling module xil_defaultlib.m02_couplers_imp_OXA1LX
Compiling module xil_defaultlib.m03_couplers_imp_13GJAIL
Compiling module xil_defaultlib.s00_couplers_imp_1EAWDMW
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_addr_decode...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_splitter(C_...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_splitter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_register_slice_v2_1_13.axi_register_slice_v2_1_13_axic_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_decerr_slav...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_crossbar_sa...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_axi_crossba...
Compiling module xil_defaultlib.uc_system_xbar_1
Compiling module xil_defaultlib.uc_system_microblaze_core_axi_pe...
Compiling architecture imp of entity axi_timer_v2_0_15.mux_onehot_f [\mux_onehot_f(c_nb=6,c_family="a...]
Compiling architecture imp of entity axi_timer_v2_0_15.counter_f [\counter_f(c_num_bits=32,c_famil...]
Compiling architecture imp of entity axi_timer_v2_0_15.count_module [\count_module(c_family="artix7")...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111001010")(0...]
Compiling architecture fdrse_v of entity unisim.FDRSE [fdrse_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_mtbf_stages=4)\]
Compiling architecture imp of entity axi_timer_v2_0_15.timer_control [\timer_control(c_ard_num_ce_arra...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture fdrs_v of entity unisim.FDRS [fdrs_default]
Compiling architecture imp of entity axi_timer_v2_0_15.tc_core [\tc_core(c_family="artix7",c_ard...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=5,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture imp of entity axi_timer_v2_0_15.axi_timer [\axi_timer(c_family="artix7")(1,...]
Compiling architecture uc_system_axi_timer_0_0_arch of entity xil_defaultlib.uc_system_axi_timer_0_0 [uc_system_axi_timer_0_0_default]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.baudrate [\baudrate(c_ratio=651)\]
Compiling architecture behavioral of entity axi_uartlite_v2_0_17.dynshreg_i_f [\dynshreg_i_f(c_depth=16,c_famil...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_family=...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_rx [\uartlite_rx(c_family="artix7")(...]
Compiling architecture behavioral of entity axi_uartlite_v2_0_17.dynshreg_i_f [\dynshreg_i_f(c_depth=16,c_init_...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_tx [\uartlite_tx(c_family="artix7")(...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_core [\uartlite_core(c_family="artix7"...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=4,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.axi_uartlite [\axi_uartlite(c_family="artix7")...]
Compiling architecture uc_system_axi_uartlite_0_0_arch of entity xil_defaultlib.uc_system_axi_uartlite_0_0 [uc_system_axi_uartlite_0_0_defau...]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.uc_system_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.uc_system_clk_wiz_0_0
Compiling architecture imp of entity microblaze_v10_0_3.DAXI_interface [\DAXI_interface(c_data_size=32,c...]
Compiling architecture and2b1l_v of entity unisim.AND2B1L [and2b1l_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_AND2B1L [\MB_AND2B1L(c_target=artix7)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0011111111111111")...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000000011011")...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(15,0)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000001100100")...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0010010000000000")...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_bit [\mb_sync_bit(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_vec [\mb_sync_vec(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_bit [\mb_sync_bit(c_levels=1)\]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_vec [\mb_sync_vec(c_width=10)\]
Compiling architecture srlc16e_v of entity unisim.SRLC16E [\SRLC16E(0,15)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRLC16E [\MB_SRLC16E(c_target=artix7,c_us...]
Compiling architecture imp of entity microblaze_v10_0_3.address_hit [\address_hit(c_target=artix7,c_f...]
Compiling architecture imp of entity microblaze_v10_0_3.Debug [\Debug(c_data_size=32,c_instr_si...]
Compiling architecture imp of entity microblaze_v10_0_3.interrupt_mode_converter [\interrupt_mode_converter(c_edge...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDRE [\MB_FDRE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXCY_XORCY [\MB_MUXCY_XORCY(c_target=artix7)...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXF7 [\MB_MUXF7(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDR [\MB_FDR(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.PC_Module_gti [\PC_Module_gti(c_data_size=32,c_...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fds_v of entity unisim.FDS [fds_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDS [\MB_FDS(c_target=artix7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture imp of entity microblaze_v10_0_3.PreFetch_Buffer_gti [\PreFetch_Buffer_gti(c_data_size...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXCY [\MB_MUXCY(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.carry_and [\carry_and(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.jump_logic [\jump_logic(c_instr_size=32,c_ta...]
Compiling architecture imp of entity microblaze_v10_0_3.carry_or [\carry_or(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.Decode_gti [\Decode_gti(c_data_size=32,c_ins...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000001111111100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture ram32m_v of entity unisim.RAM32M [ram32m_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_RAM32M [\MB_RAM32M(c_target=artix7,c_use...]
Compiling architecture imp of entity microblaze_v10_0_3.Register_File_gti [\Register_File_gti(c_data_size=3...]
Compiling architecture imp of entity microblaze_v10_0_3.Operand_Select_gti [\Operand_Select_gti(c_data_size=...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="011000000111101010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v10_0_3.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100000011110101010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101000001010")(0...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT4 [\MB_LUT4(c_target=artix7,init="1...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MULT_AND [\MB_MULT_AND(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture imp of entity microblaze_v10_0_3.ALU [\ALU(c_data_size=32,c_allow_lut6...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.Shift_Logic_Module_gti [\Shift_Logic_Module_gti(c_data_s...]
Compiling architecture imp of entity microblaze_v10_0_3.mul_unit [\mul_unit(c_data_size=32,c_targe...]
Compiling architecture imp of entity microblaze_v10_0_3.Barrel_Shifter_gti [\Barrel_Shifter_gti(c_data_size=...]
Compiling architecture imp of entity microblaze_v10_0_3.WB_Mux_Bit [\WB_Mux_Bit(c_target=artix7,c_lu...]
Compiling architecture imp of entity microblaze_v10_0_3.WB_Mux [\WB_Mux(c_data_size=32,c_daddr_s...]
Compiling architecture imp of entity microblaze_v10_0_3.Zero_Detect_gti [\Zero_Detect_gti(c_data_size=32,...]
Compiling architecture imp of entity microblaze_v10_0_3.Byte_Doublet_Handle_gti [\Byte_Doublet_Handle_gti(c_data_...]
Compiling architecture imp of entity microblaze_v10_0_3.Data_Flow_Logic [\Data_Flow_Logic(c_data_size=32,...]
Compiling architecture msr_reg of entity microblaze_v10_0_3.msr_reg_gti [\msr_reg_gti(c_data_size=32,c_ta...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111110000000011...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v10_0_3.mux_bus [\mux_bus(c_target=artix7,c_allow...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="100101101001011010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDE [\MB_FDE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.exception_registers_gti [\exception_registers_gti(c_data_...]
Compiling architecture imp of entity microblaze_v10_0_3.Fpu [\Fpu(c_data_size=32,c_target=art...]
Compiling architecture imp of entity microblaze_v10_0_3.PVR [\PVR(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v10_0_3.Data_Flow_gti [\Data_Flow_gti(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v10_0_3.read_data_mux [\read_data_mux(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v10_0_3.instr_mux [\instr_mux(c_instr_size=32,c_tar...]
Compiling architecture imp of entity microblaze_v10_0_3.MMU [\MMU(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze_GTi [\MicroBlaze_GTi(c_num_sync_ff_cl...]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_bit [mb_sync_bit_default]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze_Core [\MicroBlaze_Core(c_freq=10000000...]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze [\MicroBlaze(c_freq=100000000,c_e...]
Compiling architecture uc_system_microblaze_0_0_arch of entity xil_defaultlib.uc_system_microblaze_0_0 [uc_system_microblaze_0_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_mux [\lmb_mux(c_baseaddr="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture uc_system_dlmb_bram_if_cntlr_0_arch of entity xil_defaultlib.uc_system_dlmb_bram_if_cntlr_0 [uc_system_dlmb_bram_if_cntlr_0_d...]
Compiling architecture imp of entity lmb_v10_v3_0_9.lmb_v10 [\lmb_v10(c_lmb_num_slaves=1)\]
Compiling architecture uc_system_dlmb_v10_0_arch of entity xil_defaultlib.uc_system_dlmb_v10_0 [uc_system_dlmb_v10_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_mux [\lmb_mux(c_baseaddr="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture uc_system_ilmb_bram_if_cntlr_0_arch of entity xil_defaultlib.uc_system_ilmb_bram_if_cntlr_0 [uc_system_ilmb_bram_if_cntlr_0_d...]
Compiling architecture uc_system_ilmb_v10_0_arch of entity xil_defaultlib.uc_system_ilmb_v10_0 [uc_system_ilmb_v10_0_default]
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="art...
Compiling module xil_defaultlib.uc_system_lmb_bram_0
Compiling module xil_defaultlib.microblaze_core_local_memory_imp...
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.proc_sys_reset [\proc_sys_reset(c_family="artix7...]
Compiling architecture uc_system_proc_sys_reset_0_0_arch of entity xil_defaultlib.uc_system_proc_sys_reset_0_0 [uc_system_proc_sys_reset_0_0_def...]
Compiling module xil_defaultlib.uc_system
Compiling module xil_defaultlib.uc_system_wrapper
Compiling module xil_defaultlib.sim_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/xsim.dir/sim_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/xsim.dir/sim_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Dec 12 21:33:08 2017. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Dec 12 21:33:08 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:27 . Memory (MB): peak = 2021.828 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '26' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_tb_behav -key {Behavioral:sim_1:Functional:sim_tb} -tclbatch {sim_tb.tcl} -view {D:/projects/itmo/io_lab2/io_lab2/sim_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
open_wave_config D:/projects/itmo/io_lab2/io_lab2/sim_tb_behav.wcfg
source sim_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module sim_tb.uc.uc_system_i.microblaze_core_local_memory.lmb_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:33 . Memory (MB): peak = 2021.828 ; gain = 0.000
run 15 us
relaunch_sim
Generating merged BMM file for the design top 'sim_tb'...
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'sim_tb'...
Generating merged BMM file for the design top 'sim_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'sim_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
"xvlog -m64 --relax -prj sim_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/BRAM_Interconnect_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_Interconnect
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Timer_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Output_Compare_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Output_Compare
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_lmb_bram_0/sim/uc_system_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_xbar_1/sim/uc_system_xbar_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_xbar_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_CL8XN8
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1XIA5N0
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_OXA1LX
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_13GJAIL
INFO: [VRFC 10-311] analyzing module microblaze_core_local_memory_imp_1NATDEJ
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1EAWDMW
INFO: [VRFC 10-311] analyzing module uc_system
INFO: [VRFC 10-311] analyzing module uc_system_microblaze_core_axi_periph_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_BRAM_Interconnect_0_0/sim/uc_system_BRAM_Interconnect_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_BRAM_Interconnect_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_0_1/sim/uc_system_Timer_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_1_0/sim/uc_system_Timer_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Output_Compare_0_0/sim/uc_system_Output_Compare_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Output_Compare_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_auto_pc_0/sim/uc_system_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj sim_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_microblaze_0_0/sim/uc_system_microblaze_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_microblaze_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_proc_sys_reset_0_0/sim/uc_system_proc_sys_reset_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_proc_sys_reset_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_timer_0_0/sim/uc_system_axi_timer_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_timer_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_gpio_0_0/sim/uc_system_axi_gpio_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_gpio_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_v10_0/sim/uc_system_dlmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_v10_0/sim/uc_system_ilmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_bram_if_cntlr_0/sim/uc_system_dlmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_bram_if_cntlr_0/sim/uc_system_ilmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_bram_ctrl_0_0/sim/uc_system_axi_bram_ctrl_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_bram_ctrl_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_uartlite_0_0/sim/uc_system_axi_uartlite_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_uartlite_0_0
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Generating merged BMM file for the design top 'sim_tb'...
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 206035205e6a4252becb06e547722e01 --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v10_0_3 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_11 -L axi_lite_ipif_v3_0_4 -L lib_pkg_v1_0_2 -L axi_timer_v2_0_15 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_15 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_12 -L blk_mem_gen_v8_3_6 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_13 -L fifo_generator_v13_1_4 -L axi_data_fifo_v2_1_12 -L axi_crossbar_v2_1_14 -L axi_bram_ctrl_v4_0_11 -L lib_srl_fifo_v1_0_2 -L axi_uartlite_v2_0_17 -L axi_protocol_converter_v2_1_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_behav xil_defaultlib.sim_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 12 for port m_axi_arprot [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:2373]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 12 for port m_axi_awprot [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:2377]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package axi_bram_ctrl_v4_0_11.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package axi_timer_v2_0_15.tc_types
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package microblaze_v10_0_3.microblaze_types
Compiling package microblaze_v10_0_3.microblaze_isa
Compiling package microblaze_v10_0_3.mmu_types
Compiling package lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_funcs
Compiling module xil_defaultlib.BRAM_Interconnect(addr1_0=24,add...
Compiling module xil_defaultlib.uc_system_BRAM_Interconnect_0_0
Compiling module xil_defaultlib.Output_Compare
Compiling module xil_defaultlib.uc_system_Output_Compare_0_0
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.uc_system_Timer_0_1
Compiling module xil_defaultlib.Timer(ADDRESS=12)
Compiling module xil_defaultlib.uc_system_Timer_1_0
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.wrap_brst [\wrap_brst(c_axi_addr_width=13,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_0_11.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.wr_chnl [\wr_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.rd_chnl [\rd_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.full_axi [\full_axi(c_s_axi_addr_width=13,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=20...]
Compiling architecture uc_system_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.uc_system_axi_bram_ctrl_0_0 [uc_system_axi_bram_ctrl_0_0_defa...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_single_bit=0,c_vecto...]
Compiling architecture imp of entity axi_gpio_v2_0_15.GPIO_Core [\GPIO_Core(c_aw=9,c_gpio_width=1...]
Compiling architecture imp of entity axi_gpio_v2_0_15.axi_gpio [\axi_gpio(c_family="artix7",c_gp...]
Compiling architecture uc_system_axi_gpio_0_0_arch of entity xil_defaultlib.uc_system_axi_gpio_0_0 [uc_system_axi_gpio_0_0_default]
Compiling module axi_protocol_converter_v2_1_13.axi_protocol_converter_v2_1_13_a...
Compiling module xil_defaultlib.uc_system_auto_pc_0
Compiling module xil_defaultlib.m00_couplers_imp_CL8XN8
Compiling module xil_defaultlib.m01_couplers_imp_1XIA5N0
Compiling module xil_defaultlib.m02_couplers_imp_OXA1LX
Compiling module xil_defaultlib.m03_couplers_imp_13GJAIL
Compiling module xil_defaultlib.s00_couplers_imp_1EAWDMW
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_addr_decode...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_splitter(C_...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_splitter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_register_slice_v2_1_13.axi_register_slice_v2_1_13_axic_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_decerr_slav...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_crossbar_sa...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_axi_crossba...
Compiling module xil_defaultlib.uc_system_xbar_1
Compiling module xil_defaultlib.uc_system_microblaze_core_axi_pe...
Compiling architecture imp of entity axi_timer_v2_0_15.mux_onehot_f [\mux_onehot_f(c_nb=6,c_family="a...]
Compiling architecture imp of entity axi_timer_v2_0_15.counter_f [\counter_f(c_num_bits=32,c_famil...]
Compiling architecture imp of entity axi_timer_v2_0_15.count_module [\count_module(c_family="artix7")...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111001010")(0...]
Compiling architecture fdrse_v of entity unisim.FDRSE [fdrse_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_mtbf_stages=4)\]
Compiling architecture imp of entity axi_timer_v2_0_15.timer_control [\timer_control(c_ard_num_ce_arra...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture fdrs_v of entity unisim.FDRS [fdrs_default]
Compiling architecture imp of entity axi_timer_v2_0_15.tc_core [\tc_core(c_family="artix7",c_ard...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=5,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture imp of entity axi_timer_v2_0_15.axi_timer [\axi_timer(c_family="artix7")(1,...]
Compiling architecture uc_system_axi_timer_0_0_arch of entity xil_defaultlib.uc_system_axi_timer_0_0 [uc_system_axi_timer_0_0_default]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.baudrate [\baudrate(c_ratio=651)\]
Compiling architecture behavioral of entity axi_uartlite_v2_0_17.dynshreg_i_f [\dynshreg_i_f(c_depth=16,c_famil...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_family=...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_rx [\uartlite_rx(c_family="artix7")(...]
Compiling architecture behavioral of entity axi_uartlite_v2_0_17.dynshreg_i_f [\dynshreg_i_f(c_depth=16,c_init_...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_tx [\uartlite_tx(c_family="artix7")(...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_core [\uartlite_core(c_family="artix7"...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=4,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.axi_uartlite [\axi_uartlite(c_family="artix7")...]
Compiling architecture uc_system_axi_uartlite_0_0_arch of entity xil_defaultlib.uc_system_axi_uartlite_0_0 [uc_system_axi_uartlite_0_0_defau...]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.uc_system_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.uc_system_clk_wiz_0_0
Compiling architecture imp of entity microblaze_v10_0_3.DAXI_interface [\DAXI_interface(c_data_size=32,c...]
Compiling architecture and2b1l_v of entity unisim.AND2B1L [and2b1l_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_AND2B1L [\MB_AND2B1L(c_target=artix7)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0011111111111111")...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000000011011")...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(15,0)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000001100100")...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0010010000000000")...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_bit [\mb_sync_bit(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_vec [\mb_sync_vec(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_bit [\mb_sync_bit(c_levels=1)\]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_vec [\mb_sync_vec(c_width=10)\]
Compiling architecture srlc16e_v of entity unisim.SRLC16E [\SRLC16E(0,15)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRLC16E [\MB_SRLC16E(c_target=artix7,c_us...]
Compiling architecture imp of entity microblaze_v10_0_3.address_hit [\address_hit(c_target=artix7,c_f...]
Compiling architecture imp of entity microblaze_v10_0_3.Debug [\Debug(c_data_size=32,c_instr_si...]
Compiling architecture imp of entity microblaze_v10_0_3.interrupt_mode_converter [\interrupt_mode_converter(c_edge...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDRE [\MB_FDRE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXCY_XORCY [\MB_MUXCY_XORCY(c_target=artix7)...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXF7 [\MB_MUXF7(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDR [\MB_FDR(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.PC_Module_gti [\PC_Module_gti(c_data_size=32,c_...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fds_v of entity unisim.FDS [fds_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDS [\MB_FDS(c_target=artix7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture imp of entity microblaze_v10_0_3.PreFetch_Buffer_gti [\PreFetch_Buffer_gti(c_data_size...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXCY [\MB_MUXCY(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.carry_and [\carry_and(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.jump_logic [\jump_logic(c_instr_size=32,c_ta...]
Compiling architecture imp of entity microblaze_v10_0_3.carry_or [\carry_or(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.Decode_gti [\Decode_gti(c_data_size=32,c_ins...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000001111111100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture ram32m_v of entity unisim.RAM32M [ram32m_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_RAM32M [\MB_RAM32M(c_target=artix7,c_use...]
Compiling architecture imp of entity microblaze_v10_0_3.Register_File_gti [\Register_File_gti(c_data_size=3...]
Compiling architecture imp of entity microblaze_v10_0_3.Operand_Select_gti [\Operand_Select_gti(c_data_size=...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="011000000111101010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v10_0_3.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100000011110101010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101000001010")(0...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT4 [\MB_LUT4(c_target=artix7,init="1...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MULT_AND [\MB_MULT_AND(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture imp of entity microblaze_v10_0_3.ALU [\ALU(c_data_size=32,c_allow_lut6...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.Shift_Logic_Module_gti [\Shift_Logic_Module_gti(c_data_s...]
Compiling architecture imp of entity microblaze_v10_0_3.mul_unit [\mul_unit(c_data_size=32,c_targe...]
Compiling architecture imp of entity microblaze_v10_0_3.Barrel_Shifter_gti [\Barrel_Shifter_gti(c_data_size=...]
Compiling architecture imp of entity microblaze_v10_0_3.WB_Mux_Bit [\WB_Mux_Bit(c_target=artix7,c_lu...]
Compiling architecture imp of entity microblaze_v10_0_3.WB_Mux [\WB_Mux(c_data_size=32,c_daddr_s...]
Compiling architecture imp of entity microblaze_v10_0_3.Zero_Detect_gti [\Zero_Detect_gti(c_data_size=32,...]
Compiling architecture imp of entity microblaze_v10_0_3.Byte_Doublet_Handle_gti [\Byte_Doublet_Handle_gti(c_data_...]
Compiling architecture imp of entity microblaze_v10_0_3.Data_Flow_Logic [\Data_Flow_Logic(c_data_size=32,...]
Compiling architecture msr_reg of entity microblaze_v10_0_3.msr_reg_gti [\msr_reg_gti(c_data_size=32,c_ta...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111110000000011...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v10_0_3.mux_bus [\mux_bus(c_target=artix7,c_allow...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="100101101001011010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDE [\MB_FDE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.exception_registers_gti [\exception_registers_gti(c_data_...]
Compiling architecture imp of entity microblaze_v10_0_3.Fpu [\Fpu(c_data_size=32,c_target=art...]
Compiling architecture imp of entity microblaze_v10_0_3.PVR [\PVR(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v10_0_3.Data_Flow_gti [\Data_Flow_gti(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v10_0_3.read_data_mux [\read_data_mux(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v10_0_3.instr_mux [\instr_mux(c_instr_size=32,c_tar...]
Compiling architecture imp of entity microblaze_v10_0_3.MMU [\MMU(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze_GTi [\MicroBlaze_GTi(c_num_sync_ff_cl...]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_bit [mb_sync_bit_default]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze_Core [\MicroBlaze_Core(c_freq=10000000...]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze [\MicroBlaze(c_freq=100000000,c_e...]
Compiling architecture uc_system_microblaze_0_0_arch of entity xil_defaultlib.uc_system_microblaze_0_0 [uc_system_microblaze_0_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_mux [\lmb_mux(c_baseaddr="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture uc_system_dlmb_bram_if_cntlr_0_arch of entity xil_defaultlib.uc_system_dlmb_bram_if_cntlr_0 [uc_system_dlmb_bram_if_cntlr_0_d...]
Compiling architecture imp of entity lmb_v10_v3_0_9.lmb_v10 [\lmb_v10(c_lmb_num_slaves=1)\]
Compiling architecture uc_system_dlmb_v10_0_arch of entity xil_defaultlib.uc_system_dlmb_v10_0 [uc_system_dlmb_v10_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_mux [\lmb_mux(c_baseaddr="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture uc_system_ilmb_bram_if_cntlr_0_arch of entity xil_defaultlib.uc_system_ilmb_bram_if_cntlr_0 [uc_system_ilmb_bram_if_cntlr_0_d...]
Compiling architecture uc_system_ilmb_v10_0_arch of entity xil_defaultlib.uc_system_ilmb_v10_0 [uc_system_ilmb_v10_0_default]
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="art...
Compiling module xil_defaultlib.uc_system_lmb_bram_0
Compiling module xil_defaultlib.microblaze_core_local_memory_imp...
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.proc_sys_reset [\proc_sys_reset(c_family="artix7...]
Compiling architecture uc_system_proc_sys_reset_0_0_arch of entity xil_defaultlib.uc_system_proc_sys_reset_0_0 [uc_system_proc_sys_reset_0_0_def...]
Compiling module xil_defaultlib.uc_system
Compiling module xil_defaultlib.uc_system_wrapper
Compiling module xil_defaultlib.sim_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 2021.828 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '23' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 2021.828 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
Block Memory Generator module sim_tb.uc.uc_system_i.microblaze_core_local_memory.lmb_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:34 . Memory (MB): peak = 2023.488 ; gain = 1.660
run 15 us
relaunch_sim
Generating merged BMM file for the design top 'sim_tb'...
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'sim_tb'...
Generating merged BMM file for the design top 'sim_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'sim_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
"xvlog -m64 --relax -prj sim_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/BRAM_Interconnect_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_Interconnect
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Timer_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Output_Compare_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Output_Compare
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_lmb_bram_0/sim/uc_system_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_xbar_1/sim/uc_system_xbar_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_xbar_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_CL8XN8
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1XIA5N0
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_OXA1LX
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_13GJAIL
INFO: [VRFC 10-311] analyzing module microblaze_core_local_memory_imp_1NATDEJ
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1EAWDMW
INFO: [VRFC 10-311] analyzing module uc_system
INFO: [VRFC 10-311] analyzing module uc_system_microblaze_core_axi_periph_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_BRAM_Interconnect_0_0/sim/uc_system_BRAM_Interconnect_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_BRAM_Interconnect_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_0_1/sim/uc_system_Timer_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_1_0/sim/uc_system_Timer_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Output_Compare_0_0/sim/uc_system_Output_Compare_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Output_Compare_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_auto_pc_0/sim/uc_system_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj sim_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_microblaze_0_0/sim/uc_system_microblaze_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_microblaze_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_proc_sys_reset_0_0/sim/uc_system_proc_sys_reset_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_proc_sys_reset_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_timer_0_0/sim/uc_system_axi_timer_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_timer_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_gpio_0_0/sim/uc_system_axi_gpio_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_gpio_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_v10_0/sim/uc_system_dlmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_v10_0/sim/uc_system_ilmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_bram_if_cntlr_0/sim/uc_system_dlmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_bram_if_cntlr_0/sim/uc_system_ilmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_bram_ctrl_0_0/sim/uc_system_axi_bram_ctrl_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_bram_ctrl_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_uartlite_0_0/sim/uc_system_axi_uartlite_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_uartlite_0_0
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2025.078 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2025.078 ; gain = 0.000
Generating merged BMM file for the design top 'sim_tb'...
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 206035205e6a4252becb06e547722e01 --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v10_0_3 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_11 -L axi_lite_ipif_v3_0_4 -L lib_pkg_v1_0_2 -L axi_timer_v2_0_15 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_15 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_12 -L blk_mem_gen_v8_3_6 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_13 -L fifo_generator_v13_1_4 -L axi_data_fifo_v2_1_12 -L axi_crossbar_v2_1_14 -L axi_bram_ctrl_v4_0_11 -L lib_srl_fifo_v1_0_2 -L axi_uartlite_v2_0_17 -L axi_protocol_converter_v2_1_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_behav xil_defaultlib.sim_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 12 for port m_axi_arprot [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:2373]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 12 for port m_axi_awprot [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:2377]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package axi_bram_ctrl_v4_0_11.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package axi_timer_v2_0_15.tc_types
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package microblaze_v10_0_3.microblaze_types
Compiling package microblaze_v10_0_3.microblaze_isa
Compiling package microblaze_v10_0_3.mmu_types
Compiling package lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_funcs
Compiling module xil_defaultlib.BRAM_Interconnect(addr1_0=24,add...
Compiling module xil_defaultlib.uc_system_BRAM_Interconnect_0_0
Compiling module xil_defaultlib.Output_Compare
Compiling module xil_defaultlib.uc_system_Output_Compare_0_0
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.uc_system_Timer_0_1
Compiling module xil_defaultlib.Timer(ADDRESS=12)
Compiling module xil_defaultlib.uc_system_Timer_1_0
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.wrap_brst [\wrap_brst(c_axi_addr_width=13,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_0_11.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.wr_chnl [\wr_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.rd_chnl [\rd_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.full_axi [\full_axi(c_s_axi_addr_width=13,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=20...]
Compiling architecture uc_system_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.uc_system_axi_bram_ctrl_0_0 [uc_system_axi_bram_ctrl_0_0_defa...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_single_bit=0,c_vecto...]
Compiling architecture imp of entity axi_gpio_v2_0_15.GPIO_Core [\GPIO_Core(c_aw=9,c_gpio_width=1...]
Compiling architecture imp of entity axi_gpio_v2_0_15.axi_gpio [\axi_gpio(c_family="artix7",c_gp...]
Compiling architecture uc_system_axi_gpio_0_0_arch of entity xil_defaultlib.uc_system_axi_gpio_0_0 [uc_system_axi_gpio_0_0_default]
Compiling module axi_protocol_converter_v2_1_13.axi_protocol_converter_v2_1_13_a...
Compiling module xil_defaultlib.uc_system_auto_pc_0
Compiling module xil_defaultlib.m00_couplers_imp_CL8XN8
Compiling module xil_defaultlib.m01_couplers_imp_1XIA5N0
Compiling module xil_defaultlib.m02_couplers_imp_OXA1LX
Compiling module xil_defaultlib.m03_couplers_imp_13GJAIL
Compiling module xil_defaultlib.s00_couplers_imp_1EAWDMW
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_addr_decode...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_splitter(C_...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_splitter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_register_slice_v2_1_13.axi_register_slice_v2_1_13_axic_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_decerr_slav...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_crossbar_sa...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_axi_crossba...
Compiling module xil_defaultlib.uc_system_xbar_1
Compiling module xil_defaultlib.uc_system_microblaze_core_axi_pe...
Compiling architecture imp of entity axi_timer_v2_0_15.mux_onehot_f [\mux_onehot_f(c_nb=6,c_family="a...]
Compiling architecture imp of entity axi_timer_v2_0_15.counter_f [\counter_f(c_num_bits=32,c_famil...]
Compiling architecture imp of entity axi_timer_v2_0_15.count_module [\count_module(c_family="artix7")...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111001010")(0...]
Compiling architecture fdrse_v of entity unisim.FDRSE [fdrse_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_mtbf_stages=4)\]
Compiling architecture imp of entity axi_timer_v2_0_15.timer_control [\timer_control(c_ard_num_ce_arra...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture fdrs_v of entity unisim.FDRS [fdrs_default]
Compiling architecture imp of entity axi_timer_v2_0_15.tc_core [\tc_core(c_family="artix7",c_ard...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=5,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture imp of entity axi_timer_v2_0_15.axi_timer [\axi_timer(c_family="artix7")(1,...]
Compiling architecture uc_system_axi_timer_0_0_arch of entity xil_defaultlib.uc_system_axi_timer_0_0 [uc_system_axi_timer_0_0_default]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.baudrate [\baudrate(c_ratio=651)\]
Compiling architecture behavioral of entity axi_uartlite_v2_0_17.dynshreg_i_f [\dynshreg_i_f(c_depth=16,c_famil...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_family=...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_rx [\uartlite_rx(c_family="artix7")(...]
Compiling architecture behavioral of entity axi_uartlite_v2_0_17.dynshreg_i_f [\dynshreg_i_f(c_depth=16,c_init_...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_tx [\uartlite_tx(c_family="artix7")(...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_core [\uartlite_core(c_family="artix7"...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=4,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.axi_uartlite [\axi_uartlite(c_family="artix7")...]
Compiling architecture uc_system_axi_uartlite_0_0_arch of entity xil_defaultlib.uc_system_axi_uartlite_0_0 [uc_system_axi_uartlite_0_0_defau...]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.uc_system_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.uc_system_clk_wiz_0_0
Compiling architecture imp of entity microblaze_v10_0_3.DAXI_interface [\DAXI_interface(c_data_size=32,c...]
Compiling architecture and2b1l_v of entity unisim.AND2B1L [and2b1l_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_AND2B1L [\MB_AND2B1L(c_target=artix7)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0011111111111111")...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000000011011")...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(15,0)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000001100100")...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0010010000000000")...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_bit [\mb_sync_bit(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_vec [\mb_sync_vec(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_bit [\mb_sync_bit(c_levels=1)\]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_vec [\mb_sync_vec(c_width=10)\]
Compiling architecture srlc16e_v of entity unisim.SRLC16E [\SRLC16E(0,15)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRLC16E [\MB_SRLC16E(c_target=artix7,c_us...]
Compiling architecture imp of entity microblaze_v10_0_3.address_hit [\address_hit(c_target=artix7,c_f...]
Compiling architecture imp of entity microblaze_v10_0_3.Debug [\Debug(c_data_size=32,c_instr_si...]
Compiling architecture imp of entity microblaze_v10_0_3.interrupt_mode_converter [\interrupt_mode_converter(c_edge...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDRE [\MB_FDRE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXCY_XORCY [\MB_MUXCY_XORCY(c_target=artix7)...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXF7 [\MB_MUXF7(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDR [\MB_FDR(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.PC_Module_gti [\PC_Module_gti(c_data_size=32,c_...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fds_v of entity unisim.FDS [fds_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDS [\MB_FDS(c_target=artix7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture imp of entity microblaze_v10_0_3.PreFetch_Buffer_gti [\PreFetch_Buffer_gti(c_data_size...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXCY [\MB_MUXCY(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.carry_and [\carry_and(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.jump_logic [\jump_logic(c_instr_size=32,c_ta...]
Compiling architecture imp of entity microblaze_v10_0_3.carry_or [\carry_or(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.Decode_gti [\Decode_gti(c_data_size=32,c_ins...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000001111111100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture ram32m_v of entity unisim.RAM32M [ram32m_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_RAM32M [\MB_RAM32M(c_target=artix7,c_use...]
Compiling architecture imp of entity microblaze_v10_0_3.Register_File_gti [\Register_File_gti(c_data_size=3...]
Compiling architecture imp of entity microblaze_v10_0_3.Operand_Select_gti [\Operand_Select_gti(c_data_size=...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="011000000111101010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v10_0_3.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100000011110101010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101000001010")(0...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT4 [\MB_LUT4(c_target=artix7,init="1...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MULT_AND [\MB_MULT_AND(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture imp of entity microblaze_v10_0_3.ALU [\ALU(c_data_size=32,c_allow_lut6...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.Shift_Logic_Module_gti [\Shift_Logic_Module_gti(c_data_s...]
Compiling architecture imp of entity microblaze_v10_0_3.mul_unit [\mul_unit(c_data_size=32,c_targe...]
Compiling architecture imp of entity microblaze_v10_0_3.Barrel_Shifter_gti [\Barrel_Shifter_gti(c_data_size=...]
Compiling architecture imp of entity microblaze_v10_0_3.WB_Mux_Bit [\WB_Mux_Bit(c_target=artix7,c_lu...]
Compiling architecture imp of entity microblaze_v10_0_3.WB_Mux [\WB_Mux(c_data_size=32,c_daddr_s...]
Compiling architecture imp of entity microblaze_v10_0_3.Zero_Detect_gti [\Zero_Detect_gti(c_data_size=32,...]
Compiling architecture imp of entity microblaze_v10_0_3.Byte_Doublet_Handle_gti [\Byte_Doublet_Handle_gti(c_data_...]
Compiling architecture imp of entity microblaze_v10_0_3.Data_Flow_Logic [\Data_Flow_Logic(c_data_size=32,...]
Compiling architecture msr_reg of entity microblaze_v10_0_3.msr_reg_gti [\msr_reg_gti(c_data_size=32,c_ta...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111110000000011...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v10_0_3.mux_bus [\mux_bus(c_target=artix7,c_allow...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="100101101001011010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDE [\MB_FDE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.exception_registers_gti [\exception_registers_gti(c_data_...]
Compiling architecture imp of entity microblaze_v10_0_3.Fpu [\Fpu(c_data_size=32,c_target=art...]
Compiling architecture imp of entity microblaze_v10_0_3.PVR [\PVR(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v10_0_3.Data_Flow_gti [\Data_Flow_gti(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v10_0_3.read_data_mux [\read_data_mux(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v10_0_3.instr_mux [\instr_mux(c_instr_size=32,c_tar...]
Compiling architecture imp of entity microblaze_v10_0_3.MMU [\MMU(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze_GTi [\MicroBlaze_GTi(c_num_sync_ff_cl...]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_bit [mb_sync_bit_default]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze_Core [\MicroBlaze_Core(c_freq=10000000...]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze [\MicroBlaze(c_freq=100000000,c_e...]
Compiling architecture uc_system_microblaze_0_0_arch of entity xil_defaultlib.uc_system_microblaze_0_0 [uc_system_microblaze_0_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_mux [\lmb_mux(c_baseaddr="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture uc_system_dlmb_bram_if_cntlr_0_arch of entity xil_defaultlib.uc_system_dlmb_bram_if_cntlr_0 [uc_system_dlmb_bram_if_cntlr_0_d...]
Compiling architecture imp of entity lmb_v10_v3_0_9.lmb_v10 [\lmb_v10(c_lmb_num_slaves=1)\]
Compiling architecture uc_system_dlmb_v10_0_arch of entity xil_defaultlib.uc_system_dlmb_v10_0 [uc_system_dlmb_v10_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_mux [\lmb_mux(c_baseaddr="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture uc_system_ilmb_bram_if_cntlr_0_arch of entity xil_defaultlib.uc_system_ilmb_bram_if_cntlr_0 [uc_system_ilmb_bram_if_cntlr_0_d...]
Compiling architecture uc_system_ilmb_v10_0_arch of entity xil_defaultlib.uc_system_ilmb_v10_0 [uc_system_ilmb_v10_0_default]
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="art...
Compiling module xil_defaultlib.uc_system_lmb_bram_0
Compiling module xil_defaultlib.microblaze_core_local_memory_imp...
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.proc_sys_reset [\proc_sys_reset(c_family="artix7...]
Compiling architecture uc_system_proc_sys_reset_0_0_arch of entity xil_defaultlib.uc_system_proc_sys_reset_0_0 [uc_system_proc_sys_reset_0_0_def...]
Compiling module xil_defaultlib.uc_system
Compiling module xil_defaultlib.uc_system_wrapper
Compiling module xil_defaultlib.sim_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:27 . Memory (MB): peak = 2025.078 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '27' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:27 . Memory (MB): peak = 2025.078 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
Block Memory Generator module sim_tb.uc.uc_system_i.microblaze_core_local_memory.lmb_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:38 . Memory (MB): peak = 2029.184 ; gain = 4.105
run 15 us
relaunch_sim
Generating merged BMM file for the design top 'sim_tb'...
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'sim_tb'...
Generating merged BMM file for the design top 'sim_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'sim_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
"xvlog -m64 --relax -prj sim_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/BRAM_Interconnect_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_Interconnect
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Timer_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Output_Compare_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Output_Compare
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_lmb_bram_0/sim/uc_system_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_xbar_1/sim/uc_system_xbar_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_xbar_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_CL8XN8
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1XIA5N0
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_OXA1LX
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_13GJAIL
INFO: [VRFC 10-311] analyzing module microblaze_core_local_memory_imp_1NATDEJ
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1EAWDMW
INFO: [VRFC 10-311] analyzing module uc_system
INFO: [VRFC 10-311] analyzing module uc_system_microblaze_core_axi_periph_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_BRAM_Interconnect_0_0/sim/uc_system_BRAM_Interconnect_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_BRAM_Interconnect_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_0_1/sim/uc_system_Timer_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_1_0/sim/uc_system_Timer_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Output_Compare_0_0/sim/uc_system_Output_Compare_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Output_Compare_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_auto_pc_0/sim/uc_system_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj sim_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_microblaze_0_0/sim/uc_system_microblaze_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_microblaze_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_proc_sys_reset_0_0/sim/uc_system_proc_sys_reset_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_proc_sys_reset_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_timer_0_0/sim/uc_system_axi_timer_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_timer_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_gpio_0_0/sim/uc_system_axi_gpio_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_gpio_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_v10_0/sim/uc_system_dlmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_v10_0/sim/uc_system_ilmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_bram_if_cntlr_0/sim/uc_system_dlmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_bram_if_cntlr_0/sim/uc_system_ilmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_bram_ctrl_0_0/sim/uc_system_axi_bram_ctrl_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_bram_ctrl_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_uartlite_0_0/sim/uc_system_axi_uartlite_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_uartlite_0_0
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 2030.547 ; gain = 0.000
Generating merged BMM file for the design top 'sim_tb'...
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 206035205e6a4252becb06e547722e01 --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v10_0_3 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_11 -L axi_lite_ipif_v3_0_4 -L lib_pkg_v1_0_2 -L axi_timer_v2_0_15 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_15 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_12 -L blk_mem_gen_v8_3_6 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_13 -L fifo_generator_v13_1_4 -L axi_data_fifo_v2_1_12 -L axi_crossbar_v2_1_14 -L axi_bram_ctrl_v4_0_11 -L lib_srl_fifo_v1_0_2 -L axi_uartlite_v2_0_17 -L axi_protocol_converter_v2_1_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_behav xil_defaultlib.sim_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 12 for port m_axi_arprot [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:2373]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 12 for port m_axi_awprot [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:2377]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package axi_bram_ctrl_v4_0_11.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package axi_timer_v2_0_15.tc_types
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package microblaze_v10_0_3.microblaze_types
Compiling package microblaze_v10_0_3.microblaze_isa
Compiling package microblaze_v10_0_3.mmu_types
Compiling package lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_funcs
Compiling module xil_defaultlib.BRAM_Interconnect(addr1_0=24,add...
Compiling module xil_defaultlib.uc_system_BRAM_Interconnect_0_0
Compiling module xil_defaultlib.Output_Compare
Compiling module xil_defaultlib.uc_system_Output_Compare_0_0
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.uc_system_Timer_0_1
Compiling module xil_defaultlib.Timer(ADDRESS=12)
Compiling module xil_defaultlib.uc_system_Timer_1_0
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.wrap_brst [\wrap_brst(c_axi_addr_width=13,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_0_11.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.wr_chnl [\wr_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.rd_chnl [\rd_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.full_axi [\full_axi(c_s_axi_addr_width=13,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=20...]
Compiling architecture uc_system_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.uc_system_axi_bram_ctrl_0_0 [uc_system_axi_bram_ctrl_0_0_defa...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_single_bit=0,c_vecto...]
Compiling architecture imp of entity axi_gpio_v2_0_15.GPIO_Core [\GPIO_Core(c_aw=9,c_gpio_width=1...]
Compiling architecture imp of entity axi_gpio_v2_0_15.axi_gpio [\axi_gpio(c_family="artix7",c_gp...]
Compiling architecture uc_system_axi_gpio_0_0_arch of entity xil_defaultlib.uc_system_axi_gpio_0_0 [uc_system_axi_gpio_0_0_default]
Compiling module axi_protocol_converter_v2_1_13.axi_protocol_converter_v2_1_13_a...
Compiling module xil_defaultlib.uc_system_auto_pc_0
Compiling module xil_defaultlib.m00_couplers_imp_CL8XN8
Compiling module xil_defaultlib.m01_couplers_imp_1XIA5N0
Compiling module xil_defaultlib.m02_couplers_imp_OXA1LX
Compiling module xil_defaultlib.m03_couplers_imp_13GJAIL
Compiling module xil_defaultlib.s00_couplers_imp_1EAWDMW
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_addr_decode...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_splitter(C_...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_splitter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_register_slice_v2_1_13.axi_register_slice_v2_1_13_axic_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_decerr_slav...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_crossbar_sa...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_axi_crossba...
Compiling module xil_defaultlib.uc_system_xbar_1
Compiling module xil_defaultlib.uc_system_microblaze_core_axi_pe...
Compiling architecture imp of entity axi_timer_v2_0_15.mux_onehot_f [\mux_onehot_f(c_nb=6,c_family="a...]
Compiling architecture imp of entity axi_timer_v2_0_15.counter_f [\counter_f(c_num_bits=32,c_famil...]
Compiling architecture imp of entity axi_timer_v2_0_15.count_module [\count_module(c_family="artix7")...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111001010")(0...]
Compiling architecture fdrse_v of entity unisim.FDRSE [fdrse_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_mtbf_stages=4)\]
Compiling architecture imp of entity axi_timer_v2_0_15.timer_control [\timer_control(c_ard_num_ce_arra...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture fdrs_v of entity unisim.FDRS [fdrs_default]
Compiling architecture imp of entity axi_timer_v2_0_15.tc_core [\tc_core(c_family="artix7",c_ard...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=5,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture imp of entity axi_timer_v2_0_15.axi_timer [\axi_timer(c_family="artix7")(1,...]
Compiling architecture uc_system_axi_timer_0_0_arch of entity xil_defaultlib.uc_system_axi_timer_0_0 [uc_system_axi_timer_0_0_default]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.baudrate [\baudrate(c_ratio=651)\]
Compiling architecture behavioral of entity axi_uartlite_v2_0_17.dynshreg_i_f [\dynshreg_i_f(c_depth=16,c_famil...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_family=...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_rx [\uartlite_rx(c_family="artix7")(...]
Compiling architecture behavioral of entity axi_uartlite_v2_0_17.dynshreg_i_f [\dynshreg_i_f(c_depth=16,c_init_...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_tx [\uartlite_tx(c_family="artix7")(...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_core [\uartlite_core(c_family="artix7"...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=4,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.axi_uartlite [\axi_uartlite(c_family="artix7")...]
Compiling architecture uc_system_axi_uartlite_0_0_arch of entity xil_defaultlib.uc_system_axi_uartlite_0_0 [uc_system_axi_uartlite_0_0_defau...]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.uc_system_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.uc_system_clk_wiz_0_0
Compiling architecture imp of entity microblaze_v10_0_3.DAXI_interface [\DAXI_interface(c_data_size=32,c...]
Compiling architecture and2b1l_v of entity unisim.AND2B1L [and2b1l_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_AND2B1L [\MB_AND2B1L(c_target=artix7)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0011111111111111")...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000000011011")...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(15,0)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000001100100")...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0010010000000000")...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_bit [\mb_sync_bit(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_vec [\mb_sync_vec(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_bit [\mb_sync_bit(c_levels=1)\]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_vec [\mb_sync_vec(c_width=10)\]
Compiling architecture srlc16e_v of entity unisim.SRLC16E [\SRLC16E(0,15)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_SRLC16E [\MB_SRLC16E(c_target=artix7,c_us...]
Compiling architecture imp of entity microblaze_v10_0_3.address_hit [\address_hit(c_target=artix7,c_f...]
Compiling architecture imp of entity microblaze_v10_0_3.Debug [\Debug(c_data_size=32,c_instr_si...]
Compiling architecture imp of entity microblaze_v10_0_3.interrupt_mode_converter [\interrupt_mode_converter(c_edge...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDRE [\MB_FDRE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXCY_XORCY [\MB_MUXCY_XORCY(c_target=artix7)...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXF7 [\MB_MUXF7(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDR [\MB_FDR(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.PC_Module_gti [\PC_Module_gti(c_data_size=32,c_...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fds_v of entity unisim.FDS [fds_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDS [\MB_FDS(c_target=artix7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture imp of entity microblaze_v10_0_3.PreFetch_Buffer_gti [\PreFetch_Buffer_gti(c_data_size...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXCY [\MB_MUXCY(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.carry_and [\carry_and(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.jump_logic [\jump_logic(c_instr_size=32,c_ta...]
Compiling architecture imp of entity microblaze_v10_0_3.carry_or [\carry_or(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.Decode_gti [\Decode_gti(c_data_size=32,c_ins...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000001111111100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture ram32m_v of entity unisim.RAM32M [ram32m_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_RAM32M [\MB_RAM32M(c_target=artix7,c_use...]
Compiling architecture imp of entity microblaze_v10_0_3.Register_File_gti [\Register_File_gti(c_data_size=3...]
Compiling architecture imp of entity microblaze_v10_0_3.Operand_Select_gti [\Operand_Select_gti(c_data_size=...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="011000000111101010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v10_0_3.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100000011110101010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101000001010")(0...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT4 [\MB_LUT4(c_target=artix7,init="1...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MULT_AND [\MB_MULT_AND(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture imp of entity microblaze_v10_0_3.ALU [\ALU(c_data_size=32,c_allow_lut6...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.Shift_Logic_Module_gti [\Shift_Logic_Module_gti(c_data_s...]
Compiling architecture imp of entity microblaze_v10_0_3.mul_unit [\mul_unit(c_data_size=32,c_targe...]
Compiling architecture imp of entity microblaze_v10_0_3.Barrel_Shifter_gti [\Barrel_Shifter_gti(c_data_size=...]
Compiling architecture imp of entity microblaze_v10_0_3.WB_Mux_Bit [\WB_Mux_Bit(c_target=artix7,c_lu...]
Compiling architecture imp of entity microblaze_v10_0_3.WB_Mux [\WB_Mux(c_data_size=32,c_daddr_s...]
Compiling architecture imp of entity microblaze_v10_0_3.Zero_Detect_gti [\Zero_Detect_gti(c_data_size=32,...]
Compiling architecture imp of entity microblaze_v10_0_3.Byte_Doublet_Handle_gti [\Byte_Doublet_Handle_gti(c_data_...]
Compiling architecture imp of entity microblaze_v10_0_3.Data_Flow_Logic [\Data_Flow_Logic(c_data_size=32,...]
Compiling architecture msr_reg of entity microblaze_v10_0_3.msr_reg_gti [\msr_reg_gti(c_data_size=32,c_ta...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111110000000011...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v10_0_3.mux_bus [\mux_bus(c_target=artix7,c_allow...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="100101101001011010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDE [\MB_FDE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.exception_registers_gti [\exception_registers_gti(c_data_...]
Compiling architecture imp of entity microblaze_v10_0_3.Fpu [\Fpu(c_data_size=32,c_target=art...]
Compiling architecture imp of entity microblaze_v10_0_3.PVR [\PVR(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v10_0_3.Data_Flow_gti [\Data_Flow_gti(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v10_0_3.read_data_mux [\read_data_mux(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v10_0_3.instr_mux [\instr_mux(c_instr_size=32,c_tar...]
Compiling architecture imp of entity microblaze_v10_0_3.MMU [\MMU(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze_GTi [\MicroBlaze_GTi(c_num_sync_ff_cl...]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_bit [mb_sync_bit_default]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze_Core [\MicroBlaze_Core(c_freq=10000000...]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze [\MicroBlaze(c_freq=100000000,c_e...]
Compiling architecture uc_system_microblaze_0_0_arch of entity xil_defaultlib.uc_system_microblaze_0_0 [uc_system_microblaze_0_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_mux [\lmb_mux(c_baseaddr="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture uc_system_dlmb_bram_if_cntlr_0_arch of entity xil_defaultlib.uc_system_dlmb_bram_if_cntlr_0 [uc_system_dlmb_bram_if_cntlr_0_d...]
Compiling architecture imp of entity lmb_v10_v3_0_9.lmb_v10 [\lmb_v10(c_lmb_num_slaves=1)\]
Compiling architecture uc_system_dlmb_v10_0_arch of entity xil_defaultlib.uc_system_dlmb_v10_0 [uc_system_dlmb_v10_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_mux [\lmb_mux(c_baseaddr="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture uc_system_ilmb_bram_if_cntlr_0_arch of entity xil_defaultlib.uc_system_ilmb_bram_if_cntlr_0 [uc_system_ilmb_bram_if_cntlr_0_d...]
Compiling architecture uc_system_ilmb_v10_0_arch of entity xil_defaultlib.uc_system_ilmb_v10_0 [uc_system_ilmb_v10_0_default]
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="art...
Compiling module xil_defaultlib.uc_system_lmb_bram_0
Compiling module xil_defaultlib.microblaze_core_local_memory_imp...
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.proc_sys_reset [\proc_sys_reset(c_family="artix7...]
Compiling architecture uc_system_proc_sys_reset_0_0_arch of entity xil_defaultlib.uc_system_proc_sys_reset_0_0 [uc_system_proc_sys_reset_0_0_def...]
Compiling module xil_defaultlib.uc_system
Compiling module xil_defaultlib.uc_system_wrapper
Compiling module xil_defaultlib.sim_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 2030.547 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '24' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 2030.547 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
Block Memory Generator module sim_tb.uc.uc_system_i.microblaze_core_local_memory.lmb_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:38 . Memory (MB): peak = 2035.945 ; gain = 5.398
run 15 us
open_bd_design {D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd}
update_module_reference {uc_system_Timer_0_1 uc_system_Timer_1_0}
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/uc_system_Timer_0_1_synth_1

WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/uc_system_Timer_1_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded uc_system_Timer_0_1 from Timer_v1_0 1.0 to Timer_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_bram_ctrl_0/bram_clk_a(clk) and /Timer_0_upgraded_ipi/clk_i(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_bram_ctrl_0/bram_rst_a(rst) and /Timer_0_upgraded_ipi/rst_i(undef)
INFO: [IP_Flow 19-1972] Upgraded uc_system_Timer_1_0 from Timer_v1_0 1.0 to Timer_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_bram_ctrl_0/bram_clk_a(clk) and /Timer_1_upgraded_ipi/clk_i(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_bram_ctrl_0/bram_rst_a(rst) and /Timer_1_upgraded_ipi/rst_i(undef)
Wrote  : <D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd> 
Wrote  : <D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/ui/bd_9844dd40.ui> 
update_module_reference uc_system_Output_Compare_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/uc_system_Output_Compare_0_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded uc_system_Output_Compare_0_0 from Output_Compare_v1_0 1.0 to Output_Compare_v1_0 1.0
WARNING: [IP_Flow 19-4698] Upgrade has added port 'outs'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'uc_system_Output_Compare_0_0'. These changes may impact your design.
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_bram_ctrl_0/bram_clk_a(clk) and /Output_Compare_0_upgraded_ipi/clk_i(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_bram_ctrl_0/bram_rst_a(rst) and /Output_Compare_0_upgraded_ipi/rst_i(undef)
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'uc_system_Output_Compare_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2057.492 ; gain = 1.355
startgroup
set_property -dict [list CONFIG.C_DEBUG_ENABLED {0}] [get_bd_cells microblaze_core]
endgroup
connect_bd_net [get_bd_pins axi_uartlite_0/interrupt] [get_bd_pins microblaze_core/Interrupt]
WARNING: [BD 41-1306] The connection to interface pin /microblaze_core/Interrupt is being overridden by the user. This pin will not be connected as a part of interface connection INTERRUPT
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_uartlite_0/interrupt(intr) and /microblaze_core/Interrupt(undef)
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_intc:4.1 axi_intc_0
endgroup
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
delete_bd_objs [get_bd_cells axi_intc_0]
save_bd_design
Wrote  : <D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd> 
Wrote  : <D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/ui/bd_9844dd40.ui> 
update_module_reference uc_system_Output_Compare_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd'
INFO: [IP_Flow 19-1972] Upgraded uc_system_Output_Compare_0_0 from Output_Compare_v1_0 1.0 to Output_Compare_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_bram_ctrl_0/bram_clk_a(clk) and /Output_Compare_0_upgraded_ipi/clk_i(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_bram_ctrl_0/bram_rst_a(rst) and /Output_Compare_0_upgraded_ipi/rst_i(undef)
Wrote  : <D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd> 
update_module_reference: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2099.883 ; gain = 0.000
generate_target all [get_files  D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd]
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.0-1] /axi_bram_ctrl_0: PORT /axi_bram_ctrl_0/BRAM_PORTA is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.0-1] /axi_bram_ctrl_0: PORT /axi_bram_ctrl_0/BRAM_PORTA is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
Wrote  : <D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd> 
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.v
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BRAM_Interconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Output_Compare_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/ip/uc_system_auto_pc_0/uc_system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/m00_couplers/auto_pc .
Exporting to file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system.hwh
Generated Block Design Tcl file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system_bd.tcl
Generated Hardware Definition File D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.hwdef
generate_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2113.992 ; gain = 14.109
catch { config_ip_cache -export [get_ips -all uc_system_microblaze_0_0] }
catch { config_ip_cache -export [get_ips -all uc_system_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP uc_system_auto_pc_0, cache-ID = 3bc5b97ce10c0cd1; cache size = 12.077 MB.
export_ip_user_files -of_objects [get_files D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd]
launch_runs -jobs 2 {uc_system_microblaze_0_0_synth_1 uc_system_Timer_0_1_synth_1 uc_system_Timer_1_0_synth_1 uc_system_Output_Compare_0_0_synth_1}
[Tue Dec 12 23:25:34 2017] Launched uc_system_microblaze_0_0_synth_1, uc_system_Timer_0_1_synth_1, uc_system_Timer_1_0_synth_1, uc_system_Output_Compare_0_0_synth_1...
Run output will be captured here:
uc_system_microblaze_0_0_synth_1: D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/uc_system_microblaze_0_0_synth_1/runme.log
uc_system_Timer_0_1_synth_1: D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/uc_system_Timer_0_1_synth_1/runme.log
uc_system_Timer_1_0_synth_1: D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/uc_system_Timer_1_0_synth_1/runme.log
uc_system_Output_Compare_0_0_synth_1: D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/uc_system_Output_Compare_0_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd] -directory D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/sim_scripts -ip_user_files_dir D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files -ipstatic_source_dir D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/projects/itmo/io_lab2/io_lab2/io_lab2.cache/compile_simlib/modelsim} {questa=D:/projects/itmo/io_lab2/io_lab2/io_lab2.cache/compile_simlib/questa} {riviera=D:/projects/itmo/io_lab2/io_lab2/io_lab2.cache/compile_simlib/riviera} {activehdl=D:/projects/itmo/io_lab2/io_lab2/io_lab2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/sim_tb_behav.wdb
Generating merged BMM file for the design top 'sim_tb'...
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'sim_tb'...
Generating merged BMM file for the design top 'sim_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'sim_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
"xvlog -m64 --relax -prj sim_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/BRAM_Interconnect_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_Interconnect
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Timer_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Output_Compare_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Output_Compare
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_lmb_bram_0/sim/uc_system_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_xbar_1/sim/uc_system_xbar_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_xbar_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_CL8XN8
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1XIA5N0
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_OXA1LX
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_13GJAIL
INFO: [VRFC 10-311] analyzing module microblaze_core_local_memory_imp_1NATDEJ
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1EAWDMW
INFO: [VRFC 10-311] analyzing module uc_system
INFO: [VRFC 10-311] analyzing module uc_system_microblaze_core_axi_periph_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_BRAM_Interconnect_0_0/sim/uc_system_BRAM_Interconnect_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_BRAM_Interconnect_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_0_1/sim/uc_system_Timer_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_1_0/sim/uc_system_Timer_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Output_Compare_0_0/sim/uc_system_Output_Compare_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Output_Compare_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_auto_pc_0/sim/uc_system_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj sim_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_microblaze_0_0/sim/uc_system_microblaze_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_microblaze_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_proc_sys_reset_0_0/sim/uc_system_proc_sys_reset_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_proc_sys_reset_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_timer_0_0/sim/uc_system_axi_timer_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_timer_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_gpio_0_0/sim/uc_system_axi_gpio_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_gpio_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_v10_0/sim/uc_system_dlmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_v10_0/sim/uc_system_ilmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_bram_if_cntlr_0/sim/uc_system_dlmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_bram_if_cntlr_0/sim/uc_system_ilmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_bram_ctrl_0_0/sim/uc_system_axi_bram_ctrl_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_bram_ctrl_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_uartlite_0_0/sim/uc_system_axi_uartlite_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_uartlite_0_0
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2122.781 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 206035205e6a4252becb06e547722e01 --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v10_0_3 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_11 -L axi_lite_ipif_v3_0_4 -L lib_pkg_v1_0_2 -L axi_timer_v2_0_15 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_15 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_12 -L blk_mem_gen_v8_3_6 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_13 -L fifo_generator_v13_1_4 -L axi_data_fifo_v2_1_12 -L axi_crossbar_v2_1_14 -L axi_bram_ctrl_v4_0_11 -L lib_srl_fifo_v1_0_2 -L axi_uartlite_v2_0_17 -L axi_protocol_converter_v2_1_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_behav xil_defaultlib.sim_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 12 for port m_axi_arprot [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:2367]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 12 for port m_axi_awprot [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:2371]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package axi_bram_ctrl_v4_0_11.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package axi_timer_v2_0_15.tc_types
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package microblaze_v10_0_3.microblaze_types
Compiling package microblaze_v10_0_3.microblaze_isa
Compiling package microblaze_v10_0_3.mmu_types
Compiling package lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_funcs
Compiling module xil_defaultlib.BRAM_Interconnect(addr1_0=24,add...
Compiling module xil_defaultlib.uc_system_BRAM_Interconnect_0_0
Compiling module xil_defaultlib.Output_Compare
Compiling module xil_defaultlib.uc_system_Output_Compare_0_0
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.uc_system_Timer_0_1
Compiling module xil_defaultlib.Timer(ADDRESS=12)
Compiling module xil_defaultlib.uc_system_Timer_1_0
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.wrap_brst [\wrap_brst(c_axi_addr_width=13,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_0_11.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.wr_chnl [\wr_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.rd_chnl [\rd_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.full_axi [\full_axi(c_s_axi_addr_width=13,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=20...]
Compiling architecture uc_system_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.uc_system_axi_bram_ctrl_0_0 [uc_system_axi_bram_ctrl_0_0_defa...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_single_bit=0,c_vecto...]
Compiling architecture imp of entity axi_gpio_v2_0_15.GPIO_Core [\GPIO_Core(c_aw=9,c_gpio_width=1...]
Compiling architecture imp of entity axi_gpio_v2_0_15.axi_gpio [\axi_gpio(c_family="artix7",c_gp...]
Compiling architecture uc_system_axi_gpio_0_0_arch of entity xil_defaultlib.uc_system_axi_gpio_0_0 [uc_system_axi_gpio_0_0_default]
Compiling module axi_protocol_converter_v2_1_13.axi_protocol_converter_v2_1_13_a...
Compiling module xil_defaultlib.uc_system_auto_pc_0
Compiling module xil_defaultlib.m00_couplers_imp_CL8XN8
Compiling module xil_defaultlib.m01_couplers_imp_1XIA5N0
Compiling module xil_defaultlib.m02_couplers_imp_OXA1LX
Compiling module xil_defaultlib.m03_couplers_imp_13GJAIL
Compiling module xil_defaultlib.s00_couplers_imp_1EAWDMW
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_addr_decode...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_splitter(C_...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_splitter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_register_slice_v2_1_13.axi_register_slice_v2_1_13_axic_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_decerr_slav...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_crossbar_sa...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_axi_crossba...
Compiling module xil_defaultlib.uc_system_xbar_1
Compiling module xil_defaultlib.uc_system_microblaze_core_axi_pe...
Compiling architecture imp of entity axi_timer_v2_0_15.mux_onehot_f [\mux_onehot_f(c_nb=6,c_family="a...]
Compiling architecture imp of entity axi_timer_v2_0_15.counter_f [\counter_f(c_num_bits=32,c_famil...]
Compiling architecture imp of entity axi_timer_v2_0_15.count_module [\count_module(c_family="artix7")...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111001010")(0...]
Compiling architecture fdrse_v of entity unisim.FDRSE [fdrse_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_mtbf_stages=4)\]
Compiling architecture imp of entity axi_timer_v2_0_15.timer_control [\timer_control(c_ard_num_ce_arra...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture fdrs_v of entity unisim.FDRS [fdrs_default]
Compiling architecture imp of entity axi_timer_v2_0_15.tc_core [\tc_core(c_family="artix7",c_ard...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=5,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture imp of entity axi_timer_v2_0_15.axi_timer [\axi_timer(c_family="artix7")(1,...]
Compiling architecture uc_system_axi_timer_0_0_arch of entity xil_defaultlib.uc_system_axi_timer_0_0 [uc_system_axi_timer_0_0_default]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.baudrate [\baudrate(c_ratio=651)\]
Compiling architecture behavioral of entity axi_uartlite_v2_0_17.dynshreg_i_f [\dynshreg_i_f(c_depth=16,c_famil...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_family=...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_rx [\uartlite_rx(c_family="artix7")(...]
Compiling architecture behavioral of entity axi_uartlite_v2_0_17.dynshreg_i_f [\dynshreg_i_f(c_depth=16,c_init_...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_tx [\uartlite_tx(c_family="artix7")(...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_core [\uartlite_core(c_family="artix7"...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=4,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.axi_uartlite [\axi_uartlite(c_family="artix7")...]
Compiling architecture uc_system_axi_uartlite_0_0_arch of entity xil_defaultlib.uc_system_axi_uartlite_0_0 [uc_system_axi_uartlite_0_0_defau...]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.uc_system_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.uc_system_clk_wiz_0_0
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_bit [\mb_sync_bit(c_levels=1)\]
Compiling architecture imp of entity microblaze_v10_0_3.DAXI_interface [\DAXI_interface(c_data_size=32,c...]
Compiling architecture and2b1l_v of entity unisim.AND2B1L [and2b1l_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_AND2B1L [\MB_AND2B1L(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.interrupt_mode_converter [\interrupt_mode_converter(c_inte...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDRE [\MB_FDRE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXCY_XORCY [\MB_MUXCY_XORCY(c_target=artix7)...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXF7 [\MB_MUXF7(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDR [\MB_FDR(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.PC_Module_gti [\PC_Module_gti(c_data_size=32,c_...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fds_v of entity unisim.FDS [fds_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDS [\MB_FDS(c_target=artix7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture imp of entity microblaze_v10_0_3.PreFetch_Buffer_gti [\PreFetch_Buffer_gti(c_data_size...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXCY [\MB_MUXCY(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.carry_and [\carry_and(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.jump_logic [\jump_logic(c_instr_size=32,c_ta...]
Compiling architecture imp of entity microblaze_v10_0_3.carry_or [\carry_or(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.Decode_gti [\Decode_gti(c_data_size=32,c_ins...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000001111111100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture ram32m_v of entity unisim.RAM32M [ram32m_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_RAM32M [\MB_RAM32M(c_target=artix7,c_use...]
Compiling architecture imp of entity microblaze_v10_0_3.Register_File_gti [\Register_File_gti(c_data_size=3...]
Compiling architecture imp of entity microblaze_v10_0_3.Operand_Select_gti [\Operand_Select_gti(c_data_size=...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="011000000111101010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v10_0_3.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100000011110101010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101000001010")(0...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT4 [\MB_LUT4(c_target=artix7,init="1...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MULT_AND [\MB_MULT_AND(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture imp of entity microblaze_v10_0_3.ALU [\ALU(c_data_size=32,c_allow_lut6...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.Shift_Logic_Module_gti [\Shift_Logic_Module_gti(c_data_s...]
Compiling architecture imp of entity microblaze_v10_0_3.mul_unit [\mul_unit(c_data_size=32,c_targe...]
Compiling architecture imp of entity microblaze_v10_0_3.Barrel_Shifter_gti [\Barrel_Shifter_gti(c_data_size=...]
Compiling architecture imp of entity microblaze_v10_0_3.WB_Mux_Bit [\WB_Mux_Bit(c_target=artix7,c_lu...]
Compiling architecture imp of entity microblaze_v10_0_3.WB_Mux [\WB_Mux(c_data_size=32,c_daddr_s...]
Compiling architecture imp of entity microblaze_v10_0_3.Zero_Detect_gti [\Zero_Detect_gti(c_data_size=32,...]
Compiling architecture imp of entity microblaze_v10_0_3.Byte_Doublet_Handle_gti [\Byte_Doublet_Handle_gti(c_data_...]
Compiling architecture imp of entity microblaze_v10_0_3.Data_Flow_Logic [\Data_Flow_Logic(c_data_size=32,...]
Compiling architecture msr_reg of entity microblaze_v10_0_3.msr_reg_gti [\msr_reg_gti(c_data_size=32,c_ta...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111110000000011...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v10_0_3.mux_bus [\mux_bus(c_target=artix7,c_allow...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="100101101001011010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDE [\MB_FDE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.exception_registers_gti [\exception_registers_gti(c_data_...]
Compiling architecture imp of entity microblaze_v10_0_3.Fpu [\Fpu(c_data_size=32,c_target=art...]
Compiling architecture imp of entity microblaze_v10_0_3.PVR [\PVR(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v10_0_3.Data_Flow_gti [\Data_Flow_gti(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v10_0_3.read_data_mux [\read_data_mux(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v10_0_3.instr_mux [\instr_mux(c_instr_size=32,c_tar...]
Compiling architecture imp of entity microblaze_v10_0_3.MMU [\MMU(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze_GTi [\MicroBlaze_GTi(c_num_sync_ff_cl...]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_bit [mb_sync_bit_default]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze_Core [\MicroBlaze_Core(c_freq=10000000...]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze [\MicroBlaze(c_freq=100000000,c_e...]
Compiling architecture uc_system_microblaze_0_0_arch of entity xil_defaultlib.uc_system_microblaze_0_0 [uc_system_microblaze_0_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_mux [\lmb_mux(c_baseaddr="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture uc_system_dlmb_bram_if_cntlr_0_arch of entity xil_defaultlib.uc_system_dlmb_bram_if_cntlr_0 [uc_system_dlmb_bram_if_cntlr_0_d...]
Compiling architecture imp of entity lmb_v10_v3_0_9.lmb_v10 [\lmb_v10(c_lmb_num_slaves=1)\]
Compiling architecture uc_system_dlmb_v10_0_arch of entity xil_defaultlib.uc_system_dlmb_v10_0 [uc_system_dlmb_v10_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_mux [\lmb_mux(c_baseaddr="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture uc_system_ilmb_bram_if_cntlr_0_arch of entity xil_defaultlib.uc_system_ilmb_bram_if_cntlr_0 [uc_system_ilmb_bram_if_cntlr_0_d...]
Compiling architecture uc_system_ilmb_v10_0_arch of entity xil_defaultlib.uc_system_ilmb_v10_0 [uc_system_ilmb_v10_0_default]
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="art...
Compiling module xil_defaultlib.uc_system_lmb_bram_0
Compiling module xil_defaultlib.microblaze_core_local_memory_imp...
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.proc_sys_reset [\proc_sys_reset(c_family="artix7...]
Compiling architecture uc_system_proc_sys_reset_0_0_arch of entity xil_defaultlib.uc_system_proc_sys_reset_0_0 [uc_system_proc_sys_reset_0_0_def...]
Compiling module xil_defaultlib.uc_system
Compiling module xil_defaultlib.uc_system_wrapper
Compiling module xil_defaultlib.sim_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/xsim.dir/sim_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/xsim.dir/sim_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Dec 12 23:27:33 2017. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Dec 12 23:27:33 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:37 . Memory (MB): peak = 2122.781 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '37' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_tb_behav -key {Behavioral:sim_1:Functional:sim_tb} -tclbatch {sim_tb.tcl} -view {D:/projects/itmo/io_lab2/io_lab2/sim_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
open_wave_config D:/projects/itmo/io_lab2/io_lab2/sim_tb_behav.wcfg
source sim_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module sim_tb.uc.uc_system_i.microblaze_core_local_memory.lmb_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:49 . Memory (MB): peak = 2122.781 ; gain = 0.000
run 15 us
open_bd_design {D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2130.195 ; gain = 0.000
launch_simulation
Generating merged BMM file for the design top 'sim_tb'...
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'sim_tb'...
Generating merged BMM file for the design top 'sim_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'sim_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
"xvlog -m64 --relax -prj sim_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/BRAM_Interconnect_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_Interconnect
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Timer_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Output_Compare_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Output_Compare
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_lmb_bram_0/sim/uc_system_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_xbar_1/sim/uc_system_xbar_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_xbar_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_CL8XN8
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1XIA5N0
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_OXA1LX
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_13GJAIL
INFO: [VRFC 10-311] analyzing module microblaze_core_local_memory_imp_1NATDEJ
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1EAWDMW
INFO: [VRFC 10-311] analyzing module uc_system
INFO: [VRFC 10-311] analyzing module uc_system_microblaze_core_axi_periph_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_BRAM_Interconnect_0_0/sim/uc_system_BRAM_Interconnect_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_BRAM_Interconnect_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_0_1/sim/uc_system_Timer_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_1_0/sim/uc_system_Timer_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Output_Compare_0_0/sim/uc_system_Output_Compare_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Output_Compare_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_auto_pc_0/sim/uc_system_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_tb
ERROR: [VRFC 10-1412] syntax error near : [D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v:48]
ERROR: [VRFC 10-1412] syntax error near : [D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v:50]
ERROR: [VRFC 10-1280] procedural assignment to a non-register uart_rtl is not permitted, left-hand side should be reg/integer/time/genvar [D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v:49]
ERROR: [VRFC 10-1280] procedural assignment to a non-register uart_rtl is not permitted, left-hand side should be reg/integer/time/genvar [D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v:49]
ERROR: [VRFC 10-1280] procedural assignment to a non-register uart_rtl is not permitted, left-hand side should be reg/integer/time/genvar [D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v:51]
ERROR: [VRFC 10-1280] procedural assignment to a non-register uart_rtl is not permitted, left-hand side should be reg/integer/time/genvar [D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v:51]
ERROR: [VRFC 10-1040] module sim_tb ignored due to previous errors [D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v:22]
"xvhdl -m64 --relax -prj sim_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_microblaze_0_0/sim/uc_system_microblaze_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_microblaze_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_proc_sys_reset_0_0/sim/uc_system_proc_sys_reset_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_proc_sys_reset_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_timer_0_0/sim/uc_system_axi_timer_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_timer_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_gpio_0_0/sim/uc_system_axi_gpio_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_gpio_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_v10_0/sim/uc_system_dlmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_v10_0/sim/uc_system_ilmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_bram_if_cntlr_0/sim/uc_system_dlmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_bram_if_cntlr_0/sim/uc_system_ilmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_bram_ctrl_0_0/sim/uc_system_axi_bram_ctrl_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_bram_ctrl_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_uartlite_0_0/sim/uc_system_axi_uartlite_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_uartlite_0_0
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2130.195 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
open_bd_design {D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd}
launch_simulation
Generating merged BMM file for the design top 'sim_tb'...
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'sim_tb'...
Generating merged BMM file for the design top 'sim_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'sim_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
"xvlog -m64 --relax -prj sim_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/BRAM_Interconnect_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_Interconnect
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Timer_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Output_Compare_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Output_Compare
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_lmb_bram_0/sim/uc_system_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_xbar_1/sim/uc_system_xbar_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_xbar_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_CL8XN8
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1XIA5N0
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_OXA1LX
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_13GJAIL
INFO: [VRFC 10-311] analyzing module microblaze_core_local_memory_imp_1NATDEJ
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1EAWDMW
INFO: [VRFC 10-311] analyzing module uc_system
INFO: [VRFC 10-311] analyzing module uc_system_microblaze_core_axi_periph_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_BRAM_Interconnect_0_0/sim/uc_system_BRAM_Interconnect_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_BRAM_Interconnect_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_0_1/sim/uc_system_Timer_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_1_0/sim/uc_system_Timer_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Output_Compare_0_0/sim/uc_system_Output_Compare_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Output_Compare_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_auto_pc_0/sim/uc_system_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_tb
ERROR: [VRFC 10-1412] syntax error near : [D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v:48]
ERROR: [VRFC 10-1412] syntax error near : [D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v:50]
ERROR: [VRFC 10-1280] procedural assignment to a non-register uart_rtl is not permitted, left-hand side should be reg/integer/time/genvar [D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v:49]
ERROR: [VRFC 10-1280] procedural assignment to a non-register uart_rtl is not permitted, left-hand side should be reg/integer/time/genvar [D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v:49]
ERROR: [VRFC 10-1280] procedural assignment to a non-register uart_rtl is not permitted, left-hand side should be reg/integer/time/genvar [D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v:51]
ERROR: [VRFC 10-1280] procedural assignment to a non-register uart_rtl is not permitted, left-hand side should be reg/integer/time/genvar [D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v:51]
ERROR: [VRFC 10-1040] module sim_tb ignored due to previous errors [D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v:22]
"xvhdl -m64 --relax -prj sim_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_microblaze_0_0/sim/uc_system_microblaze_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_microblaze_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_proc_sys_reset_0_0/sim/uc_system_proc_sys_reset_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_proc_sys_reset_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_timer_0_0/sim/uc_system_axi_timer_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_timer_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_gpio_0_0/sim/uc_system_axi_gpio_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_gpio_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_v10_0/sim/uc_system_dlmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_v10_0/sim/uc_system_ilmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_bram_if_cntlr_0/sim/uc_system_dlmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_bram_if_cntlr_0/sim/uc_system_ilmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_bram_ctrl_0_0/sim/uc_system_axi_bram_ctrl_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_bram_ctrl_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_uartlite_0_0/sim/uc_system_axi_uartlite_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_uartlite_0_0
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
generate_target all [get_files  D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd]
INFO: [BD 41-1637] Generated targets are already up-to-date for bd-design 'uc_system' - hence not re-generating.
export_ip_user_files -of_objects [get_files D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd]
export_simulation -of_objects [get_files D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd] -directory D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/sim_scripts -ip_user_files_dir D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files -ipstatic_source_dir D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/projects/itmo/io_lab2/io_lab2/io_lab2.cache/compile_simlib/modelsim} {questa=D:/projects/itmo/io_lab2/io_lab2/io_lab2.cache/compile_simlib/questa} {riviera=D:/projects/itmo/io_lab2/io_lab2/io_lab2.cache/compile_simlib/riviera} {activehdl=D:/projects/itmo/io_lab2/io_lab2/io_lab2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
validate_bd_design -force
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.0-1] /axi_bram_ctrl_0: PORT /axi_bram_ctrl_0/BRAM_PORTA is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.0-1] /axi_bram_ctrl_0: PORT /axi_bram_ctrl_0/BRAM_PORTA is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
validate_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2134.422 ; gain = 0.000
generate_target Simulation [get_files D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd]
INFO: [BD 41-1662] The design 'uc_system.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd> 
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.v
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BRAM_Interconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Output_Compare_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/m00_couplers/auto_pc .
Exporting to file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system.hwh
Generated Block Design Tcl file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system_bd.tcl
Generated Hardware Definition File D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.hwdef
export_ip_user_files -of_objects [get_files D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd] -no_script -force -quiet
launch_simulation
INFO: [BD 41-1662] The design 'uc_system.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.v
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BRAM_Interconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Output_Compare_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/m00_couplers/auto_pc .
Exporting to file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system.hwh
Generated Block Design Tcl file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system_bd.tcl
Generated Hardware Definition File D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.hwdef
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Simulation'. Expected 'Generated', got 'Stale' for source 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd'
Generating merged BMM file for the design top 'sim_tb'...
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'sim_tb'...
Generating merged BMM file for the design top 'sim_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'sim_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'list_property' was cancelled
INFO: [Vivado 12-5357] 'setup' step aborted
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:31 . Memory (MB): peak = 2180.359 ; gain = 32.758
INFO: [Common 17-344] 'launch_simulation' was cancelled
generate_target Simulation [get_files D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd]
INFO: [BD 41-1662] The design 'uc_system.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.v
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BRAM_Interconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Output_Compare_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/m00_couplers/auto_pc .
Exporting to file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system.hwh
Generated Block Design Tcl file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system_bd.tcl
Generated Hardware Definition File D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.hwdef
export_ip_user_files -of_objects [get_files D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd] -no_script -force -quiet
launch_simulation
INFO: [BD 41-1662] The design 'uc_system.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.v
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BRAM_Interconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Output_Compare_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/m00_couplers/auto_pc .
Exporting to file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system.hwh
Generated Block Design Tcl file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system_bd.tcl
Generated Hardware Definition File D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.hwdef
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Simulation'. Expected 'Generated', got 'Stale' for source 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd'
Generating merged BMM file for the design top 'sim_tb'...
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'sim_tb'...
Generating merged BMM file for the design top 'sim_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'sim_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
"xvlog -m64 --relax -prj sim_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/BRAM_Interconnect_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_Interconnect
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Timer_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Output_Compare_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Output_Compare
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_lmb_bram_0/sim/uc_system_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_xbar_1/sim/uc_system_xbar_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_xbar_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_CL8XN8
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1XIA5N0
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_OXA1LX
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_13GJAIL
INFO: [VRFC 10-311] analyzing module microblaze_core_local_memory_imp_1NATDEJ
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1EAWDMW
INFO: [VRFC 10-311] analyzing module uc_system
INFO: [VRFC 10-311] analyzing module uc_system_microblaze_core_axi_periph_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_BRAM_Interconnect_0_0/sim/uc_system_BRAM_Interconnect_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_BRAM_Interconnect_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_0_1/sim/uc_system_Timer_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_1_0/sim/uc_system_Timer_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Output_Compare_0_0/sim/uc_system_Output_Compare_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Output_Compare_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_auto_pc_0/sim/uc_system_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_tb
ERROR: [VRFC 10-1412] syntax error near : [D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v:50]
ERROR: [VRFC 10-1412] syntax error near : [D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v:52]
ERROR: [VRFC 10-1280] procedural assignment to a non-register uart_rtl_rxd is not permitted, left-hand side should be reg/integer/time/genvar [D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v:51]
ERROR: [VRFC 10-1280] procedural assignment to a non-register uart_rtl_rxd is not permitted, left-hand side should be reg/integer/time/genvar [D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v:51]
ERROR: [VRFC 10-1280] procedural assignment to a non-register uart_rtl_rxd is not permitted, left-hand side should be reg/integer/time/genvar [D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v:53]
ERROR: [VRFC 10-1280] procedural assignment to a non-register uart_rtl_rxd is not permitted, left-hand side should be reg/integer/time/genvar [D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v:53]
ERROR: [VRFC 10-1040] module sim_tb ignored due to previous errors [D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v:22]
"xvhdl -m64 --relax -prj sim_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_microblaze_0_0/sim/uc_system_microblaze_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_microblaze_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_proc_sys_reset_0_0/sim/uc_system_proc_sys_reset_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_proc_sys_reset_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_timer_0_0/sim/uc_system_axi_timer_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_timer_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_gpio_0_0/sim/uc_system_axi_gpio_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_gpio_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_v10_0/sim/uc_system_dlmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_v10_0/sim/uc_system_ilmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_bram_if_cntlr_0/sim/uc_system_dlmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_bram_if_cntlr_0/sim/uc_system_ilmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_bram_ctrl_0_0/sim/uc_system_axi_bram_ctrl_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_bram_ctrl_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_uartlite_0_0/sim/uc_system_axi_uartlite_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_uartlite_0_0
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:36 . Memory (MB): peak = 2234.457 ; gain = 30.238
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
generate_target Simulation [get_files D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd]
INFO: [BD 41-1662] The design 'uc_system.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.v
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BRAM_Interconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Output_Compare_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/m00_couplers/auto_pc .
Exporting to file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system.hwh
Generated Block Design Tcl file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system_bd.tcl
Generated Hardware Definition File D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.hwdef
export_ip_user_files -of_objects [get_files D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd] -no_script -force -quiet
launch_simulation
INFO: [BD 41-1662] The design 'uc_system.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.v
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BRAM_Interconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Output_Compare_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/m00_couplers/auto_pc .
Exporting to file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system.hwh
Generated Block Design Tcl file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system_bd.tcl
Generated Hardware Definition File D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.hwdef
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Simulation'. Expected 'Generated', got 'Stale' for source 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd'
Generating merged BMM file for the design top 'sim_tb'...
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'sim_tb'...
Generating merged BMM file for the design top 'sim_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'sim_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
"xvlog -m64 --relax -prj sim_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/BRAM_Interconnect_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_Interconnect
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Timer_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Output_Compare_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Output_Compare
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_lmb_bram_0/sim/uc_system_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_xbar_1/sim/uc_system_xbar_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_xbar_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_CL8XN8
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1XIA5N0
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_OXA1LX
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_13GJAIL
INFO: [VRFC 10-311] analyzing module microblaze_core_local_memory_imp_1NATDEJ
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1EAWDMW
INFO: [VRFC 10-311] analyzing module uc_system
INFO: [VRFC 10-311] analyzing module uc_system_microblaze_core_axi_periph_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_BRAM_Interconnect_0_0/sim/uc_system_BRAM_Interconnect_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_BRAM_Interconnect_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_0_1/sim/uc_system_Timer_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_1_0/sim/uc_system_Timer_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Output_Compare_0_0/sim/uc_system_Output_Compare_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Output_Compare_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_auto_pc_0/sim/uc_system_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_tb
ERROR: [VRFC 10-1280] procedural assignment to a non-register uart_rtl_rxd is not permitted, left-hand side should be reg/integer/time/genvar [D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v:51]
ERROR: [VRFC 10-1280] procedural assignment to a non-register uart_rtl_rxd is not permitted, left-hand side should be reg/integer/time/genvar [D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v:51]
ERROR: [VRFC 10-1280] procedural assignment to a non-register uart_rtl_rxd is not permitted, left-hand side should be reg/integer/time/genvar [D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v:53]
ERROR: [VRFC 10-1280] procedural assignment to a non-register uart_rtl_rxd is not permitted, left-hand side should be reg/integer/time/genvar [D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v:53]
ERROR: [VRFC 10-1040] module sim_tb ignored due to previous errors [D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v:22]
"xvhdl -m64 --relax -prj sim_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_microblaze_0_0/sim/uc_system_microblaze_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_microblaze_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_proc_sys_reset_0_0/sim/uc_system_proc_sys_reset_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_proc_sys_reset_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_timer_0_0/sim/uc_system_axi_timer_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_timer_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_gpio_0_0/sim/uc_system_axi_gpio_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_gpio_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_v10_0/sim/uc_system_dlmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_v10_0/sim/uc_system_ilmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_bram_if_cntlr_0/sim/uc_system_dlmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_bram_if_cntlr_0/sim/uc_system_ilmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_bram_ctrl_0_0/sim/uc_system_axi_bram_ctrl_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_bram_ctrl_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_uartlite_0_0/sim/uc_system_axi_uartlite_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_uartlite_0_0
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:36 . Memory (MB): peak = 2290.805 ; gain = 30.645
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
generate_target Simulation [get_files D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd]
INFO: [BD 41-1662] The design 'uc_system.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.v
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BRAM_Interconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Output_Compare_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/m00_couplers/auto_pc .
Exporting to file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system.hwh
Generated Block Design Tcl file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system_bd.tcl
Generated Hardware Definition File D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.hwdef
export_ip_user_files -of_objects [get_files D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd] -no_script -force -quiet
launch_simulation
INFO: [BD 41-1662] The design 'uc_system.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.v
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BRAM_Interconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Output_Compare_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/m00_couplers/auto_pc .
Exporting to file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system.hwh
Generated Block Design Tcl file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system_bd.tcl
Generated Hardware Definition File D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.hwdef
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Simulation'. Expected 'Generated', got 'Stale' for source 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd'
Generating merged BMM file for the design top 'sim_tb'...
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'sim_tb'...
Generating merged BMM file for the design top 'sim_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'sim_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
"xvlog -m64 --relax -prj sim_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/BRAM_Interconnect_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_Interconnect
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Timer_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Output_Compare_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Output_Compare
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_lmb_bram_0/sim/uc_system_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_xbar_1/sim/uc_system_xbar_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_xbar_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_CL8XN8
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1XIA5N0
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_OXA1LX
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_13GJAIL
INFO: [VRFC 10-311] analyzing module microblaze_core_local_memory_imp_1NATDEJ
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1EAWDMW
INFO: [VRFC 10-311] analyzing module uc_system
INFO: [VRFC 10-311] analyzing module uc_system_microblaze_core_axi_periph_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_BRAM_Interconnect_0_0/sim/uc_system_BRAM_Interconnect_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_BRAM_Interconnect_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_0_1/sim/uc_system_Timer_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_1_0/sim/uc_system_Timer_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Output_Compare_0_0/sim/uc_system_Output_Compare_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Output_Compare_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_auto_pc_0/sim/uc_system_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj sim_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_microblaze_0_0/sim/uc_system_microblaze_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_microblaze_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_proc_sys_reset_0_0/sim/uc_system_proc_sys_reset_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_proc_sys_reset_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_timer_0_0/sim/uc_system_axi_timer_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_timer_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_gpio_0_0/sim/uc_system_axi_gpio_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_gpio_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_v10_0/sim/uc_system_dlmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_v10_0/sim/uc_system_ilmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_bram_if_cntlr_0/sim/uc_system_dlmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_bram_if_cntlr_0/sim/uc_system_ilmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_bram_ctrl_0_0/sim/uc_system_axi_bram_ctrl_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_bram_ctrl_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_uartlite_0_0/sim/uc_system_axi_uartlite_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_uartlite_0_0
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 206035205e6a4252becb06e547722e01 --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v10_0_3 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_11 -L axi_lite_ipif_v3_0_4 -L lib_pkg_v1_0_2 -L axi_timer_v2_0_15 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_15 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_12 -L blk_mem_gen_v8_3_6 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_13 -L fifo_generator_v13_1_4 -L axi_data_fifo_v2_1_12 -L axi_crossbar_v2_1_14 -L axi_bram_ctrl_v4_0_11 -L lib_srl_fifo_v1_0_2 -L axi_uartlite_v2_0_17 -L axi_protocol_converter_v2_1_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_behav xil_defaultlib.sim_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 12 for port m_axi_arprot [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:2367]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 12 for port m_axi_awprot [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:2371]
ERROR: [VRFC 10-529] concurrent assignment to a non-net uart_rtl_txd is not permitted [D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v:39]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:38 . Memory (MB): peak = 2345.254 ; gain = 29.898
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
generate_target Simulation [get_files D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd]
INFO: [BD 41-1662] The design 'uc_system.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.v
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BRAM_Interconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Output_Compare_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/m00_couplers/auto_pc .
Exporting to file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system.hwh
Generated Block Design Tcl file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system_bd.tcl
Generated Hardware Definition File D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.hwdef
export_ip_user_files -of_objects [get_files D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd] -no_script -force -quiet
launch_simulation
INFO: [BD 41-1662] The design 'uc_system.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.v
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BRAM_Interconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Output_Compare_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/m00_couplers/auto_pc .
Exporting to file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system.hwh
Generated Block Design Tcl file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system_bd.tcl
Generated Hardware Definition File D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.hwdef
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Simulation'. Expected 'Generated', got 'Stale' for source 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd'
Generating merged BMM file for the design top 'sim_tb'...
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'sim_tb'...
Generating merged BMM file for the design top 'sim_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'sim_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
"xvlog -m64 --relax -prj sim_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/BRAM_Interconnect_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_Interconnect
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Timer_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Output_Compare_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Output_Compare
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_lmb_bram_0/sim/uc_system_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_xbar_1/sim/uc_system_xbar_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_xbar_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_CL8XN8
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1XIA5N0
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_OXA1LX
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_13GJAIL
INFO: [VRFC 10-311] analyzing module microblaze_core_local_memory_imp_1NATDEJ
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1EAWDMW
INFO: [VRFC 10-311] analyzing module uc_system
INFO: [VRFC 10-311] analyzing module uc_system_microblaze_core_axi_periph_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_BRAM_Interconnect_0_0/sim/uc_system_BRAM_Interconnect_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_BRAM_Interconnect_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_0_1/sim/uc_system_Timer_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_1_0/sim/uc_system_Timer_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Output_Compare_0_0/sim/uc_system_Output_Compare_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Output_Compare_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_auto_pc_0/sim/uc_system_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj sim_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_microblaze_0_0/sim/uc_system_microblaze_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_microblaze_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_proc_sys_reset_0_0/sim/uc_system_proc_sys_reset_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_proc_sys_reset_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_timer_0_0/sim/uc_system_axi_timer_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_timer_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_gpio_0_0/sim/uc_system_axi_gpio_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_gpio_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_v10_0/sim/uc_system_dlmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_v10_0/sim/uc_system_ilmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_bram_if_cntlr_0/sim/uc_system_dlmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_bram_if_cntlr_0/sim/uc_system_ilmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_bram_ctrl_0_0/sim/uc_system_axi_bram_ctrl_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_bram_ctrl_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_uartlite_0_0/sim/uc_system_axi_uartlite_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_uartlite_0_0
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 206035205e6a4252becb06e547722e01 --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v10_0_3 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_11 -L axi_lite_ipif_v3_0_4 -L lib_pkg_v1_0_2 -L axi_timer_v2_0_15 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_15 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_12 -L blk_mem_gen_v8_3_6 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_13 -L fifo_generator_v13_1_4 -L axi_data_fifo_v2_1_12 -L axi_crossbar_v2_1_14 -L axi_bram_ctrl_v4_0_11 -L lib_srl_fifo_v1_0_2 -L axi_uartlite_v2_0_17 -L axi_protocol_converter_v2_1_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_behav xil_defaultlib.sim_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 12 for port m_axi_arprot [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:2367]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 12 for port m_axi_awprot [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:2371]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package axi_bram_ctrl_v4_0_11.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package axi_timer_v2_0_15.tc_types
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package microblaze_v10_0_3.microblaze_types
Compiling package microblaze_v10_0_3.microblaze_isa
Compiling package microblaze_v10_0_3.mmu_types
Compiling package lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_funcs
Compiling module xil_defaultlib.BRAM_Interconnect(addr1_0=24,add...
Compiling module xil_defaultlib.uc_system_BRAM_Interconnect_0_0
Compiling module xil_defaultlib.Output_Compare
Compiling module xil_defaultlib.uc_system_Output_Compare_0_0
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.uc_system_Timer_0_1
Compiling module xil_defaultlib.Timer(ADDRESS=12)
Compiling module xil_defaultlib.uc_system_Timer_1_0
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.wrap_brst [\wrap_brst(c_axi_addr_width=13,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_0_11.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.wr_chnl [\wr_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.rd_chnl [\rd_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.full_axi [\full_axi(c_s_axi_addr_width=13,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=20...]
Compiling architecture uc_system_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.uc_system_axi_bram_ctrl_0_0 [uc_system_axi_bram_ctrl_0_0_defa...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_single_bit=0,c_vecto...]
Compiling architecture imp of entity axi_gpio_v2_0_15.GPIO_Core [\GPIO_Core(c_aw=9,c_gpio_width=1...]
Compiling architecture imp of entity axi_gpio_v2_0_15.axi_gpio [\axi_gpio(c_family="artix7",c_gp...]
Compiling architecture uc_system_axi_gpio_0_0_arch of entity xil_defaultlib.uc_system_axi_gpio_0_0 [uc_system_axi_gpio_0_0_default]
Compiling module axi_protocol_converter_v2_1_13.axi_protocol_converter_v2_1_13_a...
Compiling module xil_defaultlib.uc_system_auto_pc_0
Compiling module xil_defaultlib.m00_couplers_imp_CL8XN8
Compiling module xil_defaultlib.m01_couplers_imp_1XIA5N0
Compiling module xil_defaultlib.m02_couplers_imp_OXA1LX
Compiling module xil_defaultlib.m03_couplers_imp_13GJAIL
Compiling module xil_defaultlib.s00_couplers_imp_1EAWDMW
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_addr_decode...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_splitter(C_...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_splitter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_register_slice_v2_1_13.axi_register_slice_v2_1_13_axic_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_decerr_slav...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_crossbar_sa...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_axi_crossba...
Compiling module xil_defaultlib.uc_system_xbar_1
Compiling module xil_defaultlib.uc_system_microblaze_core_axi_pe...
Compiling architecture imp of entity axi_timer_v2_0_15.mux_onehot_f [\mux_onehot_f(c_nb=6,c_family="a...]
Compiling architecture imp of entity axi_timer_v2_0_15.counter_f [\counter_f(c_num_bits=32,c_famil...]
Compiling architecture imp of entity axi_timer_v2_0_15.count_module [\count_module(c_family="artix7")...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111001010")(0...]
Compiling architecture fdrse_v of entity unisim.FDRSE [fdrse_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_mtbf_stages=4)\]
Compiling architecture imp of entity axi_timer_v2_0_15.timer_control [\timer_control(c_ard_num_ce_arra...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture fdrs_v of entity unisim.FDRS [fdrs_default]
Compiling architecture imp of entity axi_timer_v2_0_15.tc_core [\tc_core(c_family="artix7",c_ard...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=5,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture imp of entity axi_timer_v2_0_15.axi_timer [\axi_timer(c_family="artix7")(1,...]
Compiling architecture uc_system_axi_timer_0_0_arch of entity xil_defaultlib.uc_system_axi_timer_0_0 [uc_system_axi_timer_0_0_default]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.baudrate [\baudrate(c_ratio=651)\]
Compiling architecture behavioral of entity axi_uartlite_v2_0_17.dynshreg_i_f [\dynshreg_i_f(c_depth=16,c_famil...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_family=...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_rx [\uartlite_rx(c_family="artix7")(...]
Compiling architecture behavioral of entity axi_uartlite_v2_0_17.dynshreg_i_f [\dynshreg_i_f(c_depth=16,c_init_...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_tx [\uartlite_tx(c_family="artix7")(...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_core [\uartlite_core(c_family="artix7"...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=4,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.axi_uartlite [\axi_uartlite(c_family="artix7")...]
Compiling architecture uc_system_axi_uartlite_0_0_arch of entity xil_defaultlib.uc_system_axi_uartlite_0_0 [uc_system_axi_uartlite_0_0_defau...]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.uc_system_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.uc_system_clk_wiz_0_0
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_bit [\mb_sync_bit(c_levels=1)\]
Compiling architecture imp of entity microblaze_v10_0_3.DAXI_interface [\DAXI_interface(c_data_size=32,c...]
Compiling architecture and2b1l_v of entity unisim.AND2B1L [and2b1l_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_AND2B1L [\MB_AND2B1L(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.interrupt_mode_converter [\interrupt_mode_converter(c_inte...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDRE [\MB_FDRE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXCY_XORCY [\MB_MUXCY_XORCY(c_target=artix7)...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXF7 [\MB_MUXF7(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDR [\MB_FDR(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.PC_Module_gti [\PC_Module_gti(c_data_size=32,c_...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fds_v of entity unisim.FDS [fds_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDS [\MB_FDS(c_target=artix7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture imp of entity microblaze_v10_0_3.PreFetch_Buffer_gti [\PreFetch_Buffer_gti(c_data_size...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXCY [\MB_MUXCY(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.carry_and [\carry_and(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.jump_logic [\jump_logic(c_instr_size=32,c_ta...]
Compiling architecture imp of entity microblaze_v10_0_3.carry_or [\carry_or(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.Decode_gti [\Decode_gti(c_data_size=32,c_ins...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000001111111100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture ram32m_v of entity unisim.RAM32M [ram32m_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_RAM32M [\MB_RAM32M(c_target=artix7,c_use...]
Compiling architecture imp of entity microblaze_v10_0_3.Register_File_gti [\Register_File_gti(c_data_size=3...]
Compiling architecture imp of entity microblaze_v10_0_3.Operand_Select_gti [\Operand_Select_gti(c_data_size=...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="011000000111101010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v10_0_3.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100000011110101010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101000001010")(0...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT4 [\MB_LUT4(c_target=artix7,init="1...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MULT_AND [\MB_MULT_AND(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture imp of entity microblaze_v10_0_3.ALU [\ALU(c_data_size=32,c_allow_lut6...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.Shift_Logic_Module_gti [\Shift_Logic_Module_gti(c_data_s...]
Compiling architecture imp of entity microblaze_v10_0_3.mul_unit [\mul_unit(c_data_size=32,c_targe...]
Compiling architecture imp of entity microblaze_v10_0_3.Barrel_Shifter_gti [\Barrel_Shifter_gti(c_data_size=...]
Compiling architecture imp of entity microblaze_v10_0_3.WB_Mux_Bit [\WB_Mux_Bit(c_target=artix7,c_lu...]
Compiling architecture imp of entity microblaze_v10_0_3.WB_Mux [\WB_Mux(c_data_size=32,c_daddr_s...]
Compiling architecture imp of entity microblaze_v10_0_3.Zero_Detect_gti [\Zero_Detect_gti(c_data_size=32,...]
Compiling architecture imp of entity microblaze_v10_0_3.Byte_Doublet_Handle_gti [\Byte_Doublet_Handle_gti(c_data_...]
Compiling architecture imp of entity microblaze_v10_0_3.Data_Flow_Logic [\Data_Flow_Logic(c_data_size=32,...]
Compiling architecture msr_reg of entity microblaze_v10_0_3.msr_reg_gti [\msr_reg_gti(c_data_size=32,c_ta...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111110000000011...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v10_0_3.mux_bus [\mux_bus(c_target=artix7,c_allow...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="100101101001011010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDE [\MB_FDE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.exception_registers_gti [\exception_registers_gti(c_data_...]
Compiling architecture imp of entity microblaze_v10_0_3.Fpu [\Fpu(c_data_size=32,c_target=art...]
Compiling architecture imp of entity microblaze_v10_0_3.PVR [\PVR(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v10_0_3.Data_Flow_gti [\Data_Flow_gti(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v10_0_3.read_data_mux [\read_data_mux(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v10_0_3.instr_mux [\instr_mux(c_instr_size=32,c_tar...]
Compiling architecture imp of entity microblaze_v10_0_3.MMU [\MMU(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze_GTi [\MicroBlaze_GTi(c_num_sync_ff_cl...]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_bit [mb_sync_bit_default]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze_Core [\MicroBlaze_Core(c_freq=10000000...]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze [\MicroBlaze(c_freq=100000000,c_e...]
Compiling architecture uc_system_microblaze_0_0_arch of entity xil_defaultlib.uc_system_microblaze_0_0 [uc_system_microblaze_0_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_mux [\lmb_mux(c_baseaddr="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture uc_system_dlmb_bram_if_cntlr_0_arch of entity xil_defaultlib.uc_system_dlmb_bram_if_cntlr_0 [uc_system_dlmb_bram_if_cntlr_0_d...]
Compiling architecture imp of entity lmb_v10_v3_0_9.lmb_v10 [\lmb_v10(c_lmb_num_slaves=1)\]
Compiling architecture uc_system_dlmb_v10_0_arch of entity xil_defaultlib.uc_system_dlmb_v10_0 [uc_system_dlmb_v10_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_mux [\lmb_mux(c_baseaddr="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture uc_system_ilmb_bram_if_cntlr_0_arch of entity xil_defaultlib.uc_system_ilmb_bram_if_cntlr_0 [uc_system_ilmb_bram_if_cntlr_0_d...]
Compiling architecture uc_system_ilmb_v10_0_arch of entity xil_defaultlib.uc_system_ilmb_v10_0 [uc_system_ilmb_v10_0_default]
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="art...
Compiling module xil_defaultlib.uc_system_lmb_bram_0
Compiling module xil_defaultlib.microblaze_core_local_memory_imp...
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.proc_sys_reset [\proc_sys_reset(c_family="artix7...]
Compiling architecture uc_system_proc_sys_reset_0_0_arch of entity xil_defaultlib.uc_system_proc_sys_reset_0_0 [uc_system_proc_sys_reset_0_0_def...]
Compiling module xil_defaultlib.uc_system
Compiling module xil_defaultlib.uc_system_wrapper
Compiling module xil_defaultlib.sim_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/xsim.dir/sim_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/xsim.dir/sim_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Dec 12 23:47:17 2017. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Dec 12 23:47:17 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 2399.684 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '24' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_tb_behav -key {Behavioral:sim_1:Functional:sim_tb} -tclbatch {sim_tb.tcl} -view {D:/projects/itmo/io_lab2/io_lab2/sim_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
open_wave_config D:/projects/itmo/io_lab2/io_lab2/sim_tb_behav.wcfg
source sim_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module sim_tb.uc.uc_system_i.microblaze_core_local_memory.lmb_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:01:02 . Memory (MB): peak = 2406.203 ; gain = 35.992
run 15 us
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
WARNING: [Simulator 45-29] Cannot open source file /wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axi_gpio_v2_0/hdl/axi_gpio_v2_0_vh_rfs.vhd: file does not exist.
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2406.414 ; gain = 0.148
INFO: [Common 17-344] 'run' was cancelled
relaunch_sim
INFO: [BD 41-1662] The design 'uc_system.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.v
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BRAM_Interconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Output_Compare_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/m00_couplers/auto_pc .
Exporting to file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system.hwh
Generated Block Design Tcl file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system_bd.tcl
Generated Hardware Definition File D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.hwdef
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Simulation'. Expected 'Generated', got 'Stale' for source 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd'
Generating merged BMM file for the design top 'sim_tb'...
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'sim_tb'...
Generating merged BMM file for the design top 'sim_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'sim_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
"xvlog -m64 --relax -prj sim_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/BRAM_Interconnect_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_Interconnect
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Timer_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Output_Compare_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Output_Compare
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_lmb_bram_0/sim/uc_system_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_xbar_1/sim/uc_system_xbar_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_xbar_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_CL8XN8
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1XIA5N0
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_OXA1LX
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_13GJAIL
INFO: [VRFC 10-311] analyzing module microblaze_core_local_memory_imp_1NATDEJ
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1EAWDMW
INFO: [VRFC 10-311] analyzing module uc_system
INFO: [VRFC 10-311] analyzing module uc_system_microblaze_core_axi_periph_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_BRAM_Interconnect_0_0/sim/uc_system_BRAM_Interconnect_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_BRAM_Interconnect_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_0_1/sim/uc_system_Timer_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_1_0/sim/uc_system_Timer_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Output_Compare_0_0/sim/uc_system_Output_Compare_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Output_Compare_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_auto_pc_0/sim/uc_system_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj sim_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_microblaze_0_0/sim/uc_system_microblaze_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_microblaze_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_proc_sys_reset_0_0/sim/uc_system_proc_sys_reset_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_proc_sys_reset_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_timer_0_0/sim/uc_system_axi_timer_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_timer_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_gpio_0_0/sim/uc_system_axi_gpio_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_gpio_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_v10_0/sim/uc_system_dlmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_v10_0/sim/uc_system_ilmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_bram_if_cntlr_0/sim/uc_system_dlmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_bram_if_cntlr_0/sim/uc_system_ilmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_bram_ctrl_0_0/sim/uc_system_axi_bram_ctrl_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_bram_ctrl_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_uartlite_0_0/sim/uc_system_axi_uartlite_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_uartlite_0_0
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 2434.488 ; gain = 25.754
INFO: [BD 41-1662] The design 'uc_system.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.v
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BRAM_Interconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Output_Compare_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/m00_couplers/auto_pc .
Exporting to file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system.hwh
Generated Block Design Tcl file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system_bd.tcl
Generated Hardware Definition File D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.hwdef
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Simulation'. Expected 'Generated', got 'Stale' for source 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd'
Generating merged BMM file for the design top 'sim_tb'...
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 206035205e6a4252becb06e547722e01 --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v10_0_3 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_11 -L axi_lite_ipif_v3_0_4 -L lib_pkg_v1_0_2 -L axi_timer_v2_0_15 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_15 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_12 -L blk_mem_gen_v8_3_6 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_13 -L fifo_generator_v13_1_4 -L axi_data_fifo_v2_1_12 -L axi_crossbar_v2_1_14 -L axi_bram_ctrl_v4_0_11 -L lib_srl_fifo_v1_0_2 -L axi_uartlite_v2_0_17 -L axi_protocol_converter_v2_1_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_behav xil_defaultlib.sim_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 12 for port m_axi_arprot [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:2367]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 12 for port m_axi_awprot [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:2371]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package axi_bram_ctrl_v4_0_11.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package axi_timer_v2_0_15.tc_types
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package microblaze_v10_0_3.microblaze_types
Compiling package microblaze_v10_0_3.microblaze_isa
Compiling package microblaze_v10_0_3.mmu_types
Compiling package lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_funcs
Compiling module xil_defaultlib.BRAM_Interconnect(addr1_0=24,add...
Compiling module xil_defaultlib.uc_system_BRAM_Interconnect_0_0
Compiling module xil_defaultlib.Output_Compare
Compiling module xil_defaultlib.uc_system_Output_Compare_0_0
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.uc_system_Timer_0_1
Compiling module xil_defaultlib.Timer(ADDRESS=12)
Compiling module xil_defaultlib.uc_system_Timer_1_0
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.wrap_brst [\wrap_brst(c_axi_addr_width=13,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_0_11.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.wr_chnl [\wr_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.rd_chnl [\rd_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.full_axi [\full_axi(c_s_axi_addr_width=13,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=20...]
Compiling architecture uc_system_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.uc_system_axi_bram_ctrl_0_0 [uc_system_axi_bram_ctrl_0_0_defa...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_single_bit=0,c_vecto...]
Compiling architecture imp of entity axi_gpio_v2_0_15.GPIO_Core [\GPIO_Core(c_aw=9,c_gpio_width=1...]
Compiling architecture imp of entity axi_gpio_v2_0_15.axi_gpio [\axi_gpio(c_family="artix7",c_gp...]
Compiling architecture uc_system_axi_gpio_0_0_arch of entity xil_defaultlib.uc_system_axi_gpio_0_0 [uc_system_axi_gpio_0_0_default]
Compiling module axi_protocol_converter_v2_1_13.axi_protocol_converter_v2_1_13_a...
Compiling module xil_defaultlib.uc_system_auto_pc_0
Compiling module xil_defaultlib.m00_couplers_imp_CL8XN8
Compiling module xil_defaultlib.m01_couplers_imp_1XIA5N0
Compiling module xil_defaultlib.m02_couplers_imp_OXA1LX
Compiling module xil_defaultlib.m03_couplers_imp_13GJAIL
Compiling module xil_defaultlib.s00_couplers_imp_1EAWDMW
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_addr_decode...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_splitter(C_...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_splitter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_register_slice_v2_1_13.axi_register_slice_v2_1_13_axic_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_decerr_slav...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_crossbar_sa...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_axi_crossba...
Compiling module xil_defaultlib.uc_system_xbar_1
Compiling module xil_defaultlib.uc_system_microblaze_core_axi_pe...
Compiling architecture imp of entity axi_timer_v2_0_15.mux_onehot_f [\mux_onehot_f(c_nb=6,c_family="a...]
Compiling architecture imp of entity axi_timer_v2_0_15.counter_f [\counter_f(c_num_bits=32,c_famil...]
Compiling architecture imp of entity axi_timer_v2_0_15.count_module [\count_module(c_family="artix7")...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111001010")(0...]
Compiling architecture fdrse_v of entity unisim.FDRSE [fdrse_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_mtbf_stages=4)\]
Compiling architecture imp of entity axi_timer_v2_0_15.timer_control [\timer_control(c_ard_num_ce_arra...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture fdrs_v of entity unisim.FDRS [fdrs_default]
Compiling architecture imp of entity axi_timer_v2_0_15.tc_core [\tc_core(c_family="artix7",c_ard...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=5,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture imp of entity axi_timer_v2_0_15.axi_timer [\axi_timer(c_family="artix7")(1,...]
Compiling architecture uc_system_axi_timer_0_0_arch of entity xil_defaultlib.uc_system_axi_timer_0_0 [uc_system_axi_timer_0_0_default]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.baudrate [\baudrate(c_ratio=651)\]
Compiling architecture behavioral of entity axi_uartlite_v2_0_17.dynshreg_i_f [\dynshreg_i_f(c_depth=16,c_famil...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_family=...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_rx [\uartlite_rx(c_family="artix7")(...]
Compiling architecture behavioral of entity axi_uartlite_v2_0_17.dynshreg_i_f [\dynshreg_i_f(c_depth=16,c_init_...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_tx [\uartlite_tx(c_family="artix7")(...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_core [\uartlite_core(c_family="artix7"...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=4,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.axi_uartlite [\axi_uartlite(c_family="artix7")...]
Compiling architecture uc_system_axi_uartlite_0_0_arch of entity xil_defaultlib.uc_system_axi_uartlite_0_0 [uc_system_axi_uartlite_0_0_defau...]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.uc_system_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.uc_system_clk_wiz_0_0
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_bit [\mb_sync_bit(c_levels=1)\]
Compiling architecture imp of entity microblaze_v10_0_3.DAXI_interface [\DAXI_interface(c_data_size=32,c...]
Compiling architecture and2b1l_v of entity unisim.AND2B1L [and2b1l_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_AND2B1L [\MB_AND2B1L(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.interrupt_mode_converter [\interrupt_mode_converter(c_inte...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDRE [\MB_FDRE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXCY_XORCY [\MB_MUXCY_XORCY(c_target=artix7)...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXF7 [\MB_MUXF7(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDR [\MB_FDR(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.PC_Module_gti [\PC_Module_gti(c_data_size=32,c_...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fds_v of entity unisim.FDS [fds_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDS [\MB_FDS(c_target=artix7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture imp of entity microblaze_v10_0_3.PreFetch_Buffer_gti [\PreFetch_Buffer_gti(c_data_size...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXCY [\MB_MUXCY(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.carry_and [\carry_and(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.jump_logic [\jump_logic(c_instr_size=32,c_ta...]
Compiling architecture imp of entity microblaze_v10_0_3.carry_or [\carry_or(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.Decode_gti [\Decode_gti(c_data_size=32,c_ins...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000001111111100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture ram32m_v of entity unisim.RAM32M [ram32m_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_RAM32M [\MB_RAM32M(c_target=artix7,c_use...]
Compiling architecture imp of entity microblaze_v10_0_3.Register_File_gti [\Register_File_gti(c_data_size=3...]
Compiling architecture imp of entity microblaze_v10_0_3.Operand_Select_gti [\Operand_Select_gti(c_data_size=...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="011000000111101010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v10_0_3.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100000011110101010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101000001010")(0...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT4 [\MB_LUT4(c_target=artix7,init="1...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MULT_AND [\MB_MULT_AND(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture imp of entity microblaze_v10_0_3.ALU [\ALU(c_data_size=32,c_allow_lut6...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.Shift_Logic_Module_gti [\Shift_Logic_Module_gti(c_data_s...]
Compiling architecture imp of entity microblaze_v10_0_3.mul_unit [\mul_unit(c_data_size=32,c_targe...]
Compiling architecture imp of entity microblaze_v10_0_3.Barrel_Shifter_gti [\Barrel_Shifter_gti(c_data_size=...]
Compiling architecture imp of entity microblaze_v10_0_3.WB_Mux_Bit [\WB_Mux_Bit(c_target=artix7,c_lu...]
Compiling architecture imp of entity microblaze_v10_0_3.WB_Mux [\WB_Mux(c_data_size=32,c_daddr_s...]
Compiling architecture imp of entity microblaze_v10_0_3.Zero_Detect_gti [\Zero_Detect_gti(c_data_size=32,...]
Compiling architecture imp of entity microblaze_v10_0_3.Byte_Doublet_Handle_gti [\Byte_Doublet_Handle_gti(c_data_...]
Compiling architecture imp of entity microblaze_v10_0_3.Data_Flow_Logic [\Data_Flow_Logic(c_data_size=32,...]
Compiling architecture msr_reg of entity microblaze_v10_0_3.msr_reg_gti [\msr_reg_gti(c_data_size=32,c_ta...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111110000000011...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v10_0_3.mux_bus [\mux_bus(c_target=artix7,c_allow...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="100101101001011010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDE [\MB_FDE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.exception_registers_gti [\exception_registers_gti(c_data_...]
Compiling architecture imp of entity microblaze_v10_0_3.Fpu [\Fpu(c_data_size=32,c_target=art...]
Compiling architecture imp of entity microblaze_v10_0_3.PVR [\PVR(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v10_0_3.Data_Flow_gti [\Data_Flow_gti(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v10_0_3.read_data_mux [\read_data_mux(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v10_0_3.instr_mux [\instr_mux(c_instr_size=32,c_tar...]
Compiling architecture imp of entity microblaze_v10_0_3.MMU [\MMU(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze_GTi [\MicroBlaze_GTi(c_num_sync_ff_cl...]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_bit [mb_sync_bit_default]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze_Core [\MicroBlaze_Core(c_freq=10000000...]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze [\MicroBlaze(c_freq=100000000,c_e...]
Compiling architecture uc_system_microblaze_0_0_arch of entity xil_defaultlib.uc_system_microblaze_0_0 [uc_system_microblaze_0_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_mux [\lmb_mux(c_baseaddr="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture uc_system_dlmb_bram_if_cntlr_0_arch of entity xil_defaultlib.uc_system_dlmb_bram_if_cntlr_0 [uc_system_dlmb_bram_if_cntlr_0_d...]
Compiling architecture imp of entity lmb_v10_v3_0_9.lmb_v10 [\lmb_v10(c_lmb_num_slaves=1)\]
Compiling architecture uc_system_dlmb_v10_0_arch of entity xil_defaultlib.uc_system_dlmb_v10_0 [uc_system_dlmb_v10_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_mux [\lmb_mux(c_baseaddr="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture uc_system_ilmb_bram_if_cntlr_0_arch of entity xil_defaultlib.uc_system_ilmb_bram_if_cntlr_0 [uc_system_ilmb_bram_if_cntlr_0_d...]
Compiling architecture uc_system_ilmb_v10_0_arch of entity xil_defaultlib.uc_system_ilmb_v10_0 [uc_system_ilmb_v10_0_default]
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="art...
Compiling module xil_defaultlib.uc_system_lmb_bram_0
Compiling module xil_defaultlib.microblaze_core_local_memory_imp...
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.proc_sys_reset [\proc_sys_reset(c_family="artix7...]
Compiling architecture uc_system_proc_sys_reset_0_0_arch of entity xil_defaultlib.uc_system_proc_sys_reset_0_0 [uc_system_proc_sys_reset_0_0_def...]
Compiling module xil_defaultlib.uc_system
Compiling module xil_defaultlib.uc_system_wrapper
Compiling module xil_defaultlib.sim_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 2460.945 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '22' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:44 . Memory (MB): peak = 2460.945 ; gain = 26.457
Vivado Simulator 2017.2
Time resolution is 1 ps
Block Memory Generator module sim_tb.uc.uc_system_i.microblaze_core_local_memory.lmb_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:01:14 . Memory (MB): peak = 2468.770 ; gain = 60.035
run 15 us
run 20 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
generate_target Simulation [get_files D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd]
INFO: [BD 41-1662] The design 'uc_system.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.v
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BRAM_Interconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Output_Compare_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/m00_couplers/auto_pc .
Exporting to file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system.hwh
Generated Block Design Tcl file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system_bd.tcl
Generated Hardware Definition File D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.hwdef
export_ip_user_files -of_objects [get_files D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd] -no_script -force -quiet
launch_simulation
INFO: [BD 41-1662] The design 'uc_system.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.v
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BRAM_Interconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Output_Compare_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/m00_couplers/auto_pc .
Exporting to file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system.hwh
Generated Block Design Tcl file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system_bd.tcl
Generated Hardware Definition File D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.hwdef
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Simulation'. Expected 'Generated', got 'Stale' for source 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd'
Generating merged BMM file for the design top 'sim_tb'...
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'sim_tb'...
Generating merged BMM file for the design top 'sim_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'sim_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
"xvlog -m64 --relax -prj sim_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/BRAM_Interconnect_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_Interconnect
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Timer_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Output_Compare_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Output_Compare
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_lmb_bram_0/sim/uc_system_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_xbar_1/sim/uc_system_xbar_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_xbar_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_CL8XN8
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1XIA5N0
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_OXA1LX
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_13GJAIL
INFO: [VRFC 10-311] analyzing module microblaze_core_local_memory_imp_1NATDEJ
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1EAWDMW
INFO: [VRFC 10-311] analyzing module uc_system
INFO: [VRFC 10-311] analyzing module uc_system_microblaze_core_axi_periph_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_BRAM_Interconnect_0_0/sim/uc_system_BRAM_Interconnect_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_BRAM_Interconnect_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_0_1/sim/uc_system_Timer_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_1_0/sim/uc_system_Timer_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Output_Compare_0_0/sim/uc_system_Output_Compare_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Output_Compare_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_auto_pc_0/sim/uc_system_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj sim_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_microblaze_0_0/sim/uc_system_microblaze_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_microblaze_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_proc_sys_reset_0_0/sim/uc_system_proc_sys_reset_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_proc_sys_reset_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_timer_0_0/sim/uc_system_axi_timer_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_timer_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_gpio_0_0/sim/uc_system_axi_gpio_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_gpio_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_v10_0/sim/uc_system_dlmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_v10_0/sim/uc_system_ilmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_bram_if_cntlr_0/sim/uc_system_dlmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_bram_if_cntlr_0/sim/uc_system_ilmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_bram_ctrl_0_0/sim/uc_system_axi_bram_ctrl_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_bram_ctrl_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_uartlite_0_0/sim/uc_system_axi_uartlite_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_uartlite_0_0
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 206035205e6a4252becb06e547722e01 --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v10_0_3 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_11 -L axi_lite_ipif_v3_0_4 -L lib_pkg_v1_0_2 -L axi_timer_v2_0_15 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_15 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_12 -L blk_mem_gen_v8_3_6 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_13 -L fifo_generator_v13_1_4 -L axi_data_fifo_v2_1_12 -L axi_crossbar_v2_1_14 -L axi_bram_ctrl_v4_0_11 -L lib_srl_fifo_v1_0_2 -L axi_uartlite_v2_0_17 -L axi_protocol_converter_v2_1_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_behav xil_defaultlib.sim_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 12 for port m_axi_arprot [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:2367]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 12 for port m_axi_awprot [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:2371]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package axi_bram_ctrl_v4_0_11.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package axi_timer_v2_0_15.tc_types
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package microblaze_v10_0_3.microblaze_types
Compiling package microblaze_v10_0_3.microblaze_isa
Compiling package microblaze_v10_0_3.mmu_types
Compiling package lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_funcs
Compiling module xil_defaultlib.BRAM_Interconnect(addr1_0=24,add...
Compiling module xil_defaultlib.uc_system_BRAM_Interconnect_0_0
Compiling module xil_defaultlib.Output_Compare
Compiling module xil_defaultlib.uc_system_Output_Compare_0_0
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.uc_system_Timer_0_1
Compiling module xil_defaultlib.Timer(ADDRESS=12)
Compiling module xil_defaultlib.uc_system_Timer_1_0
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.wrap_brst [\wrap_brst(c_axi_addr_width=13,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_0_11.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.wr_chnl [\wr_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.rd_chnl [\rd_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.full_axi [\full_axi(c_s_axi_addr_width=13,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=20...]
Compiling architecture uc_system_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.uc_system_axi_bram_ctrl_0_0 [uc_system_axi_bram_ctrl_0_0_defa...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_single_bit=0,c_vecto...]
Compiling architecture imp of entity axi_gpio_v2_0_15.GPIO_Core [\GPIO_Core(c_aw=9,c_gpio_width=1...]
Compiling architecture imp of entity axi_gpio_v2_0_15.axi_gpio [\axi_gpio(c_family="artix7",c_gp...]
Compiling architecture uc_system_axi_gpio_0_0_arch of entity xil_defaultlib.uc_system_axi_gpio_0_0 [uc_system_axi_gpio_0_0_default]
Compiling module axi_protocol_converter_v2_1_13.axi_protocol_converter_v2_1_13_a...
Compiling module xil_defaultlib.uc_system_auto_pc_0
Compiling module xil_defaultlib.m00_couplers_imp_CL8XN8
Compiling module xil_defaultlib.m01_couplers_imp_1XIA5N0
Compiling module xil_defaultlib.m02_couplers_imp_OXA1LX
Compiling module xil_defaultlib.m03_couplers_imp_13GJAIL
Compiling module xil_defaultlib.s00_couplers_imp_1EAWDMW
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_addr_decode...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_splitter(C_...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_splitter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_register_slice_v2_1_13.axi_register_slice_v2_1_13_axic_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_decerr_slav...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_crossbar_sa...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_axi_crossba...
Compiling module xil_defaultlib.uc_system_xbar_1
Compiling module xil_defaultlib.uc_system_microblaze_core_axi_pe...
Compiling architecture imp of entity axi_timer_v2_0_15.mux_onehot_f [\mux_onehot_f(c_nb=6,c_family="a...]
Compiling architecture imp of entity axi_timer_v2_0_15.counter_f [\counter_f(c_num_bits=32,c_famil...]
Compiling architecture imp of entity axi_timer_v2_0_15.count_module [\count_module(c_family="artix7")...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111001010")(0...]
Compiling architecture fdrse_v of entity unisim.FDRSE [fdrse_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_mtbf_stages=4)\]
Compiling architecture imp of entity axi_timer_v2_0_15.timer_control [\timer_control(c_ard_num_ce_arra...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture fdrs_v of entity unisim.FDRS [fdrs_default]
Compiling architecture imp of entity axi_timer_v2_0_15.tc_core [\tc_core(c_family="artix7",c_ard...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=5,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture imp of entity axi_timer_v2_0_15.axi_timer [\axi_timer(c_family="artix7")(1,...]
Compiling architecture uc_system_axi_timer_0_0_arch of entity xil_defaultlib.uc_system_axi_timer_0_0 [uc_system_axi_timer_0_0_default]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.baudrate [\baudrate(c_ratio=651)\]
Compiling architecture behavioral of entity axi_uartlite_v2_0_17.dynshreg_i_f [\dynshreg_i_f(c_depth=16,c_famil...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_family=...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_rx [\uartlite_rx(c_family="artix7")(...]
Compiling architecture behavioral of entity axi_uartlite_v2_0_17.dynshreg_i_f [\dynshreg_i_f(c_depth=16,c_init_...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_tx [\uartlite_tx(c_family="artix7")(...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_core [\uartlite_core(c_family="artix7"...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=4,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.axi_uartlite [\axi_uartlite(c_family="artix7")...]
Compiling architecture uc_system_axi_uartlite_0_0_arch of entity xil_defaultlib.uc_system_axi_uartlite_0_0 [uc_system_axi_uartlite_0_0_defau...]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.uc_system_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.uc_system_clk_wiz_0_0
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_bit [\mb_sync_bit(c_levels=1)\]
Compiling architecture imp of entity microblaze_v10_0_3.DAXI_interface [\DAXI_interface(c_data_size=32,c...]
Compiling architecture and2b1l_v of entity unisim.AND2B1L [and2b1l_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_AND2B1L [\MB_AND2B1L(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.interrupt_mode_converter [\interrupt_mode_converter(c_inte...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDRE [\MB_FDRE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXCY_XORCY [\MB_MUXCY_XORCY(c_target=artix7)...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXF7 [\MB_MUXF7(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDR [\MB_FDR(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.PC_Module_gti [\PC_Module_gti(c_data_size=32,c_...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fds_v of entity unisim.FDS [fds_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDS [\MB_FDS(c_target=artix7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture imp of entity microblaze_v10_0_3.PreFetch_Buffer_gti [\PreFetch_Buffer_gti(c_data_size...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXCY [\MB_MUXCY(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.carry_and [\carry_and(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.jump_logic [\jump_logic(c_instr_size=32,c_ta...]
Compiling architecture imp of entity microblaze_v10_0_3.carry_or [\carry_or(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.Decode_gti [\Decode_gti(c_data_size=32,c_ins...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000001111111100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture ram32m_v of entity unisim.RAM32M [ram32m_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_RAM32M [\MB_RAM32M(c_target=artix7,c_use...]
Compiling architecture imp of entity microblaze_v10_0_3.Register_File_gti [\Register_File_gti(c_data_size=3...]
Compiling architecture imp of entity microblaze_v10_0_3.Operand_Select_gti [\Operand_Select_gti(c_data_size=...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="011000000111101010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v10_0_3.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100000011110101010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101000001010")(0...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT4 [\MB_LUT4(c_target=artix7,init="1...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MULT_AND [\MB_MULT_AND(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture imp of entity microblaze_v10_0_3.ALU [\ALU(c_data_size=32,c_allow_lut6...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.Shift_Logic_Module_gti [\Shift_Logic_Module_gti(c_data_s...]
Compiling architecture imp of entity microblaze_v10_0_3.mul_unit [\mul_unit(c_data_size=32,c_targe...]
Compiling architecture imp of entity microblaze_v10_0_3.Barrel_Shifter_gti [\Barrel_Shifter_gti(c_data_size=...]
Compiling architecture imp of entity microblaze_v10_0_3.WB_Mux_Bit [\WB_Mux_Bit(c_target=artix7,c_lu...]
Compiling architecture imp of entity microblaze_v10_0_3.WB_Mux [\WB_Mux(c_data_size=32,c_daddr_s...]
Compiling architecture imp of entity microblaze_v10_0_3.Zero_Detect_gti [\Zero_Detect_gti(c_data_size=32,...]
Compiling architecture imp of entity microblaze_v10_0_3.Byte_Doublet_Handle_gti [\Byte_Doublet_Handle_gti(c_data_...]
Compiling architecture imp of entity microblaze_v10_0_3.Data_Flow_Logic [\Data_Flow_Logic(c_data_size=32,...]
Compiling architecture msr_reg of entity microblaze_v10_0_3.msr_reg_gti [\msr_reg_gti(c_data_size=32,c_ta...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111110000000011...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v10_0_3.mux_bus [\mux_bus(c_target=artix7,c_allow...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="100101101001011010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDE [\MB_FDE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.exception_registers_gti [\exception_registers_gti(c_data_...]
Compiling architecture imp of entity microblaze_v10_0_3.Fpu [\Fpu(c_data_size=32,c_target=art...]
Compiling architecture imp of entity microblaze_v10_0_3.PVR [\PVR(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v10_0_3.Data_Flow_gti [\Data_Flow_gti(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v10_0_3.read_data_mux [\read_data_mux(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v10_0_3.instr_mux [\instr_mux(c_instr_size=32,c_tar...]
Compiling architecture imp of entity microblaze_v10_0_3.MMU [\MMU(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze_GTi [\MicroBlaze_GTi(c_num_sync_ff_cl...]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_bit [mb_sync_bit_default]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze_Core [\MicroBlaze_Core(c_freq=10000000...]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze [\MicroBlaze(c_freq=100000000,c_e...]
Compiling architecture uc_system_microblaze_0_0_arch of entity xil_defaultlib.uc_system_microblaze_0_0 [uc_system_microblaze_0_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_mux [\lmb_mux(c_baseaddr="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture uc_system_dlmb_bram_if_cntlr_0_arch of entity xil_defaultlib.uc_system_dlmb_bram_if_cntlr_0 [uc_system_dlmb_bram_if_cntlr_0_d...]
Compiling architecture imp of entity lmb_v10_v3_0_9.lmb_v10 [\lmb_v10(c_lmb_num_slaves=1)\]
Compiling architecture uc_system_dlmb_v10_0_arch of entity xil_defaultlib.uc_system_dlmb_v10_0 [uc_system_dlmb_v10_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_mux [\lmb_mux(c_baseaddr="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture uc_system_ilmb_bram_if_cntlr_0_arch of entity xil_defaultlib.uc_system_ilmb_bram_if_cntlr_0 [uc_system_ilmb_bram_if_cntlr_0_d...]
Compiling architecture uc_system_ilmb_v10_0_arch of entity xil_defaultlib.uc_system_ilmb_v10_0 [uc_system_ilmb_v10_0_default]
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="art...
Compiling module xil_defaultlib.uc_system_lmb_bram_0
Compiling module xil_defaultlib.microblaze_core_local_memory_imp...
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.proc_sys_reset [\proc_sys_reset(c_family="artix7...]
Compiling architecture uc_system_proc_sys_reset_0_0_arch of entity xil_defaultlib.uc_system_proc_sys_reset_0_0 [uc_system_proc_sys_reset_0_0_def...]
Compiling module xil_defaultlib.uc_system
Compiling module xil_defaultlib.uc_system_wrapper
Compiling module xil_defaultlib.sim_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/xsim.dir/sim_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/xsim.dir/sim_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Dec 13 00:01:13 2017. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 13 00:01:13 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:26 . Memory (MB): peak = 2522.484 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '25' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_tb_behav -key {Behavioral:sim_1:Functional:sim_tb} -tclbatch {sim_tb.tcl} -view {D:/projects/itmo/io_lab2/io_lab2/sim_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
open_wave_config D:/projects/itmo/io_lab2/io_lab2/sim_tb_behav.wcfg
source sim_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module sim_tb.uc.uc_system_i.microblaze_core_local_memory.lmb_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:01:03 . Memory (MB): peak = 2529.234 ; gain = 40.336
run 20 us
relaunch_sim
INFO: [BD 41-1662] The design 'uc_system.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.v
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BRAM_Interconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Output_Compare_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/m00_couplers/auto_pc .
Exporting to file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system.hwh
Generated Block Design Tcl file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system_bd.tcl
Generated Hardware Definition File D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.hwdef
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Simulation'. Expected 'Generated', got 'Stale' for source 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd'
Generating merged BMM file for the design top 'sim_tb'...
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'sim_tb'...
Generating merged BMM file for the design top 'sim_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'sim_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
"xvlog -m64 --relax -prj sim_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/BRAM_Interconnect_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_Interconnect
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Timer_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Output_Compare_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Output_Compare
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_lmb_bram_0/sim/uc_system_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_xbar_1/sim/uc_system_xbar_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_xbar_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_CL8XN8
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1XIA5N0
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_OXA1LX
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_13GJAIL
INFO: [VRFC 10-311] analyzing module microblaze_core_local_memory_imp_1NATDEJ
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1EAWDMW
INFO: [VRFC 10-311] analyzing module uc_system
INFO: [VRFC 10-311] analyzing module uc_system_microblaze_core_axi_periph_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_BRAM_Interconnect_0_0/sim/uc_system_BRAM_Interconnect_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_BRAM_Interconnect_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_0_1/sim/uc_system_Timer_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_1_0/sim/uc_system_Timer_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Output_Compare_0_0/sim/uc_system_Output_Compare_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Output_Compare_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_auto_pc_0/sim/uc_system_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj sim_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_microblaze_0_0/sim/uc_system_microblaze_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_microblaze_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_proc_sys_reset_0_0/sim/uc_system_proc_sys_reset_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_proc_sys_reset_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_timer_0_0/sim/uc_system_axi_timer_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_timer_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_gpio_0_0/sim/uc_system_axi_gpio_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_gpio_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_v10_0/sim/uc_system_dlmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_v10_0/sim/uc_system_ilmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_bram_if_cntlr_0/sim/uc_system_dlmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_bram_if_cntlr_0/sim/uc_system_ilmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_bram_ctrl_0_0/sim/uc_system_axi_bram_ctrl_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_bram_ctrl_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_uartlite_0_0/sim/uc_system_axi_uartlite_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_uartlite_0_0
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:28 . Memory (MB): peak = 2556.359 ; gain = 22.320
INFO: [BD 41-1662] The design 'uc_system.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.v
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BRAM_Interconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Output_Compare_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/m00_couplers/auto_pc .
Exporting to file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system.hwh
Generated Block Design Tcl file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system_bd.tcl
Generated Hardware Definition File D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.hwdef
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Simulation'. Expected 'Generated', got 'Stale' for source 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd'
Generating merged BMM file for the design top 'sim_tb'...
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 206035205e6a4252becb06e547722e01 --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v10_0_3 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_11 -L axi_lite_ipif_v3_0_4 -L lib_pkg_v1_0_2 -L axi_timer_v2_0_15 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_15 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_12 -L blk_mem_gen_v8_3_6 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_13 -L fifo_generator_v13_1_4 -L axi_data_fifo_v2_1_12 -L axi_crossbar_v2_1_14 -L axi_bram_ctrl_v4_0_11 -L lib_srl_fifo_v1_0_2 -L axi_uartlite_v2_0_17 -L axi_protocol_converter_v2_1_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_behav xil_defaultlib.sim_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 12 for port m_axi_arprot [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:2367]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 12 for port m_axi_awprot [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:2371]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package axi_bram_ctrl_v4_0_11.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package axi_timer_v2_0_15.tc_types
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package microblaze_v10_0_3.microblaze_types
Compiling package microblaze_v10_0_3.microblaze_isa
Compiling package microblaze_v10_0_3.mmu_types
Compiling package lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_funcs
Compiling module xil_defaultlib.BRAM_Interconnect(addr1_0=24,add...
Compiling module xil_defaultlib.uc_system_BRAM_Interconnect_0_0
Compiling module xil_defaultlib.Output_Compare
Compiling module xil_defaultlib.uc_system_Output_Compare_0_0
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.uc_system_Timer_0_1
Compiling module xil_defaultlib.Timer(ADDRESS=12)
Compiling module xil_defaultlib.uc_system_Timer_1_0
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.wrap_brst [\wrap_brst(c_axi_addr_width=13,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_0_11.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.wr_chnl [\wr_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.rd_chnl [\rd_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.full_axi [\full_axi(c_s_axi_addr_width=13,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=20...]
Compiling architecture uc_system_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.uc_system_axi_bram_ctrl_0_0 [uc_system_axi_bram_ctrl_0_0_defa...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_single_bit=0,c_vecto...]
Compiling architecture imp of entity axi_gpio_v2_0_15.GPIO_Core [\GPIO_Core(c_aw=9,c_gpio_width=1...]
Compiling architecture imp of entity axi_gpio_v2_0_15.axi_gpio [\axi_gpio(c_family="artix7",c_gp...]
Compiling architecture uc_system_axi_gpio_0_0_arch of entity xil_defaultlib.uc_system_axi_gpio_0_0 [uc_system_axi_gpio_0_0_default]
Compiling module axi_protocol_converter_v2_1_13.axi_protocol_converter_v2_1_13_a...
Compiling module xil_defaultlib.uc_system_auto_pc_0
Compiling module xil_defaultlib.m00_couplers_imp_CL8XN8
Compiling module xil_defaultlib.m01_couplers_imp_1XIA5N0
Compiling module xil_defaultlib.m02_couplers_imp_OXA1LX
Compiling module xil_defaultlib.m03_couplers_imp_13GJAIL
Compiling module xil_defaultlib.s00_couplers_imp_1EAWDMW
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_addr_decode...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_splitter(C_...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_splitter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_register_slice_v2_1_13.axi_register_slice_v2_1_13_axic_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_decerr_slav...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_crossbar_sa...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_axi_crossba...
Compiling module xil_defaultlib.uc_system_xbar_1
Compiling module xil_defaultlib.uc_system_microblaze_core_axi_pe...
Compiling architecture imp of entity axi_timer_v2_0_15.mux_onehot_f [\mux_onehot_f(c_nb=6,c_family="a...]
Compiling architecture imp of entity axi_timer_v2_0_15.counter_f [\counter_f(c_num_bits=32,c_famil...]
Compiling architecture imp of entity axi_timer_v2_0_15.count_module [\count_module(c_family="artix7")...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111001010")(0...]
Compiling architecture fdrse_v of entity unisim.FDRSE [fdrse_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_mtbf_stages=4)\]
Compiling architecture imp of entity axi_timer_v2_0_15.timer_control [\timer_control(c_ard_num_ce_arra...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture fdrs_v of entity unisim.FDRS [fdrs_default]
Compiling architecture imp of entity axi_timer_v2_0_15.tc_core [\tc_core(c_family="artix7",c_ard...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=5,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture imp of entity axi_timer_v2_0_15.axi_timer [\axi_timer(c_family="artix7")(1,...]
Compiling architecture uc_system_axi_timer_0_0_arch of entity xil_defaultlib.uc_system_axi_timer_0_0 [uc_system_axi_timer_0_0_default]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.baudrate [\baudrate(c_ratio=651)\]
Compiling architecture behavioral of entity axi_uartlite_v2_0_17.dynshreg_i_f [\dynshreg_i_f(c_depth=16,c_famil...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_family=...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_rx [\uartlite_rx(c_family="artix7")(...]
Compiling architecture behavioral of entity axi_uartlite_v2_0_17.dynshreg_i_f [\dynshreg_i_f(c_depth=16,c_init_...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_tx [\uartlite_tx(c_family="artix7")(...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_core [\uartlite_core(c_family="artix7"...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=4,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.axi_uartlite [\axi_uartlite(c_family="artix7")...]
Compiling architecture uc_system_axi_uartlite_0_0_arch of entity xil_defaultlib.uc_system_axi_uartlite_0_0 [uc_system_axi_uartlite_0_0_defau...]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.uc_system_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.uc_system_clk_wiz_0_0
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_bit [\mb_sync_bit(c_levels=1)\]
Compiling architecture imp of entity microblaze_v10_0_3.DAXI_interface [\DAXI_interface(c_data_size=32,c...]
Compiling architecture and2b1l_v of entity unisim.AND2B1L [and2b1l_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_AND2B1L [\MB_AND2B1L(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.interrupt_mode_converter [\interrupt_mode_converter(c_inte...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDRE [\MB_FDRE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXCY_XORCY [\MB_MUXCY_XORCY(c_target=artix7)...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXF7 [\MB_MUXF7(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDR [\MB_FDR(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.PC_Module_gti [\PC_Module_gti(c_data_size=32,c_...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fds_v of entity unisim.FDS [fds_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDS [\MB_FDS(c_target=artix7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture imp of entity microblaze_v10_0_3.PreFetch_Buffer_gti [\PreFetch_Buffer_gti(c_data_size...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXCY [\MB_MUXCY(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.carry_and [\carry_and(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.jump_logic [\jump_logic(c_instr_size=32,c_ta...]
Compiling architecture imp of entity microblaze_v10_0_3.carry_or [\carry_or(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.Decode_gti [\Decode_gti(c_data_size=32,c_ins...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000001111111100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture ram32m_v of entity unisim.RAM32M [ram32m_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_RAM32M [\MB_RAM32M(c_target=artix7,c_use...]
Compiling architecture imp of entity microblaze_v10_0_3.Register_File_gti [\Register_File_gti(c_data_size=3...]
Compiling architecture imp of entity microblaze_v10_0_3.Operand_Select_gti [\Operand_Select_gti(c_data_size=...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="011000000111101010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v10_0_3.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100000011110101010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101000001010")(0...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT4 [\MB_LUT4(c_target=artix7,init="1...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MULT_AND [\MB_MULT_AND(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture imp of entity microblaze_v10_0_3.ALU [\ALU(c_data_size=32,c_allow_lut6...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.Shift_Logic_Module_gti [\Shift_Logic_Module_gti(c_data_s...]
Compiling architecture imp of entity microblaze_v10_0_3.mul_unit [\mul_unit(c_data_size=32,c_targe...]
Compiling architecture imp of entity microblaze_v10_0_3.Barrel_Shifter_gti [\Barrel_Shifter_gti(c_data_size=...]
Compiling architecture imp of entity microblaze_v10_0_3.WB_Mux_Bit [\WB_Mux_Bit(c_target=artix7,c_lu...]
Compiling architecture imp of entity microblaze_v10_0_3.WB_Mux [\WB_Mux(c_data_size=32,c_daddr_s...]
Compiling architecture imp of entity microblaze_v10_0_3.Zero_Detect_gti [\Zero_Detect_gti(c_data_size=32,...]
Compiling architecture imp of entity microblaze_v10_0_3.Byte_Doublet_Handle_gti [\Byte_Doublet_Handle_gti(c_data_...]
Compiling architecture imp of entity microblaze_v10_0_3.Data_Flow_Logic [\Data_Flow_Logic(c_data_size=32,...]
Compiling architecture msr_reg of entity microblaze_v10_0_3.msr_reg_gti [\msr_reg_gti(c_data_size=32,c_ta...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111110000000011...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v10_0_3.mux_bus [\mux_bus(c_target=artix7,c_allow...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="100101101001011010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDE [\MB_FDE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.exception_registers_gti [\exception_registers_gti(c_data_...]
Compiling architecture imp of entity microblaze_v10_0_3.Fpu [\Fpu(c_data_size=32,c_target=art...]
Compiling architecture imp of entity microblaze_v10_0_3.PVR [\PVR(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v10_0_3.Data_Flow_gti [\Data_Flow_gti(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v10_0_3.read_data_mux [\read_data_mux(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v10_0_3.instr_mux [\instr_mux(c_instr_size=32,c_tar...]
Compiling architecture imp of entity microblaze_v10_0_3.MMU [\MMU(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze_GTi [\MicroBlaze_GTi(c_num_sync_ff_cl...]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_bit [mb_sync_bit_default]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze_Core [\MicroBlaze_Core(c_freq=10000000...]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze [\MicroBlaze(c_freq=100000000,c_e...]
Compiling architecture uc_system_microblaze_0_0_arch of entity xil_defaultlib.uc_system_microblaze_0_0 [uc_system_microblaze_0_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_mux [\lmb_mux(c_baseaddr="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture uc_system_dlmb_bram_if_cntlr_0_arch of entity xil_defaultlib.uc_system_dlmb_bram_if_cntlr_0 [uc_system_dlmb_bram_if_cntlr_0_d...]
Compiling architecture imp of entity lmb_v10_v3_0_9.lmb_v10 [\lmb_v10(c_lmb_num_slaves=1)\]
Compiling architecture uc_system_dlmb_v10_0_arch of entity xil_defaultlib.uc_system_dlmb_v10_0 [uc_system_dlmb_v10_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_mux [\lmb_mux(c_baseaddr="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture uc_system_ilmb_bram_if_cntlr_0_arch of entity xil_defaultlib.uc_system_ilmb_bram_if_cntlr_0 [uc_system_ilmb_bram_if_cntlr_0_d...]
Compiling architecture uc_system_ilmb_v10_0_arch of entity xil_defaultlib.uc_system_ilmb_v10_0 [uc_system_ilmb_v10_0_default]
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="art...
Compiling module xil_defaultlib.uc_system_lmb_bram_0
Compiling module xil_defaultlib.microblaze_core_local_memory_imp...
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.proc_sys_reset [\proc_sys_reset(c_family="artix7...]
Compiling architecture uc_system_proc_sys_reset_0_0_arch of entity xil_defaultlib.uc_system_proc_sys_reset_0_0 [uc_system_proc_sys_reset_0_0_def...]
Compiling module xil_defaultlib.uc_system
Compiling module xil_defaultlib.uc_system_wrapper
Compiling module xil_defaultlib.sim_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 2582.145 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '20' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:41 . Memory (MB): peak = 2582.145 ; gain = 25.785
Vivado Simulator 2017.2
Time resolution is 1 ps
Block Memory Generator module sim_tb.uc.uc_system_i.microblaze_core_local_memory.lmb_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:01:15 . Memory (MB): peak = 2589.977 ; gain = 55.938
run 20 us
add_bp {D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v} 51
remove_bps -file {D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v} -line 51
add_bp {D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v} 51
relaunch_sim
INFO: [BD 41-1662] The design 'uc_system.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.v
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BRAM_Interconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Output_Compare_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/m00_couplers/auto_pc .
Exporting to file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system.hwh
Generated Block Design Tcl file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system_bd.tcl
Generated Hardware Definition File D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.hwdef
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Simulation'. Expected 'Generated', got 'Stale' for source 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd'
Generating merged BMM file for the design top 'sim_tb'...
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'sim_tb'...
Generating merged BMM file for the design top 'sim_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'sim_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
"xvlog -m64 --relax -prj sim_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/BRAM_Interconnect_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_Interconnect
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Timer_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Output_Compare_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Output_Compare
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_lmb_bram_0/sim/uc_system_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_xbar_1/sim/uc_system_xbar_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_xbar_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_CL8XN8
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1XIA5N0
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_OXA1LX
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_13GJAIL
INFO: [VRFC 10-311] analyzing module microblaze_core_local_memory_imp_1NATDEJ
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1EAWDMW
INFO: [VRFC 10-311] analyzing module uc_system
INFO: [VRFC 10-311] analyzing module uc_system_microblaze_core_axi_periph_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_BRAM_Interconnect_0_0/sim/uc_system_BRAM_Interconnect_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_BRAM_Interconnect_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_0_1/sim/uc_system_Timer_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_1_0/sim/uc_system_Timer_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Output_Compare_0_0/sim/uc_system_Output_Compare_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Output_Compare_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_auto_pc_0/sim/uc_system_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj sim_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_microblaze_0_0/sim/uc_system_microblaze_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_microblaze_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_proc_sys_reset_0_0/sim/uc_system_proc_sys_reset_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_proc_sys_reset_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_timer_0_0/sim/uc_system_axi_timer_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_timer_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_gpio_0_0/sim/uc_system_axi_gpio_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_gpio_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_v10_0/sim/uc_system_dlmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_v10_0/sim/uc_system_ilmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_bram_if_cntlr_0/sim/uc_system_dlmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_bram_if_cntlr_0/sim/uc_system_ilmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_bram_ctrl_0_0/sim/uc_system_axi_bram_ctrl_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_bram_ctrl_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_uartlite_0_0/sim/uc_system_axi_uartlite_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_uartlite_0_0
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:30 . Memory (MB): peak = 2618.172 ; gain = 28.027
INFO: [BD 41-1662] The design 'uc_system.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.v
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BRAM_Interconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Output_Compare_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/m00_couplers/auto_pc .
Exporting to file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system.hwh
Generated Block Design Tcl file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system_bd.tcl
Generated Hardware Definition File D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.hwdef
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Simulation'. Expected 'Generated', got 'Stale' for source 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd'
Generating merged BMM file for the design top 'sim_tb'...
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 206035205e6a4252becb06e547722e01 --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v10_0_3 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_11 -L axi_lite_ipif_v3_0_4 -L lib_pkg_v1_0_2 -L axi_timer_v2_0_15 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_15 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_12 -L blk_mem_gen_v8_3_6 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_13 -L fifo_generator_v13_1_4 -L axi_data_fifo_v2_1_12 -L axi_crossbar_v2_1_14 -L axi_bram_ctrl_v4_0_11 -L lib_srl_fifo_v1_0_2 -L axi_uartlite_v2_0_17 -L axi_protocol_converter_v2_1_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_behav xil_defaultlib.sim_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 12 for port m_axi_arprot [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:2367]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 12 for port m_axi_awprot [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:2371]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package axi_bram_ctrl_v4_0_11.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package axi_timer_v2_0_15.tc_types
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package microblaze_v10_0_3.microblaze_types
Compiling package microblaze_v10_0_3.microblaze_isa
Compiling package microblaze_v10_0_3.mmu_types
Compiling package lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_funcs
Compiling module xil_defaultlib.BRAM_Interconnect(addr1_0=24,add...
Compiling module xil_defaultlib.uc_system_BRAM_Interconnect_0_0
Compiling module xil_defaultlib.Output_Compare
Compiling module xil_defaultlib.uc_system_Output_Compare_0_0
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.uc_system_Timer_0_1
Compiling module xil_defaultlib.Timer(ADDRESS=12)
Compiling module xil_defaultlib.uc_system_Timer_1_0
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.wrap_brst [\wrap_brst(c_axi_addr_width=13,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_0_11.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.wr_chnl [\wr_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.rd_chnl [\rd_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.full_axi [\full_axi(c_s_axi_addr_width=13,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=20...]
Compiling architecture uc_system_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.uc_system_axi_bram_ctrl_0_0 [uc_system_axi_bram_ctrl_0_0_defa...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_single_bit=0,c_vecto...]
Compiling architecture imp of entity axi_gpio_v2_0_15.GPIO_Core [\GPIO_Core(c_aw=9,c_gpio_width=1...]
Compiling architecture imp of entity axi_gpio_v2_0_15.axi_gpio [\axi_gpio(c_family="artix7",c_gp...]
Compiling architecture uc_system_axi_gpio_0_0_arch of entity xil_defaultlib.uc_system_axi_gpio_0_0 [uc_system_axi_gpio_0_0_default]
Compiling module axi_protocol_converter_v2_1_13.axi_protocol_converter_v2_1_13_a...
Compiling module xil_defaultlib.uc_system_auto_pc_0
Compiling module xil_defaultlib.m00_couplers_imp_CL8XN8
Compiling module xil_defaultlib.m01_couplers_imp_1XIA5N0
Compiling module xil_defaultlib.m02_couplers_imp_OXA1LX
Compiling module xil_defaultlib.m03_couplers_imp_13GJAIL
Compiling module xil_defaultlib.s00_couplers_imp_1EAWDMW
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_addr_decode...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_splitter(C_...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_splitter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_register_slice_v2_1_13.axi_register_slice_v2_1_13_axic_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_decerr_slav...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_crossbar_sa...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_axi_crossba...
Compiling module xil_defaultlib.uc_system_xbar_1
Compiling module xil_defaultlib.uc_system_microblaze_core_axi_pe...
Compiling architecture imp of entity axi_timer_v2_0_15.mux_onehot_f [\mux_onehot_f(c_nb=6,c_family="a...]
Compiling architecture imp of entity axi_timer_v2_0_15.counter_f [\counter_f(c_num_bits=32,c_famil...]
Compiling architecture imp of entity axi_timer_v2_0_15.count_module [\count_module(c_family="artix7")...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111001010")(0...]
Compiling architecture fdrse_v of entity unisim.FDRSE [fdrse_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_mtbf_stages=4)\]
Compiling architecture imp of entity axi_timer_v2_0_15.timer_control [\timer_control(c_ard_num_ce_arra...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture fdrs_v of entity unisim.FDRS [fdrs_default]
Compiling architecture imp of entity axi_timer_v2_0_15.tc_core [\tc_core(c_family="artix7",c_ard...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=5,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture imp of entity axi_timer_v2_0_15.axi_timer [\axi_timer(c_family="artix7")(1,...]
Compiling architecture uc_system_axi_timer_0_0_arch of entity xil_defaultlib.uc_system_axi_timer_0_0 [uc_system_axi_timer_0_0_default]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.baudrate [\baudrate(c_ratio=651)\]
Compiling architecture behavioral of entity axi_uartlite_v2_0_17.dynshreg_i_f [\dynshreg_i_f(c_depth=16,c_famil...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_family=...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_rx [\uartlite_rx(c_family="artix7")(...]
Compiling architecture behavioral of entity axi_uartlite_v2_0_17.dynshreg_i_f [\dynshreg_i_f(c_depth=16,c_init_...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_tx [\uartlite_tx(c_family="artix7")(...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_core [\uartlite_core(c_family="artix7"...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=4,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.axi_uartlite [\axi_uartlite(c_family="artix7")...]
Compiling architecture uc_system_axi_uartlite_0_0_arch of entity xil_defaultlib.uc_system_axi_uartlite_0_0 [uc_system_axi_uartlite_0_0_defau...]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.uc_system_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.uc_system_clk_wiz_0_0
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_bit [\mb_sync_bit(c_levels=1)\]
Compiling architecture imp of entity microblaze_v10_0_3.DAXI_interface [\DAXI_interface(c_data_size=32,c...]
Compiling architecture and2b1l_v of entity unisim.AND2B1L [and2b1l_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_AND2B1L [\MB_AND2B1L(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.interrupt_mode_converter [\interrupt_mode_converter(c_inte...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDRE [\MB_FDRE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXCY_XORCY [\MB_MUXCY_XORCY(c_target=artix7)...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXF7 [\MB_MUXF7(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDR [\MB_FDR(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.PC_Module_gti [\PC_Module_gti(c_data_size=32,c_...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fds_v of entity unisim.FDS [fds_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDS [\MB_FDS(c_target=artix7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture imp of entity microblaze_v10_0_3.PreFetch_Buffer_gti [\PreFetch_Buffer_gti(c_data_size...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXCY [\MB_MUXCY(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.carry_and [\carry_and(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.jump_logic [\jump_logic(c_instr_size=32,c_ta...]
Compiling architecture imp of entity microblaze_v10_0_3.carry_or [\carry_or(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.Decode_gti [\Decode_gti(c_data_size=32,c_ins...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000001111111100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture ram32m_v of entity unisim.RAM32M [ram32m_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_RAM32M [\MB_RAM32M(c_target=artix7,c_use...]
Compiling architecture imp of entity microblaze_v10_0_3.Register_File_gti [\Register_File_gti(c_data_size=3...]
Compiling architecture imp of entity microblaze_v10_0_3.Operand_Select_gti [\Operand_Select_gti(c_data_size=...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="011000000111101010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v10_0_3.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100000011110101010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101000001010")(0...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT4 [\MB_LUT4(c_target=artix7,init="1...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MULT_AND [\MB_MULT_AND(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture imp of entity microblaze_v10_0_3.ALU [\ALU(c_data_size=32,c_allow_lut6...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.Shift_Logic_Module_gti [\Shift_Logic_Module_gti(c_data_s...]
Compiling architecture imp of entity microblaze_v10_0_3.mul_unit [\mul_unit(c_data_size=32,c_targe...]
Compiling architecture imp of entity microblaze_v10_0_3.Barrel_Shifter_gti [\Barrel_Shifter_gti(c_data_size=...]
Compiling architecture imp of entity microblaze_v10_0_3.WB_Mux_Bit [\WB_Mux_Bit(c_target=artix7,c_lu...]
Compiling architecture imp of entity microblaze_v10_0_3.WB_Mux [\WB_Mux(c_data_size=32,c_daddr_s...]
Compiling architecture imp of entity microblaze_v10_0_3.Zero_Detect_gti [\Zero_Detect_gti(c_data_size=32,...]
Compiling architecture imp of entity microblaze_v10_0_3.Byte_Doublet_Handle_gti [\Byte_Doublet_Handle_gti(c_data_...]
Compiling architecture imp of entity microblaze_v10_0_3.Data_Flow_Logic [\Data_Flow_Logic(c_data_size=32,...]
Compiling architecture msr_reg of entity microblaze_v10_0_3.msr_reg_gti [\msr_reg_gti(c_data_size=32,c_ta...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111110000000011...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v10_0_3.mux_bus [\mux_bus(c_target=artix7,c_allow...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="100101101001011010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDE [\MB_FDE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.exception_registers_gti [\exception_registers_gti(c_data_...]
Compiling architecture imp of entity microblaze_v10_0_3.Fpu [\Fpu(c_data_size=32,c_target=art...]
Compiling architecture imp of entity microblaze_v10_0_3.PVR [\PVR(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v10_0_3.Data_Flow_gti [\Data_Flow_gti(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v10_0_3.read_data_mux [\read_data_mux(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v10_0_3.instr_mux [\instr_mux(c_instr_size=32,c_tar...]
Compiling architecture imp of entity microblaze_v10_0_3.MMU [\MMU(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze_GTi [\MicroBlaze_GTi(c_num_sync_ff_cl...]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_bit [mb_sync_bit_default]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze_Core [\MicroBlaze_Core(c_freq=10000000...]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze [\MicroBlaze(c_freq=100000000,c_e...]
Compiling architecture uc_system_microblaze_0_0_arch of entity xil_defaultlib.uc_system_microblaze_0_0 [uc_system_microblaze_0_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_mux [\lmb_mux(c_baseaddr="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture uc_system_dlmb_bram_if_cntlr_0_arch of entity xil_defaultlib.uc_system_dlmb_bram_if_cntlr_0 [uc_system_dlmb_bram_if_cntlr_0_d...]
Compiling architecture imp of entity lmb_v10_v3_0_9.lmb_v10 [\lmb_v10(c_lmb_num_slaves=1)\]
Compiling architecture uc_system_dlmb_v10_0_arch of entity xil_defaultlib.uc_system_dlmb_v10_0 [uc_system_dlmb_v10_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_mux [\lmb_mux(c_baseaddr="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture uc_system_ilmb_bram_if_cntlr_0_arch of entity xil_defaultlib.uc_system_ilmb_bram_if_cntlr_0 [uc_system_ilmb_bram_if_cntlr_0_d...]
Compiling architecture uc_system_ilmb_v10_0_arch of entity xil_defaultlib.uc_system_ilmb_v10_0 [uc_system_ilmb_v10_0_default]
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="art...
Compiling module xil_defaultlib.uc_system_lmb_bram_0
Compiling module xil_defaultlib.microblaze_core_local_memory_imp...
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.proc_sys_reset [\proc_sys_reset(c_family="artix7...]
Compiling architecture uc_system_proc_sys_reset_0_0_arch of entity xil_defaultlib.uc_system_proc_sys_reset_0_0 [uc_system_proc_sys_reset_0_0_def...]
Compiling module xil_defaultlib.uc_system
Compiling module xil_defaultlib.uc_system_wrapper
Compiling module xil_defaultlib.sim_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 2645.191 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '21' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:42 . Memory (MB): peak = 2645.191 ; gain = 27.020
Vivado Simulator 2017.2
Time resolution is 1 ps
Block Memory Generator module sim_tb.uc.uc_system_i.microblaze_core_local_memory.lmb_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:01:14 . Memory (MB): peak = 2654.313 ; gain = 64.168
run 20 us
Stopped at time : 6100 ns : File "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v" Line 51
remove_bps -file {D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v} -line 51
step
Stopped at time : 6100 ns : File "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v" Line 52
step
Stopped at time : 6100 ns : File "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v" Line 60
step
Stopped at time : 6100 ns : File "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v" Line 60
step
Stopped at time : 6100 ns : File "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v" Line 1239
relaunch_sim
INFO: [BD 41-1662] The design 'uc_system.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.v
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BRAM_Interconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Output_Compare_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/m00_couplers/auto_pc .
Exporting to file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system.hwh
Generated Block Design Tcl file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system_bd.tcl
Generated Hardware Definition File D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.hwdef
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Simulation'. Expected 'Generated', got 'Stale' for source 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd'
Generating merged BMM file for the design top 'sim_tb'...
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'sim_tb'...
Generating merged BMM file for the design top 'sim_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'sim_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
"xvlog -m64 --relax -prj sim_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/BRAM_Interconnect_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_Interconnect
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Timer_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Output_Compare_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Output_Compare
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_lmb_bram_0/sim/uc_system_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_xbar_1/sim/uc_system_xbar_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_xbar_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_CL8XN8
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1XIA5N0
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_OXA1LX
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_13GJAIL
INFO: [VRFC 10-311] analyzing module microblaze_core_local_memory_imp_1NATDEJ
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1EAWDMW
INFO: [VRFC 10-311] analyzing module uc_system
INFO: [VRFC 10-311] analyzing module uc_system_microblaze_core_axi_periph_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_BRAM_Interconnect_0_0/sim/uc_system_BRAM_Interconnect_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_BRAM_Interconnect_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_0_1/sim/uc_system_Timer_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_1_0/sim/uc_system_Timer_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Output_Compare_0_0/sim/uc_system_Output_Compare_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Output_Compare_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_auto_pc_0/sim/uc_system_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj sim_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_microblaze_0_0/sim/uc_system_microblaze_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_microblaze_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_proc_sys_reset_0_0/sim/uc_system_proc_sys_reset_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_proc_sys_reset_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_timer_0_0/sim/uc_system_axi_timer_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_timer_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_gpio_0_0/sim/uc_system_axi_gpio_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_gpio_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_v10_0/sim/uc_system_dlmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_v10_0/sim/uc_system_ilmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_bram_if_cntlr_0/sim/uc_system_dlmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_bram_if_cntlr_0/sim/uc_system_ilmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_bram_ctrl_0_0/sim/uc_system_axi_bram_ctrl_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_bram_ctrl_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_uartlite_0_0/sim/uc_system_axi_uartlite_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_uartlite_0_0
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:25 . Memory (MB): peak = 2680.805 ; gain = 26.469
INFO: [BD 41-1662] The design 'uc_system.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.v
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BRAM_Interconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Output_Compare_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/m00_couplers/auto_pc .
Exporting to file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system.hwh
Generated Block Design Tcl file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system_bd.tcl
Generated Hardware Definition File D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.hwdef
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Simulation'. Expected 'Generated', got 'Stale' for source 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd'
Generating merged BMM file for the design top 'sim_tb'...
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 206035205e6a4252becb06e547722e01 --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v10_0_3 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_11 -L axi_lite_ipif_v3_0_4 -L lib_pkg_v1_0_2 -L axi_timer_v2_0_15 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_15 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_12 -L blk_mem_gen_v8_3_6 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_13 -L fifo_generator_v13_1_4 -L axi_data_fifo_v2_1_12 -L axi_crossbar_v2_1_14 -L axi_bram_ctrl_v4_0_11 -L lib_srl_fifo_v1_0_2 -L axi_uartlite_v2_0_17 -L axi_protocol_converter_v2_1_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_behav xil_defaultlib.sim_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 12 for port m_axi_arprot [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:2367]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 12 for port m_axi_awprot [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:2371]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package axi_bram_ctrl_v4_0_11.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package axi_timer_v2_0_15.tc_types
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package microblaze_v10_0_3.microblaze_types
Compiling package microblaze_v10_0_3.microblaze_isa
Compiling package microblaze_v10_0_3.mmu_types
Compiling package lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_funcs
Compiling module xil_defaultlib.BRAM_Interconnect(addr1_0=24,add...
Compiling module xil_defaultlib.uc_system_BRAM_Interconnect_0_0
Compiling module xil_defaultlib.Output_Compare
Compiling module xil_defaultlib.uc_system_Output_Compare_0_0
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.uc_system_Timer_0_1
Compiling module xil_defaultlib.Timer(ADDRESS=12)
Compiling module xil_defaultlib.uc_system_Timer_1_0
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.wrap_brst [\wrap_brst(c_axi_addr_width=13,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_0_11.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.wr_chnl [\wr_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.rd_chnl [\rd_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.full_axi [\full_axi(c_s_axi_addr_width=13,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=20...]
Compiling architecture uc_system_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.uc_system_axi_bram_ctrl_0_0 [uc_system_axi_bram_ctrl_0_0_defa...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_single_bit=0,c_vecto...]
Compiling architecture imp of entity axi_gpio_v2_0_15.GPIO_Core [\GPIO_Core(c_aw=9,c_gpio_width=1...]
Compiling architecture imp of entity axi_gpio_v2_0_15.axi_gpio [\axi_gpio(c_family="artix7",c_gp...]
Compiling architecture uc_system_axi_gpio_0_0_arch of entity xil_defaultlib.uc_system_axi_gpio_0_0 [uc_system_axi_gpio_0_0_default]
Compiling module axi_protocol_converter_v2_1_13.axi_protocol_converter_v2_1_13_a...
Compiling module xil_defaultlib.uc_system_auto_pc_0
Compiling module xil_defaultlib.m00_couplers_imp_CL8XN8
Compiling module xil_defaultlib.m01_couplers_imp_1XIA5N0
Compiling module xil_defaultlib.m02_couplers_imp_OXA1LX
Compiling module xil_defaultlib.m03_couplers_imp_13GJAIL
Compiling module xil_defaultlib.s00_couplers_imp_1EAWDMW
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_addr_decode...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_splitter(C_...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_splitter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_register_slice_v2_1_13.axi_register_slice_v2_1_13_axic_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_decerr_slav...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_crossbar_sa...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_axi_crossba...
Compiling module xil_defaultlib.uc_system_xbar_1
Compiling module xil_defaultlib.uc_system_microblaze_core_axi_pe...
Compiling architecture imp of entity axi_timer_v2_0_15.mux_onehot_f [\mux_onehot_f(c_nb=6,c_family="a...]
Compiling architecture imp of entity axi_timer_v2_0_15.counter_f [\counter_f(c_num_bits=32,c_famil...]
Compiling architecture imp of entity axi_timer_v2_0_15.count_module [\count_module(c_family="artix7")...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111001010")(0...]
Compiling architecture fdrse_v of entity unisim.FDRSE [fdrse_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_mtbf_stages=4)\]
Compiling architecture imp of entity axi_timer_v2_0_15.timer_control [\timer_control(c_ard_num_ce_arra...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture fdrs_v of entity unisim.FDRS [fdrs_default]
Compiling architecture imp of entity axi_timer_v2_0_15.tc_core [\tc_core(c_family="artix7",c_ard...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=5,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture imp of entity axi_timer_v2_0_15.axi_timer [\axi_timer(c_family="artix7")(1,...]
Compiling architecture uc_system_axi_timer_0_0_arch of entity xil_defaultlib.uc_system_axi_timer_0_0 [uc_system_axi_timer_0_0_default]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.baudrate [\baudrate(c_ratio=651)\]
Compiling architecture behavioral of entity axi_uartlite_v2_0_17.dynshreg_i_f [\dynshreg_i_f(c_depth=16,c_famil...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_family=...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_rx [\uartlite_rx(c_family="artix7")(...]
Compiling architecture behavioral of entity axi_uartlite_v2_0_17.dynshreg_i_f [\dynshreg_i_f(c_depth=16,c_init_...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_tx [\uartlite_tx(c_family="artix7")(...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_core [\uartlite_core(c_family="artix7"...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=4,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.axi_uartlite [\axi_uartlite(c_family="artix7")...]
Compiling architecture uc_system_axi_uartlite_0_0_arch of entity xil_defaultlib.uc_system_axi_uartlite_0_0 [uc_system_axi_uartlite_0_0_defau...]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.uc_system_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.uc_system_clk_wiz_0_0
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_bit [\mb_sync_bit(c_levels=1)\]
Compiling architecture imp of entity microblaze_v10_0_3.DAXI_interface [\DAXI_interface(c_data_size=32,c...]
Compiling architecture and2b1l_v of entity unisim.AND2B1L [and2b1l_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_AND2B1L [\MB_AND2B1L(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.interrupt_mode_converter [\interrupt_mode_converter(c_inte...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDRE [\MB_FDRE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXCY_XORCY [\MB_MUXCY_XORCY(c_target=artix7)...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXF7 [\MB_MUXF7(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDR [\MB_FDR(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.PC_Module_gti [\PC_Module_gti(c_data_size=32,c_...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fds_v of entity unisim.FDS [fds_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDS [\MB_FDS(c_target=artix7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture imp of entity microblaze_v10_0_3.PreFetch_Buffer_gti [\PreFetch_Buffer_gti(c_data_size...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXCY [\MB_MUXCY(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.carry_and [\carry_and(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.jump_logic [\jump_logic(c_instr_size=32,c_ta...]
Compiling architecture imp of entity microblaze_v10_0_3.carry_or [\carry_or(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.Decode_gti [\Decode_gti(c_data_size=32,c_ins...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000001111111100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture ram32m_v of entity unisim.RAM32M [ram32m_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_RAM32M [\MB_RAM32M(c_target=artix7,c_use...]
Compiling architecture imp of entity microblaze_v10_0_3.Register_File_gti [\Register_File_gti(c_data_size=3...]
Compiling architecture imp of entity microblaze_v10_0_3.Operand_Select_gti [\Operand_Select_gti(c_data_size=...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="011000000111101010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v10_0_3.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100000011110101010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101000001010")(0...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT4 [\MB_LUT4(c_target=artix7,init="1...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MULT_AND [\MB_MULT_AND(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture imp of entity microblaze_v10_0_3.ALU [\ALU(c_data_size=32,c_allow_lut6...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.Shift_Logic_Module_gti [\Shift_Logic_Module_gti(c_data_s...]
Compiling architecture imp of entity microblaze_v10_0_3.mul_unit [\mul_unit(c_data_size=32,c_targe...]
Compiling architecture imp of entity microblaze_v10_0_3.Barrel_Shifter_gti [\Barrel_Shifter_gti(c_data_size=...]
Compiling architecture imp of entity microblaze_v10_0_3.WB_Mux_Bit [\WB_Mux_Bit(c_target=artix7,c_lu...]
Compiling architecture imp of entity microblaze_v10_0_3.WB_Mux [\WB_Mux(c_data_size=32,c_daddr_s...]
Compiling architecture imp of entity microblaze_v10_0_3.Zero_Detect_gti [\Zero_Detect_gti(c_data_size=32,...]
Compiling architecture imp of entity microblaze_v10_0_3.Byte_Doublet_Handle_gti [\Byte_Doublet_Handle_gti(c_data_...]
Compiling architecture imp of entity microblaze_v10_0_3.Data_Flow_Logic [\Data_Flow_Logic(c_data_size=32,...]
Compiling architecture msr_reg of entity microblaze_v10_0_3.msr_reg_gti [\msr_reg_gti(c_data_size=32,c_ta...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111110000000011...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v10_0_3.mux_bus [\mux_bus(c_target=artix7,c_allow...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="100101101001011010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDE [\MB_FDE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.exception_registers_gti [\exception_registers_gti(c_data_...]
Compiling architecture imp of entity microblaze_v10_0_3.Fpu [\Fpu(c_data_size=32,c_target=art...]
Compiling architecture imp of entity microblaze_v10_0_3.PVR [\PVR(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v10_0_3.Data_Flow_gti [\Data_Flow_gti(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v10_0_3.read_data_mux [\read_data_mux(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v10_0_3.instr_mux [\instr_mux(c_instr_size=32,c_tar...]
Compiling architecture imp of entity microblaze_v10_0_3.MMU [\MMU(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze_GTi [\MicroBlaze_GTi(c_num_sync_ff_cl...]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_bit [mb_sync_bit_default]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze_Core [\MicroBlaze_Core(c_freq=10000000...]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze [\MicroBlaze(c_freq=100000000,c_e...]
Compiling architecture uc_system_microblaze_0_0_arch of entity xil_defaultlib.uc_system_microblaze_0_0 [uc_system_microblaze_0_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_mux [\lmb_mux(c_baseaddr="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture uc_system_dlmb_bram_if_cntlr_0_arch of entity xil_defaultlib.uc_system_dlmb_bram_if_cntlr_0 [uc_system_dlmb_bram_if_cntlr_0_d...]
Compiling architecture imp of entity lmb_v10_v3_0_9.lmb_v10 [\lmb_v10(c_lmb_num_slaves=1)\]
Compiling architecture uc_system_dlmb_v10_0_arch of entity xil_defaultlib.uc_system_dlmb_v10_0 [uc_system_dlmb_v10_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_mux [\lmb_mux(c_baseaddr="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture uc_system_ilmb_bram_if_cntlr_0_arch of entity xil_defaultlib.uc_system_ilmb_bram_if_cntlr_0 [uc_system_ilmb_bram_if_cntlr_0_d...]
Compiling architecture uc_system_ilmb_v10_0_arch of entity xil_defaultlib.uc_system_ilmb_v10_0 [uc_system_ilmb_v10_0_default]
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="art...
Compiling module xil_defaultlib.uc_system_lmb_bram_0
Compiling module xil_defaultlib.microblaze_core_local_memory_imp...
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.proc_sys_reset [\proc_sys_reset(c_family="artix7...]
Compiling architecture uc_system_proc_sys_reset_0_0_arch of entity xil_defaultlib.uc_system_proc_sys_reset_0_0 [uc_system_proc_sys_reset_0_0_def...]
Compiling module xil_defaultlib.uc_system
Compiling module xil_defaultlib.uc_system_wrapper
Compiling module xil_defaultlib.sim_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 2705.859 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '20' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:42 . Memory (MB): peak = 2705.859 ; gain = 25.055
Vivado Simulator 2017.2
Time resolution is 1 ps
Block Memory Generator module sim_tb.uc.uc_system_i.microblaze_core_local_memory.lmb_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:01:09 . Memory (MB): peak = 2713.691 ; gain = 59.355
run 20 us
relaunch_sim
INFO: [BD 41-1662] The design 'uc_system.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.v
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BRAM_Interconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Output_Compare_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/m00_couplers/auto_pc .
Exporting to file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system.hwh
Generated Block Design Tcl file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system_bd.tcl
Generated Hardware Definition File D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.hwdef
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Simulation'. Expected 'Generated', got 'Stale' for source 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd'
Generating merged BMM file for the design top 'sim_tb'...
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'sim_tb'...
Generating merged BMM file for the design top 'sim_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'sim_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
"xvlog -m64 --relax -prj sim_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/BRAM_Interconnect_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_Interconnect
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Timer_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Output_Compare_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Output_Compare
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_lmb_bram_0/sim/uc_system_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_xbar_1/sim/uc_system_xbar_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_xbar_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_CL8XN8
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1XIA5N0
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_OXA1LX
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_13GJAIL
INFO: [VRFC 10-311] analyzing module microblaze_core_local_memory_imp_1NATDEJ
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1EAWDMW
INFO: [VRFC 10-311] analyzing module uc_system
INFO: [VRFC 10-311] analyzing module uc_system_microblaze_core_axi_periph_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_BRAM_Interconnect_0_0/sim/uc_system_BRAM_Interconnect_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_BRAM_Interconnect_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_0_1/sim/uc_system_Timer_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_1_0/sim/uc_system_Timer_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Output_Compare_0_0/sim/uc_system_Output_Compare_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Output_Compare_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_auto_pc_0/sim/uc_system_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj sim_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_microblaze_0_0/sim/uc_system_microblaze_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_microblaze_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_proc_sys_reset_0_0/sim/uc_system_proc_sys_reset_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_proc_sys_reset_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_timer_0_0/sim/uc_system_axi_timer_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_timer_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_gpio_0_0/sim/uc_system_axi_gpio_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_gpio_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_v10_0/sim/uc_system_dlmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_v10_0/sim/uc_system_ilmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_bram_if_cntlr_0/sim/uc_system_dlmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_bram_if_cntlr_0/sim/uc_system_ilmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_bram_ctrl_0_0/sim/uc_system_axi_bram_ctrl_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_bram_ctrl_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_uartlite_0_0/sim/uc_system_axi_uartlite_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_uartlite_0_0
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:34 . Memory (MB): peak = 2741.586 ; gain = 27.867
INFO: [BD 41-1662] The design 'uc_system.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.v
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BRAM_Interconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Output_Compare_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/m00_couplers/auto_pc .
Exporting to file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system.hwh
Generated Block Design Tcl file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system_bd.tcl
Generated Hardware Definition File D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.hwdef
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Simulation'. Expected 'Generated', got 'Stale' for source 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd'
Generating merged BMM file for the design top 'sim_tb'...
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 206035205e6a4252becb06e547722e01 --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v10_0_3 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_11 -L axi_lite_ipif_v3_0_4 -L lib_pkg_v1_0_2 -L axi_timer_v2_0_15 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_15 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_12 -L blk_mem_gen_v8_3_6 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_13 -L fifo_generator_v13_1_4 -L axi_data_fifo_v2_1_12 -L axi_crossbar_v2_1_14 -L axi_bram_ctrl_v4_0_11 -L lib_srl_fifo_v1_0_2 -L axi_uartlite_v2_0_17 -L axi_protocol_converter_v2_1_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_behav xil_defaultlib.sim_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 12 for port m_axi_arprot [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:2367]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 12 for port m_axi_awprot [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:2371]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package axi_bram_ctrl_v4_0_11.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package axi_timer_v2_0_15.tc_types
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package microblaze_v10_0_3.microblaze_types
Compiling package microblaze_v10_0_3.microblaze_isa
Compiling package microblaze_v10_0_3.mmu_types
Compiling package lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_funcs
Compiling module xil_defaultlib.BRAM_Interconnect(addr1_0=24,add...
Compiling module xil_defaultlib.uc_system_BRAM_Interconnect_0_0
Compiling module xil_defaultlib.Output_Compare
Compiling module xil_defaultlib.uc_system_Output_Compare_0_0
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.uc_system_Timer_0_1
Compiling module xil_defaultlib.Timer(ADDRESS=12)
Compiling module xil_defaultlib.uc_system_Timer_1_0
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.wrap_brst [\wrap_brst(c_axi_addr_width=13,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_0_11.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.wr_chnl [\wr_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.rd_chnl [\rd_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.full_axi [\full_axi(c_s_axi_addr_width=13,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=20...]
Compiling architecture uc_system_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.uc_system_axi_bram_ctrl_0_0 [uc_system_axi_bram_ctrl_0_0_defa...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_single_bit=0,c_vecto...]
Compiling architecture imp of entity axi_gpio_v2_0_15.GPIO_Core [\GPIO_Core(c_aw=9,c_gpio_width=1...]
Compiling architecture imp of entity axi_gpio_v2_0_15.axi_gpio [\axi_gpio(c_family="artix7",c_gp...]
Compiling architecture uc_system_axi_gpio_0_0_arch of entity xil_defaultlib.uc_system_axi_gpio_0_0 [uc_system_axi_gpio_0_0_default]
Compiling module axi_protocol_converter_v2_1_13.axi_protocol_converter_v2_1_13_a...
Compiling module xil_defaultlib.uc_system_auto_pc_0
Compiling module xil_defaultlib.m00_couplers_imp_CL8XN8
Compiling module xil_defaultlib.m01_couplers_imp_1XIA5N0
Compiling module xil_defaultlib.m02_couplers_imp_OXA1LX
Compiling module xil_defaultlib.m03_couplers_imp_13GJAIL
Compiling module xil_defaultlib.s00_couplers_imp_1EAWDMW
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_addr_decode...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_splitter(C_...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_splitter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_register_slice_v2_1_13.axi_register_slice_v2_1_13_axic_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_decerr_slav...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_crossbar_sa...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_axi_crossba...
Compiling module xil_defaultlib.uc_system_xbar_1
Compiling module xil_defaultlib.uc_system_microblaze_core_axi_pe...
Compiling architecture imp of entity axi_timer_v2_0_15.mux_onehot_f [\mux_onehot_f(c_nb=6,c_family="a...]
Compiling architecture imp of entity axi_timer_v2_0_15.counter_f [\counter_f(c_num_bits=32,c_famil...]
Compiling architecture imp of entity axi_timer_v2_0_15.count_module [\count_module(c_family="artix7")...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111001010")(0...]
Compiling architecture fdrse_v of entity unisim.FDRSE [fdrse_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_mtbf_stages=4)\]
Compiling architecture imp of entity axi_timer_v2_0_15.timer_control [\timer_control(c_ard_num_ce_arra...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture fdrs_v of entity unisim.FDRS [fdrs_default]
Compiling architecture imp of entity axi_timer_v2_0_15.tc_core [\tc_core(c_family="artix7",c_ard...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=5,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture imp of entity axi_timer_v2_0_15.axi_timer [\axi_timer(c_family="artix7")(1,...]
Compiling architecture uc_system_axi_timer_0_0_arch of entity xil_defaultlib.uc_system_axi_timer_0_0 [uc_system_axi_timer_0_0_default]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.baudrate [\baudrate(c_ratio=651)\]
Compiling architecture behavioral of entity axi_uartlite_v2_0_17.dynshreg_i_f [\dynshreg_i_f(c_depth=16,c_famil...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_family=...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_rx [\uartlite_rx(c_family="artix7")(...]
Compiling architecture behavioral of entity axi_uartlite_v2_0_17.dynshreg_i_f [\dynshreg_i_f(c_depth=16,c_init_...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_tx [\uartlite_tx(c_family="artix7")(...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_core [\uartlite_core(c_family="artix7"...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=4,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.axi_uartlite [\axi_uartlite(c_family="artix7")...]
Compiling architecture uc_system_axi_uartlite_0_0_arch of entity xil_defaultlib.uc_system_axi_uartlite_0_0 [uc_system_axi_uartlite_0_0_defau...]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.uc_system_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.uc_system_clk_wiz_0_0
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_bit [\mb_sync_bit(c_levels=1)\]
Compiling architecture imp of entity microblaze_v10_0_3.DAXI_interface [\DAXI_interface(c_data_size=32,c...]
Compiling architecture and2b1l_v of entity unisim.AND2B1L [and2b1l_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_AND2B1L [\MB_AND2B1L(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.interrupt_mode_converter [\interrupt_mode_converter(c_inte...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDRE [\MB_FDRE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXCY_XORCY [\MB_MUXCY_XORCY(c_target=artix7)...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXF7 [\MB_MUXF7(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDR [\MB_FDR(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.PC_Module_gti [\PC_Module_gti(c_data_size=32,c_...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fds_v of entity unisim.FDS [fds_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDS [\MB_FDS(c_target=artix7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture imp of entity microblaze_v10_0_3.PreFetch_Buffer_gti [\PreFetch_Buffer_gti(c_data_size...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXCY [\MB_MUXCY(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.carry_and [\carry_and(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.jump_logic [\jump_logic(c_instr_size=32,c_ta...]
Compiling architecture imp of entity microblaze_v10_0_3.carry_or [\carry_or(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.Decode_gti [\Decode_gti(c_data_size=32,c_ins...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000001111111100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture ram32m_v of entity unisim.RAM32M [ram32m_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_RAM32M [\MB_RAM32M(c_target=artix7,c_use...]
Compiling architecture imp of entity microblaze_v10_0_3.Register_File_gti [\Register_File_gti(c_data_size=3...]
Compiling architecture imp of entity microblaze_v10_0_3.Operand_Select_gti [\Operand_Select_gti(c_data_size=...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="011000000111101010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v10_0_3.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100000011110101010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101000001010")(0...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT4 [\MB_LUT4(c_target=artix7,init="1...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MULT_AND [\MB_MULT_AND(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture imp of entity microblaze_v10_0_3.ALU [\ALU(c_data_size=32,c_allow_lut6...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.Shift_Logic_Module_gti [\Shift_Logic_Module_gti(c_data_s...]
Compiling architecture imp of entity microblaze_v10_0_3.mul_unit [\mul_unit(c_data_size=32,c_targe...]
Compiling architecture imp of entity microblaze_v10_0_3.Barrel_Shifter_gti [\Barrel_Shifter_gti(c_data_size=...]
Compiling architecture imp of entity microblaze_v10_0_3.WB_Mux_Bit [\WB_Mux_Bit(c_target=artix7,c_lu...]
Compiling architecture imp of entity microblaze_v10_0_3.WB_Mux [\WB_Mux(c_data_size=32,c_daddr_s...]
Compiling architecture imp of entity microblaze_v10_0_3.Zero_Detect_gti [\Zero_Detect_gti(c_data_size=32,...]
Compiling architecture imp of entity microblaze_v10_0_3.Byte_Doublet_Handle_gti [\Byte_Doublet_Handle_gti(c_data_...]
Compiling architecture imp of entity microblaze_v10_0_3.Data_Flow_Logic [\Data_Flow_Logic(c_data_size=32,...]
Compiling architecture msr_reg of entity microblaze_v10_0_3.msr_reg_gti [\msr_reg_gti(c_data_size=32,c_ta...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111110000000011...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v10_0_3.mux_bus [\mux_bus(c_target=artix7,c_allow...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="100101101001011010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDE [\MB_FDE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.exception_registers_gti [\exception_registers_gti(c_data_...]
Compiling architecture imp of entity microblaze_v10_0_3.Fpu [\Fpu(c_data_size=32,c_target=art...]
Compiling architecture imp of entity microblaze_v10_0_3.PVR [\PVR(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v10_0_3.Data_Flow_gti [\Data_Flow_gti(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v10_0_3.read_data_mux [\read_data_mux(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v10_0_3.instr_mux [\instr_mux(c_instr_size=32,c_tar...]
Compiling architecture imp of entity microblaze_v10_0_3.MMU [\MMU(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze_GTi [\MicroBlaze_GTi(c_num_sync_ff_cl...]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_bit [mb_sync_bit_default]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze_Core [\MicroBlaze_Core(c_freq=10000000...]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze [\MicroBlaze(c_freq=100000000,c_e...]
Compiling architecture uc_system_microblaze_0_0_arch of entity xil_defaultlib.uc_system_microblaze_0_0 [uc_system_microblaze_0_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_mux [\lmb_mux(c_baseaddr="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture uc_system_dlmb_bram_if_cntlr_0_arch of entity xil_defaultlib.uc_system_dlmb_bram_if_cntlr_0 [uc_system_dlmb_bram_if_cntlr_0_d...]
Compiling architecture imp of entity lmb_v10_v3_0_9.lmb_v10 [\lmb_v10(c_lmb_num_slaves=1)\]
Compiling architecture uc_system_dlmb_v10_0_arch of entity xil_defaultlib.uc_system_dlmb_v10_0 [uc_system_dlmb_v10_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_mux [\lmb_mux(c_baseaddr="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture uc_system_ilmb_bram_if_cntlr_0_arch of entity xil_defaultlib.uc_system_ilmb_bram_if_cntlr_0 [uc_system_ilmb_bram_if_cntlr_0_d...]
Compiling architecture uc_system_ilmb_v10_0_arch of entity xil_defaultlib.uc_system_ilmb_v10_0 [uc_system_ilmb_v10_0_default]
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="art...
Compiling module xil_defaultlib.uc_system_lmb_bram_0
Compiling module xil_defaultlib.microblaze_core_local_memory_imp...
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.proc_sys_reset [\proc_sys_reset(c_family="artix7...]
Compiling architecture uc_system_proc_sys_reset_0_0_arch of entity xil_defaultlib.uc_system_proc_sys_reset_0_0 [uc_system_proc_sys_reset_0_0_def...]
Compiling module xil_defaultlib.uc_system
Compiling module xil_defaultlib.uc_system_wrapper
Compiling module xil_defaultlib.sim_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 2767.797 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '20' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:42 . Memory (MB): peak = 2767.797 ; gain = 26.211
Vivado Simulator 2017.2
Time resolution is 1 ps
Block Memory Generator module sim_tb.uc.uc_system_i.microblaze_core_local_memory.lmb_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:01:18 . Memory (MB): peak = 2775.699 ; gain = 61.980
run 20 us
open_bd_design {D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd}
relaunch_sim
INFO: [BD 41-1662] The design 'uc_system.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.v
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BRAM_Interconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Output_Compare_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/m00_couplers/auto_pc .
Exporting to file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system.hwh
Generated Block Design Tcl file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system_bd.tcl
Generated Hardware Definition File D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.hwdef
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Simulation'. Expected 'Generated', got 'Stale' for source 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd'
Generating merged BMM file for the design top 'sim_tb'...
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'sim_tb'...
Generating merged BMM file for the design top 'sim_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'sim_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
"xvlog -m64 --relax -prj sim_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/BRAM_Interconnect_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_Interconnect
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Timer_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Output_Compare_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Output_Compare
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_lmb_bram_0/sim/uc_system_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_xbar_1/sim/uc_system_xbar_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_xbar_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_CL8XN8
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1XIA5N0
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_OXA1LX
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_13GJAIL
INFO: [VRFC 10-311] analyzing module microblaze_core_local_memory_imp_1NATDEJ
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1EAWDMW
INFO: [VRFC 10-311] analyzing module uc_system
INFO: [VRFC 10-311] analyzing module uc_system_microblaze_core_axi_periph_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_BRAM_Interconnect_0_0/sim/uc_system_BRAM_Interconnect_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_BRAM_Interconnect_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_0_1/sim/uc_system_Timer_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_1_0/sim/uc_system_Timer_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Output_Compare_0_0/sim/uc_system_Output_Compare_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Output_Compare_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_auto_pc_0/sim/uc_system_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_tb
ERROR: [VRFC 10-1280] procedural assignment to a non-register uart_rtl_txd is not permitted, left-hand side should be reg/integer/time/genvar [D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v:51]
ERROR: [VRFC 10-1280] procedural assignment to a non-register uart_rtl_txd is not permitted, left-hand side should be reg/integer/time/genvar [D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v:51]
ERROR: [VRFC 10-1280] procedural assignment to a non-register uart_rtl_txd is not permitted, left-hand side should be reg/integer/time/genvar [D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v:53]
ERROR: [VRFC 10-1280] procedural assignment to a non-register uart_rtl_txd is not permitted, left-hand side should be reg/integer/time/genvar [D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v:53]
ERROR: [VRFC 10-1040] module sim_tb ignored due to previous errors [D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v:22]
"xvhdl -m64 --relax -prj sim_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_microblaze_0_0/sim/uc_system_microblaze_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_microblaze_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_proc_sys_reset_0_0/sim/uc_system_proc_sys_reset_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_proc_sys_reset_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_timer_0_0/sim/uc_system_axi_timer_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_timer_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_gpio_0_0/sim/uc_system_axi_gpio_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_gpio_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_v10_0/sim/uc_system_dlmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_v10_0/sim/uc_system_ilmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_bram_if_cntlr_0/sim/uc_system_dlmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_bram_if_cntlr_0/sim/uc_system_ilmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_bram_ctrl_0_0/sim/uc_system_axi_bram_ctrl_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_bram_ctrl_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_uartlite_0_0/sim/uc_system_axi_uartlite_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_uartlite_0_0
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 2803.496 ; gain = 26.172
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

open_bd_design {D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd}
set_property location {2166 -92} [get_bd_intf_ports uart_rtl]
create_bd_port -dir I uart_rx
delete_bd_objs [get_bd_intf_nets axi_uartlite_0_UART]
connect_bd_net [get_bd_ports uart_rx] [get_bd_pins axi_uartlite_0/rx]
WARNING: [BD 41-1306] The connection to interface pin /axi_uartlite_0/rx is being overridden by the user. This pin will not be connected as a part of interface connection UART
close_sim
INFO: [Simtcl 6-16] Simulation closed
generate_target Simulation [get_files D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd]
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.0-1] /axi_bram_ctrl_0: PORT /axi_bram_ctrl_0/BRAM_PORTA is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.0-1] /axi_bram_ctrl_0: PORT /axi_bram_ctrl_0/BRAM_PORTA is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
Wrote  : <D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd> 
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.v
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BRAM_Interconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Output_Compare_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/m00_couplers/auto_pc .
Exporting to file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system.hwh
Generated Block Design Tcl file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system_bd.tcl
Generated Hardware Definition File D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.hwdef
generate_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2830.777 ; gain = 27.148
export_ip_user_files -of_objects [get_files D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd] -no_script -force -quiet
launch_simulation
INFO: [BD 41-1662] The design 'uc_system.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.v
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BRAM_Interconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Output_Compare_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/m00_couplers/auto_pc .
Exporting to file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system.hwh
Generated Block Design Tcl file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system_bd.tcl
Generated Hardware Definition File D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.hwdef
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Simulation'. Expected 'Generated', got 'Stale' for source 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd'
Generating merged BMM file for the design top 'sim_tb'...
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'sim_tb'...
Generating merged BMM file for the design top 'sim_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'sim_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
"xvlog -m64 --relax -prj sim_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/BRAM_Interconnect_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_Interconnect
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Timer_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Output_Compare_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Output_Compare
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_lmb_bram_0/sim/uc_system_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_xbar_1/sim/uc_system_xbar_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_xbar_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_CL8XN8
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1XIA5N0
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_OXA1LX
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_13GJAIL
INFO: [VRFC 10-311] analyzing module microblaze_core_local_memory_imp_1NATDEJ
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1EAWDMW
INFO: [VRFC 10-311] analyzing module uc_system
INFO: [VRFC 10-311] analyzing module uc_system_microblaze_core_axi_periph_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_BRAM_Interconnect_0_0/sim/uc_system_BRAM_Interconnect_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_BRAM_Interconnect_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_0_1/sim/uc_system_Timer_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_1_0/sim/uc_system_Timer_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Output_Compare_0_0/sim/uc_system_Output_Compare_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Output_Compare_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_auto_pc_0/sim/uc_system_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_tb
ERROR: [VRFC 10-91] uart_rtl_rxd is not declared [D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v:53]
ERROR: [VRFC 10-91] uart_rtl_rxd is not declared [D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v:55]
ERROR: [VRFC 10-1040] module sim_tb ignored due to previous errors [D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v:22]
"xvhdl -m64 --relax -prj sim_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_microblaze_0_0/sim/uc_system_microblaze_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_microblaze_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_proc_sys_reset_0_0/sim/uc_system_proc_sys_reset_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_proc_sys_reset_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_timer_0_0/sim/uc_system_axi_timer_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_timer_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_gpio_0_0/sim/uc_system_axi_gpio_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_gpio_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_v10_0/sim/uc_system_dlmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_v10_0/sim/uc_system_ilmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_bram_if_cntlr_0/sim/uc_system_dlmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_bram_if_cntlr_0/sim/uc_system_ilmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_bram_ctrl_0_0/sim/uc_system_axi_bram_ctrl_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_bram_ctrl_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_uartlite_0_0/sim/uc_system_axi_uartlite_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_uartlite_0_0
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:34 . Memory (MB): peak = 2864.582 ; gain = 33.805
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
generate_target Simulation [get_files D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd]
INFO: [BD 41-1662] The design 'uc_system.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.v
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BRAM_Interconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Output_Compare_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/m00_couplers/auto_pc .
Exporting to file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system.hwh
Generated Block Design Tcl file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system_bd.tcl
Generated Hardware Definition File D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.hwdef
export_ip_user_files -of_objects [get_files D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd] -no_script -force -quiet
launch_simulation
INFO: [BD 41-1662] The design 'uc_system.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.v
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BRAM_Interconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Output_Compare_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/m00_couplers/auto_pc .
Exporting to file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system.hwh
Generated Block Design Tcl file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system_bd.tcl
Generated Hardware Definition File D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.hwdef
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Simulation'. Expected 'Generated', got 'Stale' for source 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd'
Generating merged BMM file for the design top 'sim_tb'...
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'sim_tb'...
Generating merged BMM file for the design top 'sim_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'sim_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
"xvlog -m64 --relax -prj sim_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/BRAM_Interconnect_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_Interconnect
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Timer_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Output_Compare_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Output_Compare
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_lmb_bram_0/sim/uc_system_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_xbar_1/sim/uc_system_xbar_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_xbar_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_CL8XN8
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1XIA5N0
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_OXA1LX
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_13GJAIL
INFO: [VRFC 10-311] analyzing module microblaze_core_local_memory_imp_1NATDEJ
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1EAWDMW
INFO: [VRFC 10-311] analyzing module uc_system
INFO: [VRFC 10-311] analyzing module uc_system_microblaze_core_axi_periph_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_BRAM_Interconnect_0_0/sim/uc_system_BRAM_Interconnect_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_BRAM_Interconnect_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_0_1/sim/uc_system_Timer_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_1_0/sim/uc_system_Timer_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Output_Compare_0_0/sim/uc_system_Output_Compare_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Output_Compare_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_auto_pc_0/sim/uc_system_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj sim_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_microblaze_0_0/sim/uc_system_microblaze_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_microblaze_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_proc_sys_reset_0_0/sim/uc_system_proc_sys_reset_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_proc_sys_reset_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_timer_0_0/sim/uc_system_axi_timer_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_timer_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_gpio_0_0/sim/uc_system_axi_gpio_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_gpio_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_v10_0/sim/uc_system_dlmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_v10_0/sim/uc_system_ilmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_bram_if_cntlr_0/sim/uc_system_dlmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_bram_if_cntlr_0/sim/uc_system_ilmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_bram_ctrl_0_0/sim/uc_system_axi_bram_ctrl_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_bram_ctrl_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_uartlite_0_0/sim/uc_system_axi_uartlite_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_uartlite_0_0
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 206035205e6a4252becb06e547722e01 --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v10_0_3 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_11 -L axi_lite_ipif_v3_0_4 -L lib_pkg_v1_0_2 -L axi_timer_v2_0_15 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_15 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_12 -L blk_mem_gen_v8_3_6 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_13 -L fifo_generator_v13_1_4 -L axi_data_fifo_v2_1_12 -L axi_crossbar_v2_1_14 -L axi_bram_ctrl_v4_0_11 -L lib_srl_fifo_v1_0_2 -L axi_uartlite_v2_0_17 -L axi_protocol_converter_v2_1_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_behav xil_defaultlib.sim_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port uart_rx on this module [D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v:43]
ERROR: [VRFC 10-2063] Module <uc_system_BRAM_Interconnect_0_0> not found while processing module instance <BRAM_Interconnect_0> [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:1245]
ERROR: [VRFC 10-2063] Module <uc_system_Output_Compare_0_0> not found while processing module instance <Output_Compare_0> [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:1268]
ERROR: [VRFC 10-2063] Module <uc_system_Timer_0_1> not found while processing module instance <Timer_0> [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:1278]
ERROR: [VRFC 10-2063] Module <uc_system_Timer_1_0> not found while processing module instance <Timer_1> [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:1287]
ERROR: [VRFC 10-2063] Module <uc_system_axi_bram_ctrl_0_0> not found while processing module instance <axi_bram_ctrl_0> [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:1296]
ERROR: [VRFC 10-2063] Module <uc_system_axi_gpio_0_0> not found while processing module instance <axi_gpio> [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:1337]
ERROR: [VRFC 10-2063] Module <uc_system_microblaze_core_axi_periph_0> not found while processing module instance <axi_interconnect> [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:1358]
ERROR: [VRFC 10-2063] Module <uc_system_axi_timer_0_0> not found while processing module instance <axi_timer> [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:1472]
ERROR: [VRFC 10-2063] Module <uc_system_axi_uartlite_0_0> not found while processing module instance <axi_uartlite_0> [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:1497]
ERROR: [VRFC 10-2063] Module <uc_system_clk_wiz_0_0> not found while processing module instance <clk_wiz> [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:1520]
ERROR: [VRFC 10-2063] Module <uc_system_microblaze_0_0> not found while processing module instance <microblaze_core> [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:1525]
ERROR: [VRFC 10-2063] Module <microblaze_core_local_memory_imp_1NATDEJ> not found while processing module instance <microblaze_core_local_memory> [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:1570]
ERROR: [VRFC 10-2063] Module <uc_system_proc_sys_reset_0_0> not found while processing module instance <rst_clk_100M> [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:1592]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:37 . Memory (MB): peak = 2918.160 ; gain = 29.676
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
open_bd_design {D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd}
delete_bd_objs [get_bd_intf_ports uart_rtl]
save_bd_design
Wrote  : <D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd> 
Wrote  : <D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/ui/bd_9844dd40.ui> 
generate_target Simulation [get_files D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd]
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.0-1] /axi_bram_ctrl_0: PORT /axi_bram_ctrl_0/BRAM_PORTA is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.0-1] /axi_bram_ctrl_0: PORT /axi_bram_ctrl_0/BRAM_PORTA is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
Wrote  : <D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd> 
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.v
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BRAM_Interconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Output_Compare_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/m00_couplers/auto_pc .
Exporting to file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system.hwh
Generated Block Design Tcl file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system_bd.tcl
Generated Hardware Definition File D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.hwdef
generate_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2944.762 ; gain = 26.602
export_ip_user_files -of_objects [get_files D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd] -no_script -force -quiet
launch_simulation
INFO: [BD 41-1662] The design 'uc_system.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.v
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BRAM_Interconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Output_Compare_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/m00_couplers/auto_pc .
Exporting to file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system.hwh
Generated Block Design Tcl file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system_bd.tcl
Generated Hardware Definition File D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.hwdef
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Simulation'. Expected 'Generated', got 'Stale' for source 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd'
Generating merged BMM file for the design top 'sim_tb'...
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'sim_tb'...
Generating merged BMM file for the design top 'sim_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'sim_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
"xvlog -m64 --relax -prj sim_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/BRAM_Interconnect_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_Interconnect
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Timer_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Output_Compare_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Output_Compare
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_lmb_bram_0/sim/uc_system_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_xbar_1/sim/uc_system_xbar_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_xbar_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_CL8XN8
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1XIA5N0
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_OXA1LX
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_13GJAIL
INFO: [VRFC 10-311] analyzing module microblaze_core_local_memory_imp_1NATDEJ
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1EAWDMW
INFO: [VRFC 10-311] analyzing module uc_system
INFO: [VRFC 10-311] analyzing module uc_system_microblaze_core_axi_periph_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_BRAM_Interconnect_0_0/sim/uc_system_BRAM_Interconnect_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_BRAM_Interconnect_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_0_1/sim/uc_system_Timer_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_1_0/sim/uc_system_Timer_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Output_Compare_0_0/sim/uc_system_Output_Compare_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Output_Compare_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_auto_pc_0/sim/uc_system_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj sim_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_microblaze_0_0/sim/uc_system_microblaze_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_microblaze_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_proc_sys_reset_0_0/sim/uc_system_proc_sys_reset_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_proc_sys_reset_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_timer_0_0/sim/uc_system_axi_timer_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_timer_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_gpio_0_0/sim/uc_system_axi_gpio_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_gpio_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_v10_0/sim/uc_system_dlmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_v10_0/sim/uc_system_ilmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_bram_if_cntlr_0/sim/uc_system_dlmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_bram_if_cntlr_0/sim/uc_system_ilmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_bram_ctrl_0_0/sim/uc_system_axi_bram_ctrl_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_bram_ctrl_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_uartlite_0_0/sim/uc_system_axi_uartlite_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_uartlite_0_0
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 206035205e6a4252becb06e547722e01 --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v10_0_3 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_11 -L axi_lite_ipif_v3_0_4 -L lib_pkg_v1_0_2 -L axi_timer_v2_0_15 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_15 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_12 -L blk_mem_gen_v8_3_6 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_13 -L fifo_generator_v13_1_4 -L axi_data_fifo_v2_1_12 -L axi_crossbar_v2_1_14 -L axi_bram_ctrl_v4_0_11 -L lib_srl_fifo_v1_0_2 -L axi_uartlite_v2_0_17 -L axi_protocol_converter_v2_1_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_behav xil_defaultlib.sim_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port uart_rx on this module [D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v:43]
ERROR: [VRFC 10-2063] Module <uc_system_BRAM_Interconnect_0_0> not found while processing module instance <BRAM_Interconnect_0> [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:1245]
ERROR: [VRFC 10-2063] Module <uc_system_Output_Compare_0_0> not found while processing module instance <Output_Compare_0> [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:1268]
ERROR: [VRFC 10-2063] Module <uc_system_Timer_0_1> not found while processing module instance <Timer_0> [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:1278]
ERROR: [VRFC 10-2063] Module <uc_system_Timer_1_0> not found while processing module instance <Timer_1> [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:1287]
ERROR: [VRFC 10-2063] Module <uc_system_axi_bram_ctrl_0_0> not found while processing module instance <axi_bram_ctrl_0> [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:1296]
ERROR: [VRFC 10-2063] Module <uc_system_axi_gpio_0_0> not found while processing module instance <axi_gpio> [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:1337]
ERROR: [VRFC 10-2063] Module <uc_system_microblaze_core_axi_periph_0> not found while processing module instance <axi_interconnect> [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:1358]
ERROR: [VRFC 10-2063] Module <uc_system_axi_timer_0_0> not found while processing module instance <axi_timer> [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:1472]
ERROR: [VRFC 10-2063] Module <uc_system_axi_uartlite_0_0> not found while processing module instance <axi_uartlite_0> [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:1497]
ERROR: [VRFC 10-2063] Module <uc_system_clk_wiz_0_0> not found while processing module instance <clk_wiz> [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:1520]
ERROR: [VRFC 10-2063] Module <uc_system_microblaze_0_0> not found while processing module instance <microblaze_core> [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:1525]
ERROR: [VRFC 10-2063] Module <microblaze_core_local_memory_imp_1NATDEJ> not found while processing module instance <microblaze_core_local_memory> [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:1570]
ERROR: [VRFC 10-2063] Module <uc_system_proc_sys_reset_0_0> not found while processing module instance <rst_clk_100M> [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:1592]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:35 . Memory (MB): peak = 2976.707 ; gain = 31.945
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
delete_bd_objs [get_bd_nets uart_rx_1] [get_bd_ports uart_rx]
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 uart_rtl
set_property location {2260 -109} [get_bd_intf_ports uart_rtl]
delete_bd_objs [get_bd_intf_ports uart_rtl]
startgroup
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:uart_rtl:1.0 uart_rtl
connect_bd_intf_net [get_bd_intf_pins axi_uartlite_0/UART] [get_bd_intf_ports uart_rtl]
endgroup
save_bd_design
Wrote  : <D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd> 
Wrote  : <D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/ui/bd_9844dd40.ui> 
generate_target Simulation [get_files D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd]
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.0-1] /axi_bram_ctrl_0: PORT /axi_bram_ctrl_0/BRAM_PORTA is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.0-1] /axi_bram_ctrl_0: PORT /axi_bram_ctrl_0/BRAM_PORTA is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
Wrote  : <D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd> 
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.v
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BRAM_Interconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Output_Compare_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/m00_couplers/auto_pc .
Exporting to file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system.hwh
Generated Block Design Tcl file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system_bd.tcl
Generated Hardware Definition File D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.hwdef
generate_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3004.715 ; gain = 28.008
export_ip_user_files -of_objects [get_files D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd] -no_script -force -quiet
launch_simulation
INFO: [BD 41-1662] The design 'uc_system.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.v
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BRAM_Interconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Output_Compare_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/m00_couplers/auto_pc .
Exporting to file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system.hwh
Generated Block Design Tcl file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system_bd.tcl
Generated Hardware Definition File D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.hwdef
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Simulation'. Expected 'Generated', got 'Stale' for source 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd'
Generating merged BMM file for the design top 'sim_tb'...
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'sim_tb'...
Generating merged BMM file for the design top 'sim_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'sim_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
"xvlog -m64 --relax -prj sim_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/BRAM_Interconnect_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_Interconnect
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Timer_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Output_Compare_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Output_Compare
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_lmb_bram_0/sim/uc_system_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_xbar_1/sim/uc_system_xbar_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_xbar_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_CL8XN8
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1XIA5N0
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_OXA1LX
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_13GJAIL
INFO: [VRFC 10-311] analyzing module microblaze_core_local_memory_imp_1NATDEJ
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1EAWDMW
INFO: [VRFC 10-311] analyzing module uc_system
INFO: [VRFC 10-311] analyzing module uc_system_microblaze_core_axi_periph_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_BRAM_Interconnect_0_0/sim/uc_system_BRAM_Interconnect_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_BRAM_Interconnect_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_0_1/sim/uc_system_Timer_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_1_0/sim/uc_system_Timer_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Output_Compare_0_0/sim/uc_system_Output_Compare_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Output_Compare_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_auto_pc_0/sim/uc_system_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_tb
ERROR: [VRFC 10-1412] syntax error near . [D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v:40]
ERROR: [VRFC 10-91] uart_rtl_rxd is not declared [D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v:53]
ERROR: [VRFC 10-1040] module sim_tb ignored due to previous errors [D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v:22]
"xvhdl -m64 --relax -prj sim_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_microblaze_0_0/sim/uc_system_microblaze_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_microblaze_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_proc_sys_reset_0_0/sim/uc_system_proc_sys_reset_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_proc_sys_reset_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_timer_0_0/sim/uc_system_axi_timer_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_timer_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_gpio_0_0/sim/uc_system_axi_gpio_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_gpio_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_v10_0/sim/uc_system_dlmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_v10_0/sim/uc_system_ilmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_bram_if_cntlr_0/sim/uc_system_dlmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_bram_if_cntlr_0/sim/uc_system_ilmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_bram_ctrl_0_0/sim/uc_system_axi_bram_ctrl_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_bram_ctrl_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_uartlite_0_0/sim/uc_system_axi_uartlite_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_uartlite_0_0
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:34 . Memory (MB): peak = 3036.656 ; gain = 31.941
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
generate_target Simulation [get_files D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd]
INFO: [BD 41-1662] The design 'uc_system.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.v
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BRAM_Interconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Output_Compare_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/m00_couplers/auto_pc .
Exporting to file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system.hwh
Generated Block Design Tcl file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system_bd.tcl
Generated Hardware Definition File D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.hwdef
export_ip_user_files -of_objects [get_files D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd] -no_script -force -quiet
launch_simulation
INFO: [BD 41-1662] The design 'uc_system.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.v
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BRAM_Interconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Output_Compare_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/m00_couplers/auto_pc .
Exporting to file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system.hwh
Generated Block Design Tcl file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system_bd.tcl
Generated Hardware Definition File D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.hwdef
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Simulation'. Expected 'Generated', got 'Stale' for source 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd'
Generating merged BMM file for the design top 'sim_tb'...
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'sim_tb'...
Generating merged BMM file for the design top 'sim_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'sim_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
"xvlog -m64 --relax -prj sim_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/BRAM_Interconnect_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_Interconnect
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Timer_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Output_Compare_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Output_Compare
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_lmb_bram_0/sim/uc_system_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_xbar_1/sim/uc_system_xbar_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_xbar_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_CL8XN8
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1XIA5N0
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_OXA1LX
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_13GJAIL
INFO: [VRFC 10-311] analyzing module microblaze_core_local_memory_imp_1NATDEJ
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1EAWDMW
INFO: [VRFC 10-311] analyzing module uc_system
INFO: [VRFC 10-311] analyzing module uc_system_microblaze_core_axi_periph_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_BRAM_Interconnect_0_0/sim/uc_system_BRAM_Interconnect_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_BRAM_Interconnect_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_0_1/sim/uc_system_Timer_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_1_0/sim/uc_system_Timer_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Output_Compare_0_0/sim/uc_system_Output_Compare_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Output_Compare_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_auto_pc_0/sim/uc_system_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_tb
INFO: [VRFC 10-2458] undeclared symbol uart_rx, assumed default net type wire [D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v:38]
ERROR: [VRFC 10-1412] syntax error near . [D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v:39]
ERROR: [VRFC 10-1040] module sim_tb ignored due to previous errors [D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v:22]
"xvhdl -m64 --relax -prj sim_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_microblaze_0_0/sim/uc_system_microblaze_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_microblaze_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_proc_sys_reset_0_0/sim/uc_system_proc_sys_reset_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_proc_sys_reset_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_timer_0_0/sim/uc_system_axi_timer_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_timer_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_gpio_0_0/sim/uc_system_axi_gpio_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_gpio_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_v10_0/sim/uc_system_dlmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_v10_0/sim/uc_system_ilmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_bram_if_cntlr_0/sim/uc_system_dlmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_bram_if_cntlr_0/sim/uc_system_ilmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_bram_ctrl_0_0/sim/uc_system_axi_bram_ctrl_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_bram_ctrl_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_uartlite_0_0/sim/uc_system_axi_uartlite_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_uartlite_0_0
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:36 . Memory (MB): peak = 3093.207 ; gain = 29.980
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
generate_target Simulation [get_files D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd]
INFO: [BD 41-1662] The design 'uc_system.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.v
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BRAM_Interconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Output_Compare_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/m00_couplers/auto_pc .
Exporting to file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system.hwh
Generated Block Design Tcl file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system_bd.tcl
Generated Hardware Definition File D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.hwdef
export_ip_user_files -of_objects [get_files D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd] -no_script -force -quiet
launch_simulation
INFO: [BD 41-1662] The design 'uc_system.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.v
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BRAM_Interconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Output_Compare_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/m00_couplers/auto_pc .
Exporting to file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system.hwh
Generated Block Design Tcl file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system_bd.tcl
Generated Hardware Definition File D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.hwdef
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Simulation'. Expected 'Generated', got 'Stale' for source 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd'
Generating merged BMM file for the design top 'sim_tb'...
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'sim_tb'...
Generating merged BMM file for the design top 'sim_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'sim_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
"xvlog -m64 --relax -prj sim_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/BRAM_Interconnect_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_Interconnect
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Timer_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Output_Compare_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Output_Compare
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_lmb_bram_0/sim/uc_system_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_xbar_1/sim/uc_system_xbar_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_xbar_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_CL8XN8
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1XIA5N0
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_OXA1LX
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_13GJAIL
INFO: [VRFC 10-311] analyzing module microblaze_core_local_memory_imp_1NATDEJ
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1EAWDMW
INFO: [VRFC 10-311] analyzing module uc_system
INFO: [VRFC 10-311] analyzing module uc_system_microblaze_core_axi_periph_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_BRAM_Interconnect_0_0/sim/uc_system_BRAM_Interconnect_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_BRAM_Interconnect_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_0_1/sim/uc_system_Timer_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_1_0/sim/uc_system_Timer_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Output_Compare_0_0/sim/uc_system_Output_Compare_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Output_Compare_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_auto_pc_0/sim/uc_system_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_tb
INFO: [VRFC 10-2458] undeclared symbol uart_rx, assumed default net type wire [D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj sim_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_microblaze_0_0/sim/uc_system_microblaze_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_microblaze_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_proc_sys_reset_0_0/sim/uc_system_proc_sys_reset_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_proc_sys_reset_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_timer_0_0/sim/uc_system_axi_timer_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_timer_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_gpio_0_0/sim/uc_system_axi_gpio_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_gpio_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_v10_0/sim/uc_system_dlmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_v10_0/sim/uc_system_ilmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_bram_if_cntlr_0/sim/uc_system_dlmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_bram_if_cntlr_0/sim/uc_system_ilmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_bram_ctrl_0_0/sim/uc_system_axi_bram_ctrl_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_bram_ctrl_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_uartlite_0_0/sim/uc_system_axi_uartlite_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_uartlite_0_0
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 206035205e6a4252becb06e547722e01 --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v10_0_3 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_11 -L axi_lite_ipif_v3_0_4 -L lib_pkg_v1_0_2 -L axi_timer_v2_0_15 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_15 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_12 -L blk_mem_gen_v8_3_6 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_13 -L fifo_generator_v13_1_4 -L axi_data_fifo_v2_1_12 -L axi_crossbar_v2_1_14 -L axi_bram_ctrl_v4_0_11 -L lib_srl_fifo_v1_0_2 -L axi_uartlite_v2_0_17 -L axi_protocol_converter_v2_1_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_behav xil_defaultlib.sim_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port uart_rx on this module [D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v:38]
ERROR: [VRFC 10-2063] Module <uc_system> not found while processing module instance <uc_system_i> [D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v:39]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:38 . Memory (MB): peak = 3147.813 ; gain = 29.461
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
generate_target all [get_files  D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd]
INFO: [BD 41-1662] The design 'uc_system.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.v
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BRAM_Interconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Output_Compare_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/ip/uc_system_auto_pc_0/uc_system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/m00_couplers/auto_pc .
Exporting to file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system.hwh
Generated Block Design Tcl file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system_bd.tcl
Generated Hardware Definition File D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.hwdef
catch { config_ip_cache -export [get_ips -all uc_system_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP uc_system_auto_pc_0, cache-ID = 3bc5b97ce10c0cd1; cache size = 18.288 MB.
export_ip_user_files -of_objects [get_files D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd]
export_simulation -of_objects [get_files D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd] -directory D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/sim_scripts -ip_user_files_dir D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files -ipstatic_source_dir D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/projects/itmo/io_lab2/io_lab2/io_lab2.cache/compile_simlib/modelsim} {questa=D:/projects/itmo/io_lab2/io_lab2/io_lab2.cache/compile_simlib/questa} {riviera=D:/projects/itmo/io_lab2/io_lab2/io_lab2.cache/compile_simlib/riviera} {activehdl=D:/projects/itmo/io_lab2/io_lab2/io_lab2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Generating merged BMM file for the design top 'sim_tb'...
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'sim_tb'...
Generating merged BMM file for the design top 'sim_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'sim_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
"xvlog -m64 --relax -prj sim_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/BRAM_Interconnect_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_Interconnect
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Timer_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Output_Compare_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Output_Compare
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_lmb_bram_0/sim/uc_system_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_xbar_1/sim/uc_system_xbar_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_xbar_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_CL8XN8
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1XIA5N0
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_OXA1LX
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_13GJAIL
INFO: [VRFC 10-311] analyzing module microblaze_core_local_memory_imp_1NATDEJ
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1EAWDMW
INFO: [VRFC 10-311] analyzing module uc_system
INFO: [VRFC 10-311] analyzing module uc_system_microblaze_core_axi_periph_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_BRAM_Interconnect_0_0/sim/uc_system_BRAM_Interconnect_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_BRAM_Interconnect_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_0_1/sim/uc_system_Timer_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_1_0/sim/uc_system_Timer_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Output_Compare_0_0/sim/uc_system_Output_Compare_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Output_Compare_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_auto_pc_0/sim/uc_system_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_tb
INFO: [VRFC 10-2458] undeclared symbol uart_rx, assumed default net type wire [D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj sim_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_microblaze_0_0/sim/uc_system_microblaze_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_microblaze_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_proc_sys_reset_0_0/sim/uc_system_proc_sys_reset_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_proc_sys_reset_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_timer_0_0/sim/uc_system_axi_timer_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_timer_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_gpio_0_0/sim/uc_system_axi_gpio_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_gpio_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_v10_0/sim/uc_system_dlmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_v10_0/sim/uc_system_ilmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_bram_if_cntlr_0/sim/uc_system_dlmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_bram_if_cntlr_0/sim/uc_system_ilmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_bram_ctrl_0_0/sim/uc_system_axi_bram_ctrl_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_bram_ctrl_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_uartlite_0_0/sim/uc_system_axi_uartlite_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_uartlite_0_0
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 206035205e6a4252becb06e547722e01 --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v10_0_3 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_11 -L axi_lite_ipif_v3_0_4 -L lib_pkg_v1_0_2 -L axi_timer_v2_0_15 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_15 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_12 -L blk_mem_gen_v8_3_6 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_13 -L fifo_generator_v13_1_4 -L axi_data_fifo_v2_1_12 -L axi_crossbar_v2_1_14 -L axi_bram_ctrl_v4_0_11 -L lib_srl_fifo_v1_0_2 -L axi_uartlite_v2_0_17 -L axi_protocol_converter_v2_1_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_behav xil_defaultlib.sim_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port uart_rx on this module [D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v:38]
ERROR: [VRFC 10-2063] Module <uc_system> not found while processing module instance <uc_system_i> [D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v:39]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 3181.164 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Generating merged BMM file for the design top 'sim_tb'...
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'sim_tb'...
Generating merged BMM file for the design top 'sim_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'sim_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
"xvlog -m64 --relax -prj sim_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/BRAM_Interconnect_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_Interconnect
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Timer_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Output_Compare_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Output_Compare
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_lmb_bram_0/sim/uc_system_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_xbar_1/sim/uc_system_xbar_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_xbar_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_CL8XN8
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1XIA5N0
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_OXA1LX
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_13GJAIL
INFO: [VRFC 10-311] analyzing module microblaze_core_local_memory_imp_1NATDEJ
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1EAWDMW
INFO: [VRFC 10-311] analyzing module uc_system
INFO: [VRFC 10-311] analyzing module uc_system_microblaze_core_axi_periph_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_BRAM_Interconnect_0_0/sim/uc_system_BRAM_Interconnect_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_BRAM_Interconnect_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_0_1/sim/uc_system_Timer_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_1_0/sim/uc_system_Timer_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Output_Compare_0_0/sim/uc_system_Output_Compare_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Output_Compare_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_auto_pc_0/sim/uc_system_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj sim_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_microblaze_0_0/sim/uc_system_microblaze_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_microblaze_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_proc_sys_reset_0_0/sim/uc_system_proc_sys_reset_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_proc_sys_reset_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_timer_0_0/sim/uc_system_axi_timer_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_timer_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_gpio_0_0/sim/uc_system_axi_gpio_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_gpio_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_v10_0/sim/uc_system_dlmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_v10_0/sim/uc_system_ilmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_bram_if_cntlr_0/sim/uc_system_dlmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_bram_if_cntlr_0/sim/uc_system_ilmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_bram_ctrl_0_0/sim/uc_system_axi_bram_ctrl_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_bram_ctrl_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_uartlite_0_0/sim/uc_system_axi_uartlite_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_uartlite_0_0
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 206035205e6a4252becb06e547722e01 --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v10_0_3 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_11 -L axi_lite_ipif_v3_0_4 -L lib_pkg_v1_0_2 -L axi_timer_v2_0_15 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_15 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_12 -L blk_mem_gen_v8_3_6 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_13 -L fifo_generator_v13_1_4 -L axi_data_fifo_v2_1_12 -L axi_crossbar_v2_1_14 -L axi_bram_ctrl_v4_0_11 -L lib_srl_fifo_v1_0_2 -L axi_uartlite_v2_0_17 -L axi_protocol_converter_v2_1_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_behav xil_defaultlib.sim_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 12 for port m_axi_arprot [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:2367]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 12 for port m_axi_awprot [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:2371]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package axi_bram_ctrl_v4_0_11.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package axi_timer_v2_0_15.tc_types
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package microblaze_v10_0_3.microblaze_types
Compiling package microblaze_v10_0_3.microblaze_isa
Compiling package microblaze_v10_0_3.mmu_types
Compiling package lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_funcs
Compiling module xil_defaultlib.BRAM_Interconnect(addr1_0=24,add...
Compiling module xil_defaultlib.uc_system_BRAM_Interconnect_0_0
Compiling module xil_defaultlib.Output_Compare
Compiling module xil_defaultlib.uc_system_Output_Compare_0_0
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.uc_system_Timer_0_1
Compiling module xil_defaultlib.Timer(ADDRESS=12)
Compiling module xil_defaultlib.uc_system_Timer_1_0
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.wrap_brst [\wrap_brst(c_axi_addr_width=13,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_0_11.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.wr_chnl [\wr_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.rd_chnl [\rd_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.full_axi [\full_axi(c_s_axi_addr_width=13,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=20...]
Compiling architecture uc_system_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.uc_system_axi_bram_ctrl_0_0 [uc_system_axi_bram_ctrl_0_0_defa...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_single_bit=0,c_vecto...]
Compiling architecture imp of entity axi_gpio_v2_0_15.GPIO_Core [\GPIO_Core(c_aw=9,c_gpio_width=1...]
Compiling architecture imp of entity axi_gpio_v2_0_15.axi_gpio [\axi_gpio(c_family="artix7",c_gp...]
Compiling architecture uc_system_axi_gpio_0_0_arch of entity xil_defaultlib.uc_system_axi_gpio_0_0 [uc_system_axi_gpio_0_0_default]
Compiling module axi_protocol_converter_v2_1_13.axi_protocol_converter_v2_1_13_a...
Compiling module xil_defaultlib.uc_system_auto_pc_0
Compiling module xil_defaultlib.m00_couplers_imp_CL8XN8
Compiling module xil_defaultlib.m01_couplers_imp_1XIA5N0
Compiling module xil_defaultlib.m02_couplers_imp_OXA1LX
Compiling module xil_defaultlib.m03_couplers_imp_13GJAIL
Compiling module xil_defaultlib.s00_couplers_imp_1EAWDMW
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_addr_decode...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_splitter(C_...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_splitter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_register_slice_v2_1_13.axi_register_slice_v2_1_13_axic_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_decerr_slav...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_crossbar_sa...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_axi_crossba...
Compiling module xil_defaultlib.uc_system_xbar_1
Compiling module xil_defaultlib.uc_system_microblaze_core_axi_pe...
Compiling architecture imp of entity axi_timer_v2_0_15.mux_onehot_f [\mux_onehot_f(c_nb=6,c_family="a...]
Compiling architecture imp of entity axi_timer_v2_0_15.counter_f [\counter_f(c_num_bits=32,c_famil...]
Compiling architecture imp of entity axi_timer_v2_0_15.count_module [\count_module(c_family="artix7")...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111001010")(0...]
Compiling architecture fdrse_v of entity unisim.FDRSE [fdrse_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_mtbf_stages=4)\]
Compiling architecture imp of entity axi_timer_v2_0_15.timer_control [\timer_control(c_ard_num_ce_arra...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture fdrs_v of entity unisim.FDRS [fdrs_default]
Compiling architecture imp of entity axi_timer_v2_0_15.tc_core [\tc_core(c_family="artix7",c_ard...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=5,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture imp of entity axi_timer_v2_0_15.axi_timer [\axi_timer(c_family="artix7")(1,...]
Compiling architecture uc_system_axi_timer_0_0_arch of entity xil_defaultlib.uc_system_axi_timer_0_0 [uc_system_axi_timer_0_0_default]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.baudrate [\baudrate(c_ratio=651)\]
Compiling architecture behavioral of entity axi_uartlite_v2_0_17.dynshreg_i_f [\dynshreg_i_f(c_depth=16,c_famil...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_family=...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_rx [\uartlite_rx(c_family="artix7")(...]
Compiling architecture behavioral of entity axi_uartlite_v2_0_17.dynshreg_i_f [\dynshreg_i_f(c_depth=16,c_init_...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_tx [\uartlite_tx(c_family="artix7")(...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_core [\uartlite_core(c_family="artix7"...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=4,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.axi_uartlite [\axi_uartlite(c_family="artix7")...]
Compiling architecture uc_system_axi_uartlite_0_0_arch of entity xil_defaultlib.uc_system_axi_uartlite_0_0 [uc_system_axi_uartlite_0_0_defau...]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.uc_system_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.uc_system_clk_wiz_0_0
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_bit [\mb_sync_bit(c_levels=1)\]
Compiling architecture imp of entity microblaze_v10_0_3.DAXI_interface [\DAXI_interface(c_data_size=32,c...]
Compiling architecture and2b1l_v of entity unisim.AND2B1L [and2b1l_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_AND2B1L [\MB_AND2B1L(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.interrupt_mode_converter [\interrupt_mode_converter(c_inte...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDRE [\MB_FDRE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXCY_XORCY [\MB_MUXCY_XORCY(c_target=artix7)...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXF7 [\MB_MUXF7(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDR [\MB_FDR(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.PC_Module_gti [\PC_Module_gti(c_data_size=32,c_...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fds_v of entity unisim.FDS [fds_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDS [\MB_FDS(c_target=artix7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture imp of entity microblaze_v10_0_3.PreFetch_Buffer_gti [\PreFetch_Buffer_gti(c_data_size...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXCY [\MB_MUXCY(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.carry_and [\carry_and(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.jump_logic [\jump_logic(c_instr_size=32,c_ta...]
Compiling architecture imp of entity microblaze_v10_0_3.carry_or [\carry_or(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.Decode_gti [\Decode_gti(c_data_size=32,c_ins...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000001111111100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture ram32m_v of entity unisim.RAM32M [ram32m_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_RAM32M [\MB_RAM32M(c_target=artix7,c_use...]
Compiling architecture imp of entity microblaze_v10_0_3.Register_File_gti [\Register_File_gti(c_data_size=3...]
Compiling architecture imp of entity microblaze_v10_0_3.Operand_Select_gti [\Operand_Select_gti(c_data_size=...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="011000000111101010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v10_0_3.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100000011110101010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101000001010")(0...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT4 [\MB_LUT4(c_target=artix7,init="1...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MULT_AND [\MB_MULT_AND(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture imp of entity microblaze_v10_0_3.ALU [\ALU(c_data_size=32,c_allow_lut6...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.Shift_Logic_Module_gti [\Shift_Logic_Module_gti(c_data_s...]
Compiling architecture imp of entity microblaze_v10_0_3.mul_unit [\mul_unit(c_data_size=32,c_targe...]
Compiling architecture imp of entity microblaze_v10_0_3.Barrel_Shifter_gti [\Barrel_Shifter_gti(c_data_size=...]
Compiling architecture imp of entity microblaze_v10_0_3.WB_Mux_Bit [\WB_Mux_Bit(c_target=artix7,c_lu...]
Compiling architecture imp of entity microblaze_v10_0_3.WB_Mux [\WB_Mux(c_data_size=32,c_daddr_s...]
Compiling architecture imp of entity microblaze_v10_0_3.Zero_Detect_gti [\Zero_Detect_gti(c_data_size=32,...]
Compiling architecture imp of entity microblaze_v10_0_3.Byte_Doublet_Handle_gti [\Byte_Doublet_Handle_gti(c_data_...]
Compiling architecture imp of entity microblaze_v10_0_3.Data_Flow_Logic [\Data_Flow_Logic(c_data_size=32,...]
Compiling architecture msr_reg of entity microblaze_v10_0_3.msr_reg_gti [\msr_reg_gti(c_data_size=32,c_ta...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111110000000011...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v10_0_3.mux_bus [\mux_bus(c_target=artix7,c_allow...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="100101101001011010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDE [\MB_FDE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.exception_registers_gti [\exception_registers_gti(c_data_...]
Compiling architecture imp of entity microblaze_v10_0_3.Fpu [\Fpu(c_data_size=32,c_target=art...]
Compiling architecture imp of entity microblaze_v10_0_3.PVR [\PVR(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v10_0_3.Data_Flow_gti [\Data_Flow_gti(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v10_0_3.read_data_mux [\read_data_mux(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v10_0_3.instr_mux [\instr_mux(c_instr_size=32,c_tar...]
Compiling architecture imp of entity microblaze_v10_0_3.MMU [\MMU(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze_GTi [\MicroBlaze_GTi(c_num_sync_ff_cl...]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_bit [mb_sync_bit_default]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze_Core [\MicroBlaze_Core(c_freq=10000000...]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze [\MicroBlaze(c_freq=100000000,c_e...]
Compiling architecture uc_system_microblaze_0_0_arch of entity xil_defaultlib.uc_system_microblaze_0_0 [uc_system_microblaze_0_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_mux [\lmb_mux(c_baseaddr="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture uc_system_dlmb_bram_if_cntlr_0_arch of entity xil_defaultlib.uc_system_dlmb_bram_if_cntlr_0 [uc_system_dlmb_bram_if_cntlr_0_d...]
Compiling architecture imp of entity lmb_v10_v3_0_9.lmb_v10 [\lmb_v10(c_lmb_num_slaves=1)\]
Compiling architecture uc_system_dlmb_v10_0_arch of entity xil_defaultlib.uc_system_dlmb_v10_0 [uc_system_dlmb_v10_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_mux [\lmb_mux(c_baseaddr="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture uc_system_ilmb_bram_if_cntlr_0_arch of entity xil_defaultlib.uc_system_ilmb_bram_if_cntlr_0 [uc_system_ilmb_bram_if_cntlr_0_d...]
Compiling architecture uc_system_ilmb_v10_0_arch of entity xil_defaultlib.uc_system_ilmb_v10_0 [uc_system_ilmb_v10_0_default]
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="art...
Compiling module xil_defaultlib.uc_system_lmb_bram_0
Compiling module xil_defaultlib.microblaze_core_local_memory_imp...
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.proc_sys_reset [\proc_sys_reset(c_family="artix7...]
Compiling architecture uc_system_proc_sys_reset_0_0_arch of entity xil_defaultlib.uc_system_proc_sys_reset_0_0 [uc_system_proc_sys_reset_0_0_def...]
Compiling module xil_defaultlib.uc_system
Compiling module xil_defaultlib.uc_system_wrapper
Compiling module xil_defaultlib.sim_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/xsim.dir/sim_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/xsim.dir/sim_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Dec 13 00:37:35 2017. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 13 00:37:35 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 3181.164 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '25' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_tb_behav -key {Behavioral:sim_1:Functional:sim_tb} -tclbatch {sim_tb.tcl} -view {D:/projects/itmo/io_lab2/io_lab2/sim_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
open_wave_config D:/projects/itmo/io_lab2/io_lab2/sim_tb_behav.wcfg
source sim_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module sim_tb.uc.uc_system_i.microblaze_core_local_memory.lmb_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:31 . Memory (MB): peak = 3186.242 ; gain = 5.078
run 20 us
relaunch_sim
Generating merged BMM file for the design top 'sim_tb'...
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'sim_tb'...
Generating merged BMM file for the design top 'sim_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'sim_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
"xvlog -m64 --relax -prj sim_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/BRAM_Interconnect_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_Interconnect
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Timer_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Output_Compare_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Output_Compare
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_lmb_bram_0/sim/uc_system_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_xbar_1/sim/uc_system_xbar_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_xbar_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_CL8XN8
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1XIA5N0
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_OXA1LX
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_13GJAIL
INFO: [VRFC 10-311] analyzing module microblaze_core_local_memory_imp_1NATDEJ
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1EAWDMW
INFO: [VRFC 10-311] analyzing module uc_system
INFO: [VRFC 10-311] analyzing module uc_system_microblaze_core_axi_periph_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_BRAM_Interconnect_0_0/sim/uc_system_BRAM_Interconnect_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_BRAM_Interconnect_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_0_1/sim/uc_system_Timer_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_1_0/sim/uc_system_Timer_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Output_Compare_0_0/sim/uc_system_Output_Compare_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Output_Compare_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_auto_pc_0/sim/uc_system_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj sim_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_microblaze_0_0/sim/uc_system_microblaze_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_microblaze_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_proc_sys_reset_0_0/sim/uc_system_proc_sys_reset_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_proc_sys_reset_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_timer_0_0/sim/uc_system_axi_timer_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_timer_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_gpio_0_0/sim/uc_system_axi_gpio_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_gpio_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_v10_0/sim/uc_system_dlmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_v10_0/sim/uc_system_ilmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_bram_if_cntlr_0/sim/uc_system_dlmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_bram_if_cntlr_0/sim/uc_system_ilmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_bram_ctrl_0_0/sim/uc_system_axi_bram_ctrl_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_bram_ctrl_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_uartlite_0_0/sim/uc_system_axi_uartlite_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_uartlite_0_0
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Generating merged BMM file for the design top 'sim_tb'...
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 206035205e6a4252becb06e547722e01 --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v10_0_3 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_11 -L axi_lite_ipif_v3_0_4 -L lib_pkg_v1_0_2 -L axi_timer_v2_0_15 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_15 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_12 -L blk_mem_gen_v8_3_6 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_13 -L fifo_generator_v13_1_4 -L axi_data_fifo_v2_1_12 -L axi_crossbar_v2_1_14 -L axi_bram_ctrl_v4_0_11 -L lib_srl_fifo_v1_0_2 -L axi_uartlite_v2_0_17 -L axi_protocol_converter_v2_1_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_behav xil_defaultlib.sim_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 12 for port m_axi_arprot [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:2367]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 12 for port m_axi_awprot [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:2371]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package axi_bram_ctrl_v4_0_11.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package axi_timer_v2_0_15.tc_types
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package microblaze_v10_0_3.microblaze_types
Compiling package microblaze_v10_0_3.microblaze_isa
Compiling package microblaze_v10_0_3.mmu_types
Compiling package lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_funcs
Compiling module xil_defaultlib.BRAM_Interconnect(addr1_0=24,add...
Compiling module xil_defaultlib.uc_system_BRAM_Interconnect_0_0
Compiling module xil_defaultlib.Output_Compare
Compiling module xil_defaultlib.uc_system_Output_Compare_0_0
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.uc_system_Timer_0_1
Compiling module xil_defaultlib.Timer(ADDRESS=12)
Compiling module xil_defaultlib.uc_system_Timer_1_0
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.wrap_brst [\wrap_brst(c_axi_addr_width=13,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_0_11.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.wr_chnl [\wr_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.rd_chnl [\rd_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.full_axi [\full_axi(c_s_axi_addr_width=13,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=20...]
Compiling architecture uc_system_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.uc_system_axi_bram_ctrl_0_0 [uc_system_axi_bram_ctrl_0_0_defa...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_single_bit=0,c_vecto...]
Compiling architecture imp of entity axi_gpio_v2_0_15.GPIO_Core [\GPIO_Core(c_aw=9,c_gpio_width=1...]
Compiling architecture imp of entity axi_gpio_v2_0_15.axi_gpio [\axi_gpio(c_family="artix7",c_gp...]
Compiling architecture uc_system_axi_gpio_0_0_arch of entity xil_defaultlib.uc_system_axi_gpio_0_0 [uc_system_axi_gpio_0_0_default]
Compiling module axi_protocol_converter_v2_1_13.axi_protocol_converter_v2_1_13_a...
Compiling module xil_defaultlib.uc_system_auto_pc_0
Compiling module xil_defaultlib.m00_couplers_imp_CL8XN8
Compiling module xil_defaultlib.m01_couplers_imp_1XIA5N0
Compiling module xil_defaultlib.m02_couplers_imp_OXA1LX
Compiling module xil_defaultlib.m03_couplers_imp_13GJAIL
Compiling module xil_defaultlib.s00_couplers_imp_1EAWDMW
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_addr_decode...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_splitter(C_...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_splitter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_register_slice_v2_1_13.axi_register_slice_v2_1_13_axic_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_decerr_slav...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_crossbar_sa...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_axi_crossba...
Compiling module xil_defaultlib.uc_system_xbar_1
Compiling module xil_defaultlib.uc_system_microblaze_core_axi_pe...
Compiling architecture imp of entity axi_timer_v2_0_15.mux_onehot_f [\mux_onehot_f(c_nb=6,c_family="a...]
Compiling architecture imp of entity axi_timer_v2_0_15.counter_f [\counter_f(c_num_bits=32,c_famil...]
Compiling architecture imp of entity axi_timer_v2_0_15.count_module [\count_module(c_family="artix7")...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111001010")(0...]
Compiling architecture fdrse_v of entity unisim.FDRSE [fdrse_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_mtbf_stages=4)\]
Compiling architecture imp of entity axi_timer_v2_0_15.timer_control [\timer_control(c_ard_num_ce_arra...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture fdrs_v of entity unisim.FDRS [fdrs_default]
Compiling architecture imp of entity axi_timer_v2_0_15.tc_core [\tc_core(c_family="artix7",c_ard...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=5,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture imp of entity axi_timer_v2_0_15.axi_timer [\axi_timer(c_family="artix7")(1,...]
Compiling architecture uc_system_axi_timer_0_0_arch of entity xil_defaultlib.uc_system_axi_timer_0_0 [uc_system_axi_timer_0_0_default]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.baudrate [\baudrate(c_ratio=651)\]
Compiling architecture behavioral of entity axi_uartlite_v2_0_17.dynshreg_i_f [\dynshreg_i_f(c_depth=16,c_famil...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_family=...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_rx [\uartlite_rx(c_family="artix7")(...]
Compiling architecture behavioral of entity axi_uartlite_v2_0_17.dynshreg_i_f [\dynshreg_i_f(c_depth=16,c_init_...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_tx [\uartlite_tx(c_family="artix7")(...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_core [\uartlite_core(c_family="artix7"...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=4,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.axi_uartlite [\axi_uartlite(c_family="artix7")...]
Compiling architecture uc_system_axi_uartlite_0_0_arch of entity xil_defaultlib.uc_system_axi_uartlite_0_0 [uc_system_axi_uartlite_0_0_defau...]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.uc_system_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.uc_system_clk_wiz_0_0
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_bit [\mb_sync_bit(c_levels=1)\]
Compiling architecture imp of entity microblaze_v10_0_3.DAXI_interface [\DAXI_interface(c_data_size=32,c...]
Compiling architecture and2b1l_v of entity unisim.AND2B1L [and2b1l_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_AND2B1L [\MB_AND2B1L(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.interrupt_mode_converter [\interrupt_mode_converter(c_inte...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDRE [\MB_FDRE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXCY_XORCY [\MB_MUXCY_XORCY(c_target=artix7)...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXF7 [\MB_MUXF7(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDR [\MB_FDR(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.PC_Module_gti [\PC_Module_gti(c_data_size=32,c_...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fds_v of entity unisim.FDS [fds_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDS [\MB_FDS(c_target=artix7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture imp of entity microblaze_v10_0_3.PreFetch_Buffer_gti [\PreFetch_Buffer_gti(c_data_size...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXCY [\MB_MUXCY(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.carry_and [\carry_and(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.jump_logic [\jump_logic(c_instr_size=32,c_ta...]
Compiling architecture imp of entity microblaze_v10_0_3.carry_or [\carry_or(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.Decode_gti [\Decode_gti(c_data_size=32,c_ins...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000001111111100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture ram32m_v of entity unisim.RAM32M [ram32m_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_RAM32M [\MB_RAM32M(c_target=artix7,c_use...]
Compiling architecture imp of entity microblaze_v10_0_3.Register_File_gti [\Register_File_gti(c_data_size=3...]
Compiling architecture imp of entity microblaze_v10_0_3.Operand_Select_gti [\Operand_Select_gti(c_data_size=...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="011000000111101010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v10_0_3.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100000011110101010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101000001010")(0...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT4 [\MB_LUT4(c_target=artix7,init="1...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MULT_AND [\MB_MULT_AND(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture imp of entity microblaze_v10_0_3.ALU [\ALU(c_data_size=32,c_allow_lut6...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.Shift_Logic_Module_gti [\Shift_Logic_Module_gti(c_data_s...]
Compiling architecture imp of entity microblaze_v10_0_3.mul_unit [\mul_unit(c_data_size=32,c_targe...]
Compiling architecture imp of entity microblaze_v10_0_3.Barrel_Shifter_gti [\Barrel_Shifter_gti(c_data_size=...]
Compiling architecture imp of entity microblaze_v10_0_3.WB_Mux_Bit [\WB_Mux_Bit(c_target=artix7,c_lu...]
Compiling architecture imp of entity microblaze_v10_0_3.WB_Mux [\WB_Mux(c_data_size=32,c_daddr_s...]
Compiling architecture imp of entity microblaze_v10_0_3.Zero_Detect_gti [\Zero_Detect_gti(c_data_size=32,...]
Compiling architecture imp of entity microblaze_v10_0_3.Byte_Doublet_Handle_gti [\Byte_Doublet_Handle_gti(c_data_...]
Compiling architecture imp of entity microblaze_v10_0_3.Data_Flow_Logic [\Data_Flow_Logic(c_data_size=32,...]
Compiling architecture msr_reg of entity microblaze_v10_0_3.msr_reg_gti [\msr_reg_gti(c_data_size=32,c_ta...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111110000000011...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v10_0_3.mux_bus [\mux_bus(c_target=artix7,c_allow...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="100101101001011010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDE [\MB_FDE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.exception_registers_gti [\exception_registers_gti(c_data_...]
Compiling architecture imp of entity microblaze_v10_0_3.Fpu [\Fpu(c_data_size=32,c_target=art...]
Compiling architecture imp of entity microblaze_v10_0_3.PVR [\PVR(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v10_0_3.Data_Flow_gti [\Data_Flow_gti(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v10_0_3.read_data_mux [\read_data_mux(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v10_0_3.instr_mux [\instr_mux(c_instr_size=32,c_tar...]
Compiling architecture imp of entity microblaze_v10_0_3.MMU [\MMU(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze_GTi [\MicroBlaze_GTi(c_num_sync_ff_cl...]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_bit [mb_sync_bit_default]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze_Core [\MicroBlaze_Core(c_freq=10000000...]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze [\MicroBlaze(c_freq=100000000,c_e...]
Compiling architecture uc_system_microblaze_0_0_arch of entity xil_defaultlib.uc_system_microblaze_0_0 [uc_system_microblaze_0_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_mux [\lmb_mux(c_baseaddr="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture uc_system_dlmb_bram_if_cntlr_0_arch of entity xil_defaultlib.uc_system_dlmb_bram_if_cntlr_0 [uc_system_dlmb_bram_if_cntlr_0_d...]
Compiling architecture imp of entity lmb_v10_v3_0_9.lmb_v10 [\lmb_v10(c_lmb_num_slaves=1)\]
Compiling architecture uc_system_dlmb_v10_0_arch of entity xil_defaultlib.uc_system_dlmb_v10_0 [uc_system_dlmb_v10_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_mux [\lmb_mux(c_baseaddr="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture uc_system_ilmb_bram_if_cntlr_0_arch of entity xil_defaultlib.uc_system_ilmb_bram_if_cntlr_0 [uc_system_ilmb_bram_if_cntlr_0_d...]
Compiling architecture uc_system_ilmb_v10_0_arch of entity xil_defaultlib.uc_system_ilmb_v10_0 [uc_system_ilmb_v10_0_default]
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="art...
Compiling module xil_defaultlib.uc_system_lmb_bram_0
Compiling module xil_defaultlib.microblaze_core_local_memory_imp...
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.proc_sys_reset [\proc_sys_reset(c_family="artix7...]
Compiling architecture uc_system_proc_sys_reset_0_0_arch of entity xil_defaultlib.uc_system_proc_sys_reset_0_0 [uc_system_proc_sys_reset_0_0_def...]
Compiling module xil_defaultlib.uc_system
Compiling module xil_defaultlib.uc_system_wrapper
Compiling module xil_defaultlib.sim_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 3186.320 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '20' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 3186.320 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
Block Memory Generator module sim_tb.uc.uc_system_i.microblaze_core_local_memory.lmb_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:30 . Memory (MB): peak = 3190.770 ; gain = 4.449
run 20 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Generating merged BMM file for the design top 'sim_tb'...
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'sim_tb'...
Generating merged BMM file for the design top 'sim_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'sim_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
"xvlog -m64 --relax -prj sim_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/BRAM_Interconnect_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_Interconnect
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Timer_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Output_Compare_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Output_Compare
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_lmb_bram_0/sim/uc_system_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_xbar_1/sim/uc_system_xbar_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_xbar_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_CL8XN8
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1XIA5N0
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_OXA1LX
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_13GJAIL
INFO: [VRFC 10-311] analyzing module microblaze_core_local_memory_imp_1NATDEJ
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1EAWDMW
INFO: [VRFC 10-311] analyzing module uc_system
INFO: [VRFC 10-311] analyzing module uc_system_microblaze_core_axi_periph_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_BRAM_Interconnect_0_0/sim/uc_system_BRAM_Interconnect_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_BRAM_Interconnect_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_0_1/sim/uc_system_Timer_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_1_0/sim/uc_system_Timer_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Output_Compare_0_0/sim/uc_system_Output_Compare_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Output_Compare_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_auto_pc_0/sim/uc_system_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj sim_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_microblaze_0_0/sim/uc_system_microblaze_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_microblaze_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_proc_sys_reset_0_0/sim/uc_system_proc_sys_reset_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_proc_sys_reset_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_timer_0_0/sim/uc_system_axi_timer_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_timer_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_gpio_0_0/sim/uc_system_axi_gpio_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_gpio_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_v10_0/sim/uc_system_dlmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_v10_0/sim/uc_system_ilmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_bram_if_cntlr_0/sim/uc_system_dlmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_bram_if_cntlr_0/sim/uc_system_ilmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_bram_ctrl_0_0/sim/uc_system_axi_bram_ctrl_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_bram_ctrl_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_uartlite_0_0/sim/uc_system_axi_uartlite_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_uartlite_0_0
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 206035205e6a4252becb06e547722e01 --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v10_0_3 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_11 -L axi_lite_ipif_v3_0_4 -L lib_pkg_v1_0_2 -L axi_timer_v2_0_15 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_15 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_12 -L blk_mem_gen_v8_3_6 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_13 -L fifo_generator_v13_1_4 -L axi_data_fifo_v2_1_12 -L axi_crossbar_v2_1_14 -L axi_bram_ctrl_v4_0_11 -L lib_srl_fifo_v1_0_2 -L axi_uartlite_v2_0_17 -L axi_protocol_converter_v2_1_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_behav xil_defaultlib.sim_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 12 for port m_axi_arprot [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:2367]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 12 for port m_axi_awprot [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:2371]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package axi_bram_ctrl_v4_0_11.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package axi_timer_v2_0_15.tc_types
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package microblaze_v10_0_3.microblaze_types
Compiling package microblaze_v10_0_3.microblaze_isa
Compiling package microblaze_v10_0_3.mmu_types
Compiling package lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_funcs
Compiling module xil_defaultlib.BRAM_Interconnect(addr1_0=24,add...
Compiling module xil_defaultlib.uc_system_BRAM_Interconnect_0_0
Compiling module xil_defaultlib.Output_Compare
Compiling module xil_defaultlib.uc_system_Output_Compare_0_0
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.uc_system_Timer_0_1
Compiling module xil_defaultlib.Timer(ADDRESS=12)
Compiling module xil_defaultlib.uc_system_Timer_1_0
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.wrap_brst [\wrap_brst(c_axi_addr_width=13,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_0_11.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.wr_chnl [\wr_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.rd_chnl [\rd_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.full_axi [\full_axi(c_s_axi_addr_width=13,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=20...]
Compiling architecture uc_system_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.uc_system_axi_bram_ctrl_0_0 [uc_system_axi_bram_ctrl_0_0_defa...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_single_bit=0,c_vecto...]
Compiling architecture imp of entity axi_gpio_v2_0_15.GPIO_Core [\GPIO_Core(c_aw=9,c_gpio_width=1...]
Compiling architecture imp of entity axi_gpio_v2_0_15.axi_gpio [\axi_gpio(c_family="artix7",c_gp...]
Compiling architecture uc_system_axi_gpio_0_0_arch of entity xil_defaultlib.uc_system_axi_gpio_0_0 [uc_system_axi_gpio_0_0_default]
Compiling module axi_protocol_converter_v2_1_13.axi_protocol_converter_v2_1_13_a...
Compiling module xil_defaultlib.uc_system_auto_pc_0
Compiling module xil_defaultlib.m00_couplers_imp_CL8XN8
Compiling module xil_defaultlib.m01_couplers_imp_1XIA5N0
Compiling module xil_defaultlib.m02_couplers_imp_OXA1LX
Compiling module xil_defaultlib.m03_couplers_imp_13GJAIL
Compiling module xil_defaultlib.s00_couplers_imp_1EAWDMW
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_addr_decode...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_splitter(C_...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_splitter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_register_slice_v2_1_13.axi_register_slice_v2_1_13_axic_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_decerr_slav...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_crossbar_sa...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_axi_crossba...
Compiling module xil_defaultlib.uc_system_xbar_1
Compiling module xil_defaultlib.uc_system_microblaze_core_axi_pe...
Compiling architecture imp of entity axi_timer_v2_0_15.mux_onehot_f [\mux_onehot_f(c_nb=6,c_family="a...]
Compiling architecture imp of entity axi_timer_v2_0_15.counter_f [\counter_f(c_num_bits=32,c_famil...]
Compiling architecture imp of entity axi_timer_v2_0_15.count_module [\count_module(c_family="artix7")...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111001010")(0...]
Compiling architecture fdrse_v of entity unisim.FDRSE [fdrse_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_mtbf_stages=4)\]
Compiling architecture imp of entity axi_timer_v2_0_15.timer_control [\timer_control(c_ard_num_ce_arra...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture fdrs_v of entity unisim.FDRS [fdrs_default]
Compiling architecture imp of entity axi_timer_v2_0_15.tc_core [\tc_core(c_family="artix7",c_ard...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=5,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture imp of entity axi_timer_v2_0_15.axi_timer [\axi_timer(c_family="artix7")(1,...]
Compiling architecture uc_system_axi_timer_0_0_arch of entity xil_defaultlib.uc_system_axi_timer_0_0 [uc_system_axi_timer_0_0_default]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.baudrate [\baudrate(c_ratio=651)\]
Compiling architecture behavioral of entity axi_uartlite_v2_0_17.dynshreg_i_f [\dynshreg_i_f(c_depth=16,c_famil...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_family=...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_rx [\uartlite_rx(c_family="artix7")(...]
Compiling architecture behavioral of entity axi_uartlite_v2_0_17.dynshreg_i_f [\dynshreg_i_f(c_depth=16,c_init_...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_tx [\uartlite_tx(c_family="artix7")(...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_core [\uartlite_core(c_family="artix7"...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=4,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.axi_uartlite [\axi_uartlite(c_family="artix7")...]
Compiling architecture uc_system_axi_uartlite_0_0_arch of entity xil_defaultlib.uc_system_axi_uartlite_0_0 [uc_system_axi_uartlite_0_0_defau...]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.uc_system_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.uc_system_clk_wiz_0_0
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_bit [\mb_sync_bit(c_levels=1)\]
Compiling architecture imp of entity microblaze_v10_0_3.DAXI_interface [\DAXI_interface(c_data_size=32,c...]
Compiling architecture and2b1l_v of entity unisim.AND2B1L [and2b1l_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_AND2B1L [\MB_AND2B1L(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.interrupt_mode_converter [\interrupt_mode_converter(c_inte...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDRE [\MB_FDRE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXCY_XORCY [\MB_MUXCY_XORCY(c_target=artix7)...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXF7 [\MB_MUXF7(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDR [\MB_FDR(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.PC_Module_gti [\PC_Module_gti(c_data_size=32,c_...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fds_v of entity unisim.FDS [fds_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDS [\MB_FDS(c_target=artix7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture imp of entity microblaze_v10_0_3.PreFetch_Buffer_gti [\PreFetch_Buffer_gti(c_data_size...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXCY [\MB_MUXCY(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.carry_and [\carry_and(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.jump_logic [\jump_logic(c_instr_size=32,c_ta...]
Compiling architecture imp of entity microblaze_v10_0_3.carry_or [\carry_or(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.Decode_gti [\Decode_gti(c_data_size=32,c_ins...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000001111111100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture ram32m_v of entity unisim.RAM32M [ram32m_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_RAM32M [\MB_RAM32M(c_target=artix7,c_use...]
Compiling architecture imp of entity microblaze_v10_0_3.Register_File_gti [\Register_File_gti(c_data_size=3...]
Compiling architecture imp of entity microblaze_v10_0_3.Operand_Select_gti [\Operand_Select_gti(c_data_size=...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="011000000111101010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v10_0_3.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100000011110101010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101000001010")(0...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT4 [\MB_LUT4(c_target=artix7,init="1...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MULT_AND [\MB_MULT_AND(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture imp of entity microblaze_v10_0_3.ALU [\ALU(c_data_size=32,c_allow_lut6...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.Shift_Logic_Module_gti [\Shift_Logic_Module_gti(c_data_s...]
Compiling architecture imp of entity microblaze_v10_0_3.mul_unit [\mul_unit(c_data_size=32,c_targe...]
Compiling architecture imp of entity microblaze_v10_0_3.Barrel_Shifter_gti [\Barrel_Shifter_gti(c_data_size=...]
Compiling architecture imp of entity microblaze_v10_0_3.WB_Mux_Bit [\WB_Mux_Bit(c_target=artix7,c_lu...]
Compiling architecture imp of entity microblaze_v10_0_3.WB_Mux [\WB_Mux(c_data_size=32,c_daddr_s...]
Compiling architecture imp of entity microblaze_v10_0_3.Zero_Detect_gti [\Zero_Detect_gti(c_data_size=32,...]
Compiling architecture imp of entity microblaze_v10_0_3.Byte_Doublet_Handle_gti [\Byte_Doublet_Handle_gti(c_data_...]
Compiling architecture imp of entity microblaze_v10_0_3.Data_Flow_Logic [\Data_Flow_Logic(c_data_size=32,...]
Compiling architecture msr_reg of entity microblaze_v10_0_3.msr_reg_gti [\msr_reg_gti(c_data_size=32,c_ta...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111110000000011...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v10_0_3.mux_bus [\mux_bus(c_target=artix7,c_allow...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="100101101001011010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDE [\MB_FDE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.exception_registers_gti [\exception_registers_gti(c_data_...]
Compiling architecture imp of entity microblaze_v10_0_3.Fpu [\Fpu(c_data_size=32,c_target=art...]
Compiling architecture imp of entity microblaze_v10_0_3.PVR [\PVR(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v10_0_3.Data_Flow_gti [\Data_Flow_gti(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v10_0_3.read_data_mux [\read_data_mux(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v10_0_3.instr_mux [\instr_mux(c_instr_size=32,c_tar...]
Compiling architecture imp of entity microblaze_v10_0_3.MMU [\MMU(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze_GTi [\MicroBlaze_GTi(c_num_sync_ff_cl...]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_bit [mb_sync_bit_default]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze_Core [\MicroBlaze_Core(c_freq=10000000...]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze [\MicroBlaze(c_freq=100000000,c_e...]
Compiling architecture uc_system_microblaze_0_0_arch of entity xil_defaultlib.uc_system_microblaze_0_0 [uc_system_microblaze_0_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_mux [\lmb_mux(c_baseaddr="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture uc_system_dlmb_bram_if_cntlr_0_arch of entity xil_defaultlib.uc_system_dlmb_bram_if_cntlr_0 [uc_system_dlmb_bram_if_cntlr_0_d...]
Compiling architecture imp of entity lmb_v10_v3_0_9.lmb_v10 [\lmb_v10(c_lmb_num_slaves=1)\]
Compiling architecture uc_system_dlmb_v10_0_arch of entity xil_defaultlib.uc_system_dlmb_v10_0 [uc_system_dlmb_v10_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_mux [\lmb_mux(c_baseaddr="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture uc_system_ilmb_bram_if_cntlr_0_arch of entity xil_defaultlib.uc_system_ilmb_bram_if_cntlr_0 [uc_system_ilmb_bram_if_cntlr_0_d...]
Compiling architecture uc_system_ilmb_v10_0_arch of entity xil_defaultlib.uc_system_ilmb_v10_0 [uc_system_ilmb_v10_0_default]
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="art...
Compiling module xil_defaultlib.uc_system_lmb_bram_0
Compiling module xil_defaultlib.microblaze_core_local_memory_imp...
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.proc_sys_reset [\proc_sys_reset(c_family="artix7...]
Compiling architecture uc_system_proc_sys_reset_0_0_arch of entity xil_defaultlib.uc_system_proc_sys_reset_0_0 [uc_system_proc_sys_reset_0_0_def...]
Compiling module xil_defaultlib.uc_system
Compiling module xil_defaultlib.uc_system_wrapper
Compiling module xil_defaultlib.sim_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/xsim.dir/sim_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/xsim.dir/sim_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Dec 13 00:40:27 2017. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 13 00:40:27 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 3190.848 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '23' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_tb_behav -key {Behavioral:sim_1:Functional:sim_tb} -tclbatch {sim_tb.tcl} -view {D:/projects/itmo/io_lab2/io_lab2/sim_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
open_wave_config D:/projects/itmo/io_lab2/io_lab2/sim_tb_behav.wcfg
source sim_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module sim_tb.uc.uc_system_i.microblaze_core_local_memory.lmb_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:29 . Memory (MB): peak = 3194.414 ; gain = 3.566
run 20 us
relaunch_sim
Generating merged BMM file for the design top 'sim_tb'...
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'sim_tb'...
Generating merged BMM file for the design top 'sim_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'sim_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
"xvlog -m64 --relax -prj sim_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/BRAM_Interconnect_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_Interconnect
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Timer_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Output_Compare_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Output_Compare
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_lmb_bram_0/sim/uc_system_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_xbar_1/sim/uc_system_xbar_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_xbar_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_CL8XN8
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1XIA5N0
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_OXA1LX
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_13GJAIL
INFO: [VRFC 10-311] analyzing module microblaze_core_local_memory_imp_1NATDEJ
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1EAWDMW
INFO: [VRFC 10-311] analyzing module uc_system
INFO: [VRFC 10-311] analyzing module uc_system_microblaze_core_axi_periph_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_BRAM_Interconnect_0_0/sim/uc_system_BRAM_Interconnect_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_BRAM_Interconnect_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_0_1/sim/uc_system_Timer_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_1_0/sim/uc_system_Timer_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Output_Compare_0_0/sim/uc_system_Output_Compare_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Output_Compare_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_auto_pc_0/sim/uc_system_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj sim_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_microblaze_0_0/sim/uc_system_microblaze_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_microblaze_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_proc_sys_reset_0_0/sim/uc_system_proc_sys_reset_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_proc_sys_reset_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_timer_0_0/sim/uc_system_axi_timer_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_timer_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_gpio_0_0/sim/uc_system_axi_gpio_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_gpio_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_v10_0/sim/uc_system_dlmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_v10_0/sim/uc_system_ilmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_bram_if_cntlr_0/sim/uc_system_dlmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_bram_if_cntlr_0/sim/uc_system_ilmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_bram_ctrl_0_0/sim/uc_system_axi_bram_ctrl_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_bram_ctrl_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_uartlite_0_0/sim/uc_system_axi_uartlite_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_uartlite_0_0
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Generating merged BMM file for the design top 'sim_tb'...
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 206035205e6a4252becb06e547722e01 --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v10_0_3 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_11 -L axi_lite_ipif_v3_0_4 -L lib_pkg_v1_0_2 -L axi_timer_v2_0_15 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_15 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_12 -L blk_mem_gen_v8_3_6 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_13 -L fifo_generator_v13_1_4 -L axi_data_fifo_v2_1_12 -L axi_crossbar_v2_1_14 -L axi_bram_ctrl_v4_0_11 -L lib_srl_fifo_v1_0_2 -L axi_uartlite_v2_0_17 -L axi_protocol_converter_v2_1_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_behav xil_defaultlib.sim_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 12 for port m_axi_arprot [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:2367]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 12 for port m_axi_awprot [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:2371]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package axi_bram_ctrl_v4_0_11.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package axi_timer_v2_0_15.tc_types
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package microblaze_v10_0_3.microblaze_types
Compiling package microblaze_v10_0_3.microblaze_isa
Compiling package microblaze_v10_0_3.mmu_types
Compiling package lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_funcs
Compiling module xil_defaultlib.BRAM_Interconnect(addr1_0=24,add...
Compiling module xil_defaultlib.uc_system_BRAM_Interconnect_0_0
Compiling module xil_defaultlib.Output_Compare
Compiling module xil_defaultlib.uc_system_Output_Compare_0_0
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.uc_system_Timer_0_1
Compiling module xil_defaultlib.Timer(ADDRESS=12)
Compiling module xil_defaultlib.uc_system_Timer_1_0
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.wrap_brst [\wrap_brst(c_axi_addr_width=13,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_0_11.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.wr_chnl [\wr_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.rd_chnl [\rd_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.full_axi [\full_axi(c_s_axi_addr_width=13,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=20...]
Compiling architecture uc_system_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.uc_system_axi_bram_ctrl_0_0 [uc_system_axi_bram_ctrl_0_0_defa...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_single_bit=0,c_vecto...]
Compiling architecture imp of entity axi_gpio_v2_0_15.GPIO_Core [\GPIO_Core(c_aw=9,c_gpio_width=1...]
Compiling architecture imp of entity axi_gpio_v2_0_15.axi_gpio [\axi_gpio(c_family="artix7",c_gp...]
Compiling architecture uc_system_axi_gpio_0_0_arch of entity xil_defaultlib.uc_system_axi_gpio_0_0 [uc_system_axi_gpio_0_0_default]
Compiling module axi_protocol_converter_v2_1_13.axi_protocol_converter_v2_1_13_a...
Compiling module xil_defaultlib.uc_system_auto_pc_0
Compiling module xil_defaultlib.m00_couplers_imp_CL8XN8
Compiling module xil_defaultlib.m01_couplers_imp_1XIA5N0
Compiling module xil_defaultlib.m02_couplers_imp_OXA1LX
Compiling module xil_defaultlib.m03_couplers_imp_13GJAIL
Compiling module xil_defaultlib.s00_couplers_imp_1EAWDMW
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_addr_decode...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_splitter(C_...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_splitter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_register_slice_v2_1_13.axi_register_slice_v2_1_13_axic_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_decerr_slav...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_crossbar_sa...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_axi_crossba...
Compiling module xil_defaultlib.uc_system_xbar_1
Compiling module xil_defaultlib.uc_system_microblaze_core_axi_pe...
Compiling architecture imp of entity axi_timer_v2_0_15.mux_onehot_f [\mux_onehot_f(c_nb=6,c_family="a...]
Compiling architecture imp of entity axi_timer_v2_0_15.counter_f [\counter_f(c_num_bits=32,c_famil...]
Compiling architecture imp of entity axi_timer_v2_0_15.count_module [\count_module(c_family="artix7")...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111001010")(0...]
Compiling architecture fdrse_v of entity unisim.FDRSE [fdrse_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_mtbf_stages=4)\]
Compiling architecture imp of entity axi_timer_v2_0_15.timer_control [\timer_control(c_ard_num_ce_arra...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture fdrs_v of entity unisim.FDRS [fdrs_default]
Compiling architecture imp of entity axi_timer_v2_0_15.tc_core [\tc_core(c_family="artix7",c_ard...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=5,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture imp of entity axi_timer_v2_0_15.axi_timer [\axi_timer(c_family="artix7")(1,...]
Compiling architecture uc_system_axi_timer_0_0_arch of entity xil_defaultlib.uc_system_axi_timer_0_0 [uc_system_axi_timer_0_0_default]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.baudrate [\baudrate(c_ratio=651)\]
Compiling architecture behavioral of entity axi_uartlite_v2_0_17.dynshreg_i_f [\dynshreg_i_f(c_depth=16,c_famil...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_family=...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_rx [\uartlite_rx(c_family="artix7")(...]
Compiling architecture behavioral of entity axi_uartlite_v2_0_17.dynshreg_i_f [\dynshreg_i_f(c_depth=16,c_init_...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_tx [\uartlite_tx(c_family="artix7")(...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_core [\uartlite_core(c_family="artix7"...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=4,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.axi_uartlite [\axi_uartlite(c_family="artix7")...]
Compiling architecture uc_system_axi_uartlite_0_0_arch of entity xil_defaultlib.uc_system_axi_uartlite_0_0 [uc_system_axi_uartlite_0_0_defau...]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.uc_system_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.uc_system_clk_wiz_0_0
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_bit [\mb_sync_bit(c_levels=1)\]
Compiling architecture imp of entity microblaze_v10_0_3.DAXI_interface [\DAXI_interface(c_data_size=32,c...]
Compiling architecture and2b1l_v of entity unisim.AND2B1L [and2b1l_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_AND2B1L [\MB_AND2B1L(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.interrupt_mode_converter [\interrupt_mode_converter(c_inte...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDRE [\MB_FDRE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXCY_XORCY [\MB_MUXCY_XORCY(c_target=artix7)...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXF7 [\MB_MUXF7(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDR [\MB_FDR(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.PC_Module_gti [\PC_Module_gti(c_data_size=32,c_...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fds_v of entity unisim.FDS [fds_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDS [\MB_FDS(c_target=artix7)\]
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture imp of entity microblaze_v10_0_3.PreFetch_Buffer_gti [\PreFetch_Buffer_gti(c_data_size...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXCY [\MB_MUXCY(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.carry_and [\carry_and(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.jump_logic [\jump_logic(c_instr_size=32,c_ta...]
Compiling architecture imp of entity microblaze_v10_0_3.carry_or [\carry_or(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.Decode_gti [\Decode_gti(c_data_size=32,c_ins...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000001111111100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture ram32m_v of entity unisim.RAM32M [ram32m_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_RAM32M [\MB_RAM32M(c_target=artix7,c_use...]
Compiling architecture imp of entity microblaze_v10_0_3.Register_File_gti [\Register_File_gti(c_data_size=3...]
Compiling architecture imp of entity microblaze_v10_0_3.Operand_Select_gti [\Operand_Select_gti(c_data_size=...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="011000000111101010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v10_0_3.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100000011110101010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101000001010")(0...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT4 [\MB_LUT4(c_target=artix7,init="1...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MULT_AND [\MB_MULT_AND(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture imp of entity microblaze_v10_0_3.ALU [\ALU(c_data_size=32,c_allow_lut6...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.Shift_Logic_Module_gti [\Shift_Logic_Module_gti(c_data_s...]
Compiling architecture imp of entity microblaze_v10_0_3.mul_unit [\mul_unit(c_data_size=32,c_targe...]
Compiling architecture imp of entity microblaze_v10_0_3.Barrel_Shifter_gti [\Barrel_Shifter_gti(c_data_size=...]
Compiling architecture imp of entity microblaze_v10_0_3.WB_Mux_Bit [\WB_Mux_Bit(c_target=artix7,c_lu...]
Compiling architecture imp of entity microblaze_v10_0_3.WB_Mux [\WB_Mux(c_data_size=32,c_daddr_s...]
Compiling architecture imp of entity microblaze_v10_0_3.Zero_Detect_gti [\Zero_Detect_gti(c_data_size=32,...]
Compiling architecture imp of entity microblaze_v10_0_3.Byte_Doublet_Handle_gti [\Byte_Doublet_Handle_gti(c_data_...]
Compiling architecture imp of entity microblaze_v10_0_3.Data_Flow_Logic [\Data_Flow_Logic(c_data_size=32,...]
Compiling architecture msr_reg of entity microblaze_v10_0_3.msr_reg_gti [\msr_reg_gti(c_data_size=32,c_ta...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111110000000011...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 3194.566 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 3194.566 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
open_bd_design {D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd}
relaunch_sim
Generating merged BMM file for the design top 'sim_tb'...
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'sim_tb'...
Generating merged BMM file for the design top 'sim_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'sim_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
"xvlog -m64 --relax -prj sim_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/BRAM_Interconnect_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_Interconnect
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Timer_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Output_Compare_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Output_Compare
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_lmb_bram_0/sim/uc_system_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_xbar_1/sim/uc_system_xbar_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_xbar_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_CL8XN8
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1XIA5N0
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_OXA1LX
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_13GJAIL
INFO: [VRFC 10-311] analyzing module microblaze_core_local_memory_imp_1NATDEJ
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1EAWDMW
INFO: [VRFC 10-311] analyzing module uc_system
INFO: [VRFC 10-311] analyzing module uc_system_microblaze_core_axi_periph_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_BRAM_Interconnect_0_0/sim/uc_system_BRAM_Interconnect_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_BRAM_Interconnect_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_0_1/sim/uc_system_Timer_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_1_0/sim/uc_system_Timer_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Output_Compare_0_0/sim/uc_system_Output_Compare_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Output_Compare_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_auto_pc_0/sim/uc_system_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj sim_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_microblaze_0_0/sim/uc_system_microblaze_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_microblaze_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_proc_sys_reset_0_0/sim/uc_system_proc_sys_reset_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_proc_sys_reset_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_timer_0_0/sim/uc_system_axi_timer_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_timer_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_gpio_0_0/sim/uc_system_axi_gpio_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_gpio_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_v10_0/sim/uc_system_dlmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_v10_0/sim/uc_system_ilmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_bram_if_cntlr_0/sim/uc_system_dlmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_bram_if_cntlr_0/sim/uc_system_ilmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_bram_ctrl_0_0/sim/uc_system_axi_bram_ctrl_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_bram_ctrl_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_uartlite_0_0/sim/uc_system_axi_uartlite_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_uartlite_0_0
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Generating merged BMM file for the design top 'sim_tb'...
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 206035205e6a4252becb06e547722e01 --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v10_0_3 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_11 -L axi_lite_ipif_v3_0_4 -L lib_pkg_v1_0_2 -L axi_timer_v2_0_15 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_15 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_12 -L blk_mem_gen_v8_3_6 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_13 -L fifo_generator_v13_1_4 -L axi_data_fifo_v2_1_12 -L axi_crossbar_v2_1_14 -L axi_bram_ctrl_v4_0_11 -L lib_srl_fifo_v1_0_2 -L axi_uartlite_v2_0_17 -L axi_protocol_converter_v2_1_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_behav xil_defaultlib.sim_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 12 for port m_axi_arprot [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:2367]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 12 for port m_axi_awprot [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:2371]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package axi_bram_ctrl_v4_0_11.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package axi_timer_v2_0_15.tc_types
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package microblaze_v10_0_3.microblaze_types
Compiling package microblaze_v10_0_3.microblaze_isa
Compiling package microblaze_v10_0_3.mmu_types
Compiling package lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_funcs
Compiling module xil_defaultlib.BRAM_Interconnect(addr1_0=24,add...
Compiling module xil_defaultlib.uc_system_BRAM_Interconnect_0_0
Compiling module xil_defaultlib.Output_Compare
Compiling module xil_defaultlib.uc_system_Output_Compare_0_0
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.uc_system_Timer_0_1
Compiling module xil_defaultlib.Timer(ADDRESS=12)
Compiling module xil_defaultlib.uc_system_Timer_1_0
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.wrap_brst [\wrap_brst(c_axi_addr_width=13,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_0_11.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.wr_chnl [\wr_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.rd_chnl [\rd_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.full_axi [\full_axi(c_s_axi_addr_width=13,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=20...]
Compiling architecture uc_system_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.uc_system_axi_bram_ctrl_0_0 [uc_system_axi_bram_ctrl_0_0_defa...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_single_bit=0,c_vecto...]
Compiling architecture imp of entity axi_gpio_v2_0_15.GPIO_Core [\GPIO_Core(c_aw=9,c_gpio_width=1...]
Compiling architecture imp of entity axi_gpio_v2_0_15.axi_gpio [\axi_gpio(c_family="artix7",c_gp...]
Compiling architecture uc_system_axi_gpio_0_0_arch of entity xil_defaultlib.uc_system_axi_gpio_0_0 [uc_system_axi_gpio_0_0_default]
Compiling module axi_protocol_converter_v2_1_13.axi_protocol_converter_v2_1_13_a...
Compiling module xil_defaultlib.uc_system_auto_pc_0
Compiling module xil_defaultlib.m00_couplers_imp_CL8XN8
Compiling module xil_defaultlib.m01_couplers_imp_1XIA5N0
Compiling module xil_defaultlib.m02_couplers_imp_OXA1LX
Compiling module xil_defaultlib.m03_couplers_imp_13GJAIL
Compiling module xil_defaultlib.s00_couplers_imp_1EAWDMW
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_addr_decode...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_splitter(C_...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_splitter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_register_slice_v2_1_13.axi_register_slice_v2_1_13_axic_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_decerr_slav...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_crossbar_sa...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_axi_crossba...
Compiling module xil_defaultlib.uc_system_xbar_1
Compiling module xil_defaultlib.uc_system_microblaze_core_axi_pe...
Compiling architecture imp of entity axi_timer_v2_0_15.mux_onehot_f [\mux_onehot_f(c_nb=6,c_family="a...]
Compiling architecture imp of entity axi_timer_v2_0_15.counter_f [\counter_f(c_num_bits=32,c_famil...]
Compiling architecture imp of entity axi_timer_v2_0_15.count_module [\count_module(c_family="artix7")...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111001010")(0...]
Compiling architecture fdrse_v of entity unisim.FDRSE [fdrse_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_mtbf_stages=4)\]
Compiling architecture imp of entity axi_timer_v2_0_15.timer_control [\timer_control(c_ard_num_ce_arra...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture fdrs_v of entity unisim.FDRS [fdrs_default]
Compiling architecture imp of entity axi_timer_v2_0_15.tc_core [\tc_core(c_family="artix7",c_ard...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=5,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture imp of entity axi_timer_v2_0_15.axi_timer [\axi_timer(c_family="artix7")(1,...]
Compiling architecture uc_system_axi_timer_0_0_arch of entity xil_defaultlib.uc_system_axi_timer_0_0 [uc_system_axi_timer_0_0_default]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.baudrate [\baudrate(c_ratio=651)\]
Compiling architecture behavioral of entity axi_uartlite_v2_0_17.dynshreg_i_f [\dynshreg_i_f(c_depth=16,c_famil...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_family=...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_rx [\uartlite_rx(c_family="artix7")(...]
Compiling architecture behavioral of entity axi_uartlite_v2_0_17.dynshreg_i_f [\dynshreg_i_f(c_depth=16,c_init_...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_tx [\uartlite_tx(c_family="artix7")(...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_core [\uartlite_core(c_family="artix7"...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=4,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.axi_uartlite [\axi_uartlite(c_family="artix7")...]
Compiling architecture uc_system_axi_uartlite_0_0_arch of entity xil_defaultlib.uc_system_axi_uartlite_0_0 [uc_system_axi_uartlite_0_0_defau...]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.uc_system_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.uc_system_clk_wiz_0_0
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_bit [\mb_sync_bit(c_levels=1)\]
Compiling architecture imp of entity microblaze_v10_0_3.DAXI_interface [\DAXI_interface(c_data_size=32,c...]
Compiling architecture and2b1l_v of entity unisim.AND2B1L [and2b1l_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_AND2B1L [\MB_AND2B1L(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.interrupt_mode_converter [\interrupt_mode_converter(c_inte...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDRE [\MB_FDRE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXCY_XORCY [\MB_MUXCY_XORCY(c_target=artix7)...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXF7 [\MB_MUXF7(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDR [\MB_FDR(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.PC_Module_gti [\PC_Module_gti(c_data_size=32,c_...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fds_v of entity unisim.FDS [fds_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDS [\MB_FDS(c_target=artix7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture imp of entity microblaze_v10_0_3.PreFetch_Buffer_gti [\PreFetch_Buffer_gti(c_data_size...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXCY [\MB_MUXCY(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.carry_and [\carry_and(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.jump_logic [\jump_logic(c_instr_size=32,c_ta...]
Compiling architecture imp of entity microblaze_v10_0_3.carry_or [\carry_or(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.Decode_gti [\Decode_gti(c_data_size=32,c_ins...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000001111111100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture ram32m_v of entity unisim.RAM32M [ram32m_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_RAM32M [\MB_RAM32M(c_target=artix7,c_use...]
Compiling architecture imp of entity microblaze_v10_0_3.Register_File_gti [\Register_File_gti(c_data_size=3...]
Compiling architecture imp of entity microblaze_v10_0_3.Operand_Select_gti [\Operand_Select_gti(c_data_size=...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="011000000111101010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v10_0_3.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100000011110101010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101000001010")(0...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT4 [\MB_LUT4(c_target=artix7,init="1...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MULT_AND [\MB_MULT_AND(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture imp of entity microblaze_v10_0_3.ALU [\ALU(c_data_size=32,c_allow_lut6...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.Shift_Logic_Module_gti [\Shift_Logic_Module_gti(c_data_s...]
Compiling architecture imp of entity microblaze_v10_0_3.mul_unit [\mul_unit(c_data_size=32,c_targe...]
Compiling architecture imp of entity microblaze_v10_0_3.Barrel_Shifter_gti [\Barrel_Shifter_gti(c_data_size=...]
Compiling architecture imp of entity microblaze_v10_0_3.WB_Mux_Bit [\WB_Mux_Bit(c_target=artix7,c_lu...]
Compiling architecture imp of entity microblaze_v10_0_3.WB_Mux [\WB_Mux(c_data_size=32,c_daddr_s...]
Compiling architecture imp of entity microblaze_v10_0_3.Zero_Detect_gti [\Zero_Detect_gti(c_data_size=32,...]
Compiling architecture imp of entity microblaze_v10_0_3.Byte_Doublet_Handle_gti [\Byte_Doublet_Handle_gti(c_data_...]
Compiling architecture imp of entity microblaze_v10_0_3.Data_Flow_Logic [\Data_Flow_Logic(c_data_size=32,...]
Compiling architecture msr_reg of entity microblaze_v10_0_3.msr_reg_gti [\msr_reg_gti(c_data_size=32,c_ta...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111110000000011...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v10_0_3.mux_bus [\mux_bus(c_target=artix7,c_allow...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="100101101001011010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDE [\MB_FDE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.exception_registers_gti [\exception_registers_gti(c_data_...]
Compiling architecture imp of entity microblaze_v10_0_3.Fpu [\Fpu(c_data_size=32,c_target=art...]
Compiling architecture imp of entity microblaze_v10_0_3.PVR [\PVR(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v10_0_3.Data_Flow_gti [\Data_Flow_gti(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v10_0_3.read_data_mux [\read_data_mux(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v10_0_3.instr_mux [\instr_mux(c_instr_size=32,c_tar...]
Compiling architecture imp of entity microblaze_v10_0_3.MMU [\MMU(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze_GTi [\MicroBlaze_GTi(c_num_sync_ff_cl...]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_bit [mb_sync_bit_default]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze_Core [\MicroBlaze_Core(c_freq=10000000...]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze [\MicroBlaze(c_freq=100000000,c_e...]
Compiling architecture uc_system_microblaze_0_0_arch of entity xil_defaultlib.uc_system_microblaze_0_0 [uc_system_microblaze_0_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_mux [\lmb_mux(c_baseaddr="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture uc_system_dlmb_bram_if_cntlr_0_arch of entity xil_defaultlib.uc_system_dlmb_bram_if_cntlr_0 [uc_system_dlmb_bram_if_cntlr_0_d...]
Compiling architecture imp of entity lmb_v10_v3_0_9.lmb_v10 [\lmb_v10(c_lmb_num_slaves=1)\]
Compiling architecture uc_system_dlmb_v10_0_arch of entity xil_defaultlib.uc_system_dlmb_v10_0 [uc_system_dlmb_v10_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_mux [\lmb_mux(c_baseaddr="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture uc_system_ilmb_bram_if_cntlr_0_arch of entity xil_defaultlib.uc_system_ilmb_bram_if_cntlr_0 [uc_system_ilmb_bram_if_cntlr_0_d...]
Compiling architecture uc_system_ilmb_v10_0_arch of entity xil_defaultlib.uc_system_ilmb_v10_0 [uc_system_ilmb_v10_0_default]
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="art...
Compiling module xil_defaultlib.uc_system_lmb_bram_0
Compiling module xil_defaultlib.microblaze_core_local_memory_imp...
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.proc_sys_reset [\proc_sys_reset(c_family="artix7...]
Compiling architecture uc_system_proc_sys_reset_0_0_arch of entity xil_defaultlib.uc_system_proc_sys_reset_0_0 [uc_system_proc_sys_reset_0_0_def...]
Compiling module xil_defaultlib.uc_system
Compiling module xil_defaultlib.uc_system_wrapper
Compiling module xil_defaultlib.sim_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 3197.082 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '20' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 3197.082 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
Block Memory Generator module sim_tb.uc.uc_system_i.microblaze_core_local_memory.lmb_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 3202.039 ; gain = 7.473
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Generating merged BMM file for the design top 'sim_tb'...
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'sim_tb'...
Generating merged BMM file for the design top 'sim_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'sim_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
"xvlog -m64 --relax -prj sim_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/BRAM_Interconnect_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_Interconnect
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Timer_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Output_Compare_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Output_Compare
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_lmb_bram_0/sim/uc_system_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_xbar_1/sim/uc_system_xbar_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_xbar_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_CL8XN8
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1XIA5N0
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_OXA1LX
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_13GJAIL
INFO: [VRFC 10-311] analyzing module microblaze_core_local_memory_imp_1NATDEJ
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1EAWDMW
INFO: [VRFC 10-311] analyzing module uc_system
INFO: [VRFC 10-311] analyzing module uc_system_microblaze_core_axi_periph_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_BRAM_Interconnect_0_0/sim/uc_system_BRAM_Interconnect_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_BRAM_Interconnect_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_0_1/sim/uc_system_Timer_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_1_0/sim/uc_system_Timer_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Output_Compare_0_0/sim/uc_system_Output_Compare_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Output_Compare_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_auto_pc_0/sim/uc_system_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj sim_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_microblaze_0_0/sim/uc_system_microblaze_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_microblaze_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_proc_sys_reset_0_0/sim/uc_system_proc_sys_reset_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_proc_sys_reset_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_timer_0_0/sim/uc_system_axi_timer_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_timer_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_gpio_0_0/sim/uc_system_axi_gpio_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_gpio_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_v10_0/sim/uc_system_dlmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_v10_0/sim/uc_system_ilmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_bram_if_cntlr_0/sim/uc_system_dlmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_bram_if_cntlr_0/sim/uc_system_ilmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_bram_ctrl_0_0/sim/uc_system_axi_bram_ctrl_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_bram_ctrl_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_uartlite_0_0/sim/uc_system_axi_uartlite_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_uartlite_0_0
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 206035205e6a4252becb06e547722e01 --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v10_0_3 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_11 -L axi_lite_ipif_v3_0_4 -L lib_pkg_v1_0_2 -L axi_timer_v2_0_15 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_15 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_12 -L blk_mem_gen_v8_3_6 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_13 -L fifo_generator_v13_1_4 -L axi_data_fifo_v2_1_12 -L axi_crossbar_v2_1_14 -L axi_bram_ctrl_v4_0_11 -L lib_srl_fifo_v1_0_2 -L axi_uartlite_v2_0_17 -L axi_protocol_converter_v2_1_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_behav xil_defaultlib.sim_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 12 for port m_axi_arprot [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:2367]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 12 for port m_axi_awprot [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:2371]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package axi_bram_ctrl_v4_0_11.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package axi_timer_v2_0_15.tc_types
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package microblaze_v10_0_3.microblaze_types
Compiling package microblaze_v10_0_3.microblaze_isa
Compiling package microblaze_v10_0_3.mmu_types
Compiling package lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_funcs
Compiling module xil_defaultlib.BRAM_Interconnect(addr1_0=24,add...
Compiling module xil_defaultlib.uc_system_BRAM_Interconnect_0_0
Compiling module xil_defaultlib.Output_Compare
Compiling module xil_defaultlib.uc_system_Output_Compare_0_0
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.uc_system_Timer_0_1
Compiling module xil_defaultlib.Timer(ADDRESS=12)
Compiling module xil_defaultlib.uc_system_Timer_1_0
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.wrap_brst [\wrap_brst(c_axi_addr_width=13,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_0_11.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.wr_chnl [\wr_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.rd_chnl [\rd_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.full_axi [\full_axi(c_s_axi_addr_width=13,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=20...]
Compiling architecture uc_system_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.uc_system_axi_bram_ctrl_0_0 [uc_system_axi_bram_ctrl_0_0_defa...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_single_bit=0,c_vecto...]
Compiling architecture imp of entity axi_gpio_v2_0_15.GPIO_Core [\GPIO_Core(c_aw=9,c_gpio_width=1...]
Compiling architecture imp of entity axi_gpio_v2_0_15.axi_gpio [\axi_gpio(c_family="artix7",c_gp...]
Compiling architecture uc_system_axi_gpio_0_0_arch of entity xil_defaultlib.uc_system_axi_gpio_0_0 [uc_system_axi_gpio_0_0_default]
Compiling module axi_protocol_converter_v2_1_13.axi_protocol_converter_v2_1_13_a...
Compiling module xil_defaultlib.uc_system_auto_pc_0
Compiling module xil_defaultlib.m00_couplers_imp_CL8XN8
Compiling module xil_defaultlib.m01_couplers_imp_1XIA5N0
Compiling module xil_defaultlib.m02_couplers_imp_OXA1LX
Compiling module xil_defaultlib.m03_couplers_imp_13GJAIL
Compiling module xil_defaultlib.s00_couplers_imp_1EAWDMW
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_addr_decode...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_splitter(C_...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_splitter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_register_slice_v2_1_13.axi_register_slice_v2_1_13_axic_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_decerr_slav...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_crossbar_sa...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_axi_crossba...
Compiling module xil_defaultlib.uc_system_xbar_1
Compiling module xil_defaultlib.uc_system_microblaze_core_axi_pe...
Compiling architecture imp of entity axi_timer_v2_0_15.mux_onehot_f [\mux_onehot_f(c_nb=6,c_family="a...]
Compiling architecture imp of entity axi_timer_v2_0_15.counter_f [\counter_f(c_num_bits=32,c_famil...]
Compiling architecture imp of entity axi_timer_v2_0_15.count_module [\count_module(c_family="artix7")...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111001010")(0...]
Compiling architecture fdrse_v of entity unisim.FDRSE [fdrse_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_mtbf_stages=4)\]
Compiling architecture imp of entity axi_timer_v2_0_15.timer_control [\timer_control(c_ard_num_ce_arra...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture fdrs_v of entity unisim.FDRS [fdrs_default]
Compiling architecture imp of entity axi_timer_v2_0_15.tc_core [\tc_core(c_family="artix7",c_ard...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=5,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture imp of entity axi_timer_v2_0_15.axi_timer [\axi_timer(c_family="artix7")(1,...]
Compiling architecture uc_system_axi_timer_0_0_arch of entity xil_defaultlib.uc_system_axi_timer_0_0 [uc_system_axi_timer_0_0_default]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.baudrate [\baudrate(c_ratio=651)\]
Compiling architecture behavioral of entity axi_uartlite_v2_0_17.dynshreg_i_f [\dynshreg_i_f(c_depth=16,c_famil...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_family=...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_rx [\uartlite_rx(c_family="artix7")(...]
Compiling architecture behavioral of entity axi_uartlite_v2_0_17.dynshreg_i_f [\dynshreg_i_f(c_depth=16,c_init_...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_tx [\uartlite_tx(c_family="artix7")(...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_core [\uartlite_core(c_family="artix7"...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=4,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.axi_uartlite [\axi_uartlite(c_family="artix7")...]
Compiling architecture uc_system_axi_uartlite_0_0_arch of entity xil_defaultlib.uc_system_axi_uartlite_0_0 [uc_system_axi_uartlite_0_0_defau...]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.uc_system_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.uc_system_clk_wiz_0_0
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_bit [\mb_sync_bit(c_levels=1)\]
Compiling architecture imp of entity microblaze_v10_0_3.DAXI_interface [\DAXI_interface(c_data_size=32,c...]
Compiling architecture and2b1l_v of entity unisim.AND2B1L [and2b1l_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_AND2B1L [\MB_AND2B1L(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.interrupt_mode_converter [\interrupt_mode_converter(c_inte...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDRE [\MB_FDRE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXCY_XORCY [\MB_MUXCY_XORCY(c_target=artix7)...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXF7 [\MB_MUXF7(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDR [\MB_FDR(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.PC_Module_gti [\PC_Module_gti(c_data_size=32,c_...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fds_v of entity unisim.FDS [fds_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDS [\MB_FDS(c_target=artix7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture imp of entity microblaze_v10_0_3.PreFetch_Buffer_gti [\PreFetch_Buffer_gti(c_data_size...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXCY [\MB_MUXCY(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.carry_and [\carry_and(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.jump_logic [\jump_logic(c_instr_size=32,c_ta...]
Compiling architecture imp of entity microblaze_v10_0_3.carry_or [\carry_or(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.Decode_gti [\Decode_gti(c_data_size=32,c_ins...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000001111111100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture ram32m_v of entity unisim.RAM32M [ram32m_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_RAM32M [\MB_RAM32M(c_target=artix7,c_use...]
Compiling architecture imp of entity microblaze_v10_0_3.Register_File_gti [\Register_File_gti(c_data_size=3...]
Compiling architecture imp of entity microblaze_v10_0_3.Operand_Select_gti [\Operand_Select_gti(c_data_size=...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="011000000111101010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v10_0_3.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100000011110101010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101000001010")(0...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT4 [\MB_LUT4(c_target=artix7,init="1...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MULT_AND [\MB_MULT_AND(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture imp of entity microblaze_v10_0_3.ALU [\ALU(c_data_size=32,c_allow_lut6...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.Shift_Logic_Module_gti [\Shift_Logic_Module_gti(c_data_s...]
Compiling architecture imp of entity microblaze_v10_0_3.mul_unit [\mul_unit(c_data_size=32,c_targe...]
Compiling architecture imp of entity microblaze_v10_0_3.Barrel_Shifter_gti [\Barrel_Shifter_gti(c_data_size=...]
Compiling architecture imp of entity microblaze_v10_0_3.WB_Mux_Bit [\WB_Mux_Bit(c_target=artix7,c_lu...]
Compiling architecture imp of entity microblaze_v10_0_3.WB_Mux [\WB_Mux(c_data_size=32,c_daddr_s...]
Compiling architecture imp of entity microblaze_v10_0_3.Zero_Detect_gti [\Zero_Detect_gti(c_data_size=32,...]
Compiling architecture imp of entity microblaze_v10_0_3.Byte_Doublet_Handle_gti [\Byte_Doublet_Handle_gti(c_data_...]
Compiling architecture imp of entity microblaze_v10_0_3.Data_Flow_Logic [\Data_Flow_Logic(c_data_size=32,...]
Compiling architecture msr_reg of entity microblaze_v10_0_3.msr_reg_gti [\msr_reg_gti(c_data_size=32,c_ta...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111110000000011...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v10_0_3.mux_bus [\mux_bus(c_target=artix7,c_allow...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="100101101001011010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDE [\MB_FDE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.exception_registers_gti [\exception_registers_gti(c_data_...]
Compiling architecture imp of entity microblaze_v10_0_3.Fpu [\Fpu(c_data_size=32,c_target=art...]
Compiling architecture imp of entity microblaze_v10_0_3.PVR [\PVR(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v10_0_3.Data_Flow_gti [\Data_Flow_gti(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v10_0_3.read_data_mux [\read_data_mux(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v10_0_3.instr_mux [\instr_mux(c_instr_size=32,c_tar...]
Compiling architecture imp of entity microblaze_v10_0_3.MMU [\MMU(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze_GTi [\MicroBlaze_GTi(c_num_sync_ff_cl...]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_bit [mb_sync_bit_default]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze_Core [\MicroBlaze_Core(c_freq=10000000...]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze [\MicroBlaze(c_freq=100000000,c_e...]
Compiling architecture uc_system_microblaze_0_0_arch of entity xil_defaultlib.uc_system_microblaze_0_0 [uc_system_microblaze_0_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_mux [\lmb_mux(c_baseaddr="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture uc_system_dlmb_bram_if_cntlr_0_arch of entity xil_defaultlib.uc_system_dlmb_bram_if_cntlr_0 [uc_system_dlmb_bram_if_cntlr_0_d...]
Compiling architecture imp of entity lmb_v10_v3_0_9.lmb_v10 [\lmb_v10(c_lmb_num_slaves=1)\]
Compiling architecture uc_system_dlmb_v10_0_arch of entity xil_defaultlib.uc_system_dlmb_v10_0 [uc_system_dlmb_v10_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_mux [\lmb_mux(c_baseaddr="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture uc_system_ilmb_bram_if_cntlr_0_arch of entity xil_defaultlib.uc_system_ilmb_bram_if_cntlr_0 [uc_system_ilmb_bram_if_cntlr_0_d...]
Compiling architecture uc_system_ilmb_v10_0_arch of entity xil_defaultlib.uc_system_ilmb_v10_0 [uc_system_ilmb_v10_0_default]
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="art...
Compiling module xil_defaultlib.uc_system_lmb_bram_0
Compiling module xil_defaultlib.microblaze_core_local_memory_imp...
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.proc_sys_reset [\proc_sys_reset(c_family="artix7...]
Compiling architecture uc_system_proc_sys_reset_0_0_arch of entity xil_defaultlib.uc_system_proc_sys_reset_0_0 [uc_system_proc_sys_reset_0_0_def...]
Compiling module xil_defaultlib.uc_system
Compiling module xil_defaultlib.uc_system_wrapper
Compiling module xil_defaultlib.sim_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/xsim.dir/sim_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/xsim.dir/sim_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Dec 13 00:46:20 2017. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 13 00:46:20 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:23 . Memory (MB): peak = 3202.039 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '23' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_tb_behav -key {Behavioral:sim_1:Functional:sim_tb} -tclbatch {sim_tb.tcl} -view {D:/projects/itmo/io_lab2/io_lab2/sim_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
open_wave_config D:/projects/itmo/io_lab2/io_lab2/sim_tb_behav.wcfg
source sim_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module sim_tb.uc.uc_system_i.microblaze_core_local_memory.lmb_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:29 . Memory (MB): peak = 3203.816 ; gain = 1.777
run 20 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Generating merged BMM file for the design top 'sim_tb'...
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'sim_tb'...
Generating merged BMM file for the design top 'sim_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'sim_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
"xvlog -m64 --relax -prj sim_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/BRAM_Interconnect_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_Interconnect
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Timer_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Output_Compare_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Output_Compare
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_lmb_bram_0/sim/uc_system_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_xbar_1/sim/uc_system_xbar_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_xbar_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_CL8XN8
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1XIA5N0
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_OXA1LX
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_13GJAIL
INFO: [VRFC 10-311] analyzing module microblaze_core_local_memory_imp_1NATDEJ
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1EAWDMW
INFO: [VRFC 10-311] analyzing module uc_system
INFO: [VRFC 10-311] analyzing module uc_system_microblaze_core_axi_periph_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_BRAM_Interconnect_0_0/sim/uc_system_BRAM_Interconnect_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_BRAM_Interconnect_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_0_1/sim/uc_system_Timer_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_1_0/sim/uc_system_Timer_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Output_Compare_0_0/sim/uc_system_Output_Compare_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Output_Compare_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_auto_pc_0/sim/uc_system_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj sim_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_microblaze_0_0/sim/uc_system_microblaze_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_microblaze_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_proc_sys_reset_0_0/sim/uc_system_proc_sys_reset_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_proc_sys_reset_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_timer_0_0/sim/uc_system_axi_timer_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_timer_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_gpio_0_0/sim/uc_system_axi_gpio_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_gpio_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_v10_0/sim/uc_system_dlmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_v10_0/sim/uc_system_ilmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_bram_if_cntlr_0/sim/uc_system_dlmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_bram_if_cntlr_0/sim/uc_system_ilmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_bram_ctrl_0_0/sim/uc_system_axi_bram_ctrl_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_bram_ctrl_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_uartlite_0_0/sim/uc_system_axi_uartlite_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_uartlite_0_0
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 206035205e6a4252becb06e547722e01 --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v10_0_3 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_11 -L axi_lite_ipif_v3_0_4 -L lib_pkg_v1_0_2 -L axi_timer_v2_0_15 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_15 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_12 -L blk_mem_gen_v8_3_6 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_13 -L fifo_generator_v13_1_4 -L axi_data_fifo_v2_1_12 -L axi_crossbar_v2_1_14 -L axi_bram_ctrl_v4_0_11 -L lib_srl_fifo_v1_0_2 -L axi_uartlite_v2_0_17 -L axi_protocol_converter_v2_1_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_behav xil_defaultlib.sim_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 12 for port m_axi_arprot [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:2367]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 12 for port m_axi_awprot [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:2371]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package axi_bram_ctrl_v4_0_11.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package axi_timer_v2_0_15.tc_types
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package microblaze_v10_0_3.microblaze_types
Compiling package microblaze_v10_0_3.microblaze_isa
Compiling package microblaze_v10_0_3.mmu_types
Compiling package lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_funcs
Compiling module xil_defaultlib.BRAM_Interconnect(addr1_0=24,add...
Compiling module xil_defaultlib.uc_system_BRAM_Interconnect_0_0
Compiling module xil_defaultlib.Output_Compare
Compiling module xil_defaultlib.uc_system_Output_Compare_0_0
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.uc_system_Timer_0_1
Compiling module xil_defaultlib.Timer(ADDRESS=12)
Compiling module xil_defaultlib.uc_system_Timer_1_0
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.wrap_brst [\wrap_brst(c_axi_addr_width=13,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_0_11.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.wr_chnl [\wr_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.rd_chnl [\rd_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.full_axi [\full_axi(c_s_axi_addr_width=13,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=20...]
Compiling architecture uc_system_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.uc_system_axi_bram_ctrl_0_0 [uc_system_axi_bram_ctrl_0_0_defa...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_single_bit=0,c_vecto...]
Compiling architecture imp of entity axi_gpio_v2_0_15.GPIO_Core [\GPIO_Core(c_aw=9,c_gpio_width=1...]
Compiling architecture imp of entity axi_gpio_v2_0_15.axi_gpio [\axi_gpio(c_family="artix7",c_gp...]
Compiling architecture uc_system_axi_gpio_0_0_arch of entity xil_defaultlib.uc_system_axi_gpio_0_0 [uc_system_axi_gpio_0_0_default]
Compiling module axi_protocol_converter_v2_1_13.axi_protocol_converter_v2_1_13_a...
Compiling module xil_defaultlib.uc_system_auto_pc_0
Compiling module xil_defaultlib.m00_couplers_imp_CL8XN8
Compiling module xil_defaultlib.m01_couplers_imp_1XIA5N0
Compiling module xil_defaultlib.m02_couplers_imp_OXA1LX
Compiling module xil_defaultlib.m03_couplers_imp_13GJAIL
Compiling module xil_defaultlib.s00_couplers_imp_1EAWDMW
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_addr_decode...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_splitter(C_...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_splitter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_register_slice_v2_1_13.axi_register_slice_v2_1_13_axic_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_decerr_slav...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_crossbar_sa...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_axi_crossba...
Compiling module xil_defaultlib.uc_system_xbar_1
Compiling module xil_defaultlib.uc_system_microblaze_core_axi_pe...
Compiling architecture imp of entity axi_timer_v2_0_15.mux_onehot_f [\mux_onehot_f(c_nb=6,c_family="a...]
Compiling architecture imp of entity axi_timer_v2_0_15.counter_f [\counter_f(c_num_bits=32,c_famil...]
Compiling architecture imp of entity axi_timer_v2_0_15.count_module [\count_module(c_family="artix7")...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111001010")(0...]
Compiling architecture fdrse_v of entity unisim.FDRSE [fdrse_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_mtbf_stages=4)\]
Compiling architecture imp of entity axi_timer_v2_0_15.timer_control [\timer_control(c_ard_num_ce_arra...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture fdrs_v of entity unisim.FDRS [fdrs_default]
Compiling architecture imp of entity axi_timer_v2_0_15.tc_core [\tc_core(c_family="artix7",c_ard...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=5,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture imp of entity axi_timer_v2_0_15.axi_timer [\axi_timer(c_family="artix7")(1,...]
Compiling architecture uc_system_axi_timer_0_0_arch of entity xil_defaultlib.uc_system_axi_timer_0_0 [uc_system_axi_timer_0_0_default]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.baudrate [\baudrate(c_ratio=651)\]
Compiling architecture behavioral of entity axi_uartlite_v2_0_17.dynshreg_i_f [\dynshreg_i_f(c_depth=16,c_famil...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_family=...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_rx [\uartlite_rx(c_family="artix7")(...]
Compiling architecture behavioral of entity axi_uartlite_v2_0_17.dynshreg_i_f [\dynshreg_i_f(c_depth=16,c_init_...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_tx [\uartlite_tx(c_family="artix7")(...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_core [\uartlite_core(c_family="artix7"...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=4,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.axi_uartlite [\axi_uartlite(c_family="artix7")...]
Compiling architecture uc_system_axi_uartlite_0_0_arch of entity xil_defaultlib.uc_system_axi_uartlite_0_0 [uc_system_axi_uartlite_0_0_defau...]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.uc_system_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.uc_system_clk_wiz_0_0
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_bit [\mb_sync_bit(c_levels=1)\]
Compiling architecture imp of entity microblaze_v10_0_3.DAXI_interface [\DAXI_interface(c_data_size=32,c...]
Compiling architecture and2b1l_v of entity unisim.AND2B1L [and2b1l_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_AND2B1L [\MB_AND2B1L(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.interrupt_mode_converter [\interrupt_mode_converter(c_inte...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDRE [\MB_FDRE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXCY_XORCY [\MB_MUXCY_XORCY(c_target=artix7)...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXF7 [\MB_MUXF7(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDR [\MB_FDR(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.PC_Module_gti [\PC_Module_gti(c_data_size=32,c_...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fds_v of entity unisim.FDS [fds_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDS [\MB_FDS(c_target=artix7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture imp of entity microblaze_v10_0_3.PreFetch_Buffer_gti [\PreFetch_Buffer_gti(c_data_size...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXCY [\MB_MUXCY(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.carry_and [\carry_and(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.jump_logic [\jump_logic(c_instr_size=32,c_ta...]
Compiling architecture imp of entity microblaze_v10_0_3.carry_or [\carry_or(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.Decode_gti [\Decode_gti(c_data_size=32,c_ins...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000001111111100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture ram32m_v of entity unisim.RAM32M [ram32m_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_RAM32M [\MB_RAM32M(c_target=artix7,c_use...]
Compiling architecture imp of entity microblaze_v10_0_3.Register_File_gti [\Register_File_gti(c_data_size=3...]
Compiling architecture imp of entity microblaze_v10_0_3.Operand_Select_gti [\Operand_Select_gti(c_data_size=...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="011000000111101010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v10_0_3.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100000011110101010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101000001010")(0...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT4 [\MB_LUT4(c_target=artix7,init="1...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MULT_AND [\MB_MULT_AND(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture imp of entity microblaze_v10_0_3.ALU [\ALU(c_data_size=32,c_allow_lut6...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.Shift_Logic_Module_gti [\Shift_Logic_Module_gti(c_data_s...]
Compiling architecture imp of entity microblaze_v10_0_3.mul_unit [\mul_unit(c_data_size=32,c_targe...]
Compiling architecture imp of entity microblaze_v10_0_3.Barrel_Shifter_gti [\Barrel_Shifter_gti(c_data_size=...]
Compiling architecture imp of entity microblaze_v10_0_3.WB_Mux_Bit [\WB_Mux_Bit(c_target=artix7,c_lu...]
Compiling architecture imp of entity microblaze_v10_0_3.WB_Mux [\WB_Mux(c_data_size=32,c_daddr_s...]
Compiling architecture imp of entity microblaze_v10_0_3.Zero_Detect_gti [\Zero_Detect_gti(c_data_size=32,...]
Compiling architecture imp of entity microblaze_v10_0_3.Byte_Doublet_Handle_gti [\Byte_Doublet_Handle_gti(c_data_...]
Compiling architecture imp of entity microblaze_v10_0_3.Data_Flow_Logic [\Data_Flow_Logic(c_data_size=32,...]
Compiling architecture msr_reg of entity microblaze_v10_0_3.msr_reg_gti [\msr_reg_gti(c_data_size=32,c_ta...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111110000000011...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v10_0_3.mux_bus [\mux_bus(c_target=artix7,c_allow...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="100101101001011010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDE [\MB_FDE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.exception_registers_gti [\exception_registers_gti(c_data_...]
Compiling architecture imp of entity microblaze_v10_0_3.Fpu [\Fpu(c_data_size=32,c_target=art...]
Compiling architecture imp of entity microblaze_v10_0_3.PVR [\PVR(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v10_0_3.Data_Flow_gti [\Data_Flow_gti(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v10_0_3.read_data_mux [\read_data_mux(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v10_0_3.instr_mux [\instr_mux(c_instr_size=32,c_tar...]
Compiling architecture imp of entity microblaze_v10_0_3.MMU [\MMU(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze_GTi [\MicroBlaze_GTi(c_num_sync_ff_cl...]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_bit [mb_sync_bit_default]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze_Core [\MicroBlaze_Core(c_freq=10000000...]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze [\MicroBlaze(c_freq=100000000,c_e...]
Compiling architecture uc_system_microblaze_0_0_arch of entity xil_defaultlib.uc_system_microblaze_0_0 [uc_system_microblaze_0_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_mux [\lmb_mux(c_baseaddr="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture uc_system_dlmb_bram_if_cntlr_0_arch of entity xil_defaultlib.uc_system_dlmb_bram_if_cntlr_0 [uc_system_dlmb_bram_if_cntlr_0_d...]
Compiling architecture imp of entity lmb_v10_v3_0_9.lmb_v10 [\lmb_v10(c_lmb_num_slaves=1)\]
Compiling architecture uc_system_dlmb_v10_0_arch of entity xil_defaultlib.uc_system_dlmb_v10_0 [uc_system_dlmb_v10_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_mux [\lmb_mux(c_baseaddr="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture uc_system_ilmb_bram_if_cntlr_0_arch of entity xil_defaultlib.uc_system_ilmb_bram_if_cntlr_0 [uc_system_ilmb_bram_if_cntlr_0_d...]
Compiling architecture uc_system_ilmb_v10_0_arch of entity xil_defaultlib.uc_system_ilmb_v10_0 [uc_system_ilmb_v10_0_default]
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="art...
Compiling module xil_defaultlib.uc_system_lmb_bram_0
Compiling module xil_defaultlib.microblaze_core_local_memory_imp...
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.proc_sys_reset [\proc_sys_reset(c_family="artix7...]
Compiling architecture uc_system_proc_sys_reset_0_0_arch of entity xil_defaultlib.uc_system_proc_sys_reset_0_0 [uc_system_proc_sys_reset_0_0_def...]
Compiling module xil_defaultlib.uc_system
Compiling module xil_defaultlib.uc_system_wrapper
Compiling module xil_defaultlib.sim_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/xsim.dir/sim_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/xsim.dir/sim_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Dec 13 00:52:31 2017. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 13 00:52:31 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 3204.676 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '22' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_tb_behav -key {Behavioral:sim_1:Functional:sim_tb} -tclbatch {sim_tb.tcl} -view {D:/projects/itmo/io_lab2/io_lab2/sim_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
open_wave_config D:/projects/itmo/io_lab2/io_lab2/sim_tb_behav.wcfg
source sim_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module sim_tb.uc.uc_system_i.microblaze_core_local_memory.lmb_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:29 . Memory (MB): peak = 3207.984 ; gain = 3.309
run 20 us
relaunch_sim
Generating merged BMM file for the design top 'sim_tb'...
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'sim_tb'...
Generating merged BMM file for the design top 'sim_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'sim_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
"xvlog -m64 --relax -prj sim_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/BRAM_Interconnect_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_Interconnect
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Timer_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Output_Compare_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Output_Compare
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_lmb_bram_0/sim/uc_system_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_xbar_1/sim/uc_system_xbar_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_xbar_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_CL8XN8
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1XIA5N0
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_OXA1LX
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_13GJAIL
INFO: [VRFC 10-311] analyzing module microblaze_core_local_memory_imp_1NATDEJ
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1EAWDMW
INFO: [VRFC 10-311] analyzing module uc_system
INFO: [VRFC 10-311] analyzing module uc_system_microblaze_core_axi_periph_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_BRAM_Interconnect_0_0/sim/uc_system_BRAM_Interconnect_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_BRAM_Interconnect_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_0_1/sim/uc_system_Timer_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_1_0/sim/uc_system_Timer_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Output_Compare_0_0/sim/uc_system_Output_Compare_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Output_Compare_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_auto_pc_0/sim/uc_system_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj sim_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_microblaze_0_0/sim/uc_system_microblaze_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_microblaze_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_proc_sys_reset_0_0/sim/uc_system_proc_sys_reset_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_proc_sys_reset_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_timer_0_0/sim/uc_system_axi_timer_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_timer_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_gpio_0_0/sim/uc_system_axi_gpio_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_gpio_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_v10_0/sim/uc_system_dlmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_v10_0/sim/uc_system_ilmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_bram_if_cntlr_0/sim/uc_system_dlmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_bram_if_cntlr_0/sim/uc_system_ilmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_bram_ctrl_0_0/sim/uc_system_axi_bram_ctrl_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_bram_ctrl_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_uartlite_0_0/sim/uc_system_axi_uartlite_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_uartlite_0_0
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Generating merged BMM file for the design top 'sim_tb'...
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 206035205e6a4252becb06e547722e01 --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v10_0_3 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_11 -L axi_lite_ipif_v3_0_4 -L lib_pkg_v1_0_2 -L axi_timer_v2_0_15 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_15 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_12 -L blk_mem_gen_v8_3_6 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_13 -L fifo_generator_v13_1_4 -L axi_data_fifo_v2_1_12 -L axi_crossbar_v2_1_14 -L axi_bram_ctrl_v4_0_11 -L lib_srl_fifo_v1_0_2 -L axi_uartlite_v2_0_17 -L axi_protocol_converter_v2_1_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_behav xil_defaultlib.sim_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 12 for port m_axi_arprot [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:2367]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 12 for port m_axi_awprot [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:2371]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package axi_bram_ctrl_v4_0_11.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package axi_timer_v2_0_15.tc_types
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package microblaze_v10_0_3.microblaze_types
Compiling package microblaze_v10_0_3.microblaze_isa
Compiling package microblaze_v10_0_3.mmu_types
Compiling package lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_funcs
Compiling module xil_defaultlib.BRAM_Interconnect(addr1_0=24,add...
Compiling module xil_defaultlib.uc_system_BRAM_Interconnect_0_0
Compiling module xil_defaultlib.Output_Compare
Compiling module xil_defaultlib.uc_system_Output_Compare_0_0
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.uc_system_Timer_0_1
Compiling module xil_defaultlib.Timer(ADDRESS=12)
Compiling module xil_defaultlib.uc_system_Timer_1_0
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.wrap_brst [\wrap_brst(c_axi_addr_width=13,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_0_11.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.wr_chnl [\wr_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.rd_chnl [\rd_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.full_axi [\full_axi(c_s_axi_addr_width=13,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=20...]
Compiling architecture uc_system_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.uc_system_axi_bram_ctrl_0_0 [uc_system_axi_bram_ctrl_0_0_defa...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_single_bit=0,c_vecto...]
Compiling architecture imp of entity axi_gpio_v2_0_15.GPIO_Core [\GPIO_Core(c_aw=9,c_gpio_width=1...]
Compiling architecture imp of entity axi_gpio_v2_0_15.axi_gpio [\axi_gpio(c_family="artix7",c_gp...]
Compiling architecture uc_system_axi_gpio_0_0_arch of entity xil_defaultlib.uc_system_axi_gpio_0_0 [uc_system_axi_gpio_0_0_default]
Compiling module axi_protocol_converter_v2_1_13.axi_protocol_converter_v2_1_13_a...
Compiling module xil_defaultlib.uc_system_auto_pc_0
Compiling module xil_defaultlib.m00_couplers_imp_CL8XN8
Compiling module xil_defaultlib.m01_couplers_imp_1XIA5N0
Compiling module xil_defaultlib.m02_couplers_imp_OXA1LX
Compiling module xil_defaultlib.m03_couplers_imp_13GJAIL
Compiling module xil_defaultlib.s00_couplers_imp_1EAWDMW
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_addr_decode...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_splitter(C_...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_splitter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_register_slice_v2_1_13.axi_register_slice_v2_1_13_axic_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_decerr_slav...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_crossbar_sa...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_axi_crossba...
Compiling module xil_defaultlib.uc_system_xbar_1
Compiling module xil_defaultlib.uc_system_microblaze_core_axi_pe...
Compiling architecture imp of entity axi_timer_v2_0_15.mux_onehot_f [\mux_onehot_f(c_nb=6,c_family="a...]
Compiling architecture imp of entity axi_timer_v2_0_15.counter_f [\counter_f(c_num_bits=32,c_famil...]
Compiling architecture imp of entity axi_timer_v2_0_15.count_module [\count_module(c_family="artix7")...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111001010")(0...]
Compiling architecture fdrse_v of entity unisim.FDRSE [fdrse_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_mtbf_stages=4)\]
Compiling architecture imp of entity axi_timer_v2_0_15.timer_control [\timer_control(c_ard_num_ce_arra...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture fdrs_v of entity unisim.FDRS [fdrs_default]
Compiling architecture imp of entity axi_timer_v2_0_15.tc_core [\tc_core(c_family="artix7",c_ard...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=5,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture imp of entity axi_timer_v2_0_15.axi_timer [\axi_timer(c_family="artix7")(1,...]
Compiling architecture uc_system_axi_timer_0_0_arch of entity xil_defaultlib.uc_system_axi_timer_0_0 [uc_system_axi_timer_0_0_default]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.baudrate [\baudrate(c_ratio=651)\]
Compiling architecture behavioral of entity axi_uartlite_v2_0_17.dynshreg_i_f [\dynshreg_i_f(c_depth=16,c_famil...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_family=...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_rx [\uartlite_rx(c_family="artix7")(...]
Compiling architecture behavioral of entity axi_uartlite_v2_0_17.dynshreg_i_f [\dynshreg_i_f(c_depth=16,c_init_...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_tx [\uartlite_tx(c_family="artix7")(...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_core [\uartlite_core(c_family="artix7"...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=4,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.axi_uartlite [\axi_uartlite(c_family="artix7")...]
Compiling architecture uc_system_axi_uartlite_0_0_arch of entity xil_defaultlib.uc_system_axi_uartlite_0_0 [uc_system_axi_uartlite_0_0_defau...]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.uc_system_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.uc_system_clk_wiz_0_0
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_bit [\mb_sync_bit(c_levels=1)\]
Compiling architecture imp of entity microblaze_v10_0_3.DAXI_interface [\DAXI_interface(c_data_size=32,c...]
Compiling architecture and2b1l_v of entity unisim.AND2B1L [and2b1l_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_AND2B1L [\MB_AND2B1L(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.interrupt_mode_converter [\interrupt_mode_converter(c_inte...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDRE [\MB_FDRE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXCY_XORCY [\MB_MUXCY_XORCY(c_target=artix7)...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXF7 [\MB_MUXF7(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDR [\MB_FDR(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.PC_Module_gti [\PC_Module_gti(c_data_size=32,c_...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fds_v of entity unisim.FDS [fds_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDS [\MB_FDS(c_target=artix7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture imp of entity microblaze_v10_0_3.PreFetch_Buffer_gti [\PreFetch_Buffer_gti(c_data_size...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXCY [\MB_MUXCY(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.carry_and [\carry_and(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.jump_logic [\jump_logic(c_instr_size=32,c_ta...]
Compiling architecture imp of entity microblaze_v10_0_3.carry_or [\carry_or(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.Decode_gti [\Decode_gti(c_data_size=32,c_ins...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000001111111100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture ram32m_v of entity unisim.RAM32M [ram32m_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_RAM32M [\MB_RAM32M(c_target=artix7,c_use...]
Compiling architecture imp of entity microblaze_v10_0_3.Register_File_gti [\Register_File_gti(c_data_size=3...]
Compiling architecture imp of entity microblaze_v10_0_3.Operand_Select_gti [\Operand_Select_gti(c_data_size=...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="011000000111101010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v10_0_3.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100000011110101010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101000001010")(0...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT4 [\MB_LUT4(c_target=artix7,init="1...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MULT_AND [\MB_MULT_AND(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture imp of entity microblaze_v10_0_3.ALU [\ALU(c_data_size=32,c_allow_lut6...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.Shift_Logic_Module_gti [\Shift_Logic_Module_gti(c_data_s...]
Compiling architecture imp of entity microblaze_v10_0_3.mul_unit [\mul_unit(c_data_size=32,c_targe...]
Compiling architecture imp of entity microblaze_v10_0_3.Barrel_Shifter_gti [\Barrel_Shifter_gti(c_data_size=...]
Compiling architecture imp of entity microblaze_v10_0_3.WB_Mux_Bit [\WB_Mux_Bit(c_target=artix7,c_lu...]
Compiling architecture imp of entity microblaze_v10_0_3.WB_Mux [\WB_Mux(c_data_size=32,c_daddr_s...]
Compiling architecture imp of entity microblaze_v10_0_3.Zero_Detect_gti [\Zero_Detect_gti(c_data_size=32,...]
Compiling architecture imp of entity microblaze_v10_0_3.Byte_Doublet_Handle_gti [\Byte_Doublet_Handle_gti(c_data_...]
Compiling architecture imp of entity microblaze_v10_0_3.Data_Flow_Logic [\Data_Flow_Logic(c_data_size=32,...]
Compiling architecture msr_reg of entity microblaze_v10_0_3.msr_reg_gti [\msr_reg_gti(c_data_size=32,c_ta...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111110000000011...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v10_0_3.mux_bus [\mux_bus(c_target=artix7,c_allow...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="100101101001011010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDE [\MB_FDE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.exception_registers_gti [\exception_registers_gti(c_data_...]
Compiling architecture imp of entity microblaze_v10_0_3.Fpu [\Fpu(c_data_size=32,c_target=art...]
Compiling architecture imp of entity microblaze_v10_0_3.PVR [\PVR(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v10_0_3.Data_Flow_gti [\Data_Flow_gti(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v10_0_3.read_data_mux [\read_data_mux(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v10_0_3.instr_mux [\instr_mux(c_instr_size=32,c_tar...]
Compiling architecture imp of entity microblaze_v10_0_3.MMU [\MMU(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze_GTi [\MicroBlaze_GTi(c_num_sync_ff_cl...]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_bit [mb_sync_bit_default]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze_Core [\MicroBlaze_Core(c_freq=10000000...]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze [\MicroBlaze(c_freq=100000000,c_e...]
Compiling architecture uc_system_microblaze_0_0_arch of entity xil_defaultlib.uc_system_microblaze_0_0 [uc_system_microblaze_0_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_mux [\lmb_mux(c_baseaddr="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture uc_system_dlmb_bram_if_cntlr_0_arch of entity xil_defaultlib.uc_system_dlmb_bram_if_cntlr_0 [uc_system_dlmb_bram_if_cntlr_0_d...]
Compiling architecture imp of entity lmb_v10_v3_0_9.lmb_v10 [\lmb_v10(c_lmb_num_slaves=1)\]
Compiling architecture uc_system_dlmb_v10_0_arch of entity xil_defaultlib.uc_system_dlmb_v10_0 [uc_system_dlmb_v10_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_mux [\lmb_mux(c_baseaddr="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture uc_system_ilmb_bram_if_cntlr_0_arch of entity xil_defaultlib.uc_system_ilmb_bram_if_cntlr_0 [uc_system_ilmb_bram_if_cntlr_0_d...]
Compiling architecture uc_system_ilmb_v10_0_arch of entity xil_defaultlib.uc_system_ilmb_v10_0 [uc_system_ilmb_v10_0_default]
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="art...
Compiling module xil_defaultlib.uc_system_lmb_bram_0
Compiling module xil_defaultlib.microblaze_core_local_memory_imp...
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.proc_sys_reset [\proc_sys_reset(c_family="artix7...]
Compiling architecture uc_system_proc_sys_reset_0_0_arch of entity xil_defaultlib.uc_system_proc_sys_reset_0_0 [uc_system_proc_sys_reset_0_0_def...]
Compiling module xil_defaultlib.uc_system
Compiling module xil_defaultlib.uc_system_wrapper
Compiling module xil_defaultlib.sim_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 3210.117 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '20' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 3210.117 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
Block Memory Generator module sim_tb.uc.uc_system_i.microblaze_core_local_memory.lmb_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:30 . Memory (MB): peak = 3215.496 ; gain = 5.379
relaunch_sim
Generating merged BMM file for the design top 'sim_tb'...
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'sim_tb'...
Generating merged BMM file for the design top 'sim_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'sim_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
"xvlog -m64 --relax -prj sim_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/BRAM_Interconnect_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_Interconnect
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Timer_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Output_Compare_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Output_Compare
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_lmb_bram_0/sim/uc_system_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_xbar_1/sim/uc_system_xbar_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_xbar_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_CL8XN8
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1XIA5N0
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_OXA1LX
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_13GJAIL
INFO: [VRFC 10-311] analyzing module microblaze_core_local_memory_imp_1NATDEJ
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1EAWDMW
INFO: [VRFC 10-311] analyzing module uc_system
INFO: [VRFC 10-311] analyzing module uc_system_microblaze_core_axi_periph_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_BRAM_Interconnect_0_0/sim/uc_system_BRAM_Interconnect_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_BRAM_Interconnect_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_0_1/sim/uc_system_Timer_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_1_0/sim/uc_system_Timer_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Output_Compare_0_0/sim/uc_system_Output_Compare_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Output_Compare_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_auto_pc_0/sim/uc_system_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj sim_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_microblaze_0_0/sim/uc_system_microblaze_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_microblaze_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_proc_sys_reset_0_0/sim/uc_system_proc_sys_reset_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_proc_sys_reset_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_timer_0_0/sim/uc_system_axi_timer_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_timer_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_gpio_0_0/sim/uc_system_axi_gpio_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_gpio_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_v10_0/sim/uc_system_dlmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_v10_0/sim/uc_system_ilmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_bram_if_cntlr_0/sim/uc_system_dlmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_bram_if_cntlr_0/sim/uc_system_ilmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_bram_ctrl_0_0/sim/uc_system_axi_bram_ctrl_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_bram_ctrl_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_uartlite_0_0/sim/uc_system_axi_uartlite_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_uartlite_0_0
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 3216.723 ; gain = 0.000
Generating merged BMM file for the design top 'sim_tb'...
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 206035205e6a4252becb06e547722e01 --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v10_0_3 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_11 -L axi_lite_ipif_v3_0_4 -L lib_pkg_v1_0_2 -L axi_timer_v2_0_15 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_15 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_12 -L blk_mem_gen_v8_3_6 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_13 -L fifo_generator_v13_1_4 -L axi_data_fifo_v2_1_12 -L axi_crossbar_v2_1_14 -L axi_bram_ctrl_v4_0_11 -L lib_srl_fifo_v1_0_2 -L axi_uartlite_v2_0_17 -L axi_protocol_converter_v2_1_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_behav xil_defaultlib.sim_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 12 for port m_axi_arprot [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:2367]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 12 for port m_axi_awprot [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:2371]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package axi_bram_ctrl_v4_0_11.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package axi_timer_v2_0_15.tc_types
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package microblaze_v10_0_3.microblaze_types
Compiling package microblaze_v10_0_3.microblaze_isa
Compiling package microblaze_v10_0_3.mmu_types
Compiling package lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_funcs
Compiling module xil_defaultlib.BRAM_Interconnect(addr1_0=24,add...
Compiling module xil_defaultlib.uc_system_BRAM_Interconnect_0_0
Compiling module xil_defaultlib.Output_Compare
Compiling module xil_defaultlib.uc_system_Output_Compare_0_0
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.uc_system_Timer_0_1
Compiling module xil_defaultlib.Timer(ADDRESS=12)
Compiling module xil_defaultlib.uc_system_Timer_1_0
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.wrap_brst [\wrap_brst(c_axi_addr_width=13,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_0_11.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.wr_chnl [\wr_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.rd_chnl [\rd_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.full_axi [\full_axi(c_s_axi_addr_width=13,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=20...]
Compiling architecture uc_system_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.uc_system_axi_bram_ctrl_0_0 [uc_system_axi_bram_ctrl_0_0_defa...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_single_bit=0,c_vecto...]
Compiling architecture imp of entity axi_gpio_v2_0_15.GPIO_Core [\GPIO_Core(c_aw=9,c_gpio_width=1...]
Compiling architecture imp of entity axi_gpio_v2_0_15.axi_gpio [\axi_gpio(c_family="artix7",c_gp...]
Compiling architecture uc_system_axi_gpio_0_0_arch of entity xil_defaultlib.uc_system_axi_gpio_0_0 [uc_system_axi_gpio_0_0_default]
Compiling module axi_protocol_converter_v2_1_13.axi_protocol_converter_v2_1_13_a...
Compiling module xil_defaultlib.uc_system_auto_pc_0
Compiling module xil_defaultlib.m00_couplers_imp_CL8XN8
Compiling module xil_defaultlib.m01_couplers_imp_1XIA5N0
Compiling module xil_defaultlib.m02_couplers_imp_OXA1LX
Compiling module xil_defaultlib.m03_couplers_imp_13GJAIL
Compiling module xil_defaultlib.s00_couplers_imp_1EAWDMW
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_addr_decode...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_splitter(C_...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_splitter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_register_slice_v2_1_13.axi_register_slice_v2_1_13_axic_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_decerr_slav...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_crossbar_sa...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_axi_crossba...
Compiling module xil_defaultlib.uc_system_xbar_1
Compiling module xil_defaultlib.uc_system_microblaze_core_axi_pe...
Compiling architecture imp of entity axi_timer_v2_0_15.mux_onehot_f [\mux_onehot_f(c_nb=6,c_family="a...]
Compiling architecture imp of entity axi_timer_v2_0_15.counter_f [\counter_f(c_num_bits=32,c_famil...]
Compiling architecture imp of entity axi_timer_v2_0_15.count_module [\count_module(c_family="artix7")...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111001010")(0...]
Compiling architecture fdrse_v of entity unisim.FDRSE [fdrse_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_mtbf_stages=4)\]
Compiling architecture imp of entity axi_timer_v2_0_15.timer_control [\timer_control(c_ard_num_ce_arra...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture fdrs_v of entity unisim.FDRS [fdrs_default]
Compiling architecture imp of entity axi_timer_v2_0_15.tc_core [\tc_core(c_family="artix7",c_ard...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=5,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture imp of entity axi_timer_v2_0_15.axi_timer [\axi_timer(c_family="artix7")(1,...]
Compiling architecture uc_system_axi_timer_0_0_arch of entity xil_defaultlib.uc_system_axi_timer_0_0 [uc_system_axi_timer_0_0_default]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.baudrate [\baudrate(c_ratio=651)\]
Compiling architecture behavioral of entity axi_uartlite_v2_0_17.dynshreg_i_f [\dynshreg_i_f(c_depth=16,c_famil...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_family=...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_rx [\uartlite_rx(c_family="artix7")(...]
Compiling architecture behavioral of entity axi_uartlite_v2_0_17.dynshreg_i_f [\dynshreg_i_f(c_depth=16,c_init_...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_tx [\uartlite_tx(c_family="artix7")(...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_core [\uartlite_core(c_family="artix7"...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=4,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.axi_uartlite [\axi_uartlite(c_family="artix7")...]
Compiling architecture uc_system_axi_uartlite_0_0_arch of entity xil_defaultlib.uc_system_axi_uartlite_0_0 [uc_system_axi_uartlite_0_0_defau...]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.uc_system_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.uc_system_clk_wiz_0_0
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_bit [\mb_sync_bit(c_levels=1)\]
Compiling architecture imp of entity microblaze_v10_0_3.DAXI_interface [\DAXI_interface(c_data_size=32,c...]
Compiling architecture and2b1l_v of entity unisim.AND2B1L [and2b1l_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_AND2B1L [\MB_AND2B1L(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.interrupt_mode_converter [\interrupt_mode_converter(c_inte...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDRE [\MB_FDRE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXCY_XORCY [\MB_MUXCY_XORCY(c_target=artix7)...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXF7 [\MB_MUXF7(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDR [\MB_FDR(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.PC_Module_gti [\PC_Module_gti(c_data_size=32,c_...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fds_v of entity unisim.FDS [fds_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDS [\MB_FDS(c_target=artix7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture imp of entity microblaze_v10_0_3.PreFetch_Buffer_gti [\PreFetch_Buffer_gti(c_data_size...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXCY [\MB_MUXCY(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.carry_and [\carry_and(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.jump_logic [\jump_logic(c_instr_size=32,c_ta...]
Compiling architecture imp of entity microblaze_v10_0_3.carry_or [\carry_or(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.Decode_gti [\Decode_gti(c_data_size=32,c_ins...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000001111111100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture ram32m_v of entity unisim.RAM32M [ram32m_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_RAM32M [\MB_RAM32M(c_target=artix7,c_use...]
Compiling architecture imp of entity microblaze_v10_0_3.Register_File_gti [\Register_File_gti(c_data_size=3...]
Compiling architecture imp of entity microblaze_v10_0_3.Operand_Select_gti [\Operand_Select_gti(c_data_size=...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="011000000111101010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v10_0_3.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100000011110101010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101000001010")(0...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT4 [\MB_LUT4(c_target=artix7,init="1...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MULT_AND [\MB_MULT_AND(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture imp of entity microblaze_v10_0_3.ALU [\ALU(c_data_size=32,c_allow_lut6...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.Shift_Logic_Module_gti [\Shift_Logic_Module_gti(c_data_s...]
Compiling architecture imp of entity microblaze_v10_0_3.mul_unit [\mul_unit(c_data_size=32,c_targe...]
Compiling architecture imp of entity microblaze_v10_0_3.Barrel_Shifter_gti [\Barrel_Shifter_gti(c_data_size=...]
Compiling architecture imp of entity microblaze_v10_0_3.WB_Mux_Bit [\WB_Mux_Bit(c_target=artix7,c_lu...]
Compiling architecture imp of entity microblaze_v10_0_3.WB_Mux [\WB_Mux(c_data_size=32,c_daddr_s...]
Compiling architecture imp of entity microblaze_v10_0_3.Zero_Detect_gti [\Zero_Detect_gti(c_data_size=32,...]
Compiling architecture imp of entity microblaze_v10_0_3.Byte_Doublet_Handle_gti [\Byte_Doublet_Handle_gti(c_data_...]
Compiling architecture imp of entity microblaze_v10_0_3.Data_Flow_Logic [\Data_Flow_Logic(c_data_size=32,...]
Compiling architecture msr_reg of entity microblaze_v10_0_3.msr_reg_gti [\msr_reg_gti(c_data_size=32,c_ta...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111110000000011...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v10_0_3.mux_bus [\mux_bus(c_target=artix7,c_allow...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="100101101001011010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDE [\MB_FDE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.exception_registers_gti [\exception_registers_gti(c_data_...]
Compiling architecture imp of entity microblaze_v10_0_3.Fpu [\Fpu(c_data_size=32,c_target=art...]
Compiling architecture imp of entity microblaze_v10_0_3.PVR [\PVR(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v10_0_3.Data_Flow_gti [\Data_Flow_gti(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v10_0_3.read_data_mux [\read_data_mux(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v10_0_3.instr_mux [\instr_mux(c_instr_size=32,c_tar...]
Compiling architecture imp of entity microblaze_v10_0_3.MMU [\MMU(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze_GTi [\MicroBlaze_GTi(c_num_sync_ff_cl...]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_bit [mb_sync_bit_default]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze_Core [\MicroBlaze_Core(c_freq=10000000...]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze [\MicroBlaze(c_freq=100000000,c_e...]
Compiling architecture uc_system_microblaze_0_0_arch of entity xil_defaultlib.uc_system_microblaze_0_0 [uc_system_microblaze_0_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_mux [\lmb_mux(c_baseaddr="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture uc_system_dlmb_bram_if_cntlr_0_arch of entity xil_defaultlib.uc_system_dlmb_bram_if_cntlr_0 [uc_system_dlmb_bram_if_cntlr_0_d...]
Compiling architecture imp of entity lmb_v10_v3_0_9.lmb_v10 [\lmb_v10(c_lmb_num_slaves=1)\]
Compiling architecture uc_system_dlmb_v10_0_arch of entity xil_defaultlib.uc_system_dlmb_v10_0 [uc_system_dlmb_v10_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_mux [\lmb_mux(c_baseaddr="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture uc_system_ilmb_bram_if_cntlr_0_arch of entity xil_defaultlib.uc_system_ilmb_bram_if_cntlr_0 [uc_system_ilmb_bram_if_cntlr_0_d...]
Compiling architecture uc_system_ilmb_v10_0_arch of entity xil_defaultlib.uc_system_ilmb_v10_0 [uc_system_ilmb_v10_0_default]
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="art...
Compiling module xil_defaultlib.uc_system_lmb_bram_0
Compiling module xil_defaultlib.microblaze_core_local_memory_imp...
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.proc_sys_reset [\proc_sys_reset(c_family="artix7...]
Compiling architecture uc_system_proc_sys_reset_0_0_arch of entity xil_defaultlib.uc_system_proc_sys_reset_0_0 [uc_system_proc_sys_reset_0_0_def...]
Compiling module xil_defaultlib.uc_system
Compiling module xil_defaultlib.uc_system_wrapper
Compiling module xil_defaultlib.sim_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 3216.723 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '20' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 3216.723 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
Block Memory Generator module sim_tb.uc.uc_system_i.microblaze_core_local_memory.lmb_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:32 . Memory (MB): peak = 3221.926 ; gain = 5.203
run 20 us
open_bd_design {D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd}
delete_bd_objs [get_bd_nets axi_uartlite_0_interrupt]
save_bd_design
Wrote  : <D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd> 
Wrote  : <D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/ui/bd_9844dd40.ui> 
generate_target all [get_files  D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd]
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.0-1] /axi_bram_ctrl_0: PORT /axi_bram_ctrl_0/BRAM_PORTA is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.0-1] /axi_bram_ctrl_0: PORT /axi_bram_ctrl_0/BRAM_PORTA is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
Wrote  : <D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd> 
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.v
Verilog Output written to : D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_core_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BRAM_Interconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Output_Compare_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/ip/uc_system_auto_pc_0/uc_system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect/m00_couplers/auto_pc .
Exporting to file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system.hwh
Generated Block Design Tcl file D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hw_handoff/uc_system_bd.tcl
Generated Hardware Definition File D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system.hwdef
generate_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3254.316 ; gain = 30.883
catch { config_ip_cache -export [get_ips -all uc_system_microblaze_0_0] }
catch { config_ip_cache -export [get_ips -all uc_system_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP uc_system_auto_pc_0, cache-ID = 3bc5b97ce10c0cd1; cache size = 18.288 MB.
export_ip_user_files -of_objects [get_files D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd]
launch_runs -jobs 2 uc_system_microblaze_0_0_synth_1
[Wed Dec 13 01:12:02 2017] Launched uc_system_microblaze_0_0_synth_1...
Run output will be captured here: D:/projects/itmo/io_lab2/io_lab2/io_lab2.runs/uc_system_microblaze_0_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd] -directory D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/sim_scripts -ip_user_files_dir D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files -ipstatic_source_dir D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/projects/itmo/io_lab2/io_lab2/io_lab2.cache/compile_simlib/modelsim} {questa=D:/projects/itmo/io_lab2/io_lab2/io_lab2.cache/compile_simlib/questa} {riviera=D:/projects/itmo/io_lab2/io_lab2/io_lab2.cache/compile_simlib/riviera} {activehdl=D:/projects/itmo/io_lab2/io_lab2/io_lab2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
write_hwdef -force  -file D:/projects/itmo/io_lab2/io_lab2/io_lab2.sdk/uc_system_wrapper.hdf
launch_sdk -workspace D:/projects/itmo/io_lab2/io_lab2/io_lab2.sdk -hwspec D:/projects/itmo/io_lab2/io_lab2/io_lab2.sdk/uc_system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/projects/itmo/io_lab2/io_lab2/io_lab2.sdk -hwspec D:/projects/itmo/io_lab2/io_lab2/io_lab2.sdk/uc_system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Generating merged BMM file for the design top 'sim_tb'...
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'sim_tb'...
Generating merged BMM file for the design top 'sim_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'sim_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
"xvlog -m64 --relax -prj sim_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/BRAM_Interconnect_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_Interconnect
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Timer_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Output_Compare_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Output_Compare
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_lmb_bram_0/sim/uc_system_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_xbar_1/sim/uc_system_xbar_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_xbar_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_CL8XN8
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1XIA5N0
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_OXA1LX
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_13GJAIL
INFO: [VRFC 10-311] analyzing module microblaze_core_local_memory_imp_1NATDEJ
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1EAWDMW
INFO: [VRFC 10-311] analyzing module uc_system
INFO: [VRFC 10-311] analyzing module uc_system_microblaze_core_axi_periph_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_BRAM_Interconnect_0_0/sim/uc_system_BRAM_Interconnect_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_BRAM_Interconnect_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_0_1/sim/uc_system_Timer_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_1_0/sim/uc_system_Timer_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Output_Compare_0_0/sim/uc_system_Output_Compare_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Output_Compare_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_auto_pc_0/sim/uc_system_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj sim_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_microblaze_0_0/sim/uc_system_microblaze_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_microblaze_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_proc_sys_reset_0_0/sim/uc_system_proc_sys_reset_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_proc_sys_reset_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_timer_0_0/sim/uc_system_axi_timer_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_timer_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_gpio_0_0/sim/uc_system_axi_gpio_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_gpio_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_v10_0/sim/uc_system_dlmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_v10_0/sim/uc_system_ilmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_bram_if_cntlr_0/sim/uc_system_dlmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_bram_if_cntlr_0/sim/uc_system_ilmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_bram_ctrl_0_0/sim/uc_system_axi_bram_ctrl_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_bram_ctrl_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_uartlite_0_0/sim/uc_system_axi_uartlite_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_uartlite_0_0
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 206035205e6a4252becb06e547722e01 --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v10_0_3 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_11 -L axi_lite_ipif_v3_0_4 -L lib_pkg_v1_0_2 -L axi_timer_v2_0_15 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_15 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_12 -L blk_mem_gen_v8_3_6 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_13 -L fifo_generator_v13_1_4 -L axi_data_fifo_v2_1_12 -L axi_crossbar_v2_1_14 -L axi_bram_ctrl_v4_0_11 -L lib_srl_fifo_v1_0_2 -L axi_uartlite_v2_0_17 -L axi_protocol_converter_v2_1_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_behav xil_defaultlib.sim_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 12 for port m_axi_arprot [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:2365]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 12 for port m_axi_awprot [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:2369]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package axi_bram_ctrl_v4_0_11.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package axi_timer_v2_0_15.tc_types
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package microblaze_v10_0_3.microblaze_types
Compiling package microblaze_v10_0_3.microblaze_isa
Compiling package microblaze_v10_0_3.mmu_types
Compiling package lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_funcs
Compiling module xil_defaultlib.BRAM_Interconnect(addr1_0=24,add...
Compiling module xil_defaultlib.uc_system_BRAM_Interconnect_0_0
Compiling module xil_defaultlib.Output_Compare
Compiling module xil_defaultlib.uc_system_Output_Compare_0_0
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.uc_system_Timer_0_1
Compiling module xil_defaultlib.Timer(ADDRESS=12)
Compiling module xil_defaultlib.uc_system_Timer_1_0
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.wrap_brst [\wrap_brst(c_axi_addr_width=13,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_0_11.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.wr_chnl [\wr_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.rd_chnl [\rd_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.full_axi [\full_axi(c_s_axi_addr_width=13,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=20...]
Compiling architecture uc_system_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.uc_system_axi_bram_ctrl_0_0 [uc_system_axi_bram_ctrl_0_0_defa...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_single_bit=0,c_vecto...]
Compiling architecture imp of entity axi_gpio_v2_0_15.GPIO_Core [\GPIO_Core(c_aw=9,c_gpio_width=1...]
Compiling architecture imp of entity axi_gpio_v2_0_15.axi_gpio [\axi_gpio(c_family="artix7",c_gp...]
Compiling architecture uc_system_axi_gpio_0_0_arch of entity xil_defaultlib.uc_system_axi_gpio_0_0 [uc_system_axi_gpio_0_0_default]
Compiling module axi_protocol_converter_v2_1_13.axi_protocol_converter_v2_1_13_a...
Compiling module xil_defaultlib.uc_system_auto_pc_0
Compiling module xil_defaultlib.m00_couplers_imp_CL8XN8
Compiling module xil_defaultlib.m01_couplers_imp_1XIA5N0
Compiling module xil_defaultlib.m02_couplers_imp_OXA1LX
Compiling module xil_defaultlib.m03_couplers_imp_13GJAIL
Compiling module xil_defaultlib.s00_couplers_imp_1EAWDMW
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_addr_decode...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_splitter(C_...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_splitter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_register_slice_v2_1_13.axi_register_slice_v2_1_13_axic_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_decerr_slav...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_crossbar_sa...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_axi_crossba...
Compiling module xil_defaultlib.uc_system_xbar_1
Compiling module xil_defaultlib.uc_system_microblaze_core_axi_pe...
Compiling architecture imp of entity axi_timer_v2_0_15.mux_onehot_f [\mux_onehot_f(c_nb=6,c_family="a...]
Compiling architecture imp of entity axi_timer_v2_0_15.counter_f [\counter_f(c_num_bits=32,c_famil...]
Compiling architecture imp of entity axi_timer_v2_0_15.count_module [\count_module(c_family="artix7")...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111001010")(0...]
Compiling architecture fdrse_v of entity unisim.FDRSE [fdrse_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_mtbf_stages=4)\]
Compiling architecture imp of entity axi_timer_v2_0_15.timer_control [\timer_control(c_ard_num_ce_arra...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture fdrs_v of entity unisim.FDRS [fdrs_default]
Compiling architecture imp of entity axi_timer_v2_0_15.tc_core [\tc_core(c_family="artix7",c_ard...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=5,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture imp of entity axi_timer_v2_0_15.axi_timer [\axi_timer(c_family="artix7")(1,...]
Compiling architecture uc_system_axi_timer_0_0_arch of entity xil_defaultlib.uc_system_axi_timer_0_0 [uc_system_axi_timer_0_0_default]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.baudrate [\baudrate(c_ratio=651)\]
Compiling architecture behavioral of entity axi_uartlite_v2_0_17.dynshreg_i_f [\dynshreg_i_f(c_depth=16,c_famil...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_family=...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_rx [\uartlite_rx(c_family="artix7")(...]
Compiling architecture behavioral of entity axi_uartlite_v2_0_17.dynshreg_i_f [\dynshreg_i_f(c_depth=16,c_init_...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_tx [\uartlite_tx(c_family="artix7")(...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_core [\uartlite_core(c_family="artix7"...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=4,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.axi_uartlite [\axi_uartlite(c_family="artix7")...]
Compiling architecture uc_system_axi_uartlite_0_0_arch of entity xil_defaultlib.uc_system_axi_uartlite_0_0 [uc_system_axi_uartlite_0_0_defau...]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.uc_system_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.uc_system_clk_wiz_0_0
Compiling architecture imp of entity microblaze_v10_0_3.DAXI_interface [\DAXI_interface(c_data_size=32,c...]
Compiling architecture and2b1l_v of entity unisim.AND2B1L [and2b1l_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_AND2B1L [\MB_AND2B1L(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.interrupt_mode_converter [\interrupt_mode_converter(c_inte...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDRE [\MB_FDRE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXCY_XORCY [\MB_MUXCY_XORCY(c_target=artix7)...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXF7 [\MB_MUXF7(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDR [\MB_FDR(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.PC_Module_gti [\PC_Module_gti(c_data_size=32,c_...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fds_v of entity unisim.FDS [fds_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDS [\MB_FDS(c_target=artix7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture imp of entity microblaze_v10_0_3.PreFetch_Buffer_gti [\PreFetch_Buffer_gti(c_data_size...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXCY [\MB_MUXCY(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.carry_and [\carry_and(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.jump_logic [\jump_logic(c_instr_size=32,c_ta...]
Compiling architecture imp of entity microblaze_v10_0_3.carry_or [\carry_or(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.Decode_gti [\Decode_gti(c_data_size=32,c_ins...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000001111111100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture ram32m_v of entity unisim.RAM32M [ram32m_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_RAM32M [\MB_RAM32M(c_target=artix7,c_use...]
Compiling architecture imp of entity microblaze_v10_0_3.Register_File_gti [\Register_File_gti(c_data_size=3...]
Compiling architecture imp of entity microblaze_v10_0_3.Operand_Select_gti [\Operand_Select_gti(c_data_size=...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="011000000111101010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v10_0_3.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100000011110101010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101000001010")(0...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT4 [\MB_LUT4(c_target=artix7,init="1...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MULT_AND [\MB_MULT_AND(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture imp of entity microblaze_v10_0_3.ALU [\ALU(c_data_size=32,c_allow_lut6...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.Shift_Logic_Module_gti [\Shift_Logic_Module_gti(c_data_s...]
Compiling architecture imp of entity microblaze_v10_0_3.mul_unit [\mul_unit(c_data_size=32,c_targe...]
Compiling architecture imp of entity microblaze_v10_0_3.Barrel_Shifter_gti [\Barrel_Shifter_gti(c_data_size=...]
Compiling architecture imp of entity microblaze_v10_0_3.WB_Mux_Bit [\WB_Mux_Bit(c_target=artix7,c_lu...]
Compiling architecture imp of entity microblaze_v10_0_3.WB_Mux [\WB_Mux(c_data_size=32,c_daddr_s...]
Compiling architecture imp of entity microblaze_v10_0_3.Zero_Detect_gti [\Zero_Detect_gti(c_data_size=32,...]
Compiling architecture imp of entity microblaze_v10_0_3.Byte_Doublet_Handle_gti [\Byte_Doublet_Handle_gti(c_data_...]
Compiling architecture imp of entity microblaze_v10_0_3.Data_Flow_Logic [\Data_Flow_Logic(c_data_size=32,...]
Compiling architecture msr_reg of entity microblaze_v10_0_3.msr_reg_gti [\msr_reg_gti(c_data_size=32,c_ta...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111110000000011...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v10_0_3.mux_bus [\mux_bus(c_target=artix7,c_allow...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="100101101001011010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDE [\MB_FDE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.exception_registers_gti [\exception_registers_gti(c_data_...]
Compiling architecture imp of entity microblaze_v10_0_3.Fpu [\Fpu(c_data_size=32,c_target=art...]
Compiling architecture imp of entity microblaze_v10_0_3.PVR [\PVR(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v10_0_3.Data_Flow_gti [\Data_Flow_gti(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v10_0_3.read_data_mux [\read_data_mux(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v10_0_3.instr_mux [\instr_mux(c_instr_size=32,c_tar...]
Compiling architecture imp of entity microblaze_v10_0_3.MMU [\MMU(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze_GTi [\MicroBlaze_GTi(c_num_sync_ff_cl...]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_bit [mb_sync_bit_default]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze_Core [\MicroBlaze_Core(c_freq=10000000...]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze [\MicroBlaze(c_freq=100000000,c_e...]
Compiling architecture uc_system_microblaze_0_0_arch of entity xil_defaultlib.uc_system_microblaze_0_0 [uc_system_microblaze_0_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_mux [\lmb_mux(c_baseaddr="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture uc_system_dlmb_bram_if_cntlr_0_arch of entity xil_defaultlib.uc_system_dlmb_bram_if_cntlr_0 [uc_system_dlmb_bram_if_cntlr_0_d...]
Compiling architecture imp of entity lmb_v10_v3_0_9.lmb_v10 [\lmb_v10(c_lmb_num_slaves=1)\]
Compiling architecture uc_system_dlmb_v10_0_arch of entity xil_defaultlib.uc_system_dlmb_v10_0 [uc_system_dlmb_v10_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_mux [\lmb_mux(c_baseaddr="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture uc_system_ilmb_bram_if_cntlr_0_arch of entity xil_defaultlib.uc_system_ilmb_bram_if_cntlr_0 [uc_system_ilmb_bram_if_cntlr_0_d...]
Compiling architecture uc_system_ilmb_v10_0_arch of entity xil_defaultlib.uc_system_ilmb_v10_0 [uc_system_ilmb_v10_0_default]
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="art...
Compiling module xil_defaultlib.uc_system_lmb_bram_0
Compiling module xil_defaultlib.microblaze_core_local_memory_imp...
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.proc_sys_reset [\proc_sys_reset(c_family="artix7...]
Compiling architecture uc_system_proc_sys_reset_0_0_arch of entity xil_defaultlib.uc_system_proc_sys_reset_0_0 [uc_system_proc_sys_reset_0_0_def...]
Compiling module xil_defaultlib.uc_system
Compiling module xil_defaultlib.uc_system_wrapper
Compiling module xil_defaultlib.sim_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/xsim.dir/sim_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/xsim.dir/sim_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Dec 13 01:18:34 2017. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 13 01:18:34 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 3467.797 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '26' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_tb_behav -key {Behavioral:sim_1:Functional:sim_tb} -tclbatch {sim_tb.tcl} -view {D:/projects/itmo/io_lab2/io_lab2/sim_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
open_wave_config D:/projects/itmo/io_lab2/io_lab2/sim_tb_behav.wcfg
source sim_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module sim_tb.uc.uc_system_i.microblaze_core_local_memory.lmb_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:32 . Memory (MB): peak = 3468.453 ; gain = 0.656
run 20 us
relaunch_sim
Generating merged BMM file for the design top 'sim_tb'...
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'sim_tb'...
Generating merged BMM file for the design top 'sim_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'sim_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
"xvlog -m64 --relax -prj sim_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/BRAM_Interconnect_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_Interconnect
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Timer_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Output_Compare_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Output_Compare
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_lmb_bram_0/sim/uc_system_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_xbar_1/sim/uc_system_xbar_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_xbar_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_CL8XN8
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1XIA5N0
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_OXA1LX
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_13GJAIL
INFO: [VRFC 10-311] analyzing module microblaze_core_local_memory_imp_1NATDEJ
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1EAWDMW
INFO: [VRFC 10-311] analyzing module uc_system
INFO: [VRFC 10-311] analyzing module uc_system_microblaze_core_axi_periph_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_BRAM_Interconnect_0_0/sim/uc_system_BRAM_Interconnect_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_BRAM_Interconnect_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_0_1/sim/uc_system_Timer_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_1_0/sim/uc_system_Timer_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Output_Compare_0_0/sim/uc_system_Output_Compare_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Output_Compare_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_auto_pc_0/sim/uc_system_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj sim_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_microblaze_0_0/sim/uc_system_microblaze_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_microblaze_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_proc_sys_reset_0_0/sim/uc_system_proc_sys_reset_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_proc_sys_reset_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_timer_0_0/sim/uc_system_axi_timer_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_timer_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_gpio_0_0/sim/uc_system_axi_gpio_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_gpio_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_v10_0/sim/uc_system_dlmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_v10_0/sim/uc_system_ilmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_bram_if_cntlr_0/sim/uc_system_dlmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_bram_if_cntlr_0/sim/uc_system_ilmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_bram_ctrl_0_0/sim/uc_system_axi_bram_ctrl_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_bram_ctrl_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_uartlite_0_0/sim/uc_system_axi_uartlite_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_uartlite_0_0
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Generating merged BMM file for the design top 'sim_tb'...
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 206035205e6a4252becb06e547722e01 --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v10_0_3 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_11 -L axi_lite_ipif_v3_0_4 -L lib_pkg_v1_0_2 -L axi_timer_v2_0_15 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_15 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_12 -L blk_mem_gen_v8_3_6 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_13 -L fifo_generator_v13_1_4 -L axi_data_fifo_v2_1_12 -L axi_crossbar_v2_1_14 -L axi_bram_ctrl_v4_0_11 -L lib_srl_fifo_v1_0_2 -L axi_uartlite_v2_0_17 -L axi_protocol_converter_v2_1_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_behav xil_defaultlib.sim_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 12 for port m_axi_arprot [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:2365]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 12 for port m_axi_awprot [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:2369]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package axi_bram_ctrl_v4_0_11.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package axi_timer_v2_0_15.tc_types
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package microblaze_v10_0_3.microblaze_types
Compiling package microblaze_v10_0_3.microblaze_isa
Compiling package microblaze_v10_0_3.mmu_types
Compiling package lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_funcs
Compiling module xil_defaultlib.BRAM_Interconnect(addr1_0=24,add...
Compiling module xil_defaultlib.uc_system_BRAM_Interconnect_0_0
Compiling module xil_defaultlib.Output_Compare
Compiling module xil_defaultlib.uc_system_Output_Compare_0_0
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.uc_system_Timer_0_1
Compiling module xil_defaultlib.Timer(ADDRESS=12)
Compiling module xil_defaultlib.uc_system_Timer_1_0
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.wrap_brst [\wrap_brst(c_axi_addr_width=13,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_0_11.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.wr_chnl [\wr_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.rd_chnl [\rd_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.full_axi [\full_axi(c_s_axi_addr_width=13,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=20...]
Compiling architecture uc_system_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.uc_system_axi_bram_ctrl_0_0 [uc_system_axi_bram_ctrl_0_0_defa...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_single_bit=0,c_vecto...]
Compiling architecture imp of entity axi_gpio_v2_0_15.GPIO_Core [\GPIO_Core(c_aw=9,c_gpio_width=1...]
Compiling architecture imp of entity axi_gpio_v2_0_15.axi_gpio [\axi_gpio(c_family="artix7",c_gp...]
Compiling architecture uc_system_axi_gpio_0_0_arch of entity xil_defaultlib.uc_system_axi_gpio_0_0 [uc_system_axi_gpio_0_0_default]
Compiling module axi_protocol_converter_v2_1_13.axi_protocol_converter_v2_1_13_a...
Compiling module xil_defaultlib.uc_system_auto_pc_0
Compiling module xil_defaultlib.m00_couplers_imp_CL8XN8
Compiling module xil_defaultlib.m01_couplers_imp_1XIA5N0
Compiling module xil_defaultlib.m02_couplers_imp_OXA1LX
Compiling module xil_defaultlib.m03_couplers_imp_13GJAIL
Compiling module xil_defaultlib.s00_couplers_imp_1EAWDMW
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_addr_decode...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_splitter(C_...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_splitter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_register_slice_v2_1_13.axi_register_slice_v2_1_13_axic_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_decerr_slav...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_crossbar_sa...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_axi_crossba...
Compiling module xil_defaultlib.uc_system_xbar_1
Compiling module xil_defaultlib.uc_system_microblaze_core_axi_pe...
Compiling architecture imp of entity axi_timer_v2_0_15.mux_onehot_f [\mux_onehot_f(c_nb=6,c_family="a...]
Compiling architecture imp of entity axi_timer_v2_0_15.counter_f [\counter_f(c_num_bits=32,c_famil...]
Compiling architecture imp of entity axi_timer_v2_0_15.count_module [\count_module(c_family="artix7")...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111001010")(0...]
Compiling architecture fdrse_v of entity unisim.FDRSE [fdrse_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_mtbf_stages=4)\]
Compiling architecture imp of entity axi_timer_v2_0_15.timer_control [\timer_control(c_ard_num_ce_arra...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture fdrs_v of entity unisim.FDRS [fdrs_default]
Compiling architecture imp of entity axi_timer_v2_0_15.tc_core [\tc_core(c_family="artix7",c_ard...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=5,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture imp of entity axi_timer_v2_0_15.axi_timer [\axi_timer(c_family="artix7")(1,...]
Compiling architecture uc_system_axi_timer_0_0_arch of entity xil_defaultlib.uc_system_axi_timer_0_0 [uc_system_axi_timer_0_0_default]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.baudrate [\baudrate(c_ratio=651)\]
Compiling architecture behavioral of entity axi_uartlite_v2_0_17.dynshreg_i_f [\dynshreg_i_f(c_depth=16,c_famil...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_family=...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_rx [\uartlite_rx(c_family="artix7")(...]
Compiling architecture behavioral of entity axi_uartlite_v2_0_17.dynshreg_i_f [\dynshreg_i_f(c_depth=16,c_init_...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_tx [\uartlite_tx(c_family="artix7")(...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_core [\uartlite_core(c_family="artix7"...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=4,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.axi_uartlite [\axi_uartlite(c_family="artix7")...]
Compiling architecture uc_system_axi_uartlite_0_0_arch of entity xil_defaultlib.uc_system_axi_uartlite_0_0 [uc_system_axi_uartlite_0_0_defau...]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.uc_system_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.uc_system_clk_wiz_0_0
Compiling architecture imp of entity microblaze_v10_0_3.DAXI_interface [\DAXI_interface(c_data_size=32,c...]
Compiling architecture and2b1l_v of entity unisim.AND2B1L [and2b1l_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_AND2B1L [\MB_AND2B1L(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.interrupt_mode_converter [\interrupt_mode_converter(c_inte...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDRE [\MB_FDRE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXCY_XORCY [\MB_MUXCY_XORCY(c_target=artix7)...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXF7 [\MB_MUXF7(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDR [\MB_FDR(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.PC_Module_gti [\PC_Module_gti(c_data_size=32,c_...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fds_v of entity unisim.FDS [fds_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDS [\MB_FDS(c_target=artix7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture imp of entity microblaze_v10_0_3.PreFetch_Buffer_gti [\PreFetch_Buffer_gti(c_data_size...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXCY [\MB_MUXCY(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.carry_and [\carry_and(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.jump_logic [\jump_logic(c_instr_size=32,c_ta...]
Compiling architecture imp of entity microblaze_v10_0_3.carry_or [\carry_or(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.Decode_gti [\Decode_gti(c_data_size=32,c_ins...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000001111111100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture ram32m_v of entity unisim.RAM32M [ram32m_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_RAM32M [\MB_RAM32M(c_target=artix7,c_use...]
Compiling architecture imp of entity microblaze_v10_0_3.Register_File_gti [\Register_File_gti(c_data_size=3...]
Compiling architecture imp of entity microblaze_v10_0_3.Operand_Select_gti [\Operand_Select_gti(c_data_size=...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="011000000111101010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v10_0_3.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100000011110101010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101000001010")(0...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT4 [\MB_LUT4(c_target=artix7,init="1...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MULT_AND [\MB_MULT_AND(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture imp of entity microblaze_v10_0_3.ALU [\ALU(c_data_size=32,c_allow_lut6...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.Shift_Logic_Module_gti [\Shift_Logic_Module_gti(c_data_s...]
Compiling architecture imp of entity microblaze_v10_0_3.mul_unit [\mul_unit(c_data_size=32,c_targe...]
Compiling architecture imp of entity microblaze_v10_0_3.Barrel_Shifter_gti [\Barrel_Shifter_gti(c_data_size=...]
Compiling architecture imp of entity microblaze_v10_0_3.WB_Mux_Bit [\WB_Mux_Bit(c_target=artix7,c_lu...]
Compiling architecture imp of entity microblaze_v10_0_3.WB_Mux [\WB_Mux(c_data_size=32,c_daddr_s...]
Compiling architecture imp of entity microblaze_v10_0_3.Zero_Detect_gti [\Zero_Detect_gti(c_data_size=32,...]
Compiling architecture imp of entity microblaze_v10_0_3.Byte_Doublet_Handle_gti [\Byte_Doublet_Handle_gti(c_data_...]
Compiling architecture imp of entity microblaze_v10_0_3.Data_Flow_Logic [\Data_Flow_Logic(c_data_size=32,...]
Compiling architecture msr_reg of entity microblaze_v10_0_3.msr_reg_gti [\msr_reg_gti(c_data_size=32,c_ta...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111110000000011...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v10_0_3.mux_bus [\mux_bus(c_target=artix7,c_allow...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="100101101001011010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDE [\MB_FDE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.exception_registers_gti [\exception_registers_gti(c_data_...]
Compiling architecture imp of entity microblaze_v10_0_3.Fpu [\Fpu(c_data_size=32,c_target=art...]
Compiling architecture imp of entity microblaze_v10_0_3.PVR [\PVR(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v10_0_3.Data_Flow_gti [\Data_Flow_gti(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v10_0_3.read_data_mux [\read_data_mux(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v10_0_3.instr_mux [\instr_mux(c_instr_size=32,c_tar...]
Compiling architecture imp of entity microblaze_v10_0_3.MMU [\MMU(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze_GTi [\MicroBlaze_GTi(c_num_sync_ff_cl...]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_bit [mb_sync_bit_default]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze_Core [\MicroBlaze_Core(c_freq=10000000...]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze [\MicroBlaze(c_freq=100000000,c_e...]
Compiling architecture uc_system_microblaze_0_0_arch of entity xil_defaultlib.uc_system_microblaze_0_0 [uc_system_microblaze_0_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_mux [\lmb_mux(c_baseaddr="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture uc_system_dlmb_bram_if_cntlr_0_arch of entity xil_defaultlib.uc_system_dlmb_bram_if_cntlr_0 [uc_system_dlmb_bram_if_cntlr_0_d...]
Compiling architecture imp of entity lmb_v10_v3_0_9.lmb_v10 [\lmb_v10(c_lmb_num_slaves=1)\]
Compiling architecture uc_system_dlmb_v10_0_arch of entity xil_defaultlib.uc_system_dlmb_v10_0 [uc_system_dlmb_v10_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_mux [\lmb_mux(c_baseaddr="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture uc_system_ilmb_bram_if_cntlr_0_arch of entity xil_defaultlib.uc_system_ilmb_bram_if_cntlr_0 [uc_system_ilmb_bram_if_cntlr_0_d...]
Compiling architecture uc_system_ilmb_v10_0_arch of entity xil_defaultlib.uc_system_ilmb_v10_0 [uc_system_ilmb_v10_0_default]
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="art...
Compiling module xil_defaultlib.uc_system_lmb_bram_0
Compiling module xil_defaultlib.microblaze_core_local_memory_imp...
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.proc_sys_reset [\proc_sys_reset(c_family="artix7...]
Compiling architecture uc_system_proc_sys_reset_0_0_arch of entity xil_defaultlib.uc_system_proc_sys_reset_0_0 [uc_system_proc_sys_reset_0_0_def...]
Compiling module xil_defaultlib.uc_system
Compiling module xil_defaultlib.uc_system_wrapper
Compiling module xil_defaultlib.sim_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 3468.695 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '20' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 3468.695 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
Block Memory Generator module sim_tb.uc.uc_system_i.microblaze_core_local_memory.lmb_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:29 . Memory (MB): peak = 3472.945 ; gain = 4.250
run 20 us
relaunch_sim
Generating merged BMM file for the design top 'sim_tb'...
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'sim_tb'...
Generating merged BMM file for the design top 'sim_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'sim_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
"xvlog -m64 --relax -prj sim_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/BRAM_Interconnect_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_Interconnect
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Timer_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Output_Compare_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Output_Compare
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_lmb_bram_0/sim/uc_system_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_xbar_1/sim/uc_system_xbar_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_xbar_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_CL8XN8
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1XIA5N0
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_OXA1LX
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_13GJAIL
INFO: [VRFC 10-311] analyzing module microblaze_core_local_memory_imp_1NATDEJ
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1EAWDMW
INFO: [VRFC 10-311] analyzing module uc_system
INFO: [VRFC 10-311] analyzing module uc_system_microblaze_core_axi_periph_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_BRAM_Interconnect_0_0/sim/uc_system_BRAM_Interconnect_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_BRAM_Interconnect_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_0_1/sim/uc_system_Timer_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_1_0/sim/uc_system_Timer_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Output_Compare_0_0/sim/uc_system_Output_Compare_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Output_Compare_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_auto_pc_0/sim/uc_system_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj sim_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_microblaze_0_0/sim/uc_system_microblaze_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_microblaze_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_proc_sys_reset_0_0/sim/uc_system_proc_sys_reset_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_proc_sys_reset_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_timer_0_0/sim/uc_system_axi_timer_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_timer_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_gpio_0_0/sim/uc_system_axi_gpio_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_gpio_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_v10_0/sim/uc_system_dlmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_v10_0/sim/uc_system_ilmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_bram_if_cntlr_0/sim/uc_system_dlmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_bram_if_cntlr_0/sim/uc_system_ilmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_bram_ctrl_0_0/sim/uc_system_axi_bram_ctrl_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_bram_ctrl_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_uartlite_0_0/sim/uc_system_axi_uartlite_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_uartlite_0_0
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 3473.891 ; gain = 0.000
Generating merged BMM file for the design top 'sim_tb'...
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 206035205e6a4252becb06e547722e01 --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v10_0_3 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_11 -L axi_lite_ipif_v3_0_4 -L lib_pkg_v1_0_2 -L axi_timer_v2_0_15 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_15 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_12 -L blk_mem_gen_v8_3_6 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_13 -L fifo_generator_v13_1_4 -L axi_data_fifo_v2_1_12 -L axi_crossbar_v2_1_14 -L axi_bram_ctrl_v4_0_11 -L lib_srl_fifo_v1_0_2 -L axi_uartlite_v2_0_17 -L axi_protocol_converter_v2_1_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_behav xil_defaultlib.sim_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 12 for port m_axi_arprot [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:2365]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 12 for port m_axi_awprot [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:2369]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package axi_bram_ctrl_v4_0_11.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package axi_timer_v2_0_15.tc_types
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package microblaze_v10_0_3.microblaze_types
Compiling package microblaze_v10_0_3.microblaze_isa
Compiling package microblaze_v10_0_3.mmu_types
Compiling package lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_funcs
Compiling module xil_defaultlib.BRAM_Interconnect(addr1_0=24,add...
Compiling module xil_defaultlib.uc_system_BRAM_Interconnect_0_0
Compiling module xil_defaultlib.Output_Compare
Compiling module xil_defaultlib.uc_system_Output_Compare_0_0
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.uc_system_Timer_0_1
Compiling module xil_defaultlib.Timer(ADDRESS=12)
Compiling module xil_defaultlib.uc_system_Timer_1_0
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.wrap_brst [\wrap_brst(c_axi_addr_width=13,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_0_11.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.wr_chnl [\wr_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.rd_chnl [\rd_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.full_axi [\full_axi(c_s_axi_addr_width=13,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=20...]
Compiling architecture uc_system_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.uc_system_axi_bram_ctrl_0_0 [uc_system_axi_bram_ctrl_0_0_defa...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_single_bit=0,c_vecto...]
Compiling architecture imp of entity axi_gpio_v2_0_15.GPIO_Core [\GPIO_Core(c_aw=9,c_gpio_width=1...]
Compiling architecture imp of entity axi_gpio_v2_0_15.axi_gpio [\axi_gpio(c_family="artix7",c_gp...]
Compiling architecture uc_system_axi_gpio_0_0_arch of entity xil_defaultlib.uc_system_axi_gpio_0_0 [uc_system_axi_gpio_0_0_default]
Compiling module axi_protocol_converter_v2_1_13.axi_protocol_converter_v2_1_13_a...
Compiling module xil_defaultlib.uc_system_auto_pc_0
Compiling module xil_defaultlib.m00_couplers_imp_CL8XN8
Compiling module xil_defaultlib.m01_couplers_imp_1XIA5N0
Compiling module xil_defaultlib.m02_couplers_imp_OXA1LX
Compiling module xil_defaultlib.m03_couplers_imp_13GJAIL
Compiling module xil_defaultlib.s00_couplers_imp_1EAWDMW
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_addr_decode...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_splitter(C_...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_splitter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_register_slice_v2_1_13.axi_register_slice_v2_1_13_axic_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_decerr_slav...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_crossbar_sa...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_axi_crossba...
Compiling module xil_defaultlib.uc_system_xbar_1
Compiling module xil_defaultlib.uc_system_microblaze_core_axi_pe...
Compiling architecture imp of entity axi_timer_v2_0_15.mux_onehot_f [\mux_onehot_f(c_nb=6,c_family="a...]
Compiling architecture imp of entity axi_timer_v2_0_15.counter_f [\counter_f(c_num_bits=32,c_famil...]
Compiling architecture imp of entity axi_timer_v2_0_15.count_module [\count_module(c_family="artix7")...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111001010")(0...]
Compiling architecture fdrse_v of entity unisim.FDRSE [fdrse_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_mtbf_stages=4)\]
Compiling architecture imp of entity axi_timer_v2_0_15.timer_control [\timer_control(c_ard_num_ce_arra...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture fdrs_v of entity unisim.FDRS [fdrs_default]
Compiling architecture imp of entity axi_timer_v2_0_15.tc_core [\tc_core(c_family="artix7",c_ard...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=5,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture imp of entity axi_timer_v2_0_15.axi_timer [\axi_timer(c_family="artix7")(1,...]
Compiling architecture uc_system_axi_timer_0_0_arch of entity xil_defaultlib.uc_system_axi_timer_0_0 [uc_system_axi_timer_0_0_default]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.baudrate [\baudrate(c_ratio=651)\]
Compiling architecture behavioral of entity axi_uartlite_v2_0_17.dynshreg_i_f [\dynshreg_i_f(c_depth=16,c_famil...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_family=...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_rx [\uartlite_rx(c_family="artix7")(...]
Compiling architecture behavioral of entity axi_uartlite_v2_0_17.dynshreg_i_f [\dynshreg_i_f(c_depth=16,c_init_...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_tx [\uartlite_tx(c_family="artix7")(...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_core [\uartlite_core(c_family="artix7"...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=4,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.axi_uartlite [\axi_uartlite(c_family="artix7")...]
Compiling architecture uc_system_axi_uartlite_0_0_arch of entity xil_defaultlib.uc_system_axi_uartlite_0_0 [uc_system_axi_uartlite_0_0_defau...]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.uc_system_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.uc_system_clk_wiz_0_0
Compiling architecture imp of entity microblaze_v10_0_3.DAXI_interface [\DAXI_interface(c_data_size=32,c...]
Compiling architecture and2b1l_v of entity unisim.AND2B1L [and2b1l_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_AND2B1L [\MB_AND2B1L(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.interrupt_mode_converter [\interrupt_mode_converter(c_inte...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDRE [\MB_FDRE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXCY_XORCY [\MB_MUXCY_XORCY(c_target=artix7)...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXF7 [\MB_MUXF7(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDR [\MB_FDR(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.PC_Module_gti [\PC_Module_gti(c_data_size=32,c_...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fds_v of entity unisim.FDS [fds_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDS [\MB_FDS(c_target=artix7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture imp of entity microblaze_v10_0_3.PreFetch_Buffer_gti [\PreFetch_Buffer_gti(c_data_size...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXCY [\MB_MUXCY(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.carry_and [\carry_and(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.jump_logic [\jump_logic(c_instr_size=32,c_ta...]
Compiling architecture imp of entity microblaze_v10_0_3.carry_or [\carry_or(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.Decode_gti [\Decode_gti(c_data_size=32,c_ins...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000001111111100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture ram32m_v of entity unisim.RAM32M [ram32m_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_RAM32M [\MB_RAM32M(c_target=artix7,c_use...]
Compiling architecture imp of entity microblaze_v10_0_3.Register_File_gti [\Register_File_gti(c_data_size=3...]
Compiling architecture imp of entity microblaze_v10_0_3.Operand_Select_gti [\Operand_Select_gti(c_data_size=...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="011000000111101010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v10_0_3.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100000011110101010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101000001010")(0...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT4 [\MB_LUT4(c_target=artix7,init="1...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MULT_AND [\MB_MULT_AND(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture imp of entity microblaze_v10_0_3.ALU [\ALU(c_data_size=32,c_allow_lut6...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.Shift_Logic_Module_gti [\Shift_Logic_Module_gti(c_data_s...]
Compiling architecture imp of entity microblaze_v10_0_3.mul_unit [\mul_unit(c_data_size=32,c_targe...]
Compiling architecture imp of entity microblaze_v10_0_3.Barrel_Shifter_gti [\Barrel_Shifter_gti(c_data_size=...]
Compiling architecture imp of entity microblaze_v10_0_3.WB_Mux_Bit [\WB_Mux_Bit(c_target=artix7,c_lu...]
Compiling architecture imp of entity microblaze_v10_0_3.WB_Mux [\WB_Mux(c_data_size=32,c_daddr_s...]
Compiling architecture imp of entity microblaze_v10_0_3.Zero_Detect_gti [\Zero_Detect_gti(c_data_size=32,...]
Compiling architecture imp of entity microblaze_v10_0_3.Byte_Doublet_Handle_gti [\Byte_Doublet_Handle_gti(c_data_...]
Compiling architecture imp of entity microblaze_v10_0_3.Data_Flow_Logic [\Data_Flow_Logic(c_data_size=32,...]
Compiling architecture msr_reg of entity microblaze_v10_0_3.msr_reg_gti [\msr_reg_gti(c_data_size=32,c_ta...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111110000000011...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v10_0_3.mux_bus [\mux_bus(c_target=artix7,c_allow...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="100101101001011010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDE [\MB_FDE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.exception_registers_gti [\exception_registers_gti(c_data_...]
Compiling architecture imp of entity microblaze_v10_0_3.Fpu [\Fpu(c_data_size=32,c_target=art...]
Compiling architecture imp of entity microblaze_v10_0_3.PVR [\PVR(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v10_0_3.Data_Flow_gti [\Data_Flow_gti(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v10_0_3.read_data_mux [\read_data_mux(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v10_0_3.instr_mux [\instr_mux(c_instr_size=32,c_tar...]
Compiling architecture imp of entity microblaze_v10_0_3.MMU [\MMU(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze_GTi [\MicroBlaze_GTi(c_num_sync_ff_cl...]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_bit [mb_sync_bit_default]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze_Core [\MicroBlaze_Core(c_freq=10000000...]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze [\MicroBlaze(c_freq=100000000,c_e...]
Compiling architecture uc_system_microblaze_0_0_arch of entity xil_defaultlib.uc_system_microblaze_0_0 [uc_system_microblaze_0_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_mux [\lmb_mux(c_baseaddr="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture uc_system_dlmb_bram_if_cntlr_0_arch of entity xil_defaultlib.uc_system_dlmb_bram_if_cntlr_0 [uc_system_dlmb_bram_if_cntlr_0_d...]
Compiling architecture imp of entity lmb_v10_v3_0_9.lmb_v10 [\lmb_v10(c_lmb_num_slaves=1)\]
Compiling architecture uc_system_dlmb_v10_0_arch of entity xil_defaultlib.uc_system_dlmb_v10_0 [uc_system_dlmb_v10_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_mux [\lmb_mux(c_baseaddr="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture uc_system_ilmb_bram_if_cntlr_0_arch of entity xil_defaultlib.uc_system_ilmb_bram_if_cntlr_0 [uc_system_ilmb_bram_if_cntlr_0_d...]
Compiling architecture uc_system_ilmb_v10_0_arch of entity xil_defaultlib.uc_system_ilmb_v10_0 [uc_system_ilmb_v10_0_default]
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="art...
Compiling module xil_defaultlib.uc_system_lmb_bram_0
Compiling module xil_defaultlib.microblaze_core_local_memory_imp...
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.proc_sys_reset [\proc_sys_reset(c_family="artix7...]
Compiling architecture uc_system_proc_sys_reset_0_0_arch of entity xil_defaultlib.uc_system_proc_sys_reset_0_0 [uc_system_proc_sys_reset_0_0_def...]
Compiling module xil_defaultlib.uc_system
Compiling module xil_defaultlib.uc_system_wrapper
Compiling module xil_defaultlib.sim_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 3473.891 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '20' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 3473.891 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
Block Memory Generator module sim_tb.uc.uc_system_i.microblaze_core_local_memory.lmb_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:30 . Memory (MB): peak = 3477.277 ; gain = 3.387
run 20 us
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
WARNING: [Simulator 45-29] Cannot open source file /wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/proc_sys_reset_v5_0/hdl/proc_sys_reset_v5_0_vh_rfs.vhd: file does not exist.
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 3477.418 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
relaunch_sim
Generating merged BMM file for the design top 'sim_tb'...
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'sim_tb'...
Generating merged BMM file for the design top 'sim_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'sim_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
"xvlog -m64 --relax -prj sim_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/BRAM_Interconnect_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_Interconnect
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Timer_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Output_Compare_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Output_Compare
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_lmb_bram_0/sim/uc_system_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_xbar_1/sim/uc_system_xbar_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_xbar_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_CL8XN8
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1XIA5N0
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_OXA1LX
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_13GJAIL
INFO: [VRFC 10-311] analyzing module microblaze_core_local_memory_imp_1NATDEJ
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1EAWDMW
INFO: [VRFC 10-311] analyzing module uc_system
INFO: [VRFC 10-311] analyzing module uc_system_microblaze_core_axi_periph_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_BRAM_Interconnect_0_0/sim/uc_system_BRAM_Interconnect_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_BRAM_Interconnect_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_0_1/sim/uc_system_Timer_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_1_0/sim/uc_system_Timer_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Output_Compare_0_0/sim/uc_system_Output_Compare_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Output_Compare_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_auto_pc_0/sim/uc_system_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj sim_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_microblaze_0_0/sim/uc_system_microblaze_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_microblaze_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_proc_sys_reset_0_0/sim/uc_system_proc_sys_reset_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_proc_sys_reset_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_timer_0_0/sim/uc_system_axi_timer_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_timer_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_gpio_0_0/sim/uc_system_axi_gpio_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_gpio_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_v10_0/sim/uc_system_dlmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_v10_0/sim/uc_system_ilmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_bram_if_cntlr_0/sim/uc_system_dlmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_bram_if_cntlr_0/sim/uc_system_ilmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_bram_ctrl_0_0/sim/uc_system_axi_bram_ctrl_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_bram_ctrl_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_uartlite_0_0/sim/uc_system_axi_uartlite_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_uartlite_0_0
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Generating merged BMM file for the design top 'sim_tb'...
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 206035205e6a4252becb06e547722e01 --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v10_0_3 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_11 -L axi_lite_ipif_v3_0_4 -L lib_pkg_v1_0_2 -L axi_timer_v2_0_15 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_15 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_12 -L blk_mem_gen_v8_3_6 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_13 -L fifo_generator_v13_1_4 -L axi_data_fifo_v2_1_12 -L axi_crossbar_v2_1_14 -L axi_bram_ctrl_v4_0_11 -L lib_srl_fifo_v1_0_2 -L axi_uartlite_v2_0_17 -L axi_protocol_converter_v2_1_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_behav xil_defaultlib.sim_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 12 for port m_axi_arprot [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:2365]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 12 for port m_axi_awprot [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:2369]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package axi_bram_ctrl_v4_0_11.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package axi_timer_v2_0_15.tc_types
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package microblaze_v10_0_3.microblaze_types
Compiling package microblaze_v10_0_3.microblaze_isa
Compiling package microblaze_v10_0_3.mmu_types
Compiling package lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_funcs
Compiling module xil_defaultlib.BRAM_Interconnect(addr1_0=24,add...
Compiling module xil_defaultlib.uc_system_BRAM_Interconnect_0_0
Compiling module xil_defaultlib.Output_Compare
Compiling module xil_defaultlib.uc_system_Output_Compare_0_0
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.uc_system_Timer_0_1
Compiling module xil_defaultlib.Timer(ADDRESS=12)
Compiling module xil_defaultlib.uc_system_Timer_1_0
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.wrap_brst [\wrap_brst(c_axi_addr_width=13,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_0_11.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.wr_chnl [\wr_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.rd_chnl [\rd_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.full_axi [\full_axi(c_s_axi_addr_width=13,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=20...]
Compiling architecture uc_system_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.uc_system_axi_bram_ctrl_0_0 [uc_system_axi_bram_ctrl_0_0_defa...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_single_bit=0,c_vecto...]
Compiling architecture imp of entity axi_gpio_v2_0_15.GPIO_Core [\GPIO_Core(c_aw=9,c_gpio_width=1...]
Compiling architecture imp of entity axi_gpio_v2_0_15.axi_gpio [\axi_gpio(c_family="artix7",c_gp...]
Compiling architecture uc_system_axi_gpio_0_0_arch of entity xil_defaultlib.uc_system_axi_gpio_0_0 [uc_system_axi_gpio_0_0_default]
Compiling module axi_protocol_converter_v2_1_13.axi_protocol_converter_v2_1_13_a...
Compiling module xil_defaultlib.uc_system_auto_pc_0
Compiling module xil_defaultlib.m00_couplers_imp_CL8XN8
Compiling module xil_defaultlib.m01_couplers_imp_1XIA5N0
Compiling module xil_defaultlib.m02_couplers_imp_OXA1LX
Compiling module xil_defaultlib.m03_couplers_imp_13GJAIL
Compiling module xil_defaultlib.s00_couplers_imp_1EAWDMW
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_addr_decode...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_splitter(C_...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_splitter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_register_slice_v2_1_13.axi_register_slice_v2_1_13_axic_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_decerr_slav...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_crossbar_sa...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_axi_crossba...
Compiling module xil_defaultlib.uc_system_xbar_1
Compiling module xil_defaultlib.uc_system_microblaze_core_axi_pe...
Compiling architecture imp of entity axi_timer_v2_0_15.mux_onehot_f [\mux_onehot_f(c_nb=6,c_family="a...]
Compiling architecture imp of entity axi_timer_v2_0_15.counter_f [\counter_f(c_num_bits=32,c_famil...]
Compiling architecture imp of entity axi_timer_v2_0_15.count_module [\count_module(c_family="artix7")...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111001010")(0...]
Compiling architecture fdrse_v of entity unisim.FDRSE [fdrse_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_mtbf_stages=4)\]
Compiling architecture imp of entity axi_timer_v2_0_15.timer_control [\timer_control(c_ard_num_ce_arra...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture fdrs_v of entity unisim.FDRS [fdrs_default]
Compiling architecture imp of entity axi_timer_v2_0_15.tc_core [\tc_core(c_family="artix7",c_ard...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=5,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture imp of entity axi_timer_v2_0_15.axi_timer [\axi_timer(c_family="artix7")(1,...]
Compiling architecture uc_system_axi_timer_0_0_arch of entity xil_defaultlib.uc_system_axi_timer_0_0 [uc_system_axi_timer_0_0_default]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.baudrate [\baudrate(c_ratio=651)\]
Compiling architecture behavioral of entity axi_uartlite_v2_0_17.dynshreg_i_f [\dynshreg_i_f(c_depth=16,c_famil...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_family=...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_rx [\uartlite_rx(c_family="artix7")(...]
Compiling architecture behavioral of entity axi_uartlite_v2_0_17.dynshreg_i_f [\dynshreg_i_f(c_depth=16,c_init_...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_tx [\uartlite_tx(c_family="artix7")(...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_core [\uartlite_core(c_family="artix7"...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=4,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.axi_uartlite [\axi_uartlite(c_family="artix7")...]
Compiling architecture uc_system_axi_uartlite_0_0_arch of entity xil_defaultlib.uc_system_axi_uartlite_0_0 [uc_system_axi_uartlite_0_0_defau...]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.uc_system_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.uc_system_clk_wiz_0_0
Compiling architecture imp of entity microblaze_v10_0_3.DAXI_interface [\DAXI_interface(c_data_size=32,c...]
Compiling architecture and2b1l_v of entity unisim.AND2B1L [and2b1l_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_AND2B1L [\MB_AND2B1L(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.interrupt_mode_converter [\interrupt_mode_converter(c_inte...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDRE [\MB_FDRE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXCY_XORCY [\MB_MUXCY_XORCY(c_target=artix7)...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXF7 [\MB_MUXF7(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDR [\MB_FDR(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.PC_Module_gti [\PC_Module_gti(c_data_size=32,c_...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fds_v of entity unisim.FDS [fds_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDS [\MB_FDS(c_target=artix7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture imp of entity microblaze_v10_0_3.PreFetch_Buffer_gti [\PreFetch_Buffer_gti(c_data_size...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXCY [\MB_MUXCY(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.carry_and [\carry_and(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.jump_logic [\jump_logic(c_instr_size=32,c_ta...]
Compiling architecture imp of entity microblaze_v10_0_3.carry_or [\carry_or(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.Decode_gti [\Decode_gti(c_data_size=32,c_ins...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000001111111100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture ram32m_v of entity unisim.RAM32M [ram32m_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_RAM32M [\MB_RAM32M(c_target=artix7,c_use...]
Compiling architecture imp of entity microblaze_v10_0_3.Register_File_gti [\Register_File_gti(c_data_size=3...]
Compiling architecture imp of entity microblaze_v10_0_3.Operand_Select_gti [\Operand_Select_gti(c_data_size=...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="011000000111101010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v10_0_3.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100000011110101010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101000001010")(0...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT4 [\MB_LUT4(c_target=artix7,init="1...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MULT_AND [\MB_MULT_AND(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture imp of entity microblaze_v10_0_3.ALU [\ALU(c_data_size=32,c_allow_lut6...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.Shift_Logic_Module_gti [\Shift_Logic_Module_gti(c_data_s...]
Compiling architecture imp of entity microblaze_v10_0_3.mul_unit [\mul_unit(c_data_size=32,c_targe...]
Compiling architecture imp of entity microblaze_v10_0_3.Barrel_Shifter_gti [\Barrel_Shifter_gti(c_data_size=...]
Compiling architecture imp of entity microblaze_v10_0_3.WB_Mux_Bit [\WB_Mux_Bit(c_target=artix7,c_lu...]
Compiling architecture imp of entity microblaze_v10_0_3.WB_Mux [\WB_Mux(c_data_size=32,c_daddr_s...]
Compiling architecture imp of entity microblaze_v10_0_3.Zero_Detect_gti [\Zero_Detect_gti(c_data_size=32,...]
Compiling architecture imp of entity microblaze_v10_0_3.Byte_Doublet_Handle_gti [\Byte_Doublet_Handle_gti(c_data_...]
Compiling architecture imp of entity microblaze_v10_0_3.Data_Flow_Logic [\Data_Flow_Logic(c_data_size=32,...]
Compiling architecture msr_reg of entity microblaze_v10_0_3.msr_reg_gti [\msr_reg_gti(c_data_size=32,c_ta...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111110000000011...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v10_0_3.mux_bus [\mux_bus(c_target=artix7,c_allow...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="100101101001011010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDE [\MB_FDE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.exception_registers_gti [\exception_registers_gti(c_data_...]
Compiling architecture imp of entity microblaze_v10_0_3.Fpu [\Fpu(c_data_size=32,c_target=art...]
Compiling architecture imp of entity microblaze_v10_0_3.PVR [\PVR(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v10_0_3.Data_Flow_gti [\Data_Flow_gti(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v10_0_3.read_data_mux [\read_data_mux(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v10_0_3.instr_mux [\instr_mux(c_instr_size=32,c_tar...]
Compiling architecture imp of entity microblaze_v10_0_3.MMU [\MMU(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze_GTi [\MicroBlaze_GTi(c_num_sync_ff_cl...]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_bit [mb_sync_bit_default]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze_Core [\MicroBlaze_Core(c_freq=10000000...]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze [\MicroBlaze(c_freq=100000000,c_e...]
Compiling architecture uc_system_microblaze_0_0_arch of entity xil_defaultlib.uc_system_microblaze_0_0 [uc_system_microblaze_0_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_mux [\lmb_mux(c_baseaddr="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture uc_system_dlmb_bram_if_cntlr_0_arch of entity xil_defaultlib.uc_system_dlmb_bram_if_cntlr_0 [uc_system_dlmb_bram_if_cntlr_0_d...]
Compiling architecture imp of entity lmb_v10_v3_0_9.lmb_v10 [\lmb_v10(c_lmb_num_slaves=1)\]
Compiling architecture uc_system_dlmb_v10_0_arch of entity xil_defaultlib.uc_system_dlmb_v10_0 [uc_system_dlmb_v10_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_mux [\lmb_mux(c_baseaddr="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture uc_system_ilmb_bram_if_cntlr_0_arch of entity xil_defaultlib.uc_system_ilmb_bram_if_cntlr_0 [uc_system_ilmb_bram_if_cntlr_0_d...]
Compiling architecture uc_system_ilmb_v10_0_arch of entity xil_defaultlib.uc_system_ilmb_v10_0 [uc_system_ilmb_v10_0_default]
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="art...
Compiling module xil_defaultlib.uc_system_lmb_bram_0
Compiling module xil_defaultlib.microblaze_core_local_memory_imp...
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.proc_sys_reset [\proc_sys_reset(c_family="artix7...]
Compiling architecture uc_system_proc_sys_reset_0_0_arch of entity xil_defaultlib.uc_system_proc_sys_reset_0_0 [uc_system_proc_sys_reset_0_0_def...]
Compiling module xil_defaultlib.uc_system
Compiling module xil_defaultlib.uc_system_wrapper
Compiling module xil_defaultlib.sim_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 3477.418 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '22' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 3477.418 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
Block Memory Generator module sim_tb.uc.uc_system_i.microblaze_core_local_memory.lmb_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:28 . Memory (MB): peak = 3482.500 ; gain = 5.082
relaunch_sim
Generating merged BMM file for the design top 'sim_tb'...
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'sim_tb'...
Generating merged BMM file for the design top 'sim_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'sim_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
"xvlog -m64 --relax -prj sim_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/BRAM_Interconnect_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_Interconnect
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Timer_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Output_Compare_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Output_Compare
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_lmb_bram_0/sim/uc_system_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_xbar_1/sim/uc_system_xbar_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_xbar_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_CL8XN8
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1XIA5N0
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_OXA1LX
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_13GJAIL
INFO: [VRFC 10-311] analyzing module microblaze_core_local_memory_imp_1NATDEJ
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1EAWDMW
INFO: [VRFC 10-311] analyzing module uc_system
INFO: [VRFC 10-311] analyzing module uc_system_microblaze_core_axi_periph_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_BRAM_Interconnect_0_0/sim/uc_system_BRAM_Interconnect_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_BRAM_Interconnect_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_0_1/sim/uc_system_Timer_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_1_0/sim/uc_system_Timer_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Output_Compare_0_0/sim/uc_system_Output_Compare_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Output_Compare_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_auto_pc_0/sim/uc_system_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj sim_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_microblaze_0_0/sim/uc_system_microblaze_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_microblaze_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_proc_sys_reset_0_0/sim/uc_system_proc_sys_reset_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_proc_sys_reset_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_timer_0_0/sim/uc_system_axi_timer_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_timer_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_gpio_0_0/sim/uc_system_axi_gpio_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_gpio_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_v10_0/sim/uc_system_dlmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_v10_0/sim/uc_system_ilmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_bram_if_cntlr_0/sim/uc_system_dlmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_bram_if_cntlr_0/sim/uc_system_ilmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_bram_ctrl_0_0/sim/uc_system_axi_bram_ctrl_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_bram_ctrl_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_uartlite_0_0/sim/uc_system_axi_uartlite_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_uartlite_0_0
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Generating merged BMM file for the design top 'sim_tb'...
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 206035205e6a4252becb06e547722e01 --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v10_0_3 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_11 -L axi_lite_ipif_v3_0_4 -L lib_pkg_v1_0_2 -L axi_timer_v2_0_15 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_15 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_12 -L blk_mem_gen_v8_3_6 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_13 -L fifo_generator_v13_1_4 -L axi_data_fifo_v2_1_12 -L axi_crossbar_v2_1_14 -L axi_bram_ctrl_v4_0_11 -L lib_srl_fifo_v1_0_2 -L axi_uartlite_v2_0_17 -L axi_protocol_converter_v2_1_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_behav xil_defaultlib.sim_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 12 for port m_axi_arprot [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:2365]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 12 for port m_axi_awprot [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:2369]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package axi_bram_ctrl_v4_0_11.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package axi_timer_v2_0_15.tc_types
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package microblaze_v10_0_3.microblaze_types
Compiling package microblaze_v10_0_3.microblaze_isa
Compiling package microblaze_v10_0_3.mmu_types
Compiling package lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_funcs
Compiling module xil_defaultlib.BRAM_Interconnect(addr1_0=24,add...
Compiling module xil_defaultlib.uc_system_BRAM_Interconnect_0_0
Compiling module xil_defaultlib.Output_Compare
Compiling module xil_defaultlib.uc_system_Output_Compare_0_0
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.uc_system_Timer_0_1
Compiling module xil_defaultlib.Timer(ADDRESS=12)
Compiling module xil_defaultlib.uc_system_Timer_1_0
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.wrap_brst [\wrap_brst(c_axi_addr_width=13,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_0_11.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.wr_chnl [\wr_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.rd_chnl [\rd_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.full_axi [\full_axi(c_s_axi_addr_width=13,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=20...]
Compiling architecture uc_system_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.uc_system_axi_bram_ctrl_0_0 [uc_system_axi_bram_ctrl_0_0_defa...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_single_bit=0,c_vecto...]
Compiling architecture imp of entity axi_gpio_v2_0_15.GPIO_Core [\GPIO_Core(c_aw=9,c_gpio_width=1...]
Compiling architecture imp of entity axi_gpio_v2_0_15.axi_gpio [\axi_gpio(c_family="artix7",c_gp...]
Compiling architecture uc_system_axi_gpio_0_0_arch of entity xil_defaultlib.uc_system_axi_gpio_0_0 [uc_system_axi_gpio_0_0_default]
Compiling module axi_protocol_converter_v2_1_13.axi_protocol_converter_v2_1_13_a...
Compiling module xil_defaultlib.uc_system_auto_pc_0
Compiling module xil_defaultlib.m00_couplers_imp_CL8XN8
Compiling module xil_defaultlib.m01_couplers_imp_1XIA5N0
Compiling module xil_defaultlib.m02_couplers_imp_OXA1LX
Compiling module xil_defaultlib.m03_couplers_imp_13GJAIL
Compiling module xil_defaultlib.s00_couplers_imp_1EAWDMW
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_addr_decode...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_splitter(C_...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_splitter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_register_slice_v2_1_13.axi_register_slice_v2_1_13_axic_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_decerr_slav...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_crossbar_sa...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_axi_crossba...
Compiling module xil_defaultlib.uc_system_xbar_1
Compiling module xil_defaultlib.uc_system_microblaze_core_axi_pe...
Compiling architecture imp of entity axi_timer_v2_0_15.mux_onehot_f [\mux_onehot_f(c_nb=6,c_family="a...]
Compiling architecture imp of entity axi_timer_v2_0_15.counter_f [\counter_f(c_num_bits=32,c_famil...]
Compiling architecture imp of entity axi_timer_v2_0_15.count_module [\count_module(c_family="artix7")...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111001010")(0...]
Compiling architecture fdrse_v of entity unisim.FDRSE [fdrse_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_mtbf_stages=4)\]
Compiling architecture imp of entity axi_timer_v2_0_15.timer_control [\timer_control(c_ard_num_ce_arra...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture fdrs_v of entity unisim.FDRS [fdrs_default]
Compiling architecture imp of entity axi_timer_v2_0_15.tc_core [\tc_core(c_family="artix7",c_ard...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=5,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture imp of entity axi_timer_v2_0_15.axi_timer [\axi_timer(c_family="artix7")(1,...]
Compiling architecture uc_system_axi_timer_0_0_arch of entity xil_defaultlib.uc_system_axi_timer_0_0 [uc_system_axi_timer_0_0_default]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.baudrate [\baudrate(c_ratio=651)\]
Compiling architecture behavioral of entity axi_uartlite_v2_0_17.dynshreg_i_f [\dynshreg_i_f(c_depth=16,c_famil...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_family=...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_rx [\uartlite_rx(c_family="artix7")(...]
Compiling architecture behavioral of entity axi_uartlite_v2_0_17.dynshreg_i_f [\dynshreg_i_f(c_depth=16,c_init_...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_tx [\uartlite_tx(c_family="artix7")(...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_core [\uartlite_core(c_family="artix7"...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=4,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.axi_uartlite [\axi_uartlite(c_family="artix7")...]
Compiling architecture uc_system_axi_uartlite_0_0_arch of entity xil_defaultlib.uc_system_axi_uartlite_0_0 [uc_system_axi_uartlite_0_0_defau...]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.uc_system_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.uc_system_clk_wiz_0_0
Compiling architecture imp of entity microblaze_v10_0_3.DAXI_interface [\DAXI_interface(c_data_size=32,c...]
Compiling architecture and2b1l_v of entity unisim.AND2B1L [and2b1l_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_AND2B1L [\MB_AND2B1L(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.interrupt_mode_converter [\interrupt_mode_converter(c_inte...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDRE [\MB_FDRE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXCY_XORCY [\MB_MUXCY_XORCY(c_target=artix7)...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXF7 [\MB_MUXF7(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDR [\MB_FDR(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.PC_Module_gti [\PC_Module_gti(c_data_size=32,c_...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fds_v of entity unisim.FDS [fds_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDS [\MB_FDS(c_target=artix7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture imp of entity microblaze_v10_0_3.PreFetch_Buffer_gti [\PreFetch_Buffer_gti(c_data_size...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXCY [\MB_MUXCY(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.carry_and [\carry_and(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.jump_logic [\jump_logic(c_instr_size=32,c_ta...]
Compiling architecture imp of entity microblaze_v10_0_3.carry_or [\carry_or(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.Decode_gti [\Decode_gti(c_data_size=32,c_ins...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000001111111100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture ram32m_v of entity unisim.RAM32M [ram32m_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_RAM32M [\MB_RAM32M(c_target=artix7,c_use...]
Compiling architecture imp of entity microblaze_v10_0_3.Register_File_gti [\Register_File_gti(c_data_size=3...]
Compiling architecture imp of entity microblaze_v10_0_3.Operand_Select_gti [\Operand_Select_gti(c_data_size=...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="011000000111101010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v10_0_3.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100000011110101010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101000001010")(0...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT4 [\MB_LUT4(c_target=artix7,init="1...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MULT_AND [\MB_MULT_AND(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture imp of entity microblaze_v10_0_3.ALU [\ALU(c_data_size=32,c_allow_lut6...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.Shift_Logic_Module_gti [\Shift_Logic_Module_gti(c_data_s...]
Compiling architecture imp of entity microblaze_v10_0_3.mul_unit [\mul_unit(c_data_size=32,c_targe...]
Compiling architecture imp of entity microblaze_v10_0_3.Barrel_Shifter_gti [\Barrel_Shifter_gti(c_data_size=...]
Compiling architecture imp of entity microblaze_v10_0_3.WB_Mux_Bit [\WB_Mux_Bit(c_target=artix7,c_lu...]
Compiling architecture imp of entity microblaze_v10_0_3.WB_Mux [\WB_Mux(c_data_size=32,c_daddr_s...]
Compiling architecture imp of entity microblaze_v10_0_3.Zero_Detect_gti [\Zero_Detect_gti(c_data_size=32,...]
Compiling architecture imp of entity microblaze_v10_0_3.Byte_Doublet_Handle_gti [\Byte_Doublet_Handle_gti(c_data_...]
Compiling architecture imp of entity microblaze_v10_0_3.Data_Flow_Logic [\Data_Flow_Logic(c_data_size=32,...]
Compiling architecture msr_reg of entity microblaze_v10_0_3.msr_reg_gti [\msr_reg_gti(c_data_size=32,c_ta...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111110000000011...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v10_0_3.mux_bus [\mux_bus(c_target=artix7,c_allow...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="100101101001011010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDE [\MB_FDE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.exception_registers_gti [\exception_registers_gti(c_data_...]
Compiling architecture imp of entity microblaze_v10_0_3.Fpu [\Fpu(c_data_size=32,c_target=art...]
Compiling architecture imp of entity microblaze_v10_0_3.PVR [\PVR(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v10_0_3.Data_Flow_gti [\Data_Flow_gti(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v10_0_3.read_data_mux [\read_data_mux(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v10_0_3.instr_mux [\instr_mux(c_instr_size=32,c_tar...]
Compiling architecture imp of entity microblaze_v10_0_3.MMU [\MMU(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze_GTi [\MicroBlaze_GTi(c_num_sync_ff_cl...]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_bit [mb_sync_bit_default]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze_Core [\MicroBlaze_Core(c_freq=10000000...]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze [\MicroBlaze(c_freq=100000000,c_e...]
Compiling architecture uc_system_microblaze_0_0_arch of entity xil_defaultlib.uc_system_microblaze_0_0 [uc_system_microblaze_0_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_mux [\lmb_mux(c_baseaddr="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture uc_system_dlmb_bram_if_cntlr_0_arch of entity xil_defaultlib.uc_system_dlmb_bram_if_cntlr_0 [uc_system_dlmb_bram_if_cntlr_0_d...]
Compiling architecture imp of entity lmb_v10_v3_0_9.lmb_v10 [\lmb_v10(c_lmb_num_slaves=1)\]
Compiling architecture uc_system_dlmb_v10_0_arch of entity xil_defaultlib.uc_system_dlmb_v10_0 [uc_system_dlmb_v10_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_mux [\lmb_mux(c_baseaddr="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture uc_system_ilmb_bram_if_cntlr_0_arch of entity xil_defaultlib.uc_system_ilmb_bram_if_cntlr_0 [uc_system_ilmb_bram_if_cntlr_0_d...]
Compiling architecture uc_system_ilmb_v10_0_arch of entity xil_defaultlib.uc_system_ilmb_v10_0 [uc_system_ilmb_v10_0_default]
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="art...
Compiling module xil_defaultlib.uc_system_lmb_bram_0
Compiling module xil_defaultlib.microblaze_core_local_memory_imp...
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.proc_sys_reset [\proc_sys_reset(c_family="artix7...]
Compiling architecture uc_system_proc_sys_reset_0_0_arch of entity xil_defaultlib.uc_system_proc_sys_reset_0_0 [uc_system_proc_sys_reset_0_0_def...]
Compiling module xil_defaultlib.uc_system
Compiling module xil_defaultlib.uc_system_wrapper
Compiling module xil_defaultlib.sim_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:20 . Memory (MB): peak = 3482.504 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '20' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:20 . Memory (MB): peak = 3482.504 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
Block Memory Generator module sim_tb.uc.uc_system_i.microblaze_core_local_memory.lmb_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:26 . Memory (MB): peak = 3487.844 ; gain = 5.340
run 20 us
relaunch_sim
Generating merged BMM file for the design top 'sim_tb'...
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'sim_tb'...
Generating merged BMM file for the design top 'sim_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'sim_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
"xvlog -m64 --relax -prj sim_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/BRAM_Interconnect_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_Interconnect
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Timer_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Output_Compare_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Output_Compare
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_lmb_bram_0/sim/uc_system_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_xbar_1/sim/uc_system_xbar_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_xbar_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_CL8XN8
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1XIA5N0
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_OXA1LX
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_13GJAIL
INFO: [VRFC 10-311] analyzing module microblaze_core_local_memory_imp_1NATDEJ
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1EAWDMW
INFO: [VRFC 10-311] analyzing module uc_system
INFO: [VRFC 10-311] analyzing module uc_system_microblaze_core_axi_periph_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_BRAM_Interconnect_0_0/sim/uc_system_BRAM_Interconnect_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_BRAM_Interconnect_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_0_1/sim/uc_system_Timer_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_1_0/sim/uc_system_Timer_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Output_Compare_0_0/sim/uc_system_Output_Compare_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Output_Compare_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_auto_pc_0/sim/uc_system_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj sim_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_microblaze_0_0/sim/uc_system_microblaze_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_microblaze_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_proc_sys_reset_0_0/sim/uc_system_proc_sys_reset_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_proc_sys_reset_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_timer_0_0/sim/uc_system_axi_timer_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_timer_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_gpio_0_0/sim/uc_system_axi_gpio_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_gpio_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_v10_0/sim/uc_system_dlmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_v10_0/sim/uc_system_ilmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_bram_if_cntlr_0/sim/uc_system_dlmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_bram_if_cntlr_0/sim/uc_system_ilmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_bram_ctrl_0_0/sim/uc_system_axi_bram_ctrl_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_bram_ctrl_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_uartlite_0_0/sim/uc_system_axi_uartlite_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_uartlite_0_0
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Generating merged BMM file for the design top 'sim_tb'...
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 206035205e6a4252becb06e547722e01 --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v10_0_3 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_11 -L axi_lite_ipif_v3_0_4 -L lib_pkg_v1_0_2 -L axi_timer_v2_0_15 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_15 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_12 -L blk_mem_gen_v8_3_6 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_13 -L fifo_generator_v13_1_4 -L axi_data_fifo_v2_1_12 -L axi_crossbar_v2_1_14 -L axi_bram_ctrl_v4_0_11 -L lib_srl_fifo_v1_0_2 -L axi_uartlite_v2_0_17 -L axi_protocol_converter_v2_1_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_behav xil_defaultlib.sim_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 12 for port m_axi_arprot [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:2365]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 12 for port m_axi_awprot [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:2369]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package axi_bram_ctrl_v4_0_11.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package axi_timer_v2_0_15.tc_types
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package microblaze_v10_0_3.microblaze_types
Compiling package microblaze_v10_0_3.microblaze_isa
Compiling package microblaze_v10_0_3.mmu_types
Compiling package lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_funcs
Compiling module xil_defaultlib.BRAM_Interconnect(addr1_0=24,add...
Compiling module xil_defaultlib.uc_system_BRAM_Interconnect_0_0
Compiling module xil_defaultlib.Output_Compare
Compiling module xil_defaultlib.uc_system_Output_Compare_0_0
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.uc_system_Timer_0_1
Compiling module xil_defaultlib.Timer(ADDRESS=12)
Compiling module xil_defaultlib.uc_system_Timer_1_0
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.wrap_brst [\wrap_brst(c_axi_addr_width=13,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_0_11.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.wr_chnl [\wr_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.rd_chnl [\rd_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.full_axi [\full_axi(c_s_axi_addr_width=13,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=20...]
Compiling architecture uc_system_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.uc_system_axi_bram_ctrl_0_0 [uc_system_axi_bram_ctrl_0_0_defa...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_single_bit=0,c_vecto...]
Compiling architecture imp of entity axi_gpio_v2_0_15.GPIO_Core [\GPIO_Core(c_aw=9,c_gpio_width=1...]
Compiling architecture imp of entity axi_gpio_v2_0_15.axi_gpio [\axi_gpio(c_family="artix7",c_gp...]
Compiling architecture uc_system_axi_gpio_0_0_arch of entity xil_defaultlib.uc_system_axi_gpio_0_0 [uc_system_axi_gpio_0_0_default]
Compiling module axi_protocol_converter_v2_1_13.axi_protocol_converter_v2_1_13_a...
Compiling module xil_defaultlib.uc_system_auto_pc_0
Compiling module xil_defaultlib.m00_couplers_imp_CL8XN8
Compiling module xil_defaultlib.m01_couplers_imp_1XIA5N0
Compiling module xil_defaultlib.m02_couplers_imp_OXA1LX
Compiling module xil_defaultlib.m03_couplers_imp_13GJAIL
Compiling module xil_defaultlib.s00_couplers_imp_1EAWDMW
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_addr_decode...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_splitter(C_...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_splitter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_register_slice_v2_1_13.axi_register_slice_v2_1_13_axic_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_decerr_slav...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_crossbar_sa...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_axi_crossba...
Compiling module xil_defaultlib.uc_system_xbar_1
Compiling module xil_defaultlib.uc_system_microblaze_core_axi_pe...
Compiling architecture imp of entity axi_timer_v2_0_15.mux_onehot_f [\mux_onehot_f(c_nb=6,c_family="a...]
Compiling architecture imp of entity axi_timer_v2_0_15.counter_f [\counter_f(c_num_bits=32,c_famil...]
Compiling architecture imp of entity axi_timer_v2_0_15.count_module [\count_module(c_family="artix7")...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111001010")(0...]
Compiling architecture fdrse_v of entity unisim.FDRSE [fdrse_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_mtbf_stages=4)\]
Compiling architecture imp of entity axi_timer_v2_0_15.timer_control [\timer_control(c_ard_num_ce_arra...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture fdrs_v of entity unisim.FDRS [fdrs_default]
Compiling architecture imp of entity axi_timer_v2_0_15.tc_core [\tc_core(c_family="artix7",c_ard...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=5,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture imp of entity axi_timer_v2_0_15.axi_timer [\axi_timer(c_family="artix7")(1,...]
Compiling architecture uc_system_axi_timer_0_0_arch of entity xil_defaultlib.uc_system_axi_timer_0_0 [uc_system_axi_timer_0_0_default]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.baudrate [\baudrate(c_ratio=651)\]
Compiling architecture behavioral of entity axi_uartlite_v2_0_17.dynshreg_i_f [\dynshreg_i_f(c_depth=16,c_famil...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_family=...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_rx [\uartlite_rx(c_family="artix7")(...]
Compiling architecture behavioral of entity axi_uartlite_v2_0_17.dynshreg_i_f [\dynshreg_i_f(c_depth=16,c_init_...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_tx [\uartlite_tx(c_family="artix7")(...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_core [\uartlite_core(c_family="artix7"...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=4,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.axi_uartlite [\axi_uartlite(c_family="artix7")...]
Compiling architecture uc_system_axi_uartlite_0_0_arch of entity xil_defaultlib.uc_system_axi_uartlite_0_0 [uc_system_axi_uartlite_0_0_defau...]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.uc_system_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.uc_system_clk_wiz_0_0
Compiling architecture imp of entity microblaze_v10_0_3.DAXI_interface [\DAXI_interface(c_data_size=32,c...]
Compiling architecture and2b1l_v of entity unisim.AND2B1L [and2b1l_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_AND2B1L [\MB_AND2B1L(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.interrupt_mode_converter [\interrupt_mode_converter(c_inte...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDRE [\MB_FDRE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXCY_XORCY [\MB_MUXCY_XORCY(c_target=artix7)...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXF7 [\MB_MUXF7(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDR [\MB_FDR(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.PC_Module_gti [\PC_Module_gti(c_data_size=32,c_...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fds_v of entity unisim.FDS [fds_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDS [\MB_FDS(c_target=artix7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture imp of entity microblaze_v10_0_3.PreFetch_Buffer_gti [\PreFetch_Buffer_gti(c_data_size...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXCY [\MB_MUXCY(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.carry_and [\carry_and(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.jump_logic [\jump_logic(c_instr_size=32,c_ta...]
Compiling architecture imp of entity microblaze_v10_0_3.carry_or [\carry_or(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.Decode_gti [\Decode_gti(c_data_size=32,c_ins...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000001111111100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture ram32m_v of entity unisim.RAM32M [ram32m_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_RAM32M [\MB_RAM32M(c_target=artix7,c_use...]
Compiling architecture imp of entity microblaze_v10_0_3.Register_File_gti [\Register_File_gti(c_data_size=3...]
Compiling architecture imp of entity microblaze_v10_0_3.Operand_Select_gti [\Operand_Select_gti(c_data_size=...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="011000000111101010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v10_0_3.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100000011110101010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101000001010")(0...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT4 [\MB_LUT4(c_target=artix7,init="1...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MULT_AND [\MB_MULT_AND(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture imp of entity microblaze_v10_0_3.ALU [\ALU(c_data_size=32,c_allow_lut6...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.Shift_Logic_Module_gti [\Shift_Logic_Module_gti(c_data_s...]
Compiling architecture imp of entity microblaze_v10_0_3.mul_unit [\mul_unit(c_data_size=32,c_targe...]
Compiling architecture imp of entity microblaze_v10_0_3.Barrel_Shifter_gti [\Barrel_Shifter_gti(c_data_size=...]
Compiling architecture imp of entity microblaze_v10_0_3.WB_Mux_Bit [\WB_Mux_Bit(c_target=artix7,c_lu...]
Compiling architecture imp of entity microblaze_v10_0_3.WB_Mux [\WB_Mux(c_data_size=32,c_daddr_s...]
Compiling architecture imp of entity microblaze_v10_0_3.Zero_Detect_gti [\Zero_Detect_gti(c_data_size=32,...]
Compiling architecture imp of entity microblaze_v10_0_3.Byte_Doublet_Handle_gti [\Byte_Doublet_Handle_gti(c_data_...]
Compiling architecture imp of entity microblaze_v10_0_3.Data_Flow_Logic [\Data_Flow_Logic(c_data_size=32,...]
Compiling architecture msr_reg of entity microblaze_v10_0_3.msr_reg_gti [\msr_reg_gti(c_data_size=32,c_ta...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111110000000011...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v10_0_3.mux_bus [\mux_bus(c_target=artix7,c_allow...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="100101101001011010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDE [\MB_FDE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.exception_registers_gti [\exception_registers_gti(c_data_...]
Compiling architecture imp of entity microblaze_v10_0_3.Fpu [\Fpu(c_data_size=32,c_target=art...]
Compiling architecture imp of entity microblaze_v10_0_3.PVR [\PVR(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v10_0_3.Data_Flow_gti [\Data_Flow_gti(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v10_0_3.read_data_mux [\read_data_mux(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v10_0_3.instr_mux [\instr_mux(c_instr_size=32,c_tar...]
Compiling architecture imp of entity microblaze_v10_0_3.MMU [\MMU(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze_GTi [\MicroBlaze_GTi(c_num_sync_ff_cl...]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_bit [mb_sync_bit_default]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze_Core [\MicroBlaze_Core(c_freq=10000000...]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze [\MicroBlaze(c_freq=100000000,c_e...]
Compiling architecture uc_system_microblaze_0_0_arch of entity xil_defaultlib.uc_system_microblaze_0_0 [uc_system_microblaze_0_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_mux [\lmb_mux(c_baseaddr="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture uc_system_dlmb_bram_if_cntlr_0_arch of entity xil_defaultlib.uc_system_dlmb_bram_if_cntlr_0 [uc_system_dlmb_bram_if_cntlr_0_d...]
Compiling architecture imp of entity lmb_v10_v3_0_9.lmb_v10 [\lmb_v10(c_lmb_num_slaves=1)\]
Compiling architecture uc_system_dlmb_v10_0_arch of entity xil_defaultlib.uc_system_dlmb_v10_0 [uc_system_dlmb_v10_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_mux [\lmb_mux(c_baseaddr="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture uc_system_ilmb_bram_if_cntlr_0_arch of entity xil_defaultlib.uc_system_ilmb_bram_if_cntlr_0 [uc_system_ilmb_bram_if_cntlr_0_d...]
Compiling architecture uc_system_ilmb_v10_0_arch of entity xil_defaultlib.uc_system_ilmb_v10_0 [uc_system_ilmb_v10_0_default]
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="art...
Compiling module xil_defaultlib.uc_system_lmb_bram_0
Compiling module xil_defaultlib.microblaze_core_local_memory_imp...
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.proc_sys_reset [\proc_sys_reset(c_family="artix7...]
Compiling architecture uc_system_proc_sys_reset_0_0_arch of entity xil_defaultlib.uc_system_proc_sys_reset_0_0 [uc_system_proc_sys_reset_0_0_def...]
Compiling module xil_defaultlib.uc_system
Compiling module xil_defaultlib.uc_system_wrapper
Compiling module xil_defaultlib.sim_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 3488.125 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '20' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 3488.125 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
Block Memory Generator module sim_tb.uc.uc_system_i.microblaze_core_local_memory.lmb_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:26 . Memory (MB): peak = 3493.813 ; gain = 5.793
run 20 us
open_bd_design {D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd}
add_files -fileset sim_1 -norecurse D:/projects/itmo/io_lab2/io_lab2/io_lab2.sdk/test/Debug/test.elf
set_property SCOPED_TO_REF "" [get_files -all -of_objects [get_fileset sim_1] {D:/projects/itmo/io_lab2/io_lab2/io_lab2.sdk/test_mb/Debug/test_mb.elf}]
set_property SCOPED_TO_CELLS { } [get_files -all -of_objects [get_fileset sim_1] {D:/projects/itmo/io_lab2/io_lab2/io_lab2.sdk/test_mb/Debug/test_mb.elf}]
set_property SCOPED_TO_REF uc_system [get_files -all -of_objects [get_fileset sim_1] {D:/projects/itmo/io_lab2/io_lab2/io_lab2.sdk/test/Debug/test.elf}]
set_property SCOPED_TO_CELLS { microblaze_core } [get_files -all -of_objects [get_fileset sim_1] {D:/projects/itmo/io_lab2/io_lab2/io_lab2.sdk/test/Debug/test.elf}]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Generating merged BMM file for the design top 'sim_tb'...
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'sim_tb'...
Generating merged BMM file for the design top 'sim_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'sim_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
"xvlog -m64 --relax -prj sim_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/BRAM_Interconnect_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_Interconnect
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Timer_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Output_Compare_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Output_Compare
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_lmb_bram_0/sim/uc_system_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_xbar_1/sim/uc_system_xbar_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_xbar_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_CL8XN8
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1XIA5N0
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_OXA1LX
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_13GJAIL
INFO: [VRFC 10-311] analyzing module microblaze_core_local_memory_imp_1NATDEJ
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1EAWDMW
INFO: [VRFC 10-311] analyzing module uc_system
INFO: [VRFC 10-311] analyzing module uc_system_microblaze_core_axi_periph_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_BRAM_Interconnect_0_0/sim/uc_system_BRAM_Interconnect_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_BRAM_Interconnect_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_0_1/sim/uc_system_Timer_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_1_0/sim/uc_system_Timer_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Output_Compare_0_0/sim/uc_system_Output_Compare_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Output_Compare_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_auto_pc_0/sim/uc_system_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj sim_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_microblaze_0_0/sim/uc_system_microblaze_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_microblaze_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_proc_sys_reset_0_0/sim/uc_system_proc_sys_reset_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_proc_sys_reset_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_timer_0_0/sim/uc_system_axi_timer_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_timer_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_gpio_0_0/sim/uc_system_axi_gpio_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_gpio_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_v10_0/sim/uc_system_dlmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_v10_0/sim/uc_system_ilmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_bram_if_cntlr_0/sim/uc_system_dlmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_bram_if_cntlr_0/sim/uc_system_ilmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_bram_ctrl_0_0/sim/uc_system_axi_bram_ctrl_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_bram_ctrl_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_uartlite_0_0/sim/uc_system_axi_uartlite_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_uartlite_0_0
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 206035205e6a4252becb06e547722e01 --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v10_0_3 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_11 -L axi_lite_ipif_v3_0_4 -L lib_pkg_v1_0_2 -L axi_timer_v2_0_15 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_15 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_12 -L blk_mem_gen_v8_3_6 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_13 -L fifo_generator_v13_1_4 -L axi_data_fifo_v2_1_12 -L axi_crossbar_v2_1_14 -L axi_bram_ctrl_v4_0_11 -L lib_srl_fifo_v1_0_2 -L axi_uartlite_v2_0_17 -L axi_protocol_converter_v2_1_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_behav xil_defaultlib.sim_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 12 for port m_axi_arprot [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:2365]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 12 for port m_axi_awprot [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:2369]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package axi_bram_ctrl_v4_0_11.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package axi_timer_v2_0_15.tc_types
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package microblaze_v10_0_3.microblaze_types
Compiling package microblaze_v10_0_3.microblaze_isa
Compiling package microblaze_v10_0_3.mmu_types
Compiling package lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_funcs
Compiling module xil_defaultlib.BRAM_Interconnect(addr1_0=24,add...
Compiling module xil_defaultlib.uc_system_BRAM_Interconnect_0_0
Compiling module xil_defaultlib.Output_Compare
Compiling module xil_defaultlib.uc_system_Output_Compare_0_0
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.uc_system_Timer_0_1
Compiling module xil_defaultlib.Timer(ADDRESS=12)
Compiling module xil_defaultlib.uc_system_Timer_1_0
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.wrap_brst [\wrap_brst(c_axi_addr_width=13,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_0_11.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.wr_chnl [\wr_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.rd_chnl [\rd_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.full_axi [\full_axi(c_s_axi_addr_width=13,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=20...]
Compiling architecture uc_system_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.uc_system_axi_bram_ctrl_0_0 [uc_system_axi_bram_ctrl_0_0_defa...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_single_bit=0,c_vecto...]
Compiling architecture imp of entity axi_gpio_v2_0_15.GPIO_Core [\GPIO_Core(c_aw=9,c_gpio_width=1...]
Compiling architecture imp of entity axi_gpio_v2_0_15.axi_gpio [\axi_gpio(c_family="artix7",c_gp...]
Compiling architecture uc_system_axi_gpio_0_0_arch of entity xil_defaultlib.uc_system_axi_gpio_0_0 [uc_system_axi_gpio_0_0_default]
Compiling module axi_protocol_converter_v2_1_13.axi_protocol_converter_v2_1_13_a...
Compiling module xil_defaultlib.uc_system_auto_pc_0
Compiling module xil_defaultlib.m00_couplers_imp_CL8XN8
Compiling module xil_defaultlib.m01_couplers_imp_1XIA5N0
Compiling module xil_defaultlib.m02_couplers_imp_OXA1LX
Compiling module xil_defaultlib.m03_couplers_imp_13GJAIL
Compiling module xil_defaultlib.s00_couplers_imp_1EAWDMW
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_addr_decode...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_splitter(C_...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_splitter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_register_slice_v2_1_13.axi_register_slice_v2_1_13_axic_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_decerr_slav...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_crossbar_sa...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_axi_crossba...
Compiling module xil_defaultlib.uc_system_xbar_1
Compiling module xil_defaultlib.uc_system_microblaze_core_axi_pe...
Compiling architecture imp of entity axi_timer_v2_0_15.mux_onehot_f [\mux_onehot_f(c_nb=6,c_family="a...]
Compiling architecture imp of entity axi_timer_v2_0_15.counter_f [\counter_f(c_num_bits=32,c_famil...]
Compiling architecture imp of entity axi_timer_v2_0_15.count_module [\count_module(c_family="artix7")...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111001010")(0...]
Compiling architecture fdrse_v of entity unisim.FDRSE [fdrse_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_mtbf_stages=4)\]
Compiling architecture imp of entity axi_timer_v2_0_15.timer_control [\timer_control(c_ard_num_ce_arra...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture fdrs_v of entity unisim.FDRS [fdrs_default]
Compiling architecture imp of entity axi_timer_v2_0_15.tc_core [\tc_core(c_family="artix7",c_ard...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=5,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture imp of entity axi_timer_v2_0_15.axi_timer [\axi_timer(c_family="artix7")(1,...]
Compiling architecture uc_system_axi_timer_0_0_arch of entity xil_defaultlib.uc_system_axi_timer_0_0 [uc_system_axi_timer_0_0_default]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.baudrate [\baudrate(c_ratio=651)\]
Compiling architecture behavioral of entity axi_uartlite_v2_0_17.dynshreg_i_f [\dynshreg_i_f(c_depth=16,c_famil...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_family=...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_rx [\uartlite_rx(c_family="artix7")(...]
Compiling architecture behavioral of entity axi_uartlite_v2_0_17.dynshreg_i_f [\dynshreg_i_f(c_depth=16,c_init_...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_tx [\uartlite_tx(c_family="artix7")(...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_core [\uartlite_core(c_family="artix7"...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=4,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.axi_uartlite [\axi_uartlite(c_family="artix7")...]
Compiling architecture uc_system_axi_uartlite_0_0_arch of entity xil_defaultlib.uc_system_axi_uartlite_0_0 [uc_system_axi_uartlite_0_0_defau...]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.uc_system_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.uc_system_clk_wiz_0_0
Compiling architecture imp of entity microblaze_v10_0_3.DAXI_interface [\DAXI_interface(c_data_size=32,c...]
Compiling architecture and2b1l_v of entity unisim.AND2B1L [and2b1l_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_AND2B1L [\MB_AND2B1L(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.interrupt_mode_converter [\interrupt_mode_converter(c_inte...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDRE [\MB_FDRE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXCY_XORCY [\MB_MUXCY_XORCY(c_target=artix7)...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXF7 [\MB_MUXF7(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDR [\MB_FDR(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.PC_Module_gti [\PC_Module_gti(c_data_size=32,c_...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fds_v of entity unisim.FDS [fds_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDS [\MB_FDS(c_target=artix7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture imp of entity microblaze_v10_0_3.PreFetch_Buffer_gti [\PreFetch_Buffer_gti(c_data_size...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXCY [\MB_MUXCY(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.carry_and [\carry_and(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.jump_logic [\jump_logic(c_instr_size=32,c_ta...]
Compiling architecture imp of entity microblaze_v10_0_3.carry_or [\carry_or(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.Decode_gti [\Decode_gti(c_data_size=32,c_ins...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000001111111100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture ram32m_v of entity unisim.RAM32M [ram32m_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_RAM32M [\MB_RAM32M(c_target=artix7,c_use...]
Compiling architecture imp of entity microblaze_v10_0_3.Register_File_gti [\Register_File_gti(c_data_size=3...]
Compiling architecture imp of entity microblaze_v10_0_3.Operand_Select_gti [\Operand_Select_gti(c_data_size=...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="011000000111101010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v10_0_3.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100000011110101010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101000001010")(0...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT4 [\MB_LUT4(c_target=artix7,init="1...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MULT_AND [\MB_MULT_AND(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture imp of entity microblaze_v10_0_3.ALU [\ALU(c_data_size=32,c_allow_lut6...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.Shift_Logic_Module_gti [\Shift_Logic_Module_gti(c_data_s...]
Compiling architecture imp of entity microblaze_v10_0_3.mul_unit [\mul_unit(c_data_size=32,c_targe...]
Compiling architecture imp of entity microblaze_v10_0_3.Barrel_Shifter_gti [\Barrel_Shifter_gti(c_data_size=...]
Compiling architecture imp of entity microblaze_v10_0_3.WB_Mux_Bit [\WB_Mux_Bit(c_target=artix7,c_lu...]
Compiling architecture imp of entity microblaze_v10_0_3.WB_Mux [\WB_Mux(c_data_size=32,c_daddr_s...]
Compiling architecture imp of entity microblaze_v10_0_3.Zero_Detect_gti [\Zero_Detect_gti(c_data_size=32,...]
Compiling architecture imp of entity microblaze_v10_0_3.Byte_Doublet_Handle_gti [\Byte_Doublet_Handle_gti(c_data_...]
Compiling architecture imp of entity microblaze_v10_0_3.Data_Flow_Logic [\Data_Flow_Logic(c_data_size=32,...]
Compiling architecture msr_reg of entity microblaze_v10_0_3.msr_reg_gti [\msr_reg_gti(c_data_size=32,c_ta...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111110000000011...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v10_0_3.mux_bus [\mux_bus(c_target=artix7,c_allow...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="100101101001011010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDE [\MB_FDE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.exception_registers_gti [\exception_registers_gti(c_data_...]
Compiling architecture imp of entity microblaze_v10_0_3.Fpu [\Fpu(c_data_size=32,c_target=art...]
Compiling architecture imp of entity microblaze_v10_0_3.PVR [\PVR(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v10_0_3.Data_Flow_gti [\Data_Flow_gti(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v10_0_3.read_data_mux [\read_data_mux(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v10_0_3.instr_mux [\instr_mux(c_instr_size=32,c_tar...]
Compiling architecture imp of entity microblaze_v10_0_3.MMU [\MMU(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze_GTi [\MicroBlaze_GTi(c_num_sync_ff_cl...]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_bit [mb_sync_bit_default]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze_Core [\MicroBlaze_Core(c_freq=10000000...]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze [\MicroBlaze(c_freq=100000000,c_e...]
Compiling architecture uc_system_microblaze_0_0_arch of entity xil_defaultlib.uc_system_microblaze_0_0 [uc_system_microblaze_0_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_mux [\lmb_mux(c_baseaddr="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture uc_system_dlmb_bram_if_cntlr_0_arch of entity xil_defaultlib.uc_system_dlmb_bram_if_cntlr_0 [uc_system_dlmb_bram_if_cntlr_0_d...]
Compiling architecture imp of entity lmb_v10_v3_0_9.lmb_v10 [\lmb_v10(c_lmb_num_slaves=1)\]
Compiling architecture uc_system_dlmb_v10_0_arch of entity xil_defaultlib.uc_system_dlmb_v10_0 [uc_system_dlmb_v10_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_mux [\lmb_mux(c_baseaddr="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture uc_system_ilmb_bram_if_cntlr_0_arch of entity xil_defaultlib.uc_system_ilmb_bram_if_cntlr_0 [uc_system_ilmb_bram_if_cntlr_0_d...]
Compiling architecture uc_system_ilmb_v10_0_arch of entity xil_defaultlib.uc_system_ilmb_v10_0 [uc_system_ilmb_v10_0_default]
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="art...
Compiling module xil_defaultlib.uc_system_lmb_bram_0
Compiling module xil_defaultlib.microblaze_core_local_memory_imp...
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.proc_sys_reset [\proc_sys_reset(c_family="artix7...]
Compiling architecture uc_system_proc_sys_reset_0_0_arch of entity xil_defaultlib.uc_system_proc_sys_reset_0_0 [uc_system_proc_sys_reset_0_0_def...]
Compiling module xil_defaultlib.uc_system
Compiling module xil_defaultlib.uc_system_wrapper
Compiling module xil_defaultlib.sim_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/xsim.dir/sim_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/xsim.dir/sim_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Dec 13 01:32:44 2017. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 13 01:32:44 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 3500.953 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '23' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_tb_behav -key {Behavioral:sim_1:Functional:sim_tb} -tclbatch {sim_tb.tcl} -view {D:/projects/itmo/io_lab2/io_lab2/sim_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
open_wave_config D:/projects/itmo/io_lab2/io_lab2/sim_tb_behav.wcfg
source sim_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module sim_tb.uc.uc_system_i.microblaze_core_local_memory.lmb_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:29 . Memory (MB): peak = 3501.977 ; gain = 1.023
run 20 us
relaunch_sim
Generating merged BMM file for the design top 'sim_tb'...
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'sim_tb'...
Generating merged BMM file for the design top 'sim_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'sim_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
"xvlog -m64 --relax -prj sim_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/BRAM_Interconnect_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_Interconnect
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Timer_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Output_Compare_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Output_Compare
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_lmb_bram_0/sim/uc_system_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_xbar_1/sim/uc_system_xbar_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_xbar_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_CL8XN8
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1XIA5N0
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_OXA1LX
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_13GJAIL
INFO: [VRFC 10-311] analyzing module microblaze_core_local_memory_imp_1NATDEJ
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1EAWDMW
INFO: [VRFC 10-311] analyzing module uc_system
INFO: [VRFC 10-311] analyzing module uc_system_microblaze_core_axi_periph_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_BRAM_Interconnect_0_0/sim/uc_system_BRAM_Interconnect_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_BRAM_Interconnect_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_0_1/sim/uc_system_Timer_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_1_0/sim/uc_system_Timer_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Output_Compare_0_0/sim/uc_system_Output_Compare_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Output_Compare_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_auto_pc_0/sim/uc_system_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj sim_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_microblaze_0_0/sim/uc_system_microblaze_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_microblaze_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_proc_sys_reset_0_0/sim/uc_system_proc_sys_reset_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_proc_sys_reset_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_timer_0_0/sim/uc_system_axi_timer_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_timer_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_gpio_0_0/sim/uc_system_axi_gpio_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_gpio_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_v10_0/sim/uc_system_dlmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_v10_0/sim/uc_system_ilmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_bram_if_cntlr_0/sim/uc_system_dlmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_bram_if_cntlr_0/sim/uc_system_ilmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_bram_ctrl_0_0/sim/uc_system_axi_bram_ctrl_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_bram_ctrl_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_uartlite_0_0/sim/uc_system_axi_uartlite_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_uartlite_0_0
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Generating merged BMM file for the design top 'sim_tb'...
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 206035205e6a4252becb06e547722e01 --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v10_0_3 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_11 -L axi_lite_ipif_v3_0_4 -L lib_pkg_v1_0_2 -L axi_timer_v2_0_15 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_15 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_12 -L blk_mem_gen_v8_3_6 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_13 -L fifo_generator_v13_1_4 -L axi_data_fifo_v2_1_12 -L axi_crossbar_v2_1_14 -L axi_bram_ctrl_v4_0_11 -L lib_srl_fifo_v1_0_2 -L axi_uartlite_v2_0_17 -L axi_protocol_converter_v2_1_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_behav xil_defaultlib.sim_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 12 for port m_axi_arprot [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:2365]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 12 for port m_axi_awprot [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:2369]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package axi_bram_ctrl_v4_0_11.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package axi_timer_v2_0_15.tc_types
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package microblaze_v10_0_3.microblaze_types
Compiling package microblaze_v10_0_3.microblaze_isa
Compiling package microblaze_v10_0_3.mmu_types
Compiling package lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_funcs
Compiling module xil_defaultlib.BRAM_Interconnect(addr1_0=24,add...
Compiling module xil_defaultlib.uc_system_BRAM_Interconnect_0_0
Compiling module xil_defaultlib.Output_Compare
Compiling module xil_defaultlib.uc_system_Output_Compare_0_0
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.uc_system_Timer_0_1
Compiling module xil_defaultlib.Timer(ADDRESS=12)
Compiling module xil_defaultlib.uc_system_Timer_1_0
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.wrap_brst [\wrap_brst(c_axi_addr_width=13,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_0_11.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.wr_chnl [\wr_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.rd_chnl [\rd_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.full_axi [\full_axi(c_s_axi_addr_width=13,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=20...]
Compiling architecture uc_system_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.uc_system_axi_bram_ctrl_0_0 [uc_system_axi_bram_ctrl_0_0_defa...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_single_bit=0,c_vecto...]
Compiling architecture imp of entity axi_gpio_v2_0_15.GPIO_Core [\GPIO_Core(c_aw=9,c_gpio_width=1...]
Compiling architecture imp of entity axi_gpio_v2_0_15.axi_gpio [\axi_gpio(c_family="artix7",c_gp...]
Compiling architecture uc_system_axi_gpio_0_0_arch of entity xil_defaultlib.uc_system_axi_gpio_0_0 [uc_system_axi_gpio_0_0_default]
Compiling module axi_protocol_converter_v2_1_13.axi_protocol_converter_v2_1_13_a...
Compiling module xil_defaultlib.uc_system_auto_pc_0
Compiling module xil_defaultlib.m00_couplers_imp_CL8XN8
Compiling module xil_defaultlib.m01_couplers_imp_1XIA5N0
Compiling module xil_defaultlib.m02_couplers_imp_OXA1LX
Compiling module xil_defaultlib.m03_couplers_imp_13GJAIL
Compiling module xil_defaultlib.s00_couplers_imp_1EAWDMW
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_addr_decode...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_splitter(C_...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_splitter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_register_slice_v2_1_13.axi_register_slice_v2_1_13_axic_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_decerr_slav...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_crossbar_sa...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_axi_crossba...
Compiling module xil_defaultlib.uc_system_xbar_1
Compiling module xil_defaultlib.uc_system_microblaze_core_axi_pe...
Compiling architecture imp of entity axi_timer_v2_0_15.mux_onehot_f [\mux_onehot_f(c_nb=6,c_family="a...]
Compiling architecture imp of entity axi_timer_v2_0_15.counter_f [\counter_f(c_num_bits=32,c_famil...]
Compiling architecture imp of entity axi_timer_v2_0_15.count_module [\count_module(c_family="artix7")...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111001010")(0...]
Compiling architecture fdrse_v of entity unisim.FDRSE [fdrse_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_mtbf_stages=4)\]
Compiling architecture imp of entity axi_timer_v2_0_15.timer_control [\timer_control(c_ard_num_ce_arra...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture fdrs_v of entity unisim.FDRS [fdrs_default]
Compiling architecture imp of entity axi_timer_v2_0_15.tc_core [\tc_core(c_family="artix7",c_ard...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=5,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture imp of entity axi_timer_v2_0_15.axi_timer [\axi_timer(c_family="artix7")(1,...]
Compiling architecture uc_system_axi_timer_0_0_arch of entity xil_defaultlib.uc_system_axi_timer_0_0 [uc_system_axi_timer_0_0_default]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.baudrate [\baudrate(c_ratio=651)\]
Compiling architecture behavioral of entity axi_uartlite_v2_0_17.dynshreg_i_f [\dynshreg_i_f(c_depth=16,c_famil...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_family=...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_rx [\uartlite_rx(c_family="artix7")(...]
Compiling architecture behavioral of entity axi_uartlite_v2_0_17.dynshreg_i_f [\dynshreg_i_f(c_depth=16,c_init_...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_tx [\uartlite_tx(c_family="artix7")(...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_core [\uartlite_core(c_family="artix7"...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=4,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.axi_uartlite [\axi_uartlite(c_family="artix7")...]
Compiling architecture uc_system_axi_uartlite_0_0_arch of entity xil_defaultlib.uc_system_axi_uartlite_0_0 [uc_system_axi_uartlite_0_0_defau...]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.uc_system_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.uc_system_clk_wiz_0_0
Compiling architecture imp of entity microblaze_v10_0_3.DAXI_interface [\DAXI_interface(c_data_size=32,c...]
Compiling architecture and2b1l_v of entity unisim.AND2B1L [and2b1l_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_AND2B1L [\MB_AND2B1L(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.interrupt_mode_converter [\interrupt_mode_converter(c_inte...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDRE [\MB_FDRE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXCY_XORCY [\MB_MUXCY_XORCY(c_target=artix7)...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXF7 [\MB_MUXF7(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDR [\MB_FDR(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.PC_Module_gti [\PC_Module_gti(c_data_size=32,c_...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fds_v of entity unisim.FDS [fds_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDS [\MB_FDS(c_target=artix7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture imp of entity microblaze_v10_0_3.PreFetch_Buffer_gti [\PreFetch_Buffer_gti(c_data_size...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXCY [\MB_MUXCY(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.carry_and [\carry_and(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.jump_logic [\jump_logic(c_instr_size=32,c_ta...]
Compiling architecture imp of entity microblaze_v10_0_3.carry_or [\carry_or(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.Decode_gti [\Decode_gti(c_data_size=32,c_ins...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000001111111100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture ram32m_v of entity unisim.RAM32M [ram32m_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_RAM32M [\MB_RAM32M(c_target=artix7,c_use...]
Compiling architecture imp of entity microblaze_v10_0_3.Register_File_gti [\Register_File_gti(c_data_size=3...]
Compiling architecture imp of entity microblaze_v10_0_3.Operand_Select_gti [\Operand_Select_gti(c_data_size=...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="011000000111101010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v10_0_3.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100000011110101010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101000001010")(0...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT4 [\MB_LUT4(c_target=artix7,init="1...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MULT_AND [\MB_MULT_AND(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture imp of entity microblaze_v10_0_3.ALU [\ALU(c_data_size=32,c_allow_lut6...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.Shift_Logic_Module_gti [\Shift_Logic_Module_gti(c_data_s...]
Compiling architecture imp of entity microblaze_v10_0_3.mul_unit [\mul_unit(c_data_size=32,c_targe...]
Compiling architecture imp of entity microblaze_v10_0_3.Barrel_Shifter_gti [\Barrel_Shifter_gti(c_data_size=...]
Compiling architecture imp of entity microblaze_v10_0_3.WB_Mux_Bit [\WB_Mux_Bit(c_target=artix7,c_lu...]
Compiling architecture imp of entity microblaze_v10_0_3.WB_Mux [\WB_Mux(c_data_size=32,c_daddr_s...]
Compiling architecture imp of entity microblaze_v10_0_3.Zero_Detect_gti [\Zero_Detect_gti(c_data_size=32,...]
Compiling architecture imp of entity microblaze_v10_0_3.Byte_Doublet_Handle_gti [\Byte_Doublet_Handle_gti(c_data_...]
Compiling architecture imp of entity microblaze_v10_0_3.Data_Flow_Logic [\Data_Flow_Logic(c_data_size=32,...]
Compiling architecture msr_reg of entity microblaze_v10_0_3.msr_reg_gti [\msr_reg_gti(c_data_size=32,c_ta...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111110000000011...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v10_0_3.mux_bus [\mux_bus(c_target=artix7,c_allow...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="100101101001011010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDE [\MB_FDE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.exception_registers_gti [\exception_registers_gti(c_data_...]
Compiling architecture imp of entity microblaze_v10_0_3.Fpu [\Fpu(c_data_size=32,c_target=art...]
Compiling architecture imp of entity microblaze_v10_0_3.PVR [\PVR(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v10_0_3.Data_Flow_gti [\Data_Flow_gti(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v10_0_3.read_data_mux [\read_data_mux(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v10_0_3.instr_mux [\instr_mux(c_instr_size=32,c_tar...]
Compiling architecture imp of entity microblaze_v10_0_3.MMU [\MMU(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze_GTi [\MicroBlaze_GTi(c_num_sync_ff_cl...]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_bit [mb_sync_bit_default]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze_Core [\MicroBlaze_Core(c_freq=10000000...]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze [\MicroBlaze(c_freq=100000000,c_e...]
Compiling architecture uc_system_microblaze_0_0_arch of entity xil_defaultlib.uc_system_microblaze_0_0 [uc_system_microblaze_0_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_mux [\lmb_mux(c_baseaddr="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture uc_system_dlmb_bram_if_cntlr_0_arch of entity xil_defaultlib.uc_system_dlmb_bram_if_cntlr_0 [uc_system_dlmb_bram_if_cntlr_0_d...]
Compiling architecture imp of entity lmb_v10_v3_0_9.lmb_v10 [\lmb_v10(c_lmb_num_slaves=1)\]
Compiling architecture uc_system_dlmb_v10_0_arch of entity xil_defaultlib.uc_system_dlmb_v10_0 [uc_system_dlmb_v10_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_mux [\lmb_mux(c_baseaddr="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture uc_system_ilmb_bram_if_cntlr_0_arch of entity xil_defaultlib.uc_system_ilmb_bram_if_cntlr_0 [uc_system_ilmb_bram_if_cntlr_0_d...]
Compiling architecture uc_system_ilmb_v10_0_arch of entity xil_defaultlib.uc_system_ilmb_v10_0 [uc_system_ilmb_v10_0_default]
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="art...
Compiling module xil_defaultlib.uc_system_lmb_bram_0
Compiling module xil_defaultlib.microblaze_core_local_memory_imp...
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.proc_sys_reset [\proc_sys_reset(c_family="artix7...]
Compiling architecture uc_system_proc_sys_reset_0_0_arch of entity xil_defaultlib.uc_system_proc_sys_reset_0_0 [uc_system_proc_sys_reset_0_0_def...]
Compiling module xil_defaultlib.uc_system
Compiling module xil_defaultlib.uc_system_wrapper
Compiling module xil_defaultlib.sim_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 3501.977 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '20' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 3501.977 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
Block Memory Generator module sim_tb.uc.uc_system_i.microblaze_core_local_memory.lmb_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:29 . Memory (MB): peak = 3507.895 ; gain = 5.918
run 20 us
relaunch_sim
Generating merged BMM file for the design top 'sim_tb'...
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'sim_tb'...
Generating merged BMM file for the design top 'sim_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'sim_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
"xvlog -m64 --relax -prj sim_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/BRAM_Interconnect_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_Interconnect
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Timer_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Output_Compare_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Output_Compare
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_lmb_bram_0/sim/uc_system_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_xbar_1/sim/uc_system_xbar_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_xbar_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_CL8XN8
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1XIA5N0
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_OXA1LX
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_13GJAIL
INFO: [VRFC 10-311] analyzing module microblaze_core_local_memory_imp_1NATDEJ
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1EAWDMW
INFO: [VRFC 10-311] analyzing module uc_system
INFO: [VRFC 10-311] analyzing module uc_system_microblaze_core_axi_periph_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_BRAM_Interconnect_0_0/sim/uc_system_BRAM_Interconnect_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_BRAM_Interconnect_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_0_1/sim/uc_system_Timer_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_1_0/sim/uc_system_Timer_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Output_Compare_0_0/sim/uc_system_Output_Compare_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Output_Compare_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_auto_pc_0/sim/uc_system_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_tb
ERROR: [VRFC 10-1412] syntax error near / [D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v:56]
ERROR: [VRFC 10-1040] module sim_tb ignored due to previous errors [D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v:22]
"xvhdl -m64 --relax -prj sim_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_microblaze_0_0/sim/uc_system_microblaze_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_microblaze_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_proc_sys_reset_0_0/sim/uc_system_proc_sys_reset_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_proc_sys_reset_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_timer_0_0/sim/uc_system_axi_timer_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_timer_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_gpio_0_0/sim/uc_system_axi_gpio_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_gpio_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_v10_0/sim/uc_system_dlmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_v10_0/sim/uc_system_ilmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_bram_if_cntlr_0/sim/uc_system_dlmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_bram_if_cntlr_0/sim/uc_system_ilmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_bram_ctrl_0_0/sim/uc_system_axi_bram_ctrl_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_bram_ctrl_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_uartlite_0_0/sim/uc_system_axi_uartlite_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_uartlite_0_0
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 3513.602 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Generating merged BMM file for the design top 'sim_tb'...
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'sim_tb'...
Generating merged BMM file for the design top 'sim_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'sim_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
"xvlog -m64 --relax -prj sim_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/BRAM_Interconnect_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_Interconnect
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Timer_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Output_Compare_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Output_Compare
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_lmb_bram_0/sim/uc_system_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_xbar_1/sim/uc_system_xbar_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_xbar_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_CL8XN8
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1XIA5N0
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_OXA1LX
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_13GJAIL
INFO: [VRFC 10-311] analyzing module microblaze_core_local_memory_imp_1NATDEJ
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1EAWDMW
INFO: [VRFC 10-311] analyzing module uc_system
INFO: [VRFC 10-311] analyzing module uc_system_microblaze_core_axi_periph_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_BRAM_Interconnect_0_0/sim/uc_system_BRAM_Interconnect_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_BRAM_Interconnect_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_0_1/sim/uc_system_Timer_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_1_0/sim/uc_system_Timer_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Output_Compare_0_0/sim/uc_system_Output_Compare_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Output_Compare_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_auto_pc_0/sim/uc_system_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_tb
ERROR: [VRFC 10-1412] syntax error near / [D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v:56]
ERROR: [VRFC 10-1040] module sim_tb ignored due to previous errors [D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v:22]
"xvhdl -m64 --relax -prj sim_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_microblaze_0_0/sim/uc_system_microblaze_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_microblaze_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_proc_sys_reset_0_0/sim/uc_system_proc_sys_reset_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_proc_sys_reset_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_timer_0_0/sim/uc_system_axi_timer_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_timer_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_gpio_0_0/sim/uc_system_axi_gpio_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_gpio_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_v10_0/sim/uc_system_dlmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_v10_0/sim/uc_system_ilmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_bram_if_cntlr_0/sim/uc_system_dlmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_bram_if_cntlr_0/sim/uc_system_ilmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_bram_ctrl_0_0/sim/uc_system_axi_bram_ctrl_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_bram_ctrl_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_uartlite_0_0/sim/uc_system_axi_uartlite_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_uartlite_0_0
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Generating merged BMM file for the design top 'sim_tb'...
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'sim_tb'...
Generating merged BMM file for the design top 'sim_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'sim_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
"xvlog -m64 --relax -prj sim_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/BRAM_Interconnect_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_Interconnect
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Timer_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Output_Compare_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Output_Compare
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_lmb_bram_0/sim/uc_system_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_xbar_1/sim/uc_system_xbar_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_xbar_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_CL8XN8
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1XIA5N0
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_OXA1LX
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_13GJAIL
INFO: [VRFC 10-311] analyzing module microblaze_core_local_memory_imp_1NATDEJ
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1EAWDMW
INFO: [VRFC 10-311] analyzing module uc_system
INFO: [VRFC 10-311] analyzing module uc_system_microblaze_core_axi_periph_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_BRAM_Interconnect_0_0/sim/uc_system_BRAM_Interconnect_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_BRAM_Interconnect_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_0_1/sim/uc_system_Timer_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_1_0/sim/uc_system_Timer_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Output_Compare_0_0/sim/uc_system_Output_Compare_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Output_Compare_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_auto_pc_0/sim/uc_system_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj sim_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_microblaze_0_0/sim/uc_system_microblaze_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_microblaze_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_proc_sys_reset_0_0/sim/uc_system_proc_sys_reset_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_proc_sys_reset_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_timer_0_0/sim/uc_system_axi_timer_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_timer_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_gpio_0_0/sim/uc_system_axi_gpio_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_gpio_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_v10_0/sim/uc_system_dlmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_v10_0/sim/uc_system_ilmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_bram_if_cntlr_0/sim/uc_system_dlmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_bram_if_cntlr_0/sim/uc_system_ilmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_bram_ctrl_0_0/sim/uc_system_axi_bram_ctrl_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_bram_ctrl_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_uartlite_0_0/sim/uc_system_axi_uartlite_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_uartlite_0_0
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 206035205e6a4252becb06e547722e01 --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v10_0_3 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_11 -L axi_lite_ipif_v3_0_4 -L lib_pkg_v1_0_2 -L axi_timer_v2_0_15 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_15 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_12 -L blk_mem_gen_v8_3_6 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_13 -L fifo_generator_v13_1_4 -L axi_data_fifo_v2_1_12 -L axi_crossbar_v2_1_14 -L axi_bram_ctrl_v4_0_11 -L lib_srl_fifo_v1_0_2 -L axi_uartlite_v2_0_17 -L axi_protocol_converter_v2_1_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_behav xil_defaultlib.sim_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 12 for port m_axi_arprot [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:2365]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 12 for port m_axi_awprot [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:2369]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package axi_bram_ctrl_v4_0_11.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package axi_timer_v2_0_15.tc_types
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package microblaze_v10_0_3.microblaze_types
Compiling package microblaze_v10_0_3.microblaze_isa
Compiling package microblaze_v10_0_3.mmu_types
Compiling package lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_funcs
Compiling module xil_defaultlib.BRAM_Interconnect(addr1_0=24,add...
Compiling module xil_defaultlib.uc_system_BRAM_Interconnect_0_0
Compiling module xil_defaultlib.Output_Compare
Compiling module xil_defaultlib.uc_system_Output_Compare_0_0
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.uc_system_Timer_0_1
Compiling module xil_defaultlib.Timer(ADDRESS=12)
Compiling module xil_defaultlib.uc_system_Timer_1_0
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.wrap_brst [\wrap_brst(c_axi_addr_width=13,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_0_11.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.wr_chnl [\wr_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.rd_chnl [\rd_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.full_axi [\full_axi(c_s_axi_addr_width=13,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=20...]
Compiling architecture uc_system_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.uc_system_axi_bram_ctrl_0_0 [uc_system_axi_bram_ctrl_0_0_defa...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_single_bit=0,c_vecto...]
Compiling architecture imp of entity axi_gpio_v2_0_15.GPIO_Core [\GPIO_Core(c_aw=9,c_gpio_width=1...]
Compiling architecture imp of entity axi_gpio_v2_0_15.axi_gpio [\axi_gpio(c_family="artix7",c_gp...]
Compiling architecture uc_system_axi_gpio_0_0_arch of entity xil_defaultlib.uc_system_axi_gpio_0_0 [uc_system_axi_gpio_0_0_default]
Compiling module axi_protocol_converter_v2_1_13.axi_protocol_converter_v2_1_13_a...
Compiling module xil_defaultlib.uc_system_auto_pc_0
Compiling module xil_defaultlib.m00_couplers_imp_CL8XN8
Compiling module xil_defaultlib.m01_couplers_imp_1XIA5N0
Compiling module xil_defaultlib.m02_couplers_imp_OXA1LX
Compiling module xil_defaultlib.m03_couplers_imp_13GJAIL
Compiling module xil_defaultlib.s00_couplers_imp_1EAWDMW
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_addr_decode...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_splitter(C_...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_splitter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_register_slice_v2_1_13.axi_register_slice_v2_1_13_axic_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_decerr_slav...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_crossbar_sa...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_axi_crossba...
Compiling module xil_defaultlib.uc_system_xbar_1
Compiling module xil_defaultlib.uc_system_microblaze_core_axi_pe...
Compiling architecture imp of entity axi_timer_v2_0_15.mux_onehot_f [\mux_onehot_f(c_nb=6,c_family="a...]
Compiling architecture imp of entity axi_timer_v2_0_15.counter_f [\counter_f(c_num_bits=32,c_famil...]
Compiling architecture imp of entity axi_timer_v2_0_15.count_module [\count_module(c_family="artix7")...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111001010")(0...]
Compiling architecture fdrse_v of entity unisim.FDRSE [fdrse_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_mtbf_stages=4)\]
Compiling architecture imp of entity axi_timer_v2_0_15.timer_control [\timer_control(c_ard_num_ce_arra...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture fdrs_v of entity unisim.FDRS [fdrs_default]
Compiling architecture imp of entity axi_timer_v2_0_15.tc_core [\tc_core(c_family="artix7",c_ard...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=5,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture imp of entity axi_timer_v2_0_15.axi_timer [\axi_timer(c_family="artix7")(1,...]
Compiling architecture uc_system_axi_timer_0_0_arch of entity xil_defaultlib.uc_system_axi_timer_0_0 [uc_system_axi_timer_0_0_default]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.baudrate [\baudrate(c_ratio=651)\]
Compiling architecture behavioral of entity axi_uartlite_v2_0_17.dynshreg_i_f [\dynshreg_i_f(c_depth=16,c_famil...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_family=...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_rx [\uartlite_rx(c_family="artix7")(...]
Compiling architecture behavioral of entity axi_uartlite_v2_0_17.dynshreg_i_f [\dynshreg_i_f(c_depth=16,c_init_...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_tx [\uartlite_tx(c_family="artix7")(...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_core [\uartlite_core(c_family="artix7"...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=4,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.axi_uartlite [\axi_uartlite(c_family="artix7")...]
Compiling architecture uc_system_axi_uartlite_0_0_arch of entity xil_defaultlib.uc_system_axi_uartlite_0_0 [uc_system_axi_uartlite_0_0_defau...]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.uc_system_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.uc_system_clk_wiz_0_0
Compiling architecture imp of entity microblaze_v10_0_3.DAXI_interface [\DAXI_interface(c_data_size=32,c...]
Compiling architecture and2b1l_v of entity unisim.AND2B1L [and2b1l_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_AND2B1L [\MB_AND2B1L(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.interrupt_mode_converter [\interrupt_mode_converter(c_inte...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDRE [\MB_FDRE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXCY_XORCY [\MB_MUXCY_XORCY(c_target=artix7)...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXF7 [\MB_MUXF7(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDR [\MB_FDR(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.PC_Module_gti [\PC_Module_gti(c_data_size=32,c_...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fds_v of entity unisim.FDS [fds_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDS [\MB_FDS(c_target=artix7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture imp of entity microblaze_v10_0_3.PreFetch_Buffer_gti [\PreFetch_Buffer_gti(c_data_size...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXCY [\MB_MUXCY(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.carry_and [\carry_and(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.jump_logic [\jump_logic(c_instr_size=32,c_ta...]
Compiling architecture imp of entity microblaze_v10_0_3.carry_or [\carry_or(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.Decode_gti [\Decode_gti(c_data_size=32,c_ins...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000001111111100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture ram32m_v of entity unisim.RAM32M [ram32m_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_RAM32M [\MB_RAM32M(c_target=artix7,c_use...]
Compiling architecture imp of entity microblaze_v10_0_3.Register_File_gti [\Register_File_gti(c_data_size=3...]
Compiling architecture imp of entity microblaze_v10_0_3.Operand_Select_gti [\Operand_Select_gti(c_data_size=...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="011000000111101010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v10_0_3.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100000011110101010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101000001010")(0...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT4 [\MB_LUT4(c_target=artix7,init="1...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MULT_AND [\MB_MULT_AND(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture imp of entity microblaze_v10_0_3.ALU [\ALU(c_data_size=32,c_allow_lut6...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.Shift_Logic_Module_gti [\Shift_Logic_Module_gti(c_data_s...]
Compiling architecture imp of entity microblaze_v10_0_3.mul_unit [\mul_unit(c_data_size=32,c_targe...]
Compiling architecture imp of entity microblaze_v10_0_3.Barrel_Shifter_gti [\Barrel_Shifter_gti(c_data_size=...]
Compiling architecture imp of entity microblaze_v10_0_3.WB_Mux_Bit [\WB_Mux_Bit(c_target=artix7,c_lu...]
Compiling architecture imp of entity microblaze_v10_0_3.WB_Mux [\WB_Mux(c_data_size=32,c_daddr_s...]
Compiling architecture imp of entity microblaze_v10_0_3.Zero_Detect_gti [\Zero_Detect_gti(c_data_size=32,...]
Compiling architecture imp of entity microblaze_v10_0_3.Byte_Doublet_Handle_gti [\Byte_Doublet_Handle_gti(c_data_...]
Compiling architecture imp of entity microblaze_v10_0_3.Data_Flow_Logic [\Data_Flow_Logic(c_data_size=32,...]
Compiling architecture msr_reg of entity microblaze_v10_0_3.msr_reg_gti [\msr_reg_gti(c_data_size=32,c_ta...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111110000000011...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v10_0_3.mux_bus [\mux_bus(c_target=artix7,c_allow...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="100101101001011010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDE [\MB_FDE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.exception_registers_gti [\exception_registers_gti(c_data_...]
Compiling architecture imp of entity microblaze_v10_0_3.Fpu [\Fpu(c_data_size=32,c_target=art...]
Compiling architecture imp of entity microblaze_v10_0_3.PVR [\PVR(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v10_0_3.Data_Flow_gti [\Data_Flow_gti(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v10_0_3.read_data_mux [\read_data_mux(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v10_0_3.instr_mux [\instr_mux(c_instr_size=32,c_tar...]
Compiling architecture imp of entity microblaze_v10_0_3.MMU [\MMU(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze_GTi [\MicroBlaze_GTi(c_num_sync_ff_cl...]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_bit [mb_sync_bit_default]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze_Core [\MicroBlaze_Core(c_freq=10000000...]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze [\MicroBlaze(c_freq=100000000,c_e...]
Compiling architecture uc_system_microblaze_0_0_arch of entity xil_defaultlib.uc_system_microblaze_0_0 [uc_system_microblaze_0_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_mux [\lmb_mux(c_baseaddr="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture uc_system_dlmb_bram_if_cntlr_0_arch of entity xil_defaultlib.uc_system_dlmb_bram_if_cntlr_0 [uc_system_dlmb_bram_if_cntlr_0_d...]
Compiling architecture imp of entity lmb_v10_v3_0_9.lmb_v10 [\lmb_v10(c_lmb_num_slaves=1)\]
Compiling architecture uc_system_dlmb_v10_0_arch of entity xil_defaultlib.uc_system_dlmb_v10_0 [uc_system_dlmb_v10_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_mux [\lmb_mux(c_baseaddr="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture uc_system_ilmb_bram_if_cntlr_0_arch of entity xil_defaultlib.uc_system_ilmb_bram_if_cntlr_0 [uc_system_ilmb_bram_if_cntlr_0_d...]
Compiling architecture uc_system_ilmb_v10_0_arch of entity xil_defaultlib.uc_system_ilmb_v10_0 [uc_system_ilmb_v10_0_default]
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="art...
Compiling module xil_defaultlib.uc_system_lmb_bram_0
Compiling module xil_defaultlib.microblaze_core_local_memory_imp...
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.proc_sys_reset [\proc_sys_reset(c_family="artix7...]
Compiling architecture uc_system_proc_sys_reset_0_0_arch of entity xil_defaultlib.uc_system_proc_sys_reset_0_0 [uc_system_proc_sys_reset_0_0_def...]
Compiling module xil_defaultlib.uc_system
Compiling module xil_defaultlib.uc_system_wrapper
Compiling module xil_defaultlib.sim_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/xsim.dir/sim_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/xsim.dir/sim_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Dec 13 01:41:04 2017. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 13 01:41:04 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 3513.602 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '23' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_tb_behav -key {Behavioral:sim_1:Functional:sim_tb} -tclbatch {sim_tb.tcl} -view {D:/projects/itmo/io_lab2/io_lab2/sim_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
open_wave_config D:/projects/itmo/io_lab2/io_lab2/sim_tb_behav.wcfg
source sim_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module sim_tb.uc.uc_system_i.microblaze_core_local_memory.lmb_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:30 . Memory (MB): peak = 3516.730 ; gain = 3.129
run 20 us
relaunch_sim
Generating merged BMM file for the design top 'sim_tb'...
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'sim_tb'...
Generating merged BMM file for the design top 'sim_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'sim_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
"xvlog -m64 --relax -prj sim_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/BRAM_Interconnect_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_Interconnect
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Timer_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Output_Compare_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Output_Compare
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_lmb_bram_0/sim/uc_system_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_xbar_1/sim/uc_system_xbar_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_xbar_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_CL8XN8
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1XIA5N0
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_OXA1LX
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_13GJAIL
INFO: [VRFC 10-311] analyzing module microblaze_core_local_memory_imp_1NATDEJ
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1EAWDMW
INFO: [VRFC 10-311] analyzing module uc_system
INFO: [VRFC 10-311] analyzing module uc_system_microblaze_core_axi_periph_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_BRAM_Interconnect_0_0/sim/uc_system_BRAM_Interconnect_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_BRAM_Interconnect_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_0_1/sim/uc_system_Timer_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_1_0/sim/uc_system_Timer_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Output_Compare_0_0/sim/uc_system_Output_Compare_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Output_Compare_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_auto_pc_0/sim/uc_system_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj sim_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_microblaze_0_0/sim/uc_system_microblaze_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_microblaze_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_proc_sys_reset_0_0/sim/uc_system_proc_sys_reset_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_proc_sys_reset_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_timer_0_0/sim/uc_system_axi_timer_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_timer_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_gpio_0_0/sim/uc_system_axi_gpio_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_gpio_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_v10_0/sim/uc_system_dlmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_v10_0/sim/uc_system_ilmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_bram_if_cntlr_0/sim/uc_system_dlmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_bram_if_cntlr_0/sim/uc_system_ilmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_bram_ctrl_0_0/sim/uc_system_axi_bram_ctrl_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_bram_ctrl_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_uartlite_0_0/sim/uc_system_axi_uartlite_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_uartlite_0_0
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Generating merged BMM file for the design top 'sim_tb'...
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 206035205e6a4252becb06e547722e01 --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v10_0_3 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_11 -L axi_lite_ipif_v3_0_4 -L lib_pkg_v1_0_2 -L axi_timer_v2_0_15 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_15 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_12 -L blk_mem_gen_v8_3_6 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_13 -L fifo_generator_v13_1_4 -L axi_data_fifo_v2_1_12 -L axi_crossbar_v2_1_14 -L axi_bram_ctrl_v4_0_11 -L lib_srl_fifo_v1_0_2 -L axi_uartlite_v2_0_17 -L axi_protocol_converter_v2_1_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_behav xil_defaultlib.sim_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 12 for port m_axi_arprot [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:2365]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 12 for port m_axi_awprot [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:2369]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package axi_bram_ctrl_v4_0_11.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package axi_timer_v2_0_15.tc_types
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package microblaze_v10_0_3.microblaze_types
Compiling package microblaze_v10_0_3.microblaze_isa
Compiling package microblaze_v10_0_3.mmu_types
Compiling package lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_funcs
Compiling module xil_defaultlib.BRAM_Interconnect(addr1_0=24,add...
Compiling module xil_defaultlib.uc_system_BRAM_Interconnect_0_0
Compiling module xil_defaultlib.Output_Compare
Compiling module xil_defaultlib.uc_system_Output_Compare_0_0
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.uc_system_Timer_0_1
Compiling module xil_defaultlib.Timer(ADDRESS=12)
Compiling module xil_defaultlib.uc_system_Timer_1_0
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.wrap_brst [\wrap_brst(c_axi_addr_width=13,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_0_11.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.wr_chnl [\wr_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.rd_chnl [\rd_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.full_axi [\full_axi(c_s_axi_addr_width=13,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=20...]
Compiling architecture uc_system_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.uc_system_axi_bram_ctrl_0_0 [uc_system_axi_bram_ctrl_0_0_defa...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_single_bit=0,c_vecto...]
Compiling architecture imp of entity axi_gpio_v2_0_15.GPIO_Core [\GPIO_Core(c_aw=9,c_gpio_width=1...]
Compiling architecture imp of entity axi_gpio_v2_0_15.axi_gpio [\axi_gpio(c_family="artix7",c_gp...]
Compiling architecture uc_system_axi_gpio_0_0_arch of entity xil_defaultlib.uc_system_axi_gpio_0_0 [uc_system_axi_gpio_0_0_default]
Compiling module axi_protocol_converter_v2_1_13.axi_protocol_converter_v2_1_13_a...
Compiling module xil_defaultlib.uc_system_auto_pc_0
Compiling module xil_defaultlib.m00_couplers_imp_CL8XN8
Compiling module xil_defaultlib.m01_couplers_imp_1XIA5N0
Compiling module xil_defaultlib.m02_couplers_imp_OXA1LX
Compiling module xil_defaultlib.m03_couplers_imp_13GJAIL
Compiling module xil_defaultlib.s00_couplers_imp_1EAWDMW
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_addr_decode...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_splitter(C_...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_splitter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_register_slice_v2_1_13.axi_register_slice_v2_1_13_axic_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_decerr_slav...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_crossbar_sa...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_axi_crossba...
Compiling module xil_defaultlib.uc_system_xbar_1
Compiling module xil_defaultlib.uc_system_microblaze_core_axi_pe...
Compiling architecture imp of entity axi_timer_v2_0_15.mux_onehot_f [\mux_onehot_f(c_nb=6,c_family="a...]
Compiling architecture imp of entity axi_timer_v2_0_15.counter_f [\counter_f(c_num_bits=32,c_famil...]
Compiling architecture imp of entity axi_timer_v2_0_15.count_module [\count_module(c_family="artix7")...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111001010")(0...]
Compiling architecture fdrse_v of entity unisim.FDRSE [fdrse_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_mtbf_stages=4)\]
Compiling architecture imp of entity axi_timer_v2_0_15.timer_control [\timer_control(c_ard_num_ce_arra...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture fdrs_v of entity unisim.FDRS [fdrs_default]
Compiling architecture imp of entity axi_timer_v2_0_15.tc_core [\tc_core(c_family="artix7",c_ard...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=5,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture imp of entity axi_timer_v2_0_15.axi_timer [\axi_timer(c_family="artix7")(1,...]
Compiling architecture uc_system_axi_timer_0_0_arch of entity xil_defaultlib.uc_system_axi_timer_0_0 [uc_system_axi_timer_0_0_default]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.baudrate [\baudrate(c_ratio=651)\]
Compiling architecture behavioral of entity axi_uartlite_v2_0_17.dynshreg_i_f [\dynshreg_i_f(c_depth=16,c_famil...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_family=...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_rx [\uartlite_rx(c_family="artix7")(...]
Compiling architecture behavioral of entity axi_uartlite_v2_0_17.dynshreg_i_f [\dynshreg_i_f(c_depth=16,c_init_...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_tx [\uartlite_tx(c_family="artix7")(...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_core [\uartlite_core(c_family="artix7"...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=4,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.axi_uartlite [\axi_uartlite(c_family="artix7")...]
Compiling architecture uc_system_axi_uartlite_0_0_arch of entity xil_defaultlib.uc_system_axi_uartlite_0_0 [uc_system_axi_uartlite_0_0_defau...]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.uc_system_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.uc_system_clk_wiz_0_0
Compiling architecture imp of entity microblaze_v10_0_3.DAXI_interface [\DAXI_interface(c_data_size=32,c...]
Compiling architecture and2b1l_v of entity unisim.AND2B1L [and2b1l_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_AND2B1L [\MB_AND2B1L(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.interrupt_mode_converter [\interrupt_mode_converter(c_inte...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDRE [\MB_FDRE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXCY_XORCY [\MB_MUXCY_XORCY(c_target=artix7)...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXF7 [\MB_MUXF7(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDR [\MB_FDR(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.PC_Module_gti [\PC_Module_gti(c_data_size=32,c_...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fds_v of entity unisim.FDS [fds_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDS [\MB_FDS(c_target=artix7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture imp of entity microblaze_v10_0_3.PreFetch_Buffer_gti [\PreFetch_Buffer_gti(c_data_size...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXCY [\MB_MUXCY(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.carry_and [\carry_and(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.jump_logic [\jump_logic(c_instr_size=32,c_ta...]
Compiling architecture imp of entity microblaze_v10_0_3.carry_or [\carry_or(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.Decode_gti [\Decode_gti(c_data_size=32,c_ins...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000001111111100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture ram32m_v of entity unisim.RAM32M [ram32m_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_RAM32M [\MB_RAM32M(c_target=artix7,c_use...]
Compiling architecture imp of entity microblaze_v10_0_3.Register_File_gti [\Register_File_gti(c_data_size=3...]
Compiling architecture imp of entity microblaze_v10_0_3.Operand_Select_gti [\Operand_Select_gti(c_data_size=...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="011000000111101010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v10_0_3.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100000011110101010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101000001010")(0...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT4 [\MB_LUT4(c_target=artix7,init="1...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MULT_AND [\MB_MULT_AND(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture imp of entity microblaze_v10_0_3.ALU [\ALU(c_data_size=32,c_allow_lut6...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.Shift_Logic_Module_gti [\Shift_Logic_Module_gti(c_data_s...]
Compiling architecture imp of entity microblaze_v10_0_3.mul_unit [\mul_unit(c_data_size=32,c_targe...]
Compiling architecture imp of entity microblaze_v10_0_3.Barrel_Shifter_gti [\Barrel_Shifter_gti(c_data_size=...]
Compiling architecture imp of entity microblaze_v10_0_3.WB_Mux_Bit [\WB_Mux_Bit(c_target=artix7,c_lu...]
Compiling architecture imp of entity microblaze_v10_0_3.WB_Mux [\WB_Mux(c_data_size=32,c_daddr_s...]
Compiling architecture imp of entity microblaze_v10_0_3.Zero_Detect_gti [\Zero_Detect_gti(c_data_size=32,...]
Compiling architecture imp of entity microblaze_v10_0_3.Byte_Doublet_Handle_gti [\Byte_Doublet_Handle_gti(c_data_...]
Compiling architecture imp of entity microblaze_v10_0_3.Data_Flow_Logic [\Data_Flow_Logic(c_data_size=32,...]
Compiling architecture msr_reg of entity microblaze_v10_0_3.msr_reg_gti [\msr_reg_gti(c_data_size=32,c_ta...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111110000000011...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v10_0_3.mux_bus [\mux_bus(c_target=artix7,c_allow...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="100101101001011010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDE [\MB_FDE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.exception_registers_gti [\exception_registers_gti(c_data_...]
Compiling architecture imp of entity microblaze_v10_0_3.Fpu [\Fpu(c_data_size=32,c_target=art...]
Compiling architecture imp of entity microblaze_v10_0_3.PVR [\PVR(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v10_0_3.Data_Flow_gti [\Data_Flow_gti(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v10_0_3.read_data_mux [\read_data_mux(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v10_0_3.instr_mux [\instr_mux(c_instr_size=32,c_tar...]
Compiling architecture imp of entity microblaze_v10_0_3.MMU [\MMU(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze_GTi [\MicroBlaze_GTi(c_num_sync_ff_cl...]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_bit [mb_sync_bit_default]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze_Core [\MicroBlaze_Core(c_freq=10000000...]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze [\MicroBlaze(c_freq=100000000,c_e...]
Compiling architecture uc_system_microblaze_0_0_arch of entity xil_defaultlib.uc_system_microblaze_0_0 [uc_system_microblaze_0_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_mux [\lmb_mux(c_baseaddr="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture uc_system_dlmb_bram_if_cntlr_0_arch of entity xil_defaultlib.uc_system_dlmb_bram_if_cntlr_0 [uc_system_dlmb_bram_if_cntlr_0_d...]
Compiling architecture imp of entity lmb_v10_v3_0_9.lmb_v10 [\lmb_v10(c_lmb_num_slaves=1)\]
Compiling architecture uc_system_dlmb_v10_0_arch of entity xil_defaultlib.uc_system_dlmb_v10_0 [uc_system_dlmb_v10_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_mux [\lmb_mux(c_baseaddr="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture uc_system_ilmb_bram_if_cntlr_0_arch of entity xil_defaultlib.uc_system_ilmb_bram_if_cntlr_0 [uc_system_ilmb_bram_if_cntlr_0_d...]
Compiling architecture uc_system_ilmb_v10_0_arch of entity xil_defaultlib.uc_system_ilmb_v10_0 [uc_system_ilmb_v10_0_default]
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="art...
Compiling module xil_defaultlib.uc_system_lmb_bram_0
Compiling module xil_defaultlib.microblaze_core_local_memory_imp...
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.proc_sys_reset [\proc_sys_reset(c_family="artix7...]
Compiling architecture uc_system_proc_sys_reset_0_0_arch of entity xil_defaultlib.uc_system_proc_sys_reset_0_0 [uc_system_proc_sys_reset_0_0_def...]
Compiling module xil_defaultlib.uc_system
Compiling module xil_defaultlib.uc_system_wrapper
Compiling module xil_defaultlib.sim_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 3516.824 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '22' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 3516.824 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
Block Memory Generator module sim_tb.uc.uc_system_i.microblaze_core_local_memory.lmb_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:32 . Memory (MB): peak = 3521.102 ; gain = 4.277
run 20 us
relaunch_sim
Generating merged BMM file for the design top 'sim_tb'...
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'sim_tb'...
Generating merged BMM file for the design top 'sim_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'sim_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
"xvlog -m64 --relax -prj sim_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/BRAM_Interconnect_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_Interconnect
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Timer_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Output_Compare_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Output_Compare
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_lmb_bram_0/sim/uc_system_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_xbar_1/sim/uc_system_xbar_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_xbar_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_CL8XN8
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1XIA5N0
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_OXA1LX
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_13GJAIL
INFO: [VRFC 10-311] analyzing module microblaze_core_local_memory_imp_1NATDEJ
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1EAWDMW
INFO: [VRFC 10-311] analyzing module uc_system
INFO: [VRFC 10-311] analyzing module uc_system_microblaze_core_axi_periph_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_BRAM_Interconnect_0_0/sim/uc_system_BRAM_Interconnect_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_BRAM_Interconnect_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_0_1/sim/uc_system_Timer_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_1_0/sim/uc_system_Timer_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Output_Compare_0_0/sim/uc_system_Output_Compare_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Output_Compare_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_auto_pc_0/sim/uc_system_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj sim_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_microblaze_0_0/sim/uc_system_microblaze_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_microblaze_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_proc_sys_reset_0_0/sim/uc_system_proc_sys_reset_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_proc_sys_reset_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_timer_0_0/sim/uc_system_axi_timer_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_timer_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_gpio_0_0/sim/uc_system_axi_gpio_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_gpio_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_v10_0/sim/uc_system_dlmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_v10_0/sim/uc_system_ilmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_bram_if_cntlr_0/sim/uc_system_dlmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_bram_if_cntlr_0/sim/uc_system_ilmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_bram_ctrl_0_0/sim/uc_system_axi_bram_ctrl_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_bram_ctrl_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_uartlite_0_0/sim/uc_system_axi_uartlite_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_uartlite_0_0
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 3521.246 ; gain = 0.004
Generating merged BMM file for the design top 'sim_tb'...
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 206035205e6a4252becb06e547722e01 --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v10_0_3 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_11 -L axi_lite_ipif_v3_0_4 -L lib_pkg_v1_0_2 -L axi_timer_v2_0_15 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_15 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_12 -L blk_mem_gen_v8_3_6 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_13 -L fifo_generator_v13_1_4 -L axi_data_fifo_v2_1_12 -L axi_crossbar_v2_1_14 -L axi_bram_ctrl_v4_0_11 -L lib_srl_fifo_v1_0_2 -L axi_uartlite_v2_0_17 -L axi_protocol_converter_v2_1_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_behav xil_defaultlib.sim_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 12 for port m_axi_arprot [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:2365]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 12 for port m_axi_awprot [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:2369]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package axi_bram_ctrl_v4_0_11.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package axi_timer_v2_0_15.tc_types
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package microblaze_v10_0_3.microblaze_types
Compiling package microblaze_v10_0_3.microblaze_isa
Compiling package microblaze_v10_0_3.mmu_types
Compiling package lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_funcs
Compiling module xil_defaultlib.BRAM_Interconnect(addr1_0=24,add...
Compiling module xil_defaultlib.uc_system_BRAM_Interconnect_0_0
Compiling module xil_defaultlib.Output_Compare
Compiling module xil_defaultlib.uc_system_Output_Compare_0_0
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.uc_system_Timer_0_1
Compiling module xil_defaultlib.Timer(ADDRESS=12)
Compiling module xil_defaultlib.uc_system_Timer_1_0
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.wrap_brst [\wrap_brst(c_axi_addr_width=13,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_0_11.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.wr_chnl [\wr_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.rd_chnl [\rd_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.full_axi [\full_axi(c_s_axi_addr_width=13,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=20...]
Compiling architecture uc_system_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.uc_system_axi_bram_ctrl_0_0 [uc_system_axi_bram_ctrl_0_0_defa...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_single_bit=0,c_vecto...]
Compiling architecture imp of entity axi_gpio_v2_0_15.GPIO_Core [\GPIO_Core(c_aw=9,c_gpio_width=1...]
Compiling architecture imp of entity axi_gpio_v2_0_15.axi_gpio [\axi_gpio(c_family="artix7",c_gp...]
Compiling architecture uc_system_axi_gpio_0_0_arch of entity xil_defaultlib.uc_system_axi_gpio_0_0 [uc_system_axi_gpio_0_0_default]
Compiling module axi_protocol_converter_v2_1_13.axi_protocol_converter_v2_1_13_a...
Compiling module xil_defaultlib.uc_system_auto_pc_0
Compiling module xil_defaultlib.m00_couplers_imp_CL8XN8
Compiling module xil_defaultlib.m01_couplers_imp_1XIA5N0
Compiling module xil_defaultlib.m02_couplers_imp_OXA1LX
Compiling module xil_defaultlib.m03_couplers_imp_13GJAIL
Compiling module xil_defaultlib.s00_couplers_imp_1EAWDMW
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_addr_decode...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_splitter(C_...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_splitter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_register_slice_v2_1_13.axi_register_slice_v2_1_13_axic_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_decerr_slav...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_crossbar_sa...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_axi_crossba...
Compiling module xil_defaultlib.uc_system_xbar_1
Compiling module xil_defaultlib.uc_system_microblaze_core_axi_pe...
Compiling architecture imp of entity axi_timer_v2_0_15.mux_onehot_f [\mux_onehot_f(c_nb=6,c_family="a...]
Compiling architecture imp of entity axi_timer_v2_0_15.counter_f [\counter_f(c_num_bits=32,c_famil...]
Compiling architecture imp of entity axi_timer_v2_0_15.count_module [\count_module(c_family="artix7")...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111001010")(0...]
Compiling architecture fdrse_v of entity unisim.FDRSE [fdrse_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_mtbf_stages=4)\]
Compiling architecture imp of entity axi_timer_v2_0_15.timer_control [\timer_control(c_ard_num_ce_arra...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture fdrs_v of entity unisim.FDRS [fdrs_default]
Compiling architecture imp of entity axi_timer_v2_0_15.tc_core [\tc_core(c_family="artix7",c_ard...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=5,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture imp of entity axi_timer_v2_0_15.axi_timer [\axi_timer(c_family="artix7")(1,...]
Compiling architecture uc_system_axi_timer_0_0_arch of entity xil_defaultlib.uc_system_axi_timer_0_0 [uc_system_axi_timer_0_0_default]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.baudrate [\baudrate(c_ratio=651)\]
Compiling architecture behavioral of entity axi_uartlite_v2_0_17.dynshreg_i_f [\dynshreg_i_f(c_depth=16,c_famil...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_family=...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_rx [\uartlite_rx(c_family="artix7")(...]
Compiling architecture behavioral of entity axi_uartlite_v2_0_17.dynshreg_i_f [\dynshreg_i_f(c_depth=16,c_init_...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_tx [\uartlite_tx(c_family="artix7")(...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_core [\uartlite_core(c_family="artix7"...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=4,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.axi_uartlite [\axi_uartlite(c_family="artix7")...]
Compiling architecture uc_system_axi_uartlite_0_0_arch of entity xil_defaultlib.uc_system_axi_uartlite_0_0 [uc_system_axi_uartlite_0_0_defau...]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.uc_system_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.uc_system_clk_wiz_0_0
Compiling architecture imp of entity microblaze_v10_0_3.DAXI_interface [\DAXI_interface(c_data_size=32,c...]
Compiling architecture and2b1l_v of entity unisim.AND2B1L [and2b1l_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_AND2B1L [\MB_AND2B1L(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.interrupt_mode_converter [\interrupt_mode_converter(c_inte...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDRE [\MB_FDRE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXCY_XORCY [\MB_MUXCY_XORCY(c_target=artix7)...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXF7 [\MB_MUXF7(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDR [\MB_FDR(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.PC_Module_gti [\PC_Module_gti(c_data_size=32,c_...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fds_v of entity unisim.FDS [fds_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDS [\MB_FDS(c_target=artix7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture imp of entity microblaze_v10_0_3.PreFetch_Buffer_gti [\PreFetch_Buffer_gti(c_data_size...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXCY [\MB_MUXCY(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.carry_and [\carry_and(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.jump_logic [\jump_logic(c_instr_size=32,c_ta...]
Compiling architecture imp of entity microblaze_v10_0_3.carry_or [\carry_or(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.Decode_gti [\Decode_gti(c_data_size=32,c_ins...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000001111111100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture ram32m_v of entity unisim.RAM32M [ram32m_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_RAM32M [\MB_RAM32M(c_target=artix7,c_use...]
Compiling architecture imp of entity microblaze_v10_0_3.Register_File_gti [\Register_File_gti(c_data_size=3...]
Compiling architecture imp of entity microblaze_v10_0_3.Operand_Select_gti [\Operand_Select_gti(c_data_size=...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="011000000111101010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v10_0_3.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100000011110101010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101000001010")(0...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT4 [\MB_LUT4(c_target=artix7,init="1...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MULT_AND [\MB_MULT_AND(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture imp of entity microblaze_v10_0_3.ALU [\ALU(c_data_size=32,c_allow_lut6...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.Shift_Logic_Module_gti [\Shift_Logic_Module_gti(c_data_s...]
Compiling architecture imp of entity microblaze_v10_0_3.mul_unit [\mul_unit(c_data_size=32,c_targe...]
Compiling architecture imp of entity microblaze_v10_0_3.Barrel_Shifter_gti [\Barrel_Shifter_gti(c_data_size=...]
Compiling architecture imp of entity microblaze_v10_0_3.WB_Mux_Bit [\WB_Mux_Bit(c_target=artix7,c_lu...]
Compiling architecture imp of entity microblaze_v10_0_3.WB_Mux [\WB_Mux(c_data_size=32,c_daddr_s...]
Compiling architecture imp of entity microblaze_v10_0_3.Zero_Detect_gti [\Zero_Detect_gti(c_data_size=32,...]
Compiling architecture imp of entity microblaze_v10_0_3.Byte_Doublet_Handle_gti [\Byte_Doublet_Handle_gti(c_data_...]
Compiling architecture imp of entity microblaze_v10_0_3.Data_Flow_Logic [\Data_Flow_Logic(c_data_size=32,...]
Compiling architecture msr_reg of entity microblaze_v10_0_3.msr_reg_gti [\msr_reg_gti(c_data_size=32,c_ta...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111110000000011...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v10_0_3.mux_bus [\mux_bus(c_target=artix7,c_allow...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="100101101001011010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDE [\MB_FDE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.exception_registers_gti [\exception_registers_gti(c_data_...]
Compiling architecture imp of entity microblaze_v10_0_3.Fpu [\Fpu(c_data_size=32,c_target=art...]
Compiling architecture imp of entity microblaze_v10_0_3.PVR [\PVR(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v10_0_3.Data_Flow_gti [\Data_Flow_gti(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v10_0_3.read_data_mux [\read_data_mux(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v10_0_3.instr_mux [\instr_mux(c_instr_size=32,c_tar...]
Compiling architecture imp of entity microblaze_v10_0_3.MMU [\MMU(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze_GTi [\MicroBlaze_GTi(c_num_sync_ff_cl...]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_bit [mb_sync_bit_default]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze_Core [\MicroBlaze_Core(c_freq=10000000...]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze [\MicroBlaze(c_freq=100000000,c_e...]
Compiling architecture uc_system_microblaze_0_0_arch of entity xil_defaultlib.uc_system_microblaze_0_0 [uc_system_microblaze_0_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_mux [\lmb_mux(c_baseaddr="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture uc_system_dlmb_bram_if_cntlr_0_arch of entity xil_defaultlib.uc_system_dlmb_bram_if_cntlr_0 [uc_system_dlmb_bram_if_cntlr_0_d...]
Compiling architecture imp of entity lmb_v10_v3_0_9.lmb_v10 [\lmb_v10(c_lmb_num_slaves=1)\]
Compiling architecture uc_system_dlmb_v10_0_arch of entity xil_defaultlib.uc_system_dlmb_v10_0 [uc_system_dlmb_v10_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_mux [\lmb_mux(c_baseaddr="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture uc_system_ilmb_bram_if_cntlr_0_arch of entity xil_defaultlib.uc_system_ilmb_bram_if_cntlr_0 [uc_system_ilmb_bram_if_cntlr_0_d...]
Compiling architecture uc_system_ilmb_v10_0_arch of entity xil_defaultlib.uc_system_ilmb_v10_0 [uc_system_ilmb_v10_0_default]
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="art...
Compiling module xil_defaultlib.uc_system_lmb_bram_0
Compiling module xil_defaultlib.microblaze_core_local_memory_imp...
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.proc_sys_reset [\proc_sys_reset(c_family="artix7...]
Compiling architecture uc_system_proc_sys_reset_0_0_arch of entity xil_defaultlib.uc_system_proc_sys_reset_0_0 [uc_system_proc_sys_reset_0_0_def...]
Compiling module xil_defaultlib.uc_system
Compiling module xil_defaultlib.uc_system_wrapper
Compiling module xil_defaultlib.sim_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 3521.246 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '21' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 3521.246 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
Block Memory Generator module sim_tb.uc.uc_system_i.microblaze_core_local_memory.lmb_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:35 . Memory (MB): peak = 3526.020 ; gain = 4.777
run 20 us
run 20 us
relaunch_sim
Generating merged BMM file for the design top 'sim_tb'...
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'sim_tb'...
Generating merged BMM file for the design top 'sim_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'sim_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
"xvlog -m64 --relax -prj sim_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/BRAM_Interconnect_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_Interconnect
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Timer_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Output_Compare_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Output_Compare
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_lmb_bram_0/sim/uc_system_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_xbar_1/sim/uc_system_xbar_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_xbar_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_CL8XN8
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1XIA5N0
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_OXA1LX
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_13GJAIL
INFO: [VRFC 10-311] analyzing module microblaze_core_local_memory_imp_1NATDEJ
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1EAWDMW
INFO: [VRFC 10-311] analyzing module uc_system
INFO: [VRFC 10-311] analyzing module uc_system_microblaze_core_axi_periph_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_BRAM_Interconnect_0_0/sim/uc_system_BRAM_Interconnect_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_BRAM_Interconnect_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_0_1/sim/uc_system_Timer_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_1_0/sim/uc_system_Timer_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Timer_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Output_Compare_0_0/sim/uc_system_Output_Compare_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_Output_Compare_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_auto_pc_0/sim/uc_system_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uc_system_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sim_1/new/sim_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj sim_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_microblaze_0_0/sim/uc_system_microblaze_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_microblaze_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_proc_sys_reset_0_0/sim/uc_system_proc_sys_reset_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_proc_sys_reset_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_timer_0_0/sim/uc_system_axi_timer_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_timer_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_gpio_0_0/sim/uc_system_axi_gpio_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_gpio_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_v10_0/sim/uc_system_dlmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_v10_0/sim/uc_system_ilmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_dlmb_bram_if_cntlr_0/sim/uc_system_dlmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_dlmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_ilmb_bram_if_cntlr_0/sim/uc_system_ilmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_ilmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_bram_ctrl_0_0/sim/uc_system_axi_bram_ctrl_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_bram_ctrl_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/ip/uc_system_axi_uartlite_0_0/sim/uc_system_axi_uartlite_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uc_system_axi_uartlite_0_0
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Generating merged BMM file for the design top 'sim_tb'...
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/projects/itmo/io_lab2/io_lab2/io_lab2.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 206035205e6a4252becb06e547722e01 --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v10_0_3 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_11 -L axi_lite_ipif_v3_0_4 -L lib_pkg_v1_0_2 -L axi_timer_v2_0_15 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_15 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_12 -L blk_mem_gen_v8_3_6 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_13 -L fifo_generator_v13_1_4 -L axi_data_fifo_v2_1_12 -L axi_crossbar_v2_1_14 -L axi_bram_ctrl_v4_0_11 -L lib_srl_fifo_v1_0_2 -L axi_uartlite_v2_0_17 -L axi_protocol_converter_v2_1_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_behav xil_defaultlib.sim_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 12 for port m_axi_arprot [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:2365]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 12 for port m_axi_awprot [D:/projects/itmo/io_lab2/io_lab2/io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v:2369]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package axi_bram_ctrl_v4_0_11.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package axi_timer_v2_0_15.tc_types
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package microblaze_v10_0_3.microblaze_types
Compiling package microblaze_v10_0_3.microblaze_isa
Compiling package microblaze_v10_0_3.mmu_types
Compiling package lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_funcs
Compiling module xil_defaultlib.BRAM_Interconnect(addr1_0=24,add...
Compiling module xil_defaultlib.uc_system_BRAM_Interconnect_0_0
Compiling module xil_defaultlib.Output_Compare
Compiling module xil_defaultlib.uc_system_Output_Compare_0_0
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.uc_system_Timer_0_1
Compiling module xil_defaultlib.Timer(ADDRESS=12)
Compiling module xil_defaultlib.uc_system_Timer_1_0
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.wrap_brst [\wrap_brst(c_axi_addr_width=13,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_0_11.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.wr_chnl [\wr_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.rd_chnl [\rd_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.full_axi [\full_axi(c_s_axi_addr_width=13,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_11.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=20...]
Compiling architecture uc_system_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.uc_system_axi_bram_ctrl_0_0 [uc_system_axi_bram_ctrl_0_0_defa...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_single_bit=0,c_vecto...]
Compiling architecture imp of entity axi_gpio_v2_0_15.GPIO_Core [\GPIO_Core(c_aw=9,c_gpio_width=1...]
Compiling architecture imp of entity axi_gpio_v2_0_15.axi_gpio [\axi_gpio(c_family="artix7",c_gp...]
Compiling architecture uc_system_axi_gpio_0_0_arch of entity xil_defaultlib.uc_system_axi_gpio_0_0 [uc_system_axi_gpio_0_0_default]
Compiling module axi_protocol_converter_v2_1_13.axi_protocol_converter_v2_1_13_a...
Compiling module xil_defaultlib.uc_system_auto_pc_0
Compiling module xil_defaultlib.m00_couplers_imp_CL8XN8
Compiling module xil_defaultlib.m01_couplers_imp_1XIA5N0
Compiling module xil_defaultlib.m02_couplers_imp_OXA1LX
Compiling module xil_defaultlib.m03_couplers_imp_13GJAIL
Compiling module xil_defaultlib.s00_couplers_imp_1EAWDMW
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_addr_decode...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_splitter(C_...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_splitter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_register_slice_v2_1_13.axi_register_slice_v2_1_13_axic_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_decerr_slav...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_crossbar_sa...
Compiling module axi_crossbar_v2_1_14.axi_crossbar_v2_1_14_axi_crossba...
Compiling module xil_defaultlib.uc_system_xbar_1
Compiling module xil_defaultlib.uc_system_microblaze_core_axi_pe...
Compiling architecture imp of entity axi_timer_v2_0_15.mux_onehot_f [\mux_onehot_f(c_nb=6,c_family="a...]
Compiling architecture imp of entity axi_timer_v2_0_15.counter_f [\counter_f(c_num_bits=32,c_famil...]
Compiling architecture imp of entity axi_timer_v2_0_15.count_module [\count_module(c_family="artix7")...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111001010")(0...]
Compiling architecture fdrse_v of entity unisim.FDRSE [fdrse_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_mtbf_stages=4)\]
Compiling architecture imp of entity axi_timer_v2_0_15.timer_control [\timer_control(c_ard_num_ce_arra...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture fdrs_v of entity unisim.FDRS [fdrs_default]
Compiling architecture imp of entity axi_timer_v2_0_15.tc_core [\tc_core(c_family="artix7",c_ard...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=5,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture imp of entity axi_timer_v2_0_15.axi_timer [\axi_timer(c_family="artix7")(1,...]
Compiling architecture uc_system_axi_timer_0_0_arch of entity xil_defaultlib.uc_system_axi_timer_0_0 [uc_system_axi_timer_0_0_default]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.baudrate [\baudrate(c_ratio=651)\]
Compiling architecture behavioral of entity axi_uartlite_v2_0_17.dynshreg_i_f [\dynshreg_i_f(c_depth=16,c_famil...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_family=...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_rx [\uartlite_rx(c_family="artix7")(...]
Compiling architecture behavioral of entity axi_uartlite_v2_0_17.dynshreg_i_f [\dynshreg_i_f(c_depth=16,c_init_...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_tx [\uartlite_tx(c_family="artix7")(...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.uartlite_core [\uartlite_core(c_family="artix7"...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=4,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture rtl of entity axi_uartlite_v2_0_17.axi_uartlite [\axi_uartlite(c_family="artix7")...]
Compiling architecture uc_system_axi_uartlite_0_0_arch of entity xil_defaultlib.uc_system_axi_uartlite_0_0 [uc_system_axi_uartlite_0_0_defau...]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.uc_system_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.uc_system_clk_wiz_0_0
Compiling architecture imp of entity microblaze_v10_0_3.DAXI_interface [\DAXI_interface(c_data_size=32,c...]
Compiling architecture and2b1l_v of entity unisim.AND2B1L [and2b1l_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_AND2B1L [\MB_AND2B1L(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.interrupt_mode_converter [\interrupt_mode_converter(c_inte...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDRE [\MB_FDRE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXCY_XORCY [\MB_MUXCY_XORCY(c_target=artix7)...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXF7 [\MB_MUXF7(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDR [\MB_FDR(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.PC_Module_gti [\PC_Module_gti(c_data_size=32,c_...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fds_v of entity unisim.FDS [fds_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDS [\MB_FDS(c_target=artix7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture imp of entity microblaze_v10_0_3.PreFetch_Buffer_gti [\PreFetch_Buffer_gti(c_data_size...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MUXCY [\MB_MUXCY(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.carry_and [\carry_and(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.jump_logic [\jump_logic(c_instr_size=32,c_ta...]
Compiling architecture imp of entity microblaze_v10_0_3.carry_or [\carry_or(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.Decode_gti [\Decode_gti(c_data_size=32,c_ins...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000001111111100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture ram32m_v of entity unisim.RAM32M [ram32m_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_RAM32M [\MB_RAM32M(c_target=artix7,c_use...]
Compiling architecture imp of entity microblaze_v10_0_3.Register_File_gti [\Register_File_gti(c_data_size=3...]
Compiling architecture imp of entity microblaze_v10_0_3.Operand_Select_gti [\Operand_Select_gti(c_data_size=...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="011000000111101010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v10_0_3.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100000011110101010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101000001010")(0...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT4 [\MB_LUT4(c_target=artix7,init="1...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_MULT_AND [\MB_MULT_AND(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture imp of entity microblaze_v10_0_3.ALU [\ALU(c_data_size=32,c_allow_lut6...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_3.Shift_Logic_Module_gti [\Shift_Logic_Module_gti(c_data_s...]
Compiling architecture imp of entity microblaze_v10_0_3.mul_unit [\mul_unit(c_data_size=32,c_targe...]
Compiling architecture imp of entity microblaze_v10_0_3.Barrel_Shifter_gti [\Barrel_Shifter_gti(c_data_size=...]
Compiling architecture imp of entity microblaze_v10_0_3.WB_Mux_Bit [\WB_Mux_Bit(c_target=artix7,c_lu...]
Compiling architecture imp of entity microblaze_v10_0_3.WB_Mux [\WB_Mux(c_data_size=32,c_daddr_s...]
Compiling architecture imp of entity microblaze_v10_0_3.Zero_Detect_gti [\Zero_Detect_gti(c_data_size=32,...]
Compiling architecture imp of entity microblaze_v10_0_3.Byte_Doublet_Handle_gti [\Byte_Doublet_Handle_gti(c_data_...]
Compiling architecture imp of entity microblaze_v10_0_3.Data_Flow_Logic [\Data_Flow_Logic(c_data_size=32,...]
Compiling architecture msr_reg of entity microblaze_v10_0_3.msr_reg_gti [\msr_reg_gti(c_data_size=32,c_ta...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111110000000011...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v10_0_3.mux_bus [\mux_bus(c_target=artix7,c_allow...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="100101101001011010...]
Compiling architecture imp of entity microblaze_v10_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture imp of entity microblaze_v10_0_3.MB_FDE [\MB_FDE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_3.exception_registers_gti [\exception_registers_gti(c_data_...]
Compiling architecture imp of entity microblaze_v10_0_3.Fpu [\Fpu(c_data_size=32,c_target=art...]
Compiling architecture imp of entity microblaze_v10_0_3.PVR [\PVR(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v10_0_3.Data_Flow_gti [\Data_Flow_gti(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v10_0_3.read_data_mux [\read_data_mux(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v10_0_3.instr_mux [\instr_mux(c_instr_size=32,c_tar...]
Compiling architecture imp of entity microblaze_v10_0_3.MMU [\MMU(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze_GTi [\MicroBlaze_GTi(c_num_sync_ff_cl...]
Compiling architecture imp of entity microblaze_v10_0_3.mb_sync_bit [mb_sync_bit_default]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze_Core [\MicroBlaze_Core(c_freq=10000000...]
Compiling architecture imp of entity microblaze_v10_0_3.MicroBlaze [\MicroBlaze(c_freq=100000000,c_e...]
Compiling architecture uc_system_microblaze_0_0_arch of entity xil_defaultlib.uc_system_microblaze_0_0 [uc_system_microblaze_0_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_mux [\lmb_mux(c_baseaddr="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture uc_system_dlmb_bram_if_cntlr_0_arch of entity xil_defaultlib.uc_system_dlmb_bram_if_cntlr_0 [uc_system_dlmb_bram_if_cntlr_0_d...]
Compiling architecture imp of entity lmb_v10_v3_0_9.lmb_v10 [\lmb_v10(c_lmb_num_slaves=1)\]
Compiling architecture uc_system_dlmb_v10_0_arch of entity xil_defaultlib.uc_system_dlmb_v10_0 [uc_system_dlmb_v10_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_mux [\lmb_mux(c_baseaddr="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_12.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture uc_system_ilmb_bram_if_cntlr_0_arch of entity xil_defaultlib.uc_system_ilmb_bram_if_cntlr_0 [uc_system_ilmb_bram_if_cntlr_0_d...]
Compiling architecture uc_system_ilmb_v10_0_arch of entity xil_defaultlib.uc_system_ilmb_v10_0 [uc_system_ilmb_v10_0_default]
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="art...
Compiling module xil_defaultlib.uc_system_lmb_bram_0
Compiling module xil_defaultlib.microblaze_core_local_memory_imp...
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.proc_sys_reset [\proc_sys_reset(c_family="artix7...]
Compiling architecture uc_system_proc_sys_reset_0_0_arch of entity xil_defaultlib.uc_system_proc_sys_reset_0_0 [uc_system_proc_sys_reset_0_0_def...]
Compiling module xil_defaultlib.uc_system
Compiling module xil_defaultlib.uc_system_wrapper
Compiling module xil_defaultlib.sim_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 3526.191 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '23' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 3526.191 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
Block Memory Generator module sim_tb.uc.uc_system_i.microblaze_core_local_memory.lmb_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:29 . Memory (MB): peak = 3531.953 ; gain = 5.762
run 20 us
open_bd_design {D:/projects/itmo/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/uc_system.bd}
save_wave_config {D:/projects/itmo/io_lab2/io_lab2/sim_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Dec 13 02:55:35 2017...
