Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri Jun  8 14:19:39 2018
| Host         : DESKTOP-KM458MG running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab4_cal_control_sets_placed.rpt
| Design       : lab4_cal
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    27 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               9 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             100 |           33 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------+---------------+------------------------------+------------------+----------------+
|            Clock Signal           | Enable Signal |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+-----------------------------------+---------------+------------------------------+------------------+----------------+
|  clk_IBUF_BUFG                    |               |                              |                2 |              2 |
|  my_fsm/next_state_reg[1]_i_2_n_0 |               |                              |                1 |              2 |
|  clk_div/CLK                      |               |                              |                1 |              3 |
|  my_fsm/state_reg[1]_1[0]         |               | rst_IBUF                     |                2 |              4 |
|  ld_sum_BUFG                      |               | rst_IBUF                     |               15 |             32 |
|  clk_IBUF_BUFG                    |               | clk_div/clear                |                8 |             32 |
|  clk_IBUF_BUFG                    |               | clk_div/counter_f[0]_i_1_n_0 |                8 |             32 |
|  state_reg[1]_i_2_n_0             |               |                              |                9 |             34 |
+-----------------------------------+---------------+------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     2 |
| 3      |                     1 |
| 4      |                     1 |
| 16+    |                     4 |
+--------+-----------------------+


