
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.040023                       # Number of seconds simulated
sim_ticks                                 40023296000                       # Number of ticks simulated
final_tick                                40023296000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 167911                       # Simulator instruction rate (inst/s)
host_op_rate                                   173699                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               38730979                       # Simulator tick rate (ticks/s)
host_mem_usage                                 701180                       # Number of bytes of host memory used
host_seconds                                  1033.37                       # Real time elapsed on the host
sim_insts                                   173513708                       # Number of instructions simulated
sim_ops                                     179494841                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.physmem.bytes_read::cpu0.inst            20288                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.data            17152                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.inst             5184                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.data          2171456                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.inst             3200                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.data          2161472                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu3.inst             7872                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu3.data          2352064                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu4.inst             5312                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu4.data          2205568                       # Number of bytes read from this memory
system.physmem.bytes_read::total              8949568                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu0.inst        20288                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu1.inst         5184                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu2.inst         3200                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu3.inst         7872                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu4.inst         5312                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           41856                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       176704                       # Number of bytes written to this memory
system.physmem.bytes_written::total            176704                       # Number of bytes written to this memory
system.physmem.num_reads::cpu0.inst               317                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.data               268                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.inst                81                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.data             33929                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.inst                50                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.data             33773                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu3.inst               123                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu3.data             36751                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu4.inst                83                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu4.data             34462                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                139837                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2761                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2761                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu0.inst              506905                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.data              428550                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.inst              129525                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.data            54254802                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.inst               79953                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.data            54005347                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu3.inst              196685                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu3.data            58767374                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu4.inst              132723                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu4.data            55107106                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               223608970                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu0.inst         506905                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu1.inst         129525                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu2.inst          79953                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu3.inst         196685                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu4.inst         132723                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1045791                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           4415029                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                4415029                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           4415029                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.inst             506905                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.data             428550                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.inst             129525                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.data           54254802                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.inst              79953                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.data           54005347                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu3.inst             196685                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu3.data           58767374                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu4.inst             132723                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu4.data           55107106                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              228023999                       # Total bandwidth to/from this memory (bytes/s)
system.cpu0.branchPred.lookups               20001299                       # Number of BP lookups
system.cpu0.branchPred.condPredicted         20000518                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect              519                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups            19999847                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits               19999506                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.998295                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    253                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                51                       # Number of incorrect RAS predictions.
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls               47926                       # Number of system calls
system.cpu0.numCycles                        40023297                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles              7394                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                     100007765                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                   20001299                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches          19999759                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                     40007652                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   1252                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.PendingTrapStallCycles          149                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                     1767                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  217                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples          40015821                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             2.499310                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.501776                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                   11672      0.03%      0.03% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                     592      0.00%      0.03% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                19999322     49.98%     50.01% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                20004235     49.99%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            40015821                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.499741                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       2.498739                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                    7013                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles                 5234                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                 40002404                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                  719                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                   451                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                 327                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  182                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts             100009570                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                  437                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                   451                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                    7602                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                    528                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          1991                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                 40002429                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles                 2820                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts             100008780                       # Number of instructions processed by rename
system.cpu0.rename.IQFullEvents                    16                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.SQFullEvents                  2671                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands          100010234                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups            460045199                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups       100014003                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               16                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps            100004254                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                    5953                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts                47                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts            46                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                     1186                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads            39998940                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           20002033                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads         19998158                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        19998132                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                 100007261                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                 67                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                100005568                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued              285                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined           4019                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        10338                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved             3                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples     40015821                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        2.499151                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.706204                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0              12208      0.03%      0.03% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1            4939849     12.34%     12.38% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           10125573     25.30%     37.68% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           24938191     62.32%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       40015821                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             40005128     40.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                   6      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            39998607     40.00%     80.00% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           20001824     20.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             100005568                       # Type of FU issued
system.cpu0.iq.rate                          2.498684                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads         240027207                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes        100011421                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses    100004860                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 32                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                16                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses             100005552                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads        19998325                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         1092                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           90                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores          403                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                   451                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                    394                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                  134                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts          100007342                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts              260                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts             39998940                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts            20002033                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts                43                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                    11                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            90                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect            93                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          266                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                 359                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts            100005135                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts             39998509                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts              430                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                           14                       # number of nop insts executed
system.cpu0.iew.exec_refs                    60000215                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                20000078                       # Number of branches executed
system.cpu0.iew.exec_forward_branches             747                       # Number of forward branches executed
system.cpu0.iew.exec_backward_branches       19999048                       # Number of backward branches executed
system.cpu0.iew.exec_taken_forward_branches          267                       # Number of forward branches executed that is taken
system.cpu0.iew.exec_nottaken_forward_branches          480                       # Number of forward branches executed that is not taken
system.cpu0.iew.exec_taken_backward_branches     19998852                       # Number of backward branches executed that is taken
system.cpu0.iew.exec_nottaken_backward_branches          196                       # Number of backward branches executed that is not taken
system.cpu0.iew.exec_stores                  20001706                       # Number of stores executed
system.cpu0.iew.exec_rate                    2.498673                       # Inst execution rate
system.cpu0.iew.wb_sent                     100004941                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                    100004876                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                 60000813                       # num instructions producing a value
system.cpu0.iew.wb_consumers                 60010497                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      2.498667                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.999839                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts           4033                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls             64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts              344                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples     40015086                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     2.499140                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.580518                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0        13021      0.03%      0.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     20000570     49.98%     50.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2         1146      0.00%     50.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      4938845     12.34%     62.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     10124142     25.30%     87.66% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4937107     12.34%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6           71      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7          109      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8           75      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     40015086                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts           100000001                       # Number of instructions committed
system.cpu0.commit.committedOps             100003289                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                      59999466                       # Number of memory references committed
system.cpu0.commit.loads                     39997840                       # Number of loads committed
system.cpu0.commit.membars                         24                       # Number of memory barriers committed
system.cpu0.commit.branches                  19999780                       # Number of branches committed
system.cpu0.commit.fp_insts                        16                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                 80003870                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 140                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        40003814     40.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult              6      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       39997840     40.00%     80.00% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      20001626     20.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        100003289                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                   75                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                   140022124                       # The number of ROB reads
system.cpu0.rob.rob_writes                  200015403                       # The number of ROB writes
system.cpu0.timesIdled                            223                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                           7476                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                  100000001                       # Number of Instructions Simulated
system.cpu0.committedOps                    100003289                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.400233                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.400233                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              2.498545                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        2.498545                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads               100007753                       # number of integer regfile reads
system.cpu0.int_regfile_writes               40004188                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                      656                       # number of floating regfile reads
system.cpu0.cc_regfile_reads                420010146                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                60001743                       # number of cc regfile writes
system.cpu0.misc_regfile_reads               61240677                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    48                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements               30                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          126.013108                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           39998791                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              154                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs         259732.409091                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   126.013108                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.246119                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.246119                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          124                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          124                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.242188                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         80003604                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        80003604                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data     19999884                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       19999884                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data     19999173                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      19999173                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           20                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           20                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           23                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           23                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data     39999057                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        39999057                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data     39999057                       # number of overall hits
system.cpu0.dcache.overall_hits::total       39999057                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          166                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          166                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         2385                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2385                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            3                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu0.dcache.demand_misses::cpu0.data         2551                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2551                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         2551                       # number of overall misses
system.cpu0.dcache.overall_misses::total         2551                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data      7989990                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total      7989990                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    119877500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    119877500                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       133500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       133500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    127867490                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    127867490                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    127867490                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    127867490                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data     20000050                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20000050                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data     20001558                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     20001558                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           23                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           23                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           23                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           23                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data     40001608                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     40001608                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data     40001608                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     40001608                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.000008                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.000119                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000119                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.130435                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.130435                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.000064                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.000064                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.000064                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.000064                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 48132.469880                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 48132.469880                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 50263.102725                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 50263.102725                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        44500                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        44500                       # average LoadLockedReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 50124.457076                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 50124.457076                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 50124.457076                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 50124.457076                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           14                       # number of writebacks
system.cpu0.dcache.writebacks::total               14                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data           54                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total           54                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data         2200                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         2200                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data            3                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data         2254                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         2254                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data         2254                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         2254                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          112                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          112                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          185                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          185                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data          297                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          297                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data          297                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          297                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data      5315006                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total      5315006                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data     10228000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     10228000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     15543006                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     15543006                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     15543006                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     15543006                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.000009                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.000007                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.000007                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 47455.410714                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 47455.410714                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 55286.486486                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 55286.486486                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 52333.353535                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 52333.353535                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 52333.353535                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 52333.353535                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements               49                       # number of replacements
system.cpu0.icache.tags.tagsinuse          288.918194                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs               1379                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              338                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             4.079882                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   288.918194                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.564293                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.564293                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          289                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          289                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.564453                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses             3872                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses            3872                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst         1379                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total           1379                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst         1379                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total            1379                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst         1379                       # number of overall hits
system.cpu0.icache.overall_hits::total           1379                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          388                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          388                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          388                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           388                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          388                       # number of overall misses
system.cpu0.icache.overall_misses::total          388                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     20689998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     20689998                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     20689998                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     20689998                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     20689998                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     20689998                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst         1767                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total         1767                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst         1767                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total         1767                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst         1767                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total         1767                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.219581                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.219581                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.219581                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.219581                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.219581                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.219581                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 53324.737113                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 53324.737113                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 53324.737113                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 53324.737113                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 53324.737113                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 53324.737113                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs           11                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs           11                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst           50                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           50                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst           50                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           50                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst           50                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           50                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          338                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          338                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          338                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          338                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          338                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          338                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     17929002                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     17929002                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     17929002                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     17929002                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     17929002                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     17929002                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.191285                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.191285                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.191285                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.191285                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.191285                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.191285                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 53044.384615                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 53044.384615                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 53044.384615                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 53044.384615                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 53044.384615                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 53044.384615                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                6022799                       # Number of BP lookups
system.cpu1.branchPred.condPredicted          4413533                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect           401421                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups             3771536                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                3502028                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            92.854158                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                 635810                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect            162799                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                        39997856                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles           6335202                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                      29096931                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                    6022799                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches           4137838                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                     33245302                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                 826596                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles          858                       # Number of stall cycles due to pending traps
system.cpu1.fetch.CacheLines                  6068520                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                99554                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples          39994661                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.795737                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.216921                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                26536325     66.35%     66.35% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 3088186      7.72%     74.07% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 2373412      5.93%     80.01% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 7996738     19.99%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            39994661                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.150578                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       0.727462                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                 3815776                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles             26513921                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                  7021970                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles              2231927                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                411067                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved              548976                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                 2255                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts              25556913                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                 3551                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                411067                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                 4666017                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                1615699                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles      23556969                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                  8380957                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles              1363952                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts              24433610                       # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents                    4                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents                118153                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.SQFullEvents                   214                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands           31892727                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups            114173063                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups        26753719                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps             23987619                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                 7905107                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts           1275980                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts       1281949                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                  3139654                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads             4253660                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2625986                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads           273753                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          134640                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                  21665428                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded            1413222                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                 20517076                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued           104010                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined        4872594                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined     13805510                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved         68736                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples     39994661                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.512995                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.897659                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           27836651     69.60%     69.60% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            6557590     16.40%     86.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            2841774      7.11%     93.10% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2758646      6.90%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       39994661                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             14037623     68.42%     68.42% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult               19173      0.09%     68.51% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     68.51% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     68.51% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     68.51% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     68.51% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     68.51% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     68.51% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     68.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     68.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     68.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     68.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     68.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     68.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     68.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     68.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     68.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     68.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     68.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     68.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     68.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     68.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     68.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     68.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     68.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     68.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     68.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     68.51% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             3974357     19.37%     87.88% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            2485923     12.12%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              20517076                       # Type of FU issued
system.cpu1.iq.rate                          0.512954                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads          81132823                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes         27951646                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses     19939196                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses              20517076                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads           99723                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads       901170                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation          402                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores       303075                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads        70947                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                411067                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                1390190                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles               525703                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts           23078679                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts           167597                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts              4253660                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts             2625986                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts           1269274                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                 44059                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                   27                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents           402                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect        302025                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect       120756                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts              422781                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts             20244843                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts              3892575                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           272233                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                           29                       # number of nop insts executed
system.cpu1.iew.exec_refs                     6333142                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                 3945377                       # Number of branches executed
system.cpu1.iew.exec_forward_branches         1308820                       # Number of forward branches executed
system.cpu1.iew.exec_backward_branches        2006730                       # Number of backward branches executed
system.cpu1.iew.exec_taken_forward_branches       557748                       # Number of forward branches executed that is taken
system.cpu1.iew.exec_nottaken_forward_branches       751072                       # Number of forward branches executed that is not taken
system.cpu1.iew.exec_taken_backward_branches      1591255                       # Number of backward branches executed that is taken
system.cpu1.iew.exec_nottaken_backward_branches       415475                       # Number of backward branches executed that is not taken
system.cpu1.iew.exec_stores                   2440567                       # Number of stores executed
system.cpu1.iew.exec_rate                    0.506148                       # Inst execution rate
system.cpu1.iew.wb_sent                      20059140                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                     19939196                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                 10030081                       # num instructions producing a value
system.cpu1.iew.wb_consumers                 16354602                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      0.498507                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.613288                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts        4873543                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls        1344486                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts           399190                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples     39147624                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.465062                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.095440                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     28196952     72.03%     72.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      8245928     21.06%     93.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1122560      2.87%     95.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       524233      1.34%     97.30% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       316390      0.81%     98.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       136457      0.35%     98.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       242313      0.62%     99.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       161743      0.41%     99.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       201048      0.51%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     39147624                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts            16724196                       # Number of instructions committed
system.cpu1.commit.committedOps              18206055                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                       5675400                       # Number of memory references committed
system.cpu1.commit.loads                      3352490                       # Number of loads committed
system.cpu1.commit.membars                     130021                       # Number of memory barriers committed
system.cpu1.commit.branches                   3652928                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                 15230060                       # Number of committed integer instructions.
system.cpu1.commit.function_calls              290788                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        12511486     68.72%     68.72% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult          19169      0.11%     68.83% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     68.83% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     68.83% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     68.83% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     68.83% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     68.83% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     68.83% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     68.83% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     68.83% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     68.83% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     68.83% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     68.83% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     68.83% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     68.83% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     68.83% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     68.83% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     68.83% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     68.83% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     68.83% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     68.83% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     68.83% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     68.83% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     68.83% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     68.83% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     68.83% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     68.83% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.83% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.83% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        3352490     18.41%     87.24% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       2322910     12.76%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         18206055                       # Class of committed instruction
system.cpu1.commit.bw_lim_events               201048                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                    61876622                       # The number of ROB reads
system.cpu1.rob.rob_writes                   47010473                       # The number of ROB writes
system.cpu1.timesIdled                            306                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           3195                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                       25440                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                   16724196                       # Number of Instructions Simulated
system.cpu1.committedOps                     18206055                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.391616                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.391616                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.418127                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.418127                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                21213323                       # number of integer regfile reads
system.cpu1.int_regfile_writes               10998697                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                 75346324                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                14848270                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                8398321                       # number of misc regfile reads
system.cpu1.misc_regfile_writes               2663754                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements            61372                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          504.179149                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            4540040                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            61882                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            73.366084                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle       2521693502                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   504.179149                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.984725                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.984725                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          124                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          361                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         10060713                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        10060713                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data      2152490                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2152490                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data       988490                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        988490                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data      1138364                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      1138364                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data        39534                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        39534                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data      3140980                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         3140980                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data      3140980                       # number of overall hits
system.cpu1.dcache.overall_hits::total        3140980                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data       247461                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       247461                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data       128834                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       128834                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data       109715                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total       109715                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data        79568                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        79568                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data       376295                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        376295                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data       376295                       # number of overall misses
system.cpu1.dcache.overall_misses::total       376295                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data   6777665584                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   6777665584                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data   3791286881                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   3791286881                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data   2506248955                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total   2506248955                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data   1156904278                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total   1156904278                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data    176717029                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total    176717029                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data  10568952465                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  10568952465                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data  10568952465                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  10568952465                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data      2399951                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2399951                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data      1117324                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1117324                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data      1248079                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      1248079                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data       119102                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       119102                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data      3517275                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      3517275                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data      3517275                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      3517275                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.103111                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.103111                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.115306                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.115306                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.087907                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.087907                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.668066                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.668066                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.106985                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.106985                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.106985                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.106985                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 27388.823225                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 27388.823225                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 29427.688972                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 29427.688972                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 22843.266235                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 22843.266235                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 14539.818495                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 14539.818495                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 28086.879881                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 28086.879881                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 28086.879881                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 28086.879881                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs           27                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs            9                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1776                       # number of writebacks
system.cpu1.dcache.writebacks::total             1776                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data        69768                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        69768                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data        54620                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        54620                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data        12517                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total        12517                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data       124388                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       124388                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data       124388                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       124388                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data       177693                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       177693                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data        74214                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        74214                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data        97198                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        97198                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data        79568                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        79568                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data       251907                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       251907                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data       251907                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       251907                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data   3545743261                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3545743261                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data   2103988371                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2103988371                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data   1642739802                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total   1642739802                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data    972821722                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    972821722                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data    128632471                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total    128632471                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data   5649731632                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5649731632                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data   5649731632                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5649731632                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.074040                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.074040                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.066421                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.066421                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.077878                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.077878                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.668066                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.668066                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.071620                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.071620                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.071620                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.071620                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 19954.321560                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 19954.321560                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 28350.289312                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 28350.289312                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 16900.963003                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16900.963003                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 12226.293510                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 12226.293510                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 22427.846912                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 22427.846912                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 22427.846912                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 22427.846912                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             1356                       # number of replacements
system.cpu1.icache.tags.tagsinuse          367.766138                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            6066619                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             1728                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          3510.774884                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   367.766138                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.718293                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.718293                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          372                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          372                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.726562                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         12138768                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        12138768                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst      6066619                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        6066619                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst      6066619                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         6066619                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst      6066619                       # number of overall hits
system.cpu1.icache.overall_hits::total        6066619                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst         1901                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         1901                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst         1901                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          1901                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst         1901                       # number of overall misses
system.cpu1.icache.overall_misses::total         1901                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst     34930396                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     34930396                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst     34930396                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     34930396                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst     34930396                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     34930396                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst      6068520                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      6068520                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst      6068520                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      6068520                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst      6068520                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      6068520                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.000313                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000313                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.000313                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000313                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.000313                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000313                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 18374.748027                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 18374.748027                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 18374.748027                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 18374.748027                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 18374.748027                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 18374.748027                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst          173                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          173                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst          173                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          173                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst          173                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          173                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst         1728                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         1728                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst         1728                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         1728                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst         1728                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         1728                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst     27649090                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     27649090                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst     27649090                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     27649090                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst     27649090                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     27649090                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.000285                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000285                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.000285                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000285                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.000285                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000285                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 16000.630787                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 16000.630787                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 16000.630787                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 16000.630787                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 16000.630787                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 16000.630787                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups                6060444                       # Number of BP lookups
system.cpu2.branchPred.condPredicted          4476552                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect           400515                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups             3877998                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                3573748                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            92.154457                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                 623927                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect            160815                       # Number of incorrect RAS predictions.
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                        39997672                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles           6491278                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                      29288282                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                    6060444                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches           4197675                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                     33090536                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                 825308                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles          833                       # Number of stall cycles due to pending traps
system.cpu2.fetch.CacheLines                  6223605                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                98928                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples          39995302                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.799126                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.217725                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                26485069     66.22%     66.22% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 3051650      7.63%     73.85% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 2466128      6.17%     80.02% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 7992455     19.98%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            39995302                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.151520                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       0.732250                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                 3996135                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles             26241629                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                  7147210                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles              2199942                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                410386                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved              539462                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                 2295                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts              25751036                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                 3604                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                410386                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                 4840434                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                1598161                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles      23312785                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                  8478457                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles              1355079                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts              24630651                       # Number of instructions processed by rename
system.cpu2.rename.ROBFullEvents                   12                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.IQFullEvents                123983                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.SQFullEvents                   214                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.RenamedOperands           32039982                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups            115157489                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups        27012690                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps             24244934                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                 7795019                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts           1259854                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts       1265660                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                  3117917                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads             4423191                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            2679040                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads           372479                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          163021                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                  21892092                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded            1396346                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                 20704302                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued           105009                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined        4763948                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined     13937749                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved         70258                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples     39995302                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.517668                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.897794                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           27707327     69.28%     69.28% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            6580926     16.45%     85.73% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            2997771      7.50%     93.23% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2709278      6.77%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       39995302                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             14019236     67.71%     67.71% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult               18757      0.09%     67.80% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     67.80% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     67.80% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     67.80% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     67.80% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     67.80% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     67.80% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     67.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     67.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     67.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     67.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     67.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     67.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     67.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     67.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     67.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     67.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     67.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     67.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.80% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             4131955     19.96%     87.76% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            2534354     12.24%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              20704302                       # Type of FU issued
system.cpu2.iq.rate                          0.517638                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads          81508912                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes         28052594                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses     20124182                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses              20704302                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads          203622                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads       898067                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation          212                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores       282368                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads        67993                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked            7                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                410386                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                1376099                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles               519351                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts           23288464                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts           173978                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts              4423191                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts             2679040                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts           1253728                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                 44832                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                   27                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents           212                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect        298054                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect       122273                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts              420327                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts             20428719                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts              4047226                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           275580                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                           26                       # number of nop insts executed
system.cpu2.iew.exec_refs                     6536533                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                 3996617                       # Number of branches executed
system.cpu2.iew.exec_forward_branches         1289919                       # Number of forward branches executed
system.cpu2.iew.exec_backward_branches        2090446                       # Number of backward branches executed
system.cpu2.iew.exec_taken_forward_branches       549103                       # Number of forward branches executed that is taken
system.cpu2.iew.exec_nottaken_forward_branches       740816                       # Number of forward branches executed that is not taken
system.cpu2.iew.exec_taken_backward_branches      1684263                       # Number of backward branches executed that is taken
system.cpu2.iew.exec_nottaken_backward_branches       406183                       # Number of backward branches executed that is not taken
system.cpu2.iew.exec_stores                   2489307                       # Number of stores executed
system.cpu2.iew.exec_rate                    0.510748                       # Inst execution rate
system.cpu2.iew.wb_sent                      20244279                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                     20124182                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                 10215450                       # num instructions producing a value
system.cpu2.iew.wb_consumers                 16406909                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      0.503134                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.622631                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts        4765033                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls        1326088                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts           398247                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples     39161630                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.473026                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.100614                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     28038695     71.60%     71.60% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      8344352     21.31%     92.90% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1110296      2.84%     95.74% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       618794      1.58%     97.32% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       313567      0.80%     98.12% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       141162      0.36%     98.48% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       230438      0.59%     99.07% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       154161      0.39%     99.46% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       210165      0.54%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     39161630                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts            17058465                       # Number of instructions committed
system.cpu2.commit.committedOps              18524479                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                       5921792                       # Number of memory references committed
system.cpu2.commit.loads                      3525120                       # Number of loads committed
system.cpu2.commit.membars                     128029                       # Number of memory barriers committed
system.cpu2.commit.branches                   3713538                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                 15475744                       # Number of committed integer instructions.
system.cpu2.commit.function_calls              285282                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        12583933     67.93%     67.93% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult          18754      0.10%     68.03% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     68.03% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     68.03% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     68.03% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     68.03% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     68.03% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     68.03% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     68.03% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     68.03% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     68.03% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     68.03% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     68.03% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     68.03% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     68.03% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     68.03% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     68.03% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     68.03% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     68.03% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     68.03% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     68.03% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     68.03% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     68.03% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     68.03% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     68.03% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     68.03% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     68.03% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.03% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.03% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        3525120     19.03%     87.06% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       2396672     12.94%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         18524479                       # Class of committed instruction
system.cpu2.commit.bw_lim_events               210165                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                    62085380                       # The number of ROB reads
system.cpu2.rob.rob_writes                   47416654                       # The number of ROB writes
system.cpu2.timesIdled                            294                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           2370                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                       25624                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                   17058465                       # Number of Instructions Simulated
system.cpu2.committedOps                     18524479                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              2.344740                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        2.344740                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              0.426486                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.426486                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                21453552                       # number of integer regfile reads
system.cpu2.int_regfile_writes               11018273                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                 76308170                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                14955702                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                8581865                       # number of misc regfile reads
system.cpu2.misc_regfile_writes               2629204                       # number of misc regfile writes
system.cpu2.dcache.tags.replacements            59799                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          503.089120                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            4689527                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            60309                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            77.758328                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle       2335609500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   503.089120                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.982596                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.982596                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          113                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          364                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         10350448                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        10350448                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data      2242646                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        2242646                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data      1079986                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1079986                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data      1122207                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total      1122207                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data        37802                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        37802                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data      3322632                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         3322632                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data      3322632                       # number of overall hits
system.cpu2.dcache.overall_hits::total        3322632                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data       230515                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       230515                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data       127970                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       127970                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data       109762                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total       109762                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data        79185                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        79185                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data       358485                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        358485                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data       358485                       # number of overall misses
system.cpu2.dcache.overall_misses::total       358485                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data   6166677412                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   6166677412                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data   3762741822                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   3762741822                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data   2519003882                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total   2519003882                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data   1153575269                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total   1153575269                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::cpu2.data    175487519                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total    175487519                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data   9929419234                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   9929419234                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data   9929419234                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   9929419234                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data      2473161                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      2473161                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data      1207956                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1207956                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data      1231969                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total      1231969                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data       116987                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       116987                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data      3681117                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      3681117                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data      3681117                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      3681117                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.093207                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.093207                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.105939                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.105939                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.089095                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.089095                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.676870                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.676870                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.097385                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.097385                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.097385                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.097385                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 26751.740286                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 26751.740286                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 29403.311886                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 29403.311886                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 22949.690075                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 22949.690075                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data 14568.103416                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 14568.103416                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 27698.283705                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 27698.283705                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 27698.283705                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 27698.283705                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs           22                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs     7.333333                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1796                       # number of writebacks
system.cpu2.dcache.writebacks::total             1796                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data        53837                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        53837                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data        54159                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        54159                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::cpu2.data        12950                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total        12950                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data       107996                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       107996                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data       107996                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       107996                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data       176678                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       176678                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data        73811                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        73811                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data        96812                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total        96812                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data        79185                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total        79185                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data       250489                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       250489                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data       250489                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       250489                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data   3555419760                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3555419760                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data   2092347930                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   2092347930                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data   1635185387                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total   1635185387                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data    970249731                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total    970249731                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::cpu2.data    127763981                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total    127763981                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data   5647767690                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   5647767690                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data   5647767690                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   5647767690                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.071438                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.071438                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.061104                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.061104                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.078583                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.078583                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data     0.676870                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.676870                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.068047                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.068047                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.068047                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.068047                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 20123.726553                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 20123.726553                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 28347.372749                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 28347.372749                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data 16890.317182                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16890.317182                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data 12252.948551                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 12252.948551                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 22546.968889                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 22546.968889                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 22546.968889                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 22546.968889                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements             1395                       # number of replacements
system.cpu2.icache.tags.tagsinuse          369.835063                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            6221671                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             1769                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          3517.055399                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   369.835063                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.722334                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.722334                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          374                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          374                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.730469                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         12448979                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        12448979                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst      6221671                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        6221671                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst      6221671                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         6221671                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst      6221671                       # number of overall hits
system.cpu2.icache.overall_hits::total        6221671                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst         1934                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         1934                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst         1934                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          1934                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst         1934                       # number of overall misses
system.cpu2.icache.overall_misses::total         1934                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst     33985865                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     33985865                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst     33985865                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     33985865                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst     33985865                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     33985865                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst      6223605                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      6223605                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst      6223605                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      6223605                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst      6223605                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      6223605                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.000311                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000311                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.000311                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000311                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.000311                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000311                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 17572.836091                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 17572.836091                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 17572.836091                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 17572.836091                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 17572.836091                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 17572.836091                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst          165                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          165                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst          165                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          165                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst          165                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          165                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst         1769                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         1769                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst         1769                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         1769                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst         1769                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         1769                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst     26801119                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     26801119                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst     26801119                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     26801119                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst     26801119                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     26801119                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.000284                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000284                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.000284                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000284                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.000284                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000284                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 15150.434709                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 15150.434709                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 15150.434709                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 15150.434709                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 15150.434709                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 15150.434709                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.branchPred.lookups                6771985                       # Number of BP lookups
system.cpu3.branchPred.condPredicted          5066599                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect           430855                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups             4405544                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                4119750                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            93.512856                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                 674621                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect            171073                       # Number of incorrect RAS predictions.
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                        39997484                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles           7545815                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                      32696890                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                    6771985                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches           4794371                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                     32003579                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                 887038                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles          436                       # Number of stall cycles due to pending traps
system.cpu3.fetch.CacheLines                  7260087                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes               106619                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples          39993350                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.889453                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            1.258829                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                25237239     63.10%     63.10% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                 2845408      7.11%     70.22% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 3005293      7.51%     77.73% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 8905410     22.27%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            39993350                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.169310                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       0.817474                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                 5237340                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles             23656347                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                  8753173                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles              1905231                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                441259                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved              583818                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                 2281                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts              28939445                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                 3587                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                441259                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                 6051107                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                1752396                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles      20752754                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                  9820519                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles              1175315                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts              27737263                       # Number of instructions processed by rename
system.cpu3.rename.IQFullEvents                128410                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.SQFullEvents                   202                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.RenamedOperands           34762663                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups            129363757                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups        30578116                       # Number of integer rename lookups
system.cpu3.rename.CommittedMaps             26468326                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                 8294293                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts           1079782                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts       1086405                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                  2788123                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads             5571923                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            3172575                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads           961808                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          126652                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                  25069182                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded            1224651                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                 23594269                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued           107246                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined        5111889                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined     14654299                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved         74687                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples     39993350                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.589955                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.939606                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           26335049     65.85%     65.85% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            6603272     16.51%     82.36% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            4174090     10.44%     92.80% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2880939      7.20%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       39993350                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             15285001     64.78%     64.78% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult               20105      0.09%     64.87% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     64.87% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.87% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.87% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.87% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.87% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.87% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.87% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             5272531     22.35%     87.21% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            3016632     12.79%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              23594269                       # Type of FU issued
system.cpu3.iq.rate                          0.589894                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads          87289131                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes         31405947                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses     22961386                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses              23594269                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads          781427                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads       961825                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation          225                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores       321610                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads        75508                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                441259                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                1513089                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles               466158                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts           26293858                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts           192303                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts              5571923                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts             3172575                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts           1073320                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                 47842                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents           225                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect        324046                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect       129286                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts              453332                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts             23293960                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts              5183719                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           300306                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                           25                       # number of nop insts executed
system.cpu3.iew.exec_refs                     8146713                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                 4564324                       # Number of branches executed
system.cpu3.iew.exec_forward_branches         1375785                       # Number of forward branches executed
system.cpu3.iew.exec_backward_branches        2522692                       # Number of backward branches executed
system.cpu3.iew.exec_taken_forward_branches       588269                       # Number of forward branches executed that is taken
system.cpu3.iew.exec_nottaken_forward_branches       787516                       # Number of forward branches executed that is not taken
system.cpu3.iew.exec_taken_backward_branches      2086583                       # Number of backward branches executed that is taken
system.cpu3.iew.exec_nottaken_backward_branches       436109                       # Number of backward branches executed that is not taken
system.cpu3.iew.exec_stores                   2962994                       # Number of stores executed
system.cpu3.iew.exec_rate                    0.582386                       # Inst execution rate
system.cpu3.iew.wb_sent                      23089382                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                     22961386                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                 12019041                       # num instructions producing a value
system.cpu3.iew.wb_consumers                 18607534                       # num instructions consuming a value
system.cpu3.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu3.iew.wb_rate                      0.574071                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.645923                       # average fanout of values written-back
system.cpu3.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu3.commit.commitSquashedInsts        5112894                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls        1149964                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts           428595                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples     39100910                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.541725                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.161282                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     26876790     68.74%     68.74% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      8697661     22.24%     90.98% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1199886      3.07%     94.05% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      1218129      3.12%     97.17% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       332885      0.85%     98.02% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       144877      0.37%     98.39% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       251167      0.64%     99.03% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       168942      0.43%     99.46% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       210573      0.54%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     39100910                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts            19627865                       # Number of instructions committed
system.cpu3.commit.committedOps              21181925                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                       7461061                       # Number of memory references committed
system.cpu3.commit.loads                      4610096                       # Number of loads committed
system.cpu3.commit.membars                     136436                       # Number of memory barriers committed
system.cpu3.commit.branches                   4251457                       # Number of branches committed
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                 17641238                       # Number of committed integer instructions.
system.cpu3.commit.function_calls              305408                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        13700766     64.68%     64.68% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult          20098      0.09%     64.78% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     64.78% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     64.78% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     64.78% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     64.78% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     64.78% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     64.78% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     64.78% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     64.78% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     64.78% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     64.78% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     64.78% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     64.78% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     64.78% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     64.78% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     64.78% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     64.78% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     64.78% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     64.78% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     64.78% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     64.78% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     64.78% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     64.78% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     64.78% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     64.78% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     64.78% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.78% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.78% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        4610096     21.76%     86.54% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       2850965     13.46%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         21181925                       # Class of committed instruction
system.cpu3.commit.bw_lim_events               210573                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                    65022760                       # The number of ROB reads
system.cpu3.rob.rob_writes                   53486318                       # The number of ROB writes
system.cpu3.timesIdled                            327                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                           4134                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                       25812                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                   19627865                       # Number of Instructions Simulated
system.cpu3.committedOps                     21181925                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              2.037791                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        2.037791                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              0.490727                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.490727                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                24715213                       # number of integer regfile reads
system.cpu3.int_regfile_writes               12354229                       # number of integer regfile writes
system.cpu3.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                 87700087                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                16035664                       # number of cc regfile writes
system.cpu3.misc_regfile_reads               10201683                       # number of misc regfile reads
system.cpu3.misc_regfile_writes               2235783                       # number of misc regfile writes
system.cpu3.dcache.tags.replacements            65167                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          504.046794                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5877820                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            65678                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            89.494503                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle       2184261500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   504.046794                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.984466                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.984466                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          124                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          362                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         12724922                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        12724922                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data      2943850                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        2943850                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data      1709405                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1709405                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data       953312                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       953312                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data        39141                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        39141                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data      4653255                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4653255                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data      4653255                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4653255                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data       256928                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       256928                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data       137898                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       137898                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data        97722                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total        97722                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data        79785                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        79785                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data       394826                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        394826                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data       394826                       # number of overall misses
system.cpu3.dcache.overall_misses::total       394826                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data   6906204922                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   6906204922                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data   3905658787                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   3905658787                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data   2365181916                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total   2365181916                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data   1238553808                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total   1238553808                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::cpu3.data    135698533                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total    135698533                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data  10811863709                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  10811863709                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data  10811863709                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  10811863709                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data      3200778                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      3200778                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data      1847303                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1847303                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data      1051034                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total      1051034                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data       118926                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       118926                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data      5048081                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5048081                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data      5048081                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5048081                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.080270                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.080270                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.074648                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.074648                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.092977                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.092977                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.670879                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.670879                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.078213                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.078213                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.078213                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.078213                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 26879.923255                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 26879.923255                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 28322.809519                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 28322.809519                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data 24203.167311                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 24203.167311                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data 15523.642389                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 15523.642389                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 27383.869626                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 27383.869626                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 27383.869626                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 27383.869626                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs           61                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs     7.625000                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1906                       # number of writebacks
system.cpu3.dcache.writebacks::total             1906                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data        64346                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        64346                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data        58268                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        58268                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::cpu3.data        13456                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total        13456                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data       122614                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       122614                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data       122614                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       122614                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data       192582                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       192582                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data        79630                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        79630                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data        84266                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total        84266                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data        79785                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total        79785                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data       272212                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       272212                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data       272212                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       272212                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data   3852668366                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   3852668366                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data   2127931460                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   2127931460                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data   1493506800                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total   1493506800                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data   1039449692                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total   1039449692                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::cpu3.data    102429967                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total    102429967                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data   5980599826                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   5980599826                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data   5980599826                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   5980599826                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.060167                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.060167                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.043106                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.043106                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.080174                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.080174                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data     0.670879                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.670879                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.053924                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.053924                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.053924                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.053924                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 20005.339886                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 20005.339886                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 26722.735904                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 26722.735904                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data 17723.717751                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17723.717751                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data 13028.134261                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 13028.134261                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 21970.375391                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 21970.375391                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 21970.375391                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 21970.375391                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             1334                       # number of replacements
system.cpu3.icache.tags.tagsinuse          359.758294                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            7258212                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             1698                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          4274.565371                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   359.758294                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.702653                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.702653                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          364                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          364                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.710938                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         14521872                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        14521872                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst      7258212                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        7258212                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst      7258212                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         7258212                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst      7258212                       # number of overall hits
system.cpu3.icache.overall_hits::total        7258212                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst         1875                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         1875                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst         1875                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          1875                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst         1875                       # number of overall misses
system.cpu3.icache.overall_misses::total         1875                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst     36510377                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     36510377                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst     36510377                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     36510377                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst     36510377                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     36510377                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst      7260087                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      7260087                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst      7260087                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      7260087                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst      7260087                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      7260087                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.000258                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000258                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.000258                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000258                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.000258                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000258                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 19472.201067                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 19472.201067                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 19472.201067                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 19472.201067                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 19472.201067                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 19472.201067                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            5                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs            5                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst          177                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          177                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst          177                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          177                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst          177                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          177                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst         1698                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         1698                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst         1698                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         1698                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst         1698                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         1698                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst     29023104                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     29023104                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst     29023104                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     29023104                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst     29023104                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     29023104                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.000234                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000234                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.000234                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000234                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.000234                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000234                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 17092.522968                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 17092.522968                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 17092.522968                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 17092.522968                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 17092.522968                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 17092.522968                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.branchPred.lookups                6851226                       # Number of BP lookups
system.cpu4.branchPred.condPredicted          5215404                       # Number of conditional branches predicted
system.cpu4.branchPred.condIncorrect           407276                       # Number of conditional branches incorrect
system.cpu4.branchPred.BTBLookups             4571826                       # Number of BTB lookups
system.cpu4.branchPred.BTBHits                4298118                       # Number of BTB hits
system.cpu4.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu4.branchPred.BTBHitPct            94.013158                       # BTB Hit Percentage
system.cpu4.branchPred.usedRAS                 648633                       # Number of times the RAS was used to get a target.
system.cpu4.branchPred.RASInCorrect            161955                       # Number of incorrect RAS predictions.
system.cpu4.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.walker.walks                        0                       # Table walker walks requested
system.cpu4.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                        39997310                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.fetch.icacheStallCycles           7804200                       # Number of cycles fetch is stalled on an Icache miss
system.cpu4.fetch.Insts                      33360907                       # Number of instructions fetch has processed
system.cpu4.fetch.Branches                    6851226                       # Number of branches that fetch encountered
system.cpu4.fetch.predictedBranches           4946751                       # Number of branches that fetch has predicted taken
system.cpu4.fetch.Cycles                     31770451                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu4.fetch.SquashCycles                 838716                       # Number of cycles fetch has spent squashing
system.cpu4.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu4.fetch.PendingTrapStallCycles          616                       # Number of stall cycles due to pending traps
system.cpu4.fetch.CacheLines                  7533047                       # Number of cache lines fetched
system.cpu4.fetch.IcacheSquashes                99372                       # Number of outstanding Icache misses that were squashed
system.cpu4.fetch.rateDist::samples          39994626                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::mean             0.905585                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::stdev            1.264545                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::0                25024781     62.57%     62.57% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::1                 2739878      6.85%     69.42% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::2                 3211250      8.03%     77.45% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::3                 9018717     22.55%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::total            39994626                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.branchRate                 0.171292                       # Number of branch fetches per cycle
system.cpu4.fetch.rate                       0.834079                       # Number of inst fetches per cycle
system.cpu4.decode.IdleCycles                 5519062                       # Number of cycles decode is idle
system.cpu4.decode.BlockedCycles             23094639                       # Number of cycles decode is blocked
system.cpu4.decode.RunCycles                  9103954                       # Number of cycles decode is running
system.cpu4.decode.UnblockCycles              1859891                       # Number of cycles decode is unblocking
system.cpu4.decode.SquashCycles                417080                       # Number of cycles decode is squashing
system.cpu4.decode.BranchResolved              559148                       # Number of times decode resolved a branch
system.cpu4.decode.BranchMispred                 2300                       # Number of times decode detected a branch misprediction
system.cpu4.decode.DecodedInsts              29760533                       # Number of instructions handled by decode
system.cpu4.decode.SquashedInsts                 3607                       # Number of squashed instructions handled by decode
system.cpu4.rename.SquashCycles                417080                       # Number of cycles rename is squashing
system.cpu4.rename.IdleCycles                 6312204                       # Number of cycles rename is idle
system.cpu4.rename.BlockCycles                1669749                       # Number of cycles rename is blocking
system.cpu4.rename.serializeStallCycles      20299829                       # count of cycles rename stalled for serializing inst
system.cpu4.rename.RunCycles                 10137992                       # Number of cycles rename is running
system.cpu4.rename.UnblockCycles              1157772                       # Number of cycles rename is unblocking
system.cpu4.rename.RenamedInsts              28571196                       # Number of instructions processed by rename
system.cpu4.rename.ROBFullEvents                    9                       # Number of times rename has blocked due to ROB full
system.cpu4.rename.IQFullEvents                129965                       # Number of times rename has blocked due to IQ full
system.cpu4.rename.SQFullEvents                   246                       # Number of times rename has blocked due to SQ full
system.cpu4.rename.RenamedOperands           35577304                       # Number of destination operands rename has renamed
system.cpu4.rename.RenameLookups            133369312                       # Number of register rename lookups that rename has made
system.cpu4.rename.int_rename_lookups        31743059                       # Number of integer rename lookups
system.cpu4.rename.CommittedMaps             26669280                       # Number of HB maps that are committed
system.cpu4.rename.UndoneMaps                 8908023                       # Number of HB maps that are undone due to squashing
system.cpu4.rename.serializingInsts           1053801                       # count of serializing insts renamed
system.cpu4.rename.tempSerializingInsts       1060317                       # count of temporary serializing insts renamed
system.cpu4.rename.skidInsts                  2746289                       # count of insts added to the skid buffer
system.cpu4.memDep0.insertedLoads             5961422                       # Number of loads inserted to the mem dependence unit.
system.cpu4.memDep0.insertedStores            3327943                       # Number of stores inserted to the mem dependence unit.
system.cpu4.memDep0.conflictingLoads          1194667                       # Number of conflicting loads.
system.cpu4.memDep0.conflictingStores          753575                       # Number of conflicting stores.
system.cpu4.iq.iqInstsAdded                  26069158                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu4.iq.iqNonSpecInstsAdded            1187190                       # Number of non-speculative instructions added to the IQ
system.cpu4.iq.iqInstsIssued                 23821333                       # Number of instructions issued
system.cpu4.iq.iqSquashedInstsIssued           288775                       # Number of squashed instructions issued
system.cpu4.iq.iqSquashedInstsExamined        5677255                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu4.iq.iqSquashedOperandsExamined     17345784                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu4.iq.iqSquashedNonSpecRemoved         75540                       # Number of squashed non-spec instructions that were removed
system.cpu4.iq.issued_per_cycle::samples     39994626                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::mean        0.595613                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::stdev       0.844848                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::0           24172702     60.44%     60.44% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::1            9280040     23.20%     83.64% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::2            5084359     12.71%     96.36% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::3            1457525      3.64%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::total       39994626                       # Number of insts issued each cycle
system.cpu4.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntAlu                1593910     35.31%     35.31% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntMult                     1      0.00%     35.31% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntDiv                      0      0.00%     35.31% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatAdd                    0      0.00%     35.31% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCmp                    0      0.00%     35.31% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCvt                    0      0.00%     35.31% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMult                   0      0.00%     35.31% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatDiv                    0      0.00%     35.31% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatSqrt                   0      0.00%     35.31% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAdd                     0      0.00%     35.31% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAddAcc                  0      0.00%     35.31% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAlu                     0      0.00%     35.31% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCmp                     0      0.00%     35.31% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCvt                     0      0.00%     35.31% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMisc                    0      0.00%     35.31% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMult                    0      0.00%     35.31% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMultAcc                 0      0.00%     35.31% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShift                   0      0.00%     35.31% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShiftAcc                0      0.00%     35.31% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdSqrt                    0      0.00%     35.31% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAdd                0      0.00%     35.31% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAlu                0      0.00%     35.31% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCmp                0      0.00%     35.31% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCvt                0      0.00%     35.31% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatDiv                0      0.00%     35.31% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMisc               0      0.00%     35.31% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMult               0      0.00%     35.31% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMultAcc            0      0.00%     35.31% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatSqrt               0      0.00%     35.31% # attempts to use FU when none available
system.cpu4.iq.fu_full::MemRead               2240505     49.63%     84.94% # attempts to use FU when none available
system.cpu4.iq.fu_full::MemWrite               679929     15.06%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IntAlu             15105933     63.41%     63.41% # Type of FU issued
system.cpu4.iq.FU_type_0::IntMult               18921      0.08%     63.49% # Type of FU issued
system.cpu4.iq.FU_type_0::IntDiv                    0      0.00%     63.49% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatAdd                  0      0.00%     63.49% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCmp                  0      0.00%     63.49% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCvt                  0      0.00%     63.49% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMult                 0      0.00%     63.49% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatDiv                  0      0.00%     63.49% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatSqrt                 0      0.00%     63.49% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAdd                   0      0.00%     63.49% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAddAcc                0      0.00%     63.49% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAlu                   0      0.00%     63.49% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCmp                   0      0.00%     63.49% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCvt                   0      0.00%     63.49% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMisc                  0      0.00%     63.49% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMult                  0      0.00%     63.49% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMultAcc               0      0.00%     63.49% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShift                 0      0.00%     63.49% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.49% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdSqrt                  0      0.00%     63.49% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.49% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.49% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.49% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.49% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.49% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.49% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMult             0      0.00%     63.49% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.49% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.49% # Type of FU issued
system.cpu4.iq.FU_type_0::MemRead             5573215     23.40%     86.89% # Type of FU issued
system.cpu4.iq.FU_type_0::MemWrite            3123264     13.11%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::total              23821333                       # Type of FU issued
system.cpu4.iq.rate                          0.595573                       # Inst issue rate
system.cpu4.iq.fu_busy_cnt                    4514345                       # FU busy when requested
system.cpu4.iq.fu_busy_rate                  0.189508                       # FU busy rate (busy events/executed inst)
system.cpu4.iq.int_inst_queue_reads          92440412                       # Number of integer instruction queue reads
system.cpu4.iq.int_inst_queue_writes         32933743                       # Number of integer instruction queue writes
system.cpu4.iq.int_inst_queue_wakeup_accesses     23331062                       # Number of integer instruction queue wakeup accesses
system.cpu4.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu4.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu4.iq.int_alu_accesses              28335678                       # Number of integer alu accesses
system.cpu4.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu4.iew.lsq.thread0.forwLoads         1010894                       # Number of loads that had data forwarded from stores
system.cpu4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu4.iew.lsq.thread0.squashedLoads      1017835                       # Number of loads squashed
system.cpu4.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu4.iew.lsq.thread0.memOrderViolation          141                       # Number of memory ordering violations
system.cpu4.iew.lsq.thread0.squashedStores       329548                       # Number of stores squashed
system.cpu4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu4.iew.lsq.thread0.rescheduledLoads        40289                       # Number of loads that were rescheduled
system.cpu4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu4.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu4.iew.iewSquashCycles                417080                       # Number of cycles IEW is squashing
system.cpu4.iew.iewBlockCycles                1438607                       # Number of cycles IEW is blocking
system.cpu4.iew.iewUnblockCycles               444620                       # Number of cycles IEW is unblocking
system.cpu4.iew.iewDispatchedInsts           27256370                       # Number of instructions dispatched to IQ
system.cpu4.iew.iewDispSquashedInsts           141270                       # Number of squashed instructions skipped by dispatch
system.cpu4.iew.iewDispLoadInsts              5961422                       # Number of dispatched load instructions
system.cpu4.iew.iewDispStoreInsts             3327943                       # Number of dispatched store instructions
system.cpu4.iew.iewDispNonSpecInsts           1044174                       # Number of dispatched non-speculative instructions
system.cpu4.iew.iewIQFullEvents                 37225                       # Number of times the IQ has become full, causing a stall
system.cpu4.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu4.iew.memOrderViolationEvents           141                       # Number of memory order violations
system.cpu4.iew.predictedTakenIncorrect        310632                       # Number of branches that were predicted taken incorrectly
system.cpu4.iew.predictedNotTakenIncorrect       121811                       # Number of branches that were predicted not taken incorrectly
system.cpu4.iew.branchMispredicts              432443                       # Number of branch mispredicts detected at execute
system.cpu4.iew.iewExecutedInsts             23591993                       # Number of executed instructions
system.cpu4.iew.iewExecLoadInsts              5488692                       # Number of load instructions executed
system.cpu4.iew.iewExecSquashedInsts           229340                       # Number of squashed instructions skipped in execute
system.cpu4.iew.exec_swp                            0                       # number of swp insts executed
system.cpu4.iew.exec_nop                           22                       # number of nop insts executed
system.cpu4.iew.exec_refs                     8591197                       # number of memory reference insts executed
system.cpu4.iew.exec_branches                 4617161                       # Number of branches executed
system.cpu4.iew.exec_forward_branches         1303280                       # Number of forward branches executed
system.cpu4.iew.exec_backward_branches        2688523                       # Number of backward branches executed
system.cpu4.iew.exec_taken_forward_branches       561351                       # Number of forward branches executed that is taken
system.cpu4.iew.exec_nottaken_forward_branches       741929                       # Number of forward branches executed that is not taken
system.cpu4.iew.exec_taken_backward_branches      2275331                       # Number of backward branches executed that is taken
system.cpu4.iew.exec_nottaken_backward_branches       413192                       # Number of backward branches executed that is not taken
system.cpu4.iew.exec_stores                   3102505                       # Number of stores executed
system.cpu4.iew.exec_rate                    0.589839                       # Inst execution rate
system.cpu4.iew.wb_sent                      23429648                       # cumulative count of insts sent to commit
system.cpu4.iew.wb_count                     23331062                       # cumulative count of insts written-back
system.cpu4.iew.wb_producers                 12475058                       # num instructions producing a value
system.cpu4.iew.wb_consumers                 19230586                       # num instructions consuming a value
system.cpu4.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu4.iew.wb_rate                      0.583316                       # insts written-back per cycle
system.cpu4.iew.wb_fanout                    0.648709                       # average fanout of values written-back
system.cpu4.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu4.commit.commitSquashedInsts        5677920                       # The number of squashed insts skipped by commit
system.cpu4.commit.commitNonSpecStalls        1111650                       # The number of times commit has been forced to stall to communicate backwards
system.cpu4.commit.branchMispredicts           404998                       # The number of times a branch was mispredicted
system.cpu4.commit.committed_per_cycle::samples     39065820                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::mean     0.552378                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::stdev     1.062654                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::0     25628585     65.60%     65.60% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::1      9693238     24.81%     90.42% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::2      1816727      4.65%     95.07% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::3       673864      1.72%     96.79% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::4       661926      1.69%     98.49% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::5       245963      0.63%     99.12% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::6       159530      0.41%     99.52% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::7        91786      0.23%     99.76% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::8        94201      0.24%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::total     39065820                       # Number of insts commited each cycle
system.cpu4.commit.committedInsts            20103181                       # Number of instructions committed
system.cpu4.commit.committedOps              21579093                       # Number of ops (including micro ops) committed
system.cpu4.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu4.commit.refs                       7941982                       # Number of memory references committed
system.cpu4.commit.loads                      4943587                       # Number of loads committed
system.cpu4.commit.membars                     129047                       # Number of memory barriers committed
system.cpu4.commit.branches                   4324381                       # Number of branches committed
system.cpu4.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu4.commit.int_insts                 17924371                       # Number of committed integer instructions.
system.cpu4.commit.function_calls              287387                       # Number of function calls committed.
system.cpu4.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IntAlu        13618195     63.11%     63.11% # Class of committed instruction
system.cpu4.commit.op_class_0::IntMult          18916      0.09%     63.20% # Class of committed instruction
system.cpu4.commit.op_class_0::IntDiv               0      0.00%     63.20% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatAdd             0      0.00%     63.20% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCmp             0      0.00%     63.20% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCvt             0      0.00%     63.20% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMult            0      0.00%     63.20% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatDiv             0      0.00%     63.20% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatSqrt            0      0.00%     63.20% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAdd              0      0.00%     63.20% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAddAcc            0      0.00%     63.20% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAlu              0      0.00%     63.20% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCmp              0      0.00%     63.20% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCvt              0      0.00%     63.20% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMisc             0      0.00%     63.20% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMult             0      0.00%     63.20% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMultAcc            0      0.00%     63.20% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShift            0      0.00%     63.20% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShiftAcc            0      0.00%     63.20% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdSqrt             0      0.00%     63.20% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAdd            0      0.00%     63.20% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAlu            0      0.00%     63.20% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCmp            0      0.00%     63.20% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCvt            0      0.00%     63.20% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatDiv            0      0.00%     63.20% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMisc            0      0.00%     63.20% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMult            0      0.00%     63.20% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.20% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.20% # Class of committed instruction
system.cpu4.commit.op_class_0::MemRead        4943587     22.91%     86.11% # Class of committed instruction
system.cpu4.commit.op_class_0::MemWrite       2998395     13.89%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::total         21579093                       # Class of committed instruction
system.cpu4.commit.bw_lim_events                94201                       # number cycles where commit BW limit reached
system.cpu4.rob.rob_reads                    66073347                       # The number of ROB reads
system.cpu4.rob.rob_writes                   55444967                       # The number of ROB writes
system.cpu4.timesIdled                            285                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu4.idleCycles                           2684                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu4.quiesceCycles                       25986                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu4.committedInsts                   20103181                       # Number of Instructions Simulated
system.cpu4.committedOps                     21579093                       # Number of Ops (including micro ops) Simulated
system.cpu4.cpi                              1.989601                       # CPI: Cycles Per Instruction
system.cpu4.cpi_total                        1.989601                       # CPI: Total CPI of All Threads
system.cpu4.ipc                              0.502613                       # IPC: Instructions Per Cycle
system.cpu4.ipc_total                        0.502613                       # IPC: Total IPC of All Threads
system.cpu4.int_regfile_reads                25243631                       # number of integer regfile reads
system.cpu4.int_regfile_writes               12368079                       # number of integer regfile writes
system.cpu4.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu4.cc_regfile_reads                 89552752                       # number of cc regfile reads
system.cpu4.cc_regfile_writes                16122961                       # number of cc regfile writes
system.cpu4.misc_regfile_reads               10629409                       # number of misc regfile reads
system.cpu4.misc_regfile_writes               2163690                       # number of misc regfile writes
system.cpu4.dcache.tags.replacements            62052                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          503.080702                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs            6156578                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs            62562                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            98.407628                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle       2161560500                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data   503.080702                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.982579                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.982579                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1          134                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2          346                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses         13281076                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses        13281076                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::cpu4.data      3075491                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        3075491                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::cpu4.data      1895872                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       1895872                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::cpu4.data       922291                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total       922291                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::cpu4.data        37482                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        37482                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::cpu4.data      4971363                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         4971363                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::cpu4.data      4971363                       # number of overall hits
system.cpu4.dcache.overall_hits::total        4971363                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::cpu4.data       273406                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       273406                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::cpu4.data       129270                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total       129270                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::cpu4.data        94243                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total        94243                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::cpu4.data        75138                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total        75138                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::cpu4.data       402676                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        402676                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::cpu4.data       402676                       # number of overall misses
system.cpu4.dcache.overall_misses::total       402676                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::cpu4.data   7414531685                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   7414531685                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::cpu4.data   3614027598                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total   3614027598                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::cpu4.data   2252078627                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total   2252078627                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::cpu4.data   1140408333                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total   1140408333                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::cpu4.data    131383032                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::total    131383032                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.demand_miss_latency::cpu4.data  11028559283                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  11028559283                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::cpu4.data  11028559283                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  11028559283                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::cpu4.data      3348897                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      3348897                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::cpu4.data      2025142                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      2025142                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::cpu4.data      1016534                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total      1016534                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::cpu4.data       112620                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total       112620                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::cpu4.data      5374039                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      5374039                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::cpu4.data      5374039                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      5374039                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::cpu4.data     0.081641                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.081641                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::cpu4.data     0.063833                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.063833                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::cpu4.data     0.092710                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.092710                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::cpu4.data     0.667182                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.667182                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::cpu4.data     0.074930                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.074930                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::cpu4.data     0.074930                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.074930                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::cpu4.data 27119.125714                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 27119.125714                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::cpu4.data 27957.202738                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 27957.202738                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::cpu4.data 23896.508250                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total 23896.508250                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::cpu4.data 15177.517807                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total 15177.517807                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::cpu4.data          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::cpu4.data 27388.171341                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 27388.171341                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::cpu4.data 27388.171341                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 27388.171341                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            8                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs            8                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         2008                       # number of writebacks
system.cpu4.dcache.writebacks::total             2008                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::cpu4.data        92179                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        92179                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::cpu4.data        54444                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total        54444                       # number of WriteReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::cpu4.data        12336                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::total        12336                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::cpu4.data       146623                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total       146623                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::cpu4.data       146623                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total       146623                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::cpu4.data       181227                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total       181227                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::cpu4.data        74826                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total        74826                       # number of WriteReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::cpu4.data        81907                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total        81907                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::cpu4.data        75138                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total        75138                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::cpu4.data       256053                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total       256053                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::cpu4.data       256053                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total       256053                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::cpu4.data   3594458838                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   3594458838                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::cpu4.data   1997087673                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total   1997087673                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::cpu4.data   1447745209                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total   1447745209                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::cpu4.data    953335167                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total    953335167                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::cpu4.data     99385968                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total     99385968                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::cpu4.data   5591546511                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   5591546511                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::cpu4.data   5591546511                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   5591546511                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::cpu4.data     0.054115                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.054115                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::cpu4.data     0.036949                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.036949                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::cpu4.data     0.080575                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.080575                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::cpu4.data     0.667182                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total     0.667182                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::cpu4.data     0.047646                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.047646                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::cpu4.data     0.047646                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.047646                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::cpu4.data 19834.013905                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 19834.013905                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::cpu4.data 26689.755874                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 26689.755874                       # average WriteReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu4.data 17675.475954                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17675.475954                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::cpu4.data 12687.790026                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total 12687.790026                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu4.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::cpu4.data 21837.457522                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 21837.457522                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::cpu4.data 21837.457522                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 21837.457522                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements             1271                       # number of replacements
system.cpu4.icache.tags.tagsinuse          370.296522                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs            7531232                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs             1646                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs          4575.475091                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst   370.296522                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.723235                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.723235                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          375                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          375                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024     0.732422                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses         15067740                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses        15067740                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::cpu4.inst      7531232                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        7531232                       # number of ReadReq hits
system.cpu4.icache.demand_hits::cpu4.inst      7531232                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         7531232                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::cpu4.inst      7531232                       # number of overall hits
system.cpu4.icache.overall_hits::total        7531232                       # number of overall hits
system.cpu4.icache.ReadReq_misses::cpu4.inst         1815                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total         1815                       # number of ReadReq misses
system.cpu4.icache.demand_misses::cpu4.inst         1815                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total          1815                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::cpu4.inst         1815                       # number of overall misses
system.cpu4.icache.overall_misses::total         1815                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::cpu4.inst     33657363                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     33657363                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::cpu4.inst     33657363                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     33657363                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::cpu4.inst     33657363                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     33657363                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::cpu4.inst      7533047                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      7533047                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::cpu4.inst      7533047                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      7533047                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::cpu4.inst      7533047                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      7533047                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::cpu4.inst     0.000241                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000241                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::cpu4.inst     0.000241                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000241                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::cpu4.inst     0.000241                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000241                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::cpu4.inst 18544.001653                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 18544.001653                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::cpu4.inst 18544.001653                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 18544.001653                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::cpu4.inst 18544.001653                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 18544.001653                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::cpu4.inst          169                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total          169                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::cpu4.inst          169                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total          169                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::cpu4.inst          169                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total          169                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::cpu4.inst         1646                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total         1646                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::cpu4.inst         1646                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total         1646                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::cpu4.inst         1646                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total         1646                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::cpu4.inst     26308612                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     26308612                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::cpu4.inst     26308612                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     26308612                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::cpu4.inst     26308612                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     26308612                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::cpu4.inst     0.000219                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000219                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::cpu4.inst     0.000219                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000219                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::cpu4.inst     0.000219                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000219                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::cpu4.inst 15983.360875                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 15983.360875                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::cpu4.inst 15983.360875                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 15983.360875                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::cpu4.inst 15983.360875                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 15983.360875                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.l2.tags.replacements                    137925                       # number of replacements
system.l2.tags.tagsinuse                  2837.307465                       # Cycle average of tags in use
system.l2.tags.total_refs                      113212                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    140833                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.803874                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      268.849706                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       316.903890                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data        79.033263                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst        80.197973                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data       454.842733                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst        48.655058                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data       448.155661                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst       121.350838                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data       459.816229                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.inst        82.523885                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.data       476.978228                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.004102                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.004836                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.001206                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.001224                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.006940                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000742                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.006838                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.001852                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.007016                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.inst        0.001259                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.data        0.007278                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.043294                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2908                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          267                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1020                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           43                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1544                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.044373                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    588375                       # Number of tag accesses
system.l2.tags.data_accesses                   588375                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.inst                  19                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data                  22                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst                1578                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data               25885                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.inst                1652                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.data               24574                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.inst                1509                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.data               26850                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.inst                1502                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.data               26267                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  109858                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             7500                       # number of Writeback hits
system.l2.Writeback_hits::total                  7500                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu1.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu3.data                2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu4.data                2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    5                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu1.data              1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu2.data              1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu3.data              1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  3                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu1.data                 3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu2.data                 4                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu3.data                 9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu4.data                 5                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    21                       # number of ReadExReq hits
system.l2.demand_hits::cpu0.inst                   19                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                   22                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                 1578                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data                25888                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst                 1652                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data                24578                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.inst                 1509                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.data                26859                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.inst                 1502                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.data                26272                       # number of demand (read+write) hits
system.l2.demand_hits::total                   109879                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst                  19                       # number of overall hits
system.l2.overall_hits::cpu0.data                  22                       # number of overall hits
system.l2.overall_hits::cpu1.inst                1578                       # number of overall hits
system.l2.overall_hits::cpu1.data               25888                       # number of overall hits
system.l2.overall_hits::cpu2.inst                1652                       # number of overall hits
system.l2.overall_hits::cpu2.data               24578                       # number of overall hits
system.l2.overall_hits::cpu3.inst                1509                       # number of overall hits
system.l2.overall_hits::cpu3.data               26859                       # number of overall hits
system.l2.overall_hits::cpu4.inst                1502                       # number of overall hits
system.l2.overall_hits::cpu4.data               26272                       # number of overall hits
system.l2.overall_hits::total                  109879                       # number of overall hits
system.l2.ReadReq_misses::cpu0.inst               319                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data                90                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst               150                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data             33224                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.inst               117                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.data             33056                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.inst               189                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.data             36035                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.inst               144                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.data             33749                       # number of ReadReq misses
system.l2.ReadReq_misses::total                137073                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu0.data              1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu1.data          33779                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu2.data          33541                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu3.data          33668                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu4.data          31206                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             132195                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu1.data        13584                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu2.data        13555                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu3.data        14445                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu4.data        13117                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            54701                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data             184                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data             710                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data             723                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu3.data             721                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu4.data             722                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3060                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.inst                319                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data                274                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                150                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data              33934                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst                117                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data              33779                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.inst                189                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.data              36756                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.inst                144                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.data              34471                       # number of demand (read+write) misses
system.l2.demand_misses::total                 140133                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst               319                       # number of overall misses
system.l2.overall_misses::cpu0.data               274                       # number of overall misses
system.l2.overall_misses::cpu1.inst               150                       # number of overall misses
system.l2.overall_misses::cpu1.data             33934                       # number of overall misses
system.l2.overall_misses::cpu2.inst               117                       # number of overall misses
system.l2.overall_misses::cpu2.data             33779                       # number of overall misses
system.l2.overall_misses::cpu3.inst               189                       # number of overall misses
system.l2.overall_misses::cpu3.data             36756                       # number of overall misses
system.l2.overall_misses::cpu4.inst               144                       # number of overall misses
system.l2.overall_misses::cpu4.data             34471                       # number of overall misses
system.l2.overall_misses::total                140133                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu0.inst     17046500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu0.data      4858000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.inst      7583000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.data   1761271000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.inst      5865000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.data   1752263500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu3.inst      9742000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu3.data   1910294000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu4.inst      7203000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu4.data   1788961000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      7265087000                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu3.data       954000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu4.data       954000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1908000                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu1.data        53000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        53000                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu0.data      9801500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data     37684500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu2.data     38396000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu3.data     38283500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu4.data     38334000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     162499500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu0.inst     17046500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data     14659500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst      7583000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data   1798955500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.inst      5865000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.data   1790659500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.inst      9742000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.data   1948577500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu4.inst      7203000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu4.data   1827295000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7427586500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst     17046500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data     14659500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst      7583000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data   1798955500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.inst      5865000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.data   1790659500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.inst      9742000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.data   1948577500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu4.inst      7203000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu4.data   1827295000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7427586500                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu0.inst             338                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data             112                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst            1728                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data           59109                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.inst            1769                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.data           57630                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.inst            1698                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.data           62885                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.inst            1646                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.data           60016                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              246931                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         7500                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              7500                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu1.data        33780                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu2.data        33541                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu3.data        33670                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu4.data        31208                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           132200                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu1.data        13585                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu2.data        13556                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu3.data        14446                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu4.data        13117                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          54704                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data           184                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data           713                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data           727                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu3.data           730                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu4.data           727                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3081                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst              338                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data              296                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst             1728                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data            59822                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst             1769                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data            58357                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.inst             1698                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.data            63615                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.inst             1646                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.data            60743                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               250012                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst             338                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data             296                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst            1728                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data           59822                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst            1769                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data           58357                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.inst            1698                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.data           63615                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.inst            1646                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.data           60743                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              250012                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.943787                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.803571                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.086806                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.562080                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.inst       0.066139                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.data       0.573590                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.inst       0.111307                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.data       0.573030                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.inst       0.087485                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.data       0.562333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.555106                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu0.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu1.data     0.999970                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu2.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu3.data     0.999941                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu4.data     0.999936                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.999962                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu1.data     0.999926                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu2.data     0.999926                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu3.data     0.999931                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu4.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.999945                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data     0.995792                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data     0.994498                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu3.data     0.987671                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu4.data     0.993122                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.993184                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.943787                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.925676                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.086806                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.567250                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.066139                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.578834                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.inst        0.111307                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.data        0.577788                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.inst        0.087485                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.data        0.567489                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.560505                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.943787                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.925676                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.086806                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.567250                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.066139                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.578834                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst       0.111307                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.data       0.577788                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.inst       0.087485                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.data       0.567489                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.560505                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu0.inst 53437.304075                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu0.data 53977.777778                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.inst 50553.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.data 53012.009391                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.inst 50128.205128                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.data 53008.939376                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu3.inst 51544.973545                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu3.data 53012.182600                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu4.inst 50020.833333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu4.data 53007.822454                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53001.590393                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu3.data    28.335511                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu4.data    30.571044                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total    14.433224                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu1.data     3.901649                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total     0.968904                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu0.data 53269.021739                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data 53076.760563                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu2.data 53106.500692                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu3.data 53097.780860                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu4.data 53094.182825                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 53104.411765                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 53437.304075                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 53501.824818                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst 50553.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data 53013.364178                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.inst 50128.205128                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.data 53011.027562                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.inst 51544.973545                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.data 53013.861682                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu4.inst 50020.833333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu4.data 53009.631284                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53003.835642                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 53437.304075                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 53501.824818                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst 50553.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data 53013.364178                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.inst 50128.205128                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.data 53011.027562                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.inst 51544.973545                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.data 53013.861682                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu4.inst 50020.833333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu4.data 53009.631284                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53003.835642                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 2761                       # number of writebacks
system.l2.writebacks::total                      2761                       # number of writebacks
system.l2.ReadReq_mshr_hits::cpu0.inst              2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu0.data              6                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.inst             69                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.data              5                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.inst             67                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.data              6                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu3.inst             66                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu3.data              5                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu4.inst             61                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu4.data              9                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                296                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.inst              69                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.inst              67                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.inst              66                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu4.inst              61                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu4.data               9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 296                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.inst             69                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.inst             67                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.inst             66                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu4.inst             61                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu4.data              9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                296                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu0.inst          317                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu0.data           84                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.inst           81                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.data        33219                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.inst           50                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.data        33050                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu3.inst          123                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu3.data        36030                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu4.inst           83                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu4.data        33740                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           136777                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu0.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu1.data        33779                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu2.data        33541                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu3.data        33668                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu4.data        31206                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        132195                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu1.data        13584                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu2.data        13555                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu3.data        14445                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu4.data        13117                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total        54701                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu0.data          184                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data          710                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu2.data          723                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu3.data          721                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu4.data          722                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3060                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst           317                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data           268                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst            81                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data         33929                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.inst            50                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.data         33773                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.inst           123                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.data         36751                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu4.inst            83                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu4.data         34462                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            139837                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst          317                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data          268                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst           81                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data        33929                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.inst           50                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.data        33773                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.inst          123                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.data        36751                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu4.inst           83                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu4.data        34462                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           139837                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu0.inst     13009000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu0.data      3544500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.inst      3294500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.data   1346279500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.inst      2029000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.data   1339356000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu3.inst      5033500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu3.data   1460317000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu4.inst      3375500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu4.data   1367502500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   5543741000                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu0.data        44000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu1.data   1369222578                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu2.data   1359765427                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu3.data   1364851871                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu4.data   1265237981                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   5359121857                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu1.data    550383682                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu2.data    549244666                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu3.data    585261677                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu4.data    531482703                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total   2216372728                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu0.data      7509500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data     28828000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu2.data     29376500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu3.data     29288500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu4.data     29330500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    124333000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst     13009000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data     11054000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst      3294500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data   1375107500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.inst      2029000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.data   1368732500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.inst      5033500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.data   1489605500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu4.inst      3375500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu4.data   1396833000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5668074000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst     13009000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data     11054000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst      3294500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data   1375107500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.inst      2029000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.data   1368732500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.inst      5033500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.data   1489605500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu4.inst      3375500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu4.data   1396833000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   5668074000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu0.inst     0.937870                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu0.data     0.750000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.inst     0.046875                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.data     0.561996                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.inst     0.028265                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.data     0.573486                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu3.inst     0.072438                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu3.data     0.572951                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu4.inst     0.050425                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu4.data     0.562183                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.553908                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu0.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu1.data     0.999970                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu3.data     0.999941                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu4.data     0.999936                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.999962                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu1.data     0.999926                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu2.data     0.999926                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu3.data     0.999931                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu4.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.999945                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu0.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data     0.995792                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu2.data     0.994498                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu3.data     0.987671                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu4.data     0.993122                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.993184                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.937870                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.905405                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.046875                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.567166                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.inst     0.028265                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.data     0.578731                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.inst     0.072438                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.data     0.577710                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu4.inst     0.050425                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu4.data     0.567341                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.559321                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.937870                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.905405                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.046875                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.567166                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.inst     0.028265                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.data     0.578731                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.inst     0.072438                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.data     0.577710                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu4.inst     0.050425                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu4.data     0.567341                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.559321                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.inst 41037.854890                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.data 42196.428571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.inst 40672.839506                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.data 40527.393961                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.inst        40580                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.data 40525.143722                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu3.inst 40922.764228                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu3.data 40530.585623                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu4.inst 40668.674699                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu4.data 40530.601660                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40531.236977                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu0.data        44000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu1.data 40534.728026                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu2.data 40540.396142                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu3.data 40538.549097                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu4.data 40544.702333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 40539.520080                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 40517.055506                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu2.data 40519.709775                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu3.data 40516.557771                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu4.data 40518.617291                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 40517.956308                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 40812.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data 40602.816901                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu2.data 40631.396957                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu3.data 40622.052705                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu4.data 40623.961219                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40631.699346                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 41037.854890                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 41246.268657                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst 40672.839506                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data 40528.972266                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.inst        40580                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.data 40527.418352                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.inst 40922.764228                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.data 40532.380071                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu4.inst 40668.674699                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu4.data 40532.557600                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40533.435357                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 41037.854890                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 41246.268657                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst 40672.839506                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data 40528.972266                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.inst        40580                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.data 40527.418352                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.inst 40922.764228                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.data 40532.380071                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu4.inst 40668.674699                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu4.data 40532.557600                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40533.435357                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq              136777                       # Transaction distribution
system.membus.trans_dist::ReadResp             136777                       # Transaction distribution
system.membus.trans_dist::Writeback              2761                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           302891                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq         259963                       # Transaction distribution
system.membus.trans_dist::UpgradeResp          186896                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3063                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3060                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.physmem.port      1032188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1032188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.physmem.port      9126272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 9126272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           375961                       # Total snoops (count)
system.membus.snoop_fanout::samples            707065                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  707065    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              707065                       # Request fanout histogram
system.membus.reqLayer0.occupancy           503309087                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1044318949                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.6                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq            1095655                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           1095564                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           91                       # Transaction distribution
system.tol2bus.trans_dist::Writeback             7500                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          302896                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq        259966                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         562862                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq        53710                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp        53710                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             3743                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            3743                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          676                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side          608                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         3456                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       538522                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         3538                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       534633                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         3396                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       550852                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side         3292                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side       521413                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2160386                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        21632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        19840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       110592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side      3942272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       113216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      3849792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       108672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      4193344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side       105344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side      4016064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               16480768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1279054                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          1723470                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   9                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                1723470    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              9                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              9                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1723470                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          873279888                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            507998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            447494                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           2626410                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         513634373                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy           2686381                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy         511119211                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy          2579896                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy        513939715                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            1.3                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy          2500388                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy        488363145                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            1.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
