/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [15:0] _01_;
  wire [4:0] _02_;
  wire [4:0] celloutsig_0_0z;
  wire [6:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [12:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [7:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [10:0] celloutsig_0_26z;
  wire [4:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_3z;
  wire [5:0] celloutsig_0_40z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire [7:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [7:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire [10:0] celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire [11:0] celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = in_data[148] ? in_data[105] : in_data[165];
  assign celloutsig_1_11z = in_data[115] ? celloutsig_1_2z : celloutsig_1_8z;
  assign celloutsig_0_6z = celloutsig_0_0z[0] ? celloutsig_0_0z[4] : celloutsig_0_2z;
  assign celloutsig_0_3z = !(celloutsig_0_0z[0] ? celloutsig_0_0z[4] : celloutsig_0_0z[4]);
  assign celloutsig_0_7z = !(in_data[13] ? in_data[25] : celloutsig_0_1z);
  assign celloutsig_0_22z = !(celloutsig_0_11z ? celloutsig_0_5z : celloutsig_0_20z);
  assign celloutsig_1_10z = ~celloutsig_1_3z[2];
  assign celloutsig_0_45z = ~((celloutsig_0_40z[1] | celloutsig_0_27z[0]) & (celloutsig_0_26z[8] | celloutsig_0_34z));
  assign celloutsig_0_46z = ~(_00_ ^ celloutsig_0_23z);
  assign celloutsig_0_4z = { celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z } + { in_data[74:70], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z };
  reg [4:0] _13_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _13_ <= 5'h00;
    else _13_ <= { celloutsig_0_10z[3:0], celloutsig_0_7z };
  assign { _00_, _02_[3:0] } = _13_;
  reg [7:0] _14_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[0])
    if (!clkin_data[0]) _14_ <= 8'h00;
    else _14_ <= { celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_22z, celloutsig_0_23z, celloutsig_0_1z, celloutsig_0_19z, celloutsig_0_19z, celloutsig_0_22z };
  assign _01_[15:8] = _14_;
  assign celloutsig_1_14z = in_data[173:163] / { 1'h1, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_10z };
  assign celloutsig_1_2z = in_data[133:122] >= { in_data[166:160], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_8z = { celloutsig_1_7z, celloutsig_1_1z } >= { celloutsig_1_1z[3:1], celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_1z = in_data[26:13] >= { in_data[88:85], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_13z = { celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_0z } >= { in_data[45:40], celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_11z };
  assign celloutsig_0_19z = in_data[55:51] >= celloutsig_0_17z[6:2];
  assign celloutsig_0_12z = { celloutsig_0_0z[2], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_2z } <= { celloutsig_0_8z[7:5], celloutsig_0_10z, celloutsig_0_9z };
  assign celloutsig_0_14z = { celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_2z } <= { celloutsig_0_8z[3:2], celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_1z };
  assign celloutsig_0_2z = { in_data[80:73], celloutsig_0_1z } <= in_data[92:84];
  assign celloutsig_0_23z = { in_data[93:92], celloutsig_0_3z, celloutsig_0_1z } <= { celloutsig_0_8z[5:3], celloutsig_0_18z };
  assign celloutsig_0_9z = { in_data[79:75], celloutsig_0_7z, celloutsig_0_1z } && in_data[78:72];
  assign celloutsig_0_28z = celloutsig_0_21z[3:1] && _01_[11:9];
  assign celloutsig_1_18z = ! { celloutsig_1_3z[3], celloutsig_1_16z, celloutsig_1_4z, celloutsig_1_7z };
  assign celloutsig_1_19z = ! { celloutsig_1_5z[4:2], celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_13z, celloutsig_1_0z };
  assign celloutsig_0_34z = celloutsig_0_0z[0] & ~(celloutsig_0_33z);
  assign celloutsig_0_18z = celloutsig_0_17z[2] & ~(in_data[51]);
  assign celloutsig_1_3z = in_data[116:111] % { 1'h1, in_data[164:160] };
  assign celloutsig_0_21z = { celloutsig_0_8z[7:2], celloutsig_0_9z, celloutsig_0_12z } % { 1'h1, celloutsig_0_8z[3:0], celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_14z };
  assign celloutsig_0_8z = celloutsig_0_4z[0] ? { celloutsig_0_4z[7:2], celloutsig_0_5z, celloutsig_0_3z } : { celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_0z };
  assign celloutsig_0_27z = celloutsig_0_15z ? celloutsig_0_21z[7:3] : { _00_, _02_[3], celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_11z };
  assign celloutsig_0_17z = ~ { in_data[27:21], celloutsig_0_12z, _00_, _02_[3:0] };
  assign celloutsig_0_33z = | { celloutsig_0_28z, celloutsig_0_10z, celloutsig_0_8z[2:1], celloutsig_0_3z };
  assign celloutsig_1_7z = ^ celloutsig_1_5z[10:8];
  assign celloutsig_0_24z = ^ { celloutsig_0_21z[3:1], celloutsig_0_1z };
  assign celloutsig_0_0z = in_data[75:71] >> in_data[21:17];
  assign celloutsig_1_5z = { celloutsig_1_3z, celloutsig_1_3z } >> { in_data[187:177], celloutsig_1_0z };
  assign celloutsig_0_10z = celloutsig_0_4z[7:1] <<< { in_data[33:28], celloutsig_0_2z };
  assign celloutsig_0_40z = { in_data[54], celloutsig_0_0z } >>> in_data[59:54];
  assign celloutsig_0_26z = { in_data[54], celloutsig_0_14z, celloutsig_0_4z, celloutsig_0_20z } >>> { _02_[2], celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_24z };
  assign celloutsig_1_1z = { in_data[149:148], celloutsig_1_0z, celloutsig_1_0z } - in_data[117:114];
  assign celloutsig_1_4z = { celloutsig_1_1z[2:1], celloutsig_1_2z } - { celloutsig_1_3z[1], celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_5z = ~((celloutsig_0_1z & celloutsig_0_2z) | celloutsig_0_0z[1]);
  assign celloutsig_1_13z = ~((celloutsig_1_0z & celloutsig_1_3z[2]) | celloutsig_1_11z);
  assign celloutsig_1_16z = ~((celloutsig_1_14z[7] & in_data[114]) | celloutsig_1_2z);
  assign celloutsig_0_11z = ~((celloutsig_0_5z & celloutsig_0_9z) | celloutsig_0_1z);
  assign celloutsig_0_15z = ~((celloutsig_0_8z[1] & celloutsig_0_0z[4]) | celloutsig_0_12z);
  assign celloutsig_0_20z = ~((celloutsig_0_0z[0] & celloutsig_0_15z) | celloutsig_0_1z);
  assign { _01_[7:5], _01_[3:0] } = { celloutsig_0_14z, celloutsig_0_34z, celloutsig_0_3z, celloutsig_0_24z, celloutsig_0_33z, celloutsig_0_11z, celloutsig_0_7z };
  assign _02_[4] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_45z, celloutsig_0_46z };
endmodule
