
XMC2AD9833.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001773  10001000  10001000  00001000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  10002774  10002774  00002774  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .VENEER_Code  00000110  2000000c  1000277c  0000800c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 Stack         00000404  2000011c  00000000  0000011c  2**0
                  ALLOC
  4 .data         000000c0  20000520  1000288c  00008520  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .bss          00000058  200005e0  1000294c  000085e0  2**2
                  ALLOC
  6 .no_init      00000004  20003ffc  10006368  000085e0  2**2
                  ALLOC
  7 .debug_frame  0000036c  00000000  00000000  000085e0  2**2
                  CONTENTS, READONLY, DEBUGGING
  8 .build_attributes 00000777  00000000  00000000  0000894c  2**0
                  CONTENTS, READONLY

Disassembly of section .text:

10001000 <__Vectors>:
10001000:	20 05 00 20 19 10 00 10 00 00 00 00 99 10 00 10      .. ............
10001010:	00 04 01 00 00 00 00 80                             ........

10001018 <Reset_Handler>:
10001018:	4911      	ldr	r1, [pc, #68]	; (10001060 <__copy_data+0xe>)
1000101a:	4a12      	ldr	r2, [pc, #72]	; (10001064 <__copy_data+0x12>)
1000101c:	4b12      	ldr	r3, [pc, #72]	; (10001068 <__copy_data+0x16>)
1000101e:	f000 f818 	bl	10001052 <__copy_data>
10001022:	4812      	ldr	r0, [pc, #72]	; (1000106c <__copy_data+0x1a>)
10001024:	4780      	blx	r0
10001026:	4912      	ldr	r1, [pc, #72]	; (10001070 <__copy_data+0x1e>)
10001028:	4a12      	ldr	r2, [pc, #72]	; (10001074 <__copy_data+0x22>)
1000102a:	4b13      	ldr	r3, [pc, #76]	; (10001078 <__copy_data+0x26>)
1000102c:	f000 f811 	bl	10001052 <__copy_data>
10001030:	4912      	ldr	r1, [pc, #72]	; (1000107c <__copy_data+0x2a>)
10001032:	4a13      	ldr	r2, [pc, #76]	; (10001080 <__copy_data+0x2e>)
10001034:	4b13      	ldr	r3, [pc, #76]	; (10001084 <__copy_data+0x32>)
10001036:	f000 f80c 	bl	10001052 <__copy_data>
1000103a:	4913      	ldr	r1, [pc, #76]	; (10001088 <__copy_data+0x36>)
1000103c:	4a13      	ldr	r2, [pc, #76]	; (1000108c <__copy_data+0x3a>)
1000103e:	2000      	movs	r0, #0
10001040:	1a52      	subs	r2, r2, r1
10001042:	dd02      	ble.n	1000104a <Reset_Handler+0x32>
10001044:	3a04      	subs	r2, #4
10001046:	5088      	str	r0, [r1, r2]
10001048:	dcfc      	bgt.n	10001044 <Reset_Handler+0x2c>
1000104a:	4811      	ldr	r0, [pc, #68]	; (10001090 <__copy_data+0x3e>)
1000104c:	4780      	blx	r0
1000104e:	4811      	ldr	r0, [pc, #68]	; (10001094 <__copy_data+0x42>)
10001050:	4780      	blx	r0

10001052 <__copy_data>:
10001052:	1a9b      	subs	r3, r3, r2
10001054:	dd03      	ble.n	1000105e <__copy_data+0xc>
10001056:	3b04      	subs	r3, #4
10001058:	58c8      	ldr	r0, [r1, r3]
1000105a:	50d0      	str	r0, [r2, r3]
1000105c:	dcfb      	bgt.n	10001056 <__copy_data+0x4>
1000105e:	4770      	bx	lr
10001060:	1000277c 	.word	0x1000277c
10001064:	2000000c 	.word	0x2000000c
10001068:	2000011c 	.word	0x2000011c
1000106c:	1000110d 	.word	0x1000110d
10001070:	1000288c 	.word	0x1000288c
10001074:	20000520 	.word	0x20000520
10001078:	200005e0 	.word	0x200005e0
1000107c:	1000294c 	.word	0x1000294c
10001080:	200005e0 	.word	0x200005e0
10001084:	200005e0 	.word	0x200005e0
10001088:	200005e0 	.word	0x200005e0
1000108c:	20000634 	.word	0x20000634
10001090:	1000223d 	.word	0x1000223d
10001094:	10001a8d 	.word	0x10001a8d

10001098 <CCU40_0_IRQHandler>:
10001098:	e7fe      	b.n	10001098 <CCU40_0_IRQHandler>
	...

1000109c <SystemCoreSetup>:
1000109c:	2180      	movs	r1, #128	; 0x80
1000109e:	4a06      	ldr	r2, [pc, #24]	; (100010b8 <SystemCoreSetup+0x1c>)
100010a0:	0149      	lsls	r1, r1, #5
100010a2:	8913      	ldrh	r3, [r2, #8]
100010a4:	430b      	orrs	r3, r1
100010a6:	8113      	strh	r3, [r2, #8]
100010a8:	2380      	movs	r3, #128	; 0x80
100010aa:	4a04      	ldr	r2, [pc, #16]	; (100010bc <SystemCoreSetup+0x20>)
100010ac:	011b      	lsls	r3, r3, #4
100010ae:	6811      	ldr	r1, [r2, #0]
100010b0:	430b      	orrs	r3, r1
100010b2:	6013      	str	r3, [r2, #0]
100010b4:	4770      	bx	lr
100010b6:	46c0      	nop			; (mov r8, r8)
100010b8:	40050000 	.word	0x40050000
100010bc:	40050048 	.word	0x40050048

100010c0 <SystemCoreClockUpdate>:
100010c0:	4b0c      	ldr	r3, [pc, #48]	; (100010f4 <SystemCoreClockUpdate+0x34>)
100010c2:	4a0d      	ldr	r2, [pc, #52]	; (100010f8 <SystemCoreClockUpdate+0x38>)
100010c4:	6819      	ldr	r1, [r3, #0]
100010c6:	b510      	push	{r4, lr}
100010c8:	0409      	lsls	r1, r1, #16
100010ca:	0e09      	lsrs	r1, r1, #24
100010cc:	6011      	str	r1, [r2, #0]
100010ce:	681b      	ldr	r3, [r3, #0]
100010d0:	4a0a      	ldr	r2, [pc, #40]	; (100010fc <SystemCoreClockUpdate+0x3c>)
100010d2:	b2db      	uxtb	r3, r3
100010d4:	6013      	str	r3, [r2, #0]
100010d6:	4c0a      	ldr	r4, [pc, #40]	; (10001100 <SystemCoreClockUpdate+0x40>)
100010d8:	2900      	cmp	r1, #0
100010da:	d007      	beq.n	100010ec <SystemCoreClockUpdate+0x2c>
100010dc:	0209      	lsls	r1, r1, #8
100010de:	18c9      	adds	r1, r1, r3
100010e0:	4808      	ldr	r0, [pc, #32]	; (10001104 <SystemCoreClockUpdate+0x44>)
100010e2:	f000 fdbf 	bl	10001c64 <__aeabi_uidiv>
100010e6:	0040      	lsls	r0, r0, #1
100010e8:	6020      	str	r0, [r4, #0]
100010ea:	e001      	b.n	100010f0 <SystemCoreClockUpdate+0x30>
100010ec:	4b06      	ldr	r3, [pc, #24]	; (10001108 <SystemCoreClockUpdate+0x48>)
100010ee:	6023      	str	r3, [r4, #0]
100010f0:	bd10      	pop	{r4, pc}
100010f2:	46c0      	nop			; (mov r8, r8)
100010f4:	40010300 	.word	0x40010300
100010f8:	200005e0 	.word	0x200005e0
100010fc:	200005e4 	.word	0x200005e4
10001100:	20003ffc 	.word	0x20003ffc
10001104:	f4240000 	.word	0xf4240000
10001108:	01e84800 	.word	0x01e84800

1000110c <SystemInit>:
1000110c:	b508      	push	{r3, lr}
1000110e:	f7ff ffc5 	bl	1000109c <SystemCoreSetup>
10001112:	f000 fb9b 	bl	1000184c <SystemCoreClockSetup>
10001116:	bd08      	pop	{r3, pc}

10001118 <XMC_GPIO_Init>:
10001118:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
1000111a:	2403      	movs	r4, #3
1000111c:	1c0e      	adds	r6, r1, #0
1000111e:	4026      	ands	r6, r4
10001120:	40a6      	lsls	r6, r4
10001122:	27f8      	movs	r7, #248	; 0xf8
10001124:	40b7      	lsls	r7, r6
10001126:	088b      	lsrs	r3, r1, #2
10001128:	009b      	lsls	r3, r3, #2
1000112a:	18c3      	adds	r3, r0, r3
1000112c:	691d      	ldr	r5, [r3, #16]
1000112e:	9601      	str	r6, [sp, #4]
10001130:	43bd      	bics	r5, r7
10001132:	004f      	lsls	r7, r1, #1
10001134:	40bc      	lsls	r4, r7
10001136:	611d      	str	r5, [r3, #16]
10001138:	6f45      	ldr	r5, [r0, #116]	; 0x74
1000113a:	2604      	movs	r6, #4
1000113c:	43a5      	bics	r5, r4
1000113e:	6745      	str	r5, [r0, #116]	; 0x74
10001140:	2507      	movs	r5, #7
10001142:	400d      	ands	r5, r1
10001144:	00ad      	lsls	r5, r5, #2
10001146:	40ae      	lsls	r6, r5
10001148:	08cc      	lsrs	r4, r1, #3
1000114a:	00a4      	lsls	r4, r4, #2
1000114c:	1904      	adds	r4, r0, r4
1000114e:	6c27      	ldr	r7, [r4, #64]	; 0x40
10001150:	43b7      	bics	r7, r6
10001152:	6427      	str	r7, [r4, #64]	; 0x40
10001154:	7856      	ldrb	r6, [r2, #1]
10001156:	6c27      	ldr	r7, [r4, #64]	; 0x40
10001158:	40ae      	lsls	r6, r5
1000115a:	1c35      	adds	r5, r6, #0
1000115c:	433d      	orrs	r5, r7
1000115e:	6425      	str	r5, [r4, #64]	; 0x40
10001160:	4c09      	ldr	r4, [pc, #36]	; (10001188 <XMC_GPIO_Init+0x70>)
10001162:	42a0      	cmp	r0, r4
10001164:	d104      	bne.n	10001170 <XMC_GPIO_Init+0x58>
10001166:	2501      	movs	r5, #1
10001168:	408d      	lsls	r5, r1
1000116a:	6e04      	ldr	r4, [r0, #96]	; 0x60
1000116c:	43ac      	bics	r4, r5
1000116e:	6604      	str	r4, [r0, #96]	; 0x60
10001170:	6854      	ldr	r4, [r2, #4]
10001172:	7812      	ldrb	r2, [r2, #0]
10001174:	408c      	lsls	r4, r1
10001176:	6044      	str	r4, [r0, #4]
10001178:	9801      	ldr	r0, [sp, #4]
1000117a:	6919      	ldr	r1, [r3, #16]
1000117c:	4082      	lsls	r2, r0
1000117e:	1c16      	adds	r6, r2, #0
10001180:	430e      	orrs	r6, r1
10001182:	611e      	str	r6, [r3, #16]
10001184:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
10001186:	46c0      	nop			; (mov r8, r8)
10001188:	40040200 	.word	0x40040200

1000118c <XMC_SCU_UnlockProtectedBits>:
1000118c:	22c0      	movs	r2, #192	; 0xc0
1000118e:	4b03      	ldr	r3, [pc, #12]	; (1000119c <XMC_SCU_UnlockProtectedBits+0x10>)
10001190:	625a      	str	r2, [r3, #36]	; 0x24
10001192:	6a5a      	ldr	r2, [r3, #36]	; 0x24
10001194:	0752      	lsls	r2, r2, #29
10001196:	d4fc      	bmi.n	10001192 <XMC_SCU_UnlockProtectedBits+0x6>
10001198:	4770      	bx	lr
1000119a:	46c0      	nop			; (mov r8, r8)
1000119c:	40010000 	.word	0x40010000

100011a0 <XMC_SCU_CLOCK_UngatePeripheralClock>:
100011a0:	b510      	push	{r4, lr}
100011a2:	1c04      	adds	r4, r0, #0
100011a4:	f7ff fff2 	bl	1000118c <XMC_SCU_UnlockProtectedBits>
100011a8:	4b05      	ldr	r3, [pc, #20]	; (100011c0 <XMC_SCU_CLOCK_UngatePeripheralClock+0x20>)
100011aa:	6918      	ldr	r0, [r3, #16]
100011ac:	4320      	orrs	r0, r4
100011ae:	6118      	str	r0, [r3, #16]
100011b0:	681a      	ldr	r2, [r3, #0]
100011b2:	0052      	lsls	r2, r2, #1
100011b4:	d4fc      	bmi.n	100011b0 <XMC_SCU_CLOCK_UngatePeripheralClock+0x10>
100011b6:	22c3      	movs	r2, #195	; 0xc3
100011b8:	4b02      	ldr	r3, [pc, #8]	; (100011c4 <XMC_SCU_CLOCK_UngatePeripheralClock+0x24>)
100011ba:	625a      	str	r2, [r3, #36]	; 0x24
100011bc:	bd10      	pop	{r4, pc}
100011be:	46c0      	nop			; (mov r8, r8)
100011c0:	40010300 	.word	0x40010300
100011c4:	40010000 	.word	0x40010000

100011c8 <XMC_SCU_CLOCK_ScaleMCLKFrequency>:
100011c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
100011ca:	1c0d      	adds	r5, r1, #0
100011cc:	1c04      	adds	r4, r0, #0
100011ce:	f7ff ffdd 	bl	1000118c <XMC_SCU_UnlockProtectedBits>
100011d2:	4b20      	ldr	r3, [pc, #128]	; (10001254 <XMC_SCU_CLOCK_ScaleMCLKFrequency+0x8c>)
100011d4:	4920      	ldr	r1, [pc, #128]	; (10001258 <XMC_SCU_CLOCK_ScaleMCLKFrequency+0x90>)
100011d6:	681a      	ldr	r2, [r3, #0]
100011d8:	6818      	ldr	r0, [r3, #0]
100011da:	0412      	lsls	r2, r2, #16
100011dc:	4008      	ands	r0, r1
100011de:	491f      	ldr	r1, [pc, #124]	; (1000125c <XMC_SCU_CLOCK_ScaleMCLKFrequency+0x94>)
100011e0:	0e12      	lsrs	r2, r2, #24
100011e2:	4308      	orrs	r0, r1
100011e4:	4328      	orrs	r0, r5
100011e6:	6018      	str	r0, [r3, #0]
100011e8:	6818      	ldr	r0, [r3, #0]
100011ea:	0040      	lsls	r0, r0, #1
100011ec:	d4fc      	bmi.n	100011e8 <XMC_SCU_CLOCK_ScaleMCLKFrequency+0x20>
100011ee:	4d1c      	ldr	r5, [pc, #112]	; (10001260 <XMC_SCU_CLOCK_ScaleMCLKFrequency+0x98>)
100011f0:	00a6      	lsls	r6, r4, #2
100011f2:	42a2      	cmp	r2, r4
100011f4:	d81a      	bhi.n	1000122c <XMC_SCU_CLOCK_ScaleMCLKFrequency+0x64>
100011f6:	0090      	lsls	r0, r2, #2
100011f8:	42a0      	cmp	r0, r4
100011fa:	d20d      	bcs.n	10001218 <XMC_SCU_CLOCK_ScaleMCLKFrequency+0x50>
100011fc:	2a00      	cmp	r2, #0
100011fe:	d100      	bne.n	10001202 <XMC_SCU_CLOCK_ScaleMCLKFrequency+0x3a>
10001200:	3201      	adds	r2, #1
10001202:	6818      	ldr	r0, [r3, #0]
10001204:	0092      	lsls	r2, r2, #2
10001206:	4028      	ands	r0, r5
10001208:	4308      	orrs	r0, r1
1000120a:	0216      	lsls	r6, r2, #8
1000120c:	4330      	orrs	r0, r6
1000120e:	6018      	str	r0, [r3, #0]
10001210:	6818      	ldr	r0, [r3, #0]
10001212:	0040      	lsls	r0, r0, #1
10001214:	d4fc      	bmi.n	10001210 <XMC_SCU_CLOCK_ScaleMCLKFrequency+0x48>
10001216:	e7ee      	b.n	100011f6 <XMC_SCU_CLOCK_ScaleMCLKFrequency+0x2e>
10001218:	681a      	ldr	r2, [r3, #0]
1000121a:	0224      	lsls	r4, r4, #8
1000121c:	402a      	ands	r2, r5
1000121e:	4311      	orrs	r1, r2
10001220:	4321      	orrs	r1, r4
10001222:	6019      	str	r1, [r3, #0]
10001224:	e00c      	b.n	10001240 <XMC_SCU_CLOCK_ScaleMCLKFrequency+0x78>
10001226:	6818      	ldr	r0, [r3, #0]
10001228:	0040      	lsls	r0, r0, #1
1000122a:	d4fc      	bmi.n	10001226 <XMC_SCU_CLOCK_ScaleMCLKFrequency+0x5e>
1000122c:	42b2      	cmp	r2, r6
1000122e:	d9f3      	bls.n	10001218 <XMC_SCU_CLOCK_ScaleMCLKFrequency+0x50>
10001230:	6818      	ldr	r0, [r3, #0]
10001232:	0892      	lsrs	r2, r2, #2
10001234:	4028      	ands	r0, r5
10001236:	4308      	orrs	r0, r1
10001238:	0217      	lsls	r7, r2, #8
1000123a:	4338      	orrs	r0, r7
1000123c:	6018      	str	r0, [r3, #0]
1000123e:	e7f2      	b.n	10001226 <XMC_SCU_CLOCK_ScaleMCLKFrequency+0x5e>
10001240:	681a      	ldr	r2, [r3, #0]
10001242:	0052      	lsls	r2, r2, #1
10001244:	d4fc      	bmi.n	10001240 <XMC_SCU_CLOCK_ScaleMCLKFrequency+0x78>
10001246:	22c3      	movs	r2, #195	; 0xc3
10001248:	4b06      	ldr	r3, [pc, #24]	; (10001264 <XMC_SCU_CLOCK_ScaleMCLKFrequency+0x9c>)
1000124a:	625a      	str	r2, [r3, #36]	; 0x24
1000124c:	f7ff ff38 	bl	100010c0 <SystemCoreClockUpdate>
10001250:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
10001252:	46c0      	nop			; (mov r8, r8)
10001254:	40010300 	.word	0x40010300
10001258:	c00fff00 	.word	0xc00fff00
1000125c:	3ff00000 	.word	0x3ff00000
10001260:	c00f00ff 	.word	0xc00f00ff
10001264:	40010000 	.word	0x40010000

10001268 <XMC_SCU_CLOCK_Init>:
10001268:	b510      	push	{r4, lr}
1000126a:	1c04      	adds	r4, r0, #0
1000126c:	f7ff ff8e 	bl	1000118c <XMC_SCU_UnlockProtectedBits>
10001270:	68a2      	ldr	r2, [r4, #8]
10001272:	6861      	ldr	r1, [r4, #4]
10001274:	4807      	ldr	r0, [pc, #28]	; (10001294 <XMC_SCU_CLOCK_Init+0x2c>)
10001276:	4311      	orrs	r1, r2
10001278:	6803      	ldr	r3, [r0, #0]
1000127a:	4a07      	ldr	r2, [pc, #28]	; (10001298 <XMC_SCU_CLOCK_Init+0x30>)
1000127c:	4013      	ands	r3, r2
1000127e:	22c3      	movs	r2, #195	; 0xc3
10001280:	430b      	orrs	r3, r1
10001282:	6003      	str	r3, [r0, #0]
10001284:	4b05      	ldr	r3, [pc, #20]	; (1000129c <XMC_SCU_CLOCK_Init+0x34>)
10001286:	625a      	str	r2, [r3, #36]	; 0x24
10001288:	7860      	ldrb	r0, [r4, #1]
1000128a:	7821      	ldrb	r1, [r4, #0]
1000128c:	f7ff ff9c 	bl	100011c8 <XMC_SCU_CLOCK_ScaleMCLKFrequency>
10001290:	bd10      	pop	{r4, pc}
10001292:	46c0      	nop			; (mov r8, r8)
10001294:	40010300 	.word	0x40010300
10001298:	fff0ffff 	.word	0xfff0ffff
1000129c:	40010000 	.word	0x40010000

100012a0 <XMC_SCU_CLOCK_GetPeripheralClockFrequency>:
100012a0:	4b01      	ldr	r3, [pc, #4]	; (100012a8 <XMC_SCU_CLOCK_GetPeripheralClockFrequency+0x8>)
100012a2:	6818      	ldr	r0, [r3, #0]
100012a4:	4770      	bx	lr
100012a6:	46c0      	nop			; (mov r8, r8)
100012a8:	20003ffc 	.word	0x20003ffc

100012ac <XMC_GPIO_SetHardwareControl>:
100012ac:	b510      	push	{r4, lr}
100012ae:	2403      	movs	r4, #3
100012b0:	0049      	lsls	r1, r1, #1
100012b2:	408a      	lsls	r2, r1
100012b4:	408c      	lsls	r4, r1
100012b6:	1c11      	adds	r1, r2, #0
100012b8:	6f43      	ldr	r3, [r0, #116]	; 0x74
100012ba:	43a3      	bics	r3, r4
100012bc:	6743      	str	r3, [r0, #116]	; 0x74
100012be:	6f43      	ldr	r3, [r0, #116]	; 0x74
100012c0:	4319      	orrs	r1, r3
100012c2:	6741      	str	r1, [r0, #116]	; 0x74
100012c4:	bd10      	pop	{r4, pc}
	...

100012c8 <XMC_SPI_CH_Init>:
100012c8:	b538      	push	{r3, r4, r5, lr}
100012ca:	1c0d      	adds	r5, r1, #0
100012cc:	1c04      	adds	r4, r0, #0
100012ce:	f000 f8bb 	bl	10001448 <XMC_USIC_CH_Enable>
100012d2:	792b      	ldrb	r3, [r5, #4]
100012d4:	2b00      	cmp	r3, #0
100012d6:	d104      	bne.n	100012e2 <XMC_SPI_CH_Init+0x1a>
100012d8:	1c20      	adds	r0, r4, #0
100012da:	6829      	ldr	r1, [r5, #0]
100012dc:	2202      	movs	r2, #2
100012de:	f000 f8cb 	bl	10001478 <XMC_USIC_CH_SetBaudrate>
100012e2:	4b09      	ldr	r3, [pc, #36]	; (10001308 <XMC_SPI_CH_Init+0x40>)
100012e4:	6363      	str	r3, [r4, #52]	; 0x34
100012e6:	23a2      	movs	r3, #162	; 0xa2
100012e8:	00db      	lsls	r3, r3, #3
100012ea:	63a3      	str	r3, [r4, #56]	; 0x38
100012ec:	792b      	ldrb	r3, [r5, #4]
100012ee:	2b00      	cmp	r3, #0
100012f0:	d103      	bne.n	100012fa <XMC_SPI_CH_Init+0x32>
100012f2:	220b      	movs	r2, #11
100012f4:	796b      	ldrb	r3, [r5, #5]
100012f6:	4313      	orrs	r3, r2
100012f8:	63e3      	str	r3, [r4, #60]	; 0x3c
100012fa:	2301      	movs	r3, #1
100012fc:	425b      	negs	r3, r3
100012fe:	64e3      	str	r3, [r4, #76]	; 0x4c
10001300:	88eb      	ldrh	r3, [r5, #6]
10001302:	6423      	str	r3, [r4, #64]	; 0x40
10001304:	bd38      	pop	{r3, r4, r5, pc}
10001306:	46c0      	nop			; (mov r8, r8)
10001308:	073f0102 	.word	0x073f0102

1000130c <XMC_SPI_CH_EnableSlaveSelect>:
1000130c:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
1000130e:	4b03      	ldr	r3, [pc, #12]	; (1000131c <XMC_SPI_CH_EnableSlaveSelect+0x10>)
10001310:	4013      	ands	r3, r2
10001312:	63c3      	str	r3, [r0, #60]	; 0x3c
10001314:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
10001316:	4319      	orrs	r1, r3
10001318:	63c1      	str	r1, [r0, #60]	; 0x3c
1000131a:	4770      	bx	lr
1000131c:	ff00ffff 	.word	0xff00ffff

10001320 <XMC_SPI_CH_DisableSlaveSelect>:
10001320:	2201      	movs	r2, #1
10001322:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
10001324:	4313      	orrs	r3, r2
10001326:	64c3      	str	r3, [r0, #76]	; 0x4c
10001328:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
1000132a:	4b02      	ldr	r3, [pc, #8]	; (10001334 <XMC_SPI_CH_DisableSlaveSelect+0x14>)
1000132c:	4013      	ands	r3, r2
1000132e:	63c3      	str	r3, [r0, #60]	; 0x3c
10001330:	4770      	bx	lr
10001332:	46c0      	nop			; (mov r8, r8)
10001334:	ff00ffff 	.word	0xff00ffff

10001338 <XMC_SPI_CH_Transmit>:
10001338:	23ff      	movs	r3, #255	; 0xff
1000133a:	b530      	push	{r4, r5, lr}
1000133c:	0195      	lsls	r5, r2, #6
1000133e:	402b      	ands	r3, r5
10001340:	25c0      	movs	r5, #192	; 0xc0
10001342:	6c04      	ldr	r4, [r0, #64]	; 0x40
10001344:	43ac      	bics	r4, r5
10001346:	4323      	orrs	r3, r4
10001348:	6403      	str	r3, [r0, #64]	; 0x40
1000134a:	1c03      	adds	r3, r0, #0
1000134c:	33fc      	adds	r3, #252	; 0xfc
1000134e:	68dc      	ldr	r4, [r3, #12]
10001350:	23e0      	movs	r3, #224	; 0xe0
10001352:	04db      	lsls	r3, r3, #19
10001354:	421c      	tst	r4, r3
10001356:	d10c      	bne.n	10001372 <XMC_SPI_CH_Transmit+0x3a>
10001358:	247f      	movs	r4, #127	; 0x7f
1000135a:	6b83      	ldr	r3, [r0, #56]	; 0x38
1000135c:	43a3      	bics	r3, r4
1000135e:	b2db      	uxtb	r3, r3
10001360:	2b80      	cmp	r3, #128	; 0x80
10001362:	d0f9      	beq.n	10001358 <XMC_SPI_CH_Transmit+0x20>
10001364:	2480      	movs	r4, #128	; 0x80
10001366:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
10001368:	01a4      	lsls	r4, r4, #6
1000136a:	4323      	orrs	r3, r4
1000136c:	64c3      	str	r3, [r0, #76]	; 0x4c
1000136e:	3220      	adds	r2, #32
10001370:	e000      	b.n	10001374 <XMC_SPI_CH_Transmit+0x3c>
10001372:	3260      	adds	r2, #96	; 0x60
10001374:	0092      	lsls	r2, r2, #2
10001376:	5011      	str	r1, [r2, r0]
10001378:	bd30      	pop	{r4, r5, pc}

1000137a <XMC_SPI_CH_EnableEvent>:
1000137a:	23fe      	movs	r3, #254	; 0xfe
1000137c:	6c02      	ldr	r2, [r0, #64]	; 0x40
1000137e:	025b      	lsls	r3, r3, #9
10001380:	400b      	ands	r3, r1
10001382:	4313      	orrs	r3, r2
10001384:	6403      	str	r3, [r0, #64]	; 0x40
10001386:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
10001388:	0749      	lsls	r1, r1, #29
1000138a:	0c09      	lsrs	r1, r1, #16
1000138c:	4319      	orrs	r1, r3
1000138e:	63c1      	str	r1, [r0, #60]	; 0x3c
10001390:	4770      	bx	lr

10001392 <XMC_UART_CH_Init>:
10001392:	b570      	push	{r4, r5, r6, lr}
10001394:	1c0e      	adds	r6, r1, #0
10001396:	1c04      	adds	r4, r0, #0
10001398:	f000 f856 	bl	10001448 <XMC_USIC_CH_Enable>
1000139c:	79f3      	ldrb	r3, [r6, #7]
1000139e:	2510      	movs	r5, #16
100013a0:	2b00      	cmp	r3, #0
100013a2:	d000      	beq.n	100013a6 <XMC_UART_CH_Init+0x14>
100013a4:	1c1d      	adds	r5, r3, #0
100013a6:	1c2a      	adds	r2, r5, #0
100013a8:	1c20      	adds	r0, r4, #0
100013aa:	6831      	ldr	r1, [r6, #0]
100013ac:	f000 f864 	bl	10001478 <XMC_USIC_CH_SetBaudrate>
100013b0:	2201      	movs	r2, #1
100013b2:	40d5      	lsrs	r5, r2
100013b4:	79b3      	ldrb	r3, [r6, #6]
100013b6:	18ad      	adds	r5, r5, r2
100013b8:	3b01      	subs	r3, #1
100013ba:	005b      	lsls	r3, r3, #1
100013bc:	4313      	orrs	r3, r2
100013be:	022d      	lsls	r5, r5, #8
100013c0:	431d      	orrs	r5, r3
100013c2:	63e5      	str	r5, [r4, #60]	; 0x3c
100013c4:	7933      	ldrb	r3, [r6, #4]
100013c6:	3202      	adds	r2, #2
100013c8:	3b01      	subs	r3, #1
100013ca:	061b      	lsls	r3, r3, #24
100013cc:	32ff      	adds	r2, #255	; 0xff
100013ce:	4313      	orrs	r3, r2
100013d0:	6363      	str	r3, [r4, #52]	; 0x34
100013d2:	7973      	ldrb	r3, [r6, #5]
100013d4:	2b00      	cmp	r3, #0
100013d6:	d004      	beq.n	100013e2 <XMC_UART_CH_Init+0x50>
100013d8:	6b62      	ldr	r2, [r4, #52]	; 0x34
100013da:	3b01      	subs	r3, #1
100013dc:	041b      	lsls	r3, r3, #16
100013de:	4313      	orrs	r3, r2
100013e0:	e004      	b.n	100013ec <XMC_UART_CH_Init+0x5a>
100013e2:	7932      	ldrb	r2, [r6, #4]
100013e4:	6b61      	ldr	r1, [r4, #52]	; 0x34
100013e6:	1e53      	subs	r3, r2, #1
100013e8:	041b      	lsls	r3, r3, #16
100013ea:	430b      	orrs	r3, r1
100013ec:	6363      	str	r3, [r4, #52]	; 0x34
100013ee:	23a0      	movs	r3, #160	; 0xa0
100013f0:	00db      	lsls	r3, r3, #3
100013f2:	63a3      	str	r3, [r4, #56]	; 0x38
100013f4:	2301      	movs	r3, #1
100013f6:	425b      	negs	r3, r3
100013f8:	64e3      	str	r3, [r4, #76]	; 0x4c
100013fa:	8933      	ldrh	r3, [r6, #8]
100013fc:	6423      	str	r3, [r4, #64]	; 0x40
100013fe:	bd70      	pop	{r4, r5, r6, pc}

10001400 <XMC_UART_CH_Transmit>:
10001400:	1c03      	adds	r3, r0, #0
10001402:	33fc      	adds	r3, #252	; 0xfc
10001404:	68da      	ldr	r2, [r3, #12]
10001406:	23e0      	movs	r3, #224	; 0xe0
10001408:	04db      	lsls	r3, r3, #19
1000140a:	421a      	tst	r2, r3
1000140c:	d10b      	bne.n	10001426 <XMC_UART_CH_Transmit+0x26>
1000140e:	227f      	movs	r2, #127	; 0x7f
10001410:	6b83      	ldr	r3, [r0, #56]	; 0x38
10001412:	4393      	bics	r3, r2
10001414:	b2db      	uxtb	r3, r3
10001416:	2b80      	cmp	r3, #128	; 0x80
10001418:	d0f9      	beq.n	1000140e <XMC_UART_CH_Transmit+0xe>
1000141a:	2380      	movs	r3, #128	; 0x80
1000141c:	019b      	lsls	r3, r3, #6
1000141e:	64c3      	str	r3, [r0, #76]	; 0x4c
10001420:	3004      	adds	r0, #4
10001422:	67c1      	str	r1, [r0, #124]	; 0x7c
10001424:	e002      	b.n	1000142c <XMC_UART_CH_Transmit+0x2c>
10001426:	23c0      	movs	r3, #192	; 0xc0
10001428:	005b      	lsls	r3, r3, #1
1000142a:	50c1      	str	r1, [r0, r3]
1000142c:	4770      	bx	lr

1000142e <XMC_UART_CH_GetReceivedData>:
1000142e:	1c03      	adds	r3, r0, #0
10001430:	22e0      	movs	r2, #224	; 0xe0
10001432:	33fc      	adds	r3, #252	; 0xfc
10001434:	6919      	ldr	r1, [r3, #16]
10001436:	04d2      	lsls	r2, r2, #19
10001438:	4211      	tst	r1, r2
1000143a:	d101      	bne.n	10001440 <XMC_UART_CH_GetReceivedData+0x12>
1000143c:	6d40      	ldr	r0, [r0, #84]	; 0x54
1000143e:	e000      	b.n	10001442 <XMC_UART_CH_GetReceivedData+0x14>
10001440:	6a18      	ldr	r0, [r3, #32]
10001442:	b280      	uxth	r0, r0
10001444:	4770      	bx	lr
	...

10001448 <XMC_USIC_CH_Enable>:
10001448:	2390      	movs	r3, #144	; 0x90
1000144a:	b510      	push	{r4, lr}
1000144c:	05db      	lsls	r3, r3, #23
1000144e:	1e04      	subs	r4, r0, #0
10001450:	429c      	cmp	r4, r3
10001452:	d002      	beq.n	1000145a <XMC_USIC_CH_Enable+0x12>
10001454:	4b07      	ldr	r3, [pc, #28]	; (10001474 <XMC_USIC_CH_Enable+0x2c>)
10001456:	4298      	cmp	r0, r3
10001458:	d102      	bne.n	10001460 <XMC_USIC_CH_Enable+0x18>
1000145a:	2008      	movs	r0, #8
1000145c:	f7ff fea0 	bl	100011a0 <XMC_SCU_CLOCK_UngatePeripheralClock>
10001460:	2303      	movs	r3, #3
10001462:	60e3      	str	r3, [r4, #12]
10001464:	68e3      	ldr	r3, [r4, #12]
10001466:	07db      	lsls	r3, r3, #31
10001468:	d5fc      	bpl.n	10001464 <XMC_USIC_CH_Enable+0x1c>
1000146a:	220f      	movs	r2, #15
1000146c:	6c23      	ldr	r3, [r4, #64]	; 0x40
1000146e:	4393      	bics	r3, r2
10001470:	6423      	str	r3, [r4, #64]	; 0x40
10001472:	bd10      	pop	{r4, pc}
10001474:	48000200 	.word	0x48000200

10001478 <XMC_USIC_CH_SetBaudrate>:
10001478:	b5f0      	push	{r4, r5, r6, r7, lr}
1000147a:	2401      	movs	r4, #1
1000147c:	b087      	sub	sp, #28
1000147e:	2963      	cmp	r1, #99	; 0x63
10001480:	d93e      	bls.n	10001500 <XMC_USIC_CH_SetBaudrate+0x88>
10001482:	2a00      	cmp	r2, #0
10001484:	d03c      	beq.n	10001500 <XMC_USIC_CH_SetBaudrate+0x88>
10001486:	1c0e      	adds	r6, r1, #0
10001488:	9204      	str	r2, [sp, #16]
1000148a:	1c05      	adds	r5, r0, #0
1000148c:	f7ff ff08 	bl	100012a0 <XMC_SCU_CLOCK_GetPeripheralClockFrequency>
10001490:	2164      	movs	r1, #100	; 0x64
10001492:	f000 fbe7 	bl	10001c64 <__aeabi_uidiv>
10001496:	2164      	movs	r1, #100	; 0x64
10001498:	1c07      	adds	r7, r0, #0
1000149a:	1c30      	adds	r0, r6, #0
1000149c:	f000 fbe2 	bl	10001c64 <__aeabi_uidiv>
100014a0:	4e19      	ldr	r6, [pc, #100]	; (10001508 <XMC_USIC_CH_SetBaudrate+0x90>)
100014a2:	9401      	str	r4, [sp, #4]
100014a4:	9403      	str	r4, [sp, #12]
100014a6:	1c34      	adds	r4, r6, #0
100014a8:	9b04      	ldr	r3, [sp, #16]
100014aa:	4343      	muls	r3, r0
100014ac:	9305      	str	r3, [sp, #20]
100014ae:	02bb      	lsls	r3, r7, #10
100014b0:	1bdb      	subs	r3, r3, r7
100014b2:	9302      	str	r3, [sp, #8]
100014b4:	9802      	ldr	r0, [sp, #8]
100014b6:	9905      	ldr	r1, [sp, #20]
100014b8:	f000 fbd4 	bl	10001c64 <__aeabi_uidiv>
100014bc:	4a12      	ldr	r2, [pc, #72]	; (10001508 <XMC_USIC_CH_SetBaudrate+0x90>)
100014be:	0a83      	lsrs	r3, r0, #10
100014c0:	4293      	cmp	r3, r2
100014c2:	d806      	bhi.n	100014d2 <XMC_USIC_CH_SetBaudrate+0x5a>
100014c4:	0580      	lsls	r0, r0, #22
100014c6:	0d80      	lsrs	r0, r0, #22
100014c8:	42b0      	cmp	r0, r6
100014ca:	d202      	bcs.n	100014d2 <XMC_USIC_CH_SetBaudrate+0x5a>
100014cc:	1c06      	adds	r6, r0, #0
100014ce:	9301      	str	r3, [sp, #4]
100014d0:	9403      	str	r4, [sp, #12]
100014d2:	9b02      	ldr	r3, [sp, #8]
100014d4:	3c01      	subs	r4, #1
100014d6:	1bdb      	subs	r3, r3, r7
100014d8:	9302      	str	r3, [sp, #8]
100014da:	2c00      	cmp	r4, #0
100014dc:	d1ea      	bne.n	100014b4 <XMC_USIC_CH_SetBaudrate+0x3c>
100014de:	2380      	movs	r3, #128	; 0x80
100014e0:	9a03      	ldr	r2, [sp, #12]
100014e2:	021b      	lsls	r3, r3, #8
100014e4:	4313      	orrs	r3, r2
100014e6:	612b      	str	r3, [r5, #16]
100014e8:	9b04      	ldr	r3, [sp, #16]
100014ea:	6969      	ldr	r1, [r5, #20]
100014ec:	4a07      	ldr	r2, [pc, #28]	; (1000150c <XMC_USIC_CH_SetBaudrate+0x94>)
100014ee:	3b01      	subs	r3, #1
100014f0:	029b      	lsls	r3, r3, #10
100014f2:	400a      	ands	r2, r1
100014f4:	431a      	orrs	r2, r3
100014f6:	9b01      	ldr	r3, [sp, #4]
100014f8:	3b01      	subs	r3, #1
100014fa:	041b      	lsls	r3, r3, #16
100014fc:	431a      	orrs	r2, r3
100014fe:	616a      	str	r2, [r5, #20]
10001500:	1c20      	adds	r0, r4, #0
10001502:	b007      	add	sp, #28
10001504:	bdf0      	pop	{r4, r5, r6, r7, pc}
10001506:	46c0      	nop			; (mov r8, r8)
10001508:	000003ff 	.word	0x000003ff
1000150c:	fc0080ef 	.word	0xfc0080ef

10001510 <XMC_USIC_CH_TXFIFO_Configure>:
10001510:	30fc      	adds	r0, #252	; 0xfc
10001512:	b530      	push	{r4, r5, lr}
10001514:	68c5      	ldr	r5, [r0, #12]
10001516:	4c06      	ldr	r4, [pc, #24]	; (10001530 <XMC_USIC_CH_TXFIFO_Configure+0x20>)
10001518:	0612      	lsls	r2, r2, #24
1000151a:	402c      	ands	r4, r5
1000151c:	60c4      	str	r4, [r0, #12]
1000151e:	68c5      	ldr	r5, [r0, #12]
10001520:	4c04      	ldr	r4, [pc, #16]	; (10001534 <XMC_USIC_CH_TXFIFO_Configure+0x24>)
10001522:	021b      	lsls	r3, r3, #8
10001524:	402c      	ands	r4, r5
10001526:	4321      	orrs	r1, r4
10001528:	430a      	orrs	r2, r1
1000152a:	4313      	orrs	r3, r2
1000152c:	60c3      	str	r3, [r0, #12]
1000152e:	bd30      	pop	{r4, r5, pc}
10001530:	f8ffffff 	.word	0xf8ffffff
10001534:	f8ffc0c0 	.word	0xf8ffc0c0

10001538 <XMC_USIC_CH_RXFIFO_Configure>:
10001538:	30fc      	adds	r0, #252	; 0xfc
1000153a:	b530      	push	{r4, r5, lr}
1000153c:	6905      	ldr	r5, [r0, #16]
1000153e:	4c08      	ldr	r4, [pc, #32]	; (10001560 <XMC_USIC_CH_RXFIFO_Configure+0x28>)
10001540:	0612      	lsls	r2, r2, #24
10001542:	402c      	ands	r4, r5
10001544:	6104      	str	r4, [r0, #16]
10001546:	6904      	ldr	r4, [r0, #16]
10001548:	4d06      	ldr	r5, [pc, #24]	; (10001564 <XMC_USIC_CH_RXFIFO_Configure+0x2c>)
1000154a:	021b      	lsls	r3, r3, #8
1000154c:	4025      	ands	r5, r4
1000154e:	2480      	movs	r4, #128	; 0x80
10001550:	0564      	lsls	r4, r4, #21
10001552:	432c      	orrs	r4, r5
10001554:	4321      	orrs	r1, r4
10001556:	430a      	orrs	r2, r1
10001558:	4313      	orrs	r3, r2
1000155a:	6103      	str	r3, [r0, #16]
1000155c:	bd30      	pop	{r4, r5, pc}
1000155e:	46c0      	nop			; (mov r8, r8)
10001560:	f8ffffff 	.word	0xf8ffffff
10001564:	efffc0c0 	.word	0xefffc0c0

10001568 <XMC_USIC_CH_SetInterruptNodePointer>:
10001568:	b510      	push	{r4, lr}
1000156a:	2407      	movs	r4, #7
1000156c:	408c      	lsls	r4, r1
1000156e:	408a      	lsls	r2, r1
10001570:	6983      	ldr	r3, [r0, #24]
10001572:	43a3      	bics	r3, r4
10001574:	4313      	orrs	r3, r2
10001576:	6183      	str	r3, [r0, #24]
10001578:	bd10      	pop	{r4, pc}
	...

1000157c <_sbrk>:
1000157c:	4a0c      	ldr	r2, [pc, #48]	; (100015b0 <_sbrk+0x34>)
1000157e:	b508      	push	{r3, lr}
10001580:	6811      	ldr	r1, [r2, #0]
10001582:	1c03      	adds	r3, r0, #0
10001584:	2900      	cmp	r1, #0
10001586:	d101      	bne.n	1000158c <_sbrk+0x10>
10001588:	490a      	ldr	r1, [pc, #40]	; (100015b4 <_sbrk+0x38>)
1000158a:	6011      	str	r1, [r2, #0]
1000158c:	2103      	movs	r1, #3
1000158e:	6810      	ldr	r0, [r2, #0]
10001590:	3303      	adds	r3, #3
10001592:	438b      	bics	r3, r1
10001594:	4908      	ldr	r1, [pc, #32]	; (100015b8 <_sbrk+0x3c>)
10001596:	18c3      	adds	r3, r0, r3
10001598:	428b      	cmp	r3, r1
1000159a:	d201      	bcs.n	100015a0 <_sbrk+0x24>
1000159c:	6013      	str	r3, [r2, #0]
1000159e:	e005      	b.n	100015ac <_sbrk+0x30>
100015a0:	f000 fe46 	bl	10002230 <__errno>
100015a4:	230c      	movs	r3, #12
100015a6:	6003      	str	r3, [r0, #0]
100015a8:	2001      	movs	r0, #1
100015aa:	4240      	negs	r0, r0
100015ac:	bd08      	pop	{r3, pc}
100015ae:	46c0      	nop			; (mov r8, r8)
100015b0:	200005e8 	.word	0x200005e8
100015b4:	20000638 	.word	0x20000638
100015b8:	20003ffc 	.word	0x20003ffc

100015bc <_init>:
100015bc:	4770      	bx	lr

100015be <UART_Init>:
100015be:	b508      	push	{r3, lr}
100015c0:	6843      	ldr	r3, [r0, #4]
100015c2:	685b      	ldr	r3, [r3, #4]
100015c4:	4798      	blx	r3
100015c6:	bd08      	pop	{r3, pc}

100015c8 <UART_Transmit>:
100015c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
100015ca:	6844      	ldr	r4, [r0, #4]
100015cc:	1ca3      	adds	r3, r4, #2
100015ce:	7fde      	ldrb	r6, [r3, #31]
100015d0:	2304      	movs	r3, #4
100015d2:	2e02      	cmp	r6, #2
100015d4:	d135      	bne.n	10001642 <UART_Transmit+0x7a>
100015d6:	2303      	movs	r3, #3
100015d8:	2900      	cmp	r1, #0
100015da:	d032      	beq.n	10001642 <UART_Transmit+0x7a>
100015dc:	2a00      	cmp	r2, #0
100015de:	d030      	beq.n	10001642 <UART_Transmit+0x7a>
100015e0:	6885      	ldr	r5, [r0, #8]
100015e2:	1c33      	adds	r3, r6, #0
100015e4:	7e2f      	ldrb	r7, [r5, #24]
100015e6:	2f00      	cmp	r7, #0
100015e8:	d12b      	bne.n	10001642 <UART_Transmit+0x7a>
100015ea:	3b01      	subs	r3, #1
100015ec:	762b      	strb	r3, [r5, #24]
100015ee:	3404      	adds	r4, #4
100015f0:	7fe3      	ldrb	r3, [r4, #31]
100015f2:	2b00      	cmp	r3, #0
100015f4:	d004      	beq.n	10001600 <UART_Transmit+0x38>
100015f6:	2480      	movs	r4, #128	; 0x80
100015f8:	6803      	ldr	r3, [r0, #0]
100015fa:	0224      	lsls	r4, r4, #8
100015fc:	33fc      	adds	r3, #252	; 0xfc
100015fe:	61dc      	str	r4, [r3, #28]
10001600:	1c04      	adds	r4, r0, #0
10001602:	1c0d      	adds	r5, r1, #0
10001604:	188e      	adds	r6, r1, r2
10001606:	6863      	ldr	r3, [r4, #4]
10001608:	3304      	adds	r3, #4
1000160a:	7fdb      	ldrb	r3, [r3, #31]
1000160c:	42b5      	cmp	r5, r6
1000160e:	d00d      	beq.n	1000162c <UART_Transmit+0x64>
10001610:	2b00      	cmp	r3, #0
10001612:	d005      	beq.n	10001620 <UART_Transmit+0x58>
10001614:	6822      	ldr	r2, [r4, #0]
10001616:	1c13      	adds	r3, r2, #0
10001618:	33fc      	adds	r3, #252	; 0xfc
1000161a:	699b      	ldr	r3, [r3, #24]
1000161c:	04db      	lsls	r3, r3, #19
1000161e:	d4fa      	bmi.n	10001616 <UART_Transmit+0x4e>
10001620:	7829      	ldrb	r1, [r5, #0]
10001622:	6820      	ldr	r0, [r4, #0]
10001624:	f7ff feec 	bl	10001400 <XMC_UART_CH_Transmit>
10001628:	3501      	adds	r5, #1
1000162a:	e7ec      	b.n	10001606 <UART_Transmit+0x3e>
1000162c:	2b00      	cmp	r3, #0
1000162e:	d005      	beq.n	1000163c <UART_Transmit+0x74>
10001630:	6822      	ldr	r2, [r4, #0]
10001632:	1c13      	adds	r3, r2, #0
10001634:	33fc      	adds	r3, #252	; 0xfc
10001636:	699b      	ldr	r3, [r3, #24]
10001638:	051b      	lsls	r3, r3, #20
1000163a:	d5fa      	bpl.n	10001632 <UART_Transmit+0x6a>
1000163c:	2300      	movs	r3, #0
1000163e:	68a2      	ldr	r2, [r4, #8]
10001640:	7613      	strb	r3, [r2, #24]
10001642:	1c18      	adds	r0, r3, #0
10001644:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

10001646 <UART_Receive>:
10001646:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
10001648:	6844      	ldr	r4, [r0, #4]
1000164a:	1ce3      	adds	r3, r4, #3
1000164c:	7fde      	ldrb	r6, [r3, #31]
1000164e:	2304      	movs	r3, #4
10001650:	2e02      	cmp	r6, #2
10001652:	d134      	bne.n	100016be <UART_Receive+0x78>
10001654:	2303      	movs	r3, #3
10001656:	2900      	cmp	r1, #0
10001658:	d031      	beq.n	100016be <UART_Receive+0x78>
1000165a:	2a00      	cmp	r2, #0
1000165c:	d02f      	beq.n	100016be <UART_Receive+0x78>
1000165e:	6885      	ldr	r5, [r0, #8]
10001660:	1c33      	adds	r3, r6, #0
10001662:	7e6f      	ldrb	r7, [r5, #25]
10001664:	2f00      	cmp	r7, #0
10001666:	d12a      	bne.n	100016be <UART_Receive+0x78>
10001668:	3b01      	subs	r3, #1
1000166a:	766b      	strb	r3, [r5, #25]
1000166c:	3405      	adds	r4, #5
1000166e:	7fe3      	ldrb	r3, [r4, #31]
10001670:	2b00      	cmp	r3, #0
10001672:	d004      	beq.n	1000167e <UART_Receive+0x38>
10001674:	2480      	movs	r4, #128	; 0x80
10001676:	6803      	ldr	r3, [r0, #0]
10001678:	01e4      	lsls	r4, r4, #7
1000167a:	33fc      	adds	r3, #252	; 0xfc
1000167c:	61dc      	str	r4, [r3, #28]
1000167e:	1c05      	adds	r5, r0, #0
10001680:	1c0c      	adds	r4, r1, #0
10001682:	188e      	adds	r6, r1, r2
10001684:	42b4      	cmp	r4, r6
10001686:	d017      	beq.n	100016b8 <UART_Receive+0x72>
10001688:	686b      	ldr	r3, [r5, #4]
1000168a:	3305      	adds	r3, #5
1000168c:	7fda      	ldrb	r2, [r3, #31]
1000168e:	682b      	ldr	r3, [r5, #0]
10001690:	2a00      	cmp	r2, #0
10001692:	d005      	beq.n	100016a0 <UART_Receive+0x5a>
10001694:	1c1a      	adds	r2, r3, #0
10001696:	32fc      	adds	r2, #252	; 0xfc
10001698:	6992      	ldr	r2, [r2, #24]
1000169a:	0712      	lsls	r2, r2, #28
1000169c:	d4fa      	bmi.n	10001694 <UART_Receive+0x4e>
1000169e:	e005      	b.n	100016ac <UART_Receive+0x66>
100016a0:	22c0      	movs	r2, #192	; 0xc0
100016a2:	6c99      	ldr	r1, [r3, #72]	; 0x48
100016a4:	0212      	lsls	r2, r2, #8
100016a6:	4211      	tst	r1, r2
100016a8:	d0fa      	beq.n	100016a0 <UART_Receive+0x5a>
100016aa:	64da      	str	r2, [r3, #76]	; 0x4c
100016ac:	6828      	ldr	r0, [r5, #0]
100016ae:	f7ff febe 	bl	1000142e <XMC_UART_CH_GetReceivedData>
100016b2:	7020      	strb	r0, [r4, #0]
100016b4:	3401      	adds	r4, #1
100016b6:	e7e5      	b.n	10001684 <UART_Receive+0x3e>
100016b8:	2300      	movs	r3, #0
100016ba:	68aa      	ldr	r2, [r5, #8]
100016bc:	7653      	strb	r3, [r2, #25]
100016be:	1c18      	adds	r0, r3, #0
100016c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

100016c4 <UART_0_init>:
100016c4:	b538      	push	{r3, r4, r5, lr}
100016c6:	2490      	movs	r4, #144	; 0x90
100016c8:	4d1a      	ldr	r5, [pc, #104]	; (10001734 <UART_0_init+0x70>)
100016ca:	05e4      	lsls	r4, r4, #23
100016cc:	1c28      	adds	r0, r5, #0
100016ce:	4a1a      	ldr	r2, [pc, #104]	; (10001738 <UART_0_init+0x74>)
100016d0:	2102      	movs	r1, #2
100016d2:	f7ff fd21 	bl	10001118 <XMC_GPIO_Init>
100016d6:	1c20      	adds	r0, r4, #0
100016d8:	4918      	ldr	r1, [pc, #96]	; (1000173c <UART_0_init+0x78>)
100016da:	f7ff fe5a 	bl	10001392 <XMC_UART_CH_Init>
100016de:	2207      	movs	r2, #7
100016e0:	2106      	movs	r1, #6
100016e2:	69e3      	ldr	r3, [r4, #28]
100016e4:	1c20      	adds	r0, r4, #0
100016e6:	4393      	bics	r3, r2
100016e8:	430b      	orrs	r3, r1
100016ea:	61e3      	str	r3, [r4, #28]
100016ec:	6aa3      	ldr	r3, [r4, #40]	; 0x28
100016ee:	310a      	adds	r1, #10
100016f0:	4393      	bics	r3, r2
100016f2:	62a3      	str	r3, [r4, #40]	; 0x28
100016f4:	6b23      	ldr	r3, [r4, #48]	; 0x30
100016f6:	4393      	bics	r3, r2
100016f8:	6323      	str	r3, [r4, #48]	; 0x30
100016fa:	3a03      	subs	r2, #3
100016fc:	2301      	movs	r3, #1
100016fe:	f7ff ff07 	bl	10001510 <XMC_USIC_CH_TXFIFO_Configure>
10001702:	1c20      	adds	r0, r4, #0
10001704:	2100      	movs	r1, #0
10001706:	2204      	movs	r2, #4
10001708:	230f      	movs	r3, #15
1000170a:	f7ff ff15 	bl	10001538 <XMC_USIC_CH_RXFIFO_Configure>
1000170e:	220f      	movs	r2, #15
10001710:	6c23      	ldr	r3, [r4, #64]	; 0x40
10001712:	1c28      	adds	r0, r5, #0
10001714:	4393      	bics	r3, r2
10001716:	3a0d      	subs	r2, #13
10001718:	4313      	orrs	r3, r2
1000171a:	6423      	str	r3, [r4, #64]	; 0x40
1000171c:	2101      	movs	r1, #1
1000171e:	4a08      	ldr	r2, [pc, #32]	; (10001740 <UART_0_init+0x7c>)
10001720:	f7ff fcfa 	bl	10001118 <XMC_GPIO_Init>
10001724:	1c20      	adds	r0, r4, #0
10001726:	2110      	movs	r1, #16
10001728:	2200      	movs	r2, #0
1000172a:	f7ff ff1d 	bl	10001568 <XMC_USIC_CH_SetInterruptNodePointer>
1000172e:	2000      	movs	r0, #0
10001730:	bd38      	pop	{r3, r4, r5, pc}
10001732:	46c0      	nop			; (mov r8, r8)
10001734:	40040200 	.word	0x40040200
10001738:	100025a8 	.word	0x100025a8
1000173c:	100025c4 	.word	0x100025c4
10001740:	100025bc 	.word	0x100025bc

10001744 <SPI_CONFIG_Init>:
10001744:	b508      	push	{r3, lr}
10001746:	6843      	ldr	r3, [r0, #4]
10001748:	685b      	ldr	r3, [r3, #4]
1000174a:	4798      	blx	r3
1000174c:	2000      	movs	r0, #0
1000174e:	bd08      	pop	{r3, pc}

10001750 <SPI_CONFIG_0_lInit>:
10001750:	b538      	push	{r3, r4, r5, lr}
10001752:	4c2e      	ldr	r4, [pc, #184]	; (1000180c <SPI_CONFIG_0_lInit+0xbc>)
10001754:	492e      	ldr	r1, [pc, #184]	; (10001810 <SPI_CONFIG_0_lInit+0xc0>)
10001756:	1c20      	adds	r0, r4, #0
10001758:	f7ff fdb6 	bl	100012c8 <XMC_SPI_CH_Init>
1000175c:	6b62      	ldr	r2, [r4, #52]	; 0x34
1000175e:	4b2d      	ldr	r3, [pc, #180]	; (10001814 <SPI_CONFIG_0_lInit+0xc4>)
10001760:	2150      	movs	r1, #80	; 0x50
10001762:	4013      	ands	r3, r2
10001764:	22f0      	movs	r2, #240	; 0xf0
10001766:	0312      	lsls	r2, r2, #12
10001768:	4313      	orrs	r3, r2
1000176a:	6363      	str	r3, [r4, #52]	; 0x34
1000176c:	23f0      	movs	r3, #240	; 0xf0
1000176e:	6b62      	ldr	r2, [r4, #52]	; 0x34
10001770:	051b      	lsls	r3, r3, #20
10001772:	4313      	orrs	r3, r2
10001774:	2201      	movs	r2, #1
10001776:	2510      	movs	r5, #16
10001778:	6363      	str	r3, [r4, #52]	; 0x34
1000177a:	6b63      	ldr	r3, [r4, #52]	; 0x34
1000177c:	1c20      	adds	r0, r4, #0
1000177e:	4313      	orrs	r3, r2
10001780:	6363      	str	r3, [r4, #52]	; 0x34
10001782:	69e3      	ldr	r3, [r4, #28]
10001784:	3206      	adds	r2, #6
10001786:	438b      	bics	r3, r1
10001788:	432b      	orrs	r3, r5
1000178a:	61e3      	str	r3, [r4, #28]
1000178c:	69e3      	ldr	r3, [r4, #28]
1000178e:	4393      	bics	r3, r2
10001790:	61e3      	str	r3, [r4, #28]
10001792:	6aa3      	ldr	r3, [r4, #40]	; 0x28
10001794:	438b      	bics	r3, r1
10001796:	432b      	orrs	r3, r5
10001798:	62a3      	str	r3, [r4, #40]	; 0x28
1000179a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
1000179c:	4393      	bics	r3, r2
1000179e:	62a3      	str	r3, [r4, #40]	; 0x28
100017a0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
100017a2:	438b      	bics	r3, r1
100017a4:	432b      	orrs	r3, r5
100017a6:	62e3      	str	r3, [r4, #44]	; 0x2c
100017a8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
100017aa:	4393      	bics	r3, r2
100017ac:	62e3      	str	r3, [r4, #44]	; 0x2c
100017ae:	6b23      	ldr	r3, [r4, #48]	; 0x30
100017b0:	438b      	bics	r3, r1
100017b2:	432b      	orrs	r3, r5
100017b4:	6323      	str	r3, [r4, #48]	; 0x30
100017b6:	6b23      	ldr	r3, [r4, #48]	; 0x30
100017b8:	4393      	bics	r3, r2
100017ba:	6323      	str	r3, [r4, #48]	; 0x30
100017bc:	6be3      	ldr	r3, [r4, #60]	; 0x3c
100017be:	3201      	adds	r2, #1
100017c0:	4393      	bics	r3, r2
100017c2:	63e3      	str	r3, [r4, #60]	; 0x3c
100017c4:	6962      	ldr	r2, [r4, #20]
100017c6:	4b14      	ldr	r3, [pc, #80]	; (10001818 <SPI_CONFIG_0_lInit+0xc8>)
100017c8:	4013      	ands	r3, r2
100017ca:	22c0      	movs	r2, #192	; 0xc0
100017cc:	0612      	lsls	r2, r2, #24
100017ce:	4313      	orrs	r3, r2
100017d0:	6163      	str	r3, [r4, #20]
100017d2:	f7ff fda5 	bl	10001320 <XMC_SPI_CH_DisableSlaveSelect>
100017d6:	2304      	movs	r3, #4
100017d8:	6be2      	ldr	r2, [r4, #60]	; 0x3c
100017da:	1c29      	adds	r1, r5, #0
100017dc:	4313      	orrs	r3, r2
100017de:	2202      	movs	r2, #2
100017e0:	63e3      	str	r3, [r4, #60]	; 0x3c
100017e2:	6be3      	ldr	r3, [r4, #60]	; 0x3c
100017e4:	1c20      	adds	r0, r4, #0
100017e6:	4313      	orrs	r3, r2
100017e8:	63e3      	str	r3, [r4, #60]	; 0x3c
100017ea:	6962      	ldr	r2, [r4, #20]
100017ec:	4b0b      	ldr	r3, [pc, #44]	; (1000181c <SPI_CONFIG_0_lInit+0xcc>)
100017ee:	4013      	ands	r3, r2
100017f0:	22a0      	movs	r2, #160	; 0xa0
100017f2:	00d2      	lsls	r2, r2, #3
100017f4:	4313      	orrs	r3, r2
100017f6:	6163      	str	r3, [r4, #20]
100017f8:	2200      	movs	r2, #0
100017fa:	f7ff feb5 	bl	10001568 <XMC_USIC_CH_SetInterruptNodePointer>
100017fe:	2180      	movs	r1, #128	; 0x80
10001800:	1c20      	adds	r0, r4, #0
10001802:	0249      	lsls	r1, r1, #9
10001804:	f7ff fd82 	bl	1000130c <XMC_SPI_CH_EnableSlaveSelect>
10001808:	bd38      	pop	{r3, r4, r5, pc}
1000180a:	46c0      	nop			; (mov r8, r8)
1000180c:	48000200 	.word	0x48000200
10001810:	2000052c 	.word	0x2000052c
10001814:	ffc0ffff 	.word	0xffc0ffff
10001818:	2fffffff 	.word	0x2fffffff
1000181c:	ffff80ff 	.word	0xffff80ff

10001820 <DIGITAL_IO_Init>:
10001820:	b510      	push	{r4, lr}
10001822:	1c04      	adds	r4, r0, #0
10001824:	7b01      	ldrb	r1, [r0, #12]
10001826:	1d02      	adds	r2, r0, #4
10001828:	6800      	ldr	r0, [r0, #0]
1000182a:	f7ff fc75 	bl	10001118 <XMC_GPIO_Init>
1000182e:	6820      	ldr	r0, [r4, #0]
10001830:	7b21      	ldrb	r1, [r4, #12]
10001832:	7b62      	ldrb	r2, [r4, #13]
10001834:	f7ff fd3a 	bl	100012ac <XMC_GPIO_SetHardwareControl>
10001838:	2000      	movs	r0, #0
1000183a:	bd10      	pop	{r4, pc}

1000183c <CLOCK_XMC1_Init>:
1000183c:	7803      	ldrb	r3, [r0, #0]
1000183e:	2b00      	cmp	r3, #0
10001840:	d101      	bne.n	10001846 <CLOCK_XMC1_Init+0xa>
10001842:	3301      	adds	r3, #1
10001844:	7003      	strb	r3, [r0, #0]
10001846:	2000      	movs	r0, #0
10001848:	4770      	bx	lr
	...

1000184c <SystemCoreClockSetup>:
1000184c:	b530      	push	{r4, r5, lr}
1000184e:	b085      	sub	sp, #20
10001850:	a801      	add	r0, sp, #4
10001852:	1c02      	adds	r2, r0, #0
10001854:	4b03      	ldr	r3, [pc, #12]	; (10001864 <SystemCoreClockSetup+0x18>)
10001856:	cb32      	ldmia	r3!, {r1, r4, r5}
10001858:	c232      	stmia	r2!, {r1, r4, r5}
1000185a:	f7ff fd05 	bl	10001268 <XMC_SCU_CLOCK_Init>
1000185e:	b005      	add	sp, #20
10001860:	bd30      	pop	{r4, r5, pc}
10001862:	46c0      	nop			; (mov r8, r8)
10001864:	10002664 	.word	0x10002664

10001868 <DAVE_Init>:
10001868:	b508      	push	{r3, lr}
1000186a:	4816      	ldr	r0, [pc, #88]	; (100018c4 <DAVE_Init+0x5c>)
1000186c:	f7ff ffe6 	bl	1000183c <CLOCK_XMC1_Init>
10001870:	2800      	cmp	r0, #0
10001872:	d125      	bne.n	100018c0 <DAVE_Init+0x58>
10001874:	4814      	ldr	r0, [pc, #80]	; (100018c8 <DAVE_Init+0x60>)
10001876:	f7ff fea2 	bl	100015be <UART_Init>
1000187a:	2800      	cmp	r0, #0
1000187c:	d120      	bne.n	100018c0 <DAVE_Init+0x58>
1000187e:	4813      	ldr	r0, [pc, #76]	; (100018cc <DAVE_Init+0x64>)
10001880:	f7ff ff60 	bl	10001744 <SPI_CONFIG_Init>
10001884:	2800      	cmp	r0, #0
10001886:	d11b      	bne.n	100018c0 <DAVE_Init+0x58>
10001888:	4811      	ldr	r0, [pc, #68]	; (100018d0 <DAVE_Init+0x68>)
1000188a:	f7ff ffc9 	bl	10001820 <DIGITAL_IO_Init>
1000188e:	2800      	cmp	r0, #0
10001890:	d116      	bne.n	100018c0 <DAVE_Init+0x58>
10001892:	4810      	ldr	r0, [pc, #64]	; (100018d4 <DAVE_Init+0x6c>)
10001894:	f7ff ffc4 	bl	10001820 <DIGITAL_IO_Init>
10001898:	2800      	cmp	r0, #0
1000189a:	d111      	bne.n	100018c0 <DAVE_Init+0x58>
1000189c:	480e      	ldr	r0, [pc, #56]	; (100018d8 <DAVE_Init+0x70>)
1000189e:	f7ff ffbf 	bl	10001820 <DIGITAL_IO_Init>
100018a2:	2800      	cmp	r0, #0
100018a4:	d10c      	bne.n	100018c0 <DAVE_Init+0x58>
100018a6:	480d      	ldr	r0, [pc, #52]	; (100018dc <DAVE_Init+0x74>)
100018a8:	f7ff ffba 	bl	10001820 <DIGITAL_IO_Init>
100018ac:	2800      	cmp	r0, #0
100018ae:	d107      	bne.n	100018c0 <DAVE_Init+0x58>
100018b0:	480b      	ldr	r0, [pc, #44]	; (100018e0 <DAVE_Init+0x78>)
100018b2:	f7ff ffb5 	bl	10001820 <DIGITAL_IO_Init>
100018b6:	2800      	cmp	r0, #0
100018b8:	d102      	bne.n	100018c0 <DAVE_Init+0x58>
100018ba:	480a      	ldr	r0, [pc, #40]	; (100018e4 <DAVE_Init+0x7c>)
100018bc:	f7ff ffb0 	bl	10001820 <DIGITAL_IO_Init>
100018c0:	bd08      	pop	{r3, pc}
100018c2:	46c0      	nop			; (mov r8, r8)
100018c4:	20000608 	.word	0x20000608
100018c8:	20000520 	.word	0x20000520
100018cc:	20000534 	.word	0x20000534
100018d0:	10002604 	.word	0x10002604
100018d4:	10002614 	.word	0x10002614
100018d8:	10002624 	.word	0x10002624
100018dc:	10002634 	.word	0x10002634
100018e0:	10002644 	.word	0x10002644
100018e4:	10002654 	.word	0x10002654

100018e8 <AD9833_WaitEndSPI>:
100018e8:	4b02      	ldr	r3, [pc, #8]	; (100018f4 <AD9833_WaitEndSPI+0xc>)
100018ea:	681a      	ldr	r2, [r3, #0]
100018ec:	6c93      	ldr	r3, [r2, #72]	; 0x48
100018ee:	04db      	lsls	r3, r3, #19
100018f0:	d5fc      	bpl.n	100018ec <AD9833_WaitEndSPI+0x4>
100018f2:	4770      	bx	lr
100018f4:	20000534 	.word	0x20000534

100018f8 <AD9833_StartSPI>:
100018f8:	b510      	push	{r4, lr}
100018fa:	4c05      	ldr	r4, [pc, #20]	; (10001910 <AD9833_StartSPI+0x18>)
100018fc:	6820      	ldr	r0, [r4, #0]
100018fe:	f7ff fd0f 	bl	10001320 <XMC_SPI_CH_DisableSlaveSelect>
10001902:	2180      	movs	r1, #128	; 0x80
10001904:	6820      	ldr	r0, [r4, #0]
10001906:	0249      	lsls	r1, r1, #9
10001908:	f7ff fd00 	bl	1000130c <XMC_SPI_CH_EnableSlaveSelect>
1000190c:	bd10      	pop	{r4, pc}
1000190e:	46c0      	nop			; (mov r8, r8)
10001910:	20000534 	.word	0x20000534

10001914 <AD9833_Reset>:
10001914:	2280      	movs	r2, #128	; 0x80
10001916:	2184      	movs	r1, #132	; 0x84
10001918:	b508      	push	{r3, lr}
1000191a:	4b05      	ldr	r3, [pc, #20]	; (10001930 <AD9833_Reset+0x1c>)
1000191c:	0152      	lsls	r2, r2, #5
1000191e:	6818      	ldr	r0, [r3, #0]
10001920:	0189      	lsls	r1, r1, #6
10001922:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
10001924:	4313      	orrs	r3, r2
10001926:	64c3      	str	r3, [r0, #76]	; 0x4c
10001928:	2200      	movs	r2, #0
1000192a:	f7ff fd05 	bl	10001338 <XMC_SPI_CH_Transmit>
1000192e:	bd08      	pop	{r3, pc}
10001930:	20000534 	.word	0x20000534

10001934 <AD9833_SetFreq>:
10001934:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
10001936:	2580      	movs	r5, #128	; 0x80
10001938:	2800      	cmp	r0, #0
1000193a:	d001      	beq.n	10001940 <AD9833_SetFreq+0xc>
1000193c:	022d      	lsls	r5, r5, #8
1000193e:	e000      	b.n	10001942 <AD9833_SetFreq+0xe>
10001940:	01ed      	lsls	r5, r5, #7
10001942:	090b      	lsrs	r3, r1, #4
10001944:	0708      	lsls	r0, r1, #28
10001946:	4a11      	ldr	r2, [pc, #68]	; (1000198c <AD9833_SetFreq+0x58>)
10001948:	1c19      	adds	r1, r3, #0
1000194a:	2300      	movs	r3, #0
1000194c:	f000 fa1c 	bl	10001d88 <__aeabi_uldivmod>
10001950:	2680      	movs	r6, #128	; 0x80
10001952:	1c01      	adds	r1, r0, #0
10001954:	4f0e      	ldr	r7, [pc, #56]	; (10001990 <AD9833_SetFreq+0x5c>)
10001956:	0b84      	lsrs	r4, r0, #14
10001958:	6838      	ldr	r0, [r7, #0]
1000195a:	0176      	lsls	r6, r6, #5
1000195c:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
1000195e:	0489      	lsls	r1, r1, #18
10001960:	4333      	orrs	r3, r6
10001962:	0c89      	lsrs	r1, r1, #18
10001964:	4329      	orrs	r1, r5
10001966:	64c3      	str	r3, [r0, #76]	; 0x4c
10001968:	2200      	movs	r2, #0
1000196a:	f7ff fce5 	bl	10001338 <XMC_SPI_CH_Transmit>
1000196e:	f7ff ffbb 	bl	100018e8 <AD9833_WaitEndSPI>
10001972:	6838      	ldr	r0, [r7, #0]
10001974:	b2a4      	uxth	r4, r4
10001976:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
10001978:	432c      	orrs	r4, r5
1000197a:	431e      	orrs	r6, r3
1000197c:	64c6      	str	r6, [r0, #76]	; 0x4c
1000197e:	1c21      	adds	r1, r4, #0
10001980:	2200      	movs	r2, #0
10001982:	f7ff fcd9 	bl	10001338 <XMC_SPI_CH_Transmit>
10001986:	f7ff ffaf 	bl	100018e8 <AD9833_WaitEndSPI>
1000198a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1000198c:	017d7840 	.word	0x017d7840
10001990:	20000534 	.word	0x20000534

10001994 <AD9833_SetPhase>:
10001994:	b508      	push	{r3, lr}
10001996:	230b      	movs	r3, #11
10001998:	2280      	movs	r2, #128	; 0x80
1000199a:	4359      	muls	r1, r3
1000199c:	4b07      	ldr	r3, [pc, #28]	; (100019bc <AD9833_SetPhase+0x28>)
1000199e:	0152      	lsls	r2, r2, #5
100019a0:	6818      	ldr	r0, [r3, #0]
100019a2:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
100019a4:	4313      	orrs	r3, r2
100019a6:	64c3      	str	r3, [r0, #76]	; 0x4c
100019a8:	4b05      	ldr	r3, [pc, #20]	; (100019c0 <AD9833_SetPhase+0x2c>)
100019aa:	2200      	movs	r2, #0
100019ac:	4319      	orrs	r1, r3
100019ae:	b289      	uxth	r1, r1
100019b0:	f7ff fcc2 	bl	10001338 <XMC_SPI_CH_Transmit>
100019b4:	f7ff ff98 	bl	100018e8 <AD9833_WaitEndSPI>
100019b8:	bd08      	pop	{r3, pc}
100019ba:	46c0      	nop			; (mov r8, r8)
100019bc:	20000534 	.word	0x20000534
100019c0:	ffffc000 	.word	0xffffc000

100019c4 <AD9833_SelFreqPhase>:
100019c4:	b508      	push	{r3, lr}
100019c6:	23a0      	movs	r3, #160	; 0xa0
100019c8:	2801      	cmp	r0, #1
100019ca:	d000      	beq.n	100019ce <AD9833_SelFreqPhase+0xa>
100019cc:	2380      	movs	r3, #128	; 0x80
100019ce:	019b      	lsls	r3, r3, #6
100019d0:	2900      	cmp	r1, #0
100019d2:	d005      	beq.n	100019e0 <AD9833_SelFreqPhase+0x1c>
100019d4:	2901      	cmp	r1, #1
100019d6:	d105      	bne.n	100019e4 <AD9833_SelFreqPhase+0x20>
100019d8:	2180      	movs	r1, #128	; 0x80
100019da:	00c9      	lsls	r1, r1, #3
100019dc:	430b      	orrs	r3, r1
100019de:	e001      	b.n	100019e4 <AD9833_SelFreqPhase+0x20>
100019e0:	490b      	ldr	r1, [pc, #44]	; (10001a10 <AD9833_SelFreqPhase+0x4c>)
100019e2:	400b      	ands	r3, r1
100019e4:	2a01      	cmp	r2, #1
100019e6:	d003      	beq.n	100019f0 <AD9833_SelFreqPhase+0x2c>
100019e8:	2a02      	cmp	r2, #2
100019ea:	d103      	bne.n	100019f4 <AD9833_SelFreqPhase+0x30>
100019ec:	2228      	movs	r2, #40	; 0x28
100019ee:	e000      	b.n	100019f2 <AD9833_SelFreqPhase+0x2e>
100019f0:	2202      	movs	r2, #2
100019f2:	4313      	orrs	r3, r2
100019f4:	2180      	movs	r1, #128	; 0x80
100019f6:	4a07      	ldr	r2, [pc, #28]	; (10001a14 <AD9833_SelFreqPhase+0x50>)
100019f8:	0149      	lsls	r1, r1, #5
100019fa:	6810      	ldr	r0, [r2, #0]
100019fc:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
100019fe:	430a      	orrs	r2, r1
10001a00:	64c2      	str	r2, [r0, #76]	; 0x4c
10001a02:	1c19      	adds	r1, r3, #0
10001a04:	2200      	movs	r2, #0
10001a06:	f7ff fc97 	bl	10001338 <XMC_SPI_CH_Transmit>
10001a0a:	f7ff ff6d 	bl	100018e8 <AD9833_WaitEndSPI>
10001a0e:	bd08      	pop	{r3, pc}
10001a10:	fffffbff 	.word	0xfffffbff
10001a14:	20000534 	.word	0x20000534

10001a18 <MCP41010_StartSPI>:
10001a18:	b510      	push	{r4, lr}
10001a1a:	4c0b      	ldr	r4, [pc, #44]	; (10001a48 <MCP41010_StartSPI+0x30>)
10001a1c:	6820      	ldr	r0, [r4, #0]
10001a1e:	f7ff fc7f 	bl	10001320 <XMC_SPI_CH_DisableSlaveSelect>
10001a22:	2180      	movs	r1, #128	; 0x80
10001a24:	6820      	ldr	r0, [r4, #0]
10001a26:	0289      	lsls	r1, r1, #10
10001a28:	f7ff fc70 	bl	1000130c <XMC_SPI_CH_EnableSlaveSelect>
10001a2c:	4b07      	ldr	r3, [pc, #28]	; (10001a4c <MCP41010_StartSPI+0x34>)
10001a2e:	2280      	movs	r2, #128	; 0x80
10001a30:	7b18      	ldrb	r0, [r3, #12]
10001a32:	6819      	ldr	r1, [r3, #0]
10001a34:	2301      	movs	r3, #1
10001a36:	0252      	lsls	r2, r2, #9
10001a38:	4082      	lsls	r2, r0
10001a3a:	4083      	lsls	r3, r0
10001a3c:	604a      	str	r2, [r1, #4]
10001a3e:	6a4a      	ldr	r2, [r1, #36]	; 0x24
10001a40:	421a      	tst	r2, r3
10001a42:	d1fc      	bne.n	10001a3e <MCP41010_StartSPI+0x26>
10001a44:	bd10      	pop	{r4, pc}
10001a46:	46c0      	nop			; (mov r8, r8)
10001a48:	20000534 	.word	0x20000534
10001a4c:	10002634 	.word	0x10002634

10001a50 <MCP41010_set>:
10001a50:	b538      	push	{r3, r4, r5, lr}
10001a52:	2480      	movs	r4, #128	; 0x80
10001a54:	2188      	movs	r1, #136	; 0x88
10001a56:	1c03      	adds	r3, r0, #0
10001a58:	4d0a      	ldr	r5, [pc, #40]	; (10001a84 <MCP41010_set+0x34>)
10001a5a:	0164      	lsls	r4, r4, #5
10001a5c:	6828      	ldr	r0, [r5, #0]
10001a5e:	0149      	lsls	r1, r1, #5
10001a60:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
10001a62:	4319      	orrs	r1, r3
10001a64:	4322      	orrs	r2, r4
10001a66:	64c2      	str	r2, [r0, #76]	; 0x4c
10001a68:	2200      	movs	r2, #0
10001a6a:	f7ff fc65 	bl	10001338 <XMC_SPI_CH_Transmit>
10001a6e:	682a      	ldr	r2, [r5, #0]
10001a70:	6c93      	ldr	r3, [r2, #72]	; 0x48
10001a72:	4223      	tst	r3, r4
10001a74:	d0fc      	beq.n	10001a70 <MCP41010_set+0x20>
10001a76:	4b04      	ldr	r3, [pc, #16]	; (10001a88 <MCP41010_set+0x38>)
10001a78:	681a      	ldr	r2, [r3, #0]
10001a7a:	7b19      	ldrb	r1, [r3, #12]
10001a7c:	2301      	movs	r3, #1
10001a7e:	408b      	lsls	r3, r1
10001a80:	6053      	str	r3, [r2, #4]
10001a82:	bd38      	pop	{r3, r4, r5, pc}
10001a84:	20000534 	.word	0x20000534
10001a88:	10002634 	.word	0x10002634

10001a8c <main>:
10001a8c:	b5f0      	push	{r4, r5, r6, r7, lr}
10001a8e:	b08d      	sub	sp, #52	; 0x34
10001a90:	f7ff feea 	bl	10001868 <DAVE_Init>
10001a94:	220f      	movs	r2, #15
10001a96:	2401      	movs	r4, #1
10001a98:	2180      	movs	r1, #128	; 0x80
10001a9a:	4b68      	ldr	r3, [pc, #416]	; (10001c3c <main+0x1b0>)
10001a9c:	1c05      	adds	r5, r0, #0
10001a9e:	6818      	ldr	r0, [r3, #0]
10001aa0:	0149      	lsls	r1, r1, #5
10001aa2:	6c03      	ldr	r3, [r0, #64]	; 0x40
10001aa4:	4393      	bics	r3, r2
10001aa6:	4323      	orrs	r3, r4
10001aa8:	6403      	str	r3, [r0, #64]	; 0x40
10001aaa:	f7ff fc66 	bl	1000137a <XMC_SPI_CH_EnableEvent>
10001aae:	1c21      	adds	r1, r4, #0
10001ab0:	4b63      	ldr	r3, [pc, #396]	; (10001c40 <main+0x1b4>)
10001ab2:	681a      	ldr	r2, [r3, #0]
10001ab4:	7b1b      	ldrb	r3, [r3, #12]
10001ab6:	4099      	lsls	r1, r3
10001ab8:	4b62      	ldr	r3, [pc, #392]	; (10001c44 <main+0x1b8>)
10001aba:	6051      	str	r1, [r2, #4]
10001abc:	7b1e      	ldrb	r6, [r3, #12]
10001abe:	681a      	ldr	r2, [r3, #0]
10001ac0:	2380      	movs	r3, #128	; 0x80
10001ac2:	025b      	lsls	r3, r3, #9
10001ac4:	9201      	str	r2, [sp, #4]
10001ac6:	1c1a      	adds	r2, r3, #0
10001ac8:	40b2      	lsls	r2, r6
10001aca:	9202      	str	r2, [sp, #8]
10001acc:	9902      	ldr	r1, [sp, #8]
10001ace:	9a01      	ldr	r2, [sp, #4]
10001ad0:	6051      	str	r1, [r2, #4]
10001ad2:	4a5d      	ldr	r2, [pc, #372]	; (10001c48 <main+0x1bc>)
10001ad4:	6811      	ldr	r1, [r2, #0]
10001ad6:	7b12      	ldrb	r2, [r2, #12]
10001ad8:	4093      	lsls	r3, r2
10001ada:	604b      	str	r3, [r1, #4]
10001adc:	42a5      	cmp	r5, r4
10001ade:	d100      	bne.n	10001ae2 <main+0x56>
10001ae0:	e7fe      	b.n	10001ae0 <main+0x54>
10001ae2:	f7ff ff09 	bl	100018f8 <AD9833_StartSPI>
10001ae6:	f7ff ff15 	bl	10001914 <AD9833_Reset>
10001aea:	4d58      	ldr	r5, [pc, #352]	; (10001c4c <main+0x1c0>)
10001aec:	2217      	movs	r2, #23
10001aee:	1c28      	adds	r0, r5, #0
10001af0:	4957      	ldr	r1, [pc, #348]	; (10001c50 <main+0x1c4>)
10001af2:	f7ff fd69 	bl	100015c8 <UART_Transmit>
10001af6:	40b4      	lsls	r4, r6
10001af8:	2200      	movs	r2, #0
10001afa:	ab06      	add	r3, sp, #24
10001afc:	71da      	strb	r2, [r3, #7]
10001afe:	9405      	str	r4, [sp, #20]
10001b00:	9504      	str	r5, [sp, #16]
10001b02:	4c52      	ldr	r4, [pc, #328]	; (10001c4c <main+0x1c0>)
10001b04:	ab06      	add	r3, sp, #24
10001b06:	1ddd      	adds	r5, r3, #7
10001b08:	1c20      	adds	r0, r4, #0
10001b0a:	1c29      	adds	r1, r5, #0
10001b0c:	2201      	movs	r2, #1
10001b0e:	f7ff fd9a 	bl	10001646 <UART_Receive>
10001b12:	9003      	str	r0, [sp, #12]
10001b14:	2800      	cmp	r0, #0
10001b16:	d1f4      	bne.n	10001b02 <main+0x76>
10001b18:	7829      	ldrb	r1, [r5, #0]
10001b1a:	290a      	cmp	r1, #10
10001b1c:	d0f1      	beq.n	10001b02 <main+0x76>
10001b1e:	4f4d      	ldr	r7, [pc, #308]	; (10001c54 <main+0x1c8>)
10001b20:	4e4d      	ldr	r6, [pc, #308]	; (10001c58 <main+0x1cc>)
10001b22:	783b      	ldrb	r3, [r7, #0]
10001b24:	6820      	ldr	r0, [r4, #0]
10001b26:	54f1      	strb	r1, [r6, r3]
10001b28:	b289      	uxth	r1, r1
10001b2a:	f7ff fc69 	bl	10001400 <XMC_UART_CH_Transmit>
10001b2e:	783b      	ldrb	r3, [r7, #0]
10001b30:	1c35      	adds	r5, r6, #0
10001b32:	5cf2      	ldrb	r2, [r6, r3]
10001b34:	2a0d      	cmp	r2, #13
10001b36:	d001      	beq.n	10001b3c <main+0xb0>
10001b38:	2a00      	cmp	r2, #0
10001b3a:	d170      	bne.n	10001c1e <main+0x192>
10001b3c:	7832      	ldrb	r2, [r6, #0]
10001b3e:	2a00      	cmp	r2, #0
10001b40:	d0df      	beq.n	10001b02 <main+0x76>
10001b42:	2400      	movs	r4, #0
10001b44:	54f4      	strb	r4, [r6, r3]
10001b46:	9b04      	ldr	r3, [sp, #16]
10001b48:	210d      	movs	r1, #13
10001b4a:	6818      	ldr	r0, [r3, #0]
10001b4c:	f7ff fc58 	bl	10001400 <XMC_UART_CH_Transmit>
10001b50:	9b04      	ldr	r3, [sp, #16]
10001b52:	210a      	movs	r1, #10
10001b54:	6818      	ldr	r0, [r3, #0]
10001b56:	f7ff fc53 	bl	10001400 <XMC_UART_CH_Transmit>
10001b5a:	4e40      	ldr	r6, [pc, #256]	; (10001c5c <main+0x1d0>)
10001b5c:	4b3d      	ldr	r3, [pc, #244]	; (10001c54 <main+0x1c8>)
10001b5e:	1c28      	adds	r0, r5, #0
10001b60:	1c31      	adds	r1, r6, #0
10001b62:	701c      	strb	r4, [r3, #0]
10001b64:	f000 fb98 	bl	10002298 <strtok>
10001b68:	b2e5      	uxtb	r5, r4
10001b6a:	af08      	add	r7, sp, #32
10001b6c:	2800      	cmp	r0, #0
10001b6e:	d009      	beq.n	10001b84 <main+0xf8>
10001b70:	00a3      	lsls	r3, r4, #2
10001b72:	50f8      	str	r0, [r7, r3]
10001b74:	1c31      	adds	r1, r6, #0
10001b76:	2000      	movs	r0, #0
10001b78:	3401      	adds	r4, #1
10001b7a:	f000 fb8d 	bl	10002298 <strtok>
10001b7e:	2c04      	cmp	r4, #4
10001b80:	d1f2      	bne.n	10001b68 <main+0xdc>
10001b82:	1c25      	adds	r5, r4, #0
10001b84:	f7ff feb8 	bl	100018f8 <AD9833_StartSPI>
10001b88:	2d00      	cmp	r5, #0
10001b8a:	d00f      	beq.n	10001bac <main+0x120>
10001b8c:	6878      	ldr	r0, [r7, #4]
10001b8e:	f000 fb49 	bl	10002224 <atoi>
10001b92:	1c01      	adds	r1, r0, #0
10001b94:	2000      	movs	r0, #0
10001b96:	f7ff fecd 	bl	10001934 <AD9833_SetFreq>
10001b9a:	2d01      	cmp	r5, #1
10001b9c:	d906      	bls.n	10001bac <main+0x120>
10001b9e:	68b8      	ldr	r0, [r7, #8]
10001ba0:	f000 fb40 	bl	10002224 <atoi>
10001ba4:	b281      	uxth	r1, r0
10001ba6:	2000      	movs	r0, #0
10001ba8:	f7ff fef4 	bl	10001994 <AD9833_SetPhase>
10001bac:	9b08      	ldr	r3, [sp, #32]
10001bae:	4e2a      	ldr	r6, [pc, #168]	; (10001c58 <main+0x1cc>)
10001bb0:	2b00      	cmp	r3, #0
10001bb2:	d022      	beq.n	10001bfa <main+0x16e>
10001bb4:	781b      	ldrb	r3, [r3, #0]
10001bb6:	2b73      	cmp	r3, #115	; 0x73
10001bb8:	d007      	beq.n	10001bca <main+0x13e>
10001bba:	2b74      	cmp	r3, #116	; 0x74
10001bbc:	d009      	beq.n	10001bd2 <main+0x146>
10001bbe:	2b71      	cmp	r3, #113	; 0x71
10001bc0:	d110      	bne.n	10001be4 <main+0x158>
10001bc2:	2000      	movs	r0, #0
10001bc4:	2202      	movs	r2, #2
10001bc6:	1c01      	adds	r1, r0, #0
10001bc8:	e006      	b.n	10001bd8 <main+0x14c>
10001bca:	2000      	movs	r0, #0
10001bcc:	1c01      	adds	r1, r0, #0
10001bce:	1c02      	adds	r2, r0, #0
10001bd0:	e002      	b.n	10001bd8 <main+0x14c>
10001bd2:	2000      	movs	r0, #0
10001bd4:	2201      	movs	r2, #1
10001bd6:	1c01      	adds	r1, r0, #0
10001bd8:	f7ff fef4 	bl	100019c4 <AD9833_SelFreqPhase>
10001bdc:	9b01      	ldr	r3, [sp, #4]
10001bde:	9a05      	ldr	r2, [sp, #20]
10001be0:	605a      	str	r2, [r3, #4]
10001be2:	e00a      	b.n	10001bfa <main+0x16e>
10001be4:	f7ff fe96 	bl	10001914 <AD9833_Reset>
10001be8:	2219      	movs	r2, #25
10001bea:	1c30      	adds	r0, r6, #0
10001bec:	2100      	movs	r1, #0
10001bee:	f000 fb4b 	bl	10002288 <memset>
10001bf2:	9b01      	ldr	r3, [sp, #4]
10001bf4:	9a02      	ldr	r2, [sp, #8]
10001bf6:	605a      	str	r2, [r3, #4]
10001bf8:	e783      	b.n	10001b02 <main+0x76>
10001bfa:	247f      	movs	r4, #127	; 0x7f
10001bfc:	2d02      	cmp	r5, #2
10001bfe:	d903      	bls.n	10001c08 <main+0x17c>
10001c00:	980b      	ldr	r0, [sp, #44]	; 0x2c
10001c02:	f000 fb0f 	bl	10002224 <atoi>
10001c06:	b2c4      	uxtb	r4, r0
10001c08:	f7ff ff06 	bl	10001a18 <MCP41010_StartSPI>
10001c0c:	1c20      	adds	r0, r4, #0
10001c0e:	f7ff ff1f 	bl	10001a50 <MCP41010_set>
10001c12:	1c30      	adds	r0, r6, #0
10001c14:	2100      	movs	r1, #0
10001c16:	2219      	movs	r2, #25
10001c18:	f000 fb36 	bl	10002288 <memset>
10001c1c:	e771      	b.n	10001b02 <main+0x76>
10001c1e:	3301      	adds	r3, #1
10001c20:	b2db      	uxtb	r3, r3
10001c22:	703b      	strb	r3, [r7, #0]
10001c24:	2b18      	cmp	r3, #24
10001c26:	d800      	bhi.n	10001c2a <main+0x19e>
10001c28:	e76b      	b.n	10001b02 <main+0x76>
10001c2a:	1c20      	adds	r0, r4, #0
10001c2c:	490c      	ldr	r1, [pc, #48]	; (10001c60 <main+0x1d4>)
10001c2e:	221e      	movs	r2, #30
10001c30:	f7ff fcca 	bl	100015c8 <UART_Transmit>
10001c34:	466b      	mov	r3, sp
10001c36:	7b1b      	ldrb	r3, [r3, #12]
10001c38:	703b      	strb	r3, [r7, #0]
10001c3a:	e762      	b.n	10001b02 <main+0x76>
10001c3c:	20000534 	.word	0x20000534
10001c40:	10002634 	.word	0x10002634
10001c44:	10002644 	.word	0x10002644
10001c48:	10002654 	.word	0x10002654
10001c4c:	20000520 	.word	0x20000520
10001c50:	2000053c 	.word	0x2000053c
10001c54:	20000609 	.word	0x20000609
10001c58:	20000614 	.word	0x20000614
10001c5c:	20000554 	.word	0x20000554
10001c60:	20000556 	.word	0x20000556

10001c64 <__aeabi_uidiv>:
10001c64:	2200      	movs	r2, #0
10001c66:	0843      	lsrs	r3, r0, #1
10001c68:	428b      	cmp	r3, r1
10001c6a:	d374      	bcc.n	10001d56 <__aeabi_uidiv+0xf2>
10001c6c:	0903      	lsrs	r3, r0, #4
10001c6e:	428b      	cmp	r3, r1
10001c70:	d35f      	bcc.n	10001d32 <__aeabi_uidiv+0xce>
10001c72:	0a03      	lsrs	r3, r0, #8
10001c74:	428b      	cmp	r3, r1
10001c76:	d344      	bcc.n	10001d02 <__aeabi_uidiv+0x9e>
10001c78:	0b03      	lsrs	r3, r0, #12
10001c7a:	428b      	cmp	r3, r1
10001c7c:	d328      	bcc.n	10001cd0 <__aeabi_uidiv+0x6c>
10001c7e:	0c03      	lsrs	r3, r0, #16
10001c80:	428b      	cmp	r3, r1
10001c82:	d30d      	bcc.n	10001ca0 <__aeabi_uidiv+0x3c>
10001c84:	22ff      	movs	r2, #255	; 0xff
10001c86:	0209      	lsls	r1, r1, #8
10001c88:	ba12      	rev	r2, r2
10001c8a:	0c03      	lsrs	r3, r0, #16
10001c8c:	428b      	cmp	r3, r1
10001c8e:	d302      	bcc.n	10001c96 <__aeabi_uidiv+0x32>
10001c90:	1212      	asrs	r2, r2, #8
10001c92:	0209      	lsls	r1, r1, #8
10001c94:	d065      	beq.n	10001d62 <__aeabi_uidiv+0xfe>
10001c96:	0b03      	lsrs	r3, r0, #12
10001c98:	428b      	cmp	r3, r1
10001c9a:	d319      	bcc.n	10001cd0 <__aeabi_uidiv+0x6c>
10001c9c:	e000      	b.n	10001ca0 <__aeabi_uidiv+0x3c>
10001c9e:	0a09      	lsrs	r1, r1, #8
10001ca0:	0bc3      	lsrs	r3, r0, #15
10001ca2:	428b      	cmp	r3, r1
10001ca4:	d301      	bcc.n	10001caa <__aeabi_uidiv+0x46>
10001ca6:	03cb      	lsls	r3, r1, #15
10001ca8:	1ac0      	subs	r0, r0, r3
10001caa:	4152      	adcs	r2, r2
10001cac:	0b83      	lsrs	r3, r0, #14
10001cae:	428b      	cmp	r3, r1
10001cb0:	d301      	bcc.n	10001cb6 <__aeabi_uidiv+0x52>
10001cb2:	038b      	lsls	r3, r1, #14
10001cb4:	1ac0      	subs	r0, r0, r3
10001cb6:	4152      	adcs	r2, r2
10001cb8:	0b43      	lsrs	r3, r0, #13
10001cba:	428b      	cmp	r3, r1
10001cbc:	d301      	bcc.n	10001cc2 <__aeabi_uidiv+0x5e>
10001cbe:	034b      	lsls	r3, r1, #13
10001cc0:	1ac0      	subs	r0, r0, r3
10001cc2:	4152      	adcs	r2, r2
10001cc4:	0b03      	lsrs	r3, r0, #12
10001cc6:	428b      	cmp	r3, r1
10001cc8:	d301      	bcc.n	10001cce <__aeabi_uidiv+0x6a>
10001cca:	030b      	lsls	r3, r1, #12
10001ccc:	1ac0      	subs	r0, r0, r3
10001cce:	4152      	adcs	r2, r2
10001cd0:	0ac3      	lsrs	r3, r0, #11
10001cd2:	428b      	cmp	r3, r1
10001cd4:	d301      	bcc.n	10001cda <__aeabi_uidiv+0x76>
10001cd6:	02cb      	lsls	r3, r1, #11
10001cd8:	1ac0      	subs	r0, r0, r3
10001cda:	4152      	adcs	r2, r2
10001cdc:	0a83      	lsrs	r3, r0, #10
10001cde:	428b      	cmp	r3, r1
10001ce0:	d301      	bcc.n	10001ce6 <__aeabi_uidiv+0x82>
10001ce2:	028b      	lsls	r3, r1, #10
10001ce4:	1ac0      	subs	r0, r0, r3
10001ce6:	4152      	adcs	r2, r2
10001ce8:	0a43      	lsrs	r3, r0, #9
10001cea:	428b      	cmp	r3, r1
10001cec:	d301      	bcc.n	10001cf2 <__aeabi_uidiv+0x8e>
10001cee:	024b      	lsls	r3, r1, #9
10001cf0:	1ac0      	subs	r0, r0, r3
10001cf2:	4152      	adcs	r2, r2
10001cf4:	0a03      	lsrs	r3, r0, #8
10001cf6:	428b      	cmp	r3, r1
10001cf8:	d301      	bcc.n	10001cfe <__aeabi_uidiv+0x9a>
10001cfa:	020b      	lsls	r3, r1, #8
10001cfc:	1ac0      	subs	r0, r0, r3
10001cfe:	4152      	adcs	r2, r2
10001d00:	d2cd      	bcs.n	10001c9e <__aeabi_uidiv+0x3a>
10001d02:	09c3      	lsrs	r3, r0, #7
10001d04:	428b      	cmp	r3, r1
10001d06:	d301      	bcc.n	10001d0c <__aeabi_uidiv+0xa8>
10001d08:	01cb      	lsls	r3, r1, #7
10001d0a:	1ac0      	subs	r0, r0, r3
10001d0c:	4152      	adcs	r2, r2
10001d0e:	0983      	lsrs	r3, r0, #6
10001d10:	428b      	cmp	r3, r1
10001d12:	d301      	bcc.n	10001d18 <__aeabi_uidiv+0xb4>
10001d14:	018b      	lsls	r3, r1, #6
10001d16:	1ac0      	subs	r0, r0, r3
10001d18:	4152      	adcs	r2, r2
10001d1a:	0943      	lsrs	r3, r0, #5
10001d1c:	428b      	cmp	r3, r1
10001d1e:	d301      	bcc.n	10001d24 <__aeabi_uidiv+0xc0>
10001d20:	014b      	lsls	r3, r1, #5
10001d22:	1ac0      	subs	r0, r0, r3
10001d24:	4152      	adcs	r2, r2
10001d26:	0903      	lsrs	r3, r0, #4
10001d28:	428b      	cmp	r3, r1
10001d2a:	d301      	bcc.n	10001d30 <__aeabi_uidiv+0xcc>
10001d2c:	010b      	lsls	r3, r1, #4
10001d2e:	1ac0      	subs	r0, r0, r3
10001d30:	4152      	adcs	r2, r2
10001d32:	08c3      	lsrs	r3, r0, #3
10001d34:	428b      	cmp	r3, r1
10001d36:	d301      	bcc.n	10001d3c <__aeabi_uidiv+0xd8>
10001d38:	00cb      	lsls	r3, r1, #3
10001d3a:	1ac0      	subs	r0, r0, r3
10001d3c:	4152      	adcs	r2, r2
10001d3e:	0883      	lsrs	r3, r0, #2
10001d40:	428b      	cmp	r3, r1
10001d42:	d301      	bcc.n	10001d48 <__aeabi_uidiv+0xe4>
10001d44:	008b      	lsls	r3, r1, #2
10001d46:	1ac0      	subs	r0, r0, r3
10001d48:	4152      	adcs	r2, r2
10001d4a:	0843      	lsrs	r3, r0, #1
10001d4c:	428b      	cmp	r3, r1
10001d4e:	d301      	bcc.n	10001d54 <__aeabi_uidiv+0xf0>
10001d50:	004b      	lsls	r3, r1, #1
10001d52:	1ac0      	subs	r0, r0, r3
10001d54:	4152      	adcs	r2, r2
10001d56:	1a41      	subs	r1, r0, r1
10001d58:	d200      	bcs.n	10001d5c <__aeabi_uidiv+0xf8>
10001d5a:	4601      	mov	r1, r0
10001d5c:	4152      	adcs	r2, r2
10001d5e:	4610      	mov	r0, r2
10001d60:	4770      	bx	lr
10001d62:	e7ff      	b.n	10001d64 <__aeabi_uidiv+0x100>
10001d64:	b501      	push	{r0, lr}
10001d66:	2000      	movs	r0, #0
10001d68:	f000 f80c 	bl	10001d84 <__aeabi_idiv0>
10001d6c:	bd02      	pop	{r1, pc}
10001d6e:	46c0      	nop			; (mov r8, r8)

10001d70 <__aeabi_uidivmod>:
10001d70:	2900      	cmp	r1, #0
10001d72:	d0f7      	beq.n	10001d64 <__aeabi_uidiv+0x100>
10001d74:	b503      	push	{r0, r1, lr}
10001d76:	f7ff ff75 	bl	10001c64 <__aeabi_uidiv>
10001d7a:	bc0e      	pop	{r1, r2, r3}
10001d7c:	4342      	muls	r2, r0
10001d7e:	1a89      	subs	r1, r1, r2
10001d80:	4718      	bx	r3
10001d82:	46c0      	nop			; (mov r8, r8)

10001d84 <__aeabi_idiv0>:
10001d84:	4770      	bx	lr
10001d86:	46c0      	nop			; (mov r8, r8)

10001d88 <__aeabi_uldivmod>:
10001d88:	2b00      	cmp	r3, #0
10001d8a:	d111      	bne.n	10001db0 <__aeabi_uldivmod+0x28>
10001d8c:	2a00      	cmp	r2, #0
10001d8e:	d10f      	bne.n	10001db0 <__aeabi_uldivmod+0x28>
10001d90:	2900      	cmp	r1, #0
10001d92:	d100      	bne.n	10001d96 <__aeabi_uldivmod+0xe>
10001d94:	2800      	cmp	r0, #0
10001d96:	d002      	beq.n	10001d9e <__aeabi_uldivmod+0x16>
10001d98:	2100      	movs	r1, #0
10001d9a:	43c9      	mvns	r1, r1
10001d9c:	1c08      	adds	r0, r1, #0
10001d9e:	b407      	push	{r0, r1, r2}
10001da0:	4802      	ldr	r0, [pc, #8]	; (10001dac <__aeabi_uldivmod+0x24>)
10001da2:	a102      	add	r1, pc, #8	; (adr r1, 10001dac <__aeabi_uldivmod+0x24>)
10001da4:	1840      	adds	r0, r0, r1
10001da6:	9002      	str	r0, [sp, #8]
10001da8:	bd03      	pop	{r0, r1, pc}
10001daa:	46c0      	nop			; (mov r8, r8)
10001dac:	ffffffd9 	.word	0xffffffd9
10001db0:	b403      	push	{r0, r1}
10001db2:	4668      	mov	r0, sp
10001db4:	b501      	push	{r0, lr}
10001db6:	9802      	ldr	r0, [sp, #8]
10001db8:	f000 f822 	bl	10001e00 <__gnu_uldivmod_helper>
10001dbc:	9b01      	ldr	r3, [sp, #4]
10001dbe:	469e      	mov	lr, r3
10001dc0:	b002      	add	sp, #8
10001dc2:	bc0c      	pop	{r2, r3}
10001dc4:	4770      	bx	lr
10001dc6:	46c0      	nop			; (mov r8, r8)

10001dc8 <__gnu_ldivmod_helper>:
10001dc8:	b5f0      	push	{r4, r5, r6, r7, lr}
10001dca:	b083      	sub	sp, #12
10001dcc:	1c16      	adds	r6, r2, #0
10001dce:	1c1f      	adds	r7, r3, #0
10001dd0:	9000      	str	r0, [sp, #0]
10001dd2:	9101      	str	r1, [sp, #4]
10001dd4:	f000 f858 	bl	10001e88 <__divdi3>
10001dd8:	1c04      	adds	r4, r0, #0
10001dda:	1c0d      	adds	r5, r1, #0
10001ddc:	1c22      	adds	r2, r4, #0
10001dde:	1c2b      	adds	r3, r5, #0
10001de0:	1c30      	adds	r0, r6, #0
10001de2:	1c39      	adds	r1, r7, #0
10001de4:	f000 f826 	bl	10001e34 <__aeabi_lmul>
10001de8:	9a00      	ldr	r2, [sp, #0]
10001dea:	9b01      	ldr	r3, [sp, #4]
10001dec:	1a12      	subs	r2, r2, r0
10001dee:	418b      	sbcs	r3, r1
10001df0:	9908      	ldr	r1, [sp, #32]
10001df2:	1c20      	adds	r0, r4, #0
10001df4:	600a      	str	r2, [r1, #0]
10001df6:	604b      	str	r3, [r1, #4]
10001df8:	1c29      	adds	r1, r5, #0
10001dfa:	b003      	add	sp, #12
10001dfc:	bdf0      	pop	{r4, r5, r6, r7, pc}
10001dfe:	46c0      	nop			; (mov r8, r8)

10001e00 <__gnu_uldivmod_helper>:
10001e00:	b5f0      	push	{r4, r5, r6, r7, lr}
10001e02:	1c14      	adds	r4, r2, #0
10001e04:	b083      	sub	sp, #12
10001e06:	1c1d      	adds	r5, r3, #0
10001e08:	9000      	str	r0, [sp, #0]
10001e0a:	9101      	str	r1, [sp, #4]
10001e0c:	f000 f934 	bl	10002078 <__udivdi3>
10001e10:	1c22      	adds	r2, r4, #0
10001e12:	1c2b      	adds	r3, r5, #0
10001e14:	1c06      	adds	r6, r0, #0
10001e16:	1c0f      	adds	r7, r1, #0
10001e18:	f000 f80c 	bl	10001e34 <__aeabi_lmul>
10001e1c:	9a00      	ldr	r2, [sp, #0]
10001e1e:	9b01      	ldr	r3, [sp, #4]
10001e20:	1a12      	subs	r2, r2, r0
10001e22:	418b      	sbcs	r3, r1
10001e24:	9908      	ldr	r1, [sp, #32]
10001e26:	1c30      	adds	r0, r6, #0
10001e28:	600a      	str	r2, [r1, #0]
10001e2a:	604b      	str	r3, [r1, #4]
10001e2c:	1c39      	adds	r1, r7, #0
10001e2e:	b003      	add	sp, #12
10001e30:	bdf0      	pop	{r4, r5, r6, r7, pc}
10001e32:	46c0      	nop			; (mov r8, r8)

10001e34 <__aeabi_lmul>:
10001e34:	b5f0      	push	{r4, r5, r6, r7, lr}
10001e36:	464f      	mov	r7, r9
10001e38:	4646      	mov	r6, r8
10001e3a:	0405      	lsls	r5, r0, #16
10001e3c:	0c2d      	lsrs	r5, r5, #16
10001e3e:	1c2c      	adds	r4, r5, #0
10001e40:	b4c0      	push	{r6, r7}
10001e42:	0417      	lsls	r7, r2, #16
10001e44:	0c16      	lsrs	r6, r2, #16
10001e46:	0c3f      	lsrs	r7, r7, #16
10001e48:	4699      	mov	r9, r3
10001e4a:	0c03      	lsrs	r3, r0, #16
10001e4c:	437c      	muls	r4, r7
10001e4e:	4375      	muls	r5, r6
10001e50:	435f      	muls	r7, r3
10001e52:	4373      	muls	r3, r6
10001e54:	197d      	adds	r5, r7, r5
10001e56:	0c26      	lsrs	r6, r4, #16
10001e58:	19ad      	adds	r5, r5, r6
10001e5a:	469c      	mov	ip, r3
10001e5c:	42af      	cmp	r7, r5
10001e5e:	d903      	bls.n	10001e68 <__aeabi_lmul+0x34>
10001e60:	2380      	movs	r3, #128	; 0x80
10001e62:	025b      	lsls	r3, r3, #9
10001e64:	4698      	mov	r8, r3
10001e66:	44c4      	add	ip, r8
10001e68:	464b      	mov	r3, r9
10001e6a:	4351      	muls	r1, r2
10001e6c:	4343      	muls	r3, r0
10001e6e:	0424      	lsls	r4, r4, #16
10001e70:	0c2e      	lsrs	r6, r5, #16
10001e72:	0c24      	lsrs	r4, r4, #16
10001e74:	042d      	lsls	r5, r5, #16
10001e76:	4466      	add	r6, ip
10001e78:	192c      	adds	r4, r5, r4
10001e7a:	1859      	adds	r1, r3, r1
10001e7c:	1989      	adds	r1, r1, r6
10001e7e:	1c20      	adds	r0, r4, #0
10001e80:	bc0c      	pop	{r2, r3}
10001e82:	4690      	mov	r8, r2
10001e84:	4699      	mov	r9, r3
10001e86:	bdf0      	pop	{r4, r5, r6, r7, pc}

10001e88 <__divdi3>:
10001e88:	b5f0      	push	{r4, r5, r6, r7, lr}
10001e8a:	4644      	mov	r4, r8
10001e8c:	465f      	mov	r7, fp
10001e8e:	4656      	mov	r6, sl
10001e90:	464d      	mov	r5, r9
10001e92:	b4f0      	push	{r4, r5, r6, r7}
10001e94:	1c1c      	adds	r4, r3, #0
10001e96:	b085      	sub	sp, #20
10001e98:	2900      	cmp	r1, #0
10001e9a:	da00      	bge.n	10001e9e <__divdi3+0x16>
10001e9c:	e0a9      	b.n	10001ff2 <__divdi3+0x16a>
10001e9e:	1c0f      	adds	r7, r1, #0
10001ea0:	2100      	movs	r1, #0
10001ea2:	1c06      	adds	r6, r0, #0
10001ea4:	4688      	mov	r8, r1
10001ea6:	1c10      	adds	r0, r2, #0
10001ea8:	1c19      	adds	r1, r3, #0
10001eaa:	2c00      	cmp	r4, #0
10001eac:	da00      	bge.n	10001eb0 <__divdi3+0x28>
10001eae:	e097      	b.n	10001fe0 <__divdi3+0x158>
10001eb0:	1c34      	adds	r4, r6, #0
10001eb2:	1c3d      	adds	r5, r7, #0
10001eb4:	4682      	mov	sl, r0
10001eb6:	4689      	mov	r9, r1
10001eb8:	42b9      	cmp	r1, r7
10001eba:	d873      	bhi.n	10001fa4 <__divdi3+0x11c>
10001ebc:	d070      	beq.n	10001fa0 <__divdi3+0x118>
10001ebe:	4649      	mov	r1, r9
10001ec0:	4650      	mov	r0, sl
10001ec2:	f000 f985 	bl	100021d0 <__clzdi2>
10001ec6:	4683      	mov	fp, r0
10001ec8:	1c39      	adds	r1, r7, #0
10001eca:	1c30      	adds	r0, r6, #0
10001ecc:	f000 f980 	bl	100021d0 <__clzdi2>
10001ed0:	465b      	mov	r3, fp
10001ed2:	1a18      	subs	r0, r3, r0
10001ed4:	1c03      	adds	r3, r0, #0
10001ed6:	4683      	mov	fp, r0
10001ed8:	3b20      	subs	r3, #32
10001eda:	469c      	mov	ip, r3
10001edc:	d500      	bpl.n	10001ee0 <__divdi3+0x58>
10001ede:	e09c      	b.n	1000201a <__divdi3+0x192>
10001ee0:	2300      	movs	r3, #0
10001ee2:	2200      	movs	r2, #0
10001ee4:	4651      	mov	r1, sl
10001ee6:	9200      	str	r2, [sp, #0]
10001ee8:	9301      	str	r3, [sp, #4]
10001eea:	4663      	mov	r3, ip
10001eec:	4099      	lsls	r1, r3
10001eee:	9101      	str	r1, [sp, #4]
10001ef0:	4651      	mov	r1, sl
10001ef2:	4081      	lsls	r1, r0
10001ef4:	9b01      	ldr	r3, [sp, #4]
10001ef6:	9100      	str	r1, [sp, #0]
10001ef8:	42bb      	cmp	r3, r7
10001efa:	d900      	bls.n	10001efe <__divdi3+0x76>
10001efc:	e083      	b.n	10002006 <__divdi3+0x17e>
10001efe:	d100      	bne.n	10001f02 <__divdi3+0x7a>
10001f00:	e07e      	b.n	10002000 <__divdi3+0x178>
10001f02:	9a00      	ldr	r2, [sp, #0]
10001f04:	9b01      	ldr	r3, [sp, #4]
10001f06:	1c34      	adds	r4, r6, #0
10001f08:	1c3d      	adds	r5, r7, #0
10001f0a:	1aa4      	subs	r4, r4, r2
10001f0c:	419d      	sbcs	r5, r3
10001f0e:	4663      	mov	r3, ip
10001f10:	2b00      	cmp	r3, #0
10001f12:	da00      	bge.n	10001f16 <__divdi3+0x8e>
10001f14:	e09a      	b.n	1000204c <__divdi3+0x1c4>
10001f16:	2600      	movs	r6, #0
10001f18:	2700      	movs	r7, #0
10001f1a:	9602      	str	r6, [sp, #8]
10001f1c:	9703      	str	r7, [sp, #12]
10001f1e:	3601      	adds	r6, #1
10001f20:	409e      	lsls	r6, r3
10001f22:	9603      	str	r6, [sp, #12]
10001f24:	2601      	movs	r6, #1
10001f26:	4086      	lsls	r6, r0
10001f28:	9602      	str	r6, [sp, #8]
10001f2a:	2800      	cmp	r0, #0
10001f2c:	d100      	bne.n	10001f30 <__divdi3+0xa8>
10001f2e:	e071      	b.n	10002014 <__divdi3+0x18c>
10001f30:	9900      	ldr	r1, [sp, #0]
10001f32:	9a01      	ldr	r2, [sp, #4]
10001f34:	07d3      	lsls	r3, r2, #31
10001f36:	4699      	mov	r9, r3
10001f38:	464b      	mov	r3, r9
10001f3a:	084e      	lsrs	r6, r1, #1
10001f3c:	431e      	orrs	r6, r3
10001f3e:	0857      	lsrs	r7, r2, #1
10001f40:	2300      	movs	r3, #0
10001f42:	2201      	movs	r2, #1
10001f44:	e00c      	b.n	10001f60 <__divdi3+0xd8>
10001f46:	42af      	cmp	r7, r5
10001f48:	d101      	bne.n	10001f4e <__divdi3+0xc6>
10001f4a:	42a6      	cmp	r6, r4
10001f4c:	d80a      	bhi.n	10001f64 <__divdi3+0xdc>
10001f4e:	1ba4      	subs	r4, r4, r6
10001f50:	41bd      	sbcs	r5, r7
10001f52:	1924      	adds	r4, r4, r4
10001f54:	416d      	adcs	r5, r5
10001f56:	3801      	subs	r0, #1
10001f58:	18a4      	adds	r4, r4, r2
10001f5a:	415d      	adcs	r5, r3
10001f5c:	2800      	cmp	r0, #0
10001f5e:	d006      	beq.n	10001f6e <__divdi3+0xe6>
10001f60:	42af      	cmp	r7, r5
10001f62:	d9f0      	bls.n	10001f46 <__divdi3+0xbe>
10001f64:	3801      	subs	r0, #1
10001f66:	1924      	adds	r4, r4, r4
10001f68:	416d      	adcs	r5, r5
10001f6a:	2800      	cmp	r0, #0
10001f6c:	d1f8      	bne.n	10001f60 <__divdi3+0xd8>
10001f6e:	2220      	movs	r2, #32
10001f70:	9e02      	ldr	r6, [sp, #8]
10001f72:	9f03      	ldr	r7, [sp, #12]
10001f74:	465b      	mov	r3, fp
10001f76:	4252      	negs	r2, r2
10001f78:	1936      	adds	r6, r6, r4
10001f7a:	416f      	adcs	r7, r5
10001f7c:	1899      	adds	r1, r3, r2
10001f7e:	d45a      	bmi.n	10002036 <__divdi3+0x1ae>
10001f80:	1c28      	adds	r0, r5, #0
10001f82:	40c8      	lsrs	r0, r1
10001f84:	1c2c      	adds	r4, r5, #0
10001f86:	465b      	mov	r3, fp
10001f88:	40dc      	lsrs	r4, r3
10001f8a:	2900      	cmp	r1, #0
10001f8c:	db68      	blt.n	10002060 <__divdi3+0x1d8>
10001f8e:	1c04      	adds	r4, r0, #0
10001f90:	408c      	lsls	r4, r1
10001f92:	1c23      	adds	r3, r4, #0
10001f94:	4659      	mov	r1, fp
10001f96:	4088      	lsls	r0, r1
10001f98:	1c02      	adds	r2, r0, #0
10001f9a:	1ab6      	subs	r6, r6, r2
10001f9c:	419f      	sbcs	r7, r3
10001f9e:	e003      	b.n	10001fa8 <__divdi3+0x120>
10001fa0:	42b0      	cmp	r0, r6
10001fa2:	d98c      	bls.n	10001ebe <__divdi3+0x36>
10001fa4:	2600      	movs	r6, #0
10001fa6:	2700      	movs	r7, #0
10001fa8:	4641      	mov	r1, r8
10001faa:	1e4b      	subs	r3, r1, #1
10001fac:	4199      	sbcs	r1, r3
10001fae:	2300      	movs	r3, #0
10001fb0:	9100      	str	r1, [sp, #0]
10001fb2:	9301      	str	r3, [sp, #4]
10001fb4:	9a00      	ldr	r2, [sp, #0]
10001fb6:	9b01      	ldr	r3, [sp, #4]
10001fb8:	2500      	movs	r5, #0
10001fba:	4254      	negs	r4, r2
10001fbc:	419d      	sbcs	r5, r3
10001fbe:	1c33      	adds	r3, r6, #0
10001fc0:	4063      	eors	r3, r4
10001fc2:	1c18      	adds	r0, r3, #0
10001fc4:	1c3b      	adds	r3, r7, #0
10001fc6:	406b      	eors	r3, r5
10001fc8:	1c19      	adds	r1, r3, #0
10001fca:	9b00      	ldr	r3, [sp, #0]
10001fcc:	9c01      	ldr	r4, [sp, #4]
10001fce:	18c0      	adds	r0, r0, r3
10001fd0:	4161      	adcs	r1, r4
10001fd2:	b005      	add	sp, #20
10001fd4:	bc3c      	pop	{r2, r3, r4, r5}
10001fd6:	4690      	mov	r8, r2
10001fd8:	4699      	mov	r9, r3
10001fda:	46a2      	mov	sl, r4
10001fdc:	46ab      	mov	fp, r5
10001fde:	bdf0      	pop	{r4, r5, r6, r7, pc}
10001fe0:	4643      	mov	r3, r8
10001fe2:	43db      	mvns	r3, r3
10001fe4:	1c0c      	adds	r4, r1, #0
10001fe6:	4698      	mov	r8, r3
10001fe8:	1c13      	adds	r3, r2, #0
10001fea:	2100      	movs	r1, #0
10001fec:	4258      	negs	r0, r3
10001fee:	41a1      	sbcs	r1, r4
10001ff0:	e75e      	b.n	10001eb0 <__divdi3+0x28>
10001ff2:	2700      	movs	r7, #0
10001ff4:	4246      	negs	r6, r0
10001ff6:	418f      	sbcs	r7, r1
10001ff8:	2101      	movs	r1, #1
10001ffa:	4249      	negs	r1, r1
10001ffc:	4688      	mov	r8, r1
10001ffe:	e752      	b.n	10001ea6 <__divdi3+0x1e>
10002000:	42b1      	cmp	r1, r6
10002002:	d800      	bhi.n	10002006 <__divdi3+0x17e>
10002004:	e77d      	b.n	10001f02 <__divdi3+0x7a>
10002006:	2600      	movs	r6, #0
10002008:	2700      	movs	r7, #0
1000200a:	9602      	str	r6, [sp, #8]
1000200c:	9703      	str	r7, [sp, #12]
1000200e:	2800      	cmp	r0, #0
10002010:	d000      	beq.n	10002014 <__divdi3+0x18c>
10002012:	e78d      	b.n	10001f30 <__divdi3+0xa8>
10002014:	9e02      	ldr	r6, [sp, #8]
10002016:	9f03      	ldr	r7, [sp, #12]
10002018:	e7c6      	b.n	10001fa8 <__divdi3+0x120>
1000201a:	2120      	movs	r1, #32
1000201c:	4653      	mov	r3, sl
1000201e:	1a09      	subs	r1, r1, r0
10002020:	40cb      	lsrs	r3, r1
10002022:	2200      	movs	r2, #0
10002024:	1c19      	adds	r1, r3, #0
10002026:	2300      	movs	r3, #0
10002028:	9200      	str	r2, [sp, #0]
1000202a:	9301      	str	r3, [sp, #4]
1000202c:	464b      	mov	r3, r9
1000202e:	4083      	lsls	r3, r0
10002030:	430b      	orrs	r3, r1
10002032:	9301      	str	r3, [sp, #4]
10002034:	e75c      	b.n	10001ef0 <__divdi3+0x68>
10002036:	465a      	mov	r2, fp
10002038:	2320      	movs	r3, #32
1000203a:	1a9b      	subs	r3, r3, r2
1000203c:	1c2a      	adds	r2, r5, #0
1000203e:	409a      	lsls	r2, r3
10002040:	1c20      	adds	r0, r4, #0
10002042:	1c13      	adds	r3, r2, #0
10002044:	465a      	mov	r2, fp
10002046:	40d0      	lsrs	r0, r2
10002048:	4318      	orrs	r0, r3
1000204a:	e79b      	b.n	10001f84 <__divdi3+0xfc>
1000204c:	2620      	movs	r6, #32
1000204e:	2700      	movs	r7, #0
10002050:	1a33      	subs	r3, r6, r0
10002052:	2600      	movs	r6, #0
10002054:	9602      	str	r6, [sp, #8]
10002056:	9703      	str	r7, [sp, #12]
10002058:	2701      	movs	r7, #1
1000205a:	40df      	lsrs	r7, r3
1000205c:	9703      	str	r7, [sp, #12]
1000205e:	e761      	b.n	10001f24 <__divdi3+0x9c>
10002060:	465b      	mov	r3, fp
10002062:	2120      	movs	r1, #32
10002064:	465d      	mov	r5, fp
10002066:	1ac9      	subs	r1, r1, r3
10002068:	1c03      	adds	r3, r0, #0
1000206a:	40ac      	lsls	r4, r5
1000206c:	40cb      	lsrs	r3, r1
1000206e:	1c19      	adds	r1, r3, #0
10002070:	1c23      	adds	r3, r4, #0
10002072:	430b      	orrs	r3, r1
10002074:	e78e      	b.n	10001f94 <__divdi3+0x10c>
10002076:	46c0      	nop			; (mov r8, r8)

10002078 <__udivdi3>:
10002078:	b5f0      	push	{r4, r5, r6, r7, lr}
1000207a:	4645      	mov	r5, r8
1000207c:	464e      	mov	r6, r9
1000207e:	4657      	mov	r7, sl
10002080:	b4e0      	push	{r5, r6, r7}
10002082:	1c04      	adds	r4, r0, #0
10002084:	b082      	sub	sp, #8
10002086:	1c0d      	adds	r5, r1, #0
10002088:	4691      	mov	r9, r2
1000208a:	4698      	mov	r8, r3
1000208c:	428b      	cmp	r3, r1
1000208e:	d862      	bhi.n	10002156 <__udivdi3+0xde>
10002090:	d05f      	beq.n	10002152 <__udivdi3+0xda>
10002092:	4641      	mov	r1, r8
10002094:	4648      	mov	r0, r9
10002096:	f000 f89b 	bl	100021d0 <__clzdi2>
1000209a:	1c29      	adds	r1, r5, #0
1000209c:	1c06      	adds	r6, r0, #0
1000209e:	1c20      	adds	r0, r4, #0
100020a0:	f000 f896 	bl	100021d0 <__clzdi2>
100020a4:	2320      	movs	r3, #32
100020a6:	1a31      	subs	r1, r6, r0
100020a8:	425b      	negs	r3, r3
100020aa:	468a      	mov	sl, r1
100020ac:	18c8      	adds	r0, r1, r3
100020ae:	d465      	bmi.n	1000217c <__udivdi3+0x104>
100020b0:	464b      	mov	r3, r9
100020b2:	4083      	lsls	r3, r0
100020b4:	1c1f      	adds	r7, r3, #0
100020b6:	464b      	mov	r3, r9
100020b8:	408b      	lsls	r3, r1
100020ba:	1c1e      	adds	r6, r3, #0
100020bc:	42af      	cmp	r7, r5
100020be:	d858      	bhi.n	10002172 <__udivdi3+0xfa>
100020c0:	d055      	beq.n	1000216e <__udivdi3+0xf6>
100020c2:	1ba4      	subs	r4, r4, r6
100020c4:	41bd      	sbcs	r5, r7
100020c6:	2800      	cmp	r0, #0
100020c8:	da00      	bge.n	100020cc <__udivdi3+0x54>
100020ca:	e077      	b.n	100021bc <__udivdi3+0x144>
100020cc:	2200      	movs	r2, #0
100020ce:	2300      	movs	r3, #0
100020d0:	9200      	str	r2, [sp, #0]
100020d2:	9301      	str	r3, [sp, #4]
100020d4:	3201      	adds	r2, #1
100020d6:	4082      	lsls	r2, r0
100020d8:	9201      	str	r2, [sp, #4]
100020da:	2301      	movs	r3, #1
100020dc:	408b      	lsls	r3, r1
100020de:	9300      	str	r3, [sp, #0]
100020e0:	2900      	cmp	r1, #0
100020e2:	d03c      	beq.n	1000215e <__udivdi3+0xe6>
100020e4:	07fb      	lsls	r3, r7, #31
100020e6:	4698      	mov	r8, r3
100020e8:	4640      	mov	r0, r8
100020ea:	0872      	lsrs	r2, r6, #1
100020ec:	087b      	lsrs	r3, r7, #1
100020ee:	4302      	orrs	r2, r0
100020f0:	2601      	movs	r6, #1
100020f2:	2700      	movs	r7, #0
100020f4:	e00c      	b.n	10002110 <__udivdi3+0x98>
100020f6:	42ab      	cmp	r3, r5
100020f8:	d101      	bne.n	100020fe <__udivdi3+0x86>
100020fa:	42a2      	cmp	r2, r4
100020fc:	d80a      	bhi.n	10002114 <__udivdi3+0x9c>
100020fe:	1aa4      	subs	r4, r4, r2
10002100:	419d      	sbcs	r5, r3
10002102:	1924      	adds	r4, r4, r4
10002104:	416d      	adcs	r5, r5
10002106:	3901      	subs	r1, #1
10002108:	19a4      	adds	r4, r4, r6
1000210a:	417d      	adcs	r5, r7
1000210c:	2900      	cmp	r1, #0
1000210e:	d006      	beq.n	1000211e <__udivdi3+0xa6>
10002110:	42ab      	cmp	r3, r5
10002112:	d9f0      	bls.n	100020f6 <__udivdi3+0x7e>
10002114:	3901      	subs	r1, #1
10002116:	1924      	adds	r4, r4, r4
10002118:	416d      	adcs	r5, r5
1000211a:	2900      	cmp	r1, #0
1000211c:	d1f8      	bne.n	10002110 <__udivdi3+0x98>
1000211e:	2220      	movs	r2, #32
10002120:	9800      	ldr	r0, [sp, #0]
10002122:	9901      	ldr	r1, [sp, #4]
10002124:	4653      	mov	r3, sl
10002126:	4252      	negs	r2, r2
10002128:	1900      	adds	r0, r0, r4
1000212a:	4169      	adcs	r1, r5
1000212c:	189e      	adds	r6, r3, r2
1000212e:	d43a      	bmi.n	100021a6 <__udivdi3+0x12e>
10002130:	1c2f      	adds	r7, r5, #0
10002132:	40f7      	lsrs	r7, r6
10002134:	4653      	mov	r3, sl
10002136:	40dd      	lsrs	r5, r3
10002138:	2e00      	cmp	r6, #0
1000213a:	db29      	blt.n	10002190 <__udivdi3+0x118>
1000213c:	1c3c      	adds	r4, r7, #0
1000213e:	40b4      	lsls	r4, r6
10002140:	1c23      	adds	r3, r4, #0
10002142:	4654      	mov	r4, sl
10002144:	40a7      	lsls	r7, r4
10002146:	1c3a      	adds	r2, r7, #0
10002148:	1a80      	subs	r0, r0, r2
1000214a:	4199      	sbcs	r1, r3
1000214c:	9000      	str	r0, [sp, #0]
1000214e:	9101      	str	r1, [sp, #4]
10002150:	e005      	b.n	1000215e <__udivdi3+0xe6>
10002152:	4282      	cmp	r2, r0
10002154:	d99d      	bls.n	10002092 <__udivdi3+0x1a>
10002156:	2300      	movs	r3, #0
10002158:	2400      	movs	r4, #0
1000215a:	9300      	str	r3, [sp, #0]
1000215c:	9401      	str	r4, [sp, #4]
1000215e:	9800      	ldr	r0, [sp, #0]
10002160:	9901      	ldr	r1, [sp, #4]
10002162:	b002      	add	sp, #8
10002164:	bc1c      	pop	{r2, r3, r4}
10002166:	4690      	mov	r8, r2
10002168:	4699      	mov	r9, r3
1000216a:	46a2      	mov	sl, r4
1000216c:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000216e:	42a3      	cmp	r3, r4
10002170:	d9a7      	bls.n	100020c2 <__udivdi3+0x4a>
10002172:	2200      	movs	r2, #0
10002174:	2300      	movs	r3, #0
10002176:	9200      	str	r2, [sp, #0]
10002178:	9301      	str	r3, [sp, #4]
1000217a:	e7b1      	b.n	100020e0 <__udivdi3+0x68>
1000217c:	2220      	movs	r2, #32
1000217e:	464b      	mov	r3, r9
10002180:	1a52      	subs	r2, r2, r1
10002182:	40d3      	lsrs	r3, r2
10002184:	1c1a      	adds	r2, r3, #0
10002186:	4643      	mov	r3, r8
10002188:	408b      	lsls	r3, r1
1000218a:	1c1f      	adds	r7, r3, #0
1000218c:	4317      	orrs	r7, r2
1000218e:	e792      	b.n	100020b6 <__udivdi3+0x3e>
10002190:	4653      	mov	r3, sl
10002192:	2420      	movs	r4, #32
10002194:	4656      	mov	r6, sl
10002196:	1ae4      	subs	r4, r4, r3
10002198:	1c3b      	adds	r3, r7, #0
1000219a:	40b5      	lsls	r5, r6
1000219c:	40e3      	lsrs	r3, r4
1000219e:	1c1c      	adds	r4, r3, #0
100021a0:	1c2b      	adds	r3, r5, #0
100021a2:	4323      	orrs	r3, r4
100021a4:	e7cd      	b.n	10002142 <__udivdi3+0xca>
100021a6:	4652      	mov	r2, sl
100021a8:	2320      	movs	r3, #32
100021aa:	1a9b      	subs	r3, r3, r2
100021ac:	1c2a      	adds	r2, r5, #0
100021ae:	409a      	lsls	r2, r3
100021b0:	1c27      	adds	r7, r4, #0
100021b2:	1c13      	adds	r3, r2, #0
100021b4:	4652      	mov	r2, sl
100021b6:	40d7      	lsrs	r7, r2
100021b8:	431f      	orrs	r7, r3
100021ba:	e7bb      	b.n	10002134 <__udivdi3+0xbc>
100021bc:	2320      	movs	r3, #32
100021be:	2200      	movs	r2, #0
100021c0:	1a58      	subs	r0, r3, r1
100021c2:	2300      	movs	r3, #0
100021c4:	9200      	str	r2, [sp, #0]
100021c6:	9301      	str	r3, [sp, #4]
100021c8:	3201      	adds	r2, #1
100021ca:	40c2      	lsrs	r2, r0
100021cc:	9201      	str	r2, [sp, #4]
100021ce:	e784      	b.n	100020da <__udivdi3+0x62>

100021d0 <__clzdi2>:
100021d0:	b510      	push	{r4, lr}
100021d2:	2900      	cmp	r1, #0
100021d4:	d103      	bne.n	100021de <__clzdi2+0xe>
100021d6:	f000 f807 	bl	100021e8 <__clzsi2>
100021da:	3020      	adds	r0, #32
100021dc:	e002      	b.n	100021e4 <__clzdi2+0x14>
100021de:	1c08      	adds	r0, r1, #0
100021e0:	f000 f802 	bl	100021e8 <__clzsi2>
100021e4:	bd10      	pop	{r4, pc}
100021e6:	46c0      	nop			; (mov r8, r8)

100021e8 <__clzsi2>:
100021e8:	211c      	movs	r1, #28
100021ea:	2301      	movs	r3, #1
100021ec:	041b      	lsls	r3, r3, #16
100021ee:	4298      	cmp	r0, r3
100021f0:	d301      	bcc.n	100021f6 <__clzsi2+0xe>
100021f2:	0c00      	lsrs	r0, r0, #16
100021f4:	3910      	subs	r1, #16
100021f6:	0a1b      	lsrs	r3, r3, #8
100021f8:	4298      	cmp	r0, r3
100021fa:	d301      	bcc.n	10002200 <__clzsi2+0x18>
100021fc:	0a00      	lsrs	r0, r0, #8
100021fe:	3908      	subs	r1, #8
10002200:	091b      	lsrs	r3, r3, #4
10002202:	4298      	cmp	r0, r3
10002204:	d301      	bcc.n	1000220a <__clzsi2+0x22>
10002206:	0900      	lsrs	r0, r0, #4
10002208:	3904      	subs	r1, #4
1000220a:	a202      	add	r2, pc, #8	; (adr r2, 10002214 <__clzsi2+0x2c>)
1000220c:	5c10      	ldrb	r0, [r2, r0]
1000220e:	1840      	adds	r0, r0, r1
10002210:	4770      	bx	lr
10002212:	46c0      	nop			; (mov r8, r8)
10002214:	02020304 	.word	0x02020304
10002218:	01010101 	.word	0x01010101
	...

10002224 <atoi>:
10002224:	b508      	push	{r3, lr}
10002226:	2100      	movs	r1, #0
10002228:	220a      	movs	r2, #10
1000222a:	f000 f927 	bl	1000247c <strtol>
1000222e:	bd08      	pop	{r3, pc}

10002230 <__errno>:
10002230:	4b01      	ldr	r3, [pc, #4]	; (10002238 <__errno+0x8>)
10002232:	6818      	ldr	r0, [r3, #0]
10002234:	4770      	bx	lr
10002236:	46c0      	nop			; (mov r8, r8)
10002238:	200005d8 	.word	0x200005d8

1000223c <__libc_init_array>:
1000223c:	4b0e      	ldr	r3, [pc, #56]	; (10002278 <__libc_init_array+0x3c>)
1000223e:	b570      	push	{r4, r5, r6, lr}
10002240:	2500      	movs	r5, #0
10002242:	1c1e      	adds	r6, r3, #0
10002244:	4c0d      	ldr	r4, [pc, #52]	; (1000227c <__libc_init_array+0x40>)
10002246:	1ae4      	subs	r4, r4, r3
10002248:	10a4      	asrs	r4, r4, #2
1000224a:	42a5      	cmp	r5, r4
1000224c:	d004      	beq.n	10002258 <__libc_init_array+0x1c>
1000224e:	00ab      	lsls	r3, r5, #2
10002250:	58f3      	ldr	r3, [r6, r3]
10002252:	4798      	blx	r3
10002254:	3501      	adds	r5, #1
10002256:	e7f8      	b.n	1000224a <__libc_init_array+0xe>
10002258:	f7ff f9b0 	bl	100015bc <_init>
1000225c:	4b08      	ldr	r3, [pc, #32]	; (10002280 <__libc_init_array+0x44>)
1000225e:	2500      	movs	r5, #0
10002260:	1c1e      	adds	r6, r3, #0
10002262:	4c08      	ldr	r4, [pc, #32]	; (10002284 <__libc_init_array+0x48>)
10002264:	1ae4      	subs	r4, r4, r3
10002266:	10a4      	asrs	r4, r4, #2
10002268:	42a5      	cmp	r5, r4
1000226a:	d004      	beq.n	10002276 <__libc_init_array+0x3a>
1000226c:	00ab      	lsls	r3, r5, #2
1000226e:	58f3      	ldr	r3, [r6, r3]
10002270:	4798      	blx	r3
10002272:	3501      	adds	r5, #1
10002274:	e7f8      	b.n	10002268 <__libc_init_array+0x2c>
10002276:	bd70      	pop	{r4, r5, r6, pc}
10002278:	200005e0 	.word	0x200005e0
1000227c:	200005e0 	.word	0x200005e0
10002280:	200005e0 	.word	0x200005e0
10002284:	200005e0 	.word	0x200005e0

10002288 <memset>:
10002288:	1c03      	adds	r3, r0, #0
1000228a:	1882      	adds	r2, r0, r2
1000228c:	4293      	cmp	r3, r2
1000228e:	d002      	beq.n	10002296 <memset+0xe>
10002290:	7019      	strb	r1, [r3, #0]
10002292:	3301      	adds	r3, #1
10002294:	e7fa      	b.n	1000228c <memset+0x4>
10002296:	4770      	bx	lr

10002298 <strtok>:
10002298:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1000229a:	4b17      	ldr	r3, [pc, #92]	; (100022f8 <strtok+0x60>)
1000229c:	1c07      	adds	r7, r0, #0
1000229e:	681d      	ldr	r5, [r3, #0]
100022a0:	1c0e      	adds	r6, r1, #0
100022a2:	6dac      	ldr	r4, [r5, #88]	; 0x58
100022a4:	2c00      	cmp	r4, #0
100022a6:	d11f      	bne.n	100022e8 <strtok+0x50>
100022a8:	2050      	movs	r0, #80	; 0x50
100022aa:	f000 f8f5 	bl	10002498 <malloc>
100022ae:	65a8      	str	r0, [r5, #88]	; 0x58
100022b0:	6084      	str	r4, [r0, #8]
100022b2:	6dab      	ldr	r3, [r5, #88]	; 0x58
100022b4:	6004      	str	r4, [r0, #0]
100022b6:	6044      	str	r4, [r0, #4]
100022b8:	611c      	str	r4, [r3, #16]
100022ba:	60dc      	str	r4, [r3, #12]
100022bc:	6dab      	ldr	r3, [r5, #88]	; 0x58
100022be:	619c      	str	r4, [r3, #24]
100022c0:	615c      	str	r4, [r3, #20]
100022c2:	6dab      	ldr	r3, [r5, #88]	; 0x58
100022c4:	62dc      	str	r4, [r3, #44]	; 0x2c
100022c6:	629c      	str	r4, [r3, #40]	; 0x28
100022c8:	6dab      	ldr	r3, [r5, #88]	; 0x58
100022ca:	635c      	str	r4, [r3, #52]	; 0x34
100022cc:	631c      	str	r4, [r3, #48]	; 0x30
100022ce:	6dab      	ldr	r3, [r5, #88]	; 0x58
100022d0:	63dc      	str	r4, [r3, #60]	; 0x3c
100022d2:	639c      	str	r4, [r3, #56]	; 0x38
100022d4:	6dab      	ldr	r3, [r5, #88]	; 0x58
100022d6:	645c      	str	r4, [r3, #68]	; 0x44
100022d8:	641c      	str	r4, [r3, #64]	; 0x40
100022da:	6dab      	ldr	r3, [r5, #88]	; 0x58
100022dc:	64dc      	str	r4, [r3, #76]	; 0x4c
100022de:	649c      	str	r4, [r3, #72]	; 0x48
100022e0:	6dab      	ldr	r3, [r5, #88]	; 0x58
100022e2:	771c      	strb	r4, [r3, #28]
100022e4:	6dab      	ldr	r3, [r5, #88]	; 0x58
100022e6:	625c      	str	r4, [r3, #36]	; 0x24
100022e8:	1c38      	adds	r0, r7, #0
100022ea:	1c31      	adds	r1, r6, #0
100022ec:	6daa      	ldr	r2, [r5, #88]	; 0x58
100022ee:	2301      	movs	r3, #1
100022f0:	f000 f804 	bl	100022fc <__strtok_r>
100022f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
100022f6:	46c0      	nop			; (mov r8, r8)
100022f8:	200005d8 	.word	0x200005d8

100022fc <__strtok_r>:
100022fc:	b5f0      	push	{r4, r5, r6, r7, lr}
100022fe:	1e04      	subs	r4, r0, #0
10002300:	d10c      	bne.n	1000231c <__strtok_r+0x20>
10002302:	6814      	ldr	r4, [r2, #0]
10002304:	1e20      	subs	r0, r4, #0
10002306:	d109      	bne.n	1000231c <__strtok_r+0x20>
10002308:	e026      	b.n	10002358 <__strtok_r+0x5c>
1000230a:	7837      	ldrb	r7, [r6, #0]
1000230c:	2f00      	cmp	r7, #0
1000230e:	d00c      	beq.n	1000232a <__strtok_r+0x2e>
10002310:	3601      	adds	r6, #1
10002312:	42b8      	cmp	r0, r7
10002314:	d1f9      	bne.n	1000230a <__strtok_r+0xe>
10002316:	2b00      	cmp	r3, #0
10002318:	d004      	beq.n	10002324 <__strtok_r+0x28>
1000231a:	1c2c      	adds	r4, r5, #0
1000231c:	1c65      	adds	r5, r4, #1
1000231e:	7820      	ldrb	r0, [r4, #0]
10002320:	1c0e      	adds	r6, r1, #0
10002322:	e7f2      	b.n	1000230a <__strtok_r+0xe>
10002324:	6015      	str	r5, [r2, #0]
10002326:	7023      	strb	r3, [r4, #0]
10002328:	e015      	b.n	10002356 <__strtok_r+0x5a>
1000232a:	2800      	cmp	r0, #0
1000232c:	d108      	bne.n	10002340 <__strtok_r+0x44>
1000232e:	6010      	str	r0, [r2, #0]
10002330:	e012      	b.n	10002358 <__strtok_r+0x5c>
10002332:	7807      	ldrb	r7, [r0, #0]
10002334:	42b7      	cmp	r7, r6
10002336:	d007      	beq.n	10002348 <__strtok_r+0x4c>
10002338:	3001      	adds	r0, #1
1000233a:	2f00      	cmp	r7, #0
1000233c:	d1f9      	bne.n	10002332 <__strtok_r+0x36>
1000233e:	1c1d      	adds	r5, r3, #0
10002340:	1c6b      	adds	r3, r5, #1
10002342:	782e      	ldrb	r6, [r5, #0]
10002344:	1c08      	adds	r0, r1, #0
10002346:	e7f4      	b.n	10002332 <__strtok_r+0x36>
10002348:	2e00      	cmp	r6, #0
1000234a:	d002      	beq.n	10002352 <__strtok_r+0x56>
1000234c:	2100      	movs	r1, #0
1000234e:	7029      	strb	r1, [r5, #0]
10002350:	e000      	b.n	10002354 <__strtok_r+0x58>
10002352:	1c33      	adds	r3, r6, #0
10002354:	6013      	str	r3, [r2, #0]
10002356:	1c20      	adds	r0, r4, #0
10002358:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

1000235c <_strtol_r>:
1000235c:	b5f0      	push	{r4, r5, r6, r7, lr}
1000235e:	1c1e      	adds	r6, r3, #0
10002360:	4b44      	ldr	r3, [pc, #272]	; (10002474 <_strtol_r+0x118>)
10002362:	b087      	sub	sp, #28
10002364:	681b      	ldr	r3, [r3, #0]
10002366:	9005      	str	r0, [sp, #20]
10002368:	9302      	str	r3, [sp, #8]
1000236a:	1c0b      	adds	r3, r1, #0
1000236c:	9103      	str	r1, [sp, #12]
1000236e:	9201      	str	r2, [sp, #4]
10002370:	781c      	ldrb	r4, [r3, #0]
10002372:	9a02      	ldr	r2, [sp, #8]
10002374:	1c5d      	adds	r5, r3, #1
10002376:	1912      	adds	r2, r2, r4
10002378:	7850      	ldrb	r0, [r2, #1]
1000237a:	2208      	movs	r2, #8
1000237c:	4010      	ands	r0, r2
1000237e:	d001      	beq.n	10002384 <_strtol_r+0x28>
10002380:	1c2b      	adds	r3, r5, #0
10002382:	e7f5      	b.n	10002370 <_strtol_r+0x14>
10002384:	2c2d      	cmp	r4, #45	; 0x2d
10002386:	d104      	bne.n	10002392 <_strtol_r+0x36>
10002388:	1c9d      	adds	r5, r3, #2
1000238a:	785c      	ldrb	r4, [r3, #1]
1000238c:	2301      	movs	r3, #1
1000238e:	9300      	str	r3, [sp, #0]
10002390:	e004      	b.n	1000239c <_strtol_r+0x40>
10002392:	9000      	str	r0, [sp, #0]
10002394:	2c2b      	cmp	r4, #43	; 0x2b
10002396:	d101      	bne.n	1000239c <_strtol_r+0x40>
10002398:	785c      	ldrb	r4, [r3, #1]
1000239a:	1c9d      	adds	r5, r3, #2
1000239c:	2e00      	cmp	r6, #0
1000239e:	d002      	beq.n	100023a6 <_strtol_r+0x4a>
100023a0:	2e10      	cmp	r6, #16
100023a2:	d10a      	bne.n	100023ba <_strtol_r+0x5e>
100023a4:	e060      	b.n	10002468 <_strtol_r+0x10c>
100023a6:	2c30      	cmp	r4, #48	; 0x30
100023a8:	d15c      	bne.n	10002464 <_strtol_r+0x108>
100023aa:	2220      	movs	r2, #32
100023ac:	782b      	ldrb	r3, [r5, #0]
100023ae:	4393      	bics	r3, r2
100023b0:	2b58      	cmp	r3, #88	; 0x58
100023b2:	d152      	bne.n	1000245a <_strtol_r+0xfe>
100023b4:	2610      	movs	r6, #16
100023b6:	786c      	ldrb	r4, [r5, #1]
100023b8:	3502      	adds	r5, #2
100023ba:	9f00      	ldr	r7, [sp, #0]
100023bc:	1c31      	adds	r1, r6, #0
100023be:	1e7b      	subs	r3, r7, #1
100023c0:	419f      	sbcs	r7, r3
100023c2:	4b2d      	ldr	r3, [pc, #180]	; (10002478 <_strtol_r+0x11c>)
100023c4:	18ff      	adds	r7, r7, r3
100023c6:	1c38      	adds	r0, r7, #0
100023c8:	f7ff fcd2 	bl	10001d70 <__aeabi_uidivmod>
100023cc:	1c38      	adds	r0, r7, #0
100023ce:	9104      	str	r1, [sp, #16]
100023d0:	1c31      	adds	r1, r6, #0
100023d2:	f7ff fc47 	bl	10001c64 <__aeabi_uidiv>
100023d6:	2200      	movs	r2, #0
100023d8:	1c07      	adds	r7, r0, #0
100023da:	1c13      	adds	r3, r2, #0
100023dc:	9902      	ldr	r1, [sp, #8]
100023de:	1909      	adds	r1, r1, r4
100023e0:	7849      	ldrb	r1, [r1, #1]
100023e2:	0748      	lsls	r0, r1, #29
100023e4:	d501      	bpl.n	100023ea <_strtol_r+0x8e>
100023e6:	3c30      	subs	r4, #48	; 0x30
100023e8:	e007      	b.n	100023fa <_strtol_r+0x9e>
100023ea:	2003      	movs	r0, #3
100023ec:	4008      	ands	r0, r1
100023ee:	d017      	beq.n	10002420 <_strtol_r+0xc4>
100023f0:	2137      	movs	r1, #55	; 0x37
100023f2:	2801      	cmp	r0, #1
100023f4:	d000      	beq.n	100023f8 <_strtol_r+0x9c>
100023f6:	3120      	adds	r1, #32
100023f8:	1a64      	subs	r4, r4, r1
100023fa:	42b4      	cmp	r4, r6
100023fc:	da10      	bge.n	10002420 <_strtol_r+0xc4>
100023fe:	1c51      	adds	r1, r2, #1
10002400:	d00b      	beq.n	1000241a <_strtol_r+0xbe>
10002402:	42bb      	cmp	r3, r7
10002404:	d807      	bhi.n	10002416 <_strtol_r+0xba>
10002406:	d102      	bne.n	1000240e <_strtol_r+0xb2>
10002408:	9a04      	ldr	r2, [sp, #16]
1000240a:	4294      	cmp	r4, r2
1000240c:	dc03      	bgt.n	10002416 <_strtol_r+0xba>
1000240e:	4373      	muls	r3, r6
10002410:	2201      	movs	r2, #1
10002412:	18e3      	adds	r3, r4, r3
10002414:	e001      	b.n	1000241a <_strtol_r+0xbe>
10002416:	2201      	movs	r2, #1
10002418:	4252      	negs	r2, r2
1000241a:	782c      	ldrb	r4, [r5, #0]
1000241c:	3501      	adds	r5, #1
1000241e:	e7dd      	b.n	100023dc <_strtol_r+0x80>
10002420:	1c18      	adds	r0, r3, #0
10002422:	1c51      	adds	r1, r2, #1
10002424:	d10b      	bne.n	1000243e <_strtol_r+0xe2>
10002426:	9800      	ldr	r0, [sp, #0]
10002428:	9a05      	ldr	r2, [sp, #20]
1000242a:	1e43      	subs	r3, r0, #1
1000242c:	4198      	sbcs	r0, r3
1000242e:	4b12      	ldr	r3, [pc, #72]	; (10002478 <_strtol_r+0x11c>)
10002430:	18c0      	adds	r0, r0, r3
10002432:	2322      	movs	r3, #34	; 0x22
10002434:	6013      	str	r3, [r2, #0]
10002436:	9b01      	ldr	r3, [sp, #4]
10002438:	2b00      	cmp	r3, #0
1000243a:	d10a      	bne.n	10002452 <_strtol_r+0xf6>
1000243c:	e017      	b.n	1000246e <_strtol_r+0x112>
1000243e:	9900      	ldr	r1, [sp, #0]
10002440:	2900      	cmp	r1, #0
10002442:	d000      	beq.n	10002446 <_strtol_r+0xea>
10002444:	4258      	negs	r0, r3
10002446:	9b01      	ldr	r3, [sp, #4]
10002448:	2b00      	cmp	r3, #0
1000244a:	d010      	beq.n	1000246e <_strtol_r+0x112>
1000244c:	9b03      	ldr	r3, [sp, #12]
1000244e:	2a00      	cmp	r2, #0
10002450:	d000      	beq.n	10002454 <_strtol_r+0xf8>
10002452:	1e6b      	subs	r3, r5, #1
10002454:	9a01      	ldr	r2, [sp, #4]
10002456:	6013      	str	r3, [r2, #0]
10002458:	e009      	b.n	1000246e <_strtol_r+0x112>
1000245a:	2430      	movs	r4, #48	; 0x30
1000245c:	2e00      	cmp	r6, #0
1000245e:	d1ac      	bne.n	100023ba <_strtol_r+0x5e>
10002460:	2608      	movs	r6, #8
10002462:	e7aa      	b.n	100023ba <_strtol_r+0x5e>
10002464:	260a      	movs	r6, #10
10002466:	e7a8      	b.n	100023ba <_strtol_r+0x5e>
10002468:	2c30      	cmp	r4, #48	; 0x30
1000246a:	d1a6      	bne.n	100023ba <_strtol_r+0x5e>
1000246c:	e79d      	b.n	100023aa <_strtol_r+0x4e>
1000246e:	b007      	add	sp, #28
10002470:	bdf0      	pop	{r4, r5, r6, r7, pc}
10002472:	46c0      	nop			; (mov r8, r8)
10002474:	200005dc 	.word	0x200005dc
10002478:	7fffffff 	.word	0x7fffffff

1000247c <strtol>:
1000247c:	b538      	push	{r3, r4, r5, lr}
1000247e:	1c05      	adds	r5, r0, #0
10002480:	1c0c      	adds	r4, r1, #0
10002482:	1c13      	adds	r3, r2, #0
10002484:	4a03      	ldr	r2, [pc, #12]	; (10002494 <strtol+0x18>)
10002486:	1c29      	adds	r1, r5, #0
10002488:	6810      	ldr	r0, [r2, #0]
1000248a:	1c22      	adds	r2, r4, #0
1000248c:	f7ff ff66 	bl	1000235c <_strtol_r>
10002490:	bd38      	pop	{r3, r4, r5, pc}
10002492:	46c0      	nop			; (mov r8, r8)
10002494:	200005d8 	.word	0x200005d8

10002498 <malloc>:
10002498:	b508      	push	{r3, lr}
1000249a:	4b03      	ldr	r3, [pc, #12]	; (100024a8 <malloc+0x10>)
1000249c:	1c01      	adds	r1, r0, #0
1000249e:	6818      	ldr	r0, [r3, #0]
100024a0:	f000 f804 	bl	100024ac <_malloc_r>
100024a4:	bd08      	pop	{r3, pc}
100024a6:	46c0      	nop			; (mov r8, r8)
100024a8:	200005d8 	.word	0x200005d8

100024ac <_malloc_r>:
100024ac:	2303      	movs	r3, #3
100024ae:	b570      	push	{r4, r5, r6, lr}
100024b0:	1ccc      	adds	r4, r1, #3
100024b2:	439c      	bics	r4, r3
100024b4:	3408      	adds	r4, #8
100024b6:	1c05      	adds	r5, r0, #0
100024b8:	2c0c      	cmp	r4, #12
100024ba:	d201      	bcs.n	100024c0 <_malloc_r+0x14>
100024bc:	240c      	movs	r4, #12
100024be:	e005      	b.n	100024cc <_malloc_r+0x20>
100024c0:	2c00      	cmp	r4, #0
100024c2:	da03      	bge.n	100024cc <_malloc_r+0x20>
100024c4:	230c      	movs	r3, #12
100024c6:	2000      	movs	r0, #0
100024c8:	602b      	str	r3, [r5, #0]
100024ca:	e042      	b.n	10002552 <_malloc_r+0xa6>
100024cc:	428c      	cmp	r4, r1
100024ce:	d3f9      	bcc.n	100024c4 <_malloc_r+0x18>
100024d0:	4a20      	ldr	r2, [pc, #128]	; (10002554 <_malloc_r+0xa8>)
100024d2:	6813      	ldr	r3, [r2, #0]
100024d4:	1c10      	adds	r0, r2, #0
100024d6:	1c19      	adds	r1, r3, #0
100024d8:	2900      	cmp	r1, #0
100024da:	d013      	beq.n	10002504 <_malloc_r+0x58>
100024dc:	680a      	ldr	r2, [r1, #0]
100024de:	1b12      	subs	r2, r2, r4
100024e0:	d40d      	bmi.n	100024fe <_malloc_r+0x52>
100024e2:	2a0b      	cmp	r2, #11
100024e4:	d902      	bls.n	100024ec <_malloc_r+0x40>
100024e6:	600a      	str	r2, [r1, #0]
100024e8:	188b      	adds	r3, r1, r2
100024ea:	e01f      	b.n	1000252c <_malloc_r+0x80>
100024ec:	428b      	cmp	r3, r1
100024ee:	d102      	bne.n	100024f6 <_malloc_r+0x4a>
100024f0:	685a      	ldr	r2, [r3, #4]
100024f2:	6002      	str	r2, [r0, #0]
100024f4:	e01b      	b.n	1000252e <_malloc_r+0x82>
100024f6:	684a      	ldr	r2, [r1, #4]
100024f8:	605a      	str	r2, [r3, #4]
100024fa:	1c0b      	adds	r3, r1, #0
100024fc:	e017      	b.n	1000252e <_malloc_r+0x82>
100024fe:	1c0b      	adds	r3, r1, #0
10002500:	6849      	ldr	r1, [r1, #4]
10002502:	e7e9      	b.n	100024d8 <_malloc_r+0x2c>
10002504:	4e14      	ldr	r6, [pc, #80]	; (10002558 <_malloc_r+0xac>)
10002506:	6833      	ldr	r3, [r6, #0]
10002508:	2b00      	cmp	r3, #0
1000250a:	d103      	bne.n	10002514 <_malloc_r+0x68>
1000250c:	1c28      	adds	r0, r5, #0
1000250e:	f000 f825 	bl	1000255c <_sbrk_r>
10002512:	6030      	str	r0, [r6, #0]
10002514:	1c28      	adds	r0, r5, #0
10002516:	1c21      	adds	r1, r4, #0
10002518:	f000 f820 	bl	1000255c <_sbrk_r>
1000251c:	1c03      	adds	r3, r0, #0
1000251e:	1c42      	adds	r2, r0, #1
10002520:	d0d0      	beq.n	100024c4 <_malloc_r+0x18>
10002522:	2203      	movs	r2, #3
10002524:	1cc6      	adds	r6, r0, #3
10002526:	4396      	bics	r6, r2
10002528:	4286      	cmp	r6, r0
1000252a:	d10a      	bne.n	10002542 <_malloc_r+0x96>
1000252c:	601c      	str	r4, [r3, #0]
1000252e:	1c18      	adds	r0, r3, #0
10002530:	2107      	movs	r1, #7
10002532:	300b      	adds	r0, #11
10002534:	1d1a      	adds	r2, r3, #4
10002536:	4388      	bics	r0, r1
10002538:	1a82      	subs	r2, r0, r2
1000253a:	d00a      	beq.n	10002552 <_malloc_r+0xa6>
1000253c:	4251      	negs	r1, r2
1000253e:	5099      	str	r1, [r3, r2]
10002540:	e007      	b.n	10002552 <_malloc_r+0xa6>
10002542:	1a31      	subs	r1, r6, r0
10002544:	1c28      	adds	r0, r5, #0
10002546:	f000 f809 	bl	1000255c <_sbrk_r>
1000254a:	1c43      	adds	r3, r0, #1
1000254c:	d0ba      	beq.n	100024c4 <_malloc_r+0x18>
1000254e:	1c33      	adds	r3, r6, #0
10002550:	e7ec      	b.n	1000252c <_malloc_r+0x80>
10002552:	bd70      	pop	{r4, r5, r6, pc}
10002554:	20000610 	.word	0x20000610
10002558:	2000060c 	.word	0x2000060c

1000255c <_sbrk_r>:
1000255c:	b538      	push	{r3, r4, r5, lr}
1000255e:	2300      	movs	r3, #0
10002560:	4c06      	ldr	r4, [pc, #24]	; (1000257c <_sbrk_r+0x20>)
10002562:	1c05      	adds	r5, r0, #0
10002564:	1c08      	adds	r0, r1, #0
10002566:	6023      	str	r3, [r4, #0]
10002568:	f7ff f808 	bl	1000157c <_sbrk>
1000256c:	1c43      	adds	r3, r0, #1
1000256e:	d103      	bne.n	10002578 <_sbrk_r+0x1c>
10002570:	6823      	ldr	r3, [r4, #0]
10002572:	2b00      	cmp	r3, #0
10002574:	d000      	beq.n	10002578 <_sbrk_r+0x1c>
10002576:	602b      	str	r3, [r5, #0]
10002578:	bd38      	pop	{r3, r4, r5, pc}
1000257a:	46c0      	nop			; (mov r8, r8)
1000257c:	20000630 	.word	0x20000630

10002580 <UART_0_config>:
10002580:	100025c4 100016c5 00000000 00000000     .%..............
	...
1000259c:	100025b0 04020200 00000004              .%..........

100025a8 <UART_0_rx_pin_config>:
100025a8:	00000000 00000001                       ........

100025b0 <UART_0_tx_pin>:
100025b0:	40040200 00000001 100025bc              ...@.....%..

100025bc <UART_0_tx_pin_config>:
100025bc:	000000b0 00000001                       ........

100025c4 <UART_0_channel_config>:
100025c4:	0001c200 10010808 00000000              ............

100025d0 <SPI_CONFIG_0_slave_select_list>:
100025d0:	00010000 00010000 00000000 00000000     ................
	...

100025f0 <SPI_CONFIG_0_config>:
100025f0:	2000052c 10001751 00000004 100025d0     ,.. Q........%..
10002600:	00020000                                ....

10002604 <DIGITAL_IO_MOSI>:
10002604:	40040000 000000b8 00010000 00000007     ...@............

10002614 <DIGITAL_IO_SCLK>:
10002614:	40040000 000000b8 00010000 00000008     ...@............

10002624 <DIGITAL_IO_SSL1>:
10002624:	40040000 000000b8 00010000 00000009     ...@............

10002634 <DIGITAL_IO_SSL2>:
10002634:	40040000 00000080 00010000 00000006     ...@............

10002644 <DIGITAL_IO_LED1>:
10002644:	40040100 00000080 00010000 00000000     ...@............

10002654 <DIGITAL_IO_LED2>:
10002654:	40040100 00000080 00010000 00000001     ...@............
10002664:	00000200 00010000 00000000 20000043              ............C.

10002672 <_ctype_>:
10002672:	20202000 20202020 28282020 20282828     .         ((((( 
10002682:	20202020 20202020 20202020 20202020                     
10002692:	10108820 10101010 10101010 10101010      ...............
100026a2:	04040410 04040404 10040404 10101010     ................
100026b2:	41411010 41414141 01010101 01010101     ..AAAAAA........
100026c2:	01010101 01010101 01010101 10101010     ................
100026d2:	42421010 42424242 02020202 02020202     ..BBBBBB........
100026e2:	02020202 02020202 02020202 10101010     ................
100026f2:	00000020 00000000 00000000 00000000      ...............
	...

Disassembly of section .VENEER_Code:

2000000c <HardFault_Veneer>:
2000000c:	482c      	ldr	r0, [pc, #176]	; (200000c0 <CCU40_3_Veneer+0x20>)
2000000e:	4687      	mov	pc, r0
	...

2000002c <SVC_Veneer>:
2000002c:	4825      	ldr	r0, [pc, #148]	; (200000c4 <CCU40_3_Veneer+0x24>)
2000002e:	4687      	mov	pc, r0
	...

20000038 <PendSV_Veneer>:
20000038:	4823      	ldr	r0, [pc, #140]	; (200000c8 <CCU40_3_Veneer+0x28>)
2000003a:	4687      	mov	pc, r0

2000003c <SysTick_Veneer>:
2000003c:	4823      	ldr	r0, [pc, #140]	; (200000cc <CCU40_3_Veneer+0x2c>)
2000003e:	4687      	mov	pc, r0

20000040 <SCU_0_Veneer>:
20000040:	4823      	ldr	r0, [pc, #140]	; (200000d0 <CCU40_3_Veneer+0x30>)
20000042:	4687      	mov	pc, r0

20000044 <SCU_1_Veneer>:
20000044:	4823      	ldr	r0, [pc, #140]	; (200000d4 <CCU40_3_Veneer+0x34>)
20000046:	4687      	mov	pc, r0

20000048 <SCU_2_Veneer>:
20000048:	4823      	ldr	r0, [pc, #140]	; (200000d8 <CCU40_3_Veneer+0x38>)
2000004a:	4687      	mov	pc, r0

2000004c <SCU_3_Veneer>:
2000004c:	4823      	ldr	r0, [pc, #140]	; (200000dc <CCU40_3_Veneer+0x3c>)
2000004e:	4687      	mov	pc, r0

20000050 <SCU_4_Veneer>:
20000050:	4823      	ldr	r0, [pc, #140]	; (200000e0 <CCU40_3_Veneer+0x40>)
20000052:	4687      	mov	pc, r0

20000054 <SCU_5_Veneer>:
20000054:	4823      	ldr	r0, [pc, #140]	; (200000e4 <CCU40_3_Veneer+0x44>)
20000056:	4687      	mov	pc, r0

20000058 <SCU_6_Veneer>:
20000058:	4823      	ldr	r0, [pc, #140]	; (200000e8 <CCU40_3_Veneer+0x48>)
2000005a:	4687      	mov	pc, r0
	...

20000064 <USIC0_0_Veneer>:
20000064:	4821      	ldr	r0, [pc, #132]	; (200000ec <CCU40_3_Veneer+0x4c>)
20000066:	4687      	mov	pc, r0

20000068 <USIC0_1_Veneer>:
20000068:	4821      	ldr	r0, [pc, #132]	; (200000f0 <CCU40_3_Veneer+0x50>)
2000006a:	4687      	mov	pc, r0

2000006c <USIC0_2_Veneer>:
2000006c:	4821      	ldr	r0, [pc, #132]	; (200000f4 <CCU40_3_Veneer+0x54>)
2000006e:	4687      	mov	pc, r0

20000070 <USIC0_3_Veneer>:
20000070:	4821      	ldr	r0, [pc, #132]	; (200000f8 <CCU40_3_Veneer+0x58>)
20000072:	4687      	mov	pc, r0

20000074 <USIC0_4_Veneer>:
20000074:	4821      	ldr	r0, [pc, #132]	; (200000fc <CCU40_3_Veneer+0x5c>)
20000076:	4687      	mov	pc, r0

20000078 <USIC0_5_Veneer>:
20000078:	4821      	ldr	r0, [pc, #132]	; (20000100 <CCU40_3_Veneer+0x60>)
2000007a:	4687      	mov	pc, r0

2000007c <VADC0_C0_0_Veneer>:
2000007c:	4821      	ldr	r0, [pc, #132]	; (20000104 <CCU40_3_Veneer+0x64>)
2000007e:	4687      	mov	pc, r0

20000080 <VADC0_C0_1_Veneer>:
20000080:	4821      	ldr	r0, [pc, #132]	; (20000108 <CCU40_3_Veneer+0x68>)
20000082:	4687      	mov	pc, r0
	...

20000094 <CCU40_0_Veneer>:
20000094:	481d      	ldr	r0, [pc, #116]	; (2000010c <CCU40_3_Veneer+0x6c>)
20000096:	4687      	mov	pc, r0

20000098 <CCU40_1_Veneer>:
20000098:	481d      	ldr	r0, [pc, #116]	; (20000110 <CCU40_3_Veneer+0x70>)
2000009a:	4687      	mov	pc, r0

2000009c <CCU40_2_Veneer>:
2000009c:	481d      	ldr	r0, [pc, #116]	; (20000114 <CCU40_3_Veneer+0x74>)
2000009e:	4687      	mov	pc, r0

200000a0 <CCU40_3_Veneer>:
200000a0:	481d      	ldr	r0, [pc, #116]	; (20000118 <CCU40_3_Veneer+0x78>)
200000a2:	4687      	mov	pc, r0
	...
200000c0:	10001099 	.word	0x10001099
200000c4:	10001099 	.word	0x10001099
200000c8:	10001099 	.word	0x10001099
200000cc:	10001099 	.word	0x10001099
200000d0:	10001099 	.word	0x10001099
200000d4:	10001099 	.word	0x10001099
200000d8:	10001099 	.word	0x10001099
200000dc:	10001099 	.word	0x10001099
200000e0:	10001099 	.word	0x10001099
200000e4:	10001099 	.word	0x10001099
200000e8:	10001099 	.word	0x10001099
200000ec:	10001099 	.word	0x10001099
200000f0:	10001099 	.word	0x10001099
200000f4:	10001099 	.word	0x10001099
200000f8:	10001099 	.word	0x10001099
200000fc:	10001099 	.word	0x10001099
20000100:	10001099 	.word	0x10001099
20000104:	10001099 	.word	0x10001099
20000108:	10001099 	.word	0x10001099
2000010c:	10001099 	.word	0x10001099
20000110:	10001099 	.word	0x10001099
20000114:	10001099 	.word	0x10001099
20000118:	10001099 	.word	0x10001099
