#Build: Fabric Compiler 2020.3, Build 62942, Sep 29 13:34 2020
#Install: D:\pango\PDS_2020.3\bin
#Application name: pds.exe
#OS: Windows 10 10.0.18363
#Hostname: DESKTOP-FPVEJ74
Generated by Fabric Compiler (version 2020.3 build 62942) at Sun May 29 18:52:56 2022
Compiling architecture definition.
W: Verilog-2007: [F:/pds_project/ConvKing/source/Accelerator/Linear/linear_top.v(line number: 3)] Empty port in module declaration
W: Verilog-2007: [F:/pds_project/ConvKing/source/Accelerator/mobilenet_invres.v(line number: 3)] Empty port in module declaration
W: Verilog-2007: [F:/pds_project/ConvKing/source/Accelerator/mobilenet_top.v(line number: 3)] Empty port in module declaration
W: Verilog-2007: [F:/pds_project/ConvKing/source/Accelerator/yolo_CBL.v(line number: 3)] Empty port in module declaration
W: Verilog-2007: [F:/pds_project/ConvKing/source/Accelerator/yolo_mobilenet.v(line number: 3)] Empty port in module declaration
W: Verilog-2007: [F:/pds_project/ConvKing/source/Accelerator/yolo_pre.v(line number: 3)] Empty port in module declaration
W: Verilog-2007: [F:/pds_project/ConvKing/source/Accelerator/KNN/tb/hist_top_tb.v(line number: 1)] Empty port in module declaration
E: Verilog-4088: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 27)] Index -1 of data_i is out of range
Compiling architecture definition.
I: Flow-6004: Design file modified: "F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v". 
Compiling architecture definition.
W: Verilog-2007: [F:/pds_project/ConvKing/source/Accelerator/Linear/linear_top.v(line number: 3)] Empty port in module declaration
W: Verilog-2007: [F:/pds_project/ConvKing/source/Accelerator/mobilenet_invres.v(line number: 3)] Empty port in module declaration
W: Verilog-2007: [F:/pds_project/ConvKing/source/Accelerator/mobilenet_top.v(line number: 3)] Empty port in module declaration
W: Verilog-2007: [F:/pds_project/ConvKing/source/Accelerator/yolo_CBL.v(line number: 3)] Empty port in module declaration
W: Verilog-2007: [F:/pds_project/ConvKing/source/Accelerator/yolo_mobilenet.v(line number: 3)] Empty port in module declaration
W: Verilog-2007: [F:/pds_project/ConvKing/source/Accelerator/yolo_pre.v(line number: 3)] Empty port in module declaration
W: Verilog-2007: [F:/pds_project/ConvKing/source/Accelerator/KNN/tb/hist_top_tb.v(line number: 1)] Empty port in module declaration
E: Verilog-4101: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 27)] Vectors were not referenced using the declared range direction
Compiling architecture definition.
I: Flow-6004: Design file modified: "F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v". 
Compiling architecture definition.
W: Verilog-2007: [F:/pds_project/ConvKing/source/Accelerator/Linear/linear_top.v(line number: 3)] Empty port in module declaration
W: Verilog-2007: [F:/pds_project/ConvKing/source/Accelerator/mobilenet_invres.v(line number: 3)] Empty port in module declaration
W: Verilog-2007: [F:/pds_project/ConvKing/source/Accelerator/mobilenet_top.v(line number: 3)] Empty port in module declaration
W: Verilog-2007: [F:/pds_project/ConvKing/source/Accelerator/yolo_CBL.v(line number: 3)] Empty port in module declaration
W: Verilog-2007: [F:/pds_project/ConvKing/source/Accelerator/yolo_mobilenet.v(line number: 3)] Empty port in module declaration
W: Verilog-2007: [F:/pds_project/ConvKing/source/Accelerator/yolo_pre.v(line number: 3)] Empty port in module declaration
W: Verilog-2007: [F:/pds_project/ConvKing/source/Accelerator/KNN/tb/hist_top_tb.v(line number: 1)] Empty port in module declaration
E: Verilog-4101: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 27)] Vectors were not referenced using the declared range direction
Compiling architecture definition.
I: Flow-6004: Design file modified: "F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v". 
Compiling architecture definition.
W: Verilog-2007: [F:/pds_project/ConvKing/source/Accelerator/Linear/linear_top.v(line number: 3)] Empty port in module declaration
W: Verilog-2007: [F:/pds_project/ConvKing/source/Accelerator/mobilenet_invres.v(line number: 3)] Empty port in module declaration
W: Verilog-2007: [F:/pds_project/ConvKing/source/Accelerator/mobilenet_top.v(line number: 3)] Empty port in module declaration
W: Verilog-2007: [F:/pds_project/ConvKing/source/Accelerator/yolo_CBL.v(line number: 3)] Empty port in module declaration
W: Verilog-2007: [F:/pds_project/ConvKing/source/Accelerator/yolo_mobilenet.v(line number: 3)] Empty port in module declaration
W: Verilog-2007: [F:/pds_project/ConvKing/source/Accelerator/yolo_pre.v(line number: 3)] Empty port in module declaration
W: Verilog-2007: [F:/pds_project/ConvKing/source/Accelerator/KNN/tb/hist_top_tb.v(line number: 1)] Empty port in module declaration
E: Verilog-4101: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 27)] Vectors were not referenced using the declared range direction
Compiling architecture definition.
I: Flow-6004: Design file modified: "F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v". 
Compiling architecture definition.
W: Verilog-2007: [F:/pds_project/ConvKing/source/Accelerator/Linear/linear_top.v(line number: 3)] Empty port in module declaration
W: Verilog-2007: [F:/pds_project/ConvKing/source/Accelerator/mobilenet_invres.v(line number: 3)] Empty port in module declaration
W: Verilog-2007: [F:/pds_project/ConvKing/source/Accelerator/mobilenet_top.v(line number: 3)] Empty port in module declaration
W: Verilog-2007: [F:/pds_project/ConvKing/source/Accelerator/yolo_CBL.v(line number: 3)] Empty port in module declaration
W: Verilog-2007: [F:/pds_project/ConvKing/source/Accelerator/yolo_mobilenet.v(line number: 3)] Empty port in module declaration
W: Verilog-2007: [F:/pds_project/ConvKing/source/Accelerator/yolo_pre.v(line number: 3)] Empty port in module declaration
W: Verilog-2007: [F:/pds_project/ConvKing/source/Accelerator/KNN/tb/hist_top_tb.v(line number: 1)] Empty port in module declaration
E: Verilog-4101: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 27)] Vectors were not referenced using the declared range direction
Compiling architecture definition.
I: Flow-6004: Design file modified: "F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v". 
Compiling architecture definition.
W: Verilog-2007: [F:/pds_project/ConvKing/source/Accelerator/Linear/linear_top.v(line number: 3)] Empty port in module declaration
W: Verilog-2007: [F:/pds_project/ConvKing/source/Accelerator/mobilenet_invres.v(line number: 3)] Empty port in module declaration
W: Verilog-2007: [F:/pds_project/ConvKing/source/Accelerator/mobilenet_top.v(line number: 3)] Empty port in module declaration
W: Verilog-2007: [F:/pds_project/ConvKing/source/Accelerator/yolo_CBL.v(line number: 3)] Empty port in module declaration
W: Verilog-2007: [F:/pds_project/ConvKing/source/Accelerator/yolo_mobilenet.v(line number: 3)] Empty port in module declaration
W: Verilog-2007: [F:/pds_project/ConvKing/source/Accelerator/yolo_pre.v(line number: 3)] Empty port in module declaration
W: Verilog-2007: [F:/pds_project/ConvKing/source/Accelerator/KNN/tb/hist_top_tb.v(line number: 1)] Empty port in module declaration
E: Verilog-4101: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 27)] Vectors were not referenced using the declared range direction
Compiling architecture definition.
I: Flow-6004: Design file modified: "F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v". 
Compiling architecture definition.
E: Verilog-4005: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 27)] Syntax error near ]
E: Verilog-4005: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 29)] Syntax error near )
E: Parsing ERROR.
W: Verilog-2007: [F:/pds_project/ConvKing/source/Accelerator/Linear/linear_top.v(line number: 3)] Empty port in module declaration
W: Verilog-2007: [F:/pds_project/ConvKing/source/Accelerator/mobilenet_invres.v(line number: 3)] Empty port in module declaration
W: Verilog-2007: [F:/pds_project/ConvKing/source/Accelerator/mobilenet_top.v(line number: 3)] Empty port in module declaration
W: Verilog-2007: [F:/pds_project/ConvKing/source/Accelerator/yolo_CBL.v(line number: 3)] Empty port in module declaration
W: Verilog-2007: [F:/pds_project/ConvKing/source/Accelerator/yolo_mobilenet.v(line number: 3)] Empty port in module declaration
W: Verilog-2007: [F:/pds_project/ConvKing/source/Accelerator/yolo_pre.v(line number: 3)] Empty port in module declaration
W: Verilog-2007: [F:/pds_project/ConvKing/source/Accelerator/KNN/tb/hist_top_tb.v(line number: 1)] Empty port in module declaration
File "F:/pds_project/ConvKing/source/Accelerator/Conv/conv_buffer.v" has been added to project successfully. 
File "F:/pds_project/ConvKing/source/Accelerator/Conv/conv_cal.v" has been added to project successfully. 
File "F:/pds_project/ConvKing/source/Accelerator/Conv/conv_search.v" has been added to project successfully. 
File "F:/pds_project/ConvKing/source/Accelerator/Conv/conv_top.v" has been added to project successfully. 
Compiling architecture definition.
Compiling architecture definition.
E: Verilog-4005: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 27)] Syntax error near ]
E: Verilog-4005: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 29)] Syntax error near )
E: Parsing ERROR.
W: Verilog-2007: [F:/pds_project/ConvKing/source/Accelerator/Linear/linear_top.v(line number: 3)] Empty port in module declaration
W: Verilog-2007: [F:/pds_project/ConvKing/source/Accelerator/mobilenet_invres.v(line number: 3)] Empty port in module declaration
W: Verilog-2007: [F:/pds_project/ConvKing/source/Accelerator/mobilenet_top.v(line number: 3)] Empty port in module declaration
W: Verilog-2007: [F:/pds_project/ConvKing/source/Accelerator/yolo_CBL.v(line number: 3)] Empty port in module declaration
W: Verilog-2007: [F:/pds_project/ConvKing/source/Accelerator/yolo_mobilenet.v(line number: 3)] Empty port in module declaration
W: Verilog-2007: [F:/pds_project/ConvKing/source/Accelerator/yolo_pre.v(line number: 3)] Empty port in module declaration
W: Verilog-2007: [F:/pds_project/ConvKing/source/Accelerator/KNN/tb/hist_top_tb.v(line number: 1)] Empty port in module declaration
I: Flow-6004: Design file modified: "F:/pds_project/ConvKing/source/Accelerator/Linear/linear.v". 
Compiling architecture definition.
E: Verilog-4005: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 27)] Syntax error near ]
E: Verilog-4005: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 29)] Syntax error near )
E: Parsing ERROR.
E: Verilog-4005: [F:/pds_project/ConvKing/source/Accelerator/Linear/linear.v(line number: 159)] Syntax error near :
E: Verilog-4109: [F:/pds_project/ConvKing/source/Accelerator/Linear/linear.v(line number: 158)] Declarations is not allowed in unnamed block
E: Parsing ERROR.
W: Verilog-2007: [F:/pds_project/ConvKing/source/Accelerator/Linear/linear_top.v(line number: 3)] Empty port in module declaration
W: Verilog-2007: [F:/pds_project/ConvKing/source/Accelerator/mobilenet_invres.v(line number: 3)] Empty port in module declaration
W: Verilog-2007: [F:/pds_project/ConvKing/source/Accelerator/mobilenet_top.v(line number: 3)] Empty port in module declaration
W: Verilog-2007: [F:/pds_project/ConvKing/source/Accelerator/yolo_CBL.v(line number: 3)] Empty port in module declaration
W: Verilog-2007: [F:/pds_project/ConvKing/source/Accelerator/yolo_mobilenet.v(line number: 3)] Empty port in module declaration
W: Verilog-2007: [F:/pds_project/ConvKing/source/Accelerator/yolo_pre.v(line number: 3)] Empty port in module declaration
W: Verilog-2007: [F:/pds_project/ConvKing/source/Accelerator/KNN/tb/hist_top_tb.v(line number: 1)] Empty port in module declaration
Compiling architecture definition.
E: Verilog-4005: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 27)] Syntax error near ]
E: Verilog-4005: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 29)] Syntax error near )
E: Parsing ERROR.
E: Verilog-4005: [F:/pds_project/ConvKing/source/Accelerator/Linear/linear.v(line number: 159)] Syntax error near :
E: Verilog-4109: [F:/pds_project/ConvKing/source/Accelerator/Linear/linear.v(line number: 158)] Declarations is not allowed in unnamed block
E: Parsing ERROR.
W: Verilog-2007: [F:/pds_project/ConvKing/source/Accelerator/mobilenet_invres.v(line number: 3)] Empty port in module declaration
W: Verilog-2007: [F:/pds_project/ConvKing/source/Accelerator/mobilenet_top.v(line number: 3)] Empty port in module declaration
W: Verilog-2007: [F:/pds_project/ConvKing/source/Accelerator/yolo_CBL.v(line number: 3)] Empty port in module declaration
W: Verilog-2007: [F:/pds_project/ConvKing/source/Accelerator/yolo_mobilenet.v(line number: 3)] Empty port in module declaration
W: Verilog-2007: [F:/pds_project/ConvKing/source/Accelerator/yolo_pre.v(line number: 3)] Empty port in module declaration
W: Verilog-2007: [F:/pds_project/ConvKing/source/Accelerator/KNN/tb/hist_top_tb.v(line number: 1)] Empty port in module declaration
Open IP Compiler ...
Process exit normally.
Process exit normally.
