Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Feb 12 02:51:09 2024
| Host         : DESKTOP-VPFT755 running 64-bit major release  (build 9200)
| Command      : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
| Design       : design_1_wrapper
| Device       : xczu3eg-sbva484-2-i
| Speed File   : -2
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+------------+-----------+-------+
|          Site Type         | Used | Fixed | Prohibited | Available | Util% |
+----------------------------+------+-------+------------+-----------+-------+
| CLB LUTs                   | 6256 |     0 |          0 |     70560 |  8.87 |
|   LUT as Logic             | 5141 |     0 |          0 |     70560 |  7.29 |
|   LUT as Memory            | 1115 |     0 |          0 |     28800 |  3.87 |
|     LUT as Distributed RAM |  918 |     0 |            |           |       |
|     LUT as Shift Register  |  197 |     0 |            |           |       |
| CLB Registers              | 6284 |     0 |          0 |    141120 |  4.45 |
|   Register as Flip Flop    | 6284 |     0 |          0 |    141120 |  4.45 |
|   Register as Latch        |    0 |     0 |          0 |    141120 |  0.00 |
| CARRY8                     |  161 |     0 |          0 |      8820 |  1.83 |
| F7 Muxes                   |  241 |     0 |          0 |     35280 |  0.68 |
| F8 Muxes                   |   47 |     0 |          0 |     17640 |  0.27 |
| F9 Muxes                   |    0 |     0 |          0 |      8820 |  0.00 |
+----------------------------+------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 45    |          Yes |           - |        Reset |
| 235   |          Yes |         Set |            - |
| 6004  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+------------+-----------+-------+
|                  Site Type                 | Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+------+-------+------------+-----------+-------+
| CLB                                        | 1242 |     0 |          0 |      8820 | 14.08 |
|   CLBL                                     |  770 |     0 |            |           |       |
|   CLBM                                     |  472 |     0 |            |           |       |
| LUT as Logic                               | 5141 |     0 |          0 |     70560 |  7.29 |
|   using O5 output only                     |  230 |       |            |           |       |
|   using O6 output only                     | 3378 |       |            |           |       |
|   using O5 and O6                          | 1533 |       |            |           |       |
| LUT as Memory                              | 1115 |     0 |          0 |     28800 |  3.87 |
|   LUT as Distributed RAM                   |  918 |     0 |            |           |       |
|     using O5 output only                   |    0 |       |            |           |       |
|     using O6 output only                   |   18 |       |            |           |       |
|     using O5 and O6                        |  900 |       |            |           |       |
|   LUT as Shift Register                    |  197 |     0 |            |           |       |
|     using O5 output only                   |    0 |       |            |           |       |
|     using O6 output only                   |  136 |       |            |           |       |
|     using O5 and O6                        |   61 |       |            |           |       |
| CLB Registers                              | 6284 |     0 |          0 |    141120 |  4.45 |
|   Register driven from within the CLB      | 3794 |       |            |           |       |
|   Register driven from outside the CLB     | 2490 |       |            |           |       |
|     LUT in front of the register is unused | 1989 |       |            |           |       |
|     LUT in front of the register is used   |  501 |       |            |           |       |
| Unique Control Sets                        |  347 |       |          0 |     17640 |  1.97 |
+--------------------------------------------+------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |    3 |     0 |          0 |       216 |  1.39 |
|   RAMB36/FIFO*    |    2 |     0 |          0 |       216 |  0.93 |
|     RAMB36E2 only |    2 |       |            |           |       |
|   RAMB18          |    2 |     0 |          0 |       432 |  0.46 |
|     RAMB18E2 only |    2 |       |            |           |       |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           |   48 |     0 |          0 |       360 | 13.33 |
|   DSP48E2 only |   48 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |    0 |     0 |          0 |        82 |  0.00 |
| HPIOB_M          |    0 |     0 |          0 |        26 |  0.00 |
| HPIOB_S          |    0 |     0 |          0 |        26 |  0.00 |
| HDIOB_M          |    0 |     0 |          0 |        12 |  0.00 |
| HDIOB_S          |    0 |     0 |          0 |        12 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |          0 |         6 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |        72 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |        72 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        24 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |       936 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        24 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        12 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    1 |     0 |          0 |       196 |  0.51 |
|   BUFGCE             |    0 |     0 |          0 |        88 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        12 |  0.00 |
|   BUFG_PS            |    1 |     0 |          0 |        72 |  1.39 |
|   BUFGCTRL*          |    0 |     0 |          0 |        24 |  0.00 |
| PLL                  |    0 |     0 |          0 |         6 |  0.00 |
| MMCM                 |    0 |     0 |          0 |         3 |  0.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------+------+-------+------------+-----------+--------+
| Site Type | Used | Fixed | Prohibited | Available |  Util% |
+-----------+------+-------+------------+-----------+--------+
| PS8       |    1 |     0 |          0 |         1 | 100.00 |
| SYSMONE4  |    0 |     0 |          0 |         1 |   0.00 |
+-----------+------+-------+------------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 6004 |            Register |
| RAMD32   | 1668 |                 CLB |
| LUT6     | 1575 |                 CLB |
| LUT5     | 1506 |                 CLB |
| LUT3     | 1390 |                 CLB |
| LUT2     | 1305 |                 CLB |
| LUT4     |  745 |                 CLB |
| MUXF7    |  241 |                 CLB |
| FDSE     |  235 |            Register |
| SRL16E   |  209 |                 CLB |
| CARRY8   |  161 |                 CLB |
| LUT1     |  153 |                 CLB |
| RAMS32   |  150 |                 CLB |
| SRLC32E  |   49 |                 CLB |
| DSP48E2  |   48 |          Arithmetic |
| MUXF8    |   47 |                 CLB |
| FDCE     |   45 |            Register |
| RAMB36E2 |    2 |            BLOCKRAM |
| RAMB18E2 |    2 |            BLOCKRAM |
| PS8      |    1 |            Advanced |
| BUFG_PS  |    1 |               Clock |
+----------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+------------------------------+------+
|           Ref Name           | Used |
+------------------------------+------+
| design_1_zynq_ultra_ps_e_0_0 |    1 |
| design_1_smartconnect_0_0    |    1 |
| design_1_rst_ps8_0_96M_0     |    1 |
| design_1_predict_0_0         |    1 |
| design_1_axi_dma_0_0         |    1 |
| design_1_auto_pc_0           |    1 |
+------------------------------+------+


