<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="271" />
   <irq preferredWidth="34" />
   <export preferredWidth="352" />
  </columns>
 </systemtable>
 <library
   expandedCategories="Library/Interface Protocols,Library/Processors and Peripherals/Peripherals,Library,Library/Processors and Peripherals,Library/Interface Protocols/PCI Express,Project,Library/Interface Protocols/PCI Express/QSYS Example Designs" />
 <window width="1922" height="1105" x="-1" y="1056" />
 <generation simulation="VERILOG" />
</preferences>
