
****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /tmp/build.tcl.AZZjPV
# exec rm -rf .Xil .gen .srcs
# set_param board.repoPaths /home/builder/.Xilinx/Vivado/2022.1/xhub/board_store/xilinx_board_store
# xhub::refresh_catalog [xhub::get_xstores xilinx_board_store]
# xhub::install [xhub::get_xitems digilentinc.com:xilinx_board_store:nexys4_ddr:1.1]
INFO: [xhubtcl 76-61] The object 'digilentinc.com:xilinx_board_store:nexys4_ddr:1.1' is already installed, to update use xhub::update command.
# set_part xc7a100tcsg324-1
INFO: [Coretcl 2-1500] The part has been set to 'xc7a100tcsg324-1' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# set_property board_part digilentinc.com:nexys4_ddr:part0:1.1 [current_project]
# read_mem /tmp/tmp.f8EYRU/data/00_road.mem
# read_mem /tmp/tmp.f8EYRU/data/00_road_pal.mem
# read_mem /tmp/tmp.f8EYRU/data/00_road_vert.mem
# read_mem /tmp/tmp.f8EYRU/data/00_road_vert_pal.mem
# read_mem /tmp/tmp.f8EYRU/data/01_normal_sand.mem
# read_mem /tmp/tmp.f8EYRU/data/01_normal_sand_pal.mem
# read_mem /tmp/tmp.f8EYRU/data/02_light_sand.mem
# read_mem /tmp/tmp.f8EYRU/data/02_light_sand_pal.mem
# read_mem /tmp/tmp.f8EYRU/data/02_road_horiz.mem
# read_mem /tmp/tmp.f8EYRU/data/02_road_horiz_pal.mem
# read_mem /tmp/tmp.f8EYRU/data/03_dark_sand.mem
# read_mem /tmp/tmp.f8EYRU/data/03_dark_sand_pal.mem
# read_mem /tmp/tmp.f8EYRU/data/04_grass.mem
# read_mem /tmp/tmp.f8EYRU/data/04_grass_pal.mem
# read_mem /tmp/tmp.f8EYRU/data/05_finish.mem
# read_mem /tmp/tmp.f8EYRU/data/05_finish_pal.mem
# read_mem /tmp/tmp.f8EYRU/data/06_oil_spill.mem
# read_mem /tmp/tmp.f8EYRU/data/06_oil_spill_pal.mem
# read_mem /tmp/tmp.f8EYRU/data/07_puddle.mem
# read_mem /tmp/tmp.f8EYRU/data/07_puddle_pal.mem
# read_mem /tmp/tmp.f8EYRU/data/08_mario_icon.mem
# read_mem /tmp/tmp.f8EYRU/data/08_mario_icon_pal.mem
# read_mem /tmp/tmp.f8EYRU/data/09_luigi_icon.mem
# read_mem /tmp/tmp.f8EYRU/data/09_luigi_icon_pal.mem
# read_mem /tmp/tmp.f8EYRU/data/cos.mem
# read_mem /tmp/tmp.f8EYRU/data/log.mem
# read_mem /tmp/tmp.f8EYRU/data/sin.mem
# read_mem /tmp/tmp.f8EYRU/data/test_black_square.mem
# read_mem /tmp/tmp.f8EYRU/data/test_black_square_pal.mem
# read_mem /tmp/tmp.f8EYRU/data/test_grey_square.mem
# read_mem /tmp/tmp.f8EYRU/data/test_grey_square_pal.mem
# read_mem /tmp/tmp.f8EYRU/data/test_red_square.mem
# read_mem /tmp/tmp.f8EYRU/data/test_red_square_pal.mem
# read_mem /tmp/tmp.f8EYRU/data/test_track.mem
# read_mem /tmp/tmp.f8EYRU/data/track.mem
# read_mem /tmp/tmp.f8EYRU/data/track_obstacles.mem
# read_verilog -sv /tmp/tmp.f8EYRU/src/aggregate.sv
# read_verilog -sv /tmp/tmp.f8EYRU/src/bitorder.sv
# read_verilog -sv /tmp/tmp.f8EYRU/src/cksum.sv
# read_verilog -sv /tmp/tmp.f8EYRU/src/clk_wiz_0_clk_wiz.v
# read_verilog -sv /tmp/tmp.f8EYRU/src/crc32.sv
# read_verilog -sv /tmp/tmp.f8EYRU/src/ether.sv
# read_verilog -sv /tmp/tmp.f8EYRU/src/firewall.sv
# read_verilog -sv /tmp/tmp.f8EYRU/src/forward_view.sv
# read_verilog -sv /tmp/tmp.f8EYRU/src/game.sv
# read_verilog -sv /tmp/tmp.f8EYRU/src/graphics.sv
# read_verilog -sv /tmp/tmp.f8EYRU/src/iverilog_hack.svh
# read_verilog -sv /tmp/tmp.f8EYRU/src/racer_view.sv
# read_verilog -sv /tmp/tmp.f8EYRU/src/receive.sv
# read_verilog -sv /tmp/tmp.f8EYRU/src/top_level.sv
# read_verilog -sv /tmp/tmp.f8EYRU/src/track_view.sv
# read_verilog -sv /tmp/tmp.f8EYRU/src/transmit.sv
# read_verilog -sv /tmp/tmp.f8EYRU/src/transmit_old.sv
# read_verilog -sv /tmp/tmp.f8EYRU/src/vga.sv
# read_verilog -sv /tmp/tmp.f8EYRU/src/xilinx_single_port_ram_read_first.v
# read_verilog -sv /tmp/tmp.f8EYRU/src/xilinx_true_dual_port_read_first_1_clock_ram.v
# read_verilog -sv /tmp/tmp.f8EYRU/src/xilinx_true_dual_port_read_first_2_clock_ram.v
# read_xdc /tmp/tmp.f8EYRU/xdc/top_level.xdc
# synth_design -top top_level -part xc7a100tcsg324-1
Command: synth_design -top top_level -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1460052
WARNING: [Synth 8-6901] identifier 'r_opponent_reset' is used before its declaration [/tmp/tmp.f8EYRU/src/top_level.sv:28]
WARNING: [Synth 8-6901] identifier 'sync_receive' is used before its declaration [/tmp/tmp.f8EYRU/src/top_level.sv:56]
WARNING: [Synth 8-6901] identifier 'sync_receive' is used before its declaration [/tmp/tmp.f8EYRU/src/top_level.sv:57]
WARNING: [Synth 8-6901] identifier 'sync_receive' is used before its declaration [/tmp/tmp.f8EYRU/src/top_level.sv:58]
WARNING: [Synth 8-6901] identifier 'sync_receive' is used before its declaration [/tmp/tmp.f8EYRU/src/top_level.sv:59]
WARNING: [Synth 8-6901] identifier 'sync_receive' is used before its declaration [/tmp/tmp.f8EYRU/src/top_level.sv:60]
WARNING: [Synth 8-6901] identifier 'sync_receive' is used before its declaration [/tmp/tmp.f8EYRU/src/top_level.sv:61]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2885.113 ; gain = 0.000 ; free physical = 9138 ; free virtual = 14625
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_level' [/tmp/tmp.f8EYRU/src/top_level.sv:4]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0_clk_wiz' [/tmp/tmp.f8EYRU/src/clk_wiz_0_clk_wiz.v:69]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:55203]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:55203]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:63509]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 9.750000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 19.500000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 15 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:63509]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0_clk_wiz' (0#1) [/tmp/tmp.f8EYRU/src/clk_wiz_0_clk_wiz.v:69]
INFO: [Synth 8-6157] synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram' [/tmp/tmp.f8EYRU/src/xilinx_true_dual_port_read_first_2_clock_ram.v:10]
	Parameter RAM_WIDTH bound to: 45 - type: integer 
	Parameter RAM_DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram' (0#1) [/tmp/tmp.f8EYRU/src/xilinx_true_dual_port_read_first_2_clock_ram.v:10]
INFO: [Synth 8-6157] synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram__parameterized0' [/tmp/tmp.f8EYRU/src/xilinx_true_dual_port_read_first_2_clock_ram.v:10]
	Parameter RAM_WIDTH bound to: 21 - type: integer 
	Parameter RAM_DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram__parameterized0' (0#1) [/tmp/tmp.f8EYRU/src/xilinx_true_dual_port_read_first_2_clock_ram.v:10]
INFO: [Synth 8-6157] synthesizing module 'vga' [/tmp/tmp.f8EYRU/src/vga.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'vga' (0#1) [/tmp/tmp.f8EYRU/src/vga.sv:18]
INFO: [Synth 8-6157] synthesizing module 'graphics' [/tmp/tmp.f8EYRU/src/graphics.sv:4]
INFO: [Synth 8-6157] synthesizing module 'track_view' [/tmp/tmp.f8EYRU/src/track_view.sv:6]
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_read_first' [/tmp/tmp.f8EYRU/src/xilinx_single_port_ram_read_first.v:10]
	Parameter RAM_WIDTH bound to: 4 - type: integer 
	Parameter RAM_DEPTH bound to: 256 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: track.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'track.mem' is read successfully [/tmp/tmp.f8EYRU/src/xilinx_single_port_ram_read_first.v:33]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_read_first' (0#1) [/tmp/tmp.f8EYRU/src/xilinx_single_port_ram_read_first.v:10]
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_read_first__parameterized0' [/tmp/tmp.f8EYRU/src/xilinx_single_port_ram_read_first.v:10]
	Parameter RAM_WIDTH bound to: 4 - type: integer 
	Parameter RAM_DEPTH bound to: 256 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: track_obstacles.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'track_obstacles.mem' is read successfully [/tmp/tmp.f8EYRU/src/xilinx_single_port_ram_read_first.v:33]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_read_first__parameterized0' (0#1) [/tmp/tmp.f8EYRU/src/xilinx_single_port_ram_read_first.v:10]
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_read_first__parameterized1' [/tmp/tmp.f8EYRU/src/xilinx_single_port_ram_read_first.v:10]
	Parameter RAM_WIDTH bound to: 8 - type: integer 
	Parameter RAM_DEPTH bound to: 1024 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: 00_road_vert.mem - type: string 
INFO: [Synth 8-3876] $readmem data file '00_road_vert.mem' is read successfully [/tmp/tmp.f8EYRU/src/xilinx_single_port_ram_read_first.v:33]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_read_first__parameterized1' (0#1) [/tmp/tmp.f8EYRU/src/xilinx_single_port_ram_read_first.v:10]
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_read_first__parameterized2' [/tmp/tmp.f8EYRU/src/xilinx_single_port_ram_read_first.v:10]
	Parameter RAM_WIDTH bound to: 12 - type: integer 
	Parameter RAM_DEPTH bound to: 256 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: 00_road_vert_pal.mem - type: string 
INFO: [Synth 8-3876] $readmem data file '00_road_vert_pal.mem' is read successfully [/tmp/tmp.f8EYRU/src/xilinx_single_port_ram_read_first.v:33]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_read_first__parameterized2' (0#1) [/tmp/tmp.f8EYRU/src/xilinx_single_port_ram_read_first.v:10]
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_read_first__parameterized3' [/tmp/tmp.f8EYRU/src/xilinx_single_port_ram_read_first.v:10]
	Parameter RAM_WIDTH bound to: 8 - type: integer 
	Parameter RAM_DEPTH bound to: 1024 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: 01_normal_sand.mem - type: string 
INFO: [Synth 8-3876] $readmem data file '01_normal_sand.mem' is read successfully [/tmp/tmp.f8EYRU/src/xilinx_single_port_ram_read_first.v:33]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_read_first__parameterized3' (0#1) [/tmp/tmp.f8EYRU/src/xilinx_single_port_ram_read_first.v:10]
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_read_first__parameterized4' [/tmp/tmp.f8EYRU/src/xilinx_single_port_ram_read_first.v:10]
	Parameter RAM_WIDTH bound to: 12 - type: integer 
	Parameter RAM_DEPTH bound to: 256 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: 01_normal_sand_pal.mem - type: string 
INFO: [Synth 8-3876] $readmem data file '01_normal_sand_pal.mem' is read successfully [/tmp/tmp.f8EYRU/src/xilinx_single_port_ram_read_first.v:33]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_read_first__parameterized4' (0#1) [/tmp/tmp.f8EYRU/src/xilinx_single_port_ram_read_first.v:10]
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_read_first__parameterized5' [/tmp/tmp.f8EYRU/src/xilinx_single_port_ram_read_first.v:10]
	Parameter RAM_WIDTH bound to: 8 - type: integer 
	Parameter RAM_DEPTH bound to: 1024 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: 02_road_horiz.mem - type: string 
INFO: [Synth 8-3876] $readmem data file '02_road_horiz.mem' is read successfully [/tmp/tmp.f8EYRU/src/xilinx_single_port_ram_read_first.v:33]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_read_first__parameterized5' (0#1) [/tmp/tmp.f8EYRU/src/xilinx_single_port_ram_read_first.v:10]
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_read_first__parameterized6' [/tmp/tmp.f8EYRU/src/xilinx_single_port_ram_read_first.v:10]
	Parameter RAM_WIDTH bound to: 12 - type: integer 
	Parameter RAM_DEPTH bound to: 256 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: 02_road_horiz_pal.mem - type: string 
INFO: [Synth 8-3876] $readmem data file '02_road_horiz_pal.mem' is read successfully [/tmp/tmp.f8EYRU/src/xilinx_single_port_ram_read_first.v:33]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_read_first__parameterized6' (0#1) [/tmp/tmp.f8EYRU/src/xilinx_single_port_ram_read_first.v:10]
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_read_first__parameterized7' [/tmp/tmp.f8EYRU/src/xilinx_single_port_ram_read_first.v:10]
	Parameter RAM_WIDTH bound to: 8 - type: integer 
	Parameter RAM_DEPTH bound to: 1024 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: (null) - type: string 
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_read_first__parameterized7' (0#1) [/tmp/tmp.f8EYRU/src/xilinx_single_port_ram_read_first.v:10]
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_read_first__parameterized8' [/tmp/tmp.f8EYRU/src/xilinx_single_port_ram_read_first.v:10]
	Parameter RAM_WIDTH bound to: 12 - type: integer 
	Parameter RAM_DEPTH bound to: 256 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: (null) - type: string 
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_read_first__parameterized8' (0#1) [/tmp/tmp.f8EYRU/src/xilinx_single_port_ram_read_first.v:10]
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_read_first__parameterized9' [/tmp/tmp.f8EYRU/src/xilinx_single_port_ram_read_first.v:10]
	Parameter RAM_WIDTH bound to: 8 - type: integer 
	Parameter RAM_DEPTH bound to: 1024 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: 05_finish.mem - type: string 
INFO: [Synth 8-3876] $readmem data file '05_finish.mem' is read successfully [/tmp/tmp.f8EYRU/src/xilinx_single_port_ram_read_first.v:33]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_read_first__parameterized9' (0#1) [/tmp/tmp.f8EYRU/src/xilinx_single_port_ram_read_first.v:10]
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_read_first__parameterized10' [/tmp/tmp.f8EYRU/src/xilinx_single_port_ram_read_first.v:10]
	Parameter RAM_WIDTH bound to: 12 - type: integer 
	Parameter RAM_DEPTH bound to: 256 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: 05_finish_pal.mem - type: string 
INFO: [Synth 8-3876] $readmem data file '05_finish_pal.mem' is read successfully [/tmp/tmp.f8EYRU/src/xilinx_single_port_ram_read_first.v:33]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_read_first__parameterized10' (0#1) [/tmp/tmp.f8EYRU/src/xilinx_single_port_ram_read_first.v:10]
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_read_first__parameterized11' [/tmp/tmp.f8EYRU/src/xilinx_single_port_ram_read_first.v:10]
	Parameter RAM_WIDTH bound to: 8 - type: integer 
	Parameter RAM_DEPTH bound to: 1024 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: 06_oil_spill.mem - type: string 
INFO: [Synth 8-3876] $readmem data file '06_oil_spill.mem' is read successfully [/tmp/tmp.f8EYRU/src/xilinx_single_port_ram_read_first.v:33]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_read_first__parameterized11' (0#1) [/tmp/tmp.f8EYRU/src/xilinx_single_port_ram_read_first.v:10]
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_read_first__parameterized12' [/tmp/tmp.f8EYRU/src/xilinx_single_port_ram_read_first.v:10]
	Parameter RAM_WIDTH bound to: 12 - type: integer 
	Parameter RAM_DEPTH bound to: 256 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: 06_oil_spill_pal.mem - type: string 
INFO: [Synth 8-3876] $readmem data file '06_oil_spill_pal.mem' is read successfully [/tmp/tmp.f8EYRU/src/xilinx_single_port_ram_read_first.v:33]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_read_first__parameterized12' (0#1) [/tmp/tmp.f8EYRU/src/xilinx_single_port_ram_read_first.v:10]
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_read_first__parameterized13' [/tmp/tmp.f8EYRU/src/xilinx_single_port_ram_read_first.v:10]
	Parameter RAM_WIDTH bound to: 8 - type: integer 
	Parameter RAM_DEPTH bound to: 1024 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: 08_mario_icon.mem - type: string 
INFO: [Synth 8-3876] $readmem data file '08_mario_icon.mem' is read successfully [/tmp/tmp.f8EYRU/src/xilinx_single_port_ram_read_first.v:33]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_read_first__parameterized13' (0#1) [/tmp/tmp.f8EYRU/src/xilinx_single_port_ram_read_first.v:10]
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_read_first__parameterized14' [/tmp/tmp.f8EYRU/src/xilinx_single_port_ram_read_first.v:10]
	Parameter RAM_WIDTH bound to: 12 - type: integer 
	Parameter RAM_DEPTH bound to: 256 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: 08_mario_icon_pal.mem - type: string 
INFO: [Synth 8-3876] $readmem data file '08_mario_icon_pal.mem' is read successfully [/tmp/tmp.f8EYRU/src/xilinx_single_port_ram_read_first.v:33]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_read_first__parameterized14' (0#1) [/tmp/tmp.f8EYRU/src/xilinx_single_port_ram_read_first.v:10]
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_read_first__parameterized15' [/tmp/tmp.f8EYRU/src/xilinx_single_port_ram_read_first.v:10]
	Parameter RAM_WIDTH bound to: 8 - type: integer 
	Parameter RAM_DEPTH bound to: 1024 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: 09_luigi_icon.mem - type: string 
INFO: [Synth 8-3876] $readmem data file '09_luigi_icon.mem' is read successfully [/tmp/tmp.f8EYRU/src/xilinx_single_port_ram_read_first.v:33]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_read_first__parameterized15' (0#1) [/tmp/tmp.f8EYRU/src/xilinx_single_port_ram_read_first.v:10]
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_read_first__parameterized16' [/tmp/tmp.f8EYRU/src/xilinx_single_port_ram_read_first.v:10]
	Parameter RAM_WIDTH bound to: 12 - type: integer 
	Parameter RAM_DEPTH bound to: 256 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: 09_luigi_icon_pal.mem - type: string 
INFO: [Synth 8-3876] $readmem data file '09_luigi_icon_pal.mem' is read successfully [/tmp/tmp.f8EYRU/src/xilinx_single_port_ram_read_first.v:33]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_read_first__parameterized16' (0#1) [/tmp/tmp.f8EYRU/src/xilinx_single_port_ram_read_first.v:10]
INFO: [Synth 8-6155] done synthesizing module 'track_view' (0#1) [/tmp/tmp.f8EYRU/src/track_view.sv:6]
INFO: [Synth 8-6157] synthesizing module 'racer_view' [/tmp/tmp.f8EYRU/src/racer_view.sv:6]
INFO: [Synth 8-6157] synthesizing module 'xilinx_true_dual_port_read_first_1_clock_ram' [/tmp/tmp.f8EYRU/src/xilinx_true_dual_port_read_first_1_clock_ram.v:10]
	Parameter RAM_WIDTH bound to: 11 - type: integer 
	Parameter RAM_DEPTH bound to: 360 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: cos.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'cos.mem' is read successfully [/tmp/tmp.f8EYRU/src/xilinx_true_dual_port_read_first_1_clock_ram.v:41]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_true_dual_port_read_first_1_clock_ram' (0#1) [/tmp/tmp.f8EYRU/src/xilinx_true_dual_port_read_first_1_clock_ram.v:10]
INFO: [Synth 8-6155] done synthesizing module 'racer_view' (0#1) [/tmp/tmp.f8EYRU/src/racer_view.sv:6]
INFO: [Synth 8-6157] synthesizing module 'forward_view' [/tmp/tmp.f8EYRU/src/forward_view.sv:6]
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_read_first__parameterized17' [/tmp/tmp.f8EYRU/src/xilinx_single_port_ram_read_first.v:10]
	Parameter RAM_WIDTH bound to: 13 - type: integer 
	Parameter RAM_DEPTH bound to: 256 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: log.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'log.mem' is read successfully [/tmp/tmp.f8EYRU/src/xilinx_single_port_ram_read_first.v:33]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_read_first__parameterized17' (0#1) [/tmp/tmp.f8EYRU/src/xilinx_single_port_ram_read_first.v:10]
INFO: [Synth 8-6155] done synthesizing module 'forward_view' (0#1) [/tmp/tmp.f8EYRU/src/forward_view.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'graphics' (0#1) [/tmp/tmp.f8EYRU/src/graphics.sv:4]
INFO: [Synth 8-6157] synthesizing module 'receive' [/tmp/tmp.f8EYRU/src/receive.sv:5]
INFO: [Synth 8-6157] synthesizing module 'ether' [/tmp/tmp.f8EYRU/src/ether.sv:5]
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.f8EYRU/src/ether.sv:40]
INFO: [Synth 8-6155] done synthesizing module 'ether' (0#1) [/tmp/tmp.f8EYRU/src/ether.sv:5]
INFO: [Synth 8-6157] synthesizing module 'bitorder' [/tmp/tmp.f8EYRU/src/bitorder.sv:5]
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.f8EYRU/src/bitorder.sv:31]
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.f8EYRU/src/bitorder.sv:85]
INFO: [Synth 8-6155] done synthesizing module 'bitorder' (0#1) [/tmp/tmp.f8EYRU/src/bitorder.sv:5]
INFO: [Synth 8-6157] synthesizing module 'firewall' [/tmp/tmp.f8EYRU/src/firewall.sv:5]
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.f8EYRU/src/firewall.sv:27]
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.f8EYRU/src/firewall.sv:62]
INFO: [Synth 8-6155] done synthesizing module 'firewall' (0#1) [/tmp/tmp.f8EYRU/src/firewall.sv:5]
INFO: [Synth 8-6157] synthesizing module 'cksum' [/tmp/tmp.f8EYRU/src/cksum.sv:5]
INFO: [Synth 8-6157] synthesizing module 'crc32' [/tmp/tmp.f8EYRU/src/crc32.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'crc32' (0#1) [/tmp/tmp.f8EYRU/src/crc32.sv:22]
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.f8EYRU/src/cksum.sv:42]
INFO: [Synth 8-6155] done synthesizing module 'cksum' (0#1) [/tmp/tmp.f8EYRU/src/cksum.sv:5]
INFO: [Synth 8-6157] synthesizing module 'aggregate' [/tmp/tmp.f8EYRU/src/aggregate.sv:5]
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.f8EYRU/src/aggregate.sv:34]
INFO: [Synth 8-6155] done synthesizing module 'aggregate' (0#1) [/tmp/tmp.f8EYRU/src/aggregate.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'receive' (0#1) [/tmp/tmp.f8EYRU/src/receive.sv:5]
INFO: [Synth 8-6157] synthesizing module 'transmit' [/tmp/tmp.f8EYRU/src/transmit.sv:5]
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.f8EYRU/src/transmit.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'transmit' (0#1) [/tmp/tmp.f8EYRU/src/transmit.sv:5]
INFO: [Synth 8-6157] synthesizing module 'game' [/tmp/tmp.f8EYRU/src/game.sv:7]
WARNING: [Synth 8-689] width (32) of port connection 'addrb' does not match port width (9) of module 'xilinx_true_dual_port_read_first_1_clock_ram' [/tmp/tmp.f8EYRU/src/game.sv:68]
WARNING: [Synth 8-7071] port 'addrb' of module 'xilinx_true_dual_port_read_first_1_clock_ram' is unconnected for instance 'o_cos' [/tmp/tmp.f8EYRU/src/game.sv:82]
WARNING: [Synth 8-7071] port 'dinb' of module 'xilinx_true_dual_port_read_first_1_clock_ram' is unconnected for instance 'o_cos' [/tmp/tmp.f8EYRU/src/game.sv:82]
WARNING: [Synth 8-7071] port 'web' of module 'xilinx_true_dual_port_read_first_1_clock_ram' is unconnected for instance 'o_cos' [/tmp/tmp.f8EYRU/src/game.sv:82]
WARNING: [Synth 8-7071] port 'enb' of module 'xilinx_true_dual_port_read_first_1_clock_ram' is unconnected for instance 'o_cos' [/tmp/tmp.f8EYRU/src/game.sv:82]
WARNING: [Synth 8-7071] port 'rstb' of module 'xilinx_true_dual_port_read_first_1_clock_ram' is unconnected for instance 'o_cos' [/tmp/tmp.f8EYRU/src/game.sv:82]
WARNING: [Synth 8-7071] port 'regceb' of module 'xilinx_true_dual_port_read_first_1_clock_ram' is unconnected for instance 'o_cos' [/tmp/tmp.f8EYRU/src/game.sv:82]
WARNING: [Synth 8-7071] port 'doutb' of module 'xilinx_true_dual_port_read_first_1_clock_ram' is unconnected for instance 'o_cos' [/tmp/tmp.f8EYRU/src/game.sv:82]
WARNING: [Synth 8-7023] instance 'o_cos' of module 'xilinx_true_dual_port_read_first_1_clock_ram' has 15 connections declared, but only 8 given [/tmp/tmp.f8EYRU/src/game.sv:82]
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_read_first__parameterized18' [/tmp/tmp.f8EYRU/src/xilinx_single_port_ram_read_first.v:10]
	Parameter RAM_WIDTH bound to: 11 - type: integer 
	Parameter RAM_DEPTH bound to: 360 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: sin.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'sin.mem' is read successfully [/tmp/tmp.f8EYRU/src/xilinx_single_port_ram_read_first.v:33]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_read_first__parameterized18' (0#1) [/tmp/tmp.f8EYRU/src/xilinx_single_port_ram_read_first.v:10]
INFO: [Synth 8-6155] done synthesizing module 'game' (0#1) [/tmp/tmp.f8EYRU/src/game.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'top_level' (0#1) [/tmp/tmp.f8EYRU/src/top_level.sv:4]
WARNING: [Synth 8-3848] Net output_color[15] in module/entity track_view does not have driver. [/tmp/tmp.f8EYRU/src/track_view.sv:27]
WARNING: [Synth 8-3848] Net output_color[14] in module/entity track_view does not have driver. [/tmp/tmp.f8EYRU/src/track_view.sv:27]
WARNING: [Synth 8-3848] Net output_color[13] in module/entity track_view does not have driver. [/tmp/tmp.f8EYRU/src/track_view.sv:27]
WARNING: [Synth 8-3848] Net output_color[12] in module/entity track_view does not have driver. [/tmp/tmp.f8EYRU/src/track_view.sv:27]
WARNING: [Synth 8-3848] Net output_color[11] in module/entity track_view does not have driver. [/tmp/tmp.f8EYRU/src/track_view.sv:27]
WARNING: [Synth 8-3848] Net output_color[10] in module/entity track_view does not have driver. [/tmp/tmp.f8EYRU/src/track_view.sv:27]
WARNING: [Synth 8-3848] Net output_color[15] in module/entity racer_view does not have driver. [/tmp/tmp.f8EYRU/src/racer_view.sv:45]
WARNING: [Synth 8-3848] Net output_color[14] in module/entity racer_view does not have driver. [/tmp/tmp.f8EYRU/src/racer_view.sv:45]
WARNING: [Synth 8-3848] Net output_color[13] in module/entity racer_view does not have driver. [/tmp/tmp.f8EYRU/src/racer_view.sv:45]
WARNING: [Synth 8-3848] Net output_color[12] in module/entity racer_view does not have driver. [/tmp/tmp.f8EYRU/src/racer_view.sv:45]
WARNING: [Synth 8-3848] Net output_color[11] in module/entity racer_view does not have driver. [/tmp/tmp.f8EYRU/src/racer_view.sv:45]
WARNING: [Synth 8-3848] Net output_color[10] in module/entity racer_view does not have driver. [/tmp/tmp.f8EYRU/src/racer_view.sv:45]
WARNING: [Synth 8-6014] Unused sequential element player_addr_pipe_reg[1] was removed.  [/tmp/tmp.f8EYRU/src/forward_view.sv:80]
WARNING: [Synth 8-6014] Unused sequential element player_addr_pipe_reg[0] was removed.  [/tmp/tmp.f8EYRU/src/forward_view.sv:80]
WARNING: [Synth 8-6014] Unused sequential element vcount_pipe_reg[1] was removed.  [/tmp/tmp.f8EYRU/src/forward_view.sv:88]
WARNING: [Synth 8-6014] Unused sequential element vcount_pipe_reg[0] was removed.  [/tmp/tmp.f8EYRU/src/forward_view.sv:88]
WARNING: [Synth 8-3848] Net output_color[15] in module/entity forward_view does not have driver. [/tmp/tmp.f8EYRU/src/forward_view.sv:41]
WARNING: [Synth 8-3848] Net output_color[14] in module/entity forward_view does not have driver. [/tmp/tmp.f8EYRU/src/forward_view.sv:41]
WARNING: [Synth 8-3848] Net output_color[13] in module/entity forward_view does not have driver. [/tmp/tmp.f8EYRU/src/forward_view.sv:41]
WARNING: [Synth 8-3848] Net output_color[12] in module/entity forward_view does not have driver. [/tmp/tmp.f8EYRU/src/forward_view.sv:41]
WARNING: [Synth 8-3848] Net output_color[11] in module/entity forward_view does not have driver. [/tmp/tmp.f8EYRU/src/forward_view.sv:41]
WARNING: [Synth 8-3848] Net output_color[10] in module/entity forward_view does not have driver. [/tmp/tmp.f8EYRU/src/forward_view.sv:41]
WARNING: [Synth 8-6014] Unused sequential element hcount_pipe_reg[8] was removed.  [/tmp/tmp.f8EYRU/src/graphics.sv:72]
WARNING: [Synth 8-6014] Unused sequential element vcount_pipe_reg[8] was removed.  [/tmp/tmp.f8EYRU/src/graphics.sv:73]
WARNING: [Synth 8-6014] Unused sequential element preamble_reg was removed.  [/tmp/tmp.f8EYRU/src/ether.sv:34]
WARNING: [Synth 8-6014] Unused sequential element SFD_reg was removed.  [/tmp/tmp.f8EYRU/src/ether.sv:35]
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [/tmp/tmp.f8EYRU/src/ether.sv:36]
WARNING: [Synth 8-87] always_comb on 'axiov_reg' did not result in combinational logic [/tmp/tmp.f8EYRU/src/bitorder.sv:28]
WARNING: [Synth 8-87] always_comb on 'axiod_reg' did not result in combinational logic [/tmp/tmp.f8EYRU/src/bitorder.sv:29]
WARNING: [Synth 8-6014] Unused sequential element destination_reg was removed.  [/tmp/tmp.f8EYRU/src/firewall.sv:57]
WARNING: [Synth 8-87] always_comb on 'axiov_reg' did not result in combinational logic [/tmp/tmp.f8EYRU/src/firewall.sv:29]
WARNING: [Synth 8-87] always_comb on 'axiod_reg' did not result in combinational logic [/tmp/tmp.f8EYRU/src/firewall.sv:36]
WARNING: [Synth 8-6014] Unused sequential element kill_check_reg was removed.  [/tmp/tmp.f8EYRU/src/cksum.sv:36]
WARNING: [Synth 8-6014] Unused sequential element done_check_reg was removed.  [/tmp/tmp.f8EYRU/src/cksum.sv:37]
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [/tmp/tmp.f8EYRU/src/transmit.sv:63]
WARNING: [Synth 8-6014] Unused sequential element game_status_reg was removed.  [/tmp/tmp.f8EYRU/src/game.sv:114]
WARNING: [Synth 8-3848] Net game_stat in module/entity game does not have driver. [/tmp/tmp.f8EYRU/src/game.sv:26]
WARNING: [Synth 8-6014] Unused sequential element hcount_pipe_reg[9] was removed.  [/tmp/tmp.f8EYRU/src/top_level.sv:268]
WARNING: [Synth 8-6014] Unused sequential element hcount_pipe_reg[8] was removed.  [/tmp/tmp.f8EYRU/src/top_level.sv:268]
WARNING: [Synth 8-6014] Unused sequential element hcount_pipe_reg[7] was removed.  [/tmp/tmp.f8EYRU/src/top_level.sv:268]
WARNING: [Synth 8-6014] Unused sequential element hcount_pipe_reg[6] was removed.  [/tmp/tmp.f8EYRU/src/top_level.sv:268]
WARNING: [Synth 8-6014] Unused sequential element hcount_pipe_reg[5] was removed.  [/tmp/tmp.f8EYRU/src/top_level.sv:268]
WARNING: [Synth 8-6014] Unused sequential element hcount_pipe_reg[4] was removed.  [/tmp/tmp.f8EYRU/src/top_level.sv:268]
WARNING: [Synth 8-6014] Unused sequential element hcount_pipe_reg[3] was removed.  [/tmp/tmp.f8EYRU/src/top_level.sv:268]
WARNING: [Synth 8-6014] Unused sequential element hcount_pipe_reg[2] was removed.  [/tmp/tmp.f8EYRU/src/top_level.sv:268]
WARNING: [Synth 8-6014] Unused sequential element hcount_pipe_reg[1] was removed.  [/tmp/tmp.f8EYRU/src/top_level.sv:268]
WARNING: [Synth 8-6014] Unused sequential element hcount_pipe_reg[0] was removed.  [/tmp/tmp.f8EYRU/src/top_level.sv:268]
WARNING: [Synth 8-6014] Unused sequential element vcount_pipe_reg[9] was removed.  [/tmp/tmp.f8EYRU/src/top_level.sv:269]
WARNING: [Synth 8-6014] Unused sequential element vcount_pipe_reg[8] was removed.  [/tmp/tmp.f8EYRU/src/top_level.sv:269]
WARNING: [Synth 8-6014] Unused sequential element vcount_pipe_reg[7] was removed.  [/tmp/tmp.f8EYRU/src/top_level.sv:269]
WARNING: [Synth 8-6014] Unused sequential element vcount_pipe_reg[6] was removed.  [/tmp/tmp.f8EYRU/src/top_level.sv:269]
WARNING: [Synth 8-6014] Unused sequential element vcount_pipe_reg[5] was removed.  [/tmp/tmp.f8EYRU/src/top_level.sv:269]
WARNING: [Synth 8-6014] Unused sequential element vcount_pipe_reg[4] was removed.  [/tmp/tmp.f8EYRU/src/top_level.sv:269]
WARNING: [Synth 8-6014] Unused sequential element vcount_pipe_reg[3] was removed.  [/tmp/tmp.f8EYRU/src/top_level.sv:269]
WARNING: [Synth 8-6014] Unused sequential element vcount_pipe_reg[2] was removed.  [/tmp/tmp.f8EYRU/src/top_level.sv:269]
WARNING: [Synth 8-6014] Unused sequential element vcount_pipe_reg[1] was removed.  [/tmp/tmp.f8EYRU/src/top_level.sv:269]
WARNING: [Synth 8-6014] Unused sequential element vcount_pipe_reg[0] was removed.  [/tmp/tmp.f8EYRU/src/top_level.sv:269]
WARNING: [Synth 8-6014] Unused sequential element buffer_reg was removed.  [/tmp/tmp.f8EYRU/src/top_level.sv:297]
WARNING: [Synth 8-3936] Found unconnected internal register 'blank_pipe_reg' and it is trimmed from '10' to '9' bits. [/tmp/tmp.f8EYRU/src/top_level.sv:267]
WARNING: [Synth 8-3848] Net an in module/entity top_level does not have driver. [/tmp/tmp.f8EYRU/src/top_level.sv:23]
WARNING: [Synth 8-3848] Net caa in module/entity top_level does not have driver. [/tmp/tmp.f8EYRU/src/top_level.sv:24]
WARNING: [Synth 8-3848] Net cab in module/entity top_level does not have driver. [/tmp/tmp.f8EYRU/src/top_level.sv:24]
WARNING: [Synth 8-3848] Net cac in module/entity top_level does not have driver. [/tmp/tmp.f8EYRU/src/top_level.sv:24]
WARNING: [Synth 8-3848] Net cad in module/entity top_level does not have driver. [/tmp/tmp.f8EYRU/src/top_level.sv:24]
WARNING: [Synth 8-3848] Net cae in module/entity top_level does not have driver. [/tmp/tmp.f8EYRU/src/top_level.sv:24]
WARNING: [Synth 8-3848] Net caf in module/entity top_level does not have driver. [/tmp/tmp.f8EYRU/src/top_level.sv:24]
WARNING: [Synth 8-3848] Net cag in module/entity top_level does not have driver. [/tmp/tmp.f8EYRU/src/top_level.sv:24]
WARNING: [Synth 8-7129] Port game_stat[2] in module game is either unconnected or has no load
WARNING: [Synth 8-7129] Port game_stat[1] in module game is either unconnected or has no load
WARNING: [Synth 8-7129] Port game_stat[0] in module game is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[14] in module game is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[13] in module game is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[12] in module game is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[11] in module game is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[10] in module game is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[9] in module game is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[8] in module game is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[7] in module game is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[6] in module game is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[5] in module game is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[4] in module game is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[3] in module game is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[2] in module game is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[1] in module game is either unconnected or has no load
WARNING: [Synth 8-7129] Port btnu in module game is either unconnected or has no load
WARNING: [Synth 8-7129] Port receive_axiiv in module game is either unconnected or has no load
WARNING: [Synth 8-7129] Port r_opp_rst in module game is either unconnected or has no load
WARNING: [Synth 8-7129] Port vcount_in[9] in module forward_view is either unconnected or has no load
WARNING: [Synth 8-7129] Port vcount_in[8] in module forward_view is either unconnected or has no load
WARNING: [Synth 8-7129] Port player_x[1] in module track_view is either unconnected or has no load
WARNING: [Synth 8-7129] Port player_x[0] in module track_view is either unconnected or has no load
WARNING: [Synth 8-7129] Port player_y[1] in module track_view is either unconnected or has no load
WARNING: [Synth 8-7129] Port player_y[0] in module track_view is either unconnected or has no load
WARNING: [Synth 8-7129] Port opponent_x[1] in module track_view is either unconnected or has no load
WARNING: [Synth 8-7129] Port opponent_x[0] in module track_view is either unconnected or has no load
WARNING: [Synth 8-7129] Port opponent_y[1] in module track_view is either unconnected or has no load
WARNING: [Synth 8-7129] Port opponent_y[0] in module track_view is either unconnected or has no load
WARNING: [Synth 8-7129] Port an[7] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port an[6] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port an[5] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port an[4] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port an[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port an[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port an[1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port an[0] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port caa in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port cab in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port cac in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port cad in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port cae in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port caf in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port cag in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btnr in module top_level is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2885.113 ; gain = 0.000 ; free physical = 10223 ; free virtual = 15711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2885.113 ; gain = 0.000 ; free physical = 10221 ; free virtual = 15710
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2885.113 ; gain = 0.000 ; free physical = 10221 ; free virtual = 15710
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2885.113 ; gain = 0.000 ; free physical = 10213 ; free virtual = 15702
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/tmp/tmp.f8EYRU/xdc/top_level.xdc]
WARNING: [Vivado 12-584] No ports matched 'ja[0]'. [/tmp/tmp.f8EYRU/xdc/top_level.xdc:104]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.f8EYRU/xdc/top_level.xdc:104]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja[1]'. [/tmp/tmp.f8EYRU/xdc/top_level.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.f8EYRU/xdc/top_level.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja[2]'. [/tmp/tmp.f8EYRU/xdc/top_level.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.f8EYRU/xdc/top_level.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja[3]'. [/tmp/tmp.f8EYRU/xdc/top_level.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.f8EYRU/xdc/top_level.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja[4]'. [/tmp/tmp.f8EYRU/xdc/top_level.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.f8EYRU/xdc/top_level.xdc:108]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja[5]'. [/tmp/tmp.f8EYRU/xdc/top_level.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.f8EYRU/xdc/top_level.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja[6]'. [/tmp/tmp.f8EYRU/xdc/top_level.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.f8EYRU/xdc/top_level.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja[7]'. [/tmp/tmp.f8EYRU/xdc/top_level.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.f8EYRU/xdc/top_level.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jb[0]'. [/tmp/tmp.f8EYRU/xdc/top_level.xdc:116]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.f8EYRU/xdc/top_level.xdc:116]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jb[1]'. [/tmp/tmp.f8EYRU/xdc/top_level.xdc:117]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.f8EYRU/xdc/top_level.xdc:117]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jb[2]'. [/tmp/tmp.f8EYRU/xdc/top_level.xdc:118]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.f8EYRU/xdc/top_level.xdc:118]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jbclk'. [/tmp/tmp.f8EYRU/xdc/top_level.xdc:119]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.f8EYRU/xdc/top_level.xdc:119]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jblock'. [/tmp/tmp.f8EYRU/xdc/top_level.xdc:120]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.f8EYRU/xdc/top_level.xdc:120]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_mdc'. [/tmp/tmp.f8EYRU/xdc/top_level.xdc:239]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.f8EYRU/xdc/top_level.xdc:239]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_mdio'. [/tmp/tmp.f8EYRU/xdc/top_level.xdc:240]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.f8EYRU/xdc/top_level.xdc:240]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_rxerr'. [/tmp/tmp.f8EYRU/xdc/top_level.xdc:243]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.f8EYRU/xdc/top_level.xdc:243]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_intn'. [/tmp/tmp.f8EYRU/xdc/top_level.xdc:250]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.f8EYRU/xdc/top_level.xdc:250]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/tmp/tmp.f8EYRU/xdc/top_level.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tmp/tmp.f8EYRU/xdc/top_level.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2885.113 ; gain = 0.000 ; free physical = 10122 ; free virtual = 15610
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2885.113 ; gain = 0.000 ; free physical = 10122 ; free virtual = 15610
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2885.113 ; gain = 0.000 ; free physical = 10205 ; free virtual = 15694
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2885.113 ; gain = 0.000 ; free physical = 10205 ; free virtual = 15694
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2885.113 ; gain = 0.000 ; free physical = 10205 ; free virtual = 15694
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'transmit'
INFO: [Synth 8-3971] The signal "xilinx_true_dual_port_read_first_2_clock_ram:/BRAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "xilinx_true_dual_port_read_first_2_clock_ram__parameterized0:/BRAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "xilinx_true_dual_port_read_first_1_clock_ram:/BRAM_reg" was recognized as a true dual port RAM template.
WARNING: [Synth 8-327] inferring latch for variable 'axiod_reg' [/tmp/tmp.f8EYRU/src/bitorder.sv:29]
WARNING: [Synth 8-327] inferring latch for variable 'axiov_reg' [/tmp/tmp.f8EYRU/src/bitorder.sv:28]
WARNING: [Synth 8-327] inferring latch for variable 'axiod_reg' [/tmp/tmp.f8EYRU/src/firewall.sv:36]
WARNING: [Synth 8-327] inferring latch for variable 'axiov_reg' [/tmp/tmp.f8EYRU/src/firewall.sv:29]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                                0 |                               00
                 iSTATE0 |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'transmit'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2885.113 ; gain = 0.000 ; free physical = 10193 ; free virtual = 15683
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'grapher/track_viewer/i3_type' (xilinx_single_port_ram_read_first__parameterized7) to 'grapher/track_viewer/i4_type'
INFO: [Synth 8-223] decloning instance 'grapher/track_viewer/i3_type' (xilinx_single_port_ram_read_first__parameterized7) to 'grapher/track_viewer/i7_type'
INFO: [Synth 8-223] decloning instance 'grapher/racer_viewer/i3_type' (xilinx_single_port_ram_read_first__parameterized7) to 'grapher/racer_viewer/i4_type'
INFO: [Synth 8-223] decloning instance 'grapher/racer_viewer/i3_type' (xilinx_single_port_ram_read_first__parameterized7) to 'grapher/racer_viewer/i7_type'
INFO: [Synth 8-223] decloning instance 'grapher/forward_viewer/i3_type' (xilinx_single_port_ram_read_first__parameterized7) to 'grapher/forward_viewer/i4_type'
INFO: [Synth 8-223] decloning instance 'grapher/forward_viewer/i3_type' (xilinx_single_port_ram_read_first__parameterized7) to 'grapher/forward_viewer/i7_type'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 1     
	   2 Input   33 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 6     
	   2 Input   22 Bit       Adders := 3     
	   2 Input   16 Bit       Adders := 9     
	   2 Input   14 Bit       Adders := 5     
	   2 Input   13 Bit       Adders := 8     
	   2 Input   12 Bit       Adders := 15    
	   2 Input   11 Bit       Adders := 6     
	   2 Input   10 Bit       Adders := 5     
	   2 Input    9 Bit       Adders := 8     
	   3 Input    5 Bit       Adders := 10    
	   2 Input    3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 22    
+---Registers : 
	              512 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               48 Bit    Registers := 3     
	               45 Bit    Registers := 4     
	               44 Bit    Registers := 2     
	               35 Bit    Registers := 2     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               22 Bit    Registers := 8     
	               21 Bit    Registers := 4     
	               16 Bit    Registers := 6     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 77    
	               11 Bit    Registers := 33    
	               10 Bit    Registers := 11    
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 52    
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 32    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 38    
+---RAMs : 
	               8K Bit	(1024 X 8 bit)          RAMs := 24    
	               3K Bit	(256 X 12 bit)          RAMs := 30    
	               3K Bit	(360 X 11 bit)          RAMs := 5     
	               3K Bit	(256 X 13 bit)          RAMs := 1     
	             1024 Bit	(256 X 4 bit)          RAMs := 6     
	               90 Bit	(2 X 45 bit)          RAMs := 1     
	               42 Bit	(2 X 21 bit)          RAMs := 1     
+---Muxes : 
	   2 Input  512 Bit        Muxes := 1     
	   5 Input   64 Bit        Muxes := 1     
	   5 Input   48 Bit        Muxes := 1     
	   2 Input   48 Bit        Muxes := 1     
	   5 Input   44 Bit        Muxes := 2     
	   2 Input   44 Bit        Muxes := 1     
	   2 Input   33 Bit        Muxes := 2     
	   7 Input   33 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 1     
	   5 Input   16 Bit        Muxes := 5     
	   2 Input   15 Bit        Muxes := 4     
	   2 Input   14 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 20    
	   2 Input   11 Bit        Muxes := 12    
	   2 Input    9 Bit        Muxes := 12    
	   5 Input    8 Bit        Muxes := 6     
	   2 Input    8 Bit        Muxes := 4     
	   4 Input    8 Bit        Muxes := 4     
	   6 Input    8 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 7     
	   5 Input    2 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 16    
	   2 Input    1 Bit        Muxes := 47    
	   7 Input    1 Bit        Muxes := 16    
	   5 Input    1 Bit        Muxes := 50    
	   3 Input    1 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'delta_x_pipe_reg[1]' and it is trimmed from '22' to '21' bits. [/tmp/tmp.f8EYRU/src/racer_view.sv:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'delta_x_pipe_reg[0]' and it is trimmed from '22' to '21' bits. [/tmp/tmp.f8EYRU/src/racer_view.sv:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'delta_y_pipe_reg[1]' and it is trimmed from '22' to '21' bits. [/tmp/tmp.f8EYRU/src/racer_view.sv:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'delta_y_pipe_reg[0]' and it is trimmed from '22' to '21' bits. [/tmp/tmp.f8EYRU/src/racer_view.sv:56]
DSP Report: Generating DSP loc_x3, operation Mode is: A''*B2.
DSP Report: register trig/output_register.doutb_reg_reg is absorbed into DSP loc_x3.
DSP Report: register delta_x_pipe_reg[0] is absorbed into DSP loc_x3.
DSP Report: register delta_x_pipe_reg[1] is absorbed into DSP loc_x3.
DSP Report: operator loc_x3 is absorbed into DSP loc_x3.
DSP Report: Generating DSP loc_x2, operation Mode is: C-A''*B2.
DSP Report: register trig/output_register.douta_reg_reg is absorbed into DSP loc_x2.
DSP Report: register delta_y_pipe_reg[0] is absorbed into DSP loc_x2.
DSP Report: register delta_y_pipe_reg[1] is absorbed into DSP loc_x2.
DSP Report: operator loc_x2 is absorbed into DSP loc_x2.
DSP Report: operator loc_x3 is absorbed into DSP loc_x2.
DSP Report: Generating DSP loc_y3, operation Mode is: A''*B2.
DSP Report: register trig/output_register.douta_reg_reg is absorbed into DSP loc_y3.
DSP Report: register delta_x_pipe_reg[0] is absorbed into DSP loc_y3.
DSP Report: register delta_x_pipe_reg[1] is absorbed into DSP loc_y3.
DSP Report: operator loc_y3 is absorbed into DSP loc_y3.
DSP Report: Generating DSP loc_y2, operation Mode is: C+A''*B2.
DSP Report: register trig/output_register.doutb_reg_reg is absorbed into DSP loc_y2.
DSP Report: register delta_y_pipe_reg[0] is absorbed into DSP loc_y2.
DSP Report: register delta_y_pipe_reg[1] is absorbed into DSP loc_y2.
DSP Report: operator loc_y2 is absorbed into DSP loc_y2.
DSP Report: operator loc_y3 is absorbed into DSP loc_y2.
WARNING: [Synth 8-3936] Found unconnected internal register 'conv_x_reg' and it is trimmed from '22' to '21' bits. [/tmp/tmp.f8EYRU/src/forward_view.sv:70]
WARNING: [Synth 8-3936] Found unconnected internal register 'conv_y_reg' and it is trimmed from '22' to '21' bits. [/tmp/tmp.f8EYRU/src/forward_view.sv:69]
DSP Report: Generating DSP conv_x4, operation Mode is: ((D:0x421)+A)*B.
DSP Report: register conv_y_reg is absorbed into DSP conv_x4.
DSP Report: operator conv_y0 is absorbed into DSP conv_x4.
DSP Report: operator conv_x4 is absorbed into DSP conv_x4.
DSP Report: operator conv_x4 is absorbed into DSP conv_x4.
DSP Report: Generating DSP conv_x4, operation Mode is: (PCIN>>17)+((D:0x421)+A)*B.
DSP Report: register conv_y_reg is absorbed into DSP conv_x4.
DSP Report: operator conv_y0 is absorbed into DSP conv_x4.
DSP Report: operator conv_x4 is absorbed into DSP conv_x4.
DSP Report: operator conv_x4 is absorbed into DSP conv_x4.
DSP Report: Generating DSP loc_x3, operation Mode is: A2*B2.
DSP Report: register trig/output_register.doutb_reg_reg is absorbed into DSP loc_x3.
DSP Report: register conv_x_reg is absorbed into DSP loc_x3.
DSP Report: operator loc_x3 is absorbed into DSP loc_x3.
DSP Report: Generating DSP loc_x2, operation Mode is: C+((D:0x420)-A)*B2.
DSP Report: register trig/output_register.douta_reg_reg is absorbed into DSP loc_x2.
DSP Report: register conv_y_reg is absorbed into DSP loc_x2.
DSP Report: operator conv_y0 is absorbed into DSP loc_x2.
DSP Report: operator loc_x2 is absorbed into DSP loc_x2.
DSP Report: operator loc_x3 is absorbed into DSP loc_x2.
DSP Report: Generating DSP loc_y3, operation Mode is: A2*B2.
DSP Report: register trig/output_register.douta_reg_reg is absorbed into DSP loc_y3.
DSP Report: register conv_x_reg is absorbed into DSP loc_y3.
DSP Report: operator loc_y3 is absorbed into DSP loc_y3.
DSP Report: Generating DSP loc_y2, operation Mode is: C-((D:0x420)-A)*B2.
DSP Report: register trig/output_register.doutb_reg_reg is absorbed into DSP loc_y2.
DSP Report: register conv_y_reg is absorbed into DSP loc_y2.
DSP Report: operator conv_y0 is absorbed into DSP loc_y2.
DSP Report: operator loc_y2 is absorbed into DSP loc_y2.
DSP Report: operator loc_y3 is absorbed into DSP loc_y2.
WARNING: [Synth 8-7129] Port game_stat[2] in module game is either unconnected or has no load
WARNING: [Synth 8-7129] Port game_stat[1] in module game is either unconnected or has no load
WARNING: [Synth 8-7129] Port game_stat[0] in module game is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[14] in module game is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[13] in module game is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[12] in module game is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[11] in module game is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[10] in module game is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[9] in module game is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[8] in module game is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[7] in module game is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[6] in module game is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[5] in module game is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[4] in module game is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[3] in module game is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[2] in module game is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[1] in module game is either unconnected or has no load
WARNING: [Synth 8-7129] Port btnu in module game is either unconnected or has no load
WARNING: [Synth 8-7129] Port receive_axiiv in module game is either unconnected or has no load
WARNING: [Synth 8-7129] Port r_opp_rst in module game is either unconnected or has no load
WARNING: [Synth 8-7129] Port vcount_in[9] in module forward_view is either unconnected or has no load
WARNING: [Synth 8-7129] Port vcount_in[8] in module forward_view is either unconnected or has no load
WARNING: [Synth 8-7129] Port player_x[1] in module track_view is either unconnected or has no load
WARNING: [Synth 8-7129] Port player_x[0] in module track_view is either unconnected or has no load
WARNING: [Synth 8-7129] Port player_y[1] in module track_view is either unconnected or has no load
WARNING: [Synth 8-7129] Port player_y[0] in module track_view is either unconnected or has no load
WARNING: [Synth 8-7129] Port opponent_x[1] in module track_view is either unconnected or has no load
WARNING: [Synth 8-7129] Port opponent_x[0] in module track_view is either unconnected or has no load
WARNING: [Synth 8-7129] Port opponent_y[1] in module track_view is either unconnected or has no load
WARNING: [Synth 8-7129] Port opponent_y[0] in module track_view is either unconnected or has no load
WARNING: [Synth 8-7129] Port an[7] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port an[6] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port an[5] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port an[4] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port an[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port an[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port an[1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port an[0] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port caa in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port cab in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port cac in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port cad in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port cae in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port caf in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port cag in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btnr in module top_level is either unconnected or has no load
WARNING: [Synth 8-6014] Unused sequential element eth_buffer/BRAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element vga_buffer/BRAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element vga_buffer/BRAM_reg was removed. 
WARNING: [Synth 8-7257] Removed RAM (track_viewer/i3_type/BRAM_reg) due to inactive write enable.
WARNING: [Synth 8-6014] Unused sequential element track_viewer/i3_type/BRAM_reg was removed. 
WARNING: [Synth 8-7257] Removed RAM (track_viewer/p3_type/BRAM_reg) due to inactive write enable.
WARNING: [Synth 8-6014] Unused sequential element track_viewer/p3_type/BRAM_reg was removed. 
WARNING: [Synth 8-7257] Removed RAM (track_viewer/p4_type/BRAM_reg) due to inactive write enable.
WARNING: [Synth 8-6014] Unused sequential element track_viewer/p4_type/BRAM_reg was removed. 
WARNING: [Synth 8-7257] Removed RAM (track_viewer/p7_type/BRAM_reg) due to inactive write enable.
WARNING: [Synth 8-6014] Unused sequential element track_viewer/p7_type/BRAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element racer_viewer/trig/BRAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element racer_viewer/trig/BRAM_reg was removed. 
WARNING: [Synth 8-7257] Removed RAM (racer_viewer/i3_type/BRAM_reg) due to inactive write enable.
WARNING: [Synth 8-6014] Unused sequential element racer_viewer/i3_type/BRAM_reg was removed. 
WARNING: [Synth 8-7257] Removed RAM (racer_viewer/p3_type/BRAM_reg) due to inactive write enable.
WARNING: [Synth 8-6014] Unused sequential element racer_viewer/p3_type/BRAM_reg was removed. 
WARNING: [Synth 8-7257] Removed RAM (racer_viewer/p4_type/BRAM_reg) due to inactive write enable.
WARNING: [Synth 8-6014] Unused sequential element racer_viewer/p4_type/BRAM_reg was removed. 
WARNING: [Synth 8-7257] Removed RAM (racer_viewer/p7_type/BRAM_reg) due to inactive write enable.
WARNING: [Synth 8-6014] Unused sequential element racer_viewer/p7_type/BRAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element forward_viewer/trig/BRAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element forward_viewer/trig/BRAM_reg was removed. 
WARNING: [Synth 8-7257] Removed RAM (forward_viewer/i3_type/BRAM_reg) due to inactive write enable.
WARNING: [Synth 8-6014] Unused sequential element forward_viewer/i3_type/BRAM_reg was removed. 
WARNING: [Synth 8-7257] Removed RAM (forward_viewer/p3_type/BRAM_reg) due to inactive write enable.
WARNING: [Synth 8-6014] Unused sequential element forward_viewer/p3_type/BRAM_reg was removed. 
WARNING: [Synth 8-7257] Removed RAM (forward_viewer/p4_type/BRAM_reg) due to inactive write enable.
WARNING: [Synth 8-6014] Unused sequential element forward_viewer/p4_type/BRAM_reg was removed. 
WARNING: [Synth 8-7257] Removed RAM (forward_viewer/p7_type/BRAM_reg) due to inactive write enable.
WARNING: [Synth 8-6014] Unused sequential element forward_viewer/p7_type/BRAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element p_angles/BRAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element p_angles/BRAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element o_cos/BRAM_reg was removed. 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2885.113 ; gain = 0.000 ; free physical = 10145 ; free virtual = 15643
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+----------------------------------------------------+----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                         | RTL Object     | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------------------------------+----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|xilinx_single_port_ram_read_first:                  | BRAM_reg       | 256 x 4(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized0:  | BRAM_reg       | 256 x 4(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized1:  | BRAM_reg       | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized2:  | BRAM_reg       | 256 x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized3:  | BRAM_reg       | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized4:  | BRAM_reg       | 256 x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized5:  | BRAM_reg       | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized6:  | BRAM_reg       | 256 x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized9:  | BRAM_reg       | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized10: | BRAM_reg       | 256 x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized11: | BRAM_reg       | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized12: | BRAM_reg       | 256 x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized13: | BRAM_reg       | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized14: | BRAM_reg       | 256 x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized15: | BRAM_reg       | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized16: | BRAM_reg       | 256 x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first:                  | BRAM_reg       | 256 x 4(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized0:  | BRAM_reg       | 256 x 4(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized1:  | BRAM_reg       | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized2:  | BRAM_reg       | 256 x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized3:  | BRAM_reg       | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized4:  | BRAM_reg       | 256 x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized5:  | BRAM_reg       | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized6:  | BRAM_reg       | 256 x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized9:  | BRAM_reg       | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized10: | BRAM_reg       | 256 x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized11: | BRAM_reg       | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized12: | BRAM_reg       | 256 x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized13: | BRAM_reg       | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized14: | BRAM_reg       | 256 x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized15: | BRAM_reg       | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized16: | BRAM_reg       | 256 x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized17: | BRAM_reg       | 256 x 13(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first:                  | BRAM_reg       | 256 x 4(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized0:  | BRAM_reg       | 256 x 4(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized1:  | BRAM_reg       | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized2:  | BRAM_reg       | 256 x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized3:  | BRAM_reg       | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized4:  | BRAM_reg       | 256 x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized5:  | BRAM_reg       | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized6:  | BRAM_reg       | 256 x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized9:  | BRAM_reg       | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized10: | BRAM_reg       | 256 x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized11: | BRAM_reg       | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized12: | BRAM_reg       | 256 x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized13: | BRAM_reg       | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized14: | BRAM_reg       | 256 x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized15: | BRAM_reg       | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized16: | BRAM_reg       | 256 x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|g1                                                  | o_cos/BRAM_reg | 360 x 11(READ_FIRST)   | W |   | 360 x 11(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized18: | BRAM_reg       | 360 x 11(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
+----------------------------------------------------+----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+---------------------+-----------+----------------------+-------------+
|Module Name | RTL Object          | Inference | Size (Depth x Width) | Primitives  | 
+------------+---------------------+-----------+----------------------+-------------+
|top_level   | eth_buffer/BRAM_reg | Implied   | 2 x 45               | RAM32M x 8  | 
+------------+---------------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-------------+----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping                | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|racer_view   | A''*B2                     | 21     | 11     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|racer_view   | C-A''*B2                   | 21     | 11     | 21     | -      | 21     | 2    | 1    | 0    | -    | -     | 0    | 0    | 
|racer_view   | A''*B2                     | 21     | 11     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|racer_view   | C+A''*B2                   | 21     | 11     | 21     | -      | 21     | 2    | 1    | 0    | -    | -     | 0    | 0    | 
|forward_view | ((D:0x421)+A)*B            | 12     | 18     | -      | 12     | 48     | 0    | 0    | -    | 0    | 1     | 0    | 0    | 
|forward_view | (PCIN>>17)+((D:0x421)+A)*B | 12     | 15     | -      | 12     | 15     | 0    | 0    | -    | 0    | 1     | 0    | 0    | 
|forward_view | A2*B2                      | 21     | 11     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|forward_view | C+((D:0x420)-A)*B2         | 21     | 11     | 21     | 12     | 21     | 0    | 1    | 0    | 0    | 1     | 0    | 0    | 
|forward_view | A2*B2                      | 21     | 11     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|forward_view | C-((D:0x420)-A)*B2         | 21     | 11     | 21     | 12     | 21     | 0    | 1    | 0    | 0    | 1     | 0    | 0    | 
+-------------+----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 2885.113 ; gain = 0.000 ; free physical = 9980 ; free virtual = 15478
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 2885.113 ; gain = 0.000 ; free physical = 9964 ; free virtual = 15462
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+----------------------------------------------------+----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                         | RTL Object     | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------------------------------+----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|xilinx_single_port_ram_read_first:                  | BRAM_reg       | 256 x 4(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized0:  | BRAM_reg       | 256 x 4(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized1:  | BRAM_reg       | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized2:  | BRAM_reg       | 256 x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized3:  | BRAM_reg       | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized4:  | BRAM_reg       | 256 x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized5:  | BRAM_reg       | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized6:  | BRAM_reg       | 256 x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized9:  | BRAM_reg       | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized10: | BRAM_reg       | 256 x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized11: | BRAM_reg       | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized12: | BRAM_reg       | 256 x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized13: | BRAM_reg       | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized14: | BRAM_reg       | 256 x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized15: | BRAM_reg       | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized16: | BRAM_reg       | 256 x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first:                  | BRAM_reg       | 256 x 4(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized0:  | BRAM_reg       | 256 x 4(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized1:  | BRAM_reg       | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized2:  | BRAM_reg       | 256 x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized3:  | BRAM_reg       | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized4:  | BRAM_reg       | 256 x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized5:  | BRAM_reg       | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized6:  | BRAM_reg       | 256 x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized9:  | BRAM_reg       | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized10: | BRAM_reg       | 256 x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized11: | BRAM_reg       | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized12: | BRAM_reg       | 256 x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized13: | BRAM_reg       | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized14: | BRAM_reg       | 256 x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized15: | BRAM_reg       | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized16: | BRAM_reg       | 256 x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized17: | BRAM_reg       | 256 x 13(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first:                  | BRAM_reg       | 256 x 4(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized0:  | BRAM_reg       | 256 x 4(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized1:  | BRAM_reg       | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized2:  | BRAM_reg       | 256 x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized3:  | BRAM_reg       | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized4:  | BRAM_reg       | 256 x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized5:  | BRAM_reg       | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized6:  | BRAM_reg       | 256 x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized9:  | BRAM_reg       | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized10: | BRAM_reg       | 256 x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized11: | BRAM_reg       | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized12: | BRAM_reg       | 256 x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized13: | BRAM_reg       | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized14: | BRAM_reg       | 256 x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized15: | BRAM_reg       | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized16: | BRAM_reg       | 256 x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|g1                                                  | o_cos/BRAM_reg | 360 x 11(READ_FIRST)   | W |   | 360 x 11(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized18: | BRAM_reg       | 360 x 11(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
+----------------------------------------------------+----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+------------+---------------------+-----------+----------------------+-------------+
|Module Name | RTL Object          | Inference | Size (Depth x Width) | Primitives  | 
+------------+---------------------+-----------+----------------------+-------------+
|top_level   | eth_buffer/BRAM_reg | Implied   | 2 x 45               | RAM32M x 8  | 
+------------+---------------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 2885.113 ; gain = 0.000 ; free physical = 9953 ; free virtual = 15451
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 2885.113 ; gain = 0.000 ; free physical = 9953 ; free virtual = 15451
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 2885.113 ; gain = 0.000 ; free physical = 9953 ; free virtual = 15451
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 2885.113 ; gain = 0.000 ; free physical = 9953 ; free virtual = 15451
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 2885.113 ; gain = 0.000 ; free physical = 9953 ; free virtual = 15451
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 2885.113 ; gain = 0.000 ; free physical = 9953 ; free virtual = 15451
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 2885.113 ; gain = 0.000 ; free physical = 9953 ; free virtual = 15451
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top_level   | grapher/hcount_pipe_reg[7][10]          | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|top_level   | grapher/vcount_pipe_reg[5][9]           | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_level   | grapher/vcount_pipe_reg[7][8]           | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|top_level   | grapher/pixel_out_track_pipe_reg[3][11] | 5      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|top_level   | grapher/pixel_out_track_pipe_reg[3][9]  | 5      | 2     | NO           | YES                | YES               | 2      | 0       | 
|top_level   | blank_pipe_reg[8]                       | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_level   | hsync_pipe_reg[9]                       | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_level   | vsync_pipe_reg[9]                       | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+-----------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|forward_view | (D+A)'*B          | 30     | 17     | -      | 11     | 48     | 0    | 0    | -    | 0    | 1     | 0    | 0    | 
|forward_view | PCIN>>17+(D+A)'*B | 30     | 18     | -      | 11     | 15     | 0    | 0    | -    | 0    | 1     | 0    | 0    | 
|forward_view | A'*B'             | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|forward_view | C+(D-A)'*B'       | 30     | 18     | 48     | 11     | 21     | 0    | 1    | 1    | 1    | 1     | 0    | 0    | 
|forward_view | A'*B'             | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|forward_view | not(C+(D-A)'*B')  | 30     | 18     | 48     | 11     | 21     | 0    | 1    | 1    | 1    | 1     | 0    | 0    | 
|racer_view   | A''*B'            | 30     | 18     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|racer_view   | not(C+A''*B')     | 30     | 18     | 48     | -      | 21     | 2    | 1    | 1    | -    | -     | 0    | 0    | 
|racer_view   | A''*B'            | 30     | 18     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|racer_view   | C+A''*B'          | 30     | 18     | 48     | -      | 21     | 2    | 1    | 1    | -    | -     | 0    | 0    | 
+-------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     3|
|2     |CARRY4     |   359|
|3     |DSP48E1    |    10|
|8     |LUT1       |   189|
|9     |LUT2       |   523|
|10    |LUT3       |   658|
|11    |LUT4       |   549|
|12    |LUT5       |   358|
|13    |LUT6       |   716|
|14    |MMCME2_ADV |     1|
|15    |MUXF7      |   117|
|16    |RAM32M     |     8|
|17    |RAMB18E1   |    35|
|52    |SRL16E     |    20|
|53    |FDRE       |  1292|
|54    |FDSE       |   153|
|55    |LD         |     3|
|56    |LDC        |     6|
|57    |IBUF       |     8|
|58    |OBUF       |    35|
|59    |OBUFT      |    15|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 2885.113 ; gain = 0.000 ; free physical = 9953 ; free virtual = 15451
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 91 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 2885.113 ; gain = 0.000 ; free physical = 10009 ; free virtual = 15508
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 2885.113 ; gain = 0.000 ; free physical = 10009 ; free virtual = 15508
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2885.113 ; gain = 0.000 ; free physical = 10102 ; free virtual = 15600
INFO: [Netlist 29-17] Analyzing 539 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/tmp/tmp.f8EYRU/xdc/top_level.xdc]
WARNING: [Vivado 12-584] No ports matched 'ja[0]'. [/tmp/tmp.f8EYRU/xdc/top_level.xdc:104]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.f8EYRU/xdc/top_level.xdc:104]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja[1]'. [/tmp/tmp.f8EYRU/xdc/top_level.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.f8EYRU/xdc/top_level.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja[2]'. [/tmp/tmp.f8EYRU/xdc/top_level.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.f8EYRU/xdc/top_level.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja[3]'. [/tmp/tmp.f8EYRU/xdc/top_level.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.f8EYRU/xdc/top_level.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja[4]'. [/tmp/tmp.f8EYRU/xdc/top_level.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.f8EYRU/xdc/top_level.xdc:108]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja[5]'. [/tmp/tmp.f8EYRU/xdc/top_level.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.f8EYRU/xdc/top_level.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja[6]'. [/tmp/tmp.f8EYRU/xdc/top_level.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.f8EYRU/xdc/top_level.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja[7]'. [/tmp/tmp.f8EYRU/xdc/top_level.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.f8EYRU/xdc/top_level.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jb[0]'. [/tmp/tmp.f8EYRU/xdc/top_level.xdc:116]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.f8EYRU/xdc/top_level.xdc:116]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jb[1]'. [/tmp/tmp.f8EYRU/xdc/top_level.xdc:117]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.f8EYRU/xdc/top_level.xdc:117]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jb[2]'. [/tmp/tmp.f8EYRU/xdc/top_level.xdc:118]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.f8EYRU/xdc/top_level.xdc:118]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jbclk'. [/tmp/tmp.f8EYRU/xdc/top_level.xdc:119]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.f8EYRU/xdc/top_level.xdc:119]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jblock'. [/tmp/tmp.f8EYRU/xdc/top_level.xdc:120]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.f8EYRU/xdc/top_level.xdc:120]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_mdc'. [/tmp/tmp.f8EYRU/xdc/top_level.xdc:239]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.f8EYRU/xdc/top_level.xdc:239]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_mdio'. [/tmp/tmp.f8EYRU/xdc/top_level.xdc:240]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.f8EYRU/xdc/top_level.xdc:240]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_rxerr'. [/tmp/tmp.f8EYRU/xdc/top_level.xdc:243]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.f8EYRU/xdc/top_level.xdc:243]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_intn'. [/tmp/tmp.f8EYRU/xdc/top_level.xdc:250]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.f8EYRU/xdc/top_level.xdc:250]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/tmp/tmp.f8EYRU/xdc/top_level.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2885.113 ; gain = 0.000 ; free physical = 10037 ; free virtual = 15535
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 17 instances were transformed.
  LD => LDCE: 3 instances
  LDC => LDCE: 6 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 8 instances

Synth Design complete, checksum: dd56b036
INFO: [Common 17-83] Releasing license: Synthesis
140 Infos, 254 Warnings, 34 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:51 . Memory (MB): peak = 2885.113 ; gain = 288.129 ; free physical = 10296 ; free virtual = 15794
# opt_design;
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2885.113 ; gain = 0.000 ; free physical = 10299 ; free virtual = 15797

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 278b84928

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2885.113 ; gain = 0.000 ; free physical = 10018 ; free virtual = 15516

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
In IDDR TRANSFORM
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 278b84928

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2972.816 ; gain = 0.000 ; free physical = 9808 ; free virtual = 15306
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 2487dfb69

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2972.816 ; gain = 0.000 ; free physical = 9808 ; free virtual = 15306
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 205ce25fa

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2972.816 ; gain = 0.000 ; free physical = 9808 ; free virtual = 15306
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 75 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 205ce25fa

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3004.832 ; gain = 32.016 ; free physical = 9808 ; free virtual = 15306
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 205ce25fa

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.4 . Memory (MB): peak = 3004.832 ; gain = 32.016 ; free physical = 9808 ; free virtual = 15306
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 205ce25fa

Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3004.832 ; gain = 32.016 ; free physical = 9808 ; free virtual = 15306
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |              75  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3004.832 ; gain = 0.000 ; free physical = 9808 ; free virtual = 15306
Ending Logic Optimization Task | Checksum: 1ec8b2d76

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3004.832 ; gain = 32.016 ; free physical = 9808 ; free virtual = 15306

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 35 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 1 Total Ports: 70
Number of Flops added for Enable Generation: 5

Ending PowerOpt Patch Enables Task | Checksum: 1be8bc2bb

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3188.891 ; gain = 0.000 ; free physical = 10011 ; free virtual = 15509
Ending Power Optimization Task | Checksum: 1be8bc2bb

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3188.891 ; gain = 184.059 ; free physical = 10018 ; free virtual = 15516

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 20df384a6

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3188.891 ; gain = 0.000 ; free physical = 9818 ; free virtual = 15317
Ending Final Cleanup Task | Checksum: 20df384a6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3188.891 ; gain = 0.000 ; free physical = 10016 ; free virtual = 15515

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3188.891 ; gain = 0.000 ; free physical = 10016 ; free virtual = 15515
Ending Netlist Obfuscation Task | Checksum: 20df384a6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3188.891 ; gain = 0.000 ; free physical = 10016 ; free virtual = 15515
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3188.891 ; gain = 303.777 ; free physical = 10016 ; free virtual = 15515
# place_design;
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3188.891 ; gain = 0.000 ; free physical = 9970 ; free virtual = 15469
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1378d57b8

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3188.891 ; gain = 0.000 ; free physical = 9970 ; free virtual = 15469
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3188.891 ; gain = 0.000 ; free physical = 9970 ; free virtual = 15469

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1aadf8962

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3188.891 ; gain = 0.000 ; free physical = 9994 ; free virtual = 15493

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 24f8ca8fa

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.91 . Memory (MB): peak = 3188.891 ; gain = 0.000 ; free physical = 10004 ; free virtual = 15502

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 24f8ca8fa

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.91 . Memory (MB): peak = 3188.891 ; gain = 0.000 ; free physical = 10004 ; free virtual = 15502
Phase 1 Placer Initialization | Checksum: 24f8ca8fa

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.93 . Memory (MB): peak = 3188.891 ; gain = 0.000 ; free physical = 10004 ; free virtual = 15502

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2185bc066

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3188.891 ; gain = 0.000 ; free physical = 9994 ; free virtual = 15492

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1b9c32ae6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3188.891 ; gain = 0.000 ; free physical = 9998 ; free virtual = 15496

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1d83f4077

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3188.891 ; gain = 0.000 ; free physical = 9998 ; free virtual = 15496

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 164 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 75 nets or LUTs. Breaked 0 LUT, combined 75 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-76] Pass 1. Identified 9 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net vga_gen/hcount_out[4]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net vga_gen/hcount_out[3]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net vga_gen/vcount_out[0]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net vga_gen/vcount_out[1]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net vga_gen/hcount_out[2]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net vga_gen/hcount_out[1]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net vga_gen/vcount_out[3]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net vga_gen/hcount_out[0]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net vga_gen/vcount_out[2]. Replicated 4 times.
INFO: [Physopt 32-232] Optimized 9 nets. Created 40 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 9 nets or cells. Created 40 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3188.891 ; gain = 0.000 ; free physical = 9959 ; free virtual = 15457
INFO: [Physopt 32-46] Identified 1 candidate net for critical-cell optimization.
INFO: [Physopt 32-81] Processed net vga_gen/vcount_out[4]. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 1 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 1 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3188.891 ; gain = 0.000 ; free physical = 9959 ; free virtual = 15457
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3188.891 ; gain = 0.000 ; free physical = 9959 ; free virtual = 15457

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             75  |                    75  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Fanout                                           |           40  |              0  |                     9  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |            1  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           41  |             75  |                    85  |           0  |          11  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 16f4cb4c3

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 3188.891 ; gain = 0.000 ; free physical = 9959 ; free virtual = 15457
Phase 2.4 Global Placement Core | Checksum: 28c5b5b05

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 3188.891 ; gain = 0.000 ; free physical = 9958 ; free virtual = 15456
Phase 2 Global Placement | Checksum: 28c5b5b05

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 3188.891 ; gain = 0.000 ; free physical = 9958 ; free virtual = 15456

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 21e797821

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 3188.891 ; gain = 0.000 ; free physical = 9958 ; free virtual = 15456

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 226c6c570

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 3188.891 ; gain = 0.000 ; free physical = 9956 ; free virtual = 15454

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 28f706486

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 3188.891 ; gain = 0.000 ; free physical = 9957 ; free virtual = 15455

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2abd5e930

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 3188.891 ; gain = 0.000 ; free physical = 9957 ; free virtual = 15455

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 2099157ec

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 3188.891 ; gain = 0.000 ; free physical = 9955 ; free virtual = 15453

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1ae96b5ab

Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 3188.891 ; gain = 0.000 ; free physical = 9952 ; free virtual = 15450

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1e99daac3

Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 3188.891 ; gain = 0.000 ; free physical = 9952 ; free virtual = 15450

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 2074e3196

Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 3188.891 ; gain = 0.000 ; free physical = 9952 ; free virtual = 15450

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 176efbbb2

Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 3188.891 ; gain = 0.000 ; free physical = 9949 ; free virtual = 15447
Phase 3 Detail Placement | Checksum: 176efbbb2

Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 3188.891 ; gain = 0.000 ; free physical = 9949 ; free virtual = 15447

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1e06f07c9

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.073 | TNS=-2694.291 |
Phase 1 Physical Synthesis Initialization | Checksum: 2193bcb71

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3188.891 ; gain = 0.000 ; free physical = 9947 ; free virtual = 15445
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 205cba744

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3188.891 ; gain = 0.000 ; free physical = 9947 ; free virtual = 15445
Phase 4.1.1.1 BUFG Insertion | Checksum: 1e06f07c9

Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 3188.891 ; gain = 0.000 ; free physical = 9947 ; free virtual = 15445

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.555. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 24e7b6d30

Time (s): cpu = 00:01:14 ; elapsed = 00:00:58 . Memory (MB): peak = 3188.891 ; gain = 0.000 ; free physical = 9973 ; free virtual = 15472

Time (s): cpu = 00:01:14 ; elapsed = 00:00:58 . Memory (MB): peak = 3188.891 ; gain = 0.000 ; free physical = 9973 ; free virtual = 15472
Phase 4.1 Post Commit Optimization | Checksum: 24e7b6d30

Time (s): cpu = 00:01:14 ; elapsed = 00:00:58 . Memory (MB): peak = 3188.891 ; gain = 0.000 ; free physical = 9973 ; free virtual = 15472

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 24e7b6d30

Time (s): cpu = 00:01:14 ; elapsed = 00:00:58 . Memory (MB): peak = 3188.891 ; gain = 0.000 ; free physical = 9974 ; free virtual = 15472

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                4x4|                4x4|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 24e7b6d30

Time (s): cpu = 00:01:14 ; elapsed = 00:00:58 . Memory (MB): peak = 3188.891 ; gain = 0.000 ; free physical = 9974 ; free virtual = 15472
Phase 4.3 Placer Reporting | Checksum: 24e7b6d30

Time (s): cpu = 00:01:14 ; elapsed = 00:00:58 . Memory (MB): peak = 3188.891 ; gain = 0.000 ; free physical = 9974 ; free virtual = 15472

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3188.891 ; gain = 0.000 ; free physical = 9974 ; free virtual = 15472

Time (s): cpu = 00:01:14 ; elapsed = 00:00:58 . Memory (MB): peak = 3188.891 ; gain = 0.000 ; free physical = 9974 ; free virtual = 15472
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 248e9fd90

Time (s): cpu = 00:01:14 ; elapsed = 00:00:58 . Memory (MB): peak = 3188.891 ; gain = 0.000 ; free physical = 9974 ; free virtual = 15472
Ending Placer Task | Checksum: 1c1d43e55

Time (s): cpu = 00:01:14 ; elapsed = 00:00:58 . Memory (MB): peak = 3188.891 ; gain = 0.000 ; free physical = 9974 ; free virtual = 15472
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:17 ; elapsed = 00:00:59 . Memory (MB): peak = 3188.891 ; gain = 0.000 ; free physical = 9999 ; free virtual = 15497
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 1.53s |  WALL: 0.40s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3188.891 ; gain = 0.000 ; free physical = 9976 ; free virtual = 15474

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.555 | TNS=-2356.776 |
Phase 1 Physical Synthesis Initialization | Checksum: 1ceb13cdd

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.46 . Memory (MB): peak = 3188.891 ; gain = 0.000 ; free physical = 9973 ; free virtual = 15472
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.555 | TNS=-2356.776 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1ceb13cdd

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.5 . Memory (MB): peak = 3188.891 ; gain = 0.000 ; free physical = 9973 ; free virtual = 15472

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.555 | TNS=-2356.776 |
INFO: [Physopt 32-663] Processed net t1/buffer[111].  Re-placed instance t1/buffer_reg[111]
INFO: [Physopt 32-735] Processed net t1/buffer[111]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.555 | TNS=-2356.579 |
INFO: [Physopt 32-663] Processed net t1/buffer[74].  Re-placed instance t1/buffer_reg[74]
INFO: [Physopt 32-735] Processed net t1/buffer[74]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.555 | TNS=-2356.382 |
INFO: [Physopt 32-663] Processed net t1/buffer[80].  Re-placed instance t1/buffer_reg[80]
INFO: [Physopt 32-735] Processed net t1/buffer[80]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.555 | TNS=-2356.185 |
INFO: [Physopt 32-663] Processed net t1/buffer[82].  Re-placed instance t1/buffer_reg[82]
INFO: [Physopt 32-735] Processed net t1/buffer[82]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.555 | TNS=-2355.988 |
INFO: [Physopt 32-663] Processed net t1/buffer[84].  Re-placed instance t1/buffer_reg[84]
INFO: [Physopt 32-735] Processed net t1/buffer[84]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.544 | TNS=-2355.987 |
INFO: [Physopt 32-663] Processed net t1/buffer[429].  Re-placed instance t1/buffer_reg[429]
INFO: [Physopt 32-735] Processed net t1/buffer[429]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.544 | TNS=-2355.814 |
INFO: [Physopt 32-663] Processed net t1/buffer[470].  Re-placed instance t1/buffer_reg[470]
INFO: [Physopt 32-735] Processed net t1/buffer[470]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.544 | TNS=-2355.641 |
INFO: [Physopt 32-663] Processed net t1/buffer[488].  Re-placed instance t1/buffer_reg[488]
INFO: [Physopt 32-735] Processed net t1/buffer[488]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.544 | TNS=-2355.468 |
INFO: [Physopt 32-663] Processed net t1/buffer[491].  Re-placed instance t1/buffer_reg[491]
INFO: [Physopt 32-735] Processed net t1/buffer[491]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.538 | TNS=-2355.295 |
INFO: [Physopt 32-663] Processed net t1/buffer[12].  Re-placed instance t1/buffer_reg[12]
INFO: [Physopt 32-735] Processed net t1/buffer[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.538 | TNS=-2355.324 |
INFO: [Physopt 32-663] Processed net eth_buffer/ram_data_b[22].  Re-placed instance eth_buffer/ram_data_b_reg[22]
INFO: [Physopt 32-735] Processed net eth_buffer/ram_data_b[22]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.538 | TNS=-2355.020 |
INFO: [Physopt 32-663] Processed net eth_buffer/ram_data_b[36].  Re-placed instance eth_buffer/ram_data_b_reg[36]
INFO: [Physopt 32-735] Processed net eth_buffer/ram_data_b[36]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.538 | TNS=-2354.878 |
INFO: [Physopt 32-663] Processed net eth_buffer/ram_data_b[28].  Re-placed instance eth_buffer/ram_data_b_reg[28]
INFO: [Physopt 32-735] Processed net eth_buffer/ram_data_b[28]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.538 | TNS=-2354.742 |
INFO: [Physopt 32-663] Processed net eth_buffer/ram_data_b[24].  Re-placed instance eth_buffer/ram_data_b_reg[24]
INFO: [Physopt 32-735] Processed net eth_buffer/ram_data_b[24]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.538 | TNS=-2354.562 |
INFO: [Physopt 32-663] Processed net eth_buffer/ram_data_b[26].  Re-placed instance eth_buffer/ram_data_b_reg[26]
INFO: [Physopt 32-735] Processed net eth_buffer/ram_data_b[26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.538 | TNS=-2354.598 |
INFO: [Physopt 32-663] Processed net eth_buffer/ram_data_b[30].  Re-placed instance eth_buffer/ram_data_b_reg[30]
INFO: [Physopt 32-735] Processed net eth_buffer/ram_data_b[30]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.538 | TNS=-2354.435 |
INFO: [Physopt 32-663] Processed net eth_buffer/ram_data_b[14].  Re-placed instance eth_buffer/ram_data_b_reg[14]
INFO: [Physopt 32-735] Processed net eth_buffer/ram_data_b[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.538 | TNS=-2354.432 |
INFO: [Physopt 32-702] Processed net eth_buffer/ram_data_b[38]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_maker/eth_clk_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net eth_buffer/BRAM_reg_0_1_36_41/DOB0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net t1/buffer[149].  Re-placed instance t1/buffer_reg[149]
INFO: [Physopt 32-735] Processed net t1/buffer[149]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.538 | TNS=-2354.461 |
INFO: [Physopt 32-663] Processed net t1/buffer[217].  Re-placed instance t1/buffer_reg[217]
INFO: [Physopt 32-735] Processed net t1/buffer[217]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.529 | TNS=-2354.490 |
INFO: [Physopt 32-663] Processed net t1/buffer[123].  Re-placed instance t1/buffer_reg[123]
INFO: [Physopt 32-735] Processed net t1/buffer[123]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.529 | TNS=-2354.489 |
INFO: [Physopt 32-663] Processed net t1/buffer[150].  Re-placed instance t1/buffer_reg[150]
INFO: [Physopt 32-735] Processed net t1/buffer[150]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.529 | TNS=-2354.497 |
INFO: [Physopt 32-663] Processed net t1/buffer[159].  Re-placed instance t1/buffer_reg[159]
INFO: [Physopt 32-735] Processed net t1/buffer[159]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.529 | TNS=-2354.505 |
INFO: [Physopt 32-663] Processed net t1/buffer[164].  Re-placed instance t1/buffer_reg[164]
INFO: [Physopt 32-735] Processed net t1/buffer[164]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.529 | TNS=-2354.513 |
INFO: [Physopt 32-663] Processed net t1/buffer[249].  Re-placed instance t1/buffer_reg[249]
INFO: [Physopt 32-735] Processed net t1/buffer[249]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.529 | TNS=-2354.517 |
INFO: [Physopt 32-663] Processed net t1/buffer[251].  Re-placed instance t1/buffer_reg[251]
INFO: [Physopt 32-735] Processed net t1/buffer[251]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.529 | TNS=-2354.521 |
INFO: [Physopt 32-663] Processed net t1/buffer[30].  Re-placed instance t1/buffer_reg[30]
INFO: [Physopt 32-735] Processed net t1/buffer[30]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.529 | TNS=-2354.525 |
INFO: [Physopt 32-663] Processed net t1/buffer[7].  Re-placed instance t1/buffer_reg[7]
INFO: [Physopt 32-735] Processed net t1/buffer[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.520 | TNS=-2354.529 |
INFO: [Physopt 32-702] Processed net eth_buffer/ram_data_b[38]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_maker/eth_clk_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net eth_buffer/BRAM_reg_0_1_36_41/DOB0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.520 | TNS=-2354.529 |
Phase 3 Critical Path Optimization | Checksum: 1ceb13cdd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3188.891 ; gain = 0.000 ; free physical = 9975 ; free virtual = 15474

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.520 | TNS=-2354.529 |
INFO: [Physopt 32-663] Processed net t1/buffer[153].  Re-placed instance t1/buffer_reg[153]
INFO: [Physopt 32-735] Processed net t1/buffer[153]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.520 | TNS=-2354.596 |
INFO: [Physopt 32-663] Processed net t1/buffer[196].  Re-placed instance t1/buffer_reg[196]
INFO: [Physopt 32-735] Processed net t1/buffer[196]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.520 | TNS=-2354.663 |
INFO: [Physopt 32-663] Processed net t1/buffer[287].  Re-placed instance t1/buffer_reg[287]
INFO: [Physopt 32-735] Processed net t1/buffer[287]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.520 | TNS=-2354.819 |
INFO: [Physopt 32-702] Processed net t1/buffer[431]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_maker/vga_clk_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net vga_gen/FSM_sequential_state_reg_0. Critical path length was reduced through logic transformation on cell vga_gen/buffer[511]_i_1_comp.
INFO: [Physopt 32-735] Processed net vga_gen/buffer[335]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.511 | TNS=-2350.535 |
INFO: [Physopt 32-702] Processed net vga_gen/buffer[335]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-735] Processed net vga_gen/FSM_sequential_state_reg_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.497 | TNS=-2329.591 |
INFO: [Physopt 32-663] Processed net t1/buffer[235].  Re-placed instance t1/buffer_reg[235]
INFO: [Physopt 32-735] Processed net t1/buffer[235]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.497 | TNS=-2329.409 |
INFO: [Physopt 32-663] Processed net t1/buffer[237].  Re-placed instance t1/buffer_reg[237]
INFO: [Physopt 32-735] Processed net t1/buffer[237]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.495 | TNS=-2329.227 |
INFO: [Physopt 32-663] Processed net t1/buffer[497].  Re-placed instance t1/buffer_reg[497]
INFO: [Physopt 32-735] Processed net t1/buffer[497]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.495 | TNS=-2329.005 |
INFO: [Physopt 32-663] Processed net t1/buffer[51].  Re-placed instance t1/buffer_reg[51]
INFO: [Physopt 32-735] Processed net t1/buffer[51]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.493 | TNS=-2328.783 |
INFO: [Physopt 32-663] Processed net t1/buffer[10].  Re-placed instance t1/buffer_reg[10]
INFO: [Physopt 32-735] Processed net t1/buffer[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.493 | TNS=-2328.581 |
INFO: [Physopt 32-663] Processed net t1/buffer[11].  Re-placed instance t1/buffer_reg[11]
INFO: [Physopt 32-735] Processed net t1/buffer[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.493 | TNS=-2328.442 |
INFO: [Physopt 32-663] Processed net t1/buffer[18].  Re-placed instance t1/buffer_reg[18]
INFO: [Physopt 32-735] Processed net t1/buffer[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.493 | TNS=-2328.303 |
INFO: [Physopt 32-663] Processed net t1/buffer[20].  Re-placed instance t1/buffer_reg[20]
INFO: [Physopt 32-735] Processed net t1/buffer[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.493 | TNS=-2328.160 |
INFO: [Physopt 32-663] Processed net t1/buffer[214].  Re-placed instance t1/buffer_reg[214]
INFO: [Physopt 32-735] Processed net t1/buffer[214]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.493 | TNS=-2328.017 |
INFO: [Physopt 32-702] Processed net eth_buffer/ram_data_b[38]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_maker/eth_clk_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net eth_buffer/BRAM_reg_0_1_36_41/DOB0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net t1/buffer[398].  Re-placed instance t1/buffer_reg[398]
INFO: [Physopt 32-735] Processed net t1/buffer[398]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.493 | TNS=-2327.874 |
INFO: [Physopt 32-663] Processed net t1/buffer[480].  Re-placed instance t1/buffer_reg[480]
INFO: [Physopt 32-735] Processed net t1/buffer[480]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.493 | TNS=-2327.701 |
INFO: [Physopt 32-663] Processed net t1/buffer[482].  Re-placed instance t1/buffer_reg[482]
INFO: [Physopt 32-735] Processed net t1/buffer[482]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.493 | TNS=-2327.528 |
INFO: [Physopt 32-663] Processed net t1/buffer[484].  Re-placed instance t1/buffer_reg[484]
INFO: [Physopt 32-735] Processed net t1/buffer[484]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.493 | TNS=-2327.355 |
INFO: [Physopt 32-663] Processed net t1/buffer[486].  Re-placed instance t1/buffer_reg[486]
INFO: [Physopt 32-735] Processed net t1/buffer[486]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.489 | TNS=-2327.182 |
INFO: [Physopt 32-663] Processed net t1/buffer[134].  Re-placed instance t1/buffer_reg[134]
INFO: [Physopt 32-735] Processed net t1/buffer[134]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.489 | TNS=-2327.135 |
INFO: [Physopt 32-663] Processed net t1/buffer[136].  Re-placed instance t1/buffer_reg[136]
INFO: [Physopt 32-735] Processed net t1/buffer[136]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.489 | TNS=-2327.088 |
INFO: [Physopt 32-663] Processed net t1/buffer[253].  Re-placed instance t1/buffer_reg[253]
INFO: [Physopt 32-735] Processed net t1/buffer[253]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.488 | TNS=-2327.041 |
INFO: [Physopt 32-663] Processed net t1/buffer[27].  Re-placed instance t1/buffer_reg[27]
INFO: [Physopt 32-735] Processed net t1/buffer[27]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.488 | TNS=-2326.956 |
INFO: [Physopt 32-663] Processed net t1/buffer[290].  Re-placed instance t1/buffer_reg[290]
INFO: [Physopt 32-735] Processed net t1/buffer[290]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.488 | TNS=-2326.871 |
INFO: [Physopt 32-702] Processed net eth_buffer/ram_data_b[38]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_maker/eth_clk_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net eth_buffer/BRAM_reg_0_1_36_41/DOB0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.488 | TNS=-2326.871 |
Phase 4 Critical Path Optimization | Checksum: 1ceb13cdd

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 3188.891 ; gain = 0.000 ; free physical = 9974 ; free virtual = 15472
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3188.891 ; gain = 0.000 ; free physical = 9974 ; free virtual = 15472
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-2.488 | TNS=-2326.871 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.067  |         29.905  |            0  |              0  |                    51  |           0  |           2  |  00:00:04  |
|  Total          |          0.067  |         29.905  |            0  |              0  |                    51  |           0  |           3  |  00:00:04  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3188.891 ; gain = 0.000 ; free physical = 9974 ; free virtual = 15472
Ending Physical Synthesis Task | Checksum: 28279f98d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 3188.891 ; gain = 0.000 ; free physical = 9974 ; free virtual = 15472
INFO: [Common 17-83] Releasing license: Implementation
181 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 3188.891 ; gain = 0.000 ; free physical = 9978 ; free virtual = 15477
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: e6ff6328 ConstDB: 0 ShapeSum: d2b295c8 RouteDB: 0
Post Restoration Checksum: NetGraph: f01aff97 NumContArr: a1891d34 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 191a41ccb

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 3188.891 ; gain = 0.000 ; free physical = 9833 ; free virtual = 15332

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 191a41ccb

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 3188.891 ; gain = 0.000 ; free physical = 9801 ; free virtual = 15299

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 191a41ccb

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 3188.891 ; gain = 0.000 ; free physical = 9801 ; free virtual = 15299
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 17c050ae7

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 3188.891 ; gain = 0.000 ; free physical = 9785 ; free virtual = 15283
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.264 | TNS=-2103.023| WHS=-0.289 | THS=-34.755|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00435218 %
  Global Horizontal Routing Utilization  = 0.00504405 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 4283
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 4199
  Number of Partially Routed Nets     = 84
  Number of Node Overlaps             = 92

Phase 2 Router Initialization | Checksum: 24b728352

Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 3188.891 ; gain = 0.000 ; free physical = 9785 ; free virtual = 15284

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 24b728352

Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 3188.891 ; gain = 0.000 ; free physical = 9785 ; free virtual = 15284
Phase 3 Initial Routing | Checksum: 1072ee0d2

Time (s): cpu = 00:00:40 ; elapsed = 00:00:26 . Memory (MB): peak = 3232.891 ; gain = 44.000 ; free physical = 9754 ; free virtual = 15253
INFO: [Route 35-580] Design has 67 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+===============================+
| Launch Setup Clock | Launch Hold Clock | Pin                           |
+====================+===================+===============================+
| vga_clk_clk_wiz_0  | vga_clk_clk_wiz_0 | t1/FSM_sequential_state_reg/D |
| vga_clk_clk_wiz_0  | vga_clk_clk_wiz_0 | t1/buffer_reg[291]/R          |
| vga_clk_clk_wiz_0  | vga_clk_clk_wiz_0 | t1/buffer_reg[5]/S            |
| vga_clk_clk_wiz_0  | vga_clk_clk_wiz_0 | t1/buffer_reg[23]/S           |
| vga_clk_clk_wiz_0  | vga_clk_clk_wiz_0 | t1/buffer_reg[207]/R          |
+--------------------+-------------------+-------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 250
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.801 | TNS=-2473.950| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 14f9d3915

Time (s): cpu = 00:02:38 ; elapsed = 00:01:27 . Memory (MB): peak = 3232.891 ; gain = 44.000 ; free physical = 9740 ; free virtual = 15239

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.724 | TNS=-2434.435| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 183e1c3ec

Time (s): cpu = 00:03:02 ; elapsed = 00:01:46 . Memory (MB): peak = 3232.891 ; gain = 44.000 ; free physical = 9722 ; free virtual = 15221

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.090 | TNS=-2599.745| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 16fc4d37c

Time (s): cpu = 00:03:05 ; elapsed = 00:01:50 . Memory (MB): peak = 3232.891 ; gain = 44.000 ; free physical = 9735 ; free virtual = 15234
Phase 4 Rip-up And Reroute | Checksum: 16fc4d37c

Time (s): cpu = 00:03:05 ; elapsed = 00:01:50 . Memory (MB): peak = 3232.891 ; gain = 44.000 ; free physical = 9735 ; free virtual = 15234

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1dd099e48

Time (s): cpu = 00:03:06 ; elapsed = 00:01:50 . Memory (MB): peak = 3232.891 ; gain = 44.000 ; free physical = 9736 ; free virtual = 15235
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.724 | TNS=-2434.435| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: e1dc7ab8

Time (s): cpu = 00:03:07 ; elapsed = 00:01:51 . Memory (MB): peak = 3232.891 ; gain = 44.000 ; free physical = 9730 ; free virtual = 15229

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: e1dc7ab8

Time (s): cpu = 00:03:07 ; elapsed = 00:01:51 . Memory (MB): peak = 3232.891 ; gain = 44.000 ; free physical = 9730 ; free virtual = 15229
Phase 5 Delay and Skew Optimization | Checksum: e1dc7ab8

Time (s): cpu = 00:03:07 ; elapsed = 00:01:51 . Memory (MB): peak = 3232.891 ; gain = 44.000 ; free physical = 9730 ; free virtual = 15229

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 18fdceba4

Time (s): cpu = 00:03:07 ; elapsed = 00:01:51 . Memory (MB): peak = 3232.891 ; gain = 44.000 ; free physical = 9730 ; free virtual = 15229
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.724 | TNS=-2436.974| WHS=0.019  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 196c2ea24

Time (s): cpu = 00:03:07 ; elapsed = 00:01:51 . Memory (MB): peak = 3232.891 ; gain = 44.000 ; free physical = 9730 ; free virtual = 15229
Phase 6 Post Hold Fix | Checksum: 196c2ea24

Time (s): cpu = 00:03:07 ; elapsed = 00:01:51 . Memory (MB): peak = 3232.891 ; gain = 44.000 ; free physical = 9730 ; free virtual = 15229

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.900683 %
  Global Horizontal Routing Utilization  = 1.10109 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 42.3423%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 64.8649%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 50%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 76.4706%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1b9892b7b

Time (s): cpu = 00:03:07 ; elapsed = 00:01:51 . Memory (MB): peak = 3232.891 ; gain = 44.000 ; free physical = 9730 ; free virtual = 15229

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1b9892b7b

Time (s): cpu = 00:03:07 ; elapsed = 00:01:51 . Memory (MB): peak = 3232.891 ; gain = 44.000 ; free physical = 9730 ; free virtual = 15229

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 121741c43

Time (s): cpu = 00:03:08 ; elapsed = 00:01:51 . Memory (MB): peak = 3248.898 ; gain = 60.008 ; free physical = 9730 ; free virtual = 15229

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.724 | TNS=-2436.974| WHS=0.019  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 121741c43

Time (s): cpu = 00:03:08 ; elapsed = 00:01:51 . Memory (MB): peak = 3248.898 ; gain = 60.008 ; free physical = 9730 ; free virtual = 15229
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:03:08 ; elapsed = 00:01:51 . Memory (MB): peak = 3248.898 ; gain = 60.008 ; free physical = 9808 ; free virtual = 15307

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
18 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:11 ; elapsed = 00:01:52 . Memory (MB): peak = 3248.898 ; gain = 60.008 ; free physical = 9808 ; free virtual = 15307
# write_bitstream -force /tmp/tmp.f8EYRU/obj/out.bit
Command: write_bitstream -force /tmp/tmp.f8EYRU/obj/out.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC DPIP-1] Input pipelining: DSP grapher/forward_viewer/conv_x4 input grapher/forward_viewer/conv_x4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP grapher/forward_viewer/conv_x4 input grapher/forward_viewer/conv_x4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP grapher/forward_viewer/conv_x4__0 input grapher/forward_viewer/conv_x4__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP grapher/forward_viewer/conv_x4__0 input grapher/forward_viewer/conv_x4__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP grapher/forward_viewer/loc_x2 input grapher/forward_viewer/loc_x2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP grapher/forward_viewer/loc_x2 input grapher/forward_viewer/loc_x2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP grapher/forward_viewer/loc_y2 input grapher/forward_viewer/loc_y2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP grapher/forward_viewer/loc_y2 input grapher/forward_viewer/loc_y2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP grapher/racer_viewer/loc_x2 input grapher/racer_viewer/loc_x2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP grapher/racer_viewer/loc_y2 input grapher/racer_viewer/loc_y2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP grapher/forward_viewer/conv_x4 output grapher/forward_viewer/conv_x4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP grapher/forward_viewer/conv_x4__0 output grapher/forward_viewer/conv_x4__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP grapher/forward_viewer/loc_x2 output grapher/forward_viewer/loc_x2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP grapher/forward_viewer/loc_x3 output grapher/forward_viewer/loc_x3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP grapher/forward_viewer/loc_y2 output grapher/forward_viewer/loc_y2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP grapher/forward_viewer/loc_y3 output grapher/forward_viewer/loc_y3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP grapher/racer_viewer/loc_x2 output grapher/racer_viewer/loc_x2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP grapher/racer_viewer/loc_x3 output grapher/racer_viewer/loc_x3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP grapher/racer_viewer/loc_y2 output grapher/racer_viewer/loc_y2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP grapher/racer_viewer/loc_y3 output grapher/racer_viewer/loc_y3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP grapher/forward_viewer/conv_x4 multiplier stage grapher/forward_viewer/conv_x4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP grapher/forward_viewer/conv_x4__0 multiplier stage grapher/forward_viewer/conv_x4__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP grapher/forward_viewer/loc_x2 multiplier stage grapher/forward_viewer/loc_x2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP grapher/forward_viewer/loc_x3 multiplier stage grapher/forward_viewer/loc_x3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP grapher/forward_viewer/loc_y2 multiplier stage grapher/forward_viewer/loc_y2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP grapher/forward_viewer/loc_y3 multiplier stage grapher/forward_viewer/loc_y3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP grapher/racer_viewer/loc_x2 multiplier stage grapher/racer_viewer/loc_x2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP grapher/racer_viewer/loc_x3 multiplier stage grapher/racer_viewer/loc_x3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP grapher/racer_viewer/loc_y2 multiplier stage grapher/racer_viewer/loc_y2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP grapher/racer_viewer/loc_y3 multiplier stage grapher/racer_viewer/loc_y3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC PDRC-153] Gated clock check: Net r1/b1/axiod_reg[1]_i_2_n_0 is a gated clock net sourced by a combinational pin r1/b1/axiod_reg[1]_i_2/O, cell r1/b1/axiod_reg[1]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net r1/b1/axiov_reg_i_2_n_0 is a gated clock net sourced by a combinational pin r1/b1/axiov_reg_i_2/O, cell r1/b1/axiov_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net r1/f1/axiod_reg[1]_i_2__0_n_0 is a gated clock net sourced by a combinational pin r1/f1/axiod_reg[1]_i_2__0/O, cell r1/f1/axiod_reg[1]_i_2__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net r1/f1/axiov_reg_i_2__0_n_0 is a gated clock net sourced by a combinational pin r1/f1/axiov_reg_i_2__0/O, cell r1/f1/axiov_reg_i_2__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net t1/b1/axiod_reg[1]_i_2__1_n_0 is a gated clock net sourced by a combinational pin t1/b1/axiod_reg[1]_i_2__1/O, cell t1/b1/axiod_reg[1]_i_2__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net t1/b1/axiov_reg_i_2__1_n_0 is a gated clock net sourced by a combinational pin t1/b1/axiov_reg_i_2__1/O, cell t1/b1/axiov_reg_i_2__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 37 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream /tmp/tmp.f8EYRU/obj/out.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3368.859 ; gain = 119.961 ; free physical = 9777 ; free virtual = 15279
INFO: [Common 17-206] Exiting Vivado at Tue Dec 13 10:48:40 2022...
