

================================================================
== Vivado HLS Report for 'matmul_hw'
================================================================
* Date:           Sat Jun  3 11:09:33 2017

* Version:        2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)
* Project:        hls_matmul_float
* Solution:       matmul_9b_16x16
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.49|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1107|  1107|  1108|  1108|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- L_col   |  1105|  1105|        86|          4|          1|   256|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     89|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     20|    1392|   1380|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    556|
|Register         |        -|      -|    1101|    491|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     20|    2493|   2516|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      8|       1|      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |matmul_hw_fadd_32fYi_U1  |matmul_hw_fadd_32fYi  |        0|      2|  205|  205|
    |matmul_hw_fadd_32fYi_U2  |matmul_hw_fadd_32fYi  |        0|      2|  205|  205|
    |matmul_hw_fadd_32fYi_U3  |matmul_hw_fadd_32fYi  |        0|      2|  205|  205|
    |matmul_hw_fadd_32fYi_U4  |matmul_hw_fadd_32fYi  |        0|      2|  205|  205|
    |matmul_hw_fmul_32g8j_U5  |matmul_hw_fmul_32g8j  |        0|      3|  143|  140|
    |matmul_hw_fmul_32g8j_U6  |matmul_hw_fmul_32g8j  |        0|      3|  143|  140|
    |matmul_hw_fmul_32g8j_U7  |matmul_hw_fmul_32g8j  |        0|      3|  143|  140|
    |matmul_hw_fmul_32g8j_U8  |matmul_hw_fmul_32g8j  |        0|      3|  143|  140|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|     20| 1392| 1380|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_486_p2                  |     +    |      0|  0|   5|           5|           1|
    |indvar_flatten_next_fu_480_p2  |     +    |      0|  0|   9|           9|           1|
    |j_1_fu_634_p2                  |     +    |      0|  0|   5|           5|           1|
    |tmp_12_fu_558_p2               |     +    |      0|  0|   6|           6|           5|
    |tmp_14_fu_620_p2               |     +    |      0|  0|   7|           7|           6|
    |tmp_15_fu_653_p2               |     +    |      0|  0|  10|          10|          10|
    |exitcond_flatten_fu_474_p2     |   icmp   |      0|  0|   4|           9|          10|
    |exitcond_fu_492_p2             |   icmp   |      0|  0|   3|           5|           6|
    |tmp_4_fu_538_p2                |    or    |      0|  0|  10|           7|           1|
    |tmp_7_fu_572_p2                |    or    |      0|  0|  10|           7|           2|
    |tmp_9_fu_600_p2                |    or    |      0|  0|  10|           7|           2|
    |j_mid2_fu_498_p3               |  select  |      0|  0|   5|           1|           1|
    |tmp_mid2_v_fu_506_p3           |  select  |      0|  0|   5|           1|           5|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0|  89|          79|          51|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |a_0_Addr_A_orig               |  32|          5|   32|        160|
    |a_1_Addr_A_orig               |  32|          5|   32|        160|
    |a_2_Addr_A_orig               |  32|          5|   32|        160|
    |a_3_Addr_A_orig               |  32|          5|   32|        160|
    |ap_NS_fsm                     |   1|          7|    1|          7|
    |ap_enable_reg_pp0_iter21      |   1|          2|    1|          2|
    |b_0_Addr_A_orig               |  32|          5|   32|        160|
    |b_1_Addr_A_orig               |  32|          5|   32|        160|
    |b_2_Addr_A_orig               |  32|          5|   32|        160|
    |b_3_Addr_A_orig               |  32|          5|   32|        160|
    |c_WEN_A                       |   4|          2|    4|          8|
    |grp_fu_433_p0                 |  32|          5|   32|        160|
    |grp_fu_433_p1                 |  32|          5|   32|        160|
    |grp_fu_438_p0                 |  32|          5|   32|        160|
    |grp_fu_438_p1                 |  32|          5|   32|        160|
    |grp_fu_442_p0                 |  32|          5|   32|        160|
    |grp_fu_442_p1                 |  32|          5|   32|        160|
    |grp_fu_446_p0                 |  32|          5|   32|        160|
    |grp_fu_446_p1                 |  32|          5|   32|        160|
    |i_phi_fu_415_p4               |   5|          2|    5|         10|
    |i_reg_411                     |   5|          2|    5|         10|
    |indvar_flatten_phi_fu_404_p4  |   9|          2|    9|         18|
    |indvar_flatten_reg_400        |   9|          2|    9|         18|
    |j_phi_fu_426_p4               |   5|          2|    5|         10|
    |j_reg_422                     |   5|          2|    5|         10|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 556|        103|  556|       2653|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9      |   1|   0|    1|          0|
    |exitcond_flatten_reg_664     |   1|   0|    1|          0|
    |i_reg_411                    |   5|   0|    5|          0|
    |indvar_flatten_next_reg_668  |   9|   0|    9|          0|
    |indvar_flatten_reg_400       |   9|   0|    9|          0|
    |j_1_reg_975                  |   5|   0|    5|          0|
    |j_mid2_reg_673               |   5|   0|    5|          0|
    |j_reg_422                    |   5|   0|    5|          0|
    |tmp_1_10_reg_1155            |  32|   0|   32|          0|
    |tmp_1_11_reg_1160            |  32|   0|   32|          0|
    |tmp_1_12_reg_1165            |  32|   0|   32|          0|
    |tmp_1_13_reg_1170            |  32|   0|   32|          0|
    |tmp_1_14_reg_1175            |  32|   0|   32|          0|
    |tmp_1_1_reg_1105             |  32|   0|   32|          0|
    |tmp_1_2_reg_1110             |  32|   0|   32|          0|
    |tmp_1_3_reg_1115             |  32|   0|   32|          0|
    |tmp_1_4_reg_1120             |  32|   0|   32|          0|
    |tmp_1_5_reg_1125             |  32|   0|   32|          0|
    |tmp_1_6_reg_1130             |  32|   0|   32|          0|
    |tmp_1_7_reg_1135             |  32|   0|   32|          0|
    |tmp_1_8_reg_1140             |  32|   0|   32|          0|
    |tmp_1_9_reg_1145             |  32|   0|   32|          0|
    |tmp_1_s_reg_1150             |  32|   0|   32|          0|
    |tmp_6_10_reg_1090            |  32|   0|   32|          0|
    |tmp_6_11_reg_1025            |  32|   0|   32|          0|
    |tmp_6_12_reg_1055            |  32|   0|   32|          0|
    |tmp_6_13_reg_1075            |  32|   0|   32|          0|
    |tmp_6_14_reg_1095            |  32|   0|   32|          0|
    |tmp_6_1_reg_1040             |  32|   0|   32|          0|
    |tmp_6_2_reg_1060             |  32|   0|   32|          0|
    |tmp_6_3_reg_1080             |  32|   0|   32|          0|
    |tmp_6_4_reg_995              |  32|   0|   32|          0|
    |tmp_6_5_reg_1045             |  32|   0|   32|          0|
    |tmp_6_6_reg_1065             |  32|   0|   32|          0|
    |tmp_6_7_reg_1085             |  32|   0|   32|          0|
    |tmp_6_8_reg_1010             |  32|   0|   32|          0|
    |tmp_6_9_reg_1050             |  32|   0|   32|          0|
    |tmp_6_reg_980                |  32|   0|   32|          0|
    |tmp_6_s_reg_1070             |  32|   0|   32|          0|
    |tmp_mid2_v_reg_682           |   5|   0|    5|          0|
    |tmp_reg_688                  |   5|   0|    7|          2|
    |tmp_s_reg_1100               |  32|   0|   32|          0|
    |exitcond_flatten_reg_664     |   0|   1|    1|          0|
    |j_mid2_reg_673               |   0|   5|    5|          0|
    |tmp_6_10_reg_1090            |   0|  32|   32|          0|
    |tmp_6_11_reg_1025            |   0|  32|   32|          0|
    |tmp_6_12_reg_1055            |   0|  32|   32|          0|
    |tmp_6_13_reg_1075            |   0|  32|   32|          0|
    |tmp_6_14_reg_1095            |   0|  32|   32|          0|
    |tmp_6_1_reg_1040             |   0|  32|   32|          0|
    |tmp_6_2_reg_1060             |   0|  32|   32|          0|
    |tmp_6_3_reg_1080             |   0|  32|   32|          0|
    |tmp_6_4_reg_995              |   0|  32|   32|          0|
    |tmp_6_5_reg_1045             |   0|  32|   32|          0|
    |tmp_6_6_reg_1065             |   0|  32|   32|          0|
    |tmp_6_7_reg_1085             |   0|  32|   32|          0|
    |tmp_6_8_reg_1010             |   0|  32|   32|          0|
    |tmp_6_9_reg_1050             |   0|  32|   32|          0|
    |tmp_6_s_reg_1070             |   0|  32|   32|          0|
    |tmp_mid2_v_reg_682           |   0|   5|    5|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |1101| 491| 1594|          2|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_start    |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_done     | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_idle     | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_ready    | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|a_0_Addr_A  | out |   32|    bram    |      a_0     |     array    |
|a_0_EN_A    | out |    1|    bram    |      a_0     |     array    |
|a_0_WEN_A   | out |    4|    bram    |      a_0     |     array    |
|a_0_Din_A   | out |   32|    bram    |      a_0     |     array    |
|a_0_Dout_A  |  in |   32|    bram    |      a_0     |     array    |
|a_0_Clk_A   | out |    1|    bram    |      a_0     |     array    |
|a_0_Rst_A   | out |    1|    bram    |      a_0     |     array    |
|a_1_Addr_A  | out |   32|    bram    |      a_1     |     array    |
|a_1_EN_A    | out |    1|    bram    |      a_1     |     array    |
|a_1_WEN_A   | out |    4|    bram    |      a_1     |     array    |
|a_1_Din_A   | out |   32|    bram    |      a_1     |     array    |
|a_1_Dout_A  |  in |   32|    bram    |      a_1     |     array    |
|a_1_Clk_A   | out |    1|    bram    |      a_1     |     array    |
|a_1_Rst_A   | out |    1|    bram    |      a_1     |     array    |
|a_2_Addr_A  | out |   32|    bram    |      a_2     |     array    |
|a_2_EN_A    | out |    1|    bram    |      a_2     |     array    |
|a_2_WEN_A   | out |    4|    bram    |      a_2     |     array    |
|a_2_Din_A   | out |   32|    bram    |      a_2     |     array    |
|a_2_Dout_A  |  in |   32|    bram    |      a_2     |     array    |
|a_2_Clk_A   | out |    1|    bram    |      a_2     |     array    |
|a_2_Rst_A   | out |    1|    bram    |      a_2     |     array    |
|a_3_Addr_A  | out |   32|    bram    |      a_3     |     array    |
|a_3_EN_A    | out |    1|    bram    |      a_3     |     array    |
|a_3_WEN_A   | out |    4|    bram    |      a_3     |     array    |
|a_3_Din_A   | out |   32|    bram    |      a_3     |     array    |
|a_3_Dout_A  |  in |   32|    bram    |      a_3     |     array    |
|a_3_Clk_A   | out |    1|    bram    |      a_3     |     array    |
|a_3_Rst_A   | out |    1|    bram    |      a_3     |     array    |
|b_0_Addr_A  | out |   32|    bram    |      b_0     |     array    |
|b_0_EN_A    | out |    1|    bram    |      b_0     |     array    |
|b_0_WEN_A   | out |    4|    bram    |      b_0     |     array    |
|b_0_Din_A   | out |   32|    bram    |      b_0     |     array    |
|b_0_Dout_A  |  in |   32|    bram    |      b_0     |     array    |
|b_0_Clk_A   | out |    1|    bram    |      b_0     |     array    |
|b_0_Rst_A   | out |    1|    bram    |      b_0     |     array    |
|b_1_Addr_A  | out |   32|    bram    |      b_1     |     array    |
|b_1_EN_A    | out |    1|    bram    |      b_1     |     array    |
|b_1_WEN_A   | out |    4|    bram    |      b_1     |     array    |
|b_1_Din_A   | out |   32|    bram    |      b_1     |     array    |
|b_1_Dout_A  |  in |   32|    bram    |      b_1     |     array    |
|b_1_Clk_A   | out |    1|    bram    |      b_1     |     array    |
|b_1_Rst_A   | out |    1|    bram    |      b_1     |     array    |
|b_2_Addr_A  | out |   32|    bram    |      b_2     |     array    |
|b_2_EN_A    | out |    1|    bram    |      b_2     |     array    |
|b_2_WEN_A   | out |    4|    bram    |      b_2     |     array    |
|b_2_Din_A   | out |   32|    bram    |      b_2     |     array    |
|b_2_Dout_A  |  in |   32|    bram    |      b_2     |     array    |
|b_2_Clk_A   | out |    1|    bram    |      b_2     |     array    |
|b_2_Rst_A   | out |    1|    bram    |      b_2     |     array    |
|b_3_Addr_A  | out |   32|    bram    |      b_3     |     array    |
|b_3_EN_A    | out |    1|    bram    |      b_3     |     array    |
|b_3_WEN_A   | out |    4|    bram    |      b_3     |     array    |
|b_3_Din_A   | out |   32|    bram    |      b_3     |     array    |
|b_3_Dout_A  |  in |   32|    bram    |      b_3     |     array    |
|b_3_Clk_A   | out |    1|    bram    |      b_3     |     array    |
|b_3_Rst_A   | out |    1|    bram    |      b_3     |     array    |
|c_Addr_A    | out |   32|    bram    |       c      |     array    |
|c_EN_A      | out |    1|    bram    |       c      |     array    |
|c_WEN_A     | out |    4|    bram    |       c      |     array    |
|c_Din_A     | out |   32|    bram    |       c      |     array    |
|c_Dout_A    |  in |   32|    bram    |       c      |     array    |
|c_Clk_A     | out |    1|    bram    |       c      |     array    |
|c_Rst_A     | out |    1|    bram    |       c      |     array    |
+------------+-----+-----+------------+--------------+--------------+

