{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1513019624377 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1513019624387 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 11 17:13:43 2017 " "Processing started: Mon Dec 11 17:13:43 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1513019624387 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1513019624387 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mips_pipeline -c mips_pipeline " "Command: quartus_map --read_settings_files=on --write_settings_files=off mips_pipeline -c mips_pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1513019624387 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1513019625315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_5-behave " "Found design unit 1: mux_5-behave" {  } { { "mux_5.vhd" "" { Text "C:/Altera_Projects/projeto final/mux_5.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513019627006 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_5 " "Found entity 1: mux_5" {  } { { "mux_5.vhd" "" { Text "C:/Altera_Projects/projeto final/mux_5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513019627006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513019627006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "universal_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file universal_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Universal_adder-behave " "Found design unit 1: Universal_adder-behave" {  } { { "Universal_adder.vhd" "" { Text "C:/Altera_Projects/projeto final/Universal_adder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513019627016 ""} { "Info" "ISGN_ENTITY_NAME" "1 Universal_adder " "Found entity 1: Universal_adder" {  } { { "Universal_adder.vhd" "" { Text "C:/Altera_Projects/projeto final/Universal_adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513019627016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513019627016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_pipeline.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_pipeline.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips_pipeline-Behovioral " "Found design unit 1: mips_pipeline-Behovioral" {  } { { "mips_pipeline.vhd" "" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513019627026 ""} { "Info" "ISGN_ENTITY_NAME" "1 mips_pipeline " "Found entity 1: mips_pipeline" {  } { { "mips_pipeline.vhd" "" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513019627026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513019627026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signed_extent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signed_extent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Signed_extent-behave " "Found design unit 1: Signed_extent-behave" {  } { { "Signed_extent.vhd" "" { Text "C:/Altera_Projects/projeto final/Signed_extent.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513019627036 ""} { "Info" "ISGN_ENTITY_NAME" "1 Signed_extent " "Found entity 1: Signed_extent" {  } { { "Signed_extent.vhd" "" { Text "C:/Altera_Projects/projeto final/Signed_extent.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513019627036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513019627036 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.vhd " "Entity \"mux\" obtained from \"mux.vhd\" instead of from Quartus II megafunction library" {  } { { "mux.vhd" "" { Text "C:/Altera_Projects/projeto final/mux.vhd" 4 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1513019627048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-behave " "Found design unit 1: mux-behave" {  } { { "mux.vhd" "" { Text "C:/Altera_Projects/projeto final/mux.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513019627049 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.vhd" "" { Text "C:/Altera_Projects/projeto final/mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513019627049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513019627049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-Behovioral " "Found design unit 1: ULA-Behovioral" {  } { { "ULA.vhd" "" { Text "C:/Altera_Projects/projeto final/ULA.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513019627060 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "C:/Altera_Projects/projeto final/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513019627060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513019627060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "breg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file breg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BREG-Behovioral " "Found design unit 1: BREG-Behovioral" {  } { { "BREG.vhd" "" { Text "C:/Altera_Projects/projeto final/BREG.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513019627070 ""} { "Info" "ISGN_ENTITY_NAME" "1 BREG " "Found entity 1: BREG" {  } { { "BREG.vhd" "" { Text "C:/Altera_Projects/projeto final/BREG.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513019627070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513019627070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle_ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controle_ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controle_ULA-behovioral " "Found design unit 1: Controle_ULA-behovioral" {  } { { "Controle_ULA.vhd" "" { Text "C:/Altera_Projects/projeto final/Controle_ULA.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513019627075 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controle_ULA " "Found entity 1: Controle_ULA" {  } { { "Controle_ULA.vhd" "" { Text "C:/Altera_Projects/projeto final/Controle_ULA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513019627075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513019627075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidade_de_controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidade_de_controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Unidade_de_Controle-Behovioral " "Found design unit 1: Unidade_de_Controle-Behovioral" {  } { { "Unidade_de_Controle.vhd" "" { Text "C:/Altera_Projects/projeto final/Unidade_de_Controle.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513019627075 ""} { "Info" "ISGN_ENTITY_NAME" "1 Unidade_de_Controle " "Found entity 1: Unidade_de_Controle" {  } { { "Unidade_de_Controle.vhd" "" { Text "C:/Altera_Projects/projeto final/Unidade_de_Controle.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513019627075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513019627075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memmips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memmips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memmips-SYN " "Found design unit 1: memmips-SYN" {  } { { "memMIPS.vhd" "" { Text "C:/Altera_Projects/projeto final/memMIPS.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513019627085 ""} { "Info" "ISGN_ENTITY_NAME" "1 memMIPS " "Found entity 1: memMIPS" {  } { { "memMIPS.vhd" "" { Text "C:/Altera_Projects/projeto final/memMIPS.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513019627085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513019627085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_mem-Behovioral " "Found design unit 1: instruction_mem-Behovioral" {  } { { "instruction_mem.vhd" "" { Text "C:/Altera_Projects/projeto final/instruction_mem.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513019627095 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_mem " "Found entity 1: instruction_mem" {  } { { "instruction_mem.vhd" "" { Text "C:/Altera_Projects/projeto final/instruction_mem.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513019627095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513019627095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_de_programa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_de_programa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Contador_de_programa-Behovioral " "Found design unit 1: Contador_de_programa-Behovioral" {  } { { "Contador_de_programa.vhd" "" { Text "C:/Altera_Projects/projeto final/Contador_de_programa.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513019627105 ""} { "Info" "ISGN_ENTITY_NAME" "1 Contador_de_programa " "Found entity 1: Contador_de_programa" {  } { { "Contador_de_programa.vhd" "" { Text "C:/Altera_Projects/projeto final/Contador_de_programa.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513019627105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513019627105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fetch_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fetch_reg-Behovioral " "Found design unit 1: fetch_reg-Behovioral" {  } { { "fetch_reg.vhd" "" { Text "C:/Altera_Projects/projeto final/fetch_reg.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513019627115 ""} { "Info" "ISGN_ENTITY_NAME" "1 fetch_reg " "Found entity 1: fetch_reg" {  } { { "fetch_reg.vhd" "" { Text "C:/Altera_Projects/projeto final/fetch_reg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513019627115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513019627115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode_exec_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decode_exec_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode_exec_reg-Behovioral " "Found design unit 1: decode_exec_reg-Behovioral" {  } { { "decode_exec_reg.vhd" "" { Text "C:/Altera_Projects/projeto final/decode_exec_reg.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513019627125 ""} { "Info" "ISGN_ENTITY_NAME" "1 decode_exec_reg " "Found entity 1: decode_exec_reg" {  } { { "decode_exec_reg.vhd" "" { Text "C:/Altera_Projects/projeto final/decode_exec_reg.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513019627125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513019627125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exec_mem_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file exec_mem_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exec_mem_reg-Behovioral " "Found design unit 1: exec_mem_reg-Behovioral" {  } { { "exec_mem_reg.vhd" "" { Text "C:/Altera_Projects/projeto final/exec_mem_reg.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513019627135 ""} { "Info" "ISGN_ENTITY_NAME" "1 exec_mem_reg " "Found entity 1: exec_mem_reg" {  } { { "exec_mem_reg.vhd" "" { Text "C:/Altera_Projects/projeto final/exec_mem_reg.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513019627135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513019627135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4-behovioral " "Found design unit 1: mux4-behovioral" {  } { { "mux_4.vhd" "" { Text "C:/Altera_Projects/projeto final/mux_4.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513019627135 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux_4.vhd" "" { Text "C:/Altera_Projects/projeto final/mux_4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513019627135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513019627135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_wb_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_wb_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_wb_reg-Behovioral " "Found design unit 1: mem_wb_reg-Behovioral" {  } { { "mem_wb_reg.vhd" "" { Text "C:/Altera_Projects/projeto final/mem_wb_reg.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513019627145 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_wb_reg " "Found entity 1: mem_wb_reg" {  } { { "mem_wb_reg.vhd" "" { Text "C:/Altera_Projects/projeto final/mem_wb_reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513019627145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513019627145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_left_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_left_2-Behovioral " "Found design unit 1: shift_left_2-Behovioral" {  } { { "shift_left_2.vhd" "" { Text "C:/Altera_Projects/projeto final/shift_left_2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513019627155 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_left_2 " "Found entity 1: shift_left_2" {  } { { "shift_left_2.vhd" "" { Text "C:/Altera_Projects/projeto final/shift_left_2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513019627155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513019627155 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mips_pipeline " "Elaborating entity \"mips_pipeline\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1513019627375 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EX_Inst_25_21 mips_pipeline.vhd(192) " "Verilog HDL or VHDL warning at mips_pipeline.vhd(192): object \"EX_Inst_25_21\" assigned a value but never read" {  } { { "mips_pipeline.vhd" "" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 192 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1513019627385 "|mips_pipeline"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EX_OVFL mips_pipeline.vhd(196) " "Verilog HDL or VHDL warning at mips_pipeline.vhd(196): object \"EX_OVFL\" assigned a value but never read" {  } { { "mips_pipeline.vhd" "" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 196 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1513019627395 "|mips_pipeline"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WB_WD1 mips_pipeline.vhd(202) " "Verilog HDL or VHDL warning at mips_pipeline.vhd(202): object \"WB_WD1\" assigned a value but never read" {  } { { "mips_pipeline.vhd" "" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 202 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1513019627395 "|mips_pipeline"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "WB_DR mips_pipeline.vhd(202) " "VHDL Signal Declaration warning at mips_pipeline.vhd(202): used implicit default value for signal \"WB_DR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mips_pipeline.vhd" "" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 202 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1513019627395 "|mips_pipeline"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CTL3_MemRead mips_pipeline.vhd(209) " "Verilog HDL or VHDL warning at mips_pipeline.vhd(209): object \"CTL3_MemRead\" assigned a value but never read" {  } { { "mips_pipeline.vhd" "" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 209 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1513019627395 "|mips_pipeline"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:PCSel " "Elaborating entity \"mux\" for hierarchy \"mux:PCSel\"" {  } { { "mips_pipeline.vhd" "PCSel" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513019627395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contador_de_programa Contador_de_programa:PCSet " "Elaborating entity \"Contador_de_programa\" for hierarchy \"Contador_de_programa:PCSet\"" {  } { { "mips_pipeline.vhd" "PCSet" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513019627405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Universal_adder Universal_adder:PCNext " "Elaborating entity \"Universal_adder\" for hierarchy \"Universal_adder:PCNext\"" {  } { { "mips_pipeline.vhd" "PCNext" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513019627415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_mem instruction_mem:Fetch " "Elaborating entity \"instruction_mem\" for hierarchy \"instruction_mem:Fetch\"" {  } { { "mips_pipeline.vhd" "Fetch" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513019627425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch_reg fetch_reg:IF2ID " "Elaborating entity \"fetch_reg\" for hierarchy \"fetch_reg:IF2ID\"" {  } { { "mips_pipeline.vhd" "IF2ID" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513019627435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Unidade_de_Controle Unidade_de_Controle:CTL " "Elaborating entity \"Unidade_de_Controle\" for hierarchy \"Unidade_de_Controle:CTL\"" {  } { { "mips_pipeline.vhd" "CTL" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513019627445 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RegDst Unidade_de_Controle.vhd(20) " "VHDL Process Statement warning at Unidade_de_Controle.vhd(20): inferring latch(es) for signal or variable \"RegDst\", which holds its previous value in one or more paths through the process" {  } { { "Unidade_de_Controle.vhd" "" { Text "C:/Altera_Projects/projeto final/Unidade_de_Controle.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1513019627445 "|mips_pipeline|Unidade_de_Controle:CTL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALUSrc Unidade_de_Controle.vhd(20) " "VHDL Process Statement warning at Unidade_de_Controle.vhd(20): inferring latch(es) for signal or variable \"ALUSrc\", which holds its previous value in one or more paths through the process" {  } { { "Unidade_de_Controle.vhd" "" { Text "C:/Altera_Projects/projeto final/Unidade_de_Controle.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1513019627445 "|mips_pipeline|Unidade_de_Controle:CTL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MemtoReg Unidade_de_Controle.vhd(20) " "VHDL Process Statement warning at Unidade_de_Controle.vhd(20): inferring latch(es) for signal or variable \"MemtoReg\", which holds its previous value in one or more paths through the process" {  } { { "Unidade_de_Controle.vhd" "" { Text "C:/Altera_Projects/projeto final/Unidade_de_Controle.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1513019627445 "|mips_pipeline|Unidade_de_Controle:CTL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RegWrite Unidade_de_Controle.vhd(20) " "VHDL Process Statement warning at Unidade_de_Controle.vhd(20): inferring latch(es) for signal or variable \"RegWrite\", which holds its previous value in one or more paths through the process" {  } { { "Unidade_de_Controle.vhd" "" { Text "C:/Altera_Projects/projeto final/Unidade_de_Controle.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1513019627445 "|mips_pipeline|Unidade_de_Controle:CTL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MemRead Unidade_de_Controle.vhd(20) " "VHDL Process Statement warning at Unidade_de_Controle.vhd(20): inferring latch(es) for signal or variable \"MemRead\", which holds its previous value in one or more paths through the process" {  } { { "Unidade_de_Controle.vhd" "" { Text "C:/Altera_Projects/projeto final/Unidade_de_Controle.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1513019627445 "|mips_pipeline|Unidade_de_Controle:CTL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MemWrite Unidade_de_Controle.vhd(20) " "VHDL Process Statement warning at Unidade_de_Controle.vhd(20): inferring latch(es) for signal or variable \"MemWrite\", which holds its previous value in one or more paths through the process" {  } { { "Unidade_de_Controle.vhd" "" { Text "C:/Altera_Projects/projeto final/Unidade_de_Controle.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1513019627445 "|mips_pipeline|Unidade_de_Controle:CTL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Branch Unidade_de_Controle.vhd(20) " "VHDL Process Statement warning at Unidade_de_Controle.vhd(20): inferring latch(es) for signal or variable \"Branch\", which holds its previous value in one or more paths through the process" {  } { { "Unidade_de_Controle.vhd" "" { Text "C:/Altera_Projects/projeto final/Unidade_de_Controle.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1513019627445 "|mips_pipeline|Unidade_de_Controle:CTL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALUop Unidade_de_Controle.vhd(20) " "VHDL Process Statement warning at Unidade_de_Controle.vhd(20): inferring latch(es) for signal or variable \"ALUop\", which holds its previous value in one or more paths through the process" {  } { { "Unidade_de_Controle.vhd" "" { Text "C:/Altera_Projects/projeto final/Unidade_de_Controle.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1513019627445 "|mips_pipeline|Unidade_de_Controle:CTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUop\[0\] Unidade_de_Controle.vhd(20) " "Inferred latch for \"ALUop\[0\]\" at Unidade_de_Controle.vhd(20)" {  } { { "Unidade_de_Controle.vhd" "" { Text "C:/Altera_Projects/projeto final/Unidade_de_Controle.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1513019627445 "|mips_pipeline|Unidade_de_Controle:CTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUop\[1\] Unidade_de_Controle.vhd(20) " "Inferred latch for \"ALUop\[1\]\" at Unidade_de_Controle.vhd(20)" {  } { { "Unidade_de_Controle.vhd" "" { Text "C:/Altera_Projects/projeto final/Unidade_de_Controle.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1513019627455 "|mips_pipeline|Unidade_de_Controle:CTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Branch Unidade_de_Controle.vhd(20) " "Inferred latch for \"Branch\" at Unidade_de_Controle.vhd(20)" {  } { { "Unidade_de_Controle.vhd" "" { Text "C:/Altera_Projects/projeto final/Unidade_de_Controle.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1513019627455 "|mips_pipeline|Unidade_de_Controle:CTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemWrite Unidade_de_Controle.vhd(20) " "Inferred latch for \"MemWrite\" at Unidade_de_Controle.vhd(20)" {  } { { "Unidade_de_Controle.vhd" "" { Text "C:/Altera_Projects/projeto final/Unidade_de_Controle.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1513019627455 "|mips_pipeline|Unidade_de_Controle:CTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemRead Unidade_de_Controle.vhd(20) " "Inferred latch for \"MemRead\" at Unidade_de_Controle.vhd(20)" {  } { { "Unidade_de_Controle.vhd" "" { Text "C:/Altera_Projects/projeto final/Unidade_de_Controle.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1513019627455 "|mips_pipeline|Unidade_de_Controle:CTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegWrite Unidade_de_Controle.vhd(20) " "Inferred latch for \"RegWrite\" at Unidade_de_Controle.vhd(20)" {  } { { "Unidade_de_Controle.vhd" "" { Text "C:/Altera_Projects/projeto final/Unidade_de_Controle.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1513019627455 "|mips_pipeline|Unidade_de_Controle:CTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemtoReg Unidade_de_Controle.vhd(20) " "Inferred latch for \"MemtoReg\" at Unidade_de_Controle.vhd(20)" {  } { { "Unidade_de_Controle.vhd" "" { Text "C:/Altera_Projects/projeto final/Unidade_de_Controle.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1513019627455 "|mips_pipeline|Unidade_de_Controle:CTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSrc Unidade_de_Controle.vhd(20) " "Inferred latch for \"ALUSrc\" at Unidade_de_Controle.vhd(20)" {  } { { "Unidade_de_Controle.vhd" "" { Text "C:/Altera_Projects/projeto final/Unidade_de_Controle.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1513019627455 "|mips_pipeline|Unidade_de_Controle:CTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegDst Unidade_de_Controle.vhd(20) " "Inferred latch for \"RegDst\" at Unidade_de_Controle.vhd(20)" {  } { { "Unidade_de_Controle.vhd" "" { Text "C:/Altera_Projects/projeto final/Unidade_de_Controle.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1513019627455 "|mips_pipeline|Unidade_de_Controle:CTL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BREG BREG:ToBREG " "Elaborating entity \"BREG\" for hierarchy \"BREG:ToBREG\"" {  } { { "mips_pipeline.vhd" "ToBREG" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513019627455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Signed_extent Signed_extent:SgnExt " "Elaborating entity \"Signed_extent\" for hierarchy \"Signed_extent:SgnExt\"" {  } { { "mips_pipeline.vhd" "SgnExt" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513019627625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_exec_reg decode_exec_reg:ID2EX " "Elaborating entity \"decode_exec_reg\" for hierarchy \"decode_exec_reg:ID2EX\"" {  } { { "mips_pipeline.vhd" "ID2EX" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513019627639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_left_2 shift_left_2:SL2 " "Elaborating entity \"shift_left_2\" for hierarchy \"shift_left_2:SL2\"" {  } { { "mips_pipeline.vhd" "SL2" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513019627659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controle_ULA Controle_ULA:ALUCTL " "Elaborating entity \"Controle_ULA\" for hierarchy \"Controle_ULA:ALUCTL\"" {  } { { "mips_pipeline.vhd" "ALUCTL" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513019627685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5 mux_5:WrReg " "Elaborating entity \"mux_5\" for hierarchy \"mux_5:WrReg\"" {  } { { "mips_pipeline.vhd" "WrReg" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513019627692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:ALU " "Elaborating entity \"ULA\" for hierarchy \"ULA:ALU\"" {  } { { "mips_pipeline.vhd" "ALU" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513019627702 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode ULA.vhd(70) " "VHDL Process Statement warning at ULA.vhd(70): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ULA.vhd" "" { Text "C:/Altera_Projects/projeto final/ULA.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1513019627702 "|mips_pipeline|ULA:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ULA.vhd(71) " "VHDL Process Statement warning at ULA.vhd(71): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ULA.vhd" "" { Text "C:/Altera_Projects/projeto final/ULA.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1513019627702 "|mips_pipeline|ULA:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ULA.vhd(71) " "VHDL Process Statement warning at ULA.vhd(71): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ULA.vhd" "" { Text "C:/Altera_Projects/projeto final/ULA.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1513019627702 "|mips_pipeline|ULA:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ULA.vhd(72) " "VHDL Process Statement warning at ULA.vhd(72): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ULA.vhd" "" { Text "C:/Altera_Projects/projeto final/ULA.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1513019627712 "|mips_pipeline|ULA:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ULA.vhd(72) " "VHDL Process Statement warning at ULA.vhd(72): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ULA.vhd" "" { Text "C:/Altera_Projects/projeto final/ULA.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1513019627712 "|mips_pipeline|ULA:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exec_mem_reg exec_mem_reg:EX2MEM " "Elaborating entity \"exec_mem_reg\" for hierarchy \"exec_mem_reg:EX2MEM\"" {  } { { "mips_pipeline.vhd" "EX2MEM" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513019627712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memMIPS memMIPS:DTMEM " "Elaborating entity \"memMIPS\" for hierarchy \"memMIPS:DTMEM\"" {  } { { "mips_pipeline.vhd" "DTMEM" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513019627732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memMIPS:DTMEM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"memMIPS:DTMEM\|altsyncram:altsyncram_component\"" {  } { { "memMIPS.vhd" "altsyncram_component" { Text "C:/Altera_Projects/projeto final/memMIPS.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513019627842 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memMIPS:DTMEM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"memMIPS:DTMEM\|altsyncram:altsyncram_component\"" {  } { { "memMIPS.vhd" "" { Text "C:/Altera_Projects/projeto final/memMIPS.vhd" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513019627842 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memMIPS:DTMEM\|altsyncram:altsyncram_component " "Instantiated megafunction \"memMIPS:DTMEM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513019627852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513019627852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../Mif1.mif " "Parameter \"init_file\" = \"../Mif1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513019627852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513019627852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513019627852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513019627852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513019627852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513019627852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513019627852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513019627852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513019627852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513019627852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513019627852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513019627852 ""}  } { { "memMIPS.vhd" "" { Text "C:/Altera_Projects/projeto final/memMIPS.vhd" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1513019627852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u3c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u3c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u3c1 " "Found entity 1: altsyncram_u3c1" {  } { { "db/altsyncram_u3c1.tdf" "" { Text "C:/Altera_Projects/projeto final/db/altsyncram_u3c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513019628108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513019628108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_u3c1 memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated " "Elaborating entity \"altsyncram_u3c1\" for hierarchy \"memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513019628111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_wb_reg mem_wb_reg:MEM2WB " "Elaborating entity \"mem_wb_reg\" for hierarchy \"mem_wb_reg:MEM2WB\"" {  } { { "mips_pipeline.vhd" "MEM2WB" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513019628123 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Unidade_de_Controle:CTL\|RegDst " "LATCH primitive \"Unidade_de_Controle:CTL\|RegDst\" is permanently disabled" {  } { { "Unidade_de_Controle.vhd" "" { Text "C:/Altera_Projects/projeto final/Unidade_de_Controle.vhd" 7 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1513019629111 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Unidade_de_Controle:CTL\|ALUop\[1\] " "LATCH primitive \"Unidade_de_Controle:CTL\|ALUop\[1\]\" is permanently disabled" {  } { { "Unidade_de_Controle.vhd" "" { Text "C:/Altera_Projects/projeto final/Unidade_de_Controle.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1513019629111 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Unidade_de_Controle:CTL\|RegWrite " "LATCH primitive \"Unidade_de_Controle:CTL\|RegWrite\" is permanently disabled" {  } { { "Unidade_de_Controle.vhd" "" { Text "C:/Altera_Projects/projeto final/Unidade_de_Controle.vhd" 14 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1513019629111 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[0\] " "Synthesized away node \"memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_u3c1.tdf" "" { Text "C:/Altera_Projects/projeto final/db/altsyncram_u3c1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memMIPS.vhd" "" { Text "C:/Altera_Projects/projeto final/memMIPS.vhd" 89 0 0 } } { "mips_pipeline.vhd" "" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 252 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513019629331 "|mips_pipeline|memMIPS:DTMEM|altsyncram:altsyncram_component|altsyncram_u3c1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[1\] " "Synthesized away node \"memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_u3c1.tdf" "" { Text "C:/Altera_Projects/projeto final/db/altsyncram_u3c1.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memMIPS.vhd" "" { Text "C:/Altera_Projects/projeto final/memMIPS.vhd" 89 0 0 } } { "mips_pipeline.vhd" "" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 252 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513019629331 "|mips_pipeline|memMIPS:DTMEM|altsyncram:altsyncram_component|altsyncram_u3c1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[2\] " "Synthesized away node \"memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_u3c1.tdf" "" { Text "C:/Altera_Projects/projeto final/db/altsyncram_u3c1.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memMIPS.vhd" "" { Text "C:/Altera_Projects/projeto final/memMIPS.vhd" 89 0 0 } } { "mips_pipeline.vhd" "" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 252 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513019629331 "|mips_pipeline|memMIPS:DTMEM|altsyncram:altsyncram_component|altsyncram_u3c1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[3\] " "Synthesized away node \"memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_u3c1.tdf" "" { Text "C:/Altera_Projects/projeto final/db/altsyncram_u3c1.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memMIPS.vhd" "" { Text "C:/Altera_Projects/projeto final/memMIPS.vhd" 89 0 0 } } { "mips_pipeline.vhd" "" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 252 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513019629331 "|mips_pipeline|memMIPS:DTMEM|altsyncram:altsyncram_component|altsyncram_u3c1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[4\] " "Synthesized away node \"memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_u3c1.tdf" "" { Text "C:/Altera_Projects/projeto final/db/altsyncram_u3c1.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memMIPS.vhd" "" { Text "C:/Altera_Projects/projeto final/memMIPS.vhd" 89 0 0 } } { "mips_pipeline.vhd" "" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 252 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513019629331 "|mips_pipeline|memMIPS:DTMEM|altsyncram:altsyncram_component|altsyncram_u3c1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[5\] " "Synthesized away node \"memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_u3c1.tdf" "" { Text "C:/Altera_Projects/projeto final/db/altsyncram_u3c1.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memMIPS.vhd" "" { Text "C:/Altera_Projects/projeto final/memMIPS.vhd" 89 0 0 } } { "mips_pipeline.vhd" "" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 252 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513019629331 "|mips_pipeline|memMIPS:DTMEM|altsyncram:altsyncram_component|altsyncram_u3c1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[6\] " "Synthesized away node \"memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_u3c1.tdf" "" { Text "C:/Altera_Projects/projeto final/db/altsyncram_u3c1.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memMIPS.vhd" "" { Text "C:/Altera_Projects/projeto final/memMIPS.vhd" 89 0 0 } } { "mips_pipeline.vhd" "" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 252 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513019629331 "|mips_pipeline|memMIPS:DTMEM|altsyncram:altsyncram_component|altsyncram_u3c1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[7\] " "Synthesized away node \"memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_u3c1.tdf" "" { Text "C:/Altera_Projects/projeto final/db/altsyncram_u3c1.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memMIPS.vhd" "" { Text "C:/Altera_Projects/projeto final/memMIPS.vhd" 89 0 0 } } { "mips_pipeline.vhd" "" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 252 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513019629331 "|mips_pipeline|memMIPS:DTMEM|altsyncram:altsyncram_component|altsyncram_u3c1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[8\] " "Synthesized away node \"memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_u3c1.tdf" "" { Text "C:/Altera_Projects/projeto final/db/altsyncram_u3c1.tdf" 204 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memMIPS.vhd" "" { Text "C:/Altera_Projects/projeto final/memMIPS.vhd" 89 0 0 } } { "mips_pipeline.vhd" "" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 252 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513019629331 "|mips_pipeline|memMIPS:DTMEM|altsyncram:altsyncram_component|altsyncram_u3c1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[9\] " "Synthesized away node \"memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_u3c1.tdf" "" { Text "C:/Altera_Projects/projeto final/db/altsyncram_u3c1.tdf" 225 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memMIPS.vhd" "" { Text "C:/Altera_Projects/projeto final/memMIPS.vhd" 89 0 0 } } { "mips_pipeline.vhd" "" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 252 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513019629331 "|mips_pipeline|memMIPS:DTMEM|altsyncram:altsyncram_component|altsyncram_u3c1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[10\] " "Synthesized away node \"memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_u3c1.tdf" "" { Text "C:/Altera_Projects/projeto final/db/altsyncram_u3c1.tdf" 246 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memMIPS.vhd" "" { Text "C:/Altera_Projects/projeto final/memMIPS.vhd" 89 0 0 } } { "mips_pipeline.vhd" "" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 252 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513019629331 "|mips_pipeline|memMIPS:DTMEM|altsyncram:altsyncram_component|altsyncram_u3c1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[11\] " "Synthesized away node \"memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_u3c1.tdf" "" { Text "C:/Altera_Projects/projeto final/db/altsyncram_u3c1.tdf" 267 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memMIPS.vhd" "" { Text "C:/Altera_Projects/projeto final/memMIPS.vhd" 89 0 0 } } { "mips_pipeline.vhd" "" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 252 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513019629331 "|mips_pipeline|memMIPS:DTMEM|altsyncram:altsyncram_component|altsyncram_u3c1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[12\] " "Synthesized away node \"memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_u3c1.tdf" "" { Text "C:/Altera_Projects/projeto final/db/altsyncram_u3c1.tdf" 288 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memMIPS.vhd" "" { Text "C:/Altera_Projects/projeto final/memMIPS.vhd" 89 0 0 } } { "mips_pipeline.vhd" "" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 252 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513019629331 "|mips_pipeline|memMIPS:DTMEM|altsyncram:altsyncram_component|altsyncram_u3c1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[13\] " "Synthesized away node \"memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_u3c1.tdf" "" { Text "C:/Altera_Projects/projeto final/db/altsyncram_u3c1.tdf" 309 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memMIPS.vhd" "" { Text "C:/Altera_Projects/projeto final/memMIPS.vhd" 89 0 0 } } { "mips_pipeline.vhd" "" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 252 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513019629331 "|mips_pipeline|memMIPS:DTMEM|altsyncram:altsyncram_component|altsyncram_u3c1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[14\] " "Synthesized away node \"memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_u3c1.tdf" "" { Text "C:/Altera_Projects/projeto final/db/altsyncram_u3c1.tdf" 330 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memMIPS.vhd" "" { Text "C:/Altera_Projects/projeto final/memMIPS.vhd" 89 0 0 } } { "mips_pipeline.vhd" "" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 252 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513019629331 "|mips_pipeline|memMIPS:DTMEM|altsyncram:altsyncram_component|altsyncram_u3c1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[15\] " "Synthesized away node \"memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_u3c1.tdf" "" { Text "C:/Altera_Projects/projeto final/db/altsyncram_u3c1.tdf" 351 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memMIPS.vhd" "" { Text "C:/Altera_Projects/projeto final/memMIPS.vhd" 89 0 0 } } { "mips_pipeline.vhd" "" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 252 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513019629331 "|mips_pipeline|memMIPS:DTMEM|altsyncram:altsyncram_component|altsyncram_u3c1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[16\] " "Synthesized away node \"memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_u3c1.tdf" "" { Text "C:/Altera_Projects/projeto final/db/altsyncram_u3c1.tdf" 372 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memMIPS.vhd" "" { Text "C:/Altera_Projects/projeto final/memMIPS.vhd" 89 0 0 } } { "mips_pipeline.vhd" "" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 252 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513019629331 "|mips_pipeline|memMIPS:DTMEM|altsyncram:altsyncram_component|altsyncram_u3c1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[17\] " "Synthesized away node \"memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_u3c1.tdf" "" { Text "C:/Altera_Projects/projeto final/db/altsyncram_u3c1.tdf" 393 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memMIPS.vhd" "" { Text "C:/Altera_Projects/projeto final/memMIPS.vhd" 89 0 0 } } { "mips_pipeline.vhd" "" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 252 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513019629331 "|mips_pipeline|memMIPS:DTMEM|altsyncram:altsyncram_component|altsyncram_u3c1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[18\] " "Synthesized away node \"memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_u3c1.tdf" "" { Text "C:/Altera_Projects/projeto final/db/altsyncram_u3c1.tdf" 414 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memMIPS.vhd" "" { Text "C:/Altera_Projects/projeto final/memMIPS.vhd" 89 0 0 } } { "mips_pipeline.vhd" "" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 252 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513019629331 "|mips_pipeline|memMIPS:DTMEM|altsyncram:altsyncram_component|altsyncram_u3c1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[19\] " "Synthesized away node \"memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_u3c1.tdf" "" { Text "C:/Altera_Projects/projeto final/db/altsyncram_u3c1.tdf" 435 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memMIPS.vhd" "" { Text "C:/Altera_Projects/projeto final/memMIPS.vhd" 89 0 0 } } { "mips_pipeline.vhd" "" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 252 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513019629331 "|mips_pipeline|memMIPS:DTMEM|altsyncram:altsyncram_component|altsyncram_u3c1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[20\] " "Synthesized away node \"memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_u3c1.tdf" "" { Text "C:/Altera_Projects/projeto final/db/altsyncram_u3c1.tdf" 456 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memMIPS.vhd" "" { Text "C:/Altera_Projects/projeto final/memMIPS.vhd" 89 0 0 } } { "mips_pipeline.vhd" "" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 252 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513019629331 "|mips_pipeline|memMIPS:DTMEM|altsyncram:altsyncram_component|altsyncram_u3c1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[21\] " "Synthesized away node \"memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_u3c1.tdf" "" { Text "C:/Altera_Projects/projeto final/db/altsyncram_u3c1.tdf" 477 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memMIPS.vhd" "" { Text "C:/Altera_Projects/projeto final/memMIPS.vhd" 89 0 0 } } { "mips_pipeline.vhd" "" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 252 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513019629331 "|mips_pipeline|memMIPS:DTMEM|altsyncram:altsyncram_component|altsyncram_u3c1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[22\] " "Synthesized away node \"memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_u3c1.tdf" "" { Text "C:/Altera_Projects/projeto final/db/altsyncram_u3c1.tdf" 498 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memMIPS.vhd" "" { Text "C:/Altera_Projects/projeto final/memMIPS.vhd" 89 0 0 } } { "mips_pipeline.vhd" "" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 252 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513019629331 "|mips_pipeline|memMIPS:DTMEM|altsyncram:altsyncram_component|altsyncram_u3c1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[23\] " "Synthesized away node \"memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_u3c1.tdf" "" { Text "C:/Altera_Projects/projeto final/db/altsyncram_u3c1.tdf" 519 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memMIPS.vhd" "" { Text "C:/Altera_Projects/projeto final/memMIPS.vhd" 89 0 0 } } { "mips_pipeline.vhd" "" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 252 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513019629331 "|mips_pipeline|memMIPS:DTMEM|altsyncram:altsyncram_component|altsyncram_u3c1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[24\] " "Synthesized away node \"memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_u3c1.tdf" "" { Text "C:/Altera_Projects/projeto final/db/altsyncram_u3c1.tdf" 540 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memMIPS.vhd" "" { Text "C:/Altera_Projects/projeto final/memMIPS.vhd" 89 0 0 } } { "mips_pipeline.vhd" "" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 252 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513019629331 "|mips_pipeline|memMIPS:DTMEM|altsyncram:altsyncram_component|altsyncram_u3c1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[25\] " "Synthesized away node \"memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_u3c1.tdf" "" { Text "C:/Altera_Projects/projeto final/db/altsyncram_u3c1.tdf" 561 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memMIPS.vhd" "" { Text "C:/Altera_Projects/projeto final/memMIPS.vhd" 89 0 0 } } { "mips_pipeline.vhd" "" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 252 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513019629331 "|mips_pipeline|memMIPS:DTMEM|altsyncram:altsyncram_component|altsyncram_u3c1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[26\] " "Synthesized away node \"memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_u3c1.tdf" "" { Text "C:/Altera_Projects/projeto final/db/altsyncram_u3c1.tdf" 582 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memMIPS.vhd" "" { Text "C:/Altera_Projects/projeto final/memMIPS.vhd" 89 0 0 } } { "mips_pipeline.vhd" "" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 252 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513019629331 "|mips_pipeline|memMIPS:DTMEM|altsyncram:altsyncram_component|altsyncram_u3c1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[27\] " "Synthesized away node \"memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_u3c1.tdf" "" { Text "C:/Altera_Projects/projeto final/db/altsyncram_u3c1.tdf" 603 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memMIPS.vhd" "" { Text "C:/Altera_Projects/projeto final/memMIPS.vhd" 89 0 0 } } { "mips_pipeline.vhd" "" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 252 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513019629331 "|mips_pipeline|memMIPS:DTMEM|altsyncram:altsyncram_component|altsyncram_u3c1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[28\] " "Synthesized away node \"memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_u3c1.tdf" "" { Text "C:/Altera_Projects/projeto final/db/altsyncram_u3c1.tdf" 624 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memMIPS.vhd" "" { Text "C:/Altera_Projects/projeto final/memMIPS.vhd" 89 0 0 } } { "mips_pipeline.vhd" "" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 252 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513019629331 "|mips_pipeline|memMIPS:DTMEM|altsyncram:altsyncram_component|altsyncram_u3c1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[29\] " "Synthesized away node \"memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_u3c1.tdf" "" { Text "C:/Altera_Projects/projeto final/db/altsyncram_u3c1.tdf" 645 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memMIPS.vhd" "" { Text "C:/Altera_Projects/projeto final/memMIPS.vhd" 89 0 0 } } { "mips_pipeline.vhd" "" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 252 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513019629331 "|mips_pipeline|memMIPS:DTMEM|altsyncram:altsyncram_component|altsyncram_u3c1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[30\] " "Synthesized away node \"memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_u3c1.tdf" "" { Text "C:/Altera_Projects/projeto final/db/altsyncram_u3c1.tdf" 666 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memMIPS.vhd" "" { Text "C:/Altera_Projects/projeto final/memMIPS.vhd" 89 0 0 } } { "mips_pipeline.vhd" "" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 252 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513019629331 "|mips_pipeline|memMIPS:DTMEM|altsyncram:altsyncram_component|altsyncram_u3c1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[31\] " "Synthesized away node \"memMIPS:DTMEM\|altsyncram:altsyncram_component\|altsyncram_u3c1:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_u3c1.tdf" "" { Text "C:/Altera_Projects/projeto final/db/altsyncram_u3c1.tdf" 687 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memMIPS.vhd" "" { Text "C:/Altera_Projects/projeto final/memMIPS.vhd" 89 0 0 } } { "mips_pipeline.vhd" "" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 252 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513019629331 "|mips_pipeline|memMIPS:DTMEM|altsyncram:altsyncram_component|altsyncram_u3c1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1513019629331 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1513019629331 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1219 " "1219 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1513019630068 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1513019630516 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513019630516 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "mips_pipeline.vhd" "" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513019630676 "|mips_pipeline|clock"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1513019630676 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1 " "Implemented 1 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1513019630676 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1513019630676 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1513019630676 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 59 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 59 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "515 " "Peak virtual memory: 515 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1513019630746 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 11 17:13:50 2017 " "Processing ended: Mon Dec 11 17:13:50 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1513019630746 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1513019630746 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1513019630746 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1513019630746 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1513019632776 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1513019632776 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 11 17:13:51 2017 " "Processing started: Mon Dec 11 17:13:51 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1513019632776 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1513019632776 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off mips_pipeline -c mips_pipeline " "Command: quartus_fit --read_settings_files=off --write_settings_files=off mips_pipeline -c mips_pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1513019632776 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1513019632992 ""}
{ "Info" "0" "" "Project  = mips_pipeline" {  } {  } 0 0 "Project  = mips_pipeline" 0 0 "Fitter" 0 0 1513019632992 ""}
{ "Info" "0" "" "Revision = mips_pipeline" {  } {  } 0 0 "Revision = mips_pipeline" 0 0 "Fitter" 0 0 1513019632992 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1513019633182 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "mips_pipeline EP2C5T144C6 " "Automatically selected device EP2C5T144C6 for design mips_pipeline" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1513019633412 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1513019633642 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1513019633682 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C6 " "Device EP2C8T144C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1513019634296 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1513019634296 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Altera_Projects/projeto final/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1513019634306 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Altera_Projects/projeto final/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1513019634306 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Altera_Projects/projeto final/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1513019634306 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1513019634306 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 1 " "No exact pin location assignment(s) for 1 pins of 1 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Pin clock not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clock } } } { "mips_pipeline.vhd" "" { Text "C:/Altera_Projects/projeto final/mips_pipeline.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Altera_Projects/projeto final/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1513019634386 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1513019634386 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "mips_pipeline.sdc " "Synopsys Design Constraints File file not found: 'mips_pipeline.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1513019634736 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1513019634736 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1513019634736 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1513019634736 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1513019634736 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1513019634736 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1513019634736 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1513019634736 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1513019634746 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1513019634746 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1513019634746 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1513019634746 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1513019634746 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1513019634746 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1513019634746 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1513019634746 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 3.3V 1 0 0 " "Number of I/O pins in group: 1 (unused VREF, 3.3V VCCIO, 1 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1513019634746 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1513019634746 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1513019634746 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 17 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1513019634746 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 23 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1513019634746 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 22 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1513019634746 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 24 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1513019634746 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1513019634746 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1513019634746 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513019634756 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1513019635985 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513019636085 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1513019636108 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1513019636398 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513019636398 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1513019636558 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X14_Y0 X28_Y14 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } { { "loc" "" { Generic "C:/Altera_Projects/projeto final/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} 14 0 15 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1513019637177 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1513019637177 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513019637267 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1513019637267 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1513019637267 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1513019637267 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.08 " "Total time spent on timing analysis during the Fitter is 0.08 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1513019637277 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1513019637277 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1513019637367 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1513019637387 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1513019637482 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513019637882 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1513019637962 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Altera_Projects/projeto final/output_files/mips_pipeline.fit.smsg " "Generated suppressed messages file C:/Altera_Projects/projeto final/output_files/mips_pipeline.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1513019638112 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "581 " "Peak virtual memory: 581 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1513019638322 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 11 17:13:58 2017 " "Processing ended: Mon Dec 11 17:13:58 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1513019638322 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1513019638322 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1513019638322 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1513019638322 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1513019639868 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1513019639868 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 11 17:13:59 2017 " "Processing started: Mon Dec 11 17:13:59 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1513019639868 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1513019639868 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off mips_pipeline -c mips_pipeline " "Command: quartus_asm --read_settings_files=off --write_settings_files=off mips_pipeline -c mips_pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1513019639868 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1513019641175 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1513019641205 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "419 " "Peak virtual memory: 419 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1513019641979 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 11 17:14:01 2017 " "Processing ended: Mon Dec 11 17:14:01 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1513019641979 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1513019641979 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1513019641979 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1513019641979 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1513019642676 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1513019644000 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1513019644000 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 11 17:14:03 2017 " "Processing started: Mon Dec 11 17:14:03 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1513019644000 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1513019644000 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta mips_pipeline -c mips_pipeline " "Command: quartus_sta mips_pipeline -c mips_pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1513019644000 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1513019644230 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1513019644610 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "mips_pipeline.sdc " "Synopsys Design Constraints File file not found: 'mips_pipeline.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1513019644890 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1513019644900 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1513019644900 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1513019644900 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1513019644900 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1513019644910 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1513019644920 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1513019644920 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1513019644930 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1513019644930 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1513019644930 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1513019644940 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1513019644940 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1513019644950 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1513019644960 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1513019644970 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1513019644970 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1513019644980 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1513019644980 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1513019644980 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1513019644990 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1513019644990 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1513019644990 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1513019645000 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1513019645030 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1513019645030 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "390 " "Peak virtual memory: 390 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1513019645111 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 11 17:14:05 2017 " "Processing ended: Mon Dec 11 17:14:05 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1513019645111 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1513019645111 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1513019645111 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1513019645111 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 69 s " "Quartus II Full Compilation was successful. 0 errors, 69 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1513019645831 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1513019703949 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1513019703949 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 11 17:15:03 2017 " "Processing started: Mon Dec 11 17:15:03 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1513019703949 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1513019703949 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_rpp mips_pipeline -c mips_pipeline --netlist_type=atom " "Command: quartus_rpp mips_pipeline -c mips_pipeline --netlist_type=atom" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1513019703949 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "300 " "Peak virtual memory: 300 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1513019704233 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 11 17:15:04 2017 " "Processing ended: Mon Dec 11 17:15:04 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1513019704233 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1513019704233 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1513019704233 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1513019704233 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1513019791455 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1513019791455 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 11 17:16:30 2017 " "Processing started: Mon Dec 11 17:16:30 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1513019791455 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1513019791455 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_rpp mips_pipeline -c mips_pipeline --netlist_type=sgate " "Command: quartus_rpp mips_pipeline -c mips_pipeline --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1513019791455 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "320 " "Peak virtual memory: 320 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1513019796495 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 11 17:16:36 2017 " "Processing ended: Mon Dec 11 17:16:36 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1513019796495 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1513019796495 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1513019796495 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1513019796495 ""}
