# RISC-V Processor Simulation

Welcome to the **RISC-V Processor Simulation**! This website simulates a RISC-V processor, allowing users to enter and execute RISC-V machine code instructions in hexadecimal format, with real-time views of register and memory states.

üåê **Access the online simulator**: [RISC-V Processor Simulation](https://matthiasgermain.github.io/RISC-V-Processor/)

## Features

- **RISC-V Instruction Input**: Enter hexadecimal instructions and start the simulation to observe the results.
- **Register Display**: View real-time updates to the processor's registers as instructions are executed.
- **Memory Display**: Track memory changes in little-endian mode as each instruction is processed.
- **Step-by-Step Execution**: Follow each simulation step, displaying the current instruction, results, and the evolving system state.

## How to Use

1. **Open the Website**: Go to [RISC-V Processor Simulation](https://matthiasgermain.github.io/RISC-V-Processor/).
2. **Enter Instructions**: In the *Instructions* section, input your desired instructions in hexadecimal format. 
   - **Example Instructions**:
     ```
     00400093
     00809093
     00308093
     00809093
     00208093
     00809093
     00108093
     00500113
     00811113
     00410113
     00811113
     00310113
     00811113
     00210113
     00600193
     00819193
     00518193
     00819193
     00418193
     00819193
     00318193
     00700213
     ```
3. **Run the Simulation**: Click **Start Simulation** to execute the instructions.
4. **Observe the Results**: Check the *Registers* and *Memory* sections to see the impact of each instruction on the processor‚Äôs state.

## Author

Project created by **Matthias Germain**.  
Visit the GitHub profile: [matthiasgermain](https://github.com/matthiasgermain)
