<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: cpu/simple/timing.hh Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_5b88adb71f510b14c9b9798eb184f4c2.html">simple</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">timing.hh</div>  </div>
</div><!--header-->
<div class="contents">
<a href="cpu_2simple_2timing_8hh.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2012-2013,2015,2018 ARM Limited</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * The license below extends only to copyright in the software and shall</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * not be construed as granting a license to any other intellectual</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * property including but not limited to intellectual property relating</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * to a hardware implementation of the functionality of the software</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * licensed hereunder.  You may use the software subject to the license</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * terms below provided that you ensure that this notice is replicated</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * unmodified and in its entirety in all distributions of the software,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * modified or unmodified, in source code or in binary form.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Copyright (c) 2002-2005 The Regents of The University of Michigan</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> * Authors: Steve Reinhardt</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#ifndef __CPU_SIMPLE_TIMING_HH__</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#define __CPU_SIMPLE_TIMING_HH__</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cpu_2simple_2base_8hh.html">cpu/simple/base.hh</a>&quot;</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="simple_2exec__context_8hh.html">cpu/simple/exec_context.hh</a>&quot;</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="translation_8hh.html">cpu/translation.hh</a>&quot;</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#include &quot;params/TimingSimpleCPU.hh&quot;</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="classTimingSimpleCPU.html">   51</a></span>&#160;<span class="keyword">class </span><a class="code" href="classTimingSimpleCPU.html">TimingSimpleCPU</a> : <span class="keyword">public</span> <a class="code" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;{</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;    <a class="code" href="classTimingSimpleCPU.html#a10f37352b797b67ef9e51644a8ba76bb">TimingSimpleCPU</a>(TimingSimpleCPUParams * <a class="code" href="classBaseCPU.html#a258986ef5de8019c07bc338f1254e671">params</a>);</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;    <span class="keyword">virtual</span> <a class="code" href="classTimingSimpleCPU.html#ad2c2c9b106f775adcf5c603676403083">~TimingSimpleCPU</a>();</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classTimingSimpleCPU.html#a054b0c31d83bc6476f9c0d742bbbc073">init</a>() <span class="keyword">override</span>;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;  <span class="keyword">private</span>:</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;    <span class="comment">/*</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">     * If an access needs to be broken into fragments, currently at most two,</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">     * the the following two classes are used as the sender state of the</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">     * packets so the CPU can keep track of everything. In the main packet</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">     * sender state, there&#39;s an array with a spot for each fragment. If a</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">     * fragment has already been accepted by the CPU, aka isn&#39;t waiting for</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">     * a retry, it&#39;s pointer is NULL. After each fragment has successfully</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">     * been processed, the &quot;outstanding&quot; counter is decremented. Once the</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">     * count is zero, the entire larger access is complete.</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">     */</span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="classTimingSimpleCPU_1_1SplitMainSenderState.html">   72</a></span>&#160;    <span class="keyword">class </span><a class="code" href="classTimingSimpleCPU_1_1SplitMainSenderState.html">SplitMainSenderState</a> : <span class="keyword">public</span> <a class="code" href="structPacket_1_1SenderState.html">Packet::SenderState</a></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    {</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;      <span class="keyword">public</span>:</div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="classTimingSimpleCPU_1_1SplitMainSenderState.html#a1f83a066f4ac8a09204f772ed2be6372">   75</a></span>&#160;        <span class="keywordtype">int</span> <a class="code" href="classTimingSimpleCPU_1_1SplitMainSenderState.html#a1f83a066f4ac8a09204f772ed2be6372">outstanding</a>;</div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="classTimingSimpleCPU_1_1SplitMainSenderState.html#a1428a7d7c1e0f1999400ac67d4e1e905">   76</a></span>&#160;        <a class="code" href="classPacket.html">PacketPtr</a> <a class="code" href="classTimingSimpleCPU_1_1SplitMainSenderState.html#a1428a7d7c1e0f1999400ac67d4e1e905">fragments</a>[2];</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;        <span class="keywordtype">int</span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="classTimingSimpleCPU_1_1SplitMainSenderState.html#af554a990df7f0f2fd00088f8e300a83c">   79</a></span>&#160;        <a class="code" href="classTimingSimpleCPU_1_1SplitMainSenderState.html#af554a990df7f0f2fd00088f8e300a83c">getPendingFragment</a>()</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;        {</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;            <span class="keywordflow">if</span> (fragments[0]) {</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;                <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;            } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (fragments[1]) {</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;                <span class="keywordflow">return</span> 1;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;            } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;                <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;            }</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;        }</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    };</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="classTimingSimpleCPU_1_1SplitFragmentSenderState.html">   91</a></span>&#160;    <span class="keyword">class </span><a class="code" href="classTimingSimpleCPU_1_1SplitFragmentSenderState.html">SplitFragmentSenderState</a> : <span class="keyword">public</span> <a class="code" href="structPacket_1_1SenderState.html">Packet::SenderState</a></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    {</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;      <span class="keyword">public</span>:</div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="classTimingSimpleCPU_1_1SplitFragmentSenderState.html#a4b9be6cc21703cb2b124770c7ebe4edf">   94</a></span>&#160;        <a class="code" href="classTimingSimpleCPU_1_1SplitFragmentSenderState.html#a4b9be6cc21703cb2b124770c7ebe4edf">SplitFragmentSenderState</a>(<a class="code" href="classPacket.html">PacketPtr</a> _bigPkt, <span class="keywordtype">int</span> _index) :</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;            bigPkt(_bigPkt), <a class="code" href="namespaceMipsISA.html#aeeb2c1446acc9f3e056faacf09c36f7a">index</a>(_index)</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;        {}</div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="classTimingSimpleCPU_1_1SplitFragmentSenderState.html#a2c55068439e8c1f8e9117545c0437729">   97</a></span>&#160;        <a class="code" href="classPacket.html">PacketPtr</a> <a class="code" href="classTimingSimpleCPU_1_1SplitFragmentSenderState.html#a2c55068439e8c1f8e9117545c0437729">bigPkt</a>;</div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="classTimingSimpleCPU_1_1SplitFragmentSenderState.html#a839fc67293def54d4657b5b3d2b364b0">   98</a></span>&#160;        <span class="keywordtype">int</span> <a class="code" href="classTimingSimpleCPU_1_1SplitFragmentSenderState.html#a839fc67293def54d4657b5b3d2b364b0">index</a>;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;        <span class="keywordtype">void</span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="classTimingSimpleCPU_1_1SplitFragmentSenderState.html#a093e3b070670cabfe75e4be160b17e4e">  101</a></span>&#160;        <a class="code" href="classTimingSimpleCPU_1_1SplitFragmentSenderState.html#a093e3b070670cabfe75e4be160b17e4e">clearFromParent</a>()</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;        {</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;            <a class="code" href="classTimingSimpleCPU_1_1SplitMainSenderState.html">SplitMainSenderState</a> * main_send_state =</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;                <span class="keyword">dynamic_cast&lt;</span><a class="code" href="classTimingSimpleCPU_1_1SplitMainSenderState.html">SplitMainSenderState</a> *<span class="keyword">&gt;</span>(bigPkt-&gt;<a class="code" href="classPacket.html#ad1dd4fa4370e508806fe4a8253a0ad12">senderState</a>);</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;            main_send_state-&gt;<a class="code" href="classTimingSimpleCPU_1_1SplitMainSenderState.html#a1428a7d7c1e0f1999400ac67d4e1e905">fragments</a>[<a class="code" href="namespaceMipsISA.html#aeeb2c1446acc9f3e056faacf09c36f7a">index</a>] = NULL;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;        }</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;    };</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="classTimingSimpleCPU_1_1FetchTranslation.html">  109</a></span>&#160;    <span class="keyword">class </span><a class="code" href="classTimingSimpleCPU_1_1FetchTranslation.html">FetchTranslation</a> : <span class="keyword">public</span> <a class="code" href="classBaseTLB_1_1Translation.html">BaseTLB::Translation</a></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;    {</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;      <span class="keyword">protected</span>:</div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="classTimingSimpleCPU_1_1FetchTranslation.html#a52e0a293d458cf8059cadb140cb49533">  112</a></span>&#160;        <a class="code" href="classTimingSimpleCPU.html">TimingSimpleCPU</a> *<a class="code" href="classTimingSimpleCPU_1_1FetchTranslation.html#a52e0a293d458cf8059cadb140cb49533">cpu</a>;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;      <span class="keyword">public</span>:</div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="classTimingSimpleCPU_1_1FetchTranslation.html#aa5663000ea19fa8198ae012252e542cd">  115</a></span>&#160;        <a class="code" href="classTimingSimpleCPU_1_1FetchTranslation.html#aa5663000ea19fa8198ae012252e542cd">FetchTranslation</a>(<a class="code" href="classTimingSimpleCPU.html">TimingSimpleCPU</a> *_cpu)</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;            : cpu(_cpu)</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;        {}</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;        <span class="keywordtype">void</span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="classTimingSimpleCPU_1_1FetchTranslation.html#ab8bf7cdb3f64b956ad2a2e6174a84f61">  120</a></span>&#160;        <a class="code" href="classTimingSimpleCPU_1_1FetchTranslation.html#ab8bf7cdb3f64b956ad2a2e6174a84f61">markDelayed</a>()</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;        {</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;            assert(cpu-&gt;<a class="code" href="classBaseSimpleCPU.html#a10a9927ef33b83d6cd4dbb90f2862181">_status</a> == <a class="code" href="classBaseSimpleCPU.html#a11b0e96158af07c6e2edfe028774238ca84c8af944b2ef29375b90043bbf68de9">BaseSimpleCPU::Running</a>);</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;            cpu-&gt;<a class="code" href="classBaseSimpleCPU.html#a10a9927ef33b83d6cd4dbb90f2862181">_status</a> = <a class="code" href="classBaseSimpleCPU.html#a11b0e96158af07c6e2edfe028774238cad1cc4e6177194e6ec880aa5ab52292c1">ITBWaitResponse</a>;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;        }</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;        <span class="keywordtype">void</span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="classTimingSimpleCPU_1_1FetchTranslation.html#ad6c8d63f0690151e4b997f695992d663">  127</a></span>&#160;        <a class="code" href="classTimingSimpleCPU_1_1FetchTranslation.html#ad6c8d63f0690151e4b997f695992d663">finish</a>(<span class="keyword">const</span> <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> &amp;fault, <span class="keyword">const</span> <a class="code" href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a> &amp;req, <a class="code" href="classThreadContext.html">ThreadContext</a> *tc,</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;               <a class="code" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585e">BaseTLB::Mode</a> <a class="code" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>)</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;        {</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;            cpu-&gt;<a class="code" href="classTimingSimpleCPU.html#a1ee824b6807235ef980cb032fe873d9b">sendFetch</a>(fault, req, tc);</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;        }</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;    };</div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="classTimingSimpleCPU.html#a2472d0c98117c69616ba521f740f290f">  133</a></span>&#160;    <a class="code" href="classTimingSimpleCPU_1_1FetchTranslation.html">FetchTranslation</a> <a class="code" href="classTimingSimpleCPU.html#a2472d0c98117c69616ba521f740f290f">fetchTranslation</a>;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classTimingSimpleCPU.html#ae30f1d8374e0ec67a9d67ecd2feef1d7">threadSnoop</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt, <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> sender);</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classTimingSimpleCPU.html#a6a809e847143dfdd0a716b6a09eb3ce2">sendData</a>(<span class="keyword">const</span> <a class="code" href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a> &amp;req,</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;                  uint8_t *<a class="code" href="circlebuf_8test_8cc.html#ac89b5786f65419c30c7a97e2d5c40fe9">data</a>, uint64_t *res, <span class="keywordtype">bool</span> read);</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classTimingSimpleCPU.html#a218fcc5db3ca50ae020fc7616a6b5e1c">sendSplitData</a>(<span class="keyword">const</span> <a class="code" href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a> &amp;req1, <span class="keyword">const</span> <a class="code" href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a> &amp;req2,</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;                       <span class="keyword">const</span> <a class="code" href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a> &amp;req,</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;                       uint8_t *<a class="code" href="circlebuf_8test_8cc.html#ac89b5786f65419c30c7a97e2d5c40fe9">data</a>, <span class="keywordtype">bool</span> read);</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classTimingSimpleCPU.html#a7713b8ed8d51f0256386f4bdb4ae0d1f">translationFault</a>(<span class="keyword">const</span> <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> &amp;fault);</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;    <a class="code" href="classPacket.html">PacketPtr</a> <a class="code" href="classTimingSimpleCPU.html#a02709219d614614ebcbeea9b8b841510">buildPacket</a>(<span class="keyword">const</span> <a class="code" href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a> &amp;req, <span class="keywordtype">bool</span> read);</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classTimingSimpleCPU.html#aadf6de56ab9835f54d265dc9b120fa7b">buildSplitPacket</a>(<a class="code" href="classPacket.html">PacketPtr</a> &amp;pkt1, <a class="code" href="classPacket.html">PacketPtr</a> &amp;pkt2,</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;            <span class="keyword">const</span> <a class="code" href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a> &amp;req1, <span class="keyword">const</span> <a class="code" href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a> &amp;req2,</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;            <span class="keyword">const</span> <a class="code" href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a> &amp;req,</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;            uint8_t *<a class="code" href="circlebuf_8test_8cc.html#ac89b5786f65419c30c7a97e2d5c40fe9">data</a>, <span class="keywordtype">bool</span> read);</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classTimingSimpleCPU.html#a316de89be7b821f4f35de1008e828aad">handleReadPacket</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt);</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;    <span class="comment">// This function always implicitly uses dcache_pkt.</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classTimingSimpleCPU.html#a4e358c97bb2fe8f83e81200050846250">handleWritePacket</a>();</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;</div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="classTimingSimpleCPU_1_1TimingCPUPort.html">  160</a></span>&#160;    <span class="keyword">class </span><a class="code" href="classTimingSimpleCPU_1_1TimingCPUPort.html">TimingCPUPort</a> : <span class="keyword">public</span> <a class="code" href="classMasterPort.html">MasterPort</a></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;    {</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;      <span class="keyword">public</span>:</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;</div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="classTimingSimpleCPU_1_1TimingCPUPort.html#ac4e68c34a7721147c21a550542ae877d">  164</a></span>&#160;        <a class="code" href="classTimingSimpleCPU_1_1TimingCPUPort.html#ac4e68c34a7721147c21a550542ae877d">TimingCPUPort</a>(<span class="keyword">const</span> std::string&amp; _name, <a class="code" href="classTimingSimpleCPU.html">TimingSimpleCPU</a>* _cpu)</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;            : <a class="code" href="classMasterPort.html">MasterPort</a>(_name, _cpu), cpu(_cpu),</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;              retryRespEvent([this]{ sendRetryResp(); }, <a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>())</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;        { }</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;      <span class="keyword">protected</span>:</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;</div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="classTimingSimpleCPU_1_1TimingCPUPort.html#a833336b665250268a3eacc1dd1a2e0d5">  171</a></span>&#160;        <a class="code" href="classTimingSimpleCPU.html">TimingSimpleCPU</a>* <a class="code" href="classTimingSimpleCPU_1_1TimingCPUPort.html#a833336b665250268a3eacc1dd1a2e0d5">cpu</a>;</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;</div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="structTimingSimpleCPU_1_1TimingCPUPort_1_1TickEvent.html">  173</a></span>&#160;        <span class="keyword">struct </span><a class="code" href="structTimingSimpleCPU_1_1TimingCPUPort_1_1TickEvent.html">TickEvent</a> : <span class="keyword">public</span> <a class="code" href="classEvent.html">Event</a></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;        {</div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="structTimingSimpleCPU_1_1TimingCPUPort_1_1TickEvent.html#a0fa30165238a45b13838d4822f19535c">  175</a></span>&#160;            <a class="code" href="classPacket.html">PacketPtr</a> <a class="code" href="structTimingSimpleCPU_1_1TimingCPUPort_1_1TickEvent.html#a0fa30165238a45b13838d4822f19535c">pkt</a>;</div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="structTimingSimpleCPU_1_1TimingCPUPort_1_1TickEvent.html#adee361aaf0af5a7b4fd077d8c0b664d4">  176</a></span>&#160;            <a class="code" href="classTimingSimpleCPU.html">TimingSimpleCPU</a> *<a class="code" href="structTimingSimpleCPU_1_1TimingCPUPort_1_1TickEvent.html#adee361aaf0af5a7b4fd077d8c0b664d4">cpu</a>;</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;</div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="structTimingSimpleCPU_1_1TimingCPUPort_1_1TickEvent.html#a3c5be220264a492be9231499b874bcaa">  178</a></span>&#160;            <a class="code" href="structTimingSimpleCPU_1_1TimingCPUPort_1_1TickEvent.html#a3c5be220264a492be9231499b874bcaa">TickEvent</a>(<a class="code" href="classTimingSimpleCPU.html">TimingSimpleCPU</a> *_cpu) : pkt(NULL), cpu(_cpu) {}</div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="structTimingSimpleCPU_1_1TimingCPUPort_1_1TickEvent.html#a24c9302dc1bddfd42af5498b6cfb018f">  179</a></span>&#160;            <span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code" href="structTimingSimpleCPU_1_1TimingCPUPort_1_1TickEvent.html#a24c9302dc1bddfd42af5498b6cfb018f">description</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <span class="stringliteral">&quot;Timing CPU tick&quot;</span>; }</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;            <span class="keywordtype">void</span> <a class="code" href="classEventManager.html#a749a10828b2dd5017a2582960d04e400">schedule</a>(<a class="code" href="classPacket.html">PacketPtr</a> _pkt, <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> <a class="code" href="namespaceArmISA.html#aff45985b1b166a9f9a61198992af819f">t</a>);</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;        };</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;</div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="classTimingSimpleCPU_1_1TimingCPUPort.html#a6a49a834d296d59f83dd4758e1f9cc3e">  183</a></span>&#160;        <a class="code" href="classEventFunctionWrapper.html">EventFunctionWrapper</a> <a class="code" href="classTimingSimpleCPU_1_1TimingCPUPort.html#a6a49a834d296d59f83dd4758e1f9cc3e">retryRespEvent</a>;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    };</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;</div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="classTimingSimpleCPU_1_1IcachePort.html">  186</a></span>&#160;    <span class="keyword">class </span><a class="code" href="classTimingSimpleCPU_1_1IcachePort.html">IcachePort</a> : <span class="keyword">public</span> <a class="code" href="classTimingSimpleCPU_1_1TimingCPUPort.html">TimingCPUPort</a></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;    {</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;      <span class="keyword">public</span>:</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;</div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="classTimingSimpleCPU_1_1IcachePort.html#a17d69dc75727bbc3548ed9d7f760e37a">  190</a></span>&#160;        <a class="code" href="classTimingSimpleCPU_1_1IcachePort.html#a17d69dc75727bbc3548ed9d7f760e37a">IcachePort</a>(<a class="code" href="classTimingSimpleCPU.html">TimingSimpleCPU</a> *_cpu)</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;            : <a class="code" href="classTimingSimpleCPU_1_1TimingCPUPort.html">TimingCPUPort</a>(_cpu-&gt;<a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>() + <span class="stringliteral">&quot;.icache_port&quot;</span>, _cpu),</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;              tickEvent(_cpu)</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;        { }</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;      <span class="keyword">protected</span>:</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;        <span class="keyword">virtual</span> <span class="keywordtype">bool</span> recvTimingResp(<a class="code" href="classPacket.html">PacketPtr</a> pkt);</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;        <span class="keyword">virtual</span> <span class="keywordtype">void</span> recvReqRetry();</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;</div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="structTimingSimpleCPU_1_1IcachePort_1_1ITickEvent.html">  201</a></span>&#160;        <span class="keyword">struct </span><a class="code" href="structTimingSimpleCPU_1_1IcachePort_1_1ITickEvent.html">ITickEvent</a> : <span class="keyword">public</span> <a class="code" href="structTimingSimpleCPU_1_1TimingCPUPort_1_1TickEvent.html">TickEvent</a></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;        {</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;</div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="structTimingSimpleCPU_1_1IcachePort_1_1ITickEvent.html#a7fcf938ff0aee912997c3f846f97698c">  204</a></span>&#160;            <a class="code" href="structTimingSimpleCPU_1_1IcachePort_1_1ITickEvent.html#a7fcf938ff0aee912997c3f846f97698c">ITickEvent</a>(<a class="code" href="classTimingSimpleCPU.html">TimingSimpleCPU</a> *_cpu)</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;                : <a class="code" href="structTimingSimpleCPU_1_1TimingCPUPort_1_1TickEvent.html">TickEvent</a>(_cpu) {}</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;            <span class="keywordtype">void</span> process();</div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="structTimingSimpleCPU_1_1IcachePort_1_1ITickEvent.html#adb95453ca616426d7d1e86a34f3ae301">  207</a></span>&#160;            <span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code" href="structTimingSimpleCPU_1_1IcachePort_1_1ITickEvent.html#adb95453ca616426d7d1e86a34f3ae301">description</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <span class="stringliteral">&quot;Timing CPU icache tick&quot;</span>; }</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;        };</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;</div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="classTimingSimpleCPU_1_1IcachePort.html#ae3103e96046c36c70f06e7e4d991cd9f">  210</a></span>&#160;        <a class="code" href="structTimingSimpleCPU_1_1IcachePort_1_1ITickEvent.html">ITickEvent</a> <a class="code" href="classTimingSimpleCPU_1_1IcachePort.html#ae3103e96046c36c70f06e7e4d991cd9f">tickEvent</a>;</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;    };</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;</div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="classTimingSimpleCPU_1_1DcachePort.html">  214</a></span>&#160;    <span class="keyword">class </span><a class="code" href="classTimingSimpleCPU_1_1DcachePort.html">DcachePort</a> : <span class="keyword">public</span> <a class="code" href="classTimingSimpleCPU_1_1TimingCPUPort.html">TimingCPUPort</a></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;    {</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;      <span class="keyword">public</span>:</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;</div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="classTimingSimpleCPU_1_1DcachePort.html#a16dc5d29dccd17266530b67a1e930e7b">  218</a></span>&#160;        <a class="code" href="classTimingSimpleCPU_1_1DcachePort.html#a16dc5d29dccd17266530b67a1e930e7b">DcachePort</a>(<a class="code" href="classTimingSimpleCPU.html">TimingSimpleCPU</a> *_cpu)</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;            : <a class="code" href="classTimingSimpleCPU_1_1TimingCPUPort.html">TimingCPUPort</a>(_cpu-&gt;<a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>() + <span class="stringliteral">&quot;.dcache_port&quot;</span>, _cpu),</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;              tickEvent(_cpu)</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;        {</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;           cacheBlockMask = ~(cpu-&gt;cacheLineSize() - 1);</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;        }</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;</div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="classTimingSimpleCPU_1_1DcachePort.html#a4419a1008b7b1825f737584a18d89c9e">  225</a></span>&#160;        <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="classTimingSimpleCPU_1_1DcachePort.html#a4419a1008b7b1825f737584a18d89c9e">cacheBlockMask</a>;</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;      <span class="keyword">protected</span>:</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;        <span class="keyword">virtual</span> <span class="keywordtype">void</span> recvTimingSnoopReq(<a class="code" href="classPacket.html">PacketPtr</a> pkt);</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;        <span class="keyword">virtual</span> <span class="keywordtype">void</span> recvFunctionalSnoop(<a class="code" href="classPacket.html">PacketPtr</a> pkt);</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;        <span class="keyword">virtual</span> <span class="keywordtype">bool</span> recvTimingResp(<a class="code" href="classPacket.html">PacketPtr</a> pkt);</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;        <span class="keyword">virtual</span> <span class="keywordtype">void</span> recvReqRetry();</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;</div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="classTimingSimpleCPU_1_1DcachePort.html#aeaa85bb4249aed84ede3aaa84167c770">  238</a></span>&#160;        <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classTimingSimpleCPU_1_1DcachePort.html#aeaa85bb4249aed84ede3aaa84167c770">isSnooping</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;        }</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;</div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="structTimingSimpleCPU_1_1DcachePort_1_1DTickEvent.html">  242</a></span>&#160;        <span class="keyword">struct </span><a class="code" href="structTimingSimpleCPU_1_1DcachePort_1_1DTickEvent.html">DTickEvent</a> : <span class="keyword">public</span> <a class="code" href="structTimingSimpleCPU_1_1TimingCPUPort_1_1TickEvent.html">TickEvent</a></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;        {</div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="structTimingSimpleCPU_1_1DcachePort_1_1DTickEvent.html#ae04661ff33a420cb82ded3cc267d8973">  244</a></span>&#160;            <a class="code" href="structTimingSimpleCPU_1_1DcachePort_1_1DTickEvent.html#ae04661ff33a420cb82ded3cc267d8973">DTickEvent</a>(<a class="code" href="classTimingSimpleCPU.html">TimingSimpleCPU</a> *_cpu)</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;                : <a class="code" href="structTimingSimpleCPU_1_1TimingCPUPort_1_1TickEvent.html">TickEvent</a>(_cpu) {}</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;            <span class="keywordtype">void</span> process();</div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="structTimingSimpleCPU_1_1DcachePort_1_1DTickEvent.html#ac63b3b65a838feb0af837c7a29fef188">  247</a></span>&#160;            <span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code" href="structTimingSimpleCPU_1_1DcachePort_1_1DTickEvent.html#ac63b3b65a838feb0af837c7a29fef188">description</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <span class="stringliteral">&quot;Timing CPU dcache tick&quot;</span>; }</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;        };</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;</div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="classTimingSimpleCPU_1_1DcachePort.html#a004328cc9b6a909deec21e25f2128307">  250</a></span>&#160;        <a class="code" href="structTimingSimpleCPU_1_1DcachePort_1_1DTickEvent.html">DTickEvent</a> <a class="code" href="classTimingSimpleCPU_1_1DcachePort.html#a004328cc9b6a909deec21e25f2128307">tickEvent</a>;</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;    };</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classTimingSimpleCPU.html#a8097bc532196d3457723720711ad0b1f">updateCycleCounts</a>();</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;</div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="classTimingSimpleCPU.html#a4e18f57223e34a721dad2b97800a0e49">  256</a></span>&#160;    <a class="code" href="classTimingSimpleCPU_1_1IcachePort.html">IcachePort</a> <a class="code" href="classTimingSimpleCPU.html#a4e18f57223e34a721dad2b97800a0e49">icachePort</a>;</div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="classTimingSimpleCPU.html#a8e22819aa45c61303d094767a383f707">  257</a></span>&#160;    <a class="code" href="classTimingSimpleCPU_1_1DcachePort.html">DcachePort</a> <a class="code" href="classTimingSimpleCPU.html#a8e22819aa45c61303d094767a383f707">dcachePort</a>;</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;</div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="classTimingSimpleCPU.html#a301edc44d56de82b7746cdd5078dd235">  259</a></span>&#160;    <a class="code" href="classPacket.html">PacketPtr</a> <a class="code" href="classTimingSimpleCPU.html#a301edc44d56de82b7746cdd5078dd235">ifetch_pkt</a>;</div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="classTimingSimpleCPU.html#a775efb801b6c0fd06f6baa885775a5af">  260</a></span>&#160;    <a class="code" href="classPacket.html">PacketPtr</a> <a class="code" href="classTimingSimpleCPU.html#a775efb801b6c0fd06f6baa885775a5af">dcache_pkt</a>;</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;</div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="classTimingSimpleCPU.html#a6720453dc563eec9ae30c5359bb4ba58">  262</a></span>&#160;    <a class="code" href="classCycles.html">Cycles</a> <a class="code" href="classTimingSimpleCPU.html#a6720453dc563eec9ae30c5359bb4ba58">previousCycle</a>;</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;</div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="classTimingSimpleCPU.html#a4ddd0acfb2968d46011f959b540cd847">  267</a></span>&#160;    <a class="code" href="classPort.html">Port</a> &amp;<a class="code" href="classTimingSimpleCPU.html#a4ddd0acfb2968d46011f959b540cd847">getDataPort</a>()<span class="keyword"> override </span>{ <span class="keywordflow">return</span> <a class="code" href="classTimingSimpleCPU.html#a8e22819aa45c61303d094767a383f707">dcachePort</a>; }</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;</div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="classTimingSimpleCPU.html#a115154879914bd99b52447dddc47283d">  270</a></span>&#160;    <a class="code" href="classPort.html">Port</a> &amp;<a class="code" href="classTimingSimpleCPU.html#a115154879914bd99b52447dddc47283d">getInstPort</a>()<span class="keyword"> override </span>{ <span class="keywordflow">return</span> <a class="code" href="classTimingSimpleCPU.html#a4e18f57223e34a721dad2b97800a0e49">icachePort</a>; }</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;    <a class="code" href="drain_8hh.html#ac9ed0d5c83a29cf8938316f174264043">DrainState</a> <a class="code" href="classTimingSimpleCPU.html#a38834333bf7f391f9c09c2f769040eb3">drain</a>() <span class="keyword">override</span>;</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classTimingSimpleCPU.html#ac1f11a826a947e66a83b4adfb6595cb7">drainResume</a>() <span class="keyword">override</span>;</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classTimingSimpleCPU.html#aaadc6fbecf8878bd3969614820cf94a4">switchOut</a>() <span class="keyword">override</span>;</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classTimingSimpleCPU.html#ab24663754ffaeec8599c288a162c6198">takeOverFrom</a>(<a class="code" href="classBaseCPU.html">BaseCPU</a> *oldCPU) <span class="keyword">override</span>;</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classTimingSimpleCPU.html#a114b979fff7679a5ae31d51d602c568c">verifyMemoryMode</a>() <span class="keyword">const override</span>;</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classTimingSimpleCPU.html#af91b2ea7302c2aef2f7c29bebb64e209">activateContext</a>(<a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> thread_num) <span class="keyword">override</span>;</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classTimingSimpleCPU.html#a149045ca5f23d20fb75ccf6e928a4c1b">suspendContext</a>(<a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> thread_num) <span class="keyword">override</span>;</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;    <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> <a class="code" href="classTimingSimpleCPU.html#affff73a6939f5c4826b5b6424e7c3e4b">initiateMemRead</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a>, <span class="keywordtype">unsigned</span> size,</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;            <a class="code" href="classFlags.html">Request::Flags</a> flags,</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;            <span class="keyword">const</span> <a class="code" href="classstd_1_1vector.html">std::vector&lt;bool&gt;</a>&amp; byteEnable =<a class="code" href="classstd_1_1vector.html">std::vector&lt;bool&gt;</a>())</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;        <span class="keyword">override</span>;</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;    <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> <a class="code" href="classTimingSimpleCPU.html#a51665341ec39a569e8ee052fd6d7ad9f">writeMem</a>(uint8_t *<a class="code" href="circlebuf_8test_8cc.html#ac89b5786f65419c30c7a97e2d5c40fe9">data</a>, <span class="keywordtype">unsigned</span> size,</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;                   <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> addr, <a class="code" href="classFlags.html">Request::Flags</a> flags, uint64_t *res,</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;                   <span class="keyword">const</span> <a class="code" href="classstd_1_1vector.html">std::vector&lt;bool&gt;</a>&amp; byteEnable = <a class="code" href="classstd_1_1vector.html">std::vector&lt;bool&gt;</a>())</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;        <span class="keyword">override</span>;</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;    <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> <a class="code" href="classTimingSimpleCPU.html#ab1f848aa1af46a7e49134e36cc73787f">initiateMemAMO</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> addr, <span class="keywordtype">unsigned</span> size, <a class="code" href="classFlags.html">Request::Flags</a> flags,</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;                         <a class="code" href="base_2types_8hh.html#acd8959954ccfa9c2fa52d5f65f90e270">AtomicOpFunctorPtr</a> amo_op) <span class="keyword">override</span>;</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classTimingSimpleCPU.html#a373a41ca6590e0d4b93b657b020f1248">fetch</a>();</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classTimingSimpleCPU.html#a1ee824b6807235ef980cb032fe873d9b">sendFetch</a>(<span class="keyword">const</span> <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> &amp;fault,</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;                   <span class="keyword">const</span> <a class="code" href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a> &amp;req, <a class="code" href="classThreadContext.html">ThreadContext</a> *tc);</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classTimingSimpleCPU.html#a0c129ac0ae530cfd2fe59b57b2b54e6e">completeIfetch</a>(<a class="code" href="classPacket.html">PacketPtr</a> );</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classTimingSimpleCPU.html#ad55d3cb57daeae4db0558d85e6b91a17">completeDataAccess</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt);</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classTimingSimpleCPU.html#a1b2b159bb8f5746ecf57e669276f51fe">advanceInst</a>(<span class="keyword">const</span> <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> &amp;fault);</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;</div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="classTimingSimpleCPU.html#a0eb2cfd603c263fef9f962d070338b8a">  311</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classTimingSimpleCPU.html#a0eb2cfd603c263fef9f962d070338b8a">isSquashed</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <span class="keyword">false</span>; }</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classTimingSimpleCPU.html#ac1e06da081441716c9d04328ad4a26cd">printAddr</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>);</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classTimingSimpleCPU.html#ae2a901d0780bc7c51aa44f45b6f91851">finishTranslation</a>(<a class="code" href="classWholeTranslationState.html">WholeTranslationState</a> *state);</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;  <span class="keyword">private</span>:</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;</div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="classTimingSimpleCPU.html#a11dde4fcce57b5a30a88b58a3aee3f14">  327</a></span>&#160;    <a class="code" href="classEventFunctionWrapper.html">EventFunctionWrapper</a> <a class="code" href="classTimingSimpleCPU.html#a11dde4fcce57b5a30a88b58a3aee3f14">fetchEvent</a>;</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;</div><div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="structTimingSimpleCPU_1_1IprEvent.html">  329</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="structTimingSimpleCPU_1_1IprEvent.html">IprEvent</a> : <a class="code" href="classEvent.html">Event</a> {</div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="structTimingSimpleCPU_1_1IprEvent.html#ac04ef3d7e73b8e93a3f035f462968fcb">  330</a></span>&#160;        <a class="code" href="classPacket.html">Packet</a> *<a class="code" href="structTimingSimpleCPU_1_1IprEvent.html#ac04ef3d7e73b8e93a3f035f462968fcb">pkt</a>;</div><div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="structTimingSimpleCPU_1_1IprEvent.html#a2515820182f9b3b55e768f355f37ae97">  331</a></span>&#160;        <a class="code" href="classTimingSimpleCPU.html">TimingSimpleCPU</a> *<a class="code" href="structTimingSimpleCPU_1_1IprEvent.html#a2515820182f9b3b55e768f355f37ae97">cpu</a>;</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;        <a class="code" href="structTimingSimpleCPU_1_1IprEvent.html">IprEvent</a>(<a class="code" href="classPacket.html">Packet</a> *_pkt, <a class="code" href="classTimingSimpleCPU.html">TimingSimpleCPU</a> *_cpu, <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> <a class="code" href="namespaceArmISA.html#aff45985b1b166a9f9a61198992af819f">t</a>);</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;        <span class="keyword">virtual</span> <span class="keywordtype">void</span> process();</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;        <span class="keyword">virtual</span> <span class="keyword">const</span> <span class="keywordtype">char</span> *description() <span class="keyword">const</span>;</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;    };</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;</div><div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="classTimingSimpleCPU.html#a62a8af2e92de447636a13f51659d0d74">  353</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classTimingSimpleCPU.html#a62a8af2e92de447636a13f51659d0d74">isCpuDrained</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;        <a class="code" href="classSimpleExecContext.html">SimpleExecContext</a>&amp; t_info = *<a class="code" href="classBaseSimpleCPU.html#a43ba4440d9215c866ba5365109d619f8">threadInfo</a>[<a class="code" href="classBaseSimpleCPU.html#ac1e34067d94e71e665ba8f5f6367d396">curThread</a>];</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;        <a class="code" href="classSimpleThread.html">SimpleThread</a>* thread = t_info.<a class="code" href="classSimpleExecContext.html#a26c815063cd41f10d1de46da0808d22f">thread</a>;</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;        <span class="keywordflow">return</span> thread-&gt;<a class="code" href="classSimpleThread.html#a369f26aa22c2840ca057533013f3fab4">microPC</a>() == 0 &amp;&amp; !t_info.<a class="code" href="classSimpleExecContext.html#a634e9a35ce194811d8751286ecfa1100">stayAtPC</a> &amp;&amp;</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;               !fetchEvent.<a class="code" href="classEvent.html#a354f9f5eecdc5667d8112fa1307bcc82">scheduled</a>();</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;    }</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classTimingSimpleCPU.html#a2b78d6fc545f3f3e41afa9be309b8116">tryCompleteDrain</a>();</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;};</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="preprocessor">#endif // __CPU_SIMPLE_TIMING_HH__</span></div><div class="ttc" id="classMasterPort_html"><div class="ttname"><a href="classMasterPort.html">MasterPort</a></div><div class="ttdoc">A MasterPort is a specialisation of a BaseMasterPort, which implements the default protocol for the t...</div><div class="ttdef"><b>Definition:</b> <a href="mem_2port_8hh_source.html#l00075">port.hh:75</a></div></div>
<div class="ttc" id="classTimingSimpleCPU_1_1SplitFragmentSenderState_html_a093e3b070670cabfe75e4be160b17e4e"><div class="ttname"><a href="classTimingSimpleCPU_1_1SplitFragmentSenderState.html#a093e3b070670cabfe75e4be160b17e4e">TimingSimpleCPU::SplitFragmentSenderState::clearFromParent</a></div><div class="ttdeci">void clearFromParent()</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2timing_8hh_source.html#l00101">timing.hh:101</a></div></div>
<div class="ttc" id="classTimingSimpleCPU_1_1TimingCPUPort_html"><div class="ttname"><a href="classTimingSimpleCPU_1_1TimingCPUPort.html">TimingSimpleCPU::TimingCPUPort</a></div><div class="ttdoc">A TimingCPUPort overrides the default behaviour of the recvTiming and recvRetry and implements events...</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2timing_8hh_source.html#l00160">timing.hh:160</a></div></div>
<div class="ttc" id="structTimingSimpleCPU_1_1IcachePort_1_1ITickEvent_html"><div class="ttname"><a href="structTimingSimpleCPU_1_1IcachePort_1_1ITickEvent.html">TimingSimpleCPU::IcachePort::ITickEvent</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2timing_8hh_source.html#l00201">timing.hh:201</a></div></div>
<div class="ttc" id="classTimingSimpleCPU_1_1IcachePort_html"><div class="ttname"><a href="classTimingSimpleCPU_1_1IcachePort.html">TimingSimpleCPU::IcachePort</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2timing_8hh_source.html#l00186">timing.hh:186</a></div></div>
<div class="ttc" id="classPort_html"><div class="ttname"><a href="classPort.html">Port</a></div><div class="ttdoc">Ports are used to interface objects to each other. </div><div class="ttdef"><b>Definition:</b> <a href="sim_2port_8hh_source.html#l00060">port.hh:60</a></div></div>
<div class="ttc" id="structTimingSimpleCPU_1_1IprEvent_html_ac04ef3d7e73b8e93a3f035f462968fcb"><div class="ttname"><a href="structTimingSimpleCPU_1_1IprEvent.html#ac04ef3d7e73b8e93a3f035f462968fcb">TimingSimpleCPU::IprEvent::pkt</a></div><div class="ttdeci">Packet * pkt</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2timing_8hh_source.html#l00330">timing.hh:330</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_aeeb2c1446acc9f3e056faacf09c36f7a"><div class="ttname"><a href="namespaceMipsISA.html#aeeb2c1446acc9f3e056faacf09c36f7a">MipsISA::index</a></div><div class="ttdeci">Bitfield&lt; 30, 0 &gt; index</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00046">pra_constants.hh:46</a></div></div>
<div class="ttc" id="structTimingSimpleCPU_1_1TimingCPUPort_1_1TickEvent_html_a0fa30165238a45b13838d4822f19535c"><div class="ttname"><a href="structTimingSimpleCPU_1_1TimingCPUPort_1_1TickEvent.html#a0fa30165238a45b13838d4822f19535c">TimingSimpleCPU::TimingCPUPort::TickEvent::pkt</a></div><div class="ttdeci">PacketPtr pkt</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2timing_8hh_source.html#l00175">timing.hh:175</a></div></div>
<div class="ttc" id="classTimingSimpleCPU_html_a775efb801b6c0fd06f6baa885775a5af"><div class="ttname"><a href="classTimingSimpleCPU.html#a775efb801b6c0fd06f6baa885775a5af">TimingSimpleCPU::dcache_pkt</a></div><div class="ttdeci">PacketPtr dcache_pkt</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2timing_8hh_source.html#l00260">timing.hh:260</a></div></div>
<div class="ttc" id="classCycles_html"><div class="ttname"><a href="classCycles.html">Cycles</a></div><div class="ttdoc">Cycles is a wrapper class for representing cycle counts, i.e. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00083">types.hh:83</a></div></div>
<div class="ttc" id="simple_2exec__context_8hh_html"><div class="ttname"><a href="simple_2exec__context_8hh.html">exec_context.hh</a></div></div>
<div class="ttc" id="classTimingSimpleCPU_1_1DcachePort_html_a4419a1008b7b1825f737584a18d89c9e"><div class="ttname"><a href="classTimingSimpleCPU_1_1DcachePort.html#a4419a1008b7b1825f737584a18d89c9e">TimingSimpleCPU::DcachePort::cacheBlockMask</a></div><div class="ttdeci">Addr cacheBlockMask</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2timing_8hh_source.html#l00225">timing.hh:225</a></div></div>
<div class="ttc" id="classTimingSimpleCPU_html_a8e22819aa45c61303d094767a383f707"><div class="ttname"><a href="classTimingSimpleCPU.html#a8e22819aa45c61303d094767a383f707">TimingSimpleCPU::dcachePort</a></div><div class="ttdeci">DcachePort dcachePort</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2timing_8hh_source.html#l00257">timing.hh:257</a></div></div>
<div class="ttc" id="classTimingSimpleCPU_html_aaadc6fbecf8878bd3969614820cf94a4"><div class="ttname"><a href="classTimingSimpleCPU.html#aaadc6fbecf8878bd3969614820cf94a4">TimingSimpleCPU::switchOut</a></div><div class="ttdeci">void switchOut() override</div><div class="ttdoc">Prepare for another CPU to take over execution. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2timing_8cc_source.html#l00174">timing.cc:174</a></div></div>
<div class="ttc" id="drain_8hh_html_ac9ed0d5c83a29cf8938316f174264043"><div class="ttname"><a href="drain_8hh.html#ac9ed0d5c83a29cf8938316f174264043">DrainState</a></div><div class="ttdeci">DrainState</div><div class="ttdoc">Object drain/handover states. </div><div class="ttdef"><b>Definition:</b> <a href="drain_8hh_source.html#l00071">drain.hh:71</a></div></div>
<div class="ttc" id="classSimpleExecContext_html_a634e9a35ce194811d8751286ecfa1100"><div class="ttname"><a href="classSimpleExecContext.html#a634e9a35ce194811d8751286ecfa1100">SimpleExecContext::stayAtPC</a></div><div class="ttdeci">bool stayAtPC</div><div class="ttdef"><b>Definition:</b> <a href="simple_2exec__context_8hh_source.html#l00074">exec_context.hh:74</a></div></div>
<div class="ttc" id="classTimingSimpleCPU_1_1SplitMainSenderState_html_a1f83a066f4ac8a09204f772ed2be6372"><div class="ttname"><a href="classTimingSimpleCPU_1_1SplitMainSenderState.html#a1f83a066f4ac8a09204f772ed2be6372">TimingSimpleCPU::SplitMainSenderState::outstanding</a></div><div class="ttdeci">int outstanding</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2timing_8hh_source.html#l00075">timing.hh:75</a></div></div>
<div class="ttc" id="structTimingSimpleCPU_1_1TimingCPUPort_1_1TickEvent_html"><div class="ttname"><a href="structTimingSimpleCPU_1_1TimingCPUPort_1_1TickEvent.html">TimingSimpleCPU::TimingCPUPort::TickEvent</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2timing_8hh_source.html#l00173">timing.hh:173</a></div></div>
<div class="ttc" id="classTimingSimpleCPU_html_a62a8af2e92de447636a13f51659d0d74"><div class="ttname"><a href="classTimingSimpleCPU.html#a62a8af2e92de447636a13f51659d0d74">TimingSimpleCPU::isCpuDrained</a></div><div class="ttdeci">bool isCpuDrained() const</div><div class="ttdoc">Check if a system is in a drained state. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2timing_8hh_source.html#l00353">timing.hh:353</a></div></div>
<div class="ttc" id="classTimingSimpleCPU_html_a6a809e847143dfdd0a716b6a09eb3ce2"><div class="ttname"><a href="classTimingSimpleCPU.html#a6a809e847143dfdd0a716b6a09eb3ce2">TimingSimpleCPU::sendData</a></div><div class="ttdeci">void sendData(const RequestPtr &amp;req, uint8_t *data, uint64_t *res, bool read)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2timing_8cc_source.html#l00288">timing.cc:288</a></div></div>
<div class="ttc" id="classTimingSimpleCPU_1_1FetchTranslation_html_ad6c8d63f0690151e4b997f695992d663"><div class="ttname"><a href="classTimingSimpleCPU_1_1FetchTranslation.html#ad6c8d63f0690151e4b997f695992d663">TimingSimpleCPU::FetchTranslation::finish</a></div><div class="ttdeci">void finish(const Fault &amp;fault, const RequestPtr &amp;req, ThreadContext *tc, BaseTLB::Mode mode)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2timing_8hh_source.html#l00127">timing.hh:127</a></div></div>
<div class="ttc" id="request_8hh_html_a7b4f6e20c8b9ccdc4518bb61c20fc81c"><div class="ttname"><a href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a></div><div class="ttdeci">std::shared_ptr&lt; Request &gt; RequestPtr</div><div class="ttdef"><b>Definition:</b> <a href="request_8hh_source.html#l00082">request.hh:82</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a6f0a7b59bfa9544f3d21fb56433497cc"><div class="ttname"><a href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">ArmISA::a</a></div><div class="ttdeci">Bitfield&lt; 8 &gt; a</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00065">miscregs_types.hh:65</a></div></div>
<div class="ttc" id="classSimpleExecContext_html"><div class="ttname"><a href="classSimpleExecContext.html">SimpleExecContext</a></div><div class="ttdef"><b>Definition:</b> <a href="simple_2exec__context_8hh_source.html#l00061">exec_context.hh:61</a></div></div>
<div class="ttc" id="classTimingSimpleCPU_html_a149045ca5f23d20fb75ccf6e928a4c1b"><div class="ttname"><a href="classTimingSimpleCPU.html#a149045ca5f23d20fb75ccf6e928a4c1b">TimingSimpleCPU::suspendContext</a></div><div class="ttdeci">void suspendContext(ThreadID thread_num) override</div><div class="ttdoc">Notify the CPU that the indicated context is now suspended. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2timing_8cc_source.html#l00233">timing.cc:233</a></div></div>
<div class="ttc" id="inet_8hh_html_ae32b25ff633168fbdecd8d24293034cd"><div class="ttname"><a href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a></div><div class="ttdeci">ip6_addr_t addr</div><div class="ttdef"><b>Definition:</b> <a href="inet_8hh_source.html#l00335">inet.hh:335</a></div></div>
<div class="ttc" id="classTimingSimpleCPU_1_1DcachePort_html"><div class="ttname"><a href="classTimingSimpleCPU_1_1DcachePort.html">TimingSimpleCPU::DcachePort</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2timing_8hh_source.html#l00214">timing.hh:214</a></div></div>
<div class="ttc" id="classTimingSimpleCPU_html_a114b979fff7679a5ae31d51d602c568c"><div class="ttname"><a href="classTimingSimpleCPU.html#a114b979fff7679a5ae31d51d602c568c">TimingSimpleCPU::verifyMemoryMode</a></div><div class="ttdeci">void verifyMemoryMode() const override</div><div class="ttdoc">Verify that the system is in a memory mode supported by the CPU. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2timing_8cc_source.html#l00200">timing.cc:200</a></div></div>
<div class="ttc" id="classTimingSimpleCPU_html_ab1f848aa1af46a7e49134e36cc73787f"><div class="ttname"><a href="classTimingSimpleCPU.html#ab1f848aa1af46a7e49134e36cc73787f">TimingSimpleCPU::initiateMemAMO</a></div><div class="ttdeci">Fault initiateMemAMO(Addr addr, unsigned size, Request::Flags flags, AtomicOpFunctorPtr amo_op) override</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2timing_8cc_source.html#l00565">timing.cc:565</a></div></div>
<div class="ttc" id="classSimpleThread_html"><div class="ttname"><a href="classSimpleThread.html">SimpleThread</a></div><div class="ttdoc">The SimpleThread object provides a combination of the ThreadState object and the ThreadContext interf...</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00097">simple_thread.hh:97</a></div></div>
<div class="ttc" id="classTimingSimpleCPU_1_1DcachePort_html_aeaa85bb4249aed84ede3aaa84167c770"><div class="ttname"><a href="classTimingSimpleCPU_1_1DcachePort.html#aeaa85bb4249aed84ede3aaa84167c770">TimingSimpleCPU::DcachePort::isSnooping</a></div><div class="ttdeci">virtual bool isSnooping() const</div><div class="ttdoc">Determine if this master port is snooping or not. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2timing_8hh_source.html#l00238">timing.hh:238</a></div></div>
<div class="ttc" id="classTimingSimpleCPU_html_a054b0c31d83bc6476f9c0d742bbbc073"><div class="ttname"><a href="classTimingSimpleCPU.html#a054b0c31d83bc6476f9c0d742bbbc073">TimingSimpleCPU::init</a></div><div class="ttdeci">void init() override</div><div class="ttdoc">init() is called after all C++ SimObjects have been created and all ports are connected. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2timing_8cc_source.html#l00067">timing.cc:67</a></div></div>
<div class="ttc" id="classTimingSimpleCPU_1_1IcachePort_html_a17d69dc75727bbc3548ed9d7f760e37a"><div class="ttname"><a href="classTimingSimpleCPU_1_1IcachePort.html#a17d69dc75727bbc3548ed9d7f760e37a">TimingSimpleCPU::IcachePort::IcachePort</a></div><div class="ttdeci">IcachePort(TimingSimpleCPU *_cpu)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2timing_8hh_source.html#l00190">timing.hh:190</a></div></div>
<div class="ttc" id="structTimingSimpleCPU_1_1DcachePort_1_1DTickEvent_html"><div class="ttname"><a href="structTimingSimpleCPU_1_1DcachePort_1_1DTickEvent.html">TimingSimpleCPU::DcachePort::DTickEvent</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2timing_8hh_source.html#l00242">timing.hh:242</a></div></div>
<div class="ttc" id="classWholeTranslationState_html"><div class="ttname"><a href="classWholeTranslationState.html">WholeTranslationState</a></div><div class="ttdoc">This class captures the state of an address translation. </div><div class="ttdef"><b>Definition:</b> <a href="translation_8hh_source.html#l00061">translation.hh:61</a></div></div>
<div class="ttc" id="classBaseSimpleCPU_html_ac1e34067d94e71e665ba8f5f6367d396"><div class="ttname"><a href="classBaseSimpleCPU.html#ac1e34067d94e71e665ba8f5f6367d396">BaseSimpleCPU::curThread</a></div><div class="ttdeci">ThreadID curThread</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2base_8hh_source.html#l00087">base.hh:87</a></div></div>
<div class="ttc" id="namespaceArmISA_html_aab42c0db74065d35a4e8809e56f72f97"><div class="ttname"><a href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">ArmISA::mode</a></div><div class="ttdeci">Bitfield&lt; 4, 0 &gt; mode</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00073">miscregs_types.hh:73</a></div></div>
<div class="ttc" id="classTimingSimpleCPU_1_1TimingCPUPort_html_ac4e68c34a7721147c21a550542ae877d"><div class="ttname"><a href="classTimingSimpleCPU_1_1TimingCPUPort.html#ac4e68c34a7721147c21a550542ae877d">TimingSimpleCPU::TimingCPUPort::TimingCPUPort</a></div><div class="ttdeci">TimingCPUPort(const std::string &amp;_name, TimingSimpleCPU *_cpu)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2timing_8hh_source.html#l00164">timing.hh:164</a></div></div>
<div class="ttc" id="classTimingSimpleCPU_html_a115154879914bd99b52447dddc47283d"><div class="ttname"><a href="classTimingSimpleCPU.html#a115154879914bd99b52447dddc47283d">TimingSimpleCPU::getInstPort</a></div><div class="ttdeci">Port &amp; getInstPort() override</div><div class="ttdoc">Return a reference to the instruction port. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2timing_8hh_source.html#l00270">timing.hh:270</a></div></div>
<div class="ttc" id="classTimingSimpleCPU_1_1DcachePort_html_a16dc5d29dccd17266530b67a1e930e7b"><div class="ttname"><a href="classTimingSimpleCPU_1_1DcachePort.html#a16dc5d29dccd17266530b67a1e930e7b">TimingSimpleCPU::DcachePort::DcachePort</a></div><div class="ttdeci">DcachePort(TimingSimpleCPU *_cpu)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2timing_8hh_source.html#l00218">timing.hh:218</a></div></div>
<div class="ttc" id="classThreadContext_html"><div class="ttname"><a href="classThreadContext.html">ThreadContext</a></div><div class="ttdoc">ThreadContext is the external interface to all thread state for anything outside of the CPU...</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2thread__context_8hh_source.html#l00092">thread_context.hh:92</a></div></div>
<div class="ttc" id="classstd_1_1vector_html"><div class="ttname"><a href="classstd_1_1vector.html">std::vector&lt; bool &gt;</a></div></div>
<div class="ttc" id="classTimingSimpleCPU_html_a0c129ac0ae530cfd2fe59b57b2b54e6e"><div class="ttname"><a href="classTimingSimpleCPU.html#a0c129ac0ae530cfd2fe59b57b2b54e6e">TimingSimpleCPU::completeIfetch</a></div><div class="ttdeci">void completeIfetch(PacketPtr)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2timing_8cc_source.html#l00774">timing.cc:774</a></div></div>
<div class="ttc" id="classTimingSimpleCPU_html_a373a41ca6590e0d4b93b657b020f1248"><div class="ttname"><a href="classTimingSimpleCPU.html#a373a41ca6590e0d4b93b657b020f1248">TimingSimpleCPU::fetch</a></div><div class="ttdeci">void fetch()</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2timing_8cc_source.html#l00654">timing.cc:654</a></div></div>
<div class="ttc" id="classTimingSimpleCPU_html_a301edc44d56de82b7746cdd5078dd235"><div class="ttname"><a href="classTimingSimpleCPU.html#a301edc44d56de82b7746cdd5078dd235">TimingSimpleCPU::ifetch_pkt</a></div><div class="ttdeci">PacketPtr ifetch_pkt</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2timing_8hh_source.html#l00259">timing.hh:259</a></div></div>
<div class="ttc" id="classTimingSimpleCPU_html_a2b78d6fc545f3f3e41afa9be309b8116"><div class="ttname"><a href="classTimingSimpleCPU.html#a2b78d6fc545f3f3e41afa9be309b8116">TimingSimpleCPU::tryCompleteDrain</a></div><div class="ttdeci">bool tryCompleteDrain()</div><div class="ttdoc">Try to complete a drain request. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2timing_8cc_source.html#l00158">timing.cc:158</a></div></div>
<div class="ttc" id="classTimingSimpleCPU_1_1TimingCPUPort_html_a6a49a834d296d59f83dd4758e1f9cc3e"><div class="ttname"><a href="classTimingSimpleCPU_1_1TimingCPUPort.html#a6a49a834d296d59f83dd4758e1f9cc3e">TimingSimpleCPU::TimingCPUPort::retryRespEvent</a></div><div class="ttdeci">EventFunctionWrapper retryRespEvent</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2timing_8hh_source.html#l00183">timing.hh:183</a></div></div>
<div class="ttc" id="classTimingSimpleCPU_html_aadf6de56ab9835f54d265dc9b120fa7b"><div class="ttname"><a href="classTimingSimpleCPU.html#aadf6de56ab9835f54d265dc9b120fa7b">TimingSimpleCPU::buildSplitPacket</a></div><div class="ttdeci">void buildSplitPacket(PacketPtr &amp;pkt1, PacketPtr &amp;pkt2, const RequestPtr &amp;req1, const RequestPtr &amp;req2, const RequestPtr &amp;req, uint8_t *data, bool read)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2timing_8cc_source.html#l00387">timing.cc:387</a></div></div>
<div class="ttc" id="classTimingSimpleCPU_html_a02709219d614614ebcbeea9b8b841510"><div class="ttname"><a href="classTimingSimpleCPU.html#a02709219d614614ebcbeea9b8b841510">TimingSimpleCPU::buildPacket</a></div><div class="ttdeci">PacketPtr buildPacket(const RequestPtr &amp;req, bool read)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2timing_8cc_source.html#l00381">timing.cc:381</a></div></div>
<div class="ttc" id="classTimingSimpleCPU_1_1FetchTranslation_html_ab8bf7cdb3f64b956ad2a2e6174a84f61"><div class="ttname"><a href="classTimingSimpleCPU_1_1FetchTranslation.html#ab8bf7cdb3f64b956ad2a2e6174a84f61">TimingSimpleCPU::FetchTranslation::markDelayed</a></div><div class="ttdeci">void markDelayed()</div><div class="ttdoc">Signal that the translation has been delayed due to a hw page table walk. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2timing_8hh_source.html#l00120">timing.hh:120</a></div></div>
<div class="ttc" id="classTimingSimpleCPU_1_1SplitMainSenderState_html_a1428a7d7c1e0f1999400ac67d4e1e905"><div class="ttname"><a href="classTimingSimpleCPU_1_1SplitMainSenderState.html#a1428a7d7c1e0f1999400ac67d4e1e905">TimingSimpleCPU::SplitMainSenderState::fragments</a></div><div class="ttdeci">PacketPtr fragments[2]</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2timing_8hh_source.html#l00076">timing.hh:76</a></div></div>
<div class="ttc" id="classEvent_html_a354f9f5eecdc5667d8112fa1307bcc82"><div class="ttname"><a href="classEvent.html#a354f9f5eecdc5667d8112fa1307bcc82">Event::scheduled</a></div><div class="ttdeci">bool scheduled() const</div><div class="ttdoc">Determine if the current event is scheduled. </div><div class="ttdef"><b>Definition:</b> <a href="eventq_8hh_source.html#l00385">eventq.hh:385</a></div></div>
<div class="ttc" id="classTimingSimpleCPU_html_a218fcc5db3ca50ae020fc7616a6b5e1c"><div class="ttname"><a href="classTimingSimpleCPU.html#a218fcc5db3ca50ae020fc7616a6b5e1c">TimingSimpleCPU::sendSplitData</a></div><div class="ttdeci">void sendSplitData(const RequestPtr &amp;req1, const RequestPtr &amp;req2, const RequestPtr &amp;req, uint8_t *data, bool read)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2timing_8cc_source.html#l00325">timing.cc:325</a></div></div>
<div class="ttc" id="classTimingSimpleCPU_1_1SplitMainSenderState_html"><div class="ttname"><a href="classTimingSimpleCPU_1_1SplitMainSenderState.html">TimingSimpleCPU::SplitMainSenderState</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2timing_8hh_source.html#l00072">timing.hh:72</a></div></div>
<div class="ttc" id="classTimingSimpleCPU_1_1SplitFragmentSenderState_html_a2c55068439e8c1f8e9117545c0437729"><div class="ttname"><a href="classTimingSimpleCPU_1_1SplitFragmentSenderState.html#a2c55068439e8c1f8e9117545c0437729">TimingSimpleCPU::SplitFragmentSenderState::bigPkt</a></div><div class="ttdeci">PacketPtr bigPkt</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2timing_8hh_source.html#l00097">timing.hh:97</a></div></div>
<div class="ttc" id="classBaseSimpleCPU_html_a11b0e96158af07c6e2edfe028774238ca84c8af944b2ef29375b90043bbf68de9"><div class="ttname"><a href="classBaseSimpleCPU.html#a11b0e96158af07c6e2edfe028774238ca84c8af944b2ef29375b90043bbf68de9">BaseSimpleCPU::Running</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2base_8hh_source.html#l00113">base.hh:113</a></div></div>
<div class="ttc" id="classTimingSimpleCPU_html_a51665341ec39a569e8ee052fd6d7ad9f"><div class="ttname"><a href="classTimingSimpleCPU.html#a51665341ec39a569e8ee052fd6d7ad9f">TimingSimpleCPU::writeMem</a></div><div class="ttdeci">Fault writeMem(uint8_t *data, unsigned size, Addr addr, Request::Flags flags, uint64_t *res, const std::vector&lt; bool &gt; &amp;byteEnable=std::vector&lt; bool &gt;()) override</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2timing_8cc_source.html#l00497">timing.cc:497</a></div></div>
<div class="ttc" id="classFlags_html"><div class="ttname"><a href="classFlags.html">Flags&lt; FlagsType &gt;</a></div></div>
<div class="ttc" id="base_2types_8hh_html_a5c8ed81b7d238c9083e1037ba6d61643"><div class="ttname"><a href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a></div><div class="ttdeci">uint64_t Tick</div><div class="ttdoc">Tick count type. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00063">types.hh:63</a></div></div>
<div class="ttc" id="classTimingSimpleCPU_html_a316de89be7b821f4f35de1008e828aad"><div class="ttname"><a href="classTimingSimpleCPU.html#a316de89be7b821f4f35de1008e828aad">TimingSimpleCPU::handleReadPacket</a></div><div class="ttdeci">bool handleReadPacket(PacketPtr pkt)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2timing_8cc_source.html#l00259">timing.cc:259</a></div></div>
<div class="ttc" id="base_2types_8hh_html_acd8959954ccfa9c2fa52d5f65f90e270"><div class="ttname"><a href="base_2types_8hh.html#acd8959954ccfa9c2fa52d5f65f90e270">AtomicOpFunctorPtr</a></div><div class="ttdeci">std::unique_ptr&lt; AtomicOpFunctor &gt; AtomicOpFunctorPtr</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00262">types.hh:262</a></div></div>
<div class="ttc" id="classTimingSimpleCPU_html_a2472d0c98117c69616ba521f740f290f"><div class="ttname"><a href="classTimingSimpleCPU.html#a2472d0c98117c69616ba521f740f290f">TimingSimpleCPU::fetchTranslation</a></div><div class="ttdeci">FetchTranslation fetchTranslation</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2timing_8hh_source.html#l00133">timing.hh:133</a></div></div>
<div class="ttc" id="classTimingSimpleCPU_1_1SplitFragmentSenderState_html_a4b9be6cc21703cb2b124770c7ebe4edf"><div class="ttname"><a href="classTimingSimpleCPU_1_1SplitFragmentSenderState.html#a4b9be6cc21703cb2b124770c7ebe4edf">TimingSimpleCPU::SplitFragmentSenderState::SplitFragmentSenderState</a></div><div class="ttdeci">SplitFragmentSenderState(PacketPtr _bigPkt, int _index)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2timing_8hh_source.html#l00094">timing.hh:94</a></div></div>
<div class="ttc" id="structTimingSimpleCPU_1_1TimingCPUPort_1_1TickEvent_html_a3c5be220264a492be9231499b874bcaa"><div class="ttname"><a href="structTimingSimpleCPU_1_1TimingCPUPort_1_1TickEvent.html#a3c5be220264a492be9231499b874bcaa">TimingSimpleCPU::TimingCPUPort::TickEvent::TickEvent</a></div><div class="ttdeci">TickEvent(TimingSimpleCPU *_cpu)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2timing_8hh_source.html#l00178">timing.hh:178</a></div></div>
<div class="ttc" id="classTimingSimpleCPU_html_a7713b8ed8d51f0256386f4bdb4ae0d1f"><div class="ttname"><a href="classTimingSimpleCPU.html#a7713b8ed8d51f0256386f4bdb4ae0d1f">TimingSimpleCPU::translationFault</a></div><div class="ttdeci">void translationFault(const Fault &amp;fault)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2timing_8cc_source.html#l00362">timing.cc:362</a></div></div>
<div class="ttc" id="classTimingSimpleCPU_html_ab24663754ffaeec8599c288a162c6198"><div class="ttname"><a href="classTimingSimpleCPU.html#ab24663754ffaeec8599c288a162c6198">TimingSimpleCPU::takeOverFrom</a></div><div class="ttdeci">void takeOverFrom(BaseCPU *oldCPU) override</div><div class="ttdoc">Load the state of a CPU from the previous CPU object, invoked on all new CPUs that are about to be sw...</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2timing_8cc_source.html#l00192">timing.cc:192</a></div></div>
<div class="ttc" id="classTimingSimpleCPU_html_a4ddd0acfb2968d46011f959b540cd847"><div class="ttname"><a href="classTimingSimpleCPU.html#a4ddd0acfb2968d46011f959b540cd847">TimingSimpleCPU::getDataPort</a></div><div class="ttdeci">Port &amp; getDataPort() override</div><div class="ttdoc">Return a reference to the data port. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2timing_8hh_source.html#l00267">timing.hh:267</a></div></div>
<div class="ttc" id="classTimingSimpleCPU_html_a1ee824b6807235ef980cb032fe873d9b"><div class="ttname"><a href="classTimingSimpleCPU.html#a1ee824b6807235ef980cb032fe873d9b">TimingSimpleCPU::sendFetch</a></div><div class="ttdeci">void sendFetch(const Fault &amp;fault, const RequestPtr &amp;req, ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2timing_8cc_source.html#l00697">timing.cc:697</a></div></div>
<div class="ttc" id="classTimingSimpleCPU_1_1TimingCPUPort_html_a833336b665250268a3eacc1dd1a2e0d5"><div class="ttname"><a href="classTimingSimpleCPU_1_1TimingCPUPort.html#a833336b665250268a3eacc1dd1a2e0d5">TimingSimpleCPU::TimingCPUPort::cpu</a></div><div class="ttdeci">TimingSimpleCPU * cpu</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2timing_8hh_source.html#l00171">timing.hh:171</a></div></div>
<div class="ttc" id="classBaseSimpleCPU_html_a10a9927ef33b83d6cd4dbb90f2862181"><div class="ttname"><a href="classBaseSimpleCPU.html#a10a9927ef33b83d6cd4dbb90f2862181">BaseSimpleCPU::_status</a></div><div class="ttdeci">Status _status</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2base_8hh_source.html#l00125">base.hh:125</a></div></div>
<div class="ttc" id="classSimpleExecContext_html_a26c815063cd41f10d1de46da0808d22f"><div class="ttname"><a href="classSimpleExecContext.html#a26c815063cd41f10d1de46da0808d22f">SimpleExecContext::thread</a></div><div class="ttdeci">SimpleThread * thread</div><div class="ttdef"><b>Definition:</b> <a href="simple_2exec__context_8hh_source.html#l00068">exec_context.hh:68</a></div></div>
<div class="ttc" id="base_2types_8hh_html_af1bb03d6a4ee096394a6749f0a169232"><div class="ttname"><a href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a></div><div class="ttdeci">uint64_t Addr</div><div class="ttdoc">Address type This will probably be moved somewhere else in the near future. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00142">types.hh:142</a></div></div>
<div class="ttc" id="classSimObject_html_ac6bf42a0c7d51f21477fc064f75178c1"><div class="ttname"><a href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">SimObject::name</a></div><div class="ttdeci">virtual const std::string name() const</div><div class="ttdef"><b>Definition:</b> <a href="sim__object_8hh_source.html#l00120">sim_object.hh:120</a></div></div>
<div class="ttc" id="classPacket_html"><div class="ttname"><a href="classPacket.html">Packet</a></div><div class="ttdoc">A Packet is used to encapsulate a transfer between two objects in the memory system (e...</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00255">packet.hh:255</a></div></div>
<div class="ttc" id="structTimingSimpleCPU_1_1IcachePort_1_1ITickEvent_html_a7fcf938ff0aee912997c3f846f97698c"><div class="ttname"><a href="structTimingSimpleCPU_1_1IcachePort_1_1ITickEvent.html#a7fcf938ff0aee912997c3f846f97698c">TimingSimpleCPU::IcachePort::ITickEvent::ITickEvent</a></div><div class="ttdeci">ITickEvent(TimingSimpleCPU *_cpu)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2timing_8hh_source.html#l00204">timing.hh:204</a></div></div>
<div class="ttc" id="classTimingSimpleCPU_html_ae30f1d8374e0ec67a9d67ecd2feef1d7"><div class="ttname"><a href="classTimingSimpleCPU.html#ae30f1d8374e0ec67a9d67ecd2feef1d7">TimingSimpleCPU::threadSnoop</a></div><div class="ttdeci">void threadSnoop(PacketPtr pkt, ThreadID sender)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2timing_8cc_source.html#l00614">timing.cc:614</a></div></div>
<div class="ttc" id="classTimingSimpleCPU_html_a11dde4fcce57b5a30a88b58a3aee3f14"><div class="ttname"><a href="classTimingSimpleCPU.html#a11dde4fcce57b5a30a88b58a3aee3f14">TimingSimpleCPU::fetchEvent</a></div><div class="ttdeci">EventFunctionWrapper fetchEvent</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2timing_8hh_source.html#l00327">timing.hh:327</a></div></div>
<div class="ttc" id="classTimingSimpleCPU_1_1SplitMainSenderState_html_af554a990df7f0f2fd00088f8e300a83c"><div class="ttname"><a href="classTimingSimpleCPU_1_1SplitMainSenderState.html#af554a990df7f0f2fd00088f8e300a83c">TimingSimpleCPU::SplitMainSenderState::getPendingFragment</a></div><div class="ttdeci">int getPendingFragment()</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2timing_8hh_source.html#l00079">timing.hh:79</a></div></div>
<div class="ttc" id="structPacket_1_1SenderState_html"><div class="ttname"><a href="structPacket_1_1SenderState.html">Packet::SenderState</a></div><div class="ttdoc">A virtual base opaque structure used to hold state associated with the packet (e.g., an MSHR), specific to a SimObject that sees the packet. </div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00403">packet.hh:403</a></div></div>
<div class="ttc" id="classTimingSimpleCPU_html_af91b2ea7302c2aef2f7c29bebb64e209"><div class="ttname"><a href="classTimingSimpleCPU.html#af91b2ea7302c2aef2f7c29bebb64e209">TimingSimpleCPU::activateContext</a></div><div class="ttdeci">void activateContext(ThreadID thread_num) override</div><div class="ttdoc">Notify the CPU that the indicated context is now active. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2timing_8cc_source.html#l00209">timing.cc:209</a></div></div>
<div class="ttc" id="structTimingSimpleCPU_1_1IcachePort_1_1ITickEvent_html_adb95453ca616426d7d1e86a34f3ae301"><div class="ttname"><a href="structTimingSimpleCPU_1_1IcachePort_1_1ITickEvent.html#adb95453ca616426d7d1e86a34f3ae301">TimingSimpleCPU::IcachePort::ITickEvent::description</a></div><div class="ttdeci">const char * description() const</div><div class="ttdoc">Return a C string describing the event. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2timing_8hh_source.html#l00207">timing.hh:207</a></div></div>
<div class="ttc" id="classTimingSimpleCPU_html_ad2c2c9b106f775adcf5c603676403083"><div class="ttname"><a href="classTimingSimpleCPU.html#ad2c2c9b106f775adcf5c603676403083">TimingSimpleCPU::~TimingSimpleCPU</a></div><div class="ttdeci">virtual ~TimingSimpleCPU()</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2timing_8cc_source.html#l00089">timing.cc:89</a></div></div>
<div class="ttc" id="classBaseSimpleCPU_html_a11b0e96158af07c6e2edfe028774238cad1cc4e6177194e6ec880aa5ab52292c1"><div class="ttname"><a href="classBaseSimpleCPU.html#a11b0e96158af07c6e2edfe028774238cad1cc4e6177194e6ec880aa5ab52292c1">BaseSimpleCPU::ITBWaitResponse</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2base_8hh_source.html#l00115">base.hh:115</a></div></div>
<div class="ttc" id="classBaseTLB_html_a26b67ef35b9f92e337acf48571c7585e"><div class="ttname"><a href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585e">BaseTLB::Mode</a></div><div class="ttdeci">Mode</div><div class="ttdef"><b>Definition:</b> <a href="generic_2tlb_8hh_source.html#l00059">tlb.hh:59</a></div></div>
<div class="ttc" id="classTimingSimpleCPU_1_1FetchTranslation_html"><div class="ttname"><a href="classTimingSimpleCPU_1_1FetchTranslation.html">TimingSimpleCPU::FetchTranslation</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2timing_8hh_source.html#l00109">timing.hh:109</a></div></div>
<div class="ttc" id="classTimingSimpleCPU_1_1FetchTranslation_html_aa5663000ea19fa8198ae012252e542cd"><div class="ttname"><a href="classTimingSimpleCPU_1_1FetchTranslation.html#aa5663000ea19fa8198ae012252e542cd">TimingSimpleCPU::FetchTranslation::FetchTranslation</a></div><div class="ttdeci">FetchTranslation(TimingSimpleCPU *_cpu)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2timing_8hh_source.html#l00115">timing.hh:115</a></div></div>
<div class="ttc" id="base_2types_8hh_html_ab39b1a4f9dad884694c7a74ed69e6a6b"><div class="ttname"><a href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a></div><div class="ttdeci">int16_t ThreadID</div><div class="ttdoc">Thread index/ID type. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00227">types.hh:227</a></div></div>
<div class="ttc" id="classTimingSimpleCPU_html_a6720453dc563eec9ae30c5359bb4ba58"><div class="ttname"><a href="classTimingSimpleCPU.html#a6720453dc563eec9ae30c5359bb4ba58">TimingSimpleCPU::previousCycle</a></div><div class="ttdeci">Cycles previousCycle</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2timing_8hh_source.html#l00262">timing.hh:262</a></div></div>
<div class="ttc" id="structTimingSimpleCPU_1_1TimingCPUPort_1_1TickEvent_html_a24c9302dc1bddfd42af5498b6cfb018f"><div class="ttname"><a href="structTimingSimpleCPU_1_1TimingCPUPort_1_1TickEvent.html#a24c9302dc1bddfd42af5498b6cfb018f">TimingSimpleCPU::TimingCPUPort::TickEvent::description</a></div><div class="ttdeci">const char * description() const</div><div class="ttdoc">Return a C string describing the event. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2timing_8hh_source.html#l00179">timing.hh:179</a></div></div>
<div class="ttc" id="classPacket_html_ad1dd4fa4370e508806fe4a8253a0ad12"><div class="ttname"><a href="classPacket.html#ad1dd4fa4370e508806fe4a8253a0ad12">Packet::senderState</a></div><div class="ttdeci">SenderState * senderState</div><div class="ttdoc">This packet&amp;#39;s sender state. </div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00480">packet.hh:480</a></div></div>
<div class="ttc" id="classEvent_html"><div class="ttname"><a href="classEvent.html">Event</a></div><div class="ttdef"><b>Definition:</b> <a href="eventq_8hh_source.html#l00189">eventq.hh:189</a></div></div>
<div class="ttc" id="classEventFunctionWrapper_html"><div class="ttname"><a href="classEventFunctionWrapper.html">EventFunctionWrapper</a></div><div class="ttdef"><b>Definition:</b> <a href="eventq_8hh_source.html#l00819">eventq.hh:819</a></div></div>
<div class="ttc" id="classBaseTLB_1_1Translation_html"><div class="ttname"><a href="classBaseTLB_1_1Translation.html">BaseTLB::Translation</a></div><div class="ttdef"><b>Definition:</b> <a href="generic_2tlb_8hh_source.html#l00061">tlb.hh:61</a></div></div>
<div class="ttc" id="structTimingSimpleCPU_1_1DcachePort_1_1DTickEvent_html_ae04661ff33a420cb82ded3cc267d8973"><div class="ttname"><a href="structTimingSimpleCPU_1_1DcachePort_1_1DTickEvent.html#ae04661ff33a420cb82ded3cc267d8973">TimingSimpleCPU::DcachePort::DTickEvent::DTickEvent</a></div><div class="ttdeci">DTickEvent(TimingSimpleCPU *_cpu)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2timing_8hh_source.html#l00244">timing.hh:244</a></div></div>
<div class="ttc" id="classTimingSimpleCPU_html_a1b2b159bb8f5746ecf57e669276f51fe"><div class="ttname"><a href="classTimingSimpleCPU.html#a1b2b159bb8f5746ecf57e669276f51fe">TimingSimpleCPU::advanceInst</a></div><div class="ttdeci">void advanceInst(const Fault &amp;fault)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2timing_8cc_source.html#l00729">timing.cc:729</a></div></div>
<div class="ttc" id="structTimingSimpleCPU_1_1TimingCPUPort_1_1TickEvent_html_adee361aaf0af5a7b4fd077d8c0b664d4"><div class="ttname"><a href="structTimingSimpleCPU_1_1TimingCPUPort_1_1TickEvent.html#adee361aaf0af5a7b4fd077d8c0b664d4">TimingSimpleCPU::TimingCPUPort::TickEvent::cpu</a></div><div class="ttdeci">TimingSimpleCPU * cpu</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2timing_8hh_source.html#l00176">timing.hh:176</a></div></div>
<div class="ttc" id="classBaseSimpleCPU_html_a43ba4440d9215c866ba5365109d619f8"><div class="ttname"><a href="classBaseSimpleCPU.html#a43ba4440d9215c866ba5365109d619f8">BaseSimpleCPU::threadInfo</a></div><div class="ttdeci">std::vector&lt; SimpleExecContext * &gt; threadInfo</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2base_8hh_source.html#l00102">base.hh:102</a></div></div>
<div class="ttc" id="classSimpleThread_html_a369f26aa22c2840ca057533013f3fab4"><div class="ttname"><a href="classSimpleThread.html#a369f26aa22c2840ca057533013f3fab4">SimpleThread::microPC</a></div><div class="ttdeci">MicroPC microPC() const override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00563">simple_thread.hh:563</a></div></div>
<div class="ttc" id="classBaseCPU_html"><div class="ttname"><a href="classBaseCPU.html">BaseCPU</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu__dummy_8hh_source.html#l00045">cpu_dummy.hh:45</a></div></div>
<div class="ttc" id="classTimingSimpleCPU_html_a4e18f57223e34a721dad2b97800a0e49"><div class="ttname"><a href="classTimingSimpleCPU.html#a4e18f57223e34a721dad2b97800a0e49">TimingSimpleCPU::icachePort</a></div><div class="ttdeci">IcachePort icachePort</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2timing_8hh_source.html#l00256">timing.hh:256</a></div></div>
<div class="ttc" id="classEventManager_html_a749a10828b2dd5017a2582960d04e400"><div class="ttname"><a href="classEventManager.html#a749a10828b2dd5017a2582960d04e400">EventManager::schedule</a></div><div class="ttdeci">void schedule(Event &amp;event, Tick when)</div><div class="ttdef"><b>Definition:</b> <a href="eventq_8hh_source.html#l00744">eventq.hh:744</a></div></div>
<div class="ttc" id="classTimingSimpleCPU_html_ae2a901d0780bc7c51aa44f45b6f91851"><div class="ttname"><a href="classTimingSimpleCPU.html#ae2a901d0780bc7c51aa44f45b6f91851">TimingSimpleCPU::finishTranslation</a></div><div class="ttdeci">void finishTranslation(WholeTranslationState *state)</div><div class="ttdoc">Finish a DTB translation. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2timing_8cc_source.html#l00628">timing.cc:628</a></div></div>
<div class="ttc" id="classTimingSimpleCPU_html_ad55d3cb57daeae4db0558d85e6b91a17"><div class="ttname"><a href="classTimingSimpleCPU.html#ad55d3cb57daeae4db0558d85e6b91a17">TimingSimpleCPU::completeDataAccess</a></div><div class="ttdeci">void completeDataAccess(PacketPtr pkt)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2timing_8cc_source.html#l00878">timing.cc:878</a></div></div>
<div class="ttc" id="structTimingSimpleCPU_1_1IprEvent_html_a2515820182f9b3b55e768f355f37ae97"><div class="ttname"><a href="structTimingSimpleCPU_1_1IprEvent.html#a2515820182f9b3b55e768f355f37ae97">TimingSimpleCPU::IprEvent::cpu</a></div><div class="ttdeci">TimingSimpleCPU * cpu</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2timing_8hh_source.html#l00331">timing.hh:331</a></div></div>
<div class="ttc" id="classTimingSimpleCPU_html_a38834333bf7f391f9c09c2f769040eb3"><div class="ttname"><a href="classTimingSimpleCPU.html#a38834333bf7f391f9c09c2f769040eb3">TimingSimpleCPU::drain</a></div><div class="ttdeci">DrainState drain() override</div><div class="ttdoc">Notify an object that it needs to drain its state. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2timing_8cc_source.html#l00094">timing.cc:94</a></div></div>
<div class="ttc" id="classTimingSimpleCPU_html_a10f37352b797b67ef9e51644a8ba76bb"><div class="ttname"><a href="classTimingSimpleCPU.html#a10f37352b797b67ef9e51644a8ba76bb">TimingSimpleCPU::TimingSimpleCPU</a></div><div class="ttdeci">TimingSimpleCPU(TimingSimpleCPUParams *params)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2timing_8cc_source.html#l00079">timing.cc:79</a></div></div>
<div class="ttc" id="namespaceArmISA_html_aff45985b1b166a9f9a61198992af819f"><div class="ttname"><a href="namespaceArmISA.html#aff45985b1b166a9f9a61198992af819f">ArmISA::t</a></div><div class="ttdeci">Bitfield&lt; 5 &gt; t</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00070">miscregs_types.hh:70</a></div></div>
<div class="ttc" id="classBaseSimpleCPU_html"><div class="ttname"><a href="classBaseSimpleCPU.html">BaseSimpleCPU</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2base_8hh_source.html#l00084">base.hh:84</a></div></div>
<div class="ttc" id="classTimingSimpleCPU_1_1FetchTranslation_html_a52e0a293d458cf8059cadb140cb49533"><div class="ttname"><a href="classTimingSimpleCPU_1_1FetchTranslation.html#a52e0a293d458cf8059cadb140cb49533">TimingSimpleCPU::FetchTranslation::cpu</a></div><div class="ttdeci">TimingSimpleCPU * cpu</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2timing_8hh_source.html#l00112">timing.hh:112</a></div></div>
<div class="ttc" id="structTimingSimpleCPU_1_1IprEvent_html"><div class="ttname"><a href="structTimingSimpleCPU_1_1IprEvent.html">TimingSimpleCPU::IprEvent</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2timing_8hh_source.html#l00329">timing.hh:329</a></div></div>
<div class="ttc" id="cpu_2simple_2base_8hh_html"><div class="ttname"><a href="cpu_2simple_2base_8hh.html">base.hh</a></div></div>
<div class="ttc" id="classTimingSimpleCPU_html_ac1e06da081441716c9d04328ad4a26cd"><div class="ttname"><a href="classTimingSimpleCPU.html#ac1e06da081441716c9d04328ad4a26cd">TimingSimpleCPU::printAddr</a></div><div class="ttdeci">void printAddr(Addr a)</div><div class="ttdoc">Print state of address in memory system via PrintReq (for debugging). </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2timing_8cc_source.html#l01068">timing.cc:1068</a></div></div>
<div class="ttc" id="translation_8hh_html"><div class="ttname"><a href="translation_8hh.html">translation.hh</a></div></div>
<div class="ttc" id="classTimingSimpleCPU_html_affff73a6939f5c4826b5b6424e7c3e4b"><div class="ttname"><a href="classTimingSimpleCPU.html#affff73a6939f5c4826b5b6424e7c3e4b">TimingSimpleCPU::initiateMemRead</a></div><div class="ttdeci">Fault initiateMemRead(Addr addr, unsigned size, Request::Flags flags, const std::vector&lt; bool &gt; &amp;byteEnable=std::vector&lt; bool &gt;()) override</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2timing_8cc_source.html#l00419">timing.cc:419</a></div></div>
<div class="ttc" id="circlebuf_8test_8cc_html_ac89b5786f65419c30c7a97e2d5c40fe9"><div class="ttname"><a href="circlebuf_8test_8cc.html#ac89b5786f65419c30c7a97e2d5c40fe9">data</a></div><div class="ttdeci">const char data[]</div><div class="ttdef"><b>Definition:</b> <a href="circlebuf_8test_8cc_source.html#l00044">circlebuf.test.cc:44</a></div></div>
<div class="ttc" id="classTimingSimpleCPU_1_1DcachePort_html_a004328cc9b6a909deec21e25f2128307"><div class="ttname"><a href="classTimingSimpleCPU_1_1DcachePort.html#a004328cc9b6a909deec21e25f2128307">TimingSimpleCPU::DcachePort::tickEvent</a></div><div class="ttdeci">DTickEvent tickEvent</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2timing_8hh_source.html#l00250">timing.hh:250</a></div></div>
<div class="ttc" id="base_2types_8hh_html_afbdce43497ec3a10ccb2d2141fb1def1"><div class="ttname"><a href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a></div><div class="ttdeci">std::shared_ptr&lt; FaultBase &gt; Fault</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00240">types.hh:240</a></div></div>
<div class="ttc" id="classBaseCPU_html_a258986ef5de8019c07bc338f1254e671"><div class="ttname"><a href="classBaseCPU.html#a258986ef5de8019c07bc338f1254e671">BaseCPU::params</a></div><div class="ttdeci">const Params * params() const</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2base_8hh_source.html#l00311">base.hh:311</a></div></div>
<div class="ttc" id="classTimingSimpleCPU_html_ac1f11a826a947e66a83b4adfb6595cb7"><div class="ttname"><a href="classTimingSimpleCPU.html#ac1f11a826a947e66a83b4adfb6595cb7">TimingSimpleCPU::drainResume</a></div><div class="ttdeci">void drainResume() override</div><div class="ttdoc">Resume execution after a successful drain. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2timing_8cc_source.html#l00121">timing.cc:121</a></div></div>
<div class="ttc" id="classTimingSimpleCPU_html"><div class="ttname"><a href="classTimingSimpleCPU.html">TimingSimpleCPU</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2timing_8hh_source.html#l00051">timing.hh:51</a></div></div>
<div class="ttc" id="classTimingSimpleCPU_html_a4e358c97bb2fe8f83e81200050846250"><div class="ttname"><a href="classTimingSimpleCPU.html#a4e358c97bb2fe8f83e81200050846250">TimingSimpleCPU::handleWritePacket</a></div><div class="ttdeci">bool handleWritePacket()</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2timing_8cc_source.html#l00475">timing.cc:475</a></div></div>
<div class="ttc" id="classTimingSimpleCPU_1_1IcachePort_html_ae3103e96046c36c70f06e7e4d991cd9f"><div class="ttname"><a href="classTimingSimpleCPU_1_1IcachePort.html#ae3103e96046c36c70f06e7e4d991cd9f">TimingSimpleCPU::IcachePort::tickEvent</a></div><div class="ttdeci">ITickEvent tickEvent</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2timing_8hh_source.html#l00210">timing.hh:210</a></div></div>
<div class="ttc" id="classTimingSimpleCPU_html_a0eb2cfd603c263fef9f962d070338b8a"><div class="ttname"><a href="classTimingSimpleCPU.html#a0eb2cfd603c263fef9f962d070338b8a">TimingSimpleCPU::isSquashed</a></div><div class="ttdeci">bool isSquashed() const</div><div class="ttdoc">This function is used by the page table walker to determine if it could translate the a pending reque...</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2timing_8hh_source.html#l00311">timing.hh:311</a></div></div>
<div class="ttc" id="structTimingSimpleCPU_1_1DcachePort_1_1DTickEvent_html_ac63b3b65a838feb0af837c7a29fef188"><div class="ttname"><a href="structTimingSimpleCPU_1_1DcachePort_1_1DTickEvent.html#ac63b3b65a838feb0af837c7a29fef188">TimingSimpleCPU::DcachePort::DTickEvent::description</a></div><div class="ttdeci">const char * description() const</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2timing_8hh_source.html#l00247">timing.hh:247</a></div></div>
<div class="ttc" id="classTimingSimpleCPU_1_1SplitFragmentSenderState_html"><div class="ttname"><a href="classTimingSimpleCPU_1_1SplitFragmentSenderState.html">TimingSimpleCPU::SplitFragmentSenderState</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2timing_8hh_source.html#l00091">timing.hh:91</a></div></div>
<div class="ttc" id="classTimingSimpleCPU_html_a8097bc532196d3457723720711ad0b1f"><div class="ttname"><a href="classTimingSimpleCPU.html#a8097bc532196d3457723720711ad0b1f">TimingSimpleCPU::updateCycleCounts</a></div><div class="ttdeci">void updateCycleCounts()</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2timing_8cc_source.html#l00937">timing.cc:937</a></div></div>
<div class="ttc" id="classTimingSimpleCPU_1_1SplitFragmentSenderState_html_a839fc67293def54d4657b5b3d2b364b0"><div class="ttname"><a href="classTimingSimpleCPU_1_1SplitFragmentSenderState.html#a839fc67293def54d4657b5b3d2b364b0">TimingSimpleCPU::SplitFragmentSenderState::index</a></div><div class="ttdeci">int index</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2timing_8hh_source.html#l00098">timing.hh:98</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:07 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
