# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_h1_comb.srcs/sim_1/new/h1_comb.vhd" \

# Do not sort compile order
nosort
