v 20110115 2
C 0 0 0 0 0 A3-sheet.sym
{
T 15400 1700 15 10 0 0 0 0 1
device=none
}
T 13400 400 5 10 1 1 0 0 1
revision=20180527
T 13400 100 5 10 1 1 0 0 1
author=Bert Timmerman
T 9500 100 5 10 1 1 0 0 1
page=01
T 9500 400 5 10 1 1 0 0 1
file=26.003.00.02.01.sch
T 11000 100 5 10 1 1 0 0 1
pages=01
T 9500 700 5 10 1 1 0 0 1
device=OCTAVE_FILTER
T 9500 900 5 10 1 1 0 0 1
comment=schematic
T 9500 1100 5 10 1 1 0 0 1
description=Octave Filter - Main board - Input stage (for simulation)
N 4000 6300 4000 6500 4
N 4000 6500 4400 6500 4
{
T 3900 6400 5 6 1 1 0 4 1
netname=1
}
N 4000 5100 4000 4900 4
N 4000 4900 6500 4900 4
{
T 3900 5000 5 6 1 1 0 4 1
netname=0
}
C 3900 4600 1 0 0 gnd-1.sym
L 10100 6700 10300 6900 3 0 0 0 -1 -1
B 10300 6900 600 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
C 3700 5100 1 0 0 vac-1.sym
{
T 4400 5750 5 10 1 1 0 0 1
refdes=VS
T 4400 5950 5 10 0 0 0 0 1
device=vac
T 4400 6150 5 10 0 0 0 0 1
footprint=none
}
N 5300 6500 6500 6500 4
{
T 5500 6600 5 6 1 1 0 4 1
netname=2
}
N 9300 6700 10100 6700 4
{
T 9500 6800 5 6 1 1 0 4 1
netname=3
}
L 3900 5100 4000 5000 3 0 0 0 -1 -1
L 4000 5000 3900 4900 3 0 0 0 -1 -1
L 3900 4900 3800 5000 3 0 0 0 -1 -1
L 3800 5000 3900 5100 3 0 0 0 -1 -1
L 4000 6400 3900 6500 3 0 0 0 -1 -1
L 3900 6500 3800 6400 3 0 0 0 -1 -1
L 3800 6400 3900 6300 3 0 0 0 -1 -1
L 3900 6300 4000 6400 3 0 0 0 -1 -1
L 5500 6500 5400 6600 3 0 0 0 -1 -1
L 5400 6600 5500 6700 3 0 0 0 -1 -1
L 5500 6700 5600 6600 3 0 0 0 -1 -1
L 5600 6600 5500 6500 3 0 0 0 -1 -1
L 9400 6800 9500 6700 3 0 0 0 -1 -1
L 9500 6700 9600 6800 3 0 0 0 -1 -1
L 9600 6800 9500 6900 3 0 0 0 -1 -1
L 9500 6900 9400 6800 3 0 0 0 -1 -1
C 5900 5300 1 90 0 resistor-2.sym
{
T 5550 5700 5 10 0 0 90 0 1
device=RESISTOR
T 5600 5500 5 10 1 1 90 0 1
refdes=R1
T 6100 5500 5 10 1 1 90 0 1
value=100k
}
N 5800 6200 5800 6500 4
N 5800 5300 5800 4900 4
N 7400 6500 8300 6500 4
{
T 7500 6600 5 6 1 1 0 4 1
netname=6
}
L 7400 6600 7500 6700 3 0 0 0 -1 -1
L 7500 6700 7600 6600 3 0 0 0 -1 -1
L 7600 6600 7500 6500 3 0 0 0 -1 -1
L 7500 6500 7400 6600 3 0 0 0 -1 -1
T 10400 7000 9 10 1 0 0 0 1
Vout
C 8300 7100 1 180 1 CA3140_pp.sym
{
T 9500 6900 5 10 0 0 180 6 1
device=OPAMP
T 7800 7500 5 10 1 1 0 0 1
refdes=XOP1
T 9500 6300 5 10 0 0 180 6 1
symversion=20110522
T 7800 7300 5 10 1 1 0 0 1
value=UA741
}
N 8800 7500 8800 7100 4
{
T 8900 7300 5 6 1 1 0 4 1
netname=5
}
L 8800 7300 8900 7400 3 0 0 0 -1 -1
L 8900 7400 9000 7300 3 0 0 0 -1 -1
L 9000 7300 8900 7200 3 0 0 0 -1 -1
L 8900 7200 8800 7300 3 0 0 0 -1 -1
C 8600 7500 1 0 0 vee-1.sym
N 8800 5900 8800 6300 4
{
T 8900 6100 5 6 1 1 0 4 1
netname=4
}
L 8800 6100 8900 6200 3 0 0 0 -1 -1
L 8900 6200 9000 6100 3 0 0 0 -1 -1
L 9000 6100 8900 6000 3 0 0 0 -1 -1
L 8900 6000 8800 6100 3 0 0 0 -1 -1
C 9000 5900 1 180 0 vcc-1.sym
C 4400 6300 1 0 0 capacitor-1.sym
{
T 4600 7000 5 10 0 0 0 0 1
device=CAPACITOR
T 4700 6800 5 10 1 1 0 0 1
refdes=C1
T 4600 7200 5 10 0 0 0 0 1
symversion=0.1
T 4700 6100 5 10 1 1 0 0 1
value=680nF
}
C 6500 6400 1 0 0 resistor-2.sym
{
T 6900 6750 5 10 0 0 0 0 1
device=RESISTOR
T 6700 6700 5 10 1 1 0 0 1
refdes=R2
T 6700 6200 5 10 1 1 0 0 1
value=10k
}
C 6500 4800 1 0 0 resistor-2.sym
{
T 6900 5150 5 10 0 0 0 0 1
device=RESISTOR
T 6700 5100 5 10 1 1 0 0 1
refdes=R4
T 6700 4600 5 10 1 1 0 0 1
value=4k7
}
N 8300 6900 8100 6900 4
N 8100 6900 8100 4900 4
N 7400 4900 10100 4900 4
{
T 8800 5000 5 7 1 1 0 4 1
netname=7
}
C 10200 5400 1 90 0 resistor-2.sym
{
T 9850 5800 5 10 0 0 90 0 1
device=RESISTOR
T 9900 5600 5 10 1 1 90 0 1
refdes=R3
T 10400 5600 5 10 1 1 90 0 1
value=47k
}
N 10100 5400 10100 4900 4
N 10100 6700 10100 6300 4
L 8700 5000 8800 5100 3 0 0 0 -1 -1
L 8800 5100 8900 5000 3 0 0 0 -1 -1
L 8900 5000 8800 4900 3 0 0 0 -1 -1
L 8800 4900 8700 5000 3 0 0 0 -1 -1
