Project Information                       d:\maxplus\projects\exp5\alu\alu.rpt

MAX+plus II Compiler Report File
Version 10.2 07/10/2002
Compiled: 06/28/2023 20:08:35

Copyright (C) 1988-2002 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful


ALU


** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir         Shareable
POF       Device          Pins    Pins     Pins     LCs  Expanders  % Utilized

alu       EPM7096LC68-7    31       17       0      80      75          83 %
alu1      EPM7096LC68-7    20       12       0      60      58          62 %
alu2      EPM7064LC68-7    21       20       0      57      55          89 %

TOTAL:                     72       49       0      197     188         76 %

User Pins:                 19       10       0  



Project Information                       d:\maxplus\projects\exp5\alu\alu.rpt

** PROJECT COMPILATION MESSAGES **

Error: Project does not fit in specified device(s)
Info: Trying to find new partition/fit after discarding assignments as requested with the Partitioner/Fitter Status dialog box


Project Information                       d:\maxplus\projects\exp5\alu\alu.rpt

** MULTIPLE PIN CONNECTIONS **


For node name 'S2'
Connect: {alu@55,       alu1@12,      alu2@15}

For node name 'S1'
Connect: {alu@10,       alu1@13,      alu2@33}

For node name 'S0'
Connect: {alu@9,        alu1@10,      alu2@36}

Connect: {alu2@59,      alu@45}

For node name '~2243~1'
Connect: {alu@36,       alu2@7}

For node name 'X7'
Connect: {alu2@30,      alu@68}

For node name '~2457~1'
Connect: {alu@23,       alu2@62}

Connect: {alu2@52,      alu@41}

For node name 'X6'
Connect: {alu2@40,      alu@4}

For node name '~2481~1'
Connect: {alu@33,       alu2@20}

For node name '~2262~1'
Connect: {alu2@19,      alu@5}

Connect: {alu2@57,      alu@50}

For node name 'X5'
Connect: {alu2@37,      alu@15}

For node name '~2505~1'
Connect: {alu@13,       alu2@22}

For node name '~2286~1'
Connect: {alu2@61,      alu@54}

Connect: {alu2@65,      alu@60}

For node name 'X4'
Connect: {alu2@8,       alu@7}

For node name '~2529~1'
Connect: {alu@32,       alu2@14}

For node name '~2310~1'
Connect: {alu2@54,      alu@8}

Connect: {alu2@23,      alu@65}

For node name '~2339~1'
Connect: {alu2@24,      alu@28}

For node name '~2338~1'
Connect: {alu2@18,      alu@51}

For node name '~2409~1'
Connect: {alu1@39,      alu@56,       alu2@12}

For node name '~2625~1'
Connect: {alu1@46,      alu2@27}

For node name '~2361~1'
Connect: {alu1@37,      alu@25,       alu2@9}

For node name '~2577~1'
Connect: {alu1@50,      alu2@47}

For node name '~2385~1'
Connect: {alu1@36,      alu@24,       alu2@10}

For node name '~2601~1'
Connect: {alu1@47,      alu2@25}

For node name '~2214~1'
Connect: {alu1@62,      alu@47,       alu2@5}

Connect: {alu2@50,      alu@62}

Connect: {alu2@41,      alu@18}

Connect: {alu2@46,      alu@49}

Connect: {alu2@45,      alu@44}

Connect: {alu2@44,      alu@39}

Connect: {alu2@39,      alu@61}

For node name '~2673~1'
Connect: {alu@22,       alu1@5}

For node name '~2697~1'
Connect: {alu@12,       alu1@7}

For node name '~2721~1'
Connect: {alu@52,       alu1@20}

For node name '~2745~1'
Connect: {alu@30,       alu1@19}

For node name '~2769~1'
Connect: {alu2@13,      alu1@18}

Connect: {alu2@29,      alu1@14}

Connect: {alu@37,       alu1@17}

Connect: {alu@57,       alu1@22}

Connect: {alu@20,       alu1@23}

Connect: {alu@59,       alu1@4}

Connect: {alu2@42,      alu1@15}


Project Information                       d:\maxplus\projects\exp5\alu\alu.rpt

** FILE HIERARCHY **



|lpm_add_sub:557|
|lpm_add_sub:557|addcore:adder|
|lpm_add_sub:557|addcore:adder|addcore:adder1|
|lpm_add_sub:557|addcore:adder|addcore:adder0|
|lpm_add_sub:557|altshift:result_ext_latency_ffs|
|lpm_add_sub:557|altshift:carry_ext_latency_ffs|
|lpm_add_sub:557|altshift:oflow_ext_latency_ffs|
|lpm_add_sub:874|
|lpm_add_sub:874|addcore:adder|
|lpm_add_sub:874|addcore:adder|addcore:adder1|
|lpm_add_sub:874|addcore:adder|addcore:adder0|
|lpm_add_sub:874|altshift:result_ext_latency_ffs|
|lpm_add_sub:874|altshift:carry_ext_latency_ffs|
|lpm_add_sub:874|altshift:oflow_ext_latency_ffs|
|lpm_add_sub:1130|
|lpm_add_sub:1130|addcore:adder|
|lpm_add_sub:1130|addcore:adder|addcore:adder1|
|lpm_add_sub:1130|addcore:adder|addcore:adder0|
|lpm_add_sub:1130|altshift:result_ext_latency_ffs|
|lpm_add_sub:1130|altshift:carry_ext_latency_ffs|
|lpm_add_sub:1130|altshift:oflow_ext_latency_ffs|
|lpm_add_sub:1377|
|lpm_add_sub:1377|addcore:adder|
|lpm_add_sub:1377|addcore:adder|addcore:adder1|
|lpm_add_sub:1377|addcore:adder|addcore:adder0|
|lpm_add_sub:1377|altshift:result_ext_latency_ffs|
|lpm_add_sub:1377|altshift:carry_ext_latency_ffs|
|lpm_add_sub:1377|altshift:oflow_ext_latency_ffs|
|lpm_add_sub:1685|
|lpm_add_sub:1685|addcore:adder|
|lpm_add_sub:1685|addcore:adder|addcore:adder1|
|lpm_add_sub:1685|addcore:adder|addcore:adder0|
|lpm_add_sub:1685|altshift:result_ext_latency_ffs|
|lpm_add_sub:1685|altshift:carry_ext_latency_ffs|
|lpm_add_sub:1685|altshift:oflow_ext_latency_ffs|
|lpm_add_sub:2002|
|lpm_add_sub:2002|addcore:adder|
|lpm_add_sub:2002|addcore:adder|addcore:adder1|
|lpm_add_sub:2002|addcore:adder|addcore:adder0|
|lpm_add_sub:2002|altshift:result_ext_latency_ffs|
|lpm_add_sub:2002|altshift:carry_ext_latency_ffs|
|lpm_add_sub:2002|altshift:oflow_ext_latency_ffs|


Device-Specific Information:              d:\maxplus\projects\exp5\alu\alu.rpt
alu

***** Logic for device 'alu' compiled without errors.




Device: EPM7096LC68-7

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF
    MultiVolt I/O                              = OFF



Device-Specific Information:              d:\maxplus\projects\exp5\alu\alu.rpt
alu

** ERROR SUMMARY **

Info: Chip 'alu' in device 'EPM7096LC68-7' has less than 20% of pins available for future logic changes -- if your project is likely to change, Altera recommends using a larger device
                                                                 
                 ~        ~                       ~        ~  ~  
                 2        2     V                 P        P  P  
                 3        2     C                 I     V  I  I  
                 1        6     C                 N     C  N  N  
                 0     G  2     I  G  G     G  G  0     C  0  0  
              S  ~  X  N  ~  X  N  N  N  X  N  N  0  Y  I  0  1  
              0  1  4  D  1  6  T  D  D  7  D  D  7  6  O  3  1  
            -----------------------------------------------------_ 
          /   9  8  7  6  5  4  3  2  1 68 67 66 65 64 63 62 61   | 
      S1 | 10                                                  60 | ~PIN006 
   VCCIO | 11                                                  59 | ~PIN016 
 ~2697~1 | 12                                                  58 | GND 
 ~2505~1 | 13                                                  57 | ~PIN014 
RESERVED | 14                                                  56 | ~2409~1 
      X5 | 15                                                  55 | S2 
     GND | 16                                                  54 | ~2286~1 
  ALOUT7 | 17                                                  53 | VCCIO 
 ~PIN004 | 18                  EPM7096LC68-7                   52 | ~2721~1 
  ALOUT6 | 19                                                  51 | ~2338~1 
 ~PIN015 | 20                                                  50 | ~PIN005 
   VCCIO | 21                                                  49 | ~PIN002 
 ~2673~1 | 22                                                  48 | GND 
 ~2457~1 | 23                                                  47 | ~2214~1 
 ~2385~1 | 24                                                  46 | Y4 
 ~2361~1 | 25                                                  45 | ~PIN001 
     GND | 26                                                  44 | ~PIN009 
         |_  27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43  _| 
           ------------------------------------------------------ 
              A  ~  A  ~  V  ~  ~  G  V  ~  ~  G  ~  Y  ~  Y  V  
              L  2  L  2  C  2  2  N  C  2  P  N  P  5  P  7  C  
              O  3  O  7  C  5  4  D  C  2  I  D  I     I     C  
              U  3  U  4  I  2  8     I  4  N     N     N     I  
              T  9  T  5  O  9  1     N  3  0     0     0     O  
              5  ~  4  ~     ~  ~     T  ~  1     1     0        
                 1     1     1  1        1  3     0     8        
                                                                 


N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:              d:\maxplus\projects\exp5\alu\alu.rpt
alu

** RESOURCE USAGE **

                                                Shareable     External
Logic Array Block     Logic Cells   I/O Pins    Expanders   Interconnect

A:     LC1 - LC16     7/16( 43%)   8/ 8(100%)  15/16( 93%)  26/36( 72%) 
B:    LC17 - LC32    13/16( 81%)   7/ 8( 87%)  16/16(100%)  32/36( 88%) 
C:    LC33 - LC48    15/16( 93%)   8/ 8(100%)  14/16( 87%)  25/36( 69%) 
D:    LC49 - LC64    15/16( 93%)   8/ 8(100%)  12/16( 75%)  27/36( 75%) 
E:    LC65 - LC80    14/16( 87%)   8/ 8(100%)  12/16( 75%)  27/36( 75%) 
F:    LC81 - LC96    16/16(100%)   8/ 8(100%)  16/16(100%)  28/36( 77%) 


Total dedicated input pins used:                 1/4      ( 25%)
Total I/O pins used:                            47/48     ( 97%)
Total logic cells used:                         80/96     ( 83%)
Total shareable expanders used:                 75/96     ( 78%)
Total Turbo logic cells used:                   80/96     ( 83%)
Total shareable expanders not available (n/a):  10/96     ( 10%)
Average fan-in:                                  7.86
Total fan-in:                                   629

Total input pins required:                      31
Total output pins required:                     17
Total bidirectional pins required:               0
Total logic cells required:                     80
Total flipflops required:                        0
Total product terms required:                  287
Total logic cells lending parallel expanders:    0
Total shareable expanders in database:          68

Synthesized logic cells:                        25/  96   ( 26%)



Device-Specific Information:              d:\maxplus\projects\exp5\alu\alu.rpt
alu

** INPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  45   (64)  (D)      INPUT    s          0      0   0    0    0    2    1  ~PIN001
  49   (69)  (E)      INPUT    s          0      0   0    0    0    1    1  ~PIN002
  62   (92)  (F)      INPUT    s          0      0   0    0    0    1    4  ~PIN003
  18   (25)  (B)      INPUT    s          0      0   0    0    0    1    4  ~PIN004
  50   (72)  (E)      INPUT    s          0      0   0    0    0    0    4  ~PIN005
  60   (88)  (F)      INPUT    s          0      0   0    0    0    0    4  ~PIN006
  65   (96)  (F)      INPUT    s          0      0   0    0    0    0    4  ~PIN007
  41   (57)  (D)      INPUT    s          0      0   0    0    0    0    2  ~PIN008
  44   (61)  (D)      INPUT    s          0      0   0    0    0    1    1  ~PIN009
  39   (53)  (D)      INPUT    s          0      0   0    0    0    1    1  ~PIN010
  61   (89)  (F)      INPUT    s          0      0   0    0    0    1    1  ~PIN011
   9    (8)  (A)      INPUT               0      0   0    0    0   16   55  S0
  10    (6)  (A)      INPUT               0      0   0    0    0   17   55  S1
  55   (80)  (E)      INPUT               0      0   0    0    0   16   55  S2
   7   (12)  (A)      INPUT               0      0   0    0    0    2   19  X4
  15   (29)  (B)      INPUT               0      0   0    0    0    2   16  X5
   4   (16)  (A)      INPUT               0      0   0    0    0    2   12  X6
  68      -   -       INPUT               0      0   0    0    0    3    8  X7
  46   (65)  (E)      INPUT               0      0   0    0    0    1    2  Y4
  40   (56)  (D)      INPUT               0      0   0    0    0    1    2  Y5
  64   (94)  (F)      INPUT               0      0   0    0    0    1    2  Y6
  42   (59)  (D)      INPUT               0      0   0    0    0    1    1  Y7
  47   (67)  (E)      INPUT    s          0      0   0    0    0    4    7  ~2214~1
   5   (14)  (A)      INPUT    s          0      0   0    0    0    2   12  ~2262~1
  54   (77)  (E)      INPUT    s          0      0   0    0    0    2   16  ~2286~1
   8    (9)  (A)      INPUT    s          0      0   0    0    0    2   19  ~2310~1
  51   (73)  (E)      INPUT    s          0      0   0    0    0    2    8  ~2338~1
  28   (41)  (C)      INPUT    s          0      0   0    0    0    2    8  ~2339~1
  25   (45)  (C)      INPUT    s          0      0   0    0    0    2    8  ~2361~1
  24   (48)  (C)      INPUT    s          0      0   0    0    0    2    8  ~2385~1
  56   (81)  (F)      INPUT    s          0      0   0    0    0    2    8  ~2409~1


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:              d:\maxplus\projects\exp5\alu\alu.rpt
alu

** OUTPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  29     40    C     OUTPUT      t        1      1   0    3    2    0    0  ALOUT4
  27     43    C     OUTPUT      t        1      1   0    3    2    0    0  ALOUT5
  19     24    B     OUTPUT      t        1      1   0    3    2    0    0  ALOUT6
  17     27    B     OUTPUT      t        1      1   0    4    1    0    0  ALOUT7
  37     51    D     OUTPUT      t        4      2   0    5    8    0    0  ~PIN013
  57     84    F     OUTPUT      t        3      2   1   14    3    0    0  ~PIN014
  20     21    B     OUTPUT      t        4      2   0    5    8    0    0  ~PIN015
  59     86    F     OUTPUT      t        3      2   1   14    3    0    0  ~PIN016
  36     49    D     OUTPUT    s t        2      1   1    4    2    3    8  ~2243~1
  23     17    B     OUTPUT    s t        0      0   0    2    1    3    4  ~2457~1
  33     33    C     OUTPUT    s t        2      1   1    4    2    1    9  ~2481~1
  13      1    A     OUTPUT    s t        2      1   1    4    2    1   11  ~2505~1
  32     35    C     OUTPUT    s t        2      1   1    4    2    1   14  ~2529~1
  22     19    B     OUTPUT    s t        8      5   0    6    5    1    0  ~2673~1
  12      4    A     OUTPUT    s t        8      5   0    5    6    1    0  ~2697~1
  52     75    E     OUTPUT    s t        8      5   0    5    6    1    0  ~2721~1
  30     37    C     OUTPUT    s t        8      5   0    5    6    1    0  ~2745~1


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:              d:\maxplus\projects\exp5\alu\alu.rpt
alu

** BURIED LOGIC **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
 (56)    81    F       SOFT      t        1      1   0    5    1    0    1  |LPM_ADD_SUB:557|addcore:adder|addcore:adder0|gs4
 (50)    72    E       SOFT      t        1      1   0    5    1    0    1  |LPM_ADD_SUB:557|addcore:adder|addcore:adder0|gs5
   -     66    E       SOFT      t        1      1   0    5    1    0    2  |LPM_ADD_SUB:557|addcore:adder|addcore:adder0|gs6
 (47)    67    E       SOFT      t        1      1   0    8    2    0    2  |LPM_ADD_SUB:557|addcore:adder|addcore:adder0|g2cp1
  (8)     9    A       SOFT      t        0      0   0    4    2    1    1  |LPM_ADD_SUB:557|addcore:adder|addcore:adder0|result_node6
   -     11    A       SOFT    s t        0      0   0    2    1    2    1  |LPM_ADD_SUB:557|addcore:adder|addcore:adder0|~249~1
 (41)    57    D       SOFT    s t        6      1   0    9    2    2    1  |LPM_ADD_SUB:557|addcore:adder|addcore:adder0|~252~1
  (7)    12    A       SOFT    s t        3      1   1    9    3    1    0  |LPM_ADD_SUB:557|addcore:adder|addcore:adder0|~255~1
 (15)    29    B       SOFT      t        1      1   0    5    0    1    3  |LPM_ADD_SUB:1130|addcore:adder|addcore:adder0|ps4
 (46)    65    E       SOFT      t        1      1   0    5    0    1    2  |LPM_ADD_SUB:1130|addcore:adder|addcore:adder0|ps5
 (40)    56    D       SOFT      t        0      0   0    4    1    1    1  |LPM_ADD_SUB:1130|addcore:adder|addcore:adder0|ps7
 (65)    96    F       SOFT      t        2      2   0   10    0    1    1  |LPM_ADD_SUB:1130|addcore:adder|addcore:adder0|result_node4
 (62)    92    F       SOFT      t        2      2   0   10    1    1    1  |LPM_ADD_SUB:1130|addcore:adder|addcore:adder0|result_node5
   -     91    F       SOFT      t        2      2   0   10    2    1    1  |LPM_ADD_SUB:1130|addcore:adder|addcore:adder0|result_node6
   -     82    F       SOFT      t        3      2   1   14    3    1    1  |LPM_ADD_SUB:1130|addcore:adder|addcore:adder0|result_node7
   -     26    B       SOFT      t        1      1   0    5    0    1    3  |LPM_ADD_SUB:1377|addcore:adder|addcore:adder0|ps4
   -     78    E       SOFT      t        1      1   0    5    0    1    2  |LPM_ADD_SUB:1377|addcore:adder|addcore:adder0|ps5
   -     54    D       SOFT      t        0      0   0    4    1    1    1  |LPM_ADD_SUB:1377|addcore:adder|addcore:adder0|ps7
   -     85    F       SOFT      t        2      2   0   10    0    1    1  |LPM_ADD_SUB:1377|addcore:adder|addcore:adder0|result_node4
 (61)    89    F       SOFT      t        2      2   0   10    1    1    1  |LPM_ADD_SUB:1377|addcore:adder|addcore:adder0|result_node5
   -     93    F       SOFT      t        2      2   0   10    2    1    1  |LPM_ADD_SUB:1377|addcore:adder|addcore:adder0|result_node6
   -     95    F       SOFT      t        3      2   1   14    3    1    1  |LPM_ADD_SUB:1377|addcore:adder|addcore:adder0|result_node7
   -     90    F       SOFT      t        1      1   0    5    1    0    1  |LPM_ADD_SUB:1685|addcore:adder|addcore:adder0|gs4
   -     68    E       SOFT      t        1      1   0    5    1    0    1  |LPM_ADD_SUB:1685|addcore:adder|addcore:adder0|gs5
 (49)    69    E       SOFT      t        1      1   0    5    1    0    1  |LPM_ADD_SUB:1685|addcore:adder|addcore:adder0|gs6
   -     52    D       SOFT      t        0      0   0    4    2    1    1  |LPM_ADD_SUB:1685|addcore:adder|addcore:adder0|gs7
   -     83    F       SOFT      t        1      1   0    7    3    0    1  |LPM_ADD_SUB:1685|addcore:adder|addcore:adder0|g2cp1
 (60)    88    F       SOFT      t        7      3   0   10    5    1    1  |LPM_ADD_SUB:1685|addcore:adder|addcore:adder0|g2cp2
 (51)    73    E       SOFT      t        1      1   0    5    1    1    4  |LPM_ADD_SUB:1685|addcore:adder|addcore:adder0|ps4
 (54)    77    E       SOFT      t        1      1   0    5    1    1    5  |LPM_ADD_SUB:1685|addcore:adder|addcore:adder0|ps5
   -     42    C       SOFT      t        1      1   0    5    1    1    3  |LPM_ADD_SUB:1685|addcore:adder|addcore:adder0|ps6
   -     55    D       SOFT      t        1      1   0    4    2    1    1  |LPM_ADD_SUB:1685|addcore:adder|addcore:adder0|ps7
   -     31    B       SOFT      t        0      0   0    1    2    1    1  |LPM_ADD_SUB:1685|addcore:adder|addcore:adder0|result_node4
 (55)    80    E       SOFT      t        1      1   0    6    4    1    1  |LPM_ADD_SUB:1685|addcore:adder|addcore:adder0|result_node5
   -     23    B       SOFT      t        0      0   0    1    5    1    1  |LPM_ADD_SUB:1685|addcore:adder|addcore:adder0|result_node6
 (14)    32    B       SOFT      t        0      0   0    1    6    1    1  |LPM_ADD_SUB:1685|addcore:adder|addcore:adder0|result_node7
   -     39    C       SOFT      t        1      1   0    5    1    0    1  |LPM_ADD_SUB:2002|addcore:adder|addcore:adder0|gs4
   -     76    E       SOFT      t        1      1   0    5    1    0    1  |LPM_ADD_SUB:2002|addcore:adder|addcore:adder0|gs5
   -     38    C       SOFT      t        1      1   0    5    1    0    1  |LPM_ADD_SUB:2002|addcore:adder|addcore:adder0|gs6
   -     63    D       SOFT      t        0      0   0    4    2    1    1  |LPM_ADD_SUB:2002|addcore:adder|addcore:adder0|gs7
 (64)    94    F       SOFT      t        1      1   0    7    3    0    1  |LPM_ADD_SUB:2002|addcore:adder|addcore:adder0|g2cp1
   -     87    F       SOFT      t        7      3   0   10    5    1    1  |LPM_ADD_SUB:2002|addcore:adder|addcore:adder0|g2cp2
 (24)    48    C       SOFT      t        1      1   0    5    1    1    4  |LPM_ADD_SUB:2002|addcore:adder|addcore:adder0|ps4
   -     79    E       SOFT      t        1      1   0    5    1    1    5  |LPM_ADD_SUB:2002|addcore:adder|addcore:adder0|ps5
 (28)    41    C       SOFT      t        1      1   0    5    1    1    3  |LPM_ADD_SUB:2002|addcore:adder|addcore:adder0|ps6
   -     58    D       SOFT      t        1      1   0    4    2    1    1  |LPM_ADD_SUB:2002|addcore:adder|addcore:adder0|ps7
 (42)    59    D       SOFT      t        0      0   0    1    2    1    1  |LPM_ADD_SUB:2002|addcore:adder|addcore:adder0|result_node4
 (45)    64    D       SOFT      t        1      1   0    6    4    1    1  |LPM_ADD_SUB:2002|addcore:adder|addcore:adder0|result_node5
   -     50    D       SOFT      t        0      0   0    1    5    1    1  |LPM_ADD_SUB:2002|addcore:adder|addcore:adder0|result_node6
   -     62    D       SOFT      t        0      0   0    1    6    1    1  |LPM_ADD_SUB:2002|addcore:adder|addcore:adder0|result_node7
   -     60    D       SOFT    s t        2      1   1    4    1    0    1  ~2243~1~2
 (39)    53    D       SOFT    s t        1      1   0    4    2    1    0  ~2243~1~3
   -     46    C      LCELL    s t        1      1   0    4    1    1    0  ~2481~1~2
  (4)    16    A      LCELL    s t        1      1   0    4    1    1    0  ~2505~1~2
   -     36    C      LCELL    s t        1      1   0    4    1    1    0  ~2529~1~2
   -     18    B       SOFT    s t        8      5   0    6    5    1    1  ~2862~1
   -     20    B      LCELL    s t        1      1   0    4    1    0    1  ~2865~1
   -     10    A       SOFT    s t        8      5   0    6    5    1    1  ~2886~1
 (18)    25    B      LCELL    s t        1      1   0    3    2    0    1  ~2889~1
   -     74    E       SOFT    s t        8      5   0    6    5    1    1  ~2910~1
 (25)    45    C      LCELL    s t        1      1   0    3    2    0    1  ~2913~1
   -     44    C       SOFT    s t        8      5   0    6    5    1    1  ~2934~1
   -     34    C      LCELL    s t        1      1   0    3    2    0    1  ~2937~1


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:              d:\maxplus\projects\exp5\alu\alu.rpt
alu

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'A':

                       Logic cells placed in LAB 'A'
        +------------- LC9 |LPM_ADD_SUB:557|addcore:adder|addcore:adder0|result_node6
        | +----------- LC11 |LPM_ADD_SUB:557|addcore:adder|addcore:adder0|~249~1
        | | +--------- LC12 |LPM_ADD_SUB:557|addcore:adder|addcore:adder0|~255~1
        | | | +------- LC16 ~2505~1~2
        | | | | +----- LC1 ~2505~1
        | | | | | +--- LC4 ~2697~1
        | | | | | | +- LC10 ~2886~1
        | | | | | | | 
        | | | | | | |   Other LABs fed by signals
        | | | | | | |   that feed LAB 'A'
LC      | | | | | | | | A B C D E F |     Logic cells that feed LAB 'A':
LC9  -> - - - - - * - | * * - - - - | <-- |LPM_ADD_SUB:557|addcore:adder|addcore:adder0|result_node6
LC16 -> - - - - * - - | * - - - - - | <-- ~2505~1~2
LC1  -> - - - * * - - | * - - - * * | <-- ~2505~1
LC4  -> - - - - - * - | * - - - - - | <-- ~2697~1

Pin
50   -> * - * - - - - | * - - * * - | <-- ~PIN005
60   -> * * * - - - - | * - - * - - | <-- ~PIN006
65   -> * * * - - - - | * - - * - - | <-- ~PIN007
41   -> * - * - - - - | * - - - - - | <-- ~PIN008
44   -> - - - - - * * | * - - - - - | <-- ~PIN009
9    -> - - * * * * * | * * * * * * | <-- S0
10   -> - - * * * * * | * * * * * * | <-- S1
55   -> - - * * * * * | * * * * * * | <-- S2
4    -> - - * - - - - | * - * - * * | <-- X6
68   -> - - - - - - - | - * - * - - | <-- X7
40   -> - - - * * - - | * - - - * - | <-- Y5
64   -> - - - - - - * | * - * - - - | <-- Y6
47   -> - - - - - * * | * * * * * * | <-- ~2214~1
5    -> - - * - - - - | * - * - * * | <-- ~2262~1
LC81 -> - * - - - - - | * - - - - - | <-- |LPM_ADD_SUB:557|addcore:adder|addcore:adder0|gs4
LC66 -> * - * - - - - | * - - - - - | <-- |LPM_ADD_SUB:557|addcore:adder|addcore:adder0|gs6
LC67 -> * - * - - - - | * - - - - - | <-- |LPM_ADD_SUB:557|addcore:adder|addcore:adder0|g2cp1
LC91 -> - - - - - * * | * - - - - - | <-- |LPM_ADD_SUB:1130|addcore:adder|addcore:adder0|result_node6
LC93 -> - - - - - * * | * - - - - - | <-- |LPM_ADD_SUB:1377|addcore:adder|addcore:adder0|result_node6
LC23 -> - - - - - * * | * - - - - - | <-- |LPM_ADD_SUB:1685|addcore:adder|addcore:adder0|result_node6
LC50 -> - - - - - * * | * - - - - - | <-- |LPM_ADD_SUB:2002|addcore:adder|addcore:adder0|result_node6
LC33 -> - - * - - - - | * - * - * * | <-- ~2481~1
LC25 -> - - - - - - * | * - - - - - | <-- ~2889~1


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:              d:\maxplus\projects\exp5\alu\alu.rpt
alu

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'B':

                                   Logic cells placed in LAB 'B'
        +------------------------- LC24 ALOUT6
        | +----------------------- LC27 ALOUT7
        | | +--------------------- LC29 |LPM_ADD_SUB:1130|addcore:adder|addcore:adder0|ps4
        | | | +------------------- LC26 |LPM_ADD_SUB:1377|addcore:adder|addcore:adder0|ps4
        | | | | +----------------- LC31 |LPM_ADD_SUB:1685|addcore:adder|addcore:adder0|result_node4
        | | | | | +--------------- LC23 |LPM_ADD_SUB:1685|addcore:adder|addcore:adder0|result_node6
        | | | | | | +------------- LC32 |LPM_ADD_SUB:1685|addcore:adder|addcore:adder0|result_node7
        | | | | | | | +----------- LC21 ~PIN015
        | | | | | | | | +--------- LC17 ~2457~1
        | | | | | | | | | +------- LC19 ~2673~1
        | | | | | | | | | | +----- LC18 ~2862~1
        | | | | | | | | | | | +--- LC20 ~2865~1
        | | | | | | | | | | | | +- LC25 ~2889~1
        | | | | | | | | | | | | | 
        | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | |   that feed LAB 'B'
LC      | | | | | | | | | | | | | | A B C D E F |     Logic cells that feed LAB 'B':
LC32 -> - - - - - - - - - * * - - | - * - - - - | <-- |LPM_ADD_SUB:1685|addcore:adder|addcore:adder0|result_node7
LC17 -> - - - - - - - * * - - - - | - * - * - - | <-- ~2457~1
LC19 -> - - - - - - - - - * - - - | - * - - - - | <-- ~2673~1
LC18 -> - * - - - - - - - - - * - | - * - - - - | <-- ~2862~1
LC20 -> - - - - - - - - - - * - - | - * - - - - | <-- ~2865~1

Pin
45   -> - * - - - - - - - * - * - | - * - - - - | <-- ~PIN001
49   -> - - - - - - - - - * * - - | - * - - - - | <-- ~PIN002
18   -> - - - - * * * * - - - - - | - * - - * - | <-- ~PIN004
9    -> * * * * - - - * - * * * * | * * * * * * | <-- S0
10   -> * * * * - - - * * * * * * | * * * * * * | <-- S1
55   -> * * * * - - - * - * * * * | * * * * * * | <-- S2
7    -> - - * * - - - - - - - - - | - * * * * * | <-- X4
68   -> - - - - - - - * - - - - - | - * - * - - | <-- X7
42   -> - - - - - - - - * - * - - | - * - - - - | <-- Y7
47   -> - - - - - - - - - * * - - | * * * * * * | <-- ~2214~1
8    -> - - * * - - - - - - - - - | - * * * * * | <-- ~2310~1
LC9  -> - - - - - - - - - - - - * | * * - - - - | <-- |LPM_ADD_SUB:557|addcore:adder|addcore:adder0|result_node6
LC12 -> * - - - - - - - - - - - - | - * - - - - | <-- |LPM_ADD_SUB:557|addcore:adder|addcore:adder0|~255~1
LC82 -> - - - - - - - - - * * - - | - * - - - - | <-- |LPM_ADD_SUB:1130|addcore:adder|addcore:adder0|result_node7
LC95 -> - - - - - - - - - * * - - | - * - - - - | <-- |LPM_ADD_SUB:1377|addcore:adder|addcore:adder0|result_node7
LC90 -> - - - - * - - - - - - - - | - * - - - - | <-- |LPM_ADD_SUB:1685|addcore:adder|addcore:adder0|gs4
LC69 -> - - - - - * - - - - - - - | - * - - - - | <-- |LPM_ADD_SUB:1685|addcore:adder|addcore:adder0|gs6
LC52 -> - - - - - - * * - - - - - | - * - - - - | <-- |LPM_ADD_SUB:1685|addcore:adder|addcore:adder0|gs7
LC83 -> - - - - - * - - - - - - - | - * - - - - | <-- |LPM_ADD_SUB:1685|addcore:adder|addcore:adder0|g2cp1
LC88 -> - - - - - - * * - - - - - | - * - - - - | <-- |LPM_ADD_SUB:1685|addcore:adder|addcore:adder0|g2cp2
LC73 -> - - - - * * * * - - - - - | - * - - * - | <-- |LPM_ADD_SUB:1685|addcore:adder|addcore:adder0|ps4
LC77 -> - - - - - * * * - - - - - | - * - - * * | <-- |LPM_ADD_SUB:1685|addcore:adder|addcore:adder0|ps5
LC42 -> - - - - - * * * - - - - - | - * - - - * | <-- |LPM_ADD_SUB:1685|addcore:adder|addcore:adder0|ps6
LC55 -> - - - - - - * * - - - - - | - * - - - - | <-- |LPM_ADD_SUB:1685|addcore:adder|addcore:adder0|ps7
LC62 -> - - - - - - - - - * * - - | - * - - - - | <-- |LPM_ADD_SUB:2002|addcore:adder|addcore:adder0|result_node7
LC49 -> - - - - - - - * - - - - - | - * - * - - | <-- ~2243~1
LC10 -> * - - - - - - - - - - - * | - * - - - - | <-- ~2886~1


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:              d:\maxplus\projects\exp5\alu\alu.rpt
alu

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'C':

                                       Logic cells placed in LAB 'C'
        +----------------------------- LC40 ALOUT4
        | +--------------------------- LC43 ALOUT5
        | | +------------------------- LC42 |LPM_ADD_SUB:1685|addcore:adder|addcore:adder0|ps6
        | | | +----------------------- LC39 |LPM_ADD_SUB:2002|addcore:adder|addcore:adder0|gs4
        | | | | +--------------------- LC38 |LPM_ADD_SUB:2002|addcore:adder|addcore:adder0|gs6
        | | | | | +------------------- LC48 |LPM_ADD_SUB:2002|addcore:adder|addcore:adder0|ps4
        | | | | | | +----------------- LC41 |LPM_ADD_SUB:2002|addcore:adder|addcore:adder0|ps6
        | | | | | | | +--------------- LC46 ~2481~1~2
        | | | | | | | | +------------- LC33 ~2481~1
        | | | | | | | | | +----------- LC36 ~2529~1~2
        | | | | | | | | | | +--------- LC35 ~2529~1
        | | | | | | | | | | | +------- LC37 ~2745~1
        | | | | | | | | | | | | +----- LC45 ~2913~1
        | | | | | | | | | | | | | +--- LC44 ~2934~1
        | | | | | | | | | | | | | | +- LC34 ~2937~1
        | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | |   that feed LAB 'C'
LC      | | | | | | | | | | | | | | | | A B C D E F |     Logic cells that feed LAB 'C':
LC46 -> - - - - - - - - * - - - - - - | - - * - - - | <-- ~2481~1~2
LC33 -> - - * - * - * * * - - - - - - | * - * - * * | <-- ~2481~1
LC36 -> - - - - - - - - - - * - - - - | - - * - - - | <-- ~2529~1~2
LC35 -> - - - * - * - - - * * - - - - | - - * * * * | <-- ~2529~1
LC37 -> - - - - - - - - - - - * - - - | - - * - - - | <-- ~2745~1
LC44 -> * - - - - - - - - - - - - - * | - - * - - - | <-- ~2934~1
LC34 -> - - - - - - - - - - - - - * - | - - * - - - | <-- ~2937~1

Pin
61   -> - - - - - - - - - - - * - * - | - - * - - - | <-- ~PIN011
9    -> * * * * * * * * * * * * * * * | * * * * * * | <-- S0
10   -> * * * * * * * * * * * * * * * | * * * * * * | <-- S1
55   -> * * * * * * * * * * * * * * * | * * * * * * | <-- S2
7    -> - - - * - * - - - - - - - - - | - * * * * * | <-- X4
4    -> - - * - * - * - - - - - - - - | * - * - * * | <-- X6
68   -> - - - - - - - - - - - - - - - | - * - * - - | <-- X7
46   -> - - - - - - - - - * * - - * - | - - * - - - | <-- Y4
64   -> - - - - - - - * * - - - - - - | * - * - - - | <-- Y6
47   -> - - - - - - - - - - - * - * - | * * * * * * | <-- ~2214~1
5    -> - - * - * - * - - - - - - - - | * - * - * * | <-- ~2262~1
8    -> - - - * - * - - - - - - - - - | - * * * * * | <-- ~2310~1
LC11 -> * - - - - - - - - - - * - - * | - - * - - - | <-- |LPM_ADD_SUB:557|addcore:adder|addcore:adder0|~249~1
LC57 -> - * - - - - - - - - - - * - - | - - * - * - | <-- |LPM_ADD_SUB:557|addcore:adder|addcore:adder0|~252~1
LC96 -> - - - - - - - - - - - * - * - | - - * - - - | <-- |LPM_ADD_SUB:1130|addcore:adder|addcore:adder0|result_node4
LC85 -> - - - - - - - - - - - * - * - | - - * - - - | <-- |LPM_ADD_SUB:1377|addcore:adder|addcore:adder0|result_node4
LC31 -> - - - - - - - - - - - * - * - | - - * - - - | <-- |LPM_ADD_SUB:1685|addcore:adder|addcore:adder0|result_node4
LC59 -> - - - - - - - - - - - * - * - | - - * - - - | <-- |LPM_ADD_SUB:2002|addcore:adder|addcore:adder0|result_node4
LC74 -> - * - - - - - - - - - - * - - | - - * - - - | <-- ~2910~1


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:              d:\maxplus\projects\exp5\alu\alu.rpt
alu

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'D':

                                       Logic cells placed in LAB 'D'
        +----------------------------- LC57 |LPM_ADD_SUB:557|addcore:adder|addcore:adder0|~252~1
        | +--------------------------- LC56 |LPM_ADD_SUB:1130|addcore:adder|addcore:adder0|ps7
        | | +------------------------- LC54 |LPM_ADD_SUB:1377|addcore:adder|addcore:adder0|ps7
        | | | +----------------------- LC52 |LPM_ADD_SUB:1685|addcore:adder|addcore:adder0|gs7
        | | | | +--------------------- LC55 |LPM_ADD_SUB:1685|addcore:adder|addcore:adder0|ps7
        | | | | | +------------------- LC63 |LPM_ADD_SUB:2002|addcore:adder|addcore:adder0|gs7
        | | | | | | +----------------- LC58 |LPM_ADD_SUB:2002|addcore:adder|addcore:adder0|ps7
        | | | | | | | +--------------- LC59 |LPM_ADD_SUB:2002|addcore:adder|addcore:adder0|result_node4
        | | | | | | | | +------------- LC64 |LPM_ADD_SUB:2002|addcore:adder|addcore:adder0|result_node5
        | | | | | | | | | +----------- LC50 |LPM_ADD_SUB:2002|addcore:adder|addcore:adder0|result_node6
        | | | | | | | | | | +--------- LC62 |LPM_ADD_SUB:2002|addcore:adder|addcore:adder0|result_node7
        | | | | | | | | | | | +------- LC51 ~PIN013
        | | | | | | | | | | | | +----- LC60 ~2243~1~2
        | | | | | | | | | | | | | +--- LC53 ~2243~1~3
        | | | | | | | | | | | | | | +- LC49 ~2243~1
        | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | |   that feed LAB 'D'
LC      | | | | | | | | | | | | | | | | A B C D E F |     Logic cells that feed LAB 'D':
LC63 -> - - - - - - - - - - * * - - - | - - - * - - | <-- |LPM_ADD_SUB:2002|addcore:adder|addcore:adder0|gs7
LC58 -> - - - - - - - - - - * * - - - | - - - * - - | <-- |LPM_ADD_SUB:2002|addcore:adder|addcore:adder0|ps7
LC60 -> - - - - - - - - - - - - - * - | - - - * - - | <-- ~2243~1~2
LC53 -> - - - - - - - - - - - - - - * | - - - * - - | <-- ~2243~1~3
LC49 -> - * * * * * * - - - - * * * * | - * - * - - | <-- ~2243~1

Pin
62   -> - - - - - - - * * * * * - - - | - - - * - - | <-- ~PIN003
50   -> * - - - - - - - - - - - - - - | * - - * * - | <-- ~PIN005
60   -> * - - - - - - - - - - - - - - | * - - * - - | <-- ~PIN006
65   -> * - - - - - - - - - - - - - - | * - - * - - | <-- ~PIN007
9    -> * * * * * * * - * - - * * * * | * * * * * * | <-- S0
10   -> * * * * * * * - * - - * * * * | * * * * * * | <-- S1
55   -> * * * * * * * - * - - * * * * | * * * * * * | <-- S2
7    -> * - - - - - - - * - - - - - - | - * * * * * | <-- X4
68   -> - * * * * * * - - - - * * * * | - * - * - - | <-- X7
47   -> * - - - - - - - - - - - - - - | * * * * * * | <-- ~2214~1
8    -> * - - - - - - - * - - - - - - | - * * * * * | <-- ~2310~1
LC72 -> * - - - - - - - - - - - - - - | - - - * - - | <-- |LPM_ADD_SUB:557|addcore:adder|addcore:adder0|gs5
LC39 -> - - - - - - - * - - - - - - - | - - - * - - | <-- |LPM_ADD_SUB:2002|addcore:adder|addcore:adder0|gs4
LC76 -> - - - - - - - - * - - - - - - | - - - * - - | <-- |LPM_ADD_SUB:2002|addcore:adder|addcore:adder0|gs5
LC38 -> - - - - - - - - - * - - - - - | - - - * - - | <-- |LPM_ADD_SUB:2002|addcore:adder|addcore:adder0|gs6
LC94 -> - - - - - - - - - * - - - - - | - - - * - - | <-- |LPM_ADD_SUB:2002|addcore:adder|addcore:adder0|g2cp1
LC87 -> - - - - - - - - - - * * - - - | - - - * - - | <-- |LPM_ADD_SUB:2002|addcore:adder|addcore:adder0|g2cp2
LC48 -> - - - - - - - * * * * * - - - | - - - * - - | <-- |LPM_ADD_SUB:2002|addcore:adder|addcore:adder0|ps4
LC79 -> - - - - - - - - * * * * - - - | - - - * - * | <-- |LPM_ADD_SUB:2002|addcore:adder|addcore:adder0|ps5
LC41 -> - - - - - - - - - * * * - - - | - - - * - * | <-- |LPM_ADD_SUB:2002|addcore:adder|addcore:adder0|ps6
LC17 -> - - - * * * * - - - - * - - - | - * - * - - | <-- ~2457~1
LC35 -> * - - - - - - - * - - - - - - | - - * * * * | <-- ~2529~1


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:              d:\maxplus\projects\exp5\alu\alu.rpt
alu

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'E':

                                     Logic cells placed in LAB 'E'
        +--------------------------- LC72 |LPM_ADD_SUB:557|addcore:adder|addcore:adder0|gs5
        | +------------------------- LC66 |LPM_ADD_SUB:557|addcore:adder|addcore:adder0|gs6
        | | +----------------------- LC67 |LPM_ADD_SUB:557|addcore:adder|addcore:adder0|g2cp1
        | | | +--------------------- LC65 |LPM_ADD_SUB:1130|addcore:adder|addcore:adder0|ps5
        | | | | +------------------- LC78 |LPM_ADD_SUB:1377|addcore:adder|addcore:adder0|ps5
        | | | | | +----------------- LC68 |LPM_ADD_SUB:1685|addcore:adder|addcore:adder0|gs5
        | | | | | | +--------------- LC69 |LPM_ADD_SUB:1685|addcore:adder|addcore:adder0|gs6
        | | | | | | | +------------- LC73 |LPM_ADD_SUB:1685|addcore:adder|addcore:adder0|ps4
        | | | | | | | | +----------- LC77 |LPM_ADD_SUB:1685|addcore:adder|addcore:adder0|ps5
        | | | | | | | | | +--------- LC80 |LPM_ADD_SUB:1685|addcore:adder|addcore:adder0|result_node5
        | | | | | | | | | | +------- LC76 |LPM_ADD_SUB:2002|addcore:adder|addcore:adder0|gs5
        | | | | | | | | | | | +----- LC79 |LPM_ADD_SUB:2002|addcore:adder|addcore:adder0|ps5
        | | | | | | | | | | | | +--- LC75 ~2721~1
        | | | | | | | | | | | | | +- LC74 ~2910~1
        | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | |   that feed LAB 'E'
LC      | | | | | | | | | | | | | | | A B C D E F |     Logic cells that feed LAB 'E':
LC68 -> - - - - - - - - - * - - - - | - - - - * - | <-- |LPM_ADD_SUB:1685|addcore:adder|addcore:adder0|gs5
LC73 -> - - - - - - - - - * - - - - | - * - - * - | <-- |LPM_ADD_SUB:1685|addcore:adder|addcore:adder0|ps4
LC77 -> - - - - - - - - - * - - - - | - * - - * * | <-- |LPM_ADD_SUB:1685|addcore:adder|addcore:adder0|ps5
LC80 -> - - - - - - - - - - - - * * | - - - - * - | <-- |LPM_ADD_SUB:1685|addcore:adder|addcore:adder0|result_node5
LC75 -> - - - - - - - - - - - - * - | - - - - * - | <-- ~2721~1

Pin
18   -> - - - - - - - - - * - - - - | - * - - * - | <-- ~PIN004
50   -> - - * - - - - - - - - - - - | * - - * * - | <-- ~PIN005
39   -> - - - - - - - - - - - - * * | - - - - * - | <-- ~PIN010
9    -> * * * * * * * * * * * * * * | * * * * * * | <-- S0
10   -> * * * * * * * * * * * * * * | * * * * * * | <-- S1
55   -> * * * * * * * * * * * * * * | * * * * * * | <-- S2
7    -> - - * - - - - * - * - - - - | - * * * * * | <-- X4
15   -> * - * * * * - - * - * * - - | - - - - * * | <-- X5
4    -> - * - - - - * - - - - - - - | * - * - * * | <-- X6
68   -> - - - - - - - - - - - - - - | - * - * - - | <-- X7
40   -> - - - - - - - - - - - - - * | * - - - * - | <-- Y5
47   -> - - - - - - - - - - - - * * | * * * * * * | <-- ~2214~1
5    -> - * - - - - * - - - - - - - | * - * - * * | <-- ~2262~1
54   -> * - * * * * - - * - * * - - | - - - - * * | <-- ~2286~1
8    -> - - * - - - - * - * - - - - | - * * * * * | <-- ~2310~1
LC57 -> - - - - - - - - - - - - * - | - - * - * - | <-- |LPM_ADD_SUB:557|addcore:adder|addcore:adder0|~252~1
LC92 -> - - - - - - - - - - - - * * | - - - - * - | <-- |LPM_ADD_SUB:1130|addcore:adder|addcore:adder0|result_node5
LC89 -> - - - - - - - - - - - - * * | - - - - * - | <-- |LPM_ADD_SUB:1377|addcore:adder|addcore:adder0|result_node5
LC64 -> - - - - - - - - - - - - * * | - - - - * - | <-- |LPM_ADD_SUB:2002|addcore:adder|addcore:adder0|result_node5
LC33 -> - * - - - - * - - - - - - - | * - * - * * | <-- ~2481~1
LC1  -> * - * - - * - - * - * * - - | * - - - * * | <-- ~2505~1
LC35 -> - - * - - - - * - * - - - - | - - * * * * | <-- ~2529~1
LC45 -> - - - - - - - - - - - - - * | - - - - * - | <-- ~2913~1


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:              d:\maxplus\projects\exp5\alu\alu.rpt
alu

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'F':

                                         Logic cells placed in LAB 'F'
        +------------------------------- LC81 |LPM_ADD_SUB:557|addcore:adder|addcore:adder0|gs4
        | +----------------------------- LC96 |LPM_ADD_SUB:1130|addcore:adder|addcore:adder0|result_node4
        | | +--------------------------- LC92 |LPM_ADD_SUB:1130|addcore:adder|addcore:adder0|result_node5
        | | | +------------------------- LC91 |LPM_ADD_SUB:1130|addcore:adder|addcore:adder0|result_node6
        | | | | +----------------------- LC82 |LPM_ADD_SUB:1130|addcore:adder|addcore:adder0|result_node7
        | | | | | +--------------------- LC85 |LPM_ADD_SUB:1377|addcore:adder|addcore:adder0|result_node4
        | | | | | | +------------------- LC89 |LPM_ADD_SUB:1377|addcore:adder|addcore:adder0|result_node5
        | | | | | | | +----------------- LC93 |LPM_ADD_SUB:1377|addcore:adder|addcore:adder0|result_node6
        | | | | | | | | +--------------- LC95 |LPM_ADD_SUB:1377|addcore:adder|addcore:adder0|result_node7
        | | | | | | | | | +------------- LC90 |LPM_ADD_SUB:1685|addcore:adder|addcore:adder0|gs4
        | | | | | | | | | | +----------- LC83 |LPM_ADD_SUB:1685|addcore:adder|addcore:adder0|g2cp1
        | | | | | | | | | | | +--------- LC88 |LPM_ADD_SUB:1685|addcore:adder|addcore:adder0|g2cp2
        | | | | | | | | | | | | +------- LC94 |LPM_ADD_SUB:2002|addcore:adder|addcore:adder0|g2cp1
        | | | | | | | | | | | | | +----- LC87 |LPM_ADD_SUB:2002|addcore:adder|addcore:adder0|g2cp2
        | | | | | | | | | | | | | | +--- LC84 ~PIN014
        | | | | | | | | | | | | | | | +- LC86 ~PIN016
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'F'
LC      | | | | | | | | | | | | | | | | | A B C D E F |     Logic cells that feed LAB 'F':

Pin
9    -> * * * * * * * * * * * * * * * * | * * * * * * | <-- S0
10   -> * * * * * * * * * * * * * * * * | * * * * * * | <-- S1
55   -> * * * * * * * * * * * * * * * * | * * * * * * | <-- S2
7    -> * * - - * * - - * * * * * * * * | - * * * * * | <-- X4
15   -> - - * - * - * - * - * * * * * * | - - - - * * | <-- X5
4    -> - - - * * - - * * - - * - * * * | * - * - * * | <-- X6
68   -> - - - - - - - - - - - - - - - - | - * - * - - | <-- X7
47   -> - - - - - - - - - - - * - * - - | * * * * * * | <-- ~2214~1
5    -> - - - * * - - * * - - * - * * * | * - * - * * | <-- ~2262~1
54   -> - - * - * - * - * - * * * * * * | - - - - * * | <-- ~2286~1
8    -> * * - - * * - - * * * * * * * * | - * * * * * | <-- ~2310~1
51   -> - * * * * * * * * - - - - - * * | - - - - - * | <-- ~2338~1
28   -> - * * * * * * * * - - - - - * * | - - - - - * | <-- ~2339~1
25   -> - * * * * * * * * - - - - - * * | - - - - - * | <-- ~2361~1
24   -> - * * * * * * * * - - - - - * * | - - - - - * | <-- ~2385~1
56   -> - * * * * * * * * - - - - - * * | - - - - - * | <-- ~2409~1
LC29 -> - - * * * - - - - - - - - - - * | - - - - - * | <-- |LPM_ADD_SUB:1130|addcore:adder|addcore:adder0|ps4
LC65 -> - - - * * - - - - - - - - - - * | - - - - - * | <-- |LPM_ADD_SUB:1130|addcore:adder|addcore:adder0|ps5
LC56 -> - - - - * - - - - - - - - - - * | - - - - - * | <-- |LPM_ADD_SUB:1130|addcore:adder|addcore:adder0|ps7
LC26 -> - - - - - - * * * - - - - - * - | - - - - - * | <-- |LPM_ADD_SUB:1377|addcore:adder|addcore:adder0|ps4
LC78 -> - - - - - - - * * - - - - - * - | - - - - - * | <-- |LPM_ADD_SUB:1377|addcore:adder|addcore:adder0|ps5
LC54 -> - - - - - - - - * - - - - - * - | - - - - - * | <-- |LPM_ADD_SUB:1377|addcore:adder|addcore:adder0|ps7
LC77 -> - - - - - - - - - - * * - - - - | - * - - * * | <-- |LPM_ADD_SUB:1685|addcore:adder|addcore:adder0|ps5
LC42 -> - - - - - - - - - - - * - - - - | - * - - - * | <-- |LPM_ADD_SUB:1685|addcore:adder|addcore:adder0|ps6
LC79 -> - - - - - - - - - - - - * * - - | - - - * - * | <-- |LPM_ADD_SUB:2002|addcore:adder|addcore:adder0|ps5
LC41 -> - - - - - - - - - - - - - * - - | - - - * - * | <-- |LPM_ADD_SUB:2002|addcore:adder|addcore:adder0|ps6
LC33 -> - - - - - - - - - - - * - * - - | * - * - * * | <-- ~2481~1
LC1  -> - - - - - - - - - - * * * * - - | * - - - * * | <-- ~2505~1
LC35 -> * - - - - - - - - * * * * * - - | - - * * * * | <-- ~2529~1


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:              d:\maxplus\projects\exp5\alu\alu.rpt
alu

** EQUATIONS **

S0       : INPUT;
S1       : INPUT;
S2       : INPUT;
X4       : INPUT;
X5       : INPUT;
X6       : INPUT;
X7       : INPUT;
Y4       : INPUT;
Y5       : INPUT;
Y6       : INPUT;
Y7       : INPUT;
~PIN001  : INPUT;
~PIN002  : INPUT;
~PIN003  : INPUT;
~PIN004  : INPUT;
~PIN005  : INPUT;
~PIN006  : INPUT;
~PIN007  : INPUT;
~PIN008  : INPUT;
~PIN009  : INPUT;
~PIN010  : INPUT;
~PIN011  : INPUT;
~2214~1  : INPUT;
~2262~1  : INPUT;
~2286~1  : INPUT;
~2310~1  : INPUT;
~2338~1  : INPUT;
~2339~1  : INPUT;
~2361~1  : INPUT;
~2385~1  : INPUT;
~2409~1  : INPUT;

-- Node name is 'ALOUT4' 
-- Equation name is 'ALOUT4', location is LC040, type is output.
 ALOUT4  = LCELL( _EQ001 $  GND);
  _EQ001 =  _LC011 & !S0 & !S1 & !S2
         #  _LC044 &  _X001;
  _X001  = EXP(!S0 & !S1 & !S2);

-- Node name is 'ALOUT5' 
-- Equation name is 'ALOUT5', location is LC043, type is output.
 ALOUT5  = LCELL( _EQ002 $  GND);
  _EQ002 =  _LC057 & !S0 & !S1 & !S2
         #  _LC074 &  _X001;
  _X001  = EXP(!S0 & !S1 & !S2);

-- Node name is 'ALOUT6' 
-- Equation name is 'ALOUT6', location is LC024, type is output.
 ALOUT6  = LCELL( _EQ003 $  GND);
  _EQ003 =  _LC012 & !S0 & !S1 & !S2
         #  _LC010 &  _X001;
  _X001  = EXP(!S0 & !S1 & !S2);

-- Node name is 'ALOUT7' 
-- Equation name is 'ALOUT7', location is LC027, type is output.
 ALOUT7  = LCELL( _EQ004 $  GND);
  _EQ004 =  ~PIN001 & !S0 & !S1 & !S2
         #  _LC018 &  _X001;
  _X001  = EXP(!S0 & !S1 & !S2);

-- Node name is '|LPM_ADD_SUB:557|addcore:adder|addcore:adder0|gs4' from file "addcore.tdf" line 148, column 7
-- Equation name is '_LC081', type is buried 
_LC081   = LCELL( _EQ005 $  GND);
  _EQ005 = !S0 & !S1 & !S2 &  X4 &  ~2529~1
         #  _X001 &  ~2310~1 &  ~2529~1;
  _X001  = EXP(!S0 & !S1 & !S2);

-- Node name is '|LPM_ADD_SUB:557|addcore:adder|addcore:adder0|gs5' from file "addcore.tdf" line 148, column 7
-- Equation name is '_LC072', type is buried 
_LC072   = LCELL( _EQ006 $  GND);
  _EQ006 = !S0 & !S1 & !S2 &  X5 &  ~2505~1
         #  _X001 &  ~2286~1 &  ~2505~1;
  _X001  = EXP(!S0 & !S1 & !S2);

-- Node name is '|LPM_ADD_SUB:557|addcore:adder|addcore:adder0|gs6' from file "addcore.tdf" line 148, column 7
-- Equation name is '_LC066', type is buried 
_LC066   = LCELL( _EQ007 $  GND);
  _EQ007 = !S0 & !S1 & !S2 &  X6 &  ~2481~1
         #  _X001 &  ~2262~1 &  ~2481~1;
  _X001  = EXP(!S0 & !S1 & !S2);

-- Node name is '|LPM_ADD_SUB:557|addcore:adder|addcore:adder0|g2cp1' from file "addcore.tdf" line 159, column 9
-- Equation name is '_LC067', type is buried 
_LC067   = LCELL( _EQ008 $  GND);
  _EQ008 = !~PIN005 & !S0 & !S1 & !S2 &  X4 &  ~2529~1
         # !S0 & !S1 & !S2 &  X5 &  ~2505~1
         # !~PIN005 &  _X001 &  ~2310~1 &  ~2529~1
         #  _X001 &  ~2286~1 &  ~2505~1;
  _X001  = EXP(!S0 & !S1 & !S2);

-- Node name is '|LPM_ADD_SUB:557|addcore:adder|addcore:adder0|result_node6' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC009', type is buried 
_LC009   = LCELL( _EQ009 $  _EQ010);
  _EQ009 = !~PIN005 & !~PIN006 &  ~PIN007
         #  _LC067;
  _EQ010 = !_LC066 & !~PIN008;

-- Node name is '|LPM_ADD_SUB:557|addcore:adder|addcore:adder0|~249~1' from file "addcore.tdf" line 392, column 42
-- Equation name is '_LC011', type is buried 
-- synthesized logic cell 
_LC011   = LCELL( _EQ011 $  ~PIN007);
  _EQ011 = !_LC081 & !~PIN006;

-- Node name is '|LPM_ADD_SUB:557|addcore:adder|addcore:adder0|~252~1' from file "addcore.tdf" line 392, column 42
-- Equation name is '_LC057', type is buried 
-- synthesized logic cell 
_LC057   = LCELL( _EQ012 $  _EQ013);
  _EQ012 = !S0 & !S1 & !S2 &  _X002 &  _X003 & !X4
         #  _X001 &  _X002 &  _X003 & !~2310~1
         #  _X002 &  _X003 & !~2529~1;
  _X002  = EXP(!~PIN006 &  ~PIN007);
  _X003  = EXP(!_LC072 & !~PIN005);
  _X001  = EXP(!S0 & !S1 & !S2);
  _EQ013 =  _X004 &  _X005 &  _X006;
  _X004  = EXP(!_LC072 & !~PIN005 & !~PIN006 &  ~PIN007);
  _X005  = EXP(!_LC072 & !~PIN005 & !~2214~1 &  ~2310~1 &  ~2529~1);
  _X006  = EXP(!_LC072 & !~PIN005 & !S0 & !S1 & !S2 &  X4 &  ~2529~1);

-- Node name is '|LPM_ADD_SUB:557|addcore:adder|addcore:adder0|~255~1' from file "addcore.tdf" line 392, column 42
-- Equation name is '_LC012', type is buried 
-- synthesized logic cell 
_LC012   = LCELL( _EQ014 $  VCC);
  _EQ014 = !_LC067 & !S0 & !S1 & !S2 &  X6 &  _X007 &  ~2481~1
         # !_LC067 &  _X001 &  _X007 &  ~2262~1 &  ~2481~1
         # !_LC066 & !~PIN005 & !~PIN006 &  ~PIN007 & !~PIN008
         # !_LC067 &  ~PIN008 &  _X007
         # !_LC066 &  _LC067 & !~PIN008;
  _X007  = EXP(!~PIN005 & !~PIN006 &  ~PIN007);
  _X001  = EXP(!S0 & !S1 & !S2);

-- Node name is '|LPM_ADD_SUB:1130|addcore:adder|addcore:adder0|ps4' from file "addcore.tdf" line 150, column 7
-- Equation name is '_LC029', type is buried 
_LC029   = LCELL( _EQ015 $  VCC);
  _EQ015 = !S0 & !S1 & !S2 &  X4
         #  _X001 &  ~2310~1;
  _X001  = EXP(!S0 & !S1 & !S2);

-- Node name is '|LPM_ADD_SUB:1130|addcore:adder|addcore:adder0|ps5' from file "addcore.tdf" line 150, column 7
-- Equation name is '_LC065', type is buried 
_LC065   = LCELL( _EQ016 $  VCC);
  _EQ016 = !S0 & !S1 & !S2 &  X5
         #  _X001 &  ~2286~1;
  _X001  = EXP(!S0 & !S1 & !S2);

-- Node name is '|LPM_ADD_SUB:1130|addcore:adder|addcore:adder0|ps7' from file "addcore.tdf" line 150, column 7
-- Equation name is '_LC056', type is buried 
_LC056   = LCELL( _EQ017 $ !~2243~1);
  _EQ017 = !S0 & !S1 & !S2 &  X7 & !~2243~1;

-- Node name is '|LPM_ADD_SUB:1130|addcore:adder|addcore:adder0|result_node4' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC096', type is buried 
_LC096   = LCELL( _EQ018 $  _EQ019);
  _EQ018 = !S0 & !S1 & !S2 &  X4
         #  _X001 &  ~2310~1;
  _X001  = EXP(!S0 & !S1 & !S2);
  _EQ019 =  _X008 &  ~2361~1 &  ~2385~1 &  ~2409~1;
  _X008  = EXP(!~2338~1 & !~2339~1);

-- Node name is '|LPM_ADD_SUB:1130|addcore:adder|addcore:adder0|result_node5' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC092', type is buried 
_LC092   = LCELL( _EQ020 $  _EQ021);
  _EQ020 = !S0 & !S1 & !S2 &  X5
         #  _X001 &  ~2286~1;
  _X001  = EXP(!S0 & !S1 & !S2);
  _EQ021 = !_LC029 &  _X008 &  ~2361~1 &  ~2385~1 &  ~2409~1;
  _X008  = EXP(!~2338~1 & !~2339~1);

-- Node name is '|LPM_ADD_SUB:1130|addcore:adder|addcore:adder0|result_node6' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC091', type is buried 
_LC091   = LCELL( _EQ022 $  _EQ023);
  _EQ022 = !S0 & !S1 & !S2 &  X6
         #  _X001 &  ~2262~1;
  _X001  = EXP(!S0 & !S1 & !S2);
  _EQ023 = !_LC029 & !_LC065 &  _X008 &  ~2361~1 &  ~2385~1 &  ~2409~1;
  _X008  = EXP(!~2338~1 & !~2339~1);

-- Node name is '|LPM_ADD_SUB:1130|addcore:adder|addcore:adder0|result_node7' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC082', type is buried 
_LC082   = LCELL( _EQ024 $ !_LC056);
  _EQ024 = !S0 & !S1 & !S2 &  _X001 &  X4 &  X6 &  _X008 &  ~2286~1 & 
              ~2361~1 &  ~2385~1 &  ~2409~1
         # !S0 & !S1 & !S2 &  _X001 &  X6 &  _X008 &  ~2286~1 &  ~2310~1 & 
              ~2361~1 &  ~2385~1 &  ~2409~1
         # !_LC029 & !S0 & !S1 & !S2 &  X5 &  X6 &  _X008 &  ~2361~1 & 
              ~2385~1 &  ~2409~1
         # !_LC029 & !_LC065 &  _X001 &  _X008 &  ~2262~1 &  ~2361~1 & 
              ~2385~1 &  ~2409~1;
  _X001  = EXP(!S0 & !S1 & !S2);
  _X008  = EXP(!~2338~1 & !~2339~1);

-- Node name is '|LPM_ADD_SUB:1377|addcore:adder|addcore:adder0|ps4' from file "addcore.tdf" line 150, column 7
-- Equation name is '_LC026', type is buried 
_LC026   = LCELL( _EQ025 $  VCC);
  _EQ025 = !S0 & !S1 & !S2 &  X4
         #  _X001 &  ~2310~1;
  _X001  = EXP(!S0 & !S1 & !S2);

-- Node name is '|LPM_ADD_SUB:1377|addcore:adder|addcore:adder0|ps5' from file "addcore.tdf" line 150, column 7
-- Equation name is '_LC078', type is buried 
_LC078   = LCELL( _EQ026 $  VCC);
  _EQ026 = !S0 & !S1 & !S2 &  X5
         #  _X001 &  ~2286~1;
  _X001  = EXP(!S0 & !S1 & !S2);

-- Node name is '|LPM_ADD_SUB:1377|addcore:adder|addcore:adder0|ps7' from file "addcore.tdf" line 150, column 7
-- Equation name is '_LC054', type is buried 
_LC054   = LCELL( _EQ027 $ !~2243~1);
  _EQ027 = !S0 & !S1 & !S2 &  X7 & !~2243~1;

-- Node name is '|LPM_ADD_SUB:1377|addcore:adder|addcore:adder0|result_node4' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC085', type is buried 
_LC085   = LCELL( _EQ028 $  _EQ029);
  _EQ028 = !S0 & !S1 & !S2 &  X4
         #  _X001 &  ~2310~1;
  _X001  = EXP(!S0 & !S1 & !S2);
  _EQ029 =  _X008 &  ~2361~1 &  ~2385~1 &  ~2409~1;
  _X008  = EXP(!~2338~1 & !~2339~1);

-- Node name is '|LPM_ADD_SUB:1377|addcore:adder|addcore:adder0|result_node5' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC089', type is buried 
_LC089   = LCELL( _EQ030 $  _EQ031);
  _EQ030 = !S0 & !S1 & !S2 &  X5
         #  _X001 &  ~2286~1;
  _X001  = EXP(!S0 & !S1 & !S2);
  _EQ031 = !_LC026 &  _X008 &  ~2361~1 &  ~2385~1 &  ~2409~1;
  _X008  = EXP(!~2338~1 & !~2339~1);

-- Node name is '|LPM_ADD_SUB:1377|addcore:adder|addcore:adder0|result_node6' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC093', type is buried 
_LC093   = LCELL( _EQ032 $  _EQ033);
  _EQ032 = !S0 & !S1 & !S2 &  X6
         #  _X001 &  ~2262~1;
  _X001  = EXP(!S0 & !S1 & !S2);
  _EQ033 = !_LC026 & !_LC078 &  _X008 &  ~2361~1 &  ~2385~1 &  ~2409~1;
  _X008  = EXP(!~2338~1 & !~2339~1);

-- Node name is '|LPM_ADD_SUB:1377|addcore:adder|addcore:adder0|result_node7' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC095', type is buried 
_LC095   = LCELL( _EQ034 $ !_LC054);
  _EQ034 = !S0 & !S1 & !S2 &  _X001 &  X4 &  X6 &  _X008 &  ~2286~1 & 
              ~2361~1 &  ~2385~1 &  ~2409~1
         # !S0 & !S1 & !S2 &  _X001 &  X6 &  _X008 &  ~2286~1 &  ~2310~1 & 
              ~2361~1 &  ~2385~1 &  ~2409~1
         # !_LC026 & !S0 & !S1 & !S2 &  X5 &  X6 &  _X008 &  ~2361~1 & 
              ~2385~1 &  ~2409~1
         # !_LC026 & !_LC078 &  _X001 &  _X008 &  ~2262~1 &  ~2361~1 & 
              ~2385~1 &  ~2409~1;
  _X001  = EXP(!S0 & !S1 & !S2);
  _X008  = EXP(!~2338~1 & !~2339~1);

-- Node name is '|LPM_ADD_SUB:1685|addcore:adder|addcore:adder0|gs4' from file "addcore.tdf" line 148, column 7
-- Equation name is '_LC090', type is buried 
_LC090   = LCELL( _EQ035 $  GND);
  _EQ035 = !S0 & !S1 & !S2 &  X4 &  ~2529~1
         #  _X001 &  ~2310~1 &  ~2529~1;
  _X001  = EXP(!S0 & !S1 & !S2);

-- Node name is '|LPM_ADD_SUB:1685|addcore:adder|addcore:adder0|gs5' from file "addcore.tdf" line 148, column 7
-- Equation name is '_LC068', type is buried 
_LC068   = LCELL( _EQ036 $  GND);
  _EQ036 = !S0 & !S1 & !S2 &  X5 &  ~2505~1
         #  _X001 &  ~2286~1 &  ~2505~1;
  _X001  = EXP(!S0 & !S1 & !S2);

-- Node name is '|LPM_ADD_SUB:1685|addcore:adder|addcore:adder0|gs6' from file "addcore.tdf" line 148, column 7
-- Equation name is '_LC069', type is buried 
_LC069   = LCELL( _EQ037 $  GND);
  _EQ037 = !S0 & !S1 & !S2 &  X6 &  ~2481~1
         #  _X001 &  ~2262~1 &  ~2481~1;
  _X001  = EXP(!S0 & !S1 & !S2);

-- Node name is '|LPM_ADD_SUB:1685|addcore:adder|addcore:adder0|gs7' from file "addcore.tdf" line 148, column 7
-- Equation name is '_LC052', type is buried 
_LC052   = LCELL( _EQ038 $  GND);
  _EQ038 = !S0 & !S1 & !S2 &  X7 &  ~2457~1
         #  ~2243~1 &  ~2457~1;

-- Node name is '|LPM_ADD_SUB:1685|addcore:adder|addcore:adder0|g2cp1' from file "addcore.tdf" line 159, column 9
-- Equation name is '_LC083', type is buried 
_LC083   = LCELL( _EQ039 $  GND);
  _EQ039 = !_LC077 & !S0 & !S1 & !S2 &  X4 &  ~2529~1
         # !S0 & !S1 & !S2 &  X5 &  ~2505~1
         # !_LC077 &  _X001 &  ~2310~1 &  ~2529~1
         #  _X001 &  ~2286~1 &  ~2505~1;
  _X001  = EXP(!S0 & !S1 & !S2);

-- Node name is '|LPM_ADD_SUB:1685|addcore:adder|addcore:adder0|g2cp2' from file "addcore.tdf" line 159, column 9
-- Equation name is '_LC088', type is buried 
_LC088   = LCELL( _EQ040 $  VCC);
  _EQ040 =  _X009 &  _X010 &  _X011 &  _X012 &  _X013 &  _X014;
  _X009  = EXP(!_LC042 & !~2214~1 &  ~2286~1 &  ~2505~1);
  _X010  = EXP(!_LC042 & !_LC077 & !~2214~1 &  ~2310~1 &  ~2529~1);
  _X011  = EXP( _X001 &  ~2262~1 &  ~2481~1);
  _X012  = EXP(!S0 & !S1 & !S2 &  X6 &  ~2481~1);
  _X013  = EXP(!_LC042 & !_LC077 & !S0 & !S1 & !S2 &  X4 &  ~2529~1);
  _X014  = EXP(!_LC042 & !S0 & !S1 & !S2 &  X5 &  ~2505~1);
  _X001  = EXP(!S0 & !S1 & !S2);

-- Node name is '|LPM_ADD_SUB:1685|addcore:adder|addcore:adder0|ps4' from file "addcore.tdf" line 150, column 7
-- Equation name is '_LC073', type is buried 
_LC073   = LCELL( _EQ041 $ !~2529~1);
  _EQ041 = !S0 & !S1 & !S2 &  X4 & !~2529~1
         #  _X001 &  ~2310~1 & !~2529~1;
  _X001  = EXP(!S0 & !S1 & !S2);

-- Node name is '|LPM_ADD_SUB:1685|addcore:adder|addcore:adder0|ps5' from file "addcore.tdf" line 150, column 7
-- Equation name is '_LC077', type is buried 
_LC077   = LCELL( _EQ042 $ !~2505~1);
  _EQ042 = !S0 & !S1 & !S2 &  X5 & !~2505~1
         #  _X001 &  ~2286~1 & !~2505~1;
  _X001  = EXP(!S0 & !S1 & !S2);

-- Node name is '|LPM_ADD_SUB:1685|addcore:adder|addcore:adder0|ps6' from file "addcore.tdf" line 150, column 7
-- Equation name is '_LC042', type is buried 
_LC042   = LCELL( _EQ043 $ !~2481~1);
  _EQ043 = !S0 & !S1 & !S2 &  X6 & !~2481~1
         #  _X001 &  ~2262~1 & !~2481~1;
  _X001  = EXP(!S0 & !S1 & !S2);

-- Node name is '|LPM_ADD_SUB:1685|addcore:adder|addcore:adder0|ps7' from file "addcore.tdf" line 150, column 7
-- Equation name is '_LC055', type is buried 
_LC055   = LCELL( _EQ044 $  GND);
  _EQ044 =  _X001 & !~2243~1 & !~2457~1
         # !X7 & !~2243~1 & !~2457~1;
  _X001  = EXP(!S0 & !S1 & !S2);

-- Node name is '|LPM_ADD_SUB:1685|addcore:adder|addcore:adder0|result_node4' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC031', type is buried 
_LC031   = LCELL( _EQ045 $  ~PIN004);
  _EQ045 = !_LC073 & !_LC090;

-- Node name is '|LPM_ADD_SUB:1685|addcore:adder|addcore:adder0|result_node5' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC080', type is buried 
_LC080   = LCELL( _EQ046 $  _EQ047);
  _EQ046 = !S0 & !S1 & !S2 &  X4 &  ~2529~1
         #  _X001 &  ~2310~1 &  ~2529~1
         # !_LC073 &  ~PIN004;
  _X001  = EXP(!S0 & !S1 & !S2);
  _EQ047 = !_LC068 & !_LC077;

-- Node name is '|LPM_ADD_SUB:1685|addcore:adder|addcore:adder0|result_node6' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC023', type is buried 
_LC023   = LCELL( _EQ048 $  _EQ049);
  _EQ048 = !_LC073 & !_LC077 &  ~PIN004
         #  _LC083;
  _EQ049 = !_LC042 & !_LC069;

-- Node name is '|LPM_ADD_SUB:1685|addcore:adder|addcore:adder0|result_node7' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC032', type is buried 
_LC032   = LCELL( _EQ050 $  _EQ051);
  _EQ050 = !_LC042 & !_LC073 & !_LC077 &  ~PIN004
         #  _LC088;
  _EQ051 = !_LC052 & !_LC055;

-- Node name is '|LPM_ADD_SUB:2002|addcore:adder|addcore:adder0|gs4' from file "addcore.tdf" line 148, column 7
-- Equation name is '_LC039', type is buried 
_LC039   = LCELL( _EQ052 $  GND);
  _EQ052 = !S0 & !S1 & !S2 &  X4 &  ~2529~1
         #  _X001 &  ~2310~1 &  ~2529~1;
  _X001  = EXP(!S0 & !S1 & !S2);

-- Node name is '|LPM_ADD_SUB:2002|addcore:adder|addcore:adder0|gs5' from file "addcore.tdf" line 148, column 7
-- Equation name is '_LC076', type is buried 
_LC076   = LCELL( _EQ053 $  GND);
  _EQ053 = !S0 & !S1 & !S2 &  X5 &  ~2505~1
         #  _X001 &  ~2286~1 &  ~2505~1;
  _X001  = EXP(!S0 & !S1 & !S2);

-- Node name is '|LPM_ADD_SUB:2002|addcore:adder|addcore:adder0|gs6' from file "addcore.tdf" line 148, column 7
-- Equation name is '_LC038', type is buried 
_LC038   = LCELL( _EQ054 $  GND);
  _EQ054 = !S0 & !S1 & !S2 &  X6 &  ~2481~1
         #  _X001 &  ~2262~1 &  ~2481~1;
  _X001  = EXP(!S0 & !S1 & !S2);

-- Node name is '|LPM_ADD_SUB:2002|addcore:adder|addcore:adder0|gs7' from file "addcore.tdf" line 148, column 7
-- Equation name is '_LC063', type is buried 
_LC063   = LCELL( _EQ055 $  GND);
  _EQ055 = !S0 & !S1 & !S2 &  X7 &  ~2457~1
         #  ~2243~1 &  ~2457~1;

-- Node name is '|LPM_ADD_SUB:2002|addcore:adder|addcore:adder0|g2cp1' from file "addcore.tdf" line 159, column 9
-- Equation name is '_LC094', type is buried 
_LC094   = LCELL( _EQ056 $  GND);
  _EQ056 = !_LC079 & !S0 & !S1 & !S2 &  X4 &  ~2529~1
         # !S0 & !S1 & !S2 &  X5 &  ~2505~1
         # !_LC079 &  _X001 &  ~2310~1 &  ~2529~1
         #  _X001 &  ~2286~1 &  ~2505~1;
  _X001  = EXP(!S0 & !S1 & !S2);

-- Node name is '|LPM_ADD_SUB:2002|addcore:adder|addcore:adder0|g2cp2' from file "addcore.tdf" line 159, column 9
-- Equation name is '_LC087', type is buried 
_LC087   = LCELL( _EQ057 $  VCC);
  _EQ057 =  _X011 &  _X012 &  _X015 &  _X016 &  _X017 &  _X018;
  _X011  = EXP( _X001 &  ~2262~1 &  ~2481~1);
  _X012  = EXP(!S0 & !S1 & !S2 &  X6 &  ~2481~1);
  _X015  = EXP(!_LC041 & !_LC079 & !~2214~1 &  ~2310~1 &  ~2529~1);
  _X016  = EXP(!_LC041 & !~2214~1 &  ~2286~1 &  ~2505~1);
  _X017  = EXP(!_LC041 & !_LC079 & !S0 & !S1 & !S2 &  X4 &  ~2529~1);
  _X018  = EXP(!_LC041 & !S0 & !S1 & !S2 &  X5 &  ~2505~1);
  _X001  = EXP(!S0 & !S1 & !S2);

-- Node name is '|LPM_ADD_SUB:2002|addcore:adder|addcore:adder0|ps4' from file "addcore.tdf" line 150, column 7
-- Equation name is '_LC048', type is buried 
_LC048   = LCELL( _EQ058 $ !~2529~1);
  _EQ058 = !S0 & !S1 & !S2 &  X4 & !~2529~1
         #  _X001 &  ~2310~1 & !~2529~1;
  _X001  = EXP(!S0 & !S1 & !S2);

-- Node name is '|LPM_ADD_SUB:2002|addcore:adder|addcore:adder0|ps5' from file "addcore.tdf" line 150, column 7
-- Equation name is '_LC079', type is buried 
_LC079   = LCELL( _EQ059 $ !~2505~1);
  _EQ059 = !S0 & !S1 & !S2 &  X5 & !~2505~1
         #  _X001 &  ~2286~1 & !~2505~1;
  _X001  = EXP(!S0 & !S1 & !S2);

-- Node name is '|LPM_ADD_SUB:2002|addcore:adder|addcore:adder0|ps6' from file "addcore.tdf" line 150, column 7
-- Equation name is '_LC041', type is buried 
_LC041   = LCELL( _EQ060 $ !~2481~1);
  _EQ060 = !S0 & !S1 & !S2 &  X6 & !~2481~1
         #  _X001 &  ~2262~1 & !~2481~1;
  _X001  = EXP(!S0 & !S1 & !S2);

-- Node name is '|LPM_ADD_SUB:2002|addcore:adder|addcore:adder0|ps7' from file "addcore.tdf" line 150, column 7
-- Equation name is '_LC058', type is buried 
_LC058   = LCELL( _EQ061 $  GND);
  _EQ061 =  _X001 & !~2243~1 & !~2457~1
         # !X7 & !~2243~1 & !~2457~1;
  _X001  = EXP(!S0 & !S1 & !S2);

-- Node name is '|LPM_ADD_SUB:2002|addcore:adder|addcore:adder0|result_node4' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC059', type is buried 
_LC059   = LCELL( _EQ062 $  ~PIN003);
  _EQ062 = !_LC039 & !_LC048;

-- Node name is '|LPM_ADD_SUB:2002|addcore:adder|addcore:adder0|result_node5' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC064', type is buried 
_LC064   = LCELL( _EQ063 $  _EQ064);
  _EQ063 = !S0 & !S1 & !S2 &  X4 &  ~2529~1
         #  _X001 &  ~2310~1 &  ~2529~1
         # !_LC048 &  ~PIN003;
  _X001  = EXP(!S0 & !S1 & !S2);
  _EQ064 = !_LC076 & !_LC079;

-- Node name is '|LPM_ADD_SUB:2002|addcore:adder|addcore:adder0|result_node6' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC050', type is buried 
_LC050   = LCELL( _EQ065 $  _EQ066);
  _EQ065 = !_LC048 & !_LC079 &  ~PIN003
         #  _LC094;
  _EQ066 = !_LC038 & !_LC041;

-- Node name is '|LPM_ADD_SUB:2002|addcore:adder|addcore:adder0|result_node7' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC062', type is buried 
_LC062   = LCELL( _EQ067 $  _EQ068);
  _EQ067 = !_LC041 & !_LC048 & !_LC079 &  ~PIN003
         #  _LC087;
  _EQ068 = !_LC058 & !_LC063;

-- Node name is '|LPM_ADD_SUB:2002|addcore:adder|addcore:adder0|cout_node' = '~PIN013' from file "addcore.tdf" line 165, column 5
-- Equation name is '~PIN013', location is LC051, type is output.
 ~PIN013 = LCELL( _EQ069 $  _EQ070);
  _EQ069 =  _X019 &  _X020;
  _X019  = EXP(!S0 & !S1 & !S2 &  X7 &  ~2457~1);
  _X020  = EXP( ~2243~1 &  ~2457~1);
  _EQ070 =  _X021 &  _X022;
  _X021  = EXP(!_LC058 & !_LC063 &  _LC087);
  _X022  = EXP(!_LC041 & !_LC048 & !_LC058 & !_LC063 & !_LC079 &  ~PIN003);

-- Node name is '|LPM_ADD_SUB:1377|addcore:adder|addcore:adder0|cout_node' = '~PIN014' from file "addcore.tdf" line 165, column 5
-- Equation name is '~PIN014', location is LC084, type is output.
 ~PIN014 = LCELL( _EQ071 $  GND);
  _EQ071 = !_LC054 & !S0 & !S1 & !S2 &  _X001 &  X4 &  X6 &  _X008 &  ~2286~1 & 
              ~2361~1 &  ~2385~1 &  ~2409~1
         # !_LC054 & !S0 & !S1 & !S2 &  _X001 &  X6 &  _X008 &  ~2286~1 & 
              ~2310~1 &  ~2361~1 &  ~2385~1 &  ~2409~1
         # !_LC054 & !S0 & !S1 & !S2 &  _X001 &  X5 &  X6 &  _X008 &  ~2310~1 & 
              ~2361~1 &  ~2385~1 &  ~2409~1
         # !_LC054 & !S0 & !S1 & !S2 &  X4 &  X5 &  X6 &  _X008 &  ~2361~1 & 
              ~2385~1 &  ~2409~1
         # !_LC026 & !_LC054 & !_LC078 &  _X001 &  _X008 &  ~2262~1 & 
              ~2361~1 &  ~2385~1 &  ~2409~1;
  _X001  = EXP(!S0 & !S1 & !S2);
  _X008  = EXP(!~2338~1 & !~2339~1);

-- Node name is '|LPM_ADD_SUB:1685|addcore:adder|addcore:adder0|cout_node' = '~PIN015' from file "addcore.tdf" line 165, column 5
-- Equation name is '~PIN015', location is LC021, type is output.
 ~PIN015 = LCELL( _EQ072 $  _EQ073);
  _EQ072 =  _X019 &  _X020;
  _X019  = EXP(!S0 & !S1 & !S2 &  X7 &  ~2457~1);
  _X020  = EXP( ~2243~1 &  ~2457~1);
  _EQ073 =  _X023 &  _X024;
  _X023  = EXP(!_LC052 & !_LC055 &  _LC088);
  _X024  = EXP(!_LC042 & !_LC052 & !_LC055 & !_LC073 & !_LC077 &  ~PIN004);

-- Node name is '|LPM_ADD_SUB:1130|addcore:adder|addcore:adder0|cout_node' = '~PIN016' from file "addcore.tdf" line 165, column 5
-- Equation name is '~PIN016', location is LC086, type is output.
 ~PIN016 = LCELL( _EQ074 $  GND);
  _EQ074 = !_LC056 & !S0 & !S1 & !S2 &  _X001 &  X4 &  X6 &  _X008 &  ~2286~1 & 
              ~2361~1 &  ~2385~1 &  ~2409~1
         # !_LC056 & !S0 & !S1 & !S2 &  _X001 &  X6 &  _X008 &  ~2286~1 & 
              ~2310~1 &  ~2361~1 &  ~2385~1 &  ~2409~1
         # !_LC056 & !S0 & !S1 & !S2 &  _X001 &  X5 &  X6 &  _X008 &  ~2310~1 & 
              ~2361~1 &  ~2385~1 &  ~2409~1
         # !_LC056 & !S0 & !S1 & !S2 &  X4 &  X5 &  X6 &  _X008 &  ~2361~1 & 
              ~2385~1 &  ~2409~1
         # !_LC029 & !_LC056 & !_LC065 &  _X001 &  _X008 &  ~2262~1 & 
              ~2361~1 &  ~2385~1 &  ~2409~1;
  _X001  = EXP(!S0 & !S1 & !S2);
  _X008  = EXP(!~2338~1 & !~2339~1);

-- Node name is '~2243~1~2' 
-- Equation name is '~2243~1~2', location is LC060, type is buried.
-- synthesized logic cell 
_LC060   = LCELL( _EQ075 $  GND);
  _EQ075 = !S1 & !S2 &  _X001 &  X7 &  ~2243~1
         #  S0 & !S1 &  _X001 &  X7
         #  S0 & !S2 &  _X001 &  X7
         # !S0 & !S1 &  _X001 &  X7 &  ~2243~1
         # !S0 & !S2 &  _X001 &  X7 &  ~2243~1;
  _X001  = EXP(!S0 & !S1 & !S2);

-- Node name is '~2243~1~3' 
-- Equation name is '~2243~1~3', location is LC053, type is buried.
-- synthesized logic cell 
_LC053   = LCELL( _EQ076 $  GND);
  _EQ076 =  S2 &  _X001 &  X7 &  ~2243~1
         #  S1 &  _X001 &  X7 &  ~2243~1
         #  S1 & !S2 &  _X001 &  X7
         #  _LC060;
  _X001  = EXP(!S0 & !S1 & !S2);

-- Node name is '~2243~1' 
-- Equation name is '~2243~1', location is LC049, type is output.
 ~2243~1 = LCELL( _EQ077 $  GND);
  _EQ077 =  S0 & !S1 & !S2 &  _X001 &  X7
         # !S0 & !S1 & !S2 &  _X001 &  ~2243~1
         #  S1 &  S2 &  _X001 &  ~2243~1
         # !S1 &  S2 &  _X001 &  X7
         #  _LC053;
  _X001  = EXP(!S0 & !S1 & !S2);

-- Node name is '~2457~1' 
-- Equation name is '~2457~1', location is LC017, type is output.
 ~2457~1 = LCELL( _EQ078 $  GND);
  _EQ078 =  S1 &  ~2457~1
         # !S1 &  Y7
         #  Y7 &  ~2457~1;

-- Node name is '~2481~1~2' 
-- Equation name is '~2481~1~2', location is LC046, type is buried.
-- synthesized logic cell 
_LC046   = LCELL( _EQ079 $  GND);
  _EQ079 = !S0 & !S2 &  _X001 & !Y6 &  ~2481~1
         #  S1 &  _X001 &  Y6 & !~2481~1;
  _X001  = EXP(!S0 & !S1 & !S2);

-- Node name is '~2481~1' 
-- Equation name is '~2481~1', location is LC033, type is output.
 ~2481~1 = LCELL( _EQ080 $  Y6);
  _EQ080 = !S0 & !S1 & !S2 &  _X001 & !Y6 &  ~2481~1
         # !S0 & !S2 &  _X001 &  Y6 & !~2481~1
         #  S1 &  _X001 & !Y6 &  ~2481~1
         #  _LC046;
  _X001  = EXP(!S0 & !S1 & !S2);

-- Node name is '~2505~1~2' 
-- Equation name is '~2505~1~2', location is LC016, type is buried.
-- synthesized logic cell 
_LC016   = LCELL( _EQ081 $  GND);
  _EQ081 = !S0 & !S2 &  _X001 & !Y5 &  ~2505~1
         #  S1 &  _X001 &  Y5 & !~2505~1;
  _X001  = EXP(!S0 & !S1 & !S2);

-- Node name is '~2505~1' 
-- Equation name is '~2505~1', location is LC001, type is output.
 ~2505~1 = LCELL( _EQ082 $  Y5);
  _EQ082 = !S0 & !S1 & !S2 &  _X001 & !Y5 &  ~2505~1
         # !S0 & !S2 &  _X001 &  Y5 & !~2505~1
         #  S1 &  _X001 & !Y5 &  ~2505~1
         #  _LC016;
  _X001  = EXP(!S0 & !S1 & !S2);

-- Node name is '~2529~1~2' 
-- Equation name is '~2529~1~2', location is LC036, type is buried.
-- synthesized logic cell 
_LC036   = LCELL( _EQ083 $  GND);
  _EQ083 = !S0 & !S2 &  _X001 & !Y4 &  ~2529~1
         #  S1 &  _X001 &  Y4 & !~2529~1;
  _X001  = EXP(!S0 & !S1 & !S2);

-- Node name is '~2529~1' 
-- Equation name is '~2529~1', location is LC035, type is output.
 ~2529~1 = LCELL( _EQ084 $  Y4);
  _EQ084 = !S0 & !S1 & !S2 &  _X001 & !Y4 &  ~2529~1
         # !S0 & !S2 &  _X001 &  Y4 & !~2529~1
         #  S1 &  _X001 & !Y4 &  ~2529~1
         #  _LC036;
  _X001  = EXP(!S0 & !S1 & !S2);

-- Node name is '~2673~1' 
-- Equation name is '~2673~1', location is LC019, type is output.
 ~2673~1 = LCELL( _EQ085 $  VCC);
  _EQ085 =  _X025 &  _X026 &  _X027 &  _X028 &  _X029 &  _X030 &  _X031 & 
              _X032;
  _X025  = EXP( _LC095 &  S0 &  S1 & !S2 & !~2214~1);
  _X026  = EXP( _LC062 &  S0 & !S1 &  S2 & !~2214~1);
  _X027  = EXP( _LC032 & !S0 & !S1 &  S2 & !~2214~1);
  _X028  = EXP( _LC082 & !S0 &  S1 & !S2 & !~2214~1);
  _X029  = EXP( ~PIN002 &  S0 & !S1 & !S2 & !~2214~1);
  _X030  = EXP(!S0 & !S1 & !S2 & !~2214~1 &  ~2673~1);
  _X031  = EXP( S1 &  S2 & !~2214~1 &  ~2673~1);
  _X032  = EXP( ~PIN001 & !S0 & !S1 & !S2);

-- Node name is '~2697~1' 
-- Equation name is '~2697~1', location is LC004, type is output.
 ~2697~1 = LCELL( _EQ086 $  VCC);
  _EQ086 =  _X033 &  _X034 &  _X035 &  _X036 &  _X037 &  _X038 &  _X039 & 
              _X040;
  _X033  = EXP( _LC093 &  S0 &  S1 & !S2 & !~2214~1);
  _X034  = EXP( _LC050 &  S0 & !S1 &  S2 & !~2214~1);
  _X035  = EXP( _LC023 & !S0 & !S1 &  S2 & !~2214~1);
  _X036  = EXP( _LC091 & !S0 &  S1 & !S2 & !~2214~1);
  _X037  = EXP( ~PIN009 &  S0 & !S1 & !S2 & !~2214~1);
  _X038  = EXP(!S0 & !S1 & !S2 & !~2214~1 &  ~2697~1);
  _X039  = EXP( S1 &  S2 & !~2214~1 &  ~2697~1);
  _X040  = EXP( _LC009 & !S0 & !S1 & !S2);

-- Node name is '~2721~1' 
-- Equation name is '~2721~1', location is LC075, type is output.
 ~2721~1 = LCELL( _EQ087 $  VCC);
  _EQ087 =  _X041 &  _X042 &  _X043 &  _X044 &  _X045 &  _X046 &  _X047 & 
              _X048;
  _X041  = EXP( _LC089 &  S0 &  S1 & !S2 & !~2214~1);
  _X042  = EXP( _LC064 &  S0 & !S1 &  S2 & !~2214~1);
  _X043  = EXP( _LC080 & !S0 & !S1 &  S2 & !~2214~1);
  _X044  = EXP( _LC092 & !S0 &  S1 & !S2 & !~2214~1);
  _X045  = EXP( ~PIN010 &  S0 & !S1 & !S2 & !~2214~1);
  _X046  = EXP(!S0 & !S1 & !S2 & !~2214~1 &  ~2721~1);
  _X047  = EXP( S1 &  S2 & !~2214~1 &  ~2721~1);
  _X048  = EXP( _LC057 & !S0 & !S1 & !S2);

-- Node name is '~2745~1' 
-- Equation name is '~2745~1', location is LC037, type is output.
 ~2745~1 = LCELL( _EQ088 $  VCC);
  _EQ088 =  _X049 &  _X050 &  _X051 &  _X052 &  _X053 &  _X054 &  _X055 & 
              _X056;
  _X049  = EXP( _LC085 &  S0 &  S1 & !S2 & !~2214~1);
  _X050  = EXP( _LC059 &  S0 & !S1 &  S2 & !~2214~1);
  _X051  = EXP( _LC031 & !S0 & !S1 &  S2 & !~2214~1);
  _X052  = EXP( _LC096 & !S0 &  S1 & !S2 & !~2214~1);
  _X053  = EXP( ~PIN011 &  S0 & !S1 & !S2 & !~2214~1);
  _X054  = EXP(!S0 & !S1 & !S2 & !~2214~1 &  ~2745~1);
  _X055  = EXP( S1 &  S2 & !~2214~1 &  ~2745~1);
  _X056  = EXP( _LC011 & !S0 & !S1 & !S2);

-- Node name is '~2862~1' 
-- Equation name is '~2862~1', location is LC018, type is buried.
-- synthesized logic cell 
_LC018   = LCELL( _EQ089 $  VCC);
  _EQ089 =  _X025 &  _X026 &  _X027 &  _X028 &  _X029 &  _X057 &  _X058 & 
              _X059;
  _X025  = EXP( _LC095 &  S0 &  S1 & !S2 & !~2214~1);
  _X026  = EXP( _LC062 &  S0 & !S1 &  S2 & !~2214~1);
  _X027  = EXP( _LC032 & !S0 & !S1 &  S2 & !~2214~1);
  _X028  = EXP( _LC082 & !S0 &  S1 & !S2 & !~2214~1);
  _X029  = EXP( ~PIN002 &  S0 & !S1 & !S2 & !~2214~1);
  _X057  = EXP( _LC020 &  S0 &  S1 &  S2);
  _X058  = EXP(!S0 &  S1 &  S2 &  Y7);
  _X059  = EXP( _LC020 & !S0 & !S1 & !S2);

-- Node name is '~2865~1' 
-- Equation name is '~2865~1', location is LC020, type is buried.
-- synthesized logic cell 
_LC020   = LCELL( _EQ090 $  GND);
  _EQ090 =  ~PIN001 & !S0 & !S1 & !S2
         #  _LC018 &  _X001;
  _X001  = EXP(!S0 & !S1 & !S2);

-- Node name is '~2886~1' 
-- Equation name is '~2886~1', location is LC010, type is buried.
-- synthesized logic cell 
_LC010   = LCELL( _EQ091 $  VCC);
  _EQ091 =  _X033 &  _X034 &  _X035 &  _X036 &  _X037 &  _X060 &  _X061 & 
              _X062;
  _X033  = EXP( _LC093 &  S0 &  S1 & !S2 & !~2214~1);
  _X034  = EXP( _LC050 &  S0 & !S1 &  S2 & !~2214~1);
  _X035  = EXP( _LC023 & !S0 & !S1 &  S2 & !~2214~1);
  _X036  = EXP( _LC091 & !S0 &  S1 & !S2 & !~2214~1);
  _X037  = EXP( ~PIN009 &  S0 & !S1 & !S2 & !~2214~1);
  _X060  = EXP( _LC025 &  S0 &  S1 &  S2);
  _X061  = EXP(!S0 &  S1 &  S2 &  Y6);
  _X062  = EXP( _LC025 & !S0 & !S1 & !S2);

-- Node name is '~2889~1' 
-- Equation name is '~2889~1', location is LC025, type is buried.
-- synthesized logic cell 
_LC025   = LCELL( _EQ092 $  GND);
  _EQ092 =  _LC009 & !S0 & !S1 & !S2
         #  _LC010 &  _X001;
  _X001  = EXP(!S0 & !S1 & !S2);

-- Node name is '~2910~1' 
-- Equation name is '~2910~1', location is LC074, type is buried.
-- synthesized logic cell 
_LC074   = LCELL( _EQ093 $  VCC);
  _EQ093 =  _X041 &  _X042 &  _X043 &  _X044 &  _X045 &  _X063 &  _X064 & 
              _X065;
  _X041  = EXP( _LC089 &  S0 &  S1 & !S2 & !~2214~1);
  _X042  = EXP( _LC064 &  S0 & !S1 &  S2 & !~2214~1);
  _X043  = EXP( _LC080 & !S0 & !S1 &  S2 & !~2214~1);
  _X044  = EXP( _LC092 & !S0 &  S1 & !S2 & !~2214~1);
  _X045  = EXP( ~PIN010 &  S0 & !S1 & !S2 & !~2214~1);
  _X063  = EXP( _LC045 &  S0 &  S1 &  S2);
  _X064  = EXP(!S0 &  S1 &  S2 &  Y5);
  _X065  = EXP( _LC045 & !S0 & !S1 & !S2);

-- Node name is '~2913~1' 
-- Equation name is '~2913~1', location is LC045, type is buried.
-- synthesized logic cell 
_LC045   = LCELL( _EQ094 $  GND);
  _EQ094 =  _LC057 & !S0 & !S1 & !S2
         #  _LC074 &  _X001;
  _X001  = EXP(!S0 & !S1 & !S2);

-- Node name is '~2934~1' 
-- Equation name is '~2934~1', location is LC044, type is buried.
-- synthesized logic cell 
_LC044   = LCELL( _EQ095 $  VCC);
  _EQ095 =  _X049 &  _X050 &  _X051 &  _X052 &  _X053 &  _X066 &  _X067 & 
              _X068;
  _X049  = EXP( _LC085 &  S0 &  S1 & !S2 & !~2214~1);
  _X050  = EXP( _LC059 &  S0 & !S1 &  S2 & !~2214~1);
  _X051  = EXP( _LC031 & !S0 & !S1 &  S2 & !~2214~1);
  _X052  = EXP( _LC096 & !S0 &  S1 & !S2 & !~2214~1);
  _X053  = EXP( ~PIN011 &  S0 & !S1 & !S2 & !~2214~1);
  _X066  = EXP( _LC034 &  S0 &  S1 &  S2);
  _X067  = EXP(!S0 &  S1 &  S2 &  Y4);
  _X068  = EXP( _LC034 & !S0 & !S1 & !S2);

-- Node name is '~2937~1' 
-- Equation name is '~2937~1', location is LC034, type is buried.
-- synthesized logic cell 
_LC034   = LCELL( _EQ096 $  GND);
  _EQ096 =  _LC011 & !S0 & !S1 & !S2
         #  _LC044 &  _X001;
  _X001  = EXP(!S0 & !S1 & !S2);



--     Shareable expanders that are duplicated in multiple LABs:
--    _X001 occurs in LABs A, B, C, D, E, F
--    _X019 occurs in LABs B, D
--    _X020 occurs in LABs B, D




Device-Specific Information:              d:\maxplus\projects\exp5\alu\alu.rpt
alu1

***** Logic for device 'alu1' compiled without errors.




Device: EPM7096LC68-7

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF
    MultiVolt I/O                              = OFF

                                                  R  R        R  
                    ~     ~  ~                    E  E     ~  E  
                    2     2  P  V                 S  S     2  S  
                    6     6  I  C                 E  E  V  2  E  
                    9     7  N  C                 R  R  C  1  R  
                    7  G  3  0  I  G  G  G  G  G  V  V  C  4  V  
              Y  Y  ~  N  ~  1  N  N  N  N  N  N  E  E  I  ~  E  
              0  1  1  D  1  6  T  D  D  D  D  D  D  D  O  1  D  
            -----------------------------------------------------_ 
          /   9  8  7  6  5  4  3  2  1 68 67 66 65 64 63 62 61   | 
      S0 | 10                                                  60 | CF 
   VCCIO | 11                                                  59 | RESERVED 
      S2 | 12                                                  58 | GND 
      S1 | 13                                                  57 | RESERVED 
 ~PIN012 | 14                                                  56 | RESERVED 
 ~PIN017 | 15                                                  55 | ALOUT2 
     GND | 16                                                  54 | RESERVED 
 ~PIN013 | 17                                                  53 | VCCIO 
 ~2769~1 | 18                  EPM7096LC68-7                   52 | RESERVED 
 ~2745~1 | 19                                                  51 | RESERVED 
 ~2721~1 | 20                                                  50 | ~2577~1 
   VCCIO | 21                                                  49 | ALOUT0 
 ~PIN014 | 22                                                  48 | GND 
 ~PIN015 | 23                                                  47 | ~2601~1 
RESERVED | 24                                                  46 | ~2625~1 
      Y2 | 25                                                  45 | ZF 
     GND | 26                                                  44 | RESERVED 
         |_  27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43  _| 
           ------------------------------------------------------ 
              R  X  A  X  V  R  X  G  V  ~  ~  G  ~  R  R  R  V  
              E  2  L  1  C  E  0  N  C  2  2  N  2  E  E  E  C  
              S     O     C  S     D  C  3  3  D  4  S  S  S  C  
              E     U     I  E        I  8  6     0  E  E  E  I  
              R     T     O  R        N  5  1     9  R  R  R  O  
              V     1        V        T  ~  ~     ~  V  V  V     
              E              E           1  1     1  E  E  E     
              D              D                       D  D  D     


N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:              d:\maxplus\projects\exp5\alu\alu.rpt
alu1

** RESOURCE USAGE **

                                                Shareable     External
Logic Array Block     Logic Cells   I/O Pins    Expanders   Interconnect

A:     LC1 - LC16     0/16(  0%)   8/ 8(100%)   0/16(  0%)   0/36(  0%) 
B:    LC17 - LC32     6/16( 37%)   8/ 8(100%)  12/16( 75%)   8/36( 22%) 
C:    LC33 - LC48     9/16( 56%)   5/ 8( 62%)  16/16(100%)  15/36( 41%) 
D:    LC49 - LC64    15/16( 93%)   4/ 8( 50%)  16/16(100%)  28/36( 77%) 
E:    LC65 - LC80    14/16( 87%)   5/ 8( 62%)  15/16( 93%)  25/36( 69%) 
F:    LC81 - LC96    16/16(100%)   2/ 8( 25%)  11/16( 68%)  30/36( 83%) 


Total dedicated input pins used:                 0/4      (  0%)
Total I/O pins used:                            32/48     ( 66%)
Total logic cells used:                         60/96     ( 62%)
Total shareable expanders used:                 58/96     ( 60%)
Total Turbo logic cells used:                   60/96     ( 62%)
Total shareable expanders not available (n/a):  12/96     ( 12%)
Average fan-in:                                  5.73
Total fan-in:                                   344

Total input pins required:                      20
Total output pins required:                     12
Total bidirectional pins required:               0
Total logic cells required:                     60
Total flipflops required:                        0
Total product terms required:                  222
Total logic cells lending parallel expanders:    0
Total shareable expanders in database:          53

Synthesized logic cells:                        38/  96   ( 39%)



Device-Specific Information:              d:\maxplus\projects\exp5\alu\alu.rpt
alu1

** INPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  14   (32)  (B)      INPUT    s          0      0   0    0    0    0    1  ~PIN012
  17   (27)  (B)      INPUT    s          0      0   0    0    0    0    1  ~PIN013
  22   (19)  (B)      INPUT    s          0      0   0    0    0    0    1  ~PIN014
  23   (17)  (B)      INPUT    s          0      0   0    0    0    0    1  ~PIN015
   4   (16)  (A)      INPUT    s          0      0   0    0    0    0    1  ~PIN016
  15   (29)  (B)      INPUT    s          0      0   0    0    0    0    1  ~PIN017
  10    (6)  (A)      INPUT               0      0   0    0    0   12   24  S0
  13    (1)  (A)      INPUT               0      0   0    0    0   12   26  S1
  12    (4)  (A)      INPUT               0      0   0    0    0   12   26  S2
  33   (33)  (C)      INPUT               0      0   0    0    0    1    0  X0
  30   (37)  (C)      INPUT               0      0   0    0    0    1    0  X1
  28   (41)  (C)      INPUT               0      0   0    0    0    1    0  X2
   9    (8)  (A)      INPUT               0      0   0    0    0    1    2  Y0
   8    (9)  (A)      INPUT               0      0   0    0    0    1    2  Y1
  25   (45)  (C)      INPUT               0      0   0    0    0    1    2  Y2
   5   (14)  (A)      INPUT    s          0      0   0    0    0    0    3  ~2673~1
   7   (12)  (A)      INPUT    s          0      0   0    0    0    0    3  ~2697~1
  20   (21)  (B)      INPUT    s          0      0   0    0    0    0    3  ~2721~1
  19   (24)  (B)      INPUT    s          0      0   0    0    0    0    3  ~2745~1
  18   (25)  (B)      INPUT    s          0      0   0    0    0    0    3  ~2769~1


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:              d:\maxplus\projects\exp5\alu\alu.rpt
alu1

** OUTPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  49     69    E     OUTPUT      t        1      1   0    3    2    0    0  ALOUT0
  29     40    C     OUTPUT      t        4      3   1    3    5    0    0  ALOUT1
  55     80    E     OUTPUT      t        1      1   0    3    2    0    0  ALOUT2
  60     88    F     OUTPUT      t        2      2   0    3    2    0    0  CF
  45     64    D     OUTPUT      t        2      2   0    3    3    0    0  ZF
  62     92    F     OUTPUT    s t        0      0   0    3    0    0   12  ~2214~1
  37     51    D     OUTPUT    s t        2      1   1    4    1    1    8  ~2361~1
  36     49    D     OUTPUT    s t        2      1   1    4    1    2   13  ~2385~1
  39     53    D     OUTPUT    s t        2      1   1    4    1    2   18  ~2409~1
  50     72    E     OUTPUT    s t        2      1   1    4    2    1    7  ~2577~1
  47     67    E     OUTPUT    s t        2      1   1    4    2    2   10  ~2601~1
  46     65    E     OUTPUT    s t        2      1   1    4    2    2   14  ~2625~1


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:              d:\maxplus\projects\exp5\alu\alu.rpt
alu1

** BURIED LOGIC **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
 (54)    77    E       SOFT      t        0      0   0    0    2    0    1  |LPM_ADD_SUB:557|addcore:adder|addcore:adder0|gs2
 (52)    75    E       SOFT      t        0      0   0    0    2    0    1  |LPM_ADD_SUB:557|addcore:adder|addcore:adder0|ps2
 (22)    19    B       SOFT    s t        0      0   0    0    2    1    3  |LPM_ADD_SUB:557|addcore:adder|addcore:adder0|~239~1
   -     34    C       SOFT    s t        2      2   0    0    4    0    1  |LPM_ADD_SUB:557|addcore:adder|addcore:adder0|~242~1
 (17)    27    B       SOFT    s t        7      4   1    0    8    1    2  |LPM_ADD_SUB:557|addcore:adder|addcore:adder0|~245~1
   -     93    F       SOFT    s t        3      2   0    4    4    0    2  |LPM_ADD_SUB:557|addcore:adder|addcore:adder1|~239~1
   -     26    B       SOFT      t        3      2   0    0    4    0    2  |LPM_ADD_SUB:874|addcore:adder|addcore:adder0|result_node1
 (18)    25    B       SOFT      t        4      2   0    0    6    0    2  |LPM_ADD_SUB:874|addcore:adder|addcore:adder0|result_node2
   -     87    F       SOFT      t        0      0   0    1    2    0    2  |LPM_ADD_SUB:874|addcore:adder|addcore:adder1|result_node0
 (44)    61    D       SOFT      t        0      0   0    0    2    0    2  |LPM_ADD_SUB:1130|addcore:adder|addcore:adder0|result_node1
   -     60    D       SOFT      t        0      0   0    0    3    0    2  |LPM_ADD_SUB:1130|addcore:adder|addcore:adder0|result_node2
 (42)    59    D       SOFT      t        0      0   0    1    1    0    2  |LPM_ADD_SUB:1130|addcore:adder|addcore:adder1|result_node0
   -     54    D       SOFT      t        0      0   0    0    2    0    2  |LPM_ADD_SUB:1377|addcore:adder|addcore:adder0|result_node1
   -     52    D       SOFT      t        0      0   0    0    3    0    2  |LPM_ADD_SUB:1377|addcore:adder|addcore:adder0|result_node2
 (41)    57    D       SOFT      t        0      0   0    1    1    0    2  |LPM_ADD_SUB:1377|addcore:adder|addcore:adder1|result_node0
 (30)    37    C       SOFT      t        2      2   0    0    4    0    2  |LPM_ADD_SUB:1685|addcore:adder|addcore:adder0|result_node1
   -     18    B       SOFT      t        3      3   0    0    6    0    2  |LPM_ADD_SUB:1685|addcore:adder|addcore:adder0|result_node2
   -     55    D       SOFT      t        0      0   0    1    2    0    2  |LPM_ADD_SUB:1685|addcore:adder|addcore:adder1|result_node0
 (27)    43    C       SOFT      t        2      2   0    0    4    0    2  |LPM_ADD_SUB:2002|addcore:adder|addcore:adder0|result_node1
   -     20    B       SOFT      t        3      3   0    0    6    0    2  |LPM_ADD_SUB:2002|addcore:adder|addcore:adder0|result_node2
   -     50    D       SOFT      t        0      0   0    1    2    0    2  |LPM_ADD_SUB:2002|addcore:adder|addcore:adder1|result_node0
   -     90    F       SOFT    s t        0      0   0    8    5    1    1  ~612~1
   -     83    F       SOFT    s t        0      0   0    5    4    1    1  ~631~1
 (65)    96    F       SOFT    s t        0      0   0    3    0    0    4  ~2210~1
 (59)    86    F       SOFT    s t        0      0   0    3    0    0    2  ~2216~1
   -     82    F      LCELL    s t        2      2   0    3    1    0    7  ~2217~1
 (61)    89    F       SOFT    s t        0      0   0    2    1    0    2  ~2427~1
 (56)    81    F      LCELL    s t        0      0   0    0    3    0    4  ~2433~1
   -     71    E      LCELL    s t        1      1   0    4    1    1    0  ~2577~1~2
   -     70    E      LCELL    s t        1      1   0    4    1    1    0  ~2601~1~2
   -     68    E      LCELL    s t        1      1   0    4    1    1    0  ~2625~1~2
   -     85    F      LCELL    s t        7      7   0    3   11    1    5  ~2649~1
 (57)    84    F       SOFT    s t        7      7   0    3    9    0    2  ~2651~1
   -     66    E      LCELL    s t        8      5   0    3    8    0    4  ~2793~1
 (40)    56    D      LCELL    s t        8      5   0    3    8    0    4  ~2817~1
 (33)    33    C      LCELL    s t        7      7   0    3    5    0    1  ~2841~1~2
 (32)    35    C      LCELL    s t        8      7   1    3    6    0    5  ~2841~1
   -     76    E       SOFT    s t        8      5   0    4    7    1    1  ~2982~1
   -     74    E      LCELL    s t        1      1   0    3    2    0    1  ~2985~1
   -     63    D       SOFT    s t        8      5   0    4    7    1    1  ~3006~1
   -     44    C      LCELL    s t        4      3   1    3    5    0    1  ~3009~1
 (28)    41    C       SOFT    s t        3      0   0    4    4    1    1  ~3030~1
   -     42    C       SOFT    s t        1      0   1    3    4    0    1  ~3030~2
 (51)    73    E      LCELL    s t        1      1   0    3    2    0    2  ~3033~1
   -     91    F       SOFT    s t        0      0   0    2    2    1    1  ~3051~1
 (64)    94    F      LCELL    s t        2      2   0    3    2    0    1  ~3057~1
   -     95    F       SOFT    s t        2      1   1    8    4    1    1  ~3078~1
   -     62    D      LCELL    s t        2      2   0    3    3    0    1  ~3081~1


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:              d:\maxplus\projects\exp5\alu\alu.rpt
alu1

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'B':

                     Logic cells placed in LAB 'B'
        +----------- LC19 |LPM_ADD_SUB:557|addcore:adder|addcore:adder0|~239~1
        | +--------- LC27 |LPM_ADD_SUB:557|addcore:adder|addcore:adder0|~245~1
        | | +------- LC26 |LPM_ADD_SUB:874|addcore:adder|addcore:adder0|result_node1
        | | | +----- LC25 |LPM_ADD_SUB:874|addcore:adder|addcore:adder0|result_node2
        | | | | +--- LC18 |LPM_ADD_SUB:1685|addcore:adder|addcore:adder0|result_node2
        | | | | | +- LC20 |LPM_ADD_SUB:2002|addcore:adder|addcore:adder0|result_node2
        | | | | | | 
        | | | | | |   Other LABs fed by signals
        | | | | | |   that feed LAB 'B'
LC      | | | | | | | A B C D E F |     Logic cells that feed LAB 'B':

Pin
LC77 -> - * - - - - | - * - - - - | <-- |LPM_ADD_SUB:557|addcore:adder|addcore:adder0|gs2
LC75 -> - * - - - - | - * - - - - | <-- |LPM_ADD_SUB:557|addcore:adder|addcore:adder0|ps2
LC51 -> - * - * * * | - * - * * - | <-- ~2361~1
LC49 -> - * * * * * | - * * * - - | <-- ~2385~1
LC53 -> * * * * * * | - * * * - - | <-- ~2409~1
LC72 -> - * - * * * | - * - - * - | <-- ~2577~1
LC67 -> - * * * * * | - * * - * - | <-- ~2601~1
LC65 -> * * * * * * | - * * - * - | <-- ~2625~1


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:              d:\maxplus\projects\exp5\alu\alu.rpt
alu1

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'C':

                           Logic cells placed in LAB 'C'
        +----------------- LC40 ALOUT1
        | +--------------- LC34 |LPM_ADD_SUB:557|addcore:adder|addcore:adder0|~242~1
        | | +------------- LC37 |LPM_ADD_SUB:1685|addcore:adder|addcore:adder0|result_node1
        | | | +----------- LC43 |LPM_ADD_SUB:2002|addcore:adder|addcore:adder0|result_node1
        | | | | +--------- LC33 ~2841~1~2
        | | | | | +------- LC35 ~2841~1
        | | | | | | +----- LC44 ~3009~1
        | | | | | | | +--- LC41 ~3030~1
        | | | | | | | | +- LC42 ~3030~2
        | | | | | | | | | 
        | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | |   that feed LAB 'C'
LC      | | | | | | | | | | A B C D E F |     Logic cells that feed LAB 'C':
LC33 -> - - - - - * - - - | - - * - - - | <-- ~2841~1~2
LC35 -> - - - - * * - - - | - - * - - * | <-- ~2841~1
LC42 -> - - - - - - - * - | - - * - - - | <-- ~3030~2

Pin
10   -> * - - - * * * * * | - - * * * * | <-- S0
13   -> * - - - * * * * * | - - * * * * | <-- S1
12   -> * - - - * * * * * | - - * * * * | <-- S2
9    -> - - - - - - - * - | - - * - * - | <-- Y0
LC19 -> - - - - * * - - - | - - * - * - | <-- |LPM_ADD_SUB:557|addcore:adder|addcore:adder0|~239~1
LC92 -> - - - - * * - * * | - - * * * * | <-- ~2214~1
LC49 -> * * * * - - * - - | - * * * - - | <-- ~2385~1
LC53 -> * * * * * * * * * | - * * * - - | <-- ~2409~1
LC67 -> * * * * - - * - - | - * * - * - | <-- ~2601~1
LC65 -> * * * * * * * - * | - * * - * - | <-- ~2625~1
LC63 -> * - - - - - * - - | - - * - - - | <-- ~3006~1
LC73 -> - - - - - - - * * | - - * - - - | <-- ~3033~1


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:              d:\maxplus\projects\exp5\alu\alu.rpt
alu1

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'D':

                                       Logic cells placed in LAB 'D'
        +----------------------------- LC61 |LPM_ADD_SUB:1130|addcore:adder|addcore:adder0|result_node1
        | +--------------------------- LC60 |LPM_ADD_SUB:1130|addcore:adder|addcore:adder0|result_node2
        | | +------------------------- LC59 |LPM_ADD_SUB:1130|addcore:adder|addcore:adder1|result_node0
        | | | +----------------------- LC54 |LPM_ADD_SUB:1377|addcore:adder|addcore:adder0|result_node1
        | | | | +--------------------- LC52 |LPM_ADD_SUB:1377|addcore:adder|addcore:adder0|result_node2
        | | | | | +------------------- LC57 |LPM_ADD_SUB:1377|addcore:adder|addcore:adder1|result_node0
        | | | | | | +----------------- LC55 |LPM_ADD_SUB:1685|addcore:adder|addcore:adder1|result_node0
        | | | | | | | +--------------- LC50 |LPM_ADD_SUB:2002|addcore:adder|addcore:adder1|result_node0
        | | | | | | | | +------------- LC64 ZF
        | | | | | | | | | +----------- LC51 ~2361~1
        | | | | | | | | | | +--------- LC49 ~2385~1
        | | | | | | | | | | | +------- LC53 ~2409~1
        | | | | | | | | | | | | +----- LC56 ~2817~1
        | | | | | | | | | | | | | +--- LC63 ~3006~1
        | | | | | | | | | | | | | | +- LC62 ~3081~1
        | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | |   that feed LAB 'D'
LC      | | | | | | | | | | | | | | | | A B C D E F |     Logic cells that feed LAB 'D':
LC61 -> - - - - - - - - - - - - * * - | - - - * - - | <-- |LPM_ADD_SUB:1130|addcore:adder|addcore:adder0|result_node1
LC54 -> - - - - - - - - - - - - * * - | - - - * - - | <-- |LPM_ADD_SUB:1377|addcore:adder|addcore:adder0|result_node1
LC51 -> - * - - * - - - - * - - - - - | - * - * * - | <-- ~2361~1
LC49 -> * * - * * - - - - - * - - - - | - * * * - - | <-- ~2385~1
LC53 -> * * - * * - - - - - - * - - - | - * * * - - | <-- ~2409~1
LC56 -> - - - - - - - - - - - - * - - | - - - * - * | <-- ~2817~1

Pin
17   -> - - - - - - - * - - - - - - - | - - - * - - | <-- ~PIN013
22   -> - - - - - * - - - - - - - - - | - - - * - - | <-- ~PIN014
23   -> - - - - - - * - - - - - - - - | - - - * - - | <-- ~PIN015
4    -> - - * - - - - - - - - - - - - | - - - * - - | <-- ~PIN016
10   -> - - - - - - - - * * * * * * * | - - * * * * | <-- S0
13   -> - - - - - - - - * * * * * * * | - - * * * * | <-- S1
12   -> - - - - - - - - * * * * * * * | - - * * * * | <-- S2
33   -> - - - - - - - - - - - * - - - | - - - * - - | <-- X0
30   -> - - - - - - - - - - * - - - - | - - - * - - | <-- X1
28   -> - - - - - - - - - * - - - - - | - - - * - - | <-- X2
8    -> - - - - - - - - - - - - - * - | - - - * * - | <-- Y1
LC34 -> - - - - - - - - - - - - * - - | - - - * - - | <-- |LPM_ADD_SUB:557|addcore:adder|addcore:adder0|~242~1
LC26 -> - - - - - - - - - - - - * * - | - - - * - - | <-- |LPM_ADD_SUB:874|addcore:adder|addcore:adder0|result_node1
LC37 -> - - - - - - - - - - - - * * - | - - - * - - | <-- |LPM_ADD_SUB:1685|addcore:adder|addcore:adder0|result_node1
LC43 -> - - - - - - - - - - - - * * - | - - - * - - | <-- |LPM_ADD_SUB:2002|addcore:adder|addcore:adder0|result_node1
LC90 -> - - - - - - - - * - - - - - * | - - - * - - | <-- ~612~1
LC83 -> - - - - - - - - * - - - - - * | - - - * - - | <-- ~631~1
LC92 -> - - - - - - - - - - - - * * - | - - * * * * | <-- ~2214~1
LC82 -> - - * - - * * * - - - - - - - | - - - * - * | <-- ~2217~1
LC81 -> - - - - - - * * - - - - - - - | - - - * - * | <-- ~2433~1
LC44 -> - - - - - - - - - - - - - * - | - - - * - - | <-- ~3009~1
LC95 -> - - - - - - - - * - - - - - * | - - - * - - | <-- ~3078~1


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:              d:\maxplus\projects\exp5\alu\alu.rpt
alu1

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'E':

                                     Logic cells placed in LAB 'E'
        +--------------------------- LC69 ALOUT0
        | +------------------------- LC80 ALOUT2
        | | +----------------------- LC77 |LPM_ADD_SUB:557|addcore:adder|addcore:adder0|gs2
        | | | +--------------------- LC75 |LPM_ADD_SUB:557|addcore:adder|addcore:adder0|ps2
        | | | | +------------------- LC71 ~2577~1~2
        | | | | | +----------------- LC72 ~2577~1
        | | | | | | +--------------- LC70 ~2601~1~2
        | | | | | | | +------------- LC67 ~2601~1
        | | | | | | | | +----------- LC68 ~2625~1~2
        | | | | | | | | | +--------- LC65 ~2625~1
        | | | | | | | | | | +------- LC66 ~2793~1
        | | | | | | | | | | | +----- LC76 ~2982~1
        | | | | | | | | | | | | +--- LC74 ~2985~1
        | | | | | | | | | | | | | +- LC73 ~3033~1
        | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | |   that feed LAB 'E'
LC      | | | | | | | | | | | | | | | A B C D E F |     Logic cells that feed LAB 'E':
LC71 -> - - - - - * - - - - - - - - | - - - - * - | <-- ~2577~1~2
LC72 -> - - * * * * - - - - - - - - | - * - - * - | <-- ~2577~1
LC70 -> - - - - - - - * - - - - - - | - - - - * - | <-- ~2601~1~2
LC67 -> - - - - - - * * - - - - - - | - * * - * - | <-- ~2601~1
LC68 -> - - - - - - - - - * - - - - | - - - - * - | <-- ~2625~1~2
LC65 -> - - - - - - - - * * - - - - | - * * - * - | <-- ~2625~1
LC66 -> - - - - - - - - - - * - - - | - - - - * * | <-- ~2793~1
LC76 -> - * - - - - - - - - - - * - | - - - - * - | <-- ~2982~1
LC74 -> - - - - - - - - - - - * - - | - - - - * - | <-- ~2985~1

Pin
10   -> * * - - * * * * * * * * * * | - - * * * * | <-- S0
13   -> * * - - * * * * * * * * * * | - - * * * * | <-- S1
12   -> * * - - * * * * * * * * * * | - - * * * * | <-- S2
9    -> - - - - - - - - * * - - - - | - - * - * - | <-- Y0
8    -> - - - - - - * * - - - - - - | - - - * * - | <-- Y1
25   -> - - - - * * - - - - - * - - | - - - - * - | <-- Y2
LC19 -> * - - - - - - - - - - - - * | - - * - * - | <-- |LPM_ADD_SUB:557|addcore:adder|addcore:adder0|~239~1
LC27 -> - * - - - - - - - - * - * - | - - - - * - | <-- |LPM_ADD_SUB:557|addcore:adder|addcore:adder0|~245~1
LC25 -> - - - - - - - - - - * * - - | - - - - * - | <-- |LPM_ADD_SUB:874|addcore:adder|addcore:adder0|result_node2
LC60 -> - - - - - - - - - - * * - - | - - - - * - | <-- |LPM_ADD_SUB:1130|addcore:adder|addcore:adder0|result_node2
LC52 -> - - - - - - - - - - * * - - | - - - - * - | <-- |LPM_ADD_SUB:1377|addcore:adder|addcore:adder0|result_node2
LC18 -> - - - - - - - - - - * * - - | - - - - * - | <-- |LPM_ADD_SUB:1685|addcore:adder|addcore:adder0|result_node2
LC20 -> - - - - - - - - - - * * - - | - - - - * - | <-- |LPM_ADD_SUB:2002|addcore:adder|addcore:adder0|result_node2
LC92 -> - - - - - - - - - - * * - - | - - * * * * | <-- ~2214~1
LC51 -> - - * * - - - - - - - - - - | - * - * * - | <-- ~2361~1
LC41 -> * - - - - - - - - - - - - * | - - - - * - | <-- ~3030~1


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:              d:\maxplus\projects\exp5\alu\alu.rpt
alu1

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'F':

                                         Logic cells placed in LAB 'F'
        +------------------------------- LC88 CF
        | +----------------------------- LC93 |LPM_ADD_SUB:557|addcore:adder|addcore:adder1|~239~1
        | | +--------------------------- LC87 |LPM_ADD_SUB:874|addcore:adder|addcore:adder1|result_node0
        | | | +------------------------- LC90 ~612~1
        | | | | +----------------------- LC83 ~631~1
        | | | | | +--------------------- LC96 ~2210~1
        | | | | | | +------------------- LC92 ~2214~1
        | | | | | | | +----------------- LC86 ~2216~1
        | | | | | | | | +--------------- LC82 ~2217~1
        | | | | | | | | | +------------- LC89 ~2427~1
        | | | | | | | | | | +----------- LC81 ~2433~1
        | | | | | | | | | | | +--------- LC85 ~2649~1
        | | | | | | | | | | | | +------- LC84 ~2651~1
        | | | | | | | | | | | | | +----- LC91 ~3051~1
        | | | | | | | | | | | | | | +--- LC94 ~3057~1
        | | | | | | | | | | | | | | | +- LC95 ~3078~1
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'F'
LC      | | | | | | | | | | | | | | | | | A B C D E F |     Logic cells that feed LAB 'F':
LC93 -> - - - * - - - - - - - * - - - - | - - - - - * | <-- |LPM_ADD_SUB:557|addcore:adder|addcore:adder1|~239~1
LC87 -> - - - - - - - - - - - * * - - - | - - - - - * | <-- |LPM_ADD_SUB:874|addcore:adder|addcore:adder1|result_node0
LC96 -> - * - - - - - - - - * * * - - - | - - - - - * | <-- ~2210~1
LC92 -> - * - - - - - - - - * * * - - - | - - * * * * | <-- ~2214~1
LC86 -> - - - - - - - - - - - * * - - - | - - - - - * | <-- ~2216~1
LC82 -> - * * - - - - - * - - - - - - - | - - - * - * | <-- ~2217~1
LC89 -> - * - - - - - - - - * - - - - - | - - - - - * | <-- ~2427~1
LC81 -> - - * - - - - - - * - - - - - - | - - - * - * | <-- ~2433~1
LC85 -> * - - - * - - - - - - * * * * - | - - - - - * | <-- ~2649~1
LC84 -> - - - * - - - - - - - * - - - - | - - - - - * | <-- ~2651~1
LC91 -> * - - - - - - - - - - - - - * - | - - - - - * | <-- ~3051~1
LC94 -> - - - - - - - - - - - - - * - - | - - - - - * | <-- ~3057~1

Pin
14   -> - * - - - - - - - - - - - - - - | - - - - - * | <-- ~PIN012
15   -> - - * - - - - - - - - - - - - - | - - - - - * | <-- ~PIN017
10   -> * * - * - * * * * - - * * - * * | - - * * * * | <-- S0
13   -> * * - * - * * * * * - * * * * * | - - * * * * | <-- S1
12   -> * * - * - * * * * * - * * * * * | - - * * * * | <-- S2
5    -> - - - * * - - - - - - - - - - * | - - - - - * | <-- ~2673~1
7    -> - - - * * - - - - - - - - - - * | - - - - - * | <-- ~2697~1
20   -> - - - * * - - - - - - - - - - * | - - - - - * | <-- ~2721~1
19   -> - - - * * - - - - - - - - - - * | - - - - - * | <-- ~2745~1
18   -> - - - * * - - - - - - - - - - * | - - - - - * | <-- ~2769~1
LC59 -> - - - - - - - - - - - * * - - - | - - - - - * | <-- |LPM_ADD_SUB:1130|addcore:adder|addcore:adder1|result_node0
LC57 -> - - - - - - - - - - - * * - - - | - - - - - * | <-- |LPM_ADD_SUB:1377|addcore:adder|addcore:adder1|result_node0
LC55 -> - - - - - - - - - - - * * - - - | - - - - - * | <-- |LPM_ADD_SUB:1685|addcore:adder|addcore:adder1|result_node0
LC50 -> - - - - - - - - - - - * * - - - | - - - - - * | <-- |LPM_ADD_SUB:2002|addcore:adder|addcore:adder1|result_node0
LC66 -> - - - * * - - - - - - - - - - * | - - - - * * | <-- ~2793~1
LC56 -> - - - * * - - - - - - - - - - * | - - - * - * | <-- ~2817~1
LC35 -> - - - * * - - - - - - - - - - * | - - * - - * | <-- ~2841~1
LC62 -> - - - - - - - - - - - - - - - * | - - - - - * | <-- ~3081~1


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:              d:\maxplus\projects\exp5\alu\alu.rpt
alu1

** EQUATIONS **

S0       : INPUT;
S1       : INPUT;
S2       : INPUT;
X0       : INPUT;
X1       : INPUT;
X2       : INPUT;
Y0       : INPUT;
Y1       : INPUT;
Y2       : INPUT;
~PIN012  : INPUT;
~PIN013  : INPUT;
~PIN014  : INPUT;
~PIN015  : INPUT;
~PIN016  : INPUT;
~PIN017  : INPUT;
~2673~1  : INPUT;
~2697~1  : INPUT;
~2721~1  : INPUT;
~2745~1  : INPUT;
~2769~1  : INPUT;

-- Node name is 'ALOUT0' 
-- Equation name is 'ALOUT0', location is LC069, type is output.
 ALOUT0  = LCELL( _EQ001 $  GND);
  _EQ001 =  _LC019 & !S0 & !S1 & !S2
         #  _LC041 &  _X001;
  _X001  = EXP(!S0 & !S1 & !S2);

-- Node name is 'ALOUT1' 
-- Equation name is 'ALOUT1', location is LC040, type is output.
 ALOUT1  = LCELL( _EQ002 $  GND);
  _EQ002 = !S0 & !S1 & !S2 &  ~2385~1 &  ~2409~1 &  ~2601~1 &  ~2625~1
         # !S0 & !S1 & !S2 & !~2385~1 &  ~2409~1 & !~2601~1 &  ~2625~1
         # !S0 & !S1 & !S2 &  _X002 &  _X003 & !~2409~1
         # !S0 & !S1 & !S2 &  _X002 &  _X003 & !~2625~1
         #  _LC063 &  _X001;
  _X002  = EXP( ~2385~1 &  ~2601~1);
  _X003  = EXP(!~2385~1 & !~2601~1);
  _X001  = EXP(!S0 & !S1 & !S2);

-- Node name is 'ALOUT2' 
-- Equation name is 'ALOUT2', location is LC080, type is output.
 ALOUT2  = LCELL( _EQ003 $  GND);
  _EQ003 =  _LC027 & !S0 & !S1 & !S2
         #  _LC076 &  _X001;
  _X001  = EXP(!S0 & !S1 & !S2);

-- Node name is 'CF' 
-- Equation name is 'CF', location is LC088, type is output.
 CF      = LCELL( _EQ004 $  _LC085);
  _EQ004 = !_LC085 &  _LC091 &  _X001 &  _X004
         #  _LC085 & !_LC091 &  _X001 &  _X004;
  _X001  = EXP(!S0 & !S1 & !S2);
  _X004  = EXP( S0 & !S1 & !S2);

-- Node name is 'ZF' 
-- Equation name is 'ZF', location is LC064, type is output.
 ZF      = LCELL( _EQ005 $  GND);
  _EQ005 = !S0 & !S1 & !S2 &  _X005
         #  _LC095 &  _X001;
  _X005  = EXP(!_LC083 & !_LC090);
  _X001  = EXP(!S0 & !S1 & !S2);

-- Node name is '|LPM_ADD_SUB:557|addcore:adder|addcore:adder0|gs2' from file "addcore.tdf" line 148, column 7
-- Equation name is '_LC077', type is buried 
_LC077   = LCELL( _EQ006 $  GND);
  _EQ006 =  ~2361~1 &  ~2577~1;

-- Node name is '|LPM_ADD_SUB:557|addcore:adder|addcore:adder0|ps2' from file "addcore.tdf" line 150, column 7
-- Equation name is '_LC075', type is buried 
_LC075   = LCELL( _EQ007 $  GND);
  _EQ007 = !~2361~1 & !~2577~1;

-- Node name is '|LPM_ADD_SUB:557|addcore:adder|addcore:adder0|~239~1' from file "addcore.tdf" line 387, column 38
-- Equation name is '_LC019', type is buried 
-- synthesized logic cell 
_LC019   = LCELL( ~2625~1 $  ~2409~1);

-- Node name is '|LPM_ADD_SUB:557|addcore:adder|addcore:adder0|~242~1' from file "addcore.tdf" line 392, column 42
-- Equation name is '_LC034', type is buried 
-- synthesized logic cell 
_LC034   = LCELL( _EQ008 $  GND);
  _EQ008 =  ~2385~1 &  ~2409~1 &  ~2601~1 &  ~2625~1
         # !~2385~1 &  ~2409~1 & !~2601~1 &  ~2625~1
         #  _X002 &  _X003 & !~2409~1
         #  _X002 &  _X003 & !~2625~1;
  _X002  = EXP( ~2385~1 &  ~2601~1);
  _X003  = EXP(!~2385~1 & !~2601~1);

-- Node name is '|LPM_ADD_SUB:557|addcore:adder|addcore:adder0|~245~1' from file "addcore.tdf" line 392, column 42
-- Equation name is '_LC027', type is buried 
-- synthesized logic cell 
_LC027   = LCELL( _EQ009 $  GND);
  _EQ009 =  _X002 &  _X006 &  _X007 & !~2385~1 & !~2601~1
         #  _X003 &  _X008 &  ~2409~1 &  ~2625~1
         #  _X006 &  _X007 &  _X009 & !~2385~1
         #  _X006 &  _X007 &  _X009 & !~2601~1
         #  _X008 &  ~2385~1 &  ~2601~1;
  _X002  = EXP( ~2385~1 &  ~2601~1);
  _X006  = EXP(!~2361~1 & !~2577~1);
  _X007  = EXP( ~2361~1 &  ~2577~1);
  _X003  = EXP(!~2385~1 & !~2601~1);
  _X008  = EXP(!_LC075 & !_LC077);
  _X009  = EXP( ~2409~1 &  ~2625~1);

-- Node name is '|LPM_ADD_SUB:557|addcore:adder|addcore:adder1|~239~1' from file "addcore.tdf" line 387, column 38
-- Equation name is '_LC093', type is buried 
-- synthesized logic cell 
_LC093   = LCELL( _EQ010 $  _LC082);
  _EQ010 =  _LC089 & !~PIN012 &  _X001 &  _X004
         #  ~PIN012 &  _X010;
  _X001  = EXP(!S0 & !S1 & !S2);
  _X004  = EXP( S0 & !S1 & !S2);
  _X010  = EXP( _LC089 & !_LC096 & !~2214~1);

-- Node name is '|LPM_ADD_SUB:874|addcore:adder|addcore:adder0|result_node1' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC026', type is buried 
_LC026   = LCELL( _EQ011 $  _EQ012);
  _EQ011 =  ~2409~1 & !~2625~1
         #  _X011;
  _X011  = EXP(!~2409~1 &  ~2625~1);
  _EQ012 =  _X012 &  _X013;
  _X012  = EXP( ~2385~1 & !~2601~1);
  _X013  = EXP(!~2385~1 &  ~2601~1);

-- Node name is '|LPM_ADD_SUB:874|addcore:adder|addcore:adder0|result_node2' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC025', type is buried 
_LC025   = LCELL( _EQ013 $  _EQ014);
  _EQ013 =  _X013 &  ~2409~1 & !~2625~1
         #  ~2385~1 & !~2601~1
         #  _X011 &  _X013;
  _X013  = EXP(!~2385~1 &  ~2601~1);
  _X011  = EXP(!~2409~1 &  ~2625~1);
  _EQ014 =  _X014 &  _X015;
  _X014  = EXP( ~2361~1 & !~2577~1);
  _X015  = EXP(!~2361~1 &  ~2577~1);

-- Node name is '|LPM_ADD_SUB:874|addcore:adder|addcore:adder1|result_node0' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC087', type is buried 
_LC087   = LCELL( _EQ015 $  ~PIN017);
  _EQ015 =  _LC081 &  _LC082
         # !_LC081 & !_LC082;

-- Node name is '|LPM_ADD_SUB:1130|addcore:adder|addcore:adder0|result_node1' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC061', type is buried 
_LC061   = LCELL( ~2385~1 $  ~2409~1);

-- Node name is '|LPM_ADD_SUB:1130|addcore:adder|addcore:adder0|result_node2' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC060', type is buried 
_LC060   = LCELL( ~2361~1 $  _EQ016);
  _EQ016 =  ~2385~1 &  ~2409~1;

-- Node name is '|LPM_ADD_SUB:1130|addcore:adder|addcore:adder1|result_node0' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC059', type is buried 
_LC059   = LCELL( _LC082 $  ~PIN016);

-- Node name is '|LPM_ADD_SUB:1377|addcore:adder|addcore:adder0|result_node1' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC054', type is buried 
_LC054   = LCELL( ~2385~1 $  ~2409~1);

-- Node name is '|LPM_ADD_SUB:1377|addcore:adder|addcore:adder0|result_node2' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC052', type is buried 
_LC052   = LCELL( ~2361~1 $  _EQ017);
  _EQ017 =  ~2385~1 &  ~2409~1;

-- Node name is '|LPM_ADD_SUB:1377|addcore:adder|addcore:adder1|result_node0' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC057', type is buried 
_LC057   = LCELL( _LC082 $  ~PIN014);

-- Node name is '|LPM_ADD_SUB:1685|addcore:adder|addcore:adder0|result_node1' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC037', type is buried 
_LC037   = LCELL( _EQ018 $  GND);
  _EQ018 =  ~2385~1 &  ~2409~1 &  ~2601~1 &  ~2625~1
         # !~2385~1 &  ~2409~1 & !~2601~1 &  ~2625~1
         #  _X002 &  _X003 & !~2409~1
         #  _X002 &  _X003 & !~2625~1;
  _X002  = EXP( ~2385~1 &  ~2601~1);
  _X003  = EXP(!~2385~1 & !~2601~1);

-- Node name is '|LPM_ADD_SUB:1685|addcore:adder|addcore:adder0|result_node2' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC018', type is buried 
_LC018   = LCELL( _EQ019 $  _EQ020);
  _EQ019 =  _X003 &  ~2409~1 &  ~2625~1
         #  ~2385~1 &  ~2601~1;
  _X003  = EXP(!~2385~1 & !~2601~1);
  _EQ020 =  _X006 &  _X007;
  _X006  = EXP(!~2361~1 & !~2577~1);
  _X007  = EXP( ~2361~1 &  ~2577~1);

-- Node name is '|LPM_ADD_SUB:1685|addcore:adder|addcore:adder1|result_node0' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC055', type is buried 
_LC055   = LCELL( _EQ021 $  ~PIN015);
  _EQ021 =  _LC081 & !_LC082
         # !_LC081 &  _LC082;

-- Node name is '|LPM_ADD_SUB:2002|addcore:adder|addcore:adder0|result_node1' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC043', type is buried 
_LC043   = LCELL( _EQ022 $  GND);
  _EQ022 =  ~2385~1 &  ~2409~1 &  ~2601~1 &  ~2625~1
         # !~2385~1 &  ~2409~1 & !~2601~1 &  ~2625~1
         #  _X002 &  _X003 & !~2409~1
         #  _X002 &  _X003 & !~2625~1;
  _X002  = EXP( ~2385~1 &  ~2601~1);
  _X003  = EXP(!~2385~1 & !~2601~1);

-- Node name is '|LPM_ADD_SUB:2002|addcore:adder|addcore:adder0|result_node2' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC020', type is buried 
_LC020   = LCELL( _EQ023 $  _EQ024);
  _EQ023 =  _X003 &  ~2409~1 &  ~2625~1
         #  ~2385~1 &  ~2601~1;
  _X003  = EXP(!~2385~1 & !~2601~1);
  _EQ024 =  _X006 &  _X007;
  _X006  = EXP(!~2361~1 & !~2577~1);
  _X007  = EXP( ~2361~1 &  ~2577~1);

-- Node name is '|LPM_ADD_SUB:2002|addcore:adder|addcore:adder1|result_node0' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC050', type is buried 
_LC050   = LCELL( _EQ025 $  ~PIN013);
  _EQ025 =  _LC081 & !_LC082
         # !_LC081 &  _LC082;

-- Node name is '~612~1' 
-- Equation name is '~612~1', location is LC090, type is buried.
-- synthesized logic cell 
_LC090   = LCELL( _EQ026 $  GND);
  _EQ026 = !_LC035 & !_LC056 & !_LC066 &  _LC093 & !S0 & !S1 & !S2 & !~2673~1 & 
             !~2697~1 & !~2721~1 & !~2745~1 & !~2769~1
         # !_LC035 & !_LC056 & !_LC066 &  _LC084 & !~2673~1 & !~2697~1 & 
             !~2721~1 & !~2745~1 & !~2769~1;

-- Node name is '~631~1' 
-- Equation name is '~631~1', location is LC083, type is buried.
-- synthesized logic cell 
_LC083   = LCELL( _EQ027 $  GND);
  _EQ027 = !_LC035 & !_LC056 & !_LC066 & !_LC085 & !~2673~1 & !~2697~1 & 
             !~2721~1 & !~2745~1 & !~2769~1;

-- Node name is '~2210~1' 
-- Equation name is '~2210~1', location is LC096, type is buried.
-- synthesized logic cell 
_LC096   = LCELL( _EQ028 $  GND);
  _EQ028 =  S0 & !S1 & !S2;

-- Node name is '~2214~1' 
-- Equation name is '~2214~1', location is LC092, type is output.
 ~2214~1 = LCELL( _EQ029 $  GND);
  _EQ029 = !S0 & !S1 & !S2;

-- Node name is '~2216~1' 
-- Equation name is '~2216~1', location is LC086, type is buried.
-- synthesized logic cell 
_LC086   = LCELL( _EQ030 $  GND);
  _EQ030 = !S0 & !S1 & !S2;

-- Node name is '~2217~1' 
-- Equation name is '~2217~1', location is LC082, type is buried.
-- synthesized logic cell 
_LC082   = LCELL( _EQ031 $  GND);
  _EQ031 =  _LC082 &  S1 &  S2 &  _X001 &  _X004
         #  _LC082 & !S1 & !S2 &  _X001 &  _X004;
  _X001  = EXP(!S0 & !S1 & !S2);
  _X004  = EXP( S0 & !S1 & !S2);

-- Node name is '~2361~1' 
-- Equation name is '~2361~1', location is LC051, type is output.
 ~2361~1 = LCELL( _EQ032 $  X2);
  _EQ032 = !S0 & !S1 & !S2 &  _X001 & !X2 &  ~2361~1
         # !S0 & !S1 & !S2 &  _X001 &  X2 & !~2361~1
         #  S1 &  S2 &  _X001 & !X2 &  ~2361~1
         #  S1 &  S2 &  _X001 &  X2 & !~2361~1;
  _X001  = EXP(!S0 & !S1 & !S2);

-- Node name is '~2385~1' 
-- Equation name is '~2385~1', location is LC049, type is output.
 ~2385~1 = LCELL( _EQ033 $  X1);
  _EQ033 = !S0 & !S1 & !S2 & !X1 &  _X001 &  ~2385~1
         # !S0 & !S1 & !S2 &  X1 &  _X001 & !~2385~1
         #  S1 &  S2 & !X1 &  _X001 &  ~2385~1
         #  S1 &  S2 &  X1 &  _X001 & !~2385~1;
  _X001  = EXP(!S0 & !S1 & !S2);

-- Node name is '~2409~1' 
-- Equation name is '~2409~1', location is LC053, type is output.
 ~2409~1 = LCELL( _EQ034 $  X0);
  _EQ034 = !S0 & !S1 & !S2 & !X0 &  _X001 &  ~2409~1
         # !S0 & !S1 & !S2 &  X0 &  _X001 & !~2409~1
         #  S1 &  S2 & !X0 &  _X001 &  ~2409~1
         #  S1 &  S2 &  X0 &  _X001 & !~2409~1;
  _X001  = EXP(!S0 & !S1 & !S2);

-- Node name is '~2427~1' 
-- Equation name is '~2427~1', location is LC089, type is buried.
-- synthesized logic cell 
_LC089   = LCELL( _EQ035 $  _LC081);
  _EQ035 =  _LC081 & !S1 &  S2;

-- Node name is '~2433~1' 
-- Equation name is '~2433~1', location is LC081, type is buried.
-- synthesized logic cell 
_LC081   = LCELL( _EQ036 $  GND);
  _EQ036 =  _LC089 & !_LC096 & !~2214~1;

-- Node name is '~2577~1~2' 
-- Equation name is '~2577~1~2', location is LC071, type is buried.
-- synthesized logic cell 
_LC071   = LCELL( _EQ037 $  GND);
  _EQ037 = !S0 & !S2 &  _X001 & !Y2 &  ~2577~1
         #  S1 &  _X001 &  Y2 & !~2577~1;
  _X001  = EXP(!S0 & !S1 & !S2);

-- Node name is '~2577~1' 
-- Equation name is '~2577~1', location is LC072, type is output.
 ~2577~1 = LCELL( _EQ038 $  Y2);
  _EQ038 = !S0 & !S1 & !S2 &  _X001 & !Y2 &  ~2577~1
         # !S0 & !S2 &  _X001 &  Y2 & !~2577~1
         #  S1 &  _X001 & !Y2 &  ~2577~1
         #  _LC071;
  _X001  = EXP(!S0 & !S1 & !S2);

-- Node name is '~2601~1~2' 
-- Equation name is '~2601~1~2', location is LC070, type is buried.
-- synthesized logic cell 
_LC070   = LCELL( _EQ039 $  GND);
  _EQ039 = !S0 & !S2 &  _X001 & !Y1 &  ~2601~1
         #  S1 &  _X001 &  Y1 & !~2601~1;
  _X001  = EXP(!S0 & !S1 & !S2);

-- Node name is '~2601~1' 
-- Equation name is '~2601~1', location is LC067, type is output.
 ~2601~1 = LCELL( _EQ040 $  Y1);
  _EQ040 = !S0 & !S1 & !S2 &  _X001 & !Y1 &  ~2601~1
         # !S0 & !S2 &  _X001 &  Y1 & !~2601~1
         #  S1 &  _X001 & !Y1 &  ~2601~1
         #  _LC070;
  _X001  = EXP(!S0 & !S1 & !S2);

-- Node name is '~2625~1~2' 
-- Equation name is '~2625~1~2', location is LC068, type is buried.
-- synthesized logic cell 
_LC068   = LCELL( _EQ041 $  GND);
  _EQ041 = !S0 & !S2 &  _X001 & !Y0 &  ~2625~1
         #  S1 &  _X001 &  Y0 & !~2625~1;
  _X001  = EXP(!S0 & !S1 & !S2);

-- Node name is '~2625~1' 
-- Equation name is '~2625~1', location is LC065, type is output.
 ~2625~1 = LCELL( _EQ042 $  Y0);
  _EQ042 = !S0 & !S1 & !S2 &  _X001 & !Y0 &  ~2625~1
         # !S0 & !S2 &  _X001 &  Y0 & !~2625~1
         #  S1 &  _X001 & !Y0 &  ~2625~1
         #  _LC068;
  _X001  = EXP(!S0 & !S1 & !S2);

-- Node name is '~2649~1' 
-- Equation name is '~2649~1', location is LC085, type is buried.
-- synthesized logic cell 
_LC085   = LCELL( _EQ043 $  _LC084);
  _EQ043 =  _LC093 & !S0 & !S1 & !S2 &  _X016 &  _X017 &  _X018 &  _X019 & 
              _X020 &  _X021 &  _X022;
  _X016  = EXP( _LC050 & !_LC096 &  S0 & !S1 &  S2 & !~2214~1);
  _X017  = EXP( _LC085 & !_LC096 & !S1 & !S2 & !~2214~1);
  _X018  = EXP( _LC057 & !_LC096 &  S0 &  S1 & !S2 & !~2214~1);
  _X019  = EXP( _LC055 & !_LC096 & !S0 & !S1 &  S2 & !~2214~1);
  _X020  = EXP( _LC059 & !_LC096 & !S0 &  S1 & !S2 & !~2214~1);
  _X021  = EXP( _LC085 & !_LC096 &  S1 &  S2 & !~2214~1);
  _X022  = EXP(!_LC086 &  _LC087 &  S0 & !S1 & !S2);

-- Node name is '~2651~1' 
-- Equation name is '~2651~1', location is LC084, type is buried.
-- synthesized logic cell 
_LC084   = LCELL( _EQ044 $  VCC);
  _EQ044 =  _X016 &  _X017 &  _X018 &  _X019 &  _X020 &  _X021 &  _X022;
  _X016  = EXP( _LC050 & !_LC096 &  S0 & !S1 &  S2 & !~2214~1);
  _X017  = EXP( _LC085 & !_LC096 & !S1 & !S2 & !~2214~1);
  _X018  = EXP( _LC057 & !_LC096 &  S0 &  S1 & !S2 & !~2214~1);
  _X019  = EXP( _LC055 & !_LC096 & !S0 & !S1 &  S2 & !~2214~1);
  _X020  = EXP( _LC059 & !_LC096 & !S0 &  S1 & !S2 & !~2214~1);
  _X021  = EXP( _LC085 & !_LC096 &  S1 &  S2 & !~2214~1);
  _X022  = EXP(!_LC086 &  _LC087 &  S0 & !S1 & !S2);

-- Node name is '~2793~1' 
-- Equation name is '~2793~1', location is LC066, type is buried.
-- synthesized logic cell 
_LC066   = LCELL( _EQ045 $  VCC);
  _EQ045 =  _X023 &  _X024 &  _X025 &  _X026 &  _X027 &  _X028 &  _X029 & 
              _X030;
  _X023  = EXP( _LC052 &  S0 &  S1 & !S2 & !~2214~1);
  _X024  = EXP( _LC020 &  S0 & !S1 &  S2 & !~2214~1);
  _X025  = EXP( _LC018 & !S0 & !S1 &  S2 & !~2214~1);
  _X026  = EXP( _LC060 & !S0 &  S1 & !S2 & !~2214~1);
  _X027  = EXP( _LC025 &  S0 & !S1 & !S2 & !~2214~1);
  _X028  = EXP( _LC066 & !S0 & !S1 & !S2 & !~2214~1);
  _X029  = EXP( _LC066 &  S1 &  S2 & !~2214~1);
  _X030  = EXP( _LC027 & !S0 & !S1 & !S2);

-- Node name is '~2817~1' 
-- Equation name is '~2817~1', location is LC056, type is buried.
-- synthesized logic cell 
_LC056   = LCELL( _EQ046 $  VCC);
  _EQ046 =  _X031 &  _X032 &  _X033 &  _X034 &  _X035 &  _X036 &  _X037 & 
              _X038;
  _X031  = EXP( _LC054 &  S0 &  S1 & !S2 & !~2214~1);
  _X032  = EXP( _LC043 &  S0 & !S1 &  S2 & !~2214~1);
  _X033  = EXP( _LC037 & !S0 & !S1 &  S2 & !~2214~1);
  _X034  = EXP( _LC061 & !S0 &  S1 & !S2 & !~2214~1);
  _X035  = EXP( _LC026 &  S0 & !S1 & !S2 & !~2214~1);
  _X036  = EXP( _LC056 & !S0 & !S1 & !S2 & !~2214~1);
  _X037  = EXP( _LC056 &  S1 &  S2 & !~2214~1);
  _X038  = EXP( _LC034 & !S0 & !S1 & !S2);

-- Node name is '~2841~1~2' 
-- Equation name is '~2841~1~2', location is LC033, type is buried.
-- synthesized logic cell 
_LC033   = LCELL( _EQ047 $  GND);
  _EQ047 =  S0 & !S1 &  _X001 &  _X039 &  _X040 &  _X041 &  _X042 &  _X043 & 
              _X044 &  ~2409~1 &  ~2625~1
         # !_LC019 & !_LC035 & !S2 &  _X001 &  _X039 &  _X040 &  _X041 & 
              _X042 &  _X043 &  _X044 &  ~2409~1 &  ~2625~1
         # !_LC019 & !_LC035 & !S0 & !S1 &  _X001 &  _X039 &  _X040 &  _X041 & 
              _X042 &  _X043 &  _X044 &  ~2409~1 &  ~2625~1
         # !S1 &  S2 &  _X001 &  _X039 &  _X040 &  _X041 &  _X042 &  _X043 & 
              _X044 & !~2409~1 & !~2625~1;
  _X001  = EXP(!S0 & !S1 & !S2);
  _X039  = EXP(!_LC035 &  S1 &  S2 & !~2214~1);
  _X040  = EXP( S0 & !S1 & !~2214~1 & !~2409~1 & !~2625~1);
  _X041  = EXP(!_LC035 & !S0 & !S1 & !S2 & !~2214~1);
  _X042  = EXP(!_LC035 & !~2214~1 &  ~2409~1 &  ~2625~1);
  _X043  = EXP(!_LC019 & !S0 & !S1 & !S2);
  _X044  = EXP( S1 & !S2 & !~2214~1 &  ~2409~1);

-- Node name is '~2841~1' 
-- Equation name is '~2841~1', location is LC035, type is buried.
-- synthesized logic cell 
_LC035   = LCELL( _EQ048 $  _EQ049);
  _EQ048 =  S0 & !S2 &  _X001 &  _X039 &  _X040 &  _X041 &  _X042 &  _X043 & 
              _X044 &  ~2409~1 &  ~2625~1
         # !S1 &  S2 &  _X001 &  _X039 &  _X040 &  _X041 &  _X042 &  _X043 & 
              _X044 &  ~2409~1 &  ~2625~1
         # !_LC019 & !_LC035 & !S0 & !S2 &  _X039 &  _X040 &  _X041 &  _X042 & 
              _X043 &  _X044 &  ~2409~1
         #  _LC033;
  _X001  = EXP(!S0 & !S1 & !S2);
  _X039  = EXP(!_LC035 &  S1 &  S2 & !~2214~1);
  _X040  = EXP( S0 & !S1 & !~2214~1 & !~2409~1 & !~2625~1);
  _X041  = EXP(!_LC035 & !S0 & !S1 & !S2 & !~2214~1);
  _X042  = EXP(!_LC035 & !~2214~1 &  ~2409~1 &  ~2625~1);
  _X043  = EXP(!_LC019 & !S0 & !S1 & !S2);
  _X044  = EXP( S1 & !S2 & !~2214~1 &  ~2409~1);
  _EQ049 =  _X039 &  _X040 &  _X041 &  _X042 &  _X043 &  _X044;
  _X039  = EXP(!_LC035 &  S1 &  S2 & !~2214~1);
  _X040  = EXP( S0 & !S1 & !~2214~1 & !~2409~1 & !~2625~1);
  _X041  = EXP(!_LC035 & !S0 & !S1 & !S2 & !~2214~1);
  _X042  = EXP(!_LC035 & !~2214~1 &  ~2409~1 &  ~2625~1);
  _X043  = EXP(!_LC019 & !S0 & !S1 & !S2);
  _X044  = EXP( S1 & !S2 & !~2214~1 &  ~2409~1);

-- Node name is '~2982~1' 
-- Equation name is '~2982~1', location is LC076, type is buried.
-- synthesized logic cell 
_LC076   = LCELL( _EQ050 $  VCC);
  _EQ050 =  _X023 &  _X024 &  _X025 &  _X026 &  _X027 &  _X045 &  _X046 & 
              _X047;
  _X023  = EXP( _LC052 &  S0 &  S1 & !S2 & !~2214~1);
  _X024  = EXP( _LC020 &  S0 & !S1 &  S2 & !~2214~1);
  _X025  = EXP( _LC018 & !S0 & !S1 &  S2 & !~2214~1);
  _X026  = EXP( _LC060 & !S0 &  S1 & !S2 & !~2214~1);
  _X027  = EXP( _LC025 &  S0 & !S1 & !S2 & !~2214~1);
  _X045  = EXP( _LC074 &  S0 &  S1 &  S2);
  _X046  = EXP(!S0 &  S1 &  S2 &  Y2);
  _X047  = EXP( _LC074 & !S0 & !S1 & !S2);

-- Node name is '~2985~1' 
-- Equation name is '~2985~1', location is LC074, type is buried.
-- synthesized logic cell 
_LC074   = LCELL( _EQ051 $  GND);
  _EQ051 =  _LC027 & !S0 & !S1 & !S2
         #  _LC076 &  _X001;
  _X001  = EXP(!S0 & !S1 & !S2);

-- Node name is '~3006~1' 
-- Equation name is '~3006~1', location is LC063, type is buried.
-- synthesized logic cell 
_LC063   = LCELL( _EQ052 $  VCC);
  _EQ052 =  _X031 &  _X032 &  _X033 &  _X034 &  _X035 &  _X048 &  _X049 & 
              _X050;
  _X031  = EXP( _LC054 &  S0 &  S1 & !S2 & !~2214~1);
  _X032  = EXP( _LC043 &  S0 & !S1 &  S2 & !~2214~1);
  _X033  = EXP( _LC037 & !S0 & !S1 &  S2 & !~2214~1);
  _X034  = EXP( _LC061 & !S0 &  S1 & !S2 & !~2214~1);
  _X035  = EXP( _LC026 &  S0 & !S1 & !S2 & !~2214~1);
  _X048  = EXP( _LC044 &  S0 &  S1 &  S2);
  _X049  = EXP(!S0 &  S1 &  S2 &  Y1);
  _X050  = EXP( _LC044 & !S0 & !S1 & !S2);

-- Node name is '~3009~1' 
-- Equation name is '~3009~1', location is LC044, type is buried.
-- synthesized logic cell 
_LC044   = LCELL( _EQ053 $  GND);
  _EQ053 = !S0 & !S1 & !S2 &  ~2385~1 &  ~2409~1 &  ~2601~1 &  ~2625~1
         # !S0 & !S1 & !S2 & !~2385~1 &  ~2409~1 & !~2601~1 &  ~2625~1
         # !S0 & !S1 & !S2 &  _X002 &  _X003 & !~2409~1
         # !S0 & !S1 & !S2 &  _X002 &  _X003 & !~2625~1
         #  _LC063 &  _X001;
  _X002  = EXP( ~2385~1 &  ~2601~1);
  _X003  = EXP(!~2385~1 & !~2601~1);
  _X001  = EXP(!S0 & !S1 & !S2);

-- Node name is '~3030~1' 
-- Equation name is '~3030~1', location is LC041, type is buried.
-- synthesized logic cell 
_LC041   = LCELL( _EQ054 $  VCC);
  _EQ054 = !_LC042 &  _X051 &  _X052 &  _X053;
  _X051  = EXP(!S0 &  S1 &  S2 &  Y0);
  _X052  = EXP( S1 & !S2 & !~2214~1 & !~2409~1);
  _X053  = EXP( _LC073 & !S0 & !S1 & !S2);

-- Node name is '~3030~2' 
-- Equation name is '~3030~2', location is LC042, type is buried.
-- synthesized logic cell 
_LC042   = LCELL( _EQ055 $  GND);
  _EQ055 =  S0 & !S1 & !~2214~1 &  ~2409~1 & !~2625~1
         #  S0 & !S1 & !~2214~1 & !~2409~1 &  ~2625~1
         # !S1 &  S2 & !~2214~1 & !~2409~1 &  ~2625~1
         # !S1 &  S2 & !~2214~1 &  ~2409~1 & !~2625~1
         #  _LC073 &  S0 &  S1 &  S2;

-- Node name is '~3033~1' 
-- Equation name is '~3033~1', location is LC073, type is buried.
-- synthesized logic cell 
_LC073   = LCELL( _EQ056 $  GND);
  _EQ056 =  _LC019 & !S0 & !S1 & !S2
         #  _LC041 &  _X001;
  _X001  = EXP(!S0 & !S1 & !S2);

-- Node name is '~3051~1' 
-- Equation name is '~3051~1', location is LC091, type is buried.
-- synthesized logic cell 
_LC091   = LCELL( _EQ057 $  GND);
  _EQ057 =  _LC094 &  S1 &  S2
         #  _LC085 & !S1 &  S2
         #  _LC085 &  S1 & !S2
         #  _LC094 & !S1 & !S2;

-- Node name is '~3057~1' 
-- Equation name is '~3057~1', location is LC094, type is buried.
-- synthesized logic cell 
_LC094   = LCELL( _EQ058 $  _LC085);
  _EQ058 = !_LC085 &  _LC091 &  _X001 &  _X004
         #  _LC085 & !_LC091 &  _X001 &  _X004;
  _X001  = EXP(!S0 & !S1 & !S2);
  _X004  = EXP( S0 & !S1 & !S2);

-- Node name is '~3078~1' 
-- Equation name is '~3078~1', location is LC095, type is buried.
-- synthesized logic cell 
_LC095   = LCELL( _EQ059 $  GND);
  _EQ059 = !_LC035 & !_LC056 & !_LC066 & !S1 &  S2 &  _X004 & !~2673~1 & 
             !~2697~1 & !~2721~1 & !~2745~1 & !~2769~1
         # !_LC035 & !_LC056 & !_LC066 &  S1 & !S2 &  _X004 & !~2673~1 & 
             !~2697~1 & !~2721~1 & !~2745~1 & !~2769~1
         # !_LC035 & !_LC056 & !_LC066 &  S0 & !S1 & !S2 & !~2673~1 & 
             !~2697~1 & !~2721~1 & !~2745~1 & !~2769~1
         #  _LC062 &  S1 &  S2 &  _X004
         #  _LC062 & !S1 & !S2 &  _X004;
  _X004  = EXP( S0 & !S1 & !S2);

-- Node name is '~3081~1' 
-- Equation name is '~3081~1', location is LC062, type is buried.
-- synthesized logic cell 
_LC062   = LCELL( _EQ060 $  GND);
  _EQ060 = !S0 & !S1 & !S2 &  _X005
         #  _LC095 &  _X001;
  _X005  = EXP(!_LC083 & !_LC090);
  _X001  = EXP(!S0 & !S1 & !S2);



--     Shareable expanders that are duplicated in multiple LABs:
--    _X001 occurs in LABs C, D, E, F
--    _X002 occurs in LABs B, C
--    _X003 occurs in LABs B, C




Device-Specific Information:              d:\maxplus\projects\exp5\alu\alu.rpt
alu2

***** Logic for device 'alu2' compiled without errors.




Device: EPM7064LC68-7

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF
    MultiVolt I/O                              = OFF

                                                     R           
              ~     ~     ~                       ~  E     ~  ~  
              2     2     2     V                 P  S     2  2  
              3     2     2     C                 I  E  V  4  2  
              6     4     1     C                 N  R  C  5  8  
              1     3  G  4     I  G  G  G  G  G  0  V  C  7  6  
              ~  X  ~  N  ~  X  N  N  N  N  N  N  0  E  I  ~  ~  
              1  4  1  D  1  3  T  D  D  D  D  D  6  D  O  1  1  
            -----------------------------------------------------_ 
          /   9  8  7  6  5  4  3  2  1 68 67 66 65 64 63 62 61   | 
 ~2385~1 | 10                                                  60 | RESERVED 
   VCCIO | 11                                                  59 | ~PIN001 
 ~2409~1 | 12                                                  58 | GND 
 ~2769~1 | 13                                                  57 | ~PIN005 
 ~2529~1 | 14                                                  56 | RESERVED 
      S2 | 15                                                  55 | RESERVED 
     GND | 16                                                  54 | ~2310~1 
RESERVED | 17                                                  53 | VCCIO 
 ~2338~1 | 18                  EPM7064LC68-7                   52 | ~PIN008 
 ~2262~1 | 19                                                  51 | RESERVED 
 ~2481~1 | 20                                                  50 | ~PIN003 
   VCCIO | 21                                                  49 | RESERVED 
 ~2505~1 | 22                                                  48 | GND 
 ~PIN007 | 23                                                  47 | ~2577~1 
 ~2339~1 | 24                                                  46 | ~PIN002 
 ~2601~1 | 25                                                  45 | ~PIN009 
     GND | 26                                                  44 | ~PIN010 
         |_  27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43  _| 
           ------------------------------------------------------ 
              ~  A  ~  X  V  Y  S  G  V  S  X  G  ~  X  ~  ~  V  
              2  L  P  7  C  3  1  N  C  0  5  N  P  6  P  P  C  
              6  O  I     C        D  C        D  I     I  I  C  
              2  U  N     I           I           N     N  N  I  
              5  T  0     O           N           0     0  0  O  
              ~  3  1                 T           1     0  1     
              1     2                             1     4  7     
                                                                 


N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:              d:\maxplus\projects\exp5\alu\alu.rpt
alu2

** RESOURCE USAGE **

                                                Shareable     External
Logic Array Block     Logic Cells   I/O Pins    Expanders   Interconnect

A:     LC1 - LC16    10/16( 62%)  11/12( 91%)  16/16(100%)  27/36( 75%) 
B:    LC17 - LC32    16/16(100%)  12/12(100%)  15/16( 93%)  27/36( 75%) 
C:    LC33 - LC48    16/16(100%)  11/12( 91%)  16/16(100%)  36/36(100%) 
D:    LC49 - LC64    15/16( 93%)   7/12( 58%)  16/16(100%)  22/36( 61%) 


Total dedicated input pins used:                 0/4      (  0%)
Total I/O pins used:                            41/48     ( 85%)
Total logic cells used:                         57/64     ( 89%)
Total shareable expanders used:                 55/64     ( 85%)
Total Turbo logic cells used:                   57/64     ( 89%)
Total shareable expanders not available (n/a):   8/64     ( 12%)
Average fan-in:                                  7.43
Total fan-in:                                   424

Total input pins required:                      21
Total output pins required:                     20
Total bidirectional pins required:               0
Total logic cells required:                     57
Total flipflops required:                        0
Total product terms required:                  207
Total logic cells lending parallel expanders:    0
Total shareable expanders in database:          47

Synthesized logic cells:                        15/  64   ( 23%)



Device-Specific Information:              d:\maxplus\projects\exp5\alu\alu.rpt
alu2

** INPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  36   (33)  (C)      INPUT               0      0   0    0    0   15   20  S0
  33   (17)  (B)      INPUT               0      0   0    0    0   15   20  S1
  15    (4)  (A)      INPUT               0      0   0    0    0   15   20  S2
   4   (16)  (A)      INPUT               0      0   0    0    0    3    1  X3
   8   (12)  (A)      INPUT               0      0   0    0    0    4    5  X4
  37   (35)  (C)      INPUT               0      0   0    0    0    3    5  X5
  40   (37)  (C)      INPUT               0      0   0    0    0    3    4  X6
  30   (20)  (B)      INPUT               0      0   0    0    0    2    4  X7
  32   (19)  (B)      INPUT               0      0   0    0    0    0    5  Y3
   5   (14)  (A)      INPUT    s          0      0   0    0    0    2    3  ~2214~1
   7   (13)  (A)      INPUT    s          0      0   0    0    0    2    4  ~2243~1
   9   (11)  (A)      INPUT    s          0      0   0    0    0    6    8  ~2361~1
  10    (9)  (A)      INPUT    s          0      0   0    0    0    6    8  ~2385~1
  12    (8)  (A)      INPUT    s          0      0   0    0    0    6    8  ~2409~1
  62   (61)  (D)      INPUT    s          0      0   0    0    0    2    4  ~2457~1
  20   (30)  (B)      INPUT    s          0      0   0    0    0    2    4  ~2481~1
  22   (29)  (B)      INPUT    s          0      0   0    0    0    2    5  ~2505~1
  14    (5)  (A)      INPUT    s          0      0   0    0    0    3    5  ~2529~1
  47   (45)  (C)      INPUT    s          0      0   0    0    0    6    6  ~2577~1
  25   (25)  (B)      INPUT    s          0      0   0    0    0    6    6  ~2601~1
  27   (24)  (B)      INPUT    s          0      0   0    0    0    6    6  ~2625~1


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:              d:\maxplus\projects\exp5\alu\alu.rpt
alu2

** OUTPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  28     22    B     OUTPUT      t        1      1   0    3    2    0    0  ALOUT3
  59     57    D     OUTPUT    s t        7      6   0   10   10    0    0  ~PIN001
  46     44    C     OUTPUT      t        4      4   0    6   10    0    0  ~PIN002
  50     48    C     OUTPUT      t        4      4   0    6    4    0    0  ~PIN003
  41     38    C     OUTPUT      t        4      4   0    6    4    0    0  ~PIN004
  57     56    D     OUTPUT      t        1      1   0    5    1    2    1  ~PIN005
  65     64    D     OUTPUT      t        1      1   0    5    1    2    0  ~PIN006
  23     28    B     OUTPUT      t        5      0   0    4    6    2    0  ~PIN007
  52     51    D     OUTPUT      t        1      1   0    5    1    2    1  ~PIN008
  45     43    C     OUTPUT      t        4      4   0    6    9    0    0  ~PIN009
  44     41    C     OUTPUT      t        6      5   1   11    8    0    0  ~PIN010
  39     36    C     OUTPUT      t        4      4   0    6    6    0    0  ~PIN011
  29     21    B     OUTPUT      t        4      0   0    6    7    0    0  ~PIN012
  42     40    C     OUTPUT      t        5      0   0    6   11    0    0  ~PIN017
  19     32    B     OUTPUT    s t        2      1   1    4    1    3    4  ~2262~1
  61     60    D     OUTPUT    s t        2      1   1    4    1    3    5  ~2286~1
  54     52    D     OUTPUT    s t        2      1   1    4    1    4    5  ~2310~1
  18      1    A     OUTPUT    s t        0      0   0    4    0    8   12  ~2338~1
  24     27    B     OUTPUT    s t        3      2   1    4    2    8   12  ~2339~1
  13      6    A     OUTPUT    s t        8      5   0    4    7    1    0  ~2769~1


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:              d:\maxplus\projects\exp5\alu\alu.rpt
alu2

** BURIED LOGIC **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
   -     34    C       SOFT    s t        2      2   0    6    0    1    1  |LPM_ADD_SUB:557|addcore:adder|addcore:adder0|gc2~1
   -     15    A       SOFT      t        0      0   0    0    3    0    1  |LPM_ADD_SUB:557|addcore:adder|addcore:adder0|gs3
   -     31    B       SOFT      t        0      0   0    6    0    2    0  |LPM_ADD_SUB:557|addcore:adder|addcore:adder0|gs7
 (55)    53    D       SOFT      t        6      6   0   10    5    2    0  |LPM_ADD_SUB:557|addcore:adder|addcore:adder0|g2cp2
 (33)    17    B       SOFT      t        1      1   0    6    0    2    0  |LPM_ADD_SUB:557|addcore:adder|addcore:adder0|ps7
 (32)    19    B       SOFT    s t        1      1   0    0    5    2    1  |LPM_ADD_SUB:557|addcore:adder|addcore:adder0|~246~1
 (37)    35    C       SOFT      t        0      0   0    0    3    0    1  |LPM_ADD_SUB:874|addcore:adder|addcore:adder0|gs3
 (60)    59    D       SOFT      t        1      1   0    5    1    1    0  |LPM_ADD_SUB:874|addcore:adder|addcore:adder0|gs4
 (62)    61    D       SOFT      t        1      1   0    5    1    1    0  |LPM_ADD_SUB:874|addcore:adder|addcore:adder0|gs5
 (51)    49    D       SOFT      t        1      1   0    5    1    1    0  |LPM_ADD_SUB:874|addcore:adder|addcore:adder0|gs6
 (49)    46    C       SOFT      t        0      0   0    6    0    2    0  |LPM_ADD_SUB:874|addcore:adder|addcore:adder0|gs7
 (64)    62    D       SOFT      t        1      1   0    7    3    1    0  |LPM_ADD_SUB:874|addcore:adder|addcore:adder0|g2cp1
 (56)    54    D       SOFT      t        7      1   0   10    5    2    0  |LPM_ADD_SUB:874|addcore:adder|addcore:adder0|g2cp2
   -     10    A       SOFT      t        4      3   1   10    3    5    0  |LPM_ADD_SUB:874|addcore:adder|addcore:adder0|g4
  (9)    11    A       SOFT      t        0      0   0    2    0    1    0  |LPM_ADD_SUB:874|addcore:adder|addcore:adder0|ps0
  (8)    12    A       SOFT      t        0      0   0    2    0    1    0  |LPM_ADD_SUB:874|addcore:adder|addcore:adder0|ps1
 (12)     8    A       SOFT      t        0      0   0    2    0    1    0  |LPM_ADD_SUB:874|addcore:adder|addcore:adder0|ps2
   -     23    B       SOFT      t        0      0   0    0    3    1    0  |LPM_ADD_SUB:874|addcore:adder|addcore:adder0|ps3
   -     58    D       SOFT      t        1      1   0    5    1    5    0  |LPM_ADD_SUB:874|addcore:adder|addcore:adder0|ps4
   -     55    D       SOFT      t        1      1   0    5    1    4    2  |LPM_ADD_SUB:874|addcore:adder|addcore:adder0|ps5
   -     50    D       SOFT      t        1      1   0    5    1    3    1  |LPM_ADD_SUB:874|addcore:adder|addcore:adder0|ps6
   -     47    C       SOFT      t        1      1   0    6    0    2    0  |LPM_ADD_SUB:874|addcore:adder|addcore:adder0|ps7
 (40)    37    C       SOFT      t        5      4   1    6    4    1    1  |LPM_ADD_SUB:874|addcore:adder|addcore:adder0|result_node3
   -     39    C       SOFT      t        1      1   0    3    2    1    1  |LPM_ADD_SUB:1130|addcore:adder|addcore:adder0|result_node3
 (47)    45    C       SOFT      t        1      1   0    3    2    1    1  |LPM_ADD_SUB:1377|addcore:adder|addcore:adder0|result_node3
   -     42    C       SOFT      t        2      2   0    6    0    0    1  |LPM_ADD_SUB:1685|addcore:adder|addcore:adder0|gcp2
 (25)    25    B       SOFT      t        0      0   0    0    3    1    1  |LPM_ADD_SUB:1685|addcore:adder|addcore:adder0|gs3
   -      7    A       SOFT      t        1      1   0    0    5    1    1  |LPM_ADD_SUB:1685|addcore:adder|addcore:adder0|result_node3
 (36)    33    C       SOFT      t        2      2   0    6    0    0    1  |LPM_ADD_SUB:2002|addcore:adder|addcore:adder0|gcp2
 (30)    20    B       SOFT      t        0      0   0    0    3    1    1  |LPM_ADD_SUB:2002|addcore:adder|addcore:adder0|gs3
 (15)     4    A       SOFT      t        1      1   0    0    5    1    1  |LPM_ADD_SUB:2002|addcore:adder|addcore:adder0|result_node3
 (20)    30    B      LCELL    s t        1      1   0    4    1    0    1  ~2553~1~2
   -     18    B      LCELL    s t        2      1   1    4    2    7   13  ~2553~1
   -     26    B       SOFT    s t        0      0   0    4    0    1    0  ~2554~1
 (22)    29    B       SOFT    s t        1      1   0    4    1    1    0  ~2555~1
 (10)     9    A       SOFT    s t        8      5   0    5    6    1    1  ~2958~1
 (27)    24    B      LCELL    s t        1      1   0    3    2    0    1  ~2961~1


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:              d:\maxplus\projects\exp5\alu\alu.rpt
alu2

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'A':

                             Logic cells placed in LAB 'A'
        +------------------- LC15 |LPM_ADD_SUB:557|addcore:adder|addcore:adder0|gs3
        | +----------------- LC10 |LPM_ADD_SUB:874|addcore:adder|addcore:adder0|g4
        | | +--------------- LC11 |LPM_ADD_SUB:874|addcore:adder|addcore:adder0|ps0
        | | | +------------- LC12 |LPM_ADD_SUB:874|addcore:adder|addcore:adder0|ps1
        | | | | +----------- LC8 |LPM_ADD_SUB:874|addcore:adder|addcore:adder0|ps2
        | | | | | +--------- LC7 |LPM_ADD_SUB:1685|addcore:adder|addcore:adder0|result_node3
        | | | | | | +------- LC4 |LPM_ADD_SUB:2002|addcore:adder|addcore:adder0|result_node3
        | | | | | | | +----- LC1 ~2338~1
        | | | | | | | | +--- LC6 ~2769~1
        | | | | | | | | | +- LC9 ~2958~1
        | | | | | | | | | | 
        | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | |   that feed LAB 'A'
LC      | | | | | | | | | | | A B C D |     Logic cells that feed LAB 'A':
LC7  -> - - - - - - - - * * | * - - - | <-- |LPM_ADD_SUB:1685|addcore:adder|addcore:adder0|result_node3
LC4  -> - - - - - - - - * * | * - - - | <-- |LPM_ADD_SUB:2002|addcore:adder|addcore:adder0|result_node3
LC1  -> * * - - - * * - - - | * * * - | <-- ~2338~1
LC6  -> - - - - - - - - * - | * - - - | <-- ~2769~1

Pin
36   -> - * - - - - - * * * | * * * * | <-- S0
33   -> - * - - - - - * * * | * * * * | <-- S1
15   -> - * - - - - - * * * | * * * * | <-- S2
4    -> - * - - - - - * - - | * * - - | <-- X3
32   -> - - - - - - - - - * | * * - - | <-- Y3
5    -> - - - - - - - - * * | * - - * | <-- ~2214~1
9    -> - * - - * - - - - - | * - * - | <-- ~2361~1
10   -> - * - * - - - - - - | * - * - | <-- ~2385~1
12   -> - * * - - - - - - - | * - * - | <-- ~2409~1
47   -> - * - - * - - - - - | * - * - | <-- ~2577~1
25   -> - * - * - - - - - - | * - * - | <-- ~2601~1
27   -> - * * - - - - - - - | * - * - | <-- ~2625~1
LC19 -> - - - - - - - - * - | * * - - | <-- |LPM_ADD_SUB:557|addcore:adder|addcore:adder0|~246~1
LC37 -> - - - - - - - - * * | * - - - | <-- |LPM_ADD_SUB:874|addcore:adder|addcore:adder0|result_node3
LC39 -> - - - - - - - - * * | * - - - | <-- |LPM_ADD_SUB:1130|addcore:adder|addcore:adder0|result_node3
LC45 -> - - - - - - - - * * | * - - - | <-- |LPM_ADD_SUB:1377|addcore:adder|addcore:adder0|result_node3
LC42 -> - - - - - * - - - - | * - - - | <-- |LPM_ADD_SUB:1685|addcore:adder|addcore:adder0|gcp2
LC25 -> - - - - - * - - - - | * - * - | <-- |LPM_ADD_SUB:1685|addcore:adder|addcore:adder0|gs3
LC33 -> - - - - - - * - - - | * - - - | <-- |LPM_ADD_SUB:2002|addcore:adder|addcore:adder0|gcp2
LC20 -> - - - - - - * - - - | * - * - | <-- |LPM_ADD_SUB:2002|addcore:adder|addcore:adder0|gs3
LC27 -> * * - - - * * - - - | * * * - | <-- ~2339~1
LC18 -> * * - - - * * - - - | * * * - | <-- ~2553~1
LC24 -> - - - - - - - - - * | * - - - | <-- ~2961~1


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:              d:\maxplus\projects\exp5\alu\alu.rpt
alu2

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'B':

                                         Logic cells placed in LAB 'B'
        +------------------------------- LC22 ALOUT3
        | +----------------------------- LC31 |LPM_ADD_SUB:557|addcore:adder|addcore:adder0|gs7
        | | +--------------------------- LC17 |LPM_ADD_SUB:557|addcore:adder|addcore:adder0|ps7
        | | | +------------------------- LC19 |LPM_ADD_SUB:557|addcore:adder|addcore:adder0|~246~1
        | | | | +----------------------- LC23 |LPM_ADD_SUB:874|addcore:adder|addcore:adder0|ps3
        | | | | | +--------------------- LC25 |LPM_ADD_SUB:1685|addcore:adder|addcore:adder0|gs3
        | | | | | | +------------------- LC20 |LPM_ADD_SUB:2002|addcore:adder|addcore:adder0|gs3
        | | | | | | | +----------------- LC28 ~PIN007
        | | | | | | | | +--------------- LC21 ~PIN012
        | | | | | | | | | +------------- LC32 ~2262~1
        | | | | | | | | | | +----------- LC27 ~2339~1
        | | | | | | | | | | | +--------- LC30 ~2553~1~2
        | | | | | | | | | | | | +------- LC18 ~2553~1
        | | | | | | | | | | | | | +----- LC26 ~2554~1
        | | | | | | | | | | | | | | +--- LC29 ~2555~1
        | | | | | | | | | | | | | | | +- LC24 ~2961~1
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'B'
LC      | | | | | | | | | | | | | | | | | A B C D |     Logic cells that feed LAB 'B':
LC31 -> - - - - - - - - * - - - - - - - | - * - * | <-- |LPM_ADD_SUB:557|addcore:adder|addcore:adder0|gs7
LC17 -> - - - - - - - - * - - - - - - - | - * - * | <-- |LPM_ADD_SUB:557|addcore:adder|addcore:adder0|ps7
LC19 -> * - - - - - - - - - - - - - - * | * * - - | <-- |LPM_ADD_SUB:557|addcore:adder|addcore:adder0|~246~1
LC28 -> - - - - - - - - * - - - - - - - | - * - * | <-- ~PIN007
LC32 -> - - - - - - - - - * - - - - - - | - * - * | <-- ~2262~1
LC27 -> - - - * * * * * - - * - - - - - | * * * - | <-- ~2339~1
LC30 -> - - - - - - - - - - - - * - - - | - * - - | <-- ~2553~1~2
LC18 -> - - - * * * * * - - - * * - * - | * * * - | <-- ~2553~1
LC26 -> - - - - - - - * - - - - - - - - | - * - - | <-- ~2554~1
LC29 -> - - - - - - - * - - - - - - - - | - * - - | <-- ~2555~1

Pin
36   -> * * * - - - - * * * * * * * * * | * * * * | <-- S0
33   -> * * * - - - - * * * * * * * * * | * * * * | <-- S1
15   -> * * * - - - - * * * * * * * * * | * * * * | <-- S2
4    -> - - - - - - - * - - * - - - - - | * * - - | <-- X3
40   -> - - - - - - - - - * - - - - - - | - * - * | <-- X6
30   -> - * * - - - - - * - - - - - - - | - * * - | <-- X7
32   -> - - - - - - - - - - - * * * * - | * * - - | <-- Y3
7    -> - * * - - - - - * - - - - - - - | - * * - | <-- ~2243~1
62   -> - * * - - - - - * - - - - - - - | - * * - | <-- ~2457~1
LC34 -> - - - * - - - * - - - - - - - - | - * - - | <-- |LPM_ADD_SUB:557|addcore:adder|addcore:adder0|gc2~1
LC15 -> - - - * - - - - - - - - - - - - | - * - - | <-- |LPM_ADD_SUB:557|addcore:adder|addcore:adder0|gs3
LC53 -> - - - - - - - - * - - - - - - - | - * - * | <-- |LPM_ADD_SUB:557|addcore:adder|addcore:adder0|g2cp2
LC56 -> - - - - - - - - * - - - - - - - | - * - * | <-- ~PIN005
LC64 -> - - - - - - - - * - - - - - - - | - * - * | <-- ~PIN006
LC51 -> - - - - - - - - * - - - - - - - | - * - * | <-- ~PIN008
LC1  -> - - - * * * * * - - * - - - - - | * * * - | <-- ~2338~1
LC9  -> * - - - - - - - - - - - - - - * | - * - - | <-- ~2958~1


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:              d:\maxplus\projects\exp5\alu\alu.rpt
alu2

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'C':

                                         Logic cells placed in LAB 'C'
        +------------------------------- LC34 |LPM_ADD_SUB:557|addcore:adder|addcore:adder0|gc2~1
        | +----------------------------- LC35 |LPM_ADD_SUB:874|addcore:adder|addcore:adder0|gs3
        | | +--------------------------- LC46 |LPM_ADD_SUB:874|addcore:adder|addcore:adder0|gs7
        | | | +------------------------- LC47 |LPM_ADD_SUB:874|addcore:adder|addcore:adder0|ps7
        | | | | +----------------------- LC37 |LPM_ADD_SUB:874|addcore:adder|addcore:adder0|result_node3
        | | | | | +--------------------- LC39 |LPM_ADD_SUB:1130|addcore:adder|addcore:adder0|result_node3
        | | | | | | +------------------- LC45 |LPM_ADD_SUB:1377|addcore:adder|addcore:adder0|result_node3
        | | | | | | | +----------------- LC42 |LPM_ADD_SUB:1685|addcore:adder|addcore:adder0|gcp2
        | | | | | | | | +--------------- LC33 |LPM_ADD_SUB:2002|addcore:adder|addcore:adder0|gcp2
        | | | | | | | | | +------------- LC44 ~PIN002
        | | | | | | | | | | +----------- LC48 ~PIN003
        | | | | | | | | | | | +--------- LC38 ~PIN004
        | | | | | | | | | | | | +------- LC43 ~PIN009
        | | | | | | | | | | | | | +----- LC41 ~PIN010
        | | | | | | | | | | | | | | +--- LC36 ~PIN011
        | | | | | | | | | | | | | | | +- LC40 ~PIN017
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'C'
LC      | | | | | | | | | | | | | | | | | A B C D |     Logic cells that feed LAB 'C':
LC35 -> - - - - * - - - - - - - - - - - | - - * - | <-- |LPM_ADD_SUB:874|addcore:adder|addcore:adder0|gs3
LC46 -> - - - - - - - - - * - - - - - * | - - * - | <-- |LPM_ADD_SUB:874|addcore:adder|addcore:adder0|gs7
LC47 -> - - - - - - - - - * - - - - - * | - - * - | <-- |LPM_ADD_SUB:874|addcore:adder|addcore:adder0|ps7

Pin
36   -> - - * * - - - - - - - - - * - * | * * * * | <-- S0
33   -> - - * * - - - - - - - - - * - * | * * * * | <-- S1
15   -> - - * * - - - - - - - - - * - * | * * * * | <-- S2
8    -> - - - - - - - - - - - - - * - - | - - * * | <-- X4
30   -> - - * * - - - - - - - - - - - * | - * * - | <-- X7
7    -> - - * * - - - - - - - - - - - * | - * * - | <-- ~2243~1
9    -> * - - - * * * * * * * * * * * - | * - * - | <-- ~2361~1
10   -> * - - - * * * * * * * * * * * - | * - * - | <-- ~2385~1
12   -> * - - - * * * * * * * * * * * - | * - * - | <-- ~2409~1
62   -> - - * * - - - - - - - - - - - * | - * * - | <-- ~2457~1
14   -> - - - - - - - - - - - - - * - - | - - * * | <-- ~2529~1
47   -> * - - - * - - * * * * * * * * - | * - * - | <-- ~2577~1
25   -> * - - - * - - * * * * * * * * - | * - * - | <-- ~2601~1
27   -> * - - - * - - * * * * * * * * - | * - * - | <-- ~2625~1
LC59 -> - - - - - - - - - - - - - - * - | - - * - | <-- |LPM_ADD_SUB:874|addcore:adder|addcore:adder0|gs4
LC61 -> - - - - - - - - - - - - - * - - | - - * - | <-- |LPM_ADD_SUB:874|addcore:adder|addcore:adder0|gs5
LC49 -> - - - - - - - - - - - - * - - - | - - * - | <-- |LPM_ADD_SUB:874|addcore:adder|addcore:adder0|gs6
LC62 -> - - - - - - - - - - - - * - - - | - - * - | <-- |LPM_ADD_SUB:874|addcore:adder|addcore:adder0|g2cp1
LC54 -> - - - - - - - - - * - - - - - * | - - * - | <-- |LPM_ADD_SUB:874|addcore:adder|addcore:adder0|g2cp2
LC10 -> - - - - - - - - - * - - * * * * | - - * - | <-- |LPM_ADD_SUB:874|addcore:adder|addcore:adder0|g4
LC11 -> - - - - - - - - - - - - - - - * | - - * - | <-- |LPM_ADD_SUB:874|addcore:adder|addcore:adder0|ps0
LC12 -> - - - - - - - - - - - - - - - * | - - * - | <-- |LPM_ADD_SUB:874|addcore:adder|addcore:adder0|ps1
LC8  -> - - - - - - - - - - - - - - - * | - - * - | <-- |LPM_ADD_SUB:874|addcore:adder|addcore:adder0|ps2
LC23 -> - - - - - - - - - - - - - - - * | - - * - | <-- |LPM_ADD_SUB:874|addcore:adder|addcore:adder0|ps3
LC58 -> - - - - - - - - - * - - * * * * | - - * - | <-- |LPM_ADD_SUB:874|addcore:adder|addcore:adder0|ps4
LC55 -> - - - - - - - - - * - - * * - * | - - * * | <-- |LPM_ADD_SUB:874|addcore:adder|addcore:adder0|ps5
LC50 -> - - - - - - - - - * - - * - - * | - - * * | <-- |LPM_ADD_SUB:874|addcore:adder|addcore:adder0|ps6
LC25 -> - - - - - - - - - - - * - - - - | * - * - | <-- |LPM_ADD_SUB:1685|addcore:adder|addcore:adder0|gs3
LC20 -> - - - - - - - - - - * - - - - - | * - * - | <-- |LPM_ADD_SUB:2002|addcore:adder|addcore:adder0|gs3
LC52 -> - - - - - - - - - - - - - * - - | - - * * | <-- ~2310~1
LC1  -> - * - - * * * - - * * * * * * - | * * * - | <-- ~2338~1
LC27 -> - * - - * * * - - * * * * * * - | * * * - | <-- ~2339~1
LC18 -> - * - - * - - - - * * * * * * - | * * * - | <-- ~2553~1


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:              d:\maxplus\projects\exp5\alu\alu.rpt
alu2

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'D':

                                       Logic cells placed in LAB 'D'
        +----------------------------- LC53 |LPM_ADD_SUB:557|addcore:adder|addcore:adder0|g2cp2
        | +--------------------------- LC59 |LPM_ADD_SUB:874|addcore:adder|addcore:adder0|gs4
        | | +------------------------- LC61 |LPM_ADD_SUB:874|addcore:adder|addcore:adder0|gs5
        | | | +----------------------- LC49 |LPM_ADD_SUB:874|addcore:adder|addcore:adder0|gs6
        | | | | +--------------------- LC62 |LPM_ADD_SUB:874|addcore:adder|addcore:adder0|g2cp1
        | | | | | +------------------- LC54 |LPM_ADD_SUB:874|addcore:adder|addcore:adder0|g2cp2
        | | | | | | +----------------- LC58 |LPM_ADD_SUB:874|addcore:adder|addcore:adder0|ps4
        | | | | | | | +--------------- LC55 |LPM_ADD_SUB:874|addcore:adder|addcore:adder0|ps5
        | | | | | | | | +------------- LC50 |LPM_ADD_SUB:874|addcore:adder|addcore:adder0|ps6
        | | | | | | | | | +----------- LC57 ~PIN001
        | | | | | | | | | | +--------- LC56 ~PIN005
        | | | | | | | | | | | +------- LC64 ~PIN006
        | | | | | | | | | | | | +----- LC51 ~PIN008
        | | | | | | | | | | | | | +--- LC60 ~2286~1
        | | | | | | | | | | | | | | +- LC52 ~2310~1
        | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | |   that feed LAB 'D'
LC      | | | | | | | | | | | | | | | | A B C D |     Logic cells that feed LAB 'D':
LC53 -> - - - - - - - - - * - - - - - | - * - * | <-- |LPM_ADD_SUB:557|addcore:adder|addcore:adder0|g2cp2
LC55 -> - - - - * * - - - - - - - - - | - - * * | <-- |LPM_ADD_SUB:874|addcore:adder|addcore:adder0|ps5
LC50 -> - - - - - * - - - - - - - - - | - - * * | <-- |LPM_ADD_SUB:874|addcore:adder|addcore:adder0|ps6
LC56 -> * - - - - - - - - * - - - - - | - * - * | <-- ~PIN005
LC64 -> - - - - - - - - - * - - - - - | - * - * | <-- ~PIN006
LC51 -> * - - - - - - - - * - - - - - | - * - * | <-- ~PIN008
LC60 -> * - * - * * - * - * * - - * - | - - - * | <-- ~2286~1
LC52 -> * * - - * * * - - * - * - - * | - - * * | <-- ~2310~1

Pin
36   -> * * * * * * * * * * * * * * * | * * * * | <-- S0
33   -> * * * * * * * * * * * * * * * | * * * * | <-- S1
15   -> * * * * * * * * * * * * * * * | * * * * | <-- S2
8    -> * * - - * * * - - * - * - - * | - - * * | <-- X4
37   -> * - * - * * - * - * * - - * - | - - - * | <-- X5
40   -> * - - * - * - - * * - - * - - | - * - * | <-- X6
5    -> * - - - - * - - - * - - - - - | * - - * | <-- ~2214~1
20   -> * - - * - * - - * * - - * - - | - - - * | <-- ~2481~1
22   -> * - * - * * - * - * * - - - - | - - - * | <-- ~2505~1
14   -> * * - - * * * - - * - * - - - | - - * * | <-- ~2529~1
LC31 -> - - - - - - - - - * - - - - - | - * - * | <-- |LPM_ADD_SUB:557|addcore:adder|addcore:adder0|gs7
LC17 -> - - - - - - - - - * - - - - - | - * - * | <-- |LPM_ADD_SUB:557|addcore:adder|addcore:adder0|ps7
LC28 -> - - - - - - - - - * - - - - - | - * - * | <-- ~PIN007
LC32 -> * - - * - * - - * * - - * - - | - * - * | <-- ~2262~1


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:              d:\maxplus\projects\exp5\alu\alu.rpt
alu2

** EQUATIONS **

S0       : INPUT;
S1       : INPUT;
S2       : INPUT;
X3       : INPUT;
X4       : INPUT;
X5       : INPUT;
X6       : INPUT;
X7       : INPUT;
Y3       : INPUT;
~2214~1  : INPUT;
~2243~1  : INPUT;
~2361~1  : INPUT;
~2385~1  : INPUT;
~2409~1  : INPUT;
~2457~1  : INPUT;
~2481~1  : INPUT;
~2505~1  : INPUT;
~2529~1  : INPUT;
~2577~1  : INPUT;
~2601~1  : INPUT;
~2625~1  : INPUT;

-- Node name is 'ALOUT3' 
-- Equation name is 'ALOUT3', location is LC022, type is output.
 ALOUT3  = LCELL( _EQ001 $  GND);
  _EQ001 =  _LC019 & !S0 & !S1 & !S2
         #  _LC009 &  _X001;
  _X001  = EXP(!S0 & !S1 & !S2);

-- Node name is '|LPM_ADD_SUB:557|addcore:adder|addcore:adder0|gc2~1' from file "addcore.tdf" line 361, column 19
-- Equation name is '_LC034', type is buried 
-- synthesized logic cell 
_LC034   = LCELL( _EQ002 $  GND);
  _EQ002 =  _X002 &  _X003 &  ~2409~1 &  ~2625~1
         #  _X003 &  ~2385~1 &  ~2601~1
         #  ~2361~1 &  ~2577~1;
  _X002  = EXP(!~2385~1 & !~2601~1);
  _X003  = EXP(!~2361~1 & !~2577~1);

-- Node name is '|LPM_ADD_SUB:557|addcore:adder|addcore:adder0|gs3' from file "addcore.tdf" line 148, column 7
-- Equation name is '_LC015', type is buried 
_LC015   = LCELL( _EQ003 $  _LC018);
  _EQ003 =  _LC018 & !~2338~1 & !~2339~1;

-- Node name is '|LPM_ADD_SUB:557|addcore:adder|addcore:adder0|gs7' from file "addcore.tdf" line 148, column 7
-- Equation name is '_LC031', type is buried 
_LC031   = LCELL( _EQ004 $  GND);
  _EQ004 = !S0 & !S1 & !S2 &  X7 &  ~2457~1
         #  ~2243~1 &  ~2457~1;

-- Node name is '|LPM_ADD_SUB:557|addcore:adder|addcore:adder0|g2cp2' from file "addcore.tdf" line 159, column 9
-- Equation name is '_LC053', type is buried 
_LC053   = LCELL( _EQ005 $  VCC);
  _EQ005 =  _X004 &  _X005 &  _X006 &  _X007 &  _X008 &  _X009;
  _X004  = EXP(!~PIN008 & !~2214~1 &  ~2286~1 &  ~2505~1);
  _X005  = EXP(!~PIN005 & !~PIN008 & !~2214~1 &  ~2310~1 &  ~2529~1);
  _X006  = EXP(!~2214~1 &  ~2262~1 &  ~2481~1);
  _X007  = EXP(!~PIN005 & !~PIN008 & !S0 & !S1 & !S2 &  X4 &  ~2529~1);
  _X008  = EXP(!~PIN008 & !S0 & !S1 & !S2 &  X5 &  ~2505~1);
  _X009  = EXP(!S0 & !S1 & !S2 &  X6 &  ~2481~1);

-- Node name is '|LPM_ADD_SUB:557|addcore:adder|addcore:adder0|ps7' from file "addcore.tdf" line 150, column 7
-- Equation name is '_LC017', type is buried 
_LC017   = LCELL( _EQ006 $  GND);
  _EQ006 =  _X001 & !~2243~1 & !~2457~1
         # !X7 & !~2243~1 & !~2457~1;
  _X001  = EXP(!S0 & !S1 & !S2);

-- Node name is '|LPM_ADD_SUB:557|addcore:adder|addcore:adder0|~246~1' from file "addcore.tdf" line 390, column 27
-- Equation name is '_LC019', type is buried 
-- synthesized logic cell 
_LC019   = LCELL( _EQ007 $  _LC034);
  _EQ007 = !_LC015 &  _X010;
  _X010  = EXP(!_LC018 & !~2338~1 & !~2339~1);

-- Node name is '|LPM_ADD_SUB:874|addcore:adder|addcore:adder0|gs3' from file "addcore.tdf" line 148, column 7
-- Equation name is '_LC035', type is buried 
_LC035   = LCELL( _EQ008 $ !_LC018);
  _EQ008 = !_LC018 & !~2338~1 & !~2339~1;

-- Node name is '|LPM_ADD_SUB:874|addcore:adder|addcore:adder0|gs4' from file "addcore.tdf" line 148, column 7
-- Equation name is '_LC059', type is buried 
_LC059   = LCELL( _EQ009 $  GND);
  _EQ009 = !S0 & !S1 & !S2 &  X4 & !~2529~1
         #  _X001 &  ~2310~1 & !~2529~1;
  _X001  = EXP(!S0 & !S1 & !S2);

-- Node name is '|LPM_ADD_SUB:874|addcore:adder|addcore:adder0|gs5' from file "addcore.tdf" line 148, column 7
-- Equation name is '_LC061', type is buried 
_LC061   = LCELL( _EQ010 $  GND);
  _EQ010 = !S0 & !S1 & !S2 &  X5 & !~2505~1
         #  _X001 &  ~2286~1 & !~2505~1;
  _X001  = EXP(!S0 & !S1 & !S2);

-- Node name is '|LPM_ADD_SUB:874|addcore:adder|addcore:adder0|gs6' from file "addcore.tdf" line 148, column 7
-- Equation name is '_LC049', type is buried 
_LC049   = LCELL( _EQ011 $  GND);
  _EQ011 = !S0 & !S1 & !S2 &  X6 & !~2481~1
         #  _X001 &  ~2262~1 & !~2481~1;
  _X001  = EXP(!S0 & !S1 & !S2);

-- Node name is '|LPM_ADD_SUB:874|addcore:adder|addcore:adder0|gs7' from file "addcore.tdf" line 148, column 7
-- Equation name is '_LC046', type is buried 
_LC046   = LCELL( _EQ012 $  GND);
  _EQ012 = !S0 & !S1 & !S2 &  X7 & !~2457~1
         #  ~2243~1 & !~2457~1;

-- Node name is '|LPM_ADD_SUB:874|addcore:adder|addcore:adder0|g2cp1' from file "addcore.tdf" line 159, column 9
-- Equation name is '_LC062', type is buried 
_LC062   = LCELL( _EQ013 $  GND);
  _EQ013 = !_LC055 & !S0 & !S1 & !S2 &  X4 & !~2529~1
         # !S0 & !S1 & !S2 &  X5 & !~2505~1
         # !_LC055 &  _X001 &  ~2310~1 & !~2529~1
         #  _X001 &  ~2286~1 & !~2505~1;
  _X001  = EXP(!S0 & !S1 & !S2);

-- Node name is '|LPM_ADD_SUB:874|addcore:adder|addcore:adder0|g2cp2' from file "addcore.tdf" line 159, column 9
-- Equation name is '_LC054', type is buried 
_LC054   = LCELL( _EQ014 $  VCC);
  _EQ014 =  _X011 &  _X012 &  _X013 &  _X014 &  _X015 &  _X016;
  _X011  = EXP(!_LC050 & !_LC055 & !~2214~1 &  ~2310~1 & !~2529~1);
  _X012  = EXP( _X001 &  ~2262~1 & !~2481~1);
  _X013  = EXP(!_LC050 & !~2214~1 &  ~2286~1 & !~2505~1);
  _X014  = EXP(!S0 & !S1 & !S2 &  X6 & !~2481~1);
  _X015  = EXP(!_LC050 & !_LC055 & !S0 & !S1 & !S2 &  X4 & !~2529~1);
  _X016  = EXP(!_LC050 & !S0 & !S1 & !S2 &  X5 & !~2505~1);
  _X001  = EXP(!S0 & !S1 & !S2);

-- Node name is '|LPM_ADD_SUB:874|addcore:adder|addcore:adder0|g4' from file "addcore.tdf" line 158, column 5
-- Equation name is '_LC010', type is buried 
_LC010   = LCELL( _EQ015 $  GND);
  _EQ015 =  _X017 &  _X018 &  _X019 &  ~2409~1 & !~2625~1
         # !_LC018 & !S0 & !S1 & !S2 &  X3
         #  _X017 &  _X018 &  ~2385~1 & !~2601~1
         #  _X018 &  ~2361~1 & !~2577~1
         # !_LC018 &  ~2339~1;
  _X017  = EXP(!~2361~1 &  ~2577~1);
  _X018  = EXP( _LC018 & !~2338~1 & !~2339~1);
  _X019  = EXP(!~2385~1 &  ~2601~1);

-- Node name is '|LPM_ADD_SUB:874|addcore:adder|addcore:adder0|ps0' from file "addcore.tdf" line 150, column 7
-- Equation name is '_LC011', type is buried 
_LC011   = LCELL( _EQ016 $  GND);
  _EQ016 = !~2409~1 &  ~2625~1;

-- Node name is '|LPM_ADD_SUB:874|addcore:adder|addcore:adder0|ps1' from file "addcore.tdf" line 150, column 7
-- Equation name is '_LC012', type is buried 
_LC012   = LCELL( _EQ017 $  GND);
  _EQ017 = !~2385~1 &  ~2601~1;

-- Node name is '|LPM_ADD_SUB:874|addcore:adder|addcore:adder0|ps2' from file "addcore.tdf" line 150, column 7
-- Equation name is '_LC008', type is buried 
_LC008   = LCELL( _EQ018 $  GND);
  _EQ018 = !~2361~1 &  ~2577~1;

-- Node name is '|LPM_ADD_SUB:874|addcore:adder|addcore:adder0|ps3' from file "addcore.tdf" line 150, column 7
-- Equation name is '_LC023', type is buried 
_LC023   = LCELL( _EQ019 $  GND);
  _EQ019 =  _LC018 & !~2338~1 & !~2339~1;

-- Node name is '|LPM_ADD_SUB:874|addcore:adder|addcore:adder0|ps4' from file "addcore.tdf" line 150, column 7
-- Equation name is '_LC058', type is buried 
_LC058   = LCELL( _EQ020 $  ~2529~1);
  _EQ020 = !S0 & !S1 & !S2 &  X4 &  ~2529~1
         #  _X001 &  ~2310~1 &  ~2529~1;
  _X001  = EXP(!S0 & !S1 & !S2);

-- Node name is '|LPM_ADD_SUB:874|addcore:adder|addcore:adder0|ps5' from file "addcore.tdf" line 150, column 7
-- Equation name is '_LC055', type is buried 
_LC055   = LCELL( _EQ021 $  ~2505~1);
  _EQ021 = !S0 & !S1 & !S2 &  X5 &  ~2505~1
         #  _X001 &  ~2286~1 &  ~2505~1;
  _X001  = EXP(!S0 & !S1 & !S2);

-- Node name is '|LPM_ADD_SUB:874|addcore:adder|addcore:adder0|ps6' from file "addcore.tdf" line 150, column 7
-- Equation name is '_LC050', type is buried 
_LC050   = LCELL( _EQ022 $  ~2481~1);
  _EQ022 = !S0 & !S1 & !S2 &  X6 &  ~2481~1
         #  _X001 &  ~2262~1 &  ~2481~1;
  _X001  = EXP(!S0 & !S1 & !S2);

-- Node name is '|LPM_ADD_SUB:874|addcore:adder|addcore:adder0|ps7' from file "addcore.tdf" line 150, column 7
-- Equation name is '_LC047', type is buried 
_LC047   = LCELL( _EQ023 $  GND);
  _EQ023 =  _X001 & !~2243~1 &  ~2457~1
         # !X7 & !~2243~1 &  ~2457~1;
  _X001  = EXP(!S0 & !S1 & !S2);

-- Node name is '|LPM_ADD_SUB:874|addcore:adder|addcore:adder0|result_node3' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC037', type is buried 
_LC037   = LCELL( _EQ024 $  _EQ025);
  _EQ024 =  _X017 &  _X019 &  ~2409~1 & !~2625~1
         #  _X017 &  ~2385~1 & !~2601~1
         #  _X017 &  _X019 &  _X020
         #  ~2361~1 & !~2577~1;
  _X017  = EXP(!~2361~1 &  ~2577~1);
  _X019  = EXP(!~2385~1 &  ~2601~1);
  _X020  = EXP(!~2409~1 &  ~2625~1);
  _EQ025 = !_LC035 &  _X018;
  _X018  = EXP( _LC018 & !~2338~1 & !~2339~1);

-- Node name is '|LPM_ADD_SUB:1130|addcore:adder|addcore:adder0|result_node3' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC039', type is buried 
_LC039   = LCELL( _EQ026 $  _EQ027);
  _EQ026 =  _X021;
  _X021  = EXP(!~2338~1 & !~2339~1);
  _EQ027 =  ~2361~1 &  ~2385~1 &  ~2409~1;

-- Node name is '|LPM_ADD_SUB:1377|addcore:adder|addcore:adder0|result_node3' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC045', type is buried 
_LC045   = LCELL( _EQ028 $  _EQ029);
  _EQ028 =  _X021;
  _X021  = EXP(!~2338~1 & !~2339~1);
  _EQ029 =  ~2361~1 &  ~2385~1 &  ~2409~1;

-- Node name is '|LPM_ADD_SUB:1685|addcore:adder|addcore:adder0|gcp2' from file "addcore.tdf" line 160, column 8
-- Equation name is '_LC042', type is buried 
_LC042   = LCELL( _EQ030 $  GND);
  _EQ030 =  _X002 &  _X003 &  ~2409~1 &  ~2625~1
         #  _X003 &  ~2385~1 &  ~2601~1
         #  ~2361~1 &  ~2577~1;
  _X002  = EXP(!~2385~1 & !~2601~1);
  _X003  = EXP(!~2361~1 & !~2577~1);

-- Node name is '|LPM_ADD_SUB:1685|addcore:adder|addcore:adder0|gs3' from file "addcore.tdf" line 148, column 7
-- Equation name is '_LC025', type is buried 
_LC025   = LCELL( _EQ031 $  _LC018);
  _EQ031 =  _LC018 & !~2338~1 & !~2339~1;

-- Node name is '|LPM_ADD_SUB:1685|addcore:adder|addcore:adder0|result_node3' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC007', type is buried 
_LC007   = LCELL( _EQ032 $  _LC042);
  _EQ032 = !_LC025 &  _X010;
  _X010  = EXP(!_LC018 & !~2338~1 & !~2339~1);

-- Node name is '|LPM_ADD_SUB:2002|addcore:adder|addcore:adder0|gcp2' from file "addcore.tdf" line 160, column 8
-- Equation name is '_LC033', type is buried 
_LC033   = LCELL( _EQ033 $  GND);
  _EQ033 =  _X002 &  _X003 &  ~2409~1 &  ~2625~1
         #  _X003 &  ~2385~1 &  ~2601~1
         #  ~2361~1 &  ~2577~1;
  _X002  = EXP(!~2385~1 & !~2601~1);
  _X003  = EXP(!~2361~1 & !~2577~1);

-- Node name is '|LPM_ADD_SUB:2002|addcore:adder|addcore:adder0|gs3' from file "addcore.tdf" line 148, column 7
-- Equation name is '_LC020', type is buried 
_LC020   = LCELL( _EQ034 $  _LC018);
  _EQ034 =  _LC018 & !~2338~1 & !~2339~1;

-- Node name is '|LPM_ADD_SUB:2002|addcore:adder|addcore:adder0|result_node3' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC004', type is buried 
_LC004   = LCELL( _EQ035 $  _LC033);
  _EQ035 = !_LC020 &  _X010;
  _X010  = EXP(!_LC018 & !~2338~1 & !~2339~1);

-- Node name is '|LPM_ADD_SUB:557|addcore:adder|addcore:adder0|~258~1' = '~PIN001' from file "addcore.tdf" line 392, column 42
-- Equation name is '_LC057', location is LC057, type is output.
 ~PIN001 = LCELL( _EQ036 $  VCC);
  _EQ036 =  _LC017 &  _X004 &  _X005 &  _X006 &  _X007 &  _X008 &  _X009 & 
              _X022
         #  _LC031 &  _X004 &  _X005 &  _X006 &  _X007 &  _X008 &  _X009 & 
              _X022
         # !_LC017 & !_LC031 & !~PIN005 & !~PIN006 &  ~PIN007 & !~PIN008
         # !_LC017 & !_LC031 &  _LC053;
  _X004  = EXP(!~PIN008 & !~2214~1 &  ~2286~1 &  ~2505~1);
  _X005  = EXP(!~PIN005 & !~PIN008 & !~2214~1 &  ~2310~1 &  ~2529~1);
  _X006  = EXP(!~2214~1 &  ~2262~1 &  ~2481~1);
  _X007  = EXP(!~PIN005 & !~PIN008 & !S0 & !S1 & !S2 &  X4 &  ~2529~1);
  _X008  = EXP(!~PIN008 & !S0 & !S1 & !S2 &  X5 &  ~2505~1);
  _X009  = EXP(!S0 & !S1 & !S2 &  X6 &  ~2481~1);
  _X022  = EXP(!~PIN005 & !~PIN006 &  ~PIN007 & !~PIN008);

-- Node name is '|LPM_ADD_SUB:874|addcore:adder|addcore:adder0|result_node7' = '~PIN002' from file "addcore.tdf" line 164, column 16
-- Equation name is '~PIN002', location is LC044, type is output.
 ~PIN002 = LCELL( _EQ037 $  _EQ038);
  _EQ037 = !_LC050 & !_LC055 & !_LC058 &  _X017 &  _X018 &  _X019 &  _X020
         #  _LC010 & !_LC050 & !_LC055 & !_LC058
         #  _LC054;
  _X017  = EXP(!~2361~1 &  ~2577~1);
  _X018  = EXP( _LC018 & !~2338~1 & !~2339~1);
  _X019  = EXP(!~2385~1 &  ~2601~1);
  _X020  = EXP(!~2409~1 &  ~2625~1);
  _EQ038 = !_LC046 & !_LC047;

-- Node name is '|LPM_ADD_SUB:2002|addcore:adder|addcore:adder0|g4' = '~PIN003' from file "addcore.tdf" line 158, column 5
-- Equation name is '~PIN003', location is LC048, type is output.
 ~PIN003 = LCELL( _EQ039 $  _EQ040);
  _EQ039 = !_LC020 &  _X002 &  _X003 &  _X010 &  ~2409~1 &  ~2625~1
         # !_LC020 &  _X003 &  _X010 &  ~2385~1 &  ~2601~1
         # !_LC020 &  _X010 &  ~2361~1 &  ~2577~1;
  _X002  = EXP(!~2385~1 & !~2601~1);
  _X003  = EXP(!~2361~1 & !~2577~1);
  _X010  = EXP(!_LC018 & !~2338~1 & !~2339~1);
  _EQ040 =  _LC018 &  _X021;
  _X021  = EXP(!~2338~1 & !~2339~1);

-- Node name is '|LPM_ADD_SUB:1685|addcore:adder|addcore:adder0|g4' = '~PIN004' from file "addcore.tdf" line 158, column 5
-- Equation name is '~PIN004', location is LC038, type is output.
 ~PIN004 = LCELL( _EQ041 $  _EQ042);
  _EQ041 = !_LC025 &  _X002 &  _X003 &  _X010 &  ~2409~1 &  ~2625~1
         # !_LC025 &  _X003 &  _X010 &  ~2385~1 &  ~2601~1
         # !_LC025 &  _X010 &  ~2361~1 &  ~2577~1;
  _X002  = EXP(!~2385~1 & !~2601~1);
  _X003  = EXP(!~2361~1 & !~2577~1);
  _X010  = EXP(!_LC018 & !~2338~1 & !~2339~1);
  _EQ042 =  _LC018 &  _X021;
  _X021  = EXP(!~2338~1 & !~2339~1);

-- Node name is '|LPM_ADD_SUB:557|addcore:adder|addcore:adder0|ps5' = '~PIN005' from file "addcore.tdf" line 150, column 7
-- Equation name is '~PIN005', location is LC056, type is output.
 ~PIN005 = LCELL( _EQ043 $ !~2505~1);
  _EQ043 = !S0 & !S1 & !S2 &  X5 & !~2505~1
         #  _X001 &  ~2286~1 & !~2505~1;
  _X001  = EXP(!S0 & !S1 & !S2);

-- Node name is '|LPM_ADD_SUB:557|addcore:adder|addcore:adder0|ps4' = '~PIN006' from file "addcore.tdf" line 150, column 7
-- Equation name is '~PIN006', location is LC064, type is output.
 ~PIN006 = LCELL( _EQ044 $ !~2529~1);
  _EQ044 = !S0 & !S1 & !S2 &  X4 & !~2529~1
         #  _X001 &  ~2310~1 & !~2529~1;
  _X001  = EXP(!S0 & !S1 & !S2);

-- Node name is '|LPM_ADD_SUB:557|addcore:adder|addcore:adder0|g4' = '~PIN007' from file "addcore.tdf" line 158, column 5
-- Equation name is '~PIN007', location is LC028, type is output.
 ~PIN007 = LCELL( _EQ045 $  _EQ046);
  _EQ045 =  _X023 &  _X024;
  _X023  = EXP( _LC018 & !S0 & !S1 & !S2 &  X3);
  _X024  = EXP( _LC018 &  ~2339~1);
  _EQ046 =  _X025 &  _X026 &  _X027;
  _X025  = EXP(!_LC026 & !_LC029 &  _LC034 &  ~2339~1);
  _X026  = EXP( _LC018 &  _LC034 & !~2338~1 & !~2339~1);
  _X027  = EXP(!_LC026 & !_LC029 &  _LC034 & !S0 & !S1 & !S2 &  X3);

-- Node name is '|LPM_ADD_SUB:557|addcore:adder|addcore:adder0|ps6' = '~PIN008' from file "addcore.tdf" line 150, column 7
-- Equation name is '~PIN008', location is LC051, type is output.
 ~PIN008 = LCELL( _EQ047 $ !~2481~1);
  _EQ047 = !S0 & !S1 & !S2 &  X6 & !~2481~1
         #  _X001 &  ~2262~1 & !~2481~1;
  _X001  = EXP(!S0 & !S1 & !S2);

-- Node name is '|LPM_ADD_SUB:874|addcore:adder|addcore:adder0|result_node6' = '~PIN009' from file "addcore.tdf" line 164, column 16
-- Equation name is '~PIN009', location is LC043, type is output.
 ~PIN009 = LCELL( _EQ048 $  _EQ049);
  _EQ048 = !_LC055 & !_LC058 &  _X017 &  _X018 &  _X019 &  _X020
         #  _LC010 & !_LC055 & !_LC058
         #  _LC062;
  _X017  = EXP(!~2361~1 &  ~2577~1);
  _X018  = EXP( _LC018 & !~2338~1 & !~2339~1);
  _X019  = EXP(!~2385~1 &  ~2601~1);
  _X020  = EXP(!~2409~1 &  ~2625~1);
  _EQ049 = !_LC049 & !_LC050;

-- Node name is '|LPM_ADD_SUB:874|addcore:adder|addcore:adder0|result_node5' = '~PIN010' from file "addcore.tdf" line 164, column 16
-- Equation name is '~PIN010', location is LC041, type is output.
 ~PIN010 = LCELL( _EQ050 $  _EQ051);
  _EQ050 = !S0 & !S1 & !S2 &  X4 & !~2529~1
         # !_LC058 &  _X017 &  _X018 &  _X019 &  _X020
         #  _X001 &  ~2310~1 & !~2529~1
         #  _LC010 & !_LC058;
  _X017  = EXP(!~2361~1 &  ~2577~1);
  _X018  = EXP( _LC018 & !~2338~1 & !~2339~1);
  _X019  = EXP(!~2385~1 &  ~2601~1);
  _X020  = EXP(!~2409~1 &  ~2625~1);
  _X001  = EXP(!S0 & !S1 & !S2);
  _EQ051 = !_LC055 & !_LC061;

-- Node name is '|LPM_ADD_SUB:874|addcore:adder|addcore:adder0|result_node4' = '~PIN011' from file "addcore.tdf" line 164, column 16
-- Equation name is '~PIN011', location is LC036, type is output.
 ~PIN011 = LCELL( _EQ052 $  _EQ053);
  _EQ052 =  _X017 &  _X018 &  _X019 &  _X020
         #  _LC010;
  _X017  = EXP(!~2361~1 &  ~2577~1);
  _X018  = EXP( _LC018 & !~2338~1 & !~2339~1);
  _X019  = EXP(!~2385~1 &  ~2601~1);
  _X020  = EXP(!~2409~1 &  ~2625~1);
  _EQ053 = !_LC058 & !_LC059;

-- Node name is '|LPM_ADD_SUB:557|addcore:adder|addcore:adder0|cout_node' = '~PIN012' from file "addcore.tdf" line 165, column 5
-- Equation name is '~PIN012', location is LC021, type is output.
 ~PIN012 = LCELL( _EQ054 $  _EQ055);
  _EQ054 =  _X028 &  _X029;
  _X028  = EXP(!S0 & !S1 & !S2 &  X7 &  ~2457~1);
  _X029  = EXP( ~2243~1 &  ~2457~1);
  _EQ055 =  _X030 &  _X031;
  _X030  = EXP(!_LC017 & !_LC031 &  _LC053);
  _X031  = EXP(!_LC017 & !_LC031 & !~PIN005 & !~PIN006 &  ~PIN007 & !~PIN008);

-- Node name is '|LPM_ADD_SUB:874|addcore:adder|addcore:adder0|cout_node' = '~PIN017' from file "addcore.tdf" line 165, column 5
-- Equation name is '~PIN017', location is LC040, type is output.
 ~PIN017 = LCELL( _EQ056 $  _EQ057);
  _EQ056 =  _X032 &  _X033;
  _X032  = EXP(!S0 & !S1 & !S2 &  X7 & !~2457~1);
  _X033  = EXP( ~2243~1 & !~2457~1);
  _EQ057 =  _X034 &  _X035 &  _X036;
  _X034  = EXP( _LC010 & !_LC046 & !_LC047 & !_LC050 & !_LC055 & !_LC058);
  _X035  = EXP(!_LC008 & !_LC011 & !_LC012 & !_LC023 & !_LC046 & !_LC047 & 
             !_LC050 & !_LC055 & !_LC058);
  _X036  = EXP(!_LC046 & !_LC047 &  _LC054);

-- Node name is '~2262~1' 
-- Equation name is '~2262~1', location is LC032, type is output.
 ~2262~1 = LCELL( _EQ058 $  X6);
  _EQ058 = !S0 & !S1 & !S2 &  _X001 & !X6 &  ~2262~1
         # !S0 & !S1 & !S2 &  _X001 &  X6 & !~2262~1
         #  S1 &  S2 &  _X001 & !X6 &  ~2262~1
         #  S1 &  S2 &  _X001 &  X6 & !~2262~1;
  _X001  = EXP(!S0 & !S1 & !S2);

-- Node name is '~2286~1' 
-- Equation name is '~2286~1', location is LC060, type is output.
 ~2286~1 = LCELL( _EQ059 $  X5);
  _EQ059 = !S0 & !S1 & !S2 &  _X001 & !X5 &  ~2286~1
         # !S0 & !S1 & !S2 &  _X001 &  X5 & !~2286~1
         #  S1 &  S2 &  _X001 & !X5 &  ~2286~1
         #  S1 &  S2 &  _X001 &  X5 & !~2286~1;
  _X001  = EXP(!S0 & !S1 & !S2);

-- Node name is '~2310~1' 
-- Equation name is '~2310~1', location is LC052, type is output.
 ~2310~1 = LCELL( _EQ060 $  X4);
  _EQ060 = !S0 & !S1 & !S2 &  _X001 & !X4 &  ~2310~1
         # !S0 & !S1 & !S2 &  _X001 &  X4 & !~2310~1
         #  S1 &  S2 &  _X001 & !X4 &  ~2310~1
         #  S1 &  S2 &  _X001 &  X4 & !~2310~1;
  _X001  = EXP(!S0 & !S1 & !S2);

-- Node name is '~2338~1' 
-- Equation name is '~2338~1', location is LC001, type is output.
 ~2338~1 = LCELL( _EQ061 $  GND);
  _EQ061 = !S0 & !S1 & !S2 &  X3;

-- Node name is '~2339~1' 
-- Equation name is '~2339~1', location is LC027, type is output.
 ~2339~1 = LCELL( _EQ062 $  GND);
  _EQ062 =  S0 & !S1 & !S2 &  _X001 &  X3
         # !S0 & !S1 & !S2 &  _X001 &  _X021
         #  S1 &  S2 &  _X001 &  _X021
         # !S1 &  S2 &  _X001 &  X3
         #  S1 & !S2 &  _X001 &  X3;
  _X001  = EXP(!S0 & !S1 & !S2);
  _X021  = EXP(!~2338~1 & !~2339~1);

-- Node name is '~2553~1~2' 
-- Equation name is '~2553~1~2', location is LC030, type is buried.
-- synthesized logic cell 
_LC030   = LCELL( _EQ063 $  GND);
  _EQ063 =  _LC018 & !S0 & !S2 &  _X001 & !Y3
         # !_LC018 &  S1 &  _X001 &  Y3;
  _X001  = EXP(!S0 & !S1 & !S2);

-- Node name is '~2553~1' 
-- Equation name is '~2553~1', location is LC018, type is buried.
-- synthesized logic cell 
_LC018   = LCELL( _EQ064 $  Y3);
  _EQ064 =  _LC018 & !S0 & !S1 & !S2 &  _X001 & !Y3
         # !_LC018 & !S0 & !S2 &  _X001 &  Y3
         #  _LC018 &  S1 &  _X001 & !Y3
         #  _LC030;
  _X001  = EXP(!S0 & !S1 & !S2);

-- Node name is '~2554~1' 
-- Equation name is '~2554~1', location is LC026, type is buried.
-- synthesized logic cell 
_LC026   = LCELL( _EQ065 $  GND);
  _EQ065 = !S0 & !S1 & !S2 &  Y3;

-- Node name is '~2555~1' 
-- Equation name is '~2555~1', location is LC029, type is buried.
-- synthesized logic cell 
_LC029   = LCELL( _EQ066 $  GND);
  _EQ066 =  S0 & !S1 & !S2 &  _X001 &  Y3
         #  _LC018 & !S0 & !S1 & !S2 &  _X001
         # !S1 &  S2 &  _X001 &  Y3
         #  _LC018 &  S1 &  _X001;
  _X001  = EXP(!S0 & !S1 & !S2);

-- Node name is '~2769~1' 
-- Equation name is '~2769~1', location is LC006, type is output.
 ~2769~1 = LCELL( _EQ067 $  VCC);
  _EQ067 =  _X037 &  _X038 &  _X039 &  _X040 &  _X041 &  _X042 &  _X043 & 
              _X044;
  _X037  = EXP( _LC045 &  S0 &  S1 & !S2 & !~2214~1);
  _X038  = EXP( _LC004 &  S0 & !S1 &  S2 & !~2214~1);
  _X039  = EXP( _LC007 & !S0 & !S1 &  S2 & !~2214~1);
  _X040  = EXP( _LC039 & !S0 &  S1 & !S2 & !~2214~1);
  _X041  = EXP( _LC037 &  S0 & !S1 & !S2 & !~2214~1);
  _X042  = EXP(!S0 & !S1 & !S2 & !~2214~1 &  ~2769~1);
  _X043  = EXP( S1 &  S2 & !~2214~1 &  ~2769~1);
  _X044  = EXP( _LC019 & !S0 & !S1 & !S2);

-- Node name is '~2958~1' 
-- Equation name is '~2958~1', location is LC009, type is buried.
-- synthesized logic cell 
_LC009   = LCELL( _EQ068 $  VCC);
  _EQ068 =  _X037 &  _X038 &  _X039 &  _X040 &  _X041 &  _X045 &  _X046 & 
              _X047;
  _X037  = EXP( _LC045 &  S0 &  S1 & !S2 & !~2214~1);
  _X038  = EXP( _LC004 &  S0 & !S1 &  S2 & !~2214~1);
  _X039  = EXP( _LC007 & !S0 & !S1 &  S2 & !~2214~1);
  _X040  = EXP( _LC039 & !S0 &  S1 & !S2 & !~2214~1);
  _X041  = EXP( _LC037 &  S0 & !S1 & !S2 & !~2214~1);
  _X045  = EXP( _LC024 &  S0 &  S1 &  S2);
  _X046  = EXP(!S0 &  S1 &  S2 &  Y3);
  _X047  = EXP( _LC024 & !S0 & !S1 & !S2);

-- Node name is '~2961~1' 
-- Equation name is '~2961~1', location is LC024, type is buried.
-- synthesized logic cell 
_LC024   = LCELL( _EQ069 $  GND);
  _EQ069 =  _LC019 & !S0 & !S1 & !S2
         #  _LC009 &  _X001;
  _X001  = EXP(!S0 & !S1 & !S2);



--     Shareable expanders that are duplicated in multiple LABs:
--    _X001 occurs in LABs B, C, D
--    _X010 occurs in LABs A, B, C
--    _X017 occurs in LABs A, C
--    _X018 occurs in LABs A, C
--    _X019 occurs in LABs A, C
--    _X021 occurs in LABs B, C




Project Information                       d:\maxplus\projects\exp5\alu\alu.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Standard

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'MAX7000' family

      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      PARALLEL_EXPANDERS                  = off
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SOFT_BUFFER_INSERTION               = on
      SUBFACTOR_EXTRACTION                = on
      TURBO_BIT                           = on
      XOR_SYNTHESIS                       = on
      IGNORE_SOFT_BUFFERS                 = off
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      One-Hot State Machine Encoding      = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:00
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:01
   Partitioner                            00:00:00
   Fitter                                 00:00:01
   Timing SNF Extractor                   00:00:01
   Assembler                              00:00:00
   --------------------------             --------
   Total Time                             00:00:03


Memory Allocated
-----------------

Peak memory allocated during compilation  = 6,421K
