#! /usr/local/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2-79-g4914f83a)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fd80bd00990 .scope module, "o_e_parity_testbench" "o_e_parity_testbench" 2 1;
 .timescale 0 0;
v0x7fd80bd1a7d0_0 .var "clk", 0 0;
v0x7fd80bd1a870_0 .var "correct", 0 0;
v0x7fd80bd1a900_0 .var "x", 0 0;
v0x7fd80bd1a9d0_0 .net "z", 0 0, v0x7fd80bd1a740_0;  1 drivers
S_0x7fd80bd0a650 .scope module, "inst_1" "o_e_parity" 2 5, 3 1 0, S_0x7fd80bd00990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /OUTPUT 1 "z"
P_0x7fd80bd02730 .param/l "EVEN" 0 3 5, +C4<00000000000000000000000000000000>;
P_0x7fd80bd02770 .param/l "ODD" 0 3 5, +C4<00000000000000000000000000000001>;
v0x7fd80bd0a7b0_0 .net "clk", 0 0, v0x7fd80bd1a7d0_0;  1 drivers
v0x7fd80bd1a610_0 .var "even_odd", 0 0;
v0x7fd80bd1a6b0_0 .net "x", 0 0, v0x7fd80bd1a900_0;  1 drivers
v0x7fd80bd1a740_0 .var "z", 0 0;
E_0x7fd80bd01400 .event posedge, v0x7fd80bd0a7b0_0;
    .scope S_0x7fd80bd0a650;
T_0 ;
    %wait E_0x7fd80bd01400;
    %load/vec4 v0x7fd80bd1a610_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd80bd1a610_0, 0;
    %jmp T_0.3;
T_0.0 ;
    %load/vec4 v0x7fd80bd1a6b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.5, 8;
T_0.4 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_0.5, 8;
 ; End of false expr.
    %blend;
T_0.5;
    %pad/s 1;
    %assign/vec4 v0x7fd80bd1a740_0, 0;
    %load/vec4 v0x7fd80bd1a6b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.6, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.7, 8;
T_0.6 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.7, 8;
 ; End of false expr.
    %blend;
T_0.7;
    %pad/s 1;
    %assign/vec4 v0x7fd80bd1a610_0, 0;
    %jmp T_0.3;
T_0.1 ;
    %load/vec4 v0x7fd80bd1a6b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %pad/s 1;
    %assign/vec4 v0x7fd80bd1a740_0, 0;
    %load/vec4 v0x7fd80bd1a6b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.10, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_0.11, 8;
T_0.10 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_0.11, 8;
 ; End of false expr.
    %blend;
T_0.11;
    %pad/s 1;
    %assign/vec4 v0x7fd80bd1a610_0, 0;
    %jmp T_0.3;
T_0.3 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fd80bd00990;
T_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd80bd1a870_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x7fd80bd00990;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd80bd1a7d0_0, 0, 1;
    %vpi_call 2 9 "$dumpfile", "o_e_parity_check.vcd" {0 0 0};
    %vpi_call 2 9 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fd80bd00990 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7fd80bd00990;
T_3 ;
    %delay 5, 0;
    %load/vec4 v0x7fd80bd1a7d0_0;
    %inv;
    %store/vec4 v0x7fd80bd1a7d0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fd80bd00990;
T_4 ;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd80bd1a900_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd80bd1a900_0, 0, 1;
    %load/vec4 v0x7fd80bd1a9d0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd80bd1a870_0, 0, 1;
T_4.0 ;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd80bd1a900_0, 0, 1;
    %load/vec4 v0x7fd80bd1a9d0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd80bd1a870_0, 0, 1;
T_4.2 ;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd80bd1a900_0, 0, 1;
    %load/vec4 v0x7fd80bd1a9d0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_4.4, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd80bd1a870_0, 0, 1;
T_4.4 ;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd80bd1a900_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd80bd1a900_0, 0, 1;
    %load/vec4 v0x7fd80bd1a9d0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_4.6, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd80bd1a870_0, 0, 1;
T_4.6 ;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd80bd1a900_0, 0, 1;
    %load/vec4 v0x7fd80bd1a9d0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_4.8, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd80bd1a870_0, 0, 1;
T_4.8 ;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd80bd1a900_0, 0, 1;
    %load/vec4 v0x7fd80bd1a870_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.10, 4;
    %vpi_call 2 27 "$display", "\011\011\011Circuit working as expected.!" {0 0 0};
    %jmp T_4.11;
T_4.10 ;
    %vpi_call 2 28 "$display", " ERROR.! Recheck the design module file.!" {0 0 0};
T_4.11 ;
    %delay 10, 0;
    %vpi_call 2 30 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "o_e_parity_tb.v";
    "o_e_parity.v";
