MAYBE


Initial Problem
  Start:  l0
  Program_Vars:  X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅, X₂₆, X₂₇, X₂₈, X₂₉, X₃₀, X₃₁, X₃₂, X₃₃, X₃₄, X₃₅, X₃₆, X₃₇, X₃₈, X₃₉, X₄₀, X₄₁, X₄₂, X₄₃, X₄₄, X₄₅, X₄₆, X₄₇, X₄₈, X₄₉, X₅₀, X₅₁, X₅₂, X₅₃, X₅₄, X₅₅, X₅₆, X₅₇, X₅₈, X₅₉, X₆₀, X₆₁, X₆₂, X₆₃, X₆₄, X₆₅
  Temp_Vars:  AsyncAddressData_post, BusResetIrp_post, CromData_post, DeviceObject_post, Irp_post, Irql_post, IsochDetachData_post, IsochResourceData_post, ResourceIrp_post, StackSize_post, ___rho_10__post, ___rho_11__post, ___rho_12__post, ___rho_13__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_6__post, ___rho_7__post, ___rho_8__post, ___rho_99__post, ___rho_9__post, a11_post, a1818_post, a2525_post, a2828_post, a3131_post, a3232_post, a3434_post, a3737_post, a3838_post, a4343_post, a4545_post, a4646_post, a77_post, b22_post, b2626_post, b2929_post, b3333_post, b3535_post, i___01313_post, i___01717_post, i___02020_post, i___02424_post, i___04040_post, i___04848_post, i___099_post, i_post, k1_post, k2_post, k3_post, k4_post, k5_post, keA_1, keA_2, keA_3, keA_post, keR_1, keR_2, keR_3, keR_post, ntStatus_post, pIrb_post, prevCancel_1, prevCancel_post, ret_ExAllocatePool3030_post, ret_IoAllocateIrp2727_post, ret_IoSetCancelRoutine4444_post, ret_IoSetDeviceInterfaceState44_post, ret_t1394Diag_PnpStopDevice33_post, ret_t1394_SubmitIrpSynch3636_post
  Locations:  l0, l1, l10, l11, l12, l13, l14, l15, l16, l17, l18, l19, l2, l20, l21, l22, l23, l24, l25, l26, l27, l28, l29, l3, l30, l31, l32, l4, l5, l6, l7, l8, l9
  Return Locations:  
  Transitions:
  t₄₈: l0(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅, X₂₆, X₂₇, X₂₈, X₂₉, X₃₀, X₃₁, X₃₂, X₃₃, X₃₄, X₃₅, X₃₆, X₃₇, X₃₈, X₃₉, X₄₀, X₄₁, X₄₂, X₄₃, X₄₄, X₄₅, X₄₆, X₄₇, X₄₈, X₄₉, X₅₀, X₅₁, X₅₂, X₅₃, X₅₄, X₅₅, X₅₆, X₅₇, X₅₈, X₅₉, X₆₀, X₆₁, X₆₂, X₆₃, X₆₄, X₆₅) → l30(AsyncAddressData_post, BusResetIrp_post, CromData_post, DeviceObject_post, Irp_post, Irql_post, IsochDetachData_post, IsochResourceData_post, ResourceIrp_post, StackSize_post, ___rho_10__post, ___rho_11__post, ___rho_12__post, ___rho_13__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_6__post, ___rho_7__post, ___rho_8__post, ___rho_99__post, ___rho_9__post, a11_post, a1818_post, a2525_post, a2828_post, a3131_post, a3232_post, a3434_post, a3737_post, a3838_post, a4343_post, a4545_post, a4646_post, a77_post, b22_post, b2626_post, b2929_post, b3333_post, b3535_post, i_post, i___01313_post, i___01717_post, i___02020_post, i___02424_post, i___04040_post, i___04848_post, i___099_post, k1_post, k2_post, k3_post, k4_post, k5_post, keA_post, keR_post, ntStatus_post, pIrb_post, prevCancel_post, ret_ExAllocatePool3030_post, ret_IoAllocateIrp2727_post, ret_IoSetCancelRoutine4444_post, ret_IoSetDeviceInterfaceState44_post, ret_t1394Diag_PnpStopDevice33_post, ret_t1394_SubmitIrpSynch3636_post) :|: X₀ ≤ AsyncAddressData_post ∧ AsyncAddressData_post ≤ X₀ ∧ X₁ ≤ BusResetIrp_post ∧ BusResetIrp_post ≤ X₁ ∧ X₂ ≤ CromData_post ∧ CromData_post ≤ X₂ ∧ X₃ ≤ DeviceObject_post ∧ DeviceObject_post ≤ X₃ ∧ X₄ ≤ Irp_post ∧ Irp_post ≤ X₄ ∧ X₅ ≤ Irql_post ∧ Irql_post ≤ X₅ ∧ X₆ ≤ IsochDetachData_post ∧ IsochDetachData_post ≤ X₆ ∧ X₇ ≤ IsochResourceData_post ∧ IsochResourceData_post ≤ X₇ ∧ X₈ ≤ ResourceIrp_post ∧ ResourceIrp_post ≤ X₈ ∧ X₉ ≤ StackSize_post ∧ StackSize_post ≤ X₉ ∧ X₁₀ ≤ ___rho_10__post ∧ ___rho_10__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_11__post ∧ ___rho_11__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_12__post ∧ ___rho_12__post ≤ X₁₂ ∧ X₁₃ ≤ ___rho_13__post ∧ ___rho_13__post ≤ X₁₃ ∧ X₁₄ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₁₄ ∧ X₁₅ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₁₅ ∧ X₁₆ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₁₆ ∧ X₁₇ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₁₇ ∧ X₁₈ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₈ ∧ X₁₉ ≤ ___rho_6__post ∧ ___rho_6__post ≤ X₁₉ ∧ X₂₀ ≤ ___rho_7__post ∧ ___rho_7__post ≤ X₂₀ ∧ X₂₁ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₂₁ ∧ X₂₂ ≤ ___rho_99__post ∧ ___rho_99__post ≤ X₂₂ ∧ X₂₃ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₂₃ ∧ X₂₄ ≤ a11_post ∧ a11_post ≤ X₂₄ ∧ X₂₅ ≤ a1818_post ∧ a1818_post ≤ X₂₅ ∧ X₂₆ ≤ a2525_post ∧ a2525_post ≤ X₂₆ ∧ X₂₇ ≤ a2828_post ∧ a2828_post ≤ X₂₇ ∧ X₂₈ ≤ a3131_post ∧ a3131_post ≤ X₂₈ ∧ X₂₉ ≤ a3232_post ∧ a3232_post ≤ X₂₉ ∧ X₃₀ ≤ a3434_post ∧ a3434_post ≤ X₃₀ ∧ X₃₁ ≤ a3737_post ∧ a3737_post ≤ X₃₁ ∧ X₃₂ ≤ a3838_post ∧ a3838_post ≤ X₃₂ ∧ X₃₃ ≤ a4343_post ∧ a4343_post ≤ X₃₃ ∧ X₃₄ ≤ a4545_post ∧ a4545_post ≤ X₃₄ ∧ X₃₅ ≤ a4646_post ∧ a4646_post ≤ X₃₅ ∧ X₃₆ ≤ a77_post ∧ a77_post ≤ X₃₆ ∧ X₃₇ ≤ b22_post ∧ b22_post ≤ X₃₇ ∧ X₃₈ ≤ b2626_post ∧ b2626_post ≤ X₃₈ ∧ X₃₉ ≤ b2929_post ∧ b2929_post ≤ X₃₉ ∧ X₄₀ ≤ b3333_post ∧ b3333_post ≤ X₄₀ ∧ X₄₁ ≤ b3535_post ∧ b3535_post ≤ X₄₁ ∧ X₄₃ ≤ i___01313_post ∧ i___01313_post ≤ X₄₃ ∧ X₄₄ ≤ i___01717_post ∧ i___01717_post ≤ X₄₄ ∧ X₄₅ ≤ i___02020_post ∧ i___02020_post ≤ X₄₅ ∧ X₄₆ ≤ i___02424_post ∧ i___02424_post ≤ X₄₆ ∧ X₄₇ ≤ i___04040_post ∧ i___04040_post ≤ X₄₇ ∧ X₄₈ ≤ i___04848_post ∧ i___04848_post ≤ X₄₈ ∧ X₄₉ ≤ i___099_post ∧ i___099_post ≤ X₄₉ ∧ X₄₂ ≤ i_post ∧ i_post ≤ X₄₂ ∧ X₅₀ ≤ k1_post ∧ k1_post ≤ X₅₀ ∧ X₅₁ ≤ k2_post ∧ k2_post ≤ X₅₁ ∧ X₅₂ ≤ k3_post ∧ k3_post ≤ X₅₂ ∧ X₅₃ ≤ k4_post ∧ k4_post ≤ X₅₃ ∧ X₅₄ ≤ k5_post ∧ k5_post ≤ X₅₄ ∧ X₅₅ ≤ keA_post ∧ keA_post ≤ X₅₅ ∧ X₅₆ ≤ keR_post ∧ keR_post ≤ X₅₆ ∧ X₅₇ ≤ ntStatus_post ∧ ntStatus_post ≤ X₅₇ ∧ X₅₈ ≤ pIrb_post ∧ pIrb_post ≤ X₅₈ ∧ X₅₉ ≤ prevCancel_post ∧ prevCancel_post ≤ X₅₉ ∧ X₆₀ ≤ ret_ExAllocatePool3030_post ∧ ret_ExAllocatePool3030_post ≤ X₆₀ ∧ X₆₁ ≤ ret_IoAllocateIrp2727_post ∧ ret_IoAllocateIrp2727_post ≤ X₆₁ ∧ X₆₂ ≤ ret_IoSetCancelRoutine4444_post ∧ ret_IoSetCancelRoutine4444_post ≤ X₆₂ ∧ X₆₃ ≤ ret_IoSetDeviceInterfaceState44_post ∧ ret_IoSetDeviceInterfaceState44_post ≤ X₆₃ ∧ X₆₄ ≤ ret_t1394Diag_PnpStopDevice33_post ∧ ret_t1394Diag_PnpStopDevice33_post ≤ X₆₄ ∧ X₆₅ ≤ ret_t1394_SubmitIrpSynch3636_post ∧ ret_t1394_SubmitIrpSynch3636_post ≤ X₆₅
  t₁₃: l1(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅, X₂₆, X₂₇, X₂₈, X₂₉, X₃₀, X₃₁, X₃₂, X₃₃, X₃₄, X₃₅, X₃₆, X₃₇, X₃₈, X₃₉, X₄₀, X₄₁, X₄₂, X₄₃, X₄₄, X₄₅, X₄₆, X₄₇, X₄₈, X₄₉, X₅₀, X₅₁, X₅₂, X₅₃, X₅₄, X₅₅, X₅₆, X₅₇, X₅₈, X₅₉, X₆₀, X₆₁, X₆₂, X₆₃, X₆₄, X₆₅) → l4(AsyncAddressData_post, BusResetIrp_post, CromData_post, DeviceObject_post, Irp_post, Irql_post, IsochDetachData_post, IsochResourceData_post, ResourceIrp_post, StackSize_post, ___rho_10__post, ___rho_11__post, ___rho_12__post, ___rho_13__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_6__post, ___rho_7__post, ___rho_8__post, ___rho_99__post, ___rho_9__post, a11_post, a1818_post, a2525_post, a2828_post, a3131_post, a3232_post, a3434_post, a3737_post, a3838_post, a4343_post, a4545_post, a4646_post, a77_post, b22_post, b2626_post, b2929_post, b3333_post, b3535_post, i_post, i___01313_post, i___01717_post, i___02020_post, i___02424_post, i___04040_post, i___04848_post, i___099_post, k1_post, k2_post, k3_post, k4_post, k5_post, keA_post, keR_post, ntStatus_post, pIrb_post, prevCancel_post, ret_ExAllocatePool3030_post, ret_IoAllocateIrp2727_post, ret_IoSetCancelRoutine4444_post, ret_IoSetDeviceInterfaceState44_post, ret_t1394Diag_PnpStopDevice33_post, ret_t1394_SubmitIrpSynch3636_post) :|: X₀ ≤ AsyncAddressData_post ∧ AsyncAddressData_post ≤ X₀ ∧ X₁ ≤ BusResetIrp_post ∧ BusResetIrp_post ≤ X₁ ∧ X₂ ≤ CromData_post ∧ CromData_post ≤ X₂ ∧ X₃ ≤ DeviceObject_post ∧ DeviceObject_post ≤ X₃ ∧ X₄ ≤ Irp_post ∧ Irp_post ≤ X₄ ∧ X₅ ≤ Irql_post ∧ Irql_post ≤ X₅ ∧ X₆ ≤ IsochDetachData_post ∧ IsochDetachData_post ≤ X₆ ∧ X₇ ≤ IsochResourceData_post ∧ IsochResourceData_post ≤ X₇ ∧ X₈ ≤ ResourceIrp_post ∧ ResourceIrp_post ≤ X₈ ∧ X₉ ≤ StackSize_post ∧ StackSize_post ≤ X₉ ∧ X₁₀ ≤ ___rho_10__post ∧ ___rho_10__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_11__post ∧ ___rho_11__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_12__post ∧ ___rho_12__post ≤ X₁₂ ∧ X₁₃ ≤ ___rho_13__post ∧ ___rho_13__post ≤ X₁₃ ∧ X₁₄ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₁₄ ∧ X₁₅ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₁₅ ∧ X₁₆ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₁₆ ∧ X₁₇ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₁₇ ∧ X₁₈ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₈ ∧ X₁₉ ≤ ___rho_6__post ∧ ___rho_6__post ≤ X₁₉ ∧ X₂₀ ≤ ___rho_7__post ∧ ___rho_7__post ≤ X₂₀ ∧ X₂₁ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₂₁ ∧ X₂₂ ≤ ___rho_99__post ∧ ___rho_99__post ≤ X₂₂ ∧ X₂₃ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₂₃ ∧ X₂₄ ≤ a11_post ∧ a11_post ≤ X₂₄ ∧ X₂₅ ≤ a1818_post ∧ a1818_post ≤ X₂₅ ∧ X₂₆ ≤ a2525_post ∧ a2525_post ≤ X₂₆ ∧ X₂₇ ≤ a2828_post ∧ a2828_post ≤ X₂₇ ∧ X₂₈ ≤ a3131_post ∧ a3131_post ≤ X₂₈ ∧ X₂₉ ≤ a3232_post ∧ a3232_post ≤ X₂₉ ∧ X₃₀ ≤ a3434_post ∧ a3434_post ≤ X₃₀ ∧ X₃₁ ≤ a3737_post ∧ a3737_post ≤ X₃₁ ∧ X₃₂ ≤ a3838_post ∧ a3838_post ≤ X₃₂ ∧ X₃₃ ≤ a4343_post ∧ a4343_post ≤ X₃₃ ∧ X₃₄ ≤ a4545_post ∧ a4545_post ≤ X₃₄ ∧ X₃₅ ≤ a4646_post ∧ a4646_post ≤ X₃₅ ∧ X₃₆ ≤ a77_post ∧ a77_post ≤ X₃₆ ∧ X₃₇ ≤ b22_post ∧ b22_post ≤ X₃₇ ∧ X₃₈ ≤ b2626_post ∧ b2626_post ≤ X₃₈ ∧ X₃₉ ≤ b2929_post ∧ b2929_post ≤ X₃₉ ∧ X₄₀ ≤ b3333_post ∧ b3333_post ≤ X₄₀ ∧ X₄₁ ≤ b3535_post ∧ b3535_post ≤ X₄₁ ∧ X₄₃ ≤ i___01313_post ∧ i___01313_post ≤ X₄₃ ∧ X₄₄ ≤ i___01717_post ∧ i___01717_post ≤ X₄₄ ∧ X₄₅ ≤ i___02020_post ∧ i___02020_post ≤ X₄₅ ∧ X₄₆ ≤ i___02424_post ∧ i___02424_post ≤ X₄₆ ∧ X₄₇ ≤ i___04040_post ∧ i___04040_post ≤ X₄₇ ∧ X₄₈ ≤ i___04848_post ∧ i___04848_post ≤ X₄₈ ∧ X₄₉ ≤ i___099_post ∧ i___099_post ≤ X₄₉ ∧ X₄₂ ≤ i_post ∧ i_post ≤ X₄₂ ∧ X₅₀ ≤ k1_post ∧ k1_post ≤ X₅₀ ∧ X₅₁ ≤ k2_post ∧ k2_post ≤ X₅₁ ∧ X₅₂ ≤ k3_post ∧ k3_post ≤ X₅₂ ∧ X₅₃ ≤ k4_post ∧ k4_post ≤ X₅₃ ∧ X₅₄ ≤ k5_post ∧ k5_post ≤ X₅₄ ∧ X₅₅ ≤ keA_post ∧ keA_post ≤ X₅₅ ∧ X₅₆ ≤ keR_post ∧ keR_post ≤ X₅₆ ∧ X₅₇ ≤ ntStatus_post ∧ ntStatus_post ≤ X₅₇ ∧ X₅₈ ≤ pIrb_post ∧ pIrb_post ≤ X₅₈ ∧ X₅₉ ≤ prevCancel_post ∧ prevCancel_post ≤ X₅₉ ∧ X₆₀ ≤ ret_ExAllocatePool3030_post ∧ ret_ExAllocatePool3030_post ≤ X₆₀ ∧ X₆₁ ≤ ret_IoAllocateIrp2727_post ∧ ret_IoAllocateIrp2727_post ≤ X₆₁ ∧ X₆₂ ≤ ret_IoSetCancelRoutine4444_post ∧ ret_IoSetCancelRoutine4444_post ≤ X₆₂ ∧ X₆₃ ≤ ret_IoSetDeviceInterfaceState44_post ∧ ret_IoSetDeviceInterfaceState44_post ≤ X₆₃ ∧ X₆₄ ≤ ret_t1394Diag_PnpStopDevice33_post ∧ ret_t1394Diag_PnpStopDevice33_post ≤ X₆₄ ∧ X₆₅ ≤ ret_t1394_SubmitIrpSynch3636_post ∧ ret_t1394_SubmitIrpSynch3636_post ≤ X₆₅
  t₁₆: l10(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅, X₂₆, X₂₇, X₂₈, X₂₉, X₃₀, X₃₁, X₃₂, X₃₃, X₃₄, X₃₅, X₃₆, X₃₇, X₃₈, X₃₉, X₄₀, X₄₁, X₄₂, X₄₃, X₄₄, X₄₅, X₄₆, X₄₇, X₄₈, X₄₉, X₅₀, X₅₁, X₅₂, X₅₃, X₅₄, X₅₅, X₅₆, X₅₇, X₅₈, X₅₉, X₆₀, X₆₁, X₆₂, X₆₃, X₆₄, X₆₅) → l11(AsyncAddressData_post, BusResetIrp_post, CromData_post, DeviceObject_post, Irp_post, Irql_post, IsochDetachData_post, IsochResourceData_post, ResourceIrp_post, StackSize_post, ___rho_10__post, ___rho_11__post, ___rho_12__post, ___rho_13__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_6__post, ___rho_7__post, ___rho_8__post, ___rho_99__post, ___rho_9__post, a11_post, a1818_post, a2525_post, a2828_post, a3131_post, a3232_post, a3434_post, a3737_post, a3838_post, a4343_post, a4545_post, a4646_post, a77_post, b22_post, b2626_post, b2929_post, b3333_post, b3535_post, i_post, i___01313_post, i___01717_post, i___02020_post, i___02424_post, i___04040_post, i___04848_post, i___099_post, k1_post, k2_post, k3_post, k4_post, k5_post, keA_post, keR_post, ntStatus_post, pIrb_post, prevCancel_post, ret_ExAllocatePool3030_post, ret_IoAllocateIrp2727_post, ret_IoSetCancelRoutine4444_post, ret_IoSetDeviceInterfaceState44_post, ret_t1394Diag_PnpStopDevice33_post, ret_t1394_SubmitIrpSynch3636_post) :|: X₀ ≤ AsyncAddressData_post ∧ AsyncAddressData_post ≤ X₀ ∧ X₁ ≤ BusResetIrp_post ∧ BusResetIrp_post ≤ X₁ ∧ X₂ ≤ CromData_post ∧ CromData_post ≤ X₂ ∧ X₃ ≤ DeviceObject_post ∧ DeviceObject_post ≤ X₃ ∧ X₄ ≤ Irp_post ∧ Irp_post ≤ X₄ ∧ X₅ ≤ Irql_post ∧ Irql_post ≤ X₅ ∧ X₆ ≤ IsochDetachData_post ∧ IsochDetachData_post ≤ X₆ ∧ X₇ ≤ IsochResourceData_post ∧ IsochResourceData_post ≤ X₇ ∧ X₈ ≤ ResourceIrp_post ∧ ResourceIrp_post ≤ X₈ ∧ X₉ ≤ StackSize_post ∧ StackSize_post ≤ X₉ ∧ X₁₀ ≤ ___rho_10__post ∧ ___rho_10__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_11__post ∧ ___rho_11__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_12__post ∧ ___rho_12__post ≤ X₁₂ ∧ X₁₃ ≤ ___rho_13__post ∧ ___rho_13__post ≤ X₁₃ ∧ X₁₄ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₁₄ ∧ X₁₅ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₁₅ ∧ X₁₆ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₁₆ ∧ X₁₇ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₁₇ ∧ X₁₈ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₈ ∧ X₁₉ ≤ ___rho_6__post ∧ ___rho_6__post ≤ X₁₉ ∧ X₂₀ ≤ ___rho_7__post ∧ ___rho_7__post ≤ X₂₀ ∧ X₂₁ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₂₁ ∧ X₂₂ ≤ ___rho_99__post ∧ ___rho_99__post ≤ X₂₂ ∧ X₂₃ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₂₃ ∧ X₂₄ ≤ a11_post ∧ a11_post ≤ X₂₄ ∧ X₂₅ ≤ a1818_post ∧ a1818_post ≤ X₂₅ ∧ X₂₆ ≤ a2525_post ∧ a2525_post ≤ X₂₆ ∧ X₂₇ ≤ a2828_post ∧ a2828_post ≤ X₂₇ ∧ X₂₈ ≤ a3131_post ∧ a3131_post ≤ X₂₈ ∧ X₂₉ ≤ a3232_post ∧ a3232_post ≤ X₂₉ ∧ X₃₀ ≤ a3434_post ∧ a3434_post ≤ X₃₀ ∧ X₃₁ ≤ a3737_post ∧ a3737_post ≤ X₃₁ ∧ X₃₂ ≤ a3838_post ∧ a3838_post ≤ X₃₂ ∧ X₃₃ ≤ a4343_post ∧ a4343_post ≤ X₃₃ ∧ X₃₄ ≤ a4545_post ∧ a4545_post ≤ X₃₄ ∧ X₃₅ ≤ a4646_post ∧ a4646_post ≤ X₃₅ ∧ X₃₆ ≤ a77_post ∧ a77_post ≤ X₃₆ ∧ X₃₇ ≤ b22_post ∧ b22_post ≤ X₃₇ ∧ X₃₈ ≤ b2626_post ∧ b2626_post ≤ X₃₈ ∧ X₃₉ ≤ b2929_post ∧ b2929_post ≤ X₃₉ ∧ X₄₀ ≤ b3333_post ∧ b3333_post ≤ X₄₀ ∧ X₄₁ ≤ b3535_post ∧ b3535_post ≤ X₄₁ ∧ X₄₃ ≤ i___01313_post ∧ i___01313_post ≤ X₄₃ ∧ X₄₄ ≤ i___01717_post ∧ i___01717_post ≤ X₄₄ ∧ X₄₅ ≤ i___02020_post ∧ i___02020_post ≤ X₄₅ ∧ X₄₆ ≤ i___02424_post ∧ i___02424_post ≤ X₄₆ ∧ X₄₇ ≤ i___04040_post ∧ i___04040_post ≤ X₄₇ ∧ X₄₈ ≤ i___04848_post ∧ i___04848_post ≤ X₄₈ ∧ X₄₉ ≤ i___099_post ∧ i___099_post ≤ X₄₉ ∧ X₄₂ ≤ i_post ∧ i_post ≤ X₄₂ ∧ X₅₀ ≤ k1_post ∧ k1_post ≤ X₅₀ ∧ X₅₁ ≤ k2_post ∧ k2_post ≤ X₅₁ ∧ X₅₂ ≤ k3_post ∧ k3_post ≤ X₅₂ ∧ X₅₃ ≤ k4_post ∧ k4_post ≤ X₅₃ ∧ X₅₄ ≤ k5_post ∧ k5_post ≤ X₅₄ ∧ X₅₅ ≤ keA_post ∧ keA_post ≤ X₅₅ ∧ X₅₆ ≤ keR_post ∧ keR_post ≤ X₅₆ ∧ X₅₇ ≤ ntStatus_post ∧ ntStatus_post ≤ X₅₇ ∧ X₅₈ ≤ pIrb_post ∧ pIrb_post ≤ X₅₈ ∧ X₅₉ ≤ prevCancel_post ∧ prevCancel_post ≤ X₅₉ ∧ X₆₀ ≤ ret_ExAllocatePool3030_post ∧ ret_ExAllocatePool3030_post ≤ X₆₀ ∧ X₆₁ ≤ ret_IoAllocateIrp2727_post ∧ ret_IoAllocateIrp2727_post ≤ X₆₁ ∧ X₆₂ ≤ ret_IoSetCancelRoutine4444_post ∧ ret_IoSetCancelRoutine4444_post ≤ X₆₂ ∧ X₆₃ ≤ ret_IoSetDeviceInterfaceState44_post ∧ ret_IoSetDeviceInterfaceState44_post ≤ X₆₃ ∧ X₆₄ ≤ ret_t1394Diag_PnpStopDevice33_post ∧ ret_t1394Diag_PnpStopDevice33_post ≤ X₆₄ ∧ X₆₅ ≤ ret_t1394_SubmitIrpSynch3636_post ∧ ret_t1394_SubmitIrpSynch3636_post ≤ X₆₅ ∧ X₁₈ ≤ 0
  t₁₇: l10(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅, X₂₆, X₂₇, X₂₈, X₂₉, X₃₀, X₃₁, X₃₂, X₃₃, X₃₄, X₃₅, X₃₆, X₃₇, X₃₈, X₃₉, X₄₀, X₄₁, X₄₂, X₄₃, X₄₄, X₄₅, X₄₆, X₄₇, X₄₈, X₄₉, X₅₀, X₅₁, X₅₂, X₅₃, X₅₄, X₅₅, X₅₆, X₅₇, X₅₈, X₅₉, X₆₀, X₆₁, X₆₂, X₆₃, X₆₄, X₆₅) → l11(AsyncAddressData_post, BusResetIrp_post, CromData_post, DeviceObject_post, Irp_post, Irql_post, IsochDetachData_post, IsochResourceData_post, ResourceIrp_post, StackSize_post, ___rho_10__post, ___rho_11__post, ___rho_12__post, ___rho_13__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_6__post, ___rho_7__post, ___rho_8__post, ___rho_99__post, ___rho_9__post, a11_post, a1818_post, a2525_post, a2828_post, a3131_post, a3232_post, a3434_post, a3737_post, a3838_post, a4343_post, a4545_post, a4646_post, a77_post, b22_post, b2626_post, b2929_post, b3333_post, b3535_post, i_post, i___01313_post, i___01717_post, i___02020_post, i___02424_post, i___04040_post, i___04848_post, i___099_post, k1_post, k2_post, k3_post, k4_post, k5_post, keA_post, keR_post, ntStatus_post, pIrb_post, prevCancel_post, ret_ExAllocatePool3030_post, ret_IoAllocateIrp2727_post, ret_IoSetCancelRoutine4444_post, ret_IoSetDeviceInterfaceState44_post, ret_t1394Diag_PnpStopDevice33_post, ret_t1394_SubmitIrpSynch3636_post) :|: 1 ≤ X₁₈ ∧ X₀ ≤ AsyncAddressData_post ∧ AsyncAddressData_post ≤ X₀ ∧ X₁ ≤ BusResetIrp_post ∧ BusResetIrp_post ≤ X₁ ∧ X₂ ≤ CromData_post ∧ CromData_post ≤ X₂ ∧ X₃ ≤ DeviceObject_post ∧ DeviceObject_post ≤ X₃ ∧ X₄ ≤ Irp_post ∧ Irp_post ≤ X₄ ∧ X₅ ≤ Irql_post ∧ Irql_post ≤ X₅ ∧ X₆ ≤ IsochDetachData_post ∧ IsochDetachData_post ≤ X₆ ∧ X₇ ≤ IsochResourceData_post ∧ IsochResourceData_post ≤ X₇ ∧ X₈ ≤ ResourceIrp_post ∧ ResourceIrp_post ≤ X₈ ∧ X₉ ≤ StackSize_post ∧ StackSize_post ≤ X₉ ∧ X₁₀ ≤ ___rho_10__post ∧ ___rho_10__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_11__post ∧ ___rho_11__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_12__post ∧ ___rho_12__post ≤ X₁₂ ∧ X₁₃ ≤ ___rho_13__post ∧ ___rho_13__post ≤ X₁₃ ∧ X₁₄ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₁₄ ∧ X₁₅ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₁₅ ∧ X₁₆ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₁₆ ∧ X₁₇ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₁₇ ∧ X₁₈ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₈ ∧ X₁₉ ≤ ___rho_6__post ∧ ___rho_6__post ≤ X₁₉ ∧ X₂₀ ≤ ___rho_7__post ∧ ___rho_7__post ≤ X₂₀ ∧ X₂₁ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₂₁ ∧ X₂₂ ≤ ___rho_99__post ∧ ___rho_99__post ≤ X₂₂ ∧ X₂₃ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₂₃ ∧ X₂₄ ≤ a11_post ∧ a11_post ≤ X₂₄ ∧ X₂₅ ≤ a1818_post ∧ a1818_post ≤ X₂₅ ∧ X₂₆ ≤ a2525_post ∧ a2525_post ≤ X₂₆ ∧ X₂₇ ≤ a2828_post ∧ a2828_post ≤ X₂₇ ∧ X₂₈ ≤ a3131_post ∧ a3131_post ≤ X₂₈ ∧ X₂₉ ≤ a3232_post ∧ a3232_post ≤ X₂₉ ∧ X₃₀ ≤ a3434_post ∧ a3434_post ≤ X₃₀ ∧ X₃₁ ≤ a3737_post ∧ a3737_post ≤ X₃₁ ∧ X₃₂ ≤ a3838_post ∧ a3838_post ≤ X₃₂ ∧ X₃₃ ≤ a4343_post ∧ a4343_post ≤ X₃₃ ∧ X₃₄ ≤ a4545_post ∧ a4545_post ≤ X₃₄ ∧ X₃₅ ≤ a4646_post ∧ a4646_post ≤ X₃₅ ∧ X₃₆ ≤ a77_post ∧ a77_post ≤ X₃₆ ∧ X₃₇ ≤ b22_post ∧ b22_post ≤ X₃₇ ∧ X₃₈ ≤ b2626_post ∧ b2626_post ≤ X₃₈ ∧ X₃₉ ≤ b2929_post ∧ b2929_post ≤ X₃₉ ∧ X₄₀ ≤ b3333_post ∧ b3333_post ≤ X₄₀ ∧ X₄₁ ≤ b3535_post ∧ b3535_post ≤ X₄₁ ∧ X₄₃ ≤ i___01313_post ∧ i___01313_post ≤ X₄₃ ∧ X₄₄ ≤ i___01717_post ∧ i___01717_post ≤ X₄₄ ∧ X₄₅ ≤ i___02020_post ∧ i___02020_post ≤ X₄₅ ∧ X₄₆ ≤ i___02424_post ∧ i___02424_post ≤ X₄₆ ∧ X₄₇ ≤ i___04040_post ∧ i___04040_post ≤ X₄₇ ∧ X₄₈ ≤ i___04848_post ∧ i___04848_post ≤ X₄₈ ∧ X₄₉ ≤ i___099_post ∧ i___099_post ≤ X₄₉ ∧ X₄₂ ≤ i_post ∧ i_post ≤ X₄₂ ∧ X₅₀ ≤ k1_post ∧ k1_post ≤ X₅₀ ∧ X₅₁ ≤ k2_post ∧ k2_post ≤ X₅₁ ∧ X₅₂ ≤ k3_post ∧ k3_post ≤ X₅₂ ∧ X₅₃ ≤ k4_post ∧ k4_post ≤ X₅₃ ∧ X₅₄ ≤ k5_post ∧ k5_post ≤ X₅₄ ∧ X₅₅ ≤ keA_post ∧ keA_post ≤ X₅₅ ∧ X₅₆ ≤ keR_post ∧ keR_post ≤ X₅₆ ∧ X₅₇ ≤ ntStatus_post ∧ ntStatus_post ≤ X₅₇ ∧ X₅₈ ≤ pIrb_post ∧ pIrb_post ≤ X₅₈ ∧ X₅₉ ≤ prevCancel_post ∧ prevCancel_post ≤ X₅₉ ∧ X₆₀ ≤ ret_ExAllocatePool3030_post ∧ ret_ExAllocatePool3030_post ≤ X₆₀ ∧ X₆₁ ≤ ret_IoAllocateIrp2727_post ∧ ret_IoAllocateIrp2727_post ≤ X₆₁ ∧ X₆₂ ≤ ret_IoSetCancelRoutine4444_post ∧ ret_IoSetCancelRoutine4444_post ≤ X₆₂ ∧ X₆₃ ≤ ret_IoSetDeviceInterfaceState44_post ∧ ret_IoSetDeviceInterfaceState44_post ≤ X₆₃ ∧ X₆₄ ≤ ret_t1394Diag_PnpStopDevice33_post ∧ ret_t1394Diag_PnpStopDevice33_post ≤ X₆₄ ∧ X₆₅ ≤ ret_t1394_SubmitIrpSynch3636_post ∧ ret_t1394_SubmitIrpSynch3636_post ≤ X₆₅
  t₁₅: l11(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅, X₂₆, X₂₇, X₂₈, X₂₉, X₃₀, X₃₁, X₃₂, X₃₃, X₃₄, X₃₅, X₃₆, X₃₇, X₃₈, X₃₉, X₄₀, X₄₁, X₄₂, X₄₃, X₄₄, X₄₅, X₄₆, X₄₇, X₄₈, X₄₉, X₅₀, X₅₁, X₅₂, X₅₃, X₅₄, X₅₅, X₅₆, X₅₇, X₅₈, X₅₉, X₆₀, X₆₁, X₆₂, X₆₃, X₆₄, X₆₅) → l9(AsyncAddressData_post, BusResetIrp_post, CromData_post, DeviceObject_post, Irp_post, Irql_post, IsochDetachData_post, IsochResourceData_post, ResourceIrp_post, StackSize_post, ___rho_10__post, ___rho_11__post, ___rho_12__post, ___rho_13__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_6__post, ___rho_7__post, ___rho_8__post, ___rho_99__post, ___rho_9__post, a11_post, a1818_post, a2525_post, a2828_post, a3131_post, a3232_post, a3434_post, a3737_post, a3838_post, a4343_post, a4545_post, a4646_post, a77_post, b22_post, b2626_post, b2929_post, b3333_post, b3535_post, i_post, i___01313_post, i___01717_post, i___02020_post, i___02424_post, i___04040_post, i___04848_post, i___099_post, k1_post, k2_post, k3_post, k4_post, k5_post, keA_post, keR_post, ntStatus_post, pIrb_post, prevCancel_post, ret_ExAllocatePool3030_post, ret_IoAllocateIrp2727_post, ret_IoSetCancelRoutine4444_post, ret_IoSetDeviceInterfaceState44_post, ret_t1394Diag_PnpStopDevice33_post, ret_t1394_SubmitIrpSynch3636_post) :|: X₀ ≤ AsyncAddressData_post ∧ AsyncAddressData_post ≤ X₀ ∧ X₁ ≤ BusResetIrp_post ∧ BusResetIrp_post ≤ X₁ ∧ X₂ ≤ CromData_post ∧ CromData_post ≤ X₂ ∧ X₃ ≤ DeviceObject_post ∧ DeviceObject_post ≤ X₃ ∧ X₄ ≤ Irp_post ∧ Irp_post ≤ X₄ ∧ X₅ ≤ Irql_post ∧ Irql_post ≤ X₅ ∧ X₆ ≤ IsochDetachData_post ∧ IsochDetachData_post ≤ X₆ ∧ X₇ ≤ IsochResourceData_post ∧ IsochResourceData_post ≤ X₇ ∧ X₈ ≤ ResourceIrp_post ∧ ResourceIrp_post ≤ X₈ ∧ X₉ ≤ StackSize_post ∧ StackSize_post ≤ X₉ ∧ X₁₀ ≤ ___rho_10__post ∧ ___rho_10__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_11__post ∧ ___rho_11__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_12__post ∧ ___rho_12__post ≤ X₁₂ ∧ X₁₃ ≤ ___rho_13__post ∧ ___rho_13__post ≤ X₁₃ ∧ X₁₄ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₁₄ ∧ X₁₅ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₁₅ ∧ X₁₆ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₁₆ ∧ X₁₇ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₁₇ ∧ X₁₈ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₈ ∧ X₁₉ ≤ ___rho_6__post ∧ ___rho_6__post ≤ X₁₉ ∧ X₂₀ ≤ ___rho_7__post ∧ ___rho_7__post ≤ X₂₀ ∧ X₂₁ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₂₁ ∧ X₂₂ ≤ ___rho_99__post ∧ ___rho_99__post ≤ X₂₂ ∧ X₂₃ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₂₃ ∧ X₂₄ ≤ a11_post ∧ a11_post ≤ X₂₄ ∧ X₂₅ ≤ a1818_post ∧ a1818_post ≤ X₂₅ ∧ X₂₆ ≤ a2525_post ∧ a2525_post ≤ X₂₆ ∧ X₂₇ ≤ a2828_post ∧ a2828_post ≤ X₂₇ ∧ X₂₈ ≤ a3131_post ∧ a3131_post ≤ X₂₈ ∧ X₂₉ ≤ a3232_post ∧ a3232_post ≤ X₂₉ ∧ X₃₀ ≤ a3434_post ∧ a3434_post ≤ X₃₀ ∧ X₃₁ ≤ a3737_post ∧ a3737_post ≤ X₃₁ ∧ X₃₂ ≤ a3838_post ∧ a3838_post ≤ X₃₂ ∧ X₃₃ ≤ a4343_post ∧ a4343_post ≤ X₃₃ ∧ X₃₄ ≤ a4545_post ∧ a4545_post ≤ X₃₄ ∧ X₃₅ ≤ a4646_post ∧ a4646_post ≤ X₃₅ ∧ X₂ ≤ a77_post ∧ a77_post ≤ X₂ ∧ X₃₇ ≤ b22_post ∧ b22_post ≤ X₃₇ ∧ X₃₈ ≤ b2626_post ∧ b2626_post ≤ X₃₈ ∧ X₃₉ ≤ b2929_post ∧ b2929_post ≤ X₃₉ ∧ X₄₀ ≤ b3333_post ∧ b3333_post ≤ X₄₀ ∧ X₄₁ ≤ b3535_post ∧ b3535_post ≤ X₄₁ ∧ X₄₃ ≤ i___01313_post ∧ i___01313_post ≤ X₄₃ ∧ X₄₄ ≤ i___01717_post ∧ i___01717_post ≤ X₄₄ ∧ X₄₅ ≤ i___02020_post ∧ i___02020_post ≤ X₄₅ ∧ X₄₆ ≤ i___02424_post ∧ i___02424_post ≤ X₄₆ ∧ X₄₇ ≤ i___04040_post ∧ i___04040_post ≤ X₄₇ ∧ X₄₈ ≤ i___04848_post ∧ i___04848_post ≤ X₄₈ ∧ X₄₉ ≤ i___099_post ∧ i___099_post ≤ X₄₉ ∧ X₄₂ ≤ i_post ∧ i_post ≤ X₄₂ ∧ X₅₀ ≤ k1_post ∧ k1_post ≤ X₅₀ ∧ X₅₁ ≤ k2_post ∧ k2_post ≤ X₅₁ ∧ X₅₂ ≤ k3_post ∧ k3_post ≤ X₅₂ ∧ X₅₃ ≤ k4_post ∧ k4_post ≤ X₅₃ ∧ X₅₄ ≤ k5_post ∧ k5_post ≤ X₅₄ ∧ X₅₅ ≤ keA_post ∧ keA_post ≤ X₅₅ ∧ X₅₆ ≤ keR_post ∧ keR_post ≤ X₅₆ ∧ X₅₇ ≤ ntStatus_post ∧ ntStatus_post ≤ X₅₇ ∧ X₅₈ ≤ pIrb_post ∧ pIrb_post ≤ X₅₈ ∧ X₅₉ ≤ prevCancel_post ∧ prevCancel_post ≤ X₅₉ ∧ X₆₀ ≤ ret_ExAllocatePool3030_post ∧ ret_ExAllocatePool3030_post ≤ X₆₀ ∧ X₆₁ ≤ ret_IoAllocateIrp2727_post ∧ ret_IoAllocateIrp2727_post ≤ X₆₁ ∧ X₆₂ ≤ ret_IoSetCancelRoutine4444_post ∧ ret_IoSetCancelRoutine4444_post ≤ X₆₂ ∧ X₆₃ ≤ ret_IoSetDeviceInterfaceState44_post ∧ ret_IoSetDeviceInterfaceState44_post ≤ X₆₃ ∧ X₆₄ ≤ ret_t1394Diag_PnpStopDevice33_post ∧ ret_t1394Diag_PnpStopDevice33_post ≤ X₆₄ ∧ X₆₅ ≤ ret_t1394_SubmitIrpSynch3636_post ∧ ret_t1394_SubmitIrpSynch3636_post ≤ X₆₅
  t₁₈: l12(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅, X₂₆, X₂₇, X₂₈, X₂₉, X₃₀, X₃₁, X₃₂, X₃₃, X₃₄, X₃₅, X₃₆, X₃₇, X₃₈, X₃₉, X₄₀, X₄₁, X₄₂, X₄₃, X₄₄, X₄₅, X₄₆, X₄₇, X₄₈, X₄₉, X₅₀, X₅₁, X₅₂, X₅₃, X₅₄, X₅₅, X₅₆, X₅₇, X₅₈, X₅₉, X₆₀, X₆₁, X₆₂, X₆₃, X₆₄, X₆₅) → l10(AsyncAddressData_post, BusResetIrp_post, CromData_post, DeviceObject_post, Irp_post, Irql_post, IsochDetachData_post, IsochResourceData_post, ResourceIrp_post, StackSize_post, ___rho_10__post, ___rho_11__post, ___rho_12__post, ___rho_13__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_6__post, ___rho_7__post, ___rho_8__post, ___rho_99__post, ___rho_9__post, a11_post, a1818_post, a2525_post, a2828_post, a3131_post, a3232_post, a3434_post, a3737_post, a3838_post, a4343_post, a4545_post, a4646_post, a77_post, b22_post, b2626_post, b2929_post, b3333_post, b3535_post, i_post, i___01313_post, i___01717_post, i___02020_post, i___02424_post, i___04040_post, i___04848_post, i___099_post, k1_post, k2_post, k3_post, k4_post, k5_post, keA_post, keR_post, ntStatus_post, pIrb_post, prevCancel_post, ret_ExAllocatePool3030_post, ret_IoAllocateIrp2727_post, ret_IoSetCancelRoutine4444_post, ret_IoSetDeviceInterfaceState44_post, ret_t1394Diag_PnpStopDevice33_post, ret_t1394_SubmitIrpSynch3636_post) :|: 0 ≤ 0 ∧ X₀ ≤ AsyncAddressData_post ∧ AsyncAddressData_post ≤ X₀ ∧ X₁ ≤ BusResetIrp_post ∧ BusResetIrp_post ≤ X₁ ∧ X₂ ≤ CromData_post ∧ CromData_post ≤ X₂ ∧ X₃ ≤ DeviceObject_post ∧ DeviceObject_post ≤ X₃ ∧ X₄ ≤ Irp_post ∧ Irp_post ≤ X₄ ∧ X₅ ≤ Irql_post ∧ Irql_post ≤ X₅ ∧ X₆ ≤ IsochDetachData_post ∧ IsochDetachData_post ≤ X₆ ∧ X₇ ≤ IsochResourceData_post ∧ IsochResourceData_post ≤ X₇ ∧ X₈ ≤ ResourceIrp_post ∧ ResourceIrp_post ≤ X₈ ∧ X₉ ≤ StackSize_post ∧ StackSize_post ≤ X₉ ∧ X₁₀ ≤ ___rho_10__post ∧ ___rho_10__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_11__post ∧ ___rho_11__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_12__post ∧ ___rho_12__post ≤ X₁₂ ∧ X₁₃ ≤ ___rho_13__post ∧ ___rho_13__post ≤ X₁₃ ∧ X₁₄ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₁₄ ∧ X₁₅ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₁₅ ∧ X₁₆ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₁₆ ∧ X₁₇ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₁₇ ∧ X₁₉ ≤ ___rho_6__post ∧ ___rho_6__post ≤ X₁₉ ∧ X₂₀ ≤ ___rho_7__post ∧ ___rho_7__post ≤ X₂₀ ∧ X₂₁ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₂₁ ∧ X₂₂ ≤ ___rho_99__post ∧ ___rho_99__post ≤ X₂₂ ∧ X₂₃ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₂₃ ∧ X₂₄ ≤ a11_post ∧ a11_post ≤ X₂₄ ∧ X₂₅ ≤ a1818_post ∧ a1818_post ≤ X₂₅ ∧ X₂₆ ≤ a2525_post ∧ a2525_post ≤ X₂₆ ∧ X₂₇ ≤ a2828_post ∧ a2828_post ≤ X₂₇ ∧ X₂₈ ≤ a3131_post ∧ a3131_post ≤ X₂₈ ∧ X₂₉ ≤ a3232_post ∧ a3232_post ≤ X₂₉ ∧ X₃₀ ≤ a3434_post ∧ a3434_post ≤ X₃₀ ∧ X₃₁ ≤ a3737_post ∧ a3737_post ≤ X₃₁ ∧ X₃₂ ≤ a3838_post ∧ a3838_post ≤ X₃₂ ∧ X₃₃ ≤ a4343_post ∧ a4343_post ≤ X₃₃ ∧ X₃₄ ≤ a4545_post ∧ a4545_post ≤ X₃₄ ∧ X₃₅ ≤ a4646_post ∧ a4646_post ≤ X₃₅ ∧ X₃₆ ≤ a77_post ∧ a77_post ≤ X₃₆ ∧ X₃₇ ≤ b22_post ∧ b22_post ≤ X₃₇ ∧ X₃₈ ≤ b2626_post ∧ b2626_post ≤ X₃₈ ∧ X₃₉ ≤ b2929_post ∧ b2929_post ≤ X₃₉ ∧ X₄₀ ≤ b3333_post ∧ b3333_post ≤ X₄₀ ∧ X₄₁ ≤ b3535_post ∧ b3535_post ≤ X₄₁ ∧ X₄₃ ≤ i___01313_post ∧ i___01313_post ≤ X₄₃ ∧ X₄₄ ≤ i___01717_post ∧ i___01717_post ≤ X₄₄ ∧ X₄₅ ≤ i___02020_post ∧ i___02020_post ≤ X₄₅ ∧ X₄₆ ≤ i___02424_post ∧ i___02424_post ≤ X₄₆ ∧ X₄₇ ≤ i___04040_post ∧ i___04040_post ≤ X₄₇ ∧ X₄₈ ≤ i___04848_post ∧ i___04848_post ≤ X₄₈ ∧ X₄₉ ≤ i___099_post ∧ i___099_post ≤ X₄₉ ∧ X₄₂ ≤ i_post ∧ i_post ≤ X₄₂ ∧ X₅₀ ≤ k1_post ∧ k1_post ≤ X₅₀ ∧ X₅₁ ≤ k2_post ∧ k2_post ≤ X₅₁ ∧ X₅₂ ≤ k3_post ∧ k3_post ≤ X₅₂ ∧ X₅₃ ≤ k4_post ∧ k4_post ≤ X₅₃ ∧ X₅₄ ≤ k5_post ∧ k5_post ≤ X₅₄ ∧ X₅₅ ≤ keA_post ∧ keA_post ≤ X₅₅ ∧ X₅₆ ≤ keR_post ∧ keR_post ≤ X₅₆ ∧ X₅₇ ≤ ntStatus_post ∧ ntStatus_post ≤ X₅₇ ∧ X₅₈ ≤ pIrb_post ∧ pIrb_post ≤ X₅₈ ∧ X₅₉ ≤ prevCancel_post ∧ prevCancel_post ≤ X₅₉ ∧ X₆₀ ≤ ret_ExAllocatePool3030_post ∧ ret_ExAllocatePool3030_post ≤ X₆₀ ∧ X₆₁ ≤ ret_IoAllocateIrp2727_post ∧ ret_IoAllocateIrp2727_post ≤ X₆₁ ∧ X₆₂ ≤ ret_IoSetCancelRoutine4444_post ∧ ret_IoSetCancelRoutine4444_post ≤ X₆₂ ∧ X₆₃ ≤ ret_IoSetDeviceInterfaceState44_post ∧ ret_IoSetDeviceInterfaceState44_post ≤ X₆₃ ∧ X₆₄ ≤ ret_t1394Diag_PnpStopDevice33_post ∧ ret_t1394Diag_PnpStopDevice33_post ≤ X₆₄ ∧ X₆₅ ≤ ret_t1394_SubmitIrpSynch3636_post ∧ ret_t1394_SubmitIrpSynch3636_post ≤ X₆₅
  t₂₀: l13(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅, X₂₆, X₂₇, X₂₈, X₂₉, X₃₀, X₃₁, X₃₂, X₃₃, X₃₄, X₃₅, X₃₆, X₃₇, X₃₈, X₃₉, X₄₀, X₄₁, X₄₂, X₄₃, X₄₄, X₄₅, X₄₆, X₄₇, X₄₈, X₄₉, X₅₀, X₅₁, X₅₂, X₅₃, X₅₄, X₅₅, X₅₆, X₅₇, X₅₈, X₅₉, X₆₀, X₆₁, X₆₂, X₆₃, X₆₄, X₆₅) → l12(AsyncAddressData_post, BusResetIrp_post, CromData_post, DeviceObject_post, Irp_post, Irql_post, IsochDetachData_post, IsochResourceData_post, ResourceIrp_post, StackSize_post, ___rho_10__post, ___rho_11__post, ___rho_12__post, ___rho_13__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_6__post, ___rho_7__post, ___rho_8__post, ___rho_99__post, ___rho_9__post, a11_post, a1818_post, a2525_post, a2828_post, a3131_post, a3232_post, a3434_post, a3737_post, a3838_post, a4343_post, a4545_post, a4646_post, a77_post, b22_post, b2626_post, b2929_post, b3333_post, b3535_post, i_post, i___01313_post, i___01717_post, i___02020_post, i___02424_post, i___04040_post, i___04848_post, i___099_post, k1_post, k2_post, k3_post, k4_post, k5_post, keA_post, keR_post, ntStatus_post, pIrb_post, prevCancel_post, ret_ExAllocatePool3030_post, ret_IoAllocateIrp2727_post, ret_IoSetCancelRoutine4444_post, ret_IoSetDeviceInterfaceState44_post, ret_t1394Diag_PnpStopDevice33_post, ret_t1394_SubmitIrpSynch3636_post) :|: X₀ ≤ AsyncAddressData_post ∧ AsyncAddressData_post ≤ X₀ ∧ X₁ ≤ BusResetIrp_post ∧ BusResetIrp_post ≤ X₁ ∧ X₂ ≤ CromData_post ∧ CromData_post ≤ X₂ ∧ X₃ ≤ DeviceObject_post ∧ DeviceObject_post ≤ X₃ ∧ X₄ ≤ Irp_post ∧ Irp_post ≤ X₄ ∧ X₅ ≤ Irql_post ∧ Irql_post ≤ X₅ ∧ X₆ ≤ IsochDetachData_post ∧ IsochDetachData_post ≤ X₆ ∧ X₇ ≤ IsochResourceData_post ∧ IsochResourceData_post ≤ X₇ ∧ X₈ ≤ ResourceIrp_post ∧ ResourceIrp_post ≤ X₈ ∧ X₉ ≤ StackSize_post ∧ StackSize_post ≤ X₉ ∧ X₁₀ ≤ ___rho_10__post ∧ ___rho_10__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_11__post ∧ ___rho_11__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_12__post ∧ ___rho_12__post ≤ X₁₂ ∧ X₁₃ ≤ ___rho_13__post ∧ ___rho_13__post ≤ X₁₃ ∧ X₁₄ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₁₄ ∧ X₁₅ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₁₅ ∧ X₁₆ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₁₆ ∧ X₁₇ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₁₇ ∧ X₁₈ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₈ ∧ X₁₉ ≤ ___rho_6__post ∧ ___rho_6__post ≤ X₁₉ ∧ X₂₀ ≤ ___rho_7__post ∧ ___rho_7__post ≤ X₂₀ ∧ X₂₁ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₂₁ ∧ X₂₂ ≤ ___rho_99__post ∧ ___rho_99__post ≤ X₂₂ ∧ X₂₃ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₂₃ ∧ X₂₄ ≤ a11_post ∧ a11_post ≤ X₂₄ ∧ X₂₅ ≤ a1818_post ∧ a1818_post ≤ X₂₅ ∧ X₂₆ ≤ a2525_post ∧ a2525_post ≤ X₂₆ ∧ X₂₇ ≤ a2828_post ∧ a2828_post ≤ X₂₇ ∧ X₂₈ ≤ a3131_post ∧ a3131_post ≤ X₂₈ ∧ X₂₉ ≤ a3232_post ∧ a3232_post ≤ X₂₉ ∧ X₃₀ ≤ a3434_post ∧ a3434_post ≤ X₃₀ ∧ X₃₁ ≤ a3737_post ∧ a3737_post ≤ X₃₁ ∧ X₃₂ ≤ a3838_post ∧ a3838_post ≤ X₃₂ ∧ X₃₃ ≤ a4343_post ∧ a4343_post ≤ X₃₃ ∧ X₃₄ ≤ a4545_post ∧ a4545_post ≤ X₃₄ ∧ X₃₅ ≤ a4646_post ∧ a4646_post ≤ X₃₅ ∧ X₃₆ ≤ a77_post ∧ a77_post ≤ X₃₆ ∧ X₃₇ ≤ b22_post ∧ b22_post ≤ X₃₇ ∧ X₃₈ ≤ b2626_post ∧ b2626_post ≤ X₃₈ ∧ X₃₉ ≤ b2929_post ∧ b2929_post ≤ X₃₉ ∧ X₄₀ ≤ b3333_post ∧ b3333_post ≤ X₄₀ ∧ X₄₁ ≤ b3535_post ∧ b3535_post ≤ X₄₁ ∧ X₄₃ ≤ i___01313_post ∧ i___01313_post ≤ X₄₃ ∧ X₄₄ ≤ i___01717_post ∧ i___01717_post ≤ X₄₄ ∧ X₄₅ ≤ i___02020_post ∧ i___02020_post ≤ X₄₅ ∧ X₄₆ ≤ i___02424_post ∧ i___02424_post ≤ X₄₆ ∧ X₄₇ ≤ i___04040_post ∧ i___04040_post ≤ X₄₇ ∧ X₄₈ ≤ i___04848_post ∧ i___04848_post ≤ X₄₈ ∧ X₄₉ ≤ i___099_post ∧ i___099_post ≤ X₄₉ ∧ X₄₂ ≤ i_post ∧ i_post ≤ X₄₂ ∧ X₅₀ ≤ k1_post ∧ k1_post ≤ X₅₀ ∧ X₅₁ ≤ k2_post ∧ k2_post ≤ X₅₁ ∧ X₅₂ ≤ k3_post ∧ k3_post ≤ X₅₂ ∧ X₅₃ ≤ k4_post ∧ k4_post ≤ X₅₃ ∧ X₅₄ ≤ k5_post ∧ k5_post ≤ X₅₄ ∧ X₅₅ ≤ keA_post ∧ keA_post ≤ X₅₅ ∧ X₅₆ ≤ keR_post ∧ keR_post ≤ X₅₆ ∧ X₅₇ ≤ ntStatus_post ∧ ntStatus_post ≤ X₅₇ ∧ X₅₈ ≤ pIrb_post ∧ pIrb_post ≤ X₅₈ ∧ X₅₉ ≤ prevCancel_post ∧ prevCancel_post ≤ X₅₉ ∧ X₆₀ ≤ ret_ExAllocatePool3030_post ∧ ret_ExAllocatePool3030_post ≤ X₆₀ ∧ X₆₁ ≤ ret_IoAllocateIrp2727_post ∧ ret_IoAllocateIrp2727_post ≤ X₆₁ ∧ X₆₂ ≤ ret_IoSetCancelRoutine4444_post ∧ ret_IoSetCancelRoutine4444_post ≤ X₆₂ ∧ X₆₃ ≤ ret_IoSetDeviceInterfaceState44_post ∧ ret_IoSetDeviceInterfaceState44_post ≤ X₆₃ ∧ X₆₄ ≤ ret_t1394Diag_PnpStopDevice33_post ∧ ret_t1394Diag_PnpStopDevice33_post ≤ X₆₄ ∧ X₆₅ ≤ ret_t1394_SubmitIrpSynch3636_post ∧ ret_t1394_SubmitIrpSynch3636_post ≤ X₆₅ ∧ X₁₇ ≤ 0
  t₂₁: l13(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅, X₂₆, X₂₇, X₂₈, X₂₉, X₃₀, X₃₁, X₃₂, X₃₃, X₃₄, X₃₅, X₃₆, X₃₇, X₃₈, X₃₉, X₄₀, X₄₁, X₄₂, X₄₃, X₄₄, X₄₅, X₄₆, X₄₇, X₄₈, X₄₉, X₅₀, X₅₁, X₅₂, X₅₃, X₅₄, X₅₅, X₅₆, X₅₇, X₅₈, X₅₉, X₆₀, X₆₁, X₆₂, X₆₃, X₆₄, X₆₅) → l12(AsyncAddressData_post, BusResetIrp_post, CromData_post, DeviceObject_post, Irp_post, Irql_post, IsochDetachData_post, IsochResourceData_post, ResourceIrp_post, StackSize_post, ___rho_10__post, ___rho_11__post, ___rho_12__post, ___rho_13__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_6__post, ___rho_7__post, ___rho_8__post, ___rho_99__post, ___rho_9__post, a11_post, a1818_post, a2525_post, a2828_post, a3131_post, a3232_post, a3434_post, a3737_post, a3838_post, a4343_post, a4545_post, a4646_post, a77_post, b22_post, b2626_post, b2929_post, b3333_post, b3535_post, i_post, i___01313_post, i___01717_post, i___02020_post, i___02424_post, i___04040_post, i___04848_post, i___099_post, k1_post, k2_post, k3_post, k4_post, k5_post, keA_post, keR_post, ntStatus_post, pIrb_post, prevCancel_post, ret_ExAllocatePool3030_post, ret_IoAllocateIrp2727_post, ret_IoSetCancelRoutine4444_post, ret_IoSetDeviceInterfaceState44_post, ret_t1394Diag_PnpStopDevice33_post, ret_t1394_SubmitIrpSynch3636_post) :|: 1 ≤ X₁₇ ∧ X₀ ≤ AsyncAddressData_post ∧ AsyncAddressData_post ≤ X₀ ∧ X₁ ≤ BusResetIrp_post ∧ BusResetIrp_post ≤ X₁ ∧ X₂ ≤ CromData_post ∧ CromData_post ≤ X₂ ∧ X₃ ≤ DeviceObject_post ∧ DeviceObject_post ≤ X₃ ∧ X₄ ≤ Irp_post ∧ Irp_post ≤ X₄ ∧ X₅ ≤ Irql_post ∧ Irql_post ≤ X₅ ∧ X₆ ≤ IsochDetachData_post ∧ IsochDetachData_post ≤ X₆ ∧ X₇ ≤ IsochResourceData_post ∧ IsochResourceData_post ≤ X₇ ∧ X₈ ≤ ResourceIrp_post ∧ ResourceIrp_post ≤ X₈ ∧ X₉ ≤ StackSize_post ∧ StackSize_post ≤ X₉ ∧ X₁₀ ≤ ___rho_10__post ∧ ___rho_10__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_11__post ∧ ___rho_11__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_12__post ∧ ___rho_12__post ≤ X₁₂ ∧ X₁₃ ≤ ___rho_13__post ∧ ___rho_13__post ≤ X₁₃ ∧ X₁₄ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₁₄ ∧ X₁₅ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₁₅ ∧ X₁₆ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₁₆ ∧ X₁₇ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₁₇ ∧ X₁₈ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₈ ∧ X₁₉ ≤ ___rho_6__post ∧ ___rho_6__post ≤ X₁₉ ∧ X₂₀ ≤ ___rho_7__post ∧ ___rho_7__post ≤ X₂₀ ∧ X₂₁ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₂₁ ∧ X₂₂ ≤ ___rho_99__post ∧ ___rho_99__post ≤ X₂₂ ∧ X₂₃ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₂₃ ∧ X₂₄ ≤ a11_post ∧ a11_post ≤ X₂₄ ∧ X₂₅ ≤ a1818_post ∧ a1818_post ≤ X₂₅ ∧ X₂₆ ≤ a2525_post ∧ a2525_post ≤ X₂₆ ∧ X₂₇ ≤ a2828_post ∧ a2828_post ≤ X₂₇ ∧ X₂₈ ≤ a3131_post ∧ a3131_post ≤ X₂₈ ∧ X₂₉ ≤ a3232_post ∧ a3232_post ≤ X₂₉ ∧ X₃₀ ≤ a3434_post ∧ a3434_post ≤ X₃₀ ∧ X₃₁ ≤ a3737_post ∧ a3737_post ≤ X₃₁ ∧ X₃₂ ≤ a3838_post ∧ a3838_post ≤ X₃₂ ∧ X₃₃ ≤ a4343_post ∧ a4343_post ≤ X₃₃ ∧ X₃₄ ≤ a4545_post ∧ a4545_post ≤ X₃₄ ∧ X₃₅ ≤ a4646_post ∧ a4646_post ≤ X₃₅ ∧ X₃₆ ≤ a77_post ∧ a77_post ≤ X₃₆ ∧ X₃₇ ≤ b22_post ∧ b22_post ≤ X₃₇ ∧ X₃₈ ≤ b2626_post ∧ b2626_post ≤ X₃₈ ∧ X₃₉ ≤ b2929_post ∧ b2929_post ≤ X₃₉ ∧ X₄₀ ≤ b3333_post ∧ b3333_post ≤ X₄₀ ∧ X₄₁ ≤ b3535_post ∧ b3535_post ≤ X₄₁ ∧ X₄₃ ≤ i___01313_post ∧ i___01313_post ≤ X₄₃ ∧ X₄₄ ≤ i___01717_post ∧ i___01717_post ≤ X₄₄ ∧ X₄₅ ≤ i___02020_post ∧ i___02020_post ≤ X₄₅ ∧ X₄₆ ≤ i___02424_post ∧ i___02424_post ≤ X₄₆ ∧ X₄₇ ≤ i___04040_post ∧ i___04040_post ≤ X₄₇ ∧ X₄₈ ≤ i___04848_post ∧ i___04848_post ≤ X₄₈ ∧ X₄₉ ≤ i___099_post ∧ i___099_post ≤ X₄₉ ∧ X₄₂ ≤ i_post ∧ i_post ≤ X₄₂ ∧ X₅₀ ≤ k1_post ∧ k1_post ≤ X₅₀ ∧ X₅₁ ≤ k2_post ∧ k2_post ≤ X₅₁ ∧ X₅₂ ≤ k3_post ∧ k3_post ≤ X₅₂ ∧ X₅₃ ≤ k4_post ∧ k4_post ≤ X₅₃ ∧ X₅₄ ≤ k5_post ∧ k5_post ≤ X₅₄ ∧ X₅₅ ≤ keA_post ∧ keA_post ≤ X₅₅ ∧ X₅₆ ≤ keR_post ∧ keR_post ≤ X₅₆ ∧ X₅₇ ≤ ntStatus_post ∧ ntStatus_post ≤ X₅₇ ∧ X₅₈ ≤ pIrb_post ∧ pIrb_post ≤ X₅₈ ∧ X₅₉ ≤ prevCancel_post ∧ prevCancel_post ≤ X₅₉ ∧ X₆₀ ≤ ret_ExAllocatePool3030_post ∧ ret_ExAllocatePool3030_post ≤ X₆₀ ∧ X₆₁ ≤ ret_IoAllocateIrp2727_post ∧ ret_IoAllocateIrp2727_post ≤ X₆₁ ∧ X₆₂ ≤ ret_IoSetCancelRoutine4444_post ∧ ret_IoSetCancelRoutine4444_post ≤ X₆₂ ∧ X₆₃ ≤ ret_IoSetDeviceInterfaceState44_post ∧ ret_IoSetDeviceInterfaceState44_post ≤ X₆₃ ∧ X₆₄ ≤ ret_t1394Diag_PnpStopDevice33_post ∧ ret_t1394Diag_PnpStopDevice33_post ≤ X₆₄ ∧ X₆₅ ≤ ret_t1394_SubmitIrpSynch3636_post ∧ ret_t1394_SubmitIrpSynch3636_post ≤ X₆₅
  t₄₂: l14(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅, X₂₆, X₂₇, X₂₈, X₂₉, X₃₀, X₃₁, X₃₂, X₃₃, X₃₄, X₃₅, X₃₆, X₃₇, X₃₈, X₃₉, X₄₀, X₄₁, X₄₂, X₄₃, X₄₄, X₄₅, X₄₆, X₄₇, X₄₈, X₄₉, X₅₀, X₅₁, X₅₂, X₅₃, X₅₄, X₅₅, X₅₆, X₅₇, X₅₈, X₅₉, X₆₀, X₆₁, X₆₂, X₆₃, X₆₄, X₆₅) → l17(AsyncAddressData_post, BusResetIrp_post, CromData_post, DeviceObject_post, Irp_post, Irql_post, IsochDetachData_post, IsochResourceData_post, ResourceIrp_post, StackSize_post, ___rho_10__post, ___rho_11__post, ___rho_12__post, ___rho_13__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_6__post, ___rho_7__post, ___rho_8__post, ___rho_99__post, ___rho_9__post, a11_post, a1818_post, a2525_post, a2828_post, a3131_post, a3232_post, a3434_post, a3737_post, a3838_post, a4343_post, a4545_post, a4646_post, a77_post, b22_post, b2626_post, b2929_post, b3333_post, b3535_post, i_post, i___01313_post, i___01717_post, i___02020_post, i___02424_post, i___04040_post, i___04848_post, i___099_post, k1_post, k2_post, k3_post, k4_post, k5_post, keA_post, keR_post, ntStatus_post, pIrb_post, prevCancel_post, ret_ExAllocatePool3030_post, ret_IoAllocateIrp2727_post, ret_IoSetCancelRoutine4444_post, ret_IoSetDeviceInterfaceState44_post, ret_t1394Diag_PnpStopDevice33_post, ret_t1394_SubmitIrpSynch3636_post) :|: 0 ≤ 0 ∧ X₅₃ ≤ 1+k4_post ∧ keR_1 ≤ 1 ∧ keR_3 ≤ 1 ∧ 1+k4_post ≤ X₅₃ ∧ 1 ≤ keR_1 ∧ 1 ≤ keR_3 ∧ 1 ≤ X₅₃ ∧ X₀ ≤ AsyncAddressData_post ∧ AsyncAddressData_post ≤ X₀ ∧ X₁ ≤ BusResetIrp_post ∧ BusResetIrp_post ≤ X₁ ∧ X₂ ≤ CromData_post ∧ CromData_post ≤ X₂ ∧ X₃ ≤ DeviceObject_post ∧ DeviceObject_post ≤ X₃ ∧ X₄ ≤ Irp_post ∧ Irp_post ≤ X₄ ∧ X₅ ≤ Irql_post ∧ Irql_post ≤ X₅ ∧ X₆ ≤ IsochDetachData_post ∧ IsochDetachData_post ≤ X₆ ∧ ___rho_12__post ≤ IsochResourceData_post ∧ IsochResourceData_post ≤ ___rho_12__post ∧ X₈ ≤ ResourceIrp_post ∧ ResourceIrp_post ≤ X₈ ∧ X₉ ≤ StackSize_post ∧ StackSize_post ≤ X₉ ∧ X₁₀ ≤ ___rho_10__post ∧ ___rho_10__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_11__post ∧ ___rho_11__post ≤ X₁₁ ∧ X₁₃ ≤ ___rho_13__post ∧ ___rho_13__post ≤ X₁₃ ∧ X₁₄ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₁₄ ∧ X₁₅ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₁₅ ∧ X₁₆ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₁₆ ∧ X₁₇ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₁₇ ∧ X₁₈ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₈ ∧ X₁₉ ≤ ___rho_6__post ∧ ___rho_6__post ≤ X₁₉ ∧ X₂₀ ≤ ___rho_7__post ∧ ___rho_7__post ≤ X₂₀ ∧ X₂₁ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₂₁ ∧ X₂₂ ≤ ___rho_99__post ∧ ___rho_99__post ≤ X₂₂ ∧ X₂₃ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₂₃ ∧ X₂₄ ≤ a11_post ∧ a11_post ≤ X₂₄ ∧ X₂₅ ≤ a1818_post ∧ a1818_post ≤ X₂₅ ∧ X₂₆ ≤ a2525_post ∧ a2525_post ≤ X₂₆ ∧ X₂₇ ≤ a2828_post ∧ a2828_post ≤ X₂₇ ∧ X₂₈ ≤ a3131_post ∧ a3131_post ≤ X₂₈ ∧ X₂₉ ≤ a3232_post ∧ a3232_post ≤ X₂₉ ∧ X₃₀ ≤ a3434_post ∧ a3434_post ≤ X₃₀ ∧ X₃₁ ≤ a3737_post ∧ a3737_post ≤ X₃₁ ∧ X₃₂ ≤ a3838_post ∧ a3838_post ≤ X₃₂ ∧ X₃₃ ≤ a4343_post ∧ a4343_post ≤ X₃₃ ∧ X₃₄ ≤ a4545_post ∧ a4545_post ≤ X₃₄ ∧ X₃₅ ≤ a4646_post ∧ a4646_post ≤ X₃₅ ∧ X₃₆ ≤ a77_post ∧ a77_post ≤ X₃₆ ∧ X₃₇ ≤ b22_post ∧ b22_post ≤ X₃₇ ∧ X₃₈ ≤ b2626_post ∧ b2626_post ≤ X₃₈ ∧ X₃₉ ≤ b2929_post ∧ b2929_post ≤ X₃₉ ∧ X₄₀ ≤ b3333_post ∧ b3333_post ≤ X₄₀ ∧ X₄₁ ≤ b3535_post ∧ b3535_post ≤ X₄₁ ∧ X₄₃ ≤ i___01313_post ∧ i___01313_post ≤ X₄₃ ∧ X₄₄ ≤ i___01717_post ∧ i___01717_post ≤ X₄₄ ∧ X₄₅ ≤ i___02020_post ∧ i___02020_post ≤ X₄₅ ∧ X₅ ≤ i___02424_post ∧ i___02424_post ≤ X₅ ∧ X₄₇ ≤ i___04040_post ∧ i___04040_post ≤ X₄₇ ∧ X₄₈ ≤ i___04848_post ∧ i___04848_post ≤ X₄₈ ∧ X₄₉ ≤ i___099_post ∧ i___099_post ≤ X₄₉ ∧ X₄₂ ≤ i_post ∧ i_post ≤ X₄₂ ∧ X₅₀ ≤ k1_post ∧ k1_post ≤ X₅₀ ∧ X₅₁ ≤ k2_post ∧ k2_post ≤ X₅₁ ∧ X₅₂ ≤ k3_post ∧ k3_post ≤ X₅₂ ∧ X₅₄ ≤ k5_post ∧ k5_post ≤ X₅₄ ∧ X₅₅ ≤ keA_post ∧ keA_post ≤ X₅₅ ∧ 0 ≤ keR_2 ∧ keR_2 ≤ 0 ∧ 0 ≤ keR_post ∧ keR_post ≤ 0 ∧ X₅₇ ≤ ntStatus_post ∧ ntStatus_post ≤ X₅₇ ∧ X₅₈ ≤ pIrb_post ∧ pIrb_post ≤ X₅₈ ∧ X₅₉ ≤ prevCancel_post ∧ prevCancel_post ≤ X₅₉ ∧ X₆₀ ≤ ret_ExAllocatePool3030_post ∧ ret_ExAllocatePool3030_post ≤ X₆₀ ∧ X₆₁ ≤ ret_IoAllocateIrp2727_post ∧ ret_IoAllocateIrp2727_post ≤ X₆₁ ∧ X₆₂ ≤ ret_IoSetCancelRoutine4444_post ∧ ret_IoSetCancelRoutine4444_post ≤ X₆₂ ∧ X₆₃ ≤ ret_IoSetDeviceInterfaceState44_post ∧ ret_IoSetDeviceInterfaceState44_post ≤ X₆₃ ∧ X₆₄ ≤ ret_t1394Diag_PnpStopDevice33_post ∧ ret_t1394Diag_PnpStopDevice33_post ≤ X₆₄ ∧ X₆₅ ≤ ret_t1394_SubmitIrpSynch3636_post ∧ ret_t1394_SubmitIrpSynch3636_post ≤ X₆₅
  t₄₁: l14(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅, X₂₆, X₂₇, X₂₈, X₂₉, X₃₀, X₃₁, X₃₂, X₃₃, X₃₄, X₃₅, X₃₆, X₃₇, X₃₈, X₃₉, X₄₀, X₄₁, X₄₂, X₄₃, X₄₄, X₄₅, X₄₆, X₄₇, X₄₈, X₄₉, X₅₀, X₅₁, X₅₂, X₅₃, X₅₄, X₅₅, X₅₆, X₅₇, X₅₈, X₅₉, X₆₀, X₆₁, X₆₂, X₆₃, X₆₄, X₆₅) → l18(AsyncAddressData_post, BusResetIrp_post, CromData_post, DeviceObject_post, Irp_post, Irql_post, IsochDetachData_post, IsochResourceData_post, ResourceIrp_post, StackSize_post, ___rho_10__post, ___rho_11__post, ___rho_12__post, ___rho_13__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_6__post, ___rho_7__post, ___rho_8__post, ___rho_99__post, ___rho_9__post, a11_post, a1818_post, a2525_post, a2828_post, a3131_post, a3232_post, a3434_post, a3737_post, a3838_post, a4343_post, a4545_post, a4646_post, a77_post, b22_post, b2626_post, b2929_post, b3333_post, b3535_post, i_post, i___01313_post, i___01717_post, i___02020_post, i___02424_post, i___04040_post, i___04848_post, i___099_post, k1_post, k2_post, k3_post, k4_post, k5_post, keA_post, keR_post, ntStatus_post, pIrb_post, prevCancel_post, ret_ExAllocatePool3030_post, ret_IoAllocateIrp2727_post, ret_IoSetCancelRoutine4444_post, ret_IoSetDeviceInterfaceState44_post, ret_t1394Diag_PnpStopDevice33_post, ret_t1394_SubmitIrpSynch3636_post) :|: 0 ≤ 0 ∧ keA_1 ≤ 1 ∧ keA_3 ≤ 1 ∧ keR_1 ≤ 1 ∧ keR_3 ≤ 1 ∧ 1 ≤ keA_1 ∧ 1 ≤ keA_3 ∧ 1 ≤ keR_1 ∧ 1 ≤ keR_3 ∧ X₀ ≤ AsyncAddressData_post ∧ AsyncAddressData_post ≤ X₀ ∧ X₁ ≤ BusResetIrp_post ∧ BusResetIrp_post ≤ X₁ ∧ X₂ ≤ CromData_post ∧ CromData_post ≤ X₂ ∧ X₃ ≤ DeviceObject_post ∧ DeviceObject_post ≤ X₃ ∧ X₄ ≤ Irp_post ∧ Irp_post ≤ X₄ ∧ X₅ ≤ Irql_post ∧ Irql_post ≤ X₅ ∧ X₆ ≤ IsochDetachData_post ∧ IsochDetachData_post ≤ X₆ ∧ X₇ ≤ IsochResourceData_post ∧ IsochResourceData_post ≤ X₇ ∧ X₈ ≤ ResourceIrp_post ∧ ResourceIrp_post ≤ X₈ ∧ X₉ ≤ StackSize_post ∧ StackSize_post ≤ X₉ ∧ X₁₀ ≤ ___rho_10__post ∧ ___rho_10__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_11__post ∧ ___rho_11__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_12__post ∧ ___rho_12__post ≤ X₁₂ ∧ k5_post ≤ ___rho_13__post ∧ ___rho_13__post ≤ k5_post ∧ X₁₄ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₁₄ ∧ X₁₅ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₁₅ ∧ X₁₆ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₁₆ ∧ X₁₇ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₁₇ ∧ X₁₈ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₈ ∧ X₁₉ ≤ ___rho_6__post ∧ ___rho_6__post ≤ X₁₉ ∧ X₂₀ ≤ ___rho_7__post ∧ ___rho_7__post ≤ X₂₀ ∧ X₂₁ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₂₁ ∧ X₂₂ ≤ ___rho_99__post ∧ ___rho_99__post ≤ X₂₂ ∧ X₂₃ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₂₃ ∧ X₂₄ ≤ a11_post ∧ a11_post ≤ X₂₄ ∧ X₂₅ ≤ a1818_post ∧ a1818_post ≤ X₂₅ ∧ X₂₆ ≤ a2525_post ∧ a2525_post ≤ X₂₆ ∧ X₂₇ ≤ a2828_post ∧ a2828_post ≤ X₂₇ ∧ X₂₈ ≤ a3131_post ∧ a3131_post ≤ X₂₈ ∧ X₂₉ ≤ a3232_post ∧ a3232_post ≤ X₂₉ ∧ X₃₀ ≤ a3434_post ∧ a3434_post ≤ X₃₀ ∧ X₃₁ ≤ a3737_post ∧ a3737_post ≤ X₃₁ ∧ X₃₂ ≤ a3838_post ∧ a3838_post ≤ X₃₂ ∧ X₃₃ ≤ a4343_post ∧ a4343_post ≤ X₃₃ ∧ X₃₄ ≤ a4545_post ∧ a4545_post ≤ X₃₄ ∧ X₃₅ ≤ a4646_post ∧ a4646_post ≤ X₃₅ ∧ X₃₆ ≤ a77_post ∧ a77_post ≤ X₃₆ ∧ X₃₇ ≤ b22_post ∧ b22_post ≤ X₃₇ ∧ X₃₈ ≤ b2626_post ∧ b2626_post ≤ X₃₈ ∧ X₃₉ ≤ b2929_post ∧ b2929_post ≤ X₃₉ ∧ X₄₀ ≤ b3333_post ∧ b3333_post ≤ X₄₀ ∧ X₄₁ ≤ b3535_post ∧ b3535_post ≤ X₄₁ ∧ X₄₃ ≤ i___01313_post ∧ i___01313_post ≤ X₄₃ ∧ X₄₄ ≤ i___01717_post ∧ i___01717_post ≤ X₄₄ ∧ X₄₅ ≤ i___02020_post ∧ i___02020_post ≤ X₄₅ ∧ X₄₆ ≤ i___02424_post ∧ i___02424_post ≤ X₄₆ ∧ X₅ ≤ i___04040_post ∧ i___04040_post ≤ X₅ ∧ X₄₈ ≤ i___04848_post ∧ i___04848_post ≤ X₄₈ ∧ X₄₉ ≤ i___099_post ∧ i___099_post ≤ X₄₉ ∧ X₄₂ ≤ i_post ∧ i_post ≤ X₄₂ ∧ X₅₀ ≤ k1_post ∧ k1_post ≤ X₅₀ ∧ X₅₁ ≤ k2_post ∧ k2_post ≤ X₅₁ ∧ X₅₂ ≤ k3_post ∧ k3_post ≤ X₅₂ ∧ X₅₃ ≤ k4_post ∧ k4_post ≤ X₅₃ ∧ 0 ≤ keA_2 ∧ keA_2 ≤ 0 ∧ 0 ≤ keA_post ∧ keA_post ≤ 0 ∧ 0 ≤ keR_2 ∧ keR_2 ≤ 0 ∧ 0 ≤ keR_post ∧ keR_post ≤ 0 ∧ X₅₇ ≤ ntStatus_post ∧ ntStatus_post ≤ X₅₇ ∧ X₅₈ ≤ pIrb_post ∧ pIrb_post ≤ X₅₈ ∧ X₅₉ ≤ prevCancel_post ∧ prevCancel_post ≤ X₅₉ ∧ X₆₀ ≤ ret_ExAllocatePool3030_post ∧ ret_ExAllocatePool3030_post ≤ X₆₀ ∧ X₆₁ ≤ ret_IoAllocateIrp2727_post ∧ ret_IoAllocateIrp2727_post ≤ X₆₁ ∧ X₆₂ ≤ ret_IoSetCancelRoutine4444_post ∧ ret_IoSetCancelRoutine4444_post ≤ X₆₂ ∧ X₆₃ ≤ ret_IoSetDeviceInterfaceState44_post ∧ ret_IoSetDeviceInterfaceState44_post ≤ X₆₃ ∧ X₆₄ ≤ ret_t1394Diag_PnpStopDevice33_post ∧ ret_t1394Diag_PnpStopDevice33_post ≤ X₆₄ ∧ X₆₅ ≤ ret_t1394_SubmitIrpSynch3636_post ∧ ret_t1394_SubmitIrpSynch3636_post ≤ X₆₅ ∧ X₅₃ ≤ 0
  t₃₂: l15(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅, X₂₆, X₂₇, X₂₈, X₂₉, X₃₀, X₃₁, X₃₂, X₃₃, X₃₄, X₃₅, X₃₆, X₃₇, X₃₈, X₃₉, X₄₀, X₄₁, X₄₂, X₄₃, X₄₄, X₄₅, X₄₆, X₄₇, X₄₈, X₄₉, X₅₀, X₅₁, X₅₂, X₅₃, X₅₄, X₅₅, X₅₆, X₅₇, X₅₈, X₅₉, X₆₀, X₆₁, X₆₂, X₆₃, X₆₄, X₆₅) → l8(AsyncAddressData_post, BusResetIrp_post, CromData_post, DeviceObject_post, Irp_post, Irql_post, IsochDetachData_post, IsochResourceData_post, ResourceIrp_post, StackSize_post, ___rho_10__post, ___rho_11__post, ___rho_12__post, ___rho_13__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_6__post, ___rho_7__post, ___rho_8__post, ___rho_99__post, ___rho_9__post, a11_post, a1818_post, a2525_post, a2828_post, a3131_post, a3232_post, a3434_post, a3737_post, a3838_post, a4343_post, a4545_post, a4646_post, a77_post, b22_post, b2626_post, b2929_post, b3333_post, b3535_post, i_post, i___01313_post, i___01717_post, i___02020_post, i___02424_post, i___04040_post, i___04848_post, i___099_post, k1_post, k2_post, k3_post, k4_post, k5_post, keA_post, keR_post, ntStatus_post, pIrb_post, prevCancel_post, ret_ExAllocatePool3030_post, ret_IoAllocateIrp2727_post, ret_IoSetCancelRoutine4444_post, ret_IoSetDeviceInterfaceState44_post, ret_t1394Diag_PnpStopDevice33_post, ret_t1394_SubmitIrpSynch3636_post) :|: 1 ≤ X₅₈ ∧ X₀ ≤ AsyncAddressData_post ∧ AsyncAddressData_post ≤ X₀ ∧ X₁ ≤ BusResetIrp_post ∧ BusResetIrp_post ≤ X₁ ∧ X₂ ≤ CromData_post ∧ CromData_post ≤ X₂ ∧ X₃ ≤ DeviceObject_post ∧ DeviceObject_post ≤ X₃ ∧ X₄ ≤ Irp_post ∧ Irp_post ≤ X₄ ∧ X₅ ≤ Irql_post ∧ Irql_post ≤ X₅ ∧ X₆ ≤ IsochDetachData_post ∧ IsochDetachData_post ≤ X₆ ∧ X₇ ≤ IsochResourceData_post ∧ IsochResourceData_post ≤ X₇ ∧ X₈ ≤ ResourceIrp_post ∧ ResourceIrp_post ≤ X₈ ∧ X₉ ≤ StackSize_post ∧ StackSize_post ≤ X₉ ∧ X₁₀ ≤ ___rho_10__post ∧ ___rho_10__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_11__post ∧ ___rho_11__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_12__post ∧ ___rho_12__post ≤ X₁₂ ∧ X₁₃ ≤ ___rho_13__post ∧ ___rho_13__post ≤ X₁₃ ∧ X₁₄ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₁₄ ∧ X₁₅ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₁₅ ∧ X₁₆ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₁₆ ∧ X₁₇ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₁₇ ∧ X₁₈ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₈ ∧ X₁₉ ≤ ___rho_6__post ∧ ___rho_6__post ≤ X₁₉ ∧ X₂₀ ≤ ___rho_7__post ∧ ___rho_7__post ≤ X₂₀ ∧ X₂₁ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₂₁ ∧ X₂₂ ≤ ___rho_99__post ∧ ___rho_99__post ≤ X₂₂ ∧ X₂₃ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₂₃ ∧ X₂₄ ≤ a11_post ∧ a11_post ≤ X₂₄ ∧ X₂₅ ≤ a1818_post ∧ a1818_post ≤ X₂₅ ∧ X₂₆ ≤ a2525_post ∧ a2525_post ≤ X₂₆ ∧ X₂₇ ≤ a2828_post ∧ a2828_post ≤ X₂₇ ∧ X₂₈ ≤ a3131_post ∧ a3131_post ≤ X₂₈ ∧ X₅₈ ≤ a3232_post ∧ a3232_post ≤ X₅₈ ∧ X₈ ≤ a3434_post ∧ a3434_post ≤ X₈ ∧ X₅₈ ≤ a3737_post ∧ a3737_post ≤ X₅₈ ∧ X₈ ≤ a3838_post ∧ a3838_post ≤ X₈ ∧ X₃₃ ≤ a4343_post ∧ a4343_post ≤ X₃₃ ∧ X₃₄ ≤ a4545_post ∧ a4545_post ≤ X₃₄ ∧ X₃₅ ≤ a4646_post ∧ a4646_post ≤ X₃₅ ∧ X₃₆ ≤ a77_post ∧ a77_post ≤ X₃₆ ∧ X₃₇ ≤ b22_post ∧ b22_post ≤ X₃₇ ∧ X₃₈ ≤ b2626_post ∧ b2626_post ≤ X₃₈ ∧ X₃₉ ≤ b2929_post ∧ b2929_post ≤ X₃₉ ∧ 0 ≤ b3333_post ∧ b3333_post ≤ 0 ∧ X₅₈ ≤ b3535_post ∧ b3535_post ≤ X₅₈ ∧ X₄₃ ≤ i___01313_post ∧ i___01313_post ≤ X₄₃ ∧ X₄₄ ≤ i___01717_post ∧ i___01717_post ≤ X₄₄ ∧ X₄₅ ≤ i___02020_post ∧ i___02020_post ≤ X₄₅ ∧ X₄₆ ≤ i___02424_post ∧ i___02424_post ≤ X₄₆ ∧ X₄₇ ≤ i___04040_post ∧ i___04040_post ≤ X₄₇ ∧ X₄₈ ≤ i___04848_post ∧ i___04848_post ≤ X₄₈ ∧ X₄₉ ≤ i___099_post ∧ i___099_post ≤ X₄₉ ∧ X₄₂ ≤ i_post ∧ i_post ≤ X₄₂ ∧ X₅₀ ≤ k1_post ∧ k1_post ≤ X₅₀ ∧ X₅₁ ≤ k2_post ∧ k2_post ≤ X₅₁ ∧ X₅₂ ≤ k3_post ∧ k3_post ≤ X₅₂ ∧ X₅₃ ≤ k4_post ∧ k4_post ≤ X₅₃ ∧ X₅₄ ≤ k5_post ∧ k5_post ≤ X₅₄ ∧ X₅₅ ≤ keA_post ∧ keA_post ≤ X₅₅ ∧ X₅₆ ≤ keR_post ∧ keR_post ≤ X₅₆ ∧ ret_t1394_SubmitIrpSynch3636_post ≤ ntStatus_post ∧ ntStatus_post ≤ ret_t1394_SubmitIrpSynch3636_post ∧ X₅₈ ≤ pIrb_post ∧ pIrb_post ≤ X₅₈ ∧ X₅₉ ≤ prevCancel_post ∧ prevCancel_post ≤ X₅₉ ∧ X₆₀ ≤ ret_ExAllocatePool3030_post ∧ ret_ExAllocatePool3030_post ≤ X₆₀ ∧ X₆₁ ≤ ret_IoAllocateIrp2727_post ∧ ret_IoAllocateIrp2727_post ≤ X₆₁ ∧ X₆₂ ≤ ret_IoSetCancelRoutine4444_post ∧ ret_IoSetCancelRoutine4444_post ≤ X₆₂ ∧ X₆₃ ≤ ret_IoSetDeviceInterfaceState44_post ∧ ret_IoSetDeviceInterfaceState44_post ≤ X₆₃ ∧ X₆₄ ≤ ret_t1394Diag_PnpStopDevice33_post ∧ ret_t1394Diag_PnpStopDevice33_post ≤ X₆₄ ∧ 0 ≤ ret_t1394_SubmitIrpSynch3636_post ∧ ret_t1394_SubmitIrpSynch3636_post ≤ 0
  t₃₃: l15(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅, X₂₆, X₂₇, X₂₈, X₂₉, X₃₀, X₃₁, X₃₂, X₃₃, X₃₄, X₃₅, X₃₆, X₃₇, X₃₈, X₃₉, X₄₀, X₄₁, X₄₂, X₄₃, X₄₄, X₄₅, X₄₆, X₄₇, X₄₈, X₄₉, X₅₀, X₅₁, X₅₂, X₅₃, X₅₄, X₅₅, X₅₆, X₅₇, X₅₈, X₅₉, X₆₀, X₆₁, X₆₂, X₆₃, X₆₄, X₆₅) → l8(AsyncAddressData_post, BusResetIrp_post, CromData_post, DeviceObject_post, Irp_post, Irql_post, IsochDetachData_post, IsochResourceData_post, ResourceIrp_post, StackSize_post, ___rho_10__post, ___rho_11__post, ___rho_12__post, ___rho_13__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_6__post, ___rho_7__post, ___rho_8__post, ___rho_99__post, ___rho_9__post, a11_post, a1818_post, a2525_post, a2828_post, a3131_post, a3232_post, a3434_post, a3737_post, a3838_post, a4343_post, a4545_post, a4646_post, a77_post, b22_post, b2626_post, b2929_post, b3333_post, b3535_post, i_post, i___01313_post, i___01717_post, i___02020_post, i___02424_post, i___04040_post, i___04848_post, i___099_post, k1_post, k2_post, k3_post, k4_post, k5_post, keA_post, keR_post, ntStatus_post, pIrb_post, prevCancel_post, ret_ExAllocatePool3030_post, ret_IoAllocateIrp2727_post, ret_IoSetCancelRoutine4444_post, ret_IoSetDeviceInterfaceState44_post, ret_t1394Diag_PnpStopDevice33_post, ret_t1394_SubmitIrpSynch3636_post) :|: X₀ ≤ AsyncAddressData_post ∧ AsyncAddressData_post ≤ X₀ ∧ X₁ ≤ BusResetIrp_post ∧ BusResetIrp_post ≤ X₁ ∧ X₂ ≤ CromData_post ∧ CromData_post ≤ X₂ ∧ X₃ ≤ DeviceObject_post ∧ DeviceObject_post ≤ X₃ ∧ X₄ ≤ Irp_post ∧ Irp_post ≤ X₄ ∧ X₅ ≤ Irql_post ∧ Irql_post ≤ X₅ ∧ X₆ ≤ IsochDetachData_post ∧ IsochDetachData_post ≤ X₆ ∧ X₇ ≤ IsochResourceData_post ∧ IsochResourceData_post ≤ X₇ ∧ X₈ ≤ ResourceIrp_post ∧ ResourceIrp_post ≤ X₈ ∧ X₉ ≤ StackSize_post ∧ StackSize_post ≤ X₉ ∧ X₁₀ ≤ ___rho_10__post ∧ ___rho_10__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_11__post ∧ ___rho_11__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_12__post ∧ ___rho_12__post ≤ X₁₂ ∧ X₁₃ ≤ ___rho_13__post ∧ ___rho_13__post ≤ X₁₃ ∧ X₁₄ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₁₄ ∧ X₁₅ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₁₅ ∧ X₁₆ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₁₆ ∧ X₁₇ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₁₇ ∧ X₁₈ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₈ ∧ X₁₉ ≤ ___rho_6__post ∧ ___rho_6__post ≤ X₁₉ ∧ X₂₀ ≤ ___rho_7__post ∧ ___rho_7__post ≤ X₂₀ ∧ X₂₁ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₂₁ ∧ X₂₂ ≤ ___rho_99__post ∧ ___rho_99__post ≤ X₂₂ ∧ X₂₃ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₂₃ ∧ X₂₄ ≤ a11_post ∧ a11_post ≤ X₂₄ ∧ X₂₅ ≤ a1818_post ∧ a1818_post ≤ X₂₅ ∧ X₂₆ ≤ a2525_post ∧ a2525_post ≤ X₂₆ ∧ X₂₇ ≤ a2828_post ∧ a2828_post ≤ X₂₇ ∧ X₈ ≤ a3131_post ∧ a3131_post ≤ X₈ ∧ X₂₉ ≤ a3232_post ∧ a3232_post ≤ X₂₉ ∧ X₃₀ ≤ a3434_post ∧ a3434_post ≤ X₃₀ ∧ X₃₁ ≤ a3737_post ∧ a3737_post ≤ X₃₁ ∧ X₃₂ ≤ a3838_post ∧ a3838_post ≤ X₃₂ ∧ X₃₃ ≤ a4343_post ∧ a4343_post ≤ X₃₃ ∧ X₃₄ ≤ a4545_post ∧ a4545_post ≤ X₃₄ ∧ X₃₅ ≤ a4646_post ∧ a4646_post ≤ X₃₅ ∧ X₃₆ ≤ a77_post ∧ a77_post ≤ X₃₆ ∧ X₃₇ ≤ b22_post ∧ b22_post ≤ X₃₇ ∧ X₃₈ ≤ b2626_post ∧ b2626_post ≤ X₃₈ ∧ X₃₉ ≤ b2929_post ∧ b2929_post ≤ X₃₉ ∧ X₄₀ ≤ b3333_post ∧ b3333_post ≤ X₄₀ ∧ X₄₁ ≤ b3535_post ∧ b3535_post ≤ X₄₁ ∧ X₄₃ ≤ i___01313_post ∧ i___01313_post ≤ X₄₃ ∧ X₄₄ ≤ i___01717_post ∧ i___01717_post ≤ X₄₄ ∧ X₄₅ ≤ i___02020_post ∧ i___02020_post ≤ X₄₅ ∧ X₄₆ ≤ i___02424_post ∧ i___02424_post ≤ X₄₆ ∧ X₄₇ ≤ i___04040_post ∧ i___04040_post ≤ X₄₇ ∧ X₄₈ ≤ i___04848_post ∧ i___04848_post ≤ X₄₈ ∧ X₄₉ ≤ i___099_post ∧ i___099_post ≤ X₄₉ ∧ X₄₂ ≤ i_post ∧ i_post ≤ X₄₂ ∧ X₅₀ ≤ k1_post ∧ k1_post ≤ X₅₀ ∧ X₅₁ ≤ k2_post ∧ k2_post ≤ X₅₁ ∧ X₅₂ ≤ k3_post ∧ k3_post ≤ X₅₂ ∧ X₅₃ ≤ k4_post ∧ k4_post ≤ X₅₃ ∧ X₅₄ ≤ k5_post ∧ k5_post ≤ X₅₄ ∧ X₅₅ ≤ keA_post ∧ keA_post ≤ X₅₅ ∧ X₅₆ ≤ keR_post ∧ keR_post ≤ X₅₆ ∧ X₅₇ ≤ ntStatus_post ∧ ntStatus_post ≤ X₅₇ ∧ X₅₈ ≤ pIrb_post ∧ pIrb_post ≤ X₅₈ ∧ X₅₉ ≤ prevCancel_post ∧ prevCancel_post ≤ X₅₉ ∧ X₆₀ ≤ ret_ExAllocatePool3030_post ∧ ret_ExAllocatePool3030_post ≤ X₆₀ ∧ X₆₁ ≤ ret_IoAllocateIrp2727_post ∧ ret_IoAllocateIrp2727_post ≤ X₆₁ ∧ X₆₂ ≤ ret_IoSetCancelRoutine4444_post ∧ ret_IoSetCancelRoutine4444_post ≤ X₆₂ ∧ X₆₃ ≤ ret_IoSetDeviceInterfaceState44_post ∧ ret_IoSetDeviceInterfaceState44_post ≤ X₆₃ ∧ X₆₄ ≤ ret_t1394Diag_PnpStopDevice33_post ∧ ret_t1394Diag_PnpStopDevice33_post ≤ X₆₄ ∧ X₆₅ ≤ ret_t1394_SubmitIrpSynch3636_post ∧ ret_t1394_SubmitIrpSynch3636_post ≤ X₆₅ ∧ X₅₈ ≤ 0
  t₃₆: l16(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅, X₂₆, X₂₇, X₂₈, X₂₉, X₃₀, X₃₁, X₃₂, X₃₃, X₃₄, X₃₅, X₃₆, X₃₇, X₃₈, X₃₉, X₄₀, X₄₁, X₄₂, X₄₃, X₄₄, X₄₅, X₄₆, X₄₇, X₄₈, X₄₉, X₅₀, X₅₁, X₅₂, X₅₃, X₅₄, X₅₅, X₅₆, X₅₇, X₅₈, X₅₉, X₆₀, X₆₁, X₆₂, X₆₃, X₆₄, X₆₅) → l26(AsyncAddressData_post, BusResetIrp_post, CromData_post, DeviceObject_post, Irp_post, Irql_post, IsochDetachData_post, IsochResourceData_post, ResourceIrp_post, StackSize_post, ___rho_10__post, ___rho_11__post, ___rho_12__post, ___rho_13__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_6__post, ___rho_7__post, ___rho_8__post, ___rho_99__post, ___rho_9__post, a11_post, a1818_post, a2525_post, a2828_post, a3131_post, a3232_post, a3434_post, a3737_post, a3838_post, a4343_post, a4545_post, a4646_post, a77_post, b22_post, b2626_post, b2929_post, b3333_post, b3535_post, i_post, i___01313_post, i___01717_post, i___02020_post, i___02424_post, i___04040_post, i___04848_post, i___099_post, k1_post, k2_post, k3_post, k4_post, k5_post, keA_post, keR_post, ntStatus_post, pIrb_post, prevCancel_post, ret_ExAllocatePool3030_post, ret_IoAllocateIrp2727_post, ret_IoSetCancelRoutine4444_post, ret_IoSetDeviceInterfaceState44_post, ret_t1394Diag_PnpStopDevice33_post, ret_t1394_SubmitIrpSynch3636_post) :|: 1 ≤ X₈ ∧ X₀ ≤ AsyncAddressData_post ∧ AsyncAddressData_post ≤ X₀ ∧ X₁ ≤ BusResetIrp_post ∧ BusResetIrp_post ≤ X₁ ∧ X₂ ≤ CromData_post ∧ CromData_post ≤ X₂ ∧ X₃ ≤ DeviceObject_post ∧ DeviceObject_post ≤ X₃ ∧ X₄ ≤ Irp_post ∧ Irp_post ≤ X₄ ∧ X₅ ≤ Irql_post ∧ Irql_post ≤ X₅ ∧ X₆ ≤ IsochDetachData_post ∧ IsochDetachData_post ≤ X₆ ∧ X₇ ≤ IsochResourceData_post ∧ IsochResourceData_post ≤ X₇ ∧ X₈ ≤ ResourceIrp_post ∧ ResourceIrp_post ≤ X₈ ∧ X₉ ≤ StackSize_post ∧ StackSize_post ≤ X₉ ∧ X₁₀ ≤ ___rho_10__post ∧ ___rho_10__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_11__post ∧ ___rho_11__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_12__post ∧ ___rho_12__post ≤ X₁₂ ∧ X₁₃ ≤ ___rho_13__post ∧ ___rho_13__post ≤ X₁₃ ∧ X₁₄ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₁₄ ∧ X₁₅ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₁₅ ∧ X₁₆ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₁₆ ∧ X₁₇ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₁₇ ∧ X₁₈ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₈ ∧ X₁₉ ≤ ___rho_6__post ∧ ___rho_6__post ≤ X₁₉ ∧ X₂₀ ≤ ___rho_7__post ∧ ___rho_7__post ≤ X₂₀ ∧ X₂₁ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₂₁ ∧ X₂₂ ≤ ___rho_99__post ∧ ___rho_99__post ≤ X₂₂ ∧ X₂₃ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₂₃ ∧ X₂₄ ≤ a11_post ∧ a11_post ≤ X₂₄ ∧ X₂₅ ≤ a1818_post ∧ a1818_post ≤ X₂₅ ∧ X₂₆ ≤ a2525_post ∧ a2525_post ≤ X₂₆ ∧ X₂₇ ≤ a2828_post ∧ a2828_post ≤ X₂₇ ∧ X₂₈ ≤ a3131_post ∧ a3131_post ≤ X₂₈ ∧ X₂₉ ≤ a3232_post ∧ a3232_post ≤ X₂₉ ∧ X₃₀ ≤ a3434_post ∧ a3434_post ≤ X₃₀ ∧ X₃₁ ≤ a3737_post ∧ a3737_post ≤ X₃₁ ∧ X₃₂ ≤ a3838_post ∧ a3838_post ≤ X₃₂ ∧ X₃₃ ≤ a4343_post ∧ a4343_post ≤ X₃₃ ∧ X₃₄ ≤ a4545_post ∧ a4545_post ≤ X₃₄ ∧ X₃₅ ≤ a4646_post ∧ a4646_post ≤ X₃₅ ∧ X₃₆ ≤ a77_post ∧ a77_post ≤ X₃₆ ∧ X₃₇ ≤ b22_post ∧ b22_post ≤ X₃₇ ∧ X₃₈ ≤ b2626_post ∧ b2626_post ≤ X₃₈ ∧ X₃₉ ≤ b2929_post ∧ b2929_post ≤ X₃₉ ∧ X₄₀ ≤ b3333_post ∧ b3333_post ≤ X₄₀ ∧ X₄₁ ≤ b3535_post ∧ b3535_post ≤ X₄₁ ∧ X₄₃ ≤ i___01313_post ∧ i___01313_post ≤ X₄₃ ∧ X₄₄ ≤ i___01717_post ∧ i___01717_post ≤ X₄₄ ∧ X₄₅ ≤ i___02020_post ∧ i___02020_post ≤ X₄₅ ∧ X₄₆ ≤ i___02424_post ∧ i___02424_post ≤ X₄₆ ∧ X₄₇ ≤ i___04040_post ∧ i___04040_post ≤ X₄₇ ∧ X₄₈ ≤ i___04848_post ∧ i___04848_post ≤ X₄₈ ∧ X₄₉ ≤ i___099_post ∧ i___099_post ≤ X₄₉ ∧ X₄₂ ≤ i_post ∧ i_post ≤ X₄₂ ∧ X₅₀ ≤ k1_post ∧ k1_post ≤ X₅₀ ∧ X₅₁ ≤ k2_post ∧ k2_post ≤ X₅₁ ∧ X₅₂ ≤ k3_post ∧ k3_post ≤ X₅₂ ∧ X₅₃ ≤ k4_post ∧ k4_post ≤ X₅₃ ∧ X₅₄ ≤ k5_post ∧ k5_post ≤ X₅₄ ∧ X₅₅ ≤ keA_post ∧ keA_post ≤ X₅₅ ∧ X₅₆ ≤ keR_post ∧ keR_post ≤ X₅₆ ∧ X₅₇ ≤ ntStatus_post ∧ ntStatus_post ≤ X₅₇ ∧ X₅₈ ≤ pIrb_post ∧ pIrb_post ≤ X₅₈ ∧ X₅₉ ≤ prevCancel_post ∧ prevCancel_post ≤ X₅₉ ∧ X₆₀ ≤ ret_ExAllocatePool3030_post ∧ ret_ExAllocatePool3030_post ≤ X₆₀ ∧ X₆₁ ≤ ret_IoAllocateIrp2727_post ∧ ret_IoAllocateIrp2727_post ≤ X₆₁ ∧ X₆₂ ≤ ret_IoSetCancelRoutine4444_post ∧ ret_IoSetCancelRoutine4444_post ≤ X₆₂ ∧ X₆₃ ≤ ret_IoSetDeviceInterfaceState44_post ∧ ret_IoSetDeviceInterfaceState44_post ≤ X₆₃ ∧ X₆₄ ≤ ret_t1394Diag_PnpStopDevice33_post ∧ ret_t1394Diag_PnpStopDevice33_post ≤ X₆₄ ∧ X₆₅ ≤ ret_t1394_SubmitIrpSynch3636_post ∧ ret_t1394_SubmitIrpSynch3636_post ≤ X₆₅
  t₃₇: l16(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅, X₂₆, X₂₇, X₂₈, X₂₉, X₃₀, X₃₁, X₃₂, X₃₃, X₃₄, X₃₅, X₃₆, X₃₇, X₃₈, X₃₉, X₄₀, X₄₁, X₄₂, X₄₃, X₄₄, X₄₅, X₄₆, X₄₇, X₄₈, X₄₉, X₅₀, X₅₁, X₅₂, X₅₃, X₅₄, X₅₅, X₅₆, X₅₇, X₅₈, X₅₉, X₆₀, X₆₁, X₆₂, X₆₃, X₆₄, X₆₅) → l26(AsyncAddressData_post, BusResetIrp_post, CromData_post, DeviceObject_post, Irp_post, Irql_post, IsochDetachData_post, IsochResourceData_post, ResourceIrp_post, StackSize_post, ___rho_10__post, ___rho_11__post, ___rho_12__post, ___rho_13__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_6__post, ___rho_7__post, ___rho_8__post, ___rho_99__post, ___rho_9__post, a11_post, a1818_post, a2525_post, a2828_post, a3131_post, a3232_post, a3434_post, a3737_post, a3838_post, a4343_post, a4545_post, a4646_post, a77_post, b22_post, b2626_post, b2929_post, b3333_post, b3535_post, i_post, i___01313_post, i___01717_post, i___02020_post, i___02424_post, i___04040_post, i___04848_post, i___099_post, k1_post, k2_post, k3_post, k4_post, k5_post, keA_post, keR_post, ntStatus_post, pIrb_post, prevCancel_post, ret_ExAllocatePool3030_post, ret_IoAllocateIrp2727_post, ret_IoSetCancelRoutine4444_post, ret_IoSetDeviceInterfaceState44_post, ret_t1394Diag_PnpStopDevice33_post, ret_t1394_SubmitIrpSynch3636_post) :|: 1+X₈ ≤ 0 ∧ X₀ ≤ AsyncAddressData_post ∧ AsyncAddressData_post ≤ X₀ ∧ X₁ ≤ BusResetIrp_post ∧ BusResetIrp_post ≤ X₁ ∧ X₂ ≤ CromData_post ∧ CromData_post ≤ X₂ ∧ X₃ ≤ DeviceObject_post ∧ DeviceObject_post ≤ X₃ ∧ X₄ ≤ Irp_post ∧ Irp_post ≤ X₄ ∧ X₅ ≤ Irql_post ∧ Irql_post ≤ X₅ ∧ X₆ ≤ IsochDetachData_post ∧ IsochDetachData_post ≤ X₆ ∧ X₇ ≤ IsochResourceData_post ∧ IsochResourceData_post ≤ X₇ ∧ X₈ ≤ ResourceIrp_post ∧ ResourceIrp_post ≤ X₈ ∧ X₉ ≤ StackSize_post ∧ StackSize_post ≤ X₉ ∧ X₁₀ ≤ ___rho_10__post ∧ ___rho_10__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_11__post ∧ ___rho_11__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_12__post ∧ ___rho_12__post ≤ X₁₂ ∧ X₁₃ ≤ ___rho_13__post ∧ ___rho_13__post ≤ X₁₃ ∧ X₁₄ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₁₄ ∧ X₁₅ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₁₅ ∧ X₁₆ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₁₆ ∧ X₁₇ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₁₇ ∧ X₁₈ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₈ ∧ X₁₉ ≤ ___rho_6__post ∧ ___rho_6__post ≤ X₁₉ ∧ X₂₀ ≤ ___rho_7__post ∧ ___rho_7__post ≤ X₂₀ ∧ X₂₁ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₂₁ ∧ X₂₂ ≤ ___rho_99__post ∧ ___rho_99__post ≤ X₂₂ ∧ X₂₃ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₂₃ ∧ X₂₄ ≤ a11_post ∧ a11_post ≤ X₂₄ ∧ X₂₅ ≤ a1818_post ∧ a1818_post ≤ X₂₅ ∧ X₂₆ ≤ a2525_post ∧ a2525_post ≤ X₂₆ ∧ X₂₇ ≤ a2828_post ∧ a2828_post ≤ X₂₇ ∧ X₂₈ ≤ a3131_post ∧ a3131_post ≤ X₂₈ ∧ X₂₉ ≤ a3232_post ∧ a3232_post ≤ X₂₉ ∧ X₃₀ ≤ a3434_post ∧ a3434_post ≤ X₃₀ ∧ X₃₁ ≤ a3737_post ∧ a3737_post ≤ X₃₁ ∧ X₃₂ ≤ a3838_post ∧ a3838_post ≤ X₃₂ ∧ X₃₃ ≤ a4343_post ∧ a4343_post ≤ X₃₃ ∧ X₃₄ ≤ a4545_post ∧ a4545_post ≤ X₃₄ ∧ X₃₅ ≤ a4646_post ∧ a4646_post ≤ X₃₅ ∧ X₃₆ ≤ a77_post ∧ a77_post ≤ X₃₆ ∧ X₃₇ ≤ b22_post ∧ b22_post ≤ X₃₇ ∧ X₃₈ ≤ b2626_post ∧ b2626_post ≤ X₃₈ ∧ X₃₉ ≤ b2929_post ∧ b2929_post ≤ X₃₉ ∧ X₄₀ ≤ b3333_post ∧ b3333_post ≤ X₄₀ ∧ X₄₁ ≤ b3535_post ∧ b3535_post ≤ X₄₁ ∧ X₄₃ ≤ i___01313_post ∧ i___01313_post ≤ X₄₃ ∧ X₄₄ ≤ i___01717_post ∧ i___01717_post ≤ X₄₄ ∧ X₄₅ ≤ i___02020_post ∧ i___02020_post ≤ X₄₅ ∧ X₄₆ ≤ i___02424_post ∧ i___02424_post ≤ X₄₆ ∧ X₄₇ ≤ i___04040_post ∧ i___04040_post ≤ X₄₇ ∧ X₄₈ ≤ i___04848_post ∧ i___04848_post ≤ X₄₈ ∧ X₄₉ ≤ i___099_post ∧ i___099_post ≤ X₄₉ ∧ X₄₂ ≤ i_post ∧ i_post ≤ X₄₂ ∧ X₅₀ ≤ k1_post ∧ k1_post ≤ X₅₀ ∧ X₅₁ ≤ k2_post ∧ k2_post ≤ X₅₁ ∧ X₅₂ ≤ k3_post ∧ k3_post ≤ X₅₂ ∧ X₅₃ ≤ k4_post ∧ k4_post ≤ X₅₃ ∧ X₅₄ ≤ k5_post ∧ k5_post ≤ X₅₄ ∧ X₅₅ ≤ keA_post ∧ keA_post ≤ X₅₅ ∧ X₅₆ ≤ keR_post ∧ keR_post ≤ X₅₆ ∧ X₅₇ ≤ ntStatus_post ∧ ntStatus_post ≤ X₅₇ ∧ X₅₈ ≤ pIrb_post ∧ pIrb_post ≤ X₅₈ ∧ X₅₉ ≤ prevCancel_post ∧ prevCancel_post ≤ X₅₉ ∧ X₆₀ ≤ ret_ExAllocatePool3030_post ∧ ret_ExAllocatePool3030_post ≤ X₆₀ ∧ X₆₁ ≤ ret_IoAllocateIrp2727_post ∧ ret_IoAllocateIrp2727_post ≤ X₆₁ ∧ X₆₂ ≤ ret_IoSetCancelRoutine4444_post ∧ ret_IoSetCancelRoutine4444_post ≤ X₆₂ ∧ X₆₃ ≤ ret_IoSetDeviceInterfaceState44_post ∧ ret_IoSetDeviceInterfaceState44_post ≤ X₆₃ ∧ X₆₄ ≤ ret_t1394Diag_PnpStopDevice33_post ∧ ret_t1394Diag_PnpStopDevice33_post ≤ X₆₄ ∧ X₆₅ ≤ ret_t1394_SubmitIrpSynch3636_post ∧ ret_t1394_SubmitIrpSynch3636_post ≤ X₆₅
  t₃₈: l16(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅, X₂₆, X₂₇, X₂₈, X₂₉, X₃₀, X₃₁, X₃₂, X₃₃, X₃₄, X₃₅, X₃₆, X₃₇, X₃₈, X₃₉, X₄₀, X₄₁, X₄₂, X₄₃, X₄₄, X₄₅, X₄₆, X₄₇, X₄₈, X₄₉, X₅₀, X₅₁, X₅₂, X₅₃, X₅₄, X₅₅, X₅₆, X₅₇, X₅₈, X₅₉, X₆₀, X₆₁, X₆₂, X₆₃, X₆₄, X₆₅) → l8(AsyncAddressData_post, BusResetIrp_post, CromData_post, DeviceObject_post, Irp_post, Irql_post, IsochDetachData_post, IsochResourceData_post, ResourceIrp_post, StackSize_post, ___rho_10__post, ___rho_11__post, ___rho_12__post, ___rho_13__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_6__post, ___rho_7__post, ___rho_8__post, ___rho_99__post, ___rho_9__post, a11_post, a1818_post, a2525_post, a2828_post, a3131_post, a3232_post, a3434_post, a3737_post, a3838_post, a4343_post, a4545_post, a4646_post, a77_post, b22_post, b2626_post, b2929_post, b3333_post, b3535_post, i_post, i___01313_post, i___01717_post, i___02020_post, i___02424_post, i___04040_post, i___04848_post, i___099_post, k1_post, k2_post, k3_post, k4_post, k5_post, keA_post, keR_post, ntStatus_post, pIrb_post, prevCancel_post, ret_ExAllocatePool3030_post, ret_IoAllocateIrp2727_post, ret_IoSetCancelRoutine4444_post, ret_IoSetDeviceInterfaceState44_post, ret_t1394Diag_PnpStopDevice33_post, ret_t1394_SubmitIrpSynch3636_post) :|: X₀ ≤ AsyncAddressData_post ∧ AsyncAddressData_post ≤ X₀ ∧ X₁ ≤ BusResetIrp_post ∧ BusResetIrp_post ≤ X₁ ∧ X₂ ≤ CromData_post ∧ CromData_post ≤ X₂ ∧ X₃ ≤ DeviceObject_post ∧ DeviceObject_post ≤ X₃ ∧ X₄ ≤ Irp_post ∧ Irp_post ≤ X₄ ∧ X₅ ≤ Irql_post ∧ Irql_post ≤ X₅ ∧ X₆ ≤ IsochDetachData_post ∧ IsochDetachData_post ≤ X₆ ∧ X₇ ≤ IsochResourceData_post ∧ IsochResourceData_post ≤ X₇ ∧ X₈ ≤ ResourceIrp_post ∧ ResourceIrp_post ≤ X₈ ∧ X₉ ≤ StackSize_post ∧ StackSize_post ≤ X₉ ∧ X₁₀ ≤ ___rho_10__post ∧ ___rho_10__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_11__post ∧ ___rho_11__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_12__post ∧ ___rho_12__post ≤ X₁₂ ∧ X₁₃ ≤ ___rho_13__post ∧ ___rho_13__post ≤ X₁₃ ∧ X₁₄ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₁₄ ∧ X₁₅ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₁₅ ∧ X₁₆ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₁₆ ∧ X₁₇ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₁₇ ∧ X₁₈ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₈ ∧ X₁₉ ≤ ___rho_6__post ∧ ___rho_6__post ≤ X₁₉ ∧ X₂₀ ≤ ___rho_7__post ∧ ___rho_7__post ≤ X₂₀ ∧ X₂₁ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₂₁ ∧ X₂₂ ≤ ___rho_99__post ∧ ___rho_99__post ≤ X₂₂ ∧ X₂₃ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₂₃ ∧ X₂₄ ≤ a11_post ∧ a11_post ≤ X₂₄ ∧ X₂₅ ≤ a1818_post ∧ a1818_post ≤ X₂₅ ∧ X₂₆ ≤ a2525_post ∧ a2525_post ≤ X₂₆ ∧ X₂₇ ≤ a2828_post ∧ a2828_post ≤ X₂₇ ∧ X₂₈ ≤ a3131_post ∧ a3131_post ≤ X₂₈ ∧ X₂₉ ≤ a3232_post ∧ a3232_post ≤ X₂₉ ∧ X₃₀ ≤ a3434_post ∧ a3434_post ≤ X₃₀ ∧ X₃₁ ≤ a3737_post ∧ a3737_post ≤ X₃₁ ∧ X₃₂ ≤ a3838_post ∧ a3838_post ≤ X₃₂ ∧ X₃₃ ≤ a4343_post ∧ a4343_post ≤ X₃₃ ∧ X₃₄ ≤ a4545_post ∧ a4545_post ≤ X₃₄ ∧ X₃₅ ≤ a4646_post ∧ a4646_post ≤ X₃₅ ∧ X₃₆ ≤ a77_post ∧ a77_post ≤ X₃₆ ∧ X₃₇ ≤ b22_post ∧ b22_post ≤ X₃₇ ∧ X₃₈ ≤ b2626_post ∧ b2626_post ≤ X₃₈ ∧ X₃₉ ≤ b2929_post ∧ b2929_post ≤ X₃₉ ∧ X₄₀ ≤ b3333_post ∧ b3333_post ≤ X₄₀ ∧ X₄₁ ≤ b3535_post ∧ b3535_post ≤ X₄₁ ∧ X₄₃ ≤ i___01313_post ∧ i___01313_post ≤ X₄₃ ∧ X₄₄ ≤ i___01717_post ∧ i___01717_post ≤ X₄₄ ∧ X₄₅ ≤ i___02020_post ∧ i___02020_post ≤ X₄₅ ∧ X₄₆ ≤ i___02424_post ∧ i___02424_post ≤ X₄₆ ∧ X₄₇ ≤ i___04040_post ∧ i___04040_post ≤ X₄₇ ∧ X₄₈ ≤ i___04848_post ∧ i___04848_post ≤ X₄₈ ∧ X₄₉ ≤ i___099_post ∧ i___099_post ≤ X₄₉ ∧ X₄₂ ≤ i_post ∧ i_post ≤ X₄₂ ∧ X₅₀ ≤ k1_post ∧ k1_post ≤ X₅₀ ∧ X₅₁ ≤ k2_post ∧ k2_post ≤ X₅₁ ∧ X₅₂ ≤ k3_post ∧ k3_post ≤ X₅₂ ∧ X₅₃ ≤ k4_post ∧ k4_post ≤ X₅₃ ∧ X₅₄ ≤ k5_post ∧ k5_post ≤ X₅₄ ∧ X₅₅ ≤ keA_post ∧ keA_post ≤ X₅₅ ∧ X₅₆ ≤ keR_post ∧ keR_post ≤ X₅₆ ∧ X₅₇ ≤ ntStatus_post ∧ ntStatus_post ≤ X₅₇ ∧ X₅₈ ≤ pIrb_post ∧ pIrb_post ≤ X₅₈ ∧ X₅₉ ≤ prevCancel_post ∧ prevCancel_post ≤ X₅₉ ∧ X₆₀ ≤ ret_ExAllocatePool3030_post ∧ ret_ExAllocatePool3030_post ≤ X₆₀ ∧ X₆₁ ≤ ret_IoAllocateIrp2727_post ∧ ret_IoAllocateIrp2727_post ≤ X₆₁ ∧ X₆₂ ≤ ret_IoSetCancelRoutine4444_post ∧ ret_IoSetCancelRoutine4444_post ≤ X₆₂ ∧ X₆₃ ≤ ret_IoSetDeviceInterfaceState44_post ∧ ret_IoSetDeviceInterfaceState44_post ≤ X₆₃ ∧ X₆₄ ≤ ret_t1394Diag_PnpStopDevice33_post ∧ ret_t1394Diag_PnpStopDevice33_post ≤ X₆₄ ∧ X₆₅ ≤ ret_t1394_SubmitIrpSynch3636_post ∧ ret_t1394_SubmitIrpSynch3636_post ≤ X₆₅ ∧ 0 ≤ X₈ ∧ X₈ ≤ 0
  t₄₀: l17(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅, X₂₆, X₂₇, X₂₈, X₂₉, X₃₀, X₃₁, X₃₂, X₃₃, X₃₄, X₃₅, X₃₆, X₃₇, X₃₈, X₃₉, X₄₀, X₄₁, X₄₂, X₄₃, X₄₄, X₄₅, X₄₆, X₄₇, X₄₈, X₄₉, X₅₀, X₅₁, X₅₂, X₅₃, X₅₄, X₅₅, X₅₆, X₅₇, X₅₈, X₅₉, X₆₀, X₆₁, X₆₂, X₆₃, X₆₄, X₆₅) → l16(AsyncAddressData_post, BusResetIrp_post, CromData_post, DeviceObject_post, Irp_post, Irql_post, IsochDetachData_post, IsochResourceData_post, ResourceIrp_post, StackSize_post, ___rho_10__post, ___rho_11__post, ___rho_12__post, ___rho_13__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_6__post, ___rho_7__post, ___rho_8__post, ___rho_99__post, ___rho_9__post, a11_post, a1818_post, a2525_post, a2828_post, a3131_post, a3232_post, a3434_post, a3737_post, a3838_post, a4343_post, a4545_post, a4646_post, a77_post, b22_post, b2626_post, b2929_post, b3333_post, b3535_post, i_post, i___01313_post, i___01717_post, i___02020_post, i___02424_post, i___04040_post, i___04848_post, i___099_post, k1_post, k2_post, k3_post, k4_post, k5_post, keA_post, keR_post, ntStatus_post, pIrb_post, prevCancel_post, ret_ExAllocatePool3030_post, ret_IoAllocateIrp2727_post, ret_IoSetCancelRoutine4444_post, ret_IoSetDeviceInterfaceState44_post, ret_t1394Diag_PnpStopDevice33_post, ret_t1394_SubmitIrpSynch3636_post) :|: 0 ≤ 0 ∧ 1 ≤ X₇ ∧ X₀ ≤ AsyncAddressData_post ∧ AsyncAddressData_post ≤ X₀ ∧ X₁ ≤ BusResetIrp_post ∧ BusResetIrp_post ≤ X₁ ∧ X₂ ≤ CromData_post ∧ CromData_post ≤ X₂ ∧ X₃ ≤ DeviceObject_post ∧ DeviceObject_post ≤ X₃ ∧ X₄ ≤ Irp_post ∧ Irp_post ≤ X₄ ∧ X₅ ≤ Irql_post ∧ Irql_post ≤ X₅ ∧ X₆ ≤ IsochDetachData_post ∧ IsochDetachData_post ≤ X₆ ∧ X₇ ≤ IsochResourceData_post ∧ IsochResourceData_post ≤ X₇ ∧ ret_IoAllocateIrp2727_post ≤ ResourceIrp_post ∧ ResourceIrp_post ≤ ret_IoAllocateIrp2727_post ∧ a2525_post ≤ StackSize_post ∧ StackSize_post ≤ a2525_post ∧ X₁₀ ≤ ___rho_10__post ∧ ___rho_10__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_11__post ∧ ___rho_11__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_12__post ∧ ___rho_12__post ≤ X₁₂ ∧ X₁₃ ≤ ___rho_13__post ∧ ___rho_13__post ≤ X₁₃ ∧ X₁₄ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₁₄ ∧ X₁₅ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₁₅ ∧ X₁₆ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₁₆ ∧ X₁₇ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₁₇ ∧ X₁₈ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₈ ∧ X₁₉ ≤ ___rho_6__post ∧ ___rho_6__post ≤ X₁₉ ∧ X₂₀ ≤ ___rho_7__post ∧ ___rho_7__post ≤ X₂₀ ∧ X₂₁ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₂₁ ∧ ret_IoAllocateIrp2727_post ≤ ___rho_99__post ∧ ___rho_99__post ≤ ret_IoAllocateIrp2727_post ∧ X₂₃ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₂₃ ∧ X₂₄ ≤ a11_post ∧ a11_post ≤ X₂₄ ∧ X₂₅ ≤ a1818_post ∧ a1818_post ≤ X₂₅ ∧ X₂₇ ≤ a2828_post ∧ a2828_post ≤ X₂₇ ∧ X₂₈ ≤ a3131_post ∧ a3131_post ≤ X₂₈ ∧ X₂₉ ≤ a3232_post ∧ a3232_post ≤ X₂₉ ∧ X₃₀ ≤ a3434_post ∧ a3434_post ≤ X₃₀ ∧ X₃₁ ≤ a3737_post ∧ a3737_post ≤ X₃₁ ∧ X₃₂ ≤ a3838_post ∧ a3838_post ≤ X₃₂ ∧ X₃₃ ≤ a4343_post ∧ a4343_post ≤ X₃₃ ∧ X₃₄ ≤ a4545_post ∧ a4545_post ≤ X₃₄ ∧ X₃₅ ≤ a4646_post ∧ a4646_post ≤ X₃₅ ∧ X₃₆ ≤ a77_post ∧ a77_post ≤ X₃₆ ∧ X₃₇ ≤ b22_post ∧ b22_post ≤ X₃₇ ∧ 0 ≤ b2626_post ∧ b2626_post ≤ 0 ∧ X₃₉ ≤ b2929_post ∧ b2929_post ≤ X₃₉ ∧ X₄₀ ≤ b3333_post ∧ b3333_post ≤ X₄₀ ∧ X₄₁ ≤ b3535_post ∧ b3535_post ≤ X₄₁ ∧ X₄₃ ≤ i___01313_post ∧ i___01313_post ≤ X₄₃ ∧ X₄₄ ≤ i___01717_post ∧ i___01717_post ≤ X₄₄ ∧ X₄₅ ≤ i___02020_post ∧ i___02020_post ≤ X₄₅ ∧ X₄₆ ≤ i___02424_post ∧ i___02424_post ≤ X₄₆ ∧ X₄₇ ≤ i___04040_post ∧ i___04040_post ≤ X₄₇ ∧ X₄₈ ≤ i___04848_post ∧ i___04848_post ≤ X₄₈ ∧ X₄₉ ≤ i___099_post ∧ i___099_post ≤ X₄₉ ∧ X₄₂ ≤ i_post ∧ i_post ≤ X₄₂ ∧ X₅₀ ≤ k1_post ∧ k1_post ≤ X₅₀ ∧ X₅₁ ≤ k2_post ∧ k2_post ≤ X₅₁ ∧ X₅₂ ≤ k3_post ∧ k3_post ≤ X₅₂ ∧ X₅₃ ≤ k4_post ∧ k4_post ≤ X₅₃ ∧ X₅₄ ≤ k5_post ∧ k5_post ≤ X₅₄ ∧ X₅₅ ≤ keA_post ∧ keA_post ≤ X₅₅ ∧ X₅₆ ≤ keR_post ∧ keR_post ≤ X₅₆ ∧ X₅₇ ≤ ntStatus_post ∧ ntStatus_post ≤ X₅₇ ∧ X₅₉ ≤ prevCancel_post ∧ prevCancel_post ≤ X₅₉ ∧ X₆₀ ≤ ret_ExAllocatePool3030_post ∧ ret_ExAllocatePool3030_post ≤ X₆₀ ∧ X₆₂ ≤ ret_IoSetCancelRoutine4444_post ∧ ret_IoSetCancelRoutine4444_post ≤ X₆₂ ∧ X₆₃ ≤ ret_IoSetDeviceInterfaceState44_post ∧ ret_IoSetDeviceInterfaceState44_post ≤ X₆₃ ∧ X₆₄ ≤ ret_t1394Diag_PnpStopDevice33_post ∧ ret_t1394Diag_PnpStopDevice33_post ≤ X₆₄ ∧ X₆₅ ≤ ret_t1394_SubmitIrpSynch3636_post ∧ ret_t1394_SubmitIrpSynch3636_post ≤ X₆₅
  t₃₉: l17(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅, X₂₆, X₂₇, X₂₈, X₂₉, X₃₀, X₃₁, X₃₂, X₃₃, X₃₄, X₃₅, X₃₆, X₃₇, X₃₈, X₃₉, X₄₀, X₄₁, X₄₂, X₄₃, X₄₄, X₄₅, X₄₆, X₄₇, X₄₈, X₄₉, X₅₀, X₅₁, X₅₂, X₅₃, X₅₄, X₅₅, X₅₆, X₅₇, X₅₈, X₅₉, X₆₀, X₆₁, X₆₂, X₆₃, X₆₄, X₆₅) → l8(AsyncAddressData_post, BusResetIrp_post, CromData_post, DeviceObject_post, Irp_post, Irql_post, IsochDetachData_post, IsochResourceData_post, ResourceIrp_post, StackSize_post, ___rho_10__post, ___rho_11__post, ___rho_12__post, ___rho_13__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_6__post, ___rho_7__post, ___rho_8__post, ___rho_99__post, ___rho_9__post, a11_post, a1818_post, a2525_post, a2828_post, a3131_post, a3232_post, a3434_post, a3737_post, a3838_post, a4343_post, a4545_post, a4646_post, a77_post, b22_post, b2626_post, b2929_post, b3333_post, b3535_post, i_post, i___01313_post, i___01717_post, i___02020_post, i___02424_post, i___04040_post, i___04848_post, i___099_post, k1_post, k2_post, k3_post, k4_post, k5_post, keA_post, keR_post, ntStatus_post, pIrb_post, prevCancel_post, ret_ExAllocatePool3030_post, ret_IoAllocateIrp2727_post, ret_IoSetCancelRoutine4444_post, ret_IoSetDeviceInterfaceState44_post, ret_t1394Diag_PnpStopDevice33_post, ret_t1394_SubmitIrpSynch3636_post) :|: X₀ ≤ AsyncAddressData_post ∧ AsyncAddressData_post ≤ X₀ ∧ X₁ ≤ BusResetIrp_post ∧ BusResetIrp_post ≤ X₁ ∧ X₂ ≤ CromData_post ∧ CromData_post ≤ X₂ ∧ X₃ ≤ DeviceObject_post ∧ DeviceObject_post ≤ X₃ ∧ X₄ ≤ Irp_post ∧ Irp_post ≤ X₄ ∧ X₅ ≤ Irql_post ∧ Irql_post ≤ X₅ ∧ X₆ ≤ IsochDetachData_post ∧ IsochDetachData_post ≤ X₆ ∧ X₇ ≤ IsochResourceData_post ∧ IsochResourceData_post ≤ X₇ ∧ X₈ ≤ ResourceIrp_post ∧ ResourceIrp_post ≤ X₈ ∧ X₉ ≤ StackSize_post ∧ StackSize_post ≤ X₉ ∧ X₁₀ ≤ ___rho_10__post ∧ ___rho_10__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_11__post ∧ ___rho_11__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_12__post ∧ ___rho_12__post ≤ X₁₂ ∧ X₁₃ ≤ ___rho_13__post ∧ ___rho_13__post ≤ X₁₃ ∧ X₁₄ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₁₄ ∧ X₁₅ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₁₅ ∧ X₁₆ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₁₆ ∧ X₁₇ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₁₇ ∧ X₁₈ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₈ ∧ X₁₉ ≤ ___rho_6__post ∧ ___rho_6__post ≤ X₁₉ ∧ X₂₀ ≤ ___rho_7__post ∧ ___rho_7__post ≤ X₂₀ ∧ X₂₁ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₂₁ ∧ X₂₂ ≤ ___rho_99__post ∧ ___rho_99__post ≤ X₂₂ ∧ X₂₃ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₂₃ ∧ X₂₄ ≤ a11_post ∧ a11_post ≤ X₂₄ ∧ X₂₅ ≤ a1818_post ∧ a1818_post ≤ X₂₅ ∧ X₂₆ ≤ a2525_post ∧ a2525_post ≤ X₂₆ ∧ X₂₇ ≤ a2828_post ∧ a2828_post ≤ X₂₇ ∧ X₂₈ ≤ a3131_post ∧ a3131_post ≤ X₂₈ ∧ X₂₉ ≤ a3232_post ∧ a3232_post ≤ X₂₉ ∧ X₃₀ ≤ a3434_post ∧ a3434_post ≤ X₃₀ ∧ X₃₁ ≤ a3737_post ∧ a3737_post ≤ X₃₁ ∧ X₃₂ ≤ a3838_post ∧ a3838_post ≤ X₃₂ ∧ X₃₃ ≤ a4343_post ∧ a4343_post ≤ X₃₃ ∧ X₃₄ ≤ a4545_post ∧ a4545_post ≤ X₃₄ ∧ X₃₅ ≤ a4646_post ∧ a4646_post ≤ X₃₅ ∧ X₃₆ ≤ a77_post ∧ a77_post ≤ X₃₆ ∧ X₃₇ ≤ b22_post ∧ b22_post ≤ X₃₇ ∧ X₃₈ ≤ b2626_post ∧ b2626_post ≤ X₃₈ ∧ X₃₉ ≤ b2929_post ∧ b2929_post ≤ X₃₉ ∧ X₄₀ ≤ b3333_post ∧ b3333_post ≤ X₄₀ ∧ X₄₁ ≤ b3535_post ∧ b3535_post ≤ X₄₁ ∧ X₄₃ ≤ i___01313_post ∧ i___01313_post ≤ X₄₃ ∧ X₄₄ ≤ i___01717_post ∧ i___01717_post ≤ X₄₄ ∧ X₄₅ ≤ i___02020_post ∧ i___02020_post ≤ X₄₅ ∧ X₄₆ ≤ i___02424_post ∧ i___02424_post ≤ X₄₆ ∧ X₄₇ ≤ i___04040_post ∧ i___04040_post ≤ X₄₇ ∧ X₄₈ ≤ i___04848_post ∧ i___04848_post ≤ X₄₈ ∧ X₄₉ ≤ i___099_post ∧ i___099_post ≤ X₄₉ ∧ X₄₂ ≤ i_post ∧ i_post ≤ X₄₂ ∧ X₅₀ ≤ k1_post ∧ k1_post ≤ X₅₀ ∧ X₅₁ ≤ k2_post ∧ k2_post ≤ X₅₁ ∧ X₅₂ ≤ k3_post ∧ k3_post ≤ X₅₂ ∧ X₅₃ ≤ k4_post ∧ k4_post ≤ X₅₃ ∧ X₅₄ ≤ k5_post ∧ k5_post ≤ X₅₄ ∧ X₅₅ ≤ keA_post ∧ keA_post ≤ X₅₅ ∧ X₅₆ ≤ keR_post ∧ keR_post ≤ X₅₆ ∧ X₅₇ ≤ ntStatus_post ∧ ntStatus_post ≤ X₅₇ ∧ X₅₈ ≤ pIrb_post ∧ pIrb_post ≤ X₅₈ ∧ X₅₉ ≤ prevCancel_post ∧ prevCancel_post ≤ X₅₉ ∧ X₆₀ ≤ ret_ExAllocatePool3030_post ∧ ret_ExAllocatePool3030_post ≤ X₆₀ ∧ X₆₁ ≤ ret_IoAllocateIrp2727_post ∧ ret_IoAllocateIrp2727_post ≤ X₆₁ ∧ X₆₂ ≤ ret_IoSetCancelRoutine4444_post ∧ ret_IoSetCancelRoutine4444_post ≤ X₆₂ ∧ X₆₃ ≤ ret_IoSetDeviceInterfaceState44_post ∧ ret_IoSetDeviceInterfaceState44_post ≤ X₆₃ ∧ X₆₄ ≤ ret_t1394Diag_PnpStopDevice33_post ∧ ret_t1394Diag_PnpStopDevice33_post ≤ X₆₄ ∧ X₆₅ ≤ ret_t1394_SubmitIrpSynch3636_post ∧ ret_t1394_SubmitIrpSynch3636_post ≤ X₆₅ ∧ X₇ ≤ 0
  t₂₆: l18(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅, X₂₆, X₂₇, X₂₈, X₂₉, X₃₀, X₃₁, X₃₂, X₃₃, X₃₄, X₃₅, X₃₆, X₃₇, X₃₈, X₃₉, X₄₀, X₄₁, X₄₂, X₄₃, X₄₄, X₄₅, X₄₆, X₄₇, X₄₈, X₄₉, X₅₀, X₅₁, X₅₂, X₅₃, X₅₄, X₅₅, X₅₆, X₅₇, X₅₈, X₅₉, X₆₀, X₆₁, X₆₂, X₆₃, X₆₄, X₆₅) → l20(AsyncAddressData_post, BusResetIrp_post, CromData_post, DeviceObject_post, Irp_post, Irql_post, IsochDetachData_post, IsochResourceData_post, ResourceIrp_post, StackSize_post, ___rho_10__post, ___rho_11__post, ___rho_12__post, ___rho_13__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_6__post, ___rho_7__post, ___rho_8__post, ___rho_99__post, ___rho_9__post, a11_post, a1818_post, a2525_post, a2828_post, a3131_post, a3232_post, a3434_post, a3737_post, a3838_post, a4343_post, a4545_post, a4646_post, a77_post, b22_post, b2626_post, b2929_post, b3333_post, b3535_post, i_post, i___01313_post, i___01717_post, i___02020_post, i___02424_post, i___04040_post, i___04848_post, i___099_post, k1_post, k2_post, k3_post, k4_post, k5_post, keA_post, keR_post, ntStatus_post, pIrb_post, prevCancel_post, ret_ExAllocatePool3030_post, ret_IoAllocateIrp2727_post, ret_IoSetCancelRoutine4444_post, ret_IoSetDeviceInterfaceState44_post, ret_t1394Diag_PnpStopDevice33_post, ret_t1394_SubmitIrpSynch3636_post) :|: X₀ ≤ AsyncAddressData_post ∧ AsyncAddressData_post ≤ X₀ ∧ X₁ ≤ BusResetIrp_post ∧ BusResetIrp_post ≤ X₁ ∧ X₂ ≤ CromData_post ∧ CromData_post ≤ X₂ ∧ X₃ ≤ DeviceObject_post ∧ DeviceObject_post ≤ X₃ ∧ X₄ ≤ Irp_post ∧ Irp_post ≤ X₄ ∧ X₅ ≤ Irql_post ∧ Irql_post ≤ X₅ ∧ X₆ ≤ IsochDetachData_post ∧ IsochDetachData_post ≤ X₆ ∧ X₇ ≤ IsochResourceData_post ∧ IsochResourceData_post ≤ X₇ ∧ X₈ ≤ ResourceIrp_post ∧ ResourceIrp_post ≤ X₈ ∧ X₉ ≤ StackSize_post ∧ StackSize_post ≤ X₉ ∧ X₁₀ ≤ ___rho_10__post ∧ ___rho_10__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_11__post ∧ ___rho_11__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_12__post ∧ ___rho_12__post ≤ X₁₂ ∧ X₁₃ ≤ ___rho_13__post ∧ ___rho_13__post ≤ X₁₃ ∧ X₁₄ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₁₄ ∧ X₁₅ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₁₅ ∧ X₁₆ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₁₆ ∧ X₁₇ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₁₇ ∧ X₁₈ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₈ ∧ X₁₉ ≤ ___rho_6__post ∧ ___rho_6__post ≤ X₁₉ ∧ X₂₀ ≤ ___rho_7__post ∧ ___rho_7__post ≤ X₂₀ ∧ X₂₁ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₂₁ ∧ X₂₂ ≤ ___rho_99__post ∧ ___rho_99__post ≤ X₂₂ ∧ X₂₃ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₂₃ ∧ X₂₄ ≤ a11_post ∧ a11_post ≤ X₂₄ ∧ X₂₅ ≤ a1818_post ∧ a1818_post ≤ X₂₅ ∧ X₂₆ ≤ a2525_post ∧ a2525_post ≤ X₂₆ ∧ X₂₇ ≤ a2828_post ∧ a2828_post ≤ X₂₇ ∧ X₂₈ ≤ a3131_post ∧ a3131_post ≤ X₂₈ ∧ X₂₉ ≤ a3232_post ∧ a3232_post ≤ X₂₉ ∧ X₃₀ ≤ a3434_post ∧ a3434_post ≤ X₃₀ ∧ X₃₁ ≤ a3737_post ∧ a3737_post ≤ X₃₁ ∧ X₃₂ ≤ a3838_post ∧ a3838_post ≤ X₃₂ ∧ X₃₃ ≤ a4343_post ∧ a4343_post ≤ X₃₃ ∧ X₃₄ ≤ a4545_post ∧ a4545_post ≤ X₃₄ ∧ X₃₅ ≤ a4646_post ∧ a4646_post ≤ X₃₅ ∧ X₃₆ ≤ a77_post ∧ a77_post ≤ X₃₆ ∧ X₃₇ ≤ b22_post ∧ b22_post ≤ X₃₇ ∧ X₃₈ ≤ b2626_post ∧ b2626_post ≤ X₃₈ ∧ X₃₉ ≤ b2929_post ∧ b2929_post ≤ X₃₉ ∧ X₄₀ ≤ b3333_post ∧ b3333_post ≤ X₄₀ ∧ X₄₁ ≤ b3535_post ∧ b3535_post ≤ X₄₁ ∧ X₄₃ ≤ i___01313_post ∧ i___01313_post ≤ X₄₃ ∧ X₄₄ ≤ i___01717_post ∧ i___01717_post ≤ X₄₄ ∧ X₄₅ ≤ i___02020_post ∧ i___02020_post ≤ X₄₅ ∧ X₄₆ ≤ i___02424_post ∧ i___02424_post ≤ X₄₆ ∧ X₄₇ ≤ i___04040_post ∧ i___04040_post ≤ X₄₇ ∧ X₄₈ ≤ i___04848_post ∧ i___04848_post ≤ X₄₈ ∧ X₄₉ ≤ i___099_post ∧ i___099_post ≤ X₄₉ ∧ X₄₂ ≤ i_post ∧ i_post ≤ X₄₂ ∧ X₅₀ ≤ k1_post ∧ k1_post ≤ X₅₀ ∧ X₅₁ ≤ k2_post ∧ k2_post ≤ X₅₁ ∧ X₅₂ ≤ k3_post ∧ k3_post ≤ X₅₂ ∧ X₅₃ ≤ k4_post ∧ k4_post ≤ X₅₃ ∧ X₅₄ ≤ k5_post ∧ k5_post ≤ X₅₄ ∧ X₅₅ ≤ keA_post ∧ keA_post ≤ X₅₅ ∧ X₅₆ ≤ keR_post ∧ keR_post ≤ X₅₆ ∧ X₅₇ ≤ ntStatus_post ∧ ntStatus_post ≤ X₅₇ ∧ X₅₈ ≤ pIrb_post ∧ pIrb_post ≤ X₅₈ ∧ X₅₉ ≤ prevCancel_post ∧ prevCancel_post ≤ X₅₉ ∧ X₆₀ ≤ ret_ExAllocatePool3030_post ∧ ret_ExAllocatePool3030_post ≤ X₆₀ ∧ X₆₁ ≤ ret_IoAllocateIrp2727_post ∧ ret_IoAllocateIrp2727_post ≤ X₆₁ ∧ X₆₂ ≤ ret_IoSetCancelRoutine4444_post ∧ ret_IoSetCancelRoutine4444_post ≤ X₆₂ ∧ X₆₃ ≤ ret_IoSetDeviceInterfaceState44_post ∧ ret_IoSetDeviceInterfaceState44_post ≤ X₆₃ ∧ X₆₄ ≤ ret_t1394Diag_PnpStopDevice33_post ∧ ret_t1394Diag_PnpStopDevice33_post ≤ X₆₄ ∧ X₆₅ ≤ ret_t1394_SubmitIrpSynch3636_post ∧ ret_t1394_SubmitIrpSynch3636_post ≤ X₆₅
  t₂₃: l19(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅, X₂₆, X₂₇, X₂₈, X₂₉, X₃₀, X₃₁, X₃₂, X₃₃, X₃₄, X₃₅, X₃₆, X₃₇, X₃₈, X₃₉, X₄₀, X₄₁, X₄₂, X₄₃, X₄₄, X₄₅, X₄₆, X₄₇, X₄₈, X₄₉, X₅₀, X₅₁, X₅₂, X₅₃, X₅₄, X₅₅, X₅₆, X₅₇, X₅₈, X₅₉, X₆₀, X₆₁, X₆₂, X₆₃, X₆₄, X₆₅) → l13(AsyncAddressData_post, BusResetIrp_post, CromData_post, DeviceObject_post, Irp_post, Irql_post, IsochDetachData_post, IsochResourceData_post, ResourceIrp_post, StackSize_post, ___rho_10__post, ___rho_11__post, ___rho_12__post, ___rho_13__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_6__post, ___rho_7__post, ___rho_8__post, ___rho_99__post, ___rho_9__post, a11_post, a1818_post, a2525_post, a2828_post, a3131_post, a3232_post, a3434_post, a3737_post, a3838_post, a4343_post, a4545_post, a4646_post, a77_post, b22_post, b2626_post, b2929_post, b3333_post, b3535_post, i_post, i___01313_post, i___01717_post, i___02020_post, i___02424_post, i___04040_post, i___04848_post, i___099_post, k1_post, k2_post, k3_post, k4_post, k5_post, keA_post, keR_post, ntStatus_post, pIrb_post, prevCancel_post, ret_ExAllocatePool3030_post, ret_IoAllocateIrp2727_post, ret_IoSetCancelRoutine4444_post, ret_IoSetDeviceInterfaceState44_post, ret_t1394Diag_PnpStopDevice33_post, ret_t1394_SubmitIrpSynch3636_post) :|: 0 ≤ 0 ∧ 1 ≤ X₂ ∧ X₀ ≤ AsyncAddressData_post ∧ AsyncAddressData_post ≤ X₀ ∧ X₁ ≤ BusResetIrp_post ∧ BusResetIrp_post ≤ X₁ ∧ X₂ ≤ CromData_post ∧ CromData_post ≤ X₂ ∧ X₃ ≤ DeviceObject_post ∧ DeviceObject_post ≤ X₃ ∧ X₄ ≤ Irp_post ∧ Irp_post ≤ X₄ ∧ X₅ ≤ Irql_post ∧ Irql_post ≤ X₅ ∧ X₆ ≤ IsochDetachData_post ∧ IsochDetachData_post ≤ X₆ ∧ X₇ ≤ IsochResourceData_post ∧ IsochResourceData_post ≤ X₇ ∧ X₈ ≤ ResourceIrp_post ∧ ResourceIrp_post ≤ X₈ ∧ X₉ ≤ StackSize_post ∧ StackSize_post ≤ X₉ ∧ X₁₀ ≤ ___rho_10__post ∧ ___rho_10__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_11__post ∧ ___rho_11__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_12__post ∧ ___rho_12__post ≤ X₁₂ ∧ X₁₃ ≤ ___rho_13__post ∧ ___rho_13__post ≤ X₁₃ ∧ X₁₄ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₁₄ ∧ X₁₅ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₁₅ ∧ X₁₆ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₁₆ ∧ X₁₈ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₈ ∧ X₁₉ ≤ ___rho_6__post ∧ ___rho_6__post ≤ X₁₉ ∧ X₂₀ ≤ ___rho_7__post ∧ ___rho_7__post ≤ X₂₀ ∧ X₂₁ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₂₁ ∧ X₂₂ ≤ ___rho_99__post ∧ ___rho_99__post ≤ X₂₂ ∧ X₂₃ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₂₃ ∧ X₂₄ ≤ a11_post ∧ a11_post ≤ X₂₄ ∧ X₂₅ ≤ a1818_post ∧ a1818_post ≤ X₂₅ ∧ X₂₆ ≤ a2525_post ∧ a2525_post ≤ X₂₆ ∧ X₂₇ ≤ a2828_post ∧ a2828_post ≤ X₂₇ ∧ X₂₈ ≤ a3131_post ∧ a3131_post ≤ X₂₈ ∧ X₂₉ ≤ a3232_post ∧ a3232_post ≤ X₂₉ ∧ X₃₀ ≤ a3434_post ∧ a3434_post ≤ X₃₀ ∧ X₃₁ ≤ a3737_post ∧ a3737_post ≤ X₃₁ ∧ X₃₂ ≤ a3838_post ∧ a3838_post ≤ X₃₂ ∧ X₃₃ ≤ a4343_post ∧ a4343_post ≤ X₃₃ ∧ X₃₄ ≤ a4545_post ∧ a4545_post ≤ X₃₄ ∧ X₃₅ ≤ a4646_post ∧ a4646_post ≤ X₃₅ ∧ X₃₆ ≤ a77_post ∧ a77_post ≤ X₃₆ ∧ X₃₇ ≤ b22_post ∧ b22_post ≤ X₃₇ ∧ X₃₈ ≤ b2626_post ∧ b2626_post ≤ X₃₈ ∧ X₃₉ ≤ b2929_post ∧ b2929_post ≤ X₃₉ ∧ X₄₀ ≤ b3333_post ∧ b3333_post ≤ X₄₀ ∧ X₄₁ ≤ b3535_post ∧ b3535_post ≤ X₄₁ ∧ X₄₃ ≤ i___01313_post ∧ i___01313_post ≤ X₄₃ ∧ X₄₄ ≤ i___01717_post ∧ i___01717_post ≤ X₄₄ ∧ X₄₅ ≤ i___02020_post ∧ i___02020_post ≤ X₄₅ ∧ X₄₆ ≤ i___02424_post ∧ i___02424_post ≤ X₄₆ ∧ X₄₇ ≤ i___04040_post ∧ i___04040_post ≤ X₄₇ ∧ X₄₈ ≤ i___04848_post ∧ i___04848_post ≤ X₄₈ ∧ X₄₉ ≤ i___099_post ∧ i___099_post ≤ X₄₉ ∧ X₄₂ ≤ i_post ∧ i_post ≤ X₄₂ ∧ X₅₀ ≤ k1_post ∧ k1_post ≤ X₅₀ ∧ X₅₁ ≤ k2_post ∧ k2_post ≤ X₅₁ ∧ X₅₂ ≤ k3_post ∧ k3_post ≤ X₅₂ ∧ X₅₃ ≤ k4_post ∧ k4_post ≤ X₅₃ ∧ X₅₄ ≤ k5_post ∧ k5_post ≤ X₅₄ ∧ X₅₅ ≤ keA_post ∧ keA_post ≤ X₅₅ ∧ X₅₆ ≤ keR_post ∧ keR_post ≤ X₅₆ ∧ X₅₇ ≤ ntStatus_post ∧ ntStatus_post ≤ X₅₇ ∧ X₅₈ ≤ pIrb_post ∧ pIrb_post ≤ X₅₈ ∧ X₅₉ ≤ prevCancel_post ∧ prevCancel_post ≤ X₅₉ ∧ X₆₀ ≤ ret_ExAllocatePool3030_post ∧ ret_ExAllocatePool3030_post ≤ X₆₀ ∧ X₆₁ ≤ ret_IoAllocateIrp2727_post ∧ ret_IoAllocateIrp2727_post ≤ X₆₁ ∧ X₆₂ ≤ ret_IoSetCancelRoutine4444_post ∧ ret_IoSetCancelRoutine4444_post ≤ X₆₂ ∧ X₆₃ ≤ ret_IoSetDeviceInterfaceState44_post ∧ ret_IoSetDeviceInterfaceState44_post ≤ X₆₃ ∧ X₆₄ ≤ ret_t1394Diag_PnpStopDevice33_post ∧ ret_t1394Diag_PnpStopDevice33_post ≤ X₆₄ ∧ X₆₅ ≤ ret_t1394_SubmitIrpSynch3636_post ∧ ret_t1394_SubmitIrpSynch3636_post ≤ X₆₅
  t₂₂: l19(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅, X₂₆, X₂₇, X₂₈, X₂₉, X₃₀, X₃₁, X₃₂, X₃₃, X₃₄, X₃₅, X₃₆, X₃₇, X₃₈, X₃₉, X₄₀, X₄₁, X₄₂, X₄₃, X₄₄, X₄₅, X₄₆, X₄₇, X₄₈, X₄₉, X₅₀, X₅₁, X₅₂, X₅₃, X₅₄, X₅₅, X₅₆, X₅₇, X₅₈, X₅₉, X₆₀, X₆₁, X₆₂, X₆₃, X₆₄, X₆₅) → l9(AsyncAddressData_post, BusResetIrp_post, CromData_post, DeviceObject_post, Irp_post, Irql_post, IsochDetachData_post, IsochResourceData_post, ResourceIrp_post, StackSize_post, ___rho_10__post, ___rho_11__post, ___rho_12__post, ___rho_13__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_6__post, ___rho_7__post, ___rho_8__post, ___rho_99__post, ___rho_9__post, a11_post, a1818_post, a2525_post, a2828_post, a3131_post, a3232_post, a3434_post, a3737_post, a3838_post, a4343_post, a4545_post, a4646_post, a77_post, b22_post, b2626_post, b2929_post, b3333_post, b3535_post, i_post, i___01313_post, i___01717_post, i___02020_post, i___02424_post, i___04040_post, i___04848_post, i___099_post, k1_post, k2_post, k3_post, k4_post, k5_post, keA_post, keR_post, ntStatus_post, pIrb_post, prevCancel_post, ret_ExAllocatePool3030_post, ret_IoAllocateIrp2727_post, ret_IoSetCancelRoutine4444_post, ret_IoSetDeviceInterfaceState44_post, ret_t1394Diag_PnpStopDevice33_post, ret_t1394_SubmitIrpSynch3636_post) :|: X₀ ≤ AsyncAddressData_post ∧ AsyncAddressData_post ≤ X₀ ∧ X₁ ≤ BusResetIrp_post ∧ BusResetIrp_post ≤ X₁ ∧ X₂ ≤ CromData_post ∧ CromData_post ≤ X₂ ∧ X₃ ≤ DeviceObject_post ∧ DeviceObject_post ≤ X₃ ∧ X₄ ≤ Irp_post ∧ Irp_post ≤ X₄ ∧ X₅ ≤ Irql_post ∧ Irql_post ≤ X₅ ∧ X₆ ≤ IsochDetachData_post ∧ IsochDetachData_post ≤ X₆ ∧ X₇ ≤ IsochResourceData_post ∧ IsochResourceData_post ≤ X₇ ∧ X₈ ≤ ResourceIrp_post ∧ ResourceIrp_post ≤ X₈ ∧ X₉ ≤ StackSize_post ∧ StackSize_post ≤ X₉ ∧ X₁₀ ≤ ___rho_10__post ∧ ___rho_10__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_11__post ∧ ___rho_11__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_12__post ∧ ___rho_12__post ≤ X₁₂ ∧ X₁₃ ≤ ___rho_13__post ∧ ___rho_13__post ≤ X₁₃ ∧ X₁₄ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₁₄ ∧ X₁₅ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₁₅ ∧ X₁₆ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₁₆ ∧ X₁₇ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₁₇ ∧ X₁₈ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₈ ∧ X₁₉ ≤ ___rho_6__post ∧ ___rho_6__post ≤ X₁₉ ∧ X₂₀ ≤ ___rho_7__post ∧ ___rho_7__post ≤ X₂₀ ∧ X₂₁ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₂₁ ∧ X₂₂ ≤ ___rho_99__post ∧ ___rho_99__post ≤ X₂₂ ∧ X₂₃ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₂₃ ∧ X₂₄ ≤ a11_post ∧ a11_post ≤ X₂₄ ∧ X₂₅ ≤ a1818_post ∧ a1818_post ≤ X₂₅ ∧ X₂₆ ≤ a2525_post ∧ a2525_post ≤ X₂₆ ∧ X₂₇ ≤ a2828_post ∧ a2828_post ≤ X₂₇ ∧ X₂₈ ≤ a3131_post ∧ a3131_post ≤ X₂₈ ∧ X₂₉ ≤ a3232_post ∧ a3232_post ≤ X₂₉ ∧ X₃₀ ≤ a3434_post ∧ a3434_post ≤ X₃₀ ∧ X₃₁ ≤ a3737_post ∧ a3737_post ≤ X₃₁ ∧ X₃₂ ≤ a3838_post ∧ a3838_post ≤ X₃₂ ∧ X₃₃ ≤ a4343_post ∧ a4343_post ≤ X₃₃ ∧ X₃₄ ≤ a4545_post ∧ a4545_post ≤ X₃₄ ∧ X₃₅ ≤ a4646_post ∧ a4646_post ≤ X₃₅ ∧ X₃₆ ≤ a77_post ∧ a77_post ≤ X₃₆ ∧ X₃₇ ≤ b22_post ∧ b22_post ≤ X₃₇ ∧ X₃₈ ≤ b2626_post ∧ b2626_post ≤ X₃₈ ∧ X₃₉ ≤ b2929_post ∧ b2929_post ≤ X₃₉ ∧ X₄₀ ≤ b3333_post ∧ b3333_post ≤ X₄₀ ∧ X₄₁ ≤ b3535_post ∧ b3535_post ≤ X₄₁ ∧ X₄₃ ≤ i___01313_post ∧ i___01313_post ≤ X₄₃ ∧ X₄₄ ≤ i___01717_post ∧ i___01717_post ≤ X₄₄ ∧ X₄₅ ≤ i___02020_post ∧ i___02020_post ≤ X₄₅ ∧ X₄₆ ≤ i___02424_post ∧ i___02424_post ≤ X₄₆ ∧ X₄₇ ≤ i___04040_post ∧ i___04040_post ≤ X₄₇ ∧ X₄₈ ≤ i___04848_post ∧ i___04848_post ≤ X₄₈ ∧ X₄₉ ≤ i___099_post ∧ i___099_post ≤ X₄₉ ∧ X₄₂ ≤ i_post ∧ i_post ≤ X₄₂ ∧ X₅₀ ≤ k1_post ∧ k1_post ≤ X₅₀ ∧ X₅₁ ≤ k2_post ∧ k2_post ≤ X₅₁ ∧ X₅₂ ≤ k3_post ∧ k3_post ≤ X₅₂ ∧ X₅₃ ≤ k4_post ∧ k4_post ≤ X₅₃ ∧ X₅₄ ≤ k5_post ∧ k5_post ≤ X₅₄ ∧ X₅₅ ≤ keA_post ∧ keA_post ≤ X₅₅ ∧ X₅₆ ≤ keR_post ∧ keR_post ≤ X₅₆ ∧ X₅₇ ≤ ntStatus_post ∧ ntStatus_post ≤ X₅₇ ∧ X₅₈ ≤ pIrb_post ∧ pIrb_post ≤ X₅₈ ∧ X₅₉ ≤ prevCancel_post ∧ prevCancel_post ≤ X₅₉ ∧ X₆₀ ≤ ret_ExAllocatePool3030_post ∧ ret_ExAllocatePool3030_post ≤ X₆₀ ∧ X₆₁ ≤ ret_IoAllocateIrp2727_post ∧ ret_IoAllocateIrp2727_post ≤ X₆₁ ∧ X₆₂ ≤ ret_IoSetCancelRoutine4444_post ∧ ret_IoSetCancelRoutine4444_post ≤ X₆₂ ∧ X₆₃ ≤ ret_IoSetDeviceInterfaceState44_post ∧ ret_IoSetDeviceInterfaceState44_post ≤ X₆₃ ∧ X₆₄ ≤ ret_t1394Diag_PnpStopDevice33_post ∧ ret_t1394Diag_PnpStopDevice33_post ≤ X₆₄ ∧ X₆₅ ≤ ret_t1394_SubmitIrpSynch3636_post ∧ ret_t1394_SubmitIrpSynch3636_post ≤ X₆₅ ∧ X₂ ≤ 0
  t₂: l2(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅, X₂₆, X₂₇, X₂₈, X₂₉, X₃₀, X₃₁, X₃₂, X₃₃, X₃₄, X₃₅, X₃₆, X₃₇, X₃₈, X₃₉, X₄₀, X₄₁, X₄₂, X₄₃, X₄₄, X₄₅, X₄₆, X₄₇, X₄₈, X₄₉, X₅₀, X₅₁, X₅₂, X₅₃, X₅₄, X₅₅, X₅₆, X₅₇, X₅₈, X₅₉, X₆₀, X₆₁, X₆₂, X₆₃, X₆₄, X₆₅) → l3(AsyncAddressData_post, BusResetIrp_post, CromData_post, DeviceObject_post, Irp_post, Irql_post, IsochDetachData_post, IsochResourceData_post, ResourceIrp_post, StackSize_post, ___rho_10__post, ___rho_11__post, ___rho_12__post, ___rho_13__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_6__post, ___rho_7__post, ___rho_8__post, ___rho_99__post, ___rho_9__post, a11_post, a1818_post, a2525_post, a2828_post, a3131_post, a3232_post, a3434_post, a3737_post, a3838_post, a4343_post, a4545_post, a4646_post, a77_post, b22_post, b2626_post, b2929_post, b3333_post, b3535_post, i_post, i___01313_post, i___01717_post, i___02020_post, i___02424_post, i___04040_post, i___04848_post, i___099_post, k1_post, k2_post, k3_post, k4_post, k5_post, keA_post, keR_post, ntStatus_post, pIrb_post, prevCancel_post, ret_ExAllocatePool3030_post, ret_IoAllocateIrp2727_post, ret_IoSetCancelRoutine4444_post, ret_IoSetDeviceInterfaceState44_post, ret_t1394Diag_PnpStopDevice33_post, ret_t1394_SubmitIrpSynch3636_post) :|: X₀ ≤ AsyncAddressData_post ∧ AsyncAddressData_post ≤ X₀ ∧ X₁ ≤ BusResetIrp_post ∧ BusResetIrp_post ≤ X₁ ∧ X₂ ≤ CromData_post ∧ CromData_post ≤ X₂ ∧ X₃ ≤ DeviceObject_post ∧ DeviceObject_post ≤ X₃ ∧ X₄ ≤ Irp_post ∧ Irp_post ≤ X₄ ∧ X₅ ≤ Irql_post ∧ Irql_post ≤ X₅ ∧ X₆ ≤ IsochDetachData_post ∧ IsochDetachData_post ≤ X₆ ∧ X₇ ≤ IsochResourceData_post ∧ IsochResourceData_post ≤ X₇ ∧ X₈ ≤ ResourceIrp_post ∧ ResourceIrp_post ≤ X₈ ∧ X₉ ≤ StackSize_post ∧ StackSize_post ≤ X₉ ∧ X₁₀ ≤ ___rho_10__post ∧ ___rho_10__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_11__post ∧ ___rho_11__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_12__post ∧ ___rho_12__post ≤ X₁₂ ∧ X₁₃ ≤ ___rho_13__post ∧ ___rho_13__post ≤ X₁₃ ∧ X₁₄ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₁₄ ∧ X₁₅ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₁₅ ∧ X₁₆ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₁₆ ∧ X₁₇ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₁₇ ∧ X₁₈ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₈ ∧ X₁₉ ≤ ___rho_6__post ∧ ___rho_6__post ≤ X₁₉ ∧ X₂₀ ≤ ___rho_7__post ∧ ___rho_7__post ≤ X₂₀ ∧ X₂₁ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₂₁ ∧ X₂₂ ≤ ___rho_99__post ∧ ___rho_99__post ≤ X₂₂ ∧ X₂₃ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₂₃ ∧ X₂₄ ≤ a11_post ∧ a11_post ≤ X₂₄ ∧ X₂₅ ≤ a1818_post ∧ a1818_post ≤ X₂₅ ∧ X₂₆ ≤ a2525_post ∧ a2525_post ≤ X₂₆ ∧ X₂₇ ≤ a2828_post ∧ a2828_post ≤ X₂₇ ∧ X₂₈ ≤ a3131_post ∧ a3131_post ≤ X₂₈ ∧ X₂₉ ≤ a3232_post ∧ a3232_post ≤ X₂₉ ∧ X₃₀ ≤ a3434_post ∧ a3434_post ≤ X₃₀ ∧ X₃₁ ≤ a3737_post ∧ a3737_post ≤ X₃₁ ∧ X₃₂ ≤ a3838_post ∧ a3838_post ≤ X₃₂ ∧ X₃₃ ≤ a4343_post ∧ a4343_post ≤ X₃₃ ∧ X₃₄ ≤ a4545_post ∧ a4545_post ≤ X₃₄ ∧ X₃₅ ≤ a4646_post ∧ a4646_post ≤ X₃₅ ∧ X₃₆ ≤ a77_post ∧ a77_post ≤ X₃₆ ∧ X₃₇ ≤ b22_post ∧ b22_post ≤ X₃₇ ∧ X₃₈ ≤ b2626_post ∧ b2626_post ≤ X₃₈ ∧ X₃₉ ≤ b2929_post ∧ b2929_post ≤ X₃₉ ∧ X₄₀ ≤ b3333_post ∧ b3333_post ≤ X₄₀ ∧ X₄₁ ≤ b3535_post ∧ b3535_post ≤ X₄₁ ∧ X₄₃ ≤ i___01313_post ∧ i___01313_post ≤ X₄₃ ∧ X₄₄ ≤ i___01717_post ∧ i___01717_post ≤ X₄₄ ∧ X₄₅ ≤ i___02020_post ∧ i___02020_post ≤ X₄₅ ∧ X₄₆ ≤ i___02424_post ∧ i___02424_post ≤ X₄₆ ∧ X₄₇ ≤ i___04040_post ∧ i___04040_post ≤ X₄₇ ∧ X₄₈ ≤ i___04848_post ∧ i___04848_post ≤ X₄₈ ∧ X₄₉ ≤ i___099_post ∧ i___099_post ≤ X₄₉ ∧ X₄₂ ≤ i_post ∧ i_post ≤ X₄₂ ∧ X₅₀ ≤ k1_post ∧ k1_post ≤ X₅₀ ∧ X₅₁ ≤ k2_post ∧ k2_post ≤ X₅₁ ∧ X₅₂ ≤ k3_post ∧ k3_post ≤ X₅₂ ∧ X₅₃ ≤ k4_post ∧ k4_post ≤ X₅₃ ∧ X₅₄ ≤ k5_post ∧ k5_post ≤ X₅₄ ∧ X₅₅ ≤ keA_post ∧ keA_post ≤ X₅₅ ∧ X₅₆ ≤ keR_post ∧ keR_post ≤ X₅₆ ∧ X₅₇ ≤ ntStatus_post ∧ ntStatus_post ≤ X₅₇ ∧ X₅₈ ≤ pIrb_post ∧ pIrb_post ≤ X₅₈ ∧ X₅₉ ≤ prevCancel_post ∧ prevCancel_post ≤ X₅₉ ∧ X₆₀ ≤ ret_ExAllocatePool3030_post ∧ ret_ExAllocatePool3030_post ≤ X₆₀ ∧ X₆₁ ≤ ret_IoAllocateIrp2727_post ∧ ret_IoAllocateIrp2727_post ≤ X₆₁ ∧ X₆₂ ≤ ret_IoSetCancelRoutine4444_post ∧ ret_IoSetCancelRoutine4444_post ≤ X₆₂ ∧ X₆₃ ≤ ret_IoSetDeviceInterfaceState44_post ∧ ret_IoSetDeviceInterfaceState44_post ≤ X₆₃ ∧ X₆₄ ≤ ret_t1394Diag_PnpStopDevice33_post ∧ ret_t1394Diag_PnpStopDevice33_post ≤ X₆₄ ∧ X₆₅ ≤ ret_t1394_SubmitIrpSynch3636_post ∧ ret_t1394_SubmitIrpSynch3636_post ≤ X₆₅ ∧ X₂₃ ≤ 0
  t₃: l2(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅, X₂₆, X₂₇, X₂₈, X₂₉, X₃₀, X₃₁, X₃₂, X₃₃, X₃₄, X₃₅, X₃₆, X₃₇, X₃₈, X₃₉, X₄₀, X₄₁, X₄₂, X₄₃, X₄₄, X₄₅, X₄₆, X₄₇, X₄₈, X₄₉, X₅₀, X₅₁, X₅₂, X₅₃, X₅₄, X₅₅, X₅₆, X₅₇, X₅₈, X₅₉, X₆₀, X₆₁, X₆₂, X₆₃, X₆₄, X₆₅) → l3(AsyncAddressData_post, BusResetIrp_post, CromData_post, DeviceObject_post, Irp_post, Irql_post, IsochDetachData_post, IsochResourceData_post, ResourceIrp_post, StackSize_post, ___rho_10__post, ___rho_11__post, ___rho_12__post, ___rho_13__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_6__post, ___rho_7__post, ___rho_8__post, ___rho_99__post, ___rho_9__post, a11_post, a1818_post, a2525_post, a2828_post, a3131_post, a3232_post, a3434_post, a3737_post, a3838_post, a4343_post, a4545_post, a4646_post, a77_post, b22_post, b2626_post, b2929_post, b3333_post, b3535_post, i_post, i___01313_post, i___01717_post, i___02020_post, i___02424_post, i___04040_post, i___04848_post, i___099_post, k1_post, k2_post, k3_post, k4_post, k5_post, keA_post, keR_post, ntStatus_post, pIrb_post, prevCancel_post, ret_ExAllocatePool3030_post, ret_IoAllocateIrp2727_post, ret_IoSetCancelRoutine4444_post, ret_IoSetDeviceInterfaceState44_post, ret_t1394Diag_PnpStopDevice33_post, ret_t1394_SubmitIrpSynch3636_post) :|: 1 ≤ X₂₃ ∧ X₀ ≤ AsyncAddressData_post ∧ AsyncAddressData_post ≤ X₀ ∧ X₁ ≤ BusResetIrp_post ∧ BusResetIrp_post ≤ X₁ ∧ X₂ ≤ CromData_post ∧ CromData_post ≤ X₂ ∧ X₃ ≤ DeviceObject_post ∧ DeviceObject_post ≤ X₃ ∧ X₄ ≤ Irp_post ∧ Irp_post ≤ X₄ ∧ X₅ ≤ Irql_post ∧ Irql_post ≤ X₅ ∧ X₆ ≤ IsochDetachData_post ∧ IsochDetachData_post ≤ X₆ ∧ X₇ ≤ IsochResourceData_post ∧ IsochResourceData_post ≤ X₇ ∧ X₈ ≤ ResourceIrp_post ∧ ResourceIrp_post ≤ X₈ ∧ X₉ ≤ StackSize_post ∧ StackSize_post ≤ X₉ ∧ X₁₀ ≤ ___rho_10__post ∧ ___rho_10__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_11__post ∧ ___rho_11__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_12__post ∧ ___rho_12__post ≤ X₁₂ ∧ X₁₃ ≤ ___rho_13__post ∧ ___rho_13__post ≤ X₁₃ ∧ X₁₄ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₁₄ ∧ X₁₅ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₁₅ ∧ X₁₆ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₁₆ ∧ X₁₇ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₁₇ ∧ X₁₈ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₈ ∧ X₁₉ ≤ ___rho_6__post ∧ ___rho_6__post ≤ X₁₉ ∧ X₂₀ ≤ ___rho_7__post ∧ ___rho_7__post ≤ X₂₀ ∧ X₂₁ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₂₁ ∧ X₂₂ ≤ ___rho_99__post ∧ ___rho_99__post ≤ X₂₂ ∧ X₂₃ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₂₃ ∧ X₂₄ ≤ a11_post ∧ a11_post ≤ X₂₄ ∧ X₂₅ ≤ a1818_post ∧ a1818_post ≤ X₂₅ ∧ X₂₆ ≤ a2525_post ∧ a2525_post ≤ X₂₆ ∧ X₂₇ ≤ a2828_post ∧ a2828_post ≤ X₂₇ ∧ X₂₈ ≤ a3131_post ∧ a3131_post ≤ X₂₈ ∧ X₂₉ ≤ a3232_post ∧ a3232_post ≤ X₂₉ ∧ X₃₀ ≤ a3434_post ∧ a3434_post ≤ X₃₀ ∧ X₃₁ ≤ a3737_post ∧ a3737_post ≤ X₃₁ ∧ X₃₂ ≤ a3838_post ∧ a3838_post ≤ X₃₂ ∧ X₃₃ ≤ a4343_post ∧ a4343_post ≤ X₃₃ ∧ X₃₄ ≤ a4545_post ∧ a4545_post ≤ X₃₄ ∧ X₃₅ ≤ a4646_post ∧ a4646_post ≤ X₃₅ ∧ X₃₆ ≤ a77_post ∧ a77_post ≤ X₃₆ ∧ X₃₇ ≤ b22_post ∧ b22_post ≤ X₃₇ ∧ X₃₈ ≤ b2626_post ∧ b2626_post ≤ X₃₈ ∧ X₃₉ ≤ b2929_post ∧ b2929_post ≤ X₃₉ ∧ X₄₀ ≤ b3333_post ∧ b3333_post ≤ X₄₀ ∧ X₄₁ ≤ b3535_post ∧ b3535_post ≤ X₄₁ ∧ X₄₃ ≤ i___01313_post ∧ i___01313_post ≤ X₄₃ ∧ X₄₄ ≤ i___01717_post ∧ i___01717_post ≤ X₄₄ ∧ X₄₅ ≤ i___02020_post ∧ i___02020_post ≤ X₄₅ ∧ X₄₆ ≤ i___02424_post ∧ i___02424_post ≤ X₄₆ ∧ X₄₇ ≤ i___04040_post ∧ i___04040_post ≤ X₄₇ ∧ X₄₈ ≤ i___04848_post ∧ i___04848_post ≤ X₄₈ ∧ X₄₉ ≤ i___099_post ∧ i___099_post ≤ X₄₉ ∧ X₄₂ ≤ i_post ∧ i_post ≤ X₄₂ ∧ X₅₀ ≤ k1_post ∧ k1_post ≤ X₅₀ ∧ X₅₁ ≤ k2_post ∧ k2_post ≤ X₅₁ ∧ X₅₂ ≤ k3_post ∧ k3_post ≤ X₅₂ ∧ X₅₃ ≤ k4_post ∧ k4_post ≤ X₅₃ ∧ X₅₄ ≤ k5_post ∧ k5_post ≤ X₅₄ ∧ X₅₅ ≤ keA_post ∧ keA_post ≤ X₅₅ ∧ X₅₆ ≤ keR_post ∧ keR_post ≤ X₅₆ ∧ X₅₇ ≤ ntStatus_post ∧ ntStatus_post ≤ X₅₇ ∧ X₅₈ ≤ pIrb_post ∧ pIrb_post ≤ X₅₈ ∧ X₅₉ ≤ prevCancel_post ∧ prevCancel_post ≤ X₅₉ ∧ X₆₀ ≤ ret_ExAllocatePool3030_post ∧ ret_ExAllocatePool3030_post ≤ X₆₀ ∧ X₆₁ ≤ ret_IoAllocateIrp2727_post ∧ ret_IoAllocateIrp2727_post ≤ X₆₁ ∧ X₆₂ ≤ ret_IoSetCancelRoutine4444_post ∧ ret_IoSetCancelRoutine4444_post ≤ X₆₂ ∧ X₆₃ ≤ ret_IoSetDeviceInterfaceState44_post ∧ ret_IoSetDeviceInterfaceState44_post ≤ X₆₃ ∧ X₆₄ ≤ ret_t1394Diag_PnpStopDevice33_post ∧ ret_t1394Diag_PnpStopDevice33_post ≤ X₆₄ ∧ X₆₅ ≤ ret_t1394_SubmitIrpSynch3636_post ∧ ret_t1394_SubmitIrpSynch3636_post ≤ X₆₅
  t₂₈: l20(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅, X₂₆, X₂₇, X₂₈, X₂₉, X₃₀, X₃₁, X₃₂, X₃₃, X₃₄, X₃₅, X₃₆, X₃₇, X₃₈, X₃₉, X₄₀, X₄₁, X₄₂, X₄₃, X₄₄, X₄₅, X₄₆, X₄₇, X₄₈, X₄₉, X₅₀, X₅₁, X₅₂, X₅₃, X₅₄, X₅₅, X₅₆, X₅₇, X₅₈, X₅₉, X₆₀, X₆₁, X₆₂, X₆₃, X₆₄, X₆₅) → l18(AsyncAddressData_post, BusResetIrp_post, CromData_post, DeviceObject_post, Irp_post, Irql_post, IsochDetachData_post, IsochResourceData_post, ResourceIrp_post, StackSize_post, ___rho_10__post, ___rho_11__post, ___rho_12__post, ___rho_13__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_6__post, ___rho_7__post, ___rho_8__post, ___rho_99__post, ___rho_9__post, a11_post, a1818_post, a2525_post, a2828_post, a3131_post, a3232_post, a3434_post, a3737_post, a3838_post, a4343_post, a4545_post, a4646_post, a77_post, b22_post, b2626_post, b2929_post, b3333_post, b3535_post, i_post, i___01313_post, i___01717_post, i___02020_post, i___02424_post, i___04040_post, i___04848_post, i___099_post, k1_post, k2_post, k3_post, k4_post, k5_post, keA_post, keR_post, ntStatus_post, pIrb_post, prevCancel_post, ret_ExAllocatePool3030_post, ret_IoAllocateIrp2727_post, ret_IoSetCancelRoutine4444_post, ret_IoSetDeviceInterfaceState44_post, ret_t1394Diag_PnpStopDevice33_post, ret_t1394_SubmitIrpSynch3636_post) :|: 0 ≤ 0 ∧ a4545_post ≤ 2 ∧ X₅₄ ≤ 1+k5_post ∧ 1+k5_post ≤ X₅₄ ∧ 1 ≤ X₅₄ ∧ 2 ≤ a4545_post ∧ X₀ ≤ AsyncAddressData_post ∧ AsyncAddressData_post ≤ X₀ ∧ a4646_post ≤ BusResetIrp_post ∧ BusResetIrp_post ≤ a4646_post ∧ X₂ ≤ CromData_post ∧ CromData_post ≤ X₂ ∧ X₃ ≤ DeviceObject_post ∧ DeviceObject_post ≤ X₃ ∧ X₄ ≤ Irp_post ∧ Irp_post ≤ X₄ ∧ X₅ ≤ Irql_post ∧ Irql_post ≤ X₅ ∧ X₆ ≤ IsochDetachData_post ∧ IsochDetachData_post ≤ X₆ ∧ X₇ ≤ IsochResourceData_post ∧ IsochResourceData_post ≤ X₇ ∧ X₈ ≤ ResourceIrp_post ∧ ResourceIrp_post ≤ X₈ ∧ X₉ ≤ StackSize_post ∧ StackSize_post ≤ X₉ ∧ X₁₀ ≤ ___rho_10__post ∧ ___rho_10__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_11__post ∧ ___rho_11__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_12__post ∧ ___rho_12__post ≤ X₁₂ ∧ X₁₃ ≤ ___rho_13__post ∧ ___rho_13__post ≤ X₁₃ ∧ X₁₄ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₁₄ ∧ X₁₅ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₁₅ ∧ X₁₆ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₁₆ ∧ X₁₇ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₁₇ ∧ X₁₈ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₈ ∧ X₁₉ ≤ ___rho_6__post ∧ ___rho_6__post ≤ X₁₉ ∧ X₂₀ ≤ ___rho_7__post ∧ ___rho_7__post ≤ X₂₀ ∧ X₂₁ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₂₁ ∧ X₂₂ ≤ ___rho_99__post ∧ ___rho_99__post ≤ X₂₂ ∧ X₂₃ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₂₃ ∧ X₂₄ ≤ a11_post ∧ a11_post ≤ X₂₄ ∧ X₂₅ ≤ a1818_post ∧ a1818_post ≤ X₂₅ ∧ X₂₆ ≤ a2525_post ∧ a2525_post ≤ X₂₆ ∧ X₂₇ ≤ a2828_post ∧ a2828_post ≤ X₂₇ ∧ X₂₈ ≤ a3131_post ∧ a3131_post ≤ X₂₈ ∧ X₂₉ ≤ a3232_post ∧ a3232_post ≤ X₂₉ ∧ X₃₀ ≤ a3434_post ∧ a3434_post ≤ X₃₀ ∧ X₃₁ ≤ a3737_post ∧ a3737_post ≤ X₃₁ ∧ X₃₂ ≤ a3838_post ∧ a3838_post ≤ X₃₂ ∧ 0 ≤ a4343_post ∧ a4343_post ≤ 0 ∧ X₃₆ ≤ a77_post ∧ a77_post ≤ X₃₆ ∧ X₃₇ ≤ b22_post ∧ b22_post ≤ X₃₇ ∧ X₃₈ ≤ b2626_post ∧ b2626_post ≤ X₃₈ ∧ X₃₉ ≤ b2929_post ∧ b2929_post ≤ X₃₉ ∧ X₄₀ ≤ b3333_post ∧ b3333_post ≤ X₄₀ ∧ X₄₁ ≤ b3535_post ∧ b3535_post ≤ X₄₁ ∧ X₄₃ ≤ i___01313_post ∧ i___01313_post ≤ X₄₃ ∧ X₄₄ ≤ i___01717_post ∧ i___01717_post ≤ X₄₄ ∧ X₄₅ ≤ i___02020_post ∧ i___02020_post ≤ X₄₅ ∧ X₄₆ ≤ i___02424_post ∧ i___02424_post ≤ X₄₆ ∧ X₄₇ ≤ i___04040_post ∧ i___04040_post ≤ X₄₇ ∧ X₄₈ ≤ i___04848_post ∧ i___04848_post ≤ X₄₈ ∧ X₄₉ ≤ i___099_post ∧ i___099_post ≤ X₄₉ ∧ X₄₂ ≤ i_post ∧ i_post ≤ X₄₂ ∧ X₅₀ ≤ k1_post ∧ k1_post ≤ X₅₀ ∧ X₅₁ ≤ k2_post ∧ k2_post ≤ X₅₁ ∧ X₅₂ ≤ k3_post ∧ k3_post ≤ X₅₂ ∧ X₅₃ ≤ k4_post ∧ k4_post ≤ X₅₃ ∧ X₅₅ ≤ keA_post ∧ keA_post ≤ X₅₅ ∧ X₅₆ ≤ keR_post ∧ keR_post ≤ X₅₆ ∧ X₅₇ ≤ ntStatus_post ∧ ntStatus_post ≤ X₅₇ ∧ X₅₈ ≤ pIrb_post ∧ pIrb_post ≤ X₅₈ ∧ 0 ≤ prevCancel_1 ∧ prevCancel_1 ≤ 0 ∧ ret_IoSetCancelRoutine4444_post ≤ prevCancel_post ∧ prevCancel_post ≤ ret_IoSetCancelRoutine4444_post ∧ X₆₀ ≤ ret_ExAllocatePool3030_post ∧ ret_ExAllocatePool3030_post ≤ X₆₀ ∧ X₆₁ ≤ ret_IoAllocateIrp2727_post ∧ ret_IoAllocateIrp2727_post ≤ X₆₁ ∧ 0 ≤ ret_IoSetCancelRoutine4444_post ∧ ret_IoSetCancelRoutine4444_post ≤ 0 ∧ X₆₃ ≤ ret_IoSetDeviceInterfaceState44_post ∧ ret_IoSetDeviceInterfaceState44_post ≤ X₆₃ ∧ X₆₄ ≤ ret_t1394Diag_PnpStopDevice33_post ∧ ret_t1394Diag_PnpStopDevice33_post ≤ X₆₄ ∧ X₆₅ ≤ ret_t1394_SubmitIrpSynch3636_post ∧ ret_t1394_SubmitIrpSynch3636_post ≤ X₆₅
  t₂₉: l20(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅, X₂₆, X₂₇, X₂₈, X₂₉, X₃₀, X₃₁, X₃₂, X₃₃, X₃₄, X₃₅, X₃₆, X₃₇, X₃₈, X₃₉, X₄₀, X₄₁, X₄₂, X₄₃, X₄₄, X₄₅, X₄₆, X₄₇, X₄₈, X₄₉, X₅₀, X₅₁, X₅₂, X₅₃, X₅₄, X₅₅, X₅₆, X₅₇, X₅₈, X₅₉, X₆₀, X₆₁, X₆₂, X₆₃, X₆₄, X₆₅) → l22(AsyncAddressData_post, BusResetIrp_post, CromData_post, DeviceObject_post, Irp_post, Irql_post, IsochDetachData_post, IsochResourceData_post, ResourceIrp_post, StackSize_post, ___rho_10__post, ___rho_11__post, ___rho_12__post, ___rho_13__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_6__post, ___rho_7__post, ___rho_8__post, ___rho_99__post, ___rho_9__post, a11_post, a1818_post, a2525_post, a2828_post, a3131_post, a3232_post, a3434_post, a3737_post, a3838_post, a4343_post, a4545_post, a4646_post, a77_post, b22_post, b2626_post, b2929_post, b3333_post, b3535_post, i_post, i___01313_post, i___01717_post, i___02020_post, i___02424_post, i___04040_post, i___04848_post, i___099_post, k1_post, k2_post, k3_post, k4_post, k5_post, keA_post, keR_post, ntStatus_post, pIrb_post, prevCancel_post, ret_ExAllocatePool3030_post, ret_IoAllocateIrp2727_post, ret_IoSetCancelRoutine4444_post, ret_IoSetDeviceInterfaceState44_post, ret_t1394Diag_PnpStopDevice33_post, ret_t1394_SubmitIrpSynch3636_post) :|: keR_1 ≤ 1 ∧ keR_3 ≤ 1 ∧ 1 ≤ keR_1 ∧ 1 ≤ keR_3 ∧ X₀ ≤ AsyncAddressData_post ∧ AsyncAddressData_post ≤ X₀ ∧ X₁ ≤ BusResetIrp_post ∧ BusResetIrp_post ≤ X₁ ∧ X₂ ≤ CromData_post ∧ CromData_post ≤ X₂ ∧ X₃ ≤ DeviceObject_post ∧ DeviceObject_post ≤ X₃ ∧ X₄ ≤ Irp_post ∧ Irp_post ≤ X₄ ∧ X₅ ≤ Irql_post ∧ Irql_post ≤ X₅ ∧ X₆ ≤ IsochDetachData_post ∧ IsochDetachData_post ≤ X₆ ∧ X₇ ≤ IsochResourceData_post ∧ IsochResourceData_post ≤ X₇ ∧ X₈ ≤ ResourceIrp_post ∧ ResourceIrp_post ≤ X₈ ∧ X₉ ≤ StackSize_post ∧ StackSize_post ≤ X₉ ∧ X₁₀ ≤ ___rho_10__post ∧ ___rho_10__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_11__post ∧ ___rho_11__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_12__post ∧ ___rho_12__post ≤ X₁₂ ∧ X₁₃ ≤ ___rho_13__post ∧ ___rho_13__post ≤ X₁₃ ∧ X₁₄ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₁₄ ∧ X₁₅ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₁₅ ∧ X₁₆ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₁₆ ∧ X₁₇ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₁₇ ∧ X₁₈ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₈ ∧ X₁₉ ≤ ___rho_6__post ∧ ___rho_6__post ≤ X₁₉ ∧ X₂₀ ≤ ___rho_7__post ∧ ___rho_7__post ≤ X₂₀ ∧ X₂₁ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₂₁ ∧ X₂₂ ≤ ___rho_99__post ∧ ___rho_99__post ≤ X₂₂ ∧ X₂₃ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₂₃ ∧ X₂₄ ≤ a11_post ∧ a11_post ≤ X₂₄ ∧ X₂₅ ≤ a1818_post ∧ a1818_post ≤ X₂₅ ∧ X₂₆ ≤ a2525_post ∧ a2525_post ≤ X₂₆ ∧ X₂₇ ≤ a2828_post ∧ a2828_post ≤ X₂₇ ∧ X₂₈ ≤ a3131_post ∧ a3131_post ≤ X₂₈ ∧ X₂₉ ≤ a3232_post ∧ a3232_post ≤ X₂₉ ∧ X₃₀ ≤ a3434_post ∧ a3434_post ≤ X₃₀ ∧ X₃₁ ≤ a3737_post ∧ a3737_post ≤ X₃₁ ∧ X₃₂ ≤ a3838_post ∧ a3838_post ≤ X₃₂ ∧ X₃₃ ≤ a4343_post ∧ a4343_post ≤ X₃₃ ∧ X₃₄ ≤ a4545_post ∧ a4545_post ≤ X₃₄ ∧ X₃₅ ≤ a4646_post ∧ a4646_post ≤ X₃₅ ∧ X₃₆ ≤ a77_post ∧ a77_post ≤ X₃₆ ∧ X₃₇ ≤ b22_post ∧ b22_post ≤ X₃₇ ∧ X₃₈ ≤ b2626_post ∧ b2626_post ≤ X₃₈ ∧ X₃₉ ≤ b2929_post ∧ b2929_post ≤ X₃₉ ∧ X₄₀ ≤ b3333_post ∧ b3333_post ≤ X₄₀ ∧ X₄₁ ≤ b3535_post ∧ b3535_post ≤ X₄₁ ∧ X₄₃ ≤ i___01313_post ∧ i___01313_post ≤ X₄₃ ∧ X₄₄ ≤ i___01717_post ∧ i___01717_post ≤ X₄₄ ∧ X₄₅ ≤ i___02020_post ∧ i___02020_post ≤ X₄₅ ∧ X₄₆ ≤ i___02424_post ∧ i___02424_post ≤ X₄₆ ∧ X₄₇ ≤ i___04040_post ∧ i___04040_post ≤ X₄₇ ∧ X₅ ≤ i___04848_post ∧ i___04848_post ≤ X₅ ∧ X₄₉ ≤ i___099_post ∧ i___099_post ≤ X₄₉ ∧ X₄₂ ≤ i_post ∧ i_post ≤ X₄₂ ∧ X₅₀ ≤ k1_post ∧ k1_post ≤ X₅₀ ∧ X₅₁ ≤ k2_post ∧ k2_post ≤ X₅₁ ∧ X₅₂ ≤ k3_post ∧ k3_post ≤ X₅₂ ∧ X₅₃ ≤ k4_post ∧ k4_post ≤ X₅₃ ∧ X₅₄ ≤ k5_post ∧ k5_post ≤ X₅₄ ∧ X₅₅ ≤ keA_post ∧ keA_post ≤ X₅₅ ∧ 0 ≤ keR_2 ∧ keR_2 ≤ 0 ∧ 0 ≤ keR_post ∧ keR_post ≤ 0 ∧ X₅₇ ≤ ntStatus_post ∧ ntStatus_post ≤ X₅₇ ∧ X₅₈ ≤ pIrb_post ∧ pIrb_post ≤ X₅₈ ∧ X₅₉ ≤ prevCancel_post ∧ prevCancel_post ≤ X₅₉ ∧ X₆₀ ≤ ret_ExAllocatePool3030_post ∧ ret_ExAllocatePool3030_post ≤ X₆₀ ∧ X₆₁ ≤ ret_IoAllocateIrp2727_post ∧ ret_IoAllocateIrp2727_post ≤ X₆₁ ∧ X₆₂ ≤ ret_IoSetCancelRoutine4444_post ∧ ret_IoSetCancelRoutine4444_post ≤ X₆₂ ∧ X₆₃ ≤ ret_IoSetDeviceInterfaceState44_post ∧ ret_IoSetDeviceInterfaceState44_post ≤ X₆₃ ∧ X₆₄ ≤ ret_t1394Diag_PnpStopDevice33_post ∧ ret_t1394Diag_PnpStopDevice33_post ≤ X₆₄ ∧ X₆₅ ≤ ret_t1394_SubmitIrpSynch3636_post ∧ ret_t1394_SubmitIrpSynch3636_post ≤ X₆₅ ∧ X₅₄ ≤ 0
  t₄: l21(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅, X₂₆, X₂₇, X₂₈, X₂₉, X₃₀, X₃₁, X₃₂, X₃₃, X₃₄, X₃₅, X₃₆, X₃₇, X₃₈, X₃₉, X₄₀, X₄₁, X₄₂, X₄₃, X₄₄, X₄₅, X₄₆, X₄₇, X₄₈, X₄₉, X₅₀, X₅₁, X₅₂, X₅₃, X₅₄, X₅₅, X₅₆, X₅₇, X₅₈, X₅₉, X₆₀, X₆₁, X₆₂, X₆₃, X₆₄, X₆₅) → l2(AsyncAddressData_post, BusResetIrp_post, CromData_post, DeviceObject_post, Irp_post, Irql_post, IsochDetachData_post, IsochResourceData_post, ResourceIrp_post, StackSize_post, ___rho_10__post, ___rho_11__post, ___rho_12__post, ___rho_13__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_6__post, ___rho_7__post, ___rho_8__post, ___rho_99__post, ___rho_9__post, a11_post, a1818_post, a2525_post, a2828_post, a3131_post, a3232_post, a3434_post, a3737_post, a3838_post, a4343_post, a4545_post, a4646_post, a77_post, b22_post, b2626_post, b2929_post, b3333_post, b3535_post, i_post, i___01313_post, i___01717_post, i___02020_post, i___02424_post, i___04040_post, i___04848_post, i___099_post, k1_post, k2_post, k3_post, k4_post, k5_post, keA_post, keR_post, ntStatus_post, pIrb_post, prevCancel_post, ret_ExAllocatePool3030_post, ret_IoAllocateIrp2727_post, ret_IoSetCancelRoutine4444_post, ret_IoSetDeviceInterfaceState44_post, ret_t1394Diag_PnpStopDevice33_post, ret_t1394_SubmitIrpSynch3636_post) :|: 0 ≤ 0 ∧ X₀ ≤ AsyncAddressData_post ∧ AsyncAddressData_post ≤ X₀ ∧ X₁ ≤ BusResetIrp_post ∧ BusResetIrp_post ≤ X₁ ∧ X₂ ≤ CromData_post ∧ CromData_post ≤ X₂ ∧ X₃ ≤ DeviceObject_post ∧ DeviceObject_post ≤ X₃ ∧ X₄ ≤ Irp_post ∧ Irp_post ≤ X₄ ∧ X₅ ≤ Irql_post ∧ Irql_post ≤ X₅ ∧ X₆ ≤ IsochDetachData_post ∧ IsochDetachData_post ≤ X₆ ∧ X₇ ≤ IsochResourceData_post ∧ IsochResourceData_post ≤ X₇ ∧ X₈ ≤ ResourceIrp_post ∧ ResourceIrp_post ≤ X₈ ∧ X₉ ≤ StackSize_post ∧ StackSize_post ≤ X₉ ∧ X₁₀ ≤ ___rho_10__post ∧ ___rho_10__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_11__post ∧ ___rho_11__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_12__post ∧ ___rho_12__post ≤ X₁₂ ∧ X₁₃ ≤ ___rho_13__post ∧ ___rho_13__post ≤ X₁₃ ∧ X₁₄ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₁₄ ∧ X₁₅ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₁₅ ∧ X₁₆ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₁₆ ∧ X₁₇ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₁₇ ∧ X₁₈ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₈ ∧ X₁₉ ≤ ___rho_6__post ∧ ___rho_6__post ≤ X₁₉ ∧ X₂₀ ≤ ___rho_7__post ∧ ___rho_7__post ≤ X₂₀ ∧ X₂₁ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₂₁ ∧ X₂₂ ≤ ___rho_99__post ∧ ___rho_99__post ≤ X₂₂ ∧ X₂₄ ≤ a11_post ∧ a11_post ≤ X₂₄ ∧ X₂₅ ≤ a1818_post ∧ a1818_post ≤ X₂₅ ∧ X₂₆ ≤ a2525_post ∧ a2525_post ≤ X₂₆ ∧ X₂₇ ≤ a2828_post ∧ a2828_post ≤ X₂₇ ∧ X₂₈ ≤ a3131_post ∧ a3131_post ≤ X₂₈ ∧ X₂₉ ≤ a3232_post ∧ a3232_post ≤ X₂₉ ∧ X₃₀ ≤ a3434_post ∧ a3434_post ≤ X₃₀ ∧ X₃₁ ≤ a3737_post ∧ a3737_post ≤ X₃₁ ∧ X₃₂ ≤ a3838_post ∧ a3838_post ≤ X₃₂ ∧ X₃₃ ≤ a4343_post ∧ a4343_post ≤ X₃₃ ∧ X₃₄ ≤ a4545_post ∧ a4545_post ≤ X₃₄ ∧ X₃₅ ≤ a4646_post ∧ a4646_post ≤ X₃₅ ∧ X₃₆ ≤ a77_post ∧ a77_post ≤ X₃₆ ∧ X₃₇ ≤ b22_post ∧ b22_post ≤ X₃₇ ∧ X₃₈ ≤ b2626_post ∧ b2626_post ≤ X₃₈ ∧ X₃₉ ≤ b2929_post ∧ b2929_post ≤ X₃₉ ∧ X₄₀ ≤ b3333_post ∧ b3333_post ≤ X₄₀ ∧ X₄₁ ≤ b3535_post ∧ b3535_post ≤ X₄₁ ∧ X₄₃ ≤ i___01313_post ∧ i___01313_post ≤ X₄₃ ∧ X₄₄ ≤ i___01717_post ∧ i___01717_post ≤ X₄₄ ∧ X₄₅ ≤ i___02020_post ∧ i___02020_post ≤ X₄₅ ∧ X₄₆ ≤ i___02424_post ∧ i___02424_post ≤ X₄₆ ∧ X₄₇ ≤ i___04040_post ∧ i___04040_post ≤ X₄₇ ∧ X₄₈ ≤ i___04848_post ∧ i___04848_post ≤ X₄₈ ∧ X₄₉ ≤ i___099_post ∧ i___099_post ≤ X₄₉ ∧ X₄₂ ≤ i_post ∧ i_post ≤ X₄₂ ∧ X₅₀ ≤ k1_post ∧ k1_post ≤ X₅₀ ∧ X₅₁ ≤ k2_post ∧ k2_post ≤ X₅₁ ∧ X₅₂ ≤ k3_post ∧ k3_post ≤ X₅₂ ∧ X₅₃ ≤ k4_post ∧ k4_post ≤ X₅₃ ∧ X₅₄ ≤ k5_post ∧ k5_post ≤ X₅₄ ∧ X₅₅ ≤ keA_post ∧ keA_post ≤ X₅₅ ∧ X₅₆ ≤ keR_post ∧ keR_post ≤ X₅₆ ∧ X₅₇ ≤ ntStatus_post ∧ ntStatus_post ≤ X₅₇ ∧ X₅₈ ≤ pIrb_post ∧ pIrb_post ≤ X₅₈ ∧ X₅₉ ≤ prevCancel_post ∧ prevCancel_post ≤ X₅₉ ∧ X₆₀ ≤ ret_ExAllocatePool3030_post ∧ ret_ExAllocatePool3030_post ≤ X₆₀ ∧ X₆₁ ≤ ret_IoAllocateIrp2727_post ∧ ret_IoAllocateIrp2727_post ≤ X₆₁ ∧ X₆₂ ≤ ret_IoSetCancelRoutine4444_post ∧ ret_IoSetCancelRoutine4444_post ≤ X₆₂ ∧ X₆₃ ≤ ret_IoSetDeviceInterfaceState44_post ∧ ret_IoSetDeviceInterfaceState44_post ≤ X₆₃ ∧ X₆₄ ≤ ret_t1394Diag_PnpStopDevice33_post ∧ ret_t1394Diag_PnpStopDevice33_post ≤ X₆₄ ∧ X₆₅ ≤ ret_t1394_SubmitIrpSynch3636_post ∧ ret_t1394_SubmitIrpSynch3636_post ≤ X₆₅
  t₃₀: l22(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅, X₂₆, X₂₇, X₂₈, X₂₉, X₃₀, X₃₁, X₃₂, X₃₃, X₃₄, X₃₅, X₃₆, X₃₇, X₃₈, X₃₉, X₄₀, X₄₁, X₄₂, X₄₃, X₄₄, X₄₅, X₄₆, X₄₇, X₄₈, X₄₉, X₅₀, X₅₁, X₅₂, X₅₃, X₅₄, X₅₅, X₅₆, X₅₇, X₅₈, X₅₉, X₆₀, X₆₁, X₆₂, X₆₃, X₆₄, X₆₅) → l25(AsyncAddressData_post, BusResetIrp_post, CromData_post, DeviceObject_post, Irp_post, Irql_post, IsochDetachData_post, IsochResourceData_post, ResourceIrp_post, StackSize_post, ___rho_10__post, ___rho_11__post, ___rho_12__post, ___rho_13__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_6__post, ___rho_7__post, ___rho_8__post, ___rho_99__post, ___rho_9__post, a11_post, a1818_post, a2525_post, a2828_post, a3131_post, a3232_post, a3434_post, a3737_post, a3838_post, a4343_post, a4545_post, a4646_post, a77_post, b22_post, b2626_post, b2929_post, b3333_post, b3535_post, i_post, i___01313_post, i___01717_post, i___02020_post, i___02424_post, i___04040_post, i___04848_post, i___099_post, k1_post, k2_post, k3_post, k4_post, k5_post, keA_post, keR_post, ntStatus_post, pIrb_post, prevCancel_post, ret_ExAllocatePool3030_post, ret_IoAllocateIrp2727_post, ret_IoSetCancelRoutine4444_post, ret_IoSetDeviceInterfaceState44_post, ret_t1394Diag_PnpStopDevice33_post, ret_t1394_SubmitIrpSynch3636_post) :|: X₀ ≤ AsyncAddressData_post ∧ AsyncAddressData_post ≤ X₀ ∧ X₁ ≤ BusResetIrp_post ∧ BusResetIrp_post ≤ X₁ ∧ X₂ ≤ CromData_post ∧ CromData_post ≤ X₂ ∧ X₃ ≤ DeviceObject_post ∧ DeviceObject_post ≤ X₃ ∧ X₄ ≤ Irp_post ∧ Irp_post ≤ X₄ ∧ X₅ ≤ Irql_post ∧ Irql_post ≤ X₅ ∧ X₆ ≤ IsochDetachData_post ∧ IsochDetachData_post ≤ X₆ ∧ X₇ ≤ IsochResourceData_post ∧ IsochResourceData_post ≤ X₇ ∧ X₈ ≤ ResourceIrp_post ∧ ResourceIrp_post ≤ X₈ ∧ X₉ ≤ StackSize_post ∧ StackSize_post ≤ X₉ ∧ X₁₀ ≤ ___rho_10__post ∧ ___rho_10__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_11__post ∧ ___rho_11__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_12__post ∧ ___rho_12__post ≤ X₁₂ ∧ X₁₃ ≤ ___rho_13__post ∧ ___rho_13__post ≤ X₁₃ ∧ X₁₄ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₁₄ ∧ X₁₅ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₁₅ ∧ X₁₆ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₁₆ ∧ X₁₇ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₁₇ ∧ X₁₈ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₈ ∧ X₁₉ ≤ ___rho_6__post ∧ ___rho_6__post ≤ X₁₉ ∧ X₂₀ ≤ ___rho_7__post ∧ ___rho_7__post ≤ X₂₀ ∧ X₂₁ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₂₁ ∧ X₂₂ ≤ ___rho_99__post ∧ ___rho_99__post ≤ X₂₂ ∧ X₂₃ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₂₃ ∧ X₂₄ ≤ a11_post ∧ a11_post ≤ X₂₄ ∧ X₂₅ ≤ a1818_post ∧ a1818_post ≤ X₂₅ ∧ X₂₆ ≤ a2525_post ∧ a2525_post ≤ X₂₆ ∧ X₂₇ ≤ a2828_post ∧ a2828_post ≤ X₂₇ ∧ X₂₈ ≤ a3131_post ∧ a3131_post ≤ X₂₈ ∧ X₂₉ ≤ a3232_post ∧ a3232_post ≤ X₂₉ ∧ X₃₀ ≤ a3434_post ∧ a3434_post ≤ X₃₀ ∧ X₃₁ ≤ a3737_post ∧ a3737_post ≤ X₃₁ ∧ X₃₂ ≤ a3838_post ∧ a3838_post ≤ X₃₂ ∧ X₃₃ ≤ a4343_post ∧ a4343_post ≤ X₃₃ ∧ X₃₄ ≤ a4545_post ∧ a4545_post ≤ X₃₄ ∧ X₃₅ ≤ a4646_post ∧ a4646_post ≤ X₃₅ ∧ X₃₆ ≤ a77_post ∧ a77_post ≤ X₃₆ ∧ X₃₇ ≤ b22_post ∧ b22_post ≤ X₃₇ ∧ X₃₈ ≤ b2626_post ∧ b2626_post ≤ X₃₈ ∧ X₃₉ ≤ b2929_post ∧ b2929_post ≤ X₃₉ ∧ X₄₀ ≤ b3333_post ∧ b3333_post ≤ X₄₀ ∧ X₄₁ ≤ b3535_post ∧ b3535_post ≤ X₄₁ ∧ X₄₃ ≤ i___01313_post ∧ i___01313_post ≤ X₄₃ ∧ X₄₄ ≤ i___01717_post ∧ i___01717_post ≤ X₄₄ ∧ X₄₅ ≤ i___02020_post ∧ i___02020_post ≤ X₄₅ ∧ X₄₆ ≤ i___02424_post ∧ i___02424_post ≤ X₄₆ ∧ X₄₇ ≤ i___04040_post ∧ i___04040_post ≤ X₄₇ ∧ X₄₈ ≤ i___04848_post ∧ i___04848_post ≤ X₄₈ ∧ X₄₉ ≤ i___099_post ∧ i___099_post ≤ X₄₉ ∧ X₄₂ ≤ i_post ∧ i_post ≤ X₄₂ ∧ X₅₀ ≤ k1_post ∧ k1_post ≤ X₅₀ ∧ X₅₁ ≤ k2_post ∧ k2_post ≤ X₅₁ ∧ X₅₂ ≤ k3_post ∧ k3_post ≤ X₅₂ ∧ X₅₃ ≤ k4_post ∧ k4_post ≤ X₅₃ ∧ X₅₄ ≤ k5_post ∧ k5_post ≤ X₅₄ ∧ X₅₅ ≤ keA_post ∧ keA_post ≤ X₅₅ ∧ X₅₆ ≤ keR_post ∧ keR_post ≤ X₅₆ ∧ X₅₇ ≤ ntStatus_post ∧ ntStatus_post ≤ X₅₇ ∧ X₅₈ ≤ pIrb_post ∧ pIrb_post ≤ X₅₈ ∧ X₅₉ ≤ prevCancel_post ∧ prevCancel_post ≤ X₅₉ ∧ X₆₀ ≤ ret_ExAllocatePool3030_post ∧ ret_ExAllocatePool3030_post ≤ X₆₀ ∧ X₆₁ ≤ ret_IoAllocateIrp2727_post ∧ ret_IoAllocateIrp2727_post ≤ X₆₁ ∧ X₆₂ ≤ ret_IoSetCancelRoutine4444_post ∧ ret_IoSetCancelRoutine4444_post ≤ X₆₂ ∧ X₆₃ ≤ ret_IoSetDeviceInterfaceState44_post ∧ ret_IoSetDeviceInterfaceState44_post ≤ X₆₃ ∧ X₆₄ ≤ ret_t1394Diag_PnpStopDevice33_post ∧ ret_t1394Diag_PnpStopDevice33_post ≤ X₆₄ ∧ X₆₅ ≤ ret_t1394_SubmitIrpSynch3636_post ∧ ret_t1394_SubmitIrpSynch3636_post ≤ X₆₅
  t₂₇: l24(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅, X₂₆, X₂₇, X₂₈, X₂₉, X₃₀, X₃₁, X₃₂, X₃₃, X₃₄, X₃₅, X₃₆, X₃₇, X₃₈, X₃₉, X₄₀, X₄₁, X₄₂, X₄₃, X₄₄, X₄₅, X₄₆, X₄₇, X₄₈, X₄₉, X₅₀, X₅₁, X₅₂, X₅₃, X₅₄, X₅₅, X₅₆, X₅₇, X₅₈, X₅₉, X₆₀, X₆₁, X₆₂, X₆₃, X₆₄, X₆₅) → l23(AsyncAddressData_post, BusResetIrp_post, CromData_post, DeviceObject_post, Irp_post, Irql_post, IsochDetachData_post, IsochResourceData_post, ResourceIrp_post, StackSize_post, ___rho_10__post, ___rho_11__post, ___rho_12__post, ___rho_13__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_6__post, ___rho_7__post, ___rho_8__post, ___rho_99__post, ___rho_9__post, a11_post, a1818_post, a2525_post, a2828_post, a3131_post, a3232_post, a3434_post, a3737_post, a3838_post, a4343_post, a4545_post, a4646_post, a77_post, b22_post, b2626_post, b2929_post, b3333_post, b3535_post, i_post, i___01313_post, i___01717_post, i___02020_post, i___02424_post, i___04040_post, i___04848_post, i___099_post, k1_post, k2_post, k3_post, k4_post, k5_post, keA_post, keR_post, ntStatus_post, pIrb_post, prevCancel_post, ret_ExAllocatePool3030_post, ret_IoAllocateIrp2727_post, ret_IoSetCancelRoutine4444_post, ret_IoSetDeviceInterfaceState44_post, ret_t1394Diag_PnpStopDevice33_post, ret_t1394_SubmitIrpSynch3636_post) :|: X₀ ≤ AsyncAddressData_post ∧ AsyncAddressData_post ≤ X₀ ∧ X₁ ≤ BusResetIrp_post ∧ BusResetIrp_post ≤ X₁ ∧ X₂ ≤ CromData_post ∧ CromData_post ≤ X₂ ∧ X₃ ≤ DeviceObject_post ∧ DeviceObject_post ≤ X₃ ∧ X₄ ≤ Irp_post ∧ Irp_post ≤ X₄ ∧ X₅ ≤ Irql_post ∧ Irql_post ≤ X₅ ∧ X₆ ≤ IsochDetachData_post ∧ IsochDetachData_post ≤ X₆ ∧ X₇ ≤ IsochResourceData_post ∧ IsochResourceData_post ≤ X₇ ∧ X₈ ≤ ResourceIrp_post ∧ ResourceIrp_post ≤ X₈ ∧ X₉ ≤ StackSize_post ∧ StackSize_post ≤ X₉ ∧ X₁₀ ≤ ___rho_10__post ∧ ___rho_10__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_11__post ∧ ___rho_11__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_12__post ∧ ___rho_12__post ≤ X₁₂ ∧ X₁₃ ≤ ___rho_13__post ∧ ___rho_13__post ≤ X₁₃ ∧ X₁₄ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₁₄ ∧ X₁₅ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₁₅ ∧ X₁₆ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₁₆ ∧ X₁₇ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₁₇ ∧ X₁₈ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₈ ∧ X₁₉ ≤ ___rho_6__post ∧ ___rho_6__post ≤ X₁₉ ∧ X₂₀ ≤ ___rho_7__post ∧ ___rho_7__post ≤ X₂₀ ∧ X₂₁ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₂₁ ∧ X₂₂ ≤ ___rho_99__post ∧ ___rho_99__post ≤ X₂₂ ∧ X₂₃ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₂₃ ∧ X₂₄ ≤ a11_post ∧ a11_post ≤ X₂₄ ∧ X₂₅ ≤ a1818_post ∧ a1818_post ≤ X₂₅ ∧ X₂₆ ≤ a2525_post ∧ a2525_post ≤ X₂₆ ∧ X₂₇ ≤ a2828_post ∧ a2828_post ≤ X₂₇ ∧ X₂₈ ≤ a3131_post ∧ a3131_post ≤ X₂₈ ∧ X₂₉ ≤ a3232_post ∧ a3232_post ≤ X₂₉ ∧ X₃₀ ≤ a3434_post ∧ a3434_post ≤ X₃₀ ∧ X₃₁ ≤ a3737_post ∧ a3737_post ≤ X₃₁ ∧ X₃₂ ≤ a3838_post ∧ a3838_post ≤ X₃₂ ∧ X₃₃ ≤ a4343_post ∧ a4343_post ≤ X₃₃ ∧ X₃₄ ≤ a4545_post ∧ a4545_post ≤ X₃₄ ∧ X₃₅ ≤ a4646_post ∧ a4646_post ≤ X₃₅ ∧ X₃₆ ≤ a77_post ∧ a77_post ≤ X₃₆ ∧ X₃₇ ≤ b22_post ∧ b22_post ≤ X₃₇ ∧ X₃₈ ≤ b2626_post ∧ b2626_post ≤ X₃₈ ∧ X₃₉ ≤ b2929_post ∧ b2929_post ≤ X₃₉ ∧ X₄₀ ≤ b3333_post ∧ b3333_post ≤ X₄₀ ∧ X₄₁ ≤ b3535_post ∧ b3535_post ≤ X₄₁ ∧ X₄₃ ≤ i___01313_post ∧ i___01313_post ≤ X₄₃ ∧ X₄₄ ≤ i___01717_post ∧ i___01717_post ≤ X₄₄ ∧ X₄₅ ≤ i___02020_post ∧ i___02020_post ≤ X₄₅ ∧ X₄₆ ≤ i___02424_post ∧ i___02424_post ≤ X₄₆ ∧ X₄₇ ≤ i___04040_post ∧ i___04040_post ≤ X₄₇ ∧ X₄₈ ≤ i___04848_post ∧ i___04848_post ≤ X₄₈ ∧ X₄₉ ≤ i___099_post ∧ i___099_post ≤ X₄₉ ∧ X₄₂ ≤ i_post ∧ i_post ≤ X₄₂ ∧ X₅₀ ≤ k1_post ∧ k1_post ≤ X₅₀ ∧ X₅₁ ≤ k2_post ∧ k2_post ≤ X₅₁ ∧ X₅₂ ≤ k3_post ∧ k3_post ≤ X₅₂ ∧ X₅₃ ≤ k4_post ∧ k4_post ≤ X₅₃ ∧ X₅₄ ≤ k5_post ∧ k5_post ≤ X₅₄ ∧ X₅₅ ≤ keA_post ∧ keA_post ≤ X₅₅ ∧ X₅₆ ≤ keR_post ∧ keR_post ≤ X₅₆ ∧ X₅₇ ≤ ntStatus_post ∧ ntStatus_post ≤ X₅₇ ∧ X₅₈ ≤ pIrb_post ∧ pIrb_post ≤ X₅₈ ∧ X₅₉ ≤ prevCancel_post ∧ prevCancel_post ≤ X₅₉ ∧ X₆₀ ≤ ret_ExAllocatePool3030_post ∧ ret_ExAllocatePool3030_post ≤ X₆₀ ∧ X₆₁ ≤ ret_IoAllocateIrp2727_post ∧ ret_IoAllocateIrp2727_post ≤ X₆₁ ∧ X₆₂ ≤ ret_IoSetCancelRoutine4444_post ∧ ret_IoSetCancelRoutine4444_post ≤ X₆₂ ∧ X₆₃ ≤ ret_IoSetDeviceInterfaceState44_post ∧ ret_IoSetDeviceInterfaceState44_post ≤ X₆₃ ∧ X₆₄ ≤ ret_t1394Diag_PnpStopDevice33_post ∧ ret_t1394Diag_PnpStopDevice33_post ≤ X₆₄ ∧ X₆₅ ≤ ret_t1394_SubmitIrpSynch3636_post ∧ ret_t1394_SubmitIrpSynch3636_post ≤ X₆₅
  t₃₁: l25(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅, X₂₆, X₂₇, X₂₈, X₂₉, X₃₀, X₃₁, X₃₂, X₃₃, X₃₄, X₃₅, X₃₆, X₃₇, X₃₈, X₃₉, X₄₀, X₄₁, X₄₂, X₄₃, X₄₄, X₄₅, X₄₆, X₄₇, X₄₈, X₄₉, X₅₀, X₅₁, X₅₂, X₅₃, X₅₄, X₅₅, X₅₆, X₅₇, X₅₈, X₅₉, X₆₀, X₆₁, X₆₂, X₆₃, X₆₄, X₆₅) → l22(AsyncAddressData_post, BusResetIrp_post, CromData_post, DeviceObject_post, Irp_post, Irql_post, IsochDetachData_post, IsochResourceData_post, ResourceIrp_post, StackSize_post, ___rho_10__post, ___rho_11__post, ___rho_12__post, ___rho_13__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_6__post, ___rho_7__post, ___rho_8__post, ___rho_99__post, ___rho_9__post, a11_post, a1818_post, a2525_post, a2828_post, a3131_post, a3232_post, a3434_post, a3737_post, a3838_post, a4343_post, a4545_post, a4646_post, a77_post, b22_post, b2626_post, b2929_post, b3333_post, b3535_post, i_post, i___01313_post, i___01717_post, i___02020_post, i___02424_post, i___04040_post, i___04848_post, i___099_post, k1_post, k2_post, k3_post, k4_post, k5_post, keA_post, keR_post, ntStatus_post, pIrb_post, prevCancel_post, ret_ExAllocatePool3030_post, ret_IoAllocateIrp2727_post, ret_IoSetCancelRoutine4444_post, ret_IoSetDeviceInterfaceState44_post, ret_t1394Diag_PnpStopDevice33_post, ret_t1394_SubmitIrpSynch3636_post) :|: X₀ ≤ AsyncAddressData_post ∧ AsyncAddressData_post ≤ X₀ ∧ X₁ ≤ BusResetIrp_post ∧ BusResetIrp_post ≤ X₁ ∧ X₂ ≤ CromData_post ∧ CromData_post ≤ X₂ ∧ X₃ ≤ DeviceObject_post ∧ DeviceObject_post ≤ X₃ ∧ X₄ ≤ Irp_post ∧ Irp_post ≤ X₄ ∧ X₅ ≤ Irql_post ∧ Irql_post ≤ X₅ ∧ X₆ ≤ IsochDetachData_post ∧ IsochDetachData_post ≤ X₆ ∧ X₇ ≤ IsochResourceData_post ∧ IsochResourceData_post ≤ X₇ ∧ X₈ ≤ ResourceIrp_post ∧ ResourceIrp_post ≤ X₈ ∧ X₉ ≤ StackSize_post ∧ StackSize_post ≤ X₉ ∧ X₁₀ ≤ ___rho_10__post ∧ ___rho_10__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_11__post ∧ ___rho_11__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_12__post ∧ ___rho_12__post ≤ X₁₂ ∧ X₁₃ ≤ ___rho_13__post ∧ ___rho_13__post ≤ X₁₃ ∧ X₁₄ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₁₄ ∧ X₁₅ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₁₅ ∧ X₁₆ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₁₆ ∧ X₁₇ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₁₇ ∧ X₁₈ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₈ ∧ X₁₉ ≤ ___rho_6__post ∧ ___rho_6__post ≤ X₁₉ ∧ X₂₀ ≤ ___rho_7__post ∧ ___rho_7__post ≤ X₂₀ ∧ X₂₁ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₂₁ ∧ X₂₂ ≤ ___rho_99__post ∧ ___rho_99__post ≤ X₂₂ ∧ X₂₃ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₂₃ ∧ X₂₄ ≤ a11_post ∧ a11_post ≤ X₂₄ ∧ X₂₅ ≤ a1818_post ∧ a1818_post ≤ X₂₅ ∧ X₂₆ ≤ a2525_post ∧ a2525_post ≤ X₂₆ ∧ X₂₇ ≤ a2828_post ∧ a2828_post ≤ X₂₇ ∧ X₂₈ ≤ a3131_post ∧ a3131_post ≤ X₂₈ ∧ X₂₉ ≤ a3232_post ∧ a3232_post ≤ X₂₉ ∧ X₃₀ ≤ a3434_post ∧ a3434_post ≤ X₃₀ ∧ X₃₁ ≤ a3737_post ∧ a3737_post ≤ X₃₁ ∧ X₃₂ ≤ a3838_post ∧ a3838_post ≤ X₃₂ ∧ X₃₃ ≤ a4343_post ∧ a4343_post ≤ X₃₃ ∧ X₃₄ ≤ a4545_post ∧ a4545_post ≤ X₃₄ ∧ X₃₅ ≤ a4646_post ∧ a4646_post ≤ X₃₅ ∧ X₃₆ ≤ a77_post ∧ a77_post ≤ X₃₆ ∧ X₃₇ ≤ b22_post ∧ b22_post ≤ X₃₇ ∧ X₃₈ ≤ b2626_post ∧ b2626_post ≤ X₃₈ ∧ X₃₉ ≤ b2929_post ∧ b2929_post ≤ X₃₉ ∧ X₄₀ ≤ b3333_post ∧ b3333_post ≤ X₄₀ ∧ X₄₁ ≤ b3535_post ∧ b3535_post ≤ X₄₁ ∧ X₄₃ ≤ i___01313_post ∧ i___01313_post ≤ X₄₃ ∧ X₄₄ ≤ i___01717_post ∧ i___01717_post ≤ X₄₄ ∧ X₄₅ ≤ i___02020_post ∧ i___02020_post ≤ X₄₅ ∧ X₄₆ ≤ i___02424_post ∧ i___02424_post ≤ X₄₆ ∧ X₄₇ ≤ i___04040_post ∧ i___04040_post ≤ X₄₇ ∧ X₄₈ ≤ i___04848_post ∧ i___04848_post ≤ X₄₈ ∧ X₄₉ ≤ i___099_post ∧ i___099_post ≤ X₄₉ ∧ X₄₂ ≤ i_post ∧ i_post ≤ X₄₂ ∧ X₅₀ ≤ k1_post ∧ k1_post ≤ X₅₀ ∧ X₅₁ ≤ k2_post ∧ k2_post ≤ X₅₁ ∧ X₅₂ ≤ k3_post ∧ k3_post ≤ X₅₂ ∧ X₅₃ ≤ k4_post ∧ k4_post ≤ X₅₃ ∧ X₅₄ ≤ k5_post ∧ k5_post ≤ X₅₄ ∧ X₅₅ ≤ keA_post ∧ keA_post ≤ X₅₅ ∧ X₅₆ ≤ keR_post ∧ keR_post ≤ X₅₆ ∧ X₅₇ ≤ ntStatus_post ∧ ntStatus_post ≤ X₅₇ ∧ X₅₈ ≤ pIrb_post ∧ pIrb_post ≤ X₅₈ ∧ X₅₉ ≤ prevCancel_post ∧ prevCancel_post ≤ X₅₉ ∧ X₆₀ ≤ ret_ExAllocatePool3030_post ∧ ret_ExAllocatePool3030_post ≤ X₆₀ ∧ X₆₁ ≤ ret_IoAllocateIrp2727_post ∧ ret_IoAllocateIrp2727_post ≤ X₆₁ ∧ X₆₂ ≤ ret_IoSetCancelRoutine4444_post ∧ ret_IoSetCancelRoutine4444_post ≤ X₆₂ ∧ X₆₃ ≤ ret_IoSetDeviceInterfaceState44_post ∧ ret_IoSetDeviceInterfaceState44_post ≤ X₆₃ ∧ X₆₄ ≤ ret_t1394Diag_PnpStopDevice33_post ∧ ret_t1394Diag_PnpStopDevice33_post ≤ X₆₄ ∧ X₆₅ ≤ ret_t1394_SubmitIrpSynch3636_post ∧ ret_t1394_SubmitIrpSynch3636_post ≤ X₆₅
  t₃₅: l26(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅, X₂₆, X₂₇, X₂₈, X₂₉, X₃₀, X₃₁, X₃₂, X₃₃, X₃₄, X₃₅, X₃₆, X₃₇, X₃₈, X₃₉, X₄₀, X₄₁, X₄₂, X₄₃, X₄₄, X₄₅, X₄₆, X₄₇, X₄₈, X₄₉, X₅₀, X₅₁, X₅₂, X₅₃, X₅₄, X₅₅, X₅₆, X₅₇, X₅₈, X₅₉, X₆₀, X₆₁, X₆₂, X₆₃, X₆₄, X₆₅) → l15(AsyncAddressData_post, BusResetIrp_post, CromData_post, DeviceObject_post, Irp_post, Irql_post, IsochDetachData_post, IsochResourceData_post, ResourceIrp_post, StackSize_post, ___rho_10__post, ___rho_11__post, ___rho_12__post, ___rho_13__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_6__post, ___rho_7__post, ___rho_8__post, ___rho_99__post, ___rho_9__post, a11_post, a1818_post, a2525_post, a2828_post, a3131_post, a3232_post, a3434_post, a3737_post, a3838_post, a4343_post, a4545_post, a4646_post, a77_post, b22_post, b2626_post, b2929_post, b3333_post, b3535_post, i_post, i___01313_post, i___01717_post, i___02020_post, i___02424_post, i___04040_post, i___04848_post, i___099_post, k1_post, k2_post, k3_post, k4_post, k5_post, keA_post, keR_post, ntStatus_post, pIrb_post, prevCancel_post, ret_ExAllocatePool3030_post, ret_IoAllocateIrp2727_post, ret_IoSetCancelRoutine4444_post, ret_IoSetDeviceInterfaceState44_post, ret_t1394Diag_PnpStopDevice33_post, ret_t1394_SubmitIrpSynch3636_post) :|: a2828_post ≤ 1 ∧ 1 ≤ a2828_post ∧ X₀ ≤ AsyncAddressData_post ∧ AsyncAddressData_post ≤ X₀ ∧ X₁ ≤ BusResetIrp_post ∧ BusResetIrp_post ≤ X₁ ∧ X₂ ≤ CromData_post ∧ CromData_post ≤ X₂ ∧ X₃ ≤ DeviceObject_post ∧ DeviceObject_post ≤ X₃ ∧ X₄ ≤ Irp_post ∧ Irp_post ≤ X₄ ∧ X₅ ≤ Irql_post ∧ Irql_post ≤ X₅ ∧ X₆ ≤ IsochDetachData_post ∧ IsochDetachData_post ≤ X₆ ∧ X₇ ≤ IsochResourceData_post ∧ IsochResourceData_post ≤ X₇ ∧ X₈ ≤ ResourceIrp_post ∧ ResourceIrp_post ≤ X₈ ∧ X₉ ≤ StackSize_post ∧ StackSize_post ≤ X₉ ∧ X₁₀ ≤ ___rho_10__post ∧ ___rho_10__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_11__post ∧ ___rho_11__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_12__post ∧ ___rho_12__post ≤ X₁₂ ∧ X₁₃ ≤ ___rho_13__post ∧ ___rho_13__post ≤ X₁₃ ∧ X₁₄ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₁₄ ∧ X₁₅ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₁₅ ∧ X₁₆ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₁₆ ∧ X₁₇ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₁₇ ∧ X₁₈ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₈ ∧ X₁₉ ≤ ___rho_6__post ∧ ___rho_6__post ≤ X₁₉ ∧ X₂₀ ≤ ___rho_7__post ∧ ___rho_7__post ≤ X₂₀ ∧ X₂₁ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₂₁ ∧ X₂₂ ≤ ___rho_99__post ∧ ___rho_99__post ≤ X₂₂ ∧ X₂₃ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₂₃ ∧ X₂₄ ≤ a11_post ∧ a11_post ≤ X₂₄ ∧ X₂₅ ≤ a1818_post ∧ a1818_post ≤ X₂₅ ∧ X₂₆ ≤ a2525_post ∧ a2525_post ≤ X₂₆ ∧ X₂₈ ≤ a3131_post ∧ a3131_post ≤ X₂₈ ∧ X₂₉ ≤ a3232_post ∧ a3232_post ≤ X₂₉ ∧ X₃₀ ≤ a3434_post ∧ a3434_post ≤ X₃₀ ∧ X₃₁ ≤ a3737_post ∧ a3737_post ≤ X₃₁ ∧ X₃₂ ≤ a3838_post ∧ a3838_post ≤ X₃₂ ∧ X₃₃ ≤ a4343_post ∧ a4343_post ≤ X₃₃ ∧ X₃₄ ≤ a4545_post ∧ a4545_post ≤ X₃₄ ∧ X₃₅ ≤ a4646_post ∧ a4646_post ≤ X₃₅ ∧ X₃₆ ≤ a77_post ∧ a77_post ≤ X₃₆ ∧ X₃₇ ≤ b22_post ∧ b22_post ≤ X₃₇ ∧ X₃₈ ≤ b2626_post ∧ b2626_post ≤ X₃₈ ∧ 0 ≤ b2929_post ∧ b2929_post ≤ 0 ∧ X₄₀ ≤ b3333_post ∧ b3333_post ≤ X₄₀ ∧ X₄₁ ≤ b3535_post ∧ b3535_post ≤ X₄₁ ∧ X₄₃ ≤ i___01313_post ∧ i___01313_post ≤ X₄₃ ∧ X₄₄ ≤ i___01717_post ∧ i___01717_post ≤ X₄₄ ∧ X₄₅ ≤ i___02020_post ∧ i___02020_post ≤ X₄₅ ∧ X₄₆ ≤ i___02424_post ∧ i___02424_post ≤ X₄₆ ∧ X₄₇ ≤ i___04040_post ∧ i___04040_post ≤ X₄₇ ∧ X₄₈ ≤ i___04848_post ∧ i___04848_post ≤ X₄₈ ∧ X₄₉ ≤ i___099_post ∧ i___099_post ≤ X₄₉ ∧ X₄₂ ≤ i_post ∧ i_post ≤ X₄₂ ∧ X₅₀ ≤ k1_post ∧ k1_post ≤ X₅₀ ∧ X₅₁ ≤ k2_post ∧ k2_post ≤ X₅₁ ∧ X₅₂ ≤ k3_post ∧ k3_post ≤ X₅₂ ∧ X₅₃ ≤ k4_post ∧ k4_post ≤ X₅₃ ∧ X₅₄ ≤ k5_post ∧ k5_post ≤ X₅₄ ∧ X₅₅ ≤ keA_post ∧ keA_post ≤ X₅₅ ∧ X₅₆ ≤ keR_post ∧ keR_post ≤ X₅₆ ∧ X₅₇ ≤ ntStatus_post ∧ ntStatus_post ≤ X₅₇ ∧ ret_ExAllocatePool3030_post ≤ pIrb_post ∧ pIrb_post ≤ ret_ExAllocatePool3030_post ∧ X₅₉ ≤ prevCancel_post ∧ prevCancel_post ≤ X₅₉ ∧ 0 ≤ ret_ExAllocatePool3030_post ∧ ret_ExAllocatePool3030_post ≤ 0 ∧ X₆₁ ≤ ret_IoAllocateIrp2727_post ∧ ret_IoAllocateIrp2727_post ≤ X₆₁ ∧ X₆₂ ≤ ret_IoSetCancelRoutine4444_post ∧ ret_IoSetCancelRoutine4444_post ≤ X₆₂ ∧ X₆₃ ≤ ret_IoSetDeviceInterfaceState44_post ∧ ret_IoSetDeviceInterfaceState44_post ≤ X₆₃ ∧ X₆₄ ≤ ret_t1394Diag_PnpStopDevice33_post ∧ ret_t1394Diag_PnpStopDevice33_post ≤ X₆₄ ∧ X₆₅ ≤ ret_t1394_SubmitIrpSynch3636_post ∧ ret_t1394_SubmitIrpSynch3636_post ≤ X₆₅
  t₄₃: l27(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅, X₂₆, X₂₇, X₂₈, X₂₉, X₃₀, X₃₁, X₃₂, X₃₃, X₃₄, X₃₅, X₃₆, X₃₇, X₃₈, X₃₉, X₄₀, X₄₁, X₄₂, X₄₃, X₄₄, X₄₅, X₄₆, X₄₇, X₄₈, X₄₉, X₅₀, X₅₁, X₅₂, X₅₃, X₅₄, X₅₅, X₅₆, X₅₇, X₅₈, X₅₉, X₆₀, X₆₁, X₆₂, X₆₃, X₆₄, X₆₅) → l28(AsyncAddressData_post, BusResetIrp_post, CromData_post, DeviceObject_post, Irp_post, Irql_post, IsochDetachData_post, IsochResourceData_post, ResourceIrp_post, StackSize_post, ___rho_10__post, ___rho_11__post, ___rho_12__post, ___rho_13__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_6__post, ___rho_7__post, ___rho_8__post, ___rho_99__post, ___rho_9__post, a11_post, a1818_post, a2525_post, a2828_post, a3131_post, a3232_post, a3434_post, a3737_post, a3838_post, a4343_post, a4545_post, a4646_post, a77_post, b22_post, b2626_post, b2929_post, b3333_post, b3535_post, i_post, i___01313_post, i___01717_post, i___02020_post, i___02424_post, i___04040_post, i___04848_post, i___099_post, k1_post, k2_post, k3_post, k4_post, k5_post, keA_post, keR_post, ntStatus_post, pIrb_post, prevCancel_post, ret_ExAllocatePool3030_post, ret_IoAllocateIrp2727_post, ret_IoSetCancelRoutine4444_post, ret_IoSetDeviceInterfaceState44_post, ret_t1394Diag_PnpStopDevice33_post, ret_t1394_SubmitIrpSynch3636_post) :|: X₀ ≤ AsyncAddressData_post ∧ AsyncAddressData_post ≤ X₀ ∧ X₁ ≤ BusResetIrp_post ∧ BusResetIrp_post ≤ X₁ ∧ X₂ ≤ CromData_post ∧ CromData_post ≤ X₂ ∧ X₃ ≤ DeviceObject_post ∧ DeviceObject_post ≤ X₃ ∧ X₄ ≤ Irp_post ∧ Irp_post ≤ X₄ ∧ X₅ ≤ Irql_post ∧ Irql_post ≤ X₅ ∧ X₆ ≤ IsochDetachData_post ∧ IsochDetachData_post ≤ X₆ ∧ X₇ ≤ IsochResourceData_post ∧ IsochResourceData_post ≤ X₇ ∧ X₈ ≤ ResourceIrp_post ∧ ResourceIrp_post ≤ X₈ ∧ X₉ ≤ StackSize_post ∧ StackSize_post ≤ X₉ ∧ X₁₀ ≤ ___rho_10__post ∧ ___rho_10__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_11__post ∧ ___rho_11__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_12__post ∧ ___rho_12__post ≤ X₁₂ ∧ X₁₃ ≤ ___rho_13__post ∧ ___rho_13__post ≤ X₁₃ ∧ X₁₄ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₁₄ ∧ X₁₅ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₁₅ ∧ X₁₆ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₁₆ ∧ X₁₇ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₁₇ ∧ X₁₈ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₈ ∧ X₁₉ ≤ ___rho_6__post ∧ ___rho_6__post ≤ X₁₉ ∧ X₂₀ ≤ ___rho_7__post ∧ ___rho_7__post ≤ X₂₀ ∧ X₂₁ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₂₁ ∧ X₂₂ ≤ ___rho_99__post ∧ ___rho_99__post ≤ X₂₂ ∧ X₂₃ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₂₃ ∧ X₂₄ ≤ a11_post ∧ a11_post ≤ X₂₄ ∧ X₂₅ ≤ a1818_post ∧ a1818_post ≤ X₂₅ ∧ X₂₆ ≤ a2525_post ∧ a2525_post ≤ X₂₆ ∧ X₂₇ ≤ a2828_post ∧ a2828_post ≤ X₂₇ ∧ X₂₈ ≤ a3131_post ∧ a3131_post ≤ X₂₈ ∧ X₂₉ ≤ a3232_post ∧ a3232_post ≤ X₂₉ ∧ X₃₀ ≤ a3434_post ∧ a3434_post ≤ X₃₀ ∧ X₃₁ ≤ a3737_post ∧ a3737_post ≤ X₃₁ ∧ X₃₂ ≤ a3838_post ∧ a3838_post ≤ X₃₂ ∧ X₃₃ ≤ a4343_post ∧ a4343_post ≤ X₃₃ ∧ X₃₄ ≤ a4545_post ∧ a4545_post ≤ X₃₄ ∧ X₃₅ ≤ a4646_post ∧ a4646_post ≤ X₃₅ ∧ X₃₆ ≤ a77_post ∧ a77_post ≤ X₃₆ ∧ X₃₇ ≤ b22_post ∧ b22_post ≤ X₃₇ ∧ X₃₈ ≤ b2626_post ∧ b2626_post ≤ X₃₈ ∧ X₃₉ ≤ b2929_post ∧ b2929_post ≤ X₃₉ ∧ X₄₀ ≤ b3333_post ∧ b3333_post ≤ X₄₀ ∧ X₄₁ ≤ b3535_post ∧ b3535_post ≤ X₄₁ ∧ X₄₃ ≤ i___01313_post ∧ i___01313_post ≤ X₄₃ ∧ X₄₄ ≤ i___01717_post ∧ i___01717_post ≤ X₄₄ ∧ X₄₅ ≤ i___02020_post ∧ i___02020_post ≤ X₄₅ ∧ X₄₆ ≤ i___02424_post ∧ i___02424_post ≤ X₄₆ ∧ X₄₇ ≤ i___04040_post ∧ i___04040_post ≤ X₄₇ ∧ X₄₈ ≤ i___04848_post ∧ i___04848_post ≤ X₄₈ ∧ X₄₉ ≤ i___099_post ∧ i___099_post ≤ X₄₉ ∧ X₄₂ ≤ i_post ∧ i_post ≤ X₄₂ ∧ X₅₀ ≤ k1_post ∧ k1_post ≤ X₅₀ ∧ X₅₁ ≤ k2_post ∧ k2_post ≤ X₅₁ ∧ X₅₂ ≤ k3_post ∧ k3_post ≤ X₅₂ ∧ X₅₃ ≤ k4_post ∧ k4_post ≤ X₅₃ ∧ X₅₄ ≤ k5_post ∧ k5_post ≤ X₅₄ ∧ X₅₅ ≤ keA_post ∧ keA_post ≤ X₅₅ ∧ X₅₆ ≤ keR_post ∧ keR_post ≤ X₅₆ ∧ X₅₇ ≤ ntStatus_post ∧ ntStatus_post ≤ X₅₇ ∧ X₅₈ ≤ pIrb_post ∧ pIrb_post ≤ X₅₈ ∧ X₅₉ ≤ prevCancel_post ∧ prevCancel_post ≤ X₅₉ ∧ X₆₀ ≤ ret_ExAllocatePool3030_post ∧ ret_ExAllocatePool3030_post ≤ X₆₀ ∧ X₆₁ ≤ ret_IoAllocateIrp2727_post ∧ ret_IoAllocateIrp2727_post ≤ X₆₁ ∧ X₆₂ ≤ ret_IoSetCancelRoutine4444_post ∧ ret_IoSetCancelRoutine4444_post ≤ X₆₂ ∧ X₆₃ ≤ ret_IoSetDeviceInterfaceState44_post ∧ ret_IoSetDeviceInterfaceState44_post ≤ X₆₃ ∧ X₆₄ ≤ ret_t1394Diag_PnpStopDevice33_post ∧ ret_t1394Diag_PnpStopDevice33_post ≤ X₆₄ ∧ X₆₅ ≤ ret_t1394_SubmitIrpSynch3636_post ∧ ret_t1394_SubmitIrpSynch3636_post ≤ X₆₅ ∧ X₁₄ ≤ 0
  t₄₄: l27(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅, X₂₆, X₂₇, X₂₈, X₂₉, X₃₀, X₃₁, X₃₂, X₃₃, X₃₄, X₃₅, X₃₆, X₃₇, X₃₈, X₃₉, X₄₀, X₄₁, X₄₂, X₄₃, X₄₄, X₄₅, X₄₆, X₄₇, X₄₈, X₄₉, X₅₀, X₅₁, X₅₂, X₅₃, X₅₄, X₅₅, X₅₆, X₅₇, X₅₈, X₅₉, X₆₀, X₆₁, X₆₂, X₆₃, X₆₄, X₆₅) → l28(AsyncAddressData_post, BusResetIrp_post, CromData_post, DeviceObject_post, Irp_post, Irql_post, IsochDetachData_post, IsochResourceData_post, ResourceIrp_post, StackSize_post, ___rho_10__post, ___rho_11__post, ___rho_12__post, ___rho_13__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_6__post, ___rho_7__post, ___rho_8__post, ___rho_99__post, ___rho_9__post, a11_post, a1818_post, a2525_post, a2828_post, a3131_post, a3232_post, a3434_post, a3737_post, a3838_post, a4343_post, a4545_post, a4646_post, a77_post, b22_post, b2626_post, b2929_post, b3333_post, b3535_post, i_post, i___01313_post, i___01717_post, i___02020_post, i___02424_post, i___04040_post, i___04848_post, i___099_post, k1_post, k2_post, k3_post, k4_post, k5_post, keA_post, keR_post, ntStatus_post, pIrb_post, prevCancel_post, ret_ExAllocatePool3030_post, ret_IoAllocateIrp2727_post, ret_IoSetCancelRoutine4444_post, ret_IoSetDeviceInterfaceState44_post, ret_t1394Diag_PnpStopDevice33_post, ret_t1394_SubmitIrpSynch3636_post) :|: 1 ≤ X₁₄ ∧ X₀ ≤ AsyncAddressData_post ∧ AsyncAddressData_post ≤ X₀ ∧ X₁ ≤ BusResetIrp_post ∧ BusResetIrp_post ≤ X₁ ∧ X₂ ≤ CromData_post ∧ CromData_post ≤ X₂ ∧ X₃ ≤ DeviceObject_post ∧ DeviceObject_post ≤ X₃ ∧ X₄ ≤ Irp_post ∧ Irp_post ≤ X₄ ∧ X₅ ≤ Irql_post ∧ Irql_post ≤ X₅ ∧ X₆ ≤ IsochDetachData_post ∧ IsochDetachData_post ≤ X₆ ∧ X₇ ≤ IsochResourceData_post ∧ IsochResourceData_post ≤ X₇ ∧ X₈ ≤ ResourceIrp_post ∧ ResourceIrp_post ≤ X₈ ∧ X₉ ≤ StackSize_post ∧ StackSize_post ≤ X₉ ∧ X₁₀ ≤ ___rho_10__post ∧ ___rho_10__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_11__post ∧ ___rho_11__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_12__post ∧ ___rho_12__post ≤ X₁₂ ∧ X₁₃ ≤ ___rho_13__post ∧ ___rho_13__post ≤ X₁₃ ∧ X₁₄ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₁₄ ∧ X₁₅ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₁₅ ∧ X₁₆ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₁₆ ∧ X₁₇ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₁₇ ∧ X₁₈ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₈ ∧ X₁₉ ≤ ___rho_6__post ∧ ___rho_6__post ≤ X₁₉ ∧ X₂₀ ≤ ___rho_7__post ∧ ___rho_7__post ≤ X₂₀ ∧ X₂₁ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₂₁ ∧ X₂₂ ≤ ___rho_99__post ∧ ___rho_99__post ≤ X₂₂ ∧ X₂₃ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₂₃ ∧ X₃ ≤ a11_post ∧ a11_post ≤ X₃ ∧ X₂₅ ≤ a1818_post ∧ a1818_post ≤ X₂₅ ∧ X₂₆ ≤ a2525_post ∧ a2525_post ≤ X₂₆ ∧ X₂₇ ≤ a2828_post ∧ a2828_post ≤ X₂₇ ∧ X₂₈ ≤ a3131_post ∧ a3131_post ≤ X₂₈ ∧ X₂₉ ≤ a3232_post ∧ a3232_post ≤ X₂₉ ∧ X₃₀ ≤ a3434_post ∧ a3434_post ≤ X₃₀ ∧ X₃₁ ≤ a3737_post ∧ a3737_post ≤ X₃₁ ∧ X₃₂ ≤ a3838_post ∧ a3838_post ≤ X₃₂ ∧ X₃₃ ≤ a4343_post ∧ a4343_post ≤ X₃₃ ∧ X₃₄ ≤ a4545_post ∧ a4545_post ≤ X₃₄ ∧ X₃₅ ≤ a4646_post ∧ a4646_post ≤ X₃₅ ∧ X₃₆ ≤ a77_post ∧ a77_post ≤ X₃₆ ∧ X₄ ≤ b22_post ∧ b22_post ≤ X₄ ∧ X₃₈ ≤ b2626_post ∧ b2626_post ≤ X₃₈ ∧ X₃₉ ≤ b2929_post ∧ b2929_post ≤ X₃₉ ∧ X₄₀ ≤ b3333_post ∧ b3333_post ≤ X₄₀ ∧ X₄₁ ≤ b3535_post ∧ b3535_post ≤ X₄₁ ∧ X₄₃ ≤ i___01313_post ∧ i___01313_post ≤ X₄₃ ∧ X₄₄ ≤ i___01717_post ∧ i___01717_post ≤ X₄₄ ∧ X₄₅ ≤ i___02020_post ∧ i___02020_post ≤ X₄₅ ∧ X₄₆ ≤ i___02424_post ∧ i___02424_post ≤ X₄₆ ∧ X₄₇ ≤ i___04040_post ∧ i___04040_post ≤ X₄₇ ∧ X₄₈ ≤ i___04848_post ∧ i___04848_post ≤ X₄₈ ∧ X₄₉ ≤ i___099_post ∧ i___099_post ≤ X₄₉ ∧ X₄₂ ≤ i_post ∧ i_post ≤ X₄₂ ∧ X₅₀ ≤ k1_post ∧ k1_post ≤ X₅₀ ∧ X₅₁ ≤ k2_post ∧ k2_post ≤ X₅₁ ∧ X₅₂ ≤ k3_post ∧ k3_post ≤ X₅₂ ∧ X₅₃ ≤ k4_post ∧ k4_post ≤ X₅₃ ∧ X₅₄ ≤ k5_post ∧ k5_post ≤ X₅₄ ∧ X₅₅ ≤ keA_post ∧ keA_post ≤ X₅₅ ∧ X₅₆ ≤ keR_post ∧ keR_post ≤ X₅₆ ∧ ret_t1394Diag_PnpStopDevice33_post ≤ ntStatus_post ∧ ntStatus_post ≤ ret_t1394Diag_PnpStopDevice33_post ∧ X₅₈ ≤ pIrb_post ∧ pIrb_post ≤ X₅₈ ∧ X₅₉ ≤ prevCancel_post ∧ prevCancel_post ≤ X₅₉ ∧ X₆₀ ≤ ret_ExAllocatePool3030_post ∧ ret_ExAllocatePool3030_post ≤ X₆₀ ∧ X₆₁ ≤ ret_IoAllocateIrp2727_post ∧ ret_IoAllocateIrp2727_post ≤ X₆₁ ∧ X₆₂ ≤ ret_IoSetCancelRoutine4444_post ∧ ret_IoSetCancelRoutine4444_post ≤ X₆₂ ∧ X₆₃ ≤ ret_IoSetDeviceInterfaceState44_post ∧ ret_IoSetDeviceInterfaceState44_post ≤ X₆₃ ∧ 0 ≤ ret_t1394Diag_PnpStopDevice33_post ∧ ret_t1394Diag_PnpStopDevice33_post ≤ 0 ∧ X₆₅ ≤ ret_t1394_SubmitIrpSynch3636_post ∧ ret_t1394_SubmitIrpSynch3636_post ≤ X₆₅
  t₃₄: l28(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅, X₂₆, X₂₇, X₂₈, X₂₉, X₃₀, X₃₁, X₃₂, X₃₃, X₃₄, X₃₅, X₃₆, X₃₇, X₃₈, X₃₉, X₄₀, X₄₁, X₄₂, X₄₃, X₄₄, X₄₅, X₄₆, X₄₇, X₄₈, X₄₉, X₅₀, X₅₁, X₅₂, X₅₃, X₅₄, X₅₅, X₅₆, X₅₇, X₅₈, X₅₉, X₆₀, X₆₁, X₆₂, X₆₃, X₆₄, X₆₅) → l9(AsyncAddressData_post, BusResetIrp_post, CromData_post, DeviceObject_post, Irp_post, Irql_post, IsochDetachData_post, IsochResourceData_post, ResourceIrp_post, StackSize_post, ___rho_10__post, ___rho_11__post, ___rho_12__post, ___rho_13__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_6__post, ___rho_7__post, ___rho_8__post, ___rho_99__post, ___rho_9__post, a11_post, a1818_post, a2525_post, a2828_post, a3131_post, a3232_post, a3434_post, a3737_post, a3838_post, a4343_post, a4545_post, a4646_post, a77_post, b22_post, b2626_post, b2929_post, b3333_post, b3535_post, i_post, i___01313_post, i___01717_post, i___02020_post, i___02424_post, i___04040_post, i___04848_post, i___099_post, k1_post, k2_post, k3_post, k4_post, k5_post, keA_post, keR_post, ntStatus_post, pIrb_post, prevCancel_post, ret_ExAllocatePool3030_post, ret_IoAllocateIrp2727_post, ret_IoSetCancelRoutine4444_post, ret_IoSetDeviceInterfaceState44_post, ret_t1394Diag_PnpStopDevice33_post, ret_t1394_SubmitIrpSynch3636_post) :|: 0 ≤ 0 ∧ keA_1 ≤ 1 ∧ keA_3 ≤ 1 ∧ 1 ≤ keA_1 ∧ 1 ≤ keA_3 ∧ X₀ ≤ AsyncAddressData_post ∧ AsyncAddressData_post ≤ X₀ ∧ X₁ ≤ BusResetIrp_post ∧ BusResetIrp_post ≤ X₁ ∧ X₂ ≤ CromData_post ∧ CromData_post ≤ X₂ ∧ X₃ ≤ DeviceObject_post ∧ DeviceObject_post ≤ X₃ ∧ X₄ ≤ Irp_post ∧ Irp_post ≤ X₄ ∧ X₅ ≤ Irql_post ∧ Irql_post ≤ X₅ ∧ X₆ ≤ IsochDetachData_post ∧ IsochDetachData_post ≤ X₆ ∧ X₇ ≤ IsochResourceData_post ∧ IsochResourceData_post ≤ X₇ ∧ X₈ ≤ ResourceIrp_post ∧ ResourceIrp_post ≤ X₈ ∧ X₉ ≤ StackSize_post ∧ StackSize_post ≤ X₉ ∧ X₁₀ ≤ ___rho_10__post ∧ ___rho_10__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_11__post ∧ ___rho_11__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_12__post ∧ ___rho_12__post ≤ X₁₂ ∧ X₁₃ ≤ ___rho_13__post ∧ ___rho_13__post ≤ X₁₃ ∧ X₁₄ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₁₄ ∧ k1_post ≤ ___rho_2__post ∧ ___rho_2__post ≤ k1_post ∧ X₁₆ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₁₆ ∧ X₁₇ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₁₇ ∧ X₁₈ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₈ ∧ X₁₉ ≤ ___rho_6__post ∧ ___rho_6__post ≤ X₁₉ ∧ X₂₀ ≤ ___rho_7__post ∧ ___rho_7__post ≤ X₂₀ ∧ X₂₁ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₂₁ ∧ X₂₂ ≤ ___rho_99__post ∧ ___rho_99__post ≤ X₂₂ ∧ X₂₃ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₂₃ ∧ X₂₄ ≤ a11_post ∧ a11_post ≤ X₂₄ ∧ X₂₅ ≤ a1818_post ∧ a1818_post ≤ X₂₅ ∧ X₂₆ ≤ a2525_post ∧ a2525_post ≤ X₂₆ ∧ X₂₇ ≤ a2828_post ∧ a2828_post ≤ X₂₇ ∧ X₂₈ ≤ a3131_post ∧ a3131_post ≤ X₂₈ ∧ X₂₉ ≤ a3232_post ∧ a3232_post ≤ X₂₉ ∧ X₃₀ ≤ a3434_post ∧ a3434_post ≤ X₃₀ ∧ X₃₁ ≤ a3737_post ∧ a3737_post ≤ X₃₁ ∧ X₃₂ ≤ a3838_post ∧ a3838_post ≤ X₃₂ ∧ X₃₃ ≤ a4343_post ∧ a4343_post ≤ X₃₃ ∧ X₃₄ ≤ a4545_post ∧ a4545_post ≤ X₃₄ ∧ X₃₅ ≤ a4646_post ∧ a4646_post ≤ X₃₅ ∧ X₃₆ ≤ a77_post ∧ a77_post ≤ X₃₆ ∧ X₃₇ ≤ b22_post ∧ b22_post ≤ X₃₇ ∧ X₃₈ ≤ b2626_post ∧ b2626_post ≤ X₃₈ ∧ X₃₉ ≤ b2929_post ∧ b2929_post ≤ X₃₉ ∧ X₄₀ ≤ b3333_post ∧ b3333_post ≤ X₄₀ ∧ X₄₁ ≤ b3535_post ∧ b3535_post ≤ X₄₁ ∧ X₄₃ ≤ i___01313_post ∧ i___01313_post ≤ X₄₃ ∧ X₄₄ ≤ i___01717_post ∧ i___01717_post ≤ X₄₄ ∧ X₄₅ ≤ i___02020_post ∧ i___02020_post ≤ X₄₅ ∧ X₄₆ ≤ i___02424_post ∧ i___02424_post ≤ X₄₆ ∧ X₄₇ ≤ i___04040_post ∧ i___04040_post ≤ X₄₇ ∧ X₄₈ ≤ i___04848_post ∧ i___04848_post ≤ X₄₈ ∧ X₄₉ ≤ i___099_post ∧ i___099_post ≤ X₄₉ ∧ X₄₂ ≤ i_post ∧ i_post ≤ X₄₂ ∧ X₅₁ ≤ k2_post ∧ k2_post ≤ X₅₁ ∧ X₅₂ ≤ k3_post ∧ k3_post ≤ X₅₂ ∧ X₅₃ ≤ k4_post ∧ k4_post ≤ X₅₃ ∧ X₅₄ ≤ k5_post ∧ k5_post ≤ X₅₄ ∧ 0 ≤ keA_2 ∧ keA_2 ≤ 0 ∧ 0 ≤ keA_post ∧ keA_post ≤ 0 ∧ X₅₆ ≤ keR_post ∧ keR_post ≤ X₅₆ ∧ ret_IoSetDeviceInterfaceState44_post ≤ ntStatus_post ∧ ntStatus_post ≤ ret_IoSetDeviceInterfaceState44_post ∧ X₅₈ ≤ pIrb_post ∧ pIrb_post ≤ X₅₈ ∧ X₅₉ ≤ prevCancel_post ∧ prevCancel_post ≤ X₅₉ ∧ X₆₀ ≤ ret_ExAllocatePool3030_post ∧ ret_ExAllocatePool3030_post ≤ X₆₀ ∧ X₆₁ ≤ ret_IoAllocateIrp2727_post ∧ ret_IoAllocateIrp2727_post ≤ X₆₁ ∧ X₆₂ ≤ ret_IoSetCancelRoutine4444_post ∧ ret_IoSetCancelRoutine4444_post ≤ X₆₂ ∧ 0 ≤ ret_IoSetDeviceInterfaceState44_post ∧ ret_IoSetDeviceInterfaceState44_post ≤ 0 ∧ X₆₄ ≤ ret_t1394Diag_PnpStopDevice33_post ∧ ret_t1394Diag_PnpStopDevice33_post ≤ X₆₄ ∧ X₆₅ ≤ ret_t1394_SubmitIrpSynch3636_post ∧ ret_t1394_SubmitIrpSynch3636_post ≤ X₆₅
  t₅: l29(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅, X₂₆, X₂₇, X₂₈, X₂₉, X₃₀, X₃₁, X₃₂, X₃₃, X₃₄, X₃₅, X₃₆, X₃₇, X₃₈, X₃₉, X₄₀, X₄₁, X₄₂, X₄₃, X₄₄, X₄₅, X₄₆, X₄₇, X₄₈, X₄₉, X₅₀, X₅₁, X₅₂, X₅₃, X₅₄, X₅₅, X₅₆, X₅₇, X₅₈, X₅₉, X₆₀, X₆₁, X₆₂, X₆₃, X₆₄, X₆₅) → l21(AsyncAddressData_post, BusResetIrp_post, CromData_post, DeviceObject_post, Irp_post, Irql_post, IsochDetachData_post, IsochResourceData_post, ResourceIrp_post, StackSize_post, ___rho_10__post, ___rho_11__post, ___rho_12__post, ___rho_13__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_6__post, ___rho_7__post, ___rho_8__post, ___rho_99__post, ___rho_9__post, a11_post, a1818_post, a2525_post, a2828_post, a3131_post, a3232_post, a3434_post, a3737_post, a3838_post, a4343_post, a4545_post, a4646_post, a77_post, b22_post, b2626_post, b2929_post, b3333_post, b3535_post, i_post, i___01313_post, i___01717_post, i___02020_post, i___02424_post, i___04040_post, i___04848_post, i___099_post, k1_post, k2_post, k3_post, k4_post, k5_post, keA_post, keR_post, ntStatus_post, pIrb_post, prevCancel_post, ret_ExAllocatePool3030_post, ret_IoAllocateIrp2727_post, ret_IoSetCancelRoutine4444_post, ret_IoSetDeviceInterfaceState44_post, ret_t1394Diag_PnpStopDevice33_post, ret_t1394_SubmitIrpSynch3636_post) :|: X₀ ≤ AsyncAddressData_post ∧ AsyncAddressData_post ≤ X₀ ∧ X₁ ≤ BusResetIrp_post ∧ BusResetIrp_post ≤ X₁ ∧ X₂ ≤ CromData_post ∧ CromData_post ≤ X₂ ∧ X₃ ≤ DeviceObject_post ∧ DeviceObject_post ≤ X₃ ∧ X₄ ≤ Irp_post ∧ Irp_post ≤ X₄ ∧ X₅ ≤ Irql_post ∧ Irql_post ≤ X₅ ∧ X₆ ≤ IsochDetachData_post ∧ IsochDetachData_post ≤ X₆ ∧ X₇ ≤ IsochResourceData_post ∧ IsochResourceData_post ≤ X₇ ∧ X₈ ≤ ResourceIrp_post ∧ ResourceIrp_post ≤ X₈ ∧ X₉ ≤ StackSize_post ∧ StackSize_post ≤ X₉ ∧ X₁₀ ≤ ___rho_10__post ∧ ___rho_10__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_11__post ∧ ___rho_11__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_12__post ∧ ___rho_12__post ≤ X₁₂ ∧ X₁₃ ≤ ___rho_13__post ∧ ___rho_13__post ≤ X₁₃ ∧ X₁₄ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₁₄ ∧ X₁₅ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₁₅ ∧ X₁₆ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₁₆ ∧ X₁₇ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₁₇ ∧ X₁₈ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₈ ∧ X₁₉ ≤ ___rho_6__post ∧ ___rho_6__post ≤ X₁₉ ∧ X₂₀ ≤ ___rho_7__post ∧ ___rho_7__post ≤ X₂₀ ∧ X₂₁ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₂₁ ∧ X₂₂ ≤ ___rho_99__post ∧ ___rho_99__post ≤ X₂₂ ∧ X₂₃ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₂₃ ∧ X₂₄ ≤ a11_post ∧ a11_post ≤ X₂₄ ∧ X₂₅ ≤ a1818_post ∧ a1818_post ≤ X₂₅ ∧ X₂₆ ≤ a2525_post ∧ a2525_post ≤ X₂₆ ∧ X₂₇ ≤ a2828_post ∧ a2828_post ≤ X₂₇ ∧ X₂₈ ≤ a3131_post ∧ a3131_post ≤ X₂₈ ∧ X₂₉ ≤ a3232_post ∧ a3232_post ≤ X₂₉ ∧ X₃₀ ≤ a3434_post ∧ a3434_post ≤ X₃₀ ∧ X₃₁ ≤ a3737_post ∧ a3737_post ≤ X₃₁ ∧ X₃₂ ≤ a3838_post ∧ a3838_post ≤ X₃₂ ∧ X₃₃ ≤ a4343_post ∧ a4343_post ≤ X₃₃ ∧ X₃₄ ≤ a4545_post ∧ a4545_post ≤ X₃₄ ∧ X₃₅ ≤ a4646_post ∧ a4646_post ≤ X₃₅ ∧ X₃₆ ≤ a77_post ∧ a77_post ≤ X₃₆ ∧ X₃₇ ≤ b22_post ∧ b22_post ≤ X₃₇ ∧ X₃₈ ≤ b2626_post ∧ b2626_post ≤ X₃₈ ∧ X₃₉ ≤ b2929_post ∧ b2929_post ≤ X₃₉ ∧ X₄₀ ≤ b3333_post ∧ b3333_post ≤ X₄₀ ∧ X₄₁ ≤ b3535_post ∧ b3535_post ≤ X₄₁ ∧ X₄₃ ≤ i___01313_post ∧ i___01313_post ≤ X₄₃ ∧ X₄₄ ≤ i___01717_post ∧ i___01717_post ≤ X₄₄ ∧ X₄₅ ≤ i___02020_post ∧ i___02020_post ≤ X₄₅ ∧ X₄₆ ≤ i___02424_post ∧ i___02424_post ≤ X₄₆ ∧ X₄₇ ≤ i___04040_post ∧ i___04040_post ≤ X₄₇ ∧ X₄₈ ≤ i___04848_post ∧ i___04848_post ≤ X₄₈ ∧ X₄₉ ≤ i___099_post ∧ i___099_post ≤ X₄₉ ∧ X₄₂ ≤ i_post ∧ i_post ≤ X₄₂ ∧ X₅₀ ≤ k1_post ∧ k1_post ≤ X₅₀ ∧ X₅₁ ≤ k2_post ∧ k2_post ≤ X₅₁ ∧ X₅₂ ≤ k3_post ∧ k3_post ≤ X₅₂ ∧ X₅₃ ≤ k4_post ∧ k4_post ≤ X₅₃ ∧ X₅₄ ≤ k5_post ∧ k5_post ≤ X₅₄ ∧ X₅₅ ≤ keA_post ∧ keA_post ≤ X₅₅ ∧ X₅₆ ≤ keR_post ∧ keR_post ≤ X₅₆ ∧ X₅₇ ≤ ntStatus_post ∧ ntStatus_post ≤ X₅₇ ∧ X₅₈ ≤ pIrb_post ∧ pIrb_post ≤ X₅₈ ∧ X₅₉ ≤ prevCancel_post ∧ prevCancel_post ≤ X₅₉ ∧ X₆₀ ≤ ret_ExAllocatePool3030_post ∧ ret_ExAllocatePool3030_post ≤ X₆₀ ∧ X₆₁ ≤ ret_IoAllocateIrp2727_post ∧ ret_IoAllocateIrp2727_post ≤ X₆₁ ∧ X₆₂ ≤ ret_IoSetCancelRoutine4444_post ∧ ret_IoSetCancelRoutine4444_post ≤ X₆₂ ∧ X₆₃ ≤ ret_IoSetDeviceInterfaceState44_post ∧ ret_IoSetDeviceInterfaceState44_post ≤ X₆₃ ∧ X₆₄ ≤ ret_t1394Diag_PnpStopDevice33_post ∧ ret_t1394Diag_PnpStopDevice33_post ≤ X₆₄ ∧ X₆₅ ≤ ret_t1394_SubmitIrpSynch3636_post ∧ ret_t1394_SubmitIrpSynch3636_post ≤ X₆₅ ∧ X₂₁ ≤ 0
  t₆: l29(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅, X₂₆, X₂₇, X₂₈, X₂₉, X₃₀, X₃₁, X₃₂, X₃₃, X₃₄, X₃₅, X₃₆, X₃₇, X₃₈, X₃₉, X₄₀, X₄₁, X₄₂, X₄₃, X₄₄, X₄₅, X₄₆, X₄₇, X₄₈, X₄₉, X₅₀, X₅₁, X₅₂, X₅₃, X₅₄, X₅₅, X₅₆, X₅₇, X₅₈, X₅₉, X₆₀, X₆₁, X₆₂, X₆₃, X₆₄, X₆₅) → l21(AsyncAddressData_post, BusResetIrp_post, CromData_post, DeviceObject_post, Irp_post, Irql_post, IsochDetachData_post, IsochResourceData_post, ResourceIrp_post, StackSize_post, ___rho_10__post, ___rho_11__post, ___rho_12__post, ___rho_13__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_6__post, ___rho_7__post, ___rho_8__post, ___rho_99__post, ___rho_9__post, a11_post, a1818_post, a2525_post, a2828_post, a3131_post, a3232_post, a3434_post, a3737_post, a3838_post, a4343_post, a4545_post, a4646_post, a77_post, b22_post, b2626_post, b2929_post, b3333_post, b3535_post, i_post, i___01313_post, i___01717_post, i___02020_post, i___02424_post, i___04040_post, i___04848_post, i___099_post, k1_post, k2_post, k3_post, k4_post, k5_post, keA_post, keR_post, ntStatus_post, pIrb_post, prevCancel_post, ret_ExAllocatePool3030_post, ret_IoAllocateIrp2727_post, ret_IoSetCancelRoutine4444_post, ret_IoSetDeviceInterfaceState44_post, ret_t1394Diag_PnpStopDevice33_post, ret_t1394_SubmitIrpSynch3636_post) :|: 1 ≤ X₂₁ ∧ X₀ ≤ AsyncAddressData_post ∧ AsyncAddressData_post ≤ X₀ ∧ X₁ ≤ BusResetIrp_post ∧ BusResetIrp_post ≤ X₁ ∧ X₂ ≤ CromData_post ∧ CromData_post ≤ X₂ ∧ X₃ ≤ DeviceObject_post ∧ DeviceObject_post ≤ X₃ ∧ X₄ ≤ Irp_post ∧ Irp_post ≤ X₄ ∧ X₅ ≤ Irql_post ∧ Irql_post ≤ X₅ ∧ X₆ ≤ IsochDetachData_post ∧ IsochDetachData_post ≤ X₆ ∧ X₇ ≤ IsochResourceData_post ∧ IsochResourceData_post ≤ X₇ ∧ X₈ ≤ ResourceIrp_post ∧ ResourceIrp_post ≤ X₈ ∧ X₉ ≤ StackSize_post ∧ StackSize_post ≤ X₉ ∧ X₁₀ ≤ ___rho_10__post ∧ ___rho_10__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_11__post ∧ ___rho_11__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_12__post ∧ ___rho_12__post ≤ X₁₂ ∧ X₁₃ ≤ ___rho_13__post ∧ ___rho_13__post ≤ X₁₃ ∧ X₁₄ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₁₄ ∧ X₁₅ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₁₅ ∧ X₁₆ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₁₆ ∧ X₁₇ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₁₇ ∧ X₁₈ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₈ ∧ X₁₉ ≤ ___rho_6__post ∧ ___rho_6__post ≤ X₁₉ ∧ X₂₀ ≤ ___rho_7__post ∧ ___rho_7__post ≤ X₂₀ ∧ X₂₁ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₂₁ ∧ X₂₂ ≤ ___rho_99__post ∧ ___rho_99__post ≤ X₂₂ ∧ X₂₃ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₂₃ ∧ X₂₄ ≤ a11_post ∧ a11_post ≤ X₂₄ ∧ X₂₅ ≤ a1818_post ∧ a1818_post ≤ X₂₅ ∧ X₂₆ ≤ a2525_post ∧ a2525_post ≤ X₂₆ ∧ X₂₇ ≤ a2828_post ∧ a2828_post ≤ X₂₇ ∧ X₂₈ ≤ a3131_post ∧ a3131_post ≤ X₂₈ ∧ X₂₉ ≤ a3232_post ∧ a3232_post ≤ X₂₉ ∧ X₃₀ ≤ a3434_post ∧ a3434_post ≤ X₃₀ ∧ X₃₁ ≤ a3737_post ∧ a3737_post ≤ X₃₁ ∧ X₃₂ ≤ a3838_post ∧ a3838_post ≤ X₃₂ ∧ X₃₃ ≤ a4343_post ∧ a4343_post ≤ X₃₃ ∧ X₃₄ ≤ a4545_post ∧ a4545_post ≤ X₃₄ ∧ X₃₅ ≤ a4646_post ∧ a4646_post ≤ X₃₅ ∧ X₃₆ ≤ a77_post ∧ a77_post ≤ X₃₆ ∧ X₃₇ ≤ b22_post ∧ b22_post ≤ X₃₇ ∧ X₃₈ ≤ b2626_post ∧ b2626_post ≤ X₃₈ ∧ X₃₉ ≤ b2929_post ∧ b2929_post ≤ X₃₉ ∧ X₄₀ ≤ b3333_post ∧ b3333_post ≤ X₄₀ ∧ X₄₁ ≤ b3535_post ∧ b3535_post ≤ X₄₁ ∧ X₄₃ ≤ i___01313_post ∧ i___01313_post ≤ X₄₃ ∧ X₄₄ ≤ i___01717_post ∧ i___01717_post ≤ X₄₄ ∧ X₄₅ ≤ i___02020_post ∧ i___02020_post ≤ X₄₅ ∧ X₄₆ ≤ i___02424_post ∧ i___02424_post ≤ X₄₆ ∧ X₄₇ ≤ i___04040_post ∧ i___04040_post ≤ X₄₇ ∧ X₄₈ ≤ i___04848_post ∧ i___04848_post ≤ X₄₈ ∧ X₄₉ ≤ i___099_post ∧ i___099_post ≤ X₄₉ ∧ X₄₂ ≤ i_post ∧ i_post ≤ X₄₂ ∧ X₅₀ ≤ k1_post ∧ k1_post ≤ X₅₀ ∧ X₅₁ ≤ k2_post ∧ k2_post ≤ X₅₁ ∧ X₅₂ ≤ k3_post ∧ k3_post ≤ X₅₂ ∧ X₅₃ ≤ k4_post ∧ k4_post ≤ X₅₃ ∧ X₅₄ ≤ k5_post ∧ k5_post ≤ X₅₄ ∧ X₅₅ ≤ keA_post ∧ keA_post ≤ X₅₅ ∧ X₅₆ ≤ keR_post ∧ keR_post ≤ X₅₆ ∧ X₅₇ ≤ ntStatus_post ∧ ntStatus_post ≤ X₅₇ ∧ X₅₈ ≤ pIrb_post ∧ pIrb_post ≤ X₅₈ ∧ X₅₉ ≤ prevCancel_post ∧ prevCancel_post ≤ X₅₉ ∧ X₆₀ ≤ ret_ExAllocatePool3030_post ∧ ret_ExAllocatePool3030_post ≤ X₆₀ ∧ X₆₁ ≤ ret_IoAllocateIrp2727_post ∧ ret_IoAllocateIrp2727_post ≤ X₆₁ ∧ X₆₂ ≤ ret_IoSetCancelRoutine4444_post ∧ ret_IoSetCancelRoutine4444_post ≤ X₆₂ ∧ X₆₃ ≤ ret_IoSetDeviceInterfaceState44_post ∧ ret_IoSetDeviceInterfaceState44_post ≤ X₆₃ ∧ X₆₄ ≤ ret_t1394Diag_PnpStopDevice33_post ∧ ret_t1394Diag_PnpStopDevice33_post ≤ X₆₄ ∧ X₆₅ ≤ ret_t1394_SubmitIrpSynch3636_post ∧ ret_t1394_SubmitIrpSynch3636_post ≤ X₆₅
  t₀: l3(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅, X₂₆, X₂₇, X₂₈, X₂₉, X₃₀, X₃₁, X₃₂, X₃₃, X₃₄, X₃₅, X₃₆, X₃₇, X₃₈, X₃₉, X₄₀, X₄₁, X₄₂, X₄₃, X₄₄, X₄₅, X₄₆, X₄₇, X₄₈, X₄₉, X₅₀, X₅₁, X₅₂, X₅₃, X₅₄, X₅₅, X₅₆, X₅₇, X₅₈, X₅₉, X₆₀, X₆₁, X₆₂, X₆₃, X₆₄, X₆₅) → l1(AsyncAddressData_post, BusResetIrp_post, CromData_post, DeviceObject_post, Irp_post, Irql_post, IsochDetachData_post, IsochResourceData_post, ResourceIrp_post, StackSize_post, ___rho_10__post, ___rho_11__post, ___rho_12__post, ___rho_13__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_6__post, ___rho_7__post, ___rho_8__post, ___rho_99__post, ___rho_9__post, a11_post, a1818_post, a2525_post, a2828_post, a3131_post, a3232_post, a3434_post, a3737_post, a3838_post, a4343_post, a4545_post, a4646_post, a77_post, b22_post, b2626_post, b2929_post, b3333_post, b3535_post, i_post, i___01313_post, i___01717_post, i___02020_post, i___02424_post, i___04040_post, i___04848_post, i___099_post, k1_post, k2_post, k3_post, k4_post, k5_post, keA_post, keR_post, ntStatus_post, pIrb_post, prevCancel_post, ret_ExAllocatePool3030_post, ret_IoAllocateIrp2727_post, ret_IoSetCancelRoutine4444_post, ret_IoSetDeviceInterfaceState44_post, ret_t1394Diag_PnpStopDevice33_post, ret_t1394_SubmitIrpSynch3636_post) :|: X₀ ≤ AsyncAddressData_post ∧ AsyncAddressData_post ≤ X₀ ∧ X₁ ≤ BusResetIrp_post ∧ BusResetIrp_post ≤ X₁ ∧ X₂ ≤ CromData_post ∧ CromData_post ≤ X₂ ∧ X₃ ≤ DeviceObject_post ∧ DeviceObject_post ≤ X₃ ∧ X₄ ≤ Irp_post ∧ Irp_post ≤ X₄ ∧ X₅ ≤ Irql_post ∧ Irql_post ≤ X₅ ∧ X₆ ≤ IsochDetachData_post ∧ IsochDetachData_post ≤ X₆ ∧ X₇ ≤ IsochResourceData_post ∧ IsochResourceData_post ≤ X₇ ∧ X₈ ≤ ResourceIrp_post ∧ ResourceIrp_post ≤ X₈ ∧ X₉ ≤ StackSize_post ∧ StackSize_post ≤ X₉ ∧ X₁₀ ≤ ___rho_10__post ∧ ___rho_10__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_11__post ∧ ___rho_11__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_12__post ∧ ___rho_12__post ≤ X₁₂ ∧ X₁₃ ≤ ___rho_13__post ∧ ___rho_13__post ≤ X₁₃ ∧ X₁₄ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₁₄ ∧ X₁₅ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₁₅ ∧ X₁₆ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₁₆ ∧ X₁₇ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₁₇ ∧ X₁₈ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₈ ∧ X₁₉ ≤ ___rho_6__post ∧ ___rho_6__post ≤ X₁₉ ∧ X₂₀ ≤ ___rho_7__post ∧ ___rho_7__post ≤ X₂₀ ∧ X₂₁ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₂₁ ∧ X₂₂ ≤ ___rho_99__post ∧ ___rho_99__post ≤ X₂₂ ∧ X₂₃ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₂₃ ∧ X₂₄ ≤ a11_post ∧ a11_post ≤ X₂₄ ∧ X₂₅ ≤ a1818_post ∧ a1818_post ≤ X₂₅ ∧ X₂₆ ≤ a2525_post ∧ a2525_post ≤ X₂₆ ∧ X₂₇ ≤ a2828_post ∧ a2828_post ≤ X₂₇ ∧ X₂₈ ≤ a3131_post ∧ a3131_post ≤ X₂₈ ∧ X₂₉ ≤ a3232_post ∧ a3232_post ≤ X₂₉ ∧ X₃₀ ≤ a3434_post ∧ a3434_post ≤ X₃₀ ∧ X₃₁ ≤ a3737_post ∧ a3737_post ≤ X₃₁ ∧ X₃₂ ≤ a3838_post ∧ a3838_post ≤ X₃₂ ∧ X₃₃ ≤ a4343_post ∧ a4343_post ≤ X₃₃ ∧ X₃₄ ≤ a4545_post ∧ a4545_post ≤ X₃₄ ∧ X₃₅ ≤ a4646_post ∧ a4646_post ≤ X₃₅ ∧ X₃₆ ≤ a77_post ∧ a77_post ≤ X₃₆ ∧ X₃₇ ≤ b22_post ∧ b22_post ≤ X₃₇ ∧ X₃₈ ≤ b2626_post ∧ b2626_post ≤ X₃₈ ∧ X₃₉ ≤ b2929_post ∧ b2929_post ≤ X₃₉ ∧ X₄₀ ≤ b3333_post ∧ b3333_post ≤ X₄₀ ∧ X₄₁ ≤ b3535_post ∧ b3535_post ≤ X₄₁ ∧ X₄₃ ≤ i___01313_post ∧ i___01313_post ≤ X₄₃ ∧ X₄₄ ≤ i___01717_post ∧ i___01717_post ≤ X₄₄ ∧ X₄₅ ≤ i___02020_post ∧ i___02020_post ≤ X₄₅ ∧ X₄₆ ≤ i___02424_post ∧ i___02424_post ≤ X₄₆ ∧ X₄₇ ≤ i___04040_post ∧ i___04040_post ≤ X₄₇ ∧ X₄₈ ≤ i___04848_post ∧ i___04848_post ≤ X₄₈ ∧ X₄₉ ≤ i___099_post ∧ i___099_post ≤ X₄₉ ∧ X₄₂ ≤ i_post ∧ i_post ≤ X₄₂ ∧ X₅₀ ≤ k1_post ∧ k1_post ≤ X₅₀ ∧ X₅₁ ≤ k2_post ∧ k2_post ≤ X₅₁ ∧ X₅₂ ≤ k3_post ∧ k3_post ≤ X₅₂ ∧ X₅₃ ≤ k4_post ∧ k4_post ≤ X₅₃ ∧ X₅₄ ≤ k5_post ∧ k5_post ≤ X₅₄ ∧ X₅₅ ≤ keA_post ∧ keA_post ≤ X₅₅ ∧ X₅₆ ≤ keR_post ∧ keR_post ≤ X₅₆ ∧ X₅₇ ≤ ntStatus_post ∧ ntStatus_post ≤ X₅₇ ∧ X₅₈ ≤ pIrb_post ∧ pIrb_post ≤ X₅₈ ∧ X₅₉ ≤ prevCancel_post ∧ prevCancel_post ≤ X₅₉ ∧ X₆₀ ≤ ret_ExAllocatePool3030_post ∧ ret_ExAllocatePool3030_post ≤ X₆₀ ∧ X₆₁ ≤ ret_IoAllocateIrp2727_post ∧ ret_IoAllocateIrp2727_post ≤ X₆₁ ∧ X₆₂ ≤ ret_IoSetCancelRoutine4444_post ∧ ret_IoSetCancelRoutine4444_post ≤ X₆₂ ∧ X₆₃ ≤ ret_IoSetDeviceInterfaceState44_post ∧ ret_IoSetDeviceInterfaceState44_post ≤ X₆₃ ∧ X₆₄ ≤ ret_t1394Diag_PnpStopDevice33_post ∧ ret_t1394Diag_PnpStopDevice33_post ≤ X₆₄ ∧ X₆₅ ≤ ret_t1394_SubmitIrpSynch3636_post ∧ ret_t1394_SubmitIrpSynch3636_post ≤ X₆₅ ∧ X₀ ≤ 0
  t₁: l3(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅, X₂₆, X₂₇, X₂₈, X₂₉, X₃₀, X₃₁, X₃₂, X₃₃, X₃₄, X₃₅, X₃₆, X₃₇, X₃₈, X₃₉, X₄₀, X₄₁, X₄₂, X₄₃, X₄₄, X₄₅, X₄₆, X₄₇, X₄₈, X₄₉, X₅₀, X₅₁, X₅₂, X₅₃, X₅₄, X₅₅, X₅₆, X₅₇, X₅₈, X₅₉, X₆₀, X₆₁, X₆₂, X₆₃, X₆₄, X₆₅) → l1(AsyncAddressData_post, BusResetIrp_post, CromData_post, DeviceObject_post, Irp_post, Irql_post, IsochDetachData_post, IsochResourceData_post, ResourceIrp_post, StackSize_post, ___rho_10__post, ___rho_11__post, ___rho_12__post, ___rho_13__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_6__post, ___rho_7__post, ___rho_8__post, ___rho_99__post, ___rho_9__post, a11_post, a1818_post, a2525_post, a2828_post, a3131_post, a3232_post, a3434_post, a3737_post, a3838_post, a4343_post, a4545_post, a4646_post, a77_post, b22_post, b2626_post, b2929_post, b3333_post, b3535_post, i_post, i___01313_post, i___01717_post, i___02020_post, i___02424_post, i___04040_post, i___04848_post, i___099_post, k1_post, k2_post, k3_post, k4_post, k5_post, keA_post, keR_post, ntStatus_post, pIrb_post, prevCancel_post, ret_ExAllocatePool3030_post, ret_IoAllocateIrp2727_post, ret_IoSetCancelRoutine4444_post, ret_IoSetDeviceInterfaceState44_post, ret_t1394Diag_PnpStopDevice33_post, ret_t1394_SubmitIrpSynch3636_post) :|: 1 ≤ X₀ ∧ X₀ ≤ AsyncAddressData_post ∧ AsyncAddressData_post ≤ X₀ ∧ X₁ ≤ BusResetIrp_post ∧ BusResetIrp_post ≤ X₁ ∧ X₂ ≤ CromData_post ∧ CromData_post ≤ X₂ ∧ X₃ ≤ DeviceObject_post ∧ DeviceObject_post ≤ X₃ ∧ X₄ ≤ Irp_post ∧ Irp_post ≤ X₄ ∧ X₅ ≤ Irql_post ∧ Irql_post ≤ X₅ ∧ X₆ ≤ IsochDetachData_post ∧ IsochDetachData_post ≤ X₆ ∧ X₇ ≤ IsochResourceData_post ∧ IsochResourceData_post ≤ X₇ ∧ X₈ ≤ ResourceIrp_post ∧ ResourceIrp_post ≤ X₈ ∧ X₉ ≤ StackSize_post ∧ StackSize_post ≤ X₉ ∧ X₁₀ ≤ ___rho_10__post ∧ ___rho_10__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_11__post ∧ ___rho_11__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_12__post ∧ ___rho_12__post ≤ X₁₂ ∧ X₁₃ ≤ ___rho_13__post ∧ ___rho_13__post ≤ X₁₃ ∧ X₁₄ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₁₄ ∧ X₁₅ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₁₅ ∧ X₁₆ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₁₆ ∧ X₁₇ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₁₇ ∧ X₁₈ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₈ ∧ X₁₉ ≤ ___rho_6__post ∧ ___rho_6__post ≤ X₁₉ ∧ X₂₀ ≤ ___rho_7__post ∧ ___rho_7__post ≤ X₂₀ ∧ X₂₁ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₂₁ ∧ X₂₂ ≤ ___rho_99__post ∧ ___rho_99__post ≤ X₂₂ ∧ X₂₃ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₂₃ ∧ X₂₄ ≤ a11_post ∧ a11_post ≤ X₂₄ ∧ X₂₅ ≤ a1818_post ∧ a1818_post ≤ X₂₅ ∧ X₂₆ ≤ a2525_post ∧ a2525_post ≤ X₂₆ ∧ X₂₇ ≤ a2828_post ∧ a2828_post ≤ X₂₇ ∧ X₂₈ ≤ a3131_post ∧ a3131_post ≤ X₂₈ ∧ X₂₉ ≤ a3232_post ∧ a3232_post ≤ X₂₉ ∧ X₃₀ ≤ a3434_post ∧ a3434_post ≤ X₃₀ ∧ X₃₁ ≤ a3737_post ∧ a3737_post ≤ X₃₁ ∧ X₃₂ ≤ a3838_post ∧ a3838_post ≤ X₃₂ ∧ X₃₃ ≤ a4343_post ∧ a4343_post ≤ X₃₃ ∧ X₃₄ ≤ a4545_post ∧ a4545_post ≤ X₃₄ ∧ X₃₅ ≤ a4646_post ∧ a4646_post ≤ X₃₅ ∧ X₃₆ ≤ a77_post ∧ a77_post ≤ X₃₆ ∧ X₃₇ ≤ b22_post ∧ b22_post ≤ X₃₇ ∧ X₃₈ ≤ b2626_post ∧ b2626_post ≤ X₃₈ ∧ X₃₉ ≤ b2929_post ∧ b2929_post ≤ X₃₉ ∧ X₄₀ ≤ b3333_post ∧ b3333_post ≤ X₄₀ ∧ X₄₁ ≤ b3535_post ∧ b3535_post ≤ X₄₁ ∧ X₄₃ ≤ i___01313_post ∧ i___01313_post ≤ X₄₃ ∧ X₄₄ ≤ i___01717_post ∧ i___01717_post ≤ X₄₄ ∧ X₄₅ ≤ i___02020_post ∧ i___02020_post ≤ X₄₅ ∧ X₄₆ ≤ i___02424_post ∧ i___02424_post ≤ X₄₆ ∧ X₄₇ ≤ i___04040_post ∧ i___04040_post ≤ X₄₇ ∧ X₄₈ ≤ i___04848_post ∧ i___04848_post ≤ X₄₈ ∧ X₄₉ ≤ i___099_post ∧ i___099_post ≤ X₄₉ ∧ X₄₂ ≤ i_post ∧ i_post ≤ X₄₂ ∧ X₅₀ ≤ k1_post ∧ k1_post ≤ X₅₀ ∧ X₅₁ ≤ k2_post ∧ k2_post ≤ X₅₁ ∧ X₅₂ ≤ k3_post ∧ k3_post ≤ X₅₂ ∧ X₅₃ ≤ k4_post ∧ k4_post ≤ X₅₃ ∧ X₅₄ ≤ k5_post ∧ k5_post ≤ X₅₄ ∧ X₅₅ ≤ keA_post ∧ keA_post ≤ X₅₅ ∧ X₅₆ ≤ keR_post ∧ keR_post ≤ X₅₆ ∧ X₅₇ ≤ ntStatus_post ∧ ntStatus_post ≤ X₅₇ ∧ X₅₈ ≤ pIrb_post ∧ pIrb_post ≤ X₅₈ ∧ X₅₉ ≤ prevCancel_post ∧ prevCancel_post ≤ X₅₉ ∧ X₆₀ ≤ ret_ExAllocatePool3030_post ∧ ret_ExAllocatePool3030_post ≤ X₆₀ ∧ X₆₁ ≤ ret_IoAllocateIrp2727_post ∧ ret_IoAllocateIrp2727_post ≤ X₆₁ ∧ X₆₂ ≤ ret_IoSetCancelRoutine4444_post ∧ ret_IoSetCancelRoutine4444_post ≤ X₆₂ ∧ X₆₃ ≤ ret_IoSetDeviceInterfaceState44_post ∧ ret_IoSetDeviceInterfaceState44_post ≤ X₆₃ ∧ X₆₄ ≤ ret_t1394Diag_PnpStopDevice33_post ∧ ret_t1394Diag_PnpStopDevice33_post ≤ X₆₄ ∧ X₆₅ ≤ ret_t1394_SubmitIrpSynch3636_post ∧ ret_t1394_SubmitIrpSynch3636_post ≤ X₆₅
  t₄₇: l30(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅, X₂₆, X₂₇, X₂₈, X₂₉, X₃₀, X₃₁, X₃₂, X₃₃, X₃₄, X₃₅, X₃₆, X₃₇, X₃₈, X₃₉, X₄₀, X₄₁, X₄₂, X₄₃, X₄₄, X₄₅, X₄₆, X₄₇, X₄₈, X₄₉, X₅₀, X₅₁, X₅₂, X₅₃, X₅₄, X₅₅, X₅₆, X₅₇, X₅₈, X₅₉, X₆₀, X₆₁, X₆₂, X₆₃, X₆₄, X₆₅) → l27(AsyncAddressData_post, BusResetIrp_post, CromData_post, DeviceObject_post, Irp_post, Irql_post, IsochDetachData_post, IsochResourceData_post, ResourceIrp_post, StackSize_post, ___rho_10__post, ___rho_11__post, ___rho_12__post, ___rho_13__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_6__post, ___rho_7__post, ___rho_8__post, ___rho_99__post, ___rho_9__post, a11_post, a1818_post, a2525_post, a2828_post, a3131_post, a3232_post, a3434_post, a3737_post, a3838_post, a4343_post, a4545_post, a4646_post, a77_post, b22_post, b2626_post, b2929_post, b3333_post, b3535_post, i_post, i___01313_post, i___01717_post, i___02020_post, i___02424_post, i___04040_post, i___04848_post, i___099_post, k1_post, k2_post, k3_post, k4_post, k5_post, keA_post, keR_post, ntStatus_post, pIrb_post, prevCancel_post, ret_ExAllocatePool3030_post, ret_IoAllocateIrp2727_post, ret_IoSetCancelRoutine4444_post, ret_IoSetDeviceInterfaceState44_post, ret_t1394Diag_PnpStopDevice33_post, ret_t1394_SubmitIrpSynch3636_post) :|: 0 ≤ 0 ∧ X₀ ≤ AsyncAddressData_post ∧ AsyncAddressData_post ≤ X₀ ∧ X₁ ≤ BusResetIrp_post ∧ BusResetIrp_post ≤ X₁ ∧ X₂ ≤ CromData_post ∧ CromData_post ≤ X₂ ∧ X₃ ≤ DeviceObject_post ∧ DeviceObject_post ≤ X₃ ∧ X₄ ≤ Irp_post ∧ Irp_post ≤ X₄ ∧ X₅ ≤ Irql_post ∧ Irql_post ≤ X₅ ∧ X₆ ≤ IsochDetachData_post ∧ IsochDetachData_post ≤ X₆ ∧ X₇ ≤ IsochResourceData_post ∧ IsochResourceData_post ≤ X₇ ∧ X₈ ≤ ResourceIrp_post ∧ ResourceIrp_post ≤ X₈ ∧ X₉ ≤ StackSize_post ∧ StackSize_post ≤ X₉ ∧ X₁₀ ≤ ___rho_10__post ∧ ___rho_10__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_11__post ∧ ___rho_11__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_12__post ∧ ___rho_12__post ≤ X₁₂ ∧ X₁₃ ≤ ___rho_13__post ∧ ___rho_13__post ≤ X₁₃ ∧ X₁₅ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₁₅ ∧ X₁₆ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₁₆ ∧ X₁₇ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₁₇ ∧ X₁₈ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₈ ∧ X₁₉ ≤ ___rho_6__post ∧ ___rho_6__post ≤ X₁₉ ∧ X₂₀ ≤ ___rho_7__post ∧ ___rho_7__post ≤ X₂₀ ∧ X₂₁ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₂₁ ∧ X₂₂ ≤ ___rho_99__post ∧ ___rho_99__post ≤ X₂₂ ∧ X₂₃ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₂₃ ∧ X₂₄ ≤ a11_post ∧ a11_post ≤ X₂₄ ∧ X₂₅ ≤ a1818_post ∧ a1818_post ≤ X₂₅ ∧ X₂₆ ≤ a2525_post ∧ a2525_post ≤ X₂₆ ∧ X₂₇ ≤ a2828_post ∧ a2828_post ≤ X₂₇ ∧ X₂₈ ≤ a3131_post ∧ a3131_post ≤ X₂₈ ∧ X₂₉ ≤ a3232_post ∧ a3232_post ≤ X₂₉ ∧ X₃₀ ≤ a3434_post ∧ a3434_post ≤ X₃₀ ∧ X₃₁ ≤ a3737_post ∧ a3737_post ≤ X₃₁ ∧ X₃₂ ≤ a3838_post ∧ a3838_post ≤ X₃₂ ∧ X₃₃ ≤ a4343_post ∧ a4343_post ≤ X₃₃ ∧ X₃₄ ≤ a4545_post ∧ a4545_post ≤ X₃₄ ∧ X₃₅ ≤ a4646_post ∧ a4646_post ≤ X₃₅ ∧ X₃₆ ≤ a77_post ∧ a77_post ≤ X₃₆ ∧ X₃₇ ≤ b22_post ∧ b22_post ≤ X₃₇ ∧ X₃₈ ≤ b2626_post ∧ b2626_post ≤ X₃₈ ∧ X₃₉ ≤ b2929_post ∧ b2929_post ≤ X₃₉ ∧ X₄₀ ≤ b3333_post ∧ b3333_post ≤ X₄₀ ∧ X₄₁ ≤ b3535_post ∧ b3535_post ≤ X₄₁ ∧ X₄₃ ≤ i___01313_post ∧ i___01313_post ≤ X₄₃ ∧ X₄₄ ≤ i___01717_post ∧ i___01717_post ≤ X₄₄ ∧ X₄₅ ≤ i___02020_post ∧ i___02020_post ≤ X₄₅ ∧ X₄₆ ≤ i___02424_post ∧ i___02424_post ≤ X₄₆ ∧ X₄₇ ≤ i___04040_post ∧ i___04040_post ≤ X₄₇ ∧ X₄₈ ≤ i___04848_post ∧ i___04848_post ≤ X₄₈ ∧ X₄₉ ≤ i___099_post ∧ i___099_post ≤ X₄₉ ∧ X₄₂ ≤ i_post ∧ i_post ≤ X₄₂ ∧ X₅₀ ≤ k1_post ∧ k1_post ≤ X₅₀ ∧ X₅₁ ≤ k2_post ∧ k2_post ≤ X₅₁ ∧ X₅₂ ≤ k3_post ∧ k3_post ≤ X₅₂ ∧ X₅₃ ≤ k4_post ∧ k4_post ≤ X₅₃ ∧ X₅₄ ≤ k5_post ∧ k5_post ≤ X₅₄ ∧ 0 ≤ keA_post ∧ keA_post ≤ 0 ∧ 0 ≤ keR_post ∧ keR_post ≤ 0 ∧ X₅₇ ≤ ntStatus_post ∧ ntStatus_post ≤ X₅₇ ∧ X₅₈ ≤ pIrb_post ∧ pIrb_post ≤ X₅₈ ∧ X₅₉ ≤ prevCancel_post ∧ prevCancel_post ≤ X₅₉ ∧ X₆₀ ≤ ret_ExAllocatePool3030_post ∧ ret_ExAllocatePool3030_post ≤ X₆₀ ∧ X₆₁ ≤ ret_IoAllocateIrp2727_post ∧ ret_IoAllocateIrp2727_post ≤ X₆₁ ∧ X₆₂ ≤ ret_IoSetCancelRoutine4444_post ∧ ret_IoSetCancelRoutine4444_post ≤ X₆₂ ∧ X₆₃ ≤ ret_IoSetDeviceInterfaceState44_post ∧ ret_IoSetDeviceInterfaceState44_post ≤ X₆₃ ∧ X₆₄ ≤ ret_t1394Diag_PnpStopDevice33_post ∧ ret_t1394Diag_PnpStopDevice33_post ≤ X₆₄ ∧ X₆₅ ≤ ret_t1394_SubmitIrpSynch3636_post ∧ ret_t1394_SubmitIrpSynch3636_post ≤ X₆₅
  t₇: l31(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅, X₂₆, X₂₇, X₂₈, X₂₉, X₃₀, X₃₁, X₃₂, X₃₃, X₃₄, X₃₅, X₃₆, X₃₇, X₃₈, X₃₉, X₄₀, X₄₁, X₄₂, X₄₃, X₄₄, X₄₅, X₄₆, X₄₇, X₄₈, X₄₉, X₅₀, X₅₁, X₅₂, X₅₃, X₅₄, X₅₅, X₅₆, X₅₇, X₅₈, X₅₉, X₆₀, X₆₁, X₆₂, X₆₃, X₆₄, X₆₅) → l29(AsyncAddressData_post, BusResetIrp_post, CromData_post, DeviceObject_post, Irp_post, Irql_post, IsochDetachData_post, IsochResourceData_post, ResourceIrp_post, StackSize_post, ___rho_10__post, ___rho_11__post, ___rho_12__post, ___rho_13__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_6__post, ___rho_7__post, ___rho_8__post, ___rho_99__post, ___rho_9__post, a11_post, a1818_post, a2525_post, a2828_post, a3131_post, a3232_post, a3434_post, a3737_post, a3838_post, a4343_post, a4545_post, a4646_post, a77_post, b22_post, b2626_post, b2929_post, b3333_post, b3535_post, i_post, i___01313_post, i___01717_post, i___02020_post, i___02424_post, i___04040_post, i___04848_post, i___099_post, k1_post, k2_post, k3_post, k4_post, k5_post, keA_post, keR_post, ntStatus_post, pIrb_post, prevCancel_post, ret_ExAllocatePool3030_post, ret_IoAllocateIrp2727_post, ret_IoSetCancelRoutine4444_post, ret_IoSetDeviceInterfaceState44_post, ret_t1394Diag_PnpStopDevice33_post, ret_t1394_SubmitIrpSynch3636_post) :|: 0 ≤ 0 ∧ X₀ ≤ AsyncAddressData_post ∧ AsyncAddressData_post ≤ X₀ ∧ X₁ ≤ BusResetIrp_post ∧ BusResetIrp_post ≤ X₁ ∧ X₂ ≤ CromData_post ∧ CromData_post ≤ X₂ ∧ X₃ ≤ DeviceObject_post ∧ DeviceObject_post ≤ X₃ ∧ X₄ ≤ Irp_post ∧ Irp_post ≤ X₄ ∧ X₅ ≤ Irql_post ∧ Irql_post ≤ X₅ ∧ X₆ ≤ IsochDetachData_post ∧ IsochDetachData_post ≤ X₆ ∧ X₇ ≤ IsochResourceData_post ∧ IsochResourceData_post ≤ X₇ ∧ X₈ ≤ ResourceIrp_post ∧ ResourceIrp_post ≤ X₈ ∧ X₉ ≤ StackSize_post ∧ StackSize_post ≤ X₉ ∧ X₁₀ ≤ ___rho_10__post ∧ ___rho_10__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_11__post ∧ ___rho_11__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_12__post ∧ ___rho_12__post ≤ X₁₂ ∧ X₁₃ ≤ ___rho_13__post ∧ ___rho_13__post ≤ X₁₃ ∧ X₁₄ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₁₄ ∧ X₁₅ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₁₅ ∧ X₁₆ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₁₆ ∧ X₁₇ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₁₇ ∧ X₁₈ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₈ ∧ X₁₉ ≤ ___rho_6__post ∧ ___rho_6__post ≤ X₁₉ ∧ X₂₀ ≤ ___rho_7__post ∧ ___rho_7__post ≤ X₂₀ ∧ X₂₂ ≤ ___rho_99__post ∧ ___rho_99__post ≤ X₂₂ ∧ X₂₃ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₂₃ ∧ X₂₄ ≤ a11_post ∧ a11_post ≤ X₂₄ ∧ X₂₅ ≤ a1818_post ∧ a1818_post ≤ X₂₅ ∧ X₂₆ ≤ a2525_post ∧ a2525_post ≤ X₂₆ ∧ X₂₇ ≤ a2828_post ∧ a2828_post ≤ X₂₇ ∧ X₂₈ ≤ a3131_post ∧ a3131_post ≤ X₂₈ ∧ X₂₉ ≤ a3232_post ∧ a3232_post ≤ X₂₉ ∧ X₃₀ ≤ a3434_post ∧ a3434_post ≤ X₃₀ ∧ X₃₁ ≤ a3737_post ∧ a3737_post ≤ X₃₁ ∧ X₃₂ ≤ a3838_post ∧ a3838_post ≤ X₃₂ ∧ X₃₃ ≤ a4343_post ∧ a4343_post ≤ X₃₃ ∧ X₃₄ ≤ a4545_post ∧ a4545_post ≤ X₃₄ ∧ X₃₅ ≤ a4646_post ∧ a4646_post ≤ X₃₅ ∧ X₃₆ ≤ a77_post ∧ a77_post ≤ X₃₆ ∧ X₃₇ ≤ b22_post ∧ b22_post ≤ X₃₇ ∧ X₃₈ ≤ b2626_post ∧ b2626_post ≤ X₃₈ ∧ X₃₉ ≤ b2929_post ∧ b2929_post ≤ X₃₉ ∧ X₄₀ ≤ b3333_post ∧ b3333_post ≤ X₄₀ ∧ X₄₁ ≤ b3535_post ∧ b3535_post ≤ X₄₁ ∧ X₄₃ ≤ i___01313_post ∧ i___01313_post ≤ X₄₃ ∧ X₄₄ ≤ i___01717_post ∧ i___01717_post ≤ X₄₄ ∧ X₄₅ ≤ i___02020_post ∧ i___02020_post ≤ X₄₅ ∧ X₄₆ ≤ i___02424_post ∧ i___02424_post ≤ X₄₆ ∧ X₄₇ ≤ i___04040_post ∧ i___04040_post ≤ X₄₇ ∧ X₄₈ ≤ i___04848_post ∧ i___04848_post ≤ X₄₈ ∧ X₄₉ ≤ i___099_post ∧ i___099_post ≤ X₄₉ ∧ X₄₂ ≤ i_post ∧ i_post ≤ X₄₂ ∧ X₅₀ ≤ k1_post ∧ k1_post ≤ X₅₀ ∧ X₅₁ ≤ k2_post ∧ k2_post ≤ X₅₁ ∧ X₅₂ ≤ k3_post ∧ k3_post ≤ X₅₂ ∧ X₅₃ ≤ k4_post ∧ k4_post ≤ X₅₃ ∧ X₅₄ ≤ k5_post ∧ k5_post ≤ X₅₄ ∧ X₅₅ ≤ keA_post ∧ keA_post ≤ X₅₅ ∧ X₅₆ ≤ keR_post ∧ keR_post ≤ X₅₆ ∧ X₅₇ ≤ ntStatus_post ∧ ntStatus_post ≤ X₅₇ ∧ X₅₈ ≤ pIrb_post ∧ pIrb_post ≤ X₅₈ ∧ X₅₉ ≤ prevCancel_post ∧ prevCancel_post ≤ X₅₉ ∧ X₆₀ ≤ ret_ExAllocatePool3030_post ∧ ret_ExAllocatePool3030_post ≤ X₆₀ ∧ X₆₁ ≤ ret_IoAllocateIrp2727_post ∧ ret_IoAllocateIrp2727_post ≤ X₆₁ ∧ X₆₂ ≤ ret_IoSetCancelRoutine4444_post ∧ ret_IoSetCancelRoutine4444_post ≤ X₆₂ ∧ X₆₃ ≤ ret_IoSetDeviceInterfaceState44_post ∧ ret_IoSetDeviceInterfaceState44_post ≤ X₆₃ ∧ X₆₄ ≤ ret_t1394Diag_PnpStopDevice33_post ∧ ret_t1394Diag_PnpStopDevice33_post ≤ X₆₄ ∧ X₆₅ ≤ ret_t1394_SubmitIrpSynch3636_post ∧ ret_t1394_SubmitIrpSynch3636_post ≤ X₆₅
  t₈: l32(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅, X₂₆, X₂₇, X₂₈, X₂₉, X₃₀, X₃₁, X₃₂, X₃₃, X₃₄, X₃₅, X₃₆, X₃₇, X₃₈, X₃₉, X₄₀, X₄₁, X₄₂, X₄₃, X₄₄, X₄₅, X₄₆, X₄₇, X₄₈, X₄₉, X₅₀, X₅₁, X₅₂, X₅₃, X₅₄, X₅₅, X₅₆, X₅₇, X₅₈, X₅₉, X₆₀, X₆₁, X₆₂, X₆₃, X₆₄, X₆₅) → l31(AsyncAddressData_post, BusResetIrp_post, CromData_post, DeviceObject_post, Irp_post, Irql_post, IsochDetachData_post, IsochResourceData_post, ResourceIrp_post, StackSize_post, ___rho_10__post, ___rho_11__post, ___rho_12__post, ___rho_13__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_6__post, ___rho_7__post, ___rho_8__post, ___rho_99__post, ___rho_9__post, a11_post, a1818_post, a2525_post, a2828_post, a3131_post, a3232_post, a3434_post, a3737_post, a3838_post, a4343_post, a4545_post, a4646_post, a77_post, b22_post, b2626_post, b2929_post, b3333_post, b3535_post, i_post, i___01313_post, i___01717_post, i___02020_post, i___02424_post, i___04040_post, i___04848_post, i___099_post, k1_post, k2_post, k3_post, k4_post, k5_post, keA_post, keR_post, ntStatus_post, pIrb_post, prevCancel_post, ret_ExAllocatePool3030_post, ret_IoAllocateIrp2727_post, ret_IoSetCancelRoutine4444_post, ret_IoSetDeviceInterfaceState44_post, ret_t1394Diag_PnpStopDevice33_post, ret_t1394_SubmitIrpSynch3636_post) :|: X₀ ≤ AsyncAddressData_post ∧ AsyncAddressData_post ≤ X₀ ∧ X₁ ≤ BusResetIrp_post ∧ BusResetIrp_post ≤ X₁ ∧ X₂ ≤ CromData_post ∧ CromData_post ≤ X₂ ∧ X₃ ≤ DeviceObject_post ∧ DeviceObject_post ≤ X₃ ∧ X₄ ≤ Irp_post ∧ Irp_post ≤ X₄ ∧ X₅ ≤ Irql_post ∧ Irql_post ≤ X₅ ∧ X₆ ≤ IsochDetachData_post ∧ IsochDetachData_post ≤ X₆ ∧ X₇ ≤ IsochResourceData_post ∧ IsochResourceData_post ≤ X₇ ∧ X₈ ≤ ResourceIrp_post ∧ ResourceIrp_post ≤ X₈ ∧ X₉ ≤ StackSize_post ∧ StackSize_post ≤ X₉ ∧ X₁₀ ≤ ___rho_10__post ∧ ___rho_10__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_11__post ∧ ___rho_11__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_12__post ∧ ___rho_12__post ≤ X₁₂ ∧ X₁₃ ≤ ___rho_13__post ∧ ___rho_13__post ≤ X₁₃ ∧ X₁₄ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₁₄ ∧ X₁₅ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₁₅ ∧ X₁₆ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₁₆ ∧ X₁₇ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₁₇ ∧ X₁₈ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₈ ∧ X₁₉ ≤ ___rho_6__post ∧ ___rho_6__post ≤ X₁₉ ∧ X₂₀ ≤ ___rho_7__post ∧ ___rho_7__post ≤ X₂₀ ∧ X₂₁ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₂₁ ∧ X₂₂ ≤ ___rho_99__post ∧ ___rho_99__post ≤ X₂₂ ∧ X₂₃ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₂₃ ∧ X₂₄ ≤ a11_post ∧ a11_post ≤ X₂₄ ∧ X₂₅ ≤ a1818_post ∧ a1818_post ≤ X₂₅ ∧ X₂₆ ≤ a2525_post ∧ a2525_post ≤ X₂₆ ∧ X₂₇ ≤ a2828_post ∧ a2828_post ≤ X₂₇ ∧ X₂₈ ≤ a3131_post ∧ a3131_post ≤ X₂₈ ∧ X₂₉ ≤ a3232_post ∧ a3232_post ≤ X₂₉ ∧ X₃₀ ≤ a3434_post ∧ a3434_post ≤ X₃₀ ∧ X₃₁ ≤ a3737_post ∧ a3737_post ≤ X₃₁ ∧ X₃₂ ≤ a3838_post ∧ a3838_post ≤ X₃₂ ∧ X₃₃ ≤ a4343_post ∧ a4343_post ≤ X₃₃ ∧ X₃₄ ≤ a4545_post ∧ a4545_post ≤ X₃₄ ∧ X₃₅ ≤ a4646_post ∧ a4646_post ≤ X₃₅ ∧ X₃₆ ≤ a77_post ∧ a77_post ≤ X₃₆ ∧ X₃₇ ≤ b22_post ∧ b22_post ≤ X₃₇ ∧ X₃₈ ≤ b2626_post ∧ b2626_post ≤ X₃₈ ∧ X₃₉ ≤ b2929_post ∧ b2929_post ≤ X₃₉ ∧ X₄₀ ≤ b3333_post ∧ b3333_post ≤ X₄₀ ∧ X₄₁ ≤ b3535_post ∧ b3535_post ≤ X₄₁ ∧ X₄₃ ≤ i___01313_post ∧ i___01313_post ≤ X₄₃ ∧ X₄₄ ≤ i___01717_post ∧ i___01717_post ≤ X₄₄ ∧ X₄₅ ≤ i___02020_post ∧ i___02020_post ≤ X₄₅ ∧ X₄₆ ≤ i___02424_post ∧ i___02424_post ≤ X₄₆ ∧ X₄₇ ≤ i___04040_post ∧ i___04040_post ≤ X₄₇ ∧ X₄₈ ≤ i___04848_post ∧ i___04848_post ≤ X₄₈ ∧ X₄₉ ≤ i___099_post ∧ i___099_post ≤ X₄₉ ∧ X₄₂ ≤ i_post ∧ i_post ≤ X₄₂ ∧ X₅₀ ≤ k1_post ∧ k1_post ≤ X₅₀ ∧ X₅₁ ≤ k2_post ∧ k2_post ≤ X₅₁ ∧ X₅₂ ≤ k3_post ∧ k3_post ≤ X₅₂ ∧ X₅₃ ≤ k4_post ∧ k4_post ≤ X₅₃ ∧ X₅₄ ≤ k5_post ∧ k5_post ≤ X₅₄ ∧ X₅₅ ≤ keA_post ∧ keA_post ≤ X₅₅ ∧ X₅₆ ≤ keR_post ∧ keR_post ≤ X₅₆ ∧ X₅₇ ≤ ntStatus_post ∧ ntStatus_post ≤ X₅₇ ∧ X₅₈ ≤ pIrb_post ∧ pIrb_post ≤ X₅₈ ∧ X₅₉ ≤ prevCancel_post ∧ prevCancel_post ≤ X₅₉ ∧ X₆₀ ≤ ret_ExAllocatePool3030_post ∧ ret_ExAllocatePool3030_post ≤ X₆₀ ∧ X₆₁ ≤ ret_IoAllocateIrp2727_post ∧ ret_IoAllocateIrp2727_post ≤ X₆₁ ∧ X₆₂ ≤ ret_IoSetCancelRoutine4444_post ∧ ret_IoSetCancelRoutine4444_post ≤ X₆₂ ∧ X₆₃ ≤ ret_IoSetDeviceInterfaceState44_post ∧ ret_IoSetDeviceInterfaceState44_post ≤ X₆₃ ∧ X₆₄ ≤ ret_t1394Diag_PnpStopDevice33_post ∧ ret_t1394Diag_PnpStopDevice33_post ≤ X₆₄ ∧ X₆₅ ≤ ret_t1394_SubmitIrpSynch3636_post ∧ ret_t1394_SubmitIrpSynch3636_post ≤ X₆₅ ∧ X₂₀ ≤ 0
  t₉: l32(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅, X₂₆, X₂₇, X₂₈, X₂₉, X₃₀, X₃₁, X₃₂, X₃₃, X₃₄, X₃₅, X₃₆, X₃₇, X₃₈, X₃₉, X₄₀, X₄₁, X₄₂, X₄₃, X₄₄, X₄₅, X₄₆, X₄₇, X₄₈, X₄₉, X₅₀, X₅₁, X₅₂, X₅₃, X₅₄, X₅₅, X₅₆, X₅₇, X₅₈, X₅₉, X₆₀, X₆₁, X₆₂, X₆₃, X₆₄, X₆₅) → l31(AsyncAddressData_post, BusResetIrp_post, CromData_post, DeviceObject_post, Irp_post, Irql_post, IsochDetachData_post, IsochResourceData_post, ResourceIrp_post, StackSize_post, ___rho_10__post, ___rho_11__post, ___rho_12__post, ___rho_13__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_6__post, ___rho_7__post, ___rho_8__post, ___rho_99__post, ___rho_9__post, a11_post, a1818_post, a2525_post, a2828_post, a3131_post, a3232_post, a3434_post, a3737_post, a3838_post, a4343_post, a4545_post, a4646_post, a77_post, b22_post, b2626_post, b2929_post, b3333_post, b3535_post, i_post, i___01313_post, i___01717_post, i___02020_post, i___02424_post, i___04040_post, i___04848_post, i___099_post, k1_post, k2_post, k3_post, k4_post, k5_post, keA_post, keR_post, ntStatus_post, pIrb_post, prevCancel_post, ret_ExAllocatePool3030_post, ret_IoAllocateIrp2727_post, ret_IoSetCancelRoutine4444_post, ret_IoSetDeviceInterfaceState44_post, ret_t1394Diag_PnpStopDevice33_post, ret_t1394_SubmitIrpSynch3636_post) :|: 1 ≤ X₂₀ ∧ X₀ ≤ AsyncAddressData_post ∧ AsyncAddressData_post ≤ X₀ ∧ X₁ ≤ BusResetIrp_post ∧ BusResetIrp_post ≤ X₁ ∧ X₂ ≤ CromData_post ∧ CromData_post ≤ X₂ ∧ X₃ ≤ DeviceObject_post ∧ DeviceObject_post ≤ X₃ ∧ X₄ ≤ Irp_post ∧ Irp_post ≤ X₄ ∧ X₅ ≤ Irql_post ∧ Irql_post ≤ X₅ ∧ X₆ ≤ IsochDetachData_post ∧ IsochDetachData_post ≤ X₆ ∧ X₇ ≤ IsochResourceData_post ∧ IsochResourceData_post ≤ X₇ ∧ X₈ ≤ ResourceIrp_post ∧ ResourceIrp_post ≤ X₈ ∧ X₉ ≤ StackSize_post ∧ StackSize_post ≤ X₉ ∧ X₁₀ ≤ ___rho_10__post ∧ ___rho_10__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_11__post ∧ ___rho_11__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_12__post ∧ ___rho_12__post ≤ X₁₂ ∧ X₁₃ ≤ ___rho_13__post ∧ ___rho_13__post ≤ X₁₃ ∧ X₁₄ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₁₄ ∧ X₁₅ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₁₅ ∧ X₁₆ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₁₆ ∧ X₁₇ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₁₇ ∧ X₁₈ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₈ ∧ X₁₉ ≤ ___rho_6__post ∧ ___rho_6__post ≤ X₁₉ ∧ X₂₀ ≤ ___rho_7__post ∧ ___rho_7__post ≤ X₂₀ ∧ X₂₁ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₂₁ ∧ X₂₂ ≤ ___rho_99__post ∧ ___rho_99__post ≤ X₂₂ ∧ X₂₃ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₂₃ ∧ X₂₄ ≤ a11_post ∧ a11_post ≤ X₂₄ ∧ X₂₅ ≤ a1818_post ∧ a1818_post ≤ X₂₅ ∧ X₂₆ ≤ a2525_post ∧ a2525_post ≤ X₂₆ ∧ X₂₇ ≤ a2828_post ∧ a2828_post ≤ X₂₇ ∧ X₂₈ ≤ a3131_post ∧ a3131_post ≤ X₂₈ ∧ X₂₉ ≤ a3232_post ∧ a3232_post ≤ X₂₉ ∧ X₃₀ ≤ a3434_post ∧ a3434_post ≤ X₃₀ ∧ X₃₁ ≤ a3737_post ∧ a3737_post ≤ X₃₁ ∧ X₃₂ ≤ a3838_post ∧ a3838_post ≤ X₃₂ ∧ X₃₃ ≤ a4343_post ∧ a4343_post ≤ X₃₃ ∧ X₃₄ ≤ a4545_post ∧ a4545_post ≤ X₃₄ ∧ X₃₅ ≤ a4646_post ∧ a4646_post ≤ X₃₅ ∧ X₃₆ ≤ a77_post ∧ a77_post ≤ X₃₆ ∧ X₃₇ ≤ b22_post ∧ b22_post ≤ X₃₇ ∧ X₃₈ ≤ b2626_post ∧ b2626_post ≤ X₃₈ ∧ X₃₉ ≤ b2929_post ∧ b2929_post ≤ X₃₉ ∧ X₄₀ ≤ b3333_post ∧ b3333_post ≤ X₄₀ ∧ X₄₁ ≤ b3535_post ∧ b3535_post ≤ X₄₁ ∧ X₄₃ ≤ i___01313_post ∧ i___01313_post ≤ X₄₃ ∧ X₄₄ ≤ i___01717_post ∧ i___01717_post ≤ X₄₄ ∧ X₄₅ ≤ i___02020_post ∧ i___02020_post ≤ X₄₅ ∧ X₄₆ ≤ i___02424_post ∧ i___02424_post ≤ X₄₆ ∧ X₄₇ ≤ i___04040_post ∧ i___04040_post ≤ X₄₇ ∧ X₄₈ ≤ i___04848_post ∧ i___04848_post ≤ X₄₈ ∧ X₄₉ ≤ i___099_post ∧ i___099_post ≤ X₄₉ ∧ X₄₂ ≤ i_post ∧ i_post ≤ X₄₂ ∧ X₅₀ ≤ k1_post ∧ k1_post ≤ X₅₀ ∧ X₅₁ ≤ k2_post ∧ k2_post ≤ X₅₁ ∧ X₅₂ ≤ k3_post ∧ k3_post ≤ X₅₂ ∧ X₅₃ ≤ k4_post ∧ k4_post ≤ X₅₃ ∧ X₅₄ ≤ k5_post ∧ k5_post ≤ X₅₄ ∧ X₅₅ ≤ keA_post ∧ keA_post ≤ X₅₅ ∧ X₅₆ ≤ keR_post ∧ keR_post ≤ X₅₆ ∧ X₅₇ ≤ ntStatus_post ∧ ntStatus_post ≤ X₅₇ ∧ X₅₈ ≤ pIrb_post ∧ pIrb_post ≤ X₅₈ ∧ X₅₉ ≤ prevCancel_post ∧ prevCancel_post ≤ X₅₉ ∧ X₆₀ ≤ ret_ExAllocatePool3030_post ∧ ret_ExAllocatePool3030_post ≤ X₆₀ ∧ X₆₁ ≤ ret_IoAllocateIrp2727_post ∧ ret_IoAllocateIrp2727_post ≤ X₆₁ ∧ X₆₂ ≤ ret_IoSetCancelRoutine4444_post ∧ ret_IoSetCancelRoutine4444_post ≤ X₆₂ ∧ X₆₃ ≤ ret_IoSetDeviceInterfaceState44_post ∧ ret_IoSetDeviceInterfaceState44_post ≤ X₆₃ ∧ X₆₄ ≤ ret_t1394Diag_PnpStopDevice33_post ∧ ret_t1394Diag_PnpStopDevice33_post ≤ X₆₄ ∧ X₆₅ ≤ ret_t1394_SubmitIrpSynch3636_post ∧ ret_t1394_SubmitIrpSynch3636_post ≤ X₆₅
  t₁₁: l4(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅, X₂₆, X₂₇, X₂₈, X₂₉, X₃₀, X₃₁, X₃₂, X₃₃, X₃₄, X₃₅, X₃₆, X₃₇, X₃₈, X₃₉, X₄₀, X₄₁, X₄₂, X₄₃, X₄₄, X₄₅, X₄₆, X₄₇, X₄₈, X₄₉, X₅₀, X₅₁, X₅₂, X₅₃, X₅₄, X₅₅, X₅₆, X₅₇, X₅₈, X₅₉, X₆₀, X₆₁, X₆₂, X₆₃, X₆₄, X₆₅) → l32(AsyncAddressData_post, BusResetIrp_post, CromData_post, DeviceObject_post, Irp_post, Irql_post, IsochDetachData_post, IsochResourceData_post, ResourceIrp_post, StackSize_post, ___rho_10__post, ___rho_11__post, ___rho_12__post, ___rho_13__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_6__post, ___rho_7__post, ___rho_8__post, ___rho_99__post, ___rho_9__post, a11_post, a1818_post, a2525_post, a2828_post, a3131_post, a3232_post, a3434_post, a3737_post, a3838_post, a4343_post, a4545_post, a4646_post, a77_post, b22_post, b2626_post, b2929_post, b3333_post, b3535_post, i_post, i___01313_post, i___01717_post, i___02020_post, i___02424_post, i___04040_post, i___04848_post, i___099_post, k1_post, k2_post, k3_post, k4_post, k5_post, keA_post, keR_post, ntStatus_post, pIrb_post, prevCancel_post, ret_ExAllocatePool3030_post, ret_IoAllocateIrp2727_post, ret_IoSetCancelRoutine4444_post, ret_IoSetDeviceInterfaceState44_post, ret_t1394Diag_PnpStopDevice33_post, ret_t1394_SubmitIrpSynch3636_post) :|: 0 ≤ 0 ∧ X₅₁ ≤ 1+k2_post ∧ 1+k2_post ≤ X₅₁ ∧ 1 ≤ X₅₁ ∧ X₁ ≤ BusResetIrp_post ∧ BusResetIrp_post ≤ X₁ ∧ X₂ ≤ CromData_post ∧ CromData_post ≤ X₂ ∧ X₃ ≤ DeviceObject_post ∧ DeviceObject_post ≤ X₃ ∧ X₄ ≤ Irp_post ∧ Irp_post ≤ X₄ ∧ X₅ ≤ Irql_post ∧ Irql_post ≤ X₅ ∧ X₆ ≤ IsochDetachData_post ∧ IsochDetachData_post ≤ X₆ ∧ X₇ ≤ IsochResourceData_post ∧ IsochResourceData_post ≤ X₇ ∧ X₈ ≤ ResourceIrp_post ∧ ResourceIrp_post ≤ X₈ ∧ X₉ ≤ StackSize_post ∧ StackSize_post ≤ X₉ ∧ X₁₀ ≤ ___rho_10__post ∧ ___rho_10__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_11__post ∧ ___rho_11__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_12__post ∧ ___rho_12__post ≤ X₁₂ ∧ X₁₃ ≤ ___rho_13__post ∧ ___rho_13__post ≤ X₁₃ ∧ X₁₄ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₁₄ ∧ X₁₅ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₁₅ ∧ X₁₆ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₁₆ ∧ X₁₇ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₁₇ ∧ X₁₈ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₈ ∧ X₁₉ ≤ ___rho_6__post ∧ ___rho_6__post ≤ X₁₉ ∧ X₂₁ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₂₁ ∧ X₂₂ ≤ ___rho_99__post ∧ ___rho_99__post ≤ X₂₂ ∧ X₂₃ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₂₃ ∧ X₂₄ ≤ a11_post ∧ a11_post ≤ X₂₄ ∧ X₂₅ ≤ a1818_post ∧ a1818_post ≤ X₂₅ ∧ X₂₆ ≤ a2525_post ∧ a2525_post ≤ X₂₆ ∧ X₂₇ ≤ a2828_post ∧ a2828_post ≤ X₂₇ ∧ X₂₈ ≤ a3131_post ∧ a3131_post ≤ X₂₈ ∧ X₂₉ ≤ a3232_post ∧ a3232_post ≤ X₂₉ ∧ X₃₀ ≤ a3434_post ∧ a3434_post ≤ X₃₀ ∧ X₃₁ ≤ a3737_post ∧ a3737_post ≤ X₃₁ ∧ X₃₂ ≤ a3838_post ∧ a3838_post ≤ X₃₂ ∧ X₃₃ ≤ a4343_post ∧ a4343_post ≤ X₃₃ ∧ X₃₄ ≤ a4545_post ∧ a4545_post ≤ X₃₄ ∧ X₃₅ ≤ a4646_post ∧ a4646_post ≤ X₃₅ ∧ X₃₆ ≤ a77_post ∧ a77_post ≤ X₃₆ ∧ X₃₇ ≤ b22_post ∧ b22_post ≤ X₃₇ ∧ X₃₈ ≤ b2626_post ∧ b2626_post ≤ X₃₈ ∧ X₃₉ ≤ b2929_post ∧ b2929_post ≤ X₃₉ ∧ X₄₀ ≤ b3333_post ∧ b3333_post ≤ X₄₀ ∧ X₄₁ ≤ b3535_post ∧ b3535_post ≤ X₄₁ ∧ X₄₃ ≤ i___01313_post ∧ i___01313_post ≤ X₄₃ ∧ X₄₄ ≤ i___01717_post ∧ i___01717_post ≤ X₄₄ ∧ X₄₅ ≤ i___02020_post ∧ i___02020_post ≤ X₄₅ ∧ X₄₆ ≤ i___02424_post ∧ i___02424_post ≤ X₄₆ ∧ X₄₇ ≤ i___04040_post ∧ i___04040_post ≤ X₄₇ ∧ X₄₈ ≤ i___04848_post ∧ i___04848_post ≤ X₄₈ ∧ X₄₉ ≤ i___099_post ∧ i___099_post ≤ X₄₉ ∧ X₄₂ ≤ i_post ∧ i_post ≤ X₄₂ ∧ X₅₀ ≤ k1_post ∧ k1_post ≤ X₅₀ ∧ X₅₂ ≤ k3_post ∧ k3_post ≤ X₅₂ ∧ X₅₃ ≤ k4_post ∧ k4_post ≤ X₅₃ ∧ X₅₄ ≤ k5_post ∧ k5_post ≤ X₅₄ ∧ X₅₅ ≤ keA_post ∧ keA_post ≤ X₅₅ ∧ X₅₆ ≤ keR_post ∧ keR_post ≤ X₅₆ ∧ X₅₇ ≤ ntStatus_post ∧ ntStatus_post ≤ X₅₇ ∧ X₅₈ ≤ pIrb_post ∧ pIrb_post ≤ X₅₈ ∧ X₅₉ ≤ prevCancel_post ∧ prevCancel_post ≤ X₅₉ ∧ X₆₀ ≤ ret_ExAllocatePool3030_post ∧ ret_ExAllocatePool3030_post ≤ X₆₀ ∧ X₆₁ ≤ ret_IoAllocateIrp2727_post ∧ ret_IoAllocateIrp2727_post ≤ X₆₁ ∧ X₆₂ ≤ ret_IoSetCancelRoutine4444_post ∧ ret_IoSetCancelRoutine4444_post ≤ X₆₂ ∧ X₆₃ ≤ ret_IoSetDeviceInterfaceState44_post ∧ ret_IoSetDeviceInterfaceState44_post ≤ X₆₃ ∧ X₆₄ ≤ ret_t1394Diag_PnpStopDevice33_post ∧ ret_t1394Diag_PnpStopDevice33_post ≤ X₆₄ ∧ X₆₅ ≤ ret_t1394_SubmitIrpSynch3636_post ∧ ret_t1394_SubmitIrpSynch3636_post ≤ X₆₅
  t₁₂: l4(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅, X₂₆, X₂₇, X₂₈, X₂₉, X₃₀, X₃₁, X₃₂, X₃₃, X₃₄, X₃₅, X₃₆, X₃₇, X₃₈, X₃₉, X₄₀, X₄₁, X₄₂, X₄₃, X₄₄, X₄₅, X₄₆, X₄₇, X₄₈, X₄₉, X₅₀, X₅₁, X₅₂, X₅₃, X₅₄, X₅₅, X₅₆, X₅₇, X₅₈, X₅₉, X₆₀, X₆₁, X₆₂, X₆₃, X₆₄, X₆₅) → l7(AsyncAddressData_post, BusResetIrp_post, CromData_post, DeviceObject_post, Irp_post, Irql_post, IsochDetachData_post, IsochResourceData_post, ResourceIrp_post, StackSize_post, ___rho_10__post, ___rho_11__post, ___rho_12__post, ___rho_13__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_6__post, ___rho_7__post, ___rho_8__post, ___rho_99__post, ___rho_9__post, a11_post, a1818_post, a2525_post, a2828_post, a3131_post, a3232_post, a3434_post, a3737_post, a3838_post, a4343_post, a4545_post, a4646_post, a77_post, b22_post, b2626_post, b2929_post, b3333_post, b3535_post, i_post, i___01313_post, i___01717_post, i___02020_post, i___02424_post, i___04040_post, i___04848_post, i___099_post, k1_post, k2_post, k3_post, k4_post, k5_post, keA_post, keR_post, ntStatus_post, pIrb_post, prevCancel_post, ret_ExAllocatePool3030_post, ret_IoAllocateIrp2727_post, ret_IoSetCancelRoutine4444_post, ret_IoSetDeviceInterfaceState44_post, ret_t1394Diag_PnpStopDevice33_post, ret_t1394_SubmitIrpSynch3636_post) :|: keR_1 ≤ 1 ∧ keR_3 ≤ 1 ∧ 1 ≤ keR_1 ∧ 1 ≤ keR_3 ∧ X₀ ≤ AsyncAddressData_post ∧ AsyncAddressData_post ≤ X₀ ∧ X₁ ≤ BusResetIrp_post ∧ BusResetIrp_post ≤ X₁ ∧ X₂ ≤ CromData_post ∧ CromData_post ≤ X₂ ∧ X₃ ≤ DeviceObject_post ∧ DeviceObject_post ≤ X₃ ∧ X₄ ≤ Irp_post ∧ Irp_post ≤ X₄ ∧ X₅ ≤ Irql_post ∧ Irql_post ≤ X₅ ∧ X₆ ≤ IsochDetachData_post ∧ IsochDetachData_post ≤ X₆ ∧ X₇ ≤ IsochResourceData_post ∧ IsochResourceData_post ≤ X₇ ∧ X₈ ≤ ResourceIrp_post ∧ ResourceIrp_post ≤ X₈ ∧ X₉ ≤ StackSize_post ∧ StackSize_post ≤ X₉ ∧ X₁₀ ≤ ___rho_10__post ∧ ___rho_10__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_11__post ∧ ___rho_11__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_12__post ∧ ___rho_12__post ≤ X₁₂ ∧ X₁₃ ≤ ___rho_13__post ∧ ___rho_13__post ≤ X₁₃ ∧ X₁₄ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₁₄ ∧ X₁₅ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₁₅ ∧ X₁₆ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₁₆ ∧ X₁₇ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₁₇ ∧ X₁₈ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₈ ∧ X₁₉ ≤ ___rho_6__post ∧ ___rho_6__post ≤ X₁₉ ∧ X₂₀ ≤ ___rho_7__post ∧ ___rho_7__post ≤ X₂₀ ∧ X₂₁ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₂₁ ∧ X₂₂ ≤ ___rho_99__post ∧ ___rho_99__post ≤ X₂₂ ∧ X₂₃ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₂₃ ∧ X₂₄ ≤ a11_post ∧ a11_post ≤ X₂₄ ∧ X₂₅ ≤ a1818_post ∧ a1818_post ≤ X₂₅ ∧ X₂₆ ≤ a2525_post ∧ a2525_post ≤ X₂₆ ∧ X₂₇ ≤ a2828_post ∧ a2828_post ≤ X₂₇ ∧ X₂₈ ≤ a3131_post ∧ a3131_post ≤ X₂₈ ∧ X₂₉ ≤ a3232_post ∧ a3232_post ≤ X₂₉ ∧ X₃₀ ≤ a3434_post ∧ a3434_post ≤ X₃₀ ∧ X₃₁ ≤ a3737_post ∧ a3737_post ≤ X₃₁ ∧ X₃₂ ≤ a3838_post ∧ a3838_post ≤ X₃₂ ∧ X₃₃ ≤ a4343_post ∧ a4343_post ≤ X₃₃ ∧ X₃₄ ≤ a4545_post ∧ a4545_post ≤ X₃₄ ∧ X₃₅ ≤ a4646_post ∧ a4646_post ≤ X₃₅ ∧ X₃₆ ≤ a77_post ∧ a77_post ≤ X₃₆ ∧ X₃₇ ≤ b22_post ∧ b22_post ≤ X₃₇ ∧ X₃₈ ≤ b2626_post ∧ b2626_post ≤ X₃₈ ∧ X₃₉ ≤ b2929_post ∧ b2929_post ≤ X₃₉ ∧ X₄₀ ≤ b3333_post ∧ b3333_post ≤ X₄₀ ∧ X₄₁ ≤ b3535_post ∧ b3535_post ≤ X₄₁ ∧ X₅ ≤ i___01313_post ∧ i___01313_post ≤ X₅ ∧ X₄₄ ≤ i___01717_post ∧ i___01717_post ≤ X₄₄ ∧ X₄₅ ≤ i___02020_post ∧ i___02020_post ≤ X₄₅ ∧ X₄₆ ≤ i___02424_post ∧ i___02424_post ≤ X₄₆ ∧ X₄₇ ≤ i___04040_post ∧ i___04040_post ≤ X₄₇ ∧ X₄₈ ≤ i___04848_post ∧ i___04848_post ≤ X₄₈ ∧ X₄₉ ≤ i___099_post ∧ i___099_post ≤ X₄₉ ∧ X₄₂ ≤ i_post ∧ i_post ≤ X₄₂ ∧ X₅₀ ≤ k1_post ∧ k1_post ≤ X₅₀ ∧ X₅₁ ≤ k2_post ∧ k2_post ≤ X₅₁ ∧ X₅₂ ≤ k3_post ∧ k3_post ≤ X₅₂ ∧ X₅₃ ≤ k4_post ∧ k4_post ≤ X₅₃ ∧ X₅₄ ≤ k5_post ∧ k5_post ≤ X₅₄ ∧ X₅₅ ≤ keA_post ∧ keA_post ≤ X₅₅ ∧ 0 ≤ keR_2 ∧ keR_2 ≤ 0 ∧ 0 ≤ keR_post ∧ keR_post ≤ 0 ∧ X₅₇ ≤ ntStatus_post ∧ ntStatus_post ≤ X₅₇ ∧ X₅₈ ≤ pIrb_post ∧ pIrb_post ≤ X₅₈ ∧ X₅₉ ≤ prevCancel_post ∧ prevCancel_post ≤ X₅₉ ∧ X₆₀ ≤ ret_ExAllocatePool3030_post ∧ ret_ExAllocatePool3030_post ≤ X₆₀ ∧ X₆₁ ≤ ret_IoAllocateIrp2727_post ∧ ret_IoAllocateIrp2727_post ≤ X₆₁ ∧ X₆₂ ≤ ret_IoSetCancelRoutine4444_post ∧ ret_IoSetCancelRoutine4444_post ≤ X₆₂ ∧ X₆₃ ≤ ret_IoSetDeviceInterfaceState44_post ∧ ret_IoSetDeviceInterfaceState44_post ≤ X₆₃ ∧ X₆₄ ≤ ret_t1394Diag_PnpStopDevice33_post ∧ ret_t1394Diag_PnpStopDevice33_post ≤ X₆₄ ∧ X₆₅ ≤ ret_t1394_SubmitIrpSynch3636_post ∧ ret_t1394_SubmitIrpSynch3636_post ≤ X₆₅ ∧ X₅₁ ≤ 0
  t₂₅: l5(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅, X₂₆, X₂₇, X₂₈, X₂₉, X₃₀, X₃₁, X₃₂, X₃₃, X₃₄, X₃₅, X₃₆, X₃₇, X₃₈, X₃₉, X₄₀, X₄₁, X₄₂, X₄₃, X₄₄, X₄₅, X₄₆, X₄₇, X₄₈, X₄₉, X₅₀, X₅₁, X₅₂, X₅₃, X₅₄, X₅₅, X₅₆, X₅₇, X₅₈, X₅₉, X₆₀, X₆₁, X₆₂, X₆₃, X₆₄, X₆₅) → l1(AsyncAddressData_post, BusResetIrp_post, CromData_post, DeviceObject_post, Irp_post, Irql_post, IsochDetachData_post, IsochResourceData_post, ResourceIrp_post, StackSize_post, ___rho_10__post, ___rho_11__post, ___rho_12__post, ___rho_13__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_6__post, ___rho_7__post, ___rho_8__post, ___rho_99__post, ___rho_9__post, a11_post, a1818_post, a2525_post, a2828_post, a3131_post, a3232_post, a3434_post, a3737_post, a3838_post, a4343_post, a4545_post, a4646_post, a77_post, b22_post, b2626_post, b2929_post, b3333_post, b3535_post, i_post, i___01313_post, i___01717_post, i___02020_post, i___02424_post, i___04040_post, i___04848_post, i___099_post, k1_post, k2_post, k3_post, k4_post, k5_post, keA_post, keR_post, ntStatus_post, pIrb_post, prevCancel_post, ret_ExAllocatePool3030_post, ret_IoAllocateIrp2727_post, ret_IoSetCancelRoutine4444_post, ret_IoSetDeviceInterfaceState44_post, ret_t1394Diag_PnpStopDevice33_post, ret_t1394_SubmitIrpSynch3636_post) :|: 0 ≤ 0 ∧ keA_1 ≤ 1 ∧ keA_3 ≤ 1 ∧ keR_1 ≤ 1 ∧ keR_3 ≤ 1 ∧ 1 ≤ keA_1 ∧ 1 ≤ keA_3 ∧ 1 ≤ keR_1 ∧ 1 ≤ keR_3 ∧ X₀ ≤ AsyncAddressData_post ∧ AsyncAddressData_post ≤ X₀ ∧ X₁ ≤ BusResetIrp_post ∧ BusResetIrp_post ≤ X₁ ∧ X₂ ≤ CromData_post ∧ CromData_post ≤ X₂ ∧ X₃ ≤ DeviceObject_post ∧ DeviceObject_post ≤ X₃ ∧ X₄ ≤ Irp_post ∧ Irp_post ≤ X₄ ∧ X₅ ≤ Irql_post ∧ Irql_post ≤ X₅ ∧ X₆ ≤ IsochDetachData_post ∧ IsochDetachData_post ≤ X₆ ∧ X₇ ≤ IsochResourceData_post ∧ IsochResourceData_post ≤ X₇ ∧ X₈ ≤ ResourceIrp_post ∧ ResourceIrp_post ≤ X₈ ∧ X₉ ≤ StackSize_post ∧ StackSize_post ≤ X₉ ∧ X₁₀ ≤ ___rho_10__post ∧ ___rho_10__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_11__post ∧ ___rho_11__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_12__post ∧ ___rho_12__post ≤ X₁₂ ∧ X₁₃ ≤ ___rho_13__post ∧ ___rho_13__post ≤ X₁₃ ∧ X₁₄ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₁₄ ∧ X₁₅ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₁₅ ∧ X₁₆ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₁₆ ∧ X₁₇ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₁₇ ∧ X₁₈ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₈ ∧ k2_post ≤ ___rho_6__post ∧ ___rho_6__post ≤ k2_post ∧ X₂₀ ≤ ___rho_7__post ∧ ___rho_7__post ≤ X₂₀ ∧ X₂₁ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₂₁ ∧ X₂₂ ≤ ___rho_99__post ∧ ___rho_99__post ≤ X₂₂ ∧ X₂₃ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₂₃ ∧ X₂₄ ≤ a11_post ∧ a11_post ≤ X₂₄ ∧ X₂₅ ≤ a1818_post ∧ a1818_post ≤ X₂₅ ∧ X₂₆ ≤ a2525_post ∧ a2525_post ≤ X₂₆ ∧ X₂₇ ≤ a2828_post ∧ a2828_post ≤ X₂₇ ∧ X₂₈ ≤ a3131_post ∧ a3131_post ≤ X₂₈ ∧ X₂₉ ≤ a3232_post ∧ a3232_post ≤ X₂₉ ∧ X₃₀ ≤ a3434_post ∧ a3434_post ≤ X₃₀ ∧ X₃₁ ≤ a3737_post ∧ a3737_post ≤ X₃₁ ∧ X₃₂ ≤ a3838_post ∧ a3838_post ≤ X₃₂ ∧ X₃₃ ≤ a4343_post ∧ a4343_post ≤ X₃₃ ∧ X₃₄ ≤ a4545_post ∧ a4545_post ≤ X₃₄ ∧ X₃₅ ≤ a4646_post ∧ a4646_post ≤ X₃₅ ∧ X₃₆ ≤ a77_post ∧ a77_post ≤ X₃₆ ∧ X₃₇ ≤ b22_post ∧ b22_post ≤ X₃₇ ∧ X₃₈ ≤ b2626_post ∧ b2626_post ≤ X₃₈ ∧ X₃₉ ≤ b2929_post ∧ b2929_post ≤ X₃₉ ∧ X₄₀ ≤ b3333_post ∧ b3333_post ≤ X₄₀ ∧ X₄₁ ≤ b3535_post ∧ b3535_post ≤ X₄₁ ∧ X₄₃ ≤ i___01313_post ∧ i___01313_post ≤ X₄₃ ∧ X₄₄ ≤ i___01717_post ∧ i___01717_post ≤ X₄₄ ∧ X₄₅ ≤ i___02020_post ∧ i___02020_post ≤ X₄₅ ∧ X₄₆ ≤ i___02424_post ∧ i___02424_post ≤ X₄₆ ∧ X₄₇ ≤ i___04040_post ∧ i___04040_post ≤ X₄₇ ∧ X₄₈ ≤ i___04848_post ∧ i___04848_post ≤ X₄₈ ∧ X₅ ≤ i___099_post ∧ i___099_post ≤ X₅ ∧ X₄₂ ≤ i_post ∧ i_post ≤ X₄₂ ∧ X₅₀ ≤ k1_post ∧ k1_post ≤ X₅₀ ∧ X₅₂ ≤ k3_post ∧ k3_post ≤ X₅₂ ∧ X₅₃ ≤ k4_post ∧ k4_post ≤ X₅₃ ∧ X₅₄ ≤ k5_post ∧ k5_post ≤ X₅₄ ∧ 0 ≤ keA_2 ∧ keA_2 ≤ 0 ∧ 0 ≤ keA_post ∧ keA_post ≤ 0 ∧ 0 ≤ keR_2 ∧ keR_2 ≤ 0 ∧ 0 ≤ keR_post ∧ keR_post ≤ 0 ∧ X₅₇ ≤ ntStatus_post ∧ ntStatus_post ≤ X₅₇ ∧ X₅₈ ≤ pIrb_post ∧ pIrb_post ≤ X₅₈ ∧ X₅₉ ≤ prevCancel_post ∧ prevCancel_post ≤ X₅₉ ∧ X₆₀ ≤ ret_ExAllocatePool3030_post ∧ ret_ExAllocatePool3030_post ≤ X₆₀ ∧ X₆₁ ≤ ret_IoAllocateIrp2727_post ∧ ret_IoAllocateIrp2727_post ≤ X₆₁ ∧ X₆₂ ≤ ret_IoSetCancelRoutine4444_post ∧ ret_IoSetCancelRoutine4444_post ≤ X₆₂ ∧ X₆₃ ≤ ret_IoSetDeviceInterfaceState44_post ∧ ret_IoSetDeviceInterfaceState44_post ≤ X₆₃ ∧ X₆₄ ≤ ret_t1394Diag_PnpStopDevice33_post ∧ ret_t1394Diag_PnpStopDevice33_post ≤ X₆₄ ∧ X₆₅ ≤ ret_t1394_SubmitIrpSynch3636_post ∧ ret_t1394_SubmitIrpSynch3636_post ≤ X₆₅ ∧ X₅₀ ≤ 0
  t₂₄: l5(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅, X₂₆, X₂₇, X₂₈, X₂₉, X₃₀, X₃₁, X₃₂, X₃₃, X₃₄, X₃₅, X₃₆, X₃₇, X₃₈, X₃₉, X₄₀, X₄₁, X₄₂, X₄₃, X₄₄, X₄₅, X₄₆, X₄₇, X₄₈, X₄₉, X₅₀, X₅₁, X₅₂, X₅₃, X₅₄, X₅₅, X₅₆, X₅₇, X₅₈, X₅₉, X₆₀, X₆₁, X₆₂, X₆₃, X₆₄, X₆₅) → l19(AsyncAddressData_post, BusResetIrp_post, CromData_post, DeviceObject_post, Irp_post, Irql_post, IsochDetachData_post, IsochResourceData_post, ResourceIrp_post, StackSize_post, ___rho_10__post, ___rho_11__post, ___rho_12__post, ___rho_13__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_6__post, ___rho_7__post, ___rho_8__post, ___rho_99__post, ___rho_9__post, a11_post, a1818_post, a2525_post, a2828_post, a3131_post, a3232_post, a3434_post, a3737_post, a3838_post, a4343_post, a4545_post, a4646_post, a77_post, b22_post, b2626_post, b2929_post, b3333_post, b3535_post, i_post, i___01313_post, i___01717_post, i___02020_post, i___02424_post, i___04040_post, i___04848_post, i___099_post, k1_post, k2_post, k3_post, k4_post, k5_post, keA_post, keR_post, ntStatus_post, pIrb_post, prevCancel_post, ret_ExAllocatePool3030_post, ret_IoAllocateIrp2727_post, ret_IoSetCancelRoutine4444_post, ret_IoSetDeviceInterfaceState44_post, ret_t1394Diag_PnpStopDevice33_post, ret_t1394_SubmitIrpSynch3636_post) :|: 0 ≤ 0 ∧ X₅₀ ≤ 1+k1_post ∧ 1+k1_post ≤ X₅₀ ∧ 1 ≤ X₅₀ ∧ X₀ ≤ AsyncAddressData_post ∧ AsyncAddressData_post ≤ X₀ ∧ X₁ ≤ BusResetIrp_post ∧ BusResetIrp_post ≤ X₁ ∧ ___rho_3__post ≤ CromData_post ∧ CromData_post ≤ ___rho_3__post ∧ X₃ ≤ DeviceObject_post ∧ DeviceObject_post ≤ X₃ ∧ X₄ ≤ Irp_post ∧ Irp_post ≤ X₄ ∧ X₅ ≤ Irql_post ∧ Irql_post ≤ X₅ ∧ X₆ ≤ IsochDetachData_post ∧ IsochDetachData_post ≤ X₆ ∧ X₇ ≤ IsochResourceData_post ∧ IsochResourceData_post ≤ X₇ ∧ X₈ ≤ ResourceIrp_post ∧ ResourceIrp_post ≤ X₈ ∧ X₉ ≤ StackSize_post ∧ StackSize_post ≤ X₉ ∧ X₁₀ ≤ ___rho_10__post ∧ ___rho_10__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_11__post ∧ ___rho_11__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_12__post ∧ ___rho_12__post ≤ X₁₂ ∧ X₁₃ ≤ ___rho_13__post ∧ ___rho_13__post ≤ X₁₃ ∧ X₁₄ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₁₄ ∧ X₁₅ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₁₅ ∧ X₁₇ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₁₇ ∧ X₁₈ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₈ ∧ X₁₉ ≤ ___rho_6__post ∧ ___rho_6__post ≤ X₁₉ ∧ X₂₀ ≤ ___rho_7__post ∧ ___rho_7__post ≤ X₂₀ ∧ X₂₁ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₂₁ ∧ X₂₂ ≤ ___rho_99__post ∧ ___rho_99__post ≤ X₂₂ ∧ X₂₃ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₂₃ ∧ X₂₄ ≤ a11_post ∧ a11_post ≤ X₂₄ ∧ X₂₅ ≤ a1818_post ∧ a1818_post ≤ X₂₅ ∧ X₂₆ ≤ a2525_post ∧ a2525_post ≤ X₂₆ ∧ X₂₇ ≤ a2828_post ∧ a2828_post ≤ X₂₇ ∧ X₂₈ ≤ a3131_post ∧ a3131_post ≤ X₂₈ ∧ X₂₉ ≤ a3232_post ∧ a3232_post ≤ X₂₉ ∧ X₃₀ ≤ a3434_post ∧ a3434_post ≤ X₃₀ ∧ X₃₁ ≤ a3737_post ∧ a3737_post ≤ X₃₁ ∧ X₃₂ ≤ a3838_post ∧ a3838_post ≤ X₃₂ ∧ X₃₃ ≤ a4343_post ∧ a4343_post ≤ X₃₃ ∧ X₃₄ ≤ a4545_post ∧ a4545_post ≤ X₃₄ ∧ X₃₅ ≤ a4646_post ∧ a4646_post ≤ X₃₅ ∧ X₃₆ ≤ a77_post ∧ a77_post ≤ X₃₆ ∧ X₃₇ ≤ b22_post ∧ b22_post ≤ X₃₇ ∧ X₃₈ ≤ b2626_post ∧ b2626_post ≤ X₃₈ ∧ X₃₉ ≤ b2929_post ∧ b2929_post ≤ X₃₉ ∧ X₄₀ ≤ b3333_post ∧ b3333_post ≤ X₄₀ ∧ X₄₁ ≤ b3535_post ∧ b3535_post ≤ X₄₁ ∧ X₄₃ ≤ i___01313_post ∧ i___01313_post ≤ X₄₃ ∧ X₄₄ ≤ i___01717_post ∧ i___01717_post ≤ X₄₄ ∧ X₄₅ ≤ i___02020_post ∧ i___02020_post ≤ X₄₅ ∧ X₄₆ ≤ i___02424_post ∧ i___02424_post ≤ X₄₆ ∧ X₄₇ ≤ i___04040_post ∧ i___04040_post ≤ X₄₇ ∧ X₄₈ ≤ i___04848_post ∧ i___04848_post ≤ X₄₈ ∧ X₄₉ ≤ i___099_post ∧ i___099_post ≤ X₄₉ ∧ X₄₂ ≤ i_post ∧ i_post ≤ X₄₂ ∧ X₅₁ ≤ k2_post ∧ k2_post ≤ X₅₁ ∧ X₅₂ ≤ k3_post ∧ k3_post ≤ X₅₂ ∧ X₅₃ ≤ k4_post ∧ k4_post ≤ X₅₃ ∧ X₅₄ ≤ k5_post ∧ k5_post ≤ X₅₄ ∧ X₅₅ ≤ keA_post ∧ keA_post ≤ X₅₅ ∧ X₅₆ ≤ keR_post ∧ keR_post ≤ X₅₆ ∧ X₅₇ ≤ ntStatus_post ∧ ntStatus_post ≤ X₅₇ ∧ X₅₈ ≤ pIrb_post ∧ pIrb_post ≤ X₅₈ ∧ X₅₉ ≤ prevCancel_post ∧ prevCancel_post ≤ X₅₉ ∧ X₆₀ ≤ ret_ExAllocatePool3030_post ∧ ret_ExAllocatePool3030_post ≤ X₆₀ ∧ X₆₁ ≤ ret_IoAllocateIrp2727_post ∧ ret_IoAllocateIrp2727_post ≤ X₆₁ ∧ X₆₂ ≤ ret_IoSetCancelRoutine4444_post ∧ ret_IoSetCancelRoutine4444_post ≤ X₆₂ ∧ X₆₃ ≤ ret_IoSetDeviceInterfaceState44_post ∧ ret_IoSetDeviceInterfaceState44_post ≤ X₆₃ ∧ X₆₄ ≤ ret_t1394Diag_PnpStopDevice33_post ∧ ret_t1394Diag_PnpStopDevice33_post ≤ X₆₄ ∧ X₆₅ ≤ ret_t1394_SubmitIrpSynch3636_post ∧ ret_t1394_SubmitIrpSynch3636_post ≤ X₆₅
  t₄₆: l6(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅, X₂₆, X₂₇, X₂₈, X₂₉, X₃₀, X₃₁, X₃₂, X₃₃, X₃₄, X₃₅, X₃₆, X₃₇, X₃₈, X₃₉, X₄₀, X₄₁, X₄₂, X₄₃, X₄₄, X₄₅, X₄₆, X₄₇, X₄₈, X₄₉, X₅₀, X₅₁, X₅₂, X₅₃, X₅₄, X₅₅, X₅₆, X₅₇, X₅₈, X₅₉, X₆₀, X₆₁, X₆₂, X₆₃, X₆₄, X₆₅) → l7(AsyncAddressData_post, BusResetIrp_post, CromData_post, DeviceObject_post, Irp_post, Irql_post, IsochDetachData_post, IsochResourceData_post, ResourceIrp_post, StackSize_post, ___rho_10__post, ___rho_11__post, ___rho_12__post, ___rho_13__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_6__post, ___rho_7__post, ___rho_8__post, ___rho_99__post, ___rho_9__post, a11_post, a1818_post, a2525_post, a2828_post, a3131_post, a3232_post, a3434_post, a3737_post, a3838_post, a4343_post, a4545_post, a4646_post, a77_post, b22_post, b2626_post, b2929_post, b3333_post, b3535_post, i_post, i___01313_post, i___01717_post, i___02020_post, i___02424_post, i___04040_post, i___04848_post, i___099_post, k1_post, k2_post, k3_post, k4_post, k5_post, keA_post, keR_post, ntStatus_post, pIrb_post, prevCancel_post, ret_ExAllocatePool3030_post, ret_IoAllocateIrp2727_post, ret_IoSetCancelRoutine4444_post, ret_IoSetDeviceInterfaceState44_post, ret_t1394Diag_PnpStopDevice33_post, ret_t1394_SubmitIrpSynch3636_post) :|: 0 ≤ 0 ∧ X₅₂ ≤ 1+k3_post ∧ keR_1 ≤ 1 ∧ keR_3 ≤ 1 ∧ 1+k3_post ≤ X₅₂ ∧ 1 ≤ keR_1 ∧ 1 ≤ keR_3 ∧ 1 ≤ X₅₂ ∧ X₀ ≤ AsyncAddressData_post ∧ AsyncAddressData_post ≤ X₀ ∧ X₁ ≤ BusResetIrp_post ∧ BusResetIrp_post ≤ X₁ ∧ X₂ ≤ CromData_post ∧ CromData_post ≤ X₂ ∧ X₃ ≤ DeviceObject_post ∧ DeviceObject_post ≤ X₃ ∧ X₄ ≤ Irp_post ∧ Irp_post ≤ X₄ ∧ X₅ ≤ Irql_post ∧ Irql_post ≤ X₅ ∧ a1818_post ≤ IsochDetachData_post ∧ IsochDetachData_post ≤ a1818_post ∧ X₇ ≤ IsochResourceData_post ∧ IsochResourceData_post ≤ X₇ ∧ X₈ ≤ ResourceIrp_post ∧ ResourceIrp_post ≤ X₈ ∧ X₉ ≤ StackSize_post ∧ StackSize_post ≤ X₉ ∧ X₁₀ ≤ ___rho_10__post ∧ ___rho_10__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_11__post ∧ ___rho_11__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_12__post ∧ ___rho_12__post ≤ X₁₂ ∧ X₁₃ ≤ ___rho_13__post ∧ ___rho_13__post ≤ X₁₃ ∧ X₁₄ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₁₄ ∧ X₁₅ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₁₅ ∧ X₁₆ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₁₆ ∧ X₁₇ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₁₇ ∧ X₁₈ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₈ ∧ X₁₉ ≤ ___rho_6__post ∧ ___rho_6__post ≤ X₁₉ ∧ X₂₀ ≤ ___rho_7__post ∧ ___rho_7__post ≤ X₂₀ ∧ X₂₁ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₂₁ ∧ X₂₂ ≤ ___rho_99__post ∧ ___rho_99__post ≤ X₂₂ ∧ X₂₃ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₂₃ ∧ X₂₄ ≤ a11_post ∧ a11_post ≤ X₂₄ ∧ X₂₆ ≤ a2525_post ∧ a2525_post ≤ X₂₆ ∧ X₂₇ ≤ a2828_post ∧ a2828_post ≤ X₂₇ ∧ X₂₈ ≤ a3131_post ∧ a3131_post ≤ X₂₈ ∧ X₂₉ ≤ a3232_post ∧ a3232_post ≤ X₂₉ ∧ X₃₀ ≤ a3434_post ∧ a3434_post ≤ X₃₀ ∧ X₃₁ ≤ a3737_post ∧ a3737_post ≤ X₃₁ ∧ X₃₂ ≤ a3838_post ∧ a3838_post ≤ X₃₂ ∧ X₃₃ ≤ a4343_post ∧ a4343_post ≤ X₃₃ ∧ X₃₄ ≤ a4545_post ∧ a4545_post ≤ X₃₄ ∧ X₃₅ ≤ a4646_post ∧ a4646_post ≤ X₃₅ ∧ X₃₆ ≤ a77_post ∧ a77_post ≤ X₃₆ ∧ X₃₇ ≤ b22_post ∧ b22_post ≤ X₃₇ ∧ X₃₈ ≤ b2626_post ∧ b2626_post ≤ X₃₈ ∧ X₃₉ ≤ b2929_post ∧ b2929_post ≤ X₃₉ ∧ X₄₀ ≤ b3333_post ∧ b3333_post ≤ X₄₀ ∧ X₄₁ ≤ b3535_post ∧ b3535_post ≤ X₄₁ ∧ X₄₃ ≤ i___01313_post ∧ i___01313_post ≤ X₄₃ ∧ X₅ ≤ i___01717_post ∧ i___01717_post ≤ X₅ ∧ X₄₅ ≤ i___02020_post ∧ i___02020_post ≤ X₄₅ ∧ X₄₆ ≤ i___02424_post ∧ i___02424_post ≤ X₄₆ ∧ X₄₇ ≤ i___04040_post ∧ i___04040_post ≤ X₄₇ ∧ X₄₈ ≤ i___04848_post ∧ i___04848_post ≤ X₄₈ ∧ X₄₉ ≤ i___099_post ∧ i___099_post ≤ X₄₉ ∧ X₅₀ ≤ k1_post ∧ k1_post ≤ X₅₀ ∧ X₅₁ ≤ k2_post ∧ k2_post ≤ X₅₁ ∧ X₅₃ ≤ k4_post ∧ k4_post ≤ X₅₃ ∧ X₅₄ ≤ k5_post ∧ k5_post ≤ X₅₄ ∧ X₅₅ ≤ keA_post ∧ keA_post ≤ X₅₅ ∧ 0 ≤ keR_2 ∧ keR_2 ≤ 0 ∧ 0 ≤ keR_post ∧ keR_post ≤ 0 ∧ X₅₇ ≤ ntStatus_post ∧ ntStatus_post ≤ X₅₇ ∧ X₅₈ ≤ pIrb_post ∧ pIrb_post ≤ X₅₈ ∧ X₅₉ ≤ prevCancel_post ∧ prevCancel_post ≤ X₅₉ ∧ X₆₀ ≤ ret_ExAllocatePool3030_post ∧ ret_ExAllocatePool3030_post ≤ X₆₀ ∧ X₆₁ ≤ ret_IoAllocateIrp2727_post ∧ ret_IoAllocateIrp2727_post ≤ X₆₁ ∧ X₆₂ ≤ ret_IoSetCancelRoutine4444_post ∧ ret_IoSetCancelRoutine4444_post ≤ X₆₂ ∧ X₆₃ ≤ ret_IoSetDeviceInterfaceState44_post ∧ ret_IoSetDeviceInterfaceState44_post ≤ X₆₃ ∧ X₆₄ ≤ ret_t1394Diag_PnpStopDevice33_post ∧ ret_t1394Diag_PnpStopDevice33_post ≤ X₆₄ ∧ X₆₅ ≤ ret_t1394_SubmitIrpSynch3636_post ∧ ret_t1394_SubmitIrpSynch3636_post ≤ X₆₅
  t₄₅: l6(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅, X₂₆, X₂₇, X₂₈, X₂₉, X₃₀, X₃₁, X₃₂, X₃₃, X₃₄, X₃₅, X₃₆, X₃₇, X₃₈, X₃₉, X₄₀, X₄₁, X₄₂, X₄₃, X₄₄, X₄₅, X₄₆, X₄₇, X₄₈, X₄₉, X₅₀, X₅₁, X₅₂, X₅₃, X₅₄, X₅₅, X₅₆, X₅₇, X₅₈, X₅₉, X₆₀, X₆₁, X₆₂, X₆₃, X₆₄, X₆₅) → l8(AsyncAddressData_post, BusResetIrp_post, CromData_post, DeviceObject_post, Irp_post, Irql_post, IsochDetachData_post, IsochResourceData_post, ResourceIrp_post, StackSize_post, ___rho_10__post, ___rho_11__post, ___rho_12__post, ___rho_13__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_6__post, ___rho_7__post, ___rho_8__post, ___rho_99__post, ___rho_9__post, a11_post, a1818_post, a2525_post, a2828_post, a3131_post, a3232_post, a3434_post, a3737_post, a3838_post, a4343_post, a4545_post, a4646_post, a77_post, b22_post, b2626_post, b2929_post, b3333_post, b3535_post, i_post, i___01313_post, i___01717_post, i___02020_post, i___02424_post, i___04040_post, i___04848_post, i___099_post, k1_post, k2_post, k3_post, k4_post, k5_post, keA_post, keR_post, ntStatus_post, pIrb_post, prevCancel_post, ret_ExAllocatePool3030_post, ret_IoAllocateIrp2727_post, ret_IoSetCancelRoutine4444_post, ret_IoSetDeviceInterfaceState44_post, ret_t1394Diag_PnpStopDevice33_post, ret_t1394_SubmitIrpSynch3636_post) :|: 0 ≤ 0 ∧ keR_1 ≤ 1 ∧ keR_3 ≤ 1 ∧ 1 ≤ keR_1 ∧ 1 ≤ keR_3 ∧ X₀ ≤ AsyncAddressData_post ∧ AsyncAddressData_post ≤ X₀ ∧ X₁ ≤ BusResetIrp_post ∧ BusResetIrp_post ≤ X₁ ∧ X₂ ≤ CromData_post ∧ CromData_post ≤ X₂ ∧ X₃ ≤ DeviceObject_post ∧ DeviceObject_post ≤ X₃ ∧ X₄ ≤ Irp_post ∧ Irp_post ≤ X₄ ∧ X₅ ≤ Irql_post ∧ Irql_post ≤ X₅ ∧ X₆ ≤ IsochDetachData_post ∧ IsochDetachData_post ≤ X₆ ∧ X₇ ≤ IsochResourceData_post ∧ IsochResourceData_post ≤ X₇ ∧ X₈ ≤ ResourceIrp_post ∧ ResourceIrp_post ≤ X₈ ∧ X₉ ≤ StackSize_post ∧ StackSize_post ≤ X₉ ∧ X₁₀ ≤ ___rho_10__post ∧ ___rho_10__post ≤ X₁₀ ∧ k4_post ≤ ___rho_11__post ∧ ___rho_11__post ≤ k4_post ∧ X₁₂ ≤ ___rho_12__post ∧ ___rho_12__post ≤ X₁₂ ∧ X₁₃ ≤ ___rho_13__post ∧ ___rho_13__post ≤ X₁₃ ∧ X₁₄ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₁₄ ∧ X₁₅ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₁₅ ∧ X₁₆ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₁₆ ∧ X₁₇ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₁₇ ∧ X₁₈ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₈ ∧ X₁₉ ≤ ___rho_6__post ∧ ___rho_6__post ≤ X₁₉ ∧ X₂₀ ≤ ___rho_7__post ∧ ___rho_7__post ≤ X₂₀ ∧ X₂₁ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₂₁ ∧ X₂₂ ≤ ___rho_99__post ∧ ___rho_99__post ≤ X₂₂ ∧ X₂₃ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₂₃ ∧ X₂₄ ≤ a11_post ∧ a11_post ≤ X₂₄ ∧ X₂₅ ≤ a1818_post ∧ a1818_post ≤ X₂₅ ∧ X₂₆ ≤ a2525_post ∧ a2525_post ≤ X₂₆ ∧ X₂₇ ≤ a2828_post ∧ a2828_post ≤ X₂₇ ∧ X₂₈ ≤ a3131_post ∧ a3131_post ≤ X₂₈ ∧ X₂₉ ≤ a3232_post ∧ a3232_post ≤ X₂₉ ∧ X₃₀ ≤ a3434_post ∧ a3434_post ≤ X₃₀ ∧ X₃₁ ≤ a3737_post ∧ a3737_post ≤ X₃₁ ∧ X₃₂ ≤ a3838_post ∧ a3838_post ≤ X₃₂ ∧ X₃₃ ≤ a4343_post ∧ a4343_post ≤ X₃₃ ∧ X₃₄ ≤ a4545_post ∧ a4545_post ≤ X₃₄ ∧ X₃₅ ≤ a4646_post ∧ a4646_post ≤ X₃₅ ∧ X₃₆ ≤ a77_post ∧ a77_post ≤ X₃₆ ∧ X₃₇ ≤ b22_post ∧ b22_post ≤ X₃₇ ∧ X₃₈ ≤ b2626_post ∧ b2626_post ≤ X₃₈ ∧ X₃₉ ≤ b2929_post ∧ b2929_post ≤ X₃₉ ∧ X₄₀ ≤ b3333_post ∧ b3333_post ≤ X₄₀ ∧ X₄₁ ≤ b3535_post ∧ b3535_post ≤ X₄₁ ∧ X₄₃ ≤ i___01313_post ∧ i___01313_post ≤ X₄₃ ∧ X₄₄ ≤ i___01717_post ∧ i___01717_post ≤ X₄₄ ∧ X₅ ≤ i___02020_post ∧ i___02020_post ≤ X₅ ∧ X₄₆ ≤ i___02424_post ∧ i___02424_post ≤ X₄₆ ∧ X₄₇ ≤ i___04040_post ∧ i___04040_post ≤ X₄₇ ∧ X₄₈ ≤ i___04848_post ∧ i___04848_post ≤ X₄₈ ∧ X₄₉ ≤ i___099_post ∧ i___099_post ≤ X₄₉ ∧ X₄₂ ≤ i_post ∧ i_post ≤ X₄₂ ∧ X₅₀ ≤ k1_post ∧ k1_post ≤ X₅₀ ∧ X₅₁ ≤ k2_post ∧ k2_post ≤ X₅₁ ∧ X₅₂ ≤ k3_post ∧ k3_post ≤ X₅₂ ∧ X₅₄ ≤ k5_post ∧ k5_post ≤ X₅₄ ∧ X₅₅ ≤ keA_post ∧ keA_post ≤ X₅₅ ∧ 0 ≤ keR_2 ∧ keR_2 ≤ 0 ∧ 0 ≤ keR_post ∧ keR_post ≤ 0 ∧ X₅₇ ≤ ntStatus_post ∧ ntStatus_post ≤ X₅₇ ∧ X₅₈ ≤ pIrb_post ∧ pIrb_post ≤ X₅₈ ∧ X₅₉ ≤ prevCancel_post ∧ prevCancel_post ≤ X₅₉ ∧ X₆₀ ≤ ret_ExAllocatePool3030_post ∧ ret_ExAllocatePool3030_post ≤ X₆₀ ∧ X₆₁ ≤ ret_IoAllocateIrp2727_post ∧ ret_IoAllocateIrp2727_post ≤ X₆₁ ∧ X₆₂ ≤ ret_IoSetCancelRoutine4444_post ∧ ret_IoSetCancelRoutine4444_post ≤ X₆₂ ∧ X₆₃ ≤ ret_IoSetDeviceInterfaceState44_post ∧ ret_IoSetDeviceInterfaceState44_post ≤ X₆₃ ∧ X₆₄ ≤ ret_t1394Diag_PnpStopDevice33_post ∧ ret_t1394Diag_PnpStopDevice33_post ≤ X₆₄ ∧ X₆₅ ≤ ret_t1394_SubmitIrpSynch3636_post ∧ ret_t1394_SubmitIrpSynch3636_post ≤ X₆₅ ∧ X₅₂ ≤ 0
  t₁₄: l7(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅, X₂₆, X₂₇, X₂₈, X₂₉, X₃₀, X₃₁, X₃₂, X₃₃, X₃₄, X₃₅, X₃₆, X₃₇, X₃₈, X₃₉, X₄₀, X₄₁, X₄₂, X₄₃, X₄₄, X₄₅, X₄₆, X₄₇, X₄₈, X₄₉, X₅₀, X₅₁, X₅₂, X₅₃, X₅₄, X₅₅, X₅₆, X₅₇, X₅₈, X₅₉, X₆₀, X₆₁, X₆₂, X₆₃, X₆₄, X₆₅) → l6(AsyncAddressData_post, BusResetIrp_post, CromData_post, DeviceObject_post, Irp_post, Irql_post, IsochDetachData_post, IsochResourceData_post, ResourceIrp_post, StackSize_post, ___rho_10__post, ___rho_11__post, ___rho_12__post, ___rho_13__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_6__post, ___rho_7__post, ___rho_8__post, ___rho_99__post, ___rho_9__post, a11_post, a1818_post, a2525_post, a2828_post, a3131_post, a3232_post, a3434_post, a3737_post, a3838_post, a4343_post, a4545_post, a4646_post, a77_post, b22_post, b2626_post, b2929_post, b3333_post, b3535_post, i_post, i___01313_post, i___01717_post, i___02020_post, i___02424_post, i___04040_post, i___04848_post, i___099_post, k1_post, k2_post, k3_post, k4_post, k5_post, keA_post, keR_post, ntStatus_post, pIrb_post, prevCancel_post, ret_ExAllocatePool3030_post, ret_IoAllocateIrp2727_post, ret_IoSetCancelRoutine4444_post, ret_IoSetDeviceInterfaceState44_post, ret_t1394Diag_PnpStopDevice33_post, ret_t1394_SubmitIrpSynch3636_post) :|: 0 ≤ 0 ∧ keA_1 ≤ 1 ∧ keA_3 ≤ 1 ∧ 1 ≤ keA_1 ∧ 1 ≤ keA_3 ∧ X₀ ≤ AsyncAddressData_post ∧ AsyncAddressData_post ≤ X₀ ∧ X₁ ≤ BusResetIrp_post ∧ BusResetIrp_post ≤ X₁ ∧ X₂ ≤ CromData_post ∧ CromData_post ≤ X₂ ∧ X₃ ≤ DeviceObject_post ∧ DeviceObject_post ≤ X₃ ∧ X₄ ≤ Irp_post ∧ Irp_post ≤ X₄ ∧ X₅ ≤ Irql_post ∧ Irql_post ≤ X₅ ∧ X₆ ≤ IsochDetachData_post ∧ IsochDetachData_post ≤ X₆ ∧ X₇ ≤ IsochResourceData_post ∧ IsochResourceData_post ≤ X₇ ∧ X₈ ≤ ResourceIrp_post ∧ ResourceIrp_post ≤ X₈ ∧ X₉ ≤ StackSize_post ∧ StackSize_post ≤ X₉ ∧ k3_post ≤ ___rho_10__post ∧ ___rho_10__post ≤ k3_post ∧ X₁₁ ≤ ___rho_11__post ∧ ___rho_11__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_12__post ∧ ___rho_12__post ≤ X₁₂ ∧ X₁₃ ≤ ___rho_13__post ∧ ___rho_13__post ≤ X₁₃ ∧ X₁₄ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₁₄ ∧ X₁₅ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₁₅ ∧ X₁₆ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₁₆ ∧ X₁₇ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₁₇ ∧ X₁₈ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₈ ∧ X₁₉ ≤ ___rho_6__post ∧ ___rho_6__post ≤ X₁₉ ∧ X₂₀ ≤ ___rho_7__post ∧ ___rho_7__post ≤ X₂₀ ∧ X₂₁ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₂₁ ∧ X₂₂ ≤ ___rho_99__post ∧ ___rho_99__post ≤ X₂₂ ∧ X₂₃ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₂₃ ∧ X₂₄ ≤ a11_post ∧ a11_post ≤ X₂₄ ∧ X₂₅ ≤ a1818_post ∧ a1818_post ≤ X₂₅ ∧ X₂₆ ≤ a2525_post ∧ a2525_post ≤ X₂₆ ∧ X₂₇ ≤ a2828_post ∧ a2828_post ≤ X₂₇ ∧ X₂₈ ≤ a3131_post ∧ a3131_post ≤ X₂₈ ∧ X₂₉ ≤ a3232_post ∧ a3232_post ≤ X₂₉ ∧ X₃₀ ≤ a3434_post ∧ a3434_post ≤ X₃₀ ∧ X₃₁ ≤ a3737_post ∧ a3737_post ≤ X₃₁ ∧ X₃₂ ≤ a3838_post ∧ a3838_post ≤ X₃₂ ∧ X₃₃ ≤ a4343_post ∧ a4343_post ≤ X₃₃ ∧ X₃₄ ≤ a4545_post ∧ a4545_post ≤ X₃₄ ∧ X₃₅ ≤ a4646_post ∧ a4646_post ≤ X₃₅ ∧ X₃₆ ≤ a77_post ∧ a77_post ≤ X₃₆ ∧ X₃₇ ≤ b22_post ∧ b22_post ≤ X₃₇ ∧ X₃₈ ≤ b2626_post ∧ b2626_post ≤ X₃₈ ∧ X₃₉ ≤ b2929_post ∧ b2929_post ≤ X₃₉ ∧ X₄₀ ≤ b3333_post ∧ b3333_post ≤ X₄₀ ∧ X₄₁ ≤ b3535_post ∧ b3535_post ≤ X₄₁ ∧ X₄₃ ≤ i___01313_post ∧ i___01313_post ≤ X₄₃ ∧ X₄₄ ≤ i___01717_post ∧ i___01717_post ≤ X₄₄ ∧ X₄₅ ≤ i___02020_post ∧ i___02020_post ≤ X₄₅ ∧ X₄₆ ≤ i___02424_post ∧ i___02424_post ≤ X₄₆ ∧ X₄₇ ≤ i___04040_post ∧ i___04040_post ≤ X₄₇ ∧ X₄₈ ≤ i___04848_post ∧ i___04848_post ≤ X₄₈ ∧ X₄₉ ≤ i___099_post ∧ i___099_post ≤ X₄₉ ∧ X₄₂ ≤ i_post ∧ i_post ≤ X₄₂ ∧ X₅₀ ≤ k1_post ∧ k1_post ≤ X₅₀ ∧ X₅₁ ≤ k2_post ∧ k2_post ≤ X₅₁ ∧ X₅₃ ≤ k4_post ∧ k4_post ≤ X₅₃ ∧ X₅₄ ≤ k5_post ∧ k5_post ≤ X₅₄ ∧ 0 ≤ keA_2 ∧ keA_2 ≤ 0 ∧ 0 ≤ keA_post ∧ keA_post ≤ 0 ∧ X₅₆ ≤ keR_post ∧ keR_post ≤ X₅₆ ∧ X₅₇ ≤ ntStatus_post ∧ ntStatus_post ≤ X₅₇ ∧ X₅₈ ≤ pIrb_post ∧ pIrb_post ≤ X₅₈ ∧ X₅₉ ≤ prevCancel_post ∧ prevCancel_post ≤ X₅₉ ∧ X₆₀ ≤ ret_ExAllocatePool3030_post ∧ ret_ExAllocatePool3030_post ≤ X₆₀ ∧ X₆₁ ≤ ret_IoAllocateIrp2727_post ∧ ret_IoAllocateIrp2727_post ≤ X₆₁ ∧ X₆₂ ≤ ret_IoSetCancelRoutine4444_post ∧ ret_IoSetCancelRoutine4444_post ≤ X₆₂ ∧ X₆₃ ≤ ret_IoSetDeviceInterfaceState44_post ∧ ret_IoSetDeviceInterfaceState44_post ≤ X₆₃ ∧ X₆₄ ≤ ret_t1394Diag_PnpStopDevice33_post ∧ ret_t1394Diag_PnpStopDevice33_post ≤ X₆₄ ∧ X₆₅ ≤ ret_t1394_SubmitIrpSynch3636_post ∧ ret_t1394_SubmitIrpSynch3636_post ≤ X₆₅
  t₁₉: l8(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅, X₂₆, X₂₇, X₂₈, X₂₉, X₃₀, X₃₁, X₃₂, X₃₃, X₃₄, X₃₅, X₃₆, X₃₇, X₃₈, X₃₉, X₄₀, X₄₁, X₄₂, X₄₃, X₄₄, X₄₅, X₄₆, X₄₇, X₄₈, X₄₉, X₅₀, X₅₁, X₅₂, X₅₃, X₅₄, X₅₅, X₅₆, X₅₇, X₅₈, X₅₉, X₆₀, X₆₁, X₆₂, X₆₃, X₆₄, X₆₅) → l14(AsyncAddressData_post, BusResetIrp_post, CromData_post, DeviceObject_post, Irp_post, Irql_post, IsochDetachData_post, IsochResourceData_post, ResourceIrp_post, StackSize_post, ___rho_10__post, ___rho_11__post, ___rho_12__post, ___rho_13__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_6__post, ___rho_7__post, ___rho_8__post, ___rho_99__post, ___rho_9__post, a11_post, a1818_post, a2525_post, a2828_post, a3131_post, a3232_post, a3434_post, a3737_post, a3838_post, a4343_post, a4545_post, a4646_post, a77_post, b22_post, b2626_post, b2929_post, b3333_post, b3535_post, i_post, i___01313_post, i___01717_post, i___02020_post, i___02424_post, i___04040_post, i___04848_post, i___099_post, k1_post, k2_post, k3_post, k4_post, k5_post, keA_post, keR_post, ntStatus_post, pIrb_post, prevCancel_post, ret_ExAllocatePool3030_post, ret_IoAllocateIrp2727_post, ret_IoSetCancelRoutine4444_post, ret_IoSetDeviceInterfaceState44_post, ret_t1394Diag_PnpStopDevice33_post, ret_t1394_SubmitIrpSynch3636_post) :|: keA_1 ≤ 1 ∧ keA_3 ≤ 1 ∧ 1 ≤ keA_1 ∧ 1 ≤ keA_3 ∧ X₀ ≤ AsyncAddressData_post ∧ AsyncAddressData_post ≤ X₀ ∧ X₁ ≤ BusResetIrp_post ∧ BusResetIrp_post ≤ X₁ ∧ X₂ ≤ CromData_post ∧ CromData_post ≤ X₂ ∧ X₃ ≤ DeviceObject_post ∧ DeviceObject_post ≤ X₃ ∧ X₄ ≤ Irp_post ∧ Irp_post ≤ X₄ ∧ X₅ ≤ Irql_post ∧ Irql_post ≤ X₅ ∧ X₆ ≤ IsochDetachData_post ∧ IsochDetachData_post ≤ X₆ ∧ X₇ ≤ IsochResourceData_post ∧ IsochResourceData_post ≤ X₇ ∧ X₈ ≤ ResourceIrp_post ∧ ResourceIrp_post ≤ X₈ ∧ X₉ ≤ StackSize_post ∧ StackSize_post ≤ X₉ ∧ X₁₀ ≤ ___rho_10__post ∧ ___rho_10__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_11__post ∧ ___rho_11__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_12__post ∧ ___rho_12__post ≤ X₁₂ ∧ X₁₃ ≤ ___rho_13__post ∧ ___rho_13__post ≤ X₁₃ ∧ X₁₄ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₁₄ ∧ X₁₅ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₁₅ ∧ X₁₆ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₁₆ ∧ X₁₇ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₁₇ ∧ X₁₈ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₈ ∧ X₁₉ ≤ ___rho_6__post ∧ ___rho_6__post ≤ X₁₉ ∧ X₂₀ ≤ ___rho_7__post ∧ ___rho_7__post ≤ X₂₀ ∧ X₂₁ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₂₁ ∧ X₂₂ ≤ ___rho_99__post ∧ ___rho_99__post ≤ X₂₂ ∧ X₂₃ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₂₃ ∧ X₂₄ ≤ a11_post ∧ a11_post ≤ X₂₄ ∧ X₂₅ ≤ a1818_post ∧ a1818_post ≤ X₂₅ ∧ X₂₆ ≤ a2525_post ∧ a2525_post ≤ X₂₆ ∧ X₂₇ ≤ a2828_post ∧ a2828_post ≤ X₂₇ ∧ X₂₈ ≤ a3131_post ∧ a3131_post ≤ X₂₈ ∧ X₂₉ ≤ a3232_post ∧ a3232_post ≤ X₂₉ ∧ X₃₀ ≤ a3434_post ∧ a3434_post ≤ X₃₀ ∧ X₃₁ ≤ a3737_post ∧ a3737_post ≤ X₃₁ ∧ X₃₂ ≤ a3838_post ∧ a3838_post ≤ X₃₂ ∧ X₃₃ ≤ a4343_post ∧ a4343_post ≤ X₃₃ ∧ X₃₄ ≤ a4545_post ∧ a4545_post ≤ X₃₄ ∧ X₃₅ ≤ a4646_post ∧ a4646_post ≤ X₃₅ ∧ X₃₆ ≤ a77_post ∧ a77_post ≤ X₃₆ ∧ X₃₇ ≤ b22_post ∧ b22_post ≤ X₃₇ ∧ X₃₈ ≤ b2626_post ∧ b2626_post ≤ X₃₈ ∧ X₃₉ ≤ b2929_post ∧ b2929_post ≤ X₃₉ ∧ X₄₀ ≤ b3333_post ∧ b3333_post ≤ X₄₀ ∧ X₄₁ ≤ b3535_post ∧ b3535_post ≤ X₄₁ ∧ X₄₃ ≤ i___01313_post ∧ i___01313_post ≤ X₄₃ ∧ X₄₄ ≤ i___01717_post ∧ i___01717_post ≤ X₄₄ ∧ X₄₅ ≤ i___02020_post ∧ i___02020_post ≤ X₄₅ ∧ X₄₆ ≤ i___02424_post ∧ i___02424_post ≤ X₄₆ ∧ X₄₇ ≤ i___04040_post ∧ i___04040_post ≤ X₄₇ ∧ X₄₈ ≤ i___04848_post ∧ i___04848_post ≤ X₄₈ ∧ X₄₉ ≤ i___099_post ∧ i___099_post ≤ X₄₉ ∧ X₄₂ ≤ i_post ∧ i_post ≤ X₄₂ ∧ X₅₀ ≤ k1_post ∧ k1_post ≤ X₅₀ ∧ X₅₁ ≤ k2_post ∧ k2_post ≤ X₅₁ ∧ X₅₂ ≤ k3_post ∧ k3_post ≤ X₅₂ ∧ X₅₃ ≤ k4_post ∧ k4_post ≤ X₅₃ ∧ X₅₄ ≤ k5_post ∧ k5_post ≤ X₅₄ ∧ 0 ≤ keA_2 ∧ keA_2 ≤ 0 ∧ 0 ≤ keA_post ∧ keA_post ≤ 0 ∧ X₅₆ ≤ keR_post ∧ keR_post ≤ X₅₆ ∧ X₅₇ ≤ ntStatus_post ∧ ntStatus_post ≤ X₅₇ ∧ X₅₈ ≤ pIrb_post ∧ pIrb_post ≤ X₅₈ ∧ X₅₉ ≤ prevCancel_post ∧ prevCancel_post ≤ X₅₉ ∧ X₆₀ ≤ ret_ExAllocatePool3030_post ∧ ret_ExAllocatePool3030_post ≤ X₆₀ ∧ X₆₁ ≤ ret_IoAllocateIrp2727_post ∧ ret_IoAllocateIrp2727_post ≤ X₆₁ ∧ X₆₂ ≤ ret_IoSetCancelRoutine4444_post ∧ ret_IoSetCancelRoutine4444_post ≤ X₆₂ ∧ X₆₃ ≤ ret_IoSetDeviceInterfaceState44_post ∧ ret_IoSetDeviceInterfaceState44_post ≤ X₆₃ ∧ X₆₄ ≤ ret_t1394Diag_PnpStopDevice33_post ∧ ret_t1394Diag_PnpStopDevice33_post ≤ X₆₄ ∧ X₆₅ ≤ ret_t1394_SubmitIrpSynch3636_post ∧ ret_t1394_SubmitIrpSynch3636_post ≤ X₆₅
  t₁₀: l9(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅, X₂₆, X₂₇, X₂₈, X₂₉, X₃₀, X₃₁, X₃₂, X₃₃, X₃₄, X₃₅, X₃₆, X₃₇, X₃₈, X₃₉, X₄₀, X₄₁, X₄₂, X₄₃, X₄₄, X₄₅, X₄₆, X₄₇, X₄₈, X₄₉, X₅₀, X₅₁, X₅₂, X₅₃, X₅₄, X₅₅, X₅₆, X₅₇, X₅₈, X₅₉, X₆₀, X₆₁, X₆₂, X₆₃, X₆₄, X₆₅) → l5(AsyncAddressData_post, BusResetIrp_post, CromData_post, DeviceObject_post, Irp_post, Irql_post, IsochDetachData_post, IsochResourceData_post, ResourceIrp_post, StackSize_post, ___rho_10__post, ___rho_11__post, ___rho_12__post, ___rho_13__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_6__post, ___rho_7__post, ___rho_8__post, ___rho_99__post, ___rho_9__post, a11_post, a1818_post, a2525_post, a2828_post, a3131_post, a3232_post, a3434_post, a3737_post, a3838_post, a4343_post, a4545_post, a4646_post, a77_post, b22_post, b2626_post, b2929_post, b3333_post, b3535_post, i_post, i___01313_post, i___01717_post, i___02020_post, i___02424_post, i___04040_post, i___04848_post, i___099_post, k1_post, k2_post, k3_post, k4_post, k5_post, keA_post, keR_post, ntStatus_post, pIrb_post, prevCancel_post, ret_ExAllocatePool3030_post, ret_IoAllocateIrp2727_post, ret_IoSetCancelRoutine4444_post, ret_IoSetDeviceInterfaceState44_post, ret_t1394Diag_PnpStopDevice33_post, ret_t1394_SubmitIrpSynch3636_post) :|: X₀ ≤ AsyncAddressData_post ∧ AsyncAddressData_post ≤ X₀ ∧ X₁ ≤ BusResetIrp_post ∧ BusResetIrp_post ≤ X₁ ∧ X₂ ≤ CromData_post ∧ CromData_post ≤ X₂ ∧ X₃ ≤ DeviceObject_post ∧ DeviceObject_post ≤ X₃ ∧ X₄ ≤ Irp_post ∧ Irp_post ≤ X₄ ∧ X₅ ≤ Irql_post ∧ Irql_post ≤ X₅ ∧ X₆ ≤ IsochDetachData_post ∧ IsochDetachData_post ≤ X₆ ∧ X₇ ≤ IsochResourceData_post ∧ IsochResourceData_post ≤ X₇ ∧ X₈ ≤ ResourceIrp_post ∧ ResourceIrp_post ≤ X₈ ∧ X₉ ≤ StackSize_post ∧ StackSize_post ≤ X₉ ∧ X₁₀ ≤ ___rho_10__post ∧ ___rho_10__post ≤ X₁₀ ∧ X₁₁ ≤ ___rho_11__post ∧ ___rho_11__post ≤ X₁₁ ∧ X₁₂ ≤ ___rho_12__post ∧ ___rho_12__post ≤ X₁₂ ∧ X₁₃ ≤ ___rho_13__post ∧ ___rho_13__post ≤ X₁₃ ∧ X₁₄ ≤ ___rho_1__post ∧ ___rho_1__post ≤ X₁₄ ∧ X₁₅ ≤ ___rho_2__post ∧ ___rho_2__post ≤ X₁₅ ∧ X₁₆ ≤ ___rho_3__post ∧ ___rho_3__post ≤ X₁₆ ∧ X₁₇ ≤ ___rho_4__post ∧ ___rho_4__post ≤ X₁₇ ∧ X₁₈ ≤ ___rho_5__post ∧ ___rho_5__post ≤ X₁₈ ∧ X₁₉ ≤ ___rho_6__post ∧ ___rho_6__post ≤ X₁₉ ∧ X₂₀ ≤ ___rho_7__post ∧ ___rho_7__post ≤ X₂₀ ∧ X₂₁ ≤ ___rho_8__post ∧ ___rho_8__post ≤ X₂₁ ∧ X₂₂ ≤ ___rho_99__post ∧ ___rho_99__post ≤ X₂₂ ∧ X₂₃ ≤ ___rho_9__post ∧ ___rho_9__post ≤ X₂₃ ∧ X₂₄ ≤ a11_post ∧ a11_post ≤ X₂₄ ∧ X₂₅ ≤ a1818_post ∧ a1818_post ≤ X₂₅ ∧ X₂₆ ≤ a2525_post ∧ a2525_post ≤ X₂₆ ∧ X₂₇ ≤ a2828_post ∧ a2828_post ≤ X₂₇ ∧ X₂₈ ≤ a3131_post ∧ a3131_post ≤ X₂₈ ∧ X₂₉ ≤ a3232_post ∧ a3232_post ≤ X₂₉ ∧ X₃₀ ≤ a3434_post ∧ a3434_post ≤ X₃₀ ∧ X₃₁ ≤ a3737_post ∧ a3737_post ≤ X₃₁ ∧ X₃₂ ≤ a3838_post ∧ a3838_post ≤ X₃₂ ∧ X₃₃ ≤ a4343_post ∧ a4343_post ≤ X₃₃ ∧ X₃₄ ≤ a4545_post ∧ a4545_post ≤ X₃₄ ∧ X₃₅ ≤ a4646_post ∧ a4646_post ≤ X₃₅ ∧ X₃₆ ≤ a77_post ∧ a77_post ≤ X₃₆ ∧ X₃₇ ≤ b22_post ∧ b22_post ≤ X₃₇ ∧ X₃₈ ≤ b2626_post ∧ b2626_post ≤ X₃₈ ∧ X₃₉ ≤ b2929_post ∧ b2929_post ≤ X₃₉ ∧ X₄₀ ≤ b3333_post ∧ b3333_post ≤ X₄₀ ∧ X₄₁ ≤ b3535_post ∧ b3535_post ≤ X₄₁ ∧ X₄₃ ≤ i___01313_post ∧ i___01313_post ≤ X₄₃ ∧ X₄₄ ≤ i___01717_post ∧ i___01717_post ≤ X₄₄ ∧ X₄₅ ≤ i___02020_post ∧ i___02020_post ≤ X₄₅ ∧ X₄₆ ≤ i___02424_post ∧ i___02424_post ≤ X₄₆ ∧ X₄₇ ≤ i___04040_post ∧ i___04040_post ≤ X₄₇ ∧ X₄₈ ≤ i___04848_post ∧ i___04848_post ≤ X₄₈ ∧ X₄₉ ≤ i___099_post ∧ i___099_post ≤ X₄₉ ∧ X₄₂ ≤ i_post ∧ i_post ≤ X₄₂ ∧ X₅₀ ≤ k1_post ∧ k1_post ≤ X₅₀ ∧ X₅₁ ≤ k2_post ∧ k2_post ≤ X₅₁ ∧ X₅₂ ≤ k3_post ∧ k3_post ≤ X₅₂ ∧ X₅₃ ≤ k4_post ∧ k4_post ≤ X₅₃ ∧ X₅₄ ≤ k5_post ∧ k5_post ≤ X₅₄ ∧ X₅₅ ≤ keA_post ∧ keA_post ≤ X₅₅ ∧ X₅₆ ≤ keR_post ∧ keR_post ≤ X₅₆ ∧ X₅₇ ≤ ntStatus_post ∧ ntStatus_post ≤ X₅₇ ∧ X₅₈ ≤ pIrb_post ∧ pIrb_post ≤ X₅₈ ∧ X₅₉ ≤ prevCancel_post ∧ prevCancel_post ≤ X₅₉ ∧ X₆₀ ≤ ret_ExAllocatePool3030_post ∧ ret_ExAllocatePool3030_post ≤ X₆₀ ∧ X₆₁ ≤ ret_IoAllocateIrp2727_post ∧ ret_IoAllocateIrp2727_post ≤ X₆₁ ∧ X₆₂ ≤ ret_IoSetCancelRoutine4444_post ∧ ret_IoSetCancelRoutine4444_post ≤ X₆₂ ∧ X₆₃ ≤ ret_IoSetDeviceInterfaceState44_post ∧ ret_IoSetDeviceInterfaceState44_post ≤ X₆₃ ∧ X₆₄ ≤ ret_t1394Diag_PnpStopDevice33_post ∧ ret_t1394Diag_PnpStopDevice33_post ≤ X₆₄ ∧ X₆₅ ≤ ret_t1394_SubmitIrpSynch3636_post ∧ ret_t1394_SubmitIrpSynch3636_post ≤ X₆₅


Preprocessing
  Cut unreachable locations [l23; l24] from the program graph


  Cut unsatisfiable transition [t₃₂: l15→l8]


  Eliminate variables [i_post; X₁; X₃; X₄; X₅; X₆; X₉; X₁₀; X₁₁; X₁₂; X₁₃; X₁₅; X₁₆; X₁₉; X₂₂; X₂₄; X₂₅; X₂₆; X₂₇; X₂₈; X₂₉; X₃₀; X₃₁; X₃₂; X₃₃; X₃₄; X₃₅; X₃₆; X₃₇; X₃₈; X₃₉; X₄₀; X₄₁; X₄₂; X₄₃; X₄₄; X₄₅; X₄₆; X₄₇; X₄₈; X₄₉; X₅₅; X₅₆; X₅₇; X₅₉; X₆₀; X₆₁; X₆₂; X₆₃; X₆₄; X₆₅] that do not contribute to the problem


  Found invariant 0 ≤ X₁₁ ∧ X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ 0 for location l32


  Found invariant X₁₁ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀ ≤ 0 for location l6


  Found invariant 0 ≤ X₁₀ for location l19


  Found invariant 0 ≤ X₁₁ ∧ X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ 0 for location l29


  Found invariant 0 ≤ X₁₀ ∧ 1 ≤ X₁+X₁₀ ∧ 1 ≤ X₁ for location l12


  Found invariant X₁₃ ≤ 0 ∧ X₁₂+X₁₃ ≤ 0 ∧ X₁₁+X₁₃ ≤ 0 ∧ X₁₀+X₁₃ ≤ 0 ∧ X₁₂ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀ ≤ 0 for location l20


  Found invariant X₁₄ ≤ 0 ∧ X₁₃+X₁₄ ≤ 0 ∧ X₁₂+X₁₄ ≤ 0 ∧ X₁₁+X₁₄ ≤ 0 ∧ X₁₀+X₁₄ ≤ 0 ∧ X₁₃ ≤ 0 ∧ X₁₂+X₁₃ ≤ 0 ∧ X₁₁+X₁₃ ≤ 0 ∧ X₁₀+X₁₃ ≤ 0 ∧ X₁₂ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀ ≤ 0 for location l22


  Found invariant X₁₀ ≤ 0 for location l1


  Found invariant 0 ≤ X₁₀ ∧ 1 ≤ X₁+X₁₀ ∧ 1 ≤ X₁ for location l10


  Found invariant X₁₃ ≤ 0 ∧ X₁₂+X₁₃ ≤ 0 ∧ X₁₁+X₁₃ ≤ 0 ∧ X₁₀+X₁₃ ≤ 0 ∧ X₁₂ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀ ≤ 0 for location l18


  Found invariant X₁₀ ≤ 0 for location l4


  Found invariant 0 ≤ X₁₁ ∧ X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ 0 for location l3


  Found invariant X₁₂ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀ ≤ 0 for location l14


  Found invariant 0 ≤ X₁₀ ∧ 1 ≤ X₁+X₁₀ ∧ 1 ≤ X₁ for location l11


  Found invariant X₁₄ ≤ 0 ∧ X₁₃+X₁₄ ≤ 0 ∧ X₁₂+X₁₄ ≤ 0 ∧ X₁₁+X₁₄ ≤ 0 ∧ X₁₀+X₁₄ ≤ 0 ∧ X₁₃ ≤ 0 ∧ X₁₂+X₁₃ ≤ 0 ∧ X₁₁+X₁₃ ≤ 0 ∧ X₁₀+X₁₃ ≤ 0 ∧ X₁₂ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀ ≤ 0 for location l25


  Found invariant 0 ≤ X₁₁ ∧ X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ 0 for location l2


  Found invariant 1 ≤ X₂ ∧ 1 ≤ X₂+X₁₅ ∧ 1+X₁₅ ≤ X₂ ∧ 1 ≤ X₂+X₁₃ ∧ 1+X₁₂ ≤ X₂ ∧ 1+X₁₁ ≤ X₂ ∧ 1+X₁₀ ≤ X₂ ∧ X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₃ ∧ X₁₂+X₁₅ ≤ 0 ∧ X₁₁+X₁₅ ≤ 0 ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ 0 ≤ X₁₃+X₁₅ ∧ X₁₂ ≤ X₁₅ ∧ X₁₁ ≤ X₁₅ ∧ X₁₀ ≤ X₁₅ ∧ 0 ≤ X₁₃ ∧ X₁₂ ≤ X₁₃ ∧ X₁₁ ≤ X₁₃ ∧ X₁₀ ≤ X₁₃ ∧ X₁₂ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀ ≤ 0 for location l15


  Found invariant 0 ≤ X₁₁ ∧ X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ 0 for location l31


  Found invariant 1 ≤ X₂ ∧ 1 ≤ X₂+X₁₃ ∧ 1+X₁₂ ≤ X₂ ∧ 1+X₁₁ ≤ X₂ ∧ 1+X₁₀ ≤ X₂ ∧ 0 ≤ X₁₃ ∧ X₁₂ ≤ X₁₃ ∧ X₁₁ ≤ X₁₃ ∧ X₁₀ ≤ X₁₃ ∧ X₁₂ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀ ≤ 0 for location l26


  Found invariant 0 ≤ X₁₃ ∧ X₁₂ ≤ X₁₃ ∧ X₁₁ ≤ X₁₃ ∧ X₁₀ ≤ X₁₃ ∧ X₁₂ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀ ≤ 0 for location l17


  Found invariant X₁₁ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀ ≤ 0 for location l7


  Found invariant 0 ≤ X₁₁ ∧ X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ 0 for location l21


  Found invariant 0 ≤ X₁₀ ∧ 1 ≤ X₁+X₁₀ ∧ 1 ≤ X₁ for location l13


  Found invariant X₁₂ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀ ≤ 0 for location l8


  Found invariant 1 ≤ X₂ ∧ 1 ≤ X₂+X₁₃ ∧ 1+X₁₂ ≤ X₂ ∧ 1+X₁₁ ≤ X₂ ∧ 1+X₁₀ ≤ X₂ ∧ 0 ≤ X₁₃ ∧ X₁₂ ≤ X₁₃ ∧ X₁₁ ≤ X₁₃ ∧ X₁₀ ≤ X₁₃ ∧ X₁₂ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀ ≤ 0 for location l16


Problem after Preprocessing
  Start:  l0
  Program_Vars:  X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅
  Temp_Vars:  AsyncAddressData_post, BusResetIrp_post, CromData_post, IsochDetachData_post, IsochResourceData_post, ResourceIrp_post, StackSize_post, ___rho_10__post, ___rho_11__post, ___rho_12__post, ___rho_13__post, ___rho_1__post, ___rho_2__post, ___rho_3__post, ___rho_4__post, ___rho_5__post, ___rho_6__post, ___rho_7__post, ___rho_8__post, ___rho_99__post, ___rho_9__post, a1818_post, a2525_post, a4646_post, k1_post, k2_post, k3_post, k4_post, k5_post, keA_1, keA_2, keA_3, keR_1, keR_2, keR_3, ntStatus_post, pIrb_post, prevCancel_1, prevCancel_post, ret_ExAllocatePool3030_post, ret_IoAllocateIrp2727_post, ret_IoSetCancelRoutine4444_post, ret_IoSetDeviceInterfaceState44_post, ret_t1394Diag_PnpStopDevice33_post
  Locations:  l0, l1, l10, l11, l12, l13, l14, l15, l16, l17, l18, l19, l2, l20, l21, l22, l25, l26, l27, l28, l29, l3, l30, l31, l32, l4, l5, l6, l7, l8, l9
  Return Locations:  
  Transitions:
  t₉₆: l0(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l30(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅)
  t₉₇: l1(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l4(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: X₁₀ ≤ 0
  t₉₈: l10(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l11(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: X₆ ≤ 0 ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 0 ≤ X₁₀
  t₉₉: l10(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l11(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: 1 ≤ X₆ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 0 ≤ X₁₀
  t₁₀₀: l11(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l9(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: 1 ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 0 ≤ X₁₀
  t₁₀₁: l12(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l10(X₀, X₁, X₂, X₃, X₄, X₅, ___rho_5__post, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: 0 ≤ 0 ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 0 ≤ X₁₀
  t₁₀₂: l13(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l12(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: X₅ ≤ 0 ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 0 ≤ X₁₀
  t₁₀₃: l13(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l12(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: 1 ≤ X₅ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 0 ≤ X₁₀
  t₁₀₄: l14(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l17(X₀, X₁, IsochResourceData_post, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃-1, X₁₄, X₁₅) :|: 0 ≤ 0 ∧ keR_1 ≤ 1 ∧ keR_3 ≤ 1 ∧ 1 ≤ keR_1 ∧ 1 ≤ keR_3 ∧ 1 ≤ X₁₃ ∧ ___rho_12__post ≤ IsochResourceData_post ∧ IsochResourceData_post ≤ ___rho_12__post ∧ 0 ≤ keR_2 ∧ keR_2 ≤ 0 ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
  t₁₀₅: l14(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l18(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, k5_post, X₁₅) :|: 0 ≤ 0 ∧ keA_1 ≤ 1 ∧ keA_3 ≤ 1 ∧ keR_1 ≤ 1 ∧ keR_3 ≤ 1 ∧ 1 ≤ keA_1 ∧ 1 ≤ keA_3 ∧ 1 ≤ keR_1 ∧ 1 ≤ keR_3 ∧ k5_post ≤ ___rho_13__post ∧ ___rho_13__post ≤ k5_post ∧ 0 ≤ keA_2 ∧ keA_2 ≤ 0 ∧ 0 ≤ keR_2 ∧ keR_2 ≤ 0 ∧ X₁₃ ≤ 0 ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
  t₁₀₆: l15(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l8(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: X₁₅ ≤ 0 ∧ 1 ≤ X₂ ∧ 1+X₁₀ ≤ X₂ ∧ 1+X₁₁ ≤ X₂ ∧ 1+X₁₂ ≤ X₂ ∧ 1 ≤ X₂+X₁₃ ∧ 1 ≤ X₂+X₁₅ ∧ 1+X₁₅ ≤ X₂ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₀ ≤ X₁₃ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₁ ≤ X₁₃ ∧ X₁₁ ≤ X₁₅ ∧ X₁₁+X₁₅ ≤ 0 ∧ X₁₂ ≤ 0 ∧ X₁₂ ≤ X₁₃ ∧ X₁₂ ≤ X₁₅ ∧ X₁₂+X₁₅ ≤ 0 ∧ 0 ≤ X₁₃ ∧ 0 ≤ X₁₃+X₁₅ ∧ X₁₅ ≤ X₁₃ ∧ 0 ≤ X₁₅
  t₁₀₇: l16(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l26(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: 1 ≤ X₃ ∧ 1 ≤ X₂ ∧ 1+X₁₀ ≤ X₂ ∧ 1+X₁₁ ≤ X₂ ∧ 1+X₁₂ ≤ X₂ ∧ 1 ≤ X₂+X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₀ ≤ X₁₃ ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₁ ≤ X₁₃ ∧ X₁₂ ≤ 0 ∧ X₁₂ ≤ X₁₃ ∧ 0 ≤ X₁₃
  t₁₀₈: l16(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l26(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: 1+X₃ ≤ 0 ∧ 1 ≤ X₂ ∧ 1+X₁₀ ≤ X₂ ∧ 1+X₁₁ ≤ X₂ ∧ 1+X₁₂ ≤ X₂ ∧ 1 ≤ X₂+X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₀ ≤ X₁₃ ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₁ ≤ X₁₃ ∧ X₁₂ ≤ 0 ∧ X₁₂ ≤ X₁₃ ∧ 0 ≤ X₁₃
  t₁₀₉: l16(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l8(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: 0 ≤ X₃ ∧ X₃ ≤ 0 ∧ 1 ≤ X₂ ∧ 1+X₁₀ ≤ X₂ ∧ 1+X₁₁ ≤ X₂ ∧ 1+X₁₂ ≤ X₂ ∧ 1 ≤ X₂+X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₀ ≤ X₁₃ ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₁ ≤ X₁₃ ∧ X₁₂ ≤ 0 ∧ X₁₂ ≤ X₁₃ ∧ 0 ≤ X₁₃
  t₁₁₀: l17(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l16(X₀, X₁, X₂, ResourceIrp_post, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, pIrb_post) :|: 0 ≤ 0 ∧ 1 ≤ X₂ ∧ ret_IoAllocateIrp2727_post ≤ ResourceIrp_post ∧ ResourceIrp_post ≤ ret_IoAllocateIrp2727_post ∧ a2525_post ≤ StackSize_post ∧ StackSize_post ≤ a2525_post ∧ ret_IoAllocateIrp2727_post ≤ ___rho_99__post ∧ ___rho_99__post ≤ ret_IoAllocateIrp2727_post ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₀ ≤ X₁₃ ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₁ ≤ X₁₃ ∧ X₁₂ ≤ 0 ∧ X₁₂ ≤ X₁₃ ∧ 0 ≤ X₁₃
  t₁₁₁: l17(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l8(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: X₂ ≤ 0 ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₀ ≤ X₁₃ ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₁ ≤ X₁₃ ∧ X₁₂ ≤ 0 ∧ X₁₂ ≤ X₁₃ ∧ 0 ≤ X₁₃
  t₁₁₂: l18(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l20(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₀+X₁₃ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₁+X₁₃ ≤ 0 ∧ X₁₂ ≤ 0 ∧ X₁₂+X₁₃ ≤ 0 ∧ X₁₃ ≤ 0
  t₁₁₃: l19(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l13(X₀, X₁, X₂, X₃, X₄, ___rho_4__post, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: 0 ≤ 0 ∧ 1 ≤ X₁ ∧ 0 ≤ X₁₀
  t₁₁₄: l19(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l9(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: X₁ ≤ 0 ∧ 0 ≤ X₁₀
  t₁₁₅: l2(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l3(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: X₉ ≤ 0 ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₁ ∧ 0 ≤ X₁₁
  t₁₁₆: l2(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l3(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: 1 ≤ X₉ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₁ ∧ 0 ≤ X₁₁
  t₁₁₇: l20(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l18(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄-1, X₁₅) :|: 0 ≤ 0 ∧ 1 ≤ X₁₄ ∧ a4646_post ≤ BusResetIrp_post ∧ BusResetIrp_post ≤ a4646_post ∧ 0 ≤ prevCancel_1 ∧ prevCancel_1 ≤ 0 ∧ ret_IoSetCancelRoutine4444_post ≤ prevCancel_post ∧ prevCancel_post ≤ ret_IoSetCancelRoutine4444_post ∧ 0 ≤ ret_IoSetCancelRoutine4444_post ∧ ret_IoSetCancelRoutine4444_post ≤ 0 ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₀+X₁₃ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₁+X₁₃ ≤ 0 ∧ X₁₂ ≤ 0 ∧ X₁₂+X₁₃ ≤ 0 ∧ X₁₃ ≤ 0
  t₁₁₈: l20(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l22(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: keR_1 ≤ 1 ∧ keR_3 ≤ 1 ∧ 1 ≤ keR_1 ∧ 1 ≤ keR_3 ∧ 0 ≤ keR_2 ∧ keR_2 ≤ 0 ∧ X₁₄ ≤ 0 ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₀+X₁₃ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₁+X₁₃ ≤ 0 ∧ X₁₂ ≤ 0 ∧ X₁₂+X₁₃ ≤ 0 ∧ X₁₃ ≤ 0
  t₁₁₉: l21(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l2(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, ___rho_9__post, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₁ ∧ 0 ≤ X₁₁
  t₁₂₀: l22(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l25(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₀+X₁₃ ≤ 0 ∧ X₁₀+X₁₄ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₁+X₁₃ ≤ 0 ∧ X₁₁+X₁₄ ≤ 0 ∧ X₁₂ ≤ 0 ∧ X₁₂+X₁₃ ≤ 0 ∧ X₁₂+X₁₄ ≤ 0 ∧ X₁₃ ≤ 0 ∧ X₁₃+X₁₄ ≤ 0 ∧ X₁₄ ≤ 0
  t₁₂₁: l25(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l22(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₀+X₁₃ ≤ 0 ∧ X₁₀+X₁₄ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₁+X₁₃ ≤ 0 ∧ X₁₁+X₁₄ ≤ 0 ∧ X₁₂ ≤ 0 ∧ X₁₂+X₁₃ ≤ 0 ∧ X₁₂+X₁₄ ≤ 0 ∧ X₁₃ ≤ 0 ∧ X₁₃+X₁₄ ≤ 0 ∧ X₁₄ ≤ 0
  t₁₂₂: l26(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l15(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, pIrb_post) :|: ret_ExAllocatePool3030_post ≤ pIrb_post ∧ pIrb_post ≤ ret_ExAllocatePool3030_post ∧ 0 ≤ ret_ExAllocatePool3030_post ∧ ret_ExAllocatePool3030_post ≤ 0 ∧ 1 ≤ X₂ ∧ 1+X₁₀ ≤ X₂ ∧ 1+X₁₁ ≤ X₂ ∧ 1+X₁₂ ≤ X₂ ∧ 1 ≤ X₂+X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₀ ≤ X₁₃ ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₁ ≤ X₁₃ ∧ X₁₂ ≤ 0 ∧ X₁₂ ≤ X₁₃ ∧ 0 ≤ X₁₃
  t₁₂₃: l27(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l28(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: X₄ ≤ 0
  t₁₂₄: l27(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l28(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: 1 ≤ X₄ ∧ ret_t1394Diag_PnpStopDevice33_post ≤ ntStatus_post ∧ ntStatus_post ≤ ret_t1394Diag_PnpStopDevice33_post ∧ 0 ≤ ret_t1394Diag_PnpStopDevice33_post ∧ ret_t1394Diag_PnpStopDevice33_post ≤ 0
  t₁₂₅: l28(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l9(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, k1_post, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: 0 ≤ 0 ∧ keA_1 ≤ 1 ∧ keA_3 ≤ 1 ∧ 1 ≤ keA_1 ∧ 1 ≤ keA_3 ∧ k1_post ≤ ___rho_2__post ∧ ___rho_2__post ≤ k1_post ∧ 0 ≤ keA_2 ∧ keA_2 ≤ 0 ∧ ret_IoSetDeviceInterfaceState44_post ≤ ntStatus_post ∧ ntStatus_post ≤ ret_IoSetDeviceInterfaceState44_post ∧ 0 ≤ ret_IoSetDeviceInterfaceState44_post ∧ ret_IoSetDeviceInterfaceState44_post ≤ 0
  t₁₂₆: l29(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l21(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: X₈ ≤ 0 ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₁ ∧ 0 ≤ X₁₁
  t₁₂₇: l29(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l21(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: 1 ≤ X₈ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₁ ∧ 0 ≤ X₁₁
  t₁₂₈: l3(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l1(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: X₀ ≤ 0 ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₁ ∧ 0 ≤ X₁₁
  t₁₂₉: l3(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l1(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: 1 ≤ X₀ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₁ ∧ 0 ≤ X₁₁
  t₁₃₀: l30(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l27(X₀, X₁, X₂, X₃, ___rho_1__post, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: 0 ≤ 0
  t₁₃₁: l31(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l29(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, ___rho_8__post, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₁ ∧ 0 ≤ X₁₁
  t₁₃₂: l32(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l31(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: X₇ ≤ 0 ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₁ ∧ 0 ≤ X₁₁
  t₁₃₃: l32(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l31(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: 1 ≤ X₇ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₁ ∧ 0 ≤ X₁₁
  t₁₃₄: l4(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l32(AsyncAddressData_post, X₁, X₂, X₃, X₄, X₅, X₆, ___rho_7__post, X₈, X₉, X₁₀, X₁₁-1, X₁₂, X₁₃, X₁₄, X₁₅) :|: 0 ≤ 0 ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0
  t₁₃₅: l4(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l7(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: keR_1 ≤ 1 ∧ keR_3 ≤ 1 ∧ 1 ≤ keR_1 ∧ 1 ≤ keR_3 ∧ 0 ≤ keR_2 ∧ keR_2 ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₀ ≤ 0
  t₁₃₆: l5(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l1(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, k2_post, X₁₂, X₁₃, X₁₄, X₁₅) :|: 0 ≤ 0 ∧ keA_1 ≤ 1 ∧ keA_3 ≤ 1 ∧ keR_1 ≤ 1 ∧ keR_3 ≤ 1 ∧ 1 ≤ keA_1 ∧ 1 ≤ keA_3 ∧ 1 ≤ keR_1 ∧ 1 ≤ keR_3 ∧ k2_post ≤ ___rho_6__post ∧ ___rho_6__post ≤ k2_post ∧ 0 ≤ keA_2 ∧ keA_2 ≤ 0 ∧ 0 ≤ keR_2 ∧ keR_2 ≤ 0 ∧ X₁₀ ≤ 0
  t₁₃₇: l5(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l19(X₀, CromData_post, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀-1, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: 0 ≤ 0 ∧ 1 ≤ X₁₀ ∧ ___rho_3__post ≤ CromData_post ∧ CromData_post ≤ ___rho_3__post
  t₁₃₈: l6(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l7(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂-1, X₁₃, X₁₄, X₁₅) :|: 0 ≤ 0 ∧ keR_1 ≤ 1 ∧ keR_3 ≤ 1 ∧ 1 ≤ keR_1 ∧ 1 ≤ keR_3 ∧ 1 ≤ X₁₂ ∧ a1818_post ≤ IsochDetachData_post ∧ IsochDetachData_post ≤ a1818_post ∧ 0 ≤ keR_2 ∧ keR_2 ≤ 0 ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₁ ≤ 0
  t₁₃₉: l6(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l8(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, k4_post, X₁₄, X₁₅) :|: 0 ≤ 0 ∧ keR_1 ≤ 1 ∧ keR_3 ≤ 1 ∧ 1 ≤ keR_1 ∧ 1 ≤ keR_3 ∧ k4_post ≤ ___rho_11__post ∧ ___rho_11__post ≤ k4_post ∧ 0 ≤ keR_2 ∧ keR_2 ≤ 0 ∧ X₁₂ ≤ 0 ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₁ ≤ 0
  t₁₄₀: l7(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l6(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, k3_post, X₁₃, X₁₄, X₁₅) :|: 0 ≤ 0 ∧ keA_1 ≤ 1 ∧ keA_3 ≤ 1 ∧ 1 ≤ keA_1 ∧ 1 ≤ keA_3 ∧ k3_post ≤ ___rho_10__post ∧ ___rho_10__post ≤ k3_post ∧ 0 ≤ keA_2 ∧ keA_2 ≤ 0 ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₁ ≤ 0
  t₁₄₁: l8(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l14(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: keA_1 ≤ 1 ∧ keA_3 ≤ 1 ∧ 1 ≤ keA_1 ∧ 1 ≤ keA_3 ∧ 0 ≤ keA_2 ∧ keA_2 ≤ 0 ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
  t₁₄₂: l9(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l5(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅)


MPRF for transition t₉₈: l10(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l11(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: X₆ ≤ 0 ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 0 ≤ X₁₀ of depth 1:
  new bound:
    Finite

  MPRF:
    • l10: [1+X₁₀]
    • l11: [X₁₀]
    • l12: [1+X₁₀]
    • l13: [1+X₁₀]
    • l19: [1+X₁₀]
    • l5: [X₁₀]
    • l9: [X₁₀]




MPRF for transition t₉₉: l10(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l11(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: 1 ≤ X₆ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 0 ≤ X₁₀ of depth 1:
  new bound:
    Finite

  MPRF:
    • l10: [1+X₁₀]
    • l11: [X₁₀]
    • l12: [1+X₁₀]
    • l13: [1+X₁₀]
    • l19: [1+X₁₀]
    • l5: [X₁₀]
    • l9: [X₁₀]




MPRF for transition t₁₀₀: l11(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l9(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: 1 ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 0 ≤ X₁₀ of depth 1:
  new bound:
    Finite

  MPRF:
    • l10: [1+X₁₀]
    • l11: [1+X₁₀]
    • l12: [1+X₁₀]
    • l13: [1+X₁₀]
    • l19: [1+X₁₀]
    • l5: [X₁₀]
    • l9: [X₁₀]




MPRF for transition t₁₀₁: l12(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l10(X₀, X₁, X₂, X₃, X₄, X₅, ___rho_5__post, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: 0 ≤ 0 ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 0 ≤ X₁₀ of depth 1:
  new bound:
    Finite

  MPRF:
    • l10: [X₁₀]
    • l11: [X₁₀]
    • l12: [1+X₁₀]
    • l13: [1+X₁₀]
    • l19: [1+X₁₀]
    • l5: [X₁₀]
    • l9: [X₁₀]




MPRF for transition t₁₀₂: l13(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l12(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: X₅ ≤ 0 ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 0 ≤ X₁₀ of depth 1:
  new bound:
    Finite

  MPRF:
    • l10: [X₁₀]
    • l11: [X₁₀]
    • l12: [X₁₀]
    • l13: [1+X₁₀]
    • l19: [1+X₁₀]
    • l5: [X₁₀]
    • l9: [X₁₀]




MPRF for transition t₁₀₃: l13(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l12(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: 1 ≤ X₅ ∧ 1 ≤ X₁ ∧ 1 ≤ X₁+X₁₀ ∧ 0 ≤ X₁₀ of depth 1:
  new bound:
    Finite

  MPRF:
    • l10: [X₁₀]
    • l11: [X₁₀]
    • l12: [X₁₀]
    • l13: [1+X₁₀]
    • l19: [1+X₁₀]
    • l5: [X₁₀]
    • l9: [X₁₀]




MPRF for transition t₁₁₃: l19(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l13(X₀, X₁, X₂, X₃, X₄, ___rho_4__post, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: 0 ≤ 0 ∧ 1 ≤ X₁ ∧ 0 ≤ X₁₀ of depth 1:
  new bound:
    Finite

  MPRF:
    • l10: [X₁₀]
    • l11: [X₁₀]
    • l12: [X₁₀]
    • l13: [X₁₀]
    • l19: [1+X₁₀]
    • l5: [X₁₀]
    • l9: [X₁₀]




MPRF for transition t₁₁₄: l19(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l9(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: X₁ ≤ 0 ∧ 0 ≤ X₁₀ of depth 1:
  new bound:
    Finite

  MPRF:
    • l10: [X₁₀]
    • l11: [X₁₀]
    • l12: [X₁₀]
    • l13: [X₁₀]
    • l19: [1+X₁₀]
    • l5: [X₁₀]
    • l9: [X₁₀]




MPRF for transition t₁₃₇: l5(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l19(X₀, CromData_post, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀-1, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: 0 ≤ 0 ∧ 1 ≤ X₁₀ ∧ ___rho_3__post ≤ CromData_post ∧ CromData_post ≤ ___rho_3__post of depth 1:
  new bound:
    Finite

  MPRF:
    • l10: [X₁₀]
    • l11: [X₁₀]
    • l12: [X₁₀]
    • l13: [X₁₀]
    • l19: [X₁₀]
    • l5: [X₁₀]
    • l9: [X₁₀]




TWN: t₁₁₃: l19→l13


  cycle: [t₁₁₃: l19→l13; t₁₀₂: l13→l12; t₁₀₃: l13→l12; t₁₀₁: l12→l10; t₉₈: l10→l11; t₉₉: l10→l11; t₁₀₀: l11→l9; t₁₄₂: l9→l5; t₁₃₇: l5→l19]
  original loop: (0 ≤ 0 ∧ 1 ≤ X₁₀ ∧ 0 ≤ 0 ∧ 1 ≤ X₁₀ ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ X₁₀ ∧ 0 ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ X₁₀ ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ X₁₀ ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ X₁₀ ∨ 0 ≤ 0 ∧ 1 ≤ X₁₀ ∧ 0 ≤ 0 ∧ 1 ≤ X₁₀ ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ X₁₀ ∧ 0 ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ X₁₀ ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ X₁₀ ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ X₁₀ ∨ 0 ≤ 0 ∧ 1 ≤ X₁₀ ∧ 0 ≤ 0 ∧ 1 ≤ X₁₀ ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ X₁₀ ∧ 0 ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ X₁₀ ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ X₁₀ ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ X₁₀ ∨ 0 ≤ 0 ∧ 1 ≤ X₁₀ ∧ 0 ≤ 0 ∧ 1 ≤ X₁₀ ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ X₁₀ ∧ 0 ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ X₁₀ ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ X₁₀ ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ X₁₀,(X₁₀) -> (X₁₀-1))
  transformed loop: (0 ≤ 0 ∧ 1 ≤ X₁₀ ∧ 0 ≤ 0 ∧ 1 ≤ X₁₀ ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ X₁₀ ∧ 0 ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ X₁₀ ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ X₁₀ ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ X₁₀ ∨ 0 ≤ 0 ∧ 1 ≤ X₁₀ ∧ 0 ≤ 0 ∧ 1 ≤ X₁₀ ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ X₁₀ ∧ 0 ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ X₁₀ ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ X₁₀ ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ X₁₀ ∨ 0 ≤ 0 ∧ 1 ≤ X₁₀ ∧ 0 ≤ 0 ∧ 1 ≤ X₁₀ ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ X₁₀ ∧ 0 ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ X₁₀ ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ X₁₀ ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ X₁₀ ∨ 0 ≤ 0 ∧ 1 ≤ X₁₀ ∧ 0 ≤ 0 ∧ 1 ≤ X₁₀ ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ X₁₀ ∧ 0 ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ X₁₀ ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ X₁₀ ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ X₁₀,(X₁₀) -> (X₁₀-1))
  loop: (0 ≤ 0 ∧ 1 ≤ X₁₀ ∧ 0 ≤ 0 ∧ 1 ≤ X₁₀ ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ X₁₀ ∧ 0 ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ X₁₀ ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ X₁₀ ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ X₁₀ ∨ 0 ≤ 0 ∧ 1 ≤ X₁₀ ∧ 0 ≤ 0 ∧ 1 ≤ X₁₀ ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ X₁₀ ∧ 0 ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ X₁₀ ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ X₁₀ ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ X₁₀ ∨ 0 ≤ 0 ∧ 1 ≤ X₁₀ ∧ 0 ≤ 0 ∧ 1 ≤ X₁₀ ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ X₁₀ ∧ 0 ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ X₁₀ ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ X₁₀ ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ X₁₀ ∨ 0 ≤ 0 ∧ 1 ≤ X₁₀ ∧ 0 ≤ 0 ∧ 1 ≤ X₁₀ ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ X₁₀ ∧ 0 ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ X₁₀ ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ X₁₀ ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ X₁₀,(X₁₀) -> (X₁₀-1))
  order: [X₁₀]
closed-form:  X₁₀: X₁₀ + [[n != 0]]⋅-1⋅n^1

  Termination: true
  Formula: 
    0 ≤ 0 ∧ X₁₀ ≤ 2 ∧ 0 ≤ 1 ∧ X₁₀ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 2 ≤ X₁₀
     ∨ 0 ≤ 0 ∧ X₁₀ ≤ 2 ∧ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ X₁₀
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₀ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ X₁₀
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₀ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 3 ≤ X₁₀
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ X₁₀
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ X₁₀ ∧ 3 ≤ X₁₀
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 3 ≤ X₁₀
     ∨ 0 ≤ 0 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post



Stabilization-Threshold for: 1 ≤ X₁₀
  alphas_abs: X₁₀
  M: 0
  N: 1
  Bound: Finite

Stabilization-Threshold for: 2 ≤ CromData_post+X₁₀
  alphas_abs: 1+X₁₀
  M: 0
  N: 1
  Bound: Finite

  original loop: (0 ≤ 0 ∧ 1 ≤ X₁₀ ∧ 0 ≤ 0 ∧ 1 ≤ X₁₀ ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ X₁₀ ∧ 0 ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ X₁₀ ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ X₁₀ ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ X₁₀ ∨ 0 ≤ 0 ∧ 1 ≤ X₁₀ ∧ 0 ≤ 0 ∧ 1 ≤ X₁₀ ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ X₁₀ ∧ 0 ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ X₁₀ ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ X₁₀ ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ X₁₀ ∨ 0 ≤ 0 ∧ 1 ≤ X₁₀ ∧ 0 ≤ 0 ∧ 1 ≤ X₁₀ ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ X₁₀ ∧ 0 ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ X₁₀ ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ X₁₀ ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ X₁₀ ∨ 0 ≤ 0 ∧ 1 ≤ X₁₀ ∧ 0 ≤ 0 ∧ 1 ≤ X₁₀ ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ X₁₀ ∧ 0 ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ X₁₀ ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ X₁₀ ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ X₁₀,(X₁₀) -> (X₁₀-1))
  transformed loop: (0 ≤ 0 ∧ 1 ≤ X₁₀ ∧ 0 ≤ 0 ∧ 1 ≤ X₁₀ ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ X₁₀ ∧ 0 ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ X₁₀ ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ X₁₀ ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ X₁₀ ∨ 0 ≤ 0 ∧ 1 ≤ X₁₀ ∧ 0 ≤ 0 ∧ 1 ≤ X₁₀ ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ X₁₀ ∧ 0 ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ X₁₀ ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ X₁₀ ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ X₁₀ ∨ 0 ≤ 0 ∧ 1 ≤ X₁₀ ∧ 0 ≤ 0 ∧ 1 ≤ X₁₀ ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ X₁₀ ∧ 0 ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ X₁₀ ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ X₁₀ ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ X₁₀ ∨ 0 ≤ 0 ∧ 1 ≤ X₁₀ ∧ 0 ≤ 0 ∧ 1 ≤ X₁₀ ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ X₁₀ ∧ 0 ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ X₁₀ ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ X₁₀ ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ X₁₀,(X₁₀) -> (X₁₀-1))
  loop: (0 ≤ 0 ∧ 1 ≤ X₁₀ ∧ 0 ≤ 0 ∧ 1 ≤ X₁₀ ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ X₁₀ ∧ 0 ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ X₁₀ ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ X₁₀ ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ X₁₀ ∨ 0 ≤ 0 ∧ 1 ≤ X₁₀ ∧ 0 ≤ 0 ∧ 1 ≤ X₁₀ ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ X₁₀ ∧ 0 ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ X₁₀ ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ X₁₀ ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ X₁₀ ∨ 0 ≤ 0 ∧ 1 ≤ X₁₀ ∧ 0 ≤ 0 ∧ 1 ≤ X₁₀ ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ X₁₀ ∧ 0 ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ X₁₀ ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ X₁₀ ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ X₁₀ ∨ 0 ≤ 0 ∧ 1 ≤ X₁₀ ∧ 0 ≤ 0 ∧ 1 ≤ X₁₀ ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ X₁₀ ∧ 0 ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ X₁₀ ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ X₁₀ ∧ 1 ≤ CromData_post ∧ 2 ≤ CromData_post+X₁₀ ∧ 1 ≤ X₁₀,(X₁₀) -> (X₁₀-1))
  order: [X₁₀]
closed-form:  X₁₀: X₁₀ + [[n != 0]]⋅-1⋅n^1

  Termination: true
  Formula: 
    0 ≤ 0 ∧ X₁₀ ≤ 2 ∧ 0 ≤ 1 ∧ X₁₀ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 2 ≤ X₁₀
     ∨ 0 ≤ 0 ∧ X₁₀ ≤ 2 ∧ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ X₁₀
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₀ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ X₁₀
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₀ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 1 ≤ X₁₀ ∧ 3 ≤ X₁₀
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ X₁₀
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 2 ≤ X₁₀ ∧ 3 ≤ X₁₀
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post ∧ 3 ≤ X₁₀
     ∨ 0 ≤ 0 ∧ 1 ≤ 0 ∧ 1 ≤ CromData_post



Stabilization-Threshold for: 1 ≤ X₁₀
  alphas_abs: X₁₀
  M: 0
  N: 1
  Bound: Finite

Stabilization-Threshold for: 2 ≤ CromData_post+X₁₀
  alphas_abs: 1+X₁₀
  M: 0
  N: 1
  Bound: Finite

TWN - Lifting for [98: l10->l11; 99: l10->l11; 100: l11->l9; 101: l12->l10; 102: l13->l12; 103: l13->l12; 113: l19->l13; 137: l5->l19; 142: l9->l5] of Finite
relevant size-bounds w.r.t. t₁₁₄: l19→l9:
Runtime-bound of t₁₁₄: Finite
Results in: Finite
TWN - Lifting for [98: l10->l11; 99: l10->l11; 100: l11->l9; 101: l12->l10; 102: l13->l12; 103: l13->l12; 113: l19->l13; 137: l5->l19; 142: l9->l5] of Finite
relevant size-bounds w.r.t. t₁₂₅: l28→l9:
Runtime-bound of t₁₂₅: Finite
Results in: Finite
MPRF for transition t₁₁₅: l2(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l3(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: X₉ ≤ 0 ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₁ ∧ 0 ≤ X₁₁ of depth 1:
  new bound:
    Finite

  MPRF:
    • l1: [X₁₁]
    • l2: [1+X₁₁]
    • l21: [1+X₁₁]
    • l29: [1+X₁₁]
    • l3: [X₁₁]
    • l31: [1+X₁₁]
    • l32: [1+X₁₁]
    • l4: [X₁₁]




MPRF for transition t₁₁₆: l2(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l3(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: 1 ≤ X₉ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₁ ∧ 0 ≤ X₁₁ of depth 1:
  new bound:
    Finite

  MPRF:
    • l1: [X₁₁]
    • l2: [1+X₁₁]
    • l21: [1+X₁₁]
    • l29: [1+X₁₁]
    • l3: [X₁₁]
    • l31: [1+X₁₁]
    • l32: [1+X₁₁]
    • l4: [X₁₁]




MPRF for transition t₁₁₉: l21(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l2(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, ___rho_9__post, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₁ ∧ 0 ≤ X₁₁ of depth 1:
  new bound:
    Finite

  MPRF:
    • l1: [X₁₁]
    • l2: [X₁₁]
    • l21: [1+X₁₁]
    • l29: [1+X₁₁]
    • l3: [X₁₁]
    • l31: [1+X₁₁]
    • l32: [1+X₁₁]
    • l4: [X₁₁]




MPRF for transition t₁₂₆: l29(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l21(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: X₈ ≤ 0 ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₁ ∧ 0 ≤ X₁₁ of depth 1:
  new bound:
    Finite

  MPRF:
    • l1: [X₁₁]
    • l2: [X₁₁]
    • l21: [X₁₁]
    • l29: [1+X₁₁]
    • l3: [X₁₁]
    • l31: [1+X₁₁]
    • l32: [1+X₁₁]
    • l4: [X₁₁]




MPRF for transition t₁₂₇: l29(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l21(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: 1 ≤ X₈ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₁ ∧ 0 ≤ X₁₁ of depth 1:
  new bound:
    Finite

  MPRF:
    • l1: [X₁₁]
    • l2: [X₁₁]
    • l21: [X₁₁]
    • l29: [1+X₁₁]
    • l3: [X₁₁]
    • l31: [1+X₁₁]
    • l32: [1+X₁₁]
    • l4: [X₁₁]




MPRF for transition t₁₂₈: l3(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l1(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: X₀ ≤ 0 ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₁ ∧ 0 ≤ X₁₁ of depth 1:
  new bound:
    Finite

  MPRF:
    • l1: [X₁₁]
    • l2: [1+X₁₁]
    • l21: [1+X₁₁]
    • l29: [1+X₁₁]
    • l3: [1+X₁₁]
    • l31: [1+X₁₁]
    • l32: [1+X₁₁]
    • l4: [X₁₁]




MPRF for transition t₁₂₉: l3(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l1(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: 1 ≤ X₀ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₁ ∧ 0 ≤ X₁₁ of depth 1:
  new bound:
    Finite

  MPRF:
    • l1: [X₁₁]
    • l2: [1+X₁₁]
    • l21: [1+X₁₁]
    • l29: [1+X₁₁]
    • l3: [1+X₁₁]
    • l31: [1+X₁₁]
    • l32: [1+X₁₁]
    • l4: [X₁₁]




MPRF for transition t₁₃₁: l31(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l29(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, ___rho_8__post, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₁ ∧ 0 ≤ X₁₁ of depth 1:
  new bound:
    Finite

  MPRF:
    • l1: [X₁₁]
    • l2: [X₁₁]
    • l21: [X₁₁]
    • l29: [X₁₁]
    • l3: [X₁₁]
    • l31: [1+X₁₁]
    • l32: [1+X₁₁]
    • l4: [X₁₁]




MPRF for transition t₁₃₂: l32(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l31(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: X₇ ≤ 0 ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₁ ∧ 0 ≤ X₁₁ of depth 1:
  new bound:
    Finite

  MPRF:
    • l1: [X₁₁]
    • l2: [X₁₁]
    • l21: [X₁₁]
    • l29: [X₁₁]
    • l3: [X₁₁]
    • l31: [X₁₁]
    • l32: [1+X₁₁]
    • l4: [X₁₁]




MPRF for transition t₁₃₃: l32(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l31(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: 1 ≤ X₇ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ X₁₁ ∧ 0 ≤ X₁₁ of depth 1:
  new bound:
    Finite

  MPRF:
    • l1: [X₁₁]
    • l2: [X₁₁]
    • l21: [X₁₁]
    • l29: [X₁₁]
    • l3: [X₁₁]
    • l31: [X₁₁]
    • l32: [1+X₁₁]
    • l4: [X₁₁]




MPRF for transition t₁₃₄: l4(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l32(AsyncAddressData_post, X₁, X₂, X₃, X₄, X₅, X₆, ___rho_7__post, X₈, X₉, X₁₀, X₁₁-1, X₁₂, X₁₃, X₁₄, X₁₅) :|: 0 ≤ 0 ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 of depth 1:
  new bound:
    Finite

  MPRF:
    • l1: [1+X₁₁]
    • l2: [1+X₁₁]
    • l21: [1+X₁₁]
    • l29: [1+X₁₁]
    • l3: [1+X₁₁]
    • l31: [1+X₁₁]
    • l32: [1+X₁₁]
    • l4: [1+X₁₁]




TWN: t₁₂₇: l29→l21


  cycle: [t₁₂₆: l29→l21; t₁₂₇: l29→l21; t₁₁₉: l21→l2; t₁₁₅: l2→l3; t₁₁₆: l2→l3; t₁₂₈: l3→l1; t₁₂₉: l3→l1; t₉₇: l1→l4; t₁₃₄: l4→l32; t₁₃₂: l32→l31; t₁₃₃: l32→l31; t₁₃₁: l31→l29]
  original loop: (X₁₀ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∨ X₁₀ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∨ X₁₀ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∨ X₁₀ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∨ X₁₀ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∨ X₁₀ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∨ X₁₀ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∨ X₁₀ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∨ X₁₀ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∨ X₁₀ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∨ X₁₀ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∨ X₁₀ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∨ X₁₀ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∨ X₁₀ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∨ X₁₀ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∨ X₁₀ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁,(X₁₀,X₁₁) -> (X₁₀,X₁₁-1))
  transformed loop: (X₁₀ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∨ X₁₀ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∨ X₁₀ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∨ X₁₀ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∨ X₁₀ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∨ X₁₀ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∨ X₁₀ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∨ X₁₀ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∨ X₁₀ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∨ X₁₀ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∨ X₁₀ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∨ X₁₀ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∨ X₁₀ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∨ X₁₀ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∨ X₁₀ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∨ X₁₀ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁,(X₁₀,X₁₁) -> (X₁₀,X₁₁-1))
  loop: (X₁₀ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∨ X₁₀ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∨ X₁₀ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∨ X₁₀ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∨ X₁₀ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∨ X₁₀ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∨ X₁₀ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∨ X₁₀ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∨ X₁₀ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∨ X₁₀ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∨ X₁₀ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∨ X₁₀ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∨ X₁₀ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∨ X₁₀ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∨ X₁₀ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∨ X₁₀ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ 0 ≤ 0 ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁,(X₁₀,X₁₁) -> (X₁₀,X₁₁-1))
  order: [X₁₁; X₁₀]
closed-form:  X₁₁: X₁₁ + [[n != 0]]⋅-1⋅n^1
  X₁₀: X₁₀

  Termination: true
  Formula: 
    0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₁ ≤ 1+X₁₀ ∧ X₁₁ ≤ 1 ∧ 1 ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₁ ≤ 1+X₁₀ ∧ 1 ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ 2 ≤ X₁₁ ∧ X₁₀ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₁ ≤ 1+X₁₀ ∧ 1 ≤ 0 ∧ 1+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₁ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ X₁₁ ∧ 2+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₁ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ X₁₁ ∧ X₁₀ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 2+X₁₀ ≤ X₁₁ ∧ 2 ≤ X₁₁ ∧ X₁₀ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 2+X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 2 ≤ X₁₁ ∧ X₁₀ ≤ 0
     ∨ 0 ≤ 0 ∧ 1 ≤ 0 ∧ X₁₀ ≤ 0



Stabilization-Threshold for: 1 ≤ X₁₁
  alphas_abs: X₁₁
  M: 0
  N: 1
  Bound: Finite

Stabilization-Threshold for: 1+X₁₀ ≤ X₁₁
  alphas_abs: X₁₀+X₁₁
  M: 0
  N: 1
  Bound: Finite

TWN - Lifting for [97: l1->l4; 115: l2->l3; 116: l2->l3; 119: l21->l2; 126: l29->l21; 127: l29->l21; 128: l3->l1; 129: l3->l1; 131: l31->l29; 132: l32->l31; 133: l32->l31; 134: l4->l32] of Finite
relevant size-bounds w.r.t. t₁₃₆: l5→l1:
Runtime-bound of t₁₃₆: Finite
Results in: Finite
  Cut unreachable locations [l6] from the program graph


  Found invariant 0 ≤ X₁₁ ∧ X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ 0 for location l32


  Found invariant 0 ≤ X₁₀ for location l19


  Found invariant 0 ≤ X₁₁ ∧ X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ 0 for location l29


  Found invariant 0 ≤ X₁₀ ∧ 1 ≤ X₁+X₁₀ ∧ 1 ≤ X₁ for location l12


  Found invariant X₁₃ ≤ 0 ∧ X₁₂+X₁₃ ≤ 0 ∧ X₁₁+X₁₃ ≤ 0 ∧ X₁₀+X₁₃ ≤ 0 ∧ X₁₂ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀ ≤ 0 for location l20


  Found invariant X₁₄ ≤ 0 ∧ X₁₃+X₁₄ ≤ 0 ∧ X₁₂+X₁₄ ≤ 0 ∧ X₁₁+X₁₄ ≤ 0 ∧ X₁₀+X₁₄ ≤ 0 ∧ X₁₃ ≤ 0 ∧ X₁₂+X₁₃ ≤ 0 ∧ X₁₁+X₁₃ ≤ 0 ∧ X₁₀+X₁₃ ≤ 0 ∧ X₁₂ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀ ≤ 0 for location l22


  Found invariant X₁₀ ≤ 0 for location l1


  Found invariant 0 ≤ X₁₀ ∧ 1 ≤ X₁+X₁₀ ∧ 1 ≤ X₁ for location l10


  Found invariant X₁₃ ≤ 0 ∧ X₁₂+X₁₃ ≤ 0 ∧ X₁₁+X₁₃ ≤ 0 ∧ X₁₀+X₁₃ ≤ 0 ∧ X₁₂ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀ ≤ 0 for location l18


  Found invariant X₁₀ ≤ 0 for location l4


  Found invariant 0 ≤ X₁₁ ∧ X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ 0 for location l3


  Found invariant X₁₂ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀ ≤ 0 for location l14


  Found invariant 0 ≤ X₁₀ ∧ 1 ≤ X₁+X₁₀ ∧ 1 ≤ X₁ for location l11


  Found invariant X₁₄ ≤ 0 ∧ X₁₃+X₁₄ ≤ 0 ∧ X₁₂+X₁₄ ≤ 0 ∧ X₁₁+X₁₄ ≤ 0 ∧ X₁₀+X₁₄ ≤ 0 ∧ X₁₃ ≤ 0 ∧ X₁₂+X₁₃ ≤ 0 ∧ X₁₁+X₁₃ ≤ 0 ∧ X₁₀+X₁₃ ≤ 0 ∧ X₁₂ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀ ≤ 0 for location l25


  Found invariant 0 ≤ X₁₁ ∧ X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ 0 for location l2


  Found invariant 1 ≤ X₂ ∧ 1 ≤ X₂+X₁₅ ∧ 1+X₁₅ ≤ X₂ ∧ 1 ≤ X₂+X₁₃ ∧ 1+X₁₂ ≤ X₂ ∧ 1+X₁₁ ≤ X₂ ∧ 1+X₁₀ ≤ X₂ ∧ X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₃ ∧ X₁₂+X₁₅ ≤ 0 ∧ X₁₁+X₁₅ ≤ 0 ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ 0 ≤ X₁₃+X₁₅ ∧ X₁₂ ≤ X₁₅ ∧ X₁₁ ≤ X₁₅ ∧ X₁₀ ≤ X₁₅ ∧ 0 ≤ X₁₃ ∧ X₁₂ ≤ X₁₃ ∧ X₁₁ ≤ X₁₃ ∧ X₁₀ ≤ X₁₃ ∧ X₁₂ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀ ≤ 0 for location l15


  Found invariant 0 ≤ X₁₁ ∧ X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ 0 for location l31


  Found invariant X₁₁ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀ ≤ 0 for location l6_v1


  Found invariant 1 ≤ X₂ ∧ 1 ≤ X₂+X₁₃ ∧ 1+X₁₂ ≤ X₂ ∧ 1+X₁₁ ≤ X₂ ∧ 1+X₁₀ ≤ X₂ ∧ 0 ≤ X₁₃ ∧ X₁₂ ≤ X₁₃ ∧ X₁₁ ≤ X₁₃ ∧ X₁₀ ≤ X₁₃ ∧ X₁₂ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀ ≤ 0 for location l26


  Found invariant 0 ≤ X₁₂ ∧ X₁₁ ≤ X₁₂ ∧ X₁₀ ≤ X₁₂ ∧ X₁₁ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀ ≤ 0 for location l7_v1


  Found invariant 0 ≤ X₁₃ ∧ X₁₂ ≤ X₁₃ ∧ X₁₁ ≤ X₁₃ ∧ X₁₀ ≤ X₁₃ ∧ X₁₂ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀ ≤ 0 for location l17


  Found invariant X₁₁ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀ ≤ 0 for location l7


  Found invariant 0 ≤ X₁₁ ∧ X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ 0 for location l21


  Found invariant 0 ≤ X₁₀ ∧ 1 ≤ X₁+X₁₀ ∧ 1 ≤ X₁ for location l13


  Found invariant X₁₂ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀ ≤ 0 for location l8


  Found invariant 1 ≤ X₂ ∧ 1 ≤ X₂+X₁₃ ∧ 1+X₁₂ ≤ X₂ ∧ 1+X₁₁ ≤ X₂ ∧ 1+X₁₀ ≤ X₂ ∧ 0 ≤ X₁₃ ∧ X₁₂ ≤ X₁₃ ∧ X₁₁ ≤ X₁₃ ∧ X₁₀ ≤ X₁₃ ∧ X₁₂ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀ ≤ 0 for location l16


MPRF for transition t₁₀₄: l14(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l17(X₀, X₁, IsochResourceData_post, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃-1, X₁₄, X₁₅) :|: 0 ≤ 0 ∧ keR_1 ≤ 1 ∧ keR_3 ≤ 1 ∧ 1 ≤ keR_1 ∧ 1 ≤ keR_3 ∧ 1 ≤ X₁₃ ∧ ___rho_12__post ≤ IsochResourceData_post ∧ IsochResourceData_post ≤ ___rho_12__post ∧ 0 ≤ keR_2 ∧ keR_2 ≤ 0 ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0 of depth 1:
  new bound:
    Finite

  MPRF:
    • l14: [X₁₃]
    • l15: [X₁₃]
    • l16: [X₁₃]
    • l17: [X₁₃]
    • l26: [X₁₃]
    • l8: [X₁₃]




MPRF for transition t₁₀₆: l15(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l8(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: X₁₅ ≤ 0 ∧ 1 ≤ X₂ ∧ 1+X₁₀ ≤ X₂ ∧ 1+X₁₁ ≤ X₂ ∧ 1+X₁₂ ≤ X₂ ∧ 1 ≤ X₂+X₁₃ ∧ 1 ≤ X₂+X₁₅ ∧ 1+X₁₅ ≤ X₂ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₀ ≤ X₁₃ ∧ X₁₀ ≤ X₁₅ ∧ X₁₀+X₁₅ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₁ ≤ X₁₃ ∧ X₁₁ ≤ X₁₅ ∧ X₁₁+X₁₅ ≤ 0 ∧ X₁₂ ≤ 0 ∧ X₁₂ ≤ X₁₃ ∧ X₁₂ ≤ X₁₅ ∧ X₁₂+X₁₅ ≤ 0 ∧ 0 ≤ X₁₃ ∧ 0 ≤ X₁₃+X₁₅ ∧ X₁₅ ≤ X₁₃ ∧ 0 ≤ X₁₅ of depth 1:
  new bound:
    Finite

  MPRF:
    • l14: [X₁₃]
    • l15: [1+X₁₃]
    • l16: [1+X₁₃]
    • l17: [1+X₁₃]
    • l26: [1+X₁₃]
    • l8: [X₁₃]




MPRF for transition t₁₀₇: l16(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l26(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: 1 ≤ X₃ ∧ 1 ≤ X₂ ∧ 1+X₁₀ ≤ X₂ ∧ 1+X₁₁ ≤ X₂ ∧ 1+X₁₂ ≤ X₂ ∧ 1 ≤ X₂+X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₀ ≤ X₁₃ ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₁ ≤ X₁₃ ∧ X₁₂ ≤ 0 ∧ X₁₂ ≤ X₁₃ ∧ 0 ≤ X₁₃ of depth 1:
  new bound:
    Finite

  MPRF:
    • l14: [X₁₃]
    • l15: [X₁₃]
    • l16: [1+X₁₃]
    • l17: [1+X₁₃]
    • l26: [X₁₃]
    • l8: [X₁₃]




MPRF for transition t₁₀₈: l16(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l26(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: 1+X₃ ≤ 0 ∧ 1 ≤ X₂ ∧ 1+X₁₀ ≤ X₂ ∧ 1+X₁₁ ≤ X₂ ∧ 1+X₁₂ ≤ X₂ ∧ 1 ≤ X₂+X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₀ ≤ X₁₃ ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₁ ≤ X₁₃ ∧ X₁₂ ≤ 0 ∧ X₁₂ ≤ X₁₃ ∧ 0 ≤ X₁₃ of depth 1:
  new bound:
    Finite

  MPRF:
    • l14: [X₁₃]
    • l15: [X₁₃]
    • l16: [1+X₁₃]
    • l17: [1+X₁₃]
    • l26: [X₁₃]
    • l8: [X₁₃]




MPRF for transition t₁₀₉: l16(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l8(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: 0 ≤ X₃ ∧ X₃ ≤ 0 ∧ 1 ≤ X₂ ∧ 1+X₁₀ ≤ X₂ ∧ 1+X₁₁ ≤ X₂ ∧ 1+X₁₂ ≤ X₂ ∧ 1 ≤ X₂+X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₀ ≤ X₁₃ ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₁ ≤ X₁₃ ∧ X₁₂ ≤ 0 ∧ X₁₂ ≤ X₁₃ ∧ 0 ≤ X₁₃ of depth 1:
  new bound:
    Finite

  MPRF:
    • l14: [X₁₃-X₁₂]
    • l15: [X₁₃-X₁₂]
    • l16: [1+X₁₃-X₁₂]
    • l17: [1+X₁₃-X₁₂]
    • l26: [X₁₃-X₁₂]
    • l8: [X₁₃-X₁₂]




MPRF for transition t₁₁₀: l17(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l16(X₀, X₁, X₂, ResourceIrp_post, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, pIrb_post) :|: 0 ≤ 0 ∧ 1 ≤ X₂ ∧ ret_IoAllocateIrp2727_post ≤ ResourceIrp_post ∧ ResourceIrp_post ≤ ret_IoAllocateIrp2727_post ∧ a2525_post ≤ StackSize_post ∧ StackSize_post ≤ a2525_post ∧ ret_IoAllocateIrp2727_post ≤ ___rho_99__post ∧ ___rho_99__post ≤ ret_IoAllocateIrp2727_post ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₀ ≤ X₁₃ ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₁ ≤ X₁₃ ∧ X₁₂ ≤ 0 ∧ X₁₂ ≤ X₁₃ ∧ 0 ≤ X₁₃ of depth 1:
  new bound:
    Finite

  MPRF:
    • l14: [X₁₃]
    • l15: [X₁₃]
    • l16: [X₁₃]
    • l17: [1+X₁₃]
    • l26: [X₁₃]
    • l8: [X₁₃]




MPRF for transition t₁₁₁: l17(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l8(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) :|: X₂ ≤ 0 ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₀ ≤ X₁₃ ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₁ ≤ X₁₃ ∧ X₁₂ ≤ 0 ∧ X₁₂ ≤ X₁₃ ∧ 0 ≤ X₁₃ of depth 1:
  new bound:
    Finite

  MPRF:
    • l14: [X₁₃]
    • l15: [X₁₃]
    • l16: [X₁₃]
    • l17: [1+X₁₃]
    • l26: [X₁₃]
    • l8: [X₁₃]




MPRF for transition t₁₂₂: l26(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l15(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, pIrb_post) :|: ret_ExAllocatePool3030_post ≤ pIrb_post ∧ pIrb_post ≤ ret_ExAllocatePool3030_post ∧ 0 ≤ ret_ExAllocatePool3030_post ∧ ret_ExAllocatePool3030_post ≤ 0 ∧ 1 ≤ X₂ ∧ 1+X₁₀ ≤ X₂ ∧ 1+X₁₁ ≤ X₂ ∧ 1+X₁₂ ≤ X₂ ∧ 1 ≤ X₂+X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₀ ≤ X₁₃ ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₁ ≤ X₁₃ ∧ X₁₂ ≤ 0 ∧ X₁₂ ≤ X₁₃ ∧ 0 ≤ X₁₃ of depth 1:
  new bound:
    Finite

  MPRF:
    • l14: [X₁₃]
    • l15: [X₁₃]
    • l16: [1+X₁₃]
    • l17: [1+X₁₃]
    • l26: [1+X₁₃]
    • l8: [X₁₃]




TWN: t₁₁₁: l17→l8


  cycle: [t₁₁₁: l17→l8; t₁₄₁: l8→l14; t₁₀₄: l14→l17]
  original loop: (X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0 ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ 1+X₁₀ ≤ X₁₃ ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ 1+X₁₁ ≤ X₁₃ ∧ X₁₂ ≤ 0 ∧ 1+X₁₂ ≤ X₁₃ ∧ 1 ≤ X₁₃,(X₁₀,X₁₁,X₁₂,X₁₃) -> (X₁₀,X₁₁,X₁₂,X₁₃-1))
  transformed loop: (X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0 ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ 1+X₁₀ ≤ X₁₃ ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ 1+X₁₁ ≤ X₁₃ ∧ X₁₂ ≤ 0 ∧ 1+X₁₂ ≤ X₁₃ ∧ 1 ≤ X₁₃,(X₁₀,X₁₁,X₁₂,X₁₃) -> (X₁₀,X₁₁,X₁₂,X₁₃-1))
  loop: (X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0 ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ 1+X₁₀ ≤ X₁₃ ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ 1+X₁₁ ≤ X₁₃ ∧ X₁₂ ≤ 0 ∧ 1+X₁₂ ≤ X₁₃ ∧ 1 ≤ X₁₃,(X₁₀,X₁₁,X₁₂,X₁₃) -> (X₁₀,X₁₁,X₁₂,X₁₃-1))
  order: [X₁₃; X₁₂; X₁₁; X₁₀]
closed-form:  X₁₃: X₁₃ + [[n != 0]]⋅-1⋅n^1
  X₁₂: X₁₂
  X₁₁: X₁₁
  X₁₀: X₁₀

  Termination: true
  Formula: 
    0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₀ ∧ X₁₃ ≤ 1+X₁₁ ∧ X₁₃ ≤ 1+X₁₂ ∧ X₁₃ ≤ 1 ∧ 1 ≤ 0 ∧ 1+X₁₀ ≤ X₁₃ ∧ 1+X₁₁ ≤ X₁₃ ∧ 1+X₁₂ ≤ X₁₃ ∧ 1 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₀ ∧ X₁₃ ≤ 1+X₁₁ ∧ X₁₃ ≤ 1+X₁₂ ∧ 1 ≤ 0 ∧ 1+X₁₀ ≤ X₁₃ ∧ 1+X₁₁ ≤ X₁₃ ∧ 1+X₁₂ ≤ X₁₃ ∧ 2 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₀ ∧ X₁₃ ≤ 1+X₁₁ ∧ X₁₃ ≤ 1+X₁₂ ∧ 1 ≤ 0 ∧ 1+X₁₀ ≤ X₁₃ ∧ 1+X₁₁ ≤ X₁₃ ∧ 1+X₁₂ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₀ ∧ X₁₃ ≤ 1+X₁₁ ∧ X₁₃ ≤ 1 ∧ 1 ≤ 0 ∧ 1+X₁₀ ≤ X₁₃ ∧ 1+X₁₁ ≤ X₁₃ ∧ 1 ≤ X₁₃ ∧ 2+X₁₂ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₀ ∧ X₁₃ ≤ 1+X₁₁ ∧ X₁₃ ≤ 1 ∧ 1 ≤ 0 ∧ 1+X₁₀ ≤ X₁₃ ∧ 1+X₁₁ ≤ X₁₃ ∧ 1 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₀ ∧ X₁₃ ≤ 1+X₁₁ ∧ 1 ≤ 0 ∧ 1+X₁₀ ≤ X₁₃ ∧ 1+X₁₁ ≤ X₁₃ ∧ 2+X₁₂ ≤ X₁₃ ∧ 2 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₀ ∧ X₁₃ ≤ 1+X₁₁ ∧ 1 ≤ 0 ∧ 1+X₁₀ ≤ X₁₃ ∧ 1+X₁₁ ≤ X₁₃ ∧ 2+X₁₂ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₀ ∧ X₁₃ ≤ 1+X₁₁ ∧ 1 ≤ 0 ∧ 1+X₁₀ ≤ X₁₃ ∧ 1+X₁₁ ≤ X₁₃ ∧ 2 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₀ ∧ X₁₃ ≤ 1+X₁₁ ∧ 1 ≤ 0 ∧ 1+X₁₀ ≤ X₁₃ ∧ 1+X₁₁ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₀ ∧ X₁₃ ≤ 1+X₁₂ ∧ X₁₃ ≤ 1 ∧ 1 ≤ 0 ∧ 1+X₁₀ ≤ X₁₃ ∧ 1+X₁₂ ≤ X₁₃ ∧ 1 ≤ X₁₃ ∧ 2+X₁₁ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₀ ∧ X₁₃ ≤ 1+X₁₂ ∧ X₁₃ ≤ 1 ∧ 1 ≤ 0 ∧ 1+X₁₀ ≤ X₁₃ ∧ 1+X₁₂ ≤ X₁₃ ∧ 1 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₀ ∧ X₁₃ ≤ 1+X₁₂ ∧ 1 ≤ 0 ∧ 1+X₁₀ ≤ X₁₃ ∧ 1+X₁₂ ≤ X₁₃ ∧ 2+X₁₁ ≤ X₁₃ ∧ 2 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₀ ∧ X₁₃ ≤ 1+X₁₂ ∧ 1 ≤ 0 ∧ 1+X₁₀ ≤ X₁₃ ∧ 1+X₁₂ ≤ X₁₃ ∧ 2+X₁₁ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₀ ∧ X₁₃ ≤ 1+X₁₂ ∧ 1 ≤ 0 ∧ 1+X₁₀ ≤ X₁₃ ∧ 1+X₁₂ ≤ X₁₃ ∧ 2 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₀ ∧ X₁₃ ≤ 1+X₁₂ ∧ 1 ≤ 0 ∧ 1+X₁₀ ≤ X₁₃ ∧ 1+X₁₂ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₀ ∧ X₁₃ ≤ 1 ∧ 1 ≤ 0 ∧ 1+X₁₀ ≤ X₁₃ ∧ 1 ≤ X₁₃ ∧ 2+X₁₁ ≤ X₁₃ ∧ 2+X₁₂ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₀ ∧ X₁₃ ≤ 1 ∧ 1 ≤ 0 ∧ 1+X₁₀ ≤ X₁₃ ∧ 1 ≤ X₁₃ ∧ 2+X₁₁ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₀ ∧ X₁₃ ≤ 1 ∧ 1 ≤ 0 ∧ 1+X₁₀ ≤ X₁₃ ∧ 1 ≤ X₁₃ ∧ 2+X₁₂ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₀ ∧ X₁₃ ≤ 1 ∧ 1 ≤ 0 ∧ 1+X₁₀ ≤ X₁₃ ∧ 1 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₀ ∧ 1 ≤ 0 ∧ 1+X₁₀ ≤ X₁₃ ∧ 2+X₁₁ ≤ X₁₃ ∧ 2+X₁₂ ≤ X₁₃ ∧ 2 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₀ ∧ 1 ≤ 0 ∧ 1+X₁₀ ≤ X₁₃ ∧ 2+X₁₁ ≤ X₁₃ ∧ 2+X₁₂ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₀ ∧ 1 ≤ 0 ∧ 1+X₁₀ ≤ X₁₃ ∧ 2+X₁₁ ≤ X₁₃ ∧ 2 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₀ ∧ 1 ≤ 0 ∧ 1+X₁₀ ≤ X₁₃ ∧ 2+X₁₁ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₀ ∧ 1 ≤ 0 ∧ 1+X₁₀ ≤ X₁₃ ∧ 2+X₁₂ ≤ X₁₃ ∧ 2 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₀ ∧ 1 ≤ 0 ∧ 1+X₁₀ ≤ X₁₃ ∧ 2+X₁₂ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₀ ∧ 1 ≤ 0 ∧ 1+X₁₀ ≤ X₁₃ ∧ 2 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₀ ∧ 1 ≤ 0 ∧ 1+X₁₀ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₁ ∧ X₁₃ ≤ 1+X₁₂ ∧ X₁₃ ≤ 1 ∧ 1 ≤ 0 ∧ 1+X₁₁ ≤ X₁₃ ∧ 1+X₁₂ ≤ X₁₃ ∧ 1 ≤ X₁₃ ∧ 2+X₁₀ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₁ ∧ X₁₃ ≤ 1+X₁₂ ∧ X₁₃ ≤ 1 ∧ 1 ≤ 0 ∧ 1+X₁₁ ≤ X₁₃ ∧ 1+X₁₂ ≤ X₁₃ ∧ 1 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₁ ∧ X₁₃ ≤ 1+X₁₂ ∧ 1 ≤ 0 ∧ 1+X₁₁ ≤ X₁₃ ∧ 1+X₁₂ ≤ X₁₃ ∧ 2+X₁₀ ≤ X₁₃ ∧ 2 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₁ ∧ X₁₃ ≤ 1+X₁₂ ∧ 1 ≤ 0 ∧ 1+X₁₁ ≤ X₁₃ ∧ 1+X₁₂ ≤ X₁₃ ∧ 2+X₁₀ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₁ ∧ X₁₃ ≤ 1+X₁₂ ∧ 1 ≤ 0 ∧ 1+X₁₁ ≤ X₁₃ ∧ 1+X₁₂ ≤ X₁₃ ∧ 2 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₁ ∧ X₁₃ ≤ 1+X₁₂ ∧ 1 ≤ 0 ∧ 1+X₁₁ ≤ X₁₃ ∧ 1+X₁₂ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₁ ∧ X₁₃ ≤ 1 ∧ 1 ≤ 0 ∧ 1+X₁₁ ≤ X₁₃ ∧ 1 ≤ X₁₃ ∧ 2+X₁₀ ≤ X₁₃ ∧ 2+X₁₂ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₁ ∧ X₁₃ ≤ 1 ∧ 1 ≤ 0 ∧ 1+X₁₁ ≤ X₁₃ ∧ 1 ≤ X₁₃ ∧ 2+X₁₀ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₁ ∧ X₁₃ ≤ 1 ∧ 1 ≤ 0 ∧ 1+X₁₁ ≤ X₁₃ ∧ 1 ≤ X₁₃ ∧ 2+X₁₂ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₁ ∧ X₁₃ ≤ 1 ∧ 1 ≤ 0 ∧ 1+X₁₁ ≤ X₁₃ ∧ 1 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₁ ∧ 1 ≤ 0 ∧ 1+X₁₁ ≤ X₁₃ ∧ 2+X₁₀ ≤ X₁₃ ∧ 2+X₁₂ ≤ X₁₃ ∧ 2 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₁ ∧ 1 ≤ 0 ∧ 1+X₁₁ ≤ X₁₃ ∧ 2+X₁₀ ≤ X₁₃ ∧ 2+X₁₂ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₁ ∧ 1 ≤ 0 ∧ 1+X₁₁ ≤ X₁₃ ∧ 2+X₁₀ ≤ X₁₃ ∧ 2 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₁ ∧ 1 ≤ 0 ∧ 1+X₁₁ ≤ X₁₃ ∧ 2+X₁₀ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₁ ∧ 1 ≤ 0 ∧ 1+X₁₁ ≤ X₁₃ ∧ 2+X₁₂ ≤ X₁₃ ∧ 2 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₁ ∧ 1 ≤ 0 ∧ 1+X₁₁ ≤ X₁₃ ∧ 2+X₁₂ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₁ ∧ 1 ≤ 0 ∧ 1+X₁₁ ≤ X₁₃ ∧ 2 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₁ ∧ 1 ≤ 0 ∧ 1+X₁₁ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₂ ∧ X₁₃ ≤ 1 ∧ 1 ≤ 0 ∧ 1+X₁₂ ≤ X₁₃ ∧ 1 ≤ X₁₃ ∧ 2+X₁₀ ≤ X₁₃ ∧ 2+X₁₁ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₂ ∧ X₁₃ ≤ 1 ∧ 1 ≤ 0 ∧ 1+X₁₂ ≤ X₁₃ ∧ 1 ≤ X₁₃ ∧ 2+X₁₀ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₂ ∧ X₁₃ ≤ 1 ∧ 1 ≤ 0 ∧ 1+X₁₂ ≤ X₁₃ ∧ 1 ≤ X₁₃ ∧ 2+X₁₁ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₂ ∧ X₁₃ ≤ 1 ∧ 1 ≤ 0 ∧ 1+X₁₂ ≤ X₁₃ ∧ 1 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₂ ∧ 1 ≤ 0 ∧ 1+X₁₂ ≤ X₁₃ ∧ 2+X₁₀ ≤ X₁₃ ∧ 2+X₁₁ ≤ X₁₃ ∧ 2 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₂ ∧ 1 ≤ 0 ∧ 1+X₁₂ ≤ X₁₃ ∧ 2+X₁₀ ≤ X₁₃ ∧ 2+X₁₁ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₂ ∧ 1 ≤ 0 ∧ 1+X₁₂ ≤ X₁₃ ∧ 2+X₁₀ ≤ X₁₃ ∧ 2 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₂ ∧ 1 ≤ 0 ∧ 1+X₁₂ ≤ X₁₃ ∧ 2+X₁₀ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₂ ∧ 1 ≤ 0 ∧ 1+X₁₂ ≤ X₁₃ ∧ 2+X₁₁ ≤ X₁₃ ∧ 2 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₂ ∧ 1 ≤ 0 ∧ 1+X₁₂ ≤ X₁₃ ∧ 2+X₁₁ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₂ ∧ 1 ≤ 0 ∧ 1+X₁₂ ≤ X₁₃ ∧ 2 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₂ ∧ 1 ≤ 0 ∧ 1+X₁₂ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ X₁₃ ∧ 2+X₁₀ ≤ X₁₃ ∧ 2+X₁₁ ≤ X₁₃ ∧ 2+X₁₂ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ X₁₃ ∧ 2+X₁₀ ≤ X₁₃ ∧ 2+X₁₁ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ X₁₃ ∧ 2+X₁₀ ≤ X₁₃ ∧ 2+X₁₂ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ X₁₃ ∧ 2+X₁₀ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ X₁₃ ∧ 2+X₁₁ ≤ X₁₃ ∧ 2+X₁₂ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ X₁₃ ∧ 2+X₁₁ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ X₁₃ ∧ 2+X₁₂ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 2+X₁₀ ≤ X₁₃ ∧ 2+X₁₁ ≤ X₁₃ ∧ 2+X₁₂ ≤ X₁₃ ∧ 2 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 2+X₁₀ ≤ X₁₃ ∧ 2+X₁₁ ≤ X₁₃ ∧ 2+X₁₂ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 2+X₁₀ ≤ X₁₃ ∧ 2+X₁₁ ≤ X₁₃ ∧ 2 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 2+X₁₀ ≤ X₁₃ ∧ 2+X₁₁ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 2+X₁₀ ≤ X₁₃ ∧ 2+X₁₂ ≤ X₁₃ ∧ 2 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 2+X₁₀ ≤ X₁₃ ∧ 2+X₁₂ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 2+X₁₀ ≤ X₁₃ ∧ 2 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 2+X₁₀ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 2+X₁₁ ≤ X₁₃ ∧ 2+X₁₂ ≤ X₁₃ ∧ 2 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 2+X₁₁ ≤ X₁₃ ∧ 2+X₁₂ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 2+X₁₁ ≤ X₁₃ ∧ 2 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 2+X₁₁ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 2+X₁₂ ≤ X₁₃ ∧ 2 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 2+X₁₂ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 2 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 1 ≤ 0 ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0



Stabilization-Threshold for: 1 ≤ X₁₃
  alphas_abs: X₁₃
  M: 0
  N: 1
  Bound: Finite

Stabilization-Threshold for: 1+X₁₂ ≤ X₁₃
  alphas_abs: X₁₂+X₁₃
  M: 0
  N: 1
  Bound: Finite

Stabilization-Threshold for: 1+X₁₁ ≤ X₁₃
  alphas_abs: X₁₁+X₁₃
  M: 0
  N: 1
  Bound: Finite

Stabilization-Threshold for: 1+X₁₀ ≤ X₁₃
  alphas_abs: X₁₀+X₁₃
  M: 0
  N: 1
  Bound: Finite

  original loop: (X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0 ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ 1+X₁₀ ≤ X₁₃ ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ 1+X₁₁ ≤ X₁₃ ∧ X₁₂ ≤ 0 ∧ 1+X₁₂ ≤ X₁₃ ∧ 1 ≤ X₁₃,(X₁₀,X₁₁,X₁₂,X₁₃) -> (X₁₀,X₁₁,X₁₂,X₁₃-1))
  transformed loop: (X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0 ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ 1+X₁₀ ≤ X₁₃ ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ 1+X₁₁ ≤ X₁₃ ∧ X₁₂ ≤ 0 ∧ 1+X₁₂ ≤ X₁₃ ∧ 1 ≤ X₁₃,(X₁₀,X₁₁,X₁₂,X₁₃) -> (X₁₀,X₁₁,X₁₂,X₁₃-1))
  loop: (X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0 ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ 1+X₁₀ ≤ X₁₃ ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ 1+X₁₁ ≤ X₁₃ ∧ X₁₂ ≤ 0 ∧ 1+X₁₂ ≤ X₁₃ ∧ 1 ≤ X₁₃,(X₁₀,X₁₁,X₁₂,X₁₃) -> (X₁₀,X₁₁,X₁₂,X₁₃-1))
  order: [X₁₃; X₁₂; X₁₁; X₁₀]
closed-form:  X₁₃: X₁₃ + [[n != 0]]⋅-1⋅n^1
  X₁₂: X₁₂
  X₁₁: X₁₁
  X₁₀: X₁₀

  Termination: true
  Formula: 
    0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₀ ∧ X₁₃ ≤ 1+X₁₁ ∧ X₁₃ ≤ 1+X₁₂ ∧ X₁₃ ≤ 1 ∧ 1 ≤ 0 ∧ 1+X₁₀ ≤ X₁₃ ∧ 1+X₁₁ ≤ X₁₃ ∧ 1+X₁₂ ≤ X₁₃ ∧ 1 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₀ ∧ X₁₃ ≤ 1+X₁₁ ∧ X₁₃ ≤ 1+X₁₂ ∧ 1 ≤ 0 ∧ 1+X₁₀ ≤ X₁₃ ∧ 1+X₁₁ ≤ X₁₃ ∧ 1+X₁₂ ≤ X₁₃ ∧ 2 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₀ ∧ X₁₃ ≤ 1+X₁₁ ∧ X₁₃ ≤ 1+X₁₂ ∧ 1 ≤ 0 ∧ 1+X₁₀ ≤ X₁₃ ∧ 1+X₁₁ ≤ X₁₃ ∧ 1+X₁₂ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₀ ∧ X₁₃ ≤ 1+X₁₁ ∧ X₁₃ ≤ 1 ∧ 1 ≤ 0 ∧ 1+X₁₀ ≤ X₁₃ ∧ 1+X₁₁ ≤ X₁₃ ∧ 1 ≤ X₁₃ ∧ 2+X₁₂ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₀ ∧ X₁₃ ≤ 1+X₁₁ ∧ X₁₃ ≤ 1 ∧ 1 ≤ 0 ∧ 1+X₁₀ ≤ X₁₃ ∧ 1+X₁₁ ≤ X₁₃ ∧ 1 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₀ ∧ X₁₃ ≤ 1+X₁₁ ∧ 1 ≤ 0 ∧ 1+X₁₀ ≤ X₁₃ ∧ 1+X₁₁ ≤ X₁₃ ∧ 2+X₁₂ ≤ X₁₃ ∧ 2 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₀ ∧ X₁₃ ≤ 1+X₁₁ ∧ 1 ≤ 0 ∧ 1+X₁₀ ≤ X₁₃ ∧ 1+X₁₁ ≤ X₁₃ ∧ 2+X₁₂ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₀ ∧ X₁₃ ≤ 1+X₁₁ ∧ 1 ≤ 0 ∧ 1+X₁₀ ≤ X₁₃ ∧ 1+X₁₁ ≤ X₁₃ ∧ 2 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₀ ∧ X₁₃ ≤ 1+X₁₁ ∧ 1 ≤ 0 ∧ 1+X₁₀ ≤ X₁₃ ∧ 1+X₁₁ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₀ ∧ X₁₃ ≤ 1+X₁₂ ∧ X₁₃ ≤ 1 ∧ 1 ≤ 0 ∧ 1+X₁₀ ≤ X₁₃ ∧ 1+X₁₂ ≤ X₁₃ ∧ 1 ≤ X₁₃ ∧ 2+X₁₁ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₀ ∧ X₁₃ ≤ 1+X₁₂ ∧ X₁₃ ≤ 1 ∧ 1 ≤ 0 ∧ 1+X₁₀ ≤ X₁₃ ∧ 1+X₁₂ ≤ X₁₃ ∧ 1 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₀ ∧ X₁₃ ≤ 1+X₁₂ ∧ 1 ≤ 0 ∧ 1+X₁₀ ≤ X₁₃ ∧ 1+X₁₂ ≤ X₁₃ ∧ 2+X₁₁ ≤ X₁₃ ∧ 2 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₀ ∧ X₁₃ ≤ 1+X₁₂ ∧ 1 ≤ 0 ∧ 1+X₁₀ ≤ X₁₃ ∧ 1+X₁₂ ≤ X₁₃ ∧ 2+X₁₁ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₀ ∧ X₁₃ ≤ 1+X₁₂ ∧ 1 ≤ 0 ∧ 1+X₁₀ ≤ X₁₃ ∧ 1+X₁₂ ≤ X₁₃ ∧ 2 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₀ ∧ X₁₃ ≤ 1+X₁₂ ∧ 1 ≤ 0 ∧ 1+X₁₀ ≤ X₁₃ ∧ 1+X₁₂ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₀ ∧ X₁₃ ≤ 1 ∧ 1 ≤ 0 ∧ 1+X₁₀ ≤ X₁₃ ∧ 1 ≤ X₁₃ ∧ 2+X₁₁ ≤ X₁₃ ∧ 2+X₁₂ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₀ ∧ X₁₃ ≤ 1 ∧ 1 ≤ 0 ∧ 1+X₁₀ ≤ X₁₃ ∧ 1 ≤ X₁₃ ∧ 2+X₁₁ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₀ ∧ X₁₃ ≤ 1 ∧ 1 ≤ 0 ∧ 1+X₁₀ ≤ X₁₃ ∧ 1 ≤ X₁₃ ∧ 2+X₁₂ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₀ ∧ X₁₃ ≤ 1 ∧ 1 ≤ 0 ∧ 1+X₁₀ ≤ X₁₃ ∧ 1 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₀ ∧ 1 ≤ 0 ∧ 1+X₁₀ ≤ X₁₃ ∧ 2+X₁₁ ≤ X₁₃ ∧ 2+X₁₂ ≤ X₁₃ ∧ 2 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₀ ∧ 1 ≤ 0 ∧ 1+X₁₀ ≤ X₁₃ ∧ 2+X₁₁ ≤ X₁₃ ∧ 2+X₁₂ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₀ ∧ 1 ≤ 0 ∧ 1+X₁₀ ≤ X₁₃ ∧ 2+X₁₁ ≤ X₁₃ ∧ 2 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₀ ∧ 1 ≤ 0 ∧ 1+X₁₀ ≤ X₁₃ ∧ 2+X₁₁ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₀ ∧ 1 ≤ 0 ∧ 1+X₁₀ ≤ X₁₃ ∧ 2+X₁₂ ≤ X₁₃ ∧ 2 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₀ ∧ 1 ≤ 0 ∧ 1+X₁₀ ≤ X₁₃ ∧ 2+X₁₂ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₀ ∧ 1 ≤ 0 ∧ 1+X₁₀ ≤ X₁₃ ∧ 2 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₀ ∧ 1 ≤ 0 ∧ 1+X₁₀ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₁ ∧ X₁₃ ≤ 1+X₁₂ ∧ X₁₃ ≤ 1 ∧ 1 ≤ 0 ∧ 1+X₁₁ ≤ X₁₃ ∧ 1+X₁₂ ≤ X₁₃ ∧ 1 ≤ X₁₃ ∧ 2+X₁₀ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₁ ∧ X₁₃ ≤ 1+X₁₂ ∧ X₁₃ ≤ 1 ∧ 1 ≤ 0 ∧ 1+X₁₁ ≤ X₁₃ ∧ 1+X₁₂ ≤ X₁₃ ∧ 1 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₁ ∧ X₁₃ ≤ 1+X₁₂ ∧ 1 ≤ 0 ∧ 1+X₁₁ ≤ X₁₃ ∧ 1+X₁₂ ≤ X₁₃ ∧ 2+X₁₀ ≤ X₁₃ ∧ 2 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₁ ∧ X₁₃ ≤ 1+X₁₂ ∧ 1 ≤ 0 ∧ 1+X₁₁ ≤ X₁₃ ∧ 1+X₁₂ ≤ X₁₃ ∧ 2+X₁₀ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₁ ∧ X₁₃ ≤ 1+X₁₂ ∧ 1 ≤ 0 ∧ 1+X₁₁ ≤ X₁₃ ∧ 1+X₁₂ ≤ X₁₃ ∧ 2 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₁ ∧ X₁₃ ≤ 1+X₁₂ ∧ 1 ≤ 0 ∧ 1+X₁₁ ≤ X₁₃ ∧ 1+X₁₂ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₁ ∧ X₁₃ ≤ 1 ∧ 1 ≤ 0 ∧ 1+X₁₁ ≤ X₁₃ ∧ 1 ≤ X₁₃ ∧ 2+X₁₀ ≤ X₁₃ ∧ 2+X₁₂ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₁ ∧ X₁₃ ≤ 1 ∧ 1 ≤ 0 ∧ 1+X₁₁ ≤ X₁₃ ∧ 1 ≤ X₁₃ ∧ 2+X₁₀ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₁ ∧ X₁₃ ≤ 1 ∧ 1 ≤ 0 ∧ 1+X₁₁ ≤ X₁₃ ∧ 1 ≤ X₁₃ ∧ 2+X₁₂ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₁ ∧ X₁₃ ≤ 1 ∧ 1 ≤ 0 ∧ 1+X₁₁ ≤ X₁₃ ∧ 1 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₁ ∧ 1 ≤ 0 ∧ 1+X₁₁ ≤ X₁₃ ∧ 2+X₁₀ ≤ X₁₃ ∧ 2+X₁₂ ≤ X₁₃ ∧ 2 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₁ ∧ 1 ≤ 0 ∧ 1+X₁₁ ≤ X₁₃ ∧ 2+X₁₀ ≤ X₁₃ ∧ 2+X₁₂ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₁ ∧ 1 ≤ 0 ∧ 1+X₁₁ ≤ X₁₃ ∧ 2+X₁₀ ≤ X₁₃ ∧ 2 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₁ ∧ 1 ≤ 0 ∧ 1+X₁₁ ≤ X₁₃ ∧ 2+X₁₀ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₁ ∧ 1 ≤ 0 ∧ 1+X₁₁ ≤ X₁₃ ∧ 2+X₁₂ ≤ X₁₃ ∧ 2 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₁ ∧ 1 ≤ 0 ∧ 1+X₁₁ ≤ X₁₃ ∧ 2+X₁₂ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₁ ∧ 1 ≤ 0 ∧ 1+X₁₁ ≤ X₁₃ ∧ 2 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₁ ∧ 1 ≤ 0 ∧ 1+X₁₁ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₂ ∧ X₁₃ ≤ 1 ∧ 1 ≤ 0 ∧ 1+X₁₂ ≤ X₁₃ ∧ 1 ≤ X₁₃ ∧ 2+X₁₀ ≤ X₁₃ ∧ 2+X₁₁ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₂ ∧ X₁₃ ≤ 1 ∧ 1 ≤ 0 ∧ 1+X₁₂ ≤ X₁₃ ∧ 1 ≤ X₁₃ ∧ 2+X₁₀ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₂ ∧ X₁₃ ≤ 1 ∧ 1 ≤ 0 ∧ 1+X₁₂ ≤ X₁₃ ∧ 1 ≤ X₁₃ ∧ 2+X₁₁ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₂ ∧ X₁₃ ≤ 1 ∧ 1 ≤ 0 ∧ 1+X₁₂ ≤ X₁₃ ∧ 1 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₂ ∧ 1 ≤ 0 ∧ 1+X₁₂ ≤ X₁₃ ∧ 2+X₁₀ ≤ X₁₃ ∧ 2+X₁₁ ≤ X₁₃ ∧ 2 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₂ ∧ 1 ≤ 0 ∧ 1+X₁₂ ≤ X₁₃ ∧ 2+X₁₀ ≤ X₁₃ ∧ 2+X₁₁ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₂ ∧ 1 ≤ 0 ∧ 1+X₁₂ ≤ X₁₃ ∧ 2+X₁₀ ≤ X₁₃ ∧ 2 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₂ ∧ 1 ≤ 0 ∧ 1+X₁₂ ≤ X₁₃ ∧ 2+X₁₀ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₂ ∧ 1 ≤ 0 ∧ 1+X₁₂ ≤ X₁₃ ∧ 2+X₁₁ ≤ X₁₃ ∧ 2 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₂ ∧ 1 ≤ 0 ∧ 1+X₁₂ ≤ X₁₃ ∧ 2+X₁₁ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₂ ∧ 1 ≤ 0 ∧ 1+X₁₂ ≤ X₁₃ ∧ 2 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₂ ∧ 1 ≤ 0 ∧ 1+X₁₂ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ X₁₃ ∧ 2+X₁₀ ≤ X₁₃ ∧ 2+X₁₁ ≤ X₁₃ ∧ 2+X₁₂ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ X₁₃ ∧ 2+X₁₀ ≤ X₁₃ ∧ 2+X₁₁ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ X₁₃ ∧ 2+X₁₀ ≤ X₁₃ ∧ 2+X₁₂ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ X₁₃ ∧ 2+X₁₀ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ X₁₃ ∧ 2+X₁₁ ≤ X₁₃ ∧ 2+X₁₂ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ X₁₃ ∧ 2+X₁₁ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ X₁₃ ∧ 2+X₁₂ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 2+X₁₀ ≤ X₁₃ ∧ 2+X₁₁ ≤ X₁₃ ∧ 2+X₁₂ ≤ X₁₃ ∧ 2 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 2+X₁₀ ≤ X₁₃ ∧ 2+X₁₁ ≤ X₁₃ ∧ 2+X₁₂ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 2+X₁₀ ≤ X₁₃ ∧ 2+X₁₁ ≤ X₁₃ ∧ 2 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 2+X₁₀ ≤ X₁₃ ∧ 2+X₁₁ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 2+X₁₀ ≤ X₁₃ ∧ 2+X₁₂ ≤ X₁₃ ∧ 2 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 2+X₁₀ ≤ X₁₃ ∧ 2+X₁₂ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 2+X₁₀ ≤ X₁₃ ∧ 2 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 2+X₁₀ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 2+X₁₁ ≤ X₁₃ ∧ 2+X₁₂ ≤ X₁₃ ∧ 2 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 2+X₁₁ ≤ X₁₃ ∧ 2+X₁₂ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 2+X₁₁ ≤ X₁₃ ∧ 2 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 2+X₁₁ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 2+X₁₂ ≤ X₁₃ ∧ 2 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 2+X₁₂ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 2 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 1 ≤ 0 ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0



Stabilization-Threshold for: 1 ≤ X₁₃
  alphas_abs: X₁₃
  M: 0
  N: 1
  Bound: Finite

Stabilization-Threshold for: 1+X₁₂ ≤ X₁₃
  alphas_abs: X₁₂+X₁₃
  M: 0
  N: 1
  Bound: Finite

Stabilization-Threshold for: 1+X₁₁ ≤ X₁₃
  alphas_abs: X₁₁+X₁₃
  M: 0
  N: 1
  Bound: Finite

Stabilization-Threshold for: 1+X₁₀ ≤ X₁₃
  alphas_abs: X₁₀+X₁₃
  M: 0
  N: 1
  Bound: Finite

  original loop: (X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0 ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ 1+X₁₀ ≤ X₁₃ ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ 1+X₁₁ ≤ X₁₃ ∧ X₁₂ ≤ 0 ∧ 1+X₁₂ ≤ X₁₃ ∧ 1 ≤ X₁₃,(X₁₀,X₁₁,X₁₂,X₁₃) -> (X₁₀,X₁₁,X₁₂,X₁₃-1))
  transformed loop: (X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0 ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ 1+X₁₀ ≤ X₁₃ ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ 1+X₁₁ ≤ X₁₃ ∧ X₁₂ ≤ 0 ∧ 1+X₁₂ ≤ X₁₃ ∧ 1 ≤ X₁₃,(X₁₀,X₁₁,X₁₂,X₁₃) -> (X₁₀,X₁₁,X₁₂,X₁₃-1))
  loop: (X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0 ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ 1+X₁₀ ≤ X₁₃ ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ 1+X₁₁ ≤ X₁₃ ∧ X₁₂ ≤ 0 ∧ 1+X₁₂ ≤ X₁₃ ∧ 1 ≤ X₁₃,(X₁₀,X₁₁,X₁₂,X₁₃) -> (X₁₀,X₁₁,X₁₂,X₁₃-1))
  order: [X₁₃; X₁₂; X₁₁; X₁₀]
closed-form:  X₁₃: X₁₃ + [[n != 0]]⋅-1⋅n^1
  X₁₂: X₁₂
  X₁₁: X₁₁
  X₁₀: X₁₀

  Termination: true
  Formula: 
    0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₀ ∧ X₁₃ ≤ 1+X₁₁ ∧ X₁₃ ≤ 1+X₁₂ ∧ X₁₃ ≤ 1 ∧ 1 ≤ 0 ∧ 1+X₁₀ ≤ X₁₃ ∧ 1+X₁₁ ≤ X₁₃ ∧ 1+X₁₂ ≤ X₁₃ ∧ 1 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₀ ∧ X₁₃ ≤ 1+X₁₁ ∧ X₁₃ ≤ 1+X₁₂ ∧ 1 ≤ 0 ∧ 1+X₁₀ ≤ X₁₃ ∧ 1+X₁₁ ≤ X₁₃ ∧ 1+X₁₂ ≤ X₁₃ ∧ 2 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₀ ∧ X₁₃ ≤ 1+X₁₁ ∧ X₁₃ ≤ 1+X₁₂ ∧ 1 ≤ 0 ∧ 1+X₁₀ ≤ X₁₃ ∧ 1+X₁₁ ≤ X₁₃ ∧ 1+X₁₂ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₀ ∧ X₁₃ ≤ 1+X₁₁ ∧ X₁₃ ≤ 1 ∧ 1 ≤ 0 ∧ 1+X₁₀ ≤ X₁₃ ∧ 1+X₁₁ ≤ X₁₃ ∧ 1 ≤ X₁₃ ∧ 2+X₁₂ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₀ ∧ X₁₃ ≤ 1+X₁₁ ∧ X₁₃ ≤ 1 ∧ 1 ≤ 0 ∧ 1+X₁₀ ≤ X₁₃ ∧ 1+X₁₁ ≤ X₁₃ ∧ 1 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₀ ∧ X₁₃ ≤ 1+X₁₁ ∧ 1 ≤ 0 ∧ 1+X₁₀ ≤ X₁₃ ∧ 1+X₁₁ ≤ X₁₃ ∧ 2+X₁₂ ≤ X₁₃ ∧ 2 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₀ ∧ X₁₃ ≤ 1+X₁₁ ∧ 1 ≤ 0 ∧ 1+X₁₀ ≤ X₁₃ ∧ 1+X₁₁ ≤ X₁₃ ∧ 2+X₁₂ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₀ ∧ X₁₃ ≤ 1+X₁₁ ∧ 1 ≤ 0 ∧ 1+X₁₀ ≤ X₁₃ ∧ 1+X₁₁ ≤ X₁₃ ∧ 2 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₀ ∧ X₁₃ ≤ 1+X₁₁ ∧ 1 ≤ 0 ∧ 1+X₁₀ ≤ X₁₃ ∧ 1+X₁₁ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₀ ∧ X₁₃ ≤ 1+X₁₂ ∧ X₁₃ ≤ 1 ∧ 1 ≤ 0 ∧ 1+X₁₀ ≤ X₁₃ ∧ 1+X₁₂ ≤ X₁₃ ∧ 1 ≤ X₁₃ ∧ 2+X₁₁ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₀ ∧ X₁₃ ≤ 1+X₁₂ ∧ X₁₃ ≤ 1 ∧ 1 ≤ 0 ∧ 1+X₁₀ ≤ X₁₃ ∧ 1+X₁₂ ≤ X₁₃ ∧ 1 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₀ ∧ X₁₃ ≤ 1+X₁₂ ∧ 1 ≤ 0 ∧ 1+X₁₀ ≤ X₁₃ ∧ 1+X₁₂ ≤ X₁₃ ∧ 2+X₁₁ ≤ X₁₃ ∧ 2 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₀ ∧ X₁₃ ≤ 1+X₁₂ ∧ 1 ≤ 0 ∧ 1+X₁₀ ≤ X₁₃ ∧ 1+X₁₂ ≤ X₁₃ ∧ 2+X₁₁ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₀ ∧ X₁₃ ≤ 1+X₁₂ ∧ 1 ≤ 0 ∧ 1+X₁₀ ≤ X₁₃ ∧ 1+X₁₂ ≤ X₁₃ ∧ 2 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₀ ∧ X₁₃ ≤ 1+X₁₂ ∧ 1 ≤ 0 ∧ 1+X₁₀ ≤ X₁₃ ∧ 1+X₁₂ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₀ ∧ X₁₃ ≤ 1 ∧ 1 ≤ 0 ∧ 1+X₁₀ ≤ X₁₃ ∧ 1 ≤ X₁₃ ∧ 2+X₁₁ ≤ X₁₃ ∧ 2+X₁₂ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₀ ∧ X₁₃ ≤ 1 ∧ 1 ≤ 0 ∧ 1+X₁₀ ≤ X₁₃ ∧ 1 ≤ X₁₃ ∧ 2+X₁₁ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₀ ∧ X₁₃ ≤ 1 ∧ 1 ≤ 0 ∧ 1+X₁₀ ≤ X₁₃ ∧ 1 ≤ X₁₃ ∧ 2+X₁₂ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₀ ∧ X₁₃ ≤ 1 ∧ 1 ≤ 0 ∧ 1+X₁₀ ≤ X₁₃ ∧ 1 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₀ ∧ 1 ≤ 0 ∧ 1+X₁₀ ≤ X₁₃ ∧ 2+X₁₁ ≤ X₁₃ ∧ 2+X₁₂ ≤ X₁₃ ∧ 2 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₀ ∧ 1 ≤ 0 ∧ 1+X₁₀ ≤ X₁₃ ∧ 2+X₁₁ ≤ X₁₃ ∧ 2+X₁₂ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₀ ∧ 1 ≤ 0 ∧ 1+X₁₀ ≤ X₁₃ ∧ 2+X₁₁ ≤ X₁₃ ∧ 2 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₀ ∧ 1 ≤ 0 ∧ 1+X₁₀ ≤ X₁₃ ∧ 2+X₁₁ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₀ ∧ 1 ≤ 0 ∧ 1+X₁₀ ≤ X₁₃ ∧ 2+X₁₂ ≤ X₁₃ ∧ 2 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₀ ∧ 1 ≤ 0 ∧ 1+X₁₀ ≤ X₁₃ ∧ 2+X₁₂ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₀ ∧ 1 ≤ 0 ∧ 1+X₁₀ ≤ X₁₃ ∧ 2 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₀ ∧ 1 ≤ 0 ∧ 1+X₁₀ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₁ ∧ X₁₃ ≤ 1+X₁₂ ∧ X₁₃ ≤ 1 ∧ 1 ≤ 0 ∧ 1+X₁₁ ≤ X₁₃ ∧ 1+X₁₂ ≤ X₁₃ ∧ 1 ≤ X₁₃ ∧ 2+X₁₀ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₁ ∧ X₁₃ ≤ 1+X₁₂ ∧ X₁₃ ≤ 1 ∧ 1 ≤ 0 ∧ 1+X₁₁ ≤ X₁₃ ∧ 1+X₁₂ ≤ X₁₃ ∧ 1 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₁ ∧ X₁₃ ≤ 1+X₁₂ ∧ 1 ≤ 0 ∧ 1+X₁₁ ≤ X₁₃ ∧ 1+X₁₂ ≤ X₁₃ ∧ 2+X₁₀ ≤ X₁₃ ∧ 2 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₁ ∧ X₁₃ ≤ 1+X₁₂ ∧ 1 ≤ 0 ∧ 1+X₁₁ ≤ X₁₃ ∧ 1+X₁₂ ≤ X₁₃ ∧ 2+X₁₀ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₁ ∧ X₁₃ ≤ 1+X₁₂ ∧ 1 ≤ 0 ∧ 1+X₁₁ ≤ X₁₃ ∧ 1+X₁₂ ≤ X₁₃ ∧ 2 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₁ ∧ X₁₃ ≤ 1+X₁₂ ∧ 1 ≤ 0 ∧ 1+X₁₁ ≤ X₁₃ ∧ 1+X₁₂ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₁ ∧ X₁₃ ≤ 1 ∧ 1 ≤ 0 ∧ 1+X₁₁ ≤ X₁₃ ∧ 1 ≤ X₁₃ ∧ 2+X₁₀ ≤ X₁₃ ∧ 2+X₁₂ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₁ ∧ X₁₃ ≤ 1 ∧ 1 ≤ 0 ∧ 1+X₁₁ ≤ X₁₃ ∧ 1 ≤ X₁₃ ∧ 2+X₁₀ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₁ ∧ X₁₃ ≤ 1 ∧ 1 ≤ 0 ∧ 1+X₁₁ ≤ X₁₃ ∧ 1 ≤ X₁₃ ∧ 2+X₁₂ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₁ ∧ X₁₃ ≤ 1 ∧ 1 ≤ 0 ∧ 1+X₁₁ ≤ X₁₃ ∧ 1 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₁ ∧ 1 ≤ 0 ∧ 1+X₁₁ ≤ X₁₃ ∧ 2+X₁₀ ≤ X₁₃ ∧ 2+X₁₂ ≤ X₁₃ ∧ 2 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₁ ∧ 1 ≤ 0 ∧ 1+X₁₁ ≤ X₁₃ ∧ 2+X₁₀ ≤ X₁₃ ∧ 2+X₁₂ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₁ ∧ 1 ≤ 0 ∧ 1+X₁₁ ≤ X₁₃ ∧ 2+X₁₀ ≤ X₁₃ ∧ 2 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₁ ∧ 1 ≤ 0 ∧ 1+X₁₁ ≤ X₁₃ ∧ 2+X₁₀ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₁ ∧ 1 ≤ 0 ∧ 1+X₁₁ ≤ X₁₃ ∧ 2+X₁₂ ≤ X₁₃ ∧ 2 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₁ ∧ 1 ≤ 0 ∧ 1+X₁₁ ≤ X₁₃ ∧ 2+X₁₂ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₁ ∧ 1 ≤ 0 ∧ 1+X₁₁ ≤ X₁₃ ∧ 2 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₁ ∧ 1 ≤ 0 ∧ 1+X₁₁ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₂ ∧ X₁₃ ≤ 1 ∧ 1 ≤ 0 ∧ 1+X₁₂ ≤ X₁₃ ∧ 1 ≤ X₁₃ ∧ 2+X₁₀ ≤ X₁₃ ∧ 2+X₁₁ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₂ ∧ X₁₃ ≤ 1 ∧ 1 ≤ 0 ∧ 1+X₁₂ ≤ X₁₃ ∧ 1 ≤ X₁₃ ∧ 2+X₁₀ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₂ ∧ X₁₃ ≤ 1 ∧ 1 ≤ 0 ∧ 1+X₁₂ ≤ X₁₃ ∧ 1 ≤ X₁₃ ∧ 2+X₁₁ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₂ ∧ X₁₃ ≤ 1 ∧ 1 ≤ 0 ∧ 1+X₁₂ ≤ X₁₃ ∧ 1 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₂ ∧ 1 ≤ 0 ∧ 1+X₁₂ ≤ X₁₃ ∧ 2+X₁₀ ≤ X₁₃ ∧ 2+X₁₁ ≤ X₁₃ ∧ 2 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₂ ∧ 1 ≤ 0 ∧ 1+X₁₂ ≤ X₁₃ ∧ 2+X₁₀ ≤ X₁₃ ∧ 2+X₁₁ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₂ ∧ 1 ≤ 0 ∧ 1+X₁₂ ≤ X₁₃ ∧ 2+X₁₀ ≤ X₁₃ ∧ 2 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₂ ∧ 1 ≤ 0 ∧ 1+X₁₂ ≤ X₁₃ ∧ 2+X₁₀ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₂ ∧ 1 ≤ 0 ∧ 1+X₁₂ ≤ X₁₃ ∧ 2+X₁₁ ≤ X₁₃ ∧ 2 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₂ ∧ 1 ≤ 0 ∧ 1+X₁₂ ≤ X₁₃ ∧ 2+X₁₁ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₂ ∧ 1 ≤ 0 ∧ 1+X₁₂ ≤ X₁₃ ∧ 2 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1+X₁₂ ∧ 1 ≤ 0 ∧ 1+X₁₂ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ X₁₃ ∧ 2+X₁₀ ≤ X₁₃ ∧ 2+X₁₁ ≤ X₁₃ ∧ 2+X₁₂ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ X₁₃ ∧ 2+X₁₀ ≤ X₁₃ ∧ 2+X₁₁ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ X₁₃ ∧ 2+X₁₀ ≤ X₁₃ ∧ 2+X₁₂ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ X₁₃ ∧ 2+X₁₀ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ X₁₃ ∧ 2+X₁₁ ≤ X₁₃ ∧ 2+X₁₂ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ X₁₃ ∧ 2+X₁₁ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ X₁₃ ∧ 2+X₁₂ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₃ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 2+X₁₀ ≤ X₁₃ ∧ 2+X₁₁ ≤ X₁₃ ∧ 2+X₁₂ ≤ X₁₃ ∧ 2 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 2+X₁₀ ≤ X₁₃ ∧ 2+X₁₁ ≤ X₁₃ ∧ 2+X₁₂ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 2+X₁₀ ≤ X₁₃ ∧ 2+X₁₁ ≤ X₁₃ ∧ 2 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 2+X₁₀ ≤ X₁₃ ∧ 2+X₁₁ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 2+X₁₀ ≤ X₁₃ ∧ 2+X₁₂ ≤ X₁₃ ∧ 2 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 2+X₁₀ ≤ X₁₃ ∧ 2+X₁₂ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 2+X₁₀ ≤ X₁₃ ∧ 2 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 2+X₁₀ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 2+X₁₁ ≤ X₁₃ ∧ 2+X₁₂ ≤ X₁₃ ∧ 2 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 2+X₁₁ ≤ X₁₃ ∧ 2+X₁₂ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 2+X₁₁ ≤ X₁₃ ∧ 2 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 2+X₁₁ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 2+X₁₂ ≤ X₁₃ ∧ 2 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 2+X₁₂ ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 2 ≤ X₁₃ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0
     ∨ 0 ≤ 0 ∧ 1 ≤ 0 ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₂ ≤ 0



Stabilization-Threshold for: 1 ≤ X₁₃
  alphas_abs: X₁₃
  M: 0
  N: 1
  Bound: Finite

Stabilization-Threshold for: 1+X₁₂ ≤ X₁₃
  alphas_abs: X₁₂+X₁₃
  M: 0
  N: 1
  Bound: Finite

Stabilization-Threshold for: 1+X₁₁ ≤ X₁₃
  alphas_abs: X₁₁+X₁₃
  M: 0
  N: 1
  Bound: Finite

Stabilization-Threshold for: 1+X₁₀ ≤ X₁₃
  alphas_abs: X₁₀+X₁₃
  M: 0
  N: 1
  Bound: Finite

TWN - Lifting for [104: l14->l17; 111: l17->l8; 141: l8->l14] of Finite
relevant size-bounds w.r.t. t₁₀₆: l15→l8:
Runtime-bound of t₁₀₆: Finite
Results in: Finite
TWN - Lifting for [104: l14->l17; 111: l17->l8; 141: l8->l14] of Finite
relevant size-bounds w.r.t. t₁₀₉: l16→l8:
Runtime-bound of t₁₀₉: Finite
Results in: Finite
TWN - Lifting for [104: l14->l17; 111: l17->l8; 141: l8->l14] of Finite
relevant size-bounds w.r.t. t₁₃₉: l6→l8:
Runtime-bound of t₁₃₉: Finite
Results in: Finite
MPRF for transition t₁₁₇: l20(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅) → l18(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄-1, X₁₅) :|: 0 ≤ 0 ∧ 1 ≤ X₁₄ ∧ a4646_post ≤ BusResetIrp_post ∧ BusResetIrp_post ≤ a4646_post ∧ 0 ≤ prevCancel_1 ∧ prevCancel_1 ≤ 0 ∧ ret_IoSetCancelRoutine4444_post ≤ prevCancel_post ∧ prevCancel_post ≤ ret_IoSetCancelRoutine4444_post ∧ 0 ≤ ret_IoSetCancelRoutine4444_post ∧ ret_IoSetCancelRoutine4444_post ≤ 0 ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₀+X₁₃ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₁+X₁₃ ≤ 0 ∧ X₁₂ ≤ 0 ∧ X₁₂+X₁₃ ≤ 0 ∧ X₁₃ ≤ 0 of depth 1:
  new bound:
    Finite

  MPRF:
    • l18: [X₁₄]
    • l20: [X₁₄]




TWN: t₁₁₇: l20→l18


  cycle: [t₁₁₇: l20→l18; t₁₁₂: l18→l20]
  original loop: (X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₀+X₁₃ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₁+X₁₃ ≤ 0 ∧ X₁₂ ≤ 0 ∧ X₁₂+X₁₃ ≤ 0 ∧ X₁₃ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₄ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₀+X₁₃ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₁+X₁₃ ≤ 0 ∧ X₁₂ ≤ 0 ∧ X₁₂+X₁₃ ≤ 0 ∧ X₁₃ ≤ 0,(X₁₀,X₁₁,X₁₂,X₁₃,X₁₄) -> (X₁₀,X₁₁,X₁₂,X₁₃,X₁₄-1))
  transformed loop: (X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₀+X₁₃ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₁+X₁₃ ≤ 0 ∧ X₁₂ ≤ 0 ∧ X₁₂+X₁₃ ≤ 0 ∧ X₁₃ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₄ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₀+X₁₃ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₁+X₁₃ ≤ 0 ∧ X₁₂ ≤ 0 ∧ X₁₂+X₁₃ ≤ 0 ∧ X₁₃ ≤ 0,(X₁₀,X₁₁,X₁₂,X₁₃,X₁₄) -> (X₁₀,X₁₁,X₁₂,X₁₃,X₁₄-1))
  loop: (X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₀+X₁₃ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₁+X₁₃ ≤ 0 ∧ X₁₂ ≤ 0 ∧ X₁₂+X₁₃ ≤ 0 ∧ X₁₃ ≤ 0 ∧ 0 ≤ 0 ∧ 1 ≤ X₁₄ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₀+X₁₃ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₁+X₁₃ ≤ 0 ∧ X₁₂ ≤ 0 ∧ X₁₂+X₁₃ ≤ 0 ∧ X₁₃ ≤ 0,(X₁₀,X₁₁,X₁₂,X₁₃,X₁₄) -> (X₁₀,X₁₁,X₁₂,X₁₃,X₁₄-1))
  order: [X₁₄; X₁₃; X₁₂; X₁₁; X₁₀]
closed-form:  X₁₄: X₁₄ + [[n != 0]]⋅-1⋅n^1
  X₁₃: X₁₃
  X₁₂: X₁₂
  X₁₁: X₁₁
  X₁₀: X₁₀

  Termination: true
  Formula: 
    0 ≤ 0 ∧ 0 ≤ 1 ∧ X₁₄ ≤ 1 ∧ 1 ≤ 0 ∧ 1 ≤ X₁₄ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₀+X₁₃ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₁+X₁₃ ≤ 0 ∧ X₁₂ ≤ 0 ∧ X₁₂+X₁₃ ≤ 0 ∧ X₁₃ ≤ 0
     ∨ 0 ≤ 0 ∧ 0 ≤ 1 ∧ 1 ≤ 0 ∧ 2 ≤ X₁₄ ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₀+X₁₃ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₁+X₁₃ ≤ 0 ∧ X₁₂ ≤ 0 ∧ X₁₂+X₁₃ ≤ 0 ∧ X₁₃ ≤ 0
     ∨ 0 ≤ 0 ∧ 1 ≤ 0 ∧ X₁₀ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₀+X₁₃ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₁+X₁₃ ≤ 0 ∧ X₁₂ ≤ 0 ∧ X₁₂+X₁₃ ≤ 0 ∧ X₁₃ ≤ 0



Stabilization-Threshold for: 1 ≤ X₁₄
  alphas_abs: X₁₄
  M: 0
  N: 1
  Bound: Finite

TWN - Lifting for [112: l18->l20; 117: l20->l18] of Finite
relevant size-bounds w.r.t. t₁₀₅: l14→l18:
Runtime-bound of t₁₀₅: Finite
Results in: Finite
  Found invariant 0 ≤ X₁₁ ∧ X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ 0 for location l32


  Found invariant X₁₁ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀ ≤ 0 for location l6


  Found invariant 0 ≤ X₁₀ for location l19


  Found invariant X₁₄ ≤ 0 ∧ X₁₃+X₁₄ ≤ 0 ∧ X₁₂+X₁₄ ≤ 0 ∧ X₁₁+X₁₄ ≤ 0 ∧ X₁₀+X₁₄ ≤ 0 ∧ X₁₃ ≤ 0 ∧ X₁₂+X₁₃ ≤ 0 ∧ X₁₁+X₁₃ ≤ 0 ∧ X₁₀+X₁₃ ≤ 0 ∧ X₁₂ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀ ≤ 0 for location l25_v1


  Found invariant 0 ≤ X₁₁ ∧ X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ 0 for location l29


  Found invariant 0 ≤ X₁₀ ∧ 1 ≤ X₁+X₁₀ ∧ 1 ≤ X₁ for location l12


  Found invariant X₁₃ ≤ 0 ∧ X₁₂+X₁₃ ≤ 0 ∧ X₁₁+X₁₃ ≤ 0 ∧ X₁₀+X₁₃ ≤ 0 ∧ X₁₂ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀ ≤ 0 for location l20


  Found invariant X₁₄ ≤ 0 ∧ X₁₃+X₁₄ ≤ 0 ∧ X₁₂+X₁₄ ≤ 0 ∧ X₁₁+X₁₄ ≤ 0 ∧ X₁₀+X₁₄ ≤ 0 ∧ X₁₃ ≤ 0 ∧ X₁₂+X₁₃ ≤ 0 ∧ X₁₁+X₁₃ ≤ 0 ∧ X₁₀+X₁₃ ≤ 0 ∧ X₁₂ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀ ≤ 0 for location l22


  Found invariant X₁₀ ≤ 0 for location l1


  Found invariant 0 ≤ X₁₀ ∧ 1 ≤ X₁+X₁₀ ∧ 1 ≤ X₁ for location l10


  Found invariant X₁₃ ≤ 0 ∧ X₁₂+X₁₃ ≤ 0 ∧ X₁₁+X₁₃ ≤ 0 ∧ X₁₀+X₁₃ ≤ 0 ∧ X₁₂ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀ ≤ 0 for location l18


  Found invariant X₁₀ ≤ 0 for location l4


  Found invariant 0 ≤ X₁₁ ∧ X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ 0 for location l3


  Found invariant X₁₂ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀ ≤ 0 for location l14


  Found invariant 0 ≤ X₁₀ ∧ 1 ≤ X₁+X₁₀ ∧ 1 ≤ X₁ for location l11


  Found invariant 0 ≤ X₁₁ ∧ X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ 0 for location l2


  Found invariant 1 ≤ X₂ ∧ 1 ≤ X₂+X₁₅ ∧ 1+X₁₅ ≤ X₂ ∧ 1 ≤ X₂+X₁₃ ∧ 1+X₁₂ ≤ X₂ ∧ 1+X₁₁ ≤ X₂ ∧ 1+X₁₀ ≤ X₂ ∧ X₁₅ ≤ 0 ∧ X₁₅ ≤ X₁₃ ∧ X₁₂+X₁₅ ≤ 0 ∧ X₁₁+X₁₅ ≤ 0 ∧ X₁₀+X₁₅ ≤ 0 ∧ 0 ≤ X₁₅ ∧ 0 ≤ X₁₃+X₁₅ ∧ X₁₂ ≤ X₁₅ ∧ X₁₁ ≤ X₁₅ ∧ X₁₀ ≤ X₁₅ ∧ 0 ≤ X₁₃ ∧ X₁₂ ≤ X₁₃ ∧ X₁₁ ≤ X₁₃ ∧ X₁₀ ≤ X₁₃ ∧ X₁₂ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀ ≤ 0 for location l15


  Found invariant 0 ≤ X₁₁ ∧ X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ 0 for location l31


  Found invariant 1 ≤ X₂ ∧ 1 ≤ X₂+X₁₃ ∧ 1+X₁₂ ≤ X₂ ∧ 1+X₁₁ ≤ X₂ ∧ 1+X₁₀ ≤ X₂ ∧ 0 ≤ X₁₃ ∧ X₁₂ ≤ X₁₃ ∧ X₁₁ ≤ X₁₃ ∧ X₁₀ ≤ X₁₃ ∧ X₁₂ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀ ≤ 0 for location l26


  Found invariant 0 ≤ X₁₃ ∧ X₁₂ ≤ X₁₃ ∧ X₁₁ ≤ X₁₃ ∧ X₁₀ ≤ X₁₃ ∧ X₁₂ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀ ≤ 0 for location l17


  Found invariant X₁₄ ≤ 0 ∧ X₁₃+X₁₄ ≤ 0 ∧ X₁₂+X₁₄ ≤ 0 ∧ X₁₁+X₁₄ ≤ 0 ∧ X₁₀+X₁₄ ≤ 0 ∧ X₁₃ ≤ 0 ∧ X₁₂+X₁₃ ≤ 0 ∧ X₁₁+X₁₃ ≤ 0 ∧ X₁₀+X₁₃ ≤ 0 ∧ X₁₂ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀ ≤ 0 for location l22_v1


  Found invariant X₁₁ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀ ≤ 0 for location l7


  Found invariant 0 ≤ X₁₁ ∧ X₁₀ ≤ X₁₁ ∧ X₁₀ ≤ 0 for location l21


  Found invariant 0 ≤ X₁₀ ∧ 1 ≤ X₁+X₁₀ ∧ 1 ≤ X₁ for location l13


  Found invariant X₁₂ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀ ≤ 0 for location l8


  Found invariant 1 ≤ X₂ ∧ 1 ≤ X₂+X₁₃ ∧ 1+X₁₂ ≤ X₂ ∧ 1+X₁₁ ≤ X₂ ∧ 1+X₁₀ ≤ X₂ ∧ 0 ≤ X₁₃ ∧ X₁₂ ≤ X₁₃ ∧ X₁₁ ≤ X₁₃ ∧ X₁₀ ≤ X₁₃ ∧ X₁₂ ≤ 0 ∧ X₁₁+X₁₂ ≤ 0 ∧ X₁₀+X₁₂ ≤ 0 ∧ X₁₁ ≤ 0 ∧ X₁₀+X₁₁ ≤ 0 ∧ X₁₀ ≤ 0 for location l16


All Bounds
Termination behavior
  Overall termination: Infinite
    t₉₆: Finite
    t₉₇: Finite
    t₉₈: Finite
    t₉₉: Finite
    t₁₀₀: Finite
    t₁₀₁: Finite
    t₁₀₂: Finite
    t₁₀₃: Finite
    t₁₀₄: Finite
    t₁₀₅: Finite
    t₁₀₆: Finite
    t₁₀₇: Finite
    t₁₀₈: Finite
    t₁₀₉: Finite
    t₁₁₀: Finite
    t₁₁₁: Finite
    t₁₁₂: Finite
    t₁₁₃: Finite
    t₁₁₄: Finite
    t₁₁₅: Finite
    t₁₁₆: Finite
    t₁₁₇: Finite
    t₁₁₈: Finite
    t₁₁₉: Finite
    t₁₂₀: Infinite
    t₁₂₁: Infinite
    t₁₂₂: Finite
    t₁₂₃: Finite
    t₁₂₄: Finite
    t₁₂₅: Finite
    t₁₂₆: Finite
    t₁₂₇: Finite
    t₁₂₈: Finite
    t₁₂₉: Finite
    t₁₃₀: Finite
    t₁₃₁: Finite
    t₁₃₂: Finite
    t₁₃₃: Finite
    t₁₃₄: Finite
    t₁₃₅: Finite
    t₁₃₆: Finite
    t₁₃₇: Finite
    t₁₃₈: Infinite
    t₁₃₉: Finite
    t₁₄₀: Infinite
    t₁₄₁: Finite
    t₁₄₂: Finite



