{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 17 01:08:06 2010 " "Info: Processing started: Sat Jul 17 01:08:06 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Shifter -c Shifter --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Shifter -c Shifter --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "SHT_DC\[0\]\$latch " "Warning: Node \"SHT_DC\[0\]\$latch\" is a latch" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "SHT_DC\[1\]\$latch " "Warning: Node \"SHT_DC\[1\]\$latch\" is a latch" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "SHT_DC\[2\]\$latch " "Warning: Node \"SHT_DC\[2\]\$latch\" is a latch" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "SHT_DC\[3\]\$latch " "Warning: Node \"SHT_DC\[3\]\$latch\" is a latch" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "SHT_DC\[4\]\$latch " "Warning: Node \"SHT_DC\[4\]\$latch\" is a latch" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "SHT_DC\[5\]\$latch " "Warning: Node \"SHT_DC\[5\]\$latch\" is a latch" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "SHT_DC\[6\]\$latch " "Warning: Node \"SHT_DC\[6\]\$latch\" is a latch" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "SHT_DC\[7\]\$latch " "Warning: Node \"SHT_DC\[7\]\$latch\" is a latch" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "SHT_DC\[8\]\$latch " "Warning: Node \"SHT_DC\[8\]\$latch\" is a latch" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "SHT_DC\[9\]\$latch " "Warning: Node \"SHT_DC\[9\]\$latch\" is a latch" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "SHT_DC\[10\]\$latch " "Warning: Node \"SHT_DC\[10\]\$latch\" is a latch" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "SHT_DC\[11\]\$latch " "Warning: Node \"SHT_DC\[11\]\$latch\" is a latch" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "SHT_DC\[12\]\$latch " "Warning: Node \"SHT_DC\[12\]\$latch\" is a latch" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "SHT_DC\[13\]\$latch " "Warning: Node \"SHT_DC\[13\]\$latch\" is a latch" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "SHT_DC\[14\]\$latch " "Warning: Node \"SHT_DC\[14\]\$latch\" is a latch" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "SHT_DC\[15\]\$latch " "Warning: Node \"SHT_DC\[15\]\$latch\" is a latch" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "SHT_DC\[16\]\$latch " "Warning: Node \"SHT_DC\[16\]\$latch\" is a latch" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "SHT_DC\[17\]\$latch " "Warning: Node \"SHT_DC\[17\]\$latch\" is a latch" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "SHT_DC\[18\]\$latch " "Warning: Node \"SHT_DC\[18\]\$latch\" is a latch" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "SHT_DC\[19\]\$latch " "Warning: Node \"SHT_DC\[19\]\$latch\" is a latch" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "SHT_DC\[20\]\$latch " "Warning: Node \"SHT_DC\[20\]\$latch\" is a latch" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "SHT_DC\[21\]\$latch " "Warning: Node \"SHT_DC\[21\]\$latch\" is a latch" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "SHT_DC\[22\]\$latch " "Warning: Node \"SHT_DC\[22\]\$latch\" is a latch" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "SHT_DC\[23\]\$latch " "Warning: Node \"SHT_DC\[23\]\$latch\" is a latch" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "SHT_DC\[24\]\$latch " "Warning: Node \"SHT_DC\[24\]\$latch\" is a latch" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "SHT_DC\[25\]\$latch " "Warning: Node \"SHT_DC\[25\]\$latch\" is a latch" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "SHT_DC\[26\]\$latch " "Warning: Node \"SHT_DC\[26\]\$latch\" is a latch" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "SHT_DC\[27\]\$latch " "Warning: Node \"SHT_DC\[27\]\$latch\" is a latch" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "SHT_DC\[28\]\$latch " "Warning: Node \"SHT_DC\[28\]\$latch\" is a latch" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "SHT_DC\[29\]\$latch " "Warning: Node \"SHT_DC\[29\]\$latch\" is a latch" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "SHT_DC\[30\]\$latch " "Warning: Node \"SHT_DC\[30\]\$latch\" is a latch" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "SHT_DC\[31\]\$latch " "Warning: Node \"SHT_DC\[31\]\$latch\" is a latch" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "SHT_DA\[31\] " "Info: Assuming node \"SHT_DA\[31\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 2 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "SHT_Func\[1\] " "Info: Assuming node \"SHT_Func\[1\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 4 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "SHT_Func\[0\] " "Info: Assuming node \"SHT_Func\[0\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 4 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Mux32~21 " "Info: Detected gated clock \"Mux32~21\" as buffer" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 9 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux32~21" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "SHT_DC\[3\]\$latch SHT_DB\[1\] SHT_DA\[31\] 18.589 ns register " "Info: tsu for register \"SHT_DC\[3\]\$latch\" (data pin = \"SHT_DB\[1\]\", clock pin = \"SHT_DA\[31\]\") is 18.589 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "26.504 ns + Longest pin register " "Info: + Longest pin to register delay is 26.504 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns SHT_DB\[1\] 1 PIN PIN_223 79 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_223; Fanout = 79; PIN Node = 'SHT_DB\[1\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DB[1] } "NODE_NAME" } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(8.798 ns) + CELL(0.442 ns) 10.715 ns ShiftRight1~9198 2 COMB LC_X32_Y19_N2 2 " "Info: 2: + IC(8.798 ns) + CELL(0.442 ns) = 10.715 ns; Loc. = LC_X32_Y19_N2; Fanout = 2; COMB Node = 'ShiftRight1~9198'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.240 ns" { SHT_DB[1] ShiftRight1~9198 } "NODE_NAME" } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.036 ns) + CELL(0.292 ns) 13.043 ns ShiftRight1~9267 3 COMB LC_X29_Y14_N1 2 " "Info: 3: + IC(2.036 ns) + CELL(0.292 ns) = 13.043 ns; Loc. = LC_X29_Y14_N1; Fanout = 2; COMB Node = 'ShiftRight1~9267'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.328 ns" { ShiftRight1~9198 ShiftRight1~9267 } "NODE_NAME" } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.252 ns) + CELL(0.590 ns) 14.885 ns ShiftRight1~9268 4 COMB LC_X30_Y15_N4 3 " "Info: 4: + IC(1.252 ns) + CELL(0.590 ns) = 14.885 ns; Loc. = LC_X30_Y15_N4; Fanout = 3; COMB Node = 'ShiftRight1~9268'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.842 ns" { ShiftRight1~9267 ShiftRight1~9268 } "NODE_NAME" } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.990 ns) + CELL(0.590 ns) 17.465 ns Mux3~586 5 COMB LC_X27_Y20_N2 2 " "Info: 5: + IC(1.990 ns) + CELL(0.590 ns) = 17.465 ns; Loc. = LC_X27_Y20_N2; Fanout = 2; COMB Node = 'Mux3~586'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.580 ns" { ShiftRight1~9268 Mux3~586 } "NODE_NAME" } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.759 ns) + CELL(0.114 ns) 18.338 ns Mux3~587 6 COMB LC_X28_Y20_N1 1 " "Info: 6: + IC(0.759 ns) + CELL(0.114 ns) = 18.338 ns; Loc. = LC_X28_Y20_N1; Fanout = 1; COMB Node = 'Mux3~587'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.873 ns" { Mux3~586 Mux3~587 } "NODE_NAME" } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.590 ns) 19.364 ns Mux3~588 7 COMB LC_X28_Y20_N9 1 " "Info: 7: + IC(0.436 ns) + CELL(0.590 ns) = 19.364 ns; Loc. = LC_X28_Y20_N9; Fanout = 1; COMB Node = 'Mux3~588'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.026 ns" { Mux3~587 Mux3~588 } "NODE_NAME" } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.447 ns) + CELL(0.292 ns) 20.103 ns Mux3~589 8 COMB LC_X28_Y20_N8 1 " "Info: 8: + IC(0.447 ns) + CELL(0.292 ns) = 20.103 ns; Loc. = LC_X28_Y20_N8; Fanout = 1; COMB Node = 'Mux3~589'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.739 ns" { Mux3~588 Mux3~589 } "NODE_NAME" } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.109 ns) + CELL(0.590 ns) 21.802 ns Mux3~590 9 COMB LC_X30_Y20_N9 1 " "Info: 9: + IC(1.109 ns) + CELL(0.590 ns) = 21.802 ns; Loc. = LC_X30_Y20_N9; Fanout = 1; COMB Node = 'Mux3~590'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.699 ns" { Mux3~589 Mux3~590 } "NODE_NAME" } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.112 ns) + CELL(0.590 ns) 26.504 ns SHT_DC\[3\]\$latch 10 REG LC_X52_Y8_N2 1 " "Info: 10: + IC(4.112 ns) + CELL(0.590 ns) = 26.504 ns; Loc. = LC_X52_Y8_N2; Fanout = 1; REG Node = 'SHT_DC\[3\]\$latch'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.702 ns" { Mux3~590 SHT_DC[3]$latch } "NODE_NAME" } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.565 ns ( 21.00 % ) " "Info: Total cell delay = 5.565 ns ( 21.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "20.939 ns ( 79.00 % ) " "Info: Total interconnect delay = 20.939 ns ( 79.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "26.504 ns" { SHT_DB[1] ShiftRight1~9198 ShiftRight1~9267 ShiftRight1~9268 Mux3~586 Mux3~587 Mux3~588 Mux3~589 Mux3~590 SHT_DC[3]$latch } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "26.504 ns" { SHT_DB[1] {} SHT_DB[1]~out0 {} ShiftRight1~9198 {} ShiftRight1~9267 {} ShiftRight1~9268 {} Mux3~586 {} Mux3~587 {} Mux3~588 {} Mux3~589 {} Mux3~590 {} SHT_DC[3]$latch {} } { 0.000ns 0.000ns 8.798ns 2.036ns 1.252ns 1.990ns 0.759ns 0.436ns 0.447ns 1.109ns 4.112ns } { 0.000ns 1.475ns 0.442ns 0.292ns 0.590ns 0.590ns 0.114ns 0.590ns 0.292ns 0.590ns 0.590ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.842 ns + " "Info: + Micro setup delay of destination is 0.842 ns" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SHT_DA\[31\] destination 8.757 ns - Shortest register " "Info: - Shortest clock path from clock \"SHT_DA\[31\]\" to destination register is 8.757 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns SHT_DA\[31\] 1 CLK PIN_224 11 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_224; Fanout = 11; CLK Node = 'SHT_DA\[31\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DA[31] } "NODE_NAME" } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.602 ns) + CELL(0.114 ns) 4.191 ns Mux32~21 2 COMB LC_X10_Y13_N6 32 " "Info: 2: + IC(2.602 ns) + CELL(0.114 ns) = 4.191 ns; Loc. = LC_X10_Y13_N6; Fanout = 32; COMB Node = 'Mux32~21'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.716 ns" { SHT_DA[31] Mux32~21 } "NODE_NAME" } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.452 ns) + CELL(0.114 ns) 8.757 ns SHT_DC\[3\]\$latch 3 REG LC_X52_Y8_N2 1 " "Info: 3: + IC(4.452 ns) + CELL(0.114 ns) = 8.757 ns; Loc. = LC_X52_Y8_N2; Fanout = 1; REG Node = 'SHT_DC\[3\]\$latch'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.566 ns" { Mux32~21 SHT_DC[3]$latch } "NODE_NAME" } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.703 ns ( 19.45 % ) " "Info: Total cell delay = 1.703 ns ( 19.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.054 ns ( 80.55 % ) " "Info: Total interconnect delay = 7.054 ns ( 80.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.757 ns" { SHT_DA[31] Mux32~21 SHT_DC[3]$latch } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "8.757 ns" { SHT_DA[31] {} SHT_DA[31]~out0 {} Mux32~21 {} SHT_DC[3]$latch {} } { 0.000ns 0.000ns 2.602ns 4.452ns } { 0.000ns 1.475ns 0.114ns 0.114ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "26.504 ns" { SHT_DB[1] ShiftRight1~9198 ShiftRight1~9267 ShiftRight1~9268 Mux3~586 Mux3~587 Mux3~588 Mux3~589 Mux3~590 SHT_DC[3]$latch } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "26.504 ns" { SHT_DB[1] {} SHT_DB[1]~out0 {} ShiftRight1~9198 {} ShiftRight1~9267 {} ShiftRight1~9268 {} Mux3~586 {} Mux3~587 {} Mux3~588 {} Mux3~589 {} Mux3~590 {} SHT_DC[3]$latch {} } { 0.000ns 0.000ns 8.798ns 2.036ns 1.252ns 1.990ns 0.759ns 0.436ns 0.447ns 1.109ns 4.112ns } { 0.000ns 1.475ns 0.442ns 0.292ns 0.590ns 0.590ns 0.114ns 0.590ns 0.292ns 0.590ns 0.590ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.757 ns" { SHT_DA[31] Mux32~21 SHT_DC[3]$latch } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "8.757 ns" { SHT_DA[31] {} SHT_DA[31]~out0 {} Mux32~21 {} SHT_DC[3]$latch {} } { 0.000ns 0.000ns 2.602ns 4.452ns } { 0.000ns 1.475ns 0.114ns 0.114ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "SHT_Func\[0\] SHT_DC\[14\] SHT_DC\[14\]\$latch 16.142 ns register " "Info: tco from clock \"SHT_Func\[0\]\" to destination pin \"SHT_DC\[14\]\" through register \"SHT_DC\[14\]\$latch\" is 16.142 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SHT_Func\[0\] source 9.428 ns + Longest register " "Info: + Longest clock path from clock \"SHT_Func\[0\]\" to source register is 9.428 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns SHT_Func\[0\] 1 CLK PIN_222 35 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_222; Fanout = 35; CLK Node = 'SHT_Func\[0\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_Func[0] } "NODE_NAME" } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.536 ns) + CELL(0.590 ns) 4.601 ns Mux32~21 2 COMB LC_X10_Y13_N6 32 " "Info: 2: + IC(2.536 ns) + CELL(0.590 ns) = 4.601 ns; Loc. = LC_X10_Y13_N6; Fanout = 32; COMB Node = 'Mux32~21'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.126 ns" { SHT_Func[0] Mux32~21 } "NODE_NAME" } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.535 ns) + CELL(0.292 ns) 9.428 ns SHT_DC\[14\]\$latch 3 REG LC_X31_Y16_N5 1 " "Info: 3: + IC(4.535 ns) + CELL(0.292 ns) = 9.428 ns; Loc. = LC_X31_Y16_N5; Fanout = 1; REG Node = 'SHT_DC\[14\]\$latch'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.827 ns" { Mux32~21 SHT_DC[14]$latch } "NODE_NAME" } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.357 ns ( 25.00 % ) " "Info: Total cell delay = 2.357 ns ( 25.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.071 ns ( 75.00 % ) " "Info: Total interconnect delay = 7.071 ns ( 75.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.428 ns" { SHT_Func[0] Mux32~21 SHT_DC[14]$latch } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "9.428 ns" { SHT_Func[0] {} SHT_Func[0]~out0 {} Mux32~21 {} SHT_DC[14]$latch {} } { 0.000ns 0.000ns 2.536ns 4.535ns } { 0.000ns 1.475ns 0.590ns 0.292ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.714 ns + Longest register pin " "Info: + Longest register to pin delay is 6.714 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SHT_DC\[14\]\$latch 1 REG LC_X31_Y16_N5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X31_Y16_N5; Fanout = 1; REG Node = 'SHT_DC\[14\]\$latch'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DC[14]$latch } "NODE_NAME" } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.606 ns) + CELL(2.108 ns) 6.714 ns SHT_DC\[14\] 2 PIN PIN_85 0 " "Info: 2: + IC(4.606 ns) + CELL(2.108 ns) = 6.714 ns; Loc. = PIN_85; Fanout = 0; PIN Node = 'SHT_DC\[14\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.714 ns" { SHT_DC[14]$latch SHT_DC[14] } "NODE_NAME" } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.108 ns ( 31.40 % ) " "Info: Total cell delay = 2.108 ns ( 31.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.606 ns ( 68.60 % ) " "Info: Total interconnect delay = 4.606 ns ( 68.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.714 ns" { SHT_DC[14]$latch SHT_DC[14] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "6.714 ns" { SHT_DC[14]$latch {} SHT_DC[14] {} } { 0.000ns 4.606ns } { 0.000ns 2.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.428 ns" { SHT_Func[0] Mux32~21 SHT_DC[14]$latch } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "9.428 ns" { SHT_Func[0] {} SHT_Func[0]~out0 {} Mux32~21 {} SHT_DC[14]$latch {} } { 0.000ns 0.000ns 2.536ns 4.535ns } { 0.000ns 1.475ns 0.590ns 0.292ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.714 ns" { SHT_DC[14]$latch SHT_DC[14] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "6.714 ns" { SHT_DC[14]$latch {} SHT_DC[14] {} } { 0.000ns 4.606ns } { 0.000ns 2.108ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "SHT_DC\[0\]\$latch SHT_DB\[0\] SHT_Func\[0\] -0.113 ns register " "Info: th for register \"SHT_DC\[0\]\$latch\" (data pin = \"SHT_DB\[0\]\", clock pin = \"SHT_Func\[0\]\") is -0.113 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SHT_Func\[0\] destination 9.448 ns + Longest register " "Info: + Longest clock path from clock \"SHT_Func\[0\]\" to destination register is 9.448 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns SHT_Func\[0\] 1 CLK PIN_222 35 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_222; Fanout = 35; CLK Node = 'SHT_Func\[0\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_Func[0] } "NODE_NAME" } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.536 ns) + CELL(0.590 ns) 4.601 ns Mux32~21 2 COMB LC_X10_Y13_N6 32 " "Info: 2: + IC(2.536 ns) + CELL(0.590 ns) = 4.601 ns; Loc. = LC_X10_Y13_N6; Fanout = 32; COMB Node = 'Mux32~21'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.126 ns" { SHT_Func[0] Mux32~21 } "NODE_NAME" } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.555 ns) + CELL(0.292 ns) 9.448 ns SHT_DC\[0\]\$latch 3 REG LC_X26_Y16_N5 1 " "Info: 3: + IC(4.555 ns) + CELL(0.292 ns) = 9.448 ns; Loc. = LC_X26_Y16_N5; Fanout = 1; REG Node = 'SHT_DC\[0\]\$latch'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.847 ns" { Mux32~21 SHT_DC[0]$latch } "NODE_NAME" } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.357 ns ( 24.95 % ) " "Info: Total cell delay = 2.357 ns ( 24.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.091 ns ( 75.05 % ) " "Info: Total interconnect delay = 7.091 ns ( 75.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.448 ns" { SHT_Func[0] Mux32~21 SHT_DC[0]$latch } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "9.448 ns" { SHT_Func[0] {} SHT_Func[0]~out0 {} Mux32~21 {} SHT_DC[0]$latch {} } { 0.000ns 0.000ns 2.536ns 4.555ns } { 0.000ns 1.475ns 0.590ns 0.292ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.561 ns - Shortest pin register " "Info: - Shortest pin to register delay is 9.561 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns SHT_DB\[0\] 1 PIN PIN_99 72 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_99; Fanout = 72; PIN Node = 'SHT_DB\[0\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DB[0] } "NODE_NAME" } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.949 ns) + CELL(0.114 ns) 8.538 ns Mux0~532 2 COMB LC_X26_Y16_N6 1 " "Info: 2: + IC(6.949 ns) + CELL(0.114 ns) = 8.538 ns; Loc. = LC_X26_Y16_N6; Fanout = 1; COMB Node = 'Mux0~532'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.063 ns" { SHT_DB[0] Mux0~532 } "NODE_NAME" } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.590 ns) 9.561 ns SHT_DC\[0\]\$latch 3 REG LC_X26_Y16_N5 1 " "Info: 3: + IC(0.433 ns) + CELL(0.590 ns) = 9.561 ns; Loc. = LC_X26_Y16_N5; Fanout = 1; REG Node = 'SHT_DC\[0\]\$latch'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.023 ns" { Mux0~532 SHT_DC[0]$latch } "NODE_NAME" } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.179 ns ( 22.79 % ) " "Info: Total cell delay = 2.179 ns ( 22.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.382 ns ( 77.21 % ) " "Info: Total interconnect delay = 7.382 ns ( 77.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.561 ns" { SHT_DB[0] Mux0~532 SHT_DC[0]$latch } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "9.561 ns" { SHT_DB[0] {} SHT_DB[0]~out0 {} Mux0~532 {} SHT_DC[0]$latch {} } { 0.000ns 0.000ns 6.949ns 0.433ns } { 0.000ns 1.475ns 0.114ns 0.590ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.448 ns" { SHT_Func[0] Mux32~21 SHT_DC[0]$latch } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "9.448 ns" { SHT_Func[0] {} SHT_Func[0]~out0 {} Mux32~21 {} SHT_DC[0]$latch {} } { 0.000ns 0.000ns 2.536ns 4.555ns } { 0.000ns 1.475ns 0.590ns 0.292ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.561 ns" { SHT_DB[0] Mux0~532 SHT_DC[0]$latch } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "9.561 ns" { SHT_DB[0] {} SHT_DB[0]~out0 {} Mux0~532 {} SHT_DC[0]$latch {} } { 0.000ns 0.000ns 6.949ns 0.433ns } { 0.000ns 1.475ns 0.114ns 0.590ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 35 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "139 " "Info: Allocated 139 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 17 01:08:07 2010 " "Info: Processing ended: Sat Jul 17 01:08:07 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
