
/*
 * Auto generated Run-Time-Environment Configuration File
 *      *** Do not modify ! ***
 *
 * Project: 'tfm_ns' 
 * Target:  'NUCLEO-L552ZE-Q' 
 */

#ifndef RTE_COMPONENTS_H
#define RTE_COMPONENTS_H


/*
 * Define the Device Header File: 
 */
#define CMSIS_device_header "stm32l5xx.h"

/*  ARM::CMSIS:RTOS2:Keil RTX5:Library_NS:5.5.2 */
#define RTE_CMSIS_RTOS2                 /* CMSIS-RTOS2 */
        #define RTE_CMSIS_RTOS2_RTX5            /* CMSIS-RTOS2 Keil RTX5 */
        #define RTE_CMSIS_RTOS2_RTX5_ARMV8M_NS  /* CMSIS-RTOS2 Keil RTX5 Armv8-M Non-secure domain */
/*  ARM::TFM:API:SFN:1.0.0 */
#define RTE_TFM_API_SFN                 /* TF-M API SFN */
/*  Keil::Device:STM32Cube Framework:STM32CubeMX:1.1.0 */
#define RTE_DEVICE_FRAMEWORK_CUBE_MX
/*  Keil::Device:STM32Cube HAL:Common:1.0.0 */
#define RTE_DEVICE_HAL_COMMON
/*  Keil::Device:STM32Cube HAL:Cortex:1.0.2 */
#define RTE_DEVICE_HAL_CORTEX
/*  Keil::Device:STM32Cube HAL:DMA:1.0.2 */
#define RTE_DEVICE_HAL_DMA
/*  Keil::Device:STM32Cube HAL:Flash:1.0.2 */
#define RTE_DEVICE_HAL_FLASH
/*  Keil::Device:STM32Cube HAL:GPIO:1.0.2 */
#define RTE_DEVICE_HAL_GPIO
/*  Keil::Device:STM32Cube HAL:ICACHE:1.0.2 */
#define RTE_DEVICE_HAL_ICACHE
/*  Keil::Device:STM32Cube HAL:PWR:1.0.2 */
#define RTE_DEVICE_HAL_PWR
/*  Keil::Device:STM32Cube HAL:RCC:1.0.2 */
#define RTE_DEVICE_HAL_RCC
/*  Keil::Device:Startup:1.0.2 */
#define RTE_DEVICE_STARTUP_STM32L5XX    /* Device Startup for STM32L5 */


#endif /* RTE_COMPONENTS_H */
