git clone --depth 1 --no-tags https://github.com/ZipingL/EE316_Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/228127361
git clone --depth 1 --no-tags https://github.com/TomohiroKida/hdl_samples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/228148957
git clone --depth 1 --no-tags https://github.com/blue-hope/SAM_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/228188229
git clone --depth 1 --no-tags https://github.com/Heming-Zhong/mips-pipeline-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/228292259
git clone --depth 1 --no-tags https://github.com/NKAMLESHRAJ/timer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/228656595
git clone --depth 1 --no-tags https://github.com/koblahdavid/MiniRescueRover.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/230685369
git clone --depth 1 --no-tags https://github.com/emilybyhuang/Parallel-Computing-Tuner.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/230711692
git clone --depth 1 --no-tags https://github.com/fle734449/Verilog-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/230689329
git clone --depth 1 --no-tags https://github.com/beeflobill/junk.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/230694930
git clone --depth 1 --no-tags https://github.com/kashefnegar/ARM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/231028635
git clone --depth 1 --no-tags https://github.com/Jackhuang-code/start_with_github.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/228946847
git clone --depth 1 --no-tags https://github.com/bit-hack/verilog-opl2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/231685518
git clone --depth 1 --no-tags https://github.com/hughorlin/ece241ProjectFall2019.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/229503130
git clone --depth 1 --no-tags https://github.com/kushagra-2503/CompArch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/228752577
git clone --depth 1 --no-tags https://github.com/cmbrothers/Verilog-Examples-Adders.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/230344538
git clone --depth 1 --no-tags https://github.com/Suslikadze/Menu_on_screen.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/230258292
git clone --depth 1 --no-tags https://github.com/anoopbabu99/LD_Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/226073532
git clone --depth 1 --no-tags https://github.com/iacanaw/XTEA_Async.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/227190679
git clone --depth 1 --no-tags https://github.com/geroji/MazeRunner.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/227938970
git clone --depth 1 --no-tags https://github.com/learn-by-consciousness/multi-cycle-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/229898215
git clone --depth 1 --no-tags https://github.com/bman12three4/FPGA_blink.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/230341482
git clone --depth 1 --no-tags https://github.com/benymaxparsa/shift-register-8bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/230618763
git clone --depth 1 --no-tags https://github.com/jiyoulee/computer-architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/230068234
git clone --depth 1 --no-tags https://github.com/hqd7777/QHu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/230160939
git clone --depth 1 --no-tags https://github.com/crlarsen/fp_class.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/229948787
git clone --depth 1 --no-tags https://github.com/awael/HunterCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/229630514
git clone --depth 1 --no-tags https://github.com/shaoyezh/Minesweeper.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/230662918
git clone --depth 1 --no-tags https://github.com/icwiki/verilog-art.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/226907743
git clone --depth 1 --no-tags https://github.com/oscourse-tsinghua/undergraduate-hqing2020.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/226894562
git clone --depth 1 --no-tags https://github.com/Caramelzyf/EDA-2019fall.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225199491
git clone --depth 1 --no-tags https://github.com/SoyaManabe/clock1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225473393
git clone --depth 1 --no-tags https://github.com/AlissonBoeing/projeto-final-dlpII.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/227168979
git clone --depth 1 --no-tags https://github.com/soy-sauce/Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/227480518
git clone --depth 1 --no-tags https://github.com/taiyonemo/Register_File_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/231345020
git clone --depth 1 --no-tags https://github.com/HanyMoussa/RISCV-Simulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/231071255
git clone --depth 1 --no-tags https://github.com/MehradNV/CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/229616673
git clone --depth 1 --no-tags https://github.com/germancq/Verification_and_measurement_system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/229738254
git clone --depth 1 --no-tags https://github.com/qingyli/EE354_Final_project_Collecter_in_maze.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225510042
git clone --depth 1 --no-tags https://github.com/Monairy/DMA-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/227647471
git clone --depth 1 --no-tags https://github.com/rafaellugassy/YorkU-2021.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/227916222
git clone --depth 1 --no-tags https://github.com/fransiskusyoga/Dual-mode-DNN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/228201964
git clone --depth 1 --no-tags https://github.com/aridaamaliarosa/DigitalSystemDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/228249559
git clone --depth 1 --no-tags https://github.com/khederyy1997/DigitalDesignLab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225694449
git clone --depth 1 --no-tags https://github.com/thanhtung2105/Simple_Processor-DE1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/227681775
git clone --depth 1 --no-tags https://github.com/futuretech6/FlappyBird.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/227950804
git clone --depth 1 --no-tags https://github.com/raymondbacco/projectParts.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/228763770
git clone --depth 1 --no-tags https://github.com/tonylabs/mojo-code-examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/226633638
git clone --depth 1 --no-tags https://github.com/BrandonMFong/PipelineProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225239151
git clone --depth 1 --no-tags https://github.com/MElody9120/UESTC--DigitalLogicDesign-Exp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225377370
git clone --depth 1 --no-tags https://github.com/tojslee/Verilog_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225119331
git clone --depth 1 --no-tags https://github.com/mohit11511/An-implementation-of-Arithmetic-logic-unit-using-Verilog-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/227923767
git clone --depth 1 --no-tags https://github.com/tkolanka/cse240d_fa19_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/227977692
git clone --depth 1 --no-tags https://github.com/Koaz/Dodge-Oka.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225608134
git clone --depth 1 --no-tags https://github.com/ShinFeb/SingleCycleCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225652168
git clone --depth 1 --no-tags https://github.com/nam2934/CPU_SAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225827919
git clone --depth 1 --no-tags https://github.com/0307kwon/2019.2_LogicCircuitDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225840331
git clone --depth 1 --no-tags https://github.com/bit-hack/scottcpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/226071977
git clone --depth 1 --no-tags https://github.com/RANolan/DLX.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/226189694
git clone --depth 1 --no-tags https://github.com/comododragon/linaii.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/226356116
git clone --depth 1 --no-tags https://github.com/AbeerVaishnav13/MealyFSM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/227066734
git clone --depth 1 --no-tags https://github.com/nzzlinh/RISCV_Pipeline_Arch_Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/227105048
git clone --depth 1 --no-tags https://github.com/unal-edigital2-2019-2/work02.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/227757276
git clone --depth 1 --no-tags https://github.com/sysadmin-sergey/TwoButtonVerilogSimon.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225728717
git clone --depth 1 --no-tags https://github.com/renkarsu/verilogExperimentAtRits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225727102
git clone --depth 1 --no-tags https://github.com/EricCheng2222/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/228036267
git clone --depth 1 --no-tags https://github.com/allen4565/git.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/228016193
git clone --depth 1 --no-tags https://github.com/redpanda3/soDLA_dev.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/229624598
git clone --depth 1 --no-tags https://github.com/jimcppdp/rtl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/229697870
git clone --depth 1 --no-tags https://github.com/cmbrothers/Verilog-Examples-FInal-Projecct.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/230342252
git clone --depth 1 --no-tags https://github.com/cmbrothers/Verilog-Example-Basic-clockdivider.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/230343984
git clone --depth 1 --no-tags https://github.com/bcohen116/Embedded_Systems_Fall2019.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/230294102
git clone --depth 1 --no-tags https://github.com/MSNThing/Milestone-6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/229882408
git clone --depth 1 --no-tags https://github.com/peter1719/np_sync.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225389139
git clone --depth 1 --no-tags https://github.com/vigneshrad/PositMultiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225475027
git clone --depth 1 --no-tags https://github.com/Dianaaaa/fpga-programs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/231511552
git clone --depth 1 --no-tags https://github.com/tehis/PDP-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/231541373
git clone --depth 1 --no-tags https://github.com/zhpinkman/mips-pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/231224272
git clone --depth 1 --no-tags https://github.com/ifTNT/myMIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/230763316
git clone --depth 1 --no-tags https://github.com/nicholasmatanga/RISC-Machine-Code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/230825206
git clone --depth 1 --no-tags https://github.com/kasrarsh/ARM-CPU-VERILOG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/230788436
git clone --depth 1 --no-tags https://github.com/iuliateodorescu/VUmeter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/227353031
git clone --depth 1 --no-tags https://github.com/jayteaftw/Coen21.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/229520144
git clone --depth 1 --no-tags https://github.com/BlondeVillain/Longform-Full-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/228937005
git clone --depth 1 --no-tags https://github.com/ramyelgendi/RISC-V-Single-Cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/228856495
git clone --depth 1 --no-tags https://github.com/huangh32/Embedded-System_by-C-programming.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/228968221
git clone --depth 1 --no-tags https://github.com/bandana095/Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/231814701
git clone --depth 1 --no-tags https://github.com/Nick31729/FPGA_final_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/231725097
git clone --depth 1 --no-tags https://github.com/VVONJAE/logical_circuit_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225924089
git clone --depth 1 --no-tags https://github.com/mahussain1/Hamming-error-detection-and-correction.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/226298480
git clone --depth 1 --no-tags https://github.com/SidB16/DigitalLogicDesigns.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/227495235
git clone --depth 1 --no-tags https://github.com/AbeerVaishnav13/Mod-8-Up-Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/227066466
git clone --depth 1 --no-tags https://github.com/Nasirinezhad/TictakToe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/228197270
git clone --depth 1 --no-tags https://github.com/dbids/FPGA-Whack_A_Mole-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/229355309
git clone --depth 1 --no-tags https://github.com/muzeyen/Digital-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/230305309
git clone --depth 1 --no-tags https://github.com/jakhuyen/stopwatch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/230146377
git clone --depth 1 --no-tags https://github.com/yuqi-lee/digital-circuits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225548369
git clone --depth 1 --no-tags https://github.com/NoahM48/Asteroids-Mk.2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/226601595
git clone --depth 1 --no-tags https://github.com/Brad-oren/Project3-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/226591885
git clone --depth 1 --no-tags https://github.com/Husaimawx/password_lock-verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/231787170
git clone --depth 1 --no-tags https://github.com/yangxiao235/mips_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/231023193
git clone --depth 1 --no-tags https://github.com/marwanmostfa/ppi-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/228527335
git clone --depth 1 --no-tags https://github.com/bendl/vmicro16_cluster_soc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/228233398
git clone --depth 1 --no-tags https://github.com/francisfu-embedded/Verilog-FPGA-Simple-RISC-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/229662862
git clone --depth 1 --no-tags https://github.com/music-and-electronics/FPGA-Practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/229682918
git clone --depth 1 --no-tags https://github.com/mojianhuiGZ/exercise.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/230807100
git clone --depth 1 --no-tags https://github.com/weirenxue/zcu111-Custom-IP-GPIO-IRQ.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/230700911
git clone --depth 1 --no-tags https://github.com/ChangOliver-ClassProject/CA19-Cached_Pipelined_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/231425832
git clone --depth 1 --no-tags https://github.com/jsamrao/processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/231651867
git clone --depth 1 --no-tags https://github.com/ramezmoussa/RISCV-32I.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/231073493
git clone --depth 1 --no-tags https://github.com/the6p4c/periwinkle-hdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/226635636
git clone --depth 1 --no-tags https://github.com/wuxx/icesugar.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/236272177
git clone --depth 1 --no-tags https://github.com/MaxXSoft/Fuxi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/235326677
git clone --depth 1 --no-tags https://github.com/chipsalliance/aib-phy-hardware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/235448474
git clone --depth 1 --no-tags https://github.com/ZipCPU/sdr.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/238207933
git clone --depth 1 --no-tags https://github.com/SySS-Research/icestick-glitcher.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/237158320
git clone --depth 1 --no-tags https://github.com/TeamVoss/VossII.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/236493811
git clone --depth 1 --no-tags https://github.com/TheSUPERCD/8bit_MicroComputer_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/233820973
git clone --depth 1 --no-tags https://github.com/dilshan/max2-audio-dac.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/233340819
git clone --depth 1 --no-tags https://github.com/robseb/HPS2FPGAmapping.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/232326194
git clone --depth 1 --no-tags https://github.com/cbalint13/e-verest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/238201701
git clone --depth 1 --no-tags https://github.com/Nitcloud/Image_sim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/238230886
git clone --depth 1 --no-tags https://github.com/schlae/plaid-bib-cpld.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/232688464
git clone --depth 1 --no-tags https://github.com/dawsonjon/OpenXcvr.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/233285257
git clone --depth 1 --no-tags https://github.com/nju-mips/noop-lo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/238844747
git clone --depth 1 --no-tags https://github.com/hdl-util/hdmi-demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/237883432
git clone --depth 1 --no-tags https://github.com/ElectronAsh/Jaguar_MiSTer_new.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/238002721
git clone --depth 1 --no-tags https://github.com/kingyoPiyo/Tang-Nano_MIDI_Sounder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/236306979
git clone --depth 1 --no-tags https://github.com/kunalg123/icc2_workshop_collaterals.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/233545503
git clone --depth 1 --no-tags https://github.com/sunyata000/AMY_MCU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/236504351
git clone --depth 1 --no-tags https://github.com/jpsety/verilog_benchmark_circuits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/234592196
git clone --depth 1 --no-tags https://github.com/sunyata000/PODES-M0O.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/236409836
git clone --depth 1 --no-tags https://github.com/samy-maxvy/MAXVY_MIPI_I3C_Basic_Master_Controller_IP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/236977199
git clone --depth 1 --no-tags https://github.com/mufpga/MicroFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/237408261
git clone --depth 1 --no-tags https://github.com/dslu7733/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/237891655
git clone --depth 1 --no-tags https://github.com/SySS-Research/icebreaker-glitcher.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/237160762
git clone --depth 1 --no-tags https://github.com/jotego/jt6295.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/231961281
git clone --depth 1 --no-tags https://github.com/hdl-util/vga-text-mode.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/237881243
git clone --depth 1 --no-tags https://github.com/Nitcloud/Two-way-voice-receiver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/236886717
git clone --depth 1 --no-tags https://github.com/ry/eecs151.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/237802090
git clone --depth 1 --no-tags https://github.com/lawrie/ulx3s_zx81.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/233592905
git clone --depth 1 --no-tags https://github.com/MaoZhuoqi/Flappy-Bird.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/232315678
git clone --depth 1 --no-tags https://github.com/skiphansen/panog2_nes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/231849058
git clone --depth 1 --no-tags https://github.com/santhiyaskumar/FPGA_Codec2Encoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/236404702
git clone --depth 1 --no-tags https://github.com/TheLeopardsH/RISC-V-5-stage-pipelined-in-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/235416074
git clone --depth 1 --no-tags https://github.com/shuji-oh/PLI_TDC_for_CAN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/236287715
git clone --depth 1 --no-tags https://github.com/gergoerdi/clash-pong.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/238232072
git clone --depth 1 --no-tags https://github.com/ealex/80386_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/235565033
git clone --depth 1 --no-tags https://github.com/wisdom1972/MIPI_CSI_T20F169.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/238608533
git clone --depth 1 --no-tags https://github.com/ChristopherChou/CPU31.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/233578777
git clone --depth 1 --no-tags https://github.com/cuttingedge191/HITCS-Digital_Logic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/233009586
git clone --depth 1 --no-tags https://github.com/thejefflarson/little-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/234303067
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/AY-3-8500-MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/231849173
git clone --depth 1 --no-tags https://github.com/singhuu/CSC258.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/236611226
git clone --depth 1 --no-tags https://github.com/mist-devel/mist-modules.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/235384855
git clone --depth 1 --no-tags https://github.com/JunnanLi/TuMan.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/232225999
git clone --depth 1 --no-tags https://github.com/JasonCarter92/16QAM-Transmitter-Reciever.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/233892313
git clone --depth 1 --no-tags https://github.com/SimDaSong/4-bit-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/236445726
git clone --depth 1 --no-tags https://github.com/obilaniu/MVU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/235866100
git clone --depth 1 --no-tags https://github.com/atomminer/am01.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/234045365
git clone --depth 1 --no-tags https://github.com/sprout-uci/APEX.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/238550705
git clone --depth 1 --no-tags https://github.com/bruceDuand/systolic_array_mac.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/238726707
git clone --depth 1 --no-tags https://github.com/hsnaves/ben_eater_computer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/231982812
git clone --depth 1 --no-tags https://github.com/HackerFoo/nitefury-popr.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/233756391
git clone --depth 1 --no-tags https://github.com/hsg027/Image-processing-using-Basys3-FPGA-board.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/236248516
git clone --depth 1 --no-tags https://github.com/Asfagus/Pong_game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/234991582
git clone --depth 1 --no-tags https://github.com/7enTropy7/Artix_7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/234019548
git clone --depth 1 --no-tags https://github.com/Nitcloud/Two-way-voice-transmitter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/237457575
git clone --depth 1 --no-tags https://github.com/krishna-swaroop/Image-Compression-Algorithms.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/233237439
git clone --depth 1 --no-tags https://github.com/JamesLiao714/FPGA_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/232738723
git clone --depth 1 --no-tags https://github.com/getlanced/FPGA-Otsu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/234682747
git clone --depth 1 --no-tags https://github.com/ys-zong/FPGA-CPU54.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/233388459
git clone --depth 1 --no-tags https://github.com/OFS/opae-sim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/237307883
git clone --depth 1 --no-tags https://github.com/EECS150/fpga_labs_sp20.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/235222003
git clone --depth 1 --no-tags https://github.com/darklyght/RISC-V-on-Zynq-7000.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/237494257
git clone --depth 1 --no-tags https://github.com/wisdom1972/ManchesterIP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/237621927
git clone --depth 1 --no-tags https://github.com/ElectronAsh/CPS_MiSTer_new.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/233447244
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/Chip8_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/238505567
git clone --depth 1 --no-tags https://github.com/Jiaxin-Lu/RISCV-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/233069829
git clone --depth 1 --no-tags https://github.com/ammar89/Digital-System-Design-with-Verilog-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/237597329
git clone --depth 1 --no-tags https://github.com/yueyang0115/Duke-ECE-550.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/239014765
git clone --depth 1 --no-tags https://github.com/jhughes1010/6526cia.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/238445852
git clone --depth 1 --no-tags https://github.com/danerwilliams/PacmanRemixHLSM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/236113026
git clone --depth 1 --no-tags https://github.com/joelsanchezmoreno/MIRI_PA_core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/233872496
git clone --depth 1 --no-tags https://github.com/Yazmau/Verilog-Game-Tetris.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/233971766
git clone --depth 1 --no-tags https://github.com/zyongye/LC-3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/233321634
git clone --depth 1 --no-tags https://github.com/bmartini/skid-buffer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/238443889
git clone --depth 1 --no-tags https://github.com/zhangzek/uart_in_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/237934951
git clone --depth 1 --no-tags https://github.com/wisdom1972/ram_pll_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/237143943
git clone --depth 1 --no-tags https://github.com/SamueleGerminiani/subplatform.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/232997046
