{
  "Top": "fir_fixed",
  "RtlTop": "fir_fixed",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z007s",
    "Package": "-clg225",
    "Speed": "-1"
  },
  "HlsSolution": {
    "DirectiveTcl": [
      "set_directive_unroll fir_fixed\/SHIFT -factor 66",
      "set_directive_unroll fir_fixed\/MAC -factor 66"
    ],
    "DirectiveInfo": [
      "unroll fir_fixed\/SHIFT {{factor 66}} {}",
      "unroll fir_fixed\/MAC {{factor 66}} {}"
    ]
  },
  "Args": {
    "x": {
      "index": "0",
      "type": {
        "dataType": "ap_fixed",
        "dataWidth": "16",
        "interfaceRef": "x_V"
      }
    },
    "h": {
      "index": "1",
      "type": {
        "kinds": ["array"],
        "dataType": "ap_fixed",
        "dataWidth": "16",
        "arraySizes": ["100"],
        "multiInterfaceRef": [
          "h_V_address0",
          "h_V_address1",
          "h_V_q0",
          "h_V_q1"
        ]
      }
    },
    "y": {
      "index": "2",
      "type": {
        "kinds": ["pointer"],
        "dataType": "ap_fixed",
        "dataWidth": "17",
        "interfaceRef": "y_V"
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "191",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "fir_fixed",
    "Version": "1.0",
    "DisplayName": "Fir_fixed",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": [
      "..\/..\/fir_double.cpp",
      "..\/..\/fir_fixed.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/fir_fixed_mac_mulbkb.vhd",
      "impl\/vhdl\/fir_fixed_regs_V.vhd",
      "impl\/vhdl\/fir_fixed.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/fir_fixed_mac_mulbkb.v",
      "impl\/verilog\/fir_fixed_regs_V.v",
      "impl\/verilog\/fir_fixed_regs_V_ram.dat",
      "impl\/verilog\/fir_fixed.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "C:\/Users\/doria\/Desktop\/HSCe_Project\/project_process\/unroll_factor_66\/.autopilot\/db\/fir_fixed.design.xml",
    "DebugDir": "C:\/Users\/doria\/Desktop\/HSCe_Project\/project_process\/unroll_factor_66\/.debug",
    "ProtoInst": ["C:\/Users\/doria\/Desktop\/HSCe_Project\/project_process\/unroll_factor_66\/.debug\/fir_fixed.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst",
      "bundle_role": "default"
    },
    "h_V_address0": {
      "type": "data",
      "dir": "out",
      "width": "7",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "7"
        }},
      "bundle_name": "h_V",
      "bundle_role": "address0"
    },
    "h_V_address1": {
      "type": "data",
      "dir": "out",
      "width": "7",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "7"
        }},
      "bundle_name": "h_V",
      "bundle_role": "address1"
    },
    "h_V_q0": {
      "type": "data",
      "dir": "in",
      "width": "16",
      "ctype": {"DATA": {
          "Type": "real fixed signed 15",
          "Width": "16"
        }},
      "bundle_name": "h_V",
      "bundle_role": "q0"
    },
    "h_V_q1": {
      "type": "data",
      "dir": "in",
      "width": "16",
      "ctype": {"DATA": {
          "Type": "real fixed signed 15",
          "Width": "16"
        }},
      "bundle_name": "h_V",
      "bundle_role": "q1"
    },
    "x_V": {
      "type": "data",
      "dir": "in",
      "width": "16",
      "ctype": {"DATA": {
          "Type": "real fixed signed 15",
          "Width": "16"
        }},
      "bundle_name": "x_V",
      "bundle_role": "default"
    },
    "y_V": {
      "type": "data",
      "dir": "out",
      "width": "17",
      "ctype": {"DATA": {
          "Type": "real fixed signed 15",
          "Width": "17"
        }},
      "bundle_name": "y_V",
      "bundle_role": "default"
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "x_V": {
      "dir": "in",
      "width": "16"
    },
    "h_V_address0": {
      "dir": "out",
      "width": "7"
    },
    "h_V_ce0": {
      "dir": "out",
      "width": "1"
    },
    "h_V_q0": {
      "dir": "in",
      "width": "16"
    },
    "h_V_address1": {
      "dir": "out",
      "width": "7"
    },
    "h_V_ce1": {
      "dir": "out",
      "width": "1"
    },
    "h_V_q1": {
      "dir": "in",
      "width": "16"
    },
    "y_V": {
      "dir": "out",
      "width": "17"
    },
    "y_V_ap_vld": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "fir_fixed"},
    "Info": {"fir_fixed": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"fir_fixed": {
        "Latency": {
          "LatencyBest": "191",
          "LatencyAvg": "224",
          "LatencyWorst": "256",
          "PipelineIIMin": "192",
          "PipelineIIMax": "257",
          "PipelineII": "192 ~ 257",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "9.400"
        },
        "Loops": [
          {
            "Name": "SHIFT",
            "TripCount": "2",
            "LatencyMin": "134",
            "LatencyMax": "199",
            "Latency": "134 ~ 199",
            "PipelineII": "",
            "PipelineDepth": "67"
          },
          {
            "Name": "MAC",
            "TripCount": "1",
            "Latency": "54",
            "PipelineII": "",
            "PipelineDepth": "36"
          }
        ],
        "Area": {
          "BRAM_18K": "1",
          "DSP48E": "66",
          "FF": "2191",
          "LUT": "4572",
          "URAM": "0"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "fir_fixed",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2019-12-31 18:49:41 +0100",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.1"
  }
}
