# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab2.srcs/sources_1/new/NOT_AND_2.vhd" \
"../../../../lab2.srcs/sources_1/new/NOT_AND_3.vhd" \
"../../../../lab2.srcs/sources_1/new/OR_2_NOT.vhd" \
"../../../../lab2.srcs/sources_1/new/task3_v8_struct.vhd" \
"../../../../lab2.srcs/sources_1/new/task_3_v8.vhd" \
"../../../../lab2.srcs/sources_1/new/task3_test.vhd" \

# Do not sort compile order
nosort
