.include "snap.inc"
.global inverse
.global _inverse
inverse:
_inverse:
stp x29, x30, [sp, #-16]!
mov x29, sp
stp x19, x20, [sp, #-16]!
stp x21, x22, [sp, #-16]!
stp x23, x24, [sp, #-16]!
stp x25, x26, [sp, #-16]!
stp x27, x28, [sp, #-16]!
stp q8, q9, [sp, #-32]!
stp q10, q11, [sp, #-32]!
stp q12, q13, [sp, #-32]!
stp q14, q15, [sp, #-32]!
ldp q5, q6, [x1]
movi v4.2d, #-1
mov x2, #-1
lsr x2, x2, #1
ins v3.d[1], x2
mov x2, #-19
ins v3.d[0], x2
zip1 v8.2d, v3.2d, v5.2d
zip2 v9.2d, v4.2d, v5.2d
zip1 v10.2d, v4.2d, v6.2d
zip2 v11.2d, v3.2d, v6.2d
ushr v1.2d, v4.2d, #34
and v3.16b, v8.16b, v1.16b
ushr v12.2d, v8.2d, #30
and v12.16b, v12.16b, v1.16b
shl v12.2d, v12.2d, #32
orr v3.16b, v3.16b, v12.16b
ushr v4.2d, v8.2d, #60
shl v12.2d, v9.2d, #4
and v12.16b, v12.16b, v1.16b
orr v4.16b, v4.16b, v12.16b
ushr v12.2d, v9.2d, #26
and v12.16b, v12.16b, v1.16b
shl v12.2d, v12.2d, #32
orr v4.16b, v4.16b, v12.16b
ushr v5.2d, v9.2d, #56
shl v12.2d, v10.2d, #8
and v12.16b, v12.16b, v1.16b
orr v5.16b, v5.16b, v12.16b
ushr v12.2d, v10.2d, #22
and v12.16b, v12.16b, v1.16b
shl v12.2d, v12.2d, #32
orr v5.16b, v5.16b, v12.16b
ushr v6.2d, v10.2d, #52
shl v12.2d, v11.2d, #12
and v12.16b, v12.16b, v1.16b
orr v6.16b, v6.16b, v12.16b
ushr v12.2d, v11.2d, #18
and v12.16b, v12.16b, v1.16b
shl v12.2d, v12.2d, #32
orr v6.16b, v6.16b, v12.16b
ushr v7.2d, v11.2d, #48
movi v8.2d, #0
mov  x2, #1
ins  v8.d[1], x2
movi v9.2d, #0
movi v10.2d, #0
movi v11.2d, #0
movi v12.2d, #0
uzp1 v2.4s, v1.4s, v1.4s
ldp x5, x22, [x1]
mov x4, #-19
mov x21, #-1
mov x1, x4
mov x2, x5
mov x3, #1
movz x6, #512, LSL #32
add  x6, x6, #1048576
movz  x7, #10347, LSL #16
movk  x7, #51739
dup  v15.4s, w7



// ----------------------------------------



and x7, x1, #1048575
and x8, x2, #1048575
orr x7, x7, #0xFFFFFE0000000000
orr x8, x8, #0xC000000000000000
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
add x12, x7, x6
asr x12, x12, #42
add x11, x7, #1048576
lsl x11, x11, #22
asr x11, x11, #43
add x14, x8, x6
asr x14, x14, #42
add x13, x8, #1048576
lsl x13, x13, #22
asr x13, x13, #43
mul x9, x11, x1
madd x9, x12, x2, x9
asr x9, x9, #20
mul x10, x13, x1
madd x10, x14, x2, x10
asr x2, x10, #20
mov x1, x9
and x7, x1, #1048575
and x8, x2, #1048575
orr x7, x7, #0xFFFFFE0000000000
orr x8, x8, #0xC000000000000000
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
add x16, x7, x6
asr x16, x16, #42
add x15, x7, #1048576
lsl x15, x15, #22
asr x15, x15, #43
add x18, x8, x6
asr x18, x18, #42
add x17, x8, #1048576
lsl x17, x17, #22
asr x17, x17, #43
mul x9, x15, x1
madd x9, x16, x2, x9
asr x9, x9, #20
mul x10, x17, x1
madd x10, x18, x2, x10
asr x2, x10, #20
mov x1, x9
mul x9, x15, x11
madd x10,  x16, x13, x9
mul x9, x17, x11
madd x13, x18, x13, x9
mov x11, x10
mul x9, x15, x12
madd x10,  x16, x14, x9
mul x9, x17, x12
madd x14, x18, x14, x9
mov x12, x10
and x7, x1, #1048575
and x8, x2, #1048575
orr x7, x7, #0xFFFFFE0000000000
orr x8, x8, #0xC000000000000000
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
add x16, x7, x6
asr x16, x16, #42
add x15, x7, #1048576
lsl x15, x15, #22
asr x15, x15, #43
add x18, x8, x6
asr x18, x18, #42
add x17, x8, #1048576
lsl x17, x17, #22
asr x17, x17, #43
mul x9, x15, x11
madd x10,  x16, x13, x9
mul x9, x17, x11
madd x13, x18, x13, x9
mov x11, x10
mul x9, x15, x12
madd x10,  x16, x14, x9
mul x9, x17, x12
madd x14, x18, x14, x9
mov x12, x10
mov x19, #9
        Lbig_loop:
                                                 // Instructions:    420
                                                 // Expected cycles: 200
                                                 // Expected IPC:    2.10
                                                 //
                                                 // Cycle bound:     200.0
                                                 // IPC bound:       2.10
                                                 //
                                                 // Wall time:     2406.59s
                                                 // User time:     2406.59s
                                                 //
                                                 // ------------------------------------------------------------------------------------------ cycle (expected) ------------------------------------------------------------------------------------------->
                                                 // 0                        25                       50                       75                       100                      125                      150                      175
                                                 // |------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|
        cmp x14, xzr                             // *.......................................................................................................................................................................................................
        cneg x25, x14, mi                        // .*......................................................................................................................................................................................................
        csetm x30, mi                            // .*......................................................................................................................................................................................................
        cmp x13, xzr                             // ..*.....................................................................................................................................................................................................
        eor x20, x5, x30                         // ..*.....................................................................................................................................................................................................
        csetm x10, mi                            // ...*....................................................................................................................................................................................................
        ins v26.d[0], x11                        // ...*....................................................................................................................................................................................................
        cneg x29, x13, mi                        // ...*....................................................................................................................................................................................................
        ins v29.d[0], x12                        // ....*...................................................................................................................................................................................................
        eor x27, x4, x10                         // ....*...................................................................................................................................................................................................
        eor x7, x21, x10                         // ....*...................................................................................................................................................................................................
        mul x28, x27, x29                        // .....*..................................................................................................................................................................................................
        umulh x18, x27, x29                      // ......*.................................................................................................................................................................................................
        mul x2, x7, x29                          // ..........*.............................................................................................................................................................................................
        ins v26.d[1], x13                        // ..........*.............................................................................................................................................................................................
        ins v29.d[1], x14                        // ..........*.............................................................................................................................................................................................
        umulh x9, x20, x25                       // ...........*............................................................................................................................................................................................
        cmp x12, xzr                             // ...............*........................................................................................................................................................................................
        and x16, x25, x30                        // ...............*........................................................................................................................................................................................
        uzp1 v24.4S, v26.4S, v29.4S              // ................*.......................................................................................................................................................................................
        sshr v31.2D, v26.2D, #30                 // ................*.......................................................................................................................................................................................
        mul x27, x20, x25                        // ................*.......................................................................................................................................................................................
        and x7, x29, x10                         // .................*......................................................................................................................................................................................
        sub x20, x3, #1                          // .................*......................................................................................................................................................................................
        csetm x29, mi                            // .................*......................................................................................................................................................................................
        mov x10, #19                             // ..................*.....................................................................................................................................................................................
        eor x24, x5, x29                         // ..................*.....................................................................................................................................................................................
        cneg x12, x12, mi                        // ..................*.....................................................................................................................................................................................
        cmp x11, xzr                             // ...................*....................................................................................................................................................................................
        add x15, x7, x16                         // ...................*....................................................................................................................................................................................
        and x5, x12, x29                         // ...................*....................................................................................................................................................................................
        dup v23.2D, x10                          // ....................*...................................................................................................................................................................................
        csetm x14, mi                            // ....................*...................................................................................................................................................................................
        cneg x13, x11, mi                        // ....................*...................................................................................................................................................................................
        and v20.16B, v24.16B, v2.16B             // .....................*..................................................................................................................................................................................
        and x23, x13, x14                        // .....................*..................................................................................................................................................................................
        eor x11, x4, x14                         // .....................*..................................................................................................................................................................................
        sshr v27.2D, v29.2D, #30                 // ......................*.................................................................................................................................................................................
        mul x26, x11, x13                        // ......................*.................................................................................................................................................................................
        add x23, x23, x5                         // .......................*................................................................................................................................................................................
        eor x16, x21, x14                        // .......................*................................................................................................................................................................................
        adds x10, x28, x15                       // .......................*................................................................................................................................................................................
        umulh x14, x11, x13                      // ........................*...............................................................................................................................................................................
        smull v24.2D, v20.2S, v3.S[0]            // ........................*...............................................................................................................................................................................
        smlal2 v24.2D, v20.4S, v3.S[2]           // .........................*..............................................................................................................................................................................
        sshr v0.2D, v24.2D, #30                  // ..........................*.............................................................................................................................................................................
        uzp1 v28.4S, v31.4S, v27.4S              // ..........................*.............................................................................................................................................................................
        mul x11, x16, x13                        // ............................*...........................................................................................................................................................................
        adc x28, x18, xzr                        // .............................*..........................................................................................................................................................................
        smlal v0.2D, v28.2S, v3.S[0]             // .............................*..........................................................................................................................................................................
        adds x18, x26, x23                       // .............................*..........................................................................................................................................................................
        eor x7, x22, x30                         // ..............................*.........................................................................................................................................................................
        add x23, x28, x2                         // ..............................*.........................................................................................................................................................................
        adc x26, x14, xzr                        // ..............................*.........................................................................................................................................................................
        mul x28, x7, x25                         // ...............................*........................................................................................................................................................................
        smlal2 v0.2D, v28.4S, v3.S[2]            // ...............................*........................................................................................................................................................................
        adds x10, x27, x10                       // ................................*.......................................................................................................................................................................
        eor x7, x22, x29                         // ................................*.......................................................................................................................................................................
        add x26, x26, x11                        // ................................*.......................................................................................................................................................................
        mul x11, x24, x12                        // .................................*......................................................................................................................................................................
        smlal v0.2D, v20.2S, v3.S[1]             // .................................*......................................................................................................................................................................
        umulh x8, x24, x12                       // ..................................*.....................................................................................................................................................................
        smlal2 v0.2D, v20.4S, v3.S[3]            // ..................................*.....................................................................................................................................................................
        sshr v14.2D, v0.2D, #30                  // ...................................*....................................................................................................................................................................
        mul x12, x7, x12                         // ......................................*.................................................................................................................................................................
        adc x27, x9, x23                         // .......................................*................................................................................................................................................................
        adds x16, x11, x18                       // .......................................*................................................................................................................................................................
        smlal v14.2D, v28.2S, v3.S[1]            // .......................................*................................................................................................................................................................
        add x7, x27, x28                         // ........................................*...............................................................................................................................................................
        adc x11, x8, x26                         // ........................................*...............................................................................................................................................................
        smlal2 v14.2D, v28.4S, v3.S[3]           // ........................................*...............................................................................................................................................................
        add x11, x11, x12                        // .........................................*..............................................................................................................................................................
        smlal v14.2D, v20.2S, v4.S[0]            // .........................................*..............................................................................................................................................................
        extr x4, x7, x10, #60                    // ..........................................*.............................................................................................................................................................
        smlal2 v14.2D, v20.4S, v4.S[2]           // ..........................................*.............................................................................................................................................................
        extr x12, x11, x16, #60                  // ...........................................*............................................................................................................................................................
        sshr v26.2D, v14.2D, #30                 // ...........................................*............................................................................................................................................................
        and x7, x4, #1048575                     // .............................................*..........................................................................................................................................................
        and x28, x12, #1048575                   // ..............................................*.........................................................................................................................................................
        smlal v26.2D, v28.2S, v4.S[0]            // ..............................................*.........................................................................................................................................................
        orr x7, x7, #0xC000000000000000          // ..............................................*.........................................................................................................................................................
        smlal2 v26.2D, v28.4S, v4.S[2]           // ...............................................*........................................................................................................................................................
        orr x27, x28, #0xFFFFFE0000000000        // ...............................................*........................................................................................................................................................
        tst x7, #1                               // ...............................................*........................................................................................................................................................
        smlal v26.2D, v20.2S, v4.S[1]            // ................................................*.......................................................................................................................................................
        csel x28, x27, xzr, ne                   // ................................................*.......................................................................................................................................................
        tst x20, x7, ror #1                      // ................................................*.......................................................................................................................................................
        smlal2 v26.2D, v20.4S, v4.S[3]           // .................................................*......................................................................................................................................................
        csneg x28, x28, x28, pl                  // ..................................................*.....................................................................................................................................................
        sshr v18.2D, v26.2D, #30                 // ..................................................*.....................................................................................................................................................
        csneg x10, x20, x3, pl                   // ...................................................*....................................................................................................................................................
        add x28, x7, x28                         // ...................................................*....................................................................................................................................................
        sub x11, x10, #1                         // ....................................................*...................................................................................................................................................
        smlal v18.2D, v28.2S, v4.S[1]            // .....................................................*..................................................................................................................................................
        asr x20, x28, #1                         // .....................................................*..................................................................................................................................................
        csel x27, x7, x27, mi                    // ......................................................*.................................................................................................................................................
        smlal2 v18.2D, v28.4S, v4.S[3]           // ......................................................*.................................................................................................................................................
        tst x20, #1                              // ......................................................*.................................................................................................................................................
        smlal v18.2D, v20.2S, v5.S[0]            // .......................................................*................................................................................................................................................
        csel x28, x27, xzr, ne                   // .......................................................*................................................................................................................................................
        tst x11, x20, ror #1                     // .......................................................*................................................................................................................................................
        smlal2 v18.2D, v20.4S, v5.S[2]           // .........................................................*..............................................................................................................................................
        csneg x7, x28, x28, pl                   // .........................................................*..............................................................................................................................................
        sshr v25.2D, v18.2D, #30                 // ..........................................................*.............................................................................................................................................
        add x23, x20, x7                         // ..........................................................*.............................................................................................................................................
        csneg x11, x11, x10, pl                  // ..........................................................*.............................................................................................................................................
        sub x10, x11, #1                         // ...........................................................*............................................................................................................................................
        and v18.16B, v18.16B, v1.16B             // ............................................................*...........................................................................................................................................
        asr x9, x23, #1                          // ............................................................*...........................................................................................................................................
        smlal v25.2D, v28.2S, v5.S[0]            // .............................................................*..........................................................................................................................................
        csel x27, x20, x27, mi                   // .............................................................*..........................................................................................................................................
        tst x9, #1                               // .............................................................*..........................................................................................................................................
        smlal2 v25.2D, v28.4S, v5.S[2]           // ..............................................................*.........................................................................................................................................
        csel x28, x27, xzr, ne                   // ..............................................................*.........................................................................................................................................
        tst x10, x9, ror #1                      // ..............................................................*.........................................................................................................................................
        smlal v25.2D, v20.2S, v5.S[1]            // ...............................................................*........................................................................................................................................
        smlal2 v25.2D, v20.4S, v5.S[3]           // ................................................................*.......................................................................................................................................
        csneg x7, x28, x28, pl                   // ................................................................*.......................................................................................................................................
        sshr v0.2D, v25.2D, #30                  // .................................................................*......................................................................................................................................
        csneg x11, x10, x11, pl                  // .................................................................*......................................................................................................................................
        add x28, x9, x7                          // .................................................................*......................................................................................................................................
        sub x7, x11, #1                          // ..................................................................*.....................................................................................................................................
        asr x20, x28, #1                         // ...................................................................*....................................................................................................................................
        smlal v0.2D, v28.2S, v5.S[1]             // ....................................................................*...................................................................................................................................
        csel x10, x9, x27, mi                    // ....................................................................*...................................................................................................................................
        tst x20, #1                              // ....................................................................*...................................................................................................................................
        smlal2 v0.2D, v28.4S, v5.S[3]            // .....................................................................*..................................................................................................................................
        csel x28, x10, xzr, ne                   // .....................................................................*..................................................................................................................................
        tst x7, x20, ror #1                      // .....................................................................*..................................................................................................................................
        smlal v0.2D, v20.2S, v6.S[0]             // ......................................................................*.................................................................................................................................
        smlal2 v0.2D, v20.4S, v6.S[2]            // .......................................................................*................................................................................................................................
        csneg x28, x28, x28, pl                  // .......................................................................*................................................................................................................................
        sshr v5.2D, v0.2D, #30                   // ........................................................................*...............................................................................................................................
        csneg x27, x7, x11, pl                   // ........................................................................*...............................................................................................................................
        add x28, x20, x28                        // ........................................................................*...............................................................................................................................
        sub x11, x27, #1                         // .........................................................................*..............................................................................................................................
        smull v4.2D, v20.2S, v8.S[0]             // ..........................................................................*.............................................................................................................................
        asr x23, x28, #1                         // ..........................................................................*.............................................................................................................................
        smlal v5.2D, v28.2S, v6.S[0]             // ...........................................................................*............................................................................................................................
        csel x20, x20, x10, mi                   // ...........................................................................*............................................................................................................................
        tst x23, #1                              // ...........................................................................*............................................................................................................................
        smlal2 v5.2D, v28.4S, v6.S[2]            // ............................................................................*...........................................................................................................................
        csel x7, x20, xzr, ne                    // ............................................................................*...........................................................................................................................
        tst x11, x23, ror #1                     // ............................................................................*...........................................................................................................................
        smlal v5.2D, v20.2S, v6.S[1]             // .............................................................................*..........................................................................................................................
        smlal2 v5.2D, v20.4S, v6.S[3]            // ..............................................................................*.........................................................................................................................
        csneg x28, x7, x7, pl                    // ..............................................................................*.........................................................................................................................
        csneg x16, x11, x27, pl                  // ..............................................................................*.........................................................................................................................
        sshr v13.2D, v5.2D, #30                  // ...............................................................................*........................................................................................................................
        smlal2 v4.2D, v20.4S, v8.S[2]            // ...............................................................................*........................................................................................................................
        add x18, x23, x28                        // ...............................................................................*........................................................................................................................
        mul v24.4S, v4.4S, v15.4S                // ................................................................................*.......................................................................................................................
        sub x10, x16, #1                         // ................................................................................*.......................................................................................................................
        asr x27, x18, #1                         // .................................................................................*......................................................................................................................
        csel x7, x23, x20, mi                    // ..................................................................................*.....................................................................................................................
        smlal v13.2D, v28.2S, v6.S[1]            // ..................................................................................*.....................................................................................................................
        tst x27, #1                              // ..................................................................................*.....................................................................................................................
        smlal2 v13.2D, v28.4S, v6.S[3]           // ...................................................................................*....................................................................................................................
        csel x28, x7, xzr, ne                    // ...................................................................................*....................................................................................................................
        tst x10, x27, ror #1                     // ...................................................................................*....................................................................................................................
        smlal v13.2D, v20.2S, v7.S[0]            // ....................................................................................*...................................................................................................................
        and v24.16B, v24.16B, v1.16B             // .....................................................................................*..................................................................................................................
        csneg x20, x28, x28, pl                  // .....................................................................................*..................................................................................................................
        smlal2 v13.2D, v20.4S, v7.S[2]           // ......................................................................................*.................................................................................................................
        csneg x23, x10, x16, pl                  // ......................................................................................*.................................................................................................................
        add x11, x27, x20                        // ......................................................................................*.................................................................................................................
        sshr v22.2D, v13.2D, #30                 // .......................................................................................*................................................................................................................
        sub x2, x23, #1                          // .......................................................................................*................................................................................................................
        uzp1 v31.4S, v24.4S, v24.4S              // ........................................................................................*...............................................................................................................
        asr x10, x11, #1                         // ........................................................................................*...............................................................................................................
        csel x18, x27, x7, mi                    // .........................................................................................*..............................................................................................................
        tst x10, #1                              // .........................................................................................*..............................................................................................................
        smlal v22.2D, v28.2S, v7.S[0]            // ..........................................................................................*.............................................................................................................
        csel x20, x18, xzr, ne                   // ..........................................................................................*.............................................................................................................
        tst x2, x10, ror #1                      // ..........................................................................................*.............................................................................................................
        smlsl v4.2D, v31.2S, v23.S[0]            // ...........................................................................................*............................................................................................................
        sshr v4.2D, v4.2D, #30                   // ............................................................................................*...........................................................................................................
        csneg x28, x20, x20, pl                  // ............................................................................................*...........................................................................................................
        smlal2 v22.2D, v28.4S, v7.S[2]           // .............................................................................................*..........................................................................................................
        csneg x7, x2, x23, pl                    // .............................................................................................*..........................................................................................................
        add x23, x10, x28                        // .............................................................................................*..........................................................................................................
        sshr v7.2D, v22.2D, #30                  // ..............................................................................................*.........................................................................................................
        sub x11, x7, #1                          // ..............................................................................................*.........................................................................................................
        smlal v4.2D, v28.2S, v8.S[0]             // ...............................................................................................*........................................................................................................
        asr x27, x23, #1                         // ...............................................................................................*........................................................................................................
        smlal2 v4.2D, v28.4S, v8.S[2]            // ................................................................................................*.......................................................................................................
        csel x10, x10, x18, mi                   // ................................................................................................*.......................................................................................................
        tst x27, #1                              // ................................................................................................*.......................................................................................................
        smlal v4.2D, v20.2S, v8.S[1]             // .................................................................................................*......................................................................................................
        csel x24, x10, xzr, ne                   // .................................................................................................*......................................................................................................
        tst x11, x27, ror #1                     // .................................................................................................*......................................................................................................
        smlal2 v4.2D, v20.4S, v8.S[3]            // ..................................................................................................*.....................................................................................................
        mul v24.4S, v4.4S, v15.4S                // ...................................................................................................*....................................................................................................
        csneg x28, x24, x24, pl                  // ...................................................................................................*....................................................................................................
        csneg x11, x11, x7, pl                   // ....................................................................................................*...................................................................................................
        add x28, x27, x28                        // ....................................................................................................*...................................................................................................
        sub x7, x11, #1                          // .....................................................................................................*..................................................................................................
        asr x20, x28, #1                         // ......................................................................................................*.................................................................................................
        csel x10, x27, x10, mi                   // .......................................................................................................*................................................................................................
        tst x20, #1                              // .......................................................................................................*................................................................................................
        and v24.16B, v24.16B, v1.16B             // ........................................................................................................*...............................................................................................
        csel x28, x10, xzr, ne                   // ........................................................................................................*...............................................................................................
        tst x7, x20, ror #1                      // ........................................................................................................*...............................................................................................
        csneg x28, x28, x28, pl                  // ..........................................................................................................*.............................................................................................
        uzp1 v6.4S, v24.4S, v24.4S               // ...........................................................................................................*............................................................................................
        csneg x11, x7, x11, pl                   // ...........................................................................................................*............................................................................................
        add x28, x20, x28                        // ...........................................................................................................*............................................................................................
        sub x7, x11, #1                          // ............................................................................................................*...........................................................................................
        asr x27, x28, #1                         // .............................................................................................................*..........................................................................................
        smlsl v4.2D, v6.2S, v23.S[0]             // ..............................................................................................................*.........................................................................................
        csel x10, x20, x10, mi                   // ..............................................................................................................*.........................................................................................
        tst x27, #1                              // ..............................................................................................................*.........................................................................................
        sshr v19.2D, v4.2D, #30                  // ...............................................................................................................*........................................................................................
        csel x28, x10, xzr, ne                   // ...............................................................................................................*........................................................................................
        tst x7, x27, ror #1                      // ...............................................................................................................*........................................................................................
        csneg x28, x28, x28, pl                  // .................................................................................................................*......................................................................................
        smlal v19.2D, v28.2S, v8.S[1]            // ..................................................................................................................*.....................................................................................
        csneg x11, x7, x11, pl                   // ..................................................................................................................*.....................................................................................
        add x28, x27, x28                        // ..................................................................................................................*.....................................................................................
        smlal2 v19.2D, v28.4S, v8.S[3]           // ...................................................................................................................*....................................................................................
        sub x7, x11, #1                          // ...................................................................................................................*....................................................................................
        smlal v19.2D, v20.2S, v9.S[0]            // ....................................................................................................................*...................................................................................
        asr x20, x28, #1                         // ....................................................................................................................*...................................................................................
        smlal2 v19.2D, v20.4S, v9.S[2]           // .....................................................................................................................*..................................................................................
        csel x27, x27, x10, mi                   // .....................................................................................................................*..................................................................................
        tst x20, #1                              // .....................................................................................................................*..................................................................................
        sshr v8.2D, v19.2D, #30                  // ......................................................................................................................*.................................................................................
        csel x28, x27, xzr, ne                   // ......................................................................................................................*.................................................................................
        tst x7, x20, ror #1                      // ......................................................................................................................*.................................................................................
        csneg x28, x28, x28, pl                  // ........................................................................................................................*...............................................................................
        smlal v8.2D, v28.2S, v9.S[0]             // .........................................................................................................................*..............................................................................
        csneg x11, x7, x11, pl                   // .........................................................................................................................*..............................................................................
        add x28, x20, x28                        // .........................................................................................................................*..............................................................................
        smlal2 v8.2D, v28.4S, v9.S[2]            // ..........................................................................................................................*.............................................................................
        sub x7, x11, #1                          // ..........................................................................................................................*.............................................................................
        smlal v8.2D, v20.2S, v9.S[1]             // ...........................................................................................................................*............................................................................
        asr x10, x28, #1                         // ...........................................................................................................................*............................................................................
        ushll v24.2D, v31.2S, #15                // ............................................................................................................................*...........................................................................
        csel x18, x20, x27, mi                   // ............................................................................................................................*...........................................................................
        tst x10, #1                              // ............................................................................................................................*...........................................................................
        smlal2 v8.2D, v20.4S, v9.S[3]            // .............................................................................................................................*..........................................................................
        csel x28, x18, xzr, ne                   // .............................................................................................................................*..........................................................................
        tst x7, x10, ror #1                      // .............................................................................................................................*..........................................................................
        sshr v30.2D, v8.2D, #30                  // ..............................................................................................................................*.........................................................................
        csneg x28, x28, x28, pl                  // ...............................................................................................................................*........................................................................
        csneg x20, x7, x11, pl                   // ................................................................................................................................*.......................................................................
        add x11, x10, x28                        // ................................................................................................................................*.......................................................................
        smlal v30.2D, v28.2S, v9.S[1]            // .................................................................................................................................*......................................................................
        sub x7, x20, #1                          // .................................................................................................................................*......................................................................
        smlal2 v30.2D, v28.4S, v9.S[3]           // ..................................................................................................................................*.....................................................................
        asr x27, x11, #1                         // ..................................................................................................................................*.....................................................................
        smlal v30.2D, v20.2S, v10.S[0]           // ...................................................................................................................................*....................................................................
        csel x10, x10, x18, mi                   // ...................................................................................................................................*....................................................................
        tst x27, #1                              // ...................................................................................................................................*....................................................................
        smlal2 v30.2D, v20.4S, v10.S[2]          // ....................................................................................................................................*...................................................................
        csel x28, x10, xzr, ne                   // ....................................................................................................................................*...................................................................
        tst x7, x27, ror #1                      // ....................................................................................................................................*...................................................................
        sshr v27.2D, v30.2D, #30                 // .....................................................................................................................................*..................................................................
        csneg x28, x28, x28, pl                  // ......................................................................................................................................*.................................................................
        csneg x11, x7, x20, pl                   // .......................................................................................................................................*................................................................
        add x15, x27, x28                        // .......................................................................................................................................*................................................................
        smlal v27.2D, v28.2S, v10.S[0]           // ........................................................................................................................................*...............................................................
        sub x7, x11, #1                          // ........................................................................................................................................*...............................................................
        smlal2 v27.2D, v28.4S, v10.S[2]          // .........................................................................................................................................*..............................................................
        asr x20, x15, #1                         // .........................................................................................................................................*..............................................................
        smlal v27.2D, v20.2S, v10.S[1]           // ..........................................................................................................................................*.............................................................
        csel x10, x27, x10, mi                   // ..........................................................................................................................................*.............................................................
        tst x20, #1                              // ..........................................................................................................................................*.............................................................
        smlal2 v27.2D, v20.4S, v10.S[3]          // ...........................................................................................................................................*............................................................
        csel x28, x10, xzr, ne                   // ...........................................................................................................................................*............................................................
        tst x7, x20, ror #1                      // ...........................................................................................................................................*............................................................
        and v17.16B, v30.16B, v1.16B             // ............................................................................................................................................*...........................................................
        sshr v16.2D, v27.2D, #30                 // ............................................................................................................................................*...........................................................
        csneg x28, x28, x28, pl                  // .............................................................................................................................................*..........................................................
        csneg x11, x7, x11, pl                   // ..............................................................................................................................................*.........................................................
        add x28, x20, x28                        // ..............................................................................................................................................*.........................................................
        smlal v16.2D, v28.2S, v10.S[1]           // ...............................................................................................................................................*........................................................
        sub x7, x11, #1                          // ...............................................................................................................................................*........................................................
        smlal2 v16.2D, v28.4S, v10.S[3]          // ................................................................................................................................................*.......................................................
        asr x27, x28, #1                         // ................................................................................................................................................*.......................................................
        smlal v16.2D, v20.2S, v11.S[0]           // .................................................................................................................................................*......................................................
        csel x10, x20, x10, mi                   // .................................................................................................................................................*......................................................
        tst x27, #1                              // .................................................................................................................................................*......................................................
        smlal2 v16.2D, v20.4S, v11.S[2]          // ..................................................................................................................................................*.....................................................
        csel x28, x10, xzr, ne                   // ..................................................................................................................................................*.....................................................
        tst x7, x27, ror #1                      // ..................................................................................................................................................*.....................................................
        sshr v21.2D, v16.2D, #30                 // ...................................................................................................................................................*....................................................
        csneg x28, x28, x28, pl                  // ....................................................................................................................................................*...................................................
        csneg x11, x7, x11, pl                   // .....................................................................................................................................................*..................................................
        add x28, x27, x28                        // .....................................................................................................................................................*..................................................
        smlal v21.2D, v28.2S, v11.S[0]           // ......................................................................................................................................................*.................................................
        sub x7, x11, #1                          // ......................................................................................................................................................*.................................................
        smlal2 v21.2D, v28.4S, v11.S[2]          // .......................................................................................................................................................*................................................
        asr x20, x28, #1                         // .......................................................................................................................................................*................................................
        smlal v21.2D, v20.2S, v11.S[1]           // ........................................................................................................................................................*...............................................
        csel x10, x27, x10, mi                   // ........................................................................................................................................................*...............................................
        tst x20, #1                              // ........................................................................................................................................................*...............................................
        smlal2 v21.2D, v20.4S, v11.S[3]          // .........................................................................................................................................................*..............................................
        csel x28, x10, xzr, ne                   // .........................................................................................................................................................*..............................................
        tst x7, x20, ror #1                      // .........................................................................................................................................................*..............................................
        sshr v4.2D, v21.2D, #30                  // ..........................................................................................................................................................*.............................................
        csneg x28, x28, x28, pl                  // ...........................................................................................................................................................*............................................
        csneg x11, x7, x11, pl                   // ............................................................................................................................................................*...........................................
        add x28, x20, x28                        // ............................................................................................................................................................*...........................................
        smlal v4.2D, v28.2S, v11.S[1]            // .............................................................................................................................................................*..........................................
        sub x7, x11, #1                          // .............................................................................................................................................................*..........................................
        smlal2 v4.2D, v28.4S, v11.S[3]           // ..............................................................................................................................................................*.........................................
        asr x27, x28, #1                         // ..............................................................................................................................................................*.........................................
        smlal v4.2D, v20.2S, v12.S[0]            // ...............................................................................................................................................................*........................................
        csel x10, x20, x10, mi                   // ...............................................................................................................................................................*........................................
        tst x27, #1                              // ...............................................................................................................................................................*........................................
        smlal2 v4.2D, v20.4S, v12.S[2]           // ................................................................................................................................................................*.......................................
        csel x28, x10, xzr, ne                   // ................................................................................................................................................................*.......................................
        tst x7, x27, ror #1                      // ................................................................................................................................................................*.......................................
        add v29.2D, v4.2D, v24.2D                // .................................................................................................................................................................*......................................
        and v4.16B, v25.16B, v1.16B              // ..................................................................................................................................................................*.....................................
        csneg x28, x28, x28, pl                  // ..................................................................................................................................................................*.....................................
        and v24.16B, v26.16B, v1.16B             // ...................................................................................................................................................................*....................................
        csneg x11, x7, x11, pl                   // ...................................................................................................................................................................*....................................
        add x28, x27, x28                        // ...................................................................................................................................................................*....................................
        sshr v31.2D, v29.2D, #30                 // ....................................................................................................................................................................*...................................
        sub x7, x11, #1                          // ....................................................................................................................................................................*...................................
        and v10.16B, v14.16B, v1.16B             // .....................................................................................................................................................................*..................................
        asr x20, x28, #1                         // .....................................................................................................................................................................*..................................
        shl v20.2D, v24.2D, #32                  // ......................................................................................................................................................................*.................................
        csel x10, x27, x10, mi                   // ......................................................................................................................................................................*.................................
        tst x20, #1                              // ......................................................................................................................................................................*.................................
        shl v4.2D, v4.2D, #32                    // .......................................................................................................................................................................*................................
        csel x28, x10, xzr, ne                   // .......................................................................................................................................................................*................................
        tst x7, x20, ror #1                      // .......................................................................................................................................................................*................................
        smlal v31.2D, v28.2S, v12.S[0]           // ........................................................................................................................................................................*...............................
        smlal2 v31.2D, v28.4S, v12.S[2]          // .........................................................................................................................................................................*..............................
        and v24.16B, v5.16B, v1.16B              // .........................................................................................................................................................................*..............................
        csneg x28, x28, x28, pl                  // .........................................................................................................................................................................*..............................
        orr v3.16B, v10.16B, v20.16B             // ..........................................................................................................................................................................*.............................
        csneg x27, x7, x11, pl                   // ..........................................................................................................................................................................*.............................
        add x28, x20, x28                        // ..........................................................................................................................................................................*.............................
        orr v4.16B, v18.16B, v4.16B              // ...........................................................................................................................................................................*............................
        sub x7, x27, #1                          // ...........................................................................................................................................................................*............................
        and v14.16B, v22.16B, v1.16B             // ............................................................................................................................................................................*...........................
        and v5.16B, v0.16B, v1.16B               // ............................................................................................................................................................................*...........................
        asr x11, x28, #1                         // ............................................................................................................................................................................*...........................
        shl v20.2D, v24.2D, #32                  // .............................................................................................................................................................................*..........................
        csel x20, x20, x10, mi                   // .............................................................................................................................................................................*..........................
        tst x11, #1                              // .............................................................................................................................................................................*..........................
        umov w23, v3.s[1]                        // ..............................................................................................................................................................................*.........................
        csel x28, x20, xzr, ne                   // ..............................................................................................................................................................................*.........................
        tst x7, x11, ror #1                      // ..............................................................................................................................................................................*.........................
        umov w30, v4.s[0]                        // ...............................................................................................................................................................................*........................
        umov w9, v4.s[2]                         // ...............................................................................................................................................................................*........................
        ushll v24.2D, v6.2S, #15                 // ...............................................................................................................................................................................*........................
        shl v11.2D, v14.2D, #32                  // ................................................................................................................................................................................*.......................
        orr v5.16B, v5.16B, v20.16B              // ................................................................................................................................................................................*.......................
        csneg x28, x28, x28, pl                  // ................................................................................................................................................................................*.......................
        add x28, x11, x28                        // .................................................................................................................................................................................*......................
        csneg x18, x7, x27, pl                   // .................................................................................................................................................................................*......................
        and v20.16B, v8.16B, v1.16B              // .................................................................................................................................................................................*......................
        umov w16, v3.s[3]                        // ..................................................................................................................................................................................*.....................
        sub x10, x18, #1                         // ..................................................................................................................................................................................*.....................
        umov w26, v3.s[0]                        // ...................................................................................................................................................................................*....................
        and v13.16B, v13.16B, v1.16B             // ...................................................................................................................................................................................*....................
        asr x7, x28, #1                          // ...................................................................................................................................................................................*....................
        shl v8.2D, v20.2D, #32                   // ....................................................................................................................................................................................*...................
        csel x11, x11, x20, mi                   // ....................................................................................................................................................................................*...................
        tst x7, #1                               // ....................................................................................................................................................................................*...................
        csel x28, x11, xzr, ne                   // .....................................................................................................................................................................................*..................
        tst x10, x7, ror #1                      // .....................................................................................................................................................................................*..................
        and v22.16B, v27.16B, v1.16B             // ......................................................................................................................................................................................*.................
        add v31.2D, v31.2D, v24.2D               // ......................................................................................................................................................................................*.................
        orr v6.16B, v13.16B, v11.16B             // .......................................................................................................................................................................................*................
        csel x11, x7, x11, mi                    // .......................................................................................................................................................................................*................
        csneg x28, x28, x28, pl                  // .......................................................................................................................................................................................*................
        add x21, x26, x23, lsl #30               // ........................................................................................................................................................................................*...............
        add x20, x7, x28                         // ........................................................................................................................................................................................*...............
        add x28, x11, #1048576                   // ........................................................................................................................................................................................*...............
        and v27.16B, v19.16B, v1.16B             // .........................................................................................................................................................................................*..............
        add x26, xzr, x9, lsr #4                 // .........................................................................................................................................................................................*..............
        umov w8, v3.s[2]                         // .........................................................................................................................................................................................*..............
        and v21.16B, v21.16B, v1.16B             // ..........................................................................................................................................................................................*.............
        asr x5, x20, #1                          // ..........................................................................................................................................................................................*.............
        lsl x7, x28, #22                         // ..........................................................................................................................................................................................*.............
        add x27, x11, x6                         // ...........................................................................................................................................................................................*............
        asr x11, x7, #43                         // ...........................................................................................................................................................................................*............
        add x28, x5, #1048576                    // ...........................................................................................................................................................................................*............
        sshr v20.2D, v31.2D, #30                 // ............................................................................................................................................................................................*...........
        umov w23, v4.s[3]                        // ............................................................................................................................................................................................*...........
        mul x7, x11, x12                         // ............................................................................................................................................................................................*...........
        shl v22.2D, v22.2D, #32                  // .............................................................................................................................................................................................*..........
        and v10.16B, v16.16B, v1.16B             // .............................................................................................................................................................................................*..........
        lsl x28, x28, #22                        // .............................................................................................................................................................................................*..........
        add x20, x5, x6                          // ..............................................................................................................................................................................................*.........
        shl v21.2D, v21.2D, #32                  // ..............................................................................................................................................................................................*.........
        asr x13, x28, #43                        // ..............................................................................................................................................................................................*.........
        sshr v24.2D, v20.2D, #15                 // ...............................................................................................................................................................................................*........
        orr v8.16B, v27.16B, v8.16B              // ...............................................................................................................................................................................................*........
        mul x28, x13, x12                        // ...............................................................................................................................................................................................*........
        umov w24, v4.s[1]                        // ................................................................................................................................................................................................*.......
        and v31.16B, v31.16B, v1.16B             // ................................................................................................................................................................................................*.......
        asr x12, x27, #42                        // ................................................................................................................................................................................................*.......
        orr v10.16B, v10.16B, v21.16B            // .................................................................................................................................................................................................*......
        asr x14, x20, #42                        // .................................................................................................................................................................................................*......
        madd x7, x12, x4, x7                     // .................................................................................................................................................................................................*......
        mla v8.4S, v24.4S, v23.4S                // ..................................................................................................................................................................................................*.....
        shl v24.2D, v24.2D, #15                  // ..................................................................................................................................................................................................*.....
        madd x28, x14, x4, x28                   // ..................................................................................................................................................................................................*.....
        add x20, xzr, x30, lsr #4                // ...................................................................................................................................................................................................*....
        shl v31.2D, v31.2D, #32                  // ...................................................................................................................................................................................................*....
        add x22, x26, x23, lsl #26               // ...................................................................................................................................................................................................*....
        and v29.16B, v29.16B, v1.16B             // ....................................................................................................................................................................................................*...
        add x27, x8, x16, lsl #30                // ....................................................................................................................................................................................................*...
        add x4, x21, x30, lsl #60                // ....................................................................................................................................................................................................*...
        csneg x3, x10, x18, pl                   // .....................................................................................................................................................................................................*..
        orr v9.16B, v17.16B, v22.16B             // .....................................................................................................................................................................................................*..
        add x21, x20, x24, lsl #26               // .....................................................................................................................................................................................................*..
        add x5, x27, x9, lsl #60                 // ......................................................................................................................................................................................................*.
        sub v12.2D, v20.2D, v24.2D               // ......................................................................................................................................................................................................*.
        asr x7, x7, #20                          // ......................................................................................................................................................................................................*.
        mov x1, x7                               // .......................................................................................................................................................................................................*
        asr x2, x28, #20                         // .......................................................................................................................................................................................................*
        orr v11.16B, v29.16B, v31.16B            // .......................................................................................................................................................................................................*

                                                 // ------------------------------------------------------------------------------------------ cycle (expected) ------------------------------------------------------------------------------------------->
                                                 // 0                        25                       50                       75                       100                      125                      150                      175
                                                 // |------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------
        // ins v16.d[0], x11                     // ...*....................................................................................................................................................................................................
        // ins v16.d[1], x13                     // ..........*.............................................................................................................................................................................................
        // ins v17.d[0], x12                     // ....*...................................................................................................................................................................................................
        // ins v17.d[1], x14                     // ..........*.............................................................................................................................................................................................
        // uzp1 v13.4s, v16.4s, v17.4s           // ................*.......................................................................................................................................................................................
        // and v13.16b, v13.16b, v2.16b          // .....................*..................................................................................................................................................................................
        // sshr v16.2d, v16.2d, #30              // ................*.......................................................................................................................................................................................
        // sshr v17.2d, v17.2d, #30              // ......................*.................................................................................................................................................................................
        // uzp1 v14.4s, v16.4s, v17.4s           // ..........................*.............................................................................................................................................................................
        // cmp x11, xzr                          // ...................*....................................................................................................................................................................................
        // csetm x23, mi                         // ....................*...................................................................................................................................................................................
        // cneg x11, x11, mi                     // ....................*...................................................................................................................................................................................
        // cmp x12, xzr                          // ...............*........................................................................................................................................................................................
        // csetm x24, mi                         // .................*......................................................................................................................................................................................
        // cneg x12, x12, mi                     // ..................*.....................................................................................................................................................................................
        // cmp x13, xzr                          // ..*.....................................................................................................................................................................................................
        // csetm x25, mi                         // ...*....................................................................................................................................................................................................
        // cneg x13, x13, mi                     // ...*....................................................................................................................................................................................................
        // cmp x14, xzr                          // *.......................................................................................................................................................................................................
        // csetm x26, mi                         // .*......................................................................................................................................................................................................
        // cneg x14, x14, mi                     // .*......................................................................................................................................................................................................
        // and x27, x11, x23                     // .....................*..................................................................................................................................................................................
        // and x28, x12, x24                     // ...................*....................................................................................................................................................................................
        // add x15, x27, x28                     // .......................*................................................................................................................................................................................
        // eor x27, x4, x23                      // .....................*..................................................................................................................................................................................
        // mul x9, x27, x11                      // ......................*.................................................................................................................................................................................
        // umulh x10, x27, x11                   // ........................*...............................................................................................................................................................................
        // adds x15, x9, x15                     // .............................*..........................................................................................................................................................................
        // adc x16, x10, xzr                     // ..............................*.........................................................................................................................................................................
        // eor x27, x21, x23                     // .......................*................................................................................................................................................................................
        // mul x9, x27, x11                      // ............................*...........................................................................................................................................................................
        // add x16, x16, x9                      // ................................*.......................................................................................................................................................................
        // eor x27, x5, x24                      // ..................*.....................................................................................................................................................................................
        // mul x9, x27, x12                      // .................................*......................................................................................................................................................................
        // umulh x10, x27, x12                   // ..................................*.....................................................................................................................................................................
        // adds x15, x9, x15                     // .......................................*................................................................................................................................................................
        // adc x16, x10, x16                     // ........................................*...............................................................................................................................................................
        // eor x27, x22, x24                     // ................................*.......................................................................................................................................................................
        // mul x9, x27, x12                      // ......................................*.................................................................................................................................................................
        // add x16, x16, x9                      // .........................................*..............................................................................................................................................................
        // extr x1, x16, x15, #60                // ...........................................*............................................................................................................................................................
        // and x27, x13, x25                     // .................*......................................................................................................................................................................................
        // and x28, x14, x26                     // ...............*........................................................................................................................................................................................
        // add x17, x27, x28                     // ...................*....................................................................................................................................................................................
        // eor x27, x4, x25                      // ....*...................................................................................................................................................................................................
        // mul x9, x27, x13                      // .....*..................................................................................................................................................................................................
        // umulh x10, x27, x13                   // ......*.................................................................................................................................................................................................
        // adds x17, x9, x17                     // .......................*................................................................................................................................................................................
        // adc x18, x10, xzr                     // .............................*..........................................................................................................................................................................
        // eor x27, x21, x25                     // ....*...................................................................................................................................................................................................
        // mul x9, x27, x13                      // ..........*.............................................................................................................................................................................................
        // add x18, x18, x9                      // ..............................*.........................................................................................................................................................................
        // eor x27, x5, x26                      // ..*.....................................................................................................................................................................................................
        // mul x9, x27, x14                      // ................*.......................................................................................................................................................................................
        // umulh x10, x27, x14                   // ...........*............................................................................................................................................................................................
        // adds x17, x9, x17                     // ................................*.......................................................................................................................................................................
        // adc x18, x10, x18                     // .......................................*................................................................................................................................................................
        // eor x27, x22, x26                     // ..............................*.........................................................................................................................................................................
        // mul x9, x27, x14                      // ...............................*........................................................................................................................................................................
        // add x18, x18, x9                      // ........................................*...............................................................................................................................................................
        // extr x2, x18, x17, #60                // ..........................................*.............................................................................................................................................................
        // smull  v16.2d, v13.2s, v3.s[0]        // ........................*...............................................................................................................................................................................
        // smlal2 v16.2d, v13.4s, v3.s[2]        // .........................*..............................................................................................................................................................................
        // sshr   v16.2d, v16.2d, #30            // ..........................*.............................................................................................................................................................................
        // smlal  v16.2d, v14.2s, v3.s[0]        // .............................*..........................................................................................................................................................................
        // smlal2 v16.2d, v14.4s, v3.s[2]        // ...............................*........................................................................................................................................................................
        // smlal  v16.2d, v13.2s, v3.s[1]        // .................................*......................................................................................................................................................................
        // smlal2 v16.2d, v13.4s, v3.s[3]        // ..................................*.....................................................................................................................................................................
        // sshr   v16.2d, v16.2d, #30            // ...................................*....................................................................................................................................................................
        // smlal  v16.2d, v14.2s, v3.s[1]        // .......................................*................................................................................................................................................................
        // smlal2 v16.2d, v14.4s, v3.s[3]        // ........................................*...............................................................................................................................................................
        // smlal  v16.2d, v13.2s, v4.s[0]        // .........................................*..............................................................................................................................................................
        // smlal2 v16.2d, v13.4s, v4.s[2]        // ..........................................*.............................................................................................................................................................
        // and    v3.16b, v16.16b, v1.16b        // .....................................................................................................................................................................*..................................
        // sshr   v16.2d, v16.2d, #30            // ...........................................*............................................................................................................................................................
        // smlal  v16.2d, v14.2s, v4.s[0]        // ..............................................*.........................................................................................................................................................
        // smlal2 v16.2d, v14.4s, v4.s[2]        // ...............................................*........................................................................................................................................................
        // smlal  v16.2d, v13.2s, v4.s[1]        // ................................................*.......................................................................................................................................................
        // smlal2 v16.2d, v13.4s, v4.s[3]        // .................................................*......................................................................................................................................................
        // and    v17.16b, v16.16b, v1.16b       // ...................................................................................................................................................................*....................................
        // sshr   v16.2d, v16.2d, #30            // ..................................................*.....................................................................................................................................................
        // shl    v17.2d, v17.2d, #32            // ......................................................................................................................................................................*.................................
        // orr    v3.16b, v3.16b, v17.16b        // ..........................................................................................................................................................................*.............................
        // smlal  v16.2d, v14.2s, v4.s[1]        // .....................................................*..................................................................................................................................................
        // smlal2 v16.2d, v14.4s, v4.s[3]        // ......................................................*.................................................................................................................................................
        // smlal  v16.2d, v13.2s, v5.s[0]        // .......................................................*................................................................................................................................................
        // smlal2 v16.2d, v13.4s, v5.s[2]        // .........................................................*..............................................................................................................................................
        // and    v4.16b, v16.16b, v1.16b        // ............................................................*...........................................................................................................................................
        // sshr   v16.2d, v16.2d, #30            // ..........................................................*.............................................................................................................................................
        // smlal  v16.2d, v14.2s, v5.s[0]        // .............................................................*..........................................................................................................................................
        // smlal2 v16.2d, v14.4s, v5.s[2]        // ..............................................................*.........................................................................................................................................
        // smlal  v16.2d, v13.2s, v5.s[1]        // ...............................................................*........................................................................................................................................
        // smlal2 v16.2d, v13.4s, v5.s[3]        // ................................................................*.......................................................................................................................................
        // and    v17.16b, v16.16b, v1.16b       // ..................................................................................................................................................................*.....................................
        // sshr   v16.2d, v16.2d, #30            // .................................................................*......................................................................................................................................
        // shl    v17.2d, v17.2d, #32            // .......................................................................................................................................................................*................................
        // orr    v4.16b, v4.16b, v17.16b        // ...........................................................................................................................................................................*............................
        // smlal  v16.2d, v14.2s, v5.s[1]        // ....................................................................*...................................................................................................................................
        // smlal2 v16.2d, v14.4s, v5.s[3]        // .....................................................................*..................................................................................................................................
        // smlal  v16.2d, v13.2s, v6.s[0]        // ......................................................................*.................................................................................................................................
        // smlal2 v16.2d, v13.4s, v6.s[2]        // .......................................................................*................................................................................................................................
        // and    v5.16b, v16.16b, v1.16b        // ............................................................................................................................................................................*...........................
        // sshr   v16.2d, v16.2d, #30            // ........................................................................*...............................................................................................................................
        // smlal  v16.2d, v14.2s, v6.s[0]        // ...........................................................................*............................................................................................................................
        // smlal2 v16.2d, v14.4s, v6.s[2]        // ............................................................................*...........................................................................................................................
        // smlal  v16.2d, v13.2s, v6.s[1]        // .............................................................................*..........................................................................................................................
        // smlal2 v16.2d, v13.4s, v6.s[3]        // ..............................................................................*.........................................................................................................................
        // and    v17.16b, v16.16b, v1.16b       // .........................................................................................................................................................................*..............................
        // sshr   v16.2d, v16.2d, #30            // ...............................................................................*........................................................................................................................
        // shl    v17.2d, v17.2d, #32            // .............................................................................................................................................................................*..........................
        // orr    v5.16b, v5.16b, v17.16b        // ................................................................................................................................................................................*.......................
        // smlal  v16.2d, v14.2s, v6.s[1]        // ..................................................................................*.....................................................................................................................
        // smlal2 v16.2d, v14.4s, v6.s[3]        // ...................................................................................*....................................................................................................................
        // smlal  v16.2d, v13.2s, v7.s[0]        // ....................................................................................*...................................................................................................................
        // smlal2 v16.2d, v13.4s, v7.s[2]        // ......................................................................................*.................................................................................................................
        // and    v6.16b, v16.16b, v1.16b        // ...................................................................................................................................................................................*....................
        // sshr   v16.2d, v16.2d, #30            // .......................................................................................*................................................................................................................
        // smlal  v16.2d, v14.2s, v7.s[0]        // ..........................................................................................*.............................................................................................................
        // smlal2 v16.2d, v14.4s, v7.s[2]        // .............................................................................................*..........................................................................................................
        // and    v17.16b, v16.16b, v1.16b       // ............................................................................................................................................................................*...........................
        // sshr   v7.2d, v16.2d, #30             // ..............................................................................................*.........................................................................................................
        // shl    v17.2d, v17.2d, #32            // ................................................................................................................................................................................*.......................
        // orr    v6.16b, v6.16b, v17.16b        // .......................................................................................................................................................................................*................
        // umov w4, v3.s[0]                      // ...................................................................................................................................................................................*....................
        // umov w27, v3.s[1]                     // ..............................................................................................................................................................................*.........................
        // add  x4, x4, x27, lsl #30             // ........................................................................................................................................................................................*...............
        // umov w27, v4.s[0]                     // ...............................................................................................................................................................................*........................
        // add  x4, x4, x27, lsl #60             // ....................................................................................................................................................................................................*...
        // add  x21, xzr, x27, lsr #4            // ...................................................................................................................................................................................................*....
        // umov w27, v4.s[1]                     // ................................................................................................................................................................................................*.......
        // add  x21, x21, x27, lsl #26           // .....................................................................................................................................................................................................*..
        // umov w5, v3.s[2]                      // .........................................................................................................................................................................................*..............
        // umov w27, v3.s[3]                     // ..................................................................................................................................................................................*.....................
        // add  x5, x5, x27, lsl #30             // ....................................................................................................................................................................................................*...
        // umov w27, v4.s[2]                     // ...............................................................................................................................................................................*........................
        // add  x5, x5, x27, lsl #60             // ......................................................................................................................................................................................................*.
        // add  x22, xzr, x27, lsr #4            // .........................................................................................................................................................................................*..............
        // umov w27, v4.s[3]                     // ............................................................................................................................................................................................*...........
        // add  x22, x22, x27, lsl #26           // ...................................................................................................................................................................................................*....
        // mov x9, #19                           // ..................*.....................................................................................................................................................................................
        // dup v16.2d, x9                        // ....................*...................................................................................................................................................................................
        // smull  v17.2d, v13.2s, v8.s[0]        // ..........................................................................*.............................................................................................................................
        // smlal2 v17.2d, v13.4s, v8.s[2]        // ...............................................................................*........................................................................................................................
        // mul v19.4s, v17.4s, v15.4s            // ................................................................................*.......................................................................................................................
        // and v19.16b, v19.16b, v1.16b          // .....................................................................................*..................................................................................................................
        // uzp1 v19.4s, v19.4s, v19.4s           // ........................................................................................*...............................................................................................................
        // smlsl v17.2d, v19.2s, v16.s[0]        // ...........................................................................................*............................................................................................................
        // sshr   v17.2d, v17.2d, #30            // ............................................................................................*...........................................................................................................
        // smlal  v17.2d, v14.2s, v8.s[0]        // ...............................................................................................*........................................................................................................
        // smlal2 v17.2d, v14.4s, v8.s[2]        // ................................................................................................*.......................................................................................................
        // smlal  v17.2d, v13.2s, v8.s[1]        // .................................................................................................*......................................................................................................
        // smlal2 v17.2d, v13.4s, v8.s[3]        // ..................................................................................................*.....................................................................................................
        // mul    v20.4s, v17.4s, v15.4s         // ...................................................................................................*....................................................................................................
        // and    v20.16b, v20.16b, v1.16b       // ........................................................................................................*...............................................................................................
        // uzp1   v20.4s, v20.4s, v20.4s         // ...........................................................................................................*............................................................................................
        // smlsl  v17.2d, v20.2s, v16.s[0]       // ..............................................................................................................*.........................................................................................
        // sshr   v17.2d, v17.2d, #30            // ...............................................................................................................*........................................................................................
        // smlal  v17.2d, v14.2s, v8.s[1]        // ..................................................................................................................*.....................................................................................
        // smlal2 v17.2d, v14.4s, v8.s[3]        // ...................................................................................................................*....................................................................................
        // smlal  v17.2d, v13.2s, v9.s[0]        // ....................................................................................................................*...................................................................................
        // smlal2 v17.2d, v13.4s, v9.s[2]        // .....................................................................................................................*..................................................................................
        // and    v8.16b, v17.16b, v1.16b        // .........................................................................................................................................................................................*..............
        // sshr   v17.2d, v17.2d, #30            // ......................................................................................................................*.................................................................................
        // smlal  v17.2d, v14.2s, v9.s[0]        // .........................................................................................................................*..............................................................................
        // smlal2 v17.2d, v14.4s, v9.s[2]        // ..........................................................................................................................*.............................................................................
        // smlal  v17.2d, v13.2s, v9.s[1]        // ...........................................................................................................................*............................................................................
        // smlal2 v17.2d, v13.4s, v9.s[3]        // .............................................................................................................................*..........................................................................
        // and    v18.16b, v17.16b, v1.16b       // .................................................................................................................................................................................*......................
        // sshr   v17.2d, v17.2d, #30            // ..............................................................................................................................*.........................................................................
        // shl    v18.2d, v18.2d, #32            // ....................................................................................................................................................................................*...................
        // orr    v8.16b, v8.16b, v18.16b        // ...............................................................................................................................................................................................*........
        // smlal  v17.2d, v14.2s, v9.s[1]        // .................................................................................................................................*......................................................................
        // smlal2 v17.2d, v14.4s, v9.s[3]        // ..................................................................................................................................*.....................................................................
        // smlal  v17.2d, v13.2s, v10.s[0]       // ...................................................................................................................................*....................................................................
        // smlal2 v17.2d, v13.4s, v10.s[2]       // ....................................................................................................................................*...................................................................
        // and    v9.16b, v17.16b, v1.16b        // ............................................................................................................................................*...........................................................
        // sshr   v17.2d, v17.2d, #30            // .....................................................................................................................................*..................................................................
        // smlal  v17.2d, v14.2s, v10.s[0]       // ........................................................................................................................................*...............................................................
        // smlal2 v17.2d, v14.4s, v10.s[2]       // .........................................................................................................................................*..............................................................
        // smlal  v17.2d, v13.2s, v10.s[1]       // ..........................................................................................................................................*.............................................................
        // smlal2 v17.2d, v13.4s, v10.s[3]       // ...........................................................................................................................................*............................................................
        // and    v18.16b, v17.16b, v1.16b       // ......................................................................................................................................................................................*.................
        // sshr   v17.2d, v17.2d, #30            // ............................................................................................................................................*...........................................................
        // shl    v18.2d, v18.2d, #32            // .............................................................................................................................................................................................*..........
        // orr    v9.16b, v9.16b, v18.16b        // .....................................................................................................................................................................................................*..
        // smlal  v17.2d, v14.2s, v10.s[1]       // ...............................................................................................................................................*........................................................
        // smlal2 v17.2d, v14.4s, v10.s[3]       // ................................................................................................................................................*.......................................................
        // smlal  v17.2d, v13.2s, v11.s[0]       // .................................................................................................................................................*......................................................
        // smlal2 v17.2d, v13.4s, v11.s[2]       // ..................................................................................................................................................*.....................................................
        // and    v10.16b, v17.16b, v1.16b       // .............................................................................................................................................................................................*..........
        // sshr   v17.2d, v17.2d, #30            // ...................................................................................................................................................*....................................................
        // smlal  v17.2d, v14.2s, v11.s[0]       // ......................................................................................................................................................*.................................................
        // smlal2 v17.2d, v14.4s, v11.s[2]       // .......................................................................................................................................................*................................................
        // smlal  v17.2d, v13.2s, v11.s[1]       // ........................................................................................................................................................*...............................................
        // smlal2 v17.2d, v13.4s, v11.s[3]       // .........................................................................................................................................................*..............................................
        // and    v18.16b, v17.16b, v1.16b       // ..........................................................................................................................................................................................*.............
        // sshr   v17.2d, v17.2d, #30            // ..........................................................................................................................................................*.............................................
        // shl    v18.2d, v18.2d, #32            // ..............................................................................................................................................................................................*.........
        // orr    v10.16b, v10.16b, v18.16b      // .................................................................................................................................................................................................*......
        // smlal  v17.2d, v14.2s, v11.s[1]       // .............................................................................................................................................................*..........................................
        // smlal2 v17.2d, v14.4s, v11.s[3]       // ..............................................................................................................................................................*.........................................
        // smlal  v17.2d, v13.2s, v12.s[0]       // ...............................................................................................................................................................*........................................
        // smlal2 v17.2d, v13.4s, v12.s[2]       // ................................................................................................................................................................*.......................................
        // ushll  v19.2d, v19.2s, #15            // ............................................................................................................................*...........................................................................
        // add    v17.2d, v17.2d, v19.2d         // .................................................................................................................................................................*......................................
        // and    v11.16b, v17.16b, v1.16b       // ....................................................................................................................................................................................................*...
        // sshr   v17.2d, v17.2d, #30            // ....................................................................................................................................................................*...................................
        // smlal  v17.2d, v14.2s, v12.s[0]       // ........................................................................................................................................................................*...............................
        // smlal2 v17.2d, v14.4s, v12.s[2]       // .........................................................................................................................................................................*..............................
        // ushll  v20.2d, v20.2s, #15            // ...............................................................................................................................................................................*........................
        // add    v17.2d, v17.2d, v20.2d         // ......................................................................................................................................................................................*.................
        // and    v18.16b, v17.16b, v1.16b       // ................................................................................................................................................................................................*.......
        // sshr   v12.2d, v17.2d, #30            // ............................................................................................................................................................................................*...........
        // shl    v18.2d, v18.2d, #32            // ...................................................................................................................................................................................................*....
        // orr    v11.16b, v11.16b, v18.16b      // .......................................................................................................................................................................................................*
        // sshr   v18.2d, v12.2d, #15            // ...............................................................................................................................................................................................*........
        // shl    v17.2d, v18.2d, #15            // ..................................................................................................................................................................................................*.....
        // sub    v12.2d, v12.2d, v17.2d         // ......................................................................................................................................................................................................*.
        // mla    v8.4s, v18.4s, v16.4s          // ..................................................................................................................................................................................................*.....
        // and x7, x1, #1048575                  // ..............................................*.........................................................................................................................................................
        // and x8, x2, #1048575                  // .............................................*..........................................................................................................................................................
        // orr x7, x7, #0xFFFFFE0000000000       // ...............................................*........................................................................................................................................................
        // orr x8, x8, #0xC000000000000000       // ..............................................*.........................................................................................................................................................
        // sub x9, x3, #1                        // .................*......................................................................................................................................................................................
        // tst x8, #1                            // ...............................................*........................................................................................................................................................
        // csel x10, x7, xzr, ne                 // ................................................*.......................................................................................................................................................
        // tst x9, x8, ror #1                    // ................................................*.......................................................................................................................................................
        // csneg x3, x9, x3, pl                  // ...................................................*....................................................................................................................................................
        // csel x7, x8, x7, mi                   // ......................................................*.................................................................................................................................................
        // csneg x10, x10, x10, pl               // ..................................................*.....................................................................................................................................................
        // add x8, x8, x10                       // ...................................................*....................................................................................................................................................
        // asr x8, x8, #1                        // .....................................................*..................................................................................................................................................
        // sub x9, x3, #1                        // ....................................................*...................................................................................................................................................
        // tst x8, #1                            // ......................................................*.................................................................................................................................................
        // csel x10, x7, xzr, ne                 // .......................................................*................................................................................................................................................
        // tst x9, x8, ror #1                    // .......................................................*................................................................................................................................................
        // csneg x3, x9, x3, pl                  // ..........................................................*.............................................................................................................................................
        // csel x7, x8, x7, mi                   // .............................................................*..........................................................................................................................................
        // csneg x10, x10, x10, pl               // .........................................................*..............................................................................................................................................
        // add x8, x8, x10                       // ..........................................................*.............................................................................................................................................
        // asr x8, x8, #1                        // ............................................................*...........................................................................................................................................
        // sub x9, x3, #1                        // ...........................................................*............................................................................................................................................
        // tst x8, #1                            // .............................................................*..........................................................................................................................................
        // csel x10, x7, xzr, ne                 // ..............................................................*.........................................................................................................................................
        // tst x9, x8, ror #1                    // ..............................................................*.........................................................................................................................................
        // csneg x3, x9, x3, pl                  // .................................................................*......................................................................................................................................
        // csel x7, x8, x7, mi                   // ....................................................................*...................................................................................................................................
        // csneg x10, x10, x10, pl               // ................................................................*.......................................................................................................................................
        // add x8, x8, x10                       // .................................................................*......................................................................................................................................
        // asr x8, x8, #1                        // ...................................................................*....................................................................................................................................
        // sub x9, x3, #1                        // ..................................................................*.....................................................................................................................................
        // tst x8, #1                            // ....................................................................*...................................................................................................................................
        // csel x10, x7, xzr, ne                 // .....................................................................*..................................................................................................................................
        // tst x9, x8, ror #1                    // .....................................................................*..................................................................................................................................
        // csneg x3, x9, x3, pl                  // ........................................................................*...............................................................................................................................
        // csel x7, x8, x7, mi                   // ...........................................................................*............................................................................................................................
        // csneg x10, x10, x10, pl               // .......................................................................*................................................................................................................................
        // add x8, x8, x10                       // ........................................................................*...............................................................................................................................
        // asr x8, x8, #1                        // ..........................................................................*.............................................................................................................................
        // sub x9, x3, #1                        // .........................................................................*..............................................................................................................................
        // tst x8, #1                            // ...........................................................................*............................................................................................................................
        // csel x10, x7, xzr, ne                 // ............................................................................*...........................................................................................................................
        // tst x9, x8, ror #1                    // ............................................................................*...........................................................................................................................
        // csneg x3, x9, x3, pl                  // ..............................................................................*.........................................................................................................................
        // csel x7, x8, x7, mi                   // ..................................................................................*.....................................................................................................................
        // csneg x10, x10, x10, pl               // ..............................................................................*.........................................................................................................................
        // add x8, x8, x10                       // ...............................................................................*........................................................................................................................
        // asr x8, x8, #1                        // .................................................................................*......................................................................................................................
        // sub x9, x3, #1                        // ................................................................................*.......................................................................................................................
        // tst x8, #1                            // ..................................................................................*.....................................................................................................................
        // csel x10, x7, xzr, ne                 // ...................................................................................*....................................................................................................................
        // tst x9, x8, ror #1                    // ...................................................................................*....................................................................................................................
        // csneg x3, x9, x3, pl                  // ......................................................................................*.................................................................................................................
        // csel x7, x8, x7, mi                   // .........................................................................................*..............................................................................................................
        // csneg x10, x10, x10, pl               // .....................................................................................*..................................................................................................................
        // add x8, x8, x10                       // ......................................................................................*.................................................................................................................
        // asr x8, x8, #1                        // ........................................................................................*...............................................................................................................
        // sub x9, x3, #1                        // .......................................................................................*................................................................................................................
        // tst x8, #1                            // .........................................................................................*..............................................................................................................
        // csel x10, x7, xzr, ne                 // ..........................................................................................*.............................................................................................................
        // tst x9, x8, ror #1                    // ..........................................................................................*.............................................................................................................
        // csneg x3, x9, x3, pl                  // .............................................................................................*..........................................................................................................
        // csel x7, x8, x7, mi                   // ................................................................................................*.......................................................................................................
        // csneg x10, x10, x10, pl               // ............................................................................................*...........................................................................................................
        // add x8, x8, x10                       // .............................................................................................*..........................................................................................................
        // asr x8, x8, #1                        // ...............................................................................................*........................................................................................................
        // sub x9, x3, #1                        // ..............................................................................................*.........................................................................................................
        // tst x8, #1                            // ................................................................................................*.......................................................................................................
        // csel x10, x7, xzr, ne                 // .................................................................................................*......................................................................................................
        // tst x9, x8, ror #1                    // .................................................................................................*......................................................................................................
        // csneg x3, x9, x3, pl                  // ....................................................................................................*...................................................................................................
        // csel x7, x8, x7, mi                   // .......................................................................................................*................................................................................................
        // csneg x10, x10, x10, pl               // ...................................................................................................*....................................................................................................
        // add x8, x8, x10                       // ....................................................................................................*...................................................................................................
        // asr x8, x8, #1                        // ......................................................................................................*.................................................................................................
        // sub x9, x3, #1                        // .....................................................................................................*..................................................................................................
        // tst x8, #1                            // .......................................................................................................*................................................................................................
        // csel x10, x7, xzr, ne                 // ........................................................................................................*...............................................................................................
        // tst x9, x8, ror #1                    // ........................................................................................................*...............................................................................................
        // csneg x3, x9, x3, pl                  // ...........................................................................................................*............................................................................................
        // csel x7, x8, x7, mi                   // ..............................................................................................................*.........................................................................................
        // csneg x10, x10, x10, pl               // ..........................................................................................................*.............................................................................................
        // add x8, x8, x10                       // ...........................................................................................................*............................................................................................
        // asr x8, x8, #1                        // .............................................................................................................*..........................................................................................
        // sub x9, x3, #1                        // ............................................................................................................*...........................................................................................
        // tst x8, #1                            // ..............................................................................................................*.........................................................................................
        // csel x10, x7, xzr, ne                 // ...............................................................................................................*........................................................................................
        // tst x9, x8, ror #1                    // ...............................................................................................................*........................................................................................
        // csneg x3, x9, x3, pl                  // ..................................................................................................................*.....................................................................................
        // csel x7, x8, x7, mi                   // .....................................................................................................................*..................................................................................
        // csneg x10, x10, x10, pl               // .................................................................................................................*......................................................................................
        // add x8, x8, x10                       // ..................................................................................................................*.....................................................................................
        // asr x8, x8, #1                        // ....................................................................................................................*...................................................................................
        // sub x9, x3, #1                        // ...................................................................................................................*....................................................................................
        // tst x8, #1                            // .....................................................................................................................*..................................................................................
        // csel x10, x7, xzr, ne                 // ......................................................................................................................*.................................................................................
        // tst x9, x8, ror #1                    // ......................................................................................................................*.................................................................................
        // csneg x3, x9, x3, pl                  // .........................................................................................................................*..............................................................................
        // csel x7, x8, x7, mi                   // ............................................................................................................................*...........................................................................
        // csneg x10, x10, x10, pl               // ........................................................................................................................*...............................................................................
        // add x8, x8, x10                       // .........................................................................................................................*..............................................................................
        // asr x8, x8, #1                        // ...........................................................................................................................*............................................................................
        // sub x9, x3, #1                        // ..........................................................................................................................*.............................................................................
        // tst x8, #1                            // ............................................................................................................................*...........................................................................
        // csel x10, x7, xzr, ne                 // .............................................................................................................................*..........................................................................
        // tst x9, x8, ror #1                    // .............................................................................................................................*..........................................................................
        // csneg x3, x9, x3, pl                  // ................................................................................................................................*.......................................................................
        // csel x7, x8, x7, mi                   // ...................................................................................................................................*....................................................................
        // csneg x10, x10, x10, pl               // ...............................................................................................................................*........................................................................
        // add x8, x8, x10                       // ................................................................................................................................*.......................................................................
        // asr x8, x8, #1                        // ..................................................................................................................................*.....................................................................
        // sub x9, x3, #1                        // .................................................................................................................................*......................................................................
        // tst x8, #1                            // ...................................................................................................................................*....................................................................
        // csel x10, x7, xzr, ne                 // ....................................................................................................................................*...................................................................
        // tst x9, x8, ror #1                    // ....................................................................................................................................*...................................................................
        // csneg x3, x9, x3, pl                  // .......................................................................................................................................*................................................................
        // csel x7, x8, x7, mi                   // ..........................................................................................................................................*.............................................................
        // csneg x10, x10, x10, pl               // ......................................................................................................................................*.................................................................
        // add x8, x8, x10                       // .......................................................................................................................................*................................................................
        // asr x8, x8, #1                        // .........................................................................................................................................*..............................................................
        // sub x9, x3, #1                        // ........................................................................................................................................*...............................................................
        // tst x8, #1                            // ..........................................................................................................................................*.............................................................
        // csel x10, x7, xzr, ne                 // ...........................................................................................................................................*............................................................
        // tst x9, x8, ror #1                    // ...........................................................................................................................................*............................................................
        // csneg x3, x9, x3, pl                  // ..............................................................................................................................................*.........................................................
        // csel x7, x8, x7, mi                   // .................................................................................................................................................*......................................................
        // csneg x10, x10, x10, pl               // .............................................................................................................................................*..........................................................
        // add x8, x8, x10                       // ..............................................................................................................................................*.........................................................
        // asr x8, x8, #1                        // ................................................................................................................................................*.......................................................
        // sub x9, x3, #1                        // ...............................................................................................................................................*........................................................
        // tst x8, #1                            // .................................................................................................................................................*......................................................
        // csel x10, x7, xzr, ne                 // ..................................................................................................................................................*.....................................................
        // tst x9, x8, ror #1                    // ..................................................................................................................................................*.....................................................
        // csneg x3, x9, x3, pl                  // .....................................................................................................................................................*..................................................
        // csel x7, x8, x7, mi                   // ........................................................................................................................................................*...............................................
        // csneg x10, x10, x10, pl               // ....................................................................................................................................................*...................................................
        // add x8, x8, x10                       // .....................................................................................................................................................*..................................................
        // asr x8, x8, #1                        // .......................................................................................................................................................*................................................
        // sub x9, x3, #1                        // ......................................................................................................................................................*.................................................
        // tst x8, #1                            // ........................................................................................................................................................*...............................................
        // csel x10, x7, xzr, ne                 // .........................................................................................................................................................*..............................................
        // tst x9, x8, ror #1                    // .........................................................................................................................................................*..............................................
        // csneg x3, x9, x3, pl                  // ............................................................................................................................................................*...........................................
        // csel x7, x8, x7, mi                   // ...............................................................................................................................................................*........................................
        // csneg x10, x10, x10, pl               // ...........................................................................................................................................................*............................................
        // add x8, x8, x10                       // ............................................................................................................................................................*...........................................
        // asr x8, x8, #1                        // ..............................................................................................................................................................*.........................................
        // sub x9, x3, #1                        // .............................................................................................................................................................*..........................................
        // tst x8, #1                            // ...............................................................................................................................................................*........................................
        // csel x10, x7, xzr, ne                 // ................................................................................................................................................................*.......................................
        // tst x9, x8, ror #1                    // ................................................................................................................................................................*.......................................
        // csneg x3, x9, x3, pl                  // ...................................................................................................................................................................*....................................
        // csel x7, x8, x7, mi                   // ......................................................................................................................................................................*.................................
        // csneg x10, x10, x10, pl               // ..................................................................................................................................................................*.....................................
        // add x8, x8, x10                       // ...................................................................................................................................................................*....................................
        // asr x8, x8, #1                        // .....................................................................................................................................................................*..................................
        // sub x9, x3, #1                        // ....................................................................................................................................................................*...................................
        // tst x8, #1                            // ......................................................................................................................................................................*.................................
        // csel x10, x7, xzr, ne                 // .......................................................................................................................................................................*................................
        // tst x9, x8, ror #1                    // .......................................................................................................................................................................*................................
        // csneg x3, x9, x3, pl                  // ..........................................................................................................................................................................*.............................
        // csel x7, x8, x7, mi                   // .............................................................................................................................................................................*..........................
        // csneg x10, x10, x10, pl               // .........................................................................................................................................................................*..............................
        // add x8, x8, x10                       // ..........................................................................................................................................................................*.............................
        // asr x8, x8, #1                        // ............................................................................................................................................................................*...........................
        // sub x9, x3, #1                        // ...........................................................................................................................................................................*............................
        // tst x8, #1                            // .............................................................................................................................................................................*..........................
        // csel x10, x7, xzr, ne                 // ..............................................................................................................................................................................*.........................
        // tst x9, x8, ror #1                    // ..............................................................................................................................................................................*.........................
        // csneg x3, x9, x3, pl                  // .................................................................................................................................................................................*......................
        // csel x7, x8, x7, mi                   // ....................................................................................................................................................................................*...................
        // csneg x10, x10, x10, pl               // ................................................................................................................................................................................*.......................
        // add x8, x8, x10                       // .................................................................................................................................................................................*......................
        // asr x8, x8, #1                        // ...................................................................................................................................................................................*....................
        // sub x9, x3, #1                        // ..................................................................................................................................................................................*.....................
        // tst x8, #1                            // ....................................................................................................................................................................................*...................
        // csel x10, x7, xzr, ne                 // .....................................................................................................................................................................................*..................
        // tst x9, x8, ror #1                    // .....................................................................................................................................................................................*..................
        // csneg x3, x9, x3, pl                  // .....................................................................................................................................................................................................*..
        // csel x7, x8, x7, mi                   // .......................................................................................................................................................................................*................
        // csneg x10, x10, x10, pl               // .......................................................................................................................................................................................*................
        // add x8, x8, x10                       // ........................................................................................................................................................................................*...............
        // asr x8, x8, #1                        // ..........................................................................................................................................................................................*.............
        // add x12, x7, x6                       // ...........................................................................................................................................................................................*............
        // asr x12, x12, #42                     // ................................................................................................................................................................................................*.......
        // add x11, x7, #1048576                 // ........................................................................................................................................................................................*...............
        // lsl x11, x11, #22                     // ..........................................................................................................................................................................................*.............
        // asr x11, x11, #43                     // ...........................................................................................................................................................................................*............
        // add x14, x8, x6                       // ..............................................................................................................................................................................................*.........
        // asr x14, x14, #42                     // .................................................................................................................................................................................................*......
        // add x13, x8, #1048576                 // ...........................................................................................................................................................................................*............
        // lsl x13, x13, #22                     // .............................................................................................................................................................................................*..........
        // asr x13, x13, #43                     // ..............................................................................................................................................................................................*.........
        // mul x9, x11, x1                       // ............................................................................................................................................................................................*...........
        // madd x9, x12, x2, x9                  // .................................................................................................................................................................................................*......
        // asr x9, x9, #20                       // ......................................................................................................................................................................................................*.
        // mul x10, x13, x1                      // ...............................................................................................................................................................................................*........
        // madd x10, x14, x2, x10                // ..................................................................................................................................................................................................*.....
        // asr x2, x10, #20                      // .......................................................................................................................................................................................................*
        // mov x1, x9                            // .......................................................................................................................................................................................................*

        Lend:

and x7, x1, #1048575
and x8, x2, #1048575
orr x7, x7, #0xFFFFFE0000000000
orr x8, x8, #0xC000000000000000
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
add x16, x7, x6
asr x16, x16, #42
add x15, x7, #1048576
lsl x15, x15, #22
asr x15, x15, #43
add x18, x8, x6
asr x18, x18, #42
add x17, x8, #1048576
lsl x17, x17, #22
asr x17, x17, #43
mul x9, x15, x1
madd x9, x16, x2, x9
asr x9, x9, #20
mul x10, x17, x1
madd x10, x18, x2, x10
asr x2, x10, #20
mov x1, x9
mul x9, x15, x11
madd x10,  x16, x13, x9
mul x9, x17, x11
madd x13, x18, x13, x9
mov x11, x10
mul x9, x15, x12
madd x10,  x16, x14, x9
mul x9, x17, x12
madd x14, x18, x14, x9
mov x12, x10
and x7, x1, #1048575
and x8, x2, #1048575
orr x7, x7, #0xFFFFFE0000000000
orr x8, x8, #0xC000000000000000
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
add x16, x7, x6
asr x16, x16, #42
add x15, x7, #1048576
lsl x15, x15, #22
asr x15, x15, #43
add x18, x8, x6
asr x18, x18, #42
add x17, x8, #1048576
lsl x17, x17, #22
asr x17, x17, #43
mul x9, x15, x11
madd x10,  x16, x13, x9
mul x9, x17, x11
madd x13, x18, x13, x9
mov x11, x10
mul x9, x15, x12
madd x10,  x16, x14, x9
mul x9, x17, x12
madd x14, x18, x14, x9
mov x12, x10
subs x19, x19, #1
cbnz x19, Lbig_loop
ins v16.d[0], x11
ins v16.d[1], x13
ins v17.d[0], x12
ins v17.d[1], x14
uzp1 v13.4s, v16.4s, v17.4s
and v13.16b, v13.16b, v2.16b
sshr v16.2d, v16.2d, #30
sshr v17.2d, v17.2d, #30
uzp1 v14.4s, v16.4s, v17.4s
// limb 0
smull  v16.2d, v13.2s, v3.s[0]
smlal2 v16.2d, v13.4s, v3.s[2]
sshr   v16.2d, v16.2d, #30
// limb 1
smlal  v16.2d, v14.2s, v3.s[0]
smlal2 v16.2d, v14.4s, v3.s[2]
smlal  v16.2d, v13.2s, v3.s[1]
smlal2 v16.2d, v13.4s, v3.s[3]
sshr   v16.2d, v16.2d, #30
// limb 2
smlal  v16.2d, v14.2s, v3.s[1]
smlal2 v16.2d, v14.4s, v3.s[3]
smlal  v16.2d, v13.2s, v4.s[0]
smlal2 v16.2d, v13.4s, v4.s[2]
and    v3.16b, v16.16b, v1.16b
mov x9, #19
dup v16.2d, x9
// limb 0
smull  v17.2d, v13.2s, v8.s[0]
smlal2 v17.2d, v13.4s, v8.s[2]
mul v19.4s, v17.4s, v15.4s
and v19.16b, v19.16b, v1.16b
uzp1 v19.4s, v19.4s, v19.4s
smlsl v17.2d, v19.2s, v16.s[0]
sshr   v17.2d, v17.2d, #30
// limb 1
smlal  v17.2d, v14.2s, v8.s[0]
smlal2 v17.2d, v14.4s, v8.s[2]
smlal  v17.2d, v13.2s, v8.s[1]
smlal2 v17.2d, v13.4s, v8.s[3]
mul    v20.4s, v17.4s, v15.4s
and    v20.16b, v20.16b, v1.16b
uzp1   v20.4s, v20.4s, v20.4s
smlsl  v17.2d, v20.2s, v16.s[0]
sshr   v17.2d, v17.2d, #30
// limb 2
smlal  v17.2d, v14.2s, v8.s[1]
smlal2 v17.2d, v14.4s, v8.s[3]
smlal  v17.2d, v13.2s, v9.s[0]
smlal2 v17.2d, v13.4s, v9.s[2]
and    v8.16b, v17.16b, v1.16b
sshr   v17.2d, v17.2d, #30
// limb 3
smlal  v17.2d, v14.2s, v9.s[0]
smlal2 v17.2d, v14.4s, v9.s[2]
smlal  v17.2d, v13.2s, v9.s[1]
smlal2 v17.2d, v13.4s, v9.s[3]
and    v18.16b, v17.16b, v1.16b
sshr   v17.2d, v17.2d, #30
shl    v18.2d, v18.2d, #32
orr    v8.16b, v8.16b, v18.16b
// limb 4
smlal  v17.2d, v14.2s, v9.s[1]
smlal2 v17.2d, v14.4s, v9.s[3]
smlal  v17.2d, v13.2s, v10.s[0]
smlal2 v17.2d, v13.4s, v10.s[2]
and    v9.16b, v17.16b, v1.16b
sshr   v17.2d, v17.2d, #30
// limb 5
smlal  v17.2d, v14.2s, v10.s[0]
smlal2 v17.2d, v14.4s, v10.s[2]
smlal  v17.2d, v13.2s, v10.s[1]
smlal2 v17.2d, v13.4s, v10.s[3]
and    v18.16b, v17.16b, v1.16b
sshr   v17.2d, v17.2d, #30
shl    v18.2d, v18.2d, #32
orr    v9.16b, v9.16b, v18.16b
// limb 6
smlal  v17.2d, v14.2s, v10.s[1]
smlal2 v17.2d, v14.4s, v10.s[3]
smlal  v17.2d, v13.2s, v11.s[0]
smlal2 v17.2d, v13.4s, v11.s[2]
and    v10.16b, v17.16b, v1.16b
sshr   v17.2d, v17.2d, #30
// limb 7
smlal  v17.2d, v14.2s, v11.s[0]
smlal2 v17.2d, v14.4s, v11.s[2]
smlal  v17.2d, v13.2s, v11.s[1]
smlal2 v17.2d, v13.4s, v11.s[3]
and    v18.16b, v17.16b, v1.16b
sshr   v17.2d, v17.2d, #30
shl    v18.2d, v18.2d, #32
orr    v10.16b, v10.16b, v18.16b
// limb 8
smlal  v17.2d, v14.2s, v11.s[1]
smlal2 v17.2d, v14.4s, v11.s[3]
smlal  v17.2d, v13.2s, v12.s[0]
smlal2 v17.2d, v13.4s, v12.s[2]
ushll  v19.2d, v19.2s, #15
add    v17.2d, v17.2d, v19.2d
and    v11.16b, v17.16b, v1.16b
sshr   v17.2d, v17.2d, #30
// limb 9
smlal  v17.2d, v14.2s, v12.s[0]
smlal2 v17.2d, v14.4s, v12.s[2]
ushll  v20.2d, v20.2s, #15
add    v17.2d, v17.2d, v20.2d
and    v18.16b, v17.16b, v1.16b
sshr   v12.2d, v17.2d, #30
shl    v18.2d, v18.2d, #32
orr    v11.16b, v11.16b, v18.16b
sshr   v18.2d, v12.2d, #15
shl    v17.2d, v18.2d, #15
sub    v12.2d, v12.2d, v17.2d
mla    v8.4s, v18.4s, v16.4s
smov x9, v8.s[0]
smov x10, v8.s[1]
smov x11, v9.s[0]
smov x12, v9.s[1]
smov x13, v10.s[0]
smov x14, v10.s[1]
smov x15, v11.s[0]
smov x16, v11.s[1]
smov x17, v12.s[0]
add  x9, x9, x10, LSL #30
add  x9, x9, x11, LSL #60
lsr  x10, x11, #4
add  x10, x10, x12, LSL #26
add  x10, x10, x13, LSL #56
lsr  x11, x13, #8
add  x11, x11, x14, LSL #22
add  x11, x11, x15, LSL #52
lsr  x12, x15, #12
add  x12, x12, x16, LSL #18
add  x12, x12, x17, LSL #48
smov x19, v3.s[0]
lsl x19, x19, #34
asr x19, x19, #35
eor x9, x9, x19
eor x10, x10, x19
eor x11, x11, x19
eor x12, x12, x19
subs x9, x9, x19
adds xzr, x12, #0
mov x13, #-19
csel x13, x13, xzr, mi
adds x9, x9, x13
asr x13, x13, #5
adcs x10, x10, x13
adcs x11, x11, x13
lsr x13, x13, #1
adcs x12, x12, x13
stp x9, x10, [x0]
stp x11, x12, [x0, #16]
ldp q14, q15, [sp], #32
ldp q12, q13, [sp], #32
ldp q10, q11, [sp], #32
ldp q8, q9, [sp], #32
ldp x27, x28, [sp], #16
ldp x25, x26, [sp], #16
ldp x23, x24, [sp], #16
ldp x21, x22, [sp], #16
ldp x19, x20, [sp], #16
ldp x29, x30, [sp], #16
ret
