
../repos/sgerbino-table-2fdd8d0/bin/table_sort_test:     file format elf32-littlearm


Disassembly of section .init:

00011afc <.init>:
   11afc:	push	{r3, lr}
   11b00:	bl	11c24 <_start@@Base+0x3c>
   11b04:	pop	{r3, pc}

Disassembly of section .plt:

00011b08 <calloc@plt-0x14>:
   11b08:	push	{lr}		; (str lr, [sp, #-4]!)
   11b0c:	ldr	lr, [pc, #4]	; 11b18 <calloc@plt-0x4>
   11b10:	add	lr, pc, lr
   11b14:	ldr	pc, [lr, #8]!
   11b18:	andeq	r4, r1, r8, ror #9

00011b1c <calloc@plt>:
   11b1c:	add	ip, pc, #0, 12
   11b20:	add	ip, ip, #20, 20	; 0x14000
   11b24:	ldr	pc, [ip, #1256]!	; 0x4e8

00011b28 <strcmp@plt>:
   11b28:	add	ip, pc, #0, 12
   11b2c:	add	ip, ip, #20, 20	; 0x14000
   11b30:	ldr	pc, [ip, #1248]!	; 0x4e0

00011b34 <printf@plt>:
   11b34:	add	ip, pc, #0, 12
   11b38:	add	ip, ip, #20, 20	; 0x14000
   11b3c:	ldr	pc, [ip, #1240]!	; 0x4d8

00011b40 <free@plt>:
   11b40:	add	ip, pc, #0, 12
   11b44:	add	ip, ip, #20, 20	; 0x14000
   11b48:	ldr	pc, [ip, #1232]!	; 0x4d0

00011b4c <time@plt>:
   11b4c:	add	ip, pc, #0, 12
   11b50:	add	ip, ip, #20, 20	; 0x14000
   11b54:	ldr	pc, [ip, #1224]!	; 0x4c8

00011b58 <realloc@plt>:
   11b58:	add	ip, pc, #0, 12
   11b5c:	add	ip, ip, #20, 20	; 0x14000
   11b60:	ldr	pc, [ip, #1216]!	; 0x4c0

00011b64 <strcpy@plt>:
   11b64:	add	ip, pc, #0, 12
   11b68:	add	ip, ip, #20, 20	; 0x14000
   11b6c:	ldr	pc, [ip, #1208]!	; 0x4b8

00011b70 <puts@plt>:
   11b70:	add	ip, pc, #0, 12
   11b74:	add	ip, ip, #20, 20	; 0x14000
   11b78:	ldr	pc, [ip, #1200]!	; 0x4b0

00011b7c <malloc@plt>:
   11b7c:	add	ip, pc, #0, 12
   11b80:	add	ip, ip, #20, 20	; 0x14000
   11b84:	ldr	pc, [ip, #1192]!	; 0x4a8

00011b88 <__libc_start_main@plt>:
   11b88:	add	ip, pc, #0, 12
   11b8c:	add	ip, ip, #20, 20	; 0x14000
   11b90:	ldr	pc, [ip, #1184]!	; 0x4a0

00011b94 <__gmon_start__@plt>:
   11b94:	add	ip, pc, #0, 12
   11b98:	add	ip, ip, #20, 20	; 0x14000
   11b9c:	ldr	pc, [ip, #1176]!	; 0x498

00011ba0 <strlen@plt>:
   11ba0:	add	ip, pc, #0, 12
   11ba4:	add	ip, ip, #20, 20	; 0x14000
   11ba8:	ldr	pc, [ip, #1168]!	; 0x490

00011bac <srand@plt>:
   11bac:	add	ip, pc, #0, 12
   11bb0:	add	ip, ip, #20, 20	; 0x14000
   11bb4:	ldr	pc, [ip, #1160]!	; 0x488

00011bb8 <snprintf@plt>:
   11bb8:	add	ip, pc, #0, 12
   11bbc:	add	ip, ip, #20, 20	; 0x14000
   11bc0:	ldr	pc, [ip, #1152]!	; 0x480

00011bc4 <__isoc99_sscanf@plt>:
   11bc4:	add	ip, pc, #0, 12
   11bc8:	add	ip, ip, #20, 20	; 0x14000
   11bcc:	ldr	pc, [ip, #1144]!	; 0x478

00011bd0 <rand@plt>:
   11bd0:	add	ip, pc, #0, 12
   11bd4:	add	ip, ip, #20, 20	; 0x14000
   11bd8:	ldr	pc, [ip, #1136]!	; 0x470

00011bdc <abort@plt>:
   11bdc:	add	ip, pc, #0, 12
   11be0:	add	ip, ip, #20, 20	; 0x14000
   11be4:	ldr	pc, [ip, #1128]!	; 0x468

Disassembly of section .text:

00011be8 <_start@@Base>:
   11be8:	mov	fp, #0
   11bec:	mov	lr, #0
   11bf0:	pop	{r1}		; (ldr r1, [sp], #4)
   11bf4:	mov	r2, sp
   11bf8:	push	{r2}		; (str r2, [sp, #-4]!)
   11bfc:	push	{r0}		; (str r0, [sp, #-4]!)
   11c00:	ldr	ip, [pc, #16]	; 11c18 <_start@@Base+0x30>
   11c04:	push	{ip}		; (str ip, [sp, #-4]!)
   11c08:	ldr	r0, [pc, #12]	; 11c1c <_start@@Base+0x34>
   11c0c:	ldr	r3, [pc, #12]	; 11c20 <_start@@Base+0x38>
   11c10:	bl	11b88 <__libc_start_main@plt>
   11c14:	bl	11bdc <abort@plt>
   11c18:	andeq	r5, r1, r0, lsr #18
   11c1c:	ldrdeq	r1, [r1], -r8
   11c20:	andeq	r5, r1, r0, asr #17
   11c24:	ldr	r3, [pc, #20]	; 11c40 <_start@@Base+0x58>
   11c28:	ldr	r2, [pc, #20]	; 11c44 <_start@@Base+0x5c>
   11c2c:	add	r3, pc, r3
   11c30:	ldr	r2, [r3, r2]
   11c34:	cmp	r2, #0
   11c38:	bxeq	lr
   11c3c:	b	11b94 <__gmon_start__@plt>
   11c40:	andeq	r4, r1, ip, asr #7
   11c44:	andeq	r0, r0, r0, asr r0
   11c48:	ldr	r0, [pc, #24]	; 11c68 <_start@@Base+0x80>
   11c4c:	ldr	r3, [pc, #24]	; 11c6c <_start@@Base+0x84>
   11c50:	cmp	r3, r0
   11c54:	bxeq	lr
   11c58:	ldr	r3, [pc, #16]	; 11c70 <_start@@Base+0x88>
   11c5c:	cmp	r3, #0
   11c60:	bxeq	lr
   11c64:	bx	r3
   11c68:	andeq	r6, r2, ip, asr r0
   11c6c:	andeq	r6, r2, ip, asr r0
   11c70:	andeq	r0, r0, r0
   11c74:	ldr	r0, [pc, #36]	; 11ca0 <_start@@Base+0xb8>
   11c78:	ldr	r1, [pc, #36]	; 11ca4 <_start@@Base+0xbc>
   11c7c:	sub	r1, r1, r0
   11c80:	asr	r1, r1, #2
   11c84:	add	r1, r1, r1, lsr #31
   11c88:	asrs	r1, r1, #1
   11c8c:	bxeq	lr
   11c90:	ldr	r3, [pc, #16]	; 11ca8 <_start@@Base+0xc0>
   11c94:	cmp	r3, #0
   11c98:	bxeq	lr
   11c9c:	bx	r3
   11ca0:	andeq	r6, r2, ip, asr r0
   11ca4:	andeq	r6, r2, ip, asr r0
   11ca8:	andeq	r0, r0, r0
   11cac:	push	{r4, lr}
   11cb0:	ldr	r4, [pc, #24]	; 11cd0 <_start@@Base+0xe8>
   11cb4:	ldrb	r3, [r4]
   11cb8:	cmp	r3, #0
   11cbc:	popne	{r4, pc}
   11cc0:	bl	11c48 <_start@@Base+0x60>
   11cc4:	mov	r3, #1
   11cc8:	strb	r3, [r4]
   11ccc:	pop	{r4, pc}
   11cd0:	andeq	r6, r2, ip, asr r0
   11cd4:	b	11c74 <_start@@Base+0x8c>

00011cd8 <main@@Base>:
   11cd8:	strd	r4, [sp, #-36]!	; 0xffffffdc
   11cdc:	strd	r6, [sp, #8]
   11ce0:	strd	r8, [sp, #16]
   11ce4:	strd	sl, [sp, #24]
   11ce8:	str	lr, [sp, #32]
   11cec:	sub	sp, sp, #364	; 0x16c
   11cf0:	add	r0, sp, #300	; 0x12c
   11cf4:	bl	11b4c <time@plt>
   11cf8:	bl	11bac <srand@plt>
   11cfc:	bl	11bd0 <rand@plt>
   11d00:	movw	r3, #34079	; 0x851f
   11d04:	movt	r3, #20971	; 0x51eb
   11d08:	umull	r2, r3, r3, r0
   11d0c:	lsr	r3, r3, #5
   11d10:	mov	r5, #100	; 0x64
   11d14:	mls	r3, r5, r3, r0
   11d18:	add	r5, r3, r5
   11d1c:	add	r0, sp, #304	; 0x130
   11d20:	bl	12118 <table_init@@Base>
   11d24:	mov	r4, #0
   11d28:	add	r0, sp, #304	; 0x130
   11d2c:	bl	14790 <table_add_row@@Base>
   11d30:	add	r4, r4, #1
   11d34:	cmp	r5, r4
   11d38:	bgt	11d28 <main@@Base+0x50>
   11d3c:	add	r0, sp, #304	; 0x130
   11d40:	bl	14788 <table_get_row_length@@Base>
   11d44:	mov	r9, r0
   11d48:	bl	11bd0 <rand@plt>
   11d4c:	movw	r3, #52429	; 0xcccd
   11d50:	movt	r3, #52428	; 0xcccc
   11d54:	umull	r2, r3, r3, r0
   11d58:	lsr	r3, r3, #2
   11d5c:	add	r3, r3, r3, lsl #2
   11d60:	sub	r0, r0, r3
   11d64:	add	r5, r0, #2
   11d68:	mov	r4, #0
   11d6c:	movw	r6, #22832	; 0x5930
   11d70:	movt	r6, #1
   11d74:	mov	r7, #255	; 0xff
   11d78:	mov	r3, r4
   11d7c:	mov	r2, r6
   11d80:	mov	r1, r7
   11d84:	add	r0, sp, #44	; 0x2c
   11d88:	bl	11bb8 <snprintf@plt>
   11d8c:	mov	r2, #0
   11d90:	add	r1, sp, #44	; 0x2c
   11d94:	add	r0, sp, #304	; 0x130
   11d98:	bl	13818 <table_add_column@@Base>
   11d9c:	add	r4, r4, #1
   11da0:	cmp	r5, r4
   11da4:	bgt	11d78 <main@@Base+0xa0>
   11da8:	add	r0, sp, #304	; 0x130
   11dac:	bl	13784 <table_get_column_length@@Base>
   11db0:	subs	sl, r0, #0
   11db4:	movgt	r4, #0
   11db8:	movwgt	r6, #26215	; 0x6667
   11dbc:	movtgt	r6, #26214	; 0x6666
   11dc0:	bgt	11e2c <main@@Base+0x154>
   11dc4:	mov	r1, #4
   11dc8:	mov	r0, sl
   11dcc:	bl	11b1c <calloc@plt>
   11dd0:	str	r0, [sp, #36]	; 0x24
   11dd4:	mov	r1, #4
   11dd8:	mov	r0, sl
   11ddc:	bl	11b1c <calloc@plt>
   11de0:	str	r0, [sp, #32]
   11de4:	b	11e64 <main@@Base+0x18c>
   11de8:	bl	11bd0 <rand@plt>
   11dec:	smull	r2, r3, r6, r0
   11df0:	asr	r2, r0, #31
   11df4:	rsb	r2, r2, r3, asr #3
   11df8:	add	r2, r2, r2, lsl #2
   11dfc:	sub	r3, r0, r2, lsl #2
   11e00:	mov	r2, r4
   11e04:	mov	r1, r5
   11e08:	add	r0, sp, #304	; 0x130
   11e0c:	bl	15134 <table_set_int@@Base>
   11e10:	add	r5, r5, #1
   11e14:	cmp	r9, r5
   11e18:	bne	11de8 <main@@Base+0x110>
   11e1c:	add	r5, r4, #1
   11e20:	cmp	sl, r5
   11e24:	beq	120b0 <main@@Base+0x3d8>
   11e28:	mov	r4, r5
   11e2c:	cmp	r9, #0
   11e30:	movgt	r5, #0
   11e34:	bgt	11de8 <main@@Base+0x110>
   11e38:	b	11e1c <main@@Base+0x144>
   11e3c:	mov	r5, r3
   11e40:	str	r5, [r7, r5, lsl #2]
   11e44:	bl	11bd0 <rand@plt>
   11e48:	cmp	r0, #0
   11e4c:	and	r0, r0, #1
   11e50:	rsblt	r0, r0, #0
   11e54:	str	r0, [r6, r5, lsl #2]
   11e58:	add	r3, r5, #1
   11e5c:	cmp	r4, r5
   11e60:	bne	11e3c <main@@Base+0x164>
   11e64:	mov	r3, sl
   11e68:	ldr	r2, [sp, #32]
   11e6c:	ldr	r1, [sp, #36]	; 0x24
   11e70:	add	r0, sp, #304	; 0x130
   11e74:	bl	1566c <table_column_sort@@Base>
   11e78:	cmp	r9, #0
   11e7c:	movle	r3, #0
   11e80:	strle	r3, [sp, #12]
   11e84:	ble	120e0 <main@@Base+0x408>
   11e88:	mov	r7, #0
   11e8c:	mvn	r3, #0
   11e90:	str	r3, [sp, #20]
   11e94:	mov	fp, r3
   11e98:	str	r7, [sp, #12]
   11e9c:	movw	r3, #22840	; 0x5938
   11ea0:	movt	r3, #1
   11ea4:	str	r3, [sp, #24]
   11ea8:	movw	r3, #22912	; 0x5980
   11eac:	movt	r3, #1
   11eb0:	str	r3, [sp, #28]
   11eb4:	str	fp, [sp, #16]
   11eb8:	b	11fc0 <main@@Base+0x2e8>
   11ebc:	mov	r4, r8
   11ec0:	ldr	r3, [fp, #4]!
   11ec4:	cmp	r3, #0
   11ec8:	bne	11f6c <main@@Base+0x294>
   11ecc:	mov	r2, r4
   11ed0:	mov	r1, r7
   11ed4:	add	r0, sp, #304	; 0x130
   11ed8:	bl	1446c <table_get_int@@Base>
   11edc:	mov	r5, r0
   11ee0:	mov	r2, r4
   11ee4:	mov	r1, r6
   11ee8:	add	r0, sp, #304	; 0x130
   11eec:	bl	1446c <table_get_int@@Base>
   11ef0:	cmp	r5, r0
   11ef4:	bgt	11f48 <main@@Base+0x270>
   11ef8:	add	r8, r4, #1
   11efc:	cmp	sl, r8
   11f00:	beq	11fbc <main@@Base+0x2e4>
   11f04:	cmp	r8, #0
   11f08:	ble	11ebc <main@@Base+0x1e4>
   11f0c:	mov	r2, r4
   11f10:	mov	r1, r6
   11f14:	add	r0, sp, #304	; 0x130
   11f18:	bl	1446c <table_get_int@@Base>
   11f1c:	mov	r5, r0
   11f20:	mov	r2, r4
   11f24:	mov	r1, r7
   11f28:	add	r0, sp, #304	; 0x130
   11f2c:	bl	1446c <table_get_int@@Base>
   11f30:	cmp	r5, r0
   11f34:	bne	11fbc <main@@Base+0x2e4>
   11f38:	sub	r4, r4, #1
   11f3c:	cmn	r4, #1
   11f40:	bne	11f0c <main@@Base+0x234>
   11f44:	b	11ebc <main@@Base+0x1e4>
   11f48:	mov	r2, r4
   11f4c:	mov	r1, r6
   11f50:	ldr	r0, [sp, #24]
   11f54:	bl	11b34 <printf@plt>
   11f58:	str	r4, [sp, #20]
   11f5c:	str	r6, [sp, #16]
   11f60:	mvn	r3, #0
   11f64:	str	r3, [sp, #12]
   11f68:	b	11ef8 <main@@Base+0x220>
   11f6c:	mov	r2, r4
   11f70:	mov	r1, r7
   11f74:	add	r0, sp, #304	; 0x130
   11f78:	bl	1446c <table_get_int@@Base>
   11f7c:	mov	r5, r0
   11f80:	mov	r2, r4
   11f84:	mov	r1, r6
   11f88:	add	r0, sp, #304	; 0x130
   11f8c:	bl	1446c <table_get_int@@Base>
   11f90:	cmp	r5, r0
   11f94:	bge	11ef8 <main@@Base+0x220>
   11f98:	mov	r2, r4
   11f9c:	mov	r1, r6
   11fa0:	ldr	r0, [sp, #28]
   11fa4:	bl	11b34 <printf@plt>
   11fa8:	str	r4, [sp, #20]
   11fac:	str	r6, [sp, #16]
   11fb0:	mvn	r3, #0
   11fb4:	str	r3, [sp, #12]
   11fb8:	b	11ef8 <main@@Base+0x220>
   11fbc:	mov	r7, r6
   11fc0:	add	r6, r7, #1
   11fc4:	cmp	r9, r6
   11fc8:	beq	11fec <main@@Base+0x314>
   11fcc:	cmp	r6, #0
   11fd0:	ble	11fbc <main@@Base+0x2e4>
   11fd4:	cmp	sl, #0
   11fd8:	ble	11fbc <main@@Base+0x2e4>
   11fdc:	ldr	r3, [sp, #32]
   11fe0:	sub	fp, r3, #4
   11fe4:	mov	r4, #0
   11fe8:	b	11ec0 <main@@Base+0x1e8>
   11fec:	ldr	fp, [sp, #16]
   11ff0:	cmn	fp, #1
   11ff4:	beq	120e0 <main@@Base+0x408>
   11ff8:	add	r0, sp, #304	; 0x130
   11ffc:	bl	14788 <table_get_row_length@@Base>
   12000:	add	r0, sp, #304	; 0x130
   12004:	bl	14788 <table_get_row_length@@Base>
   12008:	mov	r8, r0
   1200c:	movw	r0, #22988	; 0x59cc
   12010:	movt	r0, #1
   12014:	bl	11b70 <puts@plt>
   12018:	cmp	r8, #0
   1201c:	ble	120e0 <main@@Base+0x408>
   12020:	mov	r5, #0
   12024:	movw	r7, #22992	; 0x59d0
   12028:	movt	r7, #1
   1202c:	movw	r6, #23000	; 0x59d8
   12030:	movt	r6, #1
   12034:	ldr	r9, [sp, #20]
   12038:	b	120a8 <main@@Base+0x3d0>
   1203c:	mov	r3, #255	; 0xff
   12040:	str	r3, [sp]
   12044:	add	r3, sp, #44	; 0x2c
   12048:	mov	r2, r4
   1204c:	mov	r1, r5
   12050:	add	r0, sp, #304	; 0x130
   12054:	bl	12ac0 <table_cell_to_buffer@@Base>
   12058:	cmp	fp, r5
   1205c:	cmpeq	r9, r4
   12060:	add	r1, sp, #44	; 0x2c
   12064:	moveq	r0, r7
   12068:	movne	r0, r6
   1206c:	bl	11b34 <printf@plt>
   12070:	add	r4, r4, #1
   12074:	add	r0, sp, #304	; 0x130
   12078:	bl	13784 <table_get_column_length@@Base>
   1207c:	cmp	r0, r4
   12080:	bgt	1203c <main@@Base+0x364>
   12084:	cmp	fp, r5
   12088:	movweq	r0, #23004	; 0x59dc
   1208c:	movteq	r0, #1
   12090:	movwne	r0, #22988	; 0x59cc
   12094:	movtne	r0, #1
   12098:	bl	11b70 <puts@plt>
   1209c:	add	r5, r5, #1
   120a0:	cmp	r8, r5
   120a4:	beq	120e0 <main@@Base+0x408>
   120a8:	mov	r4, #0
   120ac:	b	12074 <main@@Base+0x39c>
   120b0:	mov	r1, #4
   120b4:	mov	r0, r5
   120b8:	bl	11b1c <calloc@plt>
   120bc:	mov	r7, r0
   120c0:	str	r0, [sp, #36]	; 0x24
   120c4:	mov	r1, #4
   120c8:	mov	r0, r5
   120cc:	bl	11b1c <calloc@plt>
   120d0:	mov	r6, r0
   120d4:	str	r0, [sp, #32]
   120d8:	mov	r5, #0
   120dc:	b	11e40 <main@@Base+0x168>
   120e0:	add	r0, sp, #304	; 0x130
   120e4:	bl	12188 <table_destroy@@Base>
   120e8:	ldr	r0, [sp, #36]	; 0x24
   120ec:	bl	11b40 <free@plt>
   120f0:	ldr	r0, [sp, #32]
   120f4:	bl	11b40 <free@plt>
   120f8:	ldr	r0, [sp, #12]
   120fc:	add	sp, sp, #364	; 0x16c
   12100:	ldrd	r4, [sp]
   12104:	ldrd	r6, [sp, #8]
   12108:	ldrd	r8, [sp, #16]
   1210c:	ldrd	sl, [sp, #24]
   12110:	add	sp, sp, #32
   12114:	pop	{pc}		; (ldr pc, [sp], #4)

00012118 <table_init@@Base>:
   12118:	mov	r3, #0
   1211c:	str	r3, [r0]
   12120:	str	r3, [r0, #4]
   12124:	str	r3, [r0, #12]
   12128:	mov	r2, #10
   1212c:	str	r2, [r0, #8]
   12130:	str	r3, [r0, #16]
   12134:	str	r3, [r0, #20]
   12138:	str	r3, [r0, #28]
   1213c:	mov	r1, #20
   12140:	str	r1, [r0, #24]
   12144:	str	r3, [r0, #36]	; 0x24
   12148:	str	r3, [r0, #40]	; 0x28
   1214c:	str	r3, [r0, #44]	; 0x2c
   12150:	str	r3, [r0, #32]
   12154:	str	r3, [r0, #52]	; 0x34
   12158:	str	r2, [r0, #48]	; 0x30
   1215c:	bx	lr

00012160 <table_new@@Base>:
   12160:	str	r4, [sp, #-8]!
   12164:	str	lr, [sp, #4]
   12168:	mov	r0, #56	; 0x38
   1216c:	bl	11b7c <malloc@plt>
   12170:	mov	r4, r0
   12174:	bl	12118 <table_init@@Base>
   12178:	mov	r0, r4
   1217c:	ldr	r4, [sp]
   12180:	add	sp, sp, #4
   12184:	pop	{pc}		; (ldr pc, [sp], #4)

00012188 <table_destroy@@Base>:
   12188:	strd	r4, [sp, #-16]!
   1218c:	str	r6, [sp, #8]
   12190:	str	lr, [sp, #12]
   12194:	subs	r4, r0, #0
   12198:	beq	12258 <table_destroy@@Base+0xd0>
   1219c:	mov	r3, #64	; 0x40
   121a0:	mvn	r2, #0
   121a4:	mov	r1, r2
   121a8:	mov	r0, r4
   121ac:	bl	12a24 <table_notify@@Base>
   121b0:	mov	r0, r4
   121b4:	bl	14788 <table_get_row_length@@Base>
   121b8:	subs	r6, r0, #0
   121bc:	ble	121dc <table_destroy@@Base+0x54>
   121c0:	mov	r5, #0
   121c4:	mov	r1, r5
   121c8:	mov	r0, r4
   121cc:	bl	1471c <table_row_destroy@@Base>
   121d0:	add	r5, r5, #1
   121d4:	cmp	r6, r5
   121d8:	bne	121c4 <table_destroy@@Base+0x3c>
   121dc:	ldr	r0, [r4, #16]
   121e0:	cmp	r0, #0
   121e4:	beq	121ec <table_destroy@@Base+0x64>
   121e8:	bl	11b40 <free@plt>
   121ec:	mov	r0, r4
   121f0:	bl	13784 <table_get_column_length@@Base>
   121f4:	subs	r6, r0, #0
   121f8:	ble	12218 <table_destroy@@Base+0x90>
   121fc:	mov	r5, #0
   12200:	mov	r1, r5
   12204:	mov	r0, r4
   12208:	bl	13758 <table_column_destroy@@Base>
   1220c:	add	r5, r5, #1
   12210:	cmp	r6, r5
   12214:	bne	12200 <table_destroy@@Base+0x78>
   12218:	ldr	r0, [r4]
   1221c:	cmp	r0, #0
   12220:	beq	12228 <table_destroy@@Base+0xa0>
   12224:	bl	11b40 <free@plt>
   12228:	ldr	r0, [r4, #36]	; 0x24
   1222c:	cmp	r0, #0
   12230:	beq	12238 <table_destroy@@Base+0xb0>
   12234:	bl	11b40 <free@plt>
   12238:	ldr	r0, [r4, #40]	; 0x28
   1223c:	cmp	r0, #0
   12240:	beq	12248 <table_destroy@@Base+0xc0>
   12244:	bl	11b40 <free@plt>
   12248:	ldr	r0, [r4, #44]	; 0x2c
   1224c:	cmp	r0, #0
   12250:	beq	12258 <table_destroy@@Base+0xd0>
   12254:	bl	11b40 <free@plt>
   12258:	ldrd	r4, [sp]
   1225c:	ldr	r6, [sp, #8]
   12260:	add	sp, sp, #12
   12264:	pop	{pc}		; (ldr pc, [sp], #4)

00012268 <table_delete@@Base>:
   12268:	str	r4, [sp, #-8]!
   1226c:	str	lr, [sp, #4]
   12270:	mov	r4, r0
   12274:	bl	12188 <table_destroy@@Base>
   12278:	mov	r0, r4
   1227c:	bl	11b40 <free@plt>
   12280:	ldr	r4, [sp]
   12284:	add	sp, sp, #4
   12288:	pop	{pc}		; (ldr pc, [sp], #4)

0001228c <table_dupe@@Base>:
   1228c:	strd	r4, [sp, #-28]!	; 0xffffffe4
   12290:	strd	r6, [sp, #8]
   12294:	strd	r8, [sp, #16]
   12298:	str	lr, [sp, #24]
   1229c:	sub	sp, sp, #20
   122a0:	mov	r6, r0
   122a4:	bl	14788 <table_get_row_length@@Base>
   122a8:	mov	r9, r0
   122ac:	mov	r0, r6
   122b0:	bl	13784 <table_get_column_length@@Base>
   122b4:	mov	r7, r0
   122b8:	bl	12160 <table_new@@Base>
   122bc:	mov	r8, r0
   122c0:	cmp	r7, #0
   122c4:	ble	12304 <table_dupe@@Base+0x78>
   122c8:	mov	r4, #0
   122cc:	mov	r1, r4
   122d0:	mov	r0, r6
   122d4:	bl	13af0 <table_get_column_name@@Base>
   122d8:	mov	r5, r0
   122dc:	mov	r1, r4
   122e0:	mov	r0, r6
   122e4:	bl	13804 <table_get_column_data_type@@Base>
   122e8:	mov	r2, r0
   122ec:	mov	r1, r5
   122f0:	mov	r0, r8
   122f4:	bl	13818 <table_add_column@@Base>
   122f8:	add	r4, r4, #1
   122fc:	cmp	r7, r4
   12300:	bne	122cc <table_dupe@@Base+0x40>
   12304:	cmp	r9, #0
   12308:	ble	12770 <table_dupe@@Base+0x4e4>
   1230c:	mov	r5, #0
   12310:	b	12758 <table_dupe@@Base+0x4cc>
   12314:	mov	r2, r4
   12318:	mov	r1, r5
   1231c:	mov	r0, r6
   12320:	bl	1446c <table_get_int@@Base>
   12324:	mov	r3, r0
   12328:	mov	r2, r4
   1232c:	mov	r1, r5
   12330:	mov	r0, r8
   12334:	bl	15134 <table_set_int@@Base>
   12338:	add	r4, r4, #1
   1233c:	cmp	r7, r4
   12340:	beq	1274c <table_dupe@@Base+0x4c0>
   12344:	mov	r1, r4
   12348:	mov	r0, r6
   1234c:	bl	13804 <table_get_column_data_type@@Base>
   12350:	cmp	r0, #23
   12354:	ldrls	pc, [pc, r0, lsl #2]
   12358:	b	12338 <table_dupe@@Base+0xac>
   1235c:	andeq	r2, r1, r4, lsl r3
   12360:			; <UNDEFINED> instruction: 0x000123bc
   12364:	andeq	r2, r1, r4, ror #7
   12368:	andeq	r2, r1, ip, lsl #8
   1236c:	andeq	r2, r1, r4, lsr r4
   12370:	andeq	r2, r1, ip, asr r4
   12374:	andeq	r2, r1, r4, lsl #9
   12378:	andeq	r2, r1, ip, lsr #9
   1237c:	ldrdeq	r2, [r1], -r4
   12380:	strdeq	r2, [r1], -ip
   12384:	andeq	r2, r1, r4, lsr #10
   12388:	andeq	r2, r1, ip, asr #10
   1238c:	andeq	r2, r1, r4, ror r5
   12390:	muleq	r1, ip, r5
   12394:	andeq	r2, r1, r4, asr #11
   12398:	andeq	r2, r1, ip, ror #11
   1239c:	andeq	r2, r1, ip, lsr r6
   123a0:	andeq	r2, r1, r0, ror #12
   123a4:	andeq	r2, r1, r4, lsl #13
   123a8:	ldrdeq	r2, [r1], -r0
   123ac:	strdeq	r2, [r1], -r8
   123b0:	andeq	r2, r1, r4, lsl r6
   123b4:	andeq	r2, r1, r8, lsr #13
   123b8:	andeq	r2, r1, r0, lsr #14
   123bc:	mov	r2, r4
   123c0:	mov	r1, r5
   123c4:	mov	r0, r6
   123c8:	bl	14488 <table_get_uint@@Base>
   123cc:	mov	r3, r0
   123d0:	mov	r2, r4
   123d4:	mov	r1, r5
   123d8:	mov	r0, r8
   123dc:	bl	15158 <table_set_uint@@Base>
   123e0:	b	12338 <table_dupe@@Base+0xac>
   123e4:	mov	r2, r4
   123e8:	mov	r1, r5
   123ec:	mov	r0, r6
   123f0:	bl	144a4 <table_get_int8@@Base>
   123f4:	mov	r3, r0
   123f8:	mov	r2, r4
   123fc:	mov	r1, r5
   12400:	mov	r0, r8
   12404:	bl	1517c <table_set_int8@@Base>
   12408:	b	12338 <table_dupe@@Base+0xac>
   1240c:	mov	r2, r4
   12410:	mov	r1, r5
   12414:	mov	r0, r6
   12418:	bl	144c0 <table_get_uint8@@Base>
   1241c:	mov	r3, r0
   12420:	mov	r2, r4
   12424:	mov	r1, r5
   12428:	mov	r0, r8
   1242c:	bl	151a0 <table_set_uint8@@Base>
   12430:	b	12338 <table_dupe@@Base+0xac>
   12434:	mov	r2, r4
   12438:	mov	r1, r5
   1243c:	mov	r0, r6
   12440:	bl	144dc <table_get_int16@@Base>
   12444:	mov	r3, r0
   12448:	mov	r2, r4
   1244c:	mov	r1, r5
   12450:	mov	r0, r8
   12454:	bl	151c4 <table_set_int16@@Base>
   12458:	b	12338 <table_dupe@@Base+0xac>
   1245c:	mov	r2, r4
   12460:	mov	r1, r5
   12464:	mov	r0, r6
   12468:	bl	144f8 <table_get_uint16@@Base>
   1246c:	mov	r3, r0
   12470:	mov	r2, r4
   12474:	mov	r1, r5
   12478:	mov	r0, r8
   1247c:	bl	151e8 <table_set_uint16@@Base>
   12480:	b	12338 <table_dupe@@Base+0xac>
   12484:	mov	r2, r4
   12488:	mov	r1, r5
   1248c:	mov	r0, r6
   12490:	bl	14514 <table_get_int32@@Base>
   12494:	mov	r3, r0
   12498:	mov	r2, r4
   1249c:	mov	r1, r5
   124a0:	mov	r0, r8
   124a4:	bl	1520c <table_set_int32@@Base>
   124a8:	b	12338 <table_dupe@@Base+0xac>
   124ac:	mov	r2, r4
   124b0:	mov	r1, r5
   124b4:	mov	r0, r6
   124b8:	bl	14530 <table_get_uint32@@Base>
   124bc:	mov	r3, r0
   124c0:	mov	r2, r4
   124c4:	mov	r1, r5
   124c8:	mov	r0, r8
   124cc:	bl	15230 <table_set_uint32@@Base>
   124d0:	b	12338 <table_dupe@@Base+0xac>
   124d4:	mov	r2, r4
   124d8:	mov	r1, r5
   124dc:	mov	r0, r6
   124e0:	bl	1454c <table_get_int64@@Base>
   124e4:	strd	r0, [sp]
   124e8:	mov	r2, r4
   124ec:	mov	r1, r5
   124f0:	mov	r0, r8
   124f4:	bl	15254 <table_set_int64@@Base>
   124f8:	b	12338 <table_dupe@@Base+0xac>
   124fc:	mov	r2, r4
   12500:	mov	r1, r5
   12504:	mov	r0, r6
   12508:	bl	14568 <table_get_uint64@@Base>
   1250c:	strd	r0, [sp]
   12510:	mov	r2, r4
   12514:	mov	r1, r5
   12518:	mov	r0, r8
   1251c:	bl	15274 <table_set_uint64@@Base>
   12520:	b	12338 <table_dupe@@Base+0xac>
   12524:	mov	r2, r4
   12528:	mov	r1, r5
   1252c:	mov	r0, r6
   12530:	bl	14584 <table_get_short@@Base>
   12534:	mov	r3, r0
   12538:	mov	r2, r4
   1253c:	mov	r1, r5
   12540:	mov	r0, r8
   12544:	bl	15294 <table_set_short@@Base>
   12548:	b	12338 <table_dupe@@Base+0xac>
   1254c:	mov	r2, r4
   12550:	mov	r1, r5
   12554:	mov	r0, r6
   12558:	bl	145a0 <table_get_ushort@@Base>
   1255c:	mov	r3, r0
   12560:	mov	r2, r4
   12564:	mov	r1, r5
   12568:	mov	r0, r8
   1256c:	bl	152b8 <table_set_ushort@@Base>
   12570:	b	12338 <table_dupe@@Base+0xac>
   12574:	mov	r2, r4
   12578:	mov	r1, r5
   1257c:	mov	r0, r6
   12580:	bl	145bc <table_get_long@@Base>
   12584:	mov	r3, r0
   12588:	mov	r2, r4
   1258c:	mov	r1, r5
   12590:	mov	r0, r8
   12594:	bl	152dc <table_set_long@@Base>
   12598:	b	12338 <table_dupe@@Base+0xac>
   1259c:	mov	r2, r4
   125a0:	mov	r1, r5
   125a4:	mov	r0, r6
   125a8:	bl	145d8 <table_get_ulong@@Base>
   125ac:	mov	r3, r0
   125b0:	mov	r2, r4
   125b4:	mov	r1, r5
   125b8:	mov	r0, r8
   125bc:	bl	15300 <table_set_ulong@@Base>
   125c0:	b	12338 <table_dupe@@Base+0xac>
   125c4:	mov	r2, r4
   125c8:	mov	r1, r5
   125cc:	mov	r0, r6
   125d0:	bl	145f4 <table_get_llong@@Base>
   125d4:	strd	r0, [sp]
   125d8:	mov	r2, r4
   125dc:	mov	r1, r5
   125e0:	mov	r0, r8
   125e4:	bl	15324 <table_set_llong@@Base>
   125e8:	b	12338 <table_dupe@@Base+0xac>
   125ec:	mov	r2, r4
   125f0:	mov	r1, r5
   125f4:	mov	r0, r6
   125f8:	bl	14610 <table_get_ullong@@Base>
   125fc:	strd	r0, [sp]
   12600:	mov	r2, r4
   12604:	mov	r1, r5
   12608:	mov	r0, r8
   1260c:	bl	15344 <table_set_ullong@@Base>
   12610:	b	12338 <table_dupe@@Base+0xac>
   12614:	mov	r2, r4
   12618:	mov	r1, r5
   1261c:	mov	r0, r6
   12620:	bl	146b8 <table_get_string@@Base>
   12624:	mov	r3, r0
   12628:	mov	r2, r4
   1262c:	mov	r1, r5
   12630:	mov	r0, r8
   12634:	bl	153d0 <table_set_string@@Base>
   12638:	b	12338 <table_dupe@@Base+0xac>
   1263c:	mov	r2, r4
   12640:	mov	r1, r5
   12644:	mov	r0, r6
   12648:	bl	1462c <table_get_float@@Base>
   1264c:	mov	r2, r4
   12650:	mov	r1, r5
   12654:	mov	r0, r8
   12658:	bl	15364 <table_set_float@@Base>
   1265c:	b	12338 <table_dupe@@Base+0xac>
   12660:	mov	r2, r4
   12664:	mov	r1, r5
   12668:	mov	r0, r6
   1266c:	bl	14648 <table_get_double@@Base>
   12670:	mov	r2, r4
   12674:	mov	r1, r5
   12678:	mov	r0, r8
   1267c:	bl	15388 <table_set_double@@Base>
   12680:	b	12338 <table_dupe@@Base+0xac>
   12684:	mov	r2, r4
   12688:	mov	r1, r5
   1268c:	mov	r0, r6
   12690:	bl	14664 <table_get_ldouble@@Base>
   12694:	mov	r2, r4
   12698:	mov	r1, r5
   1269c:	mov	r0, r8
   126a0:	bl	153ac <table_set_ldouble@@Base>
   126a4:	b	12338 <table_dupe@@Base+0xac>
   126a8:	mov	r2, r4
   126ac:	mov	r1, r5
   126b0:	mov	r0, r6
   126b4:	bl	14450 <table_get_bool@@Base>
   126b8:	mov	r3, r0
   126bc:	mov	r2, r4
   126c0:	mov	r1, r5
   126c4:	mov	r0, r8
   126c8:	bl	15110 <table_set_bool@@Base>
   126cc:	b	12338 <table_dupe@@Base+0xac>
   126d0:	mov	r2, r4
   126d4:	mov	r1, r5
   126d8:	mov	r0, r6
   126dc:	bl	14680 <table_get_char@@Base>
   126e0:	mov	r3, r0
   126e4:	mov	r2, r4
   126e8:	mov	r1, r5
   126ec:	mov	r0, r8
   126f0:	bl	153ec <table_set_char@@Base>
   126f4:	b	12338 <table_dupe@@Base+0xac>
   126f8:	mov	r2, r4
   126fc:	mov	r1, r5
   12700:	mov	r0, r6
   12704:	bl	1469c <table_get_uchar@@Base>
   12708:	mov	r3, r0
   1270c:	mov	r2, r4
   12710:	mov	r1, r5
   12714:	mov	r0, r8
   12718:	bl	15410 <table_set_uchar@@Base>
   1271c:	b	12338 <table_dupe@@Base+0xac>
   12720:	mov	r2, r4
   12724:	mov	r1, r5
   12728:	mov	r0, r6
   1272c:	bl	146d0 <table_get_ptr@@Base>
   12730:	str	r0, [sp, #12]
   12734:	add	r3, sp, #12
   12738:	mov	r2, r4
   1273c:	mov	r1, r5
   12740:	mov	r0, r8
   12744:	bl	15434 <table_set_ptr@@Base>
   12748:	b	12338 <table_dupe@@Base+0xac>
   1274c:	add	r5, r5, #1
   12750:	cmp	r9, r5
   12754:	beq	12770 <table_dupe@@Base+0x4e4>
   12758:	mov	r0, r8
   1275c:	bl	14790 <table_add_row@@Base>
   12760:	cmp	r7, #0
   12764:	ble	1274c <table_dupe@@Base+0x4c0>
   12768:	mov	r4, #0
   1276c:	b	12344 <table_dupe@@Base+0xb8>
   12770:	mov	r0, r8
   12774:	add	sp, sp, #20
   12778:	ldrd	r4, [sp]
   1277c:	ldrd	r6, [sp, #8]
   12780:	ldrd	r8, [sp, #16]
   12784:	add	sp, sp, #24
   12788:	pop	{pc}		; (ldr pc, [sp], #4)

0001278c <table_get_major_version@@Base>:
   1278c:	mov	r0, #0
   12790:	bx	lr

00012794 <table_get_minor_version@@Base>:
   12794:	mov	r0, #0
   12798:	bx	lr

0001279c <table_get_patch_version@@Base>:
   1279c:	mov	r0, #0
   127a0:	bx	lr

000127a4 <table_get_version@@Base>:
   127a4:	movw	r0, #22996	; 0x59d4
   127a8:	movt	r0, #1
   127ac:	bx	lr

000127b0 <table_get_callback_length@@Base>:
   127b0:	ldr	r0, [r0, #32]
   127b4:	bx	lr

000127b8 <table_register_callback@@Base>:
   127b8:	strd	r4, [sp, #-24]!	; 0xffffffe8
   127bc:	strd	r6, [sp, #8]
   127c0:	str	r8, [sp, #16]
   127c4:	str	lr, [sp, #20]
   127c8:	ldr	r5, [r0, #32]
   127cc:	cmp	r5, #0
   127d0:	ble	1282c <table_register_callback@@Base+0x74>
   127d4:	ldr	lr, [r0, #36]	; 0x24
   127d8:	sub	lr, lr, #4
   127dc:	mov	ip, #0
   127e0:	b	127f0 <table_register_callback@@Base+0x38>
   127e4:	add	ip, ip, #1
   127e8:	cmp	ip, r5
   127ec:	beq	1282c <table_register_callback@@Base+0x74>
   127f0:	lsl	r6, ip, #2
   127f4:	ldr	r4, [lr, #4]!
   127f8:	cmp	r1, r4
   127fc:	bne	127e4 <table_register_callback@@Base+0x2c>
   12800:	ldr	r4, [r0, #40]	; 0x28
   12804:	ldr	r4, [r4, ip, lsl #2]
   12808:	cmp	r2, r4
   1280c:	bne	127e4 <table_register_callback@@Base+0x2c>
   12810:	cmp	ip, #0
   12814:	ble	1282c <table_register_callback@@Base+0x74>
   12818:	ldr	r2, [r0, #44]	; 0x2c
   1281c:	ldr	r8, [r2, r6]
   12820:	orr	r8, r8, r3
   12824:	str	r8, [r2, r6]
   12828:	b	12878 <table_register_callback@@Base+0xc0>
   1282c:	mov	r8, r3
   12830:	mov	r7, r2
   12834:	mov	r6, r1
   12838:	mov	r4, r0
   1283c:	ldr	r1, [r0, #48]	; 0x30
   12840:	udiv	r3, r5, r1
   12844:	mls	r5, r1, r3, r5
   12848:	cmp	r5, #0
   1284c:	beq	1288c <table_register_callback@@Base+0xd4>
   12850:	ldr	r3, [r4, #32]
   12854:	ldr	r2, [r4, #36]	; 0x24
   12858:	str	r6, [r2, r3, lsl #2]
   1285c:	ldr	r2, [r4, #40]	; 0x28
   12860:	str	r7, [r2, r3, lsl #2]
   12864:	ldr	r2, [r4, #44]	; 0x2c
   12868:	str	r8, [r2, r3, lsl #2]
   1286c:	ldr	r3, [r4, #32]
   12870:	add	r3, r3, #1
   12874:	str	r3, [r4, #32]
   12878:	ldrd	r4, [sp]
   1287c:	ldrd	r6, [sp, #8]
   12880:	ldr	r8, [sp, #16]
   12884:	add	sp, sp, #20
   12888:	pop	{pc}		; (ldr pc, [sp], #4)
   1288c:	ldr	r3, [r0, #52]	; 0x34
   12890:	add	r1, r1, r3
   12894:	str	r1, [r0, #52]	; 0x34
   12898:	lsl	r1, r1, #2
   1289c:	ldr	r0, [r0, #36]	; 0x24
   128a0:	bl	11b58 <realloc@plt>
   128a4:	str	r0, [r4, #36]	; 0x24
   128a8:	ldr	r1, [r4, #52]	; 0x34
   128ac:	lsl	r1, r1, #2
   128b0:	ldr	r0, [r4, #40]	; 0x28
   128b4:	bl	11b58 <realloc@plt>
   128b8:	str	r0, [r4, #40]	; 0x28
   128bc:	ldr	r1, [r4, #52]	; 0x34
   128c0:	lsl	r1, r1, #2
   128c4:	ldr	r0, [r4, #44]	; 0x2c
   128c8:	bl	11b58 <realloc@plt>
   128cc:	str	r0, [r4, #44]	; 0x2c
   128d0:	b	12850 <table_register_callback@@Base+0x98>

000128d4 <table_unregister_callback@@Base>:
   128d4:	strd	r4, [sp, #-16]!
   128d8:	str	r6, [sp, #8]
   128dc:	str	lr, [sp, #12]
   128e0:	ldr	lr, [r0, #32]
   128e4:	cmp	lr, #0
   128e8:	ble	12994 <table_unregister_callback@@Base+0xc0>
   128ec:	ldr	r4, [r0, #36]	; 0x24
   128f0:	sub	r4, r4, #4
   128f4:	mov	r3, #0
   128f8:	b	12908 <table_unregister_callback@@Base+0x34>
   128fc:	add	r3, r3, #1
   12900:	cmp	r3, lr
   12904:	beq	12994 <table_unregister_callback@@Base+0xc0>
   12908:	ldr	r5, [r4, #4]!
   1290c:	cmp	r1, r5
   12910:	bne	128fc <table_unregister_callback@@Base+0x28>
   12914:	ldr	r5, [r0, #40]	; 0x28
   12918:	ldr	r5, [r5, r3, lsl #2]
   1291c:	cmp	r2, r5
   12920:	bne	128fc <table_unregister_callback@@Base+0x28>
   12924:	cmn	r3, #1
   12928:	beq	12994 <table_unregister_callback@@Base+0xc0>
   1292c:	sub	r1, lr, #1
   12930:	cmp	r1, r3
   12934:	ble	1297c <table_unregister_callback@@Base+0xa8>
   12938:	add	r2, r3, #1
   1293c:	lsl	r2, r2, #2
   12940:	ldr	r1, [r0, #36]	; 0x24
   12944:	ldr	ip, [r1, r2]
   12948:	str	ip, [r1, r3, lsl #2]
   1294c:	ldr	r1, [r0, #40]	; 0x28
   12950:	ldr	ip, [r1, r2]
   12954:	str	ip, [r1, r3, lsl #2]
   12958:	ldr	r1, [r0, #44]	; 0x2c
   1295c:	ldr	ip, [r1, r2]
   12960:	str	ip, [r1, r3, lsl #2]
   12964:	add	r3, r3, #1
   12968:	ldr	r1, [r0, #32]
   1296c:	sub	r1, r1, #1
   12970:	add	r2, r2, #4
   12974:	cmp	r1, r3
   12978:	bgt	12940 <table_unregister_callback@@Base+0x6c>
   1297c:	str	r1, [r0, #32]
   12980:	ldr	r2, [r0, #48]	; 0x30
   12984:	udiv	r3, r1, r2
   12988:	mls	r1, r2, r3, r1
   1298c:	cmp	r1, #0
   12990:	beq	129a4 <table_unregister_callback@@Base+0xd0>
   12994:	ldrd	r4, [sp]
   12998:	ldr	r6, [sp, #8]
   1299c:	add	sp, sp, #12
   129a0:	pop	{pc}		; (ldr pc, [sp], #4)
   129a4:	mov	r4, r0
   129a8:	ldr	r1, [r0, #52]	; 0x34
   129ac:	sub	r1, r1, r2
   129b0:	str	r1, [r0, #52]	; 0x34
   129b4:	cmp	r1, #0
   129b8:	beq	129f8 <table_unregister_callback@@Base+0x124>
   129bc:	lsl	r1, r1, #2
   129c0:	ldr	r0, [r0, #36]	; 0x24
   129c4:	bl	11b58 <realloc@plt>
   129c8:	str	r0, [r4, #36]	; 0x24
   129cc:	ldr	r1, [r4, #52]	; 0x34
   129d0:	lsl	r1, r1, #2
   129d4:	ldr	r0, [r4, #40]	; 0x28
   129d8:	bl	11b58 <realloc@plt>
   129dc:	str	r0, [r4, #40]	; 0x28
   129e0:	ldr	r1, [r4, #52]	; 0x34
   129e4:	lsl	r1, r1, #2
   129e8:	ldr	r0, [r4, #44]	; 0x2c
   129ec:	bl	11b58 <realloc@plt>
   129f0:	str	r0, [r4, #44]	; 0x2c
   129f4:	b	12994 <table_unregister_callback@@Base+0xc0>
   129f8:	ldr	r0, [r0, #36]	; 0x24
   129fc:	bl	11b40 <free@plt>
   12a00:	ldr	r0, [r4, #40]	; 0x28
   12a04:	bl	11b40 <free@plt>
   12a08:	ldr	r0, [r4, #44]	; 0x2c
   12a0c:	bl	11b40 <free@plt>
   12a10:	mov	r3, #0
   12a14:	str	r3, [r4, #36]	; 0x24
   12a18:	str	r3, [r4, #40]	; 0x28
   12a1c:	str	r3, [r4, #44]	; 0x2c
   12a20:	b	12994 <table_unregister_callback@@Base+0xc0>

00012a24 <table_notify@@Base>:
   12a24:	ldr	ip, [r0, #32]
   12a28:	cmp	ip, #0
   12a2c:	bxle	lr
   12a30:	strd	r4, [sp, #-28]!	; 0xffffffe4
   12a34:	strd	r6, [sp, #8]
   12a38:	strd	r8, [sp, #16]
   12a3c:	str	lr, [sp, #24]
   12a40:	sub	sp, sp, #12
   12a44:	mov	r6, r3
   12a48:	mov	r8, r2
   12a4c:	mov	r7, r1
   12a50:	mov	r5, r0
   12a54:	mov	r4, #0
   12a58:	b	12a6c <table_notify@@Base+0x48>
   12a5c:	add	r4, r4, #1
   12a60:	ldr	r0, [r5, #32]
   12a64:	cmp	r0, r4
   12a68:	ble	12aa8 <table_notify@@Base+0x84>
   12a6c:	ldr	r0, [r5, #44]	; 0x2c
   12a70:	ldr	r0, [r0, r4, lsl #2]
   12a74:	tst	r6, r0
   12a78:	beq	12a5c <table_notify@@Base+0x38>
   12a7c:	ldr	r3, [r5, #36]	; 0x24
   12a80:	ldr	r2, [r5, #40]	; 0x28
   12a84:	ldr	r2, [r2, r4, lsl #2]
   12a88:	str	r2, [sp]
   12a8c:	ldr	r9, [r3, r4, lsl #2]
   12a90:	mov	r3, r6
   12a94:	mov	r2, r8
   12a98:	mov	r1, r7
   12a9c:	mov	r0, r5
   12aa0:	blx	r9
   12aa4:	b	12a5c <table_notify@@Base+0x38>
   12aa8:	add	sp, sp, #12
   12aac:	ldrd	r4, [sp]
   12ab0:	ldrd	r6, [sp, #8]
   12ab4:	ldrd	r8, [sp, #16]
   12ab8:	add	sp, sp, #24
   12abc:	pop	{pc}		; (ldr pc, [sp], #4)

00012ac0 <table_cell_to_buffer@@Base>:
   12ac0:	strd	r4, [sp, #-20]!	; 0xffffffec
   12ac4:	strd	r6, [sp, #8]
   12ac8:	str	lr, [sp, #16]
   12acc:	sub	sp, sp, #12
   12ad0:	mov	r6, r0
   12ad4:	mov	r7, r1
   12ad8:	mov	r4, r2
   12adc:	mov	r5, r3
   12ae0:	mov	r1, r2
   12ae4:	bl	13804 <table_get_column_data_type@@Base>
   12ae8:	cmp	r0, #23
   12aec:	ldrls	pc, [pc, r0, lsl #2]
   12af0:	b	12b7c <table_cell_to_buffer@@Base+0xbc>
   12af4:	andeq	r2, r1, r4, asr fp
   12af8:	muleq	r1, r4, fp
   12afc:	andeq	r2, r1, r0, asr #23
   12b00:	andeq	r2, r1, ip, ror #23
   12b04:	andeq	r2, r1, r8, lsl ip
   12b08:	andeq	r2, r1, r4, asr #24
   12b0c:	andeq	r2, r1, r0, ror ip
   12b10:	muleq	r1, ip, ip
   12b14:	andeq	r2, r1, r8, asr #25
   12b18:	strdeq	r2, [r1], -r4
   12b1c:	andeq	r2, r1, r0, lsr #26
   12b20:	andeq	r2, r1, ip, asr #26
   12b24:	andeq	r2, r1, r8, ror sp
   12b28:	andeq	r2, r1, r4, lsr #27
   12b2c:	ldrdeq	r2, [r1], -r0
   12b30:	strdeq	r2, [r1], -ip
   12b34:	andeq	r2, r1, r4, asr lr
   12b38:	andeq	r2, r1, r4, lsl #29
   12b3c:			; <UNDEFINED> instruction: 0x00012eb0
   12b40:	andeq	r2, r1, r8, lsl #30
   12b44:	andeq	r2, r1, r4, lsr pc
   12b48:	andeq	r2, r1, r8, lsr #28
   12b4c:	ldrdeq	r2, [r1], -ip
   12b50:	andeq	r2, r1, r0, ror #30
   12b54:	mov	r2, r4
   12b58:	mov	r1, r7
   12b5c:	mov	r0, r6
   12b60:	bl	1446c <table_get_int@@Base>
   12b64:	mov	r3, r0
   12b68:	movw	r2, #22836	; 0x5934
   12b6c:	movt	r2, #1
   12b70:	ldr	r1, [sp, #32]
   12b74:	mov	r0, r5
   12b78:	bl	11bb8 <snprintf@plt>
   12b7c:	mov	r0, #0
   12b80:	add	sp, sp, #12
   12b84:	ldrd	r4, [sp]
   12b88:	ldrd	r6, [sp, #8]
   12b8c:	add	sp, sp, #16
   12b90:	pop	{pc}		; (ldr pc, [sp], #4)
   12b94:	mov	r2, r4
   12b98:	mov	r1, r7
   12b9c:	mov	r0, r6
   12ba0:	bl	14488 <table_get_uint@@Base>
   12ba4:	mov	r3, r0
   12ba8:	movw	r2, #23008	; 0x59e0
   12bac:	movt	r2, #1
   12bb0:	ldr	r1, [sp, #32]
   12bb4:	mov	r0, r5
   12bb8:	bl	11bb8 <snprintf@plt>
   12bbc:	b	12b7c <table_cell_to_buffer@@Base+0xbc>
   12bc0:	mov	r2, r4
   12bc4:	mov	r1, r7
   12bc8:	mov	r0, r6
   12bcc:	bl	144a4 <table_get_int8@@Base>
   12bd0:	mov	r3, r0
   12bd4:	movw	r2, #22836	; 0x5934
   12bd8:	movt	r2, #1
   12bdc:	ldr	r1, [sp, #32]
   12be0:	mov	r0, r5
   12be4:	bl	11bb8 <snprintf@plt>
   12be8:	b	12b7c <table_cell_to_buffer@@Base+0xbc>
   12bec:	mov	r2, r4
   12bf0:	mov	r1, r7
   12bf4:	mov	r0, r6
   12bf8:	bl	144c0 <table_get_uint8@@Base>
   12bfc:	mov	r3, r0
   12c00:	movw	r2, #23008	; 0x59e0
   12c04:	movt	r2, #1
   12c08:	ldr	r1, [sp, #32]
   12c0c:	mov	r0, r5
   12c10:	bl	11bb8 <snprintf@plt>
   12c14:	b	12b7c <table_cell_to_buffer@@Base+0xbc>
   12c18:	mov	r2, r4
   12c1c:	mov	r1, r7
   12c20:	mov	r0, r6
   12c24:	bl	144dc <table_get_int16@@Base>
   12c28:	mov	r3, r0
   12c2c:	movw	r2, #22836	; 0x5934
   12c30:	movt	r2, #1
   12c34:	ldr	r1, [sp, #32]
   12c38:	mov	r0, r5
   12c3c:	bl	11bb8 <snprintf@plt>
   12c40:	b	12b7c <table_cell_to_buffer@@Base+0xbc>
   12c44:	mov	r2, r4
   12c48:	mov	r1, r7
   12c4c:	mov	r0, r6
   12c50:	bl	144f8 <table_get_uint16@@Base>
   12c54:	mov	r3, r0
   12c58:	movw	r2, #23008	; 0x59e0
   12c5c:	movt	r2, #1
   12c60:	ldr	r1, [sp, #32]
   12c64:	mov	r0, r5
   12c68:	bl	11bb8 <snprintf@plt>
   12c6c:	b	12b7c <table_cell_to_buffer@@Base+0xbc>
   12c70:	mov	r2, r4
   12c74:	mov	r1, r7
   12c78:	mov	r0, r6
   12c7c:	bl	14514 <table_get_int32@@Base>
   12c80:	mov	r3, r0
   12c84:	movw	r2, #22836	; 0x5934
   12c88:	movt	r2, #1
   12c8c:	ldr	r1, [sp, #32]
   12c90:	mov	r0, r5
   12c94:	bl	11bb8 <snprintf@plt>
   12c98:	b	12b7c <table_cell_to_buffer@@Base+0xbc>
   12c9c:	mov	r2, r4
   12ca0:	mov	r1, r7
   12ca4:	mov	r0, r6
   12ca8:	bl	14530 <table_get_uint32@@Base>
   12cac:	mov	r3, r0
   12cb0:	movw	r2, #23008	; 0x59e0
   12cb4:	movt	r2, #1
   12cb8:	ldr	r1, [sp, #32]
   12cbc:	mov	r0, r5
   12cc0:	bl	11bb8 <snprintf@plt>
   12cc4:	b	12b7c <table_cell_to_buffer@@Base+0xbc>
   12cc8:	mov	r2, r4
   12ccc:	mov	r1, r7
   12cd0:	mov	r0, r6
   12cd4:	bl	1454c <table_get_int64@@Base>
   12cd8:	strd	r0, [sp]
   12cdc:	movw	r2, #23012	; 0x59e4
   12ce0:	movt	r2, #1
   12ce4:	ldr	r1, [sp, #32]
   12ce8:	mov	r0, r5
   12cec:	bl	11bb8 <snprintf@plt>
   12cf0:	b	12b7c <table_cell_to_buffer@@Base+0xbc>
   12cf4:	mov	r2, r4
   12cf8:	mov	r1, r7
   12cfc:	mov	r0, r6
   12d00:	bl	14568 <table_get_uint64@@Base>
   12d04:	strd	r0, [sp]
   12d08:	movw	r2, #23020	; 0x59ec
   12d0c:	movt	r2, #1
   12d10:	ldr	r1, [sp, #32]
   12d14:	mov	r0, r5
   12d18:	bl	11bb8 <snprintf@plt>
   12d1c:	b	12b7c <table_cell_to_buffer@@Base+0xbc>
   12d20:	mov	r2, r4
   12d24:	mov	r1, r7
   12d28:	mov	r0, r6
   12d2c:	bl	14584 <table_get_short@@Base>
   12d30:	mov	r3, r0
   12d34:	movw	r2, #23028	; 0x59f4
   12d38:	movt	r2, #1
   12d3c:	ldr	r1, [sp, #32]
   12d40:	mov	r0, r5
   12d44:	bl	11bb8 <snprintf@plt>
   12d48:	b	12b7c <table_cell_to_buffer@@Base+0xbc>
   12d4c:	mov	r2, r4
   12d50:	mov	r1, r7
   12d54:	mov	r0, r6
   12d58:	bl	145a0 <table_get_ushort@@Base>
   12d5c:	mov	r3, r0
   12d60:	movw	r2, #23032	; 0x59f8
   12d64:	movt	r2, #1
   12d68:	ldr	r1, [sp, #32]
   12d6c:	mov	r0, r5
   12d70:	bl	11bb8 <snprintf@plt>
   12d74:	b	12b7c <table_cell_to_buffer@@Base+0xbc>
   12d78:	mov	r2, r4
   12d7c:	mov	r1, r7
   12d80:	mov	r0, r6
   12d84:	bl	145bc <table_get_long@@Base>
   12d88:	mov	r3, r0
   12d8c:	movw	r2, #23036	; 0x59fc
   12d90:	movt	r2, #1
   12d94:	ldr	r1, [sp, #32]
   12d98:	mov	r0, r5
   12d9c:	bl	11bb8 <snprintf@plt>
   12da0:	b	12b7c <table_cell_to_buffer@@Base+0xbc>
   12da4:	mov	r2, r4
   12da8:	mov	r1, r7
   12dac:	mov	r0, r6
   12db0:	bl	145d8 <table_get_ulong@@Base>
   12db4:	mov	r3, r0
   12db8:	movw	r2, #23040	; 0x5a00
   12dbc:	movt	r2, #1
   12dc0:	ldr	r1, [sp, #32]
   12dc4:	mov	r0, r5
   12dc8:	bl	11bb8 <snprintf@plt>
   12dcc:	b	12b7c <table_cell_to_buffer@@Base+0xbc>
   12dd0:	mov	r2, r4
   12dd4:	mov	r1, r7
   12dd8:	mov	r0, r6
   12ddc:	bl	145f4 <table_get_llong@@Base>
   12de0:	strd	r0, [sp]
   12de4:	movw	r2, #23012	; 0x59e4
   12de8:	movt	r2, #1
   12dec:	ldr	r1, [sp, #32]
   12df0:	mov	r0, r5
   12df4:	bl	11bb8 <snprintf@plt>
   12df8:	b	12b7c <table_cell_to_buffer@@Base+0xbc>
   12dfc:	mov	r2, r4
   12e00:	mov	r1, r7
   12e04:	mov	r0, r6
   12e08:	bl	14610 <table_get_ullong@@Base>
   12e0c:	strd	r0, [sp]
   12e10:	movw	r2, #23020	; 0x59ec
   12e14:	movt	r2, #1
   12e18:	ldr	r1, [sp, #32]
   12e1c:	mov	r0, r5
   12e20:	bl	11bb8 <snprintf@plt>
   12e24:	b	12b7c <table_cell_to_buffer@@Base+0xbc>
   12e28:	mov	r2, r4
   12e2c:	mov	r1, r7
   12e30:	mov	r0, r6
   12e34:	bl	146b8 <table_get_string@@Base>
   12e38:	mov	r3, r0
   12e3c:	movw	r2, #23044	; 0x5a04
   12e40:	movt	r2, #1
   12e44:	ldr	r1, [sp, #32]
   12e48:	mov	r0, r5
   12e4c:	bl	11bb8 <snprintf@plt>
   12e50:	b	12b7c <table_cell_to_buffer@@Base+0xbc>
   12e54:	mov	r2, r4
   12e58:	mov	r1, r7
   12e5c:	mov	r0, r6
   12e60:	bl	1462c <table_get_float@@Base>
   12e64:	vcvt.f64.f32	d0, s0
   12e68:	vstr	d0, [sp]
   12e6c:	movw	r2, #23048	; 0x5a08
   12e70:	movt	r2, #1
   12e74:	ldr	r1, [sp, #32]
   12e78:	mov	r0, r5
   12e7c:	bl	11bb8 <snprintf@plt>
   12e80:	b	12b7c <table_cell_to_buffer@@Base+0xbc>
   12e84:	mov	r2, r4
   12e88:	mov	r1, r7
   12e8c:	mov	r0, r6
   12e90:	bl	14648 <table_get_double@@Base>
   12e94:	vstr	d0, [sp]
   12e98:	movw	r2, #23052	; 0x5a0c
   12e9c:	movt	r2, #1
   12ea0:	ldr	r1, [sp, #32]
   12ea4:	mov	r0, r5
   12ea8:	bl	11bb8 <snprintf@plt>
   12eac:	b	12b7c <table_cell_to_buffer@@Base+0xbc>
   12eb0:	mov	r2, r4
   12eb4:	mov	r1, r7
   12eb8:	mov	r0, r6
   12ebc:	bl	14664 <table_get_ldouble@@Base>
   12ec0:	vstr	d0, [sp]
   12ec4:	movw	r2, #23056	; 0x5a10
   12ec8:	movt	r2, #1
   12ecc:	ldr	r1, [sp, #32]
   12ed0:	mov	r0, r5
   12ed4:	bl	11bb8 <snprintf@plt>
   12ed8:	b	12b7c <table_cell_to_buffer@@Base+0xbc>
   12edc:	mov	r2, r4
   12ee0:	mov	r1, r7
   12ee4:	mov	r0, r6
   12ee8:	bl	14450 <table_get_bool@@Base>
   12eec:	mov	r3, r0
   12ef0:	movw	r2, #22836	; 0x5934
   12ef4:	movt	r2, #1
   12ef8:	ldr	r1, [sp, #32]
   12efc:	mov	r0, r5
   12f00:	bl	11bb8 <snprintf@plt>
   12f04:	b	12b7c <table_cell_to_buffer@@Base+0xbc>
   12f08:	mov	r2, r4
   12f0c:	mov	r1, r7
   12f10:	mov	r0, r6
   12f14:	bl	14680 <table_get_char@@Base>
   12f18:	mov	r3, r0
   12f1c:	movw	r2, #23060	; 0x5a14
   12f20:	movt	r2, #1
   12f24:	ldr	r1, [sp, #32]
   12f28:	mov	r0, r5
   12f2c:	bl	11bb8 <snprintf@plt>
   12f30:	b	12b7c <table_cell_to_buffer@@Base+0xbc>
   12f34:	mov	r2, r4
   12f38:	mov	r1, r7
   12f3c:	mov	r0, r6
   12f40:	bl	1469c <table_get_uchar@@Base>
   12f44:	mov	r3, r0
   12f48:	movw	r2, #23060	; 0x5a14
   12f4c:	movt	r2, #1
   12f50:	ldr	r1, [sp, #32]
   12f54:	mov	r0, r5
   12f58:	bl	11bb8 <snprintf@plt>
   12f5c:	b	12b7c <table_cell_to_buffer@@Base+0xbc>
   12f60:	mov	r2, r4
   12f64:	mov	r1, r7
   12f68:	mov	r0, r6
   12f6c:	bl	146d0 <table_get_ptr@@Base>
   12f70:	mov	r3, r0
   12f74:	movw	r2, #23064	; 0x5a18
   12f78:	movt	r2, #1
   12f7c:	ldr	r1, [sp, #32]
   12f80:	mov	r0, r5
   12f84:	bl	11bb8 <snprintf@plt>
   12f88:	b	12b7c <table_cell_to_buffer@@Base+0xbc>

00012f8c <table_cell_from_buffer@@Base>:
   12f8c:	strd	r4, [sp, #-20]!	; 0xffffffec
   12f90:	strd	r6, [sp, #8]
   12f94:	str	lr, [sp, #16]
   12f98:	sub	sp, sp, #268	; 0x10c
   12f9c:	mov	r6, r0
   12fa0:	mov	r7, r1
   12fa4:	mov	r4, r2
   12fa8:	mov	r5, r3
   12fac:	mov	r1, r2
   12fb0:	bl	13804 <table_get_column_data_type@@Base>
   12fb4:	cmp	r0, #23
   12fb8:	ldrls	pc, [pc, r0, lsl #2]
   12fbc:	b	1360c <table_cell_from_buffer@@Base+0x680>
   12fc0:	andeq	r3, r1, r0, lsr #32
   12fc4:	andeq	r3, r1, r4, ror r0
   12fc8:	strheq	r3, [r1], -r0
   12fcc:	andeq	r3, r1, ip, ror #1
   12fd0:	andeq	r3, r1, r8, lsr #2
   12fd4:	andeq	r3, r1, r4, ror #2
   12fd8:	andeq	r3, r1, r0, lsr #3
   12fdc:	ldrdeq	r3, [r1], -ip
   12fe0:	andeq	r3, r1, r8, lsl r2
   12fe4:	andeq	r3, r1, r8, asr r2
   12fe8:	muleq	r1, r8, r2
   12fec:	ldrdeq	r3, [r1], -r4
   12ff0:	andeq	r3, r1, r0, lsl r3
   12ff4:	andeq	r3, r1, ip, asr #6
   12ff8:	andeq	r3, r1, r8, lsl #7
   12ffc:	andeq	r3, r1, r8, asr #7
   13000:	andeq	r3, r1, r4, asr #8
   13004:	andeq	r3, r1, r0, lsl #9
   13008:			; <UNDEFINED> instruction: 0x000134bc
   1300c:	andeq	r3, r1, r8, asr r5
   13010:	muleq	r1, r4, r5
   13014:	andeq	r3, r1, r8, lsl #8
   13018:	strdeq	r3, [r1], -r8
   1301c:	ldrdeq	r3, [r1], -r0
   13020:	add	r2, sp, #8
   13024:	movw	r1, #22836	; 0x5934
   13028:	movt	r1, #1
   1302c:	mov	r0, r5
   13030:	bl	11bc4 <__isoc99_sscanf@plt>
   13034:	cmp	r0, #1
   13038:	mvnne	r5, #0
   1303c:	beq	13058 <table_cell_from_buffer@@Base+0xcc>
   13040:	mov	r0, r5
   13044:	add	sp, sp, #268	; 0x10c
   13048:	ldrd	r4, [sp]
   1304c:	ldrd	r6, [sp, #8]
   13050:	add	sp, sp, #16
   13054:	pop	{pc}		; (ldr pc, [sp], #4)
   13058:	ldr	r3, [sp, #8]
   1305c:	mov	r2, r4
   13060:	mov	r1, r7
   13064:	mov	r0, r6
   13068:	bl	15134 <table_set_int@@Base>
   1306c:	mov	r5, #0
   13070:	b	13040 <table_cell_from_buffer@@Base+0xb4>
   13074:	add	r2, sp, #8
   13078:	movw	r1, #23008	; 0x59e0
   1307c:	movt	r1, #1
   13080:	mov	r0, r5
   13084:	bl	11bc4 <__isoc99_sscanf@plt>
   13088:	cmp	r0, #1
   1308c:	mvnne	r5, #0
   13090:	bne	13040 <table_cell_from_buffer@@Base+0xb4>
   13094:	ldr	r3, [sp, #8]
   13098:	mov	r2, r4
   1309c:	mov	r1, r7
   130a0:	mov	r0, r6
   130a4:	bl	15158 <table_set_uint@@Base>
   130a8:	mov	r5, #0
   130ac:	b	13040 <table_cell_from_buffer@@Base+0xb4>
   130b0:	add	r2, sp, #8
   130b4:	movw	r1, #23068	; 0x5a1c
   130b8:	movt	r1, #1
   130bc:	mov	r0, r5
   130c0:	bl	11bc4 <__isoc99_sscanf@plt>
   130c4:	cmp	r0, #1
   130c8:	mvnne	r5, #0
   130cc:	bne	13040 <table_cell_from_buffer@@Base+0xb4>
   130d0:	ldrsb	r3, [sp, #8]
   130d4:	mov	r2, r4
   130d8:	mov	r1, r7
   130dc:	mov	r0, r6
   130e0:	bl	1517c <table_set_int8@@Base>
   130e4:	mov	r5, #0
   130e8:	b	13040 <table_cell_from_buffer@@Base+0xb4>
   130ec:	add	r2, sp, #8
   130f0:	movw	r1, #23076	; 0x5a24
   130f4:	movt	r1, #1
   130f8:	mov	r0, r5
   130fc:	bl	11bc4 <__isoc99_sscanf@plt>
   13100:	cmp	r0, #1
   13104:	mvnne	r5, #0
   13108:	bne	13040 <table_cell_from_buffer@@Base+0xb4>
   1310c:	ldrb	r3, [sp, #8]
   13110:	mov	r2, r4
   13114:	mov	r1, r7
   13118:	mov	r0, r6
   1311c:	bl	151a0 <table_set_uint8@@Base>
   13120:	mov	r5, #0
   13124:	b	13040 <table_cell_from_buffer@@Base+0xb4>
   13128:	add	r2, sp, #8
   1312c:	movw	r1, #23028	; 0x59f4
   13130:	movt	r1, #1
   13134:	mov	r0, r5
   13138:	bl	11bc4 <__isoc99_sscanf@plt>
   1313c:	cmp	r0, #1
   13140:	mvnne	r5, #0
   13144:	bne	13040 <table_cell_from_buffer@@Base+0xb4>
   13148:	ldrsh	r3, [sp, #8]
   1314c:	mov	r2, r4
   13150:	mov	r1, r7
   13154:	mov	r0, r6
   13158:	bl	151c4 <table_set_int16@@Base>
   1315c:	mov	r5, #0
   13160:	b	13040 <table_cell_from_buffer@@Base+0xb4>
   13164:	add	r2, sp, #8
   13168:	movw	r1, #23032	; 0x59f8
   1316c:	movt	r1, #1
   13170:	mov	r0, r5
   13174:	bl	11bc4 <__isoc99_sscanf@plt>
   13178:	cmp	r0, #1
   1317c:	mvnne	r5, #0
   13180:	bne	13040 <table_cell_from_buffer@@Base+0xb4>
   13184:	ldrh	r3, [sp, #8]
   13188:	mov	r2, r4
   1318c:	mov	r1, r7
   13190:	mov	r0, r6
   13194:	bl	151e8 <table_set_uint16@@Base>
   13198:	mov	r5, #0
   1319c:	b	13040 <table_cell_from_buffer@@Base+0xb4>
   131a0:	add	r2, sp, #8
   131a4:	movw	r1, #22836	; 0x5934
   131a8:	movt	r1, #1
   131ac:	mov	r0, r5
   131b0:	bl	11bc4 <__isoc99_sscanf@plt>
   131b4:	cmp	r0, #1
   131b8:	mvnne	r5, #0
   131bc:	bne	13040 <table_cell_from_buffer@@Base+0xb4>
   131c0:	ldr	r3, [sp, #8]
   131c4:	mov	r2, r4
   131c8:	mov	r1, r7
   131cc:	mov	r0, r6
   131d0:	bl	1520c <table_set_int32@@Base>
   131d4:	mov	r5, #0
   131d8:	b	13040 <table_cell_from_buffer@@Base+0xb4>
   131dc:	add	r2, sp, #8
   131e0:	movw	r1, #23008	; 0x59e0
   131e4:	movt	r1, #1
   131e8:	mov	r0, r5
   131ec:	bl	11bc4 <__isoc99_sscanf@plt>
   131f0:	cmp	r0, #1
   131f4:	mvnne	r5, #0
   131f8:	bne	13040 <table_cell_from_buffer@@Base+0xb4>
   131fc:	ldr	r3, [sp, #8]
   13200:	mov	r2, r4
   13204:	mov	r1, r7
   13208:	mov	r0, r6
   1320c:	bl	15230 <table_set_uint32@@Base>
   13210:	mov	r5, #0
   13214:	b	13040 <table_cell_from_buffer@@Base+0xb4>
   13218:	add	r2, sp, #8
   1321c:	movw	r1, #23012	; 0x59e4
   13220:	movt	r1, #1
   13224:	mov	r0, r5
   13228:	bl	11bc4 <__isoc99_sscanf@plt>
   1322c:	cmp	r0, #1
   13230:	mvnne	r5, #0
   13234:	bne	13040 <table_cell_from_buffer@@Base+0xb4>
   13238:	ldrd	r2, [sp, #8]
   1323c:	strd	r2, [sp]
   13240:	mov	r2, r4
   13244:	mov	r1, r7
   13248:	mov	r0, r6
   1324c:	bl	15254 <table_set_int64@@Base>
   13250:	mov	r5, #0
   13254:	b	13040 <table_cell_from_buffer@@Base+0xb4>
   13258:	add	r2, sp, #8
   1325c:	movw	r1, #23020	; 0x59ec
   13260:	movt	r1, #1
   13264:	mov	r0, r5
   13268:	bl	11bc4 <__isoc99_sscanf@plt>
   1326c:	cmp	r0, #1
   13270:	mvnne	r5, #0
   13274:	bne	13040 <table_cell_from_buffer@@Base+0xb4>
   13278:	ldrd	r2, [sp, #8]
   1327c:	strd	r2, [sp]
   13280:	mov	r2, r4
   13284:	mov	r1, r7
   13288:	mov	r0, r6
   1328c:	bl	15274 <table_set_uint64@@Base>
   13290:	mov	r5, #0
   13294:	b	13040 <table_cell_from_buffer@@Base+0xb4>
   13298:	add	r2, sp, #8
   1329c:	movw	r1, #23028	; 0x59f4
   132a0:	movt	r1, #1
   132a4:	mov	r0, r5
   132a8:	bl	11bc4 <__isoc99_sscanf@plt>
   132ac:	cmp	r0, #1
   132b0:	mvnne	r5, #0
   132b4:	bne	13040 <table_cell_from_buffer@@Base+0xb4>
   132b8:	ldrsh	r3, [sp, #8]
   132bc:	mov	r2, r4
   132c0:	mov	r1, r7
   132c4:	mov	r0, r6
   132c8:	bl	15294 <table_set_short@@Base>
   132cc:	mov	r5, #0
   132d0:	b	13040 <table_cell_from_buffer@@Base+0xb4>
   132d4:	add	r2, sp, #8
   132d8:	movw	r1, #23032	; 0x59f8
   132dc:	movt	r1, #1
   132e0:	mov	r0, r5
   132e4:	bl	11bc4 <__isoc99_sscanf@plt>
   132e8:	cmp	r0, #1
   132ec:	mvnne	r5, #0
   132f0:	bne	13040 <table_cell_from_buffer@@Base+0xb4>
   132f4:	ldrh	r3, [sp, #8]
   132f8:	mov	r2, r4
   132fc:	mov	r1, r7
   13300:	mov	r0, r6
   13304:	bl	152b8 <table_set_ushort@@Base>
   13308:	mov	r5, #0
   1330c:	b	13040 <table_cell_from_buffer@@Base+0xb4>
   13310:	add	r2, sp, #8
   13314:	movw	r1, #23036	; 0x59fc
   13318:	movt	r1, #1
   1331c:	mov	r0, r5
   13320:	bl	11bc4 <__isoc99_sscanf@plt>
   13324:	cmp	r0, #1
   13328:	mvnne	r5, #0
   1332c:	bne	13040 <table_cell_from_buffer@@Base+0xb4>
   13330:	ldr	r3, [sp, #8]
   13334:	mov	r2, r4
   13338:	mov	r1, r7
   1333c:	mov	r0, r6
   13340:	bl	152dc <table_set_long@@Base>
   13344:	mov	r5, #0
   13348:	b	13040 <table_cell_from_buffer@@Base+0xb4>
   1334c:	add	r2, sp, #8
   13350:	movw	r1, #23040	; 0x5a00
   13354:	movt	r1, #1
   13358:	mov	r0, r5
   1335c:	bl	11bc4 <__isoc99_sscanf@plt>
   13360:	cmp	r0, #1
   13364:	mvnne	r5, #0
   13368:	bne	13040 <table_cell_from_buffer@@Base+0xb4>
   1336c:	ldr	r3, [sp, #8]
   13370:	mov	r2, r4
   13374:	mov	r1, r7
   13378:	mov	r0, r6
   1337c:	bl	15300 <table_set_ulong@@Base>
   13380:	mov	r5, #0
   13384:	b	13040 <table_cell_from_buffer@@Base+0xb4>
   13388:	add	r2, sp, #8
   1338c:	movw	r1, #23012	; 0x59e4
   13390:	movt	r1, #1
   13394:	mov	r0, r5
   13398:	bl	11bc4 <__isoc99_sscanf@plt>
   1339c:	cmp	r0, #1
   133a0:	mvnne	r5, #0
   133a4:	bne	13040 <table_cell_from_buffer@@Base+0xb4>
   133a8:	ldrd	r2, [sp, #8]
   133ac:	strd	r2, [sp]
   133b0:	mov	r2, r4
   133b4:	mov	r1, r7
   133b8:	mov	r0, r6
   133bc:	bl	15324 <table_set_llong@@Base>
   133c0:	mov	r5, #0
   133c4:	b	13040 <table_cell_from_buffer@@Base+0xb4>
   133c8:	add	r2, sp, #8
   133cc:	movw	r1, #23020	; 0x59ec
   133d0:	movt	r1, #1
   133d4:	mov	r0, r5
   133d8:	bl	11bc4 <__isoc99_sscanf@plt>
   133dc:	cmp	r0, #1
   133e0:	mvnne	r5, #0
   133e4:	bne	13040 <table_cell_from_buffer@@Base+0xb4>
   133e8:	ldrd	r2, [sp, #8]
   133ec:	strd	r2, [sp]
   133f0:	mov	r2, r4
   133f4:	mov	r1, r7
   133f8:	mov	r0, r6
   133fc:	bl	15344 <table_set_ullong@@Base>
   13400:	mov	r5, #0
   13404:	b	13040 <table_cell_from_buffer@@Base+0xb4>
   13408:	add	r2, sp, #8
   1340c:	movw	r1, #23044	; 0x5a04
   13410:	movt	r1, #1
   13414:	mov	r0, r5
   13418:	bl	11bc4 <__isoc99_sscanf@plt>
   1341c:	cmp	r0, #1
   13420:	mvnne	r5, #0
   13424:	bne	13040 <table_cell_from_buffer@@Base+0xb4>
   13428:	add	r3, sp, #8
   1342c:	mov	r2, r4
   13430:	mov	r1, r7
   13434:	mov	r0, r6
   13438:	bl	153d0 <table_set_string@@Base>
   1343c:	mov	r5, #0
   13440:	b	13040 <table_cell_from_buffer@@Base+0xb4>
   13444:	add	r2, sp, #8
   13448:	movw	r1, #23048	; 0x5a08
   1344c:	movt	r1, #1
   13450:	mov	r0, r5
   13454:	bl	11bc4 <__isoc99_sscanf@plt>
   13458:	cmp	r0, #1
   1345c:	mvnne	r5, #0
   13460:	bne	13040 <table_cell_from_buffer@@Base+0xb4>
   13464:	vldr	s0, [sp, #8]
   13468:	mov	r2, r4
   1346c:	mov	r1, r7
   13470:	mov	r0, r6
   13474:	bl	15364 <table_set_float@@Base>
   13478:	mov	r5, #0
   1347c:	b	13040 <table_cell_from_buffer@@Base+0xb4>
   13480:	add	r2, sp, #8
   13484:	movw	r1, #23052	; 0x5a0c
   13488:	movt	r1, #1
   1348c:	mov	r0, r5
   13490:	bl	11bc4 <__isoc99_sscanf@plt>
   13494:	cmp	r0, #1
   13498:	mvnne	r5, #0
   1349c:	bne	13040 <table_cell_from_buffer@@Base+0xb4>
   134a0:	vldr	d0, [sp, #8]
   134a4:	mov	r2, r4
   134a8:	mov	r1, r7
   134ac:	mov	r0, r6
   134b0:	bl	15388 <table_set_double@@Base>
   134b4:	mov	r5, #0
   134b8:	b	13040 <table_cell_from_buffer@@Base+0xb4>
   134bc:	add	r2, sp, #8
   134c0:	movw	r1, #23056	; 0x5a10
   134c4:	movt	r1, #1
   134c8:	mov	r0, r5
   134cc:	bl	11bc4 <__isoc99_sscanf@plt>
   134d0:	cmp	r0, #1
   134d4:	mvnne	r5, #0
   134d8:	bne	13040 <table_cell_from_buffer@@Base+0xb4>
   134dc:	vldr	d0, [sp, #8]
   134e0:	mov	r2, r4
   134e4:	mov	r1, r7
   134e8:	mov	r0, r6
   134ec:	bl	153ac <table_set_ldouble@@Base>
   134f0:	mov	r5, #0
   134f4:	b	13040 <table_cell_from_buffer@@Base+0xb4>
   134f8:	add	r2, sp, #8
   134fc:	movw	r1, #22836	; 0x5934
   13500:	movt	r1, #1
   13504:	mov	r0, r5
   13508:	bl	11bc4 <__isoc99_sscanf@plt>
   1350c:	cmp	r0, #1
   13510:	mvnne	r5, #0
   13514:	bne	13040 <table_cell_from_buffer@@Base+0xb4>
   13518:	ldr	r5, [sp, #8]
   1351c:	cmp	r5, #0
   13520:	beq	13540 <table_cell_from_buffer@@Base+0x5b4>
   13524:	mov	r3, #1
   13528:	mov	r2, r4
   1352c:	mov	r1, r7
   13530:	mov	r0, r6
   13534:	bl	15110 <table_set_bool@@Base>
   13538:	mov	r5, #0
   1353c:	b	13040 <table_cell_from_buffer@@Base+0xb4>
   13540:	mov	r3, #0
   13544:	mov	r2, r4
   13548:	mov	r1, r7
   1354c:	mov	r0, r6
   13550:	bl	15110 <table_set_bool@@Base>
   13554:	b	13040 <table_cell_from_buffer@@Base+0xb4>
   13558:	add	r2, sp, #8
   1355c:	movw	r1, #23060	; 0x5a14
   13560:	movt	r1, #1
   13564:	mov	r0, r5
   13568:	bl	11bc4 <__isoc99_sscanf@plt>
   1356c:	cmp	r0, #1
   13570:	mvnne	r5, #0
   13574:	bne	13040 <table_cell_from_buffer@@Base+0xb4>
   13578:	ldrb	r3, [sp, #8]
   1357c:	mov	r2, r4
   13580:	mov	r1, r7
   13584:	mov	r0, r6
   13588:	bl	153ec <table_set_char@@Base>
   1358c:	mov	r5, #0
   13590:	b	13040 <table_cell_from_buffer@@Base+0xb4>
   13594:	add	r2, sp, #8
   13598:	movw	r1, #23060	; 0x5a14
   1359c:	movt	r1, #1
   135a0:	mov	r0, r5
   135a4:	bl	11bc4 <__isoc99_sscanf@plt>
   135a8:	cmp	r0, #1
   135ac:	mvnne	r5, #0
   135b0:	bne	13040 <table_cell_from_buffer@@Base+0xb4>
   135b4:	ldrb	r3, [sp, #8]
   135b8:	mov	r2, r4
   135bc:	mov	r1, r7
   135c0:	mov	r0, r6
   135c4:	bl	15410 <table_set_uchar@@Base>
   135c8:	mov	r5, #0
   135cc:	b	13040 <table_cell_from_buffer@@Base+0xb4>
   135d0:	add	r2, sp, #8
   135d4:	movw	r1, #23064	; 0x5a18
   135d8:	movt	r1, #1
   135dc:	mov	r0, r5
   135e0:	bl	11bc4 <__isoc99_sscanf@plt>
   135e4:	cmp	r0, #1
   135e8:	mvnne	r5, #0
   135ec:	bne	13040 <table_cell_from_buffer@@Base+0xb4>
   135f0:	ldr	r3, [sp, #8]
   135f4:	mov	r2, r4
   135f8:	mov	r1, r7
   135fc:	mov	r0, r6
   13600:	bl	15434 <table_set_ptr@@Base>
   13604:	mov	r5, #0
   13608:	b	13040 <table_cell_from_buffer@@Base+0xb4>
   1360c:	mov	r5, #0
   13610:	b	13040 <table_cell_from_buffer@@Base+0xb4>

00013614 <table_get_cell_ptr@@Base>:
   13614:	str	r4, [sp, #-8]!
   13618:	str	lr, [sp, #4]
   1361c:	mov	r4, r2
   13620:	bl	14980 <table_get_row_ptr@@Base>
   13624:	ldr	r0, [r0]
   13628:	add	r0, r0, r4, lsl #2
   1362c:	ldr	r4, [sp]
   13630:	add	sp, sp, #4
   13634:	pop	{pc}		; (ldr pc, [sp], #4)

00013638 <table_cell_init@@Base>:
   13638:	str	r4, [sp, #-8]!
   1363c:	str	lr, [sp, #4]
   13640:	bl	13614 <table_get_cell_ptr@@Base>
   13644:	mov	r3, #0
   13648:	str	r3, [r0]
   1364c:	ldr	r4, [sp]
   13650:	add	sp, sp, #4
   13654:	pop	{pc}		; (ldr pc, [sp], #4)

00013658 <table_cell_destroy@@Base>:
   13658:	strd	r4, [sp, #-16]!
   1365c:	str	r6, [sp, #8]
   13660:	str	lr, [sp, #12]
   13664:	mov	r5, r0
   13668:	mov	r6, r1
   1366c:	mov	r4, r2
   13670:	mov	r1, r2
   13674:	bl	13804 <table_get_column_data_type@@Base>
   13678:	cmp	r0, #23
   1367c:	bne	13690 <table_cell_destroy@@Base+0x38>
   13680:	ldrd	r4, [sp]
   13684:	ldr	r6, [sp, #8]
   13688:	add	sp, sp, #12
   1368c:	pop	{pc}		; (ldr pc, [sp], #4)
   13690:	mov	r2, r4
   13694:	mov	r1, r6
   13698:	mov	r0, r5
   1369c:	bl	13614 <table_get_cell_ptr@@Base>
   136a0:	ldr	r0, [r0]
   136a4:	cmp	r0, #0
   136a8:	beq	13680 <table_cell_destroy@@Base+0x28>
   136ac:	bl	11b40 <free@plt>
   136b0:	b	13680 <table_cell_destroy@@Base+0x28>

000136b4 <table_cell_nullify@@Base>:
   136b4:	str	r4, [sp, #-8]!
   136b8:	str	lr, [sp, #4]
   136bc:	bl	13614 <table_get_cell_ptr@@Base>
   136c0:	mov	r4, r0
   136c4:	ldr	r0, [r0]
   136c8:	cmp	r0, #0
   136cc:	beq	136dc <table_cell_nullify@@Base+0x28>
   136d0:	bl	11b40 <free@plt>
   136d4:	mov	r3, #0
   136d8:	str	r3, [r4]
   136dc:	mov	r0, #0
   136e0:	ldr	r4, [sp]
   136e4:	add	sp, sp, #4
   136e8:	pop	{pc}		; (ldr pc, [sp], #4)

000136ec <table_column_init@@Base>:
   136ec:	strd	r4, [sp, #-24]!	; 0xffffffe8
   136f0:	strd	r6, [sp, #8]
   136f4:	str	r8, [sp, #16]
   136f8:	str	lr, [sp, #20]
   136fc:	mov	r7, r2
   13700:	mov	r8, r3
   13704:	add	r1, r1, r1, lsl #1
   13708:	lsl	r4, r1, #2
   1370c:	ldr	r6, [r0]
   13710:	add	r5, r6, r4
   13714:	mov	r0, r2
   13718:	bl	11ba0 <strlen@plt>
   1371c:	add	r0, r0, #1
   13720:	bl	11b7c <malloc@plt>
   13724:	str	r0, [r6, r4]
   13728:	cmp	r0, #0
   1372c:	beq	13738 <table_column_init@@Base+0x4c>
   13730:	mov	r1, r7
   13734:	bl	11b64 <strcpy@plt>
   13738:	str	r8, [r5, #4]
   1373c:	ldr	r3, [sp, #24]
   13740:	str	r3, [r5, #8]
   13744:	ldrd	r4, [sp]
   13748:	ldrd	r6, [sp, #8]
   1374c:	ldr	r8, [sp, #16]
   13750:	add	sp, sp, #20
   13754:	pop	{pc}		; (ldr pc, [sp], #4)

00013758 <table_column_destroy@@Base>:
   13758:	ldr	r3, [r0]
   1375c:	add	r1, r1, r1, lsl #1
   13760:	ldr	r0, [r3, r1, lsl #2]
   13764:	cmp	r0, #0
   13768:	bxeq	lr
   1376c:	str	r4, [sp, #-8]!
   13770:	str	lr, [sp, #4]
   13774:	bl	11b40 <free@plt>
   13778:	ldr	r4, [sp]
   1377c:	add	sp, sp, #4
   13780:	pop	{pc}		; (ldr pc, [sp], #4)

00013784 <table_get_column_length@@Base>:
   13784:	ldr	r0, [r0, #4]
   13788:	bx	lr

0001378c <table_get_column@@Base>:
   1378c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   13790:	strd	r6, [sp, #8]
   13794:	str	r8, [sp, #16]
   13798:	str	lr, [sp, #20]
   1379c:	ldr	r7, [r0, #4]
   137a0:	cmp	r7, #0
   137a4:	ble	137e0 <table_get_column@@Base+0x54>
   137a8:	mov	r6, r1
   137ac:	ldr	r5, [r0]
   137b0:	mov	r4, #0
   137b4:	mov	r1, r6
   137b8:	ldr	r0, [r5]
   137bc:	bl	11b28 <strcmp@plt>
   137c0:	cmp	r0, #0
   137c4:	beq	137e4 <table_get_column@@Base+0x58>
   137c8:	add	r4, r4, #1
   137cc:	add	r5, r5, #12
   137d0:	cmp	r4, r7
   137d4:	bne	137b4 <table_get_column@@Base+0x28>
   137d8:	mvn	r4, #0
   137dc:	b	137ec <table_get_column@@Base+0x60>
   137e0:	mov	r4, #0
   137e4:	cmp	r4, r7
   137e8:	mvneq	r4, #0
   137ec:	mov	r0, r4
   137f0:	ldrd	r4, [sp]
   137f4:	ldrd	r6, [sp, #8]
   137f8:	ldr	r8, [sp, #16]
   137fc:	add	sp, sp, #20
   13800:	pop	{pc}		; (ldr pc, [sp], #4)

00013804 <table_get_column_data_type@@Base>:
   13804:	ldr	r3, [r0]
   13808:	add	r1, r1, r1, lsl #1
   1380c:	add	r3, r3, r1, lsl #2
   13810:	ldr	r0, [r3, #4]
   13814:	bx	lr

00013818 <table_add_column@@Base>:
   13818:	strd	r4, [sp, #-28]!	; 0xffffffe4
   1381c:	strd	r6, [sp, #8]
   13820:	strd	r8, [sp, #16]
   13824:	str	lr, [sp, #24]
   13828:	sub	sp, sp, #12
   1382c:	mov	r4, r0
   13830:	mov	r7, r1
   13834:	mov	r6, r2
   13838:	ldr	r1, [r0, #8]
   1383c:	ldr	r2, [r0, #4]
   13840:	udiv	r3, r2, r1
   13844:	mls	r3, r1, r3, r2
   13848:	cmp	r3, #0
   1384c:	beq	138e0 <table_add_column@@Base+0xc8>
   13850:	mov	r0, r4
   13854:	bl	14788 <table_get_row_length@@Base>
   13858:	mov	r8, r0
   1385c:	ldr	r9, [r4, #4]
   13860:	mov	r0, r6
   13864:	bl	142a0 <table_get_default_compare_function_for_data_type@@Base>
   13868:	str	r0, [sp]
   1386c:	mov	r3, r6
   13870:	mov	r2, r7
   13874:	mov	r1, r9
   13878:	mov	r0, r4
   1387c:	bl	136ec <table_column_init@@Base>
   13880:	cmp	r8, #0
   13884:	ble	138a8 <table_add_column@@Base+0x90>
   13888:	mov	r5, #0
   1388c:	mov	r2, r9
   13890:	mov	r1, r5
   13894:	mov	r0, r4
   13898:	bl	13638 <table_cell_init@@Base>
   1389c:	add	r5, r5, #1
   138a0:	cmp	r8, r5
   138a4:	bne	1388c <table_add_column@@Base+0x74>
   138a8:	mov	r3, #8
   138ac:	ldr	r2, [r4, #4]
   138b0:	mvn	r1, #0
   138b4:	mov	r0, r4
   138b8:	bl	12a24 <table_notify@@Base>
   138bc:	ldr	r0, [r4, #4]
   138c0:	add	r3, r0, #1
   138c4:	str	r3, [r4, #4]
   138c8:	add	sp, sp, #12
   138cc:	ldrd	r4, [sp]
   138d0:	ldrd	r6, [sp, #8]
   138d4:	ldrd	r8, [sp, #16]
   138d8:	add	sp, sp, #24
   138dc:	pop	{pc}		; (ldr pc, [sp], #4)
   138e0:	ldr	r3, [r0, #12]
   138e4:	add	r1, r1, r3
   138e8:	str	r1, [r0, #12]
   138ec:	add	r1, r1, r1, lsl #1
   138f0:	lsl	r1, r1, #2
   138f4:	ldr	r0, [r0]
   138f8:	bl	11b58 <realloc@plt>
   138fc:	str	r0, [r4]
   13900:	mov	r0, r4
   13904:	bl	14788 <table_get_row_length@@Base>
   13908:	subs	r9, r0, #0
   1390c:	ble	13850 <table_add_column@@Base+0x38>
   13910:	mov	r5, #0
   13914:	mov	r1, r5
   13918:	mov	r0, r4
   1391c:	bl	14980 <table_get_row_ptr@@Base>
   13920:	mov	r8, r0
   13924:	ldr	r1, [r4, #12]
   13928:	lsl	r1, r1, #2
   1392c:	ldr	r0, [r0]
   13930:	bl	11b58 <realloc@plt>
   13934:	str	r0, [r8]
   13938:	add	r5, r5, #1
   1393c:	cmp	r9, r5
   13940:	bne	13914 <table_add_column@@Base+0xfc>
   13944:	b	13850 <table_add_column@@Base+0x38>

00013948 <table_remove_column@@Base>:
   13948:	strd	r4, [sp, #-32]!	; 0xffffffe0
   1394c:	strd	r6, [sp, #8]
   13950:	strd	r8, [sp, #16]
   13954:	str	sl, [sp, #24]
   13958:	str	lr, [sp, #28]
   1395c:	mov	r4, r0
   13960:	mov	r5, r1
   13964:	bl	13758 <table_column_destroy@@Base>
   13968:	ldr	r6, [r4, #4]
   1396c:	sub	r7, r6, #1
   13970:	cmp	r5, r7
   13974:	bge	139bc <table_remove_column@@Base+0x74>
   13978:	add	r2, r5, r5, lsl #1
   1397c:	lsl	r2, r2, #2
   13980:	mov	r8, r7
   13984:	mov	r0, r5
   13988:	ldr	r3, [r4]
   1398c:	add	r1, r3, r2
   13990:	add	r2, r2, #12
   13994:	add	r3, r3, r2
   13998:	ldr	lr, [r3]
   1399c:	ldr	ip, [r3, #4]
   139a0:	ldr	r3, [r3, #8]
   139a4:	str	lr, [r1]
   139a8:	str	ip, [r1, #4]
   139ac:	str	r3, [r1, #8]
   139b0:	add	r0, r0, #1
   139b4:	cmp	r8, r0
   139b8:	bne	13988 <table_remove_column@@Base+0x40>
   139bc:	mov	r0, r4
   139c0:	bl	14788 <table_get_row_length@@Base>
   139c4:	subs	r9, r0, #0
   139c8:	ble	13a38 <table_remove_column@@Base+0xf0>
   139cc:	lsl	sl, r5, #2
   139d0:	mov	r8, #0
   139d4:	sub	r6, r6, #1
   139d8:	b	139e8 <table_remove_column@@Base+0xa0>
   139dc:	add	r8, r8, #1
   139e0:	cmp	r9, r8
   139e4:	beq	13a38 <table_remove_column@@Base+0xf0>
   139e8:	mov	r2, r5
   139ec:	mov	r1, r8
   139f0:	mov	r0, r4
   139f4:	bl	13658 <table_cell_destroy@@Base>
   139f8:	mov	r1, r8
   139fc:	mov	r0, r4
   13a00:	bl	14980 <table_get_row_ptr@@Base>
   13a04:	cmp	r5, r7
   13a08:	bge	139dc <table_remove_column@@Base+0x94>
   13a0c:	mov	r3, sl
   13a10:	mov	r2, r5
   13a14:	ldr	r1, [r0]
   13a18:	add	ip, r1, r3
   13a1c:	add	r3, r3, #4
   13a20:	ldr	r1, [r1, r3]
   13a24:	str	r1, [ip]
   13a28:	add	r2, r2, #1
   13a2c:	cmp	r6, r2
   13a30:	bne	13a14 <table_remove_column@@Base+0xcc>
   13a34:	b	139dc <table_remove_column@@Base+0x94>
   13a38:	ldr	r3, [r4, #4]
   13a3c:	sub	r3, r3, #1
   13a40:	str	r3, [r4, #4]
   13a44:	ldr	r1, [r4, #8]
   13a48:	udiv	r2, r3, r1
   13a4c:	mls	r3, r1, r2, r3
   13a50:	cmp	r3, #0
   13a54:	beq	13a88 <table_remove_column@@Base+0x140>
   13a58:	mov	r3, #16
   13a5c:	mov	r2, r5
   13a60:	mvn	r1, #0
   13a64:	mov	r0, r4
   13a68:	bl	12a24 <table_notify@@Base>
   13a6c:	mov	r0, #0
   13a70:	ldrd	r4, [sp]
   13a74:	ldrd	r6, [sp, #8]
   13a78:	ldrd	r8, [sp, #16]
   13a7c:	ldr	sl, [sp, #24]
   13a80:	add	sp, sp, #28
   13a84:	pop	{pc}		; (ldr pc, [sp], #4)
   13a88:	ldr	r3, [r4, #12]
   13a8c:	sub	r1, r3, r1
   13a90:	str	r1, [r4, #12]
   13a94:	add	r1, r1, r1, lsl #1
   13a98:	lsl	r1, r1, #2
   13a9c:	ldr	r0, [r4]
   13aa0:	bl	11b58 <realloc@plt>
   13aa4:	str	r0, [r4]
   13aa8:	mov	r0, r4
   13aac:	bl	14788 <table_get_row_length@@Base>
   13ab0:	subs	r8, r0, #0
   13ab4:	ble	13a58 <table_remove_column@@Base+0x110>
   13ab8:	mov	r6, #0
   13abc:	mov	r1, r6
   13ac0:	mov	r0, r4
   13ac4:	bl	14980 <table_get_row_ptr@@Base>
   13ac8:	mov	r7, r0
   13acc:	ldr	r1, [r4, #12]
   13ad0:	lsl	r1, r1, #2
   13ad4:	ldr	r0, [r0]
   13ad8:	bl	11b58 <realloc@plt>
   13adc:	str	r0, [r7]
   13ae0:	add	r6, r6, #1
   13ae4:	cmp	r8, r6
   13ae8:	bne	13abc <table_remove_column@@Base+0x174>
   13aec:	b	13a58 <table_remove_column@@Base+0x110>

00013af0 <table_get_column_name@@Base>:
   13af0:	ldr	r3, [r0]
   13af4:	add	r1, r1, r1, lsl #1
   13af8:	ldr	r0, [r3, r1, lsl #2]
   13afc:	bx	lr

00013b00 <table_get_col_ptr@@Base>:
   13b00:	add	r1, r1, r1, lsl #1
   13b04:	ldr	r0, [r0]
   13b08:	add	r0, r0, r1, lsl #2
   13b0c:	bx	lr

00013b10 <table_get_column_compare_function@@Base>:
   13b10:	ldr	r3, [r0]
   13b14:	add	r1, r1, r1, lsl #1
   13b18:	add	r3, r3, r1, lsl #2
   13b1c:	ldr	r0, [r3, #8]
   13b20:	bx	lr

00013b24 <table_set_column_compare_function@@Base>:
   13b24:	ldr	r3, [r0]
   13b28:	add	r1, r1, r1, lsl #1
   13b2c:	add	r3, r3, r1, lsl #2
   13b30:	str	r2, [r3, #8]
   13b34:	bx	lr

00013b38 <table_compare_bool@@Base>:
   13b38:	cmp	r0, #0
   13b3c:	beq	13b68 <table_compare_bool@@Base+0x30>
   13b40:	cmp	r1, #0
   13b44:	beq	13b78 <table_compare_bool@@Base+0x40>
   13b48:	ldrb	r0, [r0]
   13b4c:	ldrb	r1, [r1]
   13b50:	cmp	r0, r1
   13b54:	bhi	13b80 <table_compare_bool@@Base+0x48>
   13b58:	cmp	r0, r1
   13b5c:	movcs	r0, #0
   13b60:	mvncc	r0, #0
   13b64:	bx	lr
   13b68:	adds	r0, r1, #0
   13b6c:	movne	r0, #1
   13b70:	rsb	r0, r0, #0
   13b74:	bx	lr
   13b78:	mov	r0, #1
   13b7c:	bx	lr
   13b80:	mov	r0, #1
   13b84:	bx	lr

00013b88 <table_compare_int@@Base>:
   13b88:	cmp	r0, #0
   13b8c:	beq	13bb8 <table_compare_int@@Base+0x30>
   13b90:	cmp	r1, #0
   13b94:	beq	13bc8 <table_compare_int@@Base+0x40>
   13b98:	ldr	r0, [r0]
   13b9c:	ldr	r1, [r1]
   13ba0:	cmp	r0, r1
   13ba4:	bgt	13bd0 <table_compare_int@@Base+0x48>
   13ba8:	cmp	r0, r1
   13bac:	movge	r0, #0
   13bb0:	mvnlt	r0, #0
   13bb4:	bx	lr
   13bb8:	adds	r0, r1, #0
   13bbc:	movne	r0, #1
   13bc0:	rsb	r0, r0, #0
   13bc4:	bx	lr
   13bc8:	mov	r0, #1
   13bcc:	bx	lr
   13bd0:	mov	r0, #1
   13bd4:	bx	lr

00013bd8 <table_compare_uint@@Base>:
   13bd8:	cmp	r0, #0
   13bdc:	beq	13c08 <table_compare_uint@@Base+0x30>
   13be0:	cmp	r1, #0
   13be4:	beq	13c18 <table_compare_uint@@Base+0x40>
   13be8:	ldr	r0, [r0]
   13bec:	ldr	r1, [r1]
   13bf0:	cmp	r0, r1
   13bf4:	bhi	13c20 <table_compare_uint@@Base+0x48>
   13bf8:	cmp	r0, r1
   13bfc:	movcs	r0, #0
   13c00:	mvncc	r0, #0
   13c04:	bx	lr
   13c08:	adds	r0, r1, #0
   13c0c:	movne	r0, #1
   13c10:	rsb	r0, r0, #0
   13c14:	bx	lr
   13c18:	mov	r0, #1
   13c1c:	bx	lr
   13c20:	mov	r0, #1
   13c24:	bx	lr

00013c28 <table_compare_int8@@Base>:
   13c28:	cmp	r0, #0
   13c2c:	beq	13c58 <table_compare_int8@@Base+0x30>
   13c30:	cmp	r1, #0
   13c34:	beq	13c68 <table_compare_int8@@Base+0x40>
   13c38:	ldrsb	r0, [r0]
   13c3c:	ldrsb	r1, [r1]
   13c40:	cmp	r0, r1
   13c44:	bgt	13c70 <table_compare_int8@@Base+0x48>
   13c48:	cmp	r0, r1
   13c4c:	movge	r0, #0
   13c50:	mvnlt	r0, #0
   13c54:	bx	lr
   13c58:	adds	r0, r1, #0
   13c5c:	movne	r0, #1
   13c60:	rsb	r0, r0, #0
   13c64:	bx	lr
   13c68:	mov	r0, #1
   13c6c:	bx	lr
   13c70:	mov	r0, #1
   13c74:	bx	lr

00013c78 <table_compare_uint8@@Base>:
   13c78:	cmp	r0, #0
   13c7c:	beq	13ca8 <table_compare_uint8@@Base+0x30>
   13c80:	cmp	r1, #0
   13c84:	beq	13cb8 <table_compare_uint8@@Base+0x40>
   13c88:	ldrb	r0, [r0]
   13c8c:	ldrb	r1, [r1]
   13c90:	cmp	r0, r1
   13c94:	bhi	13cc0 <table_compare_uint8@@Base+0x48>
   13c98:	cmp	r0, r1
   13c9c:	movcs	r0, #0
   13ca0:	mvncc	r0, #0
   13ca4:	bx	lr
   13ca8:	adds	r0, r1, #0
   13cac:	movne	r0, #1
   13cb0:	rsb	r0, r0, #0
   13cb4:	bx	lr
   13cb8:	mov	r0, #1
   13cbc:	bx	lr
   13cc0:	mov	r0, #1
   13cc4:	bx	lr

00013cc8 <table_compare_int16@@Base>:
   13cc8:	cmp	r0, #0
   13ccc:	beq	13cf8 <table_compare_int16@@Base+0x30>
   13cd0:	cmp	r1, #0
   13cd4:	beq	13d08 <table_compare_int16@@Base+0x40>
   13cd8:	ldrsh	r0, [r0]
   13cdc:	ldrsh	r1, [r1]
   13ce0:	cmp	r0, r1
   13ce4:	bgt	13d10 <table_compare_int16@@Base+0x48>
   13ce8:	cmp	r0, r1
   13cec:	movge	r0, #0
   13cf0:	mvnlt	r0, #0
   13cf4:	bx	lr
   13cf8:	adds	r0, r1, #0
   13cfc:	movne	r0, #1
   13d00:	rsb	r0, r0, #0
   13d04:	bx	lr
   13d08:	mov	r0, #1
   13d0c:	bx	lr
   13d10:	mov	r0, #1
   13d14:	bx	lr

00013d18 <table_compare_uint16@@Base>:
   13d18:	cmp	r0, #0
   13d1c:	beq	13d48 <table_compare_uint16@@Base+0x30>
   13d20:	cmp	r1, #0
   13d24:	beq	13d58 <table_compare_uint16@@Base+0x40>
   13d28:	ldrh	r0, [r0]
   13d2c:	ldrh	r1, [r1]
   13d30:	cmp	r0, r1
   13d34:	bhi	13d60 <table_compare_uint16@@Base+0x48>
   13d38:	cmp	r0, r1
   13d3c:	movcs	r0, #0
   13d40:	mvncc	r0, #0
   13d44:	bx	lr
   13d48:	adds	r0, r1, #0
   13d4c:	movne	r0, #1
   13d50:	rsb	r0, r0, #0
   13d54:	bx	lr
   13d58:	mov	r0, #1
   13d5c:	bx	lr
   13d60:	mov	r0, #1
   13d64:	bx	lr

00013d68 <table_compare_int32@@Base>:
   13d68:	cmp	r0, #0
   13d6c:	beq	13d98 <table_compare_int32@@Base+0x30>
   13d70:	cmp	r1, #0
   13d74:	beq	13da8 <table_compare_int32@@Base+0x40>
   13d78:	ldr	r0, [r0]
   13d7c:	ldr	r1, [r1]
   13d80:	cmp	r0, r1
   13d84:	bgt	13db0 <table_compare_int32@@Base+0x48>
   13d88:	cmp	r0, r1
   13d8c:	movge	r0, #0
   13d90:	mvnlt	r0, #0
   13d94:	bx	lr
   13d98:	adds	r0, r1, #0
   13d9c:	movne	r0, #1
   13da0:	rsb	r0, r0, #0
   13da4:	bx	lr
   13da8:	mov	r0, #1
   13dac:	bx	lr
   13db0:	mov	r0, #1
   13db4:	bx	lr

00013db8 <table_compare_uint32@@Base>:
   13db8:	cmp	r0, #0
   13dbc:	beq	13de8 <table_compare_uint32@@Base+0x30>
   13dc0:	cmp	r1, #0
   13dc4:	beq	13df8 <table_compare_uint32@@Base+0x40>
   13dc8:	ldr	r0, [r0]
   13dcc:	ldr	r1, [r1]
   13dd0:	cmp	r0, r1
   13dd4:	bhi	13e00 <table_compare_uint32@@Base+0x48>
   13dd8:	cmp	r0, r1
   13ddc:	movcs	r0, #0
   13de0:	mvncc	r0, #0
   13de4:	bx	lr
   13de8:	adds	r0, r1, #0
   13dec:	movne	r0, #1
   13df0:	rsb	r0, r0, #0
   13df4:	bx	lr
   13df8:	mov	r0, #1
   13dfc:	bx	lr
   13e00:	mov	r0, #1
   13e04:	bx	lr

00013e08 <table_compare_int64@@Base>:
   13e08:	cmp	r0, #0
   13e0c:	beq	13e50 <table_compare_int64@@Base+0x48>
   13e10:	cmp	r1, #0
   13e14:	beq	13e60 <table_compare_int64@@Base+0x58>
   13e18:	strd	r4, [sp, #-8]!
   13e1c:	ldrd	r4, [r0]
   13e20:	ldrd	r2, [r1]
   13e24:	cmp	r2, r4
   13e28:	sbcs	r1, r3, r5
   13e2c:	movlt	r0, #1
   13e30:	blt	13e44 <table_compare_int64@@Base+0x3c>
   13e34:	cmp	r4, r2
   13e38:	sbcs	r3, r5, r3
   13e3c:	mvnlt	r0, #0
   13e40:	movge	r0, #0
   13e44:	ldrd	r4, [sp]
   13e48:	add	sp, sp, #8
   13e4c:	bx	lr
   13e50:	adds	r1, r1, #0
   13e54:	movne	r1, #1
   13e58:	rsb	r0, r1, #0
   13e5c:	bx	lr
   13e60:	mov	r0, #1
   13e64:	bx	lr

00013e68 <table_compare_uint64@@Base>:
   13e68:	cmp	r0, #0
   13e6c:	beq	13ea8 <table_compare_uint64@@Base+0x40>
   13e70:	cmp	r1, #0
   13e74:	beq	13eb8 <table_compare_uint64@@Base+0x50>
   13e78:	strd	r4, [sp, #-8]!
   13e7c:	ldrd	r4, [r0]
   13e80:	ldrd	r2, [r1]
   13e84:	cmp	r5, r3
   13e88:	cmpeq	r4, r2
   13e8c:	movhi	r0, #1
   13e90:	bhi	13e9c <table_compare_uint64@@Base+0x34>
   13e94:	mvncc	r0, #0
   13e98:	movcs	r0, #0
   13e9c:	ldrd	r4, [sp]
   13ea0:	add	sp, sp, #8
   13ea4:	bx	lr
   13ea8:	adds	r1, r1, #0
   13eac:	movne	r1, #1
   13eb0:	rsb	r0, r1, #0
   13eb4:	bx	lr
   13eb8:	mov	r0, #1
   13ebc:	bx	lr

00013ec0 <table_compare_short@@Base>:
   13ec0:	cmp	r0, #0
   13ec4:	beq	13ef0 <table_compare_short@@Base+0x30>
   13ec8:	cmp	r1, #0
   13ecc:	beq	13f00 <table_compare_short@@Base+0x40>
   13ed0:	ldrsh	r0, [r0]
   13ed4:	ldrsh	r1, [r1]
   13ed8:	cmp	r0, r1
   13edc:	bgt	13f08 <table_compare_short@@Base+0x48>
   13ee0:	cmp	r0, r1
   13ee4:	movge	r0, #0
   13ee8:	mvnlt	r0, #0
   13eec:	bx	lr
   13ef0:	adds	r0, r1, #0
   13ef4:	movne	r0, #1
   13ef8:	rsb	r0, r0, #0
   13efc:	bx	lr
   13f00:	mov	r0, #1
   13f04:	bx	lr
   13f08:	mov	r0, #1
   13f0c:	bx	lr

00013f10 <table_compare_ushort@@Base>:
   13f10:	cmp	r0, #0
   13f14:	beq	13f40 <table_compare_ushort@@Base+0x30>
   13f18:	cmp	r1, #0
   13f1c:	beq	13f50 <table_compare_ushort@@Base+0x40>
   13f20:	ldrh	r0, [r0]
   13f24:	ldrh	r1, [r1]
   13f28:	cmp	r0, r1
   13f2c:	bhi	13f58 <table_compare_ushort@@Base+0x48>
   13f30:	cmp	r0, r1
   13f34:	movcs	r0, #0
   13f38:	mvncc	r0, #0
   13f3c:	bx	lr
   13f40:	adds	r0, r1, #0
   13f44:	movne	r0, #1
   13f48:	rsb	r0, r0, #0
   13f4c:	bx	lr
   13f50:	mov	r0, #1
   13f54:	bx	lr
   13f58:	mov	r0, #1
   13f5c:	bx	lr

00013f60 <table_compare_long@@Base>:
   13f60:	cmp	r0, #0
   13f64:	beq	13f90 <table_compare_long@@Base+0x30>
   13f68:	cmp	r1, #0
   13f6c:	beq	13fa0 <table_compare_long@@Base+0x40>
   13f70:	ldr	r0, [r0]
   13f74:	ldr	r1, [r1]
   13f78:	cmp	r0, r1
   13f7c:	bgt	13fa8 <table_compare_long@@Base+0x48>
   13f80:	cmp	r0, r1
   13f84:	movge	r0, #0
   13f88:	mvnlt	r0, #0
   13f8c:	bx	lr
   13f90:	adds	r0, r1, #0
   13f94:	movne	r0, #1
   13f98:	rsb	r0, r0, #0
   13f9c:	bx	lr
   13fa0:	mov	r0, #1
   13fa4:	bx	lr
   13fa8:	mov	r0, #1
   13fac:	bx	lr

00013fb0 <table_compare_ulong@@Base>:
   13fb0:	cmp	r0, #0
   13fb4:	beq	13fe0 <table_compare_ulong@@Base+0x30>
   13fb8:	cmp	r1, #0
   13fbc:	beq	13ff0 <table_compare_ulong@@Base+0x40>
   13fc0:	ldr	r0, [r0]
   13fc4:	ldr	r1, [r1]
   13fc8:	cmp	r0, r1
   13fcc:	bhi	13ff8 <table_compare_ulong@@Base+0x48>
   13fd0:	cmp	r0, r1
   13fd4:	movcs	r0, #0
   13fd8:	mvncc	r0, #0
   13fdc:	bx	lr
   13fe0:	adds	r0, r1, #0
   13fe4:	movne	r0, #1
   13fe8:	rsb	r0, r0, #0
   13fec:	bx	lr
   13ff0:	mov	r0, #1
   13ff4:	bx	lr
   13ff8:	mov	r0, #1
   13ffc:	bx	lr

00014000 <table_compare_llong@@Base>:
   14000:	cmp	r0, #0
   14004:	beq	14048 <table_compare_llong@@Base+0x48>
   14008:	cmp	r1, #0
   1400c:	beq	14058 <table_compare_llong@@Base+0x58>
   14010:	strd	r4, [sp, #-8]!
   14014:	ldrd	r4, [r0]
   14018:	ldrd	r2, [r1]
   1401c:	cmp	r2, r4
   14020:	sbcs	r1, r3, r5
   14024:	movlt	r0, #1
   14028:	blt	1403c <table_compare_llong@@Base+0x3c>
   1402c:	cmp	r4, r2
   14030:	sbcs	r3, r5, r3
   14034:	mvnlt	r0, #0
   14038:	movge	r0, #0
   1403c:	ldrd	r4, [sp]
   14040:	add	sp, sp, #8
   14044:	bx	lr
   14048:	adds	r1, r1, #0
   1404c:	movne	r1, #1
   14050:	rsb	r0, r1, #0
   14054:	bx	lr
   14058:	mov	r0, #1
   1405c:	bx	lr

00014060 <table_compare_ullong@@Base>:
   14060:	cmp	r0, #0
   14064:	beq	14090 <table_compare_ullong@@Base+0x30>
   14068:	cmp	r1, #0
   1406c:	beq	140a0 <table_compare_ullong@@Base+0x40>
   14070:	ldr	r0, [r0]
   14074:	ldr	r1, [r1]
   14078:	cmp	r0, r1
   1407c:	bhi	140a8 <table_compare_ullong@@Base+0x48>
   14080:	cmp	r0, r1
   14084:	movcs	r0, #0
   14088:	mvncc	r0, #0
   1408c:	bx	lr
   14090:	adds	r0, r1, #0
   14094:	movne	r0, #1
   14098:	rsb	r0, r0, #0
   1409c:	bx	lr
   140a0:	mov	r0, #1
   140a4:	bx	lr
   140a8:	mov	r0, #1
   140ac:	bx	lr

000140b0 <table_compare_float@@Base>:
   140b0:	cmp	r0, #0
   140b4:	beq	140e0 <table_compare_float@@Base+0x30>
   140b8:	cmp	r1, #0
   140bc:	beq	140f0 <table_compare_float@@Base+0x40>
   140c0:	vldr	s14, [r0]
   140c4:	vldr	s15, [r1]
   140c8:	vcmpe.f32	s14, s15
   140cc:	vmrs	APSR_nzcv, fpscr
   140d0:	bgt	140f8 <table_compare_float@@Base+0x48>
   140d4:	mvnmi	r0, #0
   140d8:	movpl	r0, #0
   140dc:	bx	lr
   140e0:	adds	r1, r1, #0
   140e4:	movne	r1, #1
   140e8:	rsb	r0, r1, #0
   140ec:	bx	lr
   140f0:	mov	r0, #1
   140f4:	bx	lr
   140f8:	mov	r0, #1
   140fc:	bx	lr

00014100 <table_compare_double@@Base>:
   14100:	cmp	r0, #0
   14104:	beq	14130 <table_compare_double@@Base+0x30>
   14108:	cmp	r1, #0
   1410c:	beq	14140 <table_compare_double@@Base+0x40>
   14110:	vldr	d6, [r0]
   14114:	vldr	d7, [r1]
   14118:	vcmpe.f64	d6, d7
   1411c:	vmrs	APSR_nzcv, fpscr
   14120:	bgt	14148 <table_compare_double@@Base+0x48>
   14124:	mvnmi	r0, #0
   14128:	movpl	r0, #0
   1412c:	bx	lr
   14130:	adds	r1, r1, #0
   14134:	movne	r1, #1
   14138:	rsb	r0, r1, #0
   1413c:	bx	lr
   14140:	mov	r0, #1
   14144:	bx	lr
   14148:	mov	r0, #1
   1414c:	bx	lr

00014150 <table_compare_ldouble@@Base>:
   14150:	cmp	r0, #0
   14154:	beq	14180 <table_compare_ldouble@@Base+0x30>
   14158:	cmp	r1, #0
   1415c:	beq	14190 <table_compare_ldouble@@Base+0x40>
   14160:	vldr	d6, [r0]
   14164:	vldr	d7, [r1]
   14168:	vcmpe.f64	d6, d7
   1416c:	vmrs	APSR_nzcv, fpscr
   14170:	bgt	14198 <table_compare_ldouble@@Base+0x48>
   14174:	mvnmi	r0, #0
   14178:	movpl	r0, #0
   1417c:	bx	lr
   14180:	adds	r1, r1, #0
   14184:	movne	r1, #1
   14188:	rsb	r0, r1, #0
   1418c:	bx	lr
   14190:	mov	r0, #1
   14194:	bx	lr
   14198:	mov	r0, #1
   1419c:	bx	lr

000141a0 <table_compare_char@@Base>:
   141a0:	cmp	r0, #0
   141a4:	beq	141d0 <table_compare_char@@Base+0x30>
   141a8:	cmp	r1, #0
   141ac:	beq	141e0 <table_compare_char@@Base+0x40>
   141b0:	ldrb	r0, [r0]
   141b4:	ldrb	r1, [r1]
   141b8:	cmp	r0, r1
   141bc:	bhi	141e8 <table_compare_char@@Base+0x48>
   141c0:	cmp	r0, r1
   141c4:	movcs	r0, #0
   141c8:	mvncc	r0, #0
   141cc:	bx	lr
   141d0:	adds	r0, r1, #0
   141d4:	movne	r0, #1
   141d8:	rsb	r0, r0, #0
   141dc:	bx	lr
   141e0:	mov	r0, #1
   141e4:	bx	lr
   141e8:	mov	r0, #1
   141ec:	bx	lr

000141f0 <table_compare_uchar@@Base>:
   141f0:	cmp	r0, #0
   141f4:	beq	14220 <table_compare_uchar@@Base+0x30>
   141f8:	cmp	r1, #0
   141fc:	beq	14230 <table_compare_uchar@@Base+0x40>
   14200:	ldrb	r0, [r0]
   14204:	ldrb	r1, [r1]
   14208:	cmp	r0, r1
   1420c:	bhi	14238 <table_compare_uchar@@Base+0x48>
   14210:	cmp	r0, r1
   14214:	movcs	r0, #0
   14218:	mvncc	r0, #0
   1421c:	bx	lr
   14220:	adds	r0, r1, #0
   14224:	movne	r0, #1
   14228:	rsb	r0, r0, #0
   1422c:	bx	lr
   14230:	mov	r0, #1
   14234:	bx	lr
   14238:	mov	r0, #1
   1423c:	bx	lr

00014240 <table_compare_ptr@@Base>:
   14240:	cmp	r0, r1
   14244:	bhi	14258 <table_compare_ptr@@Base+0x18>
   14248:	cmp	r0, r1
   1424c:	movcs	r0, #0
   14250:	mvncc	r0, #0
   14254:	bx	lr
   14258:	mov	r0, #1
   1425c:	bx	lr

00014260 <table_compare_string@@Base>:
   14260:	cmp	r0, #0
   14264:	beq	14288 <table_compare_string@@Base+0x28>
   14268:	cmp	r1, #0
   1426c:	beq	14298 <table_compare_string@@Base+0x38>
   14270:	str	r4, [sp, #-8]!
   14274:	str	lr, [sp, #4]
   14278:	bl	11b28 <strcmp@plt>
   1427c:	ldr	r4, [sp]
   14280:	add	sp, sp, #4
   14284:	pop	{pc}		; (ldr pc, [sp], #4)
   14288:	adds	r1, r1, #0
   1428c:	movne	r1, #1
   14290:	rsb	r0, r1, #0
   14294:	bx	lr
   14298:	mov	r0, #1
   1429c:	bx	lr

000142a0 <table_get_default_compare_function_for_data_type@@Base>:
   142a0:	cmp	r0, #23
   142a4:	ldrls	pc, [pc, r0, lsl #2]
   142a8:	b	1442c <table_get_default_compare_function_for_data_type@@Base+0x18c>
   142ac:	andeq	r4, r1, ip, lsl #6
   142b0:	andeq	r4, r1, r8, lsl r3
   142b4:	andeq	r4, r1, r4, lsr #6
   142b8:	andeq	r4, r1, r0, lsr r3
   142bc:	andeq	r4, r1, ip, lsr r3
   142c0:	andeq	r4, r1, r8, asr #6
   142c4:	andeq	r4, r1, r4, asr r3
   142c8:	andeq	r4, r1, r0, ror #6
   142cc:	andeq	r4, r1, ip, ror #6
   142d0:	andeq	r4, r1, r8, ror r3
   142d4:	andeq	r4, r1, r4, lsl #7
   142d8:	muleq	r1, r0, r3
   142dc:	muleq	r1, ip, r3
   142e0:	andeq	r4, r1, r8, lsr #7
   142e4:			; <UNDEFINED> instruction: 0x000143b4
   142e8:	andeq	r4, r1, r0, asr #7
   142ec:	ldrdeq	r4, [r1], -r8
   142f0:	andeq	r4, r1, r4, ror #7
   142f4:	strdeq	r4, [r1], -r0
   142f8:	andeq	r4, r1, r8, lsl #8
   142fc:	andeq	r4, r1, r4, lsl r4
   14300:	andeq	r4, r1, ip, asr #7
   14304:	strdeq	r4, [r1], -ip
   14308:	andeq	r4, r1, r0, lsr #8
   1430c:	movw	r0, #15240	; 0x3b88
   14310:	movt	r0, #1
   14314:	bx	lr
   14318:	movw	r0, #15320	; 0x3bd8
   1431c:	movt	r0, #1
   14320:	bx	lr
   14324:	movw	r0, #15400	; 0x3c28
   14328:	movt	r0, #1
   1432c:	bx	lr
   14330:	movw	r0, #15480	; 0x3c78
   14334:	movt	r0, #1
   14338:	bx	lr
   1433c:	movw	r0, #15560	; 0x3cc8
   14340:	movt	r0, #1
   14344:	bx	lr
   14348:	movw	r0, #15640	; 0x3d18
   1434c:	movt	r0, #1
   14350:	bx	lr
   14354:	movw	r0, #15720	; 0x3d68
   14358:	movt	r0, #1
   1435c:	bx	lr
   14360:	movw	r0, #15800	; 0x3db8
   14364:	movt	r0, #1
   14368:	bx	lr
   1436c:	movw	r0, #15880	; 0x3e08
   14370:	movt	r0, #1
   14374:	bx	lr
   14378:	movw	r0, #15976	; 0x3e68
   1437c:	movt	r0, #1
   14380:	bx	lr
   14384:	movw	r0, #16064	; 0x3ec0
   14388:	movt	r0, #1
   1438c:	bx	lr
   14390:	movw	r0, #16144	; 0x3f10
   14394:	movt	r0, #1
   14398:	bx	lr
   1439c:	movw	r0, #16224	; 0x3f60
   143a0:	movt	r0, #1
   143a4:	bx	lr
   143a8:	movw	r0, #16304	; 0x3fb0
   143ac:	movt	r0, #1
   143b0:	bx	lr
   143b4:	movw	r0, #16384	; 0x4000
   143b8:	movt	r0, #1
   143bc:	bx	lr
   143c0:	movw	r0, #16480	; 0x4060
   143c4:	movt	r0, #1
   143c8:	bx	lr
   143cc:	movw	r0, #16992	; 0x4260
   143d0:	movt	r0, #1
   143d4:	bx	lr
   143d8:	movw	r0, #16560	; 0x40b0
   143dc:	movt	r0, #1
   143e0:	bx	lr
   143e4:	movw	r0, #16640	; 0x4100
   143e8:	movt	r0, #1
   143ec:	bx	lr
   143f0:	movw	r0, #16720	; 0x4150
   143f4:	movt	r0, #1
   143f8:	bx	lr
   143fc:	movw	r0, #15160	; 0x3b38
   14400:	movt	r0, #1
   14404:	bx	lr
   14408:	movw	r0, #16800	; 0x41a0
   1440c:	movt	r0, #1
   14410:	bx	lr
   14414:	movw	r0, #16880	; 0x41f0
   14418:	movt	r0, #1
   1441c:	bx	lr
   14420:	movw	r0, #16960	; 0x4240
   14424:	movt	r0, #1
   14428:	bx	lr
   1442c:	mov	r0, #0
   14430:	bx	lr

00014434 <table_get@@Base>:
   14434:	str	r4, [sp, #-8]!
   14438:	str	lr, [sp, #4]
   1443c:	bl	13614 <table_get_cell_ptr@@Base>
   14440:	ldr	r0, [r0]
   14444:	ldr	r4, [sp]
   14448:	add	sp, sp, #4
   1444c:	pop	{pc}		; (ldr pc, [sp], #4)

00014450 <table_get_bool@@Base>:
   14450:	str	r4, [sp, #-8]!
   14454:	str	lr, [sp, #4]
   14458:	bl	14434 <table_get@@Base>
   1445c:	ldrb	r0, [r0]
   14460:	ldr	r4, [sp]
   14464:	add	sp, sp, #4
   14468:	pop	{pc}		; (ldr pc, [sp], #4)

0001446c <table_get_int@@Base>:
   1446c:	str	r4, [sp, #-8]!
   14470:	str	lr, [sp, #4]
   14474:	bl	14434 <table_get@@Base>
   14478:	ldr	r0, [r0]
   1447c:	ldr	r4, [sp]
   14480:	add	sp, sp, #4
   14484:	pop	{pc}		; (ldr pc, [sp], #4)

00014488 <table_get_uint@@Base>:
   14488:	str	r4, [sp, #-8]!
   1448c:	str	lr, [sp, #4]
   14490:	bl	14434 <table_get@@Base>
   14494:	ldr	r0, [r0]
   14498:	ldr	r4, [sp]
   1449c:	add	sp, sp, #4
   144a0:	pop	{pc}		; (ldr pc, [sp], #4)

000144a4 <table_get_int8@@Base>:
   144a4:	str	r4, [sp, #-8]!
   144a8:	str	lr, [sp, #4]
   144ac:	bl	14434 <table_get@@Base>
   144b0:	ldrsb	r0, [r0]
   144b4:	ldr	r4, [sp]
   144b8:	add	sp, sp, #4
   144bc:	pop	{pc}		; (ldr pc, [sp], #4)

000144c0 <table_get_uint8@@Base>:
   144c0:	str	r4, [sp, #-8]!
   144c4:	str	lr, [sp, #4]
   144c8:	bl	14434 <table_get@@Base>
   144cc:	ldrb	r0, [r0]
   144d0:	ldr	r4, [sp]
   144d4:	add	sp, sp, #4
   144d8:	pop	{pc}		; (ldr pc, [sp], #4)

000144dc <table_get_int16@@Base>:
   144dc:	str	r4, [sp, #-8]!
   144e0:	str	lr, [sp, #4]
   144e4:	bl	14434 <table_get@@Base>
   144e8:	ldrsh	r0, [r0]
   144ec:	ldr	r4, [sp]
   144f0:	add	sp, sp, #4
   144f4:	pop	{pc}		; (ldr pc, [sp], #4)

000144f8 <table_get_uint16@@Base>:
   144f8:	str	r4, [sp, #-8]!
   144fc:	str	lr, [sp, #4]
   14500:	bl	14434 <table_get@@Base>
   14504:	ldrh	r0, [r0]
   14508:	ldr	r4, [sp]
   1450c:	add	sp, sp, #4
   14510:	pop	{pc}		; (ldr pc, [sp], #4)

00014514 <table_get_int32@@Base>:
   14514:	str	r4, [sp, #-8]!
   14518:	str	lr, [sp, #4]
   1451c:	bl	14434 <table_get@@Base>
   14520:	ldr	r0, [r0]
   14524:	ldr	r4, [sp]
   14528:	add	sp, sp, #4
   1452c:	pop	{pc}		; (ldr pc, [sp], #4)

00014530 <table_get_uint32@@Base>:
   14530:	str	r4, [sp, #-8]!
   14534:	str	lr, [sp, #4]
   14538:	bl	14434 <table_get@@Base>
   1453c:	ldr	r0, [r0]
   14540:	ldr	r4, [sp]
   14544:	add	sp, sp, #4
   14548:	pop	{pc}		; (ldr pc, [sp], #4)

0001454c <table_get_int64@@Base>:
   1454c:	str	r4, [sp, #-8]!
   14550:	str	lr, [sp, #4]
   14554:	bl	14434 <table_get@@Base>
   14558:	ldrd	r0, [r0]
   1455c:	ldr	r4, [sp]
   14560:	add	sp, sp, #4
   14564:	pop	{pc}		; (ldr pc, [sp], #4)

00014568 <table_get_uint64@@Base>:
   14568:	str	r4, [sp, #-8]!
   1456c:	str	lr, [sp, #4]
   14570:	bl	14434 <table_get@@Base>
   14574:	ldrd	r0, [r0]
   14578:	ldr	r4, [sp]
   1457c:	add	sp, sp, #4
   14580:	pop	{pc}		; (ldr pc, [sp], #4)

00014584 <table_get_short@@Base>:
   14584:	str	r4, [sp, #-8]!
   14588:	str	lr, [sp, #4]
   1458c:	bl	14434 <table_get@@Base>
   14590:	ldrsh	r0, [r0]
   14594:	ldr	r4, [sp]
   14598:	add	sp, sp, #4
   1459c:	pop	{pc}		; (ldr pc, [sp], #4)

000145a0 <table_get_ushort@@Base>:
   145a0:	str	r4, [sp, #-8]!
   145a4:	str	lr, [sp, #4]
   145a8:	bl	14434 <table_get@@Base>
   145ac:	ldrh	r0, [r0]
   145b0:	ldr	r4, [sp]
   145b4:	add	sp, sp, #4
   145b8:	pop	{pc}		; (ldr pc, [sp], #4)

000145bc <table_get_long@@Base>:
   145bc:	str	r4, [sp, #-8]!
   145c0:	str	lr, [sp, #4]
   145c4:	bl	14434 <table_get@@Base>
   145c8:	ldr	r0, [r0]
   145cc:	ldr	r4, [sp]
   145d0:	add	sp, sp, #4
   145d4:	pop	{pc}		; (ldr pc, [sp], #4)

000145d8 <table_get_ulong@@Base>:
   145d8:	str	r4, [sp, #-8]!
   145dc:	str	lr, [sp, #4]
   145e0:	bl	14434 <table_get@@Base>
   145e4:	ldr	r0, [r0]
   145e8:	ldr	r4, [sp]
   145ec:	add	sp, sp, #4
   145f0:	pop	{pc}		; (ldr pc, [sp], #4)

000145f4 <table_get_llong@@Base>:
   145f4:	str	r4, [sp, #-8]!
   145f8:	str	lr, [sp, #4]
   145fc:	bl	14434 <table_get@@Base>
   14600:	ldrd	r0, [r0]
   14604:	ldr	r4, [sp]
   14608:	add	sp, sp, #4
   1460c:	pop	{pc}		; (ldr pc, [sp], #4)

00014610 <table_get_ullong@@Base>:
   14610:	str	r4, [sp, #-8]!
   14614:	str	lr, [sp, #4]
   14618:	bl	14434 <table_get@@Base>
   1461c:	ldrd	r0, [r0]
   14620:	ldr	r4, [sp]
   14624:	add	sp, sp, #4
   14628:	pop	{pc}		; (ldr pc, [sp], #4)

0001462c <table_get_float@@Base>:
   1462c:	str	r4, [sp, #-8]!
   14630:	str	lr, [sp, #4]
   14634:	bl	14434 <table_get@@Base>
   14638:	vldr	s0, [r0]
   1463c:	ldr	r4, [sp]
   14640:	add	sp, sp, #4
   14644:	pop	{pc}		; (ldr pc, [sp], #4)

00014648 <table_get_double@@Base>:
   14648:	str	r4, [sp, #-8]!
   1464c:	str	lr, [sp, #4]
   14650:	bl	14434 <table_get@@Base>
   14654:	vldr	d0, [r0]
   14658:	ldr	r4, [sp]
   1465c:	add	sp, sp, #4
   14660:	pop	{pc}		; (ldr pc, [sp], #4)

00014664 <table_get_ldouble@@Base>:
   14664:	str	r4, [sp, #-8]!
   14668:	str	lr, [sp, #4]
   1466c:	bl	14434 <table_get@@Base>
   14670:	vldr	d0, [r0]
   14674:	ldr	r4, [sp]
   14678:	add	sp, sp, #4
   1467c:	pop	{pc}		; (ldr pc, [sp], #4)

00014680 <table_get_char@@Base>:
   14680:	str	r4, [sp, #-8]!
   14684:	str	lr, [sp, #4]
   14688:	bl	14434 <table_get@@Base>
   1468c:	ldrb	r0, [r0]
   14690:	ldr	r4, [sp]
   14694:	add	sp, sp, #4
   14698:	pop	{pc}		; (ldr pc, [sp], #4)

0001469c <table_get_uchar@@Base>:
   1469c:	str	r4, [sp, #-8]!
   146a0:	str	lr, [sp, #4]
   146a4:	bl	14434 <table_get@@Base>
   146a8:	ldrb	r0, [r0]
   146ac:	ldr	r4, [sp]
   146b0:	add	sp, sp, #4
   146b4:	pop	{pc}		; (ldr pc, [sp], #4)

000146b8 <table_get_string@@Base>:
   146b8:	str	r4, [sp, #-8]!
   146bc:	str	lr, [sp, #4]
   146c0:	bl	14434 <table_get@@Base>
   146c4:	ldr	r4, [sp]
   146c8:	add	sp, sp, #4
   146cc:	pop	{pc}		; (ldr pc, [sp], #4)

000146d0 <table_get_ptr@@Base>:
   146d0:	str	r4, [sp, #-8]!
   146d4:	str	lr, [sp, #4]
   146d8:	bl	14434 <table_get@@Base>
   146dc:	ldr	r4, [sp]
   146e0:	add	sp, sp, #4
   146e4:	pop	{pc}		; (ldr pc, [sp], #4)

000146e8 <table_row_init@@Base>:
   146e8:	strd	r4, [sp, #-16]!
   146ec:	str	r6, [sp, #8]
   146f0:	str	lr, [sp, #12]
   146f4:	mov	r5, r1
   146f8:	ldr	r4, [r0, #16]
   146fc:	ldr	r0, [r0, #12]
   14700:	lsl	r0, r0, #2
   14704:	bl	11b7c <malloc@plt>
   14708:	str	r0, [r4, r5, lsl #2]
   1470c:	ldrd	r4, [sp]
   14710:	ldr	r6, [sp, #8]
   14714:	add	sp, sp, #12
   14718:	pop	{pc}		; (ldr pc, [sp], #4)

0001471c <table_row_destroy@@Base>:
   1471c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   14720:	strd	r6, [sp, #8]
   14724:	str	r8, [sp, #16]
   14728:	str	lr, [sp, #20]
   1472c:	mov	r6, r0
   14730:	mov	r5, r1
   14734:	bl	13784 <table_get_column_length@@Base>
   14738:	ldr	r8, [r6, #16]
   1473c:	subs	r7, r0, #0
   14740:	ble	14764 <table_row_destroy@@Base+0x48>
   14744:	mov	r4, #0
   14748:	mov	r2, r4
   1474c:	mov	r1, r5
   14750:	mov	r0, r6
   14754:	bl	13658 <table_cell_destroy@@Base>
   14758:	add	r4, r4, #1
   1475c:	cmp	r7, r4
   14760:	bne	14748 <table_row_destroy@@Base+0x2c>
   14764:	ldr	r0, [r8, r5, lsl #2]
   14768:	cmp	r0, #0
   1476c:	beq	14774 <table_row_destroy@@Base+0x58>
   14770:	bl	11b40 <free@plt>
   14774:	ldrd	r4, [sp]
   14778:	ldrd	r6, [sp, #8]
   1477c:	ldr	r8, [sp, #16]
   14780:	add	sp, sp, #20
   14784:	pop	{pc}		; (ldr pc, [sp], #4)

00014788 <table_get_row_length@@Base>:
   14788:	ldr	r0, [r0, #20]
   1478c:	bx	lr

00014790 <table_add_row@@Base>:
   14790:	strd	r4, [sp, #-24]!	; 0xffffffe8
   14794:	strd	r6, [sp, #8]
   14798:	str	r8, [sp, #16]
   1479c:	str	lr, [sp, #20]
   147a0:	mov	r4, r0
   147a4:	ldr	r1, [r0, #24]
   147a8:	ldr	r2, [r0, #20]
   147ac:	udiv	r3, r2, r1
   147b0:	mls	r3, r1, r3, r2
   147b4:	cmp	r3, #0
   147b8:	beq	14834 <table_add_row@@Base+0xa4>
   147bc:	ldr	r7, [r4, #20]
   147c0:	mov	r0, r4
   147c4:	bl	13784 <table_get_column_length@@Base>
   147c8:	mov	r6, r0
   147cc:	mov	r1, r7
   147d0:	mov	r0, r4
   147d4:	bl	146e8 <table_row_init@@Base>
   147d8:	cmp	r6, #0
   147dc:	ble	14800 <table_add_row@@Base+0x70>
   147e0:	mov	r5, #0
   147e4:	mov	r2, r5
   147e8:	mov	r1, r7
   147ec:	mov	r0, r4
   147f0:	bl	13638 <table_cell_init@@Base>
   147f4:	add	r5, r5, #1
   147f8:	cmp	r6, r5
   147fc:	bne	147e4 <table_add_row@@Base+0x54>
   14800:	mov	r3, #2
   14804:	mvn	r2, #0
   14808:	ldr	r1, [r4, #20]
   1480c:	mov	r0, r4
   14810:	bl	12a24 <table_notify@@Base>
   14814:	ldr	r0, [r4, #20]
   14818:	add	r3, r0, #1
   1481c:	str	r3, [r4, #20]
   14820:	ldrd	r4, [sp]
   14824:	ldrd	r6, [sp, #8]
   14828:	ldr	r8, [sp, #16]
   1482c:	add	sp, sp, #20
   14830:	pop	{pc}		; (ldr pc, [sp], #4)
   14834:	ldr	r3, [r0, #28]
   14838:	add	r1, r1, r3
   1483c:	str	r1, [r0, #28]
   14840:	lsl	r1, r1, #2
   14844:	ldr	r0, [r0, #16]
   14848:	bl	11b58 <realloc@plt>
   1484c:	str	r0, [r4, #16]
   14850:	b	147bc <table_add_row@@Base+0x2c>

00014854 <table_remove_row@@Base>:
   14854:	strd	r4, [sp, #-24]!	; 0xffffffe8
   14858:	strd	r6, [sp, #8]
   1485c:	str	r8, [sp, #16]
   14860:	str	lr, [sp, #20]
   14864:	mov	r4, r0
   14868:	mov	r5, r1
   1486c:	ldr	r7, [r0, #20]
   14870:	bl	13784 <table_get_column_length@@Base>
   14874:	subs	r8, r0, #0
   14878:	ble	148c8 <table_remove_row@@Base+0x74>
   1487c:	mov	r6, #0
   14880:	b	14894 <table_remove_row@@Base+0x40>
   14884:	bl	11b40 <free@plt>
   14888:	add	r6, r6, #1
   1488c:	cmp	r8, r6
   14890:	beq	148c8 <table_remove_row@@Base+0x74>
   14894:	mov	r1, r6
   14898:	mov	r0, r4
   1489c:	bl	13804 <table_get_column_data_type@@Base>
   148a0:	cmp	r0, #23
   148a4:	beq	14888 <table_remove_row@@Base+0x34>
   148a8:	mov	r2, r6
   148ac:	mov	r1, r5
   148b0:	mov	r0, r4
   148b4:	bl	13614 <table_get_cell_ptr@@Base>
   148b8:	ldr	r0, [r0]
   148bc:	cmp	r0, #0
   148c0:	bne	14884 <table_remove_row@@Base+0x30>
   148c4:	b	14888 <table_remove_row@@Base+0x34>
   148c8:	lsl	r6, r5, #2
   148cc:	ldr	r3, [r4, #16]
   148d0:	ldr	r0, [r3, r5, lsl #2]
   148d4:	cmp	r0, #0
   148d8:	beq	148e0 <table_remove_row@@Base+0x8c>
   148dc:	bl	11b40 <free@plt>
   148e0:	sub	r3, r7, #1
   148e4:	cmp	r5, r3
   148e8:	bge	14914 <table_remove_row@@Base+0xc0>
   148ec:	mov	r7, r3
   148f0:	mov	r3, r5
   148f4:	ldr	r2, [r4, #16]
   148f8:	add	r1, r2, r6
   148fc:	add	r6, r6, #4
   14900:	ldr	r2, [r2, r6]
   14904:	str	r2, [r1]
   14908:	add	r3, r3, #1
   1490c:	cmp	r7, r3
   14910:	bne	148f4 <table_remove_row@@Base+0xa0>
   14914:	ldr	r3, [r4, #20]
   14918:	sub	r3, r3, #1
   1491c:	str	r3, [r4, #20]
   14920:	ldr	r1, [r4, #24]
   14924:	udiv	r2, r3, r1
   14928:	mls	r3, r1, r2, r3
   1492c:	cmp	r3, #0
   14930:	beq	14960 <table_remove_row@@Base+0x10c>
   14934:	mov	r3, #4
   14938:	mvn	r2, #0
   1493c:	mov	r1, r5
   14940:	mov	r0, r4
   14944:	bl	12a24 <table_notify@@Base>
   14948:	mov	r0, #0
   1494c:	ldrd	r4, [sp]
   14950:	ldrd	r6, [sp, #8]
   14954:	ldr	r8, [sp, #16]
   14958:	add	sp, sp, #20
   1495c:	pop	{pc}		; (ldr pc, [sp], #4)
   14960:	ldr	r3, [r4, #28]
   14964:	sub	r1, r3, r1
   14968:	str	r1, [r4, #28]
   1496c:	lsl	r1, r1, #2
   14970:	ldr	r0, [r4, #16]
   14974:	bl	11b58 <realloc@plt>
   14978:	str	r0, [r4, #16]
   1497c:	b	14934 <table_remove_row@@Base+0xe0>

00014980 <table_get_row_ptr@@Base>:
   14980:	ldr	r0, [r0, #16]
   14984:	add	r0, r0, r1, lsl #2
   14988:	bx	lr

0001498c <table_set_row_ptr@@Base>:
   1498c:	ldr	r3, [r0, #16]
   14990:	ldr	r2, [r2]
   14994:	str	r2, [r3, r1, lsl #2]
   14998:	bx	lr

0001499c <table_set@@Base>:
   1499c:	strd	r4, [sp, #-32]!	; 0xffffffe0
   149a0:	strd	r6, [sp, #8]
   149a4:	strd	r8, [sp, #16]
   149a8:	str	sl, [sp, #24]
   149ac:	str	lr, [sp, #28]
   149b0:	mov	r5, r0
   149b4:	mov	r9, r1
   149b8:	mov	r6, r2
   149bc:	mov	r7, r3
   149c0:	ldr	r4, [sp, #32]
   149c4:	bl	13614 <table_get_cell_ptr@@Base>
   149c8:	mov	r8, r0
   149cc:	mov	r1, r6
   149d0:	mov	r0, r5
   149d4:	bl	13b00 <table_get_col_ptr@@Base>
   149d8:	cmp	r4, #23
   149dc:	ldrls	pc, [pc, r4, lsl #2]
   149e0:	b	15098 <table_set@@Base+0x6fc>
   149e4:			; <UNDEFINED> instruction: 0x00014ab0
   149e8:	strdeq	r4, [r1], -r0
   149ec:	andeq	r4, r1, r0, lsr fp
   149f0:	andeq	r4, r1, r0, ror fp
   149f4:			; <UNDEFINED> instruction: 0x00014bb0
   149f8:	strdeq	r4, [r1], -r0
   149fc:	andeq	r4, r1, r0, lsr ip
   14a00:	andeq	r4, r1, r0, ror ip
   14a04:			; <UNDEFINED> instruction: 0x00014cb0
   14a08:	strdeq	r4, [r1], -r8
   14a0c:	andeq	r4, r1, r0, asr #26
   14a10:	andeq	r4, r1, r0, lsl #27
   14a14:	andeq	r4, r1, r0, asr #27
   14a18:	andeq	r4, r1, r4, lsl #28
   14a1c:	andeq	r4, r1, r8, asr #28
   14a20:	muleq	r1, r4, lr
   14a24:	andeq	r4, r1, r0, ror #29
   14a28:	andeq	r4, r1, r4, lsr #30
   14a2c:	andeq	r4, r1, r0, ror pc
   14a30:	strdeq	r4, [r1], -r8
   14a34:	andeq	r5, r1, ip, lsr r0
   14a38:			; <UNDEFINED> instruction: 0x00014fbc
   14a3c:	andeq	r4, r1, r4, asr #20
   14a40:	andeq	r5, r1, r0, lsl #1
   14a44:	ldr	r3, [r0, #4]
   14a48:	cmp	r3, #22
   14a4c:	bne	150a0 <table_set@@Base+0x704>
   14a50:	ldr	r0, [r8]
   14a54:	cmp	r0, #0
   14a58:	beq	14a94 <table_set@@Base+0xf8>
   14a5c:	ldrb	r3, [r7]
   14a60:	strb	r3, [r0]
   14a64:	mov	r3, #1
   14a68:	mov	r2, r6
   14a6c:	mov	r1, r9
   14a70:	mov	r0, r5
   14a74:	bl	12a24 <table_notify@@Base>
   14a78:	mov	r0, #0
   14a7c:	ldrd	r4, [sp]
   14a80:	ldrd	r6, [sp, #8]
   14a84:	ldrd	r8, [sp, #16]
   14a88:	ldr	sl, [sp, #24]
   14a8c:	add	sp, sp, #28
   14a90:	pop	{pc}		; (ldr pc, [sp], #4)
   14a94:	mov	r0, #1
   14a98:	bl	11b7c <malloc@plt>
   14a9c:	str	r0, [r8]
   14aa0:	cmp	r0, #0
   14aa4:	bne	14a5c <table_set@@Base+0xc0>
   14aa8:	mvn	r0, #0
   14aac:	b	14a7c <table_set@@Base+0xe0>
   14ab0:	ldr	r3, [r0, #4]
   14ab4:	cmp	r3, #0
   14ab8:	bne	150a8 <table_set@@Base+0x70c>
   14abc:	ldr	r0, [r8]
   14ac0:	cmp	r0, #0
   14ac4:	beq	14ad4 <table_set@@Base+0x138>
   14ac8:	ldr	r3, [r7]
   14acc:	str	r3, [r0]
   14ad0:	b	14a64 <table_set@@Base+0xc8>
   14ad4:	mov	r0, #4
   14ad8:	bl	11b7c <malloc@plt>
   14adc:	str	r0, [r8]
   14ae0:	cmp	r0, #0
   14ae4:	bne	14ac8 <table_set@@Base+0x12c>
   14ae8:	mvn	r0, #0
   14aec:	b	14a7c <table_set@@Base+0xe0>
   14af0:	ldr	r3, [r0, #4]
   14af4:	cmp	r3, #1
   14af8:	bne	150b0 <table_set@@Base+0x714>
   14afc:	ldr	r0, [r8]
   14b00:	cmp	r0, #0
   14b04:	beq	14b14 <table_set@@Base+0x178>
   14b08:	ldr	r3, [r7]
   14b0c:	str	r3, [r0]
   14b10:	b	14a64 <table_set@@Base+0xc8>
   14b14:	mov	r0, #4
   14b18:	bl	11b7c <malloc@plt>
   14b1c:	str	r0, [r8]
   14b20:	cmp	r0, #0
   14b24:	bne	14b08 <table_set@@Base+0x16c>
   14b28:	mvn	r0, #0
   14b2c:	b	14a7c <table_set@@Base+0xe0>
   14b30:	ldr	r3, [r0, #4]
   14b34:	cmp	r3, #2
   14b38:	bne	150b8 <table_set@@Base+0x71c>
   14b3c:	ldr	r0, [r8]
   14b40:	cmp	r0, #0
   14b44:	beq	14b54 <table_set@@Base+0x1b8>
   14b48:	ldrb	r3, [r7]
   14b4c:	strb	r3, [r0]
   14b50:	b	14a64 <table_set@@Base+0xc8>
   14b54:	mov	r0, #1
   14b58:	bl	11b7c <malloc@plt>
   14b5c:	str	r0, [r8]
   14b60:	cmp	r0, #0
   14b64:	bne	14b48 <table_set@@Base+0x1ac>
   14b68:	mvn	r0, #0
   14b6c:	b	14a7c <table_set@@Base+0xe0>
   14b70:	ldr	r3, [r0, #4]
   14b74:	cmp	r3, #3
   14b78:	bne	150c0 <table_set@@Base+0x724>
   14b7c:	ldr	r0, [r8]
   14b80:	cmp	r0, #0
   14b84:	beq	14b94 <table_set@@Base+0x1f8>
   14b88:	ldrb	r3, [r7]
   14b8c:	strb	r3, [r0]
   14b90:	b	14a64 <table_set@@Base+0xc8>
   14b94:	mov	r0, #1
   14b98:	bl	11b7c <malloc@plt>
   14b9c:	str	r0, [r8]
   14ba0:	cmp	r0, #0
   14ba4:	bne	14b88 <table_set@@Base+0x1ec>
   14ba8:	mvn	r0, #0
   14bac:	b	14a7c <table_set@@Base+0xe0>
   14bb0:	ldr	r3, [r0, #4]
   14bb4:	cmp	r3, #4
   14bb8:	bne	150c8 <table_set@@Base+0x72c>
   14bbc:	ldr	r0, [r8]
   14bc0:	cmp	r0, #0
   14bc4:	beq	14bd4 <table_set@@Base+0x238>
   14bc8:	ldrh	r3, [r7]
   14bcc:	strh	r3, [r0]
   14bd0:	b	14a64 <table_set@@Base+0xc8>
   14bd4:	mov	r0, #2
   14bd8:	bl	11b7c <malloc@plt>
   14bdc:	str	r0, [r8]
   14be0:	cmp	r0, #0
   14be4:	bne	14bc8 <table_set@@Base+0x22c>
   14be8:	mvn	r0, #0
   14bec:	b	14a7c <table_set@@Base+0xe0>
   14bf0:	ldr	r3, [r0, #4]
   14bf4:	cmp	r3, #5
   14bf8:	bne	150d0 <table_set@@Base+0x734>
   14bfc:	ldr	r0, [r8]
   14c00:	cmp	r0, #0
   14c04:	beq	14c14 <table_set@@Base+0x278>
   14c08:	ldrh	r3, [r7]
   14c0c:	strh	r3, [r0]
   14c10:	b	14a64 <table_set@@Base+0xc8>
   14c14:	mov	r0, #2
   14c18:	bl	11b7c <malloc@plt>
   14c1c:	str	r0, [r8]
   14c20:	cmp	r0, #0
   14c24:	bne	14c08 <table_set@@Base+0x26c>
   14c28:	mvn	r0, #0
   14c2c:	b	14a7c <table_set@@Base+0xe0>
   14c30:	ldr	r3, [r0, #4]
   14c34:	cmp	r3, #6
   14c38:	bne	150d8 <table_set@@Base+0x73c>
   14c3c:	ldr	r0, [r8]
   14c40:	cmp	r0, #0
   14c44:	beq	14c54 <table_set@@Base+0x2b8>
   14c48:	ldr	r3, [r7]
   14c4c:	str	r3, [r0]
   14c50:	b	14a64 <table_set@@Base+0xc8>
   14c54:	mov	r0, #4
   14c58:	bl	11b7c <malloc@plt>
   14c5c:	str	r0, [r8]
   14c60:	cmp	r0, #0
   14c64:	bne	14c48 <table_set@@Base+0x2ac>
   14c68:	mvn	r0, #0
   14c6c:	b	14a7c <table_set@@Base+0xe0>
   14c70:	ldr	r3, [r0, #4]
   14c74:	cmp	r3, #7
   14c78:	bne	150e0 <table_set@@Base+0x744>
   14c7c:	ldr	r0, [r8]
   14c80:	cmp	r0, #0
   14c84:	beq	14c94 <table_set@@Base+0x2f8>
   14c88:	ldr	r3, [r7]
   14c8c:	str	r3, [r0]
   14c90:	b	14a64 <table_set@@Base+0xc8>
   14c94:	mov	r0, #4
   14c98:	bl	11b7c <malloc@plt>
   14c9c:	str	r0, [r8]
   14ca0:	cmp	r0, #0
   14ca4:	bne	14c88 <table_set@@Base+0x2ec>
   14ca8:	mvn	r0, #0
   14cac:	b	14a7c <table_set@@Base+0xe0>
   14cb0:	ldr	r3, [r0, #4]
   14cb4:	cmp	r3, #8
   14cb8:	bne	150e8 <table_set@@Base+0x74c>
   14cbc:	ldr	r0, [r8]
   14cc0:	cmp	r0, #0
   14cc4:	beq	14cdc <table_set@@Base+0x340>
   14cc8:	ldr	r2, [r7]
   14ccc:	ldr	r3, [r7, #4]
   14cd0:	str	r2, [r0]
   14cd4:	str	r3, [r0, #4]
   14cd8:	b	14a64 <table_set@@Base+0xc8>
   14cdc:	mov	r0, #8
   14ce0:	bl	11b7c <malloc@plt>
   14ce4:	str	r0, [r8]
   14ce8:	cmp	r0, #0
   14cec:	bne	14cc8 <table_set@@Base+0x32c>
   14cf0:	mvn	r0, #0
   14cf4:	b	14a7c <table_set@@Base+0xe0>
   14cf8:	ldr	r3, [r0, #4]
   14cfc:	cmp	r3, #9
   14d00:	bne	150f0 <table_set@@Base+0x754>
   14d04:	ldr	r0, [r8]
   14d08:	cmp	r0, #0
   14d0c:	beq	14d24 <table_set@@Base+0x388>
   14d10:	ldr	r2, [r7]
   14d14:	ldr	r3, [r7, #4]
   14d18:	str	r2, [r0]
   14d1c:	str	r3, [r0, #4]
   14d20:	b	14a64 <table_set@@Base+0xc8>
   14d24:	mov	r0, #8
   14d28:	bl	11b7c <malloc@plt>
   14d2c:	str	r0, [r8]
   14d30:	cmp	r0, #0
   14d34:	bne	14d10 <table_set@@Base+0x374>
   14d38:	mvn	r0, #0
   14d3c:	b	14a7c <table_set@@Base+0xe0>
   14d40:	ldr	r3, [r0, #4]
   14d44:	cmp	r3, #10
   14d48:	bne	150f8 <table_set@@Base+0x75c>
   14d4c:	ldr	r0, [r8]
   14d50:	cmp	r0, #0
   14d54:	beq	14d64 <table_set@@Base+0x3c8>
   14d58:	ldrh	r3, [r7]
   14d5c:	strh	r3, [r0]
   14d60:	b	14a64 <table_set@@Base+0xc8>
   14d64:	mov	r0, #2
   14d68:	bl	11b7c <malloc@plt>
   14d6c:	str	r0, [r8]
   14d70:	cmp	r0, #0
   14d74:	bne	14d58 <table_set@@Base+0x3bc>
   14d78:	mvn	r0, #0
   14d7c:	b	14a7c <table_set@@Base+0xe0>
   14d80:	ldr	r3, [r0, #4]
   14d84:	cmp	r3, #11
   14d88:	bne	15100 <table_set@@Base+0x764>
   14d8c:	ldr	r0, [r8]
   14d90:	cmp	r0, #0
   14d94:	beq	14da4 <table_set@@Base+0x408>
   14d98:	ldrh	r3, [r7]
   14d9c:	strh	r3, [r0]
   14da0:	b	14a64 <table_set@@Base+0xc8>
   14da4:	mov	r0, #2
   14da8:	bl	11b7c <malloc@plt>
   14dac:	str	r0, [r8]
   14db0:	cmp	r0, #0
   14db4:	bne	14d98 <table_set@@Base+0x3fc>
   14db8:	mvn	r0, #0
   14dbc:	b	14a7c <table_set@@Base+0xe0>
   14dc0:	ldr	r3, [r0, #4]
   14dc4:	cmp	r3, #12
   14dc8:	mvnne	r0, #0
   14dcc:	bne	14a7c <table_set@@Base+0xe0>
   14dd0:	ldr	r0, [r8]
   14dd4:	cmp	r0, #0
   14dd8:	beq	14de8 <table_set@@Base+0x44c>
   14ddc:	ldr	r3, [r7]
   14de0:	str	r3, [r0]
   14de4:	b	14a64 <table_set@@Base+0xc8>
   14de8:	mov	r0, #4
   14dec:	bl	11b7c <malloc@plt>
   14df0:	str	r0, [r8]
   14df4:	cmp	r0, #0
   14df8:	bne	14ddc <table_set@@Base+0x440>
   14dfc:	mvn	r0, #0
   14e00:	b	14a7c <table_set@@Base+0xe0>
   14e04:	ldr	r3, [r0, #4]
   14e08:	cmp	r3, #13
   14e0c:	mvnne	r0, #0
   14e10:	bne	14a7c <table_set@@Base+0xe0>
   14e14:	ldr	r0, [r8]
   14e18:	cmp	r0, #0
   14e1c:	beq	14e2c <table_set@@Base+0x490>
   14e20:	ldr	r3, [r7]
   14e24:	str	r3, [r0]
   14e28:	b	14a64 <table_set@@Base+0xc8>
   14e2c:	mov	r0, #4
   14e30:	bl	11b7c <malloc@plt>
   14e34:	str	r0, [r8]
   14e38:	cmp	r0, #0
   14e3c:	bne	14e20 <table_set@@Base+0x484>
   14e40:	mvn	r0, #0
   14e44:	b	14a7c <table_set@@Base+0xe0>
   14e48:	ldr	r3, [r0, #4]
   14e4c:	cmp	r3, #14
   14e50:	mvnne	r0, #0
   14e54:	bne	14a7c <table_set@@Base+0xe0>
   14e58:	ldr	r0, [r8]
   14e5c:	cmp	r0, #0
   14e60:	beq	14e78 <table_set@@Base+0x4dc>
   14e64:	ldr	r2, [r7]
   14e68:	ldr	r3, [r7, #4]
   14e6c:	str	r2, [r0]
   14e70:	str	r3, [r0, #4]
   14e74:	b	14a64 <table_set@@Base+0xc8>
   14e78:	mov	r0, #8
   14e7c:	bl	11b7c <malloc@plt>
   14e80:	str	r0, [r8]
   14e84:	cmp	r0, #0
   14e88:	bne	14e64 <table_set@@Base+0x4c8>
   14e8c:	mvn	r0, #0
   14e90:	b	14a7c <table_set@@Base+0xe0>
   14e94:	ldr	r3, [r0, #4]
   14e98:	cmp	r3, #15
   14e9c:	mvnne	r0, #0
   14ea0:	bne	14a7c <table_set@@Base+0xe0>
   14ea4:	ldr	r0, [r8]
   14ea8:	cmp	r0, #0
   14eac:	beq	14ec4 <table_set@@Base+0x528>
   14eb0:	ldr	r2, [r7]
   14eb4:	ldr	r3, [r7, #4]
   14eb8:	str	r2, [r0]
   14ebc:	str	r3, [r0, #4]
   14ec0:	b	14a64 <table_set@@Base+0xc8>
   14ec4:	mov	r0, #8
   14ec8:	bl	11b7c <malloc@plt>
   14ecc:	str	r0, [r8]
   14ed0:	cmp	r0, #0
   14ed4:	bne	14eb0 <table_set@@Base+0x514>
   14ed8:	mvn	r0, #0
   14edc:	b	14a7c <table_set@@Base+0xe0>
   14ee0:	ldr	r3, [r0, #4]
   14ee4:	cmp	r3, #16
   14ee8:	mvnne	r0, #0
   14eec:	bne	14a7c <table_set@@Base+0xe0>
   14ef0:	ldr	r0, [r8]
   14ef4:	cmp	r0, #0
   14ef8:	beq	14f08 <table_set@@Base+0x56c>
   14efc:	ldr	r3, [r7]
   14f00:	str	r3, [r0]
   14f04:	b	14a64 <table_set@@Base+0xc8>
   14f08:	mov	r0, #4
   14f0c:	bl	11b7c <malloc@plt>
   14f10:	str	r0, [r8]
   14f14:	cmp	r0, #0
   14f18:	bne	14efc <table_set@@Base+0x560>
   14f1c:	mvn	r0, #0
   14f20:	b	14a7c <table_set@@Base+0xe0>
   14f24:	ldr	r3, [r0, #4]
   14f28:	cmp	r3, #17
   14f2c:	mvnne	r0, #0
   14f30:	bne	14a7c <table_set@@Base+0xe0>
   14f34:	ldr	r0, [r8]
   14f38:	cmp	r0, #0
   14f3c:	beq	14f54 <table_set@@Base+0x5b8>
   14f40:	ldr	r2, [r7]
   14f44:	ldr	r3, [r7, #4]
   14f48:	str	r2, [r0]
   14f4c:	str	r3, [r0, #4]
   14f50:	b	14a64 <table_set@@Base+0xc8>
   14f54:	mov	r0, #8
   14f58:	bl	11b7c <malloc@plt>
   14f5c:	str	r0, [r8]
   14f60:	cmp	r0, #0
   14f64:	bne	14f40 <table_set@@Base+0x5a4>
   14f68:	mvn	r0, #0
   14f6c:	b	14a7c <table_set@@Base+0xe0>
   14f70:	ldr	r3, [r0, #4]
   14f74:	cmp	r3, #18
   14f78:	mvnne	r0, #0
   14f7c:	bne	14a7c <table_set@@Base+0xe0>
   14f80:	ldr	r0, [r8]
   14f84:	cmp	r0, #0
   14f88:	beq	14fa0 <table_set@@Base+0x604>
   14f8c:	ldr	r2, [r7]
   14f90:	ldr	r3, [r7, #4]
   14f94:	str	r2, [r0]
   14f98:	str	r3, [r0, #4]
   14f9c:	b	14a64 <table_set@@Base+0xc8>
   14fa0:	mov	r0, #8
   14fa4:	bl	11b7c <malloc@plt>
   14fa8:	str	r0, [r8]
   14fac:	cmp	r0, #0
   14fb0:	bne	14f8c <table_set@@Base+0x5f0>
   14fb4:	mvn	r0, #0
   14fb8:	b	14a7c <table_set@@Base+0xe0>
   14fbc:	ldr	r3, [r0, #4]
   14fc0:	cmp	r3, #21
   14fc4:	mvnne	r0, #0
   14fc8:	bne	14a7c <table_set@@Base+0xe0>
   14fcc:	mov	r0, r7
   14fd0:	bl	11ba0 <strlen@plt>
   14fd4:	add	r1, r0, #1
   14fd8:	ldr	r0, [r8]
   14fdc:	bl	11b58 <realloc@plt>
   14fe0:	str	r0, [r8]
   14fe4:	cmp	r0, #0
   14fe8:	beq	15108 <table_set@@Base+0x76c>
   14fec:	mov	r1, r7
   14ff0:	bl	11b64 <strcpy@plt>
   14ff4:	b	14a64 <table_set@@Base+0xc8>
   14ff8:	ldr	r3, [r0, #4]
   14ffc:	cmp	r3, #19
   15000:	mvnne	r0, #0
   15004:	bne	14a7c <table_set@@Base+0xe0>
   15008:	ldr	r0, [r8]
   1500c:	cmp	r0, #0
   15010:	beq	15020 <table_set@@Base+0x684>
   15014:	ldrb	r3, [r7]
   15018:	strb	r3, [r0]
   1501c:	b	14a64 <table_set@@Base+0xc8>
   15020:	mov	r0, #1
   15024:	bl	11b7c <malloc@plt>
   15028:	str	r0, [r8]
   1502c:	cmp	r0, #0
   15030:	bne	15014 <table_set@@Base+0x678>
   15034:	mvn	r0, #0
   15038:	b	14a7c <table_set@@Base+0xe0>
   1503c:	ldr	r3, [r0, #4]
   15040:	cmp	r3, #20
   15044:	mvnne	r0, #0
   15048:	bne	14a7c <table_set@@Base+0xe0>
   1504c:	ldr	r0, [r8]
   15050:	cmp	r0, #0
   15054:	beq	15064 <table_set@@Base+0x6c8>
   15058:	ldrb	r3, [r7]
   1505c:	strb	r3, [r0]
   15060:	b	14a64 <table_set@@Base+0xc8>
   15064:	mov	r0, #1
   15068:	bl	11b7c <malloc@plt>
   1506c:	str	r0, [r8]
   15070:	cmp	r0, #0
   15074:	bne	15058 <table_set@@Base+0x6bc>
   15078:	mvn	r0, #0
   1507c:	b	14a7c <table_set@@Base+0xe0>
   15080:	ldr	r3, [r0, #4]
   15084:	cmp	r3, #23
   15088:	mvnne	r0, #0
   1508c:	bne	14a7c <table_set@@Base+0xe0>
   15090:	str	r7, [r8]
   15094:	b	14a64 <table_set@@Base+0xc8>
   15098:	mvn	r0, #0
   1509c:	b	14a7c <table_set@@Base+0xe0>
   150a0:	mvn	r0, #0
   150a4:	b	14a7c <table_set@@Base+0xe0>
   150a8:	mvn	r0, #0
   150ac:	b	14a7c <table_set@@Base+0xe0>
   150b0:	mvn	r0, #0
   150b4:	b	14a7c <table_set@@Base+0xe0>
   150b8:	mvn	r0, #0
   150bc:	b	14a7c <table_set@@Base+0xe0>
   150c0:	mvn	r0, #0
   150c4:	b	14a7c <table_set@@Base+0xe0>
   150c8:	mvn	r0, #0
   150cc:	b	14a7c <table_set@@Base+0xe0>
   150d0:	mvn	r0, #0
   150d4:	b	14a7c <table_set@@Base+0xe0>
   150d8:	mvn	r0, #0
   150dc:	b	14a7c <table_set@@Base+0xe0>
   150e0:	mvn	r0, #0
   150e4:	b	14a7c <table_set@@Base+0xe0>
   150e8:	mvn	r0, #0
   150ec:	b	14a7c <table_set@@Base+0xe0>
   150f0:	mvn	r0, #0
   150f4:	b	14a7c <table_set@@Base+0xe0>
   150f8:	mvn	r0, #0
   150fc:	b	14a7c <table_set@@Base+0xe0>
   15100:	mvn	r0, #0
   15104:	b	14a7c <table_set@@Base+0xe0>
   15108:	mvn	r0, #0
   1510c:	b	14a7c <table_set@@Base+0xe0>

00015110 <table_set_bool@@Base>:
   15110:	push	{lr}		; (str lr, [sp, #-4]!)
   15114:	sub	sp, sp, #20
   15118:	strb	r3, [sp, #15]
   1511c:	mov	r3, #22
   15120:	str	r3, [sp]
   15124:	add	r3, sp, #15
   15128:	bl	1499c <table_set@@Base>
   1512c:	add	sp, sp, #20
   15130:	pop	{pc}		; (ldr pc, [sp], #4)

00015134 <table_set_int@@Base>:
   15134:	push	{lr}		; (str lr, [sp, #-4]!)
   15138:	sub	sp, sp, #20
   1513c:	str	r3, [sp, #12]
   15140:	mov	r3, #0
   15144:	str	r3, [sp]
   15148:	add	r3, sp, #12
   1514c:	bl	1499c <table_set@@Base>
   15150:	add	sp, sp, #20
   15154:	pop	{pc}		; (ldr pc, [sp], #4)

00015158 <table_set_uint@@Base>:
   15158:	push	{lr}		; (str lr, [sp, #-4]!)
   1515c:	sub	sp, sp, #20
   15160:	str	r3, [sp, #12]
   15164:	mov	r3, #1
   15168:	str	r3, [sp]
   1516c:	add	r3, sp, #12
   15170:	bl	1499c <table_set@@Base>
   15174:	add	sp, sp, #20
   15178:	pop	{pc}		; (ldr pc, [sp], #4)

0001517c <table_set_int8@@Base>:
   1517c:	push	{lr}		; (str lr, [sp, #-4]!)
   15180:	sub	sp, sp, #20
   15184:	strb	r3, [sp, #15]
   15188:	mov	r3, #2
   1518c:	str	r3, [sp]
   15190:	add	r3, sp, #15
   15194:	bl	1499c <table_set@@Base>
   15198:	add	sp, sp, #20
   1519c:	pop	{pc}		; (ldr pc, [sp], #4)

000151a0 <table_set_uint8@@Base>:
   151a0:	push	{lr}		; (str lr, [sp, #-4]!)
   151a4:	sub	sp, sp, #20
   151a8:	strb	r3, [sp, #15]
   151ac:	mov	r3, #3
   151b0:	str	r3, [sp]
   151b4:	add	r3, sp, #15
   151b8:	bl	1499c <table_set@@Base>
   151bc:	add	sp, sp, #20
   151c0:	pop	{pc}		; (ldr pc, [sp], #4)

000151c4 <table_set_int16@@Base>:
   151c4:	push	{lr}		; (str lr, [sp, #-4]!)
   151c8:	sub	sp, sp, #20
   151cc:	strh	r3, [sp, #14]
   151d0:	mov	r3, #4
   151d4:	str	r3, [sp]
   151d8:	add	r3, sp, #14
   151dc:	bl	1499c <table_set@@Base>
   151e0:	add	sp, sp, #20
   151e4:	pop	{pc}		; (ldr pc, [sp], #4)

000151e8 <table_set_uint16@@Base>:
   151e8:	push	{lr}		; (str lr, [sp, #-4]!)
   151ec:	sub	sp, sp, #20
   151f0:	strh	r3, [sp, #14]
   151f4:	mov	r3, #5
   151f8:	str	r3, [sp]
   151fc:	add	r3, sp, #14
   15200:	bl	1499c <table_set@@Base>
   15204:	add	sp, sp, #20
   15208:	pop	{pc}		; (ldr pc, [sp], #4)

0001520c <table_set_int32@@Base>:
   1520c:	push	{lr}		; (str lr, [sp, #-4]!)
   15210:	sub	sp, sp, #20
   15214:	str	r3, [sp, #12]
   15218:	mov	r3, #6
   1521c:	str	r3, [sp]
   15220:	add	r3, sp, #12
   15224:	bl	1499c <table_set@@Base>
   15228:	add	sp, sp, #20
   1522c:	pop	{pc}		; (ldr pc, [sp], #4)

00015230 <table_set_uint32@@Base>:
   15230:	push	{lr}		; (str lr, [sp, #-4]!)
   15234:	sub	sp, sp, #20
   15238:	str	r3, [sp, #12]
   1523c:	mov	r3, #7
   15240:	str	r3, [sp]
   15244:	add	r3, sp, #12
   15248:	bl	1499c <table_set@@Base>
   1524c:	add	sp, sp, #20
   15250:	pop	{pc}		; (ldr pc, [sp], #4)

00015254 <table_set_int64@@Base>:
   15254:	push	{lr}		; (str lr, [sp, #-4]!)
   15258:	sub	sp, sp, #12
   1525c:	mov	r3, #8
   15260:	str	r3, [sp]
   15264:	add	r3, sp, #16
   15268:	bl	1499c <table_set@@Base>
   1526c:	add	sp, sp, #12
   15270:	pop	{pc}		; (ldr pc, [sp], #4)

00015274 <table_set_uint64@@Base>:
   15274:	push	{lr}		; (str lr, [sp, #-4]!)
   15278:	sub	sp, sp, #12
   1527c:	mov	r3, #9
   15280:	str	r3, [sp]
   15284:	add	r3, sp, #16
   15288:	bl	1499c <table_set@@Base>
   1528c:	add	sp, sp, #12
   15290:	pop	{pc}		; (ldr pc, [sp], #4)

00015294 <table_set_short@@Base>:
   15294:	push	{lr}		; (str lr, [sp, #-4]!)
   15298:	sub	sp, sp, #20
   1529c:	strh	r3, [sp, #14]
   152a0:	mov	r3, #10
   152a4:	str	r3, [sp]
   152a8:	add	r3, sp, #14
   152ac:	bl	1499c <table_set@@Base>
   152b0:	add	sp, sp, #20
   152b4:	pop	{pc}		; (ldr pc, [sp], #4)

000152b8 <table_set_ushort@@Base>:
   152b8:	push	{lr}		; (str lr, [sp, #-4]!)
   152bc:	sub	sp, sp, #20
   152c0:	strh	r3, [sp, #14]
   152c4:	mov	r3, #11
   152c8:	str	r3, [sp]
   152cc:	add	r3, sp, #14
   152d0:	bl	1499c <table_set@@Base>
   152d4:	add	sp, sp, #20
   152d8:	pop	{pc}		; (ldr pc, [sp], #4)

000152dc <table_set_long@@Base>:
   152dc:	push	{lr}		; (str lr, [sp, #-4]!)
   152e0:	sub	sp, sp, #20
   152e4:	str	r3, [sp, #12]
   152e8:	mov	r3, #12
   152ec:	str	r3, [sp]
   152f0:	add	r3, sp, r3
   152f4:	bl	1499c <table_set@@Base>
   152f8:	add	sp, sp, #20
   152fc:	pop	{pc}		; (ldr pc, [sp], #4)

00015300 <table_set_ulong@@Base>:
   15300:	push	{lr}		; (str lr, [sp, #-4]!)
   15304:	sub	sp, sp, #20
   15308:	str	r3, [sp, #12]
   1530c:	mov	r3, #13
   15310:	str	r3, [sp]
   15314:	add	r3, sp, #12
   15318:	bl	1499c <table_set@@Base>
   1531c:	add	sp, sp, #20
   15320:	pop	{pc}		; (ldr pc, [sp], #4)

00015324 <table_set_llong@@Base>:
   15324:	push	{lr}		; (str lr, [sp, #-4]!)
   15328:	sub	sp, sp, #12
   1532c:	mov	r3, #14
   15330:	str	r3, [sp]
   15334:	add	r3, sp, #16
   15338:	bl	1499c <table_set@@Base>
   1533c:	add	sp, sp, #12
   15340:	pop	{pc}		; (ldr pc, [sp], #4)

00015344 <table_set_ullong@@Base>:
   15344:	push	{lr}		; (str lr, [sp, #-4]!)
   15348:	sub	sp, sp, #12
   1534c:	mov	r3, #15
   15350:	str	r3, [sp]
   15354:	add	r3, sp, #16
   15358:	bl	1499c <table_set@@Base>
   1535c:	add	sp, sp, #12
   15360:	pop	{pc}		; (ldr pc, [sp], #4)

00015364 <table_set_float@@Base>:
   15364:	push	{lr}		; (str lr, [sp, #-4]!)
   15368:	sub	sp, sp, #20
   1536c:	vstr	s0, [sp, #12]
   15370:	mov	r3, #16
   15374:	str	r3, [sp]
   15378:	add	r3, sp, #12
   1537c:	bl	1499c <table_set@@Base>
   15380:	add	sp, sp, #20
   15384:	pop	{pc}		; (ldr pc, [sp], #4)

00015388 <table_set_double@@Base>:
   15388:	push	{lr}		; (str lr, [sp, #-4]!)
   1538c:	sub	sp, sp, #20
   15390:	vstr	d0, [sp, #8]
   15394:	mov	r3, #17
   15398:	str	r3, [sp]
   1539c:	add	r3, sp, #8
   153a0:	bl	1499c <table_set@@Base>
   153a4:	add	sp, sp, #20
   153a8:	pop	{pc}		; (ldr pc, [sp], #4)

000153ac <table_set_ldouble@@Base>:
   153ac:	push	{lr}		; (str lr, [sp, #-4]!)
   153b0:	sub	sp, sp, #20
   153b4:	vstr	d0, [sp, #8]
   153b8:	mov	r3, #18
   153bc:	str	r3, [sp]
   153c0:	add	r3, sp, #8
   153c4:	bl	1499c <table_set@@Base>
   153c8:	add	sp, sp, #20
   153cc:	pop	{pc}		; (ldr pc, [sp], #4)

000153d0 <table_set_string@@Base>:
   153d0:	push	{lr}		; (str lr, [sp, #-4]!)
   153d4:	sub	sp, sp, #12
   153d8:	mov	ip, #21
   153dc:	str	ip, [sp]
   153e0:	bl	1499c <table_set@@Base>
   153e4:	add	sp, sp, #12
   153e8:	pop	{pc}		; (ldr pc, [sp], #4)

000153ec <table_set_char@@Base>:
   153ec:	push	{lr}		; (str lr, [sp, #-4]!)
   153f0:	sub	sp, sp, #20
   153f4:	strb	r3, [sp, #15]
   153f8:	mov	r3, #19
   153fc:	str	r3, [sp]
   15400:	add	r3, sp, #15
   15404:	bl	1499c <table_set@@Base>
   15408:	add	sp, sp, #20
   1540c:	pop	{pc}		; (ldr pc, [sp], #4)

00015410 <table_set_uchar@@Base>:
   15410:	push	{lr}		; (str lr, [sp, #-4]!)
   15414:	sub	sp, sp, #20
   15418:	strb	r3, [sp, #15]
   1541c:	mov	r3, #20
   15420:	str	r3, [sp]
   15424:	add	r3, sp, #15
   15428:	bl	1499c <table_set@@Base>
   1542c:	add	sp, sp, #20
   15430:	pop	{pc}		; (ldr pc, [sp], #4)

00015434 <table_set_ptr@@Base>:
   15434:	push	{lr}		; (str lr, [sp, #-4]!)
   15438:	sub	sp, sp, #12
   1543c:	mov	ip, #23
   15440:	str	ip, [sp]
   15444:	bl	1499c <table_set@@Base>
   15448:	add	sp, sp, #12
   1544c:	pop	{pc}		; (ldr pc, [sp], #4)
   15450:	strd	r4, [sp, #-36]!	; 0xffffffdc
   15454:	strd	r6, [sp, #8]
   15458:	strd	r8, [sp, #16]
   1545c:	strd	sl, [sp, #24]
   15460:	str	lr, [sp, #32]
   15464:	sub	sp, sp, #36	; 0x24
   15468:	ldr	r8, [sp, #72]	; 0x48
   1546c:	sub	sl, r8, r3
   15470:	cmp	sl, #0
   15474:	ble	15650 <table_set_ptr@@Base+0x21c>
   15478:	mov	r6, r3
   1547c:	str	r3, [sp, #28]
   15480:	mov	fp, r2
   15484:	str	r2, [sp, #12]
   15488:	mov	r4, r1
   1548c:	mov	r9, r0
   15490:	str	r0, [sp, #8]
   15494:	add	r7, r8, r3
   15498:	add	r7, r7, r7, lsr #31
   1549c:	asr	r7, r7, #1
   154a0:	ldr	r3, [sp, #76]	; 0x4c
   154a4:	str	r3, [sp, #4]
   154a8:	str	r7, [sp]
   154ac:	mov	r3, r6
   154b0:	bl	15450 <table_set_ptr@@Base+0x1c>
   154b4:	add	r5, r7, #1
   154b8:	ldr	r3, [sp, #76]	; 0x4c
   154bc:	str	r3, [sp, #4]
   154c0:	str	r8, [sp]
   154c4:	mov	r3, r5
   154c8:	mov	r2, fp
   154cc:	mov	r1, r4
   154d0:	mov	r0, r9
   154d4:	bl	15450 <table_set_ptr@@Base+0x1c>
   154d8:	mov	r1, fp
   154dc:	mov	r0, r9
   154e0:	bl	13b10 <table_get_column_compare_function@@Base>
   154e4:	str	r0, [sp, #16]
   154e8:	mov	fp, r4
   154ec:	add	r3, sl, #1
   154f0:	str	r3, [sp, #20]
   154f4:	mov	r9, #0
   154f8:	b	15590 <table_set_ptr@@Base+0x15c>
   154fc:	mov	r1, r6
   15500:	ldr	r0, [sp, #8]
   15504:	bl	14980 <table_get_row_ptr@@Base>
   15508:	ldr	r3, [r0]
   1550c:	str	r3, [r4]
   15510:	add	r6, r6, #1
   15514:	b	1557c <table_set_ptr@@Base+0x148>
   15518:	cmp	r7, r6
   1551c:	blt	15604 <table_set_ptr@@Base+0x1d0>
   15520:	cmp	r8, r5
   15524:	blt	15564 <table_set_ptr@@Base+0x130>
   15528:	ldr	r2, [sp, #12]
   1552c:	mov	r1, r6
   15530:	ldr	r0, [sp, #8]
   15534:	bl	14434 <table_get@@Base>
   15538:	str	r0, [sp, #24]
   1553c:	ldr	r2, [sp, #12]
   15540:	mov	r1, r5
   15544:	ldr	r0, [sp, #8]
   15548:	bl	14434 <table_get@@Base>
   1554c:	mov	r1, r0
   15550:	ldr	r0, [sp, #24]
   15554:	ldr	r3, [sp, #16]
   15558:	blx	r3
   1555c:	cmp	r0, #0
   15560:	ble	15604 <table_set_ptr@@Base+0x1d0>
   15564:	mov	r1, r6
   15568:	ldr	r0, [sp, #8]
   1556c:	bl	14980 <table_get_row_ptr@@Base>
   15570:	ldr	r3, [r0]
   15574:	str	r3, [r4]
   15578:	add	r6, r6, #1
   1557c:	add	r9, r9, #1
   15580:	add	r4, r4, #4
   15584:	ldr	r3, [sp, #20]
   15588:	cmp	r9, r3
   1558c:	beq	15620 <table_set_ptr@@Base+0x1ec>
   15590:	ldr	r3, [sp, #76]	; 0x4c
   15594:	cmp	r3, #0
   15598:	bne	15518 <table_set_ptr@@Base+0xe4>
   1559c:	cmp	r7, r6
   155a0:	blt	155e8 <table_set_ptr@@Base+0x1b4>
   155a4:	cmp	r8, r5
   155a8:	blt	154fc <table_set_ptr@@Base+0xc8>
   155ac:	ldr	r2, [sp, #12]
   155b0:	mov	r1, r6
   155b4:	ldr	r0, [sp, #8]
   155b8:	bl	14434 <table_get@@Base>
   155bc:	str	r0, [sp, #24]
   155c0:	ldr	r2, [sp, #12]
   155c4:	mov	r1, r5
   155c8:	ldr	r0, [sp, #8]
   155cc:	bl	14434 <table_get@@Base>
   155d0:	mov	r1, r0
   155d4:	ldr	r0, [sp, #24]
   155d8:	ldr	r3, [sp, #16]
   155dc:	blx	r3
   155e0:	cmp	r0, #0
   155e4:	blt	154fc <table_set_ptr@@Base+0xc8>
   155e8:	mov	r1, r5
   155ec:	ldr	r0, [sp, #8]
   155f0:	bl	14980 <table_get_row_ptr@@Base>
   155f4:	ldr	r3, [r0]
   155f8:	str	r3, [r4]
   155fc:	add	r5, r5, #1
   15600:	b	1557c <table_set_ptr@@Base+0x148>
   15604:	mov	r1, r5
   15608:	ldr	r0, [sp, #8]
   1560c:	bl	14980 <table_get_row_ptr@@Base>
   15610:	ldr	r3, [r0]
   15614:	str	r3, [r4]
   15618:	add	r5, r5, #1
   1561c:	b	1557c <table_set_ptr@@Base+0x148>
   15620:	ldr	r3, [sp, #28]
   15624:	mov	r4, r3
   15628:	add	r3, r3, #1
   1562c:	add	sl, r3, sl
   15630:	mov	r2, fp
   15634:	mov	r1, r4
   15638:	ldr	r0, [sp, #8]
   1563c:	bl	1498c <table_set_row_ptr@@Base>
   15640:	add	r4, r4, #1
   15644:	add	fp, fp, #4
   15648:	cmp	r4, sl
   1564c:	bne	15630 <table_set_ptr@@Base+0x1fc>
   15650:	add	sp, sp, #36	; 0x24
   15654:	ldrd	r4, [sp]
   15658:	ldrd	r6, [sp, #8]
   1565c:	ldrd	r8, [sp, #16]
   15660:	ldrd	sl, [sp, #24]
   15664:	add	sp, sp, #32
   15668:	pop	{pc}		; (ldr pc, [sp], #4)

0001566c <table_column_sort@@Base>:
   1566c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   15670:	strd	r6, [sp, #8]
   15674:	strd	r8, [sp, #16]
   15678:	strd	sl, [sp, #24]
   1567c:	str	lr, [sp, #32]
   15680:	sub	sp, sp, #60	; 0x3c
   15684:	str	r0, [sp, #8]
   15688:	str	r1, [sp, #52]	; 0x34
   1568c:	str	r2, [sp, #32]
   15690:	cmp	r3, #0
   15694:	str	r3, [sp, #48]	; 0x30
   15698:	ble	15890 <table_column_sort@@Base+0x224>
   1569c:	str	r1, [sp, #20]
   156a0:	mov	fp, #0
   156a4:	mvn	r3, #0
   156a8:	str	r3, [sp, #36]	; 0x24
   156ac:	str	r3, [sp, #44]	; 0x2c
   156b0:	mov	r9, fp
   156b4:	b	1582c <table_column_sort@@Base+0x1c0>
   156b8:	ldr	r3, [sp, #20]
   156bc:	str	r3, [sp, #40]	; 0x28
   156c0:	ldr	r1, [r3, #-4]
   156c4:	ldr	r0, [sp, #8]
   156c8:	bl	13b10 <table_get_column_compare_function@@Base>
   156cc:	mov	sl, r0
   156d0:	ldr	r3, [sp, #28]
   156d4:	cmp	r3, #0
   156d8:	ble	15810 <table_column_sort@@Base+0x1a4>
   156dc:	sub	r3, r3, #1
   156e0:	str	r3, [sp, #24]
   156e4:	mvn	r7, #0
   156e8:	ldr	r2, [sp, #36]	; 0x24
   156ec:	mov	fp, r2
   156f0:	mov	r3, r7
   156f4:	mov	r7, r2
   156f8:	b	157dc <table_column_sort@@Base+0x170>
   156fc:	subs	r5, r9, #1
   15700:	bmi	157ec <table_column_sort@@Base+0x180>
   15704:	ldr	r4, [sp, #20]
   15708:	str	r3, [sp, #16]
   1570c:	ldr	r2, [r4, #-4]!
   15710:	ldr	r1, [sp, #12]
   15714:	ldr	r0, [sp, #8]
   15718:	bl	14434 <table_get@@Base>
   1571c:	mov	r6, r0
   15720:	ldr	r2, [r4]
   15724:	ldr	r1, [sp, #16]
   15728:	ldr	r0, [sp, #8]
   1572c:	bl	14434 <table_get@@Base>
   15730:	mov	r1, r0
   15734:	mov	r0, r6
   15738:	blx	sl
   1573c:	cmp	r0, #0
   15740:	bne	157ec <table_column_sort@@Base+0x180>
   15744:	sub	r5, r5, #1
   15748:	cmn	r5, #1
   1574c:	bne	1570c <table_column_sort@@Base+0xa0>
   15750:	cmn	r7, #1
   15754:	movne	fp, r8
   15758:	bne	157fc <table_column_sort@@Base+0x190>
   1575c:	ldr	r3, [sp, #16]
   15760:	cmn	r3, #1
   15764:	moveq	fp, r8
   15768:	moveq	r7, r3
   1576c:	beq	157cc <table_column_sort@@Base+0x160>
   15770:	mov	fp, r8
   15774:	ldr	r7, [sp, #16]
   15778:	b	157fc <table_column_sort@@Base+0x190>
   1577c:	ldr	r3, [sp, #40]	; 0x28
   15780:	ldr	r5, [r3]
   15784:	ldr	r3, [sp, #32]
   15788:	ldr	r6, [r3, r9, lsl #2]
   1578c:	sub	r0, fp, r7
   15790:	mov	r1, #4
   15794:	add	r0, r0, #1
   15798:	bl	11b1c <calloc@plt>
   1579c:	mov	r4, r0
   157a0:	str	r6, [sp, #4]
   157a4:	str	fp, [sp]
   157a8:	mov	r3, r7
   157ac:	mov	r2, r5
   157b0:	mov	r1, r0
   157b4:	ldr	r0, [sp, #8]
   157b8:	bl	15450 <table_set_ptr@@Base+0x1c>
   157bc:	mov	r0, r4
   157c0:	bl	11b40 <free@plt>
   157c4:	ldr	fp, [sp, #36]	; 0x24
   157c8:	ldr	r7, [sp, #44]	; 0x2c
   157cc:	mov	r3, r8
   157d0:	ldr	r2, [sp, #24]
   157d4:	cmp	r8, r2
   157d8:	beq	15810 <table_column_sort@@Base+0x1a4>
   157dc:	add	r8, r3, #1
   157e0:	str	r8, [sp, #12]
   157e4:	cmp	r8, #0
   157e8:	bne	156fc <table_column_sort@@Base+0x90>
   157ec:	cmn	r7, #1
   157f0:	beq	157cc <table_column_sort@@Base+0x160>
   157f4:	cmp	r8, fp
   157f8:	bne	1577c <table_column_sort@@Base+0x110>
   157fc:	ldr	r3, [sp, #28]
   15800:	sub	r3, r3, #1
   15804:	cmp	r3, fp
   15808:	bne	157cc <table_column_sort@@Base+0x160>
   1580c:	b	1577c <table_column_sort@@Base+0x110>
   15810:	add	r9, r9, #1
   15814:	ldr	r3, [sp, #20]
   15818:	add	r3, r3, #4
   1581c:	str	r3, [sp, #20]
   15820:	ldr	r3, [sp, #48]	; 0x30
   15824:	cmp	r3, r9
   15828:	beq	15890 <table_column_sort@@Base+0x224>
   1582c:	ldr	r8, [sp, #8]
   15830:	mov	r0, r8
   15834:	bl	14788 <table_get_row_length@@Base>
   15838:	mov	r7, r0
   1583c:	str	r0, [sp, #28]
   15840:	cmp	r9, #0
   15844:	bne	156b8 <table_column_sort@@Base+0x4c>
   15848:	ldr	r3, [sp, #52]	; 0x34
   1584c:	ldr	r5, [r3]
   15850:	ldr	r3, [sp, #32]
   15854:	ldr	r6, [r3]
   15858:	mov	r1, #4
   1585c:	bl	11b1c <calloc@plt>
   15860:	mov	r4, r0
   15864:	str	r6, [sp, #4]
   15868:	sub	r3, r7, #1
   1586c:	str	r3, [sp]
   15870:	mov	r3, #0
   15874:	mov	r2, r5
   15878:	mov	r1, r0
   1587c:	mov	r0, r8
   15880:	bl	15450 <table_set_ptr@@Base+0x1c>
   15884:	mov	r0, r4
   15888:	bl	11b40 <free@plt>
   1588c:	b	15810 <table_column_sort@@Base+0x1a4>
   15890:	mov	r3, #32
   15894:	mvn	r2, #0
   15898:	mov	r1, r2
   1589c:	ldr	r0, [sp, #8]
   158a0:	bl	12a24 <table_notify@@Base>
   158a4:	add	sp, sp, #60	; 0x3c
   158a8:	ldrd	r4, [sp]
   158ac:	ldrd	r6, [sp, #8]
   158b0:	ldrd	r8, [sp, #16]
   158b4:	ldrd	sl, [sp, #24]
   158b8:	add	sp, sp, #32
   158bc:	pop	{pc}		; (ldr pc, [sp], #4)

000158c0 <__libc_csu_init@@Base>:
   158c0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   158c4:	mov	r7, r0
   158c8:	ldr	r6, [pc, #72]	; 15918 <__libc_csu_init@@Base+0x58>
   158cc:	ldr	r5, [pc, #72]	; 1591c <__libc_csu_init@@Base+0x5c>
   158d0:	add	r6, pc, r6
   158d4:	add	r5, pc, r5
   158d8:	sub	r6, r6, r5
   158dc:	mov	r8, r1
   158e0:	mov	r9, r2
   158e4:	bl	11afc <calloc@plt-0x20>
   158e8:	asrs	r6, r6, #2
   158ec:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   158f0:	mov	r4, #0
   158f4:	add	r4, r4, #1
   158f8:	ldr	r3, [r5], #4
   158fc:	mov	r2, r9
   15900:	mov	r1, r8
   15904:	mov	r0, r7
   15908:	blx	r3
   1590c:	cmp	r6, r4
   15910:	bne	158f4 <__libc_csu_init@@Base+0x34>
   15914:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   15918:	andeq	r0, r1, ip, lsr r6
   1591c:	andeq	r0, r1, r4, lsr r6

00015920 <__libc_csu_fini@@Base>:
   15920:	bx	lr

Disassembly of section .fini:

00015924 <.fini>:
   15924:	push	{r3, lr}
   15928:	pop	{r3, pc}
