var g_data = {"6":{"st":"inst","pa":0,"n":"/top/DUV_IF","l":"SystemVerilog","sn":12,"du":{"n":"work.mod_if","s":1,"b":1},"bc":[{"n":"top","s":5,"b":1},{"n":"DUV_IF","s":6,"z":1}],"loc":{"cp":100.00,"data":{"t":[24,24,1]}}},"7":{"st":"inst","pa":0,"n":"/top/DUV","l":"Verilog","sn":12,"du":{"n":"work.mod10_counter","s":4,"b":1},"bc":[{"n":"top","s":5,"b":1},{"n":"DUV","s":7,"z":1}],"loc":{"cp":100.00,"data":{"b":[8,8,1],"fc":[2,2,1],"t":[24,24,1]}}},"5":{"st":"inst","pa":0,"n":"/top","l":"Verilog","sn":12,"du":{"n":"work.top","s":3,"b":1},"bc":[{"n":"top","s":5,"z":1}],"children":[{"n":"DUV","id":7,"zf":1,"tc":100.00,"b":100.00,"fc":100.00,"t":100.00},{"n":"DUV_IF","id":6,"zf":1,"tc":100.00,"t":100.00}],"rec":{"cp":97.22,"data":{"b":[12,11],"fc":[2,2],"t":[50,50]}},"loc":{"cp":87.50,"data":{"b":[4,3,1],"t":[2,2,1]}}},"8":{"st":"inst","pa":0,"n":"/mod_pkg","l":"SystemVerilog","sn":2,"du":{"n":"work.mod_pkg","s":2,"b":1},"bc":[{"n":"mod_pkg","s":8,"z":1}],"loc":{"cp":93.00,"data":{"b":[14,13,1],"fc":[5,4,1],"gb":[65,63,1],"cvpc":[6,1],"g":[1,99.16,1],"a":[1,1,1]}}},"4":{"st":"du","pa":0,"n":"work.mod10_counter","l":"Verilog","sn":13,"one_inst":7,"loc":{"cp":100.00,"data":{"b":[8,8,1],"fc":[2,2,1],"t":[24,24,1]}}},"1":{"st":"du","pa":0,"n":"work.mod_if","l":"SystemVerilog","sn":1,"loc":{"cp":100.00,"data":{"t":[24,24,1]}}},"2":{"st":"du","pa":0,"n":"work.mod_pkg","l":"SystemVerilog","sn":2,"one_inst":8,"loc":{"cp":93.00,"data":{"b":[14,13,1],"fc":[5,4,1],"gb":[65,63,1],"cvpc":[6,1],"g":[1,99.16,1],"a":[1,1,1]}}},"3":{"st":"du","pa":0,"n":"work.top","l":"Verilog","sn":12,"one_inst":5,"loc":{"cp":87.50,"data":{"b":[4,3,1],"t":[2,2,1]}}}};
processSummaryData(g_data);