
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -936 day(s)
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source /home/ise/x/lcd/pa.fromNetlist.tcl
# create_project -name PmodCLS -dir "/home/ise/x/lcd/planAhead_run_4" -part xc6slx45csg324-3
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 2641.605 ; gain = 36.062
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "/home/ise/x/lcd/PmodCLS_Demo.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {/home/ise/x/lcd} }
# set_property target_constrs_file "Nexys3_Master.ucf" [current_fileset -constrset]
Adding file '/home/ise/x/lcd/Nexys3_Master.ucf' to fileset 'constrs_1'
# add_files [list {Nexys3_Master.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx45csg324-3
Release 14.7 - ngc2edif P.20160913 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20160913 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design PmodCLS_Demo.ngc ...
WARNING:NetListWriters:298 - No output is written to PmodCLS_Demo.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus C0/send_data<6 : 0> on block
   PmodCLS_Demo is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus temp_data<6 : 0> on block PmodCLS_Demo
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus C1/spi_clk_count<10 : 0> on block
   PmodCLS_Demo is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file PmodCLS_Demo.edif ...
ngc2edif: Total memory usage is 104660 kilobytes

Release 14.7 - ngc2edif P.20160913 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20160913 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design PmodCLS_Demo.ngc ...
WARNING:NetListWriters:298 - No output is written to PmodCLS_Demo.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus C0/send_data<6 : 0> on block
   PmodCLS_Demo is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus temp_data<6 : 0> on block PmodCLS_Demo
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus C1/spi_clk_count<10 : 0> on block
   PmodCLS_Demo is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file PmodCLS_Demo.edif ...
ngc2edif: Total memory usage is 104700 kilobytes

Parsing EDIF File [./.Xil/PlanAhead-3933-localhost.localdomain/ngc2edif/PmodCLS_Demo.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-3933-localhost.localdomain/ngc2edif/PmodCLS_Demo.edif]
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/spartan6lx/xc6slx45/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/spartan6lx/xc6slx45/ClockBuffers.xml
Loading package pin functions from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/PinFunctions.xml...
Loading package from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/spartan6lx/xc6slx45/csg324/Package.xml
Loading io standards from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan6/drc.xml
Parsing UCF File [/home/ise/x/lcd/Nexys3_Master.ucf]
Finished Parsing UCF File [/home/ise/x/lcd/Nexys3_Master.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUFGP => BUFGP (IBUF, BUFG): 1 instances

Phase 0 | Netlist Checksum: 46131e39
link_design: Time (s): cpu = 00:00:37 ; elapsed = 00:01:16 . Memory (MB): peak = 2788.324 ; gain = 140.711
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Fri Nov 22 12:13:43 2019...
INFO: [Common 17-83] Releasing license: PlanAhead
