* Samsung Exynos5420 Clock Controller

The Exynos5420 clock controller generates and supplies clock to various
controllers within the Exynos5420 SoC.

Required Properties:

- comptible: should be one of the following.
  - "samsung,exynos5420-clock" - controller compatible with Exynos5420 SoC.

- reg: physical base address of the controller and length of memory mapped
  region.

- #clock-cells: should be 1.

The following is the list of clocks generated by the controller. Each clock is
assigned an identifier and client nodes use this identifier to specify the
clock which they consume.


       [Core Clocks]

  Clock			ID
  ----------------------------

  fin_pll		1	(AKA oscclk)
  sclk_rpll		2
  fout_epll		3
  sclk_epll		4
  sclk_mpll		5
  sclk_vpll		6
  fout_vpll		7

  [Clock Gate for Special Clocks]

  Clock			ID
  ----------------------------
  sclk_uart0		128
  sclk_uart1		129
  sclk_uart2		130
  sclk_uart3		131
  sclk_mmc0		132
  sclk_mmc1		133
  sclk_mmc2		134
  sclk_spi0		135
  sclk_spi1		136
  sclk_spi2		137
  sclk_i2s1		138
  sclk_i2s2		139
  sclk_pcm1		140
  sclk_pcm2		141
  sclk_spdif		142
  sclk_hdmi		143
  sclk_pixel		144
  sclk_dp1		145
  sclk_mipi1		146
  sclk_fimd1		147
  sclk_maudio0		148
  sclk_maupcm0		149
  sclk_usbd300		150
  sclk_usbd301		151
  sclk_usbphy300	152
  sclk_usbphy301	153
  sclk_unipro		154
  sclk_pwm		155
  sclk_gscl_wa		156
  sclk_gscl_wb		157
  sclk_hdmiphy		158
  sclk_mphy_refclk	159
  sclk_spi0_isp		160
  sclk_spi1_isp		161
  sclk_uart_isp		162
  sclk_isp_sensor0	163
  sclk_isp_sensor1	164
  sclk_isp_sensor2	165
  sclk_pwm_isp		166
  sclk_hsic_12m		167
  sclk_mphy_ixtal24	168

   [Peripheral Clock Gates]

  Clock			ID
  ----------------------------

  aclk66_peric		256
  pclk_uart0		257
  pclk_uart1		258
  pclk_uart2		259
  pclk_uart3		260
  pclk_i2c0		261
  pclk_i2c1		262
  pclk_i2c2		263
  pclk_i2c3		264
  pclk_usi0		265
  pclk_usi1		266
  pclk_usi2		267
  pclk_usi3		268
  pclk_i2c_hdmi		269
  pclk_tsadc		270
  pclk_spi0		271
  pclk_spi1		272
  pclk_spi2		273
  pclk_i2s1		274
  pclk_i2s2		275
  pclk_pcm1		276
  pclk_pcm2		277
  pclk_pwm		278
  pclk_spdif		279
  pclk_usi4		280
  pclk_usi5		281
  pclk_usi6		282

  aclk66_psgen		300
  pclk_chipid		301
  pclk_sysreg		302
  pclk_tzpc0		303
  pclk_tzpc1		304
  pclk_tzpc2		305
  pclk_tzpc3		306
  pclk_tzpc4		307
  pclk_tzpc5		308
  pclk_tzpc6		309
  pclk_tzpc7		310
  pclk_tzpc8		311
  pclk_tzpc9		312
  hdmi_cec		313
  seckey		314
  pclk_mct		315
  pclk_wdt		316
  pclk_rtc		317
  pclk_tmu		318
  pclk_tmu_gpu		319

  pclk66_gpio		330

  aclk200_fsys2		350
  aclk_mmc0		351
  aclk_mmc1		352
  aclk_mmc2		353
  hclk_sromc		354

  aclk200_fsys		360
  aclk_pdma0		361
  aclk_pdma1		362
  aclk_rtic		363
  hclk_usbh20		364
  hclk_usbd300		365
  hclk_usbd301		366

  pclk200_fsys		370

  aclk400_mscl		380
  aclk_mscl0		381
  aclk_mscl1		382
  aclk_mscl2		383
  smmu_mscl0		384
  smmu_mscl1		385
  smmu_mscl2		386

  aclk333		400
  aclk_mfc		401
  smmu_mfcl		402
  smmu_mfcr		403

  aclk200_disp1		410
  pclk_dsim1		411
  pclk_dp1		412
  pclk_hdmi		413

  aclk300_disp1		420
  aclk_fimd1		421
  smmu_fimd1m0		422
  smmu_fimd1m1		423
  aclk400_disp1		424
  aclk432_scaler	425
  aclk432_cam		426
  aclkfl1_550_cam	427
  aclk550_cam		428

  aclk166		430
  aclk_mixer		431

  aclk266		440
  aclk_rotator		441
  aclk_mdma1		442
  smmu_rotator		443
  smmu_mdma1		444

  aclk300_jpeg		450
  aclk_jpeg		451
  aclk_jpeg2		452
  smmu_jpeg		453

  aclk300_gscl		460
  smmu_gscl0		461
  smmu_gscl1		462
  pclk_gscl_wa		463

  aclk_gscl0		465
  aclk_gscl1		466
  aclk_fimc_3aa		467

  aclk266_g2d		470
  aclk_sss		471
  aclk_slim_sss		472
  aclk_mdma0		473

  aclk333_g2d		480
  aclk_g2d		481

  aclk333_432_gscl	490
  smmu_3aa		491
  smmu_fimcl0		492
  smmu_fimcl1		493
  smmu_fimcl3		494
  aclk_fimc_lite3	495

  clk_g3d		500
  smmu_mixer		501
  pclk_tzpc10		502
  pclk_tzpc11		503
  pclk_mc		504
  pclk_top_rtc		505
  smmu_jpeg2		506
  pclk_rotator		507
  smmu_rtic		508
  pclk_g2d		509
  aclk_smmu_g2d		510
  smmu_g2d		511
  aclk_smmu_mdma0	512
  smmu_mdma0		513
  aclk_smmu_sss		514
  smmu_sss		515
  smmu_slim_sss		516
  aclk_smmu_slim_sss	517
  aclk266_isp		518
  aclk400_isp		519
  aclk333_432_isp0	520
  aclk333_432_isp	521
  aclk_smmu_mixer	522
  pclk_hdmiphy		523
  pclk_gscl0		524
  pclk_gscl1		525
  pclk_fimc_3aa		526
  aclk_fimc_lite0	527
  aclk_fimc_lite1	528
  pclk_fimc_lite0	529
  pclk_fimc_lite1	530
  pclk_fimc_lite3	531
  pclk_mscl0		532
  pclk_mscl1		533
  pclk_mscl2		534
  pclk_mfc		535

  Mux			ID
  ----------------------------

  mout_fimd1		1024
  mout_maudio0		1025
  mout_hdmi		1026
  mout_spi0		1027
  mout_spi1		1028
  mout_spi2		1029
  mout_sw_aclk333	1030
  mout_user_aclk333	1031
  mout_sw_aclk300_gscl	1032
  mout_user_aclk300_gscl	1033
  mout_sw_aclk333_432_gscl	1034
  mout_user_aclk333_432_gscl	1035
  mout_g3d		1036
  mout_epll2		1037 /* 5422 specific */
  mout_sw_aclk266_g2d	1038
  mout_user_aclk266_g2d	1039
  mout_sw_aclk333_g2d	1040
  mout_user_aclk333_g2d	1041

  Divider		ID
  ----------------------------

  dout_pixel		2048
  dout_mfc_blk		2049
  dout_gsc_blk_300	2050
  dout_gsc_blk_333	2051

Example 1: An example of a clock controller node is listed below.

	clock: clock-controller@0x10010000 {
		compatible = "samsung,exynos5420-clock";
		reg = <0x10010000 0x30000>;
		#clock-cells = <1>;
	};

Example 2: UART controller node that consumes the clock generated by the clock
	   controller. Refer to the standard clock bindings for information
	   about 'clocks' and 'clock-names' property.

	serial@13820000 {
		compatible = "samsung,exynos4210-uart";
		reg = <0x13820000 0x100>;
		interrupts = <0 54 0>;
		clocks = <&clock 259>, <&clock 130>;
		clock-names = "uart", "clk_uart_baud0";
	};
