{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1575417233137 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1575417233140 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  3 20:53:52 2019 " "Processing started: Tue Dec  3 20:53:52 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1575417233140 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1575417233140 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off socorro -c socorro " "Command: quartus_map --read_settings_files=on --write_settings_files=off socorro -c socorro" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1575417233141 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1575417234108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pre_projeto.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pre_projeto.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 pre_projeto " "Found entity 1: pre_projeto" {  } { { "pre_projeto.bdf" "" { Schematic "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/pre_projeto.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575417234887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575417234887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "adder.v" "" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575417234956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575417234956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_converter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bcd_converter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_converter " "Found entity 1: bcd_converter" {  } { { "bcd_converter.bdf" "" { Schematic "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/bcd_converter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575417234957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575417234957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "positive.v 1 1 " "Found 1 design units, including 1 entities, in source file positive.v" { { "Info" "ISGN_ENTITY_NAME" "1 positive_conv " "Found entity 1: positive_conv" {  } { { "positive.v" "" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/positive.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575417235121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575417235121 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux muxie.v " "Entity \"mux\" obtained from \"muxie.v\" instead of from Quartus II megafunction library" {  } { { "muxie.v" "" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/muxie.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1575417235157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxie.v 1 1 " "Found 1 design units, including 1 entities, in source file muxie.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "muxie.v" "" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/muxie.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575417235158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575417235158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leddie.v 1 1 " "Found 1 design units, including 1 entities, in source file leddie.v" { { "Info" "ISGN_ENTITY_NAME" "1 process_led " "Found entity 1: process_led" {  } { { "leddie.v" "" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/leddie.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575417235159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575417235159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_converter_wrapper.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bcd_converter_wrapper.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_converter_wrapper " "Found entity 1: bcd_converter_wrapper" {  } { { "bcd_converter_wrapper.bdf" "" { Schematic "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/bcd_converter_wrapper.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575417235190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575417235190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "change_sign.v 1 1 " "Found 1 design units, including 1 entities, in source file change_sign.v" { { "Info" "ISGN_ENTITY_NAME" "1 change_sign " "Found entity 1: change_sign" {  } { { "change_sign.v" "" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/change_sign.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575417235210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575417235210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "concat.sv 1 1 " "Found 1 design units, including 1 entities, in source file concat.sv" { { "Info" "ISGN_ENTITY_NAME" "1 concat " "Found entity 1: concat" {  } { { "concat.sv" "" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/concat.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575417235225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575417235225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file calculator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 calculator " "Found entity 1: calculator" {  } { { "calculator.bdf" "" { Schematic "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/calculator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575417235243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575417235243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto.bdf 1 1 " "Found 1 design units, including 1 entities, in source file projeto.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 projeto " "Found entity 1: projeto" {  } { { "projeto.bdf" "" { Schematic "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/projeto.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575417235268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575417235268 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "fsm.bdf " "Can't analyze file -- file fsm.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1575417235269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "fsm.v" "" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575417235270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575417235270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regbank.v 1 1 " "Found 1 design units, including 1 entities, in source file regbank.v" { { "Info" "ISGN_ENTITY_NAME" "1 regbank " "Found entity 1: regbank" {  } { { "regbank.v" "" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/regbank.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575417235272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575417235272 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "projeto " "Elaborating entity \"projeto\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1575417235466 ""}
{ "Warning" "WSGN_SEARCH_FILE" "teclado.v 3 3 " "Using design file teclado.v, which is not specified as a design file for the current project, but contains definitions for 3 design units and 3 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 teclado " "Found entity 1: teclado" {  } { { "teclado.v" "" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/teclado.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575417235493 ""} { "Info" "ISGN_ENTITY_NAME" "2 controlador " "Found entity 2: controlador" {  } { { "teclado.v" "" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/teclado.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575417235493 ""} { "Info" "ISGN_ENTITY_NAME" "3 Debouncer " "Found entity 3: Debouncer" {  } { { "teclado.v" "" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/teclado.v" 106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575417235493 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1575417235493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "teclado teclado:inst2 " "Elaborating entity \"teclado\" for hierarchy \"teclado:inst2\"" {  } { { "projeto.bdf" "inst2" { Schematic "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/projeto.bdf" { { -8 256 464 104 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575417235495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlador teclado:inst2\|controlador:U0 " "Elaborating entity \"controlador\" for hierarchy \"teclado:inst2\|controlador:U0\"" {  } { { "teclado.v" "U0" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/teclado.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575417235512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debouncer teclado:inst2\|controlador:U0\|Debouncer:d0 " "Elaborating entity \"Debouncer\" for hierarchy \"teclado:inst2\|controlador:U0\|Debouncer:d0\"" {  } { { "teclado.v" "d0" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/teclado.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575417235516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "calculator calculator:inst " "Elaborating entity \"calculator\" for hierarchy \"calculator:inst\"" {  } { { "projeto.bdf" "inst" { Schematic "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/projeto.bdf" { { 64 824 992 288 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575417235530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pre_projeto calculator:inst\|pre_projeto:inst " "Elaborating entity \"pre_projeto\" for hierarchy \"calculator:inst\|pre_projeto:inst\"" {  } { { "calculator.bdf" "inst" { Schematic "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/calculator.bdf" { { 64 456 632 288 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575417235533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador calculator:inst\|pre_projeto:inst\|somador:inst " "Elaborating entity \"somador\" for hierarchy \"calculator:inst\|pre_projeto:inst\|somador:inst\"" {  } { { "pre_projeto.bdf" "inst" { Schematic "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/pre_projeto.bdf" { { 112 296 464 224 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575417235535 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Cout adder.v(8) " "Verilog HDL or VHDL warning at adder.v(8): object \"Cout\" assigned a value but never read" {  } { { "adder.v" "" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/adder.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1575417235536 "|pre_projeto|somador:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 adder.v(10) " "Verilog HDL assignment warning at adder.v(10): truncated value with size 32 to match size of target (8)" {  } { { "adder.v" "" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/adder.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575417235536 "|pre_projeto|somador:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 adder.v(12) " "Verilog HDL assignment warning at adder.v(12): truncated value with size 32 to match size of target (1)" {  } { { "adder.v" "" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/adder.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575417235537 "|pre_projeto|somador:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "process_led calculator:inst\|pre_projeto:inst\|process_led:inst19 " "Elaborating entity \"process_led\" for hierarchy \"calculator:inst\|pre_projeto:inst\|process_led:inst19\"" {  } { { "pre_projeto.bdf" "inst19" { Schematic "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/pre_projeto.bdf" { { 176 680 856 352 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575417235538 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 7 leddie.v(33) " "Verilog HDL assignment warning at leddie.v(33): truncated value with size 28 to match size of target (7)" {  } { { "leddie.v" "" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/leddie.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575417235558 "|projeto|calculator:inst|pre_projeto:inst|process_led:inst19"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "change_sign calculator:inst\|pre_projeto:inst\|change_sign:inst11 " "Elaborating entity \"change_sign\" for hierarchy \"calculator:inst\|pre_projeto:inst\|change_sign:inst11\"" {  } { { "pre_projeto.bdf" "inst11" { Schematic "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/pre_projeto.bdf" { { 360 96 256 440 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575417235559 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 change_sign.v(7) " "Verilog HDL assignment warning at change_sign.v(7): truncated value with size 32 to match size of target (8)" {  } { { "change_sign.v" "" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/change_sign.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575417235560 "|pre_projeto|change_sign:inst11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_converter_wrapper calculator:inst\|pre_projeto:inst\|bcd_converter_wrapper:inst9 " "Elaborating entity \"bcd_converter_wrapper\" for hierarchy \"calculator:inst\|pre_projeto:inst\|bcd_converter_wrapper:inst9\"" {  } { { "pre_projeto.bdf" "inst9" { Schematic "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/pre_projeto.bdf" { { 256 336 464 352 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575417235561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_converter calculator:inst\|pre_projeto:inst\|bcd_converter_wrapper:inst9\|bcd_converter:inst5 " "Elaborating entity \"bcd_converter\" for hierarchy \"calculator:inst\|pre_projeto:inst\|bcd_converter_wrapper:inst9\|bcd_converter:inst5\"" {  } { { "bcd_converter_wrapper.bdf" "inst5" { Schematic "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/bcd_converter_wrapper.bdf" { { 168 752 896 264 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575417235563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74185 calculator:inst\|pre_projeto:inst\|bcd_converter_wrapper:inst9\|bcd_converter:inst5\|74185:inst2 " "Elaborating entity \"74185\" for hierarchy \"calculator:inst\|pre_projeto:inst\|bcd_converter_wrapper:inst9\|bcd_converter:inst5\|74185:inst2\"" {  } { { "bcd_converter.bdf" "inst2" { Schematic "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/bcd_converter.bdf" { { 88 576 696 248 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575417235569 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "calculator:inst\|pre_projeto:inst\|bcd_converter_wrapper:inst9\|bcd_converter:inst5\|74185:inst2 " "Elaborated megafunction instantiation \"calculator:inst\|pre_projeto:inst\|bcd_converter_wrapper:inst9\|bcd_converter:inst5\|74185:inst2\"" {  } { { "bcd_converter.bdf" "" { Schematic "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/bcd_converter.bdf" { { 88 576 696 248 "inst2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575417235570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux calculator:inst\|pre_projeto:inst\|bcd_converter_wrapper:inst9\|mux:inst4 " "Elaborating entity \"mux\" for hierarchy \"calculator:inst\|pre_projeto:inst\|bcd_converter_wrapper:inst9\|mux:inst4\"" {  } { { "bcd_converter_wrapper.bdf" "inst4" { Schematic "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/bcd_converter_wrapper.bdf" { { 168 600 752 248 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575417235574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "positive_conv calculator:inst\|pre_projeto:inst\|bcd_converter_wrapper:inst9\|positive_conv:inst1 " "Elaborating entity \"positive_conv\" for hierarchy \"calculator:inst\|pre_projeto:inst\|bcd_converter_wrapper:inst9\|positive_conv:inst1\"" {  } { { "bcd_converter_wrapper.bdf" "inst1" { Schematic "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/bcd_converter_wrapper.bdf" { { 112 400 552 192 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575417235576 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 positive.v(7) " "Verilog HDL assignment warning at positive.v(7): truncated value with size 32 to match size of target (8)" {  } { { "positive.v" "" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/positive.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575417235577 "|pre_projeto|bcd_converter_wrapper:inst9|positive_conv:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "concat calculator:inst\|concat:inst2 " "Elaborating entity \"concat\" for hierarchy \"calculator:inst\|concat:inst2\"" {  } { { "calculator.bdf" "inst2" { Schematic "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/calculator.bdf" { { 80 128 288 160 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575417235592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:inst25 " "Elaborating entity \"fsm\" for hierarchy \"fsm:inst25\"" {  } { { "projeto.bdf" "inst25" { Schematic "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/projeto.bdf" { { 120 520 736 296 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575417235594 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 fsm.v(71) " "Verilog HDL assignment warning at fsm.v(71): truncated value with size 8 to match size of target (4)" {  } { { "fsm.v" "" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/fsm.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575417235596 "|projeto|fsm:inst25"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 fsm.v(85) " "Verilog HDL assignment warning at fsm.v(85): truncated value with size 8 to match size of target (4)" {  } { { "fsm.v" "" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/fsm.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575417235596 "|projeto|fsm:inst25"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "A fsm.v(20) " "Verilog HDL Always Construct warning at fsm.v(20): inferring latch(es) for variable \"A\", which holds its previous value in one or more paths through the always construct" {  } { { "fsm.v" "" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/fsm.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1575417235596 "|projeto|fsm:inst25"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "B fsm.v(20) " "Verilog HDL Always Construct warning at fsm.v(20): inferring latch(es) for variable \"B\", which holds its previous value in one or more paths through the always construct" {  } { { "fsm.v" "" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/fsm.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1575417235596 "|projeto|fsm:inst25"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ok fsm.v(20) " "Verilog HDL Always Construct warning at fsm.v(20): inferring latch(es) for variable \"ok\", which holds its previous value in one or more paths through the always construct" {  } { { "fsm.v" "" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/fsm.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1575417235597 "|projeto|fsm:inst25"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regwrite fsm.v(20) " "Verilog HDL Always Construct warning at fsm.v(20): inferring latch(es) for variable \"regwrite\", which holds its previous value in one or more paths through the always construct" {  } { { "fsm.v" "" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/fsm.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1575417235597 "|projeto|fsm:inst25"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regadress fsm.v(20) " "Verilog HDL Always Construct warning at fsm.v(20): inferring latch(es) for variable \"regadress\", which holds its previous value in one or more paths through the always construct" {  } { { "fsm.v" "" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/fsm.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1575417235597 "|projeto|fsm:inst25"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regstore fsm.v(20) " "Verilog HDL Always Construct warning at fsm.v(20): inferring latch(es) for variable \"regstore\", which holds its previous value in one or more paths through the always construct" {  } { { "fsm.v" "" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/fsm.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1575417235597 "|projeto|fsm:inst25"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "subtract fsm.v(20) " "Verilog HDL Always Construct warning at fsm.v(20): inferring latch(es) for variable \"subtract\", which holds its previous value in one or more paths through the always construct" {  } { { "fsm.v" "" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/fsm.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1575417235597 "|projeto|fsm:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "subtract fsm.v(26) " "Inferred latch for \"subtract\" at fsm.v(26)" {  } { { "fsm.v" "" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/fsm.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575417235597 "|projeto|fsm:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regstore\[0\] fsm.v(26) " "Inferred latch for \"regstore\[0\]\" at fsm.v(26)" {  } { { "fsm.v" "" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/fsm.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575417235597 "|projeto|fsm:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regstore\[1\] fsm.v(26) " "Inferred latch for \"regstore\[1\]\" at fsm.v(26)" {  } { { "fsm.v" "" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/fsm.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575417235597 "|projeto|fsm:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regstore\[2\] fsm.v(26) " "Inferred latch for \"regstore\[2\]\" at fsm.v(26)" {  } { { "fsm.v" "" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/fsm.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575417235597 "|projeto|fsm:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regstore\[3\] fsm.v(26) " "Inferred latch for \"regstore\[3\]\" at fsm.v(26)" {  } { { "fsm.v" "" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/fsm.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575417235597 "|projeto|fsm:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regstore\[4\] fsm.v(26) " "Inferred latch for \"regstore\[4\]\" at fsm.v(26)" {  } { { "fsm.v" "" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/fsm.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575417235597 "|projeto|fsm:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regstore\[5\] fsm.v(26) " "Inferred latch for \"regstore\[5\]\" at fsm.v(26)" {  } { { "fsm.v" "" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/fsm.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575417235597 "|projeto|fsm:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regstore\[6\] fsm.v(26) " "Inferred latch for \"regstore\[6\]\" at fsm.v(26)" {  } { { "fsm.v" "" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/fsm.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575417235597 "|projeto|fsm:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regstore\[7\] fsm.v(26) " "Inferred latch for \"regstore\[7\]\" at fsm.v(26)" {  } { { "fsm.v" "" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/fsm.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575417235597 "|projeto|fsm:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regadress\[0\] fsm.v(26) " "Inferred latch for \"regadress\[0\]\" at fsm.v(26)" {  } { { "fsm.v" "" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/fsm.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575417235597 "|projeto|fsm:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regadress\[1\] fsm.v(26) " "Inferred latch for \"regadress\[1\]\" at fsm.v(26)" {  } { { "fsm.v" "" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/fsm.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575417235598 "|projeto|fsm:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regadress\[2\] fsm.v(26) " "Inferred latch for \"regadress\[2\]\" at fsm.v(26)" {  } { { "fsm.v" "" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/fsm.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575417235598 "|projeto|fsm:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regadress\[3\] fsm.v(26) " "Inferred latch for \"regadress\[3\]\" at fsm.v(26)" {  } { { "fsm.v" "" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/fsm.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575417235598 "|projeto|fsm:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regwrite fsm.v(26) " "Inferred latch for \"regwrite\" at fsm.v(26)" {  } { { "fsm.v" "" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/fsm.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575417235598 "|projeto|fsm:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ok fsm.v(26) " "Inferred latch for \"ok\" at fsm.v(26)" {  } { { "fsm.v" "" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/fsm.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575417235598 "|projeto|fsm:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[0\] fsm.v(26) " "Inferred latch for \"B\[0\]\" at fsm.v(26)" {  } { { "fsm.v" "" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/fsm.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575417235598 "|projeto|fsm:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[1\] fsm.v(26) " "Inferred latch for \"B\[1\]\" at fsm.v(26)" {  } { { "fsm.v" "" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/fsm.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575417235598 "|projeto|fsm:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[2\] fsm.v(26) " "Inferred latch for \"B\[2\]\" at fsm.v(26)" {  } { { "fsm.v" "" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/fsm.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575417235598 "|projeto|fsm:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[3\] fsm.v(26) " "Inferred latch for \"B\[3\]\" at fsm.v(26)" {  } { { "fsm.v" "" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/fsm.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575417235598 "|projeto|fsm:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[4\] fsm.v(26) " "Inferred latch for \"B\[4\]\" at fsm.v(26)" {  } { { "fsm.v" "" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/fsm.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575417235598 "|projeto|fsm:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[5\] fsm.v(26) " "Inferred latch for \"B\[5\]\" at fsm.v(26)" {  } { { "fsm.v" "" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/fsm.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575417235598 "|projeto|fsm:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[6\] fsm.v(26) " "Inferred latch for \"B\[6\]\" at fsm.v(26)" {  } { { "fsm.v" "" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/fsm.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575417235598 "|projeto|fsm:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[7\] fsm.v(26) " "Inferred latch for \"B\[7\]\" at fsm.v(26)" {  } { { "fsm.v" "" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/fsm.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575417235598 "|projeto|fsm:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[0\] fsm.v(26) " "Inferred latch for \"A\[0\]\" at fsm.v(26)" {  } { { "fsm.v" "" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/fsm.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575417235598 "|projeto|fsm:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[1\] fsm.v(26) " "Inferred latch for \"A\[1\]\" at fsm.v(26)" {  } { { "fsm.v" "" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/fsm.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575417235598 "|projeto|fsm:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[2\] fsm.v(26) " "Inferred latch for \"A\[2\]\" at fsm.v(26)" {  } { { "fsm.v" "" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/fsm.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575417235598 "|projeto|fsm:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[3\] fsm.v(26) " "Inferred latch for \"A\[3\]\" at fsm.v(26)" {  } { { "fsm.v" "" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/fsm.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575417235598 "|projeto|fsm:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[4\] fsm.v(26) " "Inferred latch for \"A\[4\]\" at fsm.v(26)" {  } { { "fsm.v" "" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/fsm.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575417235599 "|projeto|fsm:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[5\] fsm.v(26) " "Inferred latch for \"A\[5\]\" at fsm.v(26)" {  } { { "fsm.v" "" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/fsm.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575417235599 "|projeto|fsm:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[6\] fsm.v(26) " "Inferred latch for \"A\[6\]\" at fsm.v(26)" {  } { { "fsm.v" "" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/fsm.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575417235599 "|projeto|fsm:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[7\] fsm.v(26) " "Inferred latch for \"A\[7\]\" at fsm.v(26)" {  } { { "fsm.v" "" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/fsm.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575417235599 "|projeto|fsm:inst25"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regbank regbank:inst5 " "Elaborating entity \"regbank\" for hierarchy \"regbank:inst5\"" {  } { { "projeto.bdf" "inst5" { Schematic "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/projeto.bdf" { { 296 248 440 440 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575417235600 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[25\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[25\]\" and its non-tri-state driver." {  } { { "projeto.bdf" "" { Schematic "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/projeto.bdf" { { 16 464 640 32 "GPIO_1\[35..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1575417237593 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[23\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[23\]\" and its non-tri-state driver." {  } { { "projeto.bdf" "" { Schematic "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/projeto.bdf" { { 16 464 640 32 "GPIO_1\[35..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1575417237593 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[21\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[21\]\" and its non-tri-state driver." {  } { { "projeto.bdf" "" { Schematic "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/projeto.bdf" { { 16 464 640 32 "GPIO_1\[35..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1575417237593 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[19\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[19\]\" and its non-tri-state driver." {  } { { "projeto.bdf" "" { Schematic "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/projeto.bdf" { { 16 464 640 32 "GPIO_1\[35..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1575417237593 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1575417237593 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Bidir \"GPIO_1\" has no driver" {  } { { "projeto.bdf" "" { Schematic "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/projeto.bdf" { { 16 464 640 32 "GPIO_1\[35..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1575417237594 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Bidir \"GPIO_1\" has no driver" {  } { { "projeto.bdf" "" { Schematic "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/projeto.bdf" { { 16 464 640 32 "GPIO_1\[35..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1575417237594 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Bidir \"GPIO_1\" has no driver" {  } { { "projeto.bdf" "" { Schematic "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/projeto.bdf" { { 16 464 640 32 "GPIO_1\[35..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1575417237594 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Bidir \"GPIO_1\" has no driver" {  } { { "projeto.bdf" "" { Schematic "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/projeto.bdf" { { 16 464 640 32 "GPIO_1\[35..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1575417237594 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Bidir \"GPIO_1\" has no driver" {  } { { "projeto.bdf" "" { Schematic "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/projeto.bdf" { { 16 464 640 32 "GPIO_1\[35..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1575417237594 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Bidir \"GPIO_1\" has no driver" {  } { { "projeto.bdf" "" { Schematic "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/projeto.bdf" { { 16 464 640 32 "GPIO_1\[35..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1575417237594 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Bidir \"GPIO_1\" has no driver" {  } { { "projeto.bdf" "" { Schematic "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/projeto.bdf" { { 16 464 640 32 "GPIO_1\[35..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1575417237594 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Bidir \"GPIO_1\" has no driver" {  } { { "projeto.bdf" "" { Schematic "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/projeto.bdf" { { 16 464 640 32 "GPIO_1\[35..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1575417237594 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Bidir \"GPIO_1\" has no driver" {  } { { "projeto.bdf" "" { Schematic "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/projeto.bdf" { { 16 464 640 32 "GPIO_1\[35..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1575417237594 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Bidir \"GPIO_1\" has no driver" {  } { { "projeto.bdf" "" { Schematic "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/projeto.bdf" { { 16 464 640 32 "GPIO_1\[35..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1575417237594 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Bidir \"GPIO_1\" has no driver" {  } { { "projeto.bdf" "" { Schematic "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/projeto.bdf" { { 16 464 640 32 "GPIO_1\[35..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1575417237594 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Bidir \"GPIO_1\" has no driver" {  } { { "projeto.bdf" "" { Schematic "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/projeto.bdf" { { 16 464 640 32 "GPIO_1\[35..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1575417237594 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Bidir \"GPIO_1\" has no driver" {  } { { "projeto.bdf" "" { Schematic "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/projeto.bdf" { { 16 464 640 32 "GPIO_1\[35..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1575417237594 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Bidir \"GPIO_1\" has no driver" {  } { { "projeto.bdf" "" { Schematic "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/projeto.bdf" { { 16 464 640 32 "GPIO_1\[35..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1575417237594 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Bidir \"GPIO_1\" has no driver" {  } { { "projeto.bdf" "" { Schematic "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/projeto.bdf" { { 16 464 640 32 "GPIO_1\[35..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1575417237594 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Bidir \"GPIO_1\" has no driver" {  } { { "projeto.bdf" "" { Schematic "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/projeto.bdf" { { 16 464 640 32 "GPIO_1\[35..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1575417237594 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Bidir \"GPIO_1\" has no driver" {  } { { "projeto.bdf" "" { Schematic "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/projeto.bdf" { { 16 464 640 32 "GPIO_1\[35..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1575417237594 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Bidir \"GPIO_1\" has no driver" {  } { { "projeto.bdf" "" { Schematic "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/projeto.bdf" { { 16 464 640 32 "GPIO_1\[35..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1575417237594 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Bidir \"GPIO_1\" has no driver" {  } { { "projeto.bdf" "" { Schematic "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/projeto.bdf" { { 16 464 640 32 "GPIO_1\[35..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1575417237594 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Bidir \"GPIO_1\" has no driver" {  } { { "projeto.bdf" "" { Schematic "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/projeto.bdf" { { 16 464 640 32 "GPIO_1\[35..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1575417237594 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Bidir \"GPIO_1\" has no driver" {  } { { "projeto.bdf" "" { Schematic "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/projeto.bdf" { { 16 464 640 32 "GPIO_1\[35..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1575417237594 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Bidir \"GPIO_1\" has no driver" {  } { { "projeto.bdf" "" { Schematic "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/projeto.bdf" { { 16 464 640 32 "GPIO_1\[35..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1575417237594 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Bidir \"GPIO_1\" has no driver" {  } { { "projeto.bdf" "" { Schematic "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/projeto.bdf" { { 16 464 640 32 "GPIO_1\[35..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1575417237594 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Bidir \"GPIO_1\" has no driver" {  } { { "projeto.bdf" "" { Schematic "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/projeto.bdf" { { 16 464 640 32 "GPIO_1\[35..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1575417237594 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Bidir \"GPIO_1\" has no driver" {  } { { "projeto.bdf" "" { Schematic "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/projeto.bdf" { { 16 464 640 32 "GPIO_1\[35..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1575417237594 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Bidir \"GPIO_1\" has no driver" {  } { { "projeto.bdf" "" { Schematic "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/projeto.bdf" { { 16 464 640 32 "GPIO_1\[35..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1575417237594 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Bidir \"GPIO_1\" has no driver" {  } { { "projeto.bdf" "" { Schematic "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/projeto.bdf" { { 16 464 640 32 "GPIO_1\[35..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1575417237594 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Bidir \"GPIO_1\" has no driver" {  } { { "projeto.bdf" "" { Schematic "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/projeto.bdf" { { 16 464 640 32 "GPIO_1\[35..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1575417237594 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Bidir \"GPIO_1\" has no driver" {  } { { "projeto.bdf" "" { Schematic "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/projeto.bdf" { { 16 464 640 32 "GPIO_1\[35..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1575417237594 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Bidir \"GPIO_1\" has no driver" {  } { { "projeto.bdf" "" { Schematic "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/projeto.bdf" { { 16 464 640 32 "GPIO_1\[35..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1575417237594 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Bidir \"GPIO_1\" has no driver" {  } { { "projeto.bdf" "" { Schematic "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/projeto.bdf" { { 16 464 640 32 "GPIO_1\[35..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1575417237594 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Bidir \"GPIO_1\" has no driver" {  } { { "projeto.bdf" "" { Schematic "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/projeto.bdf" { { 16 464 640 32 "GPIO_1\[35..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1575417237594 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1575417237594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fsm:inst25\|B\[0\] " "Latch fsm:inst25\|B\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA teclado:inst2\|controlador:U0\|tecla\[0\] " "Ports D and ENA on the latch are fed by the same signal teclado:inst2\|controlador:U0\|tecla\[0\]" {  } { { "teclado.v" "" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/teclado.v" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575417237620 ""}  } { { "fsm.v" "" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/fsm.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575417237620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fsm:inst25\|B\[6\] " "Latch fsm:inst25\|B\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA teclado:inst2\|controlador:U0\|tecla\[2\] " "Ports D and ENA on the latch are fed by the same signal teclado:inst2\|controlador:U0\|tecla\[2\]" {  } { { "teclado.v" "" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/teclado.v" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575417237620 ""}  } { { "fsm.v" "" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/fsm.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575417237620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fsm:inst25\|B\[5\] " "Latch fsm:inst25\|B\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA teclado:inst2\|controlador:U0\|tecla\[3\] " "Ports D and ENA on the latch are fed by the same signal teclado:inst2\|controlador:U0\|tecla\[3\]" {  } { { "teclado.v" "" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/teclado.v" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575417237621 ""}  } { { "fsm.v" "" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/fsm.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575417237621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fsm:inst25\|B\[4\] " "Latch fsm:inst25\|B\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA teclado:inst2\|controlador:U0\|tecla\[0\] " "Ports D and ENA on the latch are fed by the same signal teclado:inst2\|controlador:U0\|tecla\[0\]" {  } { { "teclado.v" "" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/teclado.v" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575417237621 ""}  } { { "fsm.v" "" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/fsm.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575417237621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fsm:inst25\|B\[3\] " "Latch fsm:inst25\|B\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA teclado:inst2\|controlador:U0\|tecla\[3\] " "Ports D and ENA on the latch are fed by the same signal teclado:inst2\|controlador:U0\|tecla\[3\]" {  } { { "teclado.v" "" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/teclado.v" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575417237621 ""}  } { { "fsm.v" "" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/fsm.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575417237621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fsm:inst25\|B\[2\] " "Latch fsm:inst25\|B\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA teclado:inst2\|controlador:U0\|tecla\[2\] " "Ports D and ENA on the latch are fed by the same signal teclado:inst2\|controlador:U0\|tecla\[2\]" {  } { { "teclado.v" "" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/teclado.v" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575417237621 ""}  } { { "fsm.v" "" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/fsm.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575417237621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fsm:inst25\|B\[1\] " "Latch fsm:inst25\|B\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA teclado:inst2\|controlador:U0\|tecla\[1\] " "Ports D and ENA on the latch are fed by the same signal teclado:inst2\|controlador:U0\|tecla\[1\]" {  } { { "teclado.v" "" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/teclado.v" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575417237622 ""}  } { { "fsm.v" "" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/fsm.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575417237622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fsm:inst25\|B\[7\] " "Latch fsm:inst25\|B\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA teclado:inst2\|controlador:U0\|tecla\[2\] " "Ports D and ENA on the latch are fed by the same signal teclado:inst2\|controlador:U0\|tecla\[2\]" {  } { { "teclado.v" "" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/teclado.v" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575417237622 ""}  } { { "fsm.v" "" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/fsm.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575417237622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fsm:inst25\|A\[0\] " "Latch fsm:inst25\|A\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA teclado:inst2\|controlador:U0\|tecla\[2\] " "Ports D and ENA on the latch are fed by the same signal teclado:inst2\|controlador:U0\|tecla\[2\]" {  } { { "teclado.v" "" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/teclado.v" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575417237622 ""}  } { { "fsm.v" "" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/fsm.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575417237622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fsm:inst25\|A\[3\] " "Latch fsm:inst25\|A\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA teclado:inst2\|controlador:U0\|tecla\[2\] " "Ports D and ENA on the latch are fed by the same signal teclado:inst2\|controlador:U0\|tecla\[2\]" {  } { { "teclado.v" "" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/teclado.v" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575417237622 ""}  } { { "fsm.v" "" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/fsm.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575417237622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fsm:inst25\|A\[2\] " "Latch fsm:inst25\|A\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA teclado:inst2\|controlador:U0\|tecla\[2\] " "Ports D and ENA on the latch are fed by the same signal teclado:inst2\|controlador:U0\|tecla\[2\]" {  } { { "teclado.v" "" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/teclado.v" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575417237623 ""}  } { { "fsm.v" "" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/fsm.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575417237623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fsm:inst25\|A\[1\] " "Latch fsm:inst25\|A\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA teclado:inst2\|controlador:U0\|tecla\[2\] " "Ports D and ENA on the latch are fed by the same signal teclado:inst2\|controlador:U0\|tecla\[2\]" {  } { { "teclado.v" "" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/teclado.v" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575417237623 ""}  } { { "fsm.v" "" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/fsm.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575417237623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fsm:inst25\|A\[7\] " "Latch fsm:inst25\|A\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:inst25\|B\[7\] " "Ports D and ENA on the latch are fed by the same signal fsm:inst25\|B\[7\]" {  } { { "fsm.v" "" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/fsm.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575417237623 ""}  } { { "fsm.v" "" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/fsm.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575417237623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fsm:inst25\|A\[6\] " "Latch fsm:inst25\|A\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:inst25\|B\[6\] " "Ports D and ENA on the latch are fed by the same signal fsm:inst25\|B\[6\]" {  } { { "fsm.v" "" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/fsm.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575417237623 ""}  } { { "fsm.v" "" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/fsm.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575417237623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fsm:inst25\|A\[5\] " "Latch fsm:inst25\|A\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA teclado:inst2\|controlador:U0\|tecla\[2\] " "Ports D and ENA on the latch are fed by the same signal teclado:inst2\|controlador:U0\|tecla\[2\]" {  } { { "teclado.v" "" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/teclado.v" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575417237623 ""}  } { { "fsm.v" "" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/fsm.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575417237623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fsm:inst25\|A\[4\] " "Latch fsm:inst25\|A\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA teclado:inst2\|controlador:U0\|tecla\[2\] " "Ports D and ENA on the latch are fed by the same signal teclado:inst2\|controlador:U0\|tecla\[2\]" {  } { { "teclado.v" "" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/teclado.v" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575417237624 ""}  } { { "fsm.v" "" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/fsm.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575417237624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fsm:inst25\|regadress\[3\] " "Latch fsm:inst25\|regadress\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:inst25\|B\[3\] " "Ports D and ENA on the latch are fed by the same signal fsm:inst25\|B\[3\]" {  } { { "fsm.v" "" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/fsm.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575417237624 ""}  } { { "fsm.v" "" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/fsm.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575417237624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fsm:inst25\|regadress\[1\] " "Latch fsm:inst25\|regadress\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:inst25\|B\[1\] " "Ports D and ENA on the latch are fed by the same signal fsm:inst25\|B\[1\]" {  } { { "fsm.v" "" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/fsm.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575417237624 ""}  } { { "fsm.v" "" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/fsm.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575417237624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fsm:inst25\|regadress\[2\] " "Latch fsm:inst25\|regadress\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:inst25\|B\[2\] " "Ports D and ENA on the latch are fed by the same signal fsm:inst25\|B\[2\]" {  } { { "fsm.v" "" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/fsm.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575417237624 ""}  } { { "fsm.v" "" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/fsm.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575417237624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fsm:inst25\|regstore\[7\] " "Latch fsm:inst25\|regstore\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:inst25\|A\[7\] " "Ports D and ENA on the latch are fed by the same signal fsm:inst25\|A\[7\]" {  } { { "fsm.v" "" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/fsm.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575417237625 ""}  } { { "fsm.v" "" { Text "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/fsm.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575417237625 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1~synth " "Node \"GPIO_1~synth\"" {  } { { "projeto.bdf" "" { Schematic "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/projeto.bdf" { { 16 464 640 32 "GPIO_1\[35..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575417238798 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1~synth " "Node \"GPIO_1~synth\"" {  } { { "projeto.bdf" "" { Schematic "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/projeto.bdf" { { 16 464 640 32 "GPIO_1\[35..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575417238798 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1~synth " "Node \"GPIO_1~synth\"" {  } { { "projeto.bdf" "" { Schematic "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/projeto.bdf" { { 16 464 640 32 "GPIO_1\[35..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575417238798 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1~synth " "Node \"GPIO_1~synth\"" {  } { { "projeto.bdf" "" { Schematic "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/projeto.bdf" { { 16 464 640 32 "GPIO_1\[35..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575417238798 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1575417238798 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "projeto.bdf" "" { Schematic "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/projeto.bdf" { { 152 992 1168 168 "HEX3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575417238799 "|projeto|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "projeto.bdf" "" { Schematic "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/projeto.bdf" { { 152 992 1168 168 "HEX3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575417238799 "|projeto|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "projeto.bdf" "" { Schematic "/home/vic/Projects/Classes/CL/Projeto/FPGA_Calculator/projeto.bdf" { { 200 992 1168 216 "HEX6\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575417238799 "|projeto|HEX6[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1575417238799 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1575417241141 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575417241141 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "810 " "Implemented 810 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1575417241474 ""} { "Info" "ICUT_CUT_TM_OPINS" "57 " "Implemented 57 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1575417241474 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "36 " "Implemented 36 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1575417241474 ""} { "Info" "ICUT_CUT_TM_LCELLS" "715 " "Implemented 715 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1575417241474 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1575417241474 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 106 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 106 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "593 " "Peak virtual memory: 593 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1575417241496 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  3 20:54:01 2019 " "Processing ended: Tue Dec  3 20:54:01 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1575417241496 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1575417241496 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1575417241496 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1575417241496 ""}
