<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln61_fu_201_p2" SOURCE="userdma.cpp:61" VARIABLE="icmp_ln61" MODULE="getinstream_Pipeline_VITIS_LOOP_48_1" LOOP="VITIS_LOOP_48_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln61_fu_214_p2" SOURCE="userdma.cpp:61" VARIABLE="xor_ln61" MODULE="getinstream_Pipeline_VITIS_LOOP_48_1" LOOP="VITIS_LOOP_48_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_fu_220_p2" SOURCE="userdma.cpp:67" VARIABLE="add_ln67" MODULE="getinstream_Pipeline_VITIS_LOOP_48_1" LOOP="VITIS_LOOP_48_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln61_fu_226_p3" SOURCE="userdma.cpp:61" VARIABLE="select_ln61" MODULE="getinstream_Pipeline_VITIS_LOOP_48_1" LOOP="VITIS_LOOP_48_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln61_fu_234_p2" SOURCE="userdma.cpp:61" VARIABLE="and_ln61" MODULE="getinstream_Pipeline_VITIS_LOOP_48_1" LOOP="VITIS_LOOP_48_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="count_4_fu_246_p2" SOURCE="userdma.cpp:69" VARIABLE="count_4" MODULE="getinstream_Pipeline_VITIS_LOOP_48_1" LOOP="VITIS_LOOP_48_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_fu_252_p2" SOURCE="userdma.cpp:70" VARIABLE="add_ln70" MODULE="getinstream_Pipeline_VITIS_LOOP_48_1" LOOP="VITIS_LOOP_48_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln71_fu_268_p2" SOURCE="userdma.cpp:71" VARIABLE="icmp_ln71" MODULE="getinstream_Pipeline_VITIS_LOOP_48_1" LOOP="VITIS_LOOP_48_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln75_fu_284_p2" SOURCE="userdma.cpp:75" VARIABLE="icmp_ln75" MODULE="getinstream_Pipeline_VITIS_LOOP_48_1" LOOP="VITIS_LOOP_48_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="sub_i_i52_fu_164_p2" SOURCE="" VARIABLE="sub_i_i52" MODULE="getinstream" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_fu_176_p2" SOURCE="userdma.cpp:48" VARIABLE="add_ln48" MODULE="getinstream" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="empty_fu_182_p2" SOURCE="userdma.cpp:48" VARIABLE="empty" MODULE="getinstream" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="umax_fu_188_p3" SOURCE="userdma.cpp:48" VARIABLE="umax" MODULE="getinstream" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln56_fu_202_p2" SOURCE="userdma.cpp:56" VARIABLE="icmp_ln56" MODULE="getinstream" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln58_fu_226_p2" SOURCE="userdma.cpp:58" VARIABLE="xor_ln58" MODULE="getinstream" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln61_fu_231_p2" SOURCE="userdma.cpp:61" VARIABLE="or_ln61" MODULE="getinstream" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln23_fu_100_p2" SOURCE="userdma.cpp:23" VARIABLE="icmp_ln23" MODULE="streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2" LOOP="VITIS_LOOP_23_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_fu_106_p2" SOURCE="userdma.cpp:23" VARIABLE="add_ln23" MODULE="streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2" LOOP="VITIS_LOOP_23_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln23_fu_195_p2" SOURCE="userdma.cpp:23" VARIABLE="icmp_ln23" MODULE="streamtoparallelwithburst" LOOP="VITIS_LOOP_20_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_fu_207_p2" SOURCE="userdma.cpp:23" VARIABLE="add_ln23" MODULE="streamtoparallelwithburst" LOOP="VITIS_LOOP_20_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="empty_fu_222_p3" SOURCE="userdma.cpp:23" VARIABLE="empty" MODULE="streamtoparallelwithburst" LOOP="VITIS_LOOP_20_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_fu_247_p2" SOURCE="userdma.cpp:28" VARIABLE="add_ln28" MODULE="streamtoparallelwithburst" LOOP="VITIS_LOOP_20_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_fu_256_p2" SOURCE="userdma.cpp:29" VARIABLE="add_ln29" MODULE="streamtoparallelwithburst" LOOP="VITIS_LOOP_20_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln31_fu_267_p2" SOURCE="userdma.cpp:31" VARIABLE="icmp_ln31" MODULE="streamtoparallelwithburst" LOOP="VITIS_LOOP_20_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln36_fu_287_p2" SOURCE="userdma.cpp:36" VARIABLE="icmp_ln36" MODULE="streamtoparallelwithburst" LOOP="VITIS_LOOP_20_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln106_fu_163_p2" SOURCE="userdma.cpp:106" VARIABLE="icmp_ln106" MODULE="paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2" LOOP="VITIS_LOOP_106_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln106_fu_169_p2" SOURCE="userdma.cpp:106" VARIABLE="add_ln106" MODULE="paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2" LOOP="VITIS_LOOP_106_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln110_fu_179_p2" SOURCE="userdma.cpp:110" VARIABLE="icmp_ln110" MODULE="paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2" LOOP="VITIS_LOOP_106_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln110_1_fu_185_p2" SOURCE="userdma.cpp:110" VARIABLE="icmp_ln110_1" MODULE="paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2" LOOP="VITIS_LOOP_106_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="out_val_last_fu_191_p2" SOURCE="userdma.cpp:110" VARIABLE="out_val_last" MODULE="paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2" LOOP="VITIS_LOOP_106_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln115_fu_197_p2" SOURCE="userdma.cpp:115" VARIABLE="icmp_ln115" MODULE="paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2" LOOP="VITIS_LOOP_106_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln118_fu_265_p3" SOURCE="userdma.cpp:118" VARIABLE="select_ln118" MODULE="paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2" LOOP="VITIS_LOOP_106_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln118_3_fu_272_p3" SOURCE="userdma.cpp:118" VARIABLE="select_ln118_3" MODULE="paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2" LOOP="VITIS_LOOP_106_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln118_fu_211_p2" SOURCE="userdma.cpp:118" VARIABLE="icmp_ln118" MODULE="paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2" LOOP="VITIS_LOOP_106_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln122_fu_217_p2" SOURCE="userdma.cpp:122" VARIABLE="add_ln122" MODULE="paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2" LOOP="VITIS_LOOP_106_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln118_1_fu_223_p3" SOURCE="userdma.cpp:118" VARIABLE="select_ln118_1" MODULE="paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2" LOOP="VITIS_LOOP_106_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln118_2_fu_291_p3" SOURCE="userdma.cpp:118" VARIABLE="select_ln118_2" MODULE="paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2" LOOP="VITIS_LOOP_106_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln126_fu_237_p2" SOURCE="userdma.cpp:126" VARIABLE="add_ln126" MODULE="paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2" LOOP="VITIS_LOOP_106_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="sub_i_i_fu_218_p2" SOURCE="" VARIABLE="sub_i_i" MODULE="paralleltostreamwithburst" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln99_fu_238_p2" SOURCE="userdma.cpp:99" VARIABLE="icmp_ln99" MODULE="paralleltostreamwithburst" LOOP="VITIS_LOOP_98_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="sub_fu_254_p2" SOURCE="userdma.cpp:86" VARIABLE="sub" MODULE="paralleltostreamwithburst" LOOP="VITIS_LOOP_98_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln106_fu_260_p2" SOURCE="userdma.cpp:106" VARIABLE="icmp_ln106" MODULE="paralleltostreamwithburst" LOOP="VITIS_LOOP_98_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln106_fu_272_p2" SOURCE="userdma.cpp:106" VARIABLE="add_ln106" MODULE="paralleltostreamwithburst" LOOP="VITIS_LOOP_98_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln129_fu_305_p2" SOURCE="userdma.cpp:129" VARIABLE="add_ln129" MODULE="paralleltostreamwithburst" LOOP="VITIS_LOOP_98_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln131_fu_311_p2" SOURCE="userdma.cpp:131" VARIABLE="icmp_ln131" MODULE="paralleltostreamwithburst" LOOP="VITIS_LOOP_98_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln149_fu_139_p2" SOURCE="userdma.cpp:149" VARIABLE="icmp_ln149" MODULE="sendoutstream_Pipeline_VITIS_LOOP_149_2" LOOP="VITIS_LOOP_149_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln149_fu_144_p2" SOURCE="userdma.cpp:149" VARIABLE="add_ln149" MODULE="sendoutstream_Pipeline_VITIS_LOOP_149_2" LOOP="VITIS_LOOP_149_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="m2s_enb_clrsts_c_U" SOURCE="userdma.cpp:196" VARIABLE="m2s_enb_clrsts_c" MODULE="userdma" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="m2s_sts_clear_c_U" SOURCE="userdma.cpp:196" VARIABLE="m2s_sts_clear_c" MODULE="userdma" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="s2mbuf_c_U" SOURCE="userdma.cpp:196" VARIABLE="s2mbuf_c" MODULE="userdma" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="s2m_enb_clrsts_c_U" SOURCE="userdma.cpp:196" VARIABLE="s2m_enb_clrsts_c" MODULE="userdma" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="s2m_len_c_U" SOURCE="userdma.cpp:196" VARIABLE="s2m_len_c" MODULE="userdma" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="s2m_sts_clear_c_U" SOURCE="userdma.cpp:196" VARIABLE="s2m_sts_clear_c" MODULE="userdma" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="memory" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="inbuf_U" SOURCE="" VARIABLE="inbuf" MODULE="userdma" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="memory" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="incount_U" SOURCE="userdma.cpp:199" VARIABLE="incount" MODULE="userdma" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="memory" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="outbuf_U" SOURCE="" VARIABLE="outbuf" MODULE="userdma" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="3" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="memory" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="outcount_U" SOURCE="userdma.cpp:201" VARIABLE="outcount" MODULE="userdma" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axilite" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="control_s_axi_U" SOURCE="" VARIABLE="" MODULE="userdma" LOOP="" BUNDLEDNAME="control" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="gmem0_m_axi_U" SOURCE="" VARIABLE="" MODULE="userdma" LOOP="" BUNDLEDNAME="gmem0" DSP="0" BRAM="4" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="gmem1_m_axi_U" SOURCE="" VARIABLE="" MODULE="userdma" LOOP="" BUNDLEDNAME="gmem1" DSP="0" BRAM="4" URAM="0"/>
</BindInfo>
