C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlib C:/Users/18019/Documents/UofU/SPRING2023/capstoneProject/MemoryVHDL/NeuralNet/NeuralNet.cache/compile_simlib/modelsim/axi_memory_init_v1_0_8
C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vmap axi_memory_init_v1_0_8 C:/Users/18019/Documents/UofU/SPRING2023/capstoneProject/MemoryVHDL/NeuralNet/NeuralNet.cache/compile_simlib/modelsim/axi_memory_init_v1_0_8
C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog  -L smartconnect_v1_0 -L axi_memory_init_v1_0_8 +incdir+C:\Users\18019\AppData\Roaming\Xilinx\Vivado\.cxl.ip/incl -sv -svinputport=relaxed -work axi_memory_init_v1_0_8 -f C:\Users\18019\Documents\UofU\SPRING2023\capstoneProject\MemoryVHDL\NeuralNet\NeuralNet.cache\compile_simlib\modelsim/axi_memory_init_v1_0_8/.cxl.systemverilog.axi_memory_init_v1_0_8.axi_memory_init_v1_0_8.nt64.cmf
