\hypertarget{group__CLK__MGR__FREQ}{}\section{Clock Frequency Control}
\label{group__CLK__MGR__FREQ}\index{Clock Frequency Control@{Clock Frequency Control}}
\subsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{structALT__CLK__PLL__CFG__s}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+P\+L\+L\+\_\+\+C\+F\+G\+\_\+s}}
\end{DoxyCompactItemize}
\subsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef struct \mbox{\hyperlink{structALT__CLK__PLL__CFG__s}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+P\+L\+L\+\_\+\+C\+F\+G\+\_\+s}} \mbox{\hyperlink{group__CLK__MGR__FREQ_ga4224be84fafb79818ab3736b39ad730a}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+P\+L\+L\+\_\+\+C\+F\+G\+\_\+t}}
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__CLK__MGR__FREQ_ga994a419c4cb7d4853dcc005d6c10cba0}{alt\+\_\+clk\+\_\+ext\+\_\+clk\+\_\+freq\+\_\+set}} (\mbox{\hyperlink{group__CLK__MGR_ga4cdb80e84284365fe3d47c2f8050b13d}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+t}} clk, \mbox{\hyperlink{group__CLK__MGR_gaa32fe6dfaa6def16098e0039eb336383}{alt\+\_\+freq\+\_\+t}} freq)
\item 
\mbox{\hyperlink{group__CLK__MGR_gaa32fe6dfaa6def16098e0039eb336383}{alt\+\_\+freq\+\_\+t}} \mbox{\hyperlink{group__CLK__MGR__FREQ_gafa9569f52f761e7a1490efb2f18d5383}{alt\+\_\+clk\+\_\+ext\+\_\+clk\+\_\+freq\+\_\+get}} (\mbox{\hyperlink{group__CLK__MGR_ga4cdb80e84284365fe3d47c2f8050b13d}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+t}} clk)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__CLK__MGR__FREQ_ga436cd0f8b5347585a40951cb36b2e74f}{alt\+\_\+clk\+\_\+pll\+\_\+cfg\+\_\+get}} (\mbox{\hyperlink{group__CLK__MGR_ga4cdb80e84284365fe3d47c2f8050b13d}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+t}} pll, \mbox{\hyperlink{group__CLK__MGR__FREQ_ga4224be84fafb79818ab3736b39ad730a}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+P\+L\+L\+\_\+\+C\+F\+G\+\_\+t}} $\ast$pll\+\_\+cfg)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__CLK__MGR__FREQ_ga776e9776b81c373eca07b9a576a37c22}{alt\+\_\+clk\+\_\+pll\+\_\+cfg\+\_\+set}} (\mbox{\hyperlink{group__CLK__MGR_ga4cdb80e84284365fe3d47c2f8050b13d}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+t}} pll, const \mbox{\hyperlink{group__CLK__MGR__FREQ_ga4224be84fafb79818ab3736b39ad730a}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+P\+L\+L\+\_\+\+C\+F\+G\+\_\+t}} $\ast$pll\+\_\+cfg)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__CLK__MGR__FREQ_gacf8bc69390311aa0d436523d630bede3}{alt\+\_\+clk\+\_\+pll\+\_\+vco\+\_\+cfg\+\_\+get}} (\mbox{\hyperlink{group__CLK__MGR_ga4cdb80e84284365fe3d47c2f8050b13d}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+t}} pll, uint32\+\_\+t $\ast$mult, uint32\+\_\+t $\ast$div)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__CLK__MGR__FREQ_gaa5d2fed410c91e8944e1855c4c06217b}{alt\+\_\+clk\+\_\+pll\+\_\+vco\+\_\+cfg\+\_\+set}} (\mbox{\hyperlink{group__CLK__MGR_ga4cdb80e84284365fe3d47c2f8050b13d}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+t}} pll, uint32\+\_\+t mult, uint32\+\_\+t div)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__CLK__MGR__FREQ_gafe0d2090a9d71d54851d9968d9cf023e}{alt\+\_\+clk\+\_\+pll\+\_\+vco\+\_\+freq\+\_\+get}} (\mbox{\hyperlink{group__CLK__MGR_ga4cdb80e84284365fe3d47c2f8050b13d}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+t}} pll, \mbox{\hyperlink{group__CLK__MGR_gaa32fe6dfaa6def16098e0039eb336383}{alt\+\_\+freq\+\_\+t}} $\ast$freq)
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CLK__MGR__FREQ_gac5a0f7ee1a6e85fea537936470f7b850}{alt\+\_\+clk\+\_\+pll\+\_\+guard\+\_\+band\+\_\+get}} (\mbox{\hyperlink{group__CLK__MGR_ga4cdb80e84284365fe3d47c2f8050b13d}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+t}} pll)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__CLK__MGR__FREQ_gafc048f06e4287620cf70b639fbce8f6d}{alt\+\_\+clk\+\_\+pll\+\_\+guard\+\_\+band\+\_\+set}} (\mbox{\hyperlink{group__CLK__MGR_ga4cdb80e84284365fe3d47c2f8050b13d}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+t}} pll, uint32\+\_\+t guard\+\_\+band)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__CLK__MGR__FREQ_ga0ecbfb80ce5b08c0791495714c03572b}{alt\+\_\+clk\+\_\+divider\+\_\+get}} (\mbox{\hyperlink{group__CLK__MGR_ga4cdb80e84284365fe3d47c2f8050b13d}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+t}} clk, uint32\+\_\+t $\ast$div)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__CLK__MGR__FREQ_gacc6ad7e34ab9ccd14cd78291553f9f9b}{alt\+\_\+clk\+\_\+divider\+\_\+set}} (\mbox{\hyperlink{group__CLK__MGR_ga4cdb80e84284365fe3d47c2f8050b13d}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+t}} clk, uint32\+\_\+t div)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__CLK__MGR__FREQ_gacaada7e77622ae0445ee3f3dabb13274}{alt\+\_\+clk\+\_\+freq\+\_\+get}} (\mbox{\hyperlink{group__CLK__MGR_ga4cdb80e84284365fe3d47c2f8050b13d}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+t}} clk, \mbox{\hyperlink{group__CLK__MGR_gaa32fe6dfaa6def16098e0039eb336383}{alt\+\_\+freq\+\_\+t}} $\ast$freq)
\end{DoxyCompactItemize}


\subsection{Detailed Description}
This A\+PI group provides access and control of the output frequency of a clock or P\+LL. 

\subsection{Typedef Documentation}
\mbox{\Hypertarget{group__CLK__MGR__FREQ_ga4224be84fafb79818ab3736b39ad730a}\label{group__CLK__MGR__FREQ_ga4224be84fafb79818ab3736b39ad730a}} 
\index{Clock Frequency Control@{Clock Frequency Control}!ALT\_CLK\_PLL\_CFG\_t@{ALT\_CLK\_PLL\_CFG\_t}}
\index{ALT\_CLK\_PLL\_CFG\_t@{ALT\_CLK\_PLL\_CFG\_t}!Clock Frequency Control@{Clock Frequency Control}}
\subsubsection{\texorpdfstring{ALT\_CLK\_PLL\_CFG\_t}{ALT\_CLK\_PLL\_CFG\_t}}
{\footnotesize\ttfamily typedef struct \mbox{\hyperlink{structALT__CLK__PLL__CFG__s}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+P\+L\+L\+\_\+\+C\+F\+G\+\_\+s}}  \mbox{\hyperlink{group__CLK__MGR__FREQ_ga4224be84fafb79818ab3736b39ad730a}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+P\+L\+L\+\_\+\+C\+F\+G\+\_\+t}}}

This type definition defines a structure to contain the generalized configuration settings for a P\+LL. 

\subsection{Function Documentation}
\mbox{\Hypertarget{group__CLK__MGR__FREQ_ga0ecbfb80ce5b08c0791495714c03572b}\label{group__CLK__MGR__FREQ_ga0ecbfb80ce5b08c0791495714c03572b}} 
\index{Clock Frequency Control@{Clock Frequency Control}!alt\_clk\_divider\_get@{alt\_clk\_divider\_get}}
\index{alt\_clk\_divider\_get@{alt\_clk\_divider\_get}!Clock Frequency Control@{Clock Frequency Control}}
\subsubsection{\texorpdfstring{alt\_clk\_divider\_get()}{alt\_clk\_divider\_get()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+clk\+\_\+divider\+\_\+get (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__CLK__MGR_ga4cdb80e84284365fe3d47c2f8050b13d}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+t}}}]{clk,  }\item[{uint32\+\_\+t $\ast$}]{div }\end{DoxyParamCaption})}

Get the configured divider value for the specified clock.

This function is used to get the configured values of both internal and external clock dividers. The internal divider (P\+LL counters C0-\/\+C5) values are retrieved by specifying the clock name that is the divider output (e.\+g. A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+M\+PU is used to get the Main P\+LL C0 counter value). ~\newline
It returns the actual divider value, not the encoded bitfield stored in the register, due to the variety of different encodings.


\begin{DoxyParams}{Parameters}
{\em clk} & The clock divider to get the value from.\\
\hline
{\em div} & \mbox{[}out\mbox{]} Pointer to an output variable for the returned clock divider value.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was succesful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+B\+A\+D\+\_\+\+A\+RG} & An invalid clock argument was specified or a clock that does not have a divider. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__CLK__MGR__FREQ_gacc6ad7e34ab9ccd14cd78291553f9f9b}\label{group__CLK__MGR__FREQ_gacc6ad7e34ab9ccd14cd78291553f9f9b}} 
\index{Clock Frequency Control@{Clock Frequency Control}!alt\_clk\_divider\_set@{alt\_clk\_divider\_set}}
\index{alt\_clk\_divider\_set@{alt\_clk\_divider\_set}!Clock Frequency Control@{Clock Frequency Control}}
\subsubsection{\texorpdfstring{alt\_clk\_divider\_set()}{alt\_clk\_divider\_set()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+clk\+\_\+divider\+\_\+set (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__CLK__MGR_ga4cdb80e84284365fe3d47c2f8050b13d}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+t}}}]{clk,  }\item[{uint32\+\_\+t}]{div }\end{DoxyParamCaption})}

Set the divider value for the specified clock.

This function is used to set the values of both internal and external clock dividers. The internal divider (P\+LL counters C0-\/\+C5) values are set by specifying the clock name that is the divider output (e.\+g. A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+M\+PU is used to set the Main P\+LL C0 counter value).


\begin{DoxyParams}{Parameters}
{\em clk} & The clock divider to set the value for.\\
\hline
{\em div} & The clock divider value. N\+O\+TE\+: The valid range of clock divider values depends on the clock being configured. This is the real divisor ratio, not how the divisor is coded into the register, and is always one or greater.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was succesful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+B\+A\+D\+\_\+\+A\+RG} & An invalid clock argument was specified or a clock that does not have a divider. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+A\+R\+G\+\_\+\+R\+A\+N\+GE} & The divider value violates the range constraints for the clock divider. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__CLK__MGR__FREQ_gafa9569f52f761e7a1490efb2f18d5383}\label{group__CLK__MGR__FREQ_gafa9569f52f761e7a1490efb2f18d5383}} 
\index{Clock Frequency Control@{Clock Frequency Control}!alt\_clk\_ext\_clk\_freq\_get@{alt\_clk\_ext\_clk\_freq\_get}}
\index{alt\_clk\_ext\_clk\_freq\_get@{alt\_clk\_ext\_clk\_freq\_get}!Clock Frequency Control@{Clock Frequency Control}}
\subsubsection{\texorpdfstring{alt\_clk\_ext\_clk\_freq\_get()}{alt\_clk\_ext\_clk\_freq\_get()}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__CLK__MGR_gaa32fe6dfaa6def16098e0039eb336383}{alt\+\_\+freq\+\_\+t}} alt\+\_\+clk\+\_\+ext\+\_\+clk\+\_\+freq\+\_\+get (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__CLK__MGR_ga4cdb80e84284365fe3d47c2f8050b13d}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+t}}}]{clk }\end{DoxyParamCaption})}

Get the external clock frequency value.

This function returns the frequency of the external clock source as a measure of Hz.


\begin{DoxyParams}{Parameters}
{\em clk} & The external clock source. Valid external clocks are
\begin{DoxyItemize}
\item {\itshape A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+O\+S\+C1} 
\item {\itshape A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+O\+S\+C2} 
\item {\itshape A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+F2\+H\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+R\+EF} 
\item {\itshape A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+F2\+H\+\_\+\+S\+D\+R\+A\+M\+\_\+\+R\+EF} 
\end{DoxyItemize}\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em freq} & The frequency of the external clock in Hz. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__CLK__MGR__FREQ_ga994a419c4cb7d4853dcc005d6c10cba0}\label{group__CLK__MGR__FREQ_ga994a419c4cb7d4853dcc005d6c10cba0}} 
\index{Clock Frequency Control@{Clock Frequency Control}!alt\_clk\_ext\_clk\_freq\_set@{alt\_clk\_ext\_clk\_freq\_set}}
\index{alt\_clk\_ext\_clk\_freq\_set@{alt\_clk\_ext\_clk\_freq\_set}!Clock Frequency Control@{Clock Frequency Control}}
\subsubsection{\texorpdfstring{alt\_clk\_ext\_clk\_freq\_set()}{alt\_clk\_ext\_clk\_freq\_set()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+clk\+\_\+ext\+\_\+clk\+\_\+freq\+\_\+set (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__CLK__MGR_ga4cdb80e84284365fe3d47c2f8050b13d}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+t}}}]{clk,  }\item[{\mbox{\hyperlink{group__CLK__MGR_gaa32fe6dfaa6def16098e0039eb336383}{alt\+\_\+freq\+\_\+t}}}]{freq }\end{DoxyParamCaption})}

Set the external clock frequency value.

The function is used to specify the frequency of the external clock source as a measure of Hz. The supplied frequency should be within the Fmin and Fmax values allowed for the external clock source.


\begin{DoxyParams}{Parameters}
{\em clk} & The external clock source. Valid external clocks are
\begin{DoxyItemize}
\item {\itshape A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+O\+S\+C1} 
\item {\itshape A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+O\+S\+C2} 
\item {\itshape A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+F2\+H\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+R\+EF} 
\item {\itshape A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+F2\+H\+\_\+\+S\+D\+R\+A\+M\+\_\+\+R\+EF} 
\end{DoxyItemize}\\
\hline
{\em freq} & The frequency of the external clock in Hz.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was succesful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+B\+A\+D\+\_\+\+A\+RG} & A bad argument value was passed. Either the {\itshape clk} argument is bad or not a valid external clock source \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+A\+R\+G\+\_\+\+R\+A\+N\+GE} & The frequency value violates the range constraints for the specified clock. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__CLK__MGR__FREQ_gacaada7e77622ae0445ee3f3dabb13274}\label{group__CLK__MGR__FREQ_gacaada7e77622ae0445ee3f3dabb13274}} 
\index{Clock Frequency Control@{Clock Frequency Control}!alt\_clk\_freq\_get@{alt\_clk\_freq\_get}}
\index{alt\_clk\_freq\_get@{alt\_clk\_freq\_get}!Clock Frequency Control@{Clock Frequency Control}}
\subsubsection{\texorpdfstring{alt\_clk\_freq\_get()}{alt\_clk\_freq\_get()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+clk\+\_\+freq\+\_\+get (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__CLK__MGR_ga4cdb80e84284365fe3d47c2f8050b13d}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+t}}}]{clk,  }\item[{\mbox{\hyperlink{group__CLK__MGR_gaa32fe6dfaa6def16098e0039eb336383}{alt\+\_\+freq\+\_\+t}} $\ast$}]{freq }\end{DoxyParamCaption})}

Get the output frequency of the specified clock.


\begin{DoxyParams}{Parameters}
{\em clk} & The clock to retrieve the output frequency from.\\
\hline
{\em freq} & \mbox{[}out\mbox{]} Pointer to the an output parameter variable to return the clock output frequency value. The frequency value is returned as a measures of Hz.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was succesful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+B\+A\+D\+\_\+\+A\+RG} & A bad argument value was passed. Either the {\itshape clk} argument is invalid or a bad {\itshape freq} pointer value was passed. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__CLK__MGR__FREQ_ga436cd0f8b5347585a40951cb36b2e74f}\label{group__CLK__MGR__FREQ_ga436cd0f8b5347585a40951cb36b2e74f}} 
\index{Clock Frequency Control@{Clock Frequency Control}!alt\_clk\_pll\_cfg\_get@{alt\_clk\_pll\_cfg\_get}}
\index{alt\_clk\_pll\_cfg\_get@{alt\_clk\_pll\_cfg\_get}!Clock Frequency Control@{Clock Frequency Control}}
\subsubsection{\texorpdfstring{alt\_clk\_pll\_cfg\_get()}{alt\_clk\_pll\_cfg\_get()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+clk\+\_\+pll\+\_\+cfg\+\_\+get (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__CLK__MGR_ga4cdb80e84284365fe3d47c2f8050b13d}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+t}}}]{pll,  }\item[{\mbox{\hyperlink{group__CLK__MGR__FREQ_ga4224be84fafb79818ab3736b39ad730a}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+P\+L\+L\+\_\+\+C\+F\+G\+\_\+t}} $\ast$}]{pll\+\_\+cfg }\end{DoxyParamCaption})}

Get the current P\+LL configuration.


\begin{DoxyParams}{Parameters}
{\em pll} & The P\+LL to get the configuration from.\\
\hline
{\em pll\+\_\+cfg} & \mbox{[}out\mbox{]} Pointer to an output parameter variable for the returned P\+LL configuration.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was succesful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__CLK__MGR__FREQ_ga776e9776b81c373eca07b9a576a37c22}\label{group__CLK__MGR__FREQ_ga776e9776b81c373eca07b9a576a37c22}} 
\index{Clock Frequency Control@{Clock Frequency Control}!alt\_clk\_pll\_cfg\_set@{alt\_clk\_pll\_cfg\_set}}
\index{alt\_clk\_pll\_cfg\_set@{alt\_clk\_pll\_cfg\_set}!Clock Frequency Control@{Clock Frequency Control}}
\subsubsection{\texorpdfstring{alt\_clk\_pll\_cfg\_set()}{alt\_clk\_pll\_cfg\_set()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+clk\+\_\+pll\+\_\+cfg\+\_\+set (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__CLK__MGR_ga4cdb80e84284365fe3d47c2f8050b13d}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+t}}}]{pll,  }\item[{const \mbox{\hyperlink{group__CLK__MGR__FREQ_ga4224be84fafb79818ab3736b39ad730a}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+P\+L\+L\+\_\+\+C\+F\+G\+\_\+t}} $\ast$}]{pll\+\_\+cfg }\end{DoxyParamCaption})}

Set the P\+LL configuration using the configuration parameters specified in {\itshape pll\+\_\+cfg}.


\begin{DoxyParams}{Parameters}
{\em pll} & The P\+LL to set the configuration for.\\
\hline
{\em pll\+\_\+cfg} & Pointer to a A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+P\+L\+L\+\_\+\+C\+F\+G\+\_\+t structure specifying the desired P\+LL configuration.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was succesful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__CLK__MGR__FREQ_gac5a0f7ee1a6e85fea537936470f7b850}\label{group__CLK__MGR__FREQ_gac5a0f7ee1a6e85fea537936470f7b850}} 
\index{Clock Frequency Control@{Clock Frequency Control}!alt\_clk\_pll\_guard\_band\_get@{alt\_clk\_pll\_guard\_band\_get}}
\index{alt\_clk\_pll\_guard\_band\_get@{alt\_clk\_pll\_guard\_band\_get}!Clock Frequency Control@{Clock Frequency Control}}
\subsubsection{\texorpdfstring{alt\_clk\_pll\_guard\_band\_get()}{alt\_clk\_pll\_guard\_band\_get()}}
{\footnotesize\ttfamily uint32\+\_\+t alt\+\_\+clk\+\_\+pll\+\_\+guard\+\_\+band\+\_\+get (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__CLK__MGR_ga4cdb80e84284365fe3d47c2f8050b13d}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+t}}}]{pll }\end{DoxyParamCaption})}

Get the P\+LL frequency guard band value.


\begin{DoxyParams}{Parameters}
{\em pll} & The P\+LL from which to return the current guard band value.\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
The current guard band range in effect for the P\+LL. 
\end{DoxyReturn}
\mbox{\Hypertarget{group__CLK__MGR__FREQ_gafc048f06e4287620cf70b639fbce8f6d}\label{group__CLK__MGR__FREQ_gafc048f06e4287620cf70b639fbce8f6d}} 
\index{Clock Frequency Control@{Clock Frequency Control}!alt\_clk\_pll\_guard\_band\_set@{alt\_clk\_pll\_guard\_band\_set}}
\index{alt\_clk\_pll\_guard\_band\_set@{alt\_clk\_pll\_guard\_band\_set}!Clock Frequency Control@{Clock Frequency Control}}
\subsubsection{\texorpdfstring{alt\_clk\_pll\_guard\_band\_set()}{alt\_clk\_pll\_guard\_band\_set()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+clk\+\_\+pll\+\_\+guard\+\_\+band\+\_\+set (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__CLK__MGR_ga4cdb80e84284365fe3d47c2f8050b13d}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+t}}}]{pll,  }\item[{uint32\+\_\+t}]{guard\+\_\+band }\end{DoxyParamCaption})}

Set the P\+LL frequency guard band value.

Once a P\+LL has achieved lock, any changes to the P\+LL V\+CO frequency that are within a specific guard band range (default value 20\%) of the reference period should not cause the P\+LL to lose lock.

Programmatic changes to the P\+LL frequency within this guard band range are permitted to be made without the risk of breaking lock during the transition to the new frequency.

The clk\+\_\+mgr\+\_\+pll\+\_\+guard\+\_\+band\+\_\+set() function changes the guard band from its current value to permit a more lenient or stringent policy to be in effect in the implementation of the functions configuring P\+LL V\+CO frequency. The rationale for changing the default guard band value might be to accommodate unexpected environmental conditions (noise, temperature, and other instability factors) that may affect the P\+L\+Ls ability to maintain lock during a frequency change.


\begin{DoxyParams}{Parameters}
{\em pll} & The P\+LL to set the guard band value for.\\
\hline
{\em guard\+\_\+band} & The guard band value. Value should be 0 $<$= {\itshape guard\+\_\+band} $<$= 100.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was succesful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+A\+R\+G\+\_\+\+R\+A\+N\+GE} & The guard band value violates its range constraint. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__CLK__MGR__FREQ_gacf8bc69390311aa0d436523d630bede3}\label{group__CLK__MGR__FREQ_gacf8bc69390311aa0d436523d630bede3}} 
\index{Clock Frequency Control@{Clock Frequency Control}!alt\_clk\_pll\_vco\_cfg\_get@{alt\_clk\_pll\_vco\_cfg\_get}}
\index{alt\_clk\_pll\_vco\_cfg\_get@{alt\_clk\_pll\_vco\_cfg\_get}!Clock Frequency Control@{Clock Frequency Control}}
\subsubsection{\texorpdfstring{alt\_clk\_pll\_vco\_cfg\_get()}{alt\_clk\_pll\_vco\_cfg\_get()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+clk\+\_\+pll\+\_\+vco\+\_\+cfg\+\_\+get (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__CLK__MGR_ga4cdb80e84284365fe3d47c2f8050b13d}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+t}}}]{pll,  }\item[{uint32\+\_\+t $\ast$}]{mult,  }\item[{uint32\+\_\+t $\ast$}]{div }\end{DoxyParamCaption})}

Get the current P\+LL V\+CO frequency configuration.


\begin{DoxyParams}{Parameters}
{\em pll} & The P\+LL to get the V\+CO frequency configuration for.\\
\hline
{\em mult} & \mbox{[}out\mbox{]} Pointer to an output variable for the returned configured P\+LL V\+CO multiplier (M) value.\\
\hline
{\em div} & \mbox{[}out\mbox{]} Pointer to an output variable for the returned configured P\+LL V\+CO divider (N) value.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was succesful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__CLK__MGR__FREQ_gaa5d2fed410c91e8944e1855c4c06217b}\label{group__CLK__MGR__FREQ_gaa5d2fed410c91e8944e1855c4c06217b}} 
\index{Clock Frequency Control@{Clock Frequency Control}!alt\_clk\_pll\_vco\_cfg\_set@{alt\_clk\_pll\_vco\_cfg\_set}}
\index{alt\_clk\_pll\_vco\_cfg\_set@{alt\_clk\_pll\_vco\_cfg\_set}!Clock Frequency Control@{Clock Frequency Control}}
\subsubsection{\texorpdfstring{alt\_clk\_pll\_vco\_cfg\_set()}{alt\_clk\_pll\_vco\_cfg\_set()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+clk\+\_\+pll\+\_\+vco\+\_\+cfg\+\_\+set (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__CLK__MGR_ga4cdb80e84284365fe3d47c2f8050b13d}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+t}}}]{pll,  }\item[{uint32\+\_\+t}]{mult,  }\item[{uint32\+\_\+t}]{div }\end{DoxyParamCaption})}

Set the P\+LL V\+CO frequency configuration using the supplied multiplier and divider arguments.


\begin{DoxyParams}{Parameters}
{\em pll} & The P\+LL to set the V\+CO frequency configuration for.\\
\hline
{\em mult} & The P\+LL V\+CO multiplier (M). Expected argument range 1 to 4096.\\
\hline
{\em div} & The P\+LL V\+CO divider (N). Expected argument range 1 to 64.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was succesful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__CLK__MGR__FREQ_gafe0d2090a9d71d54851d9968d9cf023e}\label{group__CLK__MGR__FREQ_gafe0d2090a9d71d54851d9968d9cf023e}} 
\index{Clock Frequency Control@{Clock Frequency Control}!alt\_clk\_pll\_vco\_freq\_get@{alt\_clk\_pll\_vco\_freq\_get}}
\index{alt\_clk\_pll\_vco\_freq\_get@{alt\_clk\_pll\_vco\_freq\_get}!Clock Frequency Control@{Clock Frequency Control}}
\subsubsection{\texorpdfstring{alt\_clk\_pll\_vco\_freq\_get()}{alt\_clk\_pll\_vco\_freq\_get()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+clk\+\_\+pll\+\_\+vco\+\_\+freq\+\_\+get (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__CLK__MGR_ga4cdb80e84284365fe3d47c2f8050b13d}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+t}}}]{pll,  }\item[{\mbox{\hyperlink{group__CLK__MGR_gaa32fe6dfaa6def16098e0039eb336383}{alt\+\_\+freq\+\_\+t}} $\ast$}]{freq }\end{DoxyParamCaption})}

Get the V\+CO frequency of the specified P\+LL.


\begin{DoxyParams}{Parameters}
{\em pll} & The P\+LL to retrieve the V\+CO frequency from.\\
\hline
{\em freq} & \mbox{[}out\mbox{]} Pointer to the an output parameter variable to return the P\+LL V\+CO frequency value. The frequency value is returned as a measures of Hz.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was succesful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+B\+A\+D\+\_\+\+A\+RG} & A bad argument value was passed. Either the {\itshape pll} argument is invalid or a bad {\itshape freq} pointer value was passed. \\
\hline
\end{DoxyRetVals}
