$date
	Sun Apr 16 19:52:36 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$scope module inst1regdesloc $end
$var wire 1 ! clk $end
$var wire 8 " in_paralelo [7:0] $end
$var wire 1 # in_serial $end
$var wire 2 $ op [1:0] $end
$var wire 1 % rst $end
$var reg 8 & outreg [7:0] $end
$var reg 8 ' reg_int [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx '
bx &
x%
bx $
x#
bx "
0!
$end
#1
1!
#2
b0 '
b0 "
0#
b11 $
1%
0!
#3
b0 &
1!
#4
b11111111 '
b11111111 "
0%
0!
#5
b11111111 &
1!
#6
b11111110 '
1#
b1 $
0!
#7
b11111100 '
b11111110 &
1!
#8
b1111110 '
b10 $
0!
#9
b111111 '
b1111110 &
1!
#10
0!
#11
b11111 '
b111111 &
1!
#12
0!
#13
b1111 '
b11111 &
1!
#14
0!
#15
b111 '
b1111 &
1!
#16
0!
#17
b11 '
b111 &
1!
#18
0!
#19
b1 '
b11 &
1!
#20
0!
#21
b0 '
b1 &
1!
#22
0!
#23
b0 &
1!
#24
0!
#25
1!
#26
0!
#27
1!
#28
0!
#29
1!
#30
0!
#31
1!
#32
0!
#33
1!
#34
0!
#35
1!
#36
0!
#37
1!
#38
0!
#39
1!
#40
0!
#41
1!
#42
0!
#43
1!
#44
0!
#45
1!
#46
0!
#47
1!
#48
0!
#49
1!
#50
0!
#51
1!
#52
0!
#53
1!
#54
0!
#55
1!
#56
0!
#57
1!
#58
0!
#59
1!
#60
0!
#61
1!
#62
0!
#63
1!
#64
0!
#65
1!
#66
0!
#67
1!
#68
0!
#69
1!
#70
0!
#71
1!
#72
0!
#73
1!
#74
0!
#75
1!
#76
0!
#77
1!
#78
0!
#79
1!
#80
0!
#81
1!
#82
0!
#83
1!
#84
0!
#85
1!
#86
0!
#87
1!
#88
0!
#89
1!
#90
0!
#91
1!
#92
0!
#93
1!
#94
0!
#95
1!
#96
0!
#97
1!
#98
0!
#99
1!
#100
0!
