Timing Analyzer report for top
Thu Jun 01 23:02:50 2023
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk'
 13. Slow 1200mV 85C Model Hold: 'clk'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'clk'
 22. Slow 1200mV 0C Model Hold: 'clk'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'clk'
 30. Fast 1200mV 0C Model Hold: 'clk'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; top                                                 ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE10F17C8                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 10          ;
;                            ;             ;
; Average used               ; 1.10        ;
; Maximum used               ; 10          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-10        ;   1.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 63.75 MHz ; 63.75 MHz       ; clk        ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+---------+-------------------+
; Clock ; Slack   ; End Point TNS     ;
+-------+---------+-------------------+
; clk   ; -14.686 ; -915.318          ;
+-------+---------+-------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk   ; 0.452 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; clk   ; -3.000 ; -333.114                         ;
+-------+--------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                               ;
+---------+----------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                              ; To Node                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; -14.686 ; uart_top:uart_top_m0|ADC_data[5]       ; uart_top:uart_top_m0|send_data[7]       ; clk          ; clk         ; 1.000        ; 0.398      ; 16.085     ;
; -14.656 ; uart_top:uart_top_m0|ADC_data[6]       ; uart_top:uart_top_m0|send_data[7]       ; clk          ; clk         ; 1.000        ; 0.398      ; 16.055     ;
; -14.575 ; uart_top:uart_top_m0|ADC_data[7]       ; uart_top:uart_top_m0|send_data[7]       ; clk          ; clk         ; 1.000        ; 0.398      ; 15.974     ;
; -14.540 ; uart_top:uart_top_m0|ADC_data[5]       ; uart_top:uart_top_m0|send_data[5]       ; clk          ; clk         ; 1.000        ; 0.398      ; 15.939     ;
; -14.510 ; uart_top:uart_top_m0|ADC_data[5]       ; uart_top:uart_top_m0|send_data[6]       ; clk          ; clk         ; 1.000        ; 0.398      ; 15.909     ;
; -14.510 ; uart_top:uart_top_m0|ADC_data[6]       ; uart_top:uart_top_m0|send_data[5]       ; clk          ; clk         ; 1.000        ; 0.398      ; 15.909     ;
; -14.480 ; uart_top:uart_top_m0|ADC_data[6]       ; uart_top:uart_top_m0|send_data[6]       ; clk          ; clk         ; 1.000        ; 0.398      ; 15.879     ;
; -14.429 ; uart_top:uart_top_m0|ADC_data[7]       ; uart_top:uart_top_m0|send_data[5]       ; clk          ; clk         ; 1.000        ; 0.398      ; 15.828     ;
; -14.399 ; uart_top:uart_top_m0|ADC_data[7]       ; uart_top:uart_top_m0|send_data[6]       ; clk          ; clk         ; 1.000        ; 0.398      ; 15.798     ;
; -14.394 ; uart_top:uart_top_m0|ADC_data[5]       ; uart_top:uart_top_m0|send_data[3]       ; clk          ; clk         ; 1.000        ; 0.398      ; 15.793     ;
; -14.364 ; uart_top:uart_top_m0|ADC_data[5]       ; uart_top:uart_top_m0|send_data[4]       ; clk          ; clk         ; 1.000        ; 0.398      ; 15.763     ;
; -14.364 ; uart_top:uart_top_m0|ADC_data[6]       ; uart_top:uart_top_m0|send_data[3]       ; clk          ; clk         ; 1.000        ; 0.398      ; 15.763     ;
; -14.334 ; uart_top:uart_top_m0|ADC_data[6]       ; uart_top:uart_top_m0|send_data[4]       ; clk          ; clk         ; 1.000        ; 0.398      ; 15.733     ;
; -14.283 ; uart_top:uart_top_m0|ADC_data[7]       ; uart_top:uart_top_m0|send_data[3]       ; clk          ; clk         ; 1.000        ; 0.398      ; 15.682     ;
; -14.253 ; uart_top:uart_top_m0|ADC_data[7]       ; uart_top:uart_top_m0|send_data[4]       ; clk          ; clk         ; 1.000        ; 0.398      ; 15.652     ;
; -14.207 ; uart_top:uart_top_m0|ADC_data[5]       ; uart_top:uart_top_m0|send_data[2]       ; clk          ; clk         ; 1.000        ; 0.398      ; 15.606     ;
; -14.177 ; uart_top:uart_top_m0|ADC_data[6]       ; uart_top:uart_top_m0|send_data[2]       ; clk          ; clk         ; 1.000        ; 0.398      ; 15.576     ;
; -14.096 ; uart_top:uart_top_m0|ADC_data[7]       ; uart_top:uart_top_m0|send_data[2]       ; clk          ; clk         ; 1.000        ; 0.398      ; 15.495     ;
; -14.066 ; uart_top:uart_top_m0|ADC_data[5]       ; uart_top:uart_top_m0|send_data[1]       ; clk          ; clk         ; 1.000        ; 0.398      ; 15.465     ;
; -14.036 ; uart_top:uart_top_m0|ADC_data[6]       ; uart_top:uart_top_m0|send_data[1]       ; clk          ; clk         ; 1.000        ; 0.398      ; 15.435     ;
; -13.955 ; uart_top:uart_top_m0|ADC_data[7]       ; uart_top:uart_top_m0|send_data[1]       ; clk          ; clk         ; 1.000        ; 0.398      ; 15.354     ;
; -13.497 ; uart_top:uart_top_m0|ADC_data[5]       ; uart_top:uart_top_m0|send_data[0]       ; clk          ; clk         ; 1.000        ; 0.398      ; 14.896     ;
; -13.467 ; uart_top:uart_top_m0|ADC_data[6]       ; uart_top:uart_top_m0|send_data[0]       ; clk          ; clk         ; 1.000        ; 0.398      ; 14.866     ;
; -13.386 ; uart_top:uart_top_m0|ADC_data[7]       ; uart_top:uart_top_m0|send_data[0]       ; clk          ; clk         ; 1.000        ; 0.398      ; 14.785     ;
; -13.124 ; uart_top:uart_top_m0|ADC_data[4]       ; uart_top:uart_top_m0|send_data[6]       ; clk          ; clk         ; 1.000        ; 0.398      ; 14.523     ;
; -13.094 ; uart_top:uart_top_m0|ADC_data[4]       ; uart_top:uart_top_m0|send_data[7]       ; clk          ; clk         ; 1.000        ; 0.398      ; 14.493     ;
; -12.978 ; uart_top:uart_top_m0|ADC_data[4]       ; uart_top:uart_top_m0|send_data[4]       ; clk          ; clk         ; 1.000        ; 0.398      ; 14.377     ;
; -12.948 ; uart_top:uart_top_m0|ADC_data[4]       ; uart_top:uart_top_m0|send_data[5]       ; clk          ; clk         ; 1.000        ; 0.398      ; 14.347     ;
; -12.832 ; uart_top:uart_top_m0|ADC_data[4]       ; uart_top:uart_top_m0|send_data[2]       ; clk          ; clk         ; 1.000        ; 0.398      ; 14.231     ;
; -12.802 ; uart_top:uart_top_m0|ADC_data[4]       ; uart_top:uart_top_m0|send_data[3]       ; clk          ; clk         ; 1.000        ; 0.398      ; 14.201     ;
; -12.182 ; uart_top:uart_top_m0|ADC_data[4]       ; uart_top:uart_top_m0|send_data[1]       ; clk          ; clk         ; 1.000        ; 0.398      ; 13.581     ;
; -11.613 ; uart_top:uart_top_m0|ADC_data[4]       ; uart_top:uart_top_m0|send_data[0]       ; clk          ; clk         ; 1.000        ; 0.398      ; 13.012     ;
; -10.415 ; uart_top:uart_top_m0|ADC_data[3]       ; uart_top:uart_top_m0|send_data[7]       ; clk          ; clk         ; 1.000        ; 0.389      ; 11.805     ;
; -10.269 ; uart_top:uart_top_m0|ADC_data[3]       ; uart_top:uart_top_m0|send_data[5]       ; clk          ; clk         ; 1.000        ; 0.389      ; 11.659     ;
; -10.239 ; uart_top:uart_top_m0|ADC_data[3]       ; uart_top:uart_top_m0|send_data[6]       ; clk          ; clk         ; 1.000        ; 0.389      ; 11.629     ;
; -10.123 ; uart_top:uart_top_m0|ADC_data[3]       ; uart_top:uart_top_m0|send_data[3]       ; clk          ; clk         ; 1.000        ; 0.389      ; 11.513     ;
; -10.093 ; uart_top:uart_top_m0|ADC_data[3]       ; uart_top:uart_top_m0|send_data[4]       ; clk          ; clk         ; 1.000        ; 0.389      ; 11.483     ;
; -9.936  ; uart_top:uart_top_m0|ADC_data[3]       ; uart_top:uart_top_m0|send_data[2]       ; clk          ; clk         ; 1.000        ; 0.389      ; 11.326     ;
; -9.795  ; uart_top:uart_top_m0|ADC_data[3]       ; uart_top:uart_top_m0|send_data[1]       ; clk          ; clk         ; 1.000        ; 0.389      ; 11.185     ;
; -9.226  ; uart_top:uart_top_m0|ADC_data[3]       ; uart_top:uart_top_m0|send_data[0]       ; clk          ; clk         ; 1.000        ; 0.389      ; 10.616     ;
; -7.946  ; uart_top:uart_top_m0|ADC_data[2]       ; uart_top:uart_top_m0|send_data[6]       ; clk          ; clk         ; 1.000        ; 0.389      ; 9.336      ;
; -7.916  ; uart_top:uart_top_m0|ADC_data[2]       ; uart_top:uart_top_m0|send_data[7]       ; clk          ; clk         ; 1.000        ; 0.389      ; 9.306      ;
; -7.800  ; uart_top:uart_top_m0|ADC_data[2]       ; uart_top:uart_top_m0|send_data[4]       ; clk          ; clk         ; 1.000        ; 0.389      ; 9.190      ;
; -7.770  ; uart_top:uart_top_m0|ADC_data[2]       ; uart_top:uart_top_m0|send_data[5]       ; clk          ; clk         ; 1.000        ; 0.389      ; 9.160      ;
; -7.654  ; uart_top:uart_top_m0|ADC_data[2]       ; uart_top:uart_top_m0|send_data[2]       ; clk          ; clk         ; 1.000        ; 0.389      ; 9.044      ;
; -7.624  ; uart_top:uart_top_m0|ADC_data[2]       ; uart_top:uart_top_m0|send_data[3]       ; clk          ; clk         ; 1.000        ; 0.389      ; 9.014      ;
; -7.186  ; uart_top:uart_top_m0|ADC_data[2]       ; uart_top:uart_top_m0|send_data[1]       ; clk          ; clk         ; 1.000        ; 0.389      ; 8.576      ;
; -7.127  ; uart_top:uart_top_m0|send_cnt[5]       ; uart_top:uart_top_m0|send_data[7]       ; clk          ; clk         ; 1.000        ; 0.393      ; 8.521      ;
; -7.100  ; uart_top:uart_top_m0|send_cnt[6]       ; uart_top:uart_top_m0|send_data[7]       ; clk          ; clk         ; 1.000        ; 0.393      ; 8.494      ;
; -6.981  ; uart_top:uart_top_m0|send_cnt[5]       ; uart_top:uart_top_m0|send_data[5]       ; clk          ; clk         ; 1.000        ; 0.393      ; 8.375      ;
; -6.954  ; uart_top:uart_top_m0|send_cnt[6]       ; uart_top:uart_top_m0|send_data[5]       ; clk          ; clk         ; 1.000        ; 0.393      ; 8.348      ;
; -6.951  ; uart_top:uart_top_m0|send_cnt[5]       ; uart_top:uart_top_m0|send_data[6]       ; clk          ; clk         ; 1.000        ; 0.393      ; 8.345      ;
; -6.924  ; uart_top:uart_top_m0|send_cnt[6]       ; uart_top:uart_top_m0|send_data[6]       ; clk          ; clk         ; 1.000        ; 0.393      ; 8.318      ;
; -6.870  ; uart_top:uart_top_m0|send_cnt[2]       ; uart_top:uart_top_m0|send_data[7]       ; clk          ; clk         ; 1.000        ; 0.393      ; 8.264      ;
; -6.835  ; uart_top:uart_top_m0|send_cnt[5]       ; uart_top:uart_top_m0|send_data[3]       ; clk          ; clk         ; 1.000        ; 0.393      ; 8.229      ;
; -6.808  ; uart_top:uart_top_m0|send_cnt[6]       ; uart_top:uart_top_m0|send_data[3]       ; clk          ; clk         ; 1.000        ; 0.393      ; 8.202      ;
; -6.805  ; uart_top:uart_top_m0|send_cnt[5]       ; uart_top:uart_top_m0|send_data[4]       ; clk          ; clk         ; 1.000        ; 0.393      ; 8.199      ;
; -6.778  ; uart_top:uart_top_m0|send_cnt[6]       ; uart_top:uart_top_m0|send_data[4]       ; clk          ; clk         ; 1.000        ; 0.393      ; 8.172      ;
; -6.728  ; uart_top:uart_top_m0|send_cnt[4]       ; uart_top:uart_top_m0|send_data[7]       ; clk          ; clk         ; 1.000        ; 0.393      ; 8.122      ;
; -6.724  ; uart_top:uart_top_m0|send_cnt[2]       ; uart_top:uart_top_m0|send_data[5]       ; clk          ; clk         ; 1.000        ; 0.393      ; 8.118      ;
; -6.694  ; uart_top:uart_top_m0|send_cnt[2]       ; uart_top:uart_top_m0|send_data[6]       ; clk          ; clk         ; 1.000        ; 0.393      ; 8.088      ;
; -6.623  ; uart_top:uart_top_m0|send_cnt[3]       ; uart_top:uart_top_m0|send_data[6]       ; clk          ; clk         ; 1.000        ; 0.393      ; 8.017      ;
; -6.614  ; uart_top:uart_top_m0|ADC_data[2]       ; uart_top:uart_top_m0|send_data[0]       ; clk          ; clk         ; 1.000        ; 0.389      ; 8.004      ;
; -6.593  ; uart_top:uart_top_m0|send_cnt[3]       ; uart_top:uart_top_m0|send_data[7]       ; clk          ; clk         ; 1.000        ; 0.393      ; 7.987      ;
; -6.582  ; uart_top:uart_top_m0|send_cnt[4]       ; uart_top:uart_top_m0|send_data[5]       ; clk          ; clk         ; 1.000        ; 0.393      ; 7.976      ;
; -6.578  ; uart_top:uart_top_m0|send_cnt[2]       ; uart_top:uart_top_m0|send_data[3]       ; clk          ; clk         ; 1.000        ; 0.393      ; 7.972      ;
; -6.552  ; uart_top:uart_top_m0|send_cnt[4]       ; uart_top:uart_top_m0|send_data[6]       ; clk          ; clk         ; 1.000        ; 0.393      ; 7.946      ;
; -6.548  ; uart_top:uart_top_m0|send_cnt[2]       ; uart_top:uart_top_m0|send_data[4]       ; clk          ; clk         ; 1.000        ; 0.393      ; 7.942      ;
; -6.477  ; uart_top:uart_top_m0|send_cnt[3]       ; uart_top:uart_top_m0|send_data[4]       ; clk          ; clk         ; 1.000        ; 0.393      ; 7.871      ;
; -6.447  ; uart_top:uart_top_m0|send_cnt[5]       ; uart_top:uart_top_m0|send_data[2]       ; clk          ; clk         ; 1.000        ; 0.393      ; 7.841      ;
; -6.447  ; uart_top:uart_top_m0|send_cnt[3]       ; uart_top:uart_top_m0|send_data[5]       ; clk          ; clk         ; 1.000        ; 0.393      ; 7.841      ;
; -6.436  ; uart_top:uart_top_m0|send_cnt[4]       ; uart_top:uart_top_m0|send_data[3]       ; clk          ; clk         ; 1.000        ; 0.393      ; 7.830      ;
; -6.406  ; uart_top:uart_top_m0|send_cnt[4]       ; uart_top:uart_top_m0|send_data[4]       ; clk          ; clk         ; 1.000        ; 0.393      ; 7.800      ;
; -6.346  ; adc0809_top:adc0809_top_m0|wait_cnt[3] ; adc0809_top:adc0809_top_m0|wait_cnt[12] ; clk          ; clk         ; 1.000        ; -0.083     ; 7.264      ;
; -6.346  ; adc0809_top:adc0809_top_m0|wait_cnt[3] ; adc0809_top:adc0809_top_m0|wait_cnt[14] ; clk          ; clk         ; 1.000        ; -0.083     ; 7.264      ;
; -6.346  ; adc0809_top:adc0809_top_m0|wait_cnt[3] ; adc0809_top:adc0809_top_m0|wait_cnt[13] ; clk          ; clk         ; 1.000        ; -0.083     ; 7.264      ;
; -6.346  ; adc0809_top:adc0809_top_m0|wait_cnt[3] ; adc0809_top:adc0809_top_m0|wait_cnt[22] ; clk          ; clk         ; 1.000        ; -0.083     ; 7.264      ;
; -6.346  ; adc0809_top:adc0809_top_m0|wait_cnt[3] ; adc0809_top:adc0809_top_m0|wait_cnt[15] ; clk          ; clk         ; 1.000        ; -0.083     ; 7.264      ;
; -6.346  ; adc0809_top:adc0809_top_m0|wait_cnt[3] ; adc0809_top:adc0809_top_m0|wait_cnt[16] ; clk          ; clk         ; 1.000        ; -0.083     ; 7.264      ;
; -6.346  ; adc0809_top:adc0809_top_m0|wait_cnt[3] ; adc0809_top:adc0809_top_m0|wait_cnt[18] ; clk          ; clk         ; 1.000        ; -0.083     ; 7.264      ;
; -6.346  ; adc0809_top:adc0809_top_m0|wait_cnt[3] ; adc0809_top:adc0809_top_m0|wait_cnt[19] ; clk          ; clk         ; 1.000        ; -0.083     ; 7.264      ;
; -6.346  ; adc0809_top:adc0809_top_m0|wait_cnt[3] ; adc0809_top:adc0809_top_m0|wait_cnt[20] ; clk          ; clk         ; 1.000        ; -0.083     ; 7.264      ;
; -6.346  ; adc0809_top:adc0809_top_m0|wait_cnt[3] ; adc0809_top:adc0809_top_m0|wait_cnt[21] ; clk          ; clk         ; 1.000        ; -0.083     ; 7.264      ;
; -6.346  ; adc0809_top:adc0809_top_m0|wait_cnt[3] ; adc0809_top:adc0809_top_m0|wait_cnt[23] ; clk          ; clk         ; 1.000        ; -0.083     ; 7.264      ;
; -6.346  ; adc0809_top:adc0809_top_m0|wait_cnt[3] ; adc0809_top:adc0809_top_m0|wait_cnt[17] ; clk          ; clk         ; 1.000        ; -0.083     ; 7.264      ;
; -6.344  ; adc0809_top:adc0809_top_m0|wait_cnt[2] ; adc0809_top:adc0809_top_m0|wait_cnt[12] ; clk          ; clk         ; 1.000        ; -0.083     ; 7.262      ;
; -6.344  ; adc0809_top:adc0809_top_m0|wait_cnt[2] ; adc0809_top:adc0809_top_m0|wait_cnt[14] ; clk          ; clk         ; 1.000        ; -0.083     ; 7.262      ;
; -6.344  ; adc0809_top:adc0809_top_m0|wait_cnt[2] ; adc0809_top:adc0809_top_m0|wait_cnt[13] ; clk          ; clk         ; 1.000        ; -0.083     ; 7.262      ;
; -6.344  ; adc0809_top:adc0809_top_m0|wait_cnt[2] ; adc0809_top:adc0809_top_m0|wait_cnt[22] ; clk          ; clk         ; 1.000        ; -0.083     ; 7.262      ;
; -6.344  ; adc0809_top:adc0809_top_m0|wait_cnt[2] ; adc0809_top:adc0809_top_m0|wait_cnt[15] ; clk          ; clk         ; 1.000        ; -0.083     ; 7.262      ;
; -6.344  ; adc0809_top:adc0809_top_m0|wait_cnt[2] ; adc0809_top:adc0809_top_m0|wait_cnt[16] ; clk          ; clk         ; 1.000        ; -0.083     ; 7.262      ;
; -6.344  ; adc0809_top:adc0809_top_m0|wait_cnt[2] ; adc0809_top:adc0809_top_m0|wait_cnt[18] ; clk          ; clk         ; 1.000        ; -0.083     ; 7.262      ;
; -6.344  ; adc0809_top:adc0809_top_m0|wait_cnt[2] ; adc0809_top:adc0809_top_m0|wait_cnt[19] ; clk          ; clk         ; 1.000        ; -0.083     ; 7.262      ;
; -6.344  ; adc0809_top:adc0809_top_m0|wait_cnt[2] ; adc0809_top:adc0809_top_m0|wait_cnt[20] ; clk          ; clk         ; 1.000        ; -0.083     ; 7.262      ;
; -6.344  ; adc0809_top:adc0809_top_m0|wait_cnt[2] ; adc0809_top:adc0809_top_m0|wait_cnt[21] ; clk          ; clk         ; 1.000        ; -0.083     ; 7.262      ;
; -6.344  ; adc0809_top:adc0809_top_m0|wait_cnt[2] ; adc0809_top:adc0809_top_m0|wait_cnt[23] ; clk          ; clk         ; 1.000        ; -0.083     ; 7.262      ;
; -6.344  ; adc0809_top:adc0809_top_m0|wait_cnt[2] ; adc0809_top:adc0809_top_m0|wait_cnt[17] ; clk          ; clk         ; 1.000        ; -0.083     ; 7.262      ;
; -6.331  ; uart_top:uart_top_m0|send_cnt[3]       ; uart_top:uart_top_m0|send_data[2]       ; clk          ; clk         ; 1.000        ; 0.393      ; 7.725      ;
; -6.301  ; uart_top:uart_top_m0|send_cnt[3]       ; uart_top:uart_top_m0|send_data[3]       ; clk          ; clk         ; 1.000        ; 0.393      ; 7.695      ;
; -6.288  ; uart_top:uart_top_m0|send_cnt[1]       ; uart_top:uart_top_m0|send_data[6]       ; clk          ; clk         ; 1.000        ; 0.393      ; 7.682      ;
+---------+----------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                       ;
+-------+-----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.452 ; adc0809_top:adc0809_top_m0|adc0809_clk              ; adc0809_top:adc0809_top_m0|adc0809_clk              ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_top:uart_top_m0|send_cnt[1]                    ; uart_top:uart_top_m0|send_cnt[1]                    ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_top:uart_top_m0|send_cnt[4]                    ; uart_top:uart_top_m0|send_cnt[4]                    ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_top:uart_top_m0|send_cnt[6]                    ; uart_top:uart_top_m0|send_cnt[6]                    ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_top:uart_top_m0|state.WAIT                     ; uart_top:uart_top_m0|state.WAIT                     ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; adc0809_top:adc0809_top_m0|adc0809_addr[2]          ; adc0809_top:adc0809_top_m0|adc0809_addr[2]          ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; adc0809_top:adc0809_top_m0|adc0809_addr[0]          ; adc0809_top:adc0809_top_m0|adc0809_addr[0]          ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; adc0809_top:adc0809_top_m0|adc0809_addr[1]          ; adc0809_top:adc0809_top_m0|adc0809_addr[1]          ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|tx_pin      ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|tx_pin      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.START ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.START ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.SEND  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.SEND  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[2] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[2] ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[1] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[1] ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_top:uart_top_m0|send_en                        ; uart_top:uart_top_m0|send_en                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.WAIT  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.WAIT  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.STOP  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.STOP  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; adc0809_top:adc0809_top_m0|clk_delay[10]            ; adc0809_top:adc0809_top_m0|clk_delay[10]            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; adc0809_top:adc0809_top_m0|clk_delay[11]            ; adc0809_top:adc0809_top_m0|clk_delay[11]            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; adc0809_top:adc0809_top_m0|clk_delay[12]            ; adc0809_top:adc0809_top_m0|clk_delay[12]            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; adc0809_top:adc0809_top_m0|clk_delay[13]            ; adc0809_top:adc0809_top_m0|clk_delay[13]            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; adc0809_top:adc0809_top_m0|clk_delay[14]            ; adc0809_top:adc0809_top_m0|clk_delay[14]            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; adc0809_top:adc0809_top_m0|clk_delay[15]            ; adc0809_top:adc0809_top_m0|clk_delay[15]            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; adc0809_top:adc0809_top_m0|adc0809_ale              ; adc0809_top:adc0809_top_m0|adc0809_ale              ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; adc0809_top:adc0809_top_m0|adc0809_state[1]         ; adc0809_top:adc0809_top_m0|adc0809_state[1]         ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; adc0809_top:adc0809_top_m0|clk_delay[9]             ; adc0809_top:adc0809_top_m0|clk_delay[9]             ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.465 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[0] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[0] ; clk          ; clk         ; 0.000        ; 0.081      ; 0.758      ;
; 0.508 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[25] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[25] ; clk          ; clk         ; 0.000        ; 0.082      ; 0.802      ;
; 0.520 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[1] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[2] ; clk          ; clk         ; 0.000        ; 0.081      ; 0.813      ;
; 0.539 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.SEND  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[0] ; clk          ; clk         ; 0.000        ; 0.081      ; 0.832      ;
; 0.573 ; adc0809_top:adc0809_top_m0|adc0809_state[1]         ; adc0809_top:adc0809_top_m0|adc0809_state[0]         ; clk          ; clk         ; 0.000        ; 0.080      ; 0.865      ;
; 0.588 ; adc0809_top:adc0809_top_m0|adc0809_addr[0]          ; adc0809_top:adc0809_top_m0|adc0809_addr[1]          ; clk          ; clk         ; 0.000        ; 0.082      ; 0.882      ;
; 0.599 ; adc0809_top:adc0809_top_m0|adc0809_state[2]         ; adc0809_top:adc0809_top_m0|adc0809_state[1]         ; clk          ; clk         ; 0.000        ; 0.080      ; 0.891      ;
; 0.698 ; adc0809_top:adc0809_top_m0|adc0809_data[7][0]       ; uart_top:uart_top_m0|ADC_data[0]                    ; clk          ; clk         ; 0.000        ; 0.082      ; 0.992      ;
; 0.698 ; adc0809_top:adc0809_top_m0|adc0809_data[7][2]       ; uart_top:uart_top_m0|ADC_data[2]                    ; clk          ; clk         ; 0.000        ; 0.082      ; 0.992      ;
; 0.699 ; adc0809_top:adc0809_top_m0|adc0809_data[7][3]       ; uart_top:uart_top_m0|ADC_data[3]                    ; clk          ; clk         ; 0.000        ; 0.082      ; 0.993      ;
; 0.700 ; adc0809_top:adc0809_top_m0|adc0809_data[7][1]       ; uart_top:uart_top_m0|ADC_data[1]                    ; clk          ; clk         ; 0.000        ; 0.082      ; 0.994      ;
; 0.707 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[0] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[1] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.000      ;
; 0.742 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[13] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[13] ; clk          ; clk         ; 0.000        ; 0.082      ; 1.036      ;
; 0.742 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[11] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[11] ; clk          ; clk         ; 0.000        ; 0.082      ; 1.036      ;
; 0.742 ; adc0809_top:adc0809_top_m0|adc0809_clk_cnt[0]       ; adc0809_top:adc0809_top_m0|adc0809_clk_cnt[0]       ; clk          ; clk         ; 0.000        ; 0.102      ; 1.056      ;
; 0.742 ; adc0809_top:adc0809_top_m0|wait_cnt[9]              ; adc0809_top:adc0809_top_m0|wait_cnt[9]              ; clk          ; clk         ; 0.000        ; 0.081      ; 1.035      ;
; 0.743 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[15] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[15] ; clk          ; clk         ; 0.000        ; 0.082      ; 1.037      ;
; 0.743 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[10] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[10] ; clk          ; clk         ; 0.000        ; 0.082      ; 1.037      ;
; 0.743 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[9]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[9]  ; clk          ; clk         ; 0.000        ; 0.082      ; 1.037      ;
; 0.743 ; adc0809_top:adc0809_top_m0|wait_cnt[7]              ; adc0809_top:adc0809_top_m0|wait_cnt[7]              ; clk          ; clk         ; 0.000        ; 0.081      ; 1.036      ;
; 0.744 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[17] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[17] ; clk          ; clk         ; 0.000        ; 0.082      ; 1.038      ;
; 0.744 ; adc0809_top:adc0809_top_m0|adc0809_clk_cnt[1]       ; adc0809_top:adc0809_top_m0|adc0809_clk_cnt[1]       ; clk          ; clk         ; 0.000        ; 0.082      ; 1.038      ;
; 0.744 ; adc0809_top:adc0809_top_m0|wait_cnt[1]              ; adc0809_top:adc0809_top_m0|wait_cnt[1]              ; clk          ; clk         ; 0.000        ; 0.081      ; 1.037      ;
; 0.744 ; adc0809_top:adc0809_top_m0|wait_cnt[13]             ; adc0809_top:adc0809_top_m0|wait_cnt[13]             ; clk          ; clk         ; 0.000        ; 0.081      ; 1.037      ;
; 0.744 ; adc0809_top:adc0809_top_m0|wait_cnt[15]             ; adc0809_top:adc0809_top_m0|wait_cnt[15]             ; clk          ; clk         ; 0.000        ; 0.081      ; 1.037      ;
; 0.744 ; adc0809_top:adc0809_top_m0|wait_cnt[17]             ; adc0809_top:adc0809_top_m0|wait_cnt[17]             ; clk          ; clk         ; 0.000        ; 0.081      ; 1.037      ;
; 0.744 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.START ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.SEND  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.037      ;
; 0.745 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[18] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[18] ; clk          ; clk         ; 0.000        ; 0.082      ; 1.039      ;
; 0.745 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[14] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[14] ; clk          ; clk         ; 0.000        ; 0.082      ; 1.039      ;
; 0.745 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[2]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[2]  ; clk          ; clk         ; 0.000        ; 0.082      ; 1.039      ;
; 0.745 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[16] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[16] ; clk          ; clk         ; 0.000        ; 0.082      ; 1.039      ;
; 0.745 ; adc0809_top:adc0809_top_m0|adc0809_clk_cnt[7]       ; adc0809_top:adc0809_top_m0|adc0809_clk_cnt[7]       ; clk          ; clk         ; 0.000        ; 0.082      ; 1.039      ;
; 0.745 ; adc0809_top:adc0809_top_m0|wait_cnt[3]              ; adc0809_top:adc0809_top_m0|wait_cnt[3]              ; clk          ; clk         ; 0.000        ; 0.081      ; 1.038      ;
; 0.746 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[21] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[21] ; clk          ; clk         ; 0.000        ; 0.082      ; 1.040      ;
; 0.746 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[6]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[6]  ; clk          ; clk         ; 0.000        ; 0.082      ; 1.040      ;
; 0.746 ; adc0809_top:adc0809_top_m0|adc0809_clk_cnt[9]       ; adc0809_top:adc0809_top_m0|adc0809_clk_cnt[9]       ; clk          ; clk         ; 0.000        ; 0.082      ; 1.040      ;
; 0.746 ; adc0809_top:adc0809_top_m0|adc0809_clk_cnt[2]       ; adc0809_top:adc0809_top_m0|adc0809_clk_cnt[2]       ; clk          ; clk         ; 0.000        ; 0.082      ; 1.040      ;
; 0.746 ; adc0809_top:adc0809_top_m0|wait_cnt[10]             ; adc0809_top:adc0809_top_m0|wait_cnt[10]             ; clk          ; clk         ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; adc0809_top:adc0809_top_m0|wait_cnt[2]              ; adc0809_top:adc0809_top_m0|wait_cnt[2]              ; clk          ; clk         ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; adc0809_top:adc0809_top_m0|wait_cnt[5]              ; adc0809_top:adc0809_top_m0|wait_cnt[5]              ; clk          ; clk         ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; adc0809_top:adc0809_top_m0|wait_cnt[12]             ; adc0809_top:adc0809_top_m0|wait_cnt[12]             ; clk          ; clk         ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; adc0809_top:adc0809_top_m0|wait_cnt[14]             ; adc0809_top:adc0809_top_m0|wait_cnt[14]             ; clk          ; clk         ; 0.000        ; 0.081      ; 1.039      ;
; 0.747 ; adc0809_top:adc0809_top_m0|wait_cnt[6]              ; adc0809_top:adc0809_top_m0|wait_cnt[6]              ; clk          ; clk         ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; adc0809_top:adc0809_top_m0|wait_cnt[8]              ; adc0809_top:adc0809_top_m0|wait_cnt[8]              ; clk          ; clk         ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; adc0809_top:adc0809_top_m0|wait_cnt[16]             ; adc0809_top:adc0809_top_m0|wait_cnt[16]             ; clk          ; clk         ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; adc0809_top:adc0809_top_m0|wait_cnt[18]             ; adc0809_top:adc0809_top_m0|wait_cnt[18]             ; clk          ; clk         ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; adc0809_top:adc0809_top_m0|wait_cnt[19]             ; adc0809_top:adc0809_top_m0|wait_cnt[19]             ; clk          ; clk         ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; adc0809_top:adc0809_top_m0|wait_cnt[21]             ; adc0809_top:adc0809_top_m0|wait_cnt[21]             ; clk          ; clk         ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; adc0809_top:adc0809_top_m0|wait_cnt[23]             ; adc0809_top:adc0809_top_m0|wait_cnt[23]             ; clk          ; clk         ; 0.000        ; 0.081      ; 1.040      ;
; 0.748 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[20] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[20] ; clk          ; clk         ; 0.000        ; 0.082      ; 1.042      ;
; 0.748 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[22] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[22] ; clk          ; clk         ; 0.000        ; 0.082      ; 1.042      ;
; 0.748 ; adc0809_top:adc0809_top_m0|adc0809_clk_cnt[8]       ; adc0809_top:adc0809_top_m0|adc0809_clk_cnt[8]       ; clk          ; clk         ; 0.000        ; 0.082      ; 1.042      ;
; 0.748 ; adc0809_top:adc0809_top_m0|adc0809_clk_cnt[6]       ; adc0809_top:adc0809_top_m0|adc0809_clk_cnt[6]       ; clk          ; clk         ; 0.000        ; 0.082      ; 1.042      ;
; 0.748 ; adc0809_top:adc0809_top_m0|adc0809_clk_cnt[4]       ; adc0809_top:adc0809_top_m0|adc0809_clk_cnt[4]       ; clk          ; clk         ; 0.000        ; 0.082      ; 1.042      ;
; 0.749 ; adc0809_top:adc0809_top_m0|wait_cnt[20]             ; adc0809_top:adc0809_top_m0|wait_cnt[20]             ; clk          ; clk         ; 0.000        ; 0.081      ; 1.042      ;
; 0.750 ; adc0809_top:adc0809_top_m0|wait_cnt[22]             ; adc0809_top:adc0809_top_m0|wait_cnt[22]             ; clk          ; clk         ; 0.000        ; 0.081      ; 1.043      ;
; 0.760 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[3]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[3]  ; clk          ; clk         ; 0.000        ; 0.082      ; 1.054      ;
; 0.760 ; uart_top:uart_top_m0|wait_cnt[15]                   ; uart_top:uart_top_m0|wait_cnt[15]                   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.053      ;
; 0.760 ; uart_top:uart_top_m0|wait_cnt[3]                    ; uart_top:uart_top_m0|wait_cnt[3]                    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.053      ;
; 0.760 ; adc0809_top:adc0809_top_m0|wait_cnt[11]             ; adc0809_top:adc0809_top_m0|wait_cnt[11]             ; clk          ; clk         ; 0.000        ; 0.081      ; 1.053      ;
; 0.761 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[19] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[19] ; clk          ; clk         ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[12] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[12] ; clk          ; clk         ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; uart_top:uart_top_m0|wait_cnt[29]                   ; uart_top:uart_top_m0|wait_cnt[29]                   ; clk          ; clk         ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; uart_top:uart_top_m0|wait_cnt[27]                   ; uart_top:uart_top_m0|wait_cnt[27]                   ; clk          ; clk         ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; uart_top:uart_top_m0|wait_cnt[17]                   ; uart_top:uart_top_m0|wait_cnt[17]                   ; clk          ; clk         ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; uart_top:uart_top_m0|wait_cnt[5]                    ; uart_top:uart_top_m0|wait_cnt[5]                    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; uart_top:uart_top_m0|wait_cnt[1]                    ; uart_top:uart_top_m0|wait_cnt[1]                    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.054      ;
; 0.762 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[0]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[0]  ; clk          ; clk         ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; uart_top:uart_top_m0|wait_cnt[31]                   ; uart_top:uart_top_m0|wait_cnt[31]                   ; clk          ; clk         ; 0.000        ; 0.082      ; 1.056      ;
; 0.763 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[23] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[23] ; clk          ; clk         ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; uart_top:uart_top_m0|wait_cnt[23]                   ; uart_top:uart_top_m0|wait_cnt[23]                   ; clk          ; clk         ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; uart_top:uart_top_m0|wait_cnt[25]                   ; uart_top:uart_top_m0|wait_cnt[25]                   ; clk          ; clk         ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; uart_top:uart_top_m0|wait_cnt[9]                    ; uart_top:uart_top_m0|wait_cnt[9]                    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; uart_top:uart_top_m0|wait_cnt[7]                    ; uart_top:uart_top_m0|wait_cnt[7]                    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; uart_top:uart_top_m0|wait_cnt[2]                    ; uart_top:uart_top_m0|wait_cnt[2]                    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.056      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary              ;
+----------+-----------------+------------+------+
; Fmax     ; Restricted Fmax ; Clock Name ; Note ;
+----------+-----------------+------------+------+
; 69.6 MHz ; 69.6 MHz        ; clk        ;      ;
+----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+---------+------------------+
; Clock ; Slack   ; End Point TNS    ;
+-------+---------+------------------+
; clk   ; -13.367 ; -836.721         ;
+-------+---------+------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.400 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -3.000 ; -333.114                        ;
+-------+--------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                ;
+---------+----------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                              ; To Node                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; -13.367 ; uart_top:uart_top_m0|ADC_data[5]       ; uart_top:uart_top_m0|send_data[7]       ; clk          ; clk         ; 1.000        ; 0.378      ; 14.747     ;
; -13.334 ; uart_top:uart_top_m0|ADC_data[6]       ; uart_top:uart_top_m0|send_data[7]       ; clk          ; clk         ; 1.000        ; 0.378      ; 14.714     ;
; -13.286 ; uart_top:uart_top_m0|ADC_data[7]       ; uart_top:uart_top_m0|send_data[7]       ; clk          ; clk         ; 1.000        ; 0.378      ; 14.666     ;
; -13.241 ; uart_top:uart_top_m0|ADC_data[5]       ; uart_top:uart_top_m0|send_data[5]       ; clk          ; clk         ; 1.000        ; 0.378      ; 14.621     ;
; -13.208 ; uart_top:uart_top_m0|ADC_data[6]       ; uart_top:uart_top_m0|send_data[5]       ; clk          ; clk         ; 1.000        ; 0.378      ; 14.588     ;
; -13.202 ; uart_top:uart_top_m0|ADC_data[5]       ; uart_top:uart_top_m0|send_data[6]       ; clk          ; clk         ; 1.000        ; 0.378      ; 14.582     ;
; -13.169 ; uart_top:uart_top_m0|ADC_data[6]       ; uart_top:uart_top_m0|send_data[6]       ; clk          ; clk         ; 1.000        ; 0.378      ; 14.549     ;
; -13.160 ; uart_top:uart_top_m0|ADC_data[7]       ; uart_top:uart_top_m0|send_data[5]       ; clk          ; clk         ; 1.000        ; 0.378      ; 14.540     ;
; -13.121 ; uart_top:uart_top_m0|ADC_data[7]       ; uart_top:uart_top_m0|send_data[6]       ; clk          ; clk         ; 1.000        ; 0.378      ; 14.501     ;
; -13.115 ; uart_top:uart_top_m0|ADC_data[5]       ; uart_top:uart_top_m0|send_data[3]       ; clk          ; clk         ; 1.000        ; 0.378      ; 14.495     ;
; -13.082 ; uart_top:uart_top_m0|ADC_data[6]       ; uart_top:uart_top_m0|send_data[3]       ; clk          ; clk         ; 1.000        ; 0.378      ; 14.462     ;
; -13.076 ; uart_top:uart_top_m0|ADC_data[5]       ; uart_top:uart_top_m0|send_data[4]       ; clk          ; clk         ; 1.000        ; 0.378      ; 14.456     ;
; -13.043 ; uart_top:uart_top_m0|ADC_data[6]       ; uart_top:uart_top_m0|send_data[4]       ; clk          ; clk         ; 1.000        ; 0.378      ; 14.423     ;
; -13.034 ; uart_top:uart_top_m0|ADC_data[7]       ; uart_top:uart_top_m0|send_data[3]       ; clk          ; clk         ; 1.000        ; 0.378      ; 14.414     ;
; -12.995 ; uart_top:uart_top_m0|ADC_data[7]       ; uart_top:uart_top_m0|send_data[4]       ; clk          ; clk         ; 1.000        ; 0.378      ; 14.375     ;
; -12.841 ; uart_top:uart_top_m0|ADC_data[5]       ; uart_top:uart_top_m0|send_data[2]       ; clk          ; clk         ; 1.000        ; 0.378      ; 14.221     ;
; -12.808 ; uart_top:uart_top_m0|ADC_data[6]       ; uart_top:uart_top_m0|send_data[2]       ; clk          ; clk         ; 1.000        ; 0.378      ; 14.188     ;
; -12.760 ; uart_top:uart_top_m0|ADC_data[7]       ; uart_top:uart_top_m0|send_data[2]       ; clk          ; clk         ; 1.000        ; 0.378      ; 14.140     ;
; -12.757 ; uart_top:uart_top_m0|ADC_data[5]       ; uart_top:uart_top_m0|send_data[1]       ; clk          ; clk         ; 1.000        ; 0.378      ; 14.137     ;
; -12.724 ; uart_top:uart_top_m0|ADC_data[6]       ; uart_top:uart_top_m0|send_data[1]       ; clk          ; clk         ; 1.000        ; 0.378      ; 14.104     ;
; -12.676 ; uart_top:uart_top_m0|ADC_data[7]       ; uart_top:uart_top_m0|send_data[1]       ; clk          ; clk         ; 1.000        ; 0.378      ; 14.056     ;
; -12.238 ; uart_top:uart_top_m0|ADC_data[5]       ; uart_top:uart_top_m0|send_data[0]       ; clk          ; clk         ; 1.000        ; 0.378      ; 13.618     ;
; -12.205 ; uart_top:uart_top_m0|ADC_data[6]       ; uart_top:uart_top_m0|send_data[0]       ; clk          ; clk         ; 1.000        ; 0.378      ; 13.585     ;
; -12.157 ; uart_top:uart_top_m0|ADC_data[7]       ; uart_top:uart_top_m0|send_data[0]       ; clk          ; clk         ; 1.000        ; 0.378      ; 13.537     ;
; -11.866 ; uart_top:uart_top_m0|ADC_data[4]       ; uart_top:uart_top_m0|send_data[7]       ; clk          ; clk         ; 1.000        ; 0.378      ; 13.246     ;
; -11.860 ; uart_top:uart_top_m0|ADC_data[4]       ; uart_top:uart_top_m0|send_data[6]       ; clk          ; clk         ; 1.000        ; 0.378      ; 13.240     ;
; -11.740 ; uart_top:uart_top_m0|ADC_data[4]       ; uart_top:uart_top_m0|send_data[5]       ; clk          ; clk         ; 1.000        ; 0.378      ; 13.120     ;
; -11.734 ; uart_top:uart_top_m0|ADC_data[4]       ; uart_top:uart_top_m0|send_data[4]       ; clk          ; clk         ; 1.000        ; 0.378      ; 13.114     ;
; -11.614 ; uart_top:uart_top_m0|ADC_data[4]       ; uart_top:uart_top_m0|send_data[3]       ; clk          ; clk         ; 1.000        ; 0.378      ; 12.994     ;
; -11.608 ; uart_top:uart_top_m0|ADC_data[4]       ; uart_top:uart_top_m0|send_data[2]       ; clk          ; clk         ; 1.000        ; 0.378      ; 12.988     ;
; -11.087 ; uart_top:uart_top_m0|ADC_data[4]       ; uart_top:uart_top_m0|send_data[1]       ; clk          ; clk         ; 1.000        ; 0.378      ; 12.467     ;
; -10.567 ; uart_top:uart_top_m0|ADC_data[4]       ; uart_top:uart_top_m0|send_data[0]       ; clk          ; clk         ; 1.000        ; 0.378      ; 11.947     ;
; -9.448  ; uart_top:uart_top_m0|ADC_data[3]       ; uart_top:uart_top_m0|send_data[7]       ; clk          ; clk         ; 1.000        ; 0.369      ; 10.819     ;
; -9.322  ; uart_top:uart_top_m0|ADC_data[3]       ; uart_top:uart_top_m0|send_data[5]       ; clk          ; clk         ; 1.000        ; 0.369      ; 10.693     ;
; -9.283  ; uart_top:uart_top_m0|ADC_data[3]       ; uart_top:uart_top_m0|send_data[6]       ; clk          ; clk         ; 1.000        ; 0.369      ; 10.654     ;
; -9.196  ; uart_top:uart_top_m0|ADC_data[3]       ; uart_top:uart_top_m0|send_data[3]       ; clk          ; clk         ; 1.000        ; 0.369      ; 10.567     ;
; -9.157  ; uart_top:uart_top_m0|ADC_data[3]       ; uart_top:uart_top_m0|send_data[4]       ; clk          ; clk         ; 1.000        ; 0.369      ; 10.528     ;
; -8.922  ; uart_top:uart_top_m0|ADC_data[3]       ; uart_top:uart_top_m0|send_data[2]       ; clk          ; clk         ; 1.000        ; 0.369      ; 10.293     ;
; -8.838  ; uart_top:uart_top_m0|ADC_data[3]       ; uart_top:uart_top_m0|send_data[1]       ; clk          ; clk         ; 1.000        ; 0.369      ; 10.209     ;
; -8.319  ; uart_top:uart_top_m0|ADC_data[3]       ; uart_top:uart_top_m0|send_data[0]       ; clk          ; clk         ; 1.000        ; 0.369      ; 9.690      ;
; -7.171  ; uart_top:uart_top_m0|ADC_data[2]       ; uart_top:uart_top_m0|send_data[7]       ; clk          ; clk         ; 1.000        ; 0.369      ; 8.542      ;
; -7.165  ; uart_top:uart_top_m0|ADC_data[2]       ; uart_top:uart_top_m0|send_data[6]       ; clk          ; clk         ; 1.000        ; 0.369      ; 8.536      ;
; -7.045  ; uart_top:uart_top_m0|ADC_data[2]       ; uart_top:uart_top_m0|send_data[5]       ; clk          ; clk         ; 1.000        ; 0.369      ; 8.416      ;
; -7.039  ; uart_top:uart_top_m0|ADC_data[2]       ; uart_top:uart_top_m0|send_data[4]       ; clk          ; clk         ; 1.000        ; 0.369      ; 8.410      ;
; -6.919  ; uart_top:uart_top_m0|ADC_data[2]       ; uart_top:uart_top_m0|send_data[3]       ; clk          ; clk         ; 1.000        ; 0.369      ; 8.290      ;
; -6.913  ; uart_top:uart_top_m0|ADC_data[2]       ; uart_top:uart_top_m0|send_data[2]       ; clk          ; clk         ; 1.000        ; 0.369      ; 8.284      ;
; -6.679  ; uart_top:uart_top_m0|send_cnt[5]       ; uart_top:uart_top_m0|send_data[7]       ; clk          ; clk         ; 1.000        ; 0.374      ; 8.055      ;
; -6.678  ; uart_top:uart_top_m0|send_cnt[6]       ; uart_top:uart_top_m0|send_data[7]       ; clk          ; clk         ; 1.000        ; 0.374      ; 8.054      ;
; -6.553  ; uart_top:uart_top_m0|send_cnt[5]       ; uart_top:uart_top_m0|send_data[5]       ; clk          ; clk         ; 1.000        ; 0.374      ; 7.929      ;
; -6.552  ; uart_top:uart_top_m0|send_cnt[6]       ; uart_top:uart_top_m0|send_data[5]       ; clk          ; clk         ; 1.000        ; 0.374      ; 7.928      ;
; -6.514  ; uart_top:uart_top_m0|send_cnt[5]       ; uart_top:uart_top_m0|send_data[6]       ; clk          ; clk         ; 1.000        ; 0.374      ; 7.890      ;
; -6.513  ; uart_top:uart_top_m0|send_cnt[6]       ; uart_top:uart_top_m0|send_data[6]       ; clk          ; clk         ; 1.000        ; 0.374      ; 7.889      ;
; -6.472  ; uart_top:uart_top_m0|send_cnt[2]       ; uart_top:uart_top_m0|send_data[7]       ; clk          ; clk         ; 1.000        ; 0.374      ; 7.848      ;
; -6.457  ; uart_top:uart_top_m0|ADC_data[2]       ; uart_top:uart_top_m0|send_data[1]       ; clk          ; clk         ; 1.000        ; 0.369      ; 7.828      ;
; -6.427  ; uart_top:uart_top_m0|send_cnt[5]       ; uart_top:uart_top_m0|send_data[3]       ; clk          ; clk         ; 1.000        ; 0.374      ; 7.803      ;
; -6.426  ; uart_top:uart_top_m0|send_cnt[6]       ; uart_top:uart_top_m0|send_data[3]       ; clk          ; clk         ; 1.000        ; 0.374      ; 7.802      ;
; -6.388  ; uart_top:uart_top_m0|send_cnt[5]       ; uart_top:uart_top_m0|send_data[4]       ; clk          ; clk         ; 1.000        ; 0.374      ; 7.764      ;
; -6.387  ; uart_top:uart_top_m0|send_cnt[6]       ; uart_top:uart_top_m0|send_data[4]       ; clk          ; clk         ; 1.000        ; 0.374      ; 7.763      ;
; -6.346  ; uart_top:uart_top_m0|send_cnt[2]       ; uart_top:uart_top_m0|send_data[5]       ; clk          ; clk         ; 1.000        ; 0.374      ; 7.722      ;
; -6.324  ; uart_top:uart_top_m0|send_cnt[4]       ; uart_top:uart_top_m0|send_data[7]       ; clk          ; clk         ; 1.000        ; 0.374      ; 7.700      ;
; -6.307  ; uart_top:uart_top_m0|send_cnt[2]       ; uart_top:uart_top_m0|send_data[6]       ; clk          ; clk         ; 1.000        ; 0.374      ; 7.683      ;
; -6.220  ; uart_top:uart_top_m0|send_cnt[2]       ; uart_top:uart_top_m0|send_data[3]       ; clk          ; clk         ; 1.000        ; 0.374      ; 7.596      ;
; -6.198  ; uart_top:uart_top_m0|send_cnt[4]       ; uart_top:uart_top_m0|send_data[5]       ; clk          ; clk         ; 1.000        ; 0.374      ; 7.574      ;
; -6.181  ; uart_top:uart_top_m0|send_cnt[2]       ; uart_top:uart_top_m0|send_data[4]       ; clk          ; clk         ; 1.000        ; 0.374      ; 7.557      ;
; -6.159  ; uart_top:uart_top_m0|send_cnt[4]       ; uart_top:uart_top_m0|send_data[6]       ; clk          ; clk         ; 1.000        ; 0.374      ; 7.535      ;
; -6.072  ; uart_top:uart_top_m0|send_cnt[4]       ; uart_top:uart_top_m0|send_data[3]       ; clk          ; clk         ; 1.000        ; 0.374      ; 7.448      ;
; -6.033  ; uart_top:uart_top_m0|send_cnt[4]       ; uart_top:uart_top_m0|send_data[4]       ; clk          ; clk         ; 1.000        ; 0.374      ; 7.409      ;
; -6.001  ; uart_top:uart_top_m0|send_cnt[3]       ; uart_top:uart_top_m0|send_data[6]       ; clk          ; clk         ; 1.000        ; 0.374      ; 7.377      ;
; -5.990  ; uart_top:uart_top_m0|ADC_data[2]       ; uart_top:uart_top_m0|send_data[0]       ; clk          ; clk         ; 1.000        ; 0.369      ; 7.361      ;
; -5.962  ; uart_top:uart_top_m0|send_cnt[3]       ; uart_top:uart_top_m0|send_data[7]       ; clk          ; clk         ; 1.000        ; 0.374      ; 7.338      ;
; -5.875  ; uart_top:uart_top_m0|send_cnt[3]       ; uart_top:uart_top_m0|send_data[4]       ; clk          ; clk         ; 1.000        ; 0.374      ; 7.251      ;
; -5.847  ; uart_top:uart_top_m0|send_cnt[5]       ; uart_top:uart_top_m0|send_data[2]       ; clk          ; clk         ; 1.000        ; 0.374      ; 7.223      ;
; -5.846  ; uart_top:uart_top_m0|send_cnt[6]       ; uart_top:uart_top_m0|send_data[2]       ; clk          ; clk         ; 1.000        ; 0.374      ; 7.222      ;
; -5.836  ; uart_top:uart_top_m0|send_cnt[3]       ; uart_top:uart_top_m0|send_data[5]       ; clk          ; clk         ; 1.000        ; 0.374      ; 7.212      ;
; -5.831  ; adc0809_top:adc0809_top_m0|wait_cnt[3] ; adc0809_top:adc0809_top_m0|wait_cnt[12] ; clk          ; clk         ; 1.000        ; -0.076     ; 6.757      ;
; -5.831  ; adc0809_top:adc0809_top_m0|wait_cnt[3] ; adc0809_top:adc0809_top_m0|wait_cnt[14] ; clk          ; clk         ; 1.000        ; -0.076     ; 6.757      ;
; -5.831  ; adc0809_top:adc0809_top_m0|wait_cnt[3] ; adc0809_top:adc0809_top_m0|wait_cnt[13] ; clk          ; clk         ; 1.000        ; -0.076     ; 6.757      ;
; -5.831  ; adc0809_top:adc0809_top_m0|wait_cnt[3] ; adc0809_top:adc0809_top_m0|wait_cnt[22] ; clk          ; clk         ; 1.000        ; -0.076     ; 6.757      ;
; -5.831  ; adc0809_top:adc0809_top_m0|wait_cnt[3] ; adc0809_top:adc0809_top_m0|wait_cnt[15] ; clk          ; clk         ; 1.000        ; -0.076     ; 6.757      ;
; -5.831  ; adc0809_top:adc0809_top_m0|wait_cnt[3] ; adc0809_top:adc0809_top_m0|wait_cnt[16] ; clk          ; clk         ; 1.000        ; -0.076     ; 6.757      ;
; -5.831  ; adc0809_top:adc0809_top_m0|wait_cnt[3] ; adc0809_top:adc0809_top_m0|wait_cnt[18] ; clk          ; clk         ; 1.000        ; -0.076     ; 6.757      ;
; -5.831  ; adc0809_top:adc0809_top_m0|wait_cnt[3] ; adc0809_top:adc0809_top_m0|wait_cnt[19] ; clk          ; clk         ; 1.000        ; -0.076     ; 6.757      ;
; -5.831  ; adc0809_top:adc0809_top_m0|wait_cnt[3] ; adc0809_top:adc0809_top_m0|wait_cnt[20] ; clk          ; clk         ; 1.000        ; -0.076     ; 6.757      ;
; -5.831  ; adc0809_top:adc0809_top_m0|wait_cnt[3] ; adc0809_top:adc0809_top_m0|wait_cnt[21] ; clk          ; clk         ; 1.000        ; -0.076     ; 6.757      ;
; -5.831  ; adc0809_top:adc0809_top_m0|wait_cnt[3] ; adc0809_top:adc0809_top_m0|wait_cnt[23] ; clk          ; clk         ; 1.000        ; -0.076     ; 6.757      ;
; -5.831  ; adc0809_top:adc0809_top_m0|wait_cnt[3] ; adc0809_top:adc0809_top_m0|wait_cnt[17] ; clk          ; clk         ; 1.000        ; -0.076     ; 6.757      ;
; -5.830  ; adc0809_top:adc0809_top_m0|wait_cnt[2] ; adc0809_top:adc0809_top_m0|wait_cnt[12] ; clk          ; clk         ; 1.000        ; -0.076     ; 6.756      ;
; -5.830  ; adc0809_top:adc0809_top_m0|wait_cnt[2] ; adc0809_top:adc0809_top_m0|wait_cnt[14] ; clk          ; clk         ; 1.000        ; -0.076     ; 6.756      ;
; -5.830  ; adc0809_top:adc0809_top_m0|wait_cnt[2] ; adc0809_top:adc0809_top_m0|wait_cnt[13] ; clk          ; clk         ; 1.000        ; -0.076     ; 6.756      ;
; -5.830  ; adc0809_top:adc0809_top_m0|wait_cnt[2] ; adc0809_top:adc0809_top_m0|wait_cnt[22] ; clk          ; clk         ; 1.000        ; -0.076     ; 6.756      ;
; -5.830  ; adc0809_top:adc0809_top_m0|wait_cnt[2] ; adc0809_top:adc0809_top_m0|wait_cnt[15] ; clk          ; clk         ; 1.000        ; -0.076     ; 6.756      ;
; -5.830  ; adc0809_top:adc0809_top_m0|wait_cnt[2] ; adc0809_top:adc0809_top_m0|wait_cnt[16] ; clk          ; clk         ; 1.000        ; -0.076     ; 6.756      ;
; -5.830  ; adc0809_top:adc0809_top_m0|wait_cnt[2] ; adc0809_top:adc0809_top_m0|wait_cnt[18] ; clk          ; clk         ; 1.000        ; -0.076     ; 6.756      ;
; -5.830  ; adc0809_top:adc0809_top_m0|wait_cnt[2] ; adc0809_top:adc0809_top_m0|wait_cnt[19] ; clk          ; clk         ; 1.000        ; -0.076     ; 6.756      ;
; -5.830  ; adc0809_top:adc0809_top_m0|wait_cnt[2] ; adc0809_top:adc0809_top_m0|wait_cnt[20] ; clk          ; clk         ; 1.000        ; -0.076     ; 6.756      ;
; -5.830  ; adc0809_top:adc0809_top_m0|wait_cnt[2] ; adc0809_top:adc0809_top_m0|wait_cnt[21] ; clk          ; clk         ; 1.000        ; -0.076     ; 6.756      ;
; -5.830  ; adc0809_top:adc0809_top_m0|wait_cnt[2] ; adc0809_top:adc0809_top_m0|wait_cnt[23] ; clk          ; clk         ; 1.000        ; -0.076     ; 6.756      ;
; -5.830  ; adc0809_top:adc0809_top_m0|wait_cnt[2] ; adc0809_top:adc0809_top_m0|wait_cnt[17] ; clk          ; clk         ; 1.000        ; -0.076     ; 6.756      ;
; -5.749  ; uart_top:uart_top_m0|send_cnt[3]       ; uart_top:uart_top_m0|send_data[2]       ; clk          ; clk         ; 1.000        ; 0.374      ; 7.125      ;
; -5.710  ; uart_top:uart_top_m0|send_cnt[3]       ; uart_top:uart_top_m0|send_data[3]       ; clk          ; clk         ; 1.000        ; 0.374      ; 7.086      ;
+---------+----------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                        ;
+-------+-----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.400 ; adc0809_top:adc0809_top_m0|adc0809_clk              ; adc0809_top:adc0809_top_m0|adc0809_clk              ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|tx_pin      ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|tx_pin      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.START ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.START ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.SEND  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.SEND  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[2] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[2] ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[1] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[1] ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_top:uart_top_m0|send_cnt[1]                    ; uart_top:uart_top_m0|send_cnt[1]                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_top:uart_top_m0|send_cnt[4]                    ; uart_top:uart_top_m0|send_cnt[4]                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_top:uart_top_m0|send_cnt[6]                    ; uart_top:uart_top_m0|send_cnt[6]                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.WAIT  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.WAIT  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.STOP  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.STOP  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_top:uart_top_m0|state.WAIT                     ; uart_top:uart_top_m0|state.WAIT                     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; adc0809_top:adc0809_top_m0|adc0809_addr[2]          ; adc0809_top:adc0809_top_m0|adc0809_addr[2]          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; adc0809_top:adc0809_top_m0|adc0809_addr[0]          ; adc0809_top:adc0809_top_m0|adc0809_addr[0]          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; adc0809_top:adc0809_top_m0|adc0809_addr[1]          ; adc0809_top:adc0809_top_m0|adc0809_addr[1]          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; adc0809_top:adc0809_top_m0|adc0809_ale              ; adc0809_top:adc0809_top_m0|adc0809_ale              ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_top:uart_top_m0|send_en                        ; uart_top:uart_top_m0|send_en                        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; adc0809_top:adc0809_top_m0|adc0809_state[1]         ; adc0809_top:adc0809_top_m0|adc0809_state[1]         ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; adc0809_top:adc0809_top_m0|clk_delay[9]             ; adc0809_top:adc0809_top_m0|clk_delay[9]             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; adc0809_top:adc0809_top_m0|clk_delay[10]            ; adc0809_top:adc0809_top_m0|clk_delay[10]            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; adc0809_top:adc0809_top_m0|clk_delay[11]            ; adc0809_top:adc0809_top_m0|clk_delay[11]            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; adc0809_top:adc0809_top_m0|clk_delay[12]            ; adc0809_top:adc0809_top_m0|clk_delay[12]            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; adc0809_top:adc0809_top_m0|clk_delay[13]            ; adc0809_top:adc0809_top_m0|clk_delay[13]            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; adc0809_top:adc0809_top_m0|clk_delay[14]            ; adc0809_top:adc0809_top_m0|clk_delay[14]            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; adc0809_top:adc0809_top_m0|clk_delay[15]            ; adc0809_top:adc0809_top_m0|clk_delay[15]            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.416 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[0] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[0] ; clk          ; clk         ; 0.000        ; 0.073      ; 0.684      ;
; 0.469 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[25] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[25] ; clk          ; clk         ; 0.000        ; 0.073      ; 0.737      ;
; 0.480 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[1] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[2] ; clk          ; clk         ; 0.000        ; 0.073      ; 0.748      ;
; 0.507 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.SEND  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[0] ; clk          ; clk         ; 0.000        ; 0.073      ; 0.775      ;
; 0.535 ; adc0809_top:adc0809_top_m0|adc0809_state[1]         ; adc0809_top:adc0809_top_m0|adc0809_state[0]         ; clk          ; clk         ; 0.000        ; 0.072      ; 0.802      ;
; 0.541 ; adc0809_top:adc0809_top_m0|adc0809_addr[0]          ; adc0809_top:adc0809_top_m0|adc0809_addr[1]          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.809      ;
; 0.559 ; adc0809_top:adc0809_top_m0|adc0809_state[2]         ; adc0809_top:adc0809_top_m0|adc0809_state[1]         ; clk          ; clk         ; 0.000        ; 0.072      ; 0.826      ;
; 0.644 ; adc0809_top:adc0809_top_m0|adc0809_data[7][0]       ; uart_top:uart_top_m0|ADC_data[0]                    ; clk          ; clk         ; 0.000        ; 0.074      ; 0.913      ;
; 0.644 ; adc0809_top:adc0809_top_m0|adc0809_data[7][2]       ; uart_top:uart_top_m0|ADC_data[2]                    ; clk          ; clk         ; 0.000        ; 0.074      ; 0.913      ;
; 0.646 ; adc0809_top:adc0809_top_m0|adc0809_data[7][3]       ; uart_top:uart_top_m0|ADC_data[3]                    ; clk          ; clk         ; 0.000        ; 0.074      ; 0.915      ;
; 0.646 ; adc0809_top:adc0809_top_m0|adc0809_data[7][1]       ; uart_top:uart_top_m0|ADC_data[1]                    ; clk          ; clk         ; 0.000        ; 0.074      ; 0.915      ;
; 0.649 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[0] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[1] ; clk          ; clk         ; 0.000        ; 0.073      ; 0.917      ;
; 0.690 ; adc0809_top:adc0809_top_m0|wait_cnt[9]              ; adc0809_top:adc0809_top_m0|wait_cnt[9]              ; clk          ; clk         ; 0.000        ; 0.073      ; 0.958      ;
; 0.691 ; adc0809_top:adc0809_top_m0|wait_cnt[1]              ; adc0809_top:adc0809_top_m0|wait_cnt[1]              ; clk          ; clk         ; 0.000        ; 0.073      ; 0.959      ;
; 0.691 ; adc0809_top:adc0809_top_m0|wait_cnt[7]              ; adc0809_top:adc0809_top_m0|wait_cnt[7]              ; clk          ; clk         ; 0.000        ; 0.073      ; 0.959      ;
; 0.691 ; adc0809_top:adc0809_top_m0|wait_cnt[17]             ; adc0809_top:adc0809_top_m0|wait_cnt[17]             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.959      ;
; 0.692 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[13] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[13] ; clk          ; clk         ; 0.000        ; 0.073      ; 0.960      ;
; 0.692 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[11] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[11] ; clk          ; clk         ; 0.000        ; 0.073      ; 0.960      ;
; 0.692 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[10] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[10] ; clk          ; clk         ; 0.000        ; 0.073      ; 0.960      ;
; 0.692 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[9]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[9]  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.960      ;
; 0.692 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[16] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[16] ; clk          ; clk         ; 0.000        ; 0.073      ; 0.960      ;
; 0.692 ; adc0809_top:adc0809_top_m0|adc0809_clk_cnt[2]       ; adc0809_top:adc0809_top_m0|adc0809_clk_cnt[2]       ; clk          ; clk         ; 0.000        ; 0.074      ; 0.961      ;
; 0.692 ; adc0809_top:adc0809_top_m0|adc0809_clk_cnt[1]       ; adc0809_top:adc0809_top_m0|adc0809_clk_cnt[1]       ; clk          ; clk         ; 0.000        ; 0.074      ; 0.961      ;
; 0.692 ; adc0809_top:adc0809_top_m0|wait_cnt[13]             ; adc0809_top:adc0809_top_m0|wait_cnt[13]             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.960      ;
; 0.692 ; adc0809_top:adc0809_top_m0|wait_cnt[15]             ; adc0809_top:adc0809_top_m0|wait_cnt[15]             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.960      ;
; 0.692 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.START ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.SEND  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.960      ;
; 0.693 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[15] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[15] ; clk          ; clk         ; 0.000        ; 0.073      ; 0.961      ;
; 0.693 ; adc0809_top:adc0809_top_m0|adc0809_clk_cnt[9]       ; adc0809_top:adc0809_top_m0|adc0809_clk_cnt[9]       ; clk          ; clk         ; 0.000        ; 0.074      ; 0.962      ;
; 0.693 ; adc0809_top:adc0809_top_m0|adc0809_clk_cnt[7]       ; adc0809_top:adc0809_top_m0|adc0809_clk_cnt[7]       ; clk          ; clk         ; 0.000        ; 0.074      ; 0.962      ;
; 0.693 ; adc0809_top:adc0809_top_m0|wait_cnt[5]              ; adc0809_top:adc0809_top_m0|wait_cnt[5]              ; clk          ; clk         ; 0.000        ; 0.073      ; 0.961      ;
; 0.694 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[18] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[18] ; clk          ; clk         ; 0.000        ; 0.073      ; 0.962      ;
; 0.694 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[17] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[17] ; clk          ; clk         ; 0.000        ; 0.073      ; 0.962      ;
; 0.694 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[14] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[14] ; clk          ; clk         ; 0.000        ; 0.073      ; 0.962      ;
; 0.694 ; adc0809_top:adc0809_top_m0|wait_cnt[10]             ; adc0809_top:adc0809_top_m0|wait_cnt[10]             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.962      ;
; 0.694 ; adc0809_top:adc0809_top_m0|wait_cnt[2]              ; adc0809_top:adc0809_top_m0|wait_cnt[2]              ; clk          ; clk         ; 0.000        ; 0.073      ; 0.962      ;
; 0.694 ; adc0809_top:adc0809_top_m0|wait_cnt[3]              ; adc0809_top:adc0809_top_m0|wait_cnt[3]              ; clk          ; clk         ; 0.000        ; 0.073      ; 0.962      ;
; 0.694 ; adc0809_top:adc0809_top_m0|wait_cnt[12]             ; adc0809_top:adc0809_top_m0|wait_cnt[12]             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.962      ;
; 0.694 ; adc0809_top:adc0809_top_m0|wait_cnt[23]             ; adc0809_top:adc0809_top_m0|wait_cnt[23]             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.962      ;
; 0.695 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[2]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[2]  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; adc0809_top:adc0809_top_m0|adc0809_clk_cnt[0]       ; adc0809_top:adc0809_top_m0|adc0809_clk_cnt[0]       ; clk          ; clk         ; 0.000        ; 0.092      ; 0.982      ;
; 0.695 ; adc0809_top:adc0809_top_m0|wait_cnt[8]              ; adc0809_top:adc0809_top_m0|wait_cnt[8]              ; clk          ; clk         ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; adc0809_top:adc0809_top_m0|wait_cnt[18]             ; adc0809_top:adc0809_top_m0|wait_cnt[18]             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; adc0809_top:adc0809_top_m0|wait_cnt[19]             ; adc0809_top:adc0809_top_m0|wait_cnt[19]             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.963      ;
; 0.696 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[21] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[21] ; clk          ; clk         ; 0.000        ; 0.073      ; 0.964      ;
; 0.696 ; adc0809_top:adc0809_top_m0|wait_cnt[14]             ; adc0809_top:adc0809_top_m0|wait_cnt[14]             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.964      ;
; 0.696 ; adc0809_top:adc0809_top_m0|wait_cnt[21]             ; adc0809_top:adc0809_top_m0|wait_cnt[21]             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.964      ;
; 0.697 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[6]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[6]  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.965      ;
; 0.697 ; adc0809_top:adc0809_top_m0|adc0809_clk_cnt[8]       ; adc0809_top:adc0809_top_m0|adc0809_clk_cnt[8]       ; clk          ; clk         ; 0.000        ; 0.074      ; 0.966      ;
; 0.697 ; adc0809_top:adc0809_top_m0|wait_cnt[6]              ; adc0809_top:adc0809_top_m0|wait_cnt[6]              ; clk          ; clk         ; 0.000        ; 0.073      ; 0.965      ;
; 0.697 ; adc0809_top:adc0809_top_m0|wait_cnt[16]             ; adc0809_top:adc0809_top_m0|wait_cnt[16]             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.965      ;
; 0.698 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[20] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[20] ; clk          ; clk         ; 0.000        ; 0.073      ; 0.966      ;
; 0.698 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[22] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[22] ; clk          ; clk         ; 0.000        ; 0.073      ; 0.966      ;
; 0.698 ; adc0809_top:adc0809_top_m0|adc0809_clk_cnt[6]       ; adc0809_top:adc0809_top_m0|adc0809_clk_cnt[6]       ; clk          ; clk         ; 0.000        ; 0.074      ; 0.967      ;
; 0.698 ; adc0809_top:adc0809_top_m0|adc0809_clk_cnt[4]       ; adc0809_top:adc0809_top_m0|adc0809_clk_cnt[4]       ; clk          ; clk         ; 0.000        ; 0.074      ; 0.967      ;
; 0.698 ; adc0809_top:adc0809_top_m0|wait_cnt[22]             ; adc0809_top:adc0809_top_m0|wait_cnt[22]             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.966      ;
; 0.699 ; adc0809_top:adc0809_top_m0|wait_cnt[20]             ; adc0809_top:adc0809_top_m0|wait_cnt[20]             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.967      ;
; 0.704 ; uart_top:uart_top_m0|wait_cnt[15]                   ; uart_top:uart_top_m0|wait_cnt[15]                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.971      ;
; 0.704 ; adc0809_top:adc0809_top_m0|wait_cnt[11]             ; adc0809_top:adc0809_top_m0|wait_cnt[11]             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.972      ;
; 0.705 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[3]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[3]  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; uart_top:uart_top_m0|wait_cnt[29]                   ; uart_top:uart_top_m0|wait_cnt[29]                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; uart_top:uart_top_m0|wait_cnt[5]                    ; uart_top:uart_top_m0|wait_cnt[5]                    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; uart_top:uart_top_m0|wait_cnt[3]                    ; uart_top:uart_top_m0|wait_cnt[3]                    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.972      ;
; 0.706 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[19] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[19] ; clk          ; clk         ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[12] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[12] ; clk          ; clk         ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; uart_top:uart_top_m0|wait_cnt[27]                   ; uart_top:uart_top_m0|wait_cnt[27]                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; uart_top:uart_top_m0|wait_cnt[17]                   ; uart_top:uart_top_m0|wait_cnt[17]                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.974      ;
; 0.707 ; uart_top:uart_top_m0|wait_cnt[31]                   ; uart_top:uart_top_m0|wait_cnt[31]                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; uart_top:uart_top_m0|wait_cnt[1]                    ; uart_top:uart_top_m0|wait_cnt[1]                    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.974      ;
; 0.708 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[24] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[24] ; clk          ; clk         ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; uart_top:uart_top_m0|wait_cnt[23]                   ; uart_top:uart_top_m0|wait_cnt[23]                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; uart_top:uart_top_m0|wait_cnt[25]                   ; uart_top:uart_top_m0|wait_cnt[25]                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; uart_top:uart_top_m0|wait_cnt[9]                    ; uart_top:uart_top_m0|wait_cnt[9]                    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; uart_top:uart_top_m0|wait_cnt[7]                    ; uart_top:uart_top_m0|wait_cnt[7]                    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.975      ;
; 0.709 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[23] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[23] ; clk          ; clk         ; 0.000        ; 0.073      ; 0.977      ;
; 0.710 ; uart_top:uart_top_m0|wait_cnt[2]                    ; uart_top:uart_top_m0|wait_cnt[2]                    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.977      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; -5.612 ; -275.841          ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.186 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -3.000 ; -239.570                        ;
+-------+--------+---------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                               ;
+--------+----------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.612 ; uart_top:uart_top_m0|ADC_data[6]       ; uart_top:uart_top_m0|send_data[7]       ; clk          ; clk         ; 1.000        ; 0.154      ; 6.753      ;
; -5.608 ; uart_top:uart_top_m0|ADC_data[6]       ; uart_top:uart_top_m0|send_data[6]       ; clk          ; clk         ; 1.000        ; 0.154      ; 6.749      ;
; -5.608 ; uart_top:uart_top_m0|ADC_data[5]       ; uart_top:uart_top_m0|send_data[7]       ; clk          ; clk         ; 1.000        ; 0.154      ; 6.749      ;
; -5.604 ; uart_top:uart_top_m0|ADC_data[5]       ; uart_top:uart_top_m0|send_data[6]       ; clk          ; clk         ; 1.000        ; 0.154      ; 6.745      ;
; -5.550 ; uart_top:uart_top_m0|ADC_data[7]       ; uart_top:uart_top_m0|send_data[7]       ; clk          ; clk         ; 1.000        ; 0.154      ; 6.691      ;
; -5.546 ; uart_top:uart_top_m0|ADC_data[7]       ; uart_top:uart_top_m0|send_data[6]       ; clk          ; clk         ; 1.000        ; 0.154      ; 6.687      ;
; -5.544 ; uart_top:uart_top_m0|ADC_data[6]       ; uart_top:uart_top_m0|send_data[5]       ; clk          ; clk         ; 1.000        ; 0.154      ; 6.685      ;
; -5.540 ; uart_top:uart_top_m0|ADC_data[6]       ; uart_top:uart_top_m0|send_data[4]       ; clk          ; clk         ; 1.000        ; 0.154      ; 6.681      ;
; -5.540 ; uart_top:uart_top_m0|ADC_data[5]       ; uart_top:uart_top_m0|send_data[5]       ; clk          ; clk         ; 1.000        ; 0.154      ; 6.681      ;
; -5.536 ; uart_top:uart_top_m0|ADC_data[5]       ; uart_top:uart_top_m0|send_data[4]       ; clk          ; clk         ; 1.000        ; 0.154      ; 6.677      ;
; -5.482 ; uart_top:uart_top_m0|ADC_data[7]       ; uart_top:uart_top_m0|send_data[5]       ; clk          ; clk         ; 1.000        ; 0.154      ; 6.623      ;
; -5.478 ; uart_top:uart_top_m0|ADC_data[7]       ; uart_top:uart_top_m0|send_data[4]       ; clk          ; clk         ; 1.000        ; 0.154      ; 6.619      ;
; -5.476 ; uart_top:uart_top_m0|ADC_data[6]       ; uart_top:uart_top_m0|send_data[3]       ; clk          ; clk         ; 1.000        ; 0.154      ; 6.617      ;
; -5.472 ; uart_top:uart_top_m0|ADC_data[6]       ; uart_top:uart_top_m0|send_data[2]       ; clk          ; clk         ; 1.000        ; 0.154      ; 6.613      ;
; -5.472 ; uart_top:uart_top_m0|ADC_data[5]       ; uart_top:uart_top_m0|send_data[3]       ; clk          ; clk         ; 1.000        ; 0.154      ; 6.613      ;
; -5.468 ; uart_top:uart_top_m0|ADC_data[5]       ; uart_top:uart_top_m0|send_data[2]       ; clk          ; clk         ; 1.000        ; 0.154      ; 6.609      ;
; -5.414 ; uart_top:uart_top_m0|ADC_data[7]       ; uart_top:uart_top_m0|send_data[3]       ; clk          ; clk         ; 1.000        ; 0.154      ; 6.555      ;
; -5.410 ; uart_top:uart_top_m0|ADC_data[7]       ; uart_top:uart_top_m0|send_data[2]       ; clk          ; clk         ; 1.000        ; 0.154      ; 6.551      ;
; -5.356 ; uart_top:uart_top_m0|ADC_data[6]       ; uart_top:uart_top_m0|send_data[1]       ; clk          ; clk         ; 1.000        ; 0.154      ; 6.497      ;
; -5.352 ; uart_top:uart_top_m0|ADC_data[5]       ; uart_top:uart_top_m0|send_data[1]       ; clk          ; clk         ; 1.000        ; 0.154      ; 6.493      ;
; -5.294 ; uart_top:uart_top_m0|ADC_data[7]       ; uart_top:uart_top_m0|send_data[1]       ; clk          ; clk         ; 1.000        ; 0.154      ; 6.435      ;
; -5.115 ; uart_top:uart_top_m0|ADC_data[6]       ; uart_top:uart_top_m0|send_data[0]       ; clk          ; clk         ; 1.000        ; 0.154      ; 6.256      ;
; -5.111 ; uart_top:uart_top_m0|ADC_data[5]       ; uart_top:uart_top_m0|send_data[0]       ; clk          ; clk         ; 1.000        ; 0.154      ; 6.252      ;
; -5.053 ; uart_top:uart_top_m0|ADC_data[7]       ; uart_top:uart_top_m0|send_data[0]       ; clk          ; clk         ; 1.000        ; 0.154      ; 6.194      ;
; -5.037 ; uart_top:uart_top_m0|ADC_data[4]       ; uart_top:uart_top_m0|send_data[7]       ; clk          ; clk         ; 1.000        ; 0.154      ; 6.178      ;
; -5.033 ; uart_top:uart_top_m0|ADC_data[4]       ; uart_top:uart_top_m0|send_data[6]       ; clk          ; clk         ; 1.000        ; 0.154      ; 6.174      ;
; -4.969 ; uart_top:uart_top_m0|ADC_data[4]       ; uart_top:uart_top_m0|send_data[5]       ; clk          ; clk         ; 1.000        ; 0.154      ; 6.110      ;
; -4.965 ; uart_top:uart_top_m0|ADC_data[4]       ; uart_top:uart_top_m0|send_data[4]       ; clk          ; clk         ; 1.000        ; 0.154      ; 6.106      ;
; -4.901 ; uart_top:uart_top_m0|ADC_data[4]       ; uart_top:uart_top_m0|send_data[3]       ; clk          ; clk         ; 1.000        ; 0.154      ; 6.042      ;
; -4.897 ; uart_top:uart_top_m0|ADC_data[4]       ; uart_top:uart_top_m0|send_data[2]       ; clk          ; clk         ; 1.000        ; 0.154      ; 6.038      ;
; -4.612 ; uart_top:uart_top_m0|ADC_data[4]       ; uart_top:uart_top_m0|send_data[1]       ; clk          ; clk         ; 1.000        ; 0.154      ; 5.753      ;
; -4.322 ; uart_top:uart_top_m0|ADC_data[4]       ; uart_top:uart_top_m0|send_data[0]       ; clk          ; clk         ; 1.000        ; 0.154      ; 5.463      ;
; -3.843 ; uart_top:uart_top_m0|ADC_data[3]       ; uart_top:uart_top_m0|send_data[7]       ; clk          ; clk         ; 1.000        ; 0.153      ; 4.983      ;
; -3.839 ; uart_top:uart_top_m0|ADC_data[3]       ; uart_top:uart_top_m0|send_data[6]       ; clk          ; clk         ; 1.000        ; 0.153      ; 4.979      ;
; -3.775 ; uart_top:uart_top_m0|ADC_data[3]       ; uart_top:uart_top_m0|send_data[5]       ; clk          ; clk         ; 1.000        ; 0.153      ; 4.915      ;
; -3.771 ; uart_top:uart_top_m0|ADC_data[3]       ; uart_top:uart_top_m0|send_data[4]       ; clk          ; clk         ; 1.000        ; 0.153      ; 4.911      ;
; -3.707 ; uart_top:uart_top_m0|ADC_data[3]       ; uart_top:uart_top_m0|send_data[3]       ; clk          ; clk         ; 1.000        ; 0.153      ; 4.847      ;
; -3.703 ; uart_top:uart_top_m0|ADC_data[3]       ; uart_top:uart_top_m0|send_data[2]       ; clk          ; clk         ; 1.000        ; 0.153      ; 4.843      ;
; -3.569 ; uart_top:uart_top_m0|ADC_data[3]       ; uart_top:uart_top_m0|send_data[1]       ; clk          ; clk         ; 1.000        ; 0.153      ; 4.709      ;
; -3.346 ; uart_top:uart_top_m0|ADC_data[3]       ; uart_top:uart_top_m0|send_data[0]       ; clk          ; clk         ; 1.000        ; 0.153      ; 4.486      ;
; -2.854 ; uart_top:uart_top_m0|ADC_data[2]       ; uart_top:uart_top_m0|send_data[7]       ; clk          ; clk         ; 1.000        ; 0.153      ; 3.994      ;
; -2.850 ; uart_top:uart_top_m0|ADC_data[2]       ; uart_top:uart_top_m0|send_data[6]       ; clk          ; clk         ; 1.000        ; 0.153      ; 3.990      ;
; -2.786 ; uart_top:uart_top_m0|ADC_data[2]       ; uart_top:uart_top_m0|send_data[5]       ; clk          ; clk         ; 1.000        ; 0.153      ; 3.926      ;
; -2.782 ; uart_top:uart_top_m0|ADC_data[2]       ; uart_top:uart_top_m0|send_data[4]       ; clk          ; clk         ; 1.000        ; 0.153      ; 3.922      ;
; -2.718 ; uart_top:uart_top_m0|ADC_data[2]       ; uart_top:uart_top_m0|send_data[3]       ; clk          ; clk         ; 1.000        ; 0.153      ; 3.858      ;
; -2.714 ; uart_top:uart_top_m0|ADC_data[2]       ; uart_top:uart_top_m0|send_data[2]       ; clk          ; clk         ; 1.000        ; 0.153      ; 3.854      ;
; -2.504 ; uart_top:uart_top_m0|ADC_data[2]       ; uart_top:uart_top_m0|send_data[1]       ; clk          ; clk         ; 1.000        ; 0.153      ; 3.644      ;
; -2.500 ; uart_top:uart_top_m0|send_cnt[5]       ; uart_top:uart_top_m0|send_data[7]       ; clk          ; clk         ; 1.000        ; 0.155      ; 3.642      ;
; -2.496 ; uart_top:uart_top_m0|send_cnt[5]       ; uart_top:uart_top_m0|send_data[6]       ; clk          ; clk         ; 1.000        ; 0.155      ; 3.638      ;
; -2.462 ; uart_top:uart_top_m0|send_cnt[6]       ; uart_top:uart_top_m0|send_data[7]       ; clk          ; clk         ; 1.000        ; 0.155      ; 3.604      ;
; -2.458 ; uart_top:uart_top_m0|send_cnt[6]       ; uart_top:uart_top_m0|send_data[6]       ; clk          ; clk         ; 1.000        ; 0.155      ; 3.600      ;
; -2.432 ; uart_top:uart_top_m0|send_cnt[5]       ; uart_top:uart_top_m0|send_data[5]       ; clk          ; clk         ; 1.000        ; 0.155      ; 3.574      ;
; -2.428 ; uart_top:uart_top_m0|send_cnt[5]       ; uart_top:uart_top_m0|send_data[4]       ; clk          ; clk         ; 1.000        ; 0.155      ; 3.570      ;
; -2.406 ; uart_top:uart_top_m0|send_cnt[2]       ; uart_top:uart_top_m0|send_data[7]       ; clk          ; clk         ; 1.000        ; 0.155      ; 3.548      ;
; -2.402 ; uart_top:uart_top_m0|send_cnt[2]       ; uart_top:uart_top_m0|send_data[6]       ; clk          ; clk         ; 1.000        ; 0.155      ; 3.544      ;
; -2.394 ; uart_top:uart_top_m0|send_cnt[6]       ; uart_top:uart_top_m0|send_data[5]       ; clk          ; clk         ; 1.000        ; 0.155      ; 3.536      ;
; -2.390 ; uart_top:uart_top_m0|send_cnt[6]       ; uart_top:uart_top_m0|send_data[4]       ; clk          ; clk         ; 1.000        ; 0.155      ; 3.532      ;
; -2.364 ; uart_top:uart_top_m0|send_cnt[5]       ; uart_top:uart_top_m0|send_data[3]       ; clk          ; clk         ; 1.000        ; 0.155      ; 3.506      ;
; -2.338 ; uart_top:uart_top_m0|send_cnt[2]       ; uart_top:uart_top_m0|send_data[5]       ; clk          ; clk         ; 1.000        ; 0.155      ; 3.480      ;
; -2.335 ; uart_top:uart_top_m0|send_cnt[4]       ; uart_top:uart_top_m0|send_data[7]       ; clk          ; clk         ; 1.000        ; 0.155      ; 3.477      ;
; -2.334 ; uart_top:uart_top_m0|send_cnt[2]       ; uart_top:uart_top_m0|send_data[4]       ; clk          ; clk         ; 1.000        ; 0.155      ; 3.476      ;
; -2.331 ; uart_top:uart_top_m0|send_cnt[4]       ; uart_top:uart_top_m0|send_data[6]       ; clk          ; clk         ; 1.000        ; 0.155      ; 3.473      ;
; -2.326 ; uart_top:uart_top_m0|send_cnt[6]       ; uart_top:uart_top_m0|send_data[3]       ; clk          ; clk         ; 1.000        ; 0.155      ; 3.468      ;
; -2.325 ; uart_top:uart_top_m0|send_cnt[3]       ; uart_top:uart_top_m0|send_data[7]       ; clk          ; clk         ; 1.000        ; 0.155      ; 3.467      ;
; -2.321 ; uart_top:uart_top_m0|send_cnt[3]       ; uart_top:uart_top_m0|send_data[6]       ; clk          ; clk         ; 1.000        ; 0.155      ; 3.463      ;
; -2.270 ; uart_top:uart_top_m0|send_cnt[2]       ; uart_top:uart_top_m0|send_data[3]       ; clk          ; clk         ; 1.000        ; 0.155      ; 3.412      ;
; -2.267 ; uart_top:uart_top_m0|send_cnt[4]       ; uart_top:uart_top_m0|send_data[5]       ; clk          ; clk         ; 1.000        ; 0.155      ; 3.409      ;
; -2.263 ; uart_top:uart_top_m0|send_cnt[4]       ; uart_top:uart_top_m0|send_data[4]       ; clk          ; clk         ; 1.000        ; 0.155      ; 3.405      ;
; -2.257 ; uart_top:uart_top_m0|send_cnt[3]       ; uart_top:uart_top_m0|send_data[5]       ; clk          ; clk         ; 1.000        ; 0.155      ; 3.399      ;
; -2.253 ; uart_top:uart_top_m0|send_cnt[3]       ; uart_top:uart_top_m0|send_data[4]       ; clk          ; clk         ; 1.000        ; 0.155      ; 3.395      ;
; -2.239 ; uart_top:uart_top_m0|ADC_data[2]       ; uart_top:uart_top_m0|send_data[0]       ; clk          ; clk         ; 1.000        ; 0.153      ; 3.379      ;
; -2.236 ; uart_top:uart_top_m0|send_cnt[5]       ; uart_top:uart_top_m0|send_data[2]       ; clk          ; clk         ; 1.000        ; 0.155      ; 3.378      ;
; -2.199 ; uart_top:uart_top_m0|send_cnt[4]       ; uart_top:uart_top_m0|send_data[3]       ; clk          ; clk         ; 1.000        ; 0.155      ; 3.341      ;
; -2.189 ; uart_top:uart_top_m0|send_cnt[3]       ; uart_top:uart_top_m0|send_data[3]       ; clk          ; clk         ; 1.000        ; 0.155      ; 3.331      ;
; -2.185 ; uart_top:uart_top_m0|send_cnt[3]       ; uart_top:uart_top_m0|send_data[2]       ; clk          ; clk         ; 1.000        ; 0.155      ; 3.327      ;
; -2.175 ; uart_top:uart_top_m0|send_cnt[1]       ; uart_top:uart_top_m0|send_data[7]       ; clk          ; clk         ; 1.000        ; 0.155      ; 3.317      ;
; -2.171 ; uart_top:uart_top_m0|send_cnt[1]       ; uart_top:uart_top_m0|send_data[6]       ; clk          ; clk         ; 1.000        ; 0.155      ; 3.313      ;
; -2.169 ; adc0809_top:adc0809_top_m0|wait_cnt[2] ; adc0809_top:adc0809_top_m0|wait_cnt[12] ; clk          ; clk         ; 1.000        ; -0.039     ; 3.117      ;
; -2.169 ; adc0809_top:adc0809_top_m0|wait_cnt[2] ; adc0809_top:adc0809_top_m0|wait_cnt[14] ; clk          ; clk         ; 1.000        ; -0.039     ; 3.117      ;
; -2.169 ; adc0809_top:adc0809_top_m0|wait_cnt[2] ; adc0809_top:adc0809_top_m0|wait_cnt[13] ; clk          ; clk         ; 1.000        ; -0.039     ; 3.117      ;
; -2.169 ; adc0809_top:adc0809_top_m0|wait_cnt[2] ; adc0809_top:adc0809_top_m0|wait_cnt[22] ; clk          ; clk         ; 1.000        ; -0.039     ; 3.117      ;
; -2.169 ; adc0809_top:adc0809_top_m0|wait_cnt[2] ; adc0809_top:adc0809_top_m0|wait_cnt[15] ; clk          ; clk         ; 1.000        ; -0.039     ; 3.117      ;
; -2.169 ; adc0809_top:adc0809_top_m0|wait_cnt[2] ; adc0809_top:adc0809_top_m0|wait_cnt[16] ; clk          ; clk         ; 1.000        ; -0.039     ; 3.117      ;
; -2.169 ; adc0809_top:adc0809_top_m0|wait_cnt[2] ; adc0809_top:adc0809_top_m0|wait_cnt[18] ; clk          ; clk         ; 1.000        ; -0.039     ; 3.117      ;
; -2.169 ; adc0809_top:adc0809_top_m0|wait_cnt[2] ; adc0809_top:adc0809_top_m0|wait_cnt[19] ; clk          ; clk         ; 1.000        ; -0.039     ; 3.117      ;
; -2.169 ; adc0809_top:adc0809_top_m0|wait_cnt[2] ; adc0809_top:adc0809_top_m0|wait_cnt[20] ; clk          ; clk         ; 1.000        ; -0.039     ; 3.117      ;
; -2.169 ; adc0809_top:adc0809_top_m0|wait_cnt[2] ; adc0809_top:adc0809_top_m0|wait_cnt[21] ; clk          ; clk         ; 1.000        ; -0.039     ; 3.117      ;
; -2.169 ; adc0809_top:adc0809_top_m0|wait_cnt[2] ; adc0809_top:adc0809_top_m0|wait_cnt[23] ; clk          ; clk         ; 1.000        ; -0.039     ; 3.117      ;
; -2.169 ; adc0809_top:adc0809_top_m0|wait_cnt[2] ; adc0809_top:adc0809_top_m0|wait_cnt[17] ; clk          ; clk         ; 1.000        ; -0.039     ; 3.117      ;
; -2.168 ; adc0809_top:adc0809_top_m0|wait_cnt[3] ; adc0809_top:adc0809_top_m0|wait_cnt[12] ; clk          ; clk         ; 1.000        ; -0.039     ; 3.116      ;
; -2.168 ; adc0809_top:adc0809_top_m0|wait_cnt[3] ; adc0809_top:adc0809_top_m0|wait_cnt[14] ; clk          ; clk         ; 1.000        ; -0.039     ; 3.116      ;
; -2.168 ; adc0809_top:adc0809_top_m0|wait_cnt[3] ; adc0809_top:adc0809_top_m0|wait_cnt[13] ; clk          ; clk         ; 1.000        ; -0.039     ; 3.116      ;
; -2.168 ; adc0809_top:adc0809_top_m0|wait_cnt[3] ; adc0809_top:adc0809_top_m0|wait_cnt[22] ; clk          ; clk         ; 1.000        ; -0.039     ; 3.116      ;
; -2.168 ; adc0809_top:adc0809_top_m0|wait_cnt[3] ; adc0809_top:adc0809_top_m0|wait_cnt[15] ; clk          ; clk         ; 1.000        ; -0.039     ; 3.116      ;
; -2.168 ; adc0809_top:adc0809_top_m0|wait_cnt[3] ; adc0809_top:adc0809_top_m0|wait_cnt[16] ; clk          ; clk         ; 1.000        ; -0.039     ; 3.116      ;
; -2.168 ; adc0809_top:adc0809_top_m0|wait_cnt[3] ; adc0809_top:adc0809_top_m0|wait_cnt[18] ; clk          ; clk         ; 1.000        ; -0.039     ; 3.116      ;
; -2.168 ; adc0809_top:adc0809_top_m0|wait_cnt[3] ; adc0809_top:adc0809_top_m0|wait_cnt[19] ; clk          ; clk         ; 1.000        ; -0.039     ; 3.116      ;
; -2.168 ; adc0809_top:adc0809_top_m0|wait_cnt[3] ; adc0809_top:adc0809_top_m0|wait_cnt[20] ; clk          ; clk         ; 1.000        ; -0.039     ; 3.116      ;
; -2.168 ; adc0809_top:adc0809_top_m0|wait_cnt[3] ; adc0809_top:adc0809_top_m0|wait_cnt[21] ; clk          ; clk         ; 1.000        ; -0.039     ; 3.116      ;
; -2.168 ; adc0809_top:adc0809_top_m0|wait_cnt[3] ; adc0809_top:adc0809_top_m0|wait_cnt[23] ; clk          ; clk         ; 1.000        ; -0.039     ; 3.116      ;
+--------+----------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                        ;
+-------+-----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.186 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|tx_pin      ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|tx_pin      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; adc0809_top:adc0809_top_m0|adc0809_clk              ; adc0809_top:adc0809_top_m0|adc0809_clk              ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.START ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.START ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.SEND  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.SEND  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[2] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[2] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[1] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[1] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_top:uart_top_m0|send_cnt[1]                    ; uart_top:uart_top_m0|send_cnt[1]                    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_top:uart_top_m0|send_cnt[4]                    ; uart_top:uart_top_m0|send_cnt[4]                    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_top:uart_top_m0|send_cnt[6]                    ; uart_top:uart_top_m0|send_cnt[6]                    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.WAIT  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.WAIT  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.STOP  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.STOP  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_top:uart_top_m0|state.WAIT                     ; uart_top:uart_top_m0|state.WAIT                     ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; adc0809_top:adc0809_top_m0|adc0809_addr[2]          ; adc0809_top:adc0809_top_m0|adc0809_addr[2]          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; adc0809_top:adc0809_top_m0|adc0809_addr[0]          ; adc0809_top:adc0809_top_m0|adc0809_addr[0]          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; adc0809_top:adc0809_top_m0|adc0809_addr[1]          ; adc0809_top:adc0809_top_m0|adc0809_addr[1]          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; adc0809_top:adc0809_top_m0|clk_delay[10]            ; adc0809_top:adc0809_top_m0|clk_delay[10]            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; adc0809_top:adc0809_top_m0|clk_delay[11]            ; adc0809_top:adc0809_top_m0|clk_delay[11]            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; adc0809_top:adc0809_top_m0|clk_delay[12]            ; adc0809_top:adc0809_top_m0|clk_delay[12]            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; adc0809_top:adc0809_top_m0|clk_delay[13]            ; adc0809_top:adc0809_top_m0|clk_delay[13]            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; adc0809_top:adc0809_top_m0|clk_delay[14]            ; adc0809_top:adc0809_top_m0|clk_delay[14]            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; adc0809_top:adc0809_top_m0|adc0809_ale              ; adc0809_top:adc0809_top_m0|adc0809_ale              ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_top:uart_top_m0|send_en                        ; uart_top:uart_top_m0|send_en                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; adc0809_top:adc0809_top_m0|adc0809_state[1]         ; adc0809_top:adc0809_top_m0|adc0809_state[1]         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; adc0809_top:adc0809_top_m0|clk_delay[9]             ; adc0809_top:adc0809_top_m0|clk_delay[9]             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; adc0809_top:adc0809_top_m0|clk_delay[15]            ; adc0809_top:adc0809_top_m0|clk_delay[15]            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[0] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[0] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.314      ;
; 0.205 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[25] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[25] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.325      ;
; 0.212 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[1] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[2] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.333      ;
; 0.213 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.SEND  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[0] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.334      ;
; 0.240 ; adc0809_top:adc0809_top_m0|adc0809_state[1]         ; adc0809_top:adc0809_top_m0|adc0809_state[0]         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.360      ;
; 0.242 ; adc0809_top:adc0809_top_m0|adc0809_addr[0]          ; adc0809_top:adc0809_top_m0|adc0809_addr[1]          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.363      ;
; 0.254 ; adc0809_top:adc0809_top_m0|adc0809_state[2]         ; adc0809_top:adc0809_top_m0|adc0809_state[1]         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.374      ;
; 0.266 ; adc0809_top:adc0809_top_m0|adc0809_data[7][0]       ; uart_top:uart_top_m0|ADC_data[0]                    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.387      ;
; 0.267 ; adc0809_top:adc0809_top_m0|adc0809_data[7][2]       ; uart_top:uart_top_m0|ADC_data[2]                    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.388      ;
; 0.268 ; adc0809_top:adc0809_top_m0|adc0809_data[7][3]       ; uart_top:uart_top_m0|ADC_data[3]                    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.389      ;
; 0.268 ; adc0809_top:adc0809_top_m0|adc0809_data[7][1]       ; uart_top:uart_top_m0|ADC_data[1]                    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.389      ;
; 0.272 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[0] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[1] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.393      ;
; 0.297 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[13] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[13] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[11] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[11] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; adc0809_top:adc0809_top_m0|wait_cnt[1]              ; adc0809_top:adc0809_top_m0|wait_cnt[1]              ; clk          ; clk         ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; adc0809_top:adc0809_top_m0|wait_cnt[9]              ; adc0809_top:adc0809_top_m0|wait_cnt[9]              ; clk          ; clk         ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; adc0809_top:adc0809_top_m0|wait_cnt[17]             ; adc0809_top:adc0809_top_m0|wait_cnt[17]             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.START ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.SEND  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[15] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[15] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[14] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[14] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[10] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[10] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[9]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[9]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[16] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[16] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; adc0809_top:adc0809_top_m0|adc0809_clk_cnt[9]       ; adc0809_top:adc0809_top_m0|adc0809_clk_cnt[9]       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; adc0809_top:adc0809_top_m0|adc0809_clk_cnt[2]       ; adc0809_top:adc0809_top_m0|adc0809_clk_cnt[2]       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; adc0809_top:adc0809_top_m0|adc0809_clk_cnt[0]       ; adc0809_top:adc0809_top_m0|adc0809_clk_cnt[0]       ; clk          ; clk         ; 0.000        ; 0.045      ; 0.427      ;
; 0.298 ; adc0809_top:adc0809_top_m0|adc0809_clk_cnt[1]       ; adc0809_top:adc0809_top_m0|adc0809_clk_cnt[1]       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; adc0809_top:adc0809_top_m0|wait_cnt[10]             ; adc0809_top:adc0809_top_m0|wait_cnt[10]             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; adc0809_top:adc0809_top_m0|wait_cnt[5]              ; adc0809_top:adc0809_top_m0|wait_cnt[5]              ; clk          ; clk         ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; adc0809_top:adc0809_top_m0|wait_cnt[7]              ; adc0809_top:adc0809_top_m0|wait_cnt[7]              ; clk          ; clk         ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; adc0809_top:adc0809_top_m0|wait_cnt[12]             ; adc0809_top:adc0809_top_m0|wait_cnt[12]             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; adc0809_top:adc0809_top_m0|wait_cnt[13]             ; adc0809_top:adc0809_top_m0|wait_cnt[13]             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; adc0809_top:adc0809_top_m0|wait_cnt[15]             ; adc0809_top:adc0809_top_m0|wait_cnt[15]             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[17] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[17] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; adc0809_top:adc0809_top_m0|adc0809_clk_cnt[7]       ; adc0809_top:adc0809_top_m0|adc0809_clk_cnt[7]       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; adc0809_top:adc0809_top_m0|adc0809_clk_cnt[4]       ; adc0809_top:adc0809_top_m0|adc0809_clk_cnt[4]       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; adc0809_top:adc0809_top_m0|wait_cnt[2]              ; adc0809_top:adc0809_top_m0|wait_cnt[2]              ; clk          ; clk         ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; adc0809_top:adc0809_top_m0|wait_cnt[3]              ; adc0809_top:adc0809_top_m0|wait_cnt[3]              ; clk          ; clk         ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; adc0809_top:adc0809_top_m0|wait_cnt[8]              ; adc0809_top:adc0809_top_m0|wait_cnt[8]              ; clk          ; clk         ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; adc0809_top:adc0809_top_m0|wait_cnt[14]             ; adc0809_top:adc0809_top_m0|wait_cnt[14]             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; adc0809_top:adc0809_top_m0|wait_cnt[19]             ; adc0809_top:adc0809_top_m0|wait_cnt[19]             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; adc0809_top:adc0809_top_m0|wait_cnt[23]             ; adc0809_top:adc0809_top_m0|wait_cnt[23]             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[21] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[21] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[20] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[20] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[22] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[22] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[18] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[18] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[6]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[6]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[2]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[2]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; adc0809_top:adc0809_top_m0|adc0809_clk_cnt[8]       ; adc0809_top:adc0809_top_m0|adc0809_clk_cnt[8]       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.421      ;
; 0.300 ; adc0809_top:adc0809_top_m0|adc0809_clk_cnt[6]       ; adc0809_top:adc0809_top_m0|adc0809_clk_cnt[6]       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.421      ;
; 0.300 ; adc0809_top:adc0809_top_m0|wait_cnt[6]              ; adc0809_top:adc0809_top_m0|wait_cnt[6]              ; clk          ; clk         ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; adc0809_top:adc0809_top_m0|wait_cnt[16]             ; adc0809_top:adc0809_top_m0|wait_cnt[16]             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; adc0809_top:adc0809_top_m0|wait_cnt[18]             ; adc0809_top:adc0809_top_m0|wait_cnt[18]             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; adc0809_top:adc0809_top_m0|wait_cnt[20]             ; adc0809_top:adc0809_top_m0|wait_cnt[20]             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; adc0809_top:adc0809_top_m0|wait_cnt[21]             ; adc0809_top:adc0809_top_m0|wait_cnt[21]             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.420      ;
; 0.301 ; adc0809_top:adc0809_top_m0|wait_cnt[22]             ; adc0809_top:adc0809_top_m0|wait_cnt[22]             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.421      ;
; 0.303 ; uart_top:uart_top_m0|wait_cnt[31]                   ; uart_top:uart_top_m0|wait_cnt[31]                   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; uart_top:uart_top_m0|wait_cnt[15]                   ; uart_top:uart_top_m0|wait_cnt[15]                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.423      ;
; 0.304 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[3]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[3]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; uart_top:uart_top_m0|wait_cnt[29]                   ; uart_top:uart_top_m0|wait_cnt[29]                   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; uart_top:uart_top_m0|wait_cnt[27]                   ; uart_top:uart_top_m0|wait_cnt[27]                   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; uart_top:uart_top_m0|wait_cnt[17]                   ; uart_top:uart_top_m0|wait_cnt[17]                   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; uart_top:uart_top_m0|wait_cnt[5]                    ; uart_top:uart_top_m0|wait_cnt[5]                    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; uart_top:uart_top_m0|wait_cnt[3]                    ; uart_top:uart_top_m0|wait_cnt[3]                    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; adc0809_top:adc0809_top_m0|wait_cnt[11]             ; adc0809_top:adc0809_top_m0|wait_cnt[11]             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[19] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[19] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[12] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[12] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; uart_top:uart_top_m0|wait_cnt[23]                   ; uart_top:uart_top_m0|wait_cnt[23]                   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; uart_top:uart_top_m0|wait_cnt[25]                   ; uart_top:uart_top_m0|wait_cnt[25]                   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; uart_top:uart_top_m0|wait_cnt[7]                    ; uart_top:uart_top_m0|wait_cnt[7]                    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; uart_top:uart_top_m0|wait_cnt[1]                    ; uart_top:uart_top_m0|wait_cnt[1]                    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[24] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[24] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; uart_top:uart_top_m0|wait_cnt[30]                   ; uart_top:uart_top_m0|wait_cnt[30]                   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; uart_top:uart_top_m0|wait_cnt[9]                    ; uart_top:uart_top_m0|wait_cnt[9]                    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; uart_top:uart_top_m0|wait_cnt[8]                    ; uart_top:uart_top_m0|wait_cnt[8]                    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -14.686  ; 0.186 ; N/A      ; N/A     ; -3.000              ;
;  clk             ; -14.686  ; 0.186 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -915.318 ; 0.0   ; 0.0      ; 0.0     ; -333.114            ;
;  clk             ; -915.318 ; 0.000 ; N/A      ; N/A     ; -333.114            ;
+------------------+----------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin             ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; adc0809_addr[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adc0809_addr[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adc0809_addr[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adc0809_oe      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adc0809_clk     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adc0809_st      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adc0809_ale     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; uart_tx         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst_n                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; adc0809_eoc             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; adc0809_db[7]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; adc0809_db[6]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; adc0809_db[5]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; adc0809_db[4]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; adc0809_db[3]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; adc0809_db[2]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; adc0809_db[1]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; adc0809_db[0]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; adc0809_addr[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; adc0809_addr[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; adc0809_addr[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; adc0809_oe      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; adc0809_clk     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; adc0809_st      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; adc0809_ale     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; uart_tx         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; adc0809_addr[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; adc0809_addr[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; adc0809_addr[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; adc0809_oe      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; adc0809_clk     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; adc0809_st      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; adc0809_ale     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; uart_tx         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; adc0809_addr[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; adc0809_addr[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; adc0809_addr[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; adc0809_oe      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; adc0809_clk     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; adc0809_st      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; adc0809_ale     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; uart_tx         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 1604729  ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 1604729  ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 10    ; 10   ;
; Unconstrained Input Port Paths  ; 194   ; 194  ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 10    ; 10   ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clk    ; clk   ; Base ; Constrained ;
+--------+-------+------+-------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                            ;
+---------------+--------------------------------------------------------------------------------------+
; Input Port    ; Comment                                                                              ;
+---------------+--------------------------------------------------------------------------------------+
; adc0809_db[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc0809_db[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc0809_db[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc0809_db[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc0809_db[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc0809_db[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc0809_db[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc0809_db[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc0809_eoc   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst_n         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                              ;
+-----------------+---------------------------------------------------------------------------------------+
; Output Port     ; Comment                                                                               ;
+-----------------+---------------------------------------------------------------------------------------+
; adc0809_addr[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc0809_addr[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc0809_addr[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc0809_ale     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc0809_clk     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc0809_oe      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc0809_st      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; uart_tx         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                            ;
+---------------+--------------------------------------------------------------------------------------+
; Input Port    ; Comment                                                                              ;
+---------------+--------------------------------------------------------------------------------------+
; adc0809_db[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc0809_db[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc0809_db[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc0809_db[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc0809_db[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc0809_db[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc0809_db[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc0809_db[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc0809_eoc   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst_n         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                              ;
+-----------------+---------------------------------------------------------------------------------------+
; Output Port     ; Comment                                                                               ;
+-----------------+---------------------------------------------------------------------------------------+
; adc0809_addr[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc0809_addr[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc0809_addr[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc0809_ale     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc0809_clk     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc0809_oe      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc0809_st      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; uart_tx         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Thu Jun 01 23:02:49 2023
Info: Command: quartus_sta top -c top
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 10 of the 10 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -14.686
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -14.686            -915.318 clk 
Info (332146): Worst-case hold slack is 0.452
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.452               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -333.114 clk 
Info (332114): Report Metastability: Found 8 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -13.367
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -13.367            -836.721 clk 
Info (332146): Worst-case hold slack is 0.400
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.400               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -333.114 clk 
Info (332114): Report Metastability: Found 8 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -5.612
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.612            -275.841 clk 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.186               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -239.570 clk 
Info (332114): Report Metastability: Found 8 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4832 megabytes
    Info: Processing ended: Thu Jun 01 23:02:50 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


