-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/HDLTx/full_tx_ip_fir_reduced_src_one_hot_coder_block1.vhd
-- Created: 2024-08-10 09:35:21
-- 
-- Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: full_tx_ip_fir_reduced_src_one_hot_coder_block1
-- Source Path: HDLTx/full_tx/store_frame_in_ram/read_frame_from_ram/init_selector/one_hot_coder
-- Hierarchy Level: 4
-- Model version: 4.90
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY full_tx_ip_fir_reduced_src_one_hot_coder_block1 IS
  PORT( preamble                          :   IN    std_logic;
        channel                           :   IN    std_logic;
        header                            :   IN    std_logic;
        cp_select                         :   OUT   std_logic_vector(1 DOWNTO 0)  -- ufix2
        );
END full_tx_ip_fir_reduced_src_one_hot_coder_block1;


ARCHITECTURE rtl OF full_tx_ip_fir_reduced_src_one_hot_coder_block1 IS

  -- Signals
  SIGNAL Logical_Operator3_out1           : std_logic;
  SIGNAL Logical_Operator1_out1           : std_logic;
  SIGNAL Logical_Operator_out1            : std_logic;
  SIGNAL Logical_Operator4_out1           : std_logic;
  SIGNAL Logical_Operator2_out1           : std_logic;
  SIGNAL Bit_Concat_out1                  : unsigned(1 DOWNTO 0);  -- ufix2

BEGIN
  Logical_Operator3_out1 <=  NOT preamble;

  Logical_Operator1_out1 <= Logical_Operator3_out1 AND channel;

  Logical_Operator_out1 <=  NOT channel;

  Logical_Operator4_out1 <=  NOT header;

  Logical_Operator2_out1 <= Logical_Operator1_out1 OR Logical_Operator4_out1;

  Bit_Concat_out1 <= unsigned'(Logical_Operator_out1 & Logical_Operator2_out1);

  cp_select <= std_logic_vector(Bit_Concat_out1);

END rtl;

