<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L
-n 3 -fastpaths -xml mips_top.twx mips_top.ncd -o mips_top.twr mips_top.pcf

</twCmdLine><twDesign>mips_top.ncd</twDesign><twDesignPath>mips_top.ncd</twDesignPath><twPCF>mips_top.pcf</twPCF><twPcfPath>mips_top.pcf</twPcfPath><twDevInfo arch="kintex7" pkg="ffg676"><twDevName>xc7k325t</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2L</twSpeedGrade><twSpeedVer>PRODUCTION 1.10 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_CLKIN = PERIOD TIMEGRP &quot;TM_CLK&quot; 5 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.800</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_CLKIN = PERIOD TIMEGRP &quot;TM_CLK&quot; 5 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINLOWPULSE" name="Tmmcmpw_CLKIN1_200_250" slack="2.200" period="5.000" constraintValue="2.500" deviceLimit="1.400" physResource="CLK_GEN/mmcm_adv_inst/CLKIN1" logResource="CLK_GEN/mmcm_adv_inst/CLKIN1" locationPin="MMCME2_ADV_X1Y0.CLKIN1" clockNet="clk200MHz"/><twPinLimit anchorID="8" type="MINHIGHPULSE" name="Tmmcmpw_CLKIN1_200_250" slack="2.200" period="5.000" constraintValue="2.500" deviceLimit="1.400" physResource="CLK_GEN/mmcm_adv_inst/CLKIN1" logResource="CLK_GEN/mmcm_adv_inst/CLKIN1" locationPin="MMCME2_ADV_X1Y0.CLKIN1" clockNet="clk200MHz"/><twPinLimit anchorID="9" type="MINPERIOD" name="Tmmcmper_CLKIN(Finmax)" slack="3.929" period="5.000" constraintValue="5.000" deviceLimit="1.071" freqLimit="933.707" physResource="CLK_GEN/mmcm_adv_inst/CLKIN1" logResource="CLK_GEN/mmcm_adv_inst/CLKIN1" locationPin="MMCME2_ADV_X1Y0.CLKIN1" clockNet="clk200MHz"/></twPinLimitRpt></twConst><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_CLK_GEN_clkout2 = PERIOD TIMEGRP &quot;CLK_GEN_clkout2&quot; TS_CLKIN / 0.125 HIGH         50%;</twConstName><twItemCnt>223136</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1316</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>21.864</twMinPer></twConstHead><twPathRptBanner iPaths="5880" iCriticalPaths="0" sType="EndPoint">Paths for end point VGA_DEBUG/Mram_data_buf3_RAMA (SLICE_X90Y78.AI), 5880 paths
</twPathRptBanner><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.534</twSlack><twSrc BELType="RAM">MIPS/DATA_RAM/Mram_data1</twSrc><twDest BELType="RAM">VGA_DEBUG/Mram_data_buf3_RAMA</twDest><twTotPathDel>4.931</twTotPathDel><twClkSkew dest = "3.849" src = "4.169">0.320</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>MIPS/DATA_RAM/Mram_data1</twSrc><twDest BELType='RAM'>VGA_DEBUG/Mram_data_buf3_RAMA</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB18_X3Y27.CLKARDCLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="150.000">clk_cpu</twSrcClk><twPathDel><twSite>RAMB18_X3Y27.DOADO12</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>MIPS/DATA_RAM/Mram_data1</twComp><twBEL>MIPS/DATA_RAM/Mram_data1</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y67.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>MIPS/DATA_RAM/out&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y67.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data966</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data125_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y67.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.367</twDelInfo><twComp>N364</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y67.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data966</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data125</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y64.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.572</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data124</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y64.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data781</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data127</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y62.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data126</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y62.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data81</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data1213</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y78.AI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.685</twDelInfo><twComp>debug_data&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y78.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.096</twDelInfo><twComp>VGA_DEBUG/Sh45</twComp><twBEL>VGA_DEBUG/Mram_data_buf3_RAMA</twBEL></twPathDel><twLogDel>2.173</twLogDel><twRouteDel>2.758</twRouteDel><twTotDel>4.931</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="160.000">clk_disp</twDestClk><twPctLog>44.1</twPctLog><twPctRoute>55.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.424</twSlack><twSrc BELType="FF">rst_all</twSrc><twDest BELType="RAM">VGA_DEBUG/Mram_data_buf3_RAMA</twDest><twTotPathDel>8.775</twTotPathDel><twClkSkew dest = "3.849" src = "4.435">0.586</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_all</twSrc><twDest BELType='RAM'>VGA_DEBUG/Mram_data_buf3_RAMA</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X153Y1.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk_cpu</twSrcClk><twPathDel><twSite>SLICE_X153Y1.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>rst_all</twComp><twBEL>rst_all</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y78.B2</twSite><twDelType>net</twDelType><twFanCnt>745</twFanCnt><twDelInfo twEdge="twRising">3.044</twDelInfo><twComp>rst_all</twComp></twPathDel><twPathDel><twSite>SLICE_X100Y78.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_3/n0313&lt;13&gt;</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_3/Mmux_n031311</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y75.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_3/n0313&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y75.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N64</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_3/wreg[2][4]_id_ins[20]_equal_142_o5_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y75.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>N68</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y75.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N64</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_3/wreg[2][4]_id_ins[20]_equal_142_o5</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y74.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.457</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_3/wreg[2][4]_id_ins[20]_equal_142_o</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y74.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_3/id_ins[31]_GND_40_o_select_413_OUT&lt;1&gt;</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_3/ex_ins[32]_ex_ins[31]_AND_149_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y74.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_3/ex_ins[32]_ex_ins[31]_AND_149_o</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y74.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_3/id_ins[31]_GND_40_o_select_413_OUT&lt;1&gt;</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_3/id_ins[31]_GND_40_o_select_413_OUT&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y76.D1</twSite><twDelType>net</twDelType><twFanCnt>96</twFanCnt><twDelInfo twEdge="twRising">0.571</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_3/id_ins[31]_GND_40_o_select_413_OUT&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y76.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.138</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXN_43&lt;1&gt;</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_3/pipereg_we&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y64.D2</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">1.043</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXN_40</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y64.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.138</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data781</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data127_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y64.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>N384</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y64.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data781</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data127</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y62.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data126</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y62.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data81</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data1213</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y78.AI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.685</twDelInfo><twComp>debug_data&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y78.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.096</twDelInfo><twComp>VGA_DEBUG/Sh45</twComp><twBEL>VGA_DEBUG/Mram_data_buf3_RAMA</twBEL></twPathDel><twLogDel>0.896</twLogDel><twRouteDel>7.879</twRouteDel><twTotDel>8.775</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="120.000">clk_disp</twDestClk><twPctLog>10.2</twPctLog><twPctRoute>89.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.518</twSlack><twSrc BELType="FF">rst_all</twSrc><twDest BELType="RAM">VGA_DEBUG/Mram_data_buf3_RAMA</twDest><twTotPathDel>8.681</twTotPathDel><twClkSkew dest = "3.849" src = "4.435">0.586</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_all</twSrc><twDest BELType='RAM'>VGA_DEBUG/Mram_data_buf3_RAMA</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X153Y1.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk_cpu</twSrcClk><twPathDel><twSite>SLICE_X153Y1.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>rst_all</twComp><twBEL>rst_all</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y78.B2</twSite><twDelType>net</twDelType><twFanCnt>745</twFanCnt><twDelInfo twEdge="twRising">3.044</twDelInfo><twComp>rst_all</twComp></twPathDel><twPathDel><twSite>SLICE_X100Y78.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_3/n0313&lt;13&gt;</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_3/Mmux_n031311</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y75.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.961</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_3/n0313&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y75.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N62</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_3/wreg[2][4]_id_ins[25]_equal_141_o5_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y75.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>N66</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y75.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N62</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_3/wreg[2][4]_id_ins[25]_equal_141_o5</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y74.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.252</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_3/wreg[2][4]_id_ins[25]_equal_141_o</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y74.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_3/id_ins[31]_GND_40_o_select_413_OUT&lt;1&gt;</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_3/ex_ins[32]_ex_ins[31]_AND_149_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y74.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_3/ex_ins[32]_ex_ins[31]_AND_149_o</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y74.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_3/id_ins[31]_GND_40_o_select_413_OUT&lt;1&gt;</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_3/id_ins[31]_GND_40_o_select_413_OUT&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y76.D1</twSite><twDelType>net</twDelType><twFanCnt>96</twFanCnt><twDelInfo twEdge="twRising">0.571</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_3/id_ins[31]_GND_40_o_select_413_OUT&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y76.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.138</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXN_43&lt;1&gt;</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_3/pipereg_we&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y64.D2</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">1.043</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXN_40</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y64.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.138</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data781</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data127_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y64.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>N384</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y64.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data781</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data127</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y62.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data126</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y62.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data81</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data1213</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y78.AI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.685</twDelInfo><twComp>debug_data&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y78.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.096</twDelInfo><twComp>VGA_DEBUG/Sh45</twComp><twBEL>VGA_DEBUG/Mram_data_buf3_RAMA</twBEL></twPathDel><twLogDel>0.896</twLogDel><twRouteDel>7.785</twRouteDel><twTotDel>8.681</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="120.000">clk_disp</twDestClk><twPctLog>10.3</twPctLog><twPctRoute>89.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4700" iCriticalPaths="0" sType="EndPoint">Paths for end point VGA_DEBUG/Mram_data_buf1_RAMB (SLICE_X86Y80.BI), 4700 paths
</twPathRptBanner><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.662</twSlack><twSrc BELType="RAM">MIPS/DATA_RAM/Mram_data1</twSrc><twDest BELType="RAM">VGA_DEBUG/Mram_data_buf1_RAMB</twDest><twTotPathDel>4.804</twTotPathDel><twClkSkew dest = "3.850" src = "4.169">0.319</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>MIPS/DATA_RAM/Mram_data1</twSrc><twDest BELType='RAM'>VGA_DEBUG/Mram_data_buf1_RAMB</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB18_X3Y27.CLKARDCLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="150.000">clk_cpu</twSrcClk><twPathDel><twSite>RAMB18_X3Y27.DOADO2</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>MIPS/DATA_RAM/Mram_data1</twComp><twBEL>MIPS/DATA_RAM/Mram_data1</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y64.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.805</twDelInfo><twComp>MIPS/DATA_RAM/out&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y64.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data781</twComp><twBEL>MIPS/DATA_RAM/Mmux_dout231</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y64.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.161</twDelInfo><twComp>MIPS/mem_data_r&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y64.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data781</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data693</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y64.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.348</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data692</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y64.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data363</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data694</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y57.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.691</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data693</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>debug_data&lt;2&gt;</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data699</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y80.BI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.716</twDelInfo><twComp>debug_data&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y80.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>VGA_DEBUG/Sh33</twComp><twBEL>VGA_DEBUG/Mram_data_buf1_RAMB</twBEL></twPathDel><twLogDel>2.083</twLogDel><twRouteDel>2.721</twRouteDel><twTotDel>4.804</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="160.000">clk_disp</twDestClk><twPctLog>43.4</twPctLog><twPctRoute>56.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.506</twSlack><twSrc BELType="FF">MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_142/ctrl_sig_out_20</twSrc><twDest BELType="RAM">VGA_DEBUG/Mram_data_buf1_RAMB</twDest><twTotPathDel>6.994</twTotPathDel><twClkSkew dest = "3.850" src = "4.135">0.285</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_142/ctrl_sig_out_20</twSrc><twDest BELType='RAM'>VGA_DEBUG/Mram_data_buf1_RAMB</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X107Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk_cpu</twSrcClk><twPathDel><twSite>SLICE_X107Y72.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_142/ctrl_sig_out&lt;20&gt;</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_142/ctrl_sig_out_20</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y59.D2</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twRising">1.039</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_142/ctrl_sig_out&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y59.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data875</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_128/Mmux_O_411</twBEL><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_128/Mmux_O_2_f7_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y71.B2</twSite><twDelType>net</twDelType><twFanCnt>110</twFanCnt><twDelInfo twEdge="twRising">1.287</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXN_625&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y71.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_150/Sh118</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_150/Sh1181</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y71.D4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.441</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_150/Sh118</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y71.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_150/Sh32211</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_150/Sh32211</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y71.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.464</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_150/Sh32211</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y71.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_150/Sh32211</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_150/Sh32212</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y69.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_150/Sh3221</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y69.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_150/Mmux_res874</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_150/Mmux_res695</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y68.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.534</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_150/Mmux_res694</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y68.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N255</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_150/Mmux_res698</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y57.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.814</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXN_502&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y57.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXN_570&lt;1&gt;</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data698</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y57.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data697</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXN_570&lt;1&gt;</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data699_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y57.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>N376</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>debug_data&lt;2&gt;</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data699</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y80.BI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.716</twDelInfo><twComp>debug_data&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y80.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>VGA_DEBUG/Sh33</twComp><twBEL>VGA_DEBUG/Mram_data_buf1_RAMB</twBEL></twPathDel><twLogDel>0.920</twLogDel><twRouteDel>6.074</twRouteDel><twTotDel>6.994</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="120.000">clk_disp</twDestClk><twPctLog>13.2</twPctLog><twPctRoute>86.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.608</twSlack><twSrc BELType="FF">MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/mem_data_out_12</twSrc><twDest BELType="RAM">VGA_DEBUG/Mram_data_buf1_RAMB</twDest><twTotPathDel>6.885</twTotPathDel><twClkSkew dest = "3.850" src = "4.142">0.292</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/mem_data_out_12</twSrc><twDest BELType='RAM'>VGA_DEBUG/Mram_data_buf1_RAMB</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X109Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk_cpu</twSrcClk><twPathDel><twSite>SLICE_X109Y67.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/mem_data_out&lt;15&gt;</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/mem_data_out_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y62.C2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.112</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/mem_data_out&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y62.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>N380</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_128/Mmux_O_33</twBEL><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_128/Mmux_O_2_f7_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y71.D1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.213</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXN_625&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y71.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_150/out13</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_150/out14</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y71.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_150/out13</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y71.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_150/out13</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_150/out17</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y69.D2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_150/_n0042</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y69.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N184</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_150/Mmux_res696_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y69.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.184</twDelInfo><twComp>N184</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y69.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N185</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_150/Mmux_res697</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y68.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_150/Mmux_res696</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y68.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N255</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_150/Mmux_res698</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y57.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.814</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXN_502&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y57.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXN_570&lt;1&gt;</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data698</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y57.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data697</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXN_570&lt;1&gt;</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data699_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y57.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>N376</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>debug_data&lt;2&gt;</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data699</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y80.BI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.716</twDelInfo><twComp>debug_data&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y80.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>VGA_DEBUG/Sh33</twComp><twBEL>VGA_DEBUG/Mram_data_buf1_RAMB</twBEL></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>5.963</twRouteDel><twTotDel>6.885</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="120.000">clk_disp</twDestClk><twPctLog>13.4</twPctLog><twPctRoute>86.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="5120" iCriticalPaths="0" sType="EndPoint">Paths for end point VGA_DEBUG/Mram_data_buf3_RAMB (SLICE_X90Y78.BI), 5120 paths
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.690</twSlack><twSrc BELType="RAM">MIPS/DATA_RAM/Mram_data1</twSrc><twDest BELType="RAM">VGA_DEBUG/Mram_data_buf3_RAMB</twDest><twTotPathDel>4.775</twTotPathDel><twClkSkew dest = "3.849" src = "4.169">0.320</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>MIPS/DATA_RAM/Mram_data1</twSrc><twDest BELType='RAM'>VGA_DEBUG/Mram_data_buf3_RAMB</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB18_X3Y27.CLKARDCLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="150.000">clk_cpu</twSrcClk><twPathDel><twSite>RAMB18_X3Y27.DOADO14</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>MIPS/DATA_RAM/Mram_data1</twComp><twBEL>MIPS/DATA_RAM/Mram_data1</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y69.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.590</twDelInfo><twComp>MIPS/DATA_RAM/out&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y69.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/mem_data_r&lt;14&gt;</twComp><twBEL>MIPS/DATA_RAM/Mmux_dout61</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y69.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>MIPS/mem_data_r&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X100Y69.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data181</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data182</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y69.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data181</twComp></twPathDel><twPathDel><twSite>SLICE_X100Y69.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data181</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data183</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y63.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.671</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data182</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y63.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>debug_data&lt;14&gt;</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data189</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y78.BI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.606</twDelInfo><twComp>debug_data&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y78.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>VGA_DEBUG/Sh45</twComp><twBEL>VGA_DEBUG/Mram_data_buf3_RAMB</twBEL></twPathDel><twLogDel>2.083</twLogDel><twRouteDel>2.692</twRouteDel><twTotDel>4.775</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="160.000">clk_disp</twDestClk><twPctLog>43.6</twPctLog><twPctRoute>56.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.793</twSlack><twSrc BELType="FF">MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_142/ctrl_sig_out_20</twSrc><twDest BELType="RAM">VGA_DEBUG/Mram_data_buf3_RAMB</twDest><twTotPathDel>6.706</twTotPathDel><twClkSkew dest = "3.849" src = "4.135">0.286</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_142/ctrl_sig_out_20</twSrc><twDest BELType='RAM'>VGA_DEBUG/Mram_data_buf3_RAMB</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X107Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk_cpu</twSrcClk><twPathDel><twSite>SLICE_X107Y72.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_142/ctrl_sig_out&lt;20&gt;</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_142/ctrl_sig_out_20</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y61.D2</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twRising">1.248</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_142/ctrl_sig_out&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y61.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_150/Mmux_res903</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_128/Mmux_O_42</twBEL><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_128/Mmux_O_2_f7_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y75.B4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.213</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXN_625&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y75.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_150/Mcompar_A[31]_GND_36_o_LessThan_17_o_cy&lt;3&gt;</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_150/Mcompar_A[31]_GND_36_o_LessThan_17_o_lut&lt;1&gt;</twBEL><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_150/Mcompar_A[31]_GND_36_o_LessThan_17_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y76.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_150/Mcompar_A[31]_GND_36_o_LessThan_17_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y76.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_150/Mmux_res211</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_150/Mmux_res351_cy</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y73.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_150/Mcompar_A[31]_GND_36_o_LessThan_17_o_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y73.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_127/Mmux_O_318</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_150/Mmux_res321</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y69.B2</twSite><twDelType>net</twDelType><twFanCnt>39</twFanCnt><twDelInfo twEdge="twRising">0.860</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_150/Mmux_res32</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y69.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXN_502&lt;14&gt;</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_150/Mmux_res187</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y66.C6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXN_502&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y66.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_127/Mmux_O_34</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data186</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y63.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.540</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data185</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y63.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>debug_data&lt;14&gt;</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data189</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y78.BI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.606</twDelInfo><twComp>debug_data&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y78.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>VGA_DEBUG/Sh45</twComp><twBEL>VGA_DEBUG/Mram_data_buf3_RAMB</twBEL></twPathDel><twLogDel>1.214</twLogDel><twRouteDel>5.492</twRouteDel><twTotDel>6.706</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="120.000">clk_disp</twDestClk><twPctLog>18.1</twPctLog><twPctRoute>81.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.793</twSlack><twSrc BELType="FF">MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_142/ctrl_sig_out_20</twSrc><twDest BELType="RAM">VGA_DEBUG/Mram_data_buf3_RAMB</twDest><twTotPathDel>6.706</twTotPathDel><twClkSkew dest = "3.849" src = "4.135">0.286</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_142/ctrl_sig_out_20</twSrc><twDest BELType='RAM'>VGA_DEBUG/Mram_data_buf3_RAMB</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X107Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk_cpu</twSrcClk><twPathDel><twSite>SLICE_X107Y72.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_142/ctrl_sig_out&lt;20&gt;</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_142/ctrl_sig_out_20</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y61.C2</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twRising">1.246</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_142/ctrl_sig_out&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y61.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_150/Mmux_res903</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_128/Mmux_O_32</twBEL><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_128/Mmux_O_2_f7_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y75.B4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.213</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXN_625&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y75.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_150/Mcompar_A[31]_GND_36_o_LessThan_17_o_cy&lt;3&gt;</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_150/Mcompar_A[31]_GND_36_o_LessThan_17_o_lut&lt;1&gt;</twBEL><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_150/Mcompar_A[31]_GND_36_o_LessThan_17_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y76.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_150/Mcompar_A[31]_GND_36_o_LessThan_17_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y76.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_150/Mmux_res211</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_150/Mmux_res351_cy</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y73.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_150/Mcompar_A[31]_GND_36_o_LessThan_17_o_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y73.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_127/Mmux_O_318</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_150/Mmux_res321</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y69.B2</twSite><twDelType>net</twDelType><twFanCnt>39</twFanCnt><twDelInfo twEdge="twRising">0.860</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_150/Mmux_res32</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y69.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXN_502&lt;14&gt;</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_150/Mmux_res187</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y66.C6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXN_502&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y66.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_127/Mmux_O_34</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data186</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y63.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.540</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data185</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y63.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>debug_data&lt;14&gt;</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data189</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y78.BI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.606</twDelInfo><twComp>debug_data&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y78.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>VGA_DEBUG/Sh45</twComp><twBEL>VGA_DEBUG/Mram_data_buf3_RAMB</twBEL></twPathDel><twLogDel>1.216</twLogDel><twRouteDel>5.490</twRouteDel><twTotDel>6.706</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="120.000">clk_disp</twDestClk><twPctLog>18.1</twPctLog><twPctRoute>81.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLK_GEN_clkout2 = PERIOD TIMEGRP &quot;CLK_GEN_clkout2&quot; TS_CLKIN / 0.125 HIGH
        50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point DISPLAY/P2S_SEG/buff_28 (SLICE_X66Y77.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.144</twSlack><twSrc BELType="FF">DISPLAY/P2S_SEG/buff_27</twSrc><twDest BELType="FF">DISPLAY/P2S_SEG/buff_28</twDest><twTotPathDel>0.155</twTotPathDel><twClkSkew dest = "0.063" src = "0.052">-0.011</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DISPLAY/P2S_SEG/buff_27</twSrc><twDest BELType='FF'>DISPLAY/P2S_SEG/buff_28</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X67Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk_disp</twSrcClk><twPathDel><twSite>SLICE_X67Y77.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>DISPLAY/P2S_SEG/buff&lt;31&gt;</twComp><twBEL>DISPLAY/P2S_SEG/buff_27</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y77.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.122</twDelInfo><twComp>DISPLAY/P2S_SEG/buff&lt;27&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X66Y77.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.067</twDelInfo><twComp>DISPLAY/P2S_SEG/buff&lt;38&gt;</twComp><twBEL>DISPLAY/P2S_SEG/Mmux__n0110201</twBEL><twBEL>DISPLAY/P2S_SEG/buff_28</twBEL></twPathDel><twLogDel>0.033</twLogDel><twRouteDel>0.122</twRouteDel><twTotDel>0.155</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_disp</twDestClk><twPctLog>21.3</twPctLog><twPctRoute>78.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point DISPLAY/P2S_SEG/state_FSM_FFd2 (SLICE_X61Y77.C6), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.164</twSlack><twSrc BELType="FF">DISPLAY/P2S_SEG/data_count_5</twSrc><twDest BELType="FF">DISPLAY/P2S_SEG/state_FSM_FFd2</twDest><twTotPathDel>0.175</twTotPathDel><twClkSkew dest = "0.063" src = "0.052">-0.011</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DISPLAY/P2S_SEG/data_count_5</twSrc><twDest BELType='FF'>DISPLAY/P2S_SEG/state_FSM_FFd2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X60Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk_disp</twSrcClk><twPathDel><twSite>SLICE_X60Y77.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>DISPLAY/P2S_SEG/data_count&lt;5&gt;</twComp><twBEL>DISPLAY/P2S_SEG/data_count_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y77.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.108</twDelInfo><twComp>DISPLAY/P2S_SEG/data_count&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X61Y77.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.033</twDelInfo><twComp>DISPLAY/P2S_SEG/state_FSM_FFd2</twComp><twBEL>DISPLAY/P2S_SEG/state_FSM_FFd2-In1</twBEL><twBEL>DISPLAY/P2S_SEG/state_FSM_FFd2</twBEL></twPathDel><twLogDel>0.067</twLogDel><twRouteDel>0.108</twRouteDel><twTotDel>0.175</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_disp</twDestClk><twPctLog>38.3</twPctLog><twPctRoute>61.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point DISPLAY/P2S_SEG/buff_21 (SLICE_X65Y77.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.173</twSlack><twSrc BELType="FF">DISPLAY/P2S_SEG/buff_20</twSrc><twDest BELType="FF">DISPLAY/P2S_SEG/buff_21</twDest><twTotPathDel>0.173</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DISPLAY/P2S_SEG/buff_20</twSrc><twDest BELType='FF'>DISPLAY/P2S_SEG/buff_21</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X65Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk_disp</twSrcClk><twPathDel><twSite>SLICE_X65Y77.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>DISPLAY/P2S_SEG/buff&lt;24&gt;</twComp><twBEL>DISPLAY/P2S_SEG/buff_20</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y77.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.118</twDelInfo><twComp>DISPLAY/P2S_SEG/buff&lt;20&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X65Y77.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.045</twDelInfo><twComp>DISPLAY/P2S_SEG/buff&lt;24&gt;</twComp><twBEL>DISPLAY/P2S_SEG/Mmux__n0110131</twBEL><twBEL>DISPLAY/P2S_SEG/buff_21</twBEL></twPathDel><twLogDel>0.055</twLogDel><twRouteDel>0.118</twRouteDel><twTotDel>0.173</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_disp</twDestClk><twPctLog>31.8</twPctLog><twPctRoute>68.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="35"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_GEN_clkout2 = PERIOD TIMEGRP &quot;CLK_GEN_clkout2&quot; TS_CLKIN / 0.125 HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="36" type="MINPERIOD" name="Trper_CLKA" slack="38.161" period="40.000" constraintValue="40.000" deviceLimit="1.839" freqLimit="543.774" physResource="VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK" logResource="VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK" locationPin="RAMB18_X2Y50.RDCLK" clockNet="clk_disp"/><twPinLimit anchorID="37" type="MINLOWPULSE" name="Tmpw" slack="38.464" period="40.000" constraintValue="20.000" deviceLimit="0.768" physResource="VGA_DEBUG/Sh57/CLK" logResource="VGA_DEBUG/Mram_data_buf5_RAMA/CLK" locationPin="SLICE_X82Y81.CLK" clockNet="clk_disp"/><twPinLimit anchorID="38" type="MINHIGHPULSE" name="Tmpw" slack="38.464" period="40.000" constraintValue="20.000" deviceLimit="0.768" physResource="VGA_DEBUG/Sh57/CLK" logResource="VGA_DEBUG/Mram_data_buf5_RAMA/CLK" locationPin="SLICE_X82Y81.CLK" clockNet="clk_disp"/></twPinLimitRpt></twConst><twConst anchorID="39" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">TS_CLK_GEN_clkout3 = PERIOD TIMEGRP &quot;CLK_GEN_clkout3&quot; TS_CLKIN / 0.05 HIGH         50%;</twConstName><twItemCnt>34702785</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>8640</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>31.220</twMinPer></twConstHead><twPathRptBanner iPaths="23" iCriticalPaths="0" sType="EndPoint">Paths for end point MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/regs_31_292 (SLICE_X96Y37.CE), 23 paths
</twPathRptBanner><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.756</twSlack><twSrc BELType="FF">BTN_SCAN/result_16</twSrc><twDest BELType="FF">MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/regs_31_292</twDest><twTotPathDel>5.624</twTotPathDel><twClkSkew dest = "4.030" src = "4.435">0.405</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>BTN_SCAN/result_16</twSrc><twDest BELType='FF'>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/regs_31_292</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X153Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="80.000">clk_disp</twSrcClk><twPathDel><twSite>SLICE_X153Y5.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>BTN_SCAN/btn_x&lt;2&gt;</twComp><twBEL>BTN_SCAN/result_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y69.D2</twSite><twDelType>net</twDelType><twFanCnt>255</twFanCnt><twDelInfo twEdge="twRising">2.622</twDelInfo><twComp>BTN_SCAN/result&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y69.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.138</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_3/stall_cnt</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_3/debug_en_debug_step_prev_AND_389_o_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y69.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.112</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXN_44</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y69.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_3/stall_cnt</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_133</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y67.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXN_590</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y67.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXN_380&lt;4&gt;</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/W_addr[4]_we_AND_14_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y37.CE</twSite><twDelType>net</twDelType><twFanCnt>130</twFanCnt><twDelInfo twEdge="twRising">1.372</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/W_addr[4]_we_AND_14_o</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y37.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.201</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/regs_31&lt;298&gt;</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/regs_31_292</twBEL></twPathDel><twLogDel>0.712</twLogDel><twRouteDel>4.912</twRouteDel><twTotDel>5.624</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_cpu</twDestClk><twPctLog>12.7</twPctLog><twPctRoute>87.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>95.807</twSlack><twSrc BELType="FF">MIPS/MIPS_CORE/CPU_CORE/XLXI_3/debug_step_prev</twSrc><twDest BELType="FF">MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/regs_31_292</twDest><twTotPathDel>4.155</twTotPathDel><twClkSkew dest = "1.166" src = "1.109">-0.057</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MIPS/MIPS_CORE/CPU_CORE/XLXI_3/debug_step_prev</twSrc><twDest BELType='FF'>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/regs_31_292</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X82Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_cpu</twSrcClk><twPathDel><twSite>SLICE_X82Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_3/debug_step_prev</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_3/debug_step_prev</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y69.D5</twSite><twDelType>net</twDelType><twFanCnt>252</twFanCnt><twDelInfo twEdge="twRising">1.182</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_3/debug_step_prev</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y69.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.137</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_3/stall_cnt</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_3/debug_en_debug_step_prev_AND_389_o_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y69.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.112</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXN_44</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y69.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_3/stall_cnt</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_133</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y67.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXN_590</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y67.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXN_380&lt;4&gt;</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/W_addr[4]_we_AND_14_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y37.CE</twSite><twDelType>net</twDelType><twFanCnt>130</twFanCnt><twDelInfo twEdge="twRising">1.372</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/W_addr[4]_we_AND_14_o</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y37.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.201</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/regs_31&lt;298&gt;</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/regs_31_292</twBEL></twPathDel><twLogDel>0.683</twLogDel><twRouteDel>3.472</twRouteDel><twTotDel>4.155</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_cpu</twDestClk><twPctLog>16.4</twPctLog><twPctRoute>83.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>96.695</twSlack><twSrc BELType="FF">MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/lui32_out_28</twSrc><twDest BELType="FF">MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/regs_31_292</twDest><twTotPathDel>3.276</twTotPathDel><twClkSkew dest = "1.166" src = "1.100">-0.066</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/lui32_out_28</twSrc><twDest BELType='FF'>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/regs_31_292</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X97Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_cpu</twSrcClk><twPathDel><twSite>SLICE_X97Y75.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/lui32_out&lt;30&gt;</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/lui32_out_28</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y63.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.764</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/lui32_out&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y63.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data817</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_99/Mmux_O21</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y67.A5</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXN_380&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y67.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXN_380&lt;4&gt;</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/W_addr[4]_we_AND_14_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y37.CE</twSite><twDelType>net</twDelType><twFanCnt>130</twFanCnt><twDelInfo twEdge="twRising">1.372</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/W_addr[4]_we_AND_14_o</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y37.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.201</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/regs_31&lt;298&gt;</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/regs_31_292</twBEL></twPathDel><twLogDel>0.510</twLogDel><twRouteDel>2.766</twRouteDel><twTotDel>3.276</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_cpu</twDestClk><twPctLog>15.6</twPctLog><twPctRoute>84.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="23" iCriticalPaths="0" sType="EndPoint">Paths for end point MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/regs_31_291 (SLICE_X96Y37.CE), 23 paths
</twPathRptBanner><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.756</twSlack><twSrc BELType="FF">BTN_SCAN/result_16</twSrc><twDest BELType="FF">MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/regs_31_291</twDest><twTotPathDel>5.624</twTotPathDel><twClkSkew dest = "4.030" src = "4.435">0.405</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>BTN_SCAN/result_16</twSrc><twDest BELType='FF'>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/regs_31_291</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X153Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="80.000">clk_disp</twSrcClk><twPathDel><twSite>SLICE_X153Y5.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>BTN_SCAN/btn_x&lt;2&gt;</twComp><twBEL>BTN_SCAN/result_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y69.D2</twSite><twDelType>net</twDelType><twFanCnt>255</twFanCnt><twDelInfo twEdge="twRising">2.622</twDelInfo><twComp>BTN_SCAN/result&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y69.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.138</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_3/stall_cnt</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_3/debug_en_debug_step_prev_AND_389_o_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y69.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.112</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXN_44</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y69.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_3/stall_cnt</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_133</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y67.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXN_590</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y67.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXN_380&lt;4&gt;</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/W_addr[4]_we_AND_14_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y37.CE</twSite><twDelType>net</twDelType><twFanCnt>130</twFanCnt><twDelInfo twEdge="twRising">1.372</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/W_addr[4]_we_AND_14_o</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y37.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.201</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/regs_31&lt;298&gt;</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/regs_31_291</twBEL></twPathDel><twLogDel>0.712</twLogDel><twRouteDel>4.912</twRouteDel><twTotDel>5.624</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_cpu</twDestClk><twPctLog>12.7</twPctLog><twPctRoute>87.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>95.807</twSlack><twSrc BELType="FF">MIPS/MIPS_CORE/CPU_CORE/XLXI_3/debug_step_prev</twSrc><twDest BELType="FF">MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/regs_31_291</twDest><twTotPathDel>4.155</twTotPathDel><twClkSkew dest = "1.166" src = "1.109">-0.057</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MIPS/MIPS_CORE/CPU_CORE/XLXI_3/debug_step_prev</twSrc><twDest BELType='FF'>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/regs_31_291</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X82Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_cpu</twSrcClk><twPathDel><twSite>SLICE_X82Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_3/debug_step_prev</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_3/debug_step_prev</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y69.D5</twSite><twDelType>net</twDelType><twFanCnt>252</twFanCnt><twDelInfo twEdge="twRising">1.182</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_3/debug_step_prev</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y69.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.137</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_3/stall_cnt</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_3/debug_en_debug_step_prev_AND_389_o_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y69.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.112</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXN_44</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y69.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_3/stall_cnt</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_133</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y67.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXN_590</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y67.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXN_380&lt;4&gt;</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/W_addr[4]_we_AND_14_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y37.CE</twSite><twDelType>net</twDelType><twFanCnt>130</twFanCnt><twDelInfo twEdge="twRising">1.372</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/W_addr[4]_we_AND_14_o</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y37.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.201</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/regs_31&lt;298&gt;</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/regs_31_291</twBEL></twPathDel><twLogDel>0.683</twLogDel><twRouteDel>3.472</twRouteDel><twTotDel>4.155</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_cpu</twDestClk><twPctLog>16.4</twPctLog><twPctRoute>83.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>96.695</twSlack><twSrc BELType="FF">MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/lui32_out_28</twSrc><twDest BELType="FF">MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/regs_31_291</twDest><twTotPathDel>3.276</twTotPathDel><twClkSkew dest = "1.166" src = "1.100">-0.066</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/lui32_out_28</twSrc><twDest BELType='FF'>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/regs_31_291</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X97Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_cpu</twSrcClk><twPathDel><twSite>SLICE_X97Y75.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/lui32_out&lt;30&gt;</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/lui32_out_28</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y63.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.764</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/lui32_out&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y63.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data817</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_99/Mmux_O21</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y67.A5</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXN_380&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y67.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXN_380&lt;4&gt;</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/W_addr[4]_we_AND_14_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y37.CE</twSite><twDelType>net</twDelType><twFanCnt>130</twFanCnt><twDelInfo twEdge="twRising">1.372</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/W_addr[4]_we_AND_14_o</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y37.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.201</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/regs_31&lt;298&gt;</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/regs_31_291</twBEL></twPathDel><twLogDel>0.510</twLogDel><twRouteDel>2.766</twRouteDel><twTotDel>3.276</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_cpu</twDestClk><twPctLog>15.6</twPctLog><twPctRoute>84.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="23" iCriticalPaths="0" sType="EndPoint">Paths for end point MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/regs_31_294 (SLICE_X96Y37.CE), 23 paths
</twPathRptBanner><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.756</twSlack><twSrc BELType="FF">BTN_SCAN/result_16</twSrc><twDest BELType="FF">MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/regs_31_294</twDest><twTotPathDel>5.624</twTotPathDel><twClkSkew dest = "4.030" src = "4.435">0.405</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>BTN_SCAN/result_16</twSrc><twDest BELType='FF'>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/regs_31_294</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X153Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="80.000">clk_disp</twSrcClk><twPathDel><twSite>SLICE_X153Y5.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>BTN_SCAN/btn_x&lt;2&gt;</twComp><twBEL>BTN_SCAN/result_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y69.D2</twSite><twDelType>net</twDelType><twFanCnt>255</twFanCnt><twDelInfo twEdge="twRising">2.622</twDelInfo><twComp>BTN_SCAN/result&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y69.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.138</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_3/stall_cnt</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_3/debug_en_debug_step_prev_AND_389_o_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y69.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.112</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXN_44</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y69.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_3/stall_cnt</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_133</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y67.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXN_590</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y67.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXN_380&lt;4&gt;</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/W_addr[4]_we_AND_14_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y37.CE</twSite><twDelType>net</twDelType><twFanCnt>130</twFanCnt><twDelInfo twEdge="twRising">1.372</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/W_addr[4]_we_AND_14_o</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y37.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.201</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/regs_31&lt;298&gt;</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/regs_31_294</twBEL></twPathDel><twLogDel>0.712</twLogDel><twRouteDel>4.912</twRouteDel><twTotDel>5.624</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_cpu</twDestClk><twPctLog>12.7</twPctLog><twPctRoute>87.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>95.807</twSlack><twSrc BELType="FF">MIPS/MIPS_CORE/CPU_CORE/XLXI_3/debug_step_prev</twSrc><twDest BELType="FF">MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/regs_31_294</twDest><twTotPathDel>4.155</twTotPathDel><twClkSkew dest = "1.166" src = "1.109">-0.057</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MIPS/MIPS_CORE/CPU_CORE/XLXI_3/debug_step_prev</twSrc><twDest BELType='FF'>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/regs_31_294</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X82Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_cpu</twSrcClk><twPathDel><twSite>SLICE_X82Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_3/debug_step_prev</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_3/debug_step_prev</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y69.D5</twSite><twDelType>net</twDelType><twFanCnt>252</twFanCnt><twDelInfo twEdge="twRising">1.182</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_3/debug_step_prev</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y69.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.137</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_3/stall_cnt</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_3/debug_en_debug_step_prev_AND_389_o_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y69.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.112</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXN_44</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y69.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_3/stall_cnt</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_133</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y67.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXN_590</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y67.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXN_380&lt;4&gt;</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/W_addr[4]_we_AND_14_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y37.CE</twSite><twDelType>net</twDelType><twFanCnt>130</twFanCnt><twDelInfo twEdge="twRising">1.372</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/W_addr[4]_we_AND_14_o</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y37.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.201</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/regs_31&lt;298&gt;</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/regs_31_294</twBEL></twPathDel><twLogDel>0.683</twLogDel><twRouteDel>3.472</twRouteDel><twTotDel>4.155</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_cpu</twDestClk><twPctLog>16.4</twPctLog><twPctRoute>83.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>96.695</twSlack><twSrc BELType="FF">MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/lui32_out_28</twSrc><twDest BELType="FF">MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/regs_31_294</twDest><twTotPathDel>3.276</twTotPathDel><twClkSkew dest = "1.166" src = "1.100">-0.066</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/lui32_out_28</twSrc><twDest BELType='FF'>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/regs_31_294</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X97Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_cpu</twSrcClk><twPathDel><twSite>SLICE_X97Y75.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/lui32_out&lt;30&gt;</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/lui32_out_28</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y63.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.764</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/lui32_out&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y63.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data817</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_99/Mmux_O21</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y67.A5</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXN_380&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y67.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXN_380&lt;4&gt;</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/W_addr[4]_we_AND_14_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y37.CE</twSite><twDelType>net</twDelType><twFanCnt>130</twFanCnt><twDelInfo twEdge="twRising">1.372</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/W_addr[4]_we_AND_14_o</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y37.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.201</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/regs_31&lt;298&gt;</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/regs_31_294</twBEL></twPathDel><twLogDel>0.510</twLogDel><twRouteDel>2.766</twRouteDel><twTotDel>3.276</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_cpu</twDestClk><twPctLog>15.6</twPctLog><twPctRoute>84.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLK_GEN_clkout3 = PERIOD TIMEGRP &quot;CLK_GEN_clkout3&quot; TS_CLKIN / 0.05 HIGH
        50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/pc_4_out_28 (SLICE_X98Y80.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.133</twSlack><twSrc BELType="FF">MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/pc_4_out_28</twSrc><twDest BELType="FF">MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/pc_4_out_28</twDest><twTotPathDel>0.144</twTotPathDel><twClkSkew dest = "0.063" src = "0.052">-0.011</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/pc_4_out_28</twSrc><twDest BELType='FF'>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/pc_4_out_28</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X99Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk_cpu</twSrcClk><twPathDel><twSite>SLICE_X99Y80.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/pc_4_out&lt;31&gt;</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/pc_4_out_28</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y80.A5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twFalling">0.103</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/pc_4_out&lt;28&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X98Y80.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.059</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/pc_4_out&lt;31&gt;</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/pc_4[31]_GND_35_o_mux_0_OUT&lt;193&gt;1</twBEL><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/pc_4_out_28</twBEL></twPathDel><twLogDel>0.041</twLogDel><twRouteDel>0.103</twRouteDel><twTotDel>0.144</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_cpu</twDestClk><twPctLog>28.5</twPctLog><twPctRoute>71.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/pc_4_out_31 (SLICE_X98Y80.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.135</twSlack><twSrc BELType="FF">MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/pc_4_out_31</twSrc><twDest BELType="FF">MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/pc_4_out_31</twDest><twTotPathDel>0.146</twTotPathDel><twClkSkew dest = "0.063" src = "0.052">-0.011</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/pc_4_out_31</twSrc><twDest BELType='FF'>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/pc_4_out_31</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X99Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk_cpu</twSrcClk><twPathDel><twSite>SLICE_X99Y80.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/pc_4_out&lt;31&gt;</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/pc_4_out_31</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y80.D5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twFalling">0.105</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/pc_4_out&lt;31&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X98Y80.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.059</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/pc_4_out&lt;31&gt;</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/pc_4[31]_GND_35_o_mux_0_OUT&lt;196&gt;1</twBEL><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/pc_4_out_31</twBEL></twPathDel><twLogDel>0.041</twLogDel><twRouteDel>0.105</twRouteDel><twTotDel>0.146</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_cpu</twDestClk><twPctLog>28.1</twPctLog><twPctRoute>71.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_142/ins_out_8 (SLICE_X102Y68.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.138</twSlack><twSrc BELType="FF">MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_141/ins_out_8</twSrc><twDest BELType="FF">MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_142/ins_out_8</twDest><twTotPathDel>0.151</twTotPathDel><twClkSkew dest = "0.070" src = "0.057">-0.013</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_141/ins_out_8</twSrc><twDest BELType='FF'>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_142/ins_out_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X103Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk_cpu</twSrcClk><twPathDel><twSite>SLICE_X103Y69.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_141/ins_out&lt;13&gt;</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_141/ins_out_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y68.D6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twFalling">0.110</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_141/ins_out&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X102Y68.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.059</twDelInfo><twComp>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_142/ins_out&lt;8&gt;</twComp><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_142/pc_4[31]_GND_33_o_mux_0_OUT&lt;140&gt;1</twBEL><twBEL>MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_142/ins_out_8</twBEL></twPathDel><twLogDel>0.041</twLogDel><twRouteDel>0.110</twRouteDel><twTotDel>0.151</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_cpu</twDestClk><twPctLog>27.2</twPctLog><twPctRoute>72.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="64"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_GEN_clkout3 = PERIOD TIMEGRP &quot;CLK_GEN_clkout3&quot; TS_CLKIN / 0.05 HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="65" type="MINPERIOD" name="Trper_CLKA" slack="98.161" period="100.000" constraintValue="100.000" deviceLimit="1.839" freqLimit="543.774" physResource="MIPS/DATA_RAM/Mram_data1/CLKARDCLK" logResource="MIPS/DATA_RAM/Mram_data1/CLKARDCLK" locationPin="RAMB18_X3Y27.CLKARDCLK" clockNet="clk_cpu"/><twPinLimit anchorID="66" type="MINPERIOD" name="Trper_CLKA" slack="98.161" period="100.000" constraintValue="100.000" deviceLimit="1.839" freqLimit="543.774" physResource="MIPS/DATA_RAM/Mram_data1/CLKBWRCLK" logResource="MIPS/DATA_RAM/Mram_data1/CLKBWRCLK" locationPin="RAMB18_X3Y27.CLKBWRCLK" clockNet="clk_cpu"/><twPinLimit anchorID="67" type="MINPERIOD" name="Tbcper_I(Fmax)" slack="98.591" period="100.000" constraintValue="100.000" deviceLimit="1.409" freqLimit="709.723" physResource="CLK_GEN/clkout4_buf/I0" logResource="CLK_GEN/clkout4_buf/I0" locationPin="BUFGCTRL_X0Y2.I0" clockNet="CLK_GEN/clkout3"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="68"><twConstRollup name="TS_CLKIN" fullName="TS_CLKIN = PERIOD TIMEGRP &quot;TM_CLK&quot; 5 ns HIGH 50%;" type="origin" depth="0" requirement="5.000" prefType="period" actual="2.800" actualRollup="2.733" errors="0" errorRollup="0" items="0" itemsRollup="34925921"/><twConstRollup name="TS_CLK_GEN_clkout2" fullName="TS_CLK_GEN_clkout2 = PERIOD TIMEGRP &quot;CLK_GEN_clkout2&quot; TS_CLKIN / 0.125 HIGH         50%;" type="child" depth="1" requirement="40.000" prefType="period" actual="21.864" actualRollup="N/A" errors="0" errorRollup="0" items="223136" itemsRollup="0"/><twConstRollup name="TS_CLK_GEN_clkout3" fullName="TS_CLK_GEN_clkout3 = PERIOD TIMEGRP &quot;CLK_GEN_clkout3&quot; TS_CLKIN / 0.05 HIGH         50%;" type="child" depth="1" requirement="100.000" prefType="period" actual="31.220" actualRollup="N/A" errors="0" errorRollup="0" items="34702785" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="69">0</twUnmetConstCnt><twDataSheet anchorID="70" twNameLen="15"><twClk2SUList anchorID="71" twDestWidth="10"><twDest>CLK_200M_N</twDest><twClk2SU><twSrc>CLK_200M_N</twSrc><twRiseRise>11.614</twRiseRise><twFallRise>5.466</twFallRise><twRiseFall>3.256</twRiseFall></twClk2SU><twClk2SU><twSrc>CLK_200M_P</twSrc><twRiseRise>11.614</twRiseRise><twFallRise>5.466</twFallRise><twRiseFall>3.256</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="72" twDestWidth="10"><twDest>CLK_200M_P</twDest><twClk2SU><twSrc>CLK_200M_N</twSrc><twRiseRise>11.614</twRiseRise><twFallRise>5.466</twFallRise><twRiseFall>3.256</twRiseFall></twClk2SU><twClk2SU><twSrc>CLK_200M_P</twSrc><twRiseRise>11.614</twRiseRise><twFallRise>5.466</twFallRise><twRiseFall>3.256</twRiseFall></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="73"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>34925921</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>21833</twConnCnt></twConstCov><twStats anchorID="74"><twMinPer>31.220</twMinPer><twFootnote number="1" /><twMaxFreq>32.031</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Thu Dec 10 18:33:47 2020 </twTimestamp></twFoot><twClientInfo anchorID="75"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 5313 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
