#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7ffff39c3a30 .scope module, "testbench" "testbench" 2 7;
 .timescale -9 -12;
L_0x7f01ae900018 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7ffff39e4aa0_0 .net/2s *"_s0", 31 0, L_0x7f01ae900018;  1 drivers
L_0x7f01ae900060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ffff39e4ba0_0 .net/2s *"_s4", 31 0, L_0x7f01ae900060;  1 drivers
v0x7ffff39e4c80_0 .var "clk", 0 0;
v0x7ffff39e4d20_0 .var "cnt", 31 0;
v0x7ffff39e4dc0_0 .var "rd", 31 0;
v0x7ffff39e4e80_0 .var "rs1", 31 0;
v0x7ffff39e4f20_0 .var "rs1_read_rdy", 0 0;
v0x7ffff39e4fc0_0 .net "rs1_val", 31 0, v0x7ffff39e4280_0;  1 drivers
v0x7ffff39e5060_0 .var "rs2", 31 0;
v0x7ffff39e51c0_0 .var "rs2_read_rdy", 0 0;
v0x7ffff39e5290_0 .net "rs2_val", 31 0, v0x7ffff39e4500_0;  1 drivers
v0x7ffff39e5360_0 .var "rst", 0 0;
v0x7ffff39e5430_0 .var "write_rdy", 0 0;
v0x7ffff39e5500_0 .var "write_val", 31 0;
L_0x7ffff39f5640 .part L_0x7f01ae900018, 0, 1;
L_0x7ffff39f5710 .part L_0x7f01ae900060, 0, 1;
S_0x7ffff39c3bb0 .scope module, "regs" "regFile" 2 36, 3 3 0, S_0x7ffff39c3a30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in"
    .port_info 1 /INPUT 1 "rdy_in"
    .port_info 2 /INPUT 1 "rst_in"
    .port_info 3 /INPUT 1 "stall_in"
    .port_info 4 /INPUT 32 "rs1"
    .port_info 5 /INPUT 1 "rs1_read_rdy"
    .port_info 6 /INPUT 32 "rs2"
    .port_info 7 /INPUT 1 "rs2_read_rdy"
    .port_info 8 /INPUT 32 "write_val"
    .port_info 9 /INPUT 32 "rd"
    .port_info 10 /INPUT 1 "write_rdy"
    .port_info 11 /OUTPUT 32 "rs1_val"
    .port_info 12 /OUTPUT 32 "rs2_val"
v0x7ffff39c2c60 .array "all_reg", 0 31, 31 0;
v0x7ffff39e3d70_0 .net "clk_in", 0 0, v0x7ffff39e4c80_0;  1 drivers
v0x7ffff39e3e30_0 .var/i "i", 31 0;
v0x7ffff39e3ef0_0 .net "rd", 31 0, v0x7ffff39e4dc0_0;  1 drivers
v0x7ffff39e3fd0_0 .net "rdy_in", 0 0, L_0x7ffff39f5640;  1 drivers
v0x7ffff39e40e0_0 .net "rs1", 31 0, v0x7ffff39e4e80_0;  1 drivers
v0x7ffff39e41c0_0 .net "rs1_read_rdy", 0 0, v0x7ffff39e4f20_0;  1 drivers
v0x7ffff39e4280_0 .var "rs1_val", 31 0;
v0x7ffff39e4360_0 .net "rs2", 31 0, v0x7ffff39e5060_0;  1 drivers
v0x7ffff39e4440_0 .net "rs2_read_rdy", 0 0, v0x7ffff39e51c0_0;  1 drivers
v0x7ffff39e4500_0 .var "rs2_val", 31 0;
v0x7ffff39e45e0_0 .net "rst_in", 0 0, v0x7ffff39e5360_0;  1 drivers
v0x7ffff39e46a0_0 .net "stall_in", 0 0, L_0x7ffff39f5710;  1 drivers
v0x7ffff39e4760_0 .net "write_rdy", 0 0, v0x7ffff39e5430_0;  1 drivers
v0x7ffff39e4820_0 .net "write_val", 31 0, v0x7ffff39e5500_0;  1 drivers
E_0x7ffff39a6620/0 .event edge, v0x7ffff39e3fd0_0, v0x7ffff39e45e0_0, v0x7ffff39e4440_0, v0x7ffff39e4760_0;
v0x7ffff39c2c60_0 .array/port v0x7ffff39c2c60, 0;
E_0x7ffff39a6620/1 .event edge, v0x7ffff39e3ef0_0, v0x7ffff39e4360_0, v0x7ffff39e4820_0, v0x7ffff39c2c60_0;
v0x7ffff39c2c60_1 .array/port v0x7ffff39c2c60, 1;
v0x7ffff39c2c60_2 .array/port v0x7ffff39c2c60, 2;
v0x7ffff39c2c60_3 .array/port v0x7ffff39c2c60, 3;
v0x7ffff39c2c60_4 .array/port v0x7ffff39c2c60, 4;
E_0x7ffff39a6620/2 .event edge, v0x7ffff39c2c60_1, v0x7ffff39c2c60_2, v0x7ffff39c2c60_3, v0x7ffff39c2c60_4;
v0x7ffff39c2c60_5 .array/port v0x7ffff39c2c60, 5;
v0x7ffff39c2c60_6 .array/port v0x7ffff39c2c60, 6;
v0x7ffff39c2c60_7 .array/port v0x7ffff39c2c60, 7;
v0x7ffff39c2c60_8 .array/port v0x7ffff39c2c60, 8;
E_0x7ffff39a6620/3 .event edge, v0x7ffff39c2c60_5, v0x7ffff39c2c60_6, v0x7ffff39c2c60_7, v0x7ffff39c2c60_8;
v0x7ffff39c2c60_9 .array/port v0x7ffff39c2c60, 9;
v0x7ffff39c2c60_10 .array/port v0x7ffff39c2c60, 10;
v0x7ffff39c2c60_11 .array/port v0x7ffff39c2c60, 11;
v0x7ffff39c2c60_12 .array/port v0x7ffff39c2c60, 12;
E_0x7ffff39a6620/4 .event edge, v0x7ffff39c2c60_9, v0x7ffff39c2c60_10, v0x7ffff39c2c60_11, v0x7ffff39c2c60_12;
v0x7ffff39c2c60_13 .array/port v0x7ffff39c2c60, 13;
v0x7ffff39c2c60_14 .array/port v0x7ffff39c2c60, 14;
v0x7ffff39c2c60_15 .array/port v0x7ffff39c2c60, 15;
v0x7ffff39c2c60_16 .array/port v0x7ffff39c2c60, 16;
E_0x7ffff39a6620/5 .event edge, v0x7ffff39c2c60_13, v0x7ffff39c2c60_14, v0x7ffff39c2c60_15, v0x7ffff39c2c60_16;
v0x7ffff39c2c60_17 .array/port v0x7ffff39c2c60, 17;
v0x7ffff39c2c60_18 .array/port v0x7ffff39c2c60, 18;
v0x7ffff39c2c60_19 .array/port v0x7ffff39c2c60, 19;
v0x7ffff39c2c60_20 .array/port v0x7ffff39c2c60, 20;
E_0x7ffff39a6620/6 .event edge, v0x7ffff39c2c60_17, v0x7ffff39c2c60_18, v0x7ffff39c2c60_19, v0x7ffff39c2c60_20;
v0x7ffff39c2c60_21 .array/port v0x7ffff39c2c60, 21;
v0x7ffff39c2c60_22 .array/port v0x7ffff39c2c60, 22;
v0x7ffff39c2c60_23 .array/port v0x7ffff39c2c60, 23;
v0x7ffff39c2c60_24 .array/port v0x7ffff39c2c60, 24;
E_0x7ffff39a6620/7 .event edge, v0x7ffff39c2c60_21, v0x7ffff39c2c60_22, v0x7ffff39c2c60_23, v0x7ffff39c2c60_24;
v0x7ffff39c2c60_25 .array/port v0x7ffff39c2c60, 25;
v0x7ffff39c2c60_26 .array/port v0x7ffff39c2c60, 26;
v0x7ffff39c2c60_27 .array/port v0x7ffff39c2c60, 27;
v0x7ffff39c2c60_28 .array/port v0x7ffff39c2c60, 28;
E_0x7ffff39a6620/8 .event edge, v0x7ffff39c2c60_25, v0x7ffff39c2c60_26, v0x7ffff39c2c60_27, v0x7ffff39c2c60_28;
v0x7ffff39c2c60_29 .array/port v0x7ffff39c2c60, 29;
v0x7ffff39c2c60_30 .array/port v0x7ffff39c2c60, 30;
v0x7ffff39c2c60_31 .array/port v0x7ffff39c2c60, 31;
E_0x7ffff39a6620/9 .event edge, v0x7ffff39c2c60_29, v0x7ffff39c2c60_30, v0x7ffff39c2c60_31;
E_0x7ffff39a6620 .event/or E_0x7ffff39a6620/0, E_0x7ffff39a6620/1, E_0x7ffff39a6620/2, E_0x7ffff39a6620/3, E_0x7ffff39a6620/4, E_0x7ffff39a6620/5, E_0x7ffff39a6620/6, E_0x7ffff39a6620/7, E_0x7ffff39a6620/8, E_0x7ffff39a6620/9;
E_0x7ffff396fd40/0 .event edge, v0x7ffff39e3fd0_0, v0x7ffff39e45e0_0, v0x7ffff39e41c0_0, v0x7ffff39e4760_0;
E_0x7ffff396fd40/1 .event edge, v0x7ffff39e3ef0_0, v0x7ffff39e40e0_0, v0x7ffff39e4820_0, v0x7ffff39c2c60_0;
E_0x7ffff396fd40/2 .event edge, v0x7ffff39c2c60_1, v0x7ffff39c2c60_2, v0x7ffff39c2c60_3, v0x7ffff39c2c60_4;
E_0x7ffff396fd40/3 .event edge, v0x7ffff39c2c60_5, v0x7ffff39c2c60_6, v0x7ffff39c2c60_7, v0x7ffff39c2c60_8;
E_0x7ffff396fd40/4 .event edge, v0x7ffff39c2c60_9, v0x7ffff39c2c60_10, v0x7ffff39c2c60_11, v0x7ffff39c2c60_12;
E_0x7ffff396fd40/5 .event edge, v0x7ffff39c2c60_13, v0x7ffff39c2c60_14, v0x7ffff39c2c60_15, v0x7ffff39c2c60_16;
E_0x7ffff396fd40/6 .event edge, v0x7ffff39c2c60_17, v0x7ffff39c2c60_18, v0x7ffff39c2c60_19, v0x7ffff39c2c60_20;
E_0x7ffff396fd40/7 .event edge, v0x7ffff39c2c60_21, v0x7ffff39c2c60_22, v0x7ffff39c2c60_23, v0x7ffff39c2c60_24;
E_0x7ffff396fd40/8 .event edge, v0x7ffff39c2c60_25, v0x7ffff39c2c60_26, v0x7ffff39c2c60_27, v0x7ffff39c2c60_28;
E_0x7ffff396fd40/9 .event edge, v0x7ffff39c2c60_29, v0x7ffff39c2c60_30, v0x7ffff39c2c60_31;
E_0x7ffff396fd40 .event/or E_0x7ffff396fd40/0, E_0x7ffff396fd40/1, E_0x7ffff396fd40/2, E_0x7ffff396fd40/3, E_0x7ffff396fd40/4, E_0x7ffff396fd40/5, E_0x7ffff396fd40/6, E_0x7ffff396fd40/7, E_0x7ffff396fd40/8, E_0x7ffff396fd40/9;
E_0x7ffff39a47d0 .event posedge, v0x7ffff39e3d70_0;
    .scope S_0x7ffff39c3bb0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffff39e3e30_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0x7ffff39c3bb0;
T_1 ;
    %wait E_0x7ffff39a47d0;
    %load/vec4 v0x7ffff39e45e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ffff39e4280_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ffff39e4500_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffff39e3e30_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x7ffff39e3e30_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7ffff39e3e30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffff39c2c60, 0, 4;
    %load/vec4 v0x7ffff39e3e30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ffff39e3e30_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7ffff39e3fd0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.4, 4;
    %load/vec4 v0x7ffff39e4760_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.6, 4;
    %load/vec4 v0x7ffff39e4820_0;
    %ix/getv 3, v0x7ffff39e3ef0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffff39c2c60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffff39c2c60, 0, 4;
T_1.6 ;
T_1.4 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7ffff39c3bb0;
T_2 ;
    %wait E_0x7ffff396fd40;
    %load/vec4 v0x7ffff39e3fd0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ffff39e45e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x7ffff39e41c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0x7ffff39e4760_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ffff39e3ef0_0;
    %load/vec4 v0x7ffff39e40e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x7ffff39e4820_0;
    %store/vec4 v0x7ffff39e4280_0, 0, 32;
    %jmp T_2.5;
T_2.4 ;
    %ix/getv 4, v0x7ffff39e40e0_0;
    %load/vec4a v0x7ffff39c2c60, 4;
    %store/vec4 v0x7ffff39e4280_0, 0, 32;
T_2.5 ;
T_2.2 ;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffff39e4280_0, 0, 32;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7ffff39c3bb0;
T_3 ;
    %wait E_0x7ffff39a6620;
    %load/vec4 v0x7ffff39e3fd0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ffff39e45e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x7ffff39e4440_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0x7ffff39e4760_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ffff39e3ef0_0;
    %load/vec4 v0x7ffff39e4360_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x7ffff39e4820_0;
    %store/vec4 v0x7ffff39e4500_0, 0, 32;
    %jmp T_3.5;
T_3.4 ;
    %ix/getv 4, v0x7ffff39e4360_0;
    %load/vec4a v0x7ffff39c2c60, 4;
    %store/vec4 v0x7ffff39e4500_0, 0, 32;
T_3.5 ;
T_3.2 ;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffff39e4500_0, 0, 32;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7ffff39c3a30;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffff39e4d20_0, 0, 32;
    %end;
    .thread T_4;
    .scope S_0x7ffff39c3a30;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffff39e4c80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffff39e5360_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_5.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.1, 5;
    %jmp/1 T_5.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 1000, 0;
    %load/vec4 v0x7ffff39e4c80_0;
    %inv;
    %store/vec4 v0x7ffff39e4c80_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffff39e5360_0, 0, 1;
    %pushi/vec4 200, 0, 32;
T_5.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.3, 5;
    %jmp/1 T_5.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 1000, 0;
    %load/vec4 v0x7ffff39e4c80_0;
    %inv;
    %store/vec4 v0x7ffff39e4c80_0, 0, 1;
    %jmp T_5.2;
T_5.3 ;
    %pop/vec4 1;
    %vpi_call 2 59 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x7ffff39c3a30;
T_6 ;
    %wait E_0x7ffff39a47d0;
    %vpi_call 2 63 "$display", "cnt:%d rs1:%d rs1_val:%d rs2:%d rs2_val:%d", v0x7ffff39e4d20_0, v0x7ffff39e4e80_0, v0x7ffff39e4fc0_0, v0x7ffff39e5060_0, v0x7ffff39e5290_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ffff39e4e80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ffff39e5060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffff39e4f20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffff39e51c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ffff39e4dc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffff39e5430_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ffff39e5500_0, 0;
    %load/vec4 v0x7ffff39e4d20_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7ffff39e4d20_0, 0;
    %load/vec4 v0x7ffff39e4d20_0;
    %cmpi/e 31, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x7ffff39e4dc0_0, 0;
    %pushi/vec4 11, 0, 32;
    %assign/vec4 v0x7ffff39e5500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffff39e5430_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x7ffff39e4d20_0;
    %cmpi/e 32, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x7ffff39e4e80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffff39e4f20_0, 0;
    %pushi/vec4 7, 0, 32;
    %assign/vec4 v0x7ffff39e4dc0_0, 0;
    %pushi/vec4 77, 0, 32;
    %assign/vec4 v0x7ffff39e5500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffff39e5430_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x7ffff39e4d20_0;
    %cmpi/e 33, 0, 32;
    %jmp/0xz  T_6.4, 4;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x7ffff39e4e80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffff39e4f20_0, 0;
    %pushi/vec4 7, 0, 32;
    %assign/vec4 v0x7ffff39e5060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffff39e51c0_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x7ffff39e4d20_0;
    %cmpi/e 50, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %pushi/vec4 7, 0, 32;
    %assign/vec4 v0x7ffff39e4e80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffff39e4f20_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x7ffff39e5060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffff39e51c0_0, 0;
T_6.6 ;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7ffff39c3a30;
T_7 ;
    %vpi_call 2 100 "$dumpfile", "trial.vcd" {0 0 0};
    %vpi_call 2 101 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7ffff39c3a30 {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "../sim/testbench.v";
    "regFile.v";
