# Clock signal
set_property PACKAGE_PIN W5 [get_ports clk]							
set_property IOSTANDARD LVCMOS33 [get_ports clk]
create_clock -add -name sys_clk_pin -period 20.00 -waveform {0 10} [get_ports clk]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets box_IBUF]

# Reset button
#set_property PACKAGE_PIN U18 [get_ports rst]
#set_property IOSTANDARD LVCMOS33 [get_ports rst]

# Switches for angle settings
set_property PACKAGE_PIN V17 [get_ports {sw[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sw[0]}]
set_property PACKAGE_PIN V16 [get_ports {sw[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sw[1]}]
set_property PACKAGE_PIN W16 [get_ports {sw[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sw[2]}]
set_property PACKAGE_PIN W17 [get_ports {box}]
set_property IOSTANDARD LVCMOS33 [get_ports {box}]

# Overcurrent signal
#set_property PACKAGE_PIN W17 [get_ports oc]
#set_property IOSTANDARD LVCMOS33 [get_ports oc]

## PWM output signal
#set_property PACKAGE_PIN J1 [get_ports pwm_out]
#set_property IOSTANDARD LVCMOS33 [get_ports pwm_out]
##Sch name = JA4
set_property PACKAGE_PIN G2 [get_ports {pwm_out}]
set_property IOSTANDARD LVCMOS33 [get_ports {pwm_out}]


set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
set_property BITSTREAM.CONFIG.CONFIGRATE 33 [current_design]
set_property CONFIG_MODE SPIx4 [current_design]
