INFO: [VRFC 10-163] Analyzing VHDL file "/home/filipe/Documentos/Mat√©rias/Projetos-de-Circuitos-Reconfigur-veis_UnB_2019_1/prova/prova1/Simulacoes/tb_p1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_p1'
