INFO: [VRFC 10-163] Analyzing VHDL file "/home/marcell/vivado/RendszerArch/axi_spi/axi_spi.srcs/sim_1/imports/SRC/axi_spi_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_spi_test
