Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Mon Mar 18 18:35:44 2019
| Host         : lenovo running 64-bit Manjaro Linux
| Command      : report_timing_summary -max_paths 10 -file Top_level_timing_summary_routed.rpt -pb Top_level_timing_summary_routed.pb -rpx Top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_level
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -27.817     -886.364                     52                  287        0.077        0.000                      0                  287        4.500        0.000                       0                   135  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -27.817     -886.364                     52                  287        0.077        0.000                      0                  287        4.500        0.000                       0                   135  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           52  Failing Endpoints,  Worst Slack      -27.817ns,  Total Violation     -886.364ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -27.817ns  (required time - arrival time)
  Source:                 uart/int/div_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/int/aux_reg[15]_P/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        37.696ns  (logic 23.685ns (62.831%)  route 14.011ns (37.169%))
  Logic Levels:           101  (CARRY4=78 LUT1=1 LUT2=1 LUT3=15 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.623     5.144    uart/int/clk_IBUF_BUFG
    SLICE_X5Y19          FDRE                                         r  uart/int/div_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDRE (Prop_fdre_C_Q)         0.456     5.600 r  uart/int/div_reg[4]/Q
                         net (fo=27, routed)          0.608     6.208    uart/int/div_reg_n_0_[4]
    SLICE_X6Y19          LUT2 (Prop_lut2_I0_O)        0.124     6.332 r  uart/int/aux0_i_9/O
                         net (fo=1, routed)           0.000     6.332    uart/int/aux0_i_9_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.708 r  uart/int/aux0_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.708    uart/int/aux0_i_8_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.825 r  uart/int/aux0__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.825    uart/int/aux0__0_i_9_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.140 f  uart/int/aux0__1_i_9/O[3]
                         net (fo=21, routed)          0.667     7.807    uart/int/aux1[13]
    SLICE_X2Y22          LUT1 (Prop_lut1_I0_O)        0.307     8.114 r  uart/int/aux0__2_i_7/O
                         net (fo=1, routed)           0.000     8.114    uart/int/aux0__2_i_7_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.647 r  uart/int/aux0__2/CO[3]
                         net (fo=1, routed)           0.000     8.647    uart/int/aux0__2_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.804 r  uart/int/aux0__3/CO[1]
                         net (fo=19, routed)          0.924     9.728    uart/int/aux0__3_n_2
    SLICE_X8Y19          LUT3 (Prop_lut3_I0_O)        0.332    10.060 r  uart/int/aux0__4_i_4/O
                         net (fo=1, routed)           0.000    10.060    uart/int/aux0__4_i_4_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.573 r  uart/int/aux0__4/CO[3]
                         net (fo=1, routed)           0.000    10.573    uart/int/aux0__4_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.690 r  uart/int/aux0__5/CO[3]
                         net (fo=1, routed)           0.000    10.690    uart/int/aux0__5_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.807 r  uart/int/aux0__6/CO[3]
                         net (fo=1, routed)           0.000    10.807    uart/int/aux0__6_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.924 r  uart/int/aux0__7/CO[3]
                         net (fo=1, routed)           0.000    10.924    uart/int/aux0__7_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.081 r  uart/int/aux0__8/CO[1]
                         net (fo=21, routed)          0.503    11.584    uart/int/aux0__8_n_2
    SLICE_X9Y23          LUT3 (Prop_lut3_I0_O)        0.332    11.916 r  uart/int/aux0__9_i_4/O
                         net (fo=1, routed)           0.000    11.916    uart/int/aux0__9_i_4_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.466 r  uart/int/aux0__9/CO[3]
                         net (fo=1, routed)           0.000    12.466    uart/int/aux0__9_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.580 r  uart/int/aux0__10/CO[3]
                         net (fo=1, routed)           0.009    12.589    uart/int/aux0__10_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.703 r  uart/int/aux0__11/CO[3]
                         net (fo=1, routed)           0.000    12.703    uart/int/aux0__11_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.817 r  uart/int/aux0__12/CO[3]
                         net (fo=1, routed)           0.000    12.817    uart/int/aux0__12_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.974 r  uart/int/aux0__13/CO[1]
                         net (fo=21, routed)          0.742    13.716    uart/int/aux0__13_n_2
    SLICE_X8Y24          LUT3 (Prop_lut3_I0_O)        0.329    14.045 r  uart/int/aux0__14_i_4/O
                         net (fo=1, routed)           0.000    14.045    uart/int/aux0__14_i_4_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.578 r  uart/int/aux0__14/CO[3]
                         net (fo=1, routed)           0.009    14.587    uart/int/aux0__14_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.704 r  uart/int/aux0__15/CO[3]
                         net (fo=1, routed)           0.000    14.704    uart/int/aux0__15_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.821 r  uart/int/aux0__16/CO[3]
                         net (fo=1, routed)           0.000    14.821    uart/int/aux0__16_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.938 r  uart/int/aux0__17/CO[3]
                         net (fo=1, routed)           0.000    14.938    uart/int/aux0__17_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.095 r  uart/int/aux0__18/CO[1]
                         net (fo=21, routed)          0.519    15.614    uart/int/aux0__18_n_2
    SLICE_X9Y28          LUT3 (Prop_lut3_I0_O)        0.332    15.946 r  uart/int/aux0__19_i_4/O
                         net (fo=1, routed)           0.000    15.946    uart/int/aux0__19_i_4_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.496 r  uart/int/aux0__19/CO[3]
                         net (fo=1, routed)           0.000    16.496    uart/int/aux0__19_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.610 r  uart/int/aux0__20/CO[3]
                         net (fo=1, routed)           0.000    16.610    uart/int/aux0__20_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.724 r  uart/int/aux0__21/CO[3]
                         net (fo=1, routed)           0.000    16.724    uart/int/aux0__21_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.838 r  uart/int/aux0__22/CO[3]
                         net (fo=1, routed)           0.000    16.838    uart/int/aux0__22_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.995 r  uart/int/aux0__23/CO[1]
                         net (fo=21, routed)          0.693    17.688    uart/int/aux0__23_n_2
    SLICE_X9Y33          LUT3 (Prop_lut3_I0_O)        0.329    18.017 r  uart/int/aux0__24_i_5/O
                         net (fo=1, routed)           0.000    18.017    uart/int/aux0__24_i_5_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.549 r  uart/int/aux0__24/CO[3]
                         net (fo=1, routed)           0.000    18.549    uart/int/aux0__24_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.663 r  uart/int/aux0__25/CO[3]
                         net (fo=1, routed)           0.000    18.663    uart/int/aux0__25_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.777 r  uart/int/aux0__26/CO[3]
                         net (fo=1, routed)           0.000    18.777    uart/int/aux0__26_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.891 r  uart/int/aux0__27/CO[3]
                         net (fo=1, routed)           0.000    18.891    uart/int/aux0__27_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.048 r  uart/int/aux0__28/CO[1]
                         net (fo=21, routed)          0.635    19.683    uart/int/aux0__28_n_2
    SLICE_X8Y36          LUT3 (Prop_lut3_I0_O)        0.329    20.012 r  uart/int/aux0__29_i_4/O
                         net (fo=1, routed)           0.000    20.012    uart/int/aux0__29_i_4_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.545 r  uart/int/aux0__29/CO[3]
                         net (fo=1, routed)           0.000    20.545    uart/int/aux0__29_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.662 r  uart/int/aux0__30/CO[3]
                         net (fo=1, routed)           0.000    20.662    uart/int/aux0__30_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.779 r  uart/int/aux0__31/CO[3]
                         net (fo=1, routed)           0.000    20.779    uart/int/aux0__31_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.896 r  uart/int/aux0__32/CO[3]
                         net (fo=1, routed)           0.000    20.896    uart/int/aux0__32_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.053 r  uart/int/aux0__33/CO[1]
                         net (fo=21, routed)          0.676    21.729    uart/int/aux0__33_n_2
    SLICE_X9Y39          LUT3 (Prop_lut3_I0_O)        0.332    22.061 r  uart/int/aux0__34_i_4/O
                         net (fo=1, routed)           0.000    22.061    uart/int/aux0__34_i_4_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.611 r  uart/int/aux0__34/CO[3]
                         net (fo=1, routed)           0.000    22.611    uart/int/aux0__34_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.725 r  uart/int/aux0__35/CO[3]
                         net (fo=1, routed)           0.000    22.725    uart/int/aux0__35_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.839 r  uart/int/aux0__36/CO[3]
                         net (fo=1, routed)           0.000    22.839    uart/int/aux0__36_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.953 r  uart/int/aux0__37/CO[3]
                         net (fo=1, routed)           0.000    22.953    uart/int/aux0__37_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.110 r  uart/int/aux0__38/CO[1]
                         net (fo=21, routed)          0.669    23.780    uart/int/aux0__38_n_2
    SLICE_X10Y42         LUT3 (Prop_lut3_I0_O)        0.329    24.109 r  uart/int/aux0__39_i_4/O
                         net (fo=1, routed)           0.000    24.109    uart/int/aux0__39_i_4_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.642 r  uart/int/aux0__39/CO[3]
                         net (fo=1, routed)           0.000    24.642    uart/int/aux0__39_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.759 r  uart/int/aux0__40/CO[3]
                         net (fo=1, routed)           0.000    24.759    uart/int/aux0__40_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.876 r  uart/int/aux0__41/CO[3]
                         net (fo=1, routed)           0.000    24.876    uart/int/aux0__41_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.993 r  uart/int/aux0__42/CO[3]
                         net (fo=1, routed)           0.000    24.993    uart/int/aux0__42_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.150 r  uart/int/aux0__43/CO[1]
                         net (fo=21, routed)          0.710    25.859    uart/int/aux0__43_n_2
    SLICE_X9Y45          LUT3 (Prop_lut3_I0_O)        0.332    26.191 r  uart/int/aux0__44_i_5/O
                         net (fo=1, routed)           0.000    26.191    uart/int/aux0__44_i_5_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.723 r  uart/int/aux0__44/CO[3]
                         net (fo=1, routed)           0.000    26.723    uart/int/aux0__44_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.837 r  uart/int/aux0__45/CO[3]
                         net (fo=1, routed)           0.000    26.837    uart/int/aux0__45_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.951 r  uart/int/aux0__46/CO[3]
                         net (fo=1, routed)           0.000    26.951    uart/int/aux0__46_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.065 r  uart/int/aux0__47/CO[3]
                         net (fo=1, routed)           0.000    27.065    uart/int/aux0__47_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.222 r  uart/int/aux0__48/CO[1]
                         net (fo=21, routed)          0.617    27.839    uart/int/aux0__48_n_2
    SLICE_X8Y48          LUT3 (Prop_lut3_I0_O)        0.329    28.168 r  uart/int/aux0__49_i_4/O
                         net (fo=1, routed)           0.000    28.168    uart/int/aux0__49_i_4_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.701 r  uart/int/aux0__49/CO[3]
                         net (fo=1, routed)           0.000    28.701    uart/int/aux0__49_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.818 r  uart/int/aux0__50/CO[3]
                         net (fo=1, routed)           0.001    28.819    uart/int/aux0__50_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.936 r  uart/int/aux0__51/CO[3]
                         net (fo=1, routed)           0.000    28.936    uart/int/aux0__51_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.053 r  uart/int/aux0__52/CO[3]
                         net (fo=1, routed)           0.000    29.053    uart/int/aux0__52_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.210 r  uart/int/aux0__53/CO[1]
                         net (fo=21, routed)          0.866    30.076    uart/int/aux0__53_n_2
    SLICE_X7Y50          LUT3 (Prop_lut3_I0_O)        0.332    30.408 r  uart/int/aux0__54_i_5/O
                         net (fo=1, routed)           0.000    30.408    uart/int/aux0__54_i_5_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.940 r  uart/int/aux0__54/CO[3]
                         net (fo=1, routed)           0.000    30.940    uart/int/aux0__54_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.054 r  uart/int/aux0__55/CO[3]
                         net (fo=1, routed)           0.000    31.054    uart/int/aux0__55_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.168 r  uart/int/aux0__56/CO[3]
                         net (fo=1, routed)           0.000    31.168    uart/int/aux0__56_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.282 r  uart/int/aux0__57/CO[3]
                         net (fo=1, routed)           0.000    31.282    uart/int/aux0__57_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.439 r  uart/int/aux0__58/CO[1]
                         net (fo=21, routed)          0.696    32.135    uart/int/aux0__58_n_2
    SLICE_X6Y54          LUT3 (Prop_lut3_I0_O)        0.329    32.464 r  uart/int/aux0__59_i_5/O
                         net (fo=1, routed)           0.000    32.464    uart/int/aux0__59_i_5_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.977 r  uart/int/aux0__59/CO[3]
                         net (fo=1, routed)           0.000    32.977    uart/int/aux0__59_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.094 r  uart/int/aux0__60/CO[3]
                         net (fo=1, routed)           0.000    33.094    uart/int/aux0__60_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.211 r  uart/int/aux0__61/CO[3]
                         net (fo=1, routed)           0.000    33.211    uart/int/aux0__61_n_0
    SLICE_X6Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.328 r  uart/int/aux0__62/CO[3]
                         net (fo=1, routed)           0.000    33.328    uart/int/aux0__62_n_0
    SLICE_X6Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.485 r  uart/int/aux0__63/CO[1]
                         net (fo=21, routed)          0.650    34.135    uart/int/aux0__63_n_2
    SLICE_X5Y57          LUT3 (Prop_lut3_I0_O)        0.332    34.467 r  uart/int/aux0__64_i_4/O
                         net (fo=1, routed)           0.000    34.467    uart/int/aux0__64_i_4_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.017 r  uart/int/aux0__64/CO[3]
                         net (fo=1, routed)           0.000    35.017    uart/int/aux0__64_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.131 r  uart/int/aux0__65/CO[3]
                         net (fo=1, routed)           0.000    35.131    uart/int/aux0__65_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.245 r  uart/int/aux0__66/CO[3]
                         net (fo=1, routed)           0.000    35.245    uart/int/aux0__66_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.359 r  uart/int/aux0__67/CO[3]
                         net (fo=1, routed)           0.000    35.359    uart/int/aux0__67_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.516 r  uart/int/aux0__68/CO[1]
                         net (fo=21, routed)          0.719    36.236    uart/int/aux0__68_n_2
    SLICE_X6Y59          LUT3 (Prop_lut3_I0_O)        0.329    36.565 r  uart/int/aux0__69_i_4/O
                         net (fo=1, routed)           0.000    36.565    uart/int/aux0__69_i_4_n_0
    SLICE_X6Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.098 r  uart/int/aux0__69/CO[3]
                         net (fo=1, routed)           0.000    37.098    uart/int/aux0__69_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.215 r  uart/int/aux0__70/CO[3]
                         net (fo=1, routed)           0.000    37.215    uart/int/aux0__70_n_0
    SLICE_X6Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.332 r  uart/int/aux0__71/CO[3]
                         net (fo=1, routed)           0.000    37.332    uart/int/aux0__71_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.449 r  uart/int/aux0__72/CO[3]
                         net (fo=1, routed)           0.000    37.449    uart/int/aux0__72_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.606 r  uart/int/aux0__73/CO[1]
                         net (fo=21, routed)          0.795    38.401    uart/int/aux0__73_n_2
    SLICE_X7Y60          LUT3 (Prop_lut3_I0_O)        0.332    38.733 r  uart/int/aux0__74_i_4/O
                         net (fo=1, routed)           0.000    38.733    uart/int/aux0__74_i_4_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.283 r  uart/int/aux0__74/CO[3]
                         net (fo=1, routed)           0.000    39.283    uart/int/aux0__74_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.397 r  uart/int/aux0__75/CO[3]
                         net (fo=1, routed)           0.000    39.397    uart/int/aux0__75_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    39.619 r  uart/int/aux0__76/O[0]
                         net (fo=5, routed)           0.835    40.454    uart/int/aux0__76_n_7
    SLICE_X11Y60         LUT4 (Prop_lut4_I0_O)        0.299    40.753 f  uart/int/aux[11]_P_i_3/O
                         net (fo=3, routed)           0.447    41.199    uart/int/aux[11]_P_i_3_n_0
    SLICE_X8Y60          LUT6 (Prop_lut6_I0_O)        0.124    41.323 r  uart/int/aux[14]_P_i_6/O
                         net (fo=2, routed)           0.318    41.641    uart/int/aux[14]_P_i_6_n_0
    SLICE_X8Y58          LUT6 (Prop_lut6_I5_O)        0.124    41.765 r  uart/int/aux[12]_P_i_3/O
                         net (fo=2, routed)           0.398    42.163    uart/int/aux[12]_P_i_3_n_0
    SLICE_X7Y58          LUT6 (Prop_lut6_I3_O)        0.124    42.287 r  uart/int/aux[15]_P_i_10/O
                         net (fo=1, routed)           0.151    42.439    uart/int/aux[15]_P_i_10_n_0
    SLICE_X7Y58          LUT4 (Prop_lut4_I2_O)        0.124    42.563 f  uart/int/aux[15]_P_i_5/O
                         net (fo=1, routed)           0.154    42.717    uart/int/aux[15]_P_i_5_n_0
    SLICE_X7Y58          LUT6 (Prop_lut6_I5_O)        0.124    42.841 r  uart/int/aux[15]_P_i_2/O
                         net (fo=1, routed)           0.000    42.841    uart/int/aux[15]_P_i_2_n_0
    SLICE_X7Y58          FDRE                                         r  uart/int/aux_reg[15]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.506    14.847    uart/int/clk_IBUF_BUFG
    SLICE_X7Y58          FDRE                                         r  uart/int/aux_reg[15]_P/C
                         clock pessimism              0.180    15.027    
                         clock uncertainty           -0.035    14.991    
    SLICE_X7Y58          FDRE (Setup_fdre_C_D)        0.032    15.023    uart/int/aux_reg[15]_P
  -------------------------------------------------------------------
                         required time                         15.023    
                         arrival time                         -42.841    
  -------------------------------------------------------------------
                         slack                                -27.817    

Slack (VIOLATED) :        -27.769ns  (required time - arrival time)
  Source:                 uart/int/div_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/int/aux_reg[12]_P/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        37.581ns  (logic 23.561ns (62.694%)  route 14.020ns (37.306%))
  Logic Levels:           100  (CARRY4=78 LUT1=1 LUT2=1 LUT3=16 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.623     5.144    uart/int/clk_IBUF_BUFG
    SLICE_X5Y19          FDRE                                         r  uart/int/div_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDRE (Prop_fdre_C_Q)         0.456     5.600 r  uart/int/div_reg[4]/Q
                         net (fo=27, routed)          0.608     6.208    uart/int/div_reg_n_0_[4]
    SLICE_X6Y19          LUT2 (Prop_lut2_I0_O)        0.124     6.332 r  uart/int/aux0_i_9/O
                         net (fo=1, routed)           0.000     6.332    uart/int/aux0_i_9_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.708 r  uart/int/aux0_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.708    uart/int/aux0_i_8_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.825 r  uart/int/aux0__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.825    uart/int/aux0__0_i_9_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.140 f  uart/int/aux0__1_i_9/O[3]
                         net (fo=21, routed)          0.667     7.807    uart/int/aux1[13]
    SLICE_X2Y22          LUT1 (Prop_lut1_I0_O)        0.307     8.114 r  uart/int/aux0__2_i_7/O
                         net (fo=1, routed)           0.000     8.114    uart/int/aux0__2_i_7_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.647 r  uart/int/aux0__2/CO[3]
                         net (fo=1, routed)           0.000     8.647    uart/int/aux0__2_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.804 r  uart/int/aux0__3/CO[1]
                         net (fo=19, routed)          0.924     9.728    uart/int/aux0__3_n_2
    SLICE_X8Y19          LUT3 (Prop_lut3_I0_O)        0.332    10.060 r  uart/int/aux0__4_i_4/O
                         net (fo=1, routed)           0.000    10.060    uart/int/aux0__4_i_4_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.573 r  uart/int/aux0__4/CO[3]
                         net (fo=1, routed)           0.000    10.573    uart/int/aux0__4_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.690 r  uart/int/aux0__5/CO[3]
                         net (fo=1, routed)           0.000    10.690    uart/int/aux0__5_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.807 r  uart/int/aux0__6/CO[3]
                         net (fo=1, routed)           0.000    10.807    uart/int/aux0__6_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.924 r  uart/int/aux0__7/CO[3]
                         net (fo=1, routed)           0.000    10.924    uart/int/aux0__7_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.081 r  uart/int/aux0__8/CO[1]
                         net (fo=21, routed)          0.503    11.584    uart/int/aux0__8_n_2
    SLICE_X9Y23          LUT3 (Prop_lut3_I0_O)        0.332    11.916 r  uart/int/aux0__9_i_4/O
                         net (fo=1, routed)           0.000    11.916    uart/int/aux0__9_i_4_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.466 r  uart/int/aux0__9/CO[3]
                         net (fo=1, routed)           0.000    12.466    uart/int/aux0__9_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.580 r  uart/int/aux0__10/CO[3]
                         net (fo=1, routed)           0.009    12.589    uart/int/aux0__10_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.703 r  uart/int/aux0__11/CO[3]
                         net (fo=1, routed)           0.000    12.703    uart/int/aux0__11_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.817 r  uart/int/aux0__12/CO[3]
                         net (fo=1, routed)           0.000    12.817    uart/int/aux0__12_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.974 r  uart/int/aux0__13/CO[1]
                         net (fo=21, routed)          0.742    13.716    uart/int/aux0__13_n_2
    SLICE_X8Y24          LUT3 (Prop_lut3_I0_O)        0.329    14.045 r  uart/int/aux0__14_i_4/O
                         net (fo=1, routed)           0.000    14.045    uart/int/aux0__14_i_4_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.578 r  uart/int/aux0__14/CO[3]
                         net (fo=1, routed)           0.009    14.587    uart/int/aux0__14_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.704 r  uart/int/aux0__15/CO[3]
                         net (fo=1, routed)           0.000    14.704    uart/int/aux0__15_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.821 r  uart/int/aux0__16/CO[3]
                         net (fo=1, routed)           0.000    14.821    uart/int/aux0__16_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.938 r  uart/int/aux0__17/CO[3]
                         net (fo=1, routed)           0.000    14.938    uart/int/aux0__17_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.095 r  uart/int/aux0__18/CO[1]
                         net (fo=21, routed)          0.519    15.614    uart/int/aux0__18_n_2
    SLICE_X9Y28          LUT3 (Prop_lut3_I0_O)        0.332    15.946 r  uart/int/aux0__19_i_4/O
                         net (fo=1, routed)           0.000    15.946    uart/int/aux0__19_i_4_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.496 r  uart/int/aux0__19/CO[3]
                         net (fo=1, routed)           0.000    16.496    uart/int/aux0__19_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.610 r  uart/int/aux0__20/CO[3]
                         net (fo=1, routed)           0.000    16.610    uart/int/aux0__20_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.724 r  uart/int/aux0__21/CO[3]
                         net (fo=1, routed)           0.000    16.724    uart/int/aux0__21_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.838 r  uart/int/aux0__22/CO[3]
                         net (fo=1, routed)           0.000    16.838    uart/int/aux0__22_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.995 r  uart/int/aux0__23/CO[1]
                         net (fo=21, routed)          0.693    17.688    uart/int/aux0__23_n_2
    SLICE_X9Y33          LUT3 (Prop_lut3_I0_O)        0.329    18.017 r  uart/int/aux0__24_i_5/O
                         net (fo=1, routed)           0.000    18.017    uart/int/aux0__24_i_5_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.549 r  uart/int/aux0__24/CO[3]
                         net (fo=1, routed)           0.000    18.549    uart/int/aux0__24_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.663 r  uart/int/aux0__25/CO[3]
                         net (fo=1, routed)           0.000    18.663    uart/int/aux0__25_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.777 r  uart/int/aux0__26/CO[3]
                         net (fo=1, routed)           0.000    18.777    uart/int/aux0__26_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.891 r  uart/int/aux0__27/CO[3]
                         net (fo=1, routed)           0.000    18.891    uart/int/aux0__27_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.048 r  uart/int/aux0__28/CO[1]
                         net (fo=21, routed)          0.635    19.683    uart/int/aux0__28_n_2
    SLICE_X8Y36          LUT3 (Prop_lut3_I0_O)        0.329    20.012 r  uart/int/aux0__29_i_4/O
                         net (fo=1, routed)           0.000    20.012    uart/int/aux0__29_i_4_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.545 r  uart/int/aux0__29/CO[3]
                         net (fo=1, routed)           0.000    20.545    uart/int/aux0__29_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.662 r  uart/int/aux0__30/CO[3]
                         net (fo=1, routed)           0.000    20.662    uart/int/aux0__30_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.779 r  uart/int/aux0__31/CO[3]
                         net (fo=1, routed)           0.000    20.779    uart/int/aux0__31_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.896 r  uart/int/aux0__32/CO[3]
                         net (fo=1, routed)           0.000    20.896    uart/int/aux0__32_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.053 r  uart/int/aux0__33/CO[1]
                         net (fo=21, routed)          0.676    21.729    uart/int/aux0__33_n_2
    SLICE_X9Y39          LUT3 (Prop_lut3_I0_O)        0.332    22.061 r  uart/int/aux0__34_i_4/O
                         net (fo=1, routed)           0.000    22.061    uart/int/aux0__34_i_4_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.611 r  uart/int/aux0__34/CO[3]
                         net (fo=1, routed)           0.000    22.611    uart/int/aux0__34_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.725 r  uart/int/aux0__35/CO[3]
                         net (fo=1, routed)           0.000    22.725    uart/int/aux0__35_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.839 r  uart/int/aux0__36/CO[3]
                         net (fo=1, routed)           0.000    22.839    uart/int/aux0__36_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.953 r  uart/int/aux0__37/CO[3]
                         net (fo=1, routed)           0.000    22.953    uart/int/aux0__37_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.110 r  uart/int/aux0__38/CO[1]
                         net (fo=21, routed)          0.669    23.780    uart/int/aux0__38_n_2
    SLICE_X10Y42         LUT3 (Prop_lut3_I0_O)        0.329    24.109 r  uart/int/aux0__39_i_4/O
                         net (fo=1, routed)           0.000    24.109    uart/int/aux0__39_i_4_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.642 r  uart/int/aux0__39/CO[3]
                         net (fo=1, routed)           0.000    24.642    uart/int/aux0__39_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.759 r  uart/int/aux0__40/CO[3]
                         net (fo=1, routed)           0.000    24.759    uart/int/aux0__40_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.876 r  uart/int/aux0__41/CO[3]
                         net (fo=1, routed)           0.000    24.876    uart/int/aux0__41_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.993 r  uart/int/aux0__42/CO[3]
                         net (fo=1, routed)           0.000    24.993    uart/int/aux0__42_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.150 r  uart/int/aux0__43/CO[1]
                         net (fo=21, routed)          0.710    25.859    uart/int/aux0__43_n_2
    SLICE_X9Y45          LUT3 (Prop_lut3_I0_O)        0.332    26.191 r  uart/int/aux0__44_i_5/O
                         net (fo=1, routed)           0.000    26.191    uart/int/aux0__44_i_5_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.723 r  uart/int/aux0__44/CO[3]
                         net (fo=1, routed)           0.000    26.723    uart/int/aux0__44_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.837 r  uart/int/aux0__45/CO[3]
                         net (fo=1, routed)           0.000    26.837    uart/int/aux0__45_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.951 r  uart/int/aux0__46/CO[3]
                         net (fo=1, routed)           0.000    26.951    uart/int/aux0__46_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.065 r  uart/int/aux0__47/CO[3]
                         net (fo=1, routed)           0.000    27.065    uart/int/aux0__47_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.222 r  uart/int/aux0__48/CO[1]
                         net (fo=21, routed)          0.617    27.839    uart/int/aux0__48_n_2
    SLICE_X8Y48          LUT3 (Prop_lut3_I0_O)        0.329    28.168 r  uart/int/aux0__49_i_4/O
                         net (fo=1, routed)           0.000    28.168    uart/int/aux0__49_i_4_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.701 r  uart/int/aux0__49/CO[3]
                         net (fo=1, routed)           0.000    28.701    uart/int/aux0__49_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.818 r  uart/int/aux0__50/CO[3]
                         net (fo=1, routed)           0.001    28.819    uart/int/aux0__50_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.936 r  uart/int/aux0__51/CO[3]
                         net (fo=1, routed)           0.000    28.936    uart/int/aux0__51_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.053 r  uart/int/aux0__52/CO[3]
                         net (fo=1, routed)           0.000    29.053    uart/int/aux0__52_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.210 r  uart/int/aux0__53/CO[1]
                         net (fo=21, routed)          0.866    30.076    uart/int/aux0__53_n_2
    SLICE_X7Y50          LUT3 (Prop_lut3_I0_O)        0.332    30.408 r  uart/int/aux0__54_i_5/O
                         net (fo=1, routed)           0.000    30.408    uart/int/aux0__54_i_5_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.940 r  uart/int/aux0__54/CO[3]
                         net (fo=1, routed)           0.000    30.940    uart/int/aux0__54_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.054 r  uart/int/aux0__55/CO[3]
                         net (fo=1, routed)           0.000    31.054    uart/int/aux0__55_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.168 r  uart/int/aux0__56/CO[3]
                         net (fo=1, routed)           0.000    31.168    uart/int/aux0__56_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.282 r  uart/int/aux0__57/CO[3]
                         net (fo=1, routed)           0.000    31.282    uart/int/aux0__57_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.439 r  uart/int/aux0__58/CO[1]
                         net (fo=21, routed)          0.696    32.135    uart/int/aux0__58_n_2
    SLICE_X6Y54          LUT3 (Prop_lut3_I0_O)        0.329    32.464 r  uart/int/aux0__59_i_5/O
                         net (fo=1, routed)           0.000    32.464    uart/int/aux0__59_i_5_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.977 r  uart/int/aux0__59/CO[3]
                         net (fo=1, routed)           0.000    32.977    uart/int/aux0__59_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.094 r  uart/int/aux0__60/CO[3]
                         net (fo=1, routed)           0.000    33.094    uart/int/aux0__60_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.211 r  uart/int/aux0__61/CO[3]
                         net (fo=1, routed)           0.000    33.211    uart/int/aux0__61_n_0
    SLICE_X6Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.328 r  uart/int/aux0__62/CO[3]
                         net (fo=1, routed)           0.000    33.328    uart/int/aux0__62_n_0
    SLICE_X6Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.485 r  uart/int/aux0__63/CO[1]
                         net (fo=21, routed)          0.650    34.135    uart/int/aux0__63_n_2
    SLICE_X5Y57          LUT3 (Prop_lut3_I0_O)        0.332    34.467 r  uart/int/aux0__64_i_4/O
                         net (fo=1, routed)           0.000    34.467    uart/int/aux0__64_i_4_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.017 r  uart/int/aux0__64/CO[3]
                         net (fo=1, routed)           0.000    35.017    uart/int/aux0__64_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.131 r  uart/int/aux0__65/CO[3]
                         net (fo=1, routed)           0.000    35.131    uart/int/aux0__65_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.245 r  uart/int/aux0__66/CO[3]
                         net (fo=1, routed)           0.000    35.245    uart/int/aux0__66_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.359 r  uart/int/aux0__67/CO[3]
                         net (fo=1, routed)           0.000    35.359    uart/int/aux0__67_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.516 r  uart/int/aux0__68/CO[1]
                         net (fo=21, routed)          0.719    36.236    uart/int/aux0__68_n_2
    SLICE_X6Y59          LUT3 (Prop_lut3_I0_O)        0.329    36.565 r  uart/int/aux0__69_i_4/O
                         net (fo=1, routed)           0.000    36.565    uart/int/aux0__69_i_4_n_0
    SLICE_X6Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.098 r  uart/int/aux0__69/CO[3]
                         net (fo=1, routed)           0.000    37.098    uart/int/aux0__69_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.215 r  uart/int/aux0__70/CO[3]
                         net (fo=1, routed)           0.000    37.215    uart/int/aux0__70_n_0
    SLICE_X6Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.332 r  uart/int/aux0__71/CO[3]
                         net (fo=1, routed)           0.000    37.332    uart/int/aux0__71_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.449 r  uart/int/aux0__72/CO[3]
                         net (fo=1, routed)           0.000    37.449    uart/int/aux0__72_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.606 r  uart/int/aux0__73/CO[1]
                         net (fo=21, routed)          0.795    38.401    uart/int/aux0__73_n_2
    SLICE_X7Y60          LUT3 (Prop_lut3_I0_O)        0.332    38.733 r  uart/int/aux0__74_i_4/O
                         net (fo=1, routed)           0.000    38.733    uart/int/aux0__74_i_4_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.283 r  uart/int/aux0__74/CO[3]
                         net (fo=1, routed)           0.000    39.283    uart/int/aux0__74_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.397 r  uart/int/aux0__75/CO[3]
                         net (fo=1, routed)           0.000    39.397    uart/int/aux0__75_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    39.619 r  uart/int/aux0__76/O[0]
                         net (fo=5, routed)           0.835    40.454    uart/int/aux0__76_n_7
    SLICE_X11Y60         LUT4 (Prop_lut4_I0_O)        0.299    40.753 f  uart/int/aux[11]_P_i_3/O
                         net (fo=3, routed)           0.447    41.199    uart/int/aux[11]_P_i_3_n_0
    SLICE_X8Y60          LUT6 (Prop_lut6_I0_O)        0.124    41.323 r  uart/int/aux[14]_P_i_6/O
                         net (fo=2, routed)           0.318    41.641    uart/int/aux[14]_P_i_6_n_0
    SLICE_X8Y58          LUT6 (Prop_lut6_I5_O)        0.124    41.765 r  uart/int/aux[12]_P_i_3/O
                         net (fo=2, routed)           0.563    42.328    uart/int/aux[12]_P_i_3_n_0
    SLICE_X9Y55          LUT6 (Prop_lut6_I0_O)        0.124    42.452 r  uart/int/aux[12]_P_i_2/O
                         net (fo=1, routed)           0.149    42.601    uart/int/aux[12]_P_i_2_n_0
    SLICE_X9Y55          LUT3 (Prop_lut3_I2_O)        0.124    42.725 r  uart/int/aux[12]_P_i_1/O
                         net (fo=1, routed)           0.000    42.725    uart/int/aux[12]_P_i_1_n_0
    SLICE_X9Y55          FDRE                                         r  uart/int/aux_reg[12]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.440    14.781    uart/int/clk_IBUF_BUFG
    SLICE_X9Y55          FDRE                                         r  uart/int/aux_reg[12]_P/C
                         clock pessimism              0.180    14.961    
                         clock uncertainty           -0.035    14.925    
    SLICE_X9Y55          FDRE (Setup_fdre_C_D)        0.031    14.956    uart/int/aux_reg[12]_P
  -------------------------------------------------------------------
                         required time                         14.956    
                         arrival time                         -42.725    
  -------------------------------------------------------------------
                         slack                                -27.769    

Slack (VIOLATED) :        -27.697ns  (required time - arrival time)
  Source:                 uart/int/div_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/int/aux_reg[13]_P/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        37.506ns  (logic 23.157ns (61.742%)  route 14.349ns (38.257%))
  Logic Levels:           98  (CARRY4=76 LUT1=1 LUT2=1 LUT3=15 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.623     5.144    uart/int/clk_IBUF_BUFG
    SLICE_X5Y19          FDRE                                         r  uart/int/div_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDRE (Prop_fdre_C_Q)         0.456     5.600 r  uart/int/div_reg[4]/Q
                         net (fo=27, routed)          0.608     6.208    uart/int/div_reg_n_0_[4]
    SLICE_X6Y19          LUT2 (Prop_lut2_I0_O)        0.124     6.332 r  uart/int/aux0_i_9/O
                         net (fo=1, routed)           0.000     6.332    uart/int/aux0_i_9_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.708 r  uart/int/aux0_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.708    uart/int/aux0_i_8_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.825 r  uart/int/aux0__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.825    uart/int/aux0__0_i_9_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.140 f  uart/int/aux0__1_i_9/O[3]
                         net (fo=21, routed)          0.667     7.807    uart/int/aux1[13]
    SLICE_X2Y22          LUT1 (Prop_lut1_I0_O)        0.307     8.114 r  uart/int/aux0__2_i_7/O
                         net (fo=1, routed)           0.000     8.114    uart/int/aux0__2_i_7_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.647 r  uart/int/aux0__2/CO[3]
                         net (fo=1, routed)           0.000     8.647    uart/int/aux0__2_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.804 r  uart/int/aux0__3/CO[1]
                         net (fo=19, routed)          0.924     9.728    uart/int/aux0__3_n_2
    SLICE_X8Y19          LUT3 (Prop_lut3_I0_O)        0.332    10.060 r  uart/int/aux0__4_i_4/O
                         net (fo=1, routed)           0.000    10.060    uart/int/aux0__4_i_4_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.573 r  uart/int/aux0__4/CO[3]
                         net (fo=1, routed)           0.000    10.573    uart/int/aux0__4_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.690 r  uart/int/aux0__5/CO[3]
                         net (fo=1, routed)           0.000    10.690    uart/int/aux0__5_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.807 r  uart/int/aux0__6/CO[3]
                         net (fo=1, routed)           0.000    10.807    uart/int/aux0__6_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.924 r  uart/int/aux0__7/CO[3]
                         net (fo=1, routed)           0.000    10.924    uart/int/aux0__7_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.081 r  uart/int/aux0__8/CO[1]
                         net (fo=21, routed)          0.503    11.584    uart/int/aux0__8_n_2
    SLICE_X9Y23          LUT3 (Prop_lut3_I0_O)        0.332    11.916 r  uart/int/aux0__9_i_4/O
                         net (fo=1, routed)           0.000    11.916    uart/int/aux0__9_i_4_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.466 r  uart/int/aux0__9/CO[3]
                         net (fo=1, routed)           0.000    12.466    uart/int/aux0__9_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.580 r  uart/int/aux0__10/CO[3]
                         net (fo=1, routed)           0.009    12.589    uart/int/aux0__10_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.703 r  uart/int/aux0__11/CO[3]
                         net (fo=1, routed)           0.000    12.703    uart/int/aux0__11_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.817 r  uart/int/aux0__12/CO[3]
                         net (fo=1, routed)           0.000    12.817    uart/int/aux0__12_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.974 r  uart/int/aux0__13/CO[1]
                         net (fo=21, routed)          0.742    13.716    uart/int/aux0__13_n_2
    SLICE_X8Y24          LUT3 (Prop_lut3_I0_O)        0.329    14.045 r  uart/int/aux0__14_i_4/O
                         net (fo=1, routed)           0.000    14.045    uart/int/aux0__14_i_4_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.578 r  uart/int/aux0__14/CO[3]
                         net (fo=1, routed)           0.009    14.587    uart/int/aux0__14_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.704 r  uart/int/aux0__15/CO[3]
                         net (fo=1, routed)           0.000    14.704    uart/int/aux0__15_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.821 r  uart/int/aux0__16/CO[3]
                         net (fo=1, routed)           0.000    14.821    uart/int/aux0__16_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.938 r  uart/int/aux0__17/CO[3]
                         net (fo=1, routed)           0.000    14.938    uart/int/aux0__17_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.095 r  uart/int/aux0__18/CO[1]
                         net (fo=21, routed)          0.519    15.614    uart/int/aux0__18_n_2
    SLICE_X9Y28          LUT3 (Prop_lut3_I0_O)        0.332    15.946 r  uart/int/aux0__19_i_4/O
                         net (fo=1, routed)           0.000    15.946    uart/int/aux0__19_i_4_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.496 r  uart/int/aux0__19/CO[3]
                         net (fo=1, routed)           0.000    16.496    uart/int/aux0__19_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.610 r  uart/int/aux0__20/CO[3]
                         net (fo=1, routed)           0.000    16.610    uart/int/aux0__20_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.724 r  uart/int/aux0__21/CO[3]
                         net (fo=1, routed)           0.000    16.724    uart/int/aux0__21_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.838 r  uart/int/aux0__22/CO[3]
                         net (fo=1, routed)           0.000    16.838    uart/int/aux0__22_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.995 r  uart/int/aux0__23/CO[1]
                         net (fo=21, routed)          0.693    17.688    uart/int/aux0__23_n_2
    SLICE_X9Y33          LUT3 (Prop_lut3_I0_O)        0.329    18.017 r  uart/int/aux0__24_i_5/O
                         net (fo=1, routed)           0.000    18.017    uart/int/aux0__24_i_5_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.549 r  uart/int/aux0__24/CO[3]
                         net (fo=1, routed)           0.000    18.549    uart/int/aux0__24_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.663 r  uart/int/aux0__25/CO[3]
                         net (fo=1, routed)           0.000    18.663    uart/int/aux0__25_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.777 r  uart/int/aux0__26/CO[3]
                         net (fo=1, routed)           0.000    18.777    uart/int/aux0__26_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.891 r  uart/int/aux0__27/CO[3]
                         net (fo=1, routed)           0.000    18.891    uart/int/aux0__27_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.048 r  uart/int/aux0__28/CO[1]
                         net (fo=21, routed)          0.635    19.683    uart/int/aux0__28_n_2
    SLICE_X8Y36          LUT3 (Prop_lut3_I0_O)        0.329    20.012 r  uart/int/aux0__29_i_4/O
                         net (fo=1, routed)           0.000    20.012    uart/int/aux0__29_i_4_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.545 r  uart/int/aux0__29/CO[3]
                         net (fo=1, routed)           0.000    20.545    uart/int/aux0__29_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.662 r  uart/int/aux0__30/CO[3]
                         net (fo=1, routed)           0.000    20.662    uart/int/aux0__30_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.779 r  uart/int/aux0__31/CO[3]
                         net (fo=1, routed)           0.000    20.779    uart/int/aux0__31_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.896 r  uart/int/aux0__32/CO[3]
                         net (fo=1, routed)           0.000    20.896    uart/int/aux0__32_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.053 r  uart/int/aux0__33/CO[1]
                         net (fo=21, routed)          0.676    21.729    uart/int/aux0__33_n_2
    SLICE_X9Y39          LUT3 (Prop_lut3_I0_O)        0.332    22.061 r  uart/int/aux0__34_i_4/O
                         net (fo=1, routed)           0.000    22.061    uart/int/aux0__34_i_4_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.611 r  uart/int/aux0__34/CO[3]
                         net (fo=1, routed)           0.000    22.611    uart/int/aux0__34_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.725 r  uart/int/aux0__35/CO[3]
                         net (fo=1, routed)           0.000    22.725    uart/int/aux0__35_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.839 r  uart/int/aux0__36/CO[3]
                         net (fo=1, routed)           0.000    22.839    uart/int/aux0__36_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.953 r  uart/int/aux0__37/CO[3]
                         net (fo=1, routed)           0.000    22.953    uart/int/aux0__37_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.110 r  uart/int/aux0__38/CO[1]
                         net (fo=21, routed)          0.669    23.780    uart/int/aux0__38_n_2
    SLICE_X10Y42         LUT3 (Prop_lut3_I0_O)        0.329    24.109 r  uart/int/aux0__39_i_4/O
                         net (fo=1, routed)           0.000    24.109    uart/int/aux0__39_i_4_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.642 r  uart/int/aux0__39/CO[3]
                         net (fo=1, routed)           0.000    24.642    uart/int/aux0__39_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.759 r  uart/int/aux0__40/CO[3]
                         net (fo=1, routed)           0.000    24.759    uart/int/aux0__40_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.876 r  uart/int/aux0__41/CO[3]
                         net (fo=1, routed)           0.000    24.876    uart/int/aux0__41_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.993 r  uart/int/aux0__42/CO[3]
                         net (fo=1, routed)           0.000    24.993    uart/int/aux0__42_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.150 r  uart/int/aux0__43/CO[1]
                         net (fo=21, routed)          0.710    25.859    uart/int/aux0__43_n_2
    SLICE_X9Y45          LUT3 (Prop_lut3_I0_O)        0.332    26.191 r  uart/int/aux0__44_i_5/O
                         net (fo=1, routed)           0.000    26.191    uart/int/aux0__44_i_5_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.723 r  uart/int/aux0__44/CO[3]
                         net (fo=1, routed)           0.000    26.723    uart/int/aux0__44_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.837 r  uart/int/aux0__45/CO[3]
                         net (fo=1, routed)           0.000    26.837    uart/int/aux0__45_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.951 r  uart/int/aux0__46/CO[3]
                         net (fo=1, routed)           0.000    26.951    uart/int/aux0__46_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.065 r  uart/int/aux0__47/CO[3]
                         net (fo=1, routed)           0.000    27.065    uart/int/aux0__47_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.222 r  uart/int/aux0__48/CO[1]
                         net (fo=21, routed)          0.617    27.839    uart/int/aux0__48_n_2
    SLICE_X8Y48          LUT3 (Prop_lut3_I0_O)        0.329    28.168 r  uart/int/aux0__49_i_4/O
                         net (fo=1, routed)           0.000    28.168    uart/int/aux0__49_i_4_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.701 r  uart/int/aux0__49/CO[3]
                         net (fo=1, routed)           0.000    28.701    uart/int/aux0__49_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.818 r  uart/int/aux0__50/CO[3]
                         net (fo=1, routed)           0.001    28.819    uart/int/aux0__50_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.936 r  uart/int/aux0__51/CO[3]
                         net (fo=1, routed)           0.000    28.936    uart/int/aux0__51_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.053 r  uart/int/aux0__52/CO[3]
                         net (fo=1, routed)           0.000    29.053    uart/int/aux0__52_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.210 r  uart/int/aux0__53/CO[1]
                         net (fo=21, routed)          0.866    30.076    uart/int/aux0__53_n_2
    SLICE_X7Y50          LUT3 (Prop_lut3_I0_O)        0.332    30.408 r  uart/int/aux0__54_i_5/O
                         net (fo=1, routed)           0.000    30.408    uart/int/aux0__54_i_5_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.940 r  uart/int/aux0__54/CO[3]
                         net (fo=1, routed)           0.000    30.940    uart/int/aux0__54_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.054 r  uart/int/aux0__55/CO[3]
                         net (fo=1, routed)           0.000    31.054    uart/int/aux0__55_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.168 r  uart/int/aux0__56/CO[3]
                         net (fo=1, routed)           0.000    31.168    uart/int/aux0__56_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.282 r  uart/int/aux0__57/CO[3]
                         net (fo=1, routed)           0.000    31.282    uart/int/aux0__57_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.439 r  uart/int/aux0__58/CO[1]
                         net (fo=21, routed)          0.696    32.135    uart/int/aux0__58_n_2
    SLICE_X6Y54          LUT3 (Prop_lut3_I0_O)        0.329    32.464 r  uart/int/aux0__59_i_5/O
                         net (fo=1, routed)           0.000    32.464    uart/int/aux0__59_i_5_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.977 r  uart/int/aux0__59/CO[3]
                         net (fo=1, routed)           0.000    32.977    uart/int/aux0__59_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.094 r  uart/int/aux0__60/CO[3]
                         net (fo=1, routed)           0.000    33.094    uart/int/aux0__60_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.211 r  uart/int/aux0__61/CO[3]
                         net (fo=1, routed)           0.000    33.211    uart/int/aux0__61_n_0
    SLICE_X6Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.328 r  uart/int/aux0__62/CO[3]
                         net (fo=1, routed)           0.000    33.328    uart/int/aux0__62_n_0
    SLICE_X6Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.485 r  uart/int/aux0__63/CO[1]
                         net (fo=21, routed)          0.650    34.135    uart/int/aux0__63_n_2
    SLICE_X5Y57          LUT3 (Prop_lut3_I0_O)        0.332    34.467 r  uart/int/aux0__64_i_4/O
                         net (fo=1, routed)           0.000    34.467    uart/int/aux0__64_i_4_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.017 r  uart/int/aux0__64/CO[3]
                         net (fo=1, routed)           0.000    35.017    uart/int/aux0__64_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.131 r  uart/int/aux0__65/CO[3]
                         net (fo=1, routed)           0.000    35.131    uart/int/aux0__65_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.245 r  uart/int/aux0__66/CO[3]
                         net (fo=1, routed)           0.000    35.245    uart/int/aux0__66_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.359 r  uart/int/aux0__67/CO[3]
                         net (fo=1, routed)           0.000    35.359    uart/int/aux0__67_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.516 r  uart/int/aux0__68/CO[1]
                         net (fo=21, routed)          0.719    36.236    uart/int/aux0__68_n_2
    SLICE_X6Y59          LUT3 (Prop_lut3_I0_O)        0.329    36.565 r  uart/int/aux0__69_i_4/O
                         net (fo=1, routed)           0.000    36.565    uart/int/aux0__69_i_4_n_0
    SLICE_X6Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.098 r  uart/int/aux0__69/CO[3]
                         net (fo=1, routed)           0.000    37.098    uart/int/aux0__69_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.215 r  uart/int/aux0__70/CO[3]
                         net (fo=1, routed)           0.000    37.215    uart/int/aux0__70_n_0
    SLICE_X6Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.332 r  uart/int/aux0__71/CO[3]
                         net (fo=1, routed)           0.000    37.332    uart/int/aux0__71_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.449 r  uart/int/aux0__72/CO[3]
                         net (fo=1, routed)           0.000    37.449    uart/int/aux0__72_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.606 r  uart/int/aux0__73/CO[1]
                         net (fo=21, routed)          0.720    38.326    uart/int/aux0__73_n_2
    SLICE_X7Y60          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.690    39.016 r  uart/int/aux0__74/O[0]
                         net (fo=4, routed)           0.937    39.953    uart/int/aux0__74_n_7
    SLICE_X8Y59          LUT6 (Prop_lut6_I1_O)        0.299    40.252 r  uart/int/aux[4]_P_i_3/O
                         net (fo=4, routed)           0.317    40.569    uart/int/aux[4]_P_i_3_n_0
    SLICE_X8Y59          LUT5 (Prop_lut5_I0_O)        0.124    40.693 f  uart/int/aux[6]_P_i_3/O
                         net (fo=3, routed)           0.188    40.881    uart/int/aux[6]_P_i_3_n_0
    SLICE_X8Y59          LUT5 (Prop_lut5_I0_O)        0.124    41.005 r  uart/int/aux[8]_P_i_3/O
                         net (fo=4, routed)           0.817    41.822    uart/int/aux[8]_P_i_3_n_0
    SLICE_X9Y58          LUT5 (Prop_lut5_I1_O)        0.124    41.946 r  uart/int/aux[14]_P_i_4/O
                         net (fo=2, routed)           0.302    42.248    uart/int/aux[14]_P_i_4_n_0
    SLICE_X9Y57          LUT6 (Prop_lut6_I1_O)        0.124    42.372 r  uart/int/aux[13]_P_i_2/O
                         net (fo=1, routed)           0.154    42.526    uart/int/aux[13]_P_i_2_n_0
    SLICE_X9Y57          LUT3 (Prop_lut3_I2_O)        0.124    42.650 r  uart/int/aux[13]_P_i_1/O
                         net (fo=1, routed)           0.000    42.650    uart/int/aux[13]_P_i_1_n_0
    SLICE_X9Y57          FDRE                                         r  uart/int/aux_reg[13]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.439    14.780    uart/int/clk_IBUF_BUFG
    SLICE_X9Y57          FDRE                                         r  uart/int/aux_reg[13]_P/C
                         clock pessimism              0.180    14.960    
                         clock uncertainty           -0.035    14.924    
    SLICE_X9Y57          FDRE (Setup_fdre_C_D)        0.029    14.953    uart/int/aux_reg[13]_P
  -------------------------------------------------------------------
                         required time                         14.953    
                         arrival time                         -42.650    
  -------------------------------------------------------------------
                         slack                                -27.697    

Slack (VIOLATED) :        -27.684ns  (required time - arrival time)
  Source:                 uart/int/div_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/int/aux_reg[14]_P/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        37.546ns  (logic 23.157ns (61.676%)  route 14.389ns (38.324%))
  Logic Levels:           98  (CARRY4=76 LUT1=1 LUT2=1 LUT3=14 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.623     5.144    uart/int/clk_IBUF_BUFG
    SLICE_X5Y19          FDRE                                         r  uart/int/div_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDRE (Prop_fdre_C_Q)         0.456     5.600 r  uart/int/div_reg[4]/Q
                         net (fo=27, routed)          0.608     6.208    uart/int/div_reg_n_0_[4]
    SLICE_X6Y19          LUT2 (Prop_lut2_I0_O)        0.124     6.332 r  uart/int/aux0_i_9/O
                         net (fo=1, routed)           0.000     6.332    uart/int/aux0_i_9_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.708 r  uart/int/aux0_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.708    uart/int/aux0_i_8_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.825 r  uart/int/aux0__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.825    uart/int/aux0__0_i_9_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.140 f  uart/int/aux0__1_i_9/O[3]
                         net (fo=21, routed)          0.667     7.807    uart/int/aux1[13]
    SLICE_X2Y22          LUT1 (Prop_lut1_I0_O)        0.307     8.114 r  uart/int/aux0__2_i_7/O
                         net (fo=1, routed)           0.000     8.114    uart/int/aux0__2_i_7_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.647 r  uart/int/aux0__2/CO[3]
                         net (fo=1, routed)           0.000     8.647    uart/int/aux0__2_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.804 r  uart/int/aux0__3/CO[1]
                         net (fo=19, routed)          0.924     9.728    uart/int/aux0__3_n_2
    SLICE_X8Y19          LUT3 (Prop_lut3_I0_O)        0.332    10.060 r  uart/int/aux0__4_i_4/O
                         net (fo=1, routed)           0.000    10.060    uart/int/aux0__4_i_4_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.573 r  uart/int/aux0__4/CO[3]
                         net (fo=1, routed)           0.000    10.573    uart/int/aux0__4_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.690 r  uart/int/aux0__5/CO[3]
                         net (fo=1, routed)           0.000    10.690    uart/int/aux0__5_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.807 r  uart/int/aux0__6/CO[3]
                         net (fo=1, routed)           0.000    10.807    uart/int/aux0__6_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.924 r  uart/int/aux0__7/CO[3]
                         net (fo=1, routed)           0.000    10.924    uart/int/aux0__7_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.081 r  uart/int/aux0__8/CO[1]
                         net (fo=21, routed)          0.503    11.584    uart/int/aux0__8_n_2
    SLICE_X9Y23          LUT3 (Prop_lut3_I0_O)        0.332    11.916 r  uart/int/aux0__9_i_4/O
                         net (fo=1, routed)           0.000    11.916    uart/int/aux0__9_i_4_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.466 r  uart/int/aux0__9/CO[3]
                         net (fo=1, routed)           0.000    12.466    uart/int/aux0__9_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.580 r  uart/int/aux0__10/CO[3]
                         net (fo=1, routed)           0.009    12.589    uart/int/aux0__10_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.703 r  uart/int/aux0__11/CO[3]
                         net (fo=1, routed)           0.000    12.703    uart/int/aux0__11_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.817 r  uart/int/aux0__12/CO[3]
                         net (fo=1, routed)           0.000    12.817    uart/int/aux0__12_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.974 r  uart/int/aux0__13/CO[1]
                         net (fo=21, routed)          0.742    13.716    uart/int/aux0__13_n_2
    SLICE_X8Y24          LUT3 (Prop_lut3_I0_O)        0.329    14.045 r  uart/int/aux0__14_i_4/O
                         net (fo=1, routed)           0.000    14.045    uart/int/aux0__14_i_4_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.578 r  uart/int/aux0__14/CO[3]
                         net (fo=1, routed)           0.009    14.587    uart/int/aux0__14_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.704 r  uart/int/aux0__15/CO[3]
                         net (fo=1, routed)           0.000    14.704    uart/int/aux0__15_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.821 r  uart/int/aux0__16/CO[3]
                         net (fo=1, routed)           0.000    14.821    uart/int/aux0__16_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.938 r  uart/int/aux0__17/CO[3]
                         net (fo=1, routed)           0.000    14.938    uart/int/aux0__17_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.095 r  uart/int/aux0__18/CO[1]
                         net (fo=21, routed)          0.519    15.614    uart/int/aux0__18_n_2
    SLICE_X9Y28          LUT3 (Prop_lut3_I0_O)        0.332    15.946 r  uart/int/aux0__19_i_4/O
                         net (fo=1, routed)           0.000    15.946    uart/int/aux0__19_i_4_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.496 r  uart/int/aux0__19/CO[3]
                         net (fo=1, routed)           0.000    16.496    uart/int/aux0__19_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.610 r  uart/int/aux0__20/CO[3]
                         net (fo=1, routed)           0.000    16.610    uart/int/aux0__20_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.724 r  uart/int/aux0__21/CO[3]
                         net (fo=1, routed)           0.000    16.724    uart/int/aux0__21_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.838 r  uart/int/aux0__22/CO[3]
                         net (fo=1, routed)           0.000    16.838    uart/int/aux0__22_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.995 r  uart/int/aux0__23/CO[1]
                         net (fo=21, routed)          0.693    17.688    uart/int/aux0__23_n_2
    SLICE_X9Y33          LUT3 (Prop_lut3_I0_O)        0.329    18.017 r  uart/int/aux0__24_i_5/O
                         net (fo=1, routed)           0.000    18.017    uart/int/aux0__24_i_5_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.549 r  uart/int/aux0__24/CO[3]
                         net (fo=1, routed)           0.000    18.549    uart/int/aux0__24_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.663 r  uart/int/aux0__25/CO[3]
                         net (fo=1, routed)           0.000    18.663    uart/int/aux0__25_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.777 r  uart/int/aux0__26/CO[3]
                         net (fo=1, routed)           0.000    18.777    uart/int/aux0__26_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.891 r  uart/int/aux0__27/CO[3]
                         net (fo=1, routed)           0.000    18.891    uart/int/aux0__27_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.048 r  uart/int/aux0__28/CO[1]
                         net (fo=21, routed)          0.635    19.683    uart/int/aux0__28_n_2
    SLICE_X8Y36          LUT3 (Prop_lut3_I0_O)        0.329    20.012 r  uart/int/aux0__29_i_4/O
                         net (fo=1, routed)           0.000    20.012    uart/int/aux0__29_i_4_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.545 r  uart/int/aux0__29/CO[3]
                         net (fo=1, routed)           0.000    20.545    uart/int/aux0__29_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.662 r  uart/int/aux0__30/CO[3]
                         net (fo=1, routed)           0.000    20.662    uart/int/aux0__30_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.779 r  uart/int/aux0__31/CO[3]
                         net (fo=1, routed)           0.000    20.779    uart/int/aux0__31_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.896 r  uart/int/aux0__32/CO[3]
                         net (fo=1, routed)           0.000    20.896    uart/int/aux0__32_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.053 r  uart/int/aux0__33/CO[1]
                         net (fo=21, routed)          0.676    21.729    uart/int/aux0__33_n_2
    SLICE_X9Y39          LUT3 (Prop_lut3_I0_O)        0.332    22.061 r  uart/int/aux0__34_i_4/O
                         net (fo=1, routed)           0.000    22.061    uart/int/aux0__34_i_4_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.611 r  uart/int/aux0__34/CO[3]
                         net (fo=1, routed)           0.000    22.611    uart/int/aux0__34_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.725 r  uart/int/aux0__35/CO[3]
                         net (fo=1, routed)           0.000    22.725    uart/int/aux0__35_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.839 r  uart/int/aux0__36/CO[3]
                         net (fo=1, routed)           0.000    22.839    uart/int/aux0__36_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.953 r  uart/int/aux0__37/CO[3]
                         net (fo=1, routed)           0.000    22.953    uart/int/aux0__37_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.110 r  uart/int/aux0__38/CO[1]
                         net (fo=21, routed)          0.669    23.780    uart/int/aux0__38_n_2
    SLICE_X10Y42         LUT3 (Prop_lut3_I0_O)        0.329    24.109 r  uart/int/aux0__39_i_4/O
                         net (fo=1, routed)           0.000    24.109    uart/int/aux0__39_i_4_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.642 r  uart/int/aux0__39/CO[3]
                         net (fo=1, routed)           0.000    24.642    uart/int/aux0__39_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.759 r  uart/int/aux0__40/CO[3]
                         net (fo=1, routed)           0.000    24.759    uart/int/aux0__40_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.876 r  uart/int/aux0__41/CO[3]
                         net (fo=1, routed)           0.000    24.876    uart/int/aux0__41_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.993 r  uart/int/aux0__42/CO[3]
                         net (fo=1, routed)           0.000    24.993    uart/int/aux0__42_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.150 r  uart/int/aux0__43/CO[1]
                         net (fo=21, routed)          0.710    25.859    uart/int/aux0__43_n_2
    SLICE_X9Y45          LUT3 (Prop_lut3_I0_O)        0.332    26.191 r  uart/int/aux0__44_i_5/O
                         net (fo=1, routed)           0.000    26.191    uart/int/aux0__44_i_5_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.723 r  uart/int/aux0__44/CO[3]
                         net (fo=1, routed)           0.000    26.723    uart/int/aux0__44_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.837 r  uart/int/aux0__45/CO[3]
                         net (fo=1, routed)           0.000    26.837    uart/int/aux0__45_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.951 r  uart/int/aux0__46/CO[3]
                         net (fo=1, routed)           0.000    26.951    uart/int/aux0__46_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.065 r  uart/int/aux0__47/CO[3]
                         net (fo=1, routed)           0.000    27.065    uart/int/aux0__47_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.222 r  uart/int/aux0__48/CO[1]
                         net (fo=21, routed)          0.617    27.839    uart/int/aux0__48_n_2
    SLICE_X8Y48          LUT3 (Prop_lut3_I0_O)        0.329    28.168 r  uart/int/aux0__49_i_4/O
                         net (fo=1, routed)           0.000    28.168    uart/int/aux0__49_i_4_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.701 r  uart/int/aux0__49/CO[3]
                         net (fo=1, routed)           0.000    28.701    uart/int/aux0__49_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.818 r  uart/int/aux0__50/CO[3]
                         net (fo=1, routed)           0.001    28.819    uart/int/aux0__50_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.936 r  uart/int/aux0__51/CO[3]
                         net (fo=1, routed)           0.000    28.936    uart/int/aux0__51_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.053 r  uart/int/aux0__52/CO[3]
                         net (fo=1, routed)           0.000    29.053    uart/int/aux0__52_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.210 r  uart/int/aux0__53/CO[1]
                         net (fo=21, routed)          0.866    30.076    uart/int/aux0__53_n_2
    SLICE_X7Y50          LUT3 (Prop_lut3_I0_O)        0.332    30.408 r  uart/int/aux0__54_i_5/O
                         net (fo=1, routed)           0.000    30.408    uart/int/aux0__54_i_5_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.940 r  uart/int/aux0__54/CO[3]
                         net (fo=1, routed)           0.000    30.940    uart/int/aux0__54_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.054 r  uart/int/aux0__55/CO[3]
                         net (fo=1, routed)           0.000    31.054    uart/int/aux0__55_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.168 r  uart/int/aux0__56/CO[3]
                         net (fo=1, routed)           0.000    31.168    uart/int/aux0__56_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.282 r  uart/int/aux0__57/CO[3]
                         net (fo=1, routed)           0.000    31.282    uart/int/aux0__57_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.439 r  uart/int/aux0__58/CO[1]
                         net (fo=21, routed)          0.696    32.135    uart/int/aux0__58_n_2
    SLICE_X6Y54          LUT3 (Prop_lut3_I0_O)        0.329    32.464 r  uart/int/aux0__59_i_5/O
                         net (fo=1, routed)           0.000    32.464    uart/int/aux0__59_i_5_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.977 r  uart/int/aux0__59/CO[3]
                         net (fo=1, routed)           0.000    32.977    uart/int/aux0__59_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.094 r  uart/int/aux0__60/CO[3]
                         net (fo=1, routed)           0.000    33.094    uart/int/aux0__60_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.211 r  uart/int/aux0__61/CO[3]
                         net (fo=1, routed)           0.000    33.211    uart/int/aux0__61_n_0
    SLICE_X6Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.328 r  uart/int/aux0__62/CO[3]
                         net (fo=1, routed)           0.000    33.328    uart/int/aux0__62_n_0
    SLICE_X6Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.485 r  uart/int/aux0__63/CO[1]
                         net (fo=21, routed)          0.650    34.135    uart/int/aux0__63_n_2
    SLICE_X5Y57          LUT3 (Prop_lut3_I0_O)        0.332    34.467 r  uart/int/aux0__64_i_4/O
                         net (fo=1, routed)           0.000    34.467    uart/int/aux0__64_i_4_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.017 r  uart/int/aux0__64/CO[3]
                         net (fo=1, routed)           0.000    35.017    uart/int/aux0__64_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.131 r  uart/int/aux0__65/CO[3]
                         net (fo=1, routed)           0.000    35.131    uart/int/aux0__65_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.245 r  uart/int/aux0__66/CO[3]
                         net (fo=1, routed)           0.000    35.245    uart/int/aux0__66_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.359 r  uart/int/aux0__67/CO[3]
                         net (fo=1, routed)           0.000    35.359    uart/int/aux0__67_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.516 r  uart/int/aux0__68/CO[1]
                         net (fo=21, routed)          0.719    36.236    uart/int/aux0__68_n_2
    SLICE_X6Y59          LUT3 (Prop_lut3_I0_O)        0.329    36.565 r  uart/int/aux0__69_i_4/O
                         net (fo=1, routed)           0.000    36.565    uart/int/aux0__69_i_4_n_0
    SLICE_X6Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.098 r  uart/int/aux0__69/CO[3]
                         net (fo=1, routed)           0.000    37.098    uart/int/aux0__69_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.215 r  uart/int/aux0__70/CO[3]
                         net (fo=1, routed)           0.000    37.215    uart/int/aux0__70_n_0
    SLICE_X6Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.332 r  uart/int/aux0__71/CO[3]
                         net (fo=1, routed)           0.000    37.332    uart/int/aux0__71_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.449 r  uart/int/aux0__72/CO[3]
                         net (fo=1, routed)           0.000    37.449    uart/int/aux0__72_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.606 r  uart/int/aux0__73/CO[1]
                         net (fo=21, routed)          0.720    38.326    uart/int/aux0__73_n_2
    SLICE_X7Y60          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.690    39.016 r  uart/int/aux0__74/O[0]
                         net (fo=4, routed)           0.937    39.953    uart/int/aux0__74_n_7
    SLICE_X8Y59          LUT6 (Prop_lut6_I1_O)        0.299    40.252 r  uart/int/aux[4]_P_i_3/O
                         net (fo=4, routed)           0.317    40.569    uart/int/aux[4]_P_i_3_n_0
    SLICE_X8Y59          LUT5 (Prop_lut5_I0_O)        0.124    40.693 f  uart/int/aux[6]_P_i_3/O
                         net (fo=3, routed)           0.188    40.881    uart/int/aux[6]_P_i_3_n_0
    SLICE_X8Y59          LUT5 (Prop_lut5_I0_O)        0.124    41.005 r  uart/int/aux[8]_P_i_3/O
                         net (fo=4, routed)           0.817    41.822    uart/int/aux[8]_P_i_3_n_0
    SLICE_X9Y58          LUT5 (Prop_lut5_I1_O)        0.124    41.946 r  uart/int/aux[14]_P_i_4/O
                         net (fo=2, routed)           0.335    42.281    uart/int/aux[14]_P_i_4_n_0
    SLICE_X10Y57         LUT6 (Prop_lut6_I3_O)        0.124    42.405 r  uart/int/aux[14]_P_i_3/O
                         net (fo=1, routed)           0.162    42.567    uart/int/aux[14]_P_i_3_n_0
    SLICE_X10Y57         LUT6 (Prop_lut6_I5_O)        0.124    42.691 r  uart/int/aux[14]_P_i_1/O
                         net (fo=1, routed)           0.000    42.691    uart/int/aux[14]_P_i_1_n_0
    SLICE_X10Y57         FDRE                                         r  uart/int/aux_reg[14]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.440    14.781    uart/int/clk_IBUF_BUFG
    SLICE_X10Y57         FDRE                                         r  uart/int/aux_reg[14]_P/C
                         clock pessimism              0.180    14.961    
                         clock uncertainty           -0.035    14.925    
    SLICE_X10Y57         FDRE (Setup_fdre_C_D)        0.081    15.006    uart/int/aux_reg[14]_P
  -------------------------------------------------------------------
                         required time                         15.006    
                         arrival time                         -42.691    
  -------------------------------------------------------------------
                         slack                                -27.684    

Slack (VIOLATED) :        -27.480ns  (required time - arrival time)
  Source:                 uart/int/div_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/int/aux_reg[10]_P/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        37.357ns  (logic 23.157ns (61.988%)  route 14.200ns (38.012%))
  Logic Levels:           98  (CARRY4=76 LUT1=1 LUT2=1 LUT3=14 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.623     5.144    uart/int/clk_IBUF_BUFG
    SLICE_X5Y19          FDRE                                         r  uart/int/div_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDRE (Prop_fdre_C_Q)         0.456     5.600 r  uart/int/div_reg[4]/Q
                         net (fo=27, routed)          0.608     6.208    uart/int/div_reg_n_0_[4]
    SLICE_X6Y19          LUT2 (Prop_lut2_I0_O)        0.124     6.332 r  uart/int/aux0_i_9/O
                         net (fo=1, routed)           0.000     6.332    uart/int/aux0_i_9_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.708 r  uart/int/aux0_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.708    uart/int/aux0_i_8_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.825 r  uart/int/aux0__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.825    uart/int/aux0__0_i_9_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.140 f  uart/int/aux0__1_i_9/O[3]
                         net (fo=21, routed)          0.667     7.807    uart/int/aux1[13]
    SLICE_X2Y22          LUT1 (Prop_lut1_I0_O)        0.307     8.114 r  uart/int/aux0__2_i_7/O
                         net (fo=1, routed)           0.000     8.114    uart/int/aux0__2_i_7_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.647 r  uart/int/aux0__2/CO[3]
                         net (fo=1, routed)           0.000     8.647    uart/int/aux0__2_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.804 r  uart/int/aux0__3/CO[1]
                         net (fo=19, routed)          0.924     9.728    uart/int/aux0__3_n_2
    SLICE_X8Y19          LUT3 (Prop_lut3_I0_O)        0.332    10.060 r  uart/int/aux0__4_i_4/O
                         net (fo=1, routed)           0.000    10.060    uart/int/aux0__4_i_4_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.573 r  uart/int/aux0__4/CO[3]
                         net (fo=1, routed)           0.000    10.573    uart/int/aux0__4_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.690 r  uart/int/aux0__5/CO[3]
                         net (fo=1, routed)           0.000    10.690    uart/int/aux0__5_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.807 r  uart/int/aux0__6/CO[3]
                         net (fo=1, routed)           0.000    10.807    uart/int/aux0__6_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.924 r  uart/int/aux0__7/CO[3]
                         net (fo=1, routed)           0.000    10.924    uart/int/aux0__7_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.081 r  uart/int/aux0__8/CO[1]
                         net (fo=21, routed)          0.503    11.584    uart/int/aux0__8_n_2
    SLICE_X9Y23          LUT3 (Prop_lut3_I0_O)        0.332    11.916 r  uart/int/aux0__9_i_4/O
                         net (fo=1, routed)           0.000    11.916    uart/int/aux0__9_i_4_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.466 r  uart/int/aux0__9/CO[3]
                         net (fo=1, routed)           0.000    12.466    uart/int/aux0__9_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.580 r  uart/int/aux0__10/CO[3]
                         net (fo=1, routed)           0.009    12.589    uart/int/aux0__10_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.703 r  uart/int/aux0__11/CO[3]
                         net (fo=1, routed)           0.000    12.703    uart/int/aux0__11_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.817 r  uart/int/aux0__12/CO[3]
                         net (fo=1, routed)           0.000    12.817    uart/int/aux0__12_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.974 r  uart/int/aux0__13/CO[1]
                         net (fo=21, routed)          0.742    13.716    uart/int/aux0__13_n_2
    SLICE_X8Y24          LUT3 (Prop_lut3_I0_O)        0.329    14.045 r  uart/int/aux0__14_i_4/O
                         net (fo=1, routed)           0.000    14.045    uart/int/aux0__14_i_4_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.578 r  uart/int/aux0__14/CO[3]
                         net (fo=1, routed)           0.009    14.587    uart/int/aux0__14_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.704 r  uart/int/aux0__15/CO[3]
                         net (fo=1, routed)           0.000    14.704    uart/int/aux0__15_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.821 r  uart/int/aux0__16/CO[3]
                         net (fo=1, routed)           0.000    14.821    uart/int/aux0__16_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.938 r  uart/int/aux0__17/CO[3]
                         net (fo=1, routed)           0.000    14.938    uart/int/aux0__17_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.095 r  uart/int/aux0__18/CO[1]
                         net (fo=21, routed)          0.519    15.614    uart/int/aux0__18_n_2
    SLICE_X9Y28          LUT3 (Prop_lut3_I0_O)        0.332    15.946 r  uart/int/aux0__19_i_4/O
                         net (fo=1, routed)           0.000    15.946    uart/int/aux0__19_i_4_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.496 r  uart/int/aux0__19/CO[3]
                         net (fo=1, routed)           0.000    16.496    uart/int/aux0__19_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.610 r  uart/int/aux0__20/CO[3]
                         net (fo=1, routed)           0.000    16.610    uart/int/aux0__20_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.724 r  uart/int/aux0__21/CO[3]
                         net (fo=1, routed)           0.000    16.724    uart/int/aux0__21_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.838 r  uart/int/aux0__22/CO[3]
                         net (fo=1, routed)           0.000    16.838    uart/int/aux0__22_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.995 r  uart/int/aux0__23/CO[1]
                         net (fo=21, routed)          0.693    17.688    uart/int/aux0__23_n_2
    SLICE_X9Y33          LUT3 (Prop_lut3_I0_O)        0.329    18.017 r  uart/int/aux0__24_i_5/O
                         net (fo=1, routed)           0.000    18.017    uart/int/aux0__24_i_5_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.549 r  uart/int/aux0__24/CO[3]
                         net (fo=1, routed)           0.000    18.549    uart/int/aux0__24_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.663 r  uart/int/aux0__25/CO[3]
                         net (fo=1, routed)           0.000    18.663    uart/int/aux0__25_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.777 r  uart/int/aux0__26/CO[3]
                         net (fo=1, routed)           0.000    18.777    uart/int/aux0__26_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.891 r  uart/int/aux0__27/CO[3]
                         net (fo=1, routed)           0.000    18.891    uart/int/aux0__27_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.048 r  uart/int/aux0__28/CO[1]
                         net (fo=21, routed)          0.635    19.683    uart/int/aux0__28_n_2
    SLICE_X8Y36          LUT3 (Prop_lut3_I0_O)        0.329    20.012 r  uart/int/aux0__29_i_4/O
                         net (fo=1, routed)           0.000    20.012    uart/int/aux0__29_i_4_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.545 r  uart/int/aux0__29/CO[3]
                         net (fo=1, routed)           0.000    20.545    uart/int/aux0__29_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.662 r  uart/int/aux0__30/CO[3]
                         net (fo=1, routed)           0.000    20.662    uart/int/aux0__30_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.779 r  uart/int/aux0__31/CO[3]
                         net (fo=1, routed)           0.000    20.779    uart/int/aux0__31_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.896 r  uart/int/aux0__32/CO[3]
                         net (fo=1, routed)           0.000    20.896    uart/int/aux0__32_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.053 r  uart/int/aux0__33/CO[1]
                         net (fo=21, routed)          0.676    21.729    uart/int/aux0__33_n_2
    SLICE_X9Y39          LUT3 (Prop_lut3_I0_O)        0.332    22.061 r  uart/int/aux0__34_i_4/O
                         net (fo=1, routed)           0.000    22.061    uart/int/aux0__34_i_4_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.611 r  uart/int/aux0__34/CO[3]
                         net (fo=1, routed)           0.000    22.611    uart/int/aux0__34_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.725 r  uart/int/aux0__35/CO[3]
                         net (fo=1, routed)           0.000    22.725    uart/int/aux0__35_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.839 r  uart/int/aux0__36/CO[3]
                         net (fo=1, routed)           0.000    22.839    uart/int/aux0__36_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.953 r  uart/int/aux0__37/CO[3]
                         net (fo=1, routed)           0.000    22.953    uart/int/aux0__37_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.110 r  uart/int/aux0__38/CO[1]
                         net (fo=21, routed)          0.669    23.780    uart/int/aux0__38_n_2
    SLICE_X10Y42         LUT3 (Prop_lut3_I0_O)        0.329    24.109 r  uart/int/aux0__39_i_4/O
                         net (fo=1, routed)           0.000    24.109    uart/int/aux0__39_i_4_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.642 r  uart/int/aux0__39/CO[3]
                         net (fo=1, routed)           0.000    24.642    uart/int/aux0__39_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.759 r  uart/int/aux0__40/CO[3]
                         net (fo=1, routed)           0.000    24.759    uart/int/aux0__40_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.876 r  uart/int/aux0__41/CO[3]
                         net (fo=1, routed)           0.000    24.876    uart/int/aux0__41_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.993 r  uart/int/aux0__42/CO[3]
                         net (fo=1, routed)           0.000    24.993    uart/int/aux0__42_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.150 r  uart/int/aux0__43/CO[1]
                         net (fo=21, routed)          0.710    25.859    uart/int/aux0__43_n_2
    SLICE_X9Y45          LUT3 (Prop_lut3_I0_O)        0.332    26.191 r  uart/int/aux0__44_i_5/O
                         net (fo=1, routed)           0.000    26.191    uart/int/aux0__44_i_5_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.723 r  uart/int/aux0__44/CO[3]
                         net (fo=1, routed)           0.000    26.723    uart/int/aux0__44_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.837 r  uart/int/aux0__45/CO[3]
                         net (fo=1, routed)           0.000    26.837    uart/int/aux0__45_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.951 r  uart/int/aux0__46/CO[3]
                         net (fo=1, routed)           0.000    26.951    uart/int/aux0__46_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.065 r  uart/int/aux0__47/CO[3]
                         net (fo=1, routed)           0.000    27.065    uart/int/aux0__47_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.222 r  uart/int/aux0__48/CO[1]
                         net (fo=21, routed)          0.617    27.839    uart/int/aux0__48_n_2
    SLICE_X8Y48          LUT3 (Prop_lut3_I0_O)        0.329    28.168 r  uart/int/aux0__49_i_4/O
                         net (fo=1, routed)           0.000    28.168    uart/int/aux0__49_i_4_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.701 r  uart/int/aux0__49/CO[3]
                         net (fo=1, routed)           0.000    28.701    uart/int/aux0__49_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.818 r  uart/int/aux0__50/CO[3]
                         net (fo=1, routed)           0.001    28.819    uart/int/aux0__50_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.936 r  uart/int/aux0__51/CO[3]
                         net (fo=1, routed)           0.000    28.936    uart/int/aux0__51_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.053 r  uart/int/aux0__52/CO[3]
                         net (fo=1, routed)           0.000    29.053    uart/int/aux0__52_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.210 r  uart/int/aux0__53/CO[1]
                         net (fo=21, routed)          0.866    30.076    uart/int/aux0__53_n_2
    SLICE_X7Y50          LUT3 (Prop_lut3_I0_O)        0.332    30.408 r  uart/int/aux0__54_i_5/O
                         net (fo=1, routed)           0.000    30.408    uart/int/aux0__54_i_5_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.940 r  uart/int/aux0__54/CO[3]
                         net (fo=1, routed)           0.000    30.940    uart/int/aux0__54_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.054 r  uart/int/aux0__55/CO[3]
                         net (fo=1, routed)           0.000    31.054    uart/int/aux0__55_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.168 r  uart/int/aux0__56/CO[3]
                         net (fo=1, routed)           0.000    31.168    uart/int/aux0__56_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.282 r  uart/int/aux0__57/CO[3]
                         net (fo=1, routed)           0.000    31.282    uart/int/aux0__57_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.439 r  uart/int/aux0__58/CO[1]
                         net (fo=21, routed)          0.696    32.135    uart/int/aux0__58_n_2
    SLICE_X6Y54          LUT3 (Prop_lut3_I0_O)        0.329    32.464 r  uart/int/aux0__59_i_5/O
                         net (fo=1, routed)           0.000    32.464    uart/int/aux0__59_i_5_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.977 r  uart/int/aux0__59/CO[3]
                         net (fo=1, routed)           0.000    32.977    uart/int/aux0__59_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.094 r  uart/int/aux0__60/CO[3]
                         net (fo=1, routed)           0.000    33.094    uart/int/aux0__60_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.211 r  uart/int/aux0__61/CO[3]
                         net (fo=1, routed)           0.000    33.211    uart/int/aux0__61_n_0
    SLICE_X6Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.328 r  uart/int/aux0__62/CO[3]
                         net (fo=1, routed)           0.000    33.328    uart/int/aux0__62_n_0
    SLICE_X6Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.485 r  uart/int/aux0__63/CO[1]
                         net (fo=21, routed)          0.650    34.135    uart/int/aux0__63_n_2
    SLICE_X5Y57          LUT3 (Prop_lut3_I0_O)        0.332    34.467 r  uart/int/aux0__64_i_4/O
                         net (fo=1, routed)           0.000    34.467    uart/int/aux0__64_i_4_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.017 r  uart/int/aux0__64/CO[3]
                         net (fo=1, routed)           0.000    35.017    uart/int/aux0__64_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.131 r  uart/int/aux0__65/CO[3]
                         net (fo=1, routed)           0.000    35.131    uart/int/aux0__65_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.245 r  uart/int/aux0__66/CO[3]
                         net (fo=1, routed)           0.000    35.245    uart/int/aux0__66_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.359 r  uart/int/aux0__67/CO[3]
                         net (fo=1, routed)           0.000    35.359    uart/int/aux0__67_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.516 r  uart/int/aux0__68/CO[1]
                         net (fo=21, routed)          0.719    36.236    uart/int/aux0__68_n_2
    SLICE_X6Y59          LUT3 (Prop_lut3_I0_O)        0.329    36.565 r  uart/int/aux0__69_i_4/O
                         net (fo=1, routed)           0.000    36.565    uart/int/aux0__69_i_4_n_0
    SLICE_X6Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.098 r  uart/int/aux0__69/CO[3]
                         net (fo=1, routed)           0.000    37.098    uart/int/aux0__69_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.215 r  uart/int/aux0__70/CO[3]
                         net (fo=1, routed)           0.000    37.215    uart/int/aux0__70_n_0
    SLICE_X6Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.332 r  uart/int/aux0__71/CO[3]
                         net (fo=1, routed)           0.000    37.332    uart/int/aux0__71_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.449 r  uart/int/aux0__72/CO[3]
                         net (fo=1, routed)           0.000    37.449    uart/int/aux0__72_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.606 r  uart/int/aux0__73/CO[1]
                         net (fo=21, routed)          0.720    38.326    uart/int/aux0__73_n_2
    SLICE_X7Y60          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.690    39.016 f  uart/int/aux0__74/O[0]
                         net (fo=4, routed)           0.937    39.953    uart/int/aux0__74_n_7
    SLICE_X8Y59          LUT6 (Prop_lut6_I1_O)        0.299    40.252 f  uart/int/aux[4]_P_i_3/O
                         net (fo=4, routed)           0.317    40.569    uart/int/aux[4]_P_i_3_n_0
    SLICE_X8Y59          LUT5 (Prop_lut5_I0_O)        0.124    40.693 r  uart/int/aux[6]_P_i_3/O
                         net (fo=3, routed)           0.188    40.881    uart/int/aux[6]_P_i_3_n_0
    SLICE_X8Y59          LUT5 (Prop_lut5_I0_O)        0.124    41.005 f  uart/int/aux[8]_P_i_3/O
                         net (fo=4, routed)           0.323    41.328    uart/int/aux[8]_P_i_3_n_0
    SLICE_X8Y58          LUT5 (Prop_lut5_I4_O)        0.124    41.452 r  uart/int/aux[11]_P_i_4/O
                         net (fo=2, routed)           0.650    42.102    uart/int/aux[11]_P_i_4_n_0
    SLICE_X7Y59          LUT6 (Prop_lut6_I0_O)        0.124    42.226 r  uart/int/aux[10]_P_i_3/O
                         net (fo=1, routed)           0.151    42.377    uart/int/aux[10]_P_i_3_n_0
    SLICE_X7Y59          LUT6 (Prop_lut6_I5_O)        0.124    42.501 r  uart/int/aux[10]_P_i_1/O
                         net (fo=1, routed)           0.000    42.501    uart/int/aux[10]_P_i_1_n_0
    SLICE_X7Y59          FDRE                                         r  uart/int/aux_reg[10]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.505    14.846    uart/int/clk_IBUF_BUFG
    SLICE_X7Y59          FDRE                                         r  uart/int/aux_reg[10]_P/C
                         clock pessimism              0.180    15.026    
                         clock uncertainty           -0.035    14.990    
    SLICE_X7Y59          FDRE (Setup_fdre_C_D)        0.031    15.021    uart/int/aux_reg[10]_P
  -------------------------------------------------------------------
                         required time                         15.021    
                         arrival time                         -42.501    
  -------------------------------------------------------------------
                         slack                                -27.480    

Slack (VIOLATED) :        -27.479ns  (required time - arrival time)
  Source:                 uart/int/div_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/int/aux_reg[9]_P/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        37.291ns  (logic 23.157ns (62.098%)  route 14.134ns (37.902%))
  Logic Levels:           98  (CARRY4=76 LUT1=1 LUT2=1 LUT3=15 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.623     5.144    uart/int/clk_IBUF_BUFG
    SLICE_X5Y19          FDRE                                         r  uart/int/div_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDRE (Prop_fdre_C_Q)         0.456     5.600 r  uart/int/div_reg[4]/Q
                         net (fo=27, routed)          0.608     6.208    uart/int/div_reg_n_0_[4]
    SLICE_X6Y19          LUT2 (Prop_lut2_I0_O)        0.124     6.332 r  uart/int/aux0_i_9/O
                         net (fo=1, routed)           0.000     6.332    uart/int/aux0_i_9_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.708 r  uart/int/aux0_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.708    uart/int/aux0_i_8_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.825 r  uart/int/aux0__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.825    uart/int/aux0__0_i_9_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.140 f  uart/int/aux0__1_i_9/O[3]
                         net (fo=21, routed)          0.667     7.807    uart/int/aux1[13]
    SLICE_X2Y22          LUT1 (Prop_lut1_I0_O)        0.307     8.114 r  uart/int/aux0__2_i_7/O
                         net (fo=1, routed)           0.000     8.114    uart/int/aux0__2_i_7_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.647 r  uart/int/aux0__2/CO[3]
                         net (fo=1, routed)           0.000     8.647    uart/int/aux0__2_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.804 r  uart/int/aux0__3/CO[1]
                         net (fo=19, routed)          0.924     9.728    uart/int/aux0__3_n_2
    SLICE_X8Y19          LUT3 (Prop_lut3_I0_O)        0.332    10.060 r  uart/int/aux0__4_i_4/O
                         net (fo=1, routed)           0.000    10.060    uart/int/aux0__4_i_4_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.573 r  uart/int/aux0__4/CO[3]
                         net (fo=1, routed)           0.000    10.573    uart/int/aux0__4_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.690 r  uart/int/aux0__5/CO[3]
                         net (fo=1, routed)           0.000    10.690    uart/int/aux0__5_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.807 r  uart/int/aux0__6/CO[3]
                         net (fo=1, routed)           0.000    10.807    uart/int/aux0__6_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.924 r  uart/int/aux0__7/CO[3]
                         net (fo=1, routed)           0.000    10.924    uart/int/aux0__7_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.081 r  uart/int/aux0__8/CO[1]
                         net (fo=21, routed)          0.503    11.584    uart/int/aux0__8_n_2
    SLICE_X9Y23          LUT3 (Prop_lut3_I0_O)        0.332    11.916 r  uart/int/aux0__9_i_4/O
                         net (fo=1, routed)           0.000    11.916    uart/int/aux0__9_i_4_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.466 r  uart/int/aux0__9/CO[3]
                         net (fo=1, routed)           0.000    12.466    uart/int/aux0__9_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.580 r  uart/int/aux0__10/CO[3]
                         net (fo=1, routed)           0.009    12.589    uart/int/aux0__10_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.703 r  uart/int/aux0__11/CO[3]
                         net (fo=1, routed)           0.000    12.703    uart/int/aux0__11_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.817 r  uart/int/aux0__12/CO[3]
                         net (fo=1, routed)           0.000    12.817    uart/int/aux0__12_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.974 r  uart/int/aux0__13/CO[1]
                         net (fo=21, routed)          0.742    13.716    uart/int/aux0__13_n_2
    SLICE_X8Y24          LUT3 (Prop_lut3_I0_O)        0.329    14.045 r  uart/int/aux0__14_i_4/O
                         net (fo=1, routed)           0.000    14.045    uart/int/aux0__14_i_4_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.578 r  uart/int/aux0__14/CO[3]
                         net (fo=1, routed)           0.009    14.587    uart/int/aux0__14_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.704 r  uart/int/aux0__15/CO[3]
                         net (fo=1, routed)           0.000    14.704    uart/int/aux0__15_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.821 r  uart/int/aux0__16/CO[3]
                         net (fo=1, routed)           0.000    14.821    uart/int/aux0__16_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.938 r  uart/int/aux0__17/CO[3]
                         net (fo=1, routed)           0.000    14.938    uart/int/aux0__17_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.095 r  uart/int/aux0__18/CO[1]
                         net (fo=21, routed)          0.519    15.614    uart/int/aux0__18_n_2
    SLICE_X9Y28          LUT3 (Prop_lut3_I0_O)        0.332    15.946 r  uart/int/aux0__19_i_4/O
                         net (fo=1, routed)           0.000    15.946    uart/int/aux0__19_i_4_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.496 r  uart/int/aux0__19/CO[3]
                         net (fo=1, routed)           0.000    16.496    uart/int/aux0__19_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.610 r  uart/int/aux0__20/CO[3]
                         net (fo=1, routed)           0.000    16.610    uart/int/aux0__20_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.724 r  uart/int/aux0__21/CO[3]
                         net (fo=1, routed)           0.000    16.724    uart/int/aux0__21_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.838 r  uart/int/aux0__22/CO[3]
                         net (fo=1, routed)           0.000    16.838    uart/int/aux0__22_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.995 r  uart/int/aux0__23/CO[1]
                         net (fo=21, routed)          0.693    17.688    uart/int/aux0__23_n_2
    SLICE_X9Y33          LUT3 (Prop_lut3_I0_O)        0.329    18.017 r  uart/int/aux0__24_i_5/O
                         net (fo=1, routed)           0.000    18.017    uart/int/aux0__24_i_5_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.549 r  uart/int/aux0__24/CO[3]
                         net (fo=1, routed)           0.000    18.549    uart/int/aux0__24_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.663 r  uart/int/aux0__25/CO[3]
                         net (fo=1, routed)           0.000    18.663    uart/int/aux0__25_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.777 r  uart/int/aux0__26/CO[3]
                         net (fo=1, routed)           0.000    18.777    uart/int/aux0__26_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.891 r  uart/int/aux0__27/CO[3]
                         net (fo=1, routed)           0.000    18.891    uart/int/aux0__27_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.048 r  uart/int/aux0__28/CO[1]
                         net (fo=21, routed)          0.635    19.683    uart/int/aux0__28_n_2
    SLICE_X8Y36          LUT3 (Prop_lut3_I0_O)        0.329    20.012 r  uart/int/aux0__29_i_4/O
                         net (fo=1, routed)           0.000    20.012    uart/int/aux0__29_i_4_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.545 r  uart/int/aux0__29/CO[3]
                         net (fo=1, routed)           0.000    20.545    uart/int/aux0__29_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.662 r  uart/int/aux0__30/CO[3]
                         net (fo=1, routed)           0.000    20.662    uart/int/aux0__30_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.779 r  uart/int/aux0__31/CO[3]
                         net (fo=1, routed)           0.000    20.779    uart/int/aux0__31_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.896 r  uart/int/aux0__32/CO[3]
                         net (fo=1, routed)           0.000    20.896    uart/int/aux0__32_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.053 r  uart/int/aux0__33/CO[1]
                         net (fo=21, routed)          0.676    21.729    uart/int/aux0__33_n_2
    SLICE_X9Y39          LUT3 (Prop_lut3_I0_O)        0.332    22.061 r  uart/int/aux0__34_i_4/O
                         net (fo=1, routed)           0.000    22.061    uart/int/aux0__34_i_4_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.611 r  uart/int/aux0__34/CO[3]
                         net (fo=1, routed)           0.000    22.611    uart/int/aux0__34_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.725 r  uart/int/aux0__35/CO[3]
                         net (fo=1, routed)           0.000    22.725    uart/int/aux0__35_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.839 r  uart/int/aux0__36/CO[3]
                         net (fo=1, routed)           0.000    22.839    uart/int/aux0__36_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.953 r  uart/int/aux0__37/CO[3]
                         net (fo=1, routed)           0.000    22.953    uart/int/aux0__37_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.110 r  uart/int/aux0__38/CO[1]
                         net (fo=21, routed)          0.669    23.780    uart/int/aux0__38_n_2
    SLICE_X10Y42         LUT3 (Prop_lut3_I0_O)        0.329    24.109 r  uart/int/aux0__39_i_4/O
                         net (fo=1, routed)           0.000    24.109    uart/int/aux0__39_i_4_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.642 r  uart/int/aux0__39/CO[3]
                         net (fo=1, routed)           0.000    24.642    uart/int/aux0__39_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.759 r  uart/int/aux0__40/CO[3]
                         net (fo=1, routed)           0.000    24.759    uart/int/aux0__40_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.876 r  uart/int/aux0__41/CO[3]
                         net (fo=1, routed)           0.000    24.876    uart/int/aux0__41_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.993 r  uart/int/aux0__42/CO[3]
                         net (fo=1, routed)           0.000    24.993    uart/int/aux0__42_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.150 r  uart/int/aux0__43/CO[1]
                         net (fo=21, routed)          0.710    25.859    uart/int/aux0__43_n_2
    SLICE_X9Y45          LUT3 (Prop_lut3_I0_O)        0.332    26.191 r  uart/int/aux0__44_i_5/O
                         net (fo=1, routed)           0.000    26.191    uart/int/aux0__44_i_5_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.723 r  uart/int/aux0__44/CO[3]
                         net (fo=1, routed)           0.000    26.723    uart/int/aux0__44_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.837 r  uart/int/aux0__45/CO[3]
                         net (fo=1, routed)           0.000    26.837    uart/int/aux0__45_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.951 r  uart/int/aux0__46/CO[3]
                         net (fo=1, routed)           0.000    26.951    uart/int/aux0__46_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.065 r  uart/int/aux0__47/CO[3]
                         net (fo=1, routed)           0.000    27.065    uart/int/aux0__47_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.222 r  uart/int/aux0__48/CO[1]
                         net (fo=21, routed)          0.617    27.839    uart/int/aux0__48_n_2
    SLICE_X8Y48          LUT3 (Prop_lut3_I0_O)        0.329    28.168 r  uart/int/aux0__49_i_4/O
                         net (fo=1, routed)           0.000    28.168    uart/int/aux0__49_i_4_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.701 r  uart/int/aux0__49/CO[3]
                         net (fo=1, routed)           0.000    28.701    uart/int/aux0__49_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.818 r  uart/int/aux0__50/CO[3]
                         net (fo=1, routed)           0.001    28.819    uart/int/aux0__50_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.936 r  uart/int/aux0__51/CO[3]
                         net (fo=1, routed)           0.000    28.936    uart/int/aux0__51_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.053 r  uart/int/aux0__52/CO[3]
                         net (fo=1, routed)           0.000    29.053    uart/int/aux0__52_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.210 r  uart/int/aux0__53/CO[1]
                         net (fo=21, routed)          0.866    30.076    uart/int/aux0__53_n_2
    SLICE_X7Y50          LUT3 (Prop_lut3_I0_O)        0.332    30.408 r  uart/int/aux0__54_i_5/O
                         net (fo=1, routed)           0.000    30.408    uart/int/aux0__54_i_5_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.940 r  uart/int/aux0__54/CO[3]
                         net (fo=1, routed)           0.000    30.940    uart/int/aux0__54_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.054 r  uart/int/aux0__55/CO[3]
                         net (fo=1, routed)           0.000    31.054    uart/int/aux0__55_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.168 r  uart/int/aux0__56/CO[3]
                         net (fo=1, routed)           0.000    31.168    uart/int/aux0__56_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.282 r  uart/int/aux0__57/CO[3]
                         net (fo=1, routed)           0.000    31.282    uart/int/aux0__57_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.439 r  uart/int/aux0__58/CO[1]
                         net (fo=21, routed)          0.696    32.135    uart/int/aux0__58_n_2
    SLICE_X6Y54          LUT3 (Prop_lut3_I0_O)        0.329    32.464 r  uart/int/aux0__59_i_5/O
                         net (fo=1, routed)           0.000    32.464    uart/int/aux0__59_i_5_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.977 r  uart/int/aux0__59/CO[3]
                         net (fo=1, routed)           0.000    32.977    uart/int/aux0__59_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.094 r  uart/int/aux0__60/CO[3]
                         net (fo=1, routed)           0.000    33.094    uart/int/aux0__60_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.211 r  uart/int/aux0__61/CO[3]
                         net (fo=1, routed)           0.000    33.211    uart/int/aux0__61_n_0
    SLICE_X6Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.328 r  uart/int/aux0__62/CO[3]
                         net (fo=1, routed)           0.000    33.328    uart/int/aux0__62_n_0
    SLICE_X6Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.485 r  uart/int/aux0__63/CO[1]
                         net (fo=21, routed)          0.650    34.135    uart/int/aux0__63_n_2
    SLICE_X5Y57          LUT3 (Prop_lut3_I0_O)        0.332    34.467 r  uart/int/aux0__64_i_4/O
                         net (fo=1, routed)           0.000    34.467    uart/int/aux0__64_i_4_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.017 r  uart/int/aux0__64/CO[3]
                         net (fo=1, routed)           0.000    35.017    uart/int/aux0__64_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.131 r  uart/int/aux0__65/CO[3]
                         net (fo=1, routed)           0.000    35.131    uart/int/aux0__65_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.245 r  uart/int/aux0__66/CO[3]
                         net (fo=1, routed)           0.000    35.245    uart/int/aux0__66_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.359 r  uart/int/aux0__67/CO[3]
                         net (fo=1, routed)           0.000    35.359    uart/int/aux0__67_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.516 r  uart/int/aux0__68/CO[1]
                         net (fo=21, routed)          0.719    36.236    uart/int/aux0__68_n_2
    SLICE_X6Y59          LUT3 (Prop_lut3_I0_O)        0.329    36.565 r  uart/int/aux0__69_i_4/O
                         net (fo=1, routed)           0.000    36.565    uart/int/aux0__69_i_4_n_0
    SLICE_X6Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.098 r  uart/int/aux0__69/CO[3]
                         net (fo=1, routed)           0.000    37.098    uart/int/aux0__69_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.215 r  uart/int/aux0__70/CO[3]
                         net (fo=1, routed)           0.000    37.215    uart/int/aux0__70_n_0
    SLICE_X6Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.332 r  uart/int/aux0__71/CO[3]
                         net (fo=1, routed)           0.000    37.332    uart/int/aux0__71_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.449 r  uart/int/aux0__72/CO[3]
                         net (fo=1, routed)           0.000    37.449    uart/int/aux0__72_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.606 r  uart/int/aux0__73/CO[1]
                         net (fo=21, routed)          0.720    38.326    uart/int/aux0__73_n_2
    SLICE_X7Y60          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.690    39.016 r  uart/int/aux0__74/O[0]
                         net (fo=4, routed)           0.937    39.953    uart/int/aux0__74_n_7
    SLICE_X8Y59          LUT6 (Prop_lut6_I1_O)        0.299    40.252 r  uart/int/aux[4]_P_i_3/O
                         net (fo=4, routed)           0.317    40.569    uart/int/aux[4]_P_i_3_n_0
    SLICE_X8Y59          LUT5 (Prop_lut5_I0_O)        0.124    40.693 f  uart/int/aux[6]_P_i_3/O
                         net (fo=3, routed)           0.188    40.881    uart/int/aux[6]_P_i_3_n_0
    SLICE_X8Y59          LUT5 (Prop_lut5_I0_O)        0.124    41.005 r  uart/int/aux[8]_P_i_3/O
                         net (fo=4, routed)           0.331    41.336    uart/int/aux[8]_P_i_3_n_0
    SLICE_X8Y57          LUT3 (Prop_lut3_I0_O)        0.124    41.460 r  uart/int/aux[9]_P_i_3/O
                         net (fo=1, routed)           0.435    41.895    uart/int/aux[9]_P_i_3_n_0
    SLICE_X10Y58         LUT6 (Prop_lut6_I0_O)        0.124    42.019 r  uart/int/aux[9]_P_i_2/O
                         net (fo=1, routed)           0.292    42.311    uart/int/aux[9]_P_i_2_n_0
    SLICE_X11Y58         LUT6 (Prop_lut6_I5_O)        0.124    42.435 r  uart/int/aux[9]_P_i_1/O
                         net (fo=1, routed)           0.000    42.435    uart/int/aux[9]_P_i_1_n_0
    SLICE_X11Y58         FDRE                                         r  uart/int/aux_reg[9]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.440    14.781    uart/int/clk_IBUF_BUFG
    SLICE_X11Y58         FDRE                                         r  uart/int/aux_reg[9]_P/C
                         clock pessimism              0.180    14.961    
                         clock uncertainty           -0.035    14.925    
    SLICE_X11Y58         FDRE (Setup_fdre_C_D)        0.031    14.956    uart/int/aux_reg[9]_P
  -------------------------------------------------------------------
                         required time                         14.956    
                         arrival time                         -42.435    
  -------------------------------------------------------------------
                         slack                                -27.479    

Slack (VIOLATED) :        -27.198ns  (required time - arrival time)
  Source:                 uart/int/div_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/int/aux_reg[11]_P/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        37.008ns  (logic 23.157ns (62.572%)  route 13.851ns (37.427%))
  Logic Levels:           98  (CARRY4=76 LUT1=1 LUT2=1 LUT3=14 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.623     5.144    uart/int/clk_IBUF_BUFG
    SLICE_X5Y19          FDRE                                         r  uart/int/div_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDRE (Prop_fdre_C_Q)         0.456     5.600 r  uart/int/div_reg[4]/Q
                         net (fo=27, routed)          0.608     6.208    uart/int/div_reg_n_0_[4]
    SLICE_X6Y19          LUT2 (Prop_lut2_I0_O)        0.124     6.332 r  uart/int/aux0_i_9/O
                         net (fo=1, routed)           0.000     6.332    uart/int/aux0_i_9_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.708 r  uart/int/aux0_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.708    uart/int/aux0_i_8_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.825 r  uart/int/aux0__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.825    uart/int/aux0__0_i_9_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.140 f  uart/int/aux0__1_i_9/O[3]
                         net (fo=21, routed)          0.667     7.807    uart/int/aux1[13]
    SLICE_X2Y22          LUT1 (Prop_lut1_I0_O)        0.307     8.114 r  uart/int/aux0__2_i_7/O
                         net (fo=1, routed)           0.000     8.114    uart/int/aux0__2_i_7_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.647 r  uart/int/aux0__2/CO[3]
                         net (fo=1, routed)           0.000     8.647    uart/int/aux0__2_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.804 r  uart/int/aux0__3/CO[1]
                         net (fo=19, routed)          0.924     9.728    uart/int/aux0__3_n_2
    SLICE_X8Y19          LUT3 (Prop_lut3_I0_O)        0.332    10.060 r  uart/int/aux0__4_i_4/O
                         net (fo=1, routed)           0.000    10.060    uart/int/aux0__4_i_4_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.573 r  uart/int/aux0__4/CO[3]
                         net (fo=1, routed)           0.000    10.573    uart/int/aux0__4_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.690 r  uart/int/aux0__5/CO[3]
                         net (fo=1, routed)           0.000    10.690    uart/int/aux0__5_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.807 r  uart/int/aux0__6/CO[3]
                         net (fo=1, routed)           0.000    10.807    uart/int/aux0__6_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.924 r  uart/int/aux0__7/CO[3]
                         net (fo=1, routed)           0.000    10.924    uart/int/aux0__7_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.081 r  uart/int/aux0__8/CO[1]
                         net (fo=21, routed)          0.503    11.584    uart/int/aux0__8_n_2
    SLICE_X9Y23          LUT3 (Prop_lut3_I0_O)        0.332    11.916 r  uart/int/aux0__9_i_4/O
                         net (fo=1, routed)           0.000    11.916    uart/int/aux0__9_i_4_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.466 r  uart/int/aux0__9/CO[3]
                         net (fo=1, routed)           0.000    12.466    uart/int/aux0__9_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.580 r  uart/int/aux0__10/CO[3]
                         net (fo=1, routed)           0.009    12.589    uart/int/aux0__10_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.703 r  uart/int/aux0__11/CO[3]
                         net (fo=1, routed)           0.000    12.703    uart/int/aux0__11_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.817 r  uart/int/aux0__12/CO[3]
                         net (fo=1, routed)           0.000    12.817    uart/int/aux0__12_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.974 r  uart/int/aux0__13/CO[1]
                         net (fo=21, routed)          0.742    13.716    uart/int/aux0__13_n_2
    SLICE_X8Y24          LUT3 (Prop_lut3_I0_O)        0.329    14.045 r  uart/int/aux0__14_i_4/O
                         net (fo=1, routed)           0.000    14.045    uart/int/aux0__14_i_4_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.578 r  uart/int/aux0__14/CO[3]
                         net (fo=1, routed)           0.009    14.587    uart/int/aux0__14_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.704 r  uart/int/aux0__15/CO[3]
                         net (fo=1, routed)           0.000    14.704    uart/int/aux0__15_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.821 r  uart/int/aux0__16/CO[3]
                         net (fo=1, routed)           0.000    14.821    uart/int/aux0__16_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.938 r  uart/int/aux0__17/CO[3]
                         net (fo=1, routed)           0.000    14.938    uart/int/aux0__17_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.095 r  uart/int/aux0__18/CO[1]
                         net (fo=21, routed)          0.519    15.614    uart/int/aux0__18_n_2
    SLICE_X9Y28          LUT3 (Prop_lut3_I0_O)        0.332    15.946 r  uart/int/aux0__19_i_4/O
                         net (fo=1, routed)           0.000    15.946    uart/int/aux0__19_i_4_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.496 r  uart/int/aux0__19/CO[3]
                         net (fo=1, routed)           0.000    16.496    uart/int/aux0__19_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.610 r  uart/int/aux0__20/CO[3]
                         net (fo=1, routed)           0.000    16.610    uart/int/aux0__20_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.724 r  uart/int/aux0__21/CO[3]
                         net (fo=1, routed)           0.000    16.724    uart/int/aux0__21_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.838 r  uart/int/aux0__22/CO[3]
                         net (fo=1, routed)           0.000    16.838    uart/int/aux0__22_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.995 r  uart/int/aux0__23/CO[1]
                         net (fo=21, routed)          0.693    17.688    uart/int/aux0__23_n_2
    SLICE_X9Y33          LUT3 (Prop_lut3_I0_O)        0.329    18.017 r  uart/int/aux0__24_i_5/O
                         net (fo=1, routed)           0.000    18.017    uart/int/aux0__24_i_5_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.549 r  uart/int/aux0__24/CO[3]
                         net (fo=1, routed)           0.000    18.549    uart/int/aux0__24_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.663 r  uart/int/aux0__25/CO[3]
                         net (fo=1, routed)           0.000    18.663    uart/int/aux0__25_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.777 r  uart/int/aux0__26/CO[3]
                         net (fo=1, routed)           0.000    18.777    uart/int/aux0__26_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.891 r  uart/int/aux0__27/CO[3]
                         net (fo=1, routed)           0.000    18.891    uart/int/aux0__27_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.048 r  uart/int/aux0__28/CO[1]
                         net (fo=21, routed)          0.635    19.683    uart/int/aux0__28_n_2
    SLICE_X8Y36          LUT3 (Prop_lut3_I0_O)        0.329    20.012 r  uart/int/aux0__29_i_4/O
                         net (fo=1, routed)           0.000    20.012    uart/int/aux0__29_i_4_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.545 r  uart/int/aux0__29/CO[3]
                         net (fo=1, routed)           0.000    20.545    uart/int/aux0__29_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.662 r  uart/int/aux0__30/CO[3]
                         net (fo=1, routed)           0.000    20.662    uart/int/aux0__30_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.779 r  uart/int/aux0__31/CO[3]
                         net (fo=1, routed)           0.000    20.779    uart/int/aux0__31_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.896 r  uart/int/aux0__32/CO[3]
                         net (fo=1, routed)           0.000    20.896    uart/int/aux0__32_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.053 r  uart/int/aux0__33/CO[1]
                         net (fo=21, routed)          0.676    21.729    uart/int/aux0__33_n_2
    SLICE_X9Y39          LUT3 (Prop_lut3_I0_O)        0.332    22.061 r  uart/int/aux0__34_i_4/O
                         net (fo=1, routed)           0.000    22.061    uart/int/aux0__34_i_4_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.611 r  uart/int/aux0__34/CO[3]
                         net (fo=1, routed)           0.000    22.611    uart/int/aux0__34_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.725 r  uart/int/aux0__35/CO[3]
                         net (fo=1, routed)           0.000    22.725    uart/int/aux0__35_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.839 r  uart/int/aux0__36/CO[3]
                         net (fo=1, routed)           0.000    22.839    uart/int/aux0__36_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.953 r  uart/int/aux0__37/CO[3]
                         net (fo=1, routed)           0.000    22.953    uart/int/aux0__37_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.110 r  uart/int/aux0__38/CO[1]
                         net (fo=21, routed)          0.669    23.780    uart/int/aux0__38_n_2
    SLICE_X10Y42         LUT3 (Prop_lut3_I0_O)        0.329    24.109 r  uart/int/aux0__39_i_4/O
                         net (fo=1, routed)           0.000    24.109    uart/int/aux0__39_i_4_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.642 r  uart/int/aux0__39/CO[3]
                         net (fo=1, routed)           0.000    24.642    uart/int/aux0__39_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.759 r  uart/int/aux0__40/CO[3]
                         net (fo=1, routed)           0.000    24.759    uart/int/aux0__40_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.876 r  uart/int/aux0__41/CO[3]
                         net (fo=1, routed)           0.000    24.876    uart/int/aux0__41_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.993 r  uart/int/aux0__42/CO[3]
                         net (fo=1, routed)           0.000    24.993    uart/int/aux0__42_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.150 r  uart/int/aux0__43/CO[1]
                         net (fo=21, routed)          0.710    25.859    uart/int/aux0__43_n_2
    SLICE_X9Y45          LUT3 (Prop_lut3_I0_O)        0.332    26.191 r  uart/int/aux0__44_i_5/O
                         net (fo=1, routed)           0.000    26.191    uart/int/aux0__44_i_5_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.723 r  uart/int/aux0__44/CO[3]
                         net (fo=1, routed)           0.000    26.723    uart/int/aux0__44_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.837 r  uart/int/aux0__45/CO[3]
                         net (fo=1, routed)           0.000    26.837    uart/int/aux0__45_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.951 r  uart/int/aux0__46/CO[3]
                         net (fo=1, routed)           0.000    26.951    uart/int/aux0__46_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.065 r  uart/int/aux0__47/CO[3]
                         net (fo=1, routed)           0.000    27.065    uart/int/aux0__47_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.222 r  uart/int/aux0__48/CO[1]
                         net (fo=21, routed)          0.617    27.839    uart/int/aux0__48_n_2
    SLICE_X8Y48          LUT3 (Prop_lut3_I0_O)        0.329    28.168 r  uart/int/aux0__49_i_4/O
                         net (fo=1, routed)           0.000    28.168    uart/int/aux0__49_i_4_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.701 r  uart/int/aux0__49/CO[3]
                         net (fo=1, routed)           0.000    28.701    uart/int/aux0__49_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.818 r  uart/int/aux0__50/CO[3]
                         net (fo=1, routed)           0.001    28.819    uart/int/aux0__50_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.936 r  uart/int/aux0__51/CO[3]
                         net (fo=1, routed)           0.000    28.936    uart/int/aux0__51_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.053 r  uart/int/aux0__52/CO[3]
                         net (fo=1, routed)           0.000    29.053    uart/int/aux0__52_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.210 r  uart/int/aux0__53/CO[1]
                         net (fo=21, routed)          0.866    30.076    uart/int/aux0__53_n_2
    SLICE_X7Y50          LUT3 (Prop_lut3_I0_O)        0.332    30.408 r  uart/int/aux0__54_i_5/O
                         net (fo=1, routed)           0.000    30.408    uart/int/aux0__54_i_5_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.940 r  uart/int/aux0__54/CO[3]
                         net (fo=1, routed)           0.000    30.940    uart/int/aux0__54_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.054 r  uart/int/aux0__55/CO[3]
                         net (fo=1, routed)           0.000    31.054    uart/int/aux0__55_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.168 r  uart/int/aux0__56/CO[3]
                         net (fo=1, routed)           0.000    31.168    uart/int/aux0__56_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.282 r  uart/int/aux0__57/CO[3]
                         net (fo=1, routed)           0.000    31.282    uart/int/aux0__57_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.439 r  uart/int/aux0__58/CO[1]
                         net (fo=21, routed)          0.696    32.135    uart/int/aux0__58_n_2
    SLICE_X6Y54          LUT3 (Prop_lut3_I0_O)        0.329    32.464 r  uart/int/aux0__59_i_5/O
                         net (fo=1, routed)           0.000    32.464    uart/int/aux0__59_i_5_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.977 r  uart/int/aux0__59/CO[3]
                         net (fo=1, routed)           0.000    32.977    uart/int/aux0__59_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.094 r  uart/int/aux0__60/CO[3]
                         net (fo=1, routed)           0.000    33.094    uart/int/aux0__60_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.211 r  uart/int/aux0__61/CO[3]
                         net (fo=1, routed)           0.000    33.211    uart/int/aux0__61_n_0
    SLICE_X6Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.328 r  uart/int/aux0__62/CO[3]
                         net (fo=1, routed)           0.000    33.328    uart/int/aux0__62_n_0
    SLICE_X6Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.485 r  uart/int/aux0__63/CO[1]
                         net (fo=21, routed)          0.650    34.135    uart/int/aux0__63_n_2
    SLICE_X5Y57          LUT3 (Prop_lut3_I0_O)        0.332    34.467 r  uart/int/aux0__64_i_4/O
                         net (fo=1, routed)           0.000    34.467    uart/int/aux0__64_i_4_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.017 r  uart/int/aux0__64/CO[3]
                         net (fo=1, routed)           0.000    35.017    uart/int/aux0__64_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.131 r  uart/int/aux0__65/CO[3]
                         net (fo=1, routed)           0.000    35.131    uart/int/aux0__65_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.245 r  uart/int/aux0__66/CO[3]
                         net (fo=1, routed)           0.000    35.245    uart/int/aux0__66_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.359 r  uart/int/aux0__67/CO[3]
                         net (fo=1, routed)           0.000    35.359    uart/int/aux0__67_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.516 r  uart/int/aux0__68/CO[1]
                         net (fo=21, routed)          0.719    36.236    uart/int/aux0__68_n_2
    SLICE_X6Y59          LUT3 (Prop_lut3_I0_O)        0.329    36.565 r  uart/int/aux0__69_i_4/O
                         net (fo=1, routed)           0.000    36.565    uart/int/aux0__69_i_4_n_0
    SLICE_X6Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.098 r  uart/int/aux0__69/CO[3]
                         net (fo=1, routed)           0.000    37.098    uart/int/aux0__69_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.215 r  uart/int/aux0__70/CO[3]
                         net (fo=1, routed)           0.000    37.215    uart/int/aux0__70_n_0
    SLICE_X6Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.332 r  uart/int/aux0__71/CO[3]
                         net (fo=1, routed)           0.000    37.332    uart/int/aux0__71_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.449 r  uart/int/aux0__72/CO[3]
                         net (fo=1, routed)           0.000    37.449    uart/int/aux0__72_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.606 r  uart/int/aux0__73/CO[1]
                         net (fo=21, routed)          0.720    38.326    uart/int/aux0__73_n_2
    SLICE_X7Y60          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.690    39.016 f  uart/int/aux0__74/O[0]
                         net (fo=4, routed)           0.937    39.953    uart/int/aux0__74_n_7
    SLICE_X8Y59          LUT6 (Prop_lut6_I1_O)        0.299    40.252 f  uart/int/aux[4]_P_i_3/O
                         net (fo=4, routed)           0.317    40.569    uart/int/aux[4]_P_i_3_n_0
    SLICE_X8Y59          LUT5 (Prop_lut5_I0_O)        0.124    40.693 r  uart/int/aux[6]_P_i_3/O
                         net (fo=3, routed)           0.188    40.881    uart/int/aux[6]_P_i_3_n_0
    SLICE_X8Y59          LUT5 (Prop_lut5_I0_O)        0.124    41.005 f  uart/int/aux[8]_P_i_3/O
                         net (fo=4, routed)           0.323    41.328    uart/int/aux[8]_P_i_3_n_0
    SLICE_X8Y58          LUT5 (Prop_lut5_I4_O)        0.124    41.452 r  uart/int/aux[11]_P_i_4/O
                         net (fo=2, routed)           0.304    41.756    uart/int/aux[11]_P_i_4_n_0
    SLICE_X9Y59          LUT6 (Prop_lut6_I1_O)        0.124    41.880 r  uart/int/aux[11]_P_i_2/O
                         net (fo=1, routed)           0.149    42.029    uart/int/aux[11]_P_i_2_n_0
    SLICE_X9Y59          LUT6 (Prop_lut6_I5_O)        0.124    42.153 r  uart/int/aux[11]_P_i_1/O
                         net (fo=1, routed)           0.000    42.153    uart/int/aux[11]_P_i_1_n_0
    SLICE_X9Y59          FDRE                                         r  uart/int/aux_reg[11]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.438    14.779    uart/int/clk_IBUF_BUFG
    SLICE_X9Y59          FDRE                                         r  uart/int/aux_reg[11]_P/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X9Y59          FDRE (Setup_fdre_C_D)        0.031    14.954    uart/int/aux_reg[11]_P
  -------------------------------------------------------------------
                         required time                         14.954    
                         arrival time                         -42.153    
  -------------------------------------------------------------------
                         slack                                -27.198    

Slack (VIOLATED) :        -27.170ns  (required time - arrival time)
  Source:                 uart/int/div_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/int/aux_reg[8]_P/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        36.982ns  (logic 23.033ns (62.281%)  route 13.949ns (37.719%))
  Logic Levels:           97  (CARRY4=76 LUT1=1 LUT2=1 LUT3=14 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.623     5.144    uart/int/clk_IBUF_BUFG
    SLICE_X5Y19          FDRE                                         r  uart/int/div_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDRE (Prop_fdre_C_Q)         0.456     5.600 r  uart/int/div_reg[4]/Q
                         net (fo=27, routed)          0.608     6.208    uart/int/div_reg_n_0_[4]
    SLICE_X6Y19          LUT2 (Prop_lut2_I0_O)        0.124     6.332 r  uart/int/aux0_i_9/O
                         net (fo=1, routed)           0.000     6.332    uart/int/aux0_i_9_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.708 r  uart/int/aux0_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.708    uart/int/aux0_i_8_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.825 r  uart/int/aux0__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.825    uart/int/aux0__0_i_9_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.140 f  uart/int/aux0__1_i_9/O[3]
                         net (fo=21, routed)          0.667     7.807    uart/int/aux1[13]
    SLICE_X2Y22          LUT1 (Prop_lut1_I0_O)        0.307     8.114 r  uart/int/aux0__2_i_7/O
                         net (fo=1, routed)           0.000     8.114    uart/int/aux0__2_i_7_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.647 r  uart/int/aux0__2/CO[3]
                         net (fo=1, routed)           0.000     8.647    uart/int/aux0__2_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.804 r  uart/int/aux0__3/CO[1]
                         net (fo=19, routed)          0.924     9.728    uart/int/aux0__3_n_2
    SLICE_X8Y19          LUT3 (Prop_lut3_I0_O)        0.332    10.060 r  uart/int/aux0__4_i_4/O
                         net (fo=1, routed)           0.000    10.060    uart/int/aux0__4_i_4_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.573 r  uart/int/aux0__4/CO[3]
                         net (fo=1, routed)           0.000    10.573    uart/int/aux0__4_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.690 r  uart/int/aux0__5/CO[3]
                         net (fo=1, routed)           0.000    10.690    uart/int/aux0__5_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.807 r  uart/int/aux0__6/CO[3]
                         net (fo=1, routed)           0.000    10.807    uart/int/aux0__6_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.924 r  uart/int/aux0__7/CO[3]
                         net (fo=1, routed)           0.000    10.924    uart/int/aux0__7_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.081 r  uart/int/aux0__8/CO[1]
                         net (fo=21, routed)          0.503    11.584    uart/int/aux0__8_n_2
    SLICE_X9Y23          LUT3 (Prop_lut3_I0_O)        0.332    11.916 r  uart/int/aux0__9_i_4/O
                         net (fo=1, routed)           0.000    11.916    uart/int/aux0__9_i_4_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.466 r  uart/int/aux0__9/CO[3]
                         net (fo=1, routed)           0.000    12.466    uart/int/aux0__9_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.580 r  uart/int/aux0__10/CO[3]
                         net (fo=1, routed)           0.009    12.589    uart/int/aux0__10_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.703 r  uart/int/aux0__11/CO[3]
                         net (fo=1, routed)           0.000    12.703    uart/int/aux0__11_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.817 r  uart/int/aux0__12/CO[3]
                         net (fo=1, routed)           0.000    12.817    uart/int/aux0__12_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.974 r  uart/int/aux0__13/CO[1]
                         net (fo=21, routed)          0.742    13.716    uart/int/aux0__13_n_2
    SLICE_X8Y24          LUT3 (Prop_lut3_I0_O)        0.329    14.045 r  uart/int/aux0__14_i_4/O
                         net (fo=1, routed)           0.000    14.045    uart/int/aux0__14_i_4_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.578 r  uart/int/aux0__14/CO[3]
                         net (fo=1, routed)           0.009    14.587    uart/int/aux0__14_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.704 r  uart/int/aux0__15/CO[3]
                         net (fo=1, routed)           0.000    14.704    uart/int/aux0__15_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.821 r  uart/int/aux0__16/CO[3]
                         net (fo=1, routed)           0.000    14.821    uart/int/aux0__16_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.938 r  uart/int/aux0__17/CO[3]
                         net (fo=1, routed)           0.000    14.938    uart/int/aux0__17_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.095 r  uart/int/aux0__18/CO[1]
                         net (fo=21, routed)          0.519    15.614    uart/int/aux0__18_n_2
    SLICE_X9Y28          LUT3 (Prop_lut3_I0_O)        0.332    15.946 r  uart/int/aux0__19_i_4/O
                         net (fo=1, routed)           0.000    15.946    uart/int/aux0__19_i_4_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.496 r  uart/int/aux0__19/CO[3]
                         net (fo=1, routed)           0.000    16.496    uart/int/aux0__19_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.610 r  uart/int/aux0__20/CO[3]
                         net (fo=1, routed)           0.000    16.610    uart/int/aux0__20_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.724 r  uart/int/aux0__21/CO[3]
                         net (fo=1, routed)           0.000    16.724    uart/int/aux0__21_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.838 r  uart/int/aux0__22/CO[3]
                         net (fo=1, routed)           0.000    16.838    uart/int/aux0__22_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.995 r  uart/int/aux0__23/CO[1]
                         net (fo=21, routed)          0.693    17.688    uart/int/aux0__23_n_2
    SLICE_X9Y33          LUT3 (Prop_lut3_I0_O)        0.329    18.017 r  uart/int/aux0__24_i_5/O
                         net (fo=1, routed)           0.000    18.017    uart/int/aux0__24_i_5_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.549 r  uart/int/aux0__24/CO[3]
                         net (fo=1, routed)           0.000    18.549    uart/int/aux0__24_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.663 r  uart/int/aux0__25/CO[3]
                         net (fo=1, routed)           0.000    18.663    uart/int/aux0__25_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.777 r  uart/int/aux0__26/CO[3]
                         net (fo=1, routed)           0.000    18.777    uart/int/aux0__26_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.891 r  uart/int/aux0__27/CO[3]
                         net (fo=1, routed)           0.000    18.891    uart/int/aux0__27_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.048 r  uart/int/aux0__28/CO[1]
                         net (fo=21, routed)          0.635    19.683    uart/int/aux0__28_n_2
    SLICE_X8Y36          LUT3 (Prop_lut3_I0_O)        0.329    20.012 r  uart/int/aux0__29_i_4/O
                         net (fo=1, routed)           0.000    20.012    uart/int/aux0__29_i_4_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.545 r  uart/int/aux0__29/CO[3]
                         net (fo=1, routed)           0.000    20.545    uart/int/aux0__29_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.662 r  uart/int/aux0__30/CO[3]
                         net (fo=1, routed)           0.000    20.662    uart/int/aux0__30_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.779 r  uart/int/aux0__31/CO[3]
                         net (fo=1, routed)           0.000    20.779    uart/int/aux0__31_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.896 r  uart/int/aux0__32/CO[3]
                         net (fo=1, routed)           0.000    20.896    uart/int/aux0__32_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.053 r  uart/int/aux0__33/CO[1]
                         net (fo=21, routed)          0.676    21.729    uart/int/aux0__33_n_2
    SLICE_X9Y39          LUT3 (Prop_lut3_I0_O)        0.332    22.061 r  uart/int/aux0__34_i_4/O
                         net (fo=1, routed)           0.000    22.061    uart/int/aux0__34_i_4_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.611 r  uart/int/aux0__34/CO[3]
                         net (fo=1, routed)           0.000    22.611    uart/int/aux0__34_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.725 r  uart/int/aux0__35/CO[3]
                         net (fo=1, routed)           0.000    22.725    uart/int/aux0__35_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.839 r  uart/int/aux0__36/CO[3]
                         net (fo=1, routed)           0.000    22.839    uart/int/aux0__36_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.953 r  uart/int/aux0__37/CO[3]
                         net (fo=1, routed)           0.000    22.953    uart/int/aux0__37_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.110 r  uart/int/aux0__38/CO[1]
                         net (fo=21, routed)          0.669    23.780    uart/int/aux0__38_n_2
    SLICE_X10Y42         LUT3 (Prop_lut3_I0_O)        0.329    24.109 r  uart/int/aux0__39_i_4/O
                         net (fo=1, routed)           0.000    24.109    uart/int/aux0__39_i_4_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.642 r  uart/int/aux0__39/CO[3]
                         net (fo=1, routed)           0.000    24.642    uart/int/aux0__39_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.759 r  uart/int/aux0__40/CO[3]
                         net (fo=1, routed)           0.000    24.759    uart/int/aux0__40_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.876 r  uart/int/aux0__41/CO[3]
                         net (fo=1, routed)           0.000    24.876    uart/int/aux0__41_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.993 r  uart/int/aux0__42/CO[3]
                         net (fo=1, routed)           0.000    24.993    uart/int/aux0__42_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.150 r  uart/int/aux0__43/CO[1]
                         net (fo=21, routed)          0.710    25.859    uart/int/aux0__43_n_2
    SLICE_X9Y45          LUT3 (Prop_lut3_I0_O)        0.332    26.191 r  uart/int/aux0__44_i_5/O
                         net (fo=1, routed)           0.000    26.191    uart/int/aux0__44_i_5_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.723 r  uart/int/aux0__44/CO[3]
                         net (fo=1, routed)           0.000    26.723    uart/int/aux0__44_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.837 r  uart/int/aux0__45/CO[3]
                         net (fo=1, routed)           0.000    26.837    uart/int/aux0__45_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.951 r  uart/int/aux0__46/CO[3]
                         net (fo=1, routed)           0.000    26.951    uart/int/aux0__46_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.065 r  uart/int/aux0__47/CO[3]
                         net (fo=1, routed)           0.000    27.065    uart/int/aux0__47_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.222 r  uart/int/aux0__48/CO[1]
                         net (fo=21, routed)          0.617    27.839    uart/int/aux0__48_n_2
    SLICE_X8Y48          LUT3 (Prop_lut3_I0_O)        0.329    28.168 r  uart/int/aux0__49_i_4/O
                         net (fo=1, routed)           0.000    28.168    uart/int/aux0__49_i_4_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.701 r  uart/int/aux0__49/CO[3]
                         net (fo=1, routed)           0.000    28.701    uart/int/aux0__49_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.818 r  uart/int/aux0__50/CO[3]
                         net (fo=1, routed)           0.001    28.819    uart/int/aux0__50_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.936 r  uart/int/aux0__51/CO[3]
                         net (fo=1, routed)           0.000    28.936    uart/int/aux0__51_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.053 r  uart/int/aux0__52/CO[3]
                         net (fo=1, routed)           0.000    29.053    uart/int/aux0__52_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.210 r  uart/int/aux0__53/CO[1]
                         net (fo=21, routed)          0.866    30.076    uart/int/aux0__53_n_2
    SLICE_X7Y50          LUT3 (Prop_lut3_I0_O)        0.332    30.408 r  uart/int/aux0__54_i_5/O
                         net (fo=1, routed)           0.000    30.408    uart/int/aux0__54_i_5_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.940 r  uart/int/aux0__54/CO[3]
                         net (fo=1, routed)           0.000    30.940    uart/int/aux0__54_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.054 r  uart/int/aux0__55/CO[3]
                         net (fo=1, routed)           0.000    31.054    uart/int/aux0__55_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.168 r  uart/int/aux0__56/CO[3]
                         net (fo=1, routed)           0.000    31.168    uart/int/aux0__56_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.282 r  uart/int/aux0__57/CO[3]
                         net (fo=1, routed)           0.000    31.282    uart/int/aux0__57_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.439 r  uart/int/aux0__58/CO[1]
                         net (fo=21, routed)          0.696    32.135    uart/int/aux0__58_n_2
    SLICE_X6Y54          LUT3 (Prop_lut3_I0_O)        0.329    32.464 r  uart/int/aux0__59_i_5/O
                         net (fo=1, routed)           0.000    32.464    uart/int/aux0__59_i_5_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.977 r  uart/int/aux0__59/CO[3]
                         net (fo=1, routed)           0.000    32.977    uart/int/aux0__59_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.094 r  uart/int/aux0__60/CO[3]
                         net (fo=1, routed)           0.000    33.094    uart/int/aux0__60_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.211 r  uart/int/aux0__61/CO[3]
                         net (fo=1, routed)           0.000    33.211    uart/int/aux0__61_n_0
    SLICE_X6Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.328 r  uart/int/aux0__62/CO[3]
                         net (fo=1, routed)           0.000    33.328    uart/int/aux0__62_n_0
    SLICE_X6Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.485 r  uart/int/aux0__63/CO[1]
                         net (fo=21, routed)          0.650    34.135    uart/int/aux0__63_n_2
    SLICE_X5Y57          LUT3 (Prop_lut3_I0_O)        0.332    34.467 r  uart/int/aux0__64_i_4/O
                         net (fo=1, routed)           0.000    34.467    uart/int/aux0__64_i_4_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.017 r  uart/int/aux0__64/CO[3]
                         net (fo=1, routed)           0.000    35.017    uart/int/aux0__64_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.131 r  uart/int/aux0__65/CO[3]
                         net (fo=1, routed)           0.000    35.131    uart/int/aux0__65_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.245 r  uart/int/aux0__66/CO[3]
                         net (fo=1, routed)           0.000    35.245    uart/int/aux0__66_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.359 r  uart/int/aux0__67/CO[3]
                         net (fo=1, routed)           0.000    35.359    uart/int/aux0__67_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.516 r  uart/int/aux0__68/CO[1]
                         net (fo=21, routed)          0.719    36.236    uart/int/aux0__68_n_2
    SLICE_X6Y59          LUT3 (Prop_lut3_I0_O)        0.329    36.565 r  uart/int/aux0__69_i_4/O
                         net (fo=1, routed)           0.000    36.565    uart/int/aux0__69_i_4_n_0
    SLICE_X6Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.098 r  uart/int/aux0__69/CO[3]
                         net (fo=1, routed)           0.000    37.098    uart/int/aux0__69_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.215 r  uart/int/aux0__70/CO[3]
                         net (fo=1, routed)           0.000    37.215    uart/int/aux0__70_n_0
    SLICE_X6Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.332 r  uart/int/aux0__71/CO[3]
                         net (fo=1, routed)           0.000    37.332    uart/int/aux0__71_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.449 r  uart/int/aux0__72/CO[3]
                         net (fo=1, routed)           0.000    37.449    uart/int/aux0__72_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.606 r  uart/int/aux0__73/CO[1]
                         net (fo=21, routed)          0.720    38.326    uart/int/aux0__73_n_2
    SLICE_X7Y60          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.690    39.016 r  uart/int/aux0__74/O[0]
                         net (fo=4, routed)           0.937    39.953    uart/int/aux0__74_n_7
    SLICE_X8Y59          LUT6 (Prop_lut6_I1_O)        0.299    40.252 r  uart/int/aux[4]_P_i_3/O
                         net (fo=4, routed)           0.317    40.569    uart/int/aux[4]_P_i_3_n_0
    SLICE_X8Y59          LUT5 (Prop_lut5_I0_O)        0.124    40.693 f  uart/int/aux[6]_P_i_3/O
                         net (fo=3, routed)           0.188    40.881    uart/int/aux[6]_P_i_3_n_0
    SLICE_X8Y59          LUT5 (Prop_lut5_I0_O)        0.124    41.005 r  uart/int/aux[8]_P_i_3/O
                         net (fo=4, routed)           0.722    41.727    uart/int/aux[8]_P_i_3_n_0
    SLICE_X9Y54          LUT5 (Prop_lut5_I0_O)        0.124    41.851 r  uart/int/aux[8]_P_i_2/O
                         net (fo=1, routed)           0.151    42.002    uart/int/aux[8]_P_i_2_n_0
    SLICE_X9Y54          LUT6 (Prop_lut6_I5_O)        0.124    42.126 r  uart/int/aux[8]_P_i_1/O
                         net (fo=1, routed)           0.000    42.126    uart/int/aux[8]_P_i_1_n_0
    SLICE_X9Y54          FDRE                                         r  uart/int/aux_reg[8]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.440    14.781    uart/int/clk_IBUF_BUFG
    SLICE_X9Y54          FDRE                                         r  uart/int/aux_reg[8]_P/C
                         clock pessimism              0.180    14.961    
                         clock uncertainty           -0.035    14.925    
    SLICE_X9Y54          FDRE (Setup_fdre_C_D)        0.031    14.956    uart/int/aux_reg[8]_P
  -------------------------------------------------------------------
                         required time                         14.956    
                         arrival time                         -42.126    
  -------------------------------------------------------------------
                         slack                                -27.170    

Slack (VIOLATED) :        -27.008ns  (required time - arrival time)
  Source:                 uart/int/div_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/int/aux_reg[4]_P/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        36.818ns  (logic 23.382ns (63.506%)  route 13.436ns (36.494%))
  Logic Levels:           99  (CARRY4=80 LUT1=1 LUT2=1 LUT3=15 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.623     5.144    uart/int/clk_IBUF_BUFG
    SLICE_X5Y19          FDRE                                         r  uart/int/div_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDRE (Prop_fdre_C_Q)         0.456     5.600 r  uart/int/div_reg[4]/Q
                         net (fo=27, routed)          0.608     6.208    uart/int/div_reg_n_0_[4]
    SLICE_X6Y19          LUT2 (Prop_lut2_I0_O)        0.124     6.332 r  uart/int/aux0_i_9/O
                         net (fo=1, routed)           0.000     6.332    uart/int/aux0_i_9_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.708 r  uart/int/aux0_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.708    uart/int/aux0_i_8_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.825 r  uart/int/aux0__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.825    uart/int/aux0__0_i_9_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.140 f  uart/int/aux0__1_i_9/O[3]
                         net (fo=21, routed)          0.667     7.807    uart/int/aux1[13]
    SLICE_X2Y22          LUT1 (Prop_lut1_I0_O)        0.307     8.114 r  uart/int/aux0__2_i_7/O
                         net (fo=1, routed)           0.000     8.114    uart/int/aux0__2_i_7_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.647 r  uart/int/aux0__2/CO[3]
                         net (fo=1, routed)           0.000     8.647    uart/int/aux0__2_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.804 r  uart/int/aux0__3/CO[1]
                         net (fo=19, routed)          0.924     9.728    uart/int/aux0__3_n_2
    SLICE_X8Y19          LUT3 (Prop_lut3_I0_O)        0.332    10.060 r  uart/int/aux0__4_i_4/O
                         net (fo=1, routed)           0.000    10.060    uart/int/aux0__4_i_4_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.573 r  uart/int/aux0__4/CO[3]
                         net (fo=1, routed)           0.000    10.573    uart/int/aux0__4_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.690 r  uart/int/aux0__5/CO[3]
                         net (fo=1, routed)           0.000    10.690    uart/int/aux0__5_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.807 r  uart/int/aux0__6/CO[3]
                         net (fo=1, routed)           0.000    10.807    uart/int/aux0__6_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.924 r  uart/int/aux0__7/CO[3]
                         net (fo=1, routed)           0.000    10.924    uart/int/aux0__7_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.081 r  uart/int/aux0__8/CO[1]
                         net (fo=21, routed)          0.503    11.584    uart/int/aux0__8_n_2
    SLICE_X9Y23          LUT3 (Prop_lut3_I0_O)        0.332    11.916 r  uart/int/aux0__9_i_4/O
                         net (fo=1, routed)           0.000    11.916    uart/int/aux0__9_i_4_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.466 r  uart/int/aux0__9/CO[3]
                         net (fo=1, routed)           0.000    12.466    uart/int/aux0__9_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.580 r  uart/int/aux0__10/CO[3]
                         net (fo=1, routed)           0.009    12.589    uart/int/aux0__10_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.703 r  uart/int/aux0__11/CO[3]
                         net (fo=1, routed)           0.000    12.703    uart/int/aux0__11_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.817 r  uart/int/aux0__12/CO[3]
                         net (fo=1, routed)           0.000    12.817    uart/int/aux0__12_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.974 r  uart/int/aux0__13/CO[1]
                         net (fo=21, routed)          0.742    13.716    uart/int/aux0__13_n_2
    SLICE_X8Y24          LUT3 (Prop_lut3_I0_O)        0.329    14.045 r  uart/int/aux0__14_i_4/O
                         net (fo=1, routed)           0.000    14.045    uart/int/aux0__14_i_4_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.578 r  uart/int/aux0__14/CO[3]
                         net (fo=1, routed)           0.009    14.587    uart/int/aux0__14_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.704 r  uart/int/aux0__15/CO[3]
                         net (fo=1, routed)           0.000    14.704    uart/int/aux0__15_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.821 r  uart/int/aux0__16/CO[3]
                         net (fo=1, routed)           0.000    14.821    uart/int/aux0__16_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.938 r  uart/int/aux0__17/CO[3]
                         net (fo=1, routed)           0.000    14.938    uart/int/aux0__17_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.095 r  uart/int/aux0__18/CO[1]
                         net (fo=21, routed)          0.519    15.614    uart/int/aux0__18_n_2
    SLICE_X9Y28          LUT3 (Prop_lut3_I0_O)        0.332    15.946 r  uart/int/aux0__19_i_4/O
                         net (fo=1, routed)           0.000    15.946    uart/int/aux0__19_i_4_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.496 r  uart/int/aux0__19/CO[3]
                         net (fo=1, routed)           0.000    16.496    uart/int/aux0__19_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.610 r  uart/int/aux0__20/CO[3]
                         net (fo=1, routed)           0.000    16.610    uart/int/aux0__20_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.724 r  uart/int/aux0__21/CO[3]
                         net (fo=1, routed)           0.000    16.724    uart/int/aux0__21_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.838 r  uart/int/aux0__22/CO[3]
                         net (fo=1, routed)           0.000    16.838    uart/int/aux0__22_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.995 r  uart/int/aux0__23/CO[1]
                         net (fo=21, routed)          0.693    17.688    uart/int/aux0__23_n_2
    SLICE_X9Y33          LUT3 (Prop_lut3_I0_O)        0.329    18.017 r  uart/int/aux0__24_i_5/O
                         net (fo=1, routed)           0.000    18.017    uart/int/aux0__24_i_5_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.549 r  uart/int/aux0__24/CO[3]
                         net (fo=1, routed)           0.000    18.549    uart/int/aux0__24_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.663 r  uart/int/aux0__25/CO[3]
                         net (fo=1, routed)           0.000    18.663    uart/int/aux0__25_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.777 r  uart/int/aux0__26/CO[3]
                         net (fo=1, routed)           0.000    18.777    uart/int/aux0__26_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.891 r  uart/int/aux0__27/CO[3]
                         net (fo=1, routed)           0.000    18.891    uart/int/aux0__27_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.048 r  uart/int/aux0__28/CO[1]
                         net (fo=21, routed)          0.635    19.683    uart/int/aux0__28_n_2
    SLICE_X8Y36          LUT3 (Prop_lut3_I0_O)        0.329    20.012 r  uart/int/aux0__29_i_4/O
                         net (fo=1, routed)           0.000    20.012    uart/int/aux0__29_i_4_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.545 r  uart/int/aux0__29/CO[3]
                         net (fo=1, routed)           0.000    20.545    uart/int/aux0__29_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.662 r  uart/int/aux0__30/CO[3]
                         net (fo=1, routed)           0.000    20.662    uart/int/aux0__30_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.779 r  uart/int/aux0__31/CO[3]
                         net (fo=1, routed)           0.000    20.779    uart/int/aux0__31_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.896 r  uart/int/aux0__32/CO[3]
                         net (fo=1, routed)           0.000    20.896    uart/int/aux0__32_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.053 r  uart/int/aux0__33/CO[1]
                         net (fo=21, routed)          0.676    21.729    uart/int/aux0__33_n_2
    SLICE_X9Y39          LUT3 (Prop_lut3_I0_O)        0.332    22.061 r  uart/int/aux0__34_i_4/O
                         net (fo=1, routed)           0.000    22.061    uart/int/aux0__34_i_4_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.611 r  uart/int/aux0__34/CO[3]
                         net (fo=1, routed)           0.000    22.611    uart/int/aux0__34_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.725 r  uart/int/aux0__35/CO[3]
                         net (fo=1, routed)           0.000    22.725    uart/int/aux0__35_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.839 r  uart/int/aux0__36/CO[3]
                         net (fo=1, routed)           0.000    22.839    uart/int/aux0__36_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.953 r  uart/int/aux0__37/CO[3]
                         net (fo=1, routed)           0.000    22.953    uart/int/aux0__37_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.110 r  uart/int/aux0__38/CO[1]
                         net (fo=21, routed)          0.669    23.780    uart/int/aux0__38_n_2
    SLICE_X10Y42         LUT3 (Prop_lut3_I0_O)        0.329    24.109 r  uart/int/aux0__39_i_4/O
                         net (fo=1, routed)           0.000    24.109    uart/int/aux0__39_i_4_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.642 r  uart/int/aux0__39/CO[3]
                         net (fo=1, routed)           0.000    24.642    uart/int/aux0__39_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.759 r  uart/int/aux0__40/CO[3]
                         net (fo=1, routed)           0.000    24.759    uart/int/aux0__40_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.876 r  uart/int/aux0__41/CO[3]
                         net (fo=1, routed)           0.000    24.876    uart/int/aux0__41_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.993 r  uart/int/aux0__42/CO[3]
                         net (fo=1, routed)           0.000    24.993    uart/int/aux0__42_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.150 r  uart/int/aux0__43/CO[1]
                         net (fo=21, routed)          0.710    25.859    uart/int/aux0__43_n_2
    SLICE_X9Y45          LUT3 (Prop_lut3_I0_O)        0.332    26.191 r  uart/int/aux0__44_i_5/O
                         net (fo=1, routed)           0.000    26.191    uart/int/aux0__44_i_5_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.723 r  uart/int/aux0__44/CO[3]
                         net (fo=1, routed)           0.000    26.723    uart/int/aux0__44_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.837 r  uart/int/aux0__45/CO[3]
                         net (fo=1, routed)           0.000    26.837    uart/int/aux0__45_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.951 r  uart/int/aux0__46/CO[3]
                         net (fo=1, routed)           0.000    26.951    uart/int/aux0__46_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.065 r  uart/int/aux0__47/CO[3]
                         net (fo=1, routed)           0.000    27.065    uart/int/aux0__47_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.222 r  uart/int/aux0__48/CO[1]
                         net (fo=21, routed)          0.617    27.839    uart/int/aux0__48_n_2
    SLICE_X8Y48          LUT3 (Prop_lut3_I0_O)        0.329    28.168 r  uart/int/aux0__49_i_4/O
                         net (fo=1, routed)           0.000    28.168    uart/int/aux0__49_i_4_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.701 r  uart/int/aux0__49/CO[3]
                         net (fo=1, routed)           0.000    28.701    uart/int/aux0__49_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.818 r  uart/int/aux0__50/CO[3]
                         net (fo=1, routed)           0.001    28.819    uart/int/aux0__50_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.936 r  uart/int/aux0__51/CO[3]
                         net (fo=1, routed)           0.000    28.936    uart/int/aux0__51_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.053 r  uart/int/aux0__52/CO[3]
                         net (fo=1, routed)           0.000    29.053    uart/int/aux0__52_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.210 r  uart/int/aux0__53/CO[1]
                         net (fo=21, routed)          0.866    30.076    uart/int/aux0__53_n_2
    SLICE_X7Y50          LUT3 (Prop_lut3_I0_O)        0.332    30.408 r  uart/int/aux0__54_i_5/O
                         net (fo=1, routed)           0.000    30.408    uart/int/aux0__54_i_5_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.940 r  uart/int/aux0__54/CO[3]
                         net (fo=1, routed)           0.000    30.940    uart/int/aux0__54_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.054 r  uart/int/aux0__55/CO[3]
                         net (fo=1, routed)           0.000    31.054    uart/int/aux0__55_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.168 r  uart/int/aux0__56/CO[3]
                         net (fo=1, routed)           0.000    31.168    uart/int/aux0__56_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.282 r  uart/int/aux0__57/CO[3]
                         net (fo=1, routed)           0.000    31.282    uart/int/aux0__57_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.439 r  uart/int/aux0__58/CO[1]
                         net (fo=21, routed)          0.696    32.135    uart/int/aux0__58_n_2
    SLICE_X6Y54          LUT3 (Prop_lut3_I0_O)        0.329    32.464 r  uart/int/aux0__59_i_5/O
                         net (fo=1, routed)           0.000    32.464    uart/int/aux0__59_i_5_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.977 r  uart/int/aux0__59/CO[3]
                         net (fo=1, routed)           0.000    32.977    uart/int/aux0__59_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.094 r  uart/int/aux0__60/CO[3]
                         net (fo=1, routed)           0.000    33.094    uart/int/aux0__60_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.211 r  uart/int/aux0__61/CO[3]
                         net (fo=1, routed)           0.000    33.211    uart/int/aux0__61_n_0
    SLICE_X6Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.328 r  uart/int/aux0__62/CO[3]
                         net (fo=1, routed)           0.000    33.328    uart/int/aux0__62_n_0
    SLICE_X6Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.485 r  uart/int/aux0__63/CO[1]
                         net (fo=21, routed)          0.650    34.135    uart/int/aux0__63_n_2
    SLICE_X5Y57          LUT3 (Prop_lut3_I0_O)        0.332    34.467 r  uart/int/aux0__64_i_4/O
                         net (fo=1, routed)           0.000    34.467    uart/int/aux0__64_i_4_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.017 r  uart/int/aux0__64/CO[3]
                         net (fo=1, routed)           0.000    35.017    uart/int/aux0__64_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.131 r  uart/int/aux0__65/CO[3]
                         net (fo=1, routed)           0.000    35.131    uart/int/aux0__65_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.245 r  uart/int/aux0__66/CO[3]
                         net (fo=1, routed)           0.000    35.245    uart/int/aux0__66_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.359 r  uart/int/aux0__67/CO[3]
                         net (fo=1, routed)           0.000    35.359    uart/int/aux0__67_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.516 r  uart/int/aux0__68/CO[1]
                         net (fo=21, routed)          0.719    36.236    uart/int/aux0__68_n_2
    SLICE_X6Y59          LUT3 (Prop_lut3_I0_O)        0.329    36.565 r  uart/int/aux0__69_i_4/O
                         net (fo=1, routed)           0.000    36.565    uart/int/aux0__69_i_4_n_0
    SLICE_X6Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.098 r  uart/int/aux0__69/CO[3]
                         net (fo=1, routed)           0.000    37.098    uart/int/aux0__69_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.215 r  uart/int/aux0__70/CO[3]
                         net (fo=1, routed)           0.000    37.215    uart/int/aux0__70_n_0
    SLICE_X6Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.332 r  uart/int/aux0__71/CO[3]
                         net (fo=1, routed)           0.000    37.332    uart/int/aux0__71_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.449 r  uart/int/aux0__72/CO[3]
                         net (fo=1, routed)           0.000    37.449    uart/int/aux0__72_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.606 r  uart/int/aux0__73/CO[1]
                         net (fo=21, routed)          0.795    38.401    uart/int/aux0__73_n_2
    SLICE_X7Y60          LUT3 (Prop_lut3_I0_O)        0.332    38.733 r  uart/int/aux0__74_i_4/O
                         net (fo=1, routed)           0.000    38.733    uart/int/aux0__74_i_4_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.283 r  uart/int/aux0__74/CO[3]
                         net (fo=1, routed)           0.000    39.283    uart/int/aux0__74_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.397 r  uart/int/aux0__75/CO[3]
                         net (fo=1, routed)           0.000    39.397    uart/int/aux0__75_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.511 r  uart/int/aux0__76/CO[3]
                         net (fo=1, routed)           0.000    39.511    uart/int/aux0__76_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.625 r  uart/int/aux0__77/CO[3]
                         net (fo=1, routed)           0.000    39.625    uart/int/aux0__77_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.782 r  uart/int/aux0__78/CO[1]
                         net (fo=16, routed)          1.035    40.817    uart/int/aux0__78_n_2
    SLICE_X9Y59          LUT5 (Prop_lut5_I2_O)        0.329    41.146 r  uart/int/aux[4]_P_i_2/O
                         net (fo=1, routed)           0.693    41.839    uart/int/aux[4]_P_i_2_n_0
    SLICE_X9Y53          LUT6 (Prop_lut6_I5_O)        0.124    41.963 r  uart/int/aux[4]_P_i_1/O
                         net (fo=1, routed)           0.000    41.963    uart/int/aux[4]_P_i_1_n_0
    SLICE_X9Y53          FDRE                                         r  uart/int/aux_reg[4]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.440    14.781    uart/int/clk_IBUF_BUFG
    SLICE_X9Y53          FDRE                                         r  uart/int/aux_reg[4]_P/C
                         clock pessimism              0.180    14.961    
                         clock uncertainty           -0.035    14.925    
    SLICE_X9Y53          FDRE (Setup_fdre_C_D)        0.029    14.954    uart/int/aux_reg[4]_P
  -------------------------------------------------------------------
                         required time                         14.954    
                         arrival time                         -41.963    
  -------------------------------------------------------------------
                         slack                                -27.008    

Slack (VIOLATED) :        -26.961ns  (required time - arrival time)
  Source:                 uart/int/div_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/int/aux_reg[7]_P/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        36.822ns  (logic 23.033ns (62.553%)  route 13.789ns (37.447%))
  Logic Levels:           97  (CARRY4=76 LUT1=1 LUT2=1 LUT3=15 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.623     5.144    uart/int/clk_IBUF_BUFG
    SLICE_X5Y19          FDRE                                         r  uart/int/div_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDRE (Prop_fdre_C_Q)         0.456     5.600 r  uart/int/div_reg[4]/Q
                         net (fo=27, routed)          0.608     6.208    uart/int/div_reg_n_0_[4]
    SLICE_X6Y19          LUT2 (Prop_lut2_I0_O)        0.124     6.332 r  uart/int/aux0_i_9/O
                         net (fo=1, routed)           0.000     6.332    uart/int/aux0_i_9_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.708 r  uart/int/aux0_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.708    uart/int/aux0_i_8_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.825 r  uart/int/aux0__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.825    uart/int/aux0__0_i_9_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.140 f  uart/int/aux0__1_i_9/O[3]
                         net (fo=21, routed)          0.667     7.807    uart/int/aux1[13]
    SLICE_X2Y22          LUT1 (Prop_lut1_I0_O)        0.307     8.114 r  uart/int/aux0__2_i_7/O
                         net (fo=1, routed)           0.000     8.114    uart/int/aux0__2_i_7_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.647 r  uart/int/aux0__2/CO[3]
                         net (fo=1, routed)           0.000     8.647    uart/int/aux0__2_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.804 r  uart/int/aux0__3/CO[1]
                         net (fo=19, routed)          0.924     9.728    uart/int/aux0__3_n_2
    SLICE_X8Y19          LUT3 (Prop_lut3_I0_O)        0.332    10.060 r  uart/int/aux0__4_i_4/O
                         net (fo=1, routed)           0.000    10.060    uart/int/aux0__4_i_4_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.573 r  uart/int/aux0__4/CO[3]
                         net (fo=1, routed)           0.000    10.573    uart/int/aux0__4_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.690 r  uart/int/aux0__5/CO[3]
                         net (fo=1, routed)           0.000    10.690    uart/int/aux0__5_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.807 r  uart/int/aux0__6/CO[3]
                         net (fo=1, routed)           0.000    10.807    uart/int/aux0__6_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.924 r  uart/int/aux0__7/CO[3]
                         net (fo=1, routed)           0.000    10.924    uart/int/aux0__7_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.081 r  uart/int/aux0__8/CO[1]
                         net (fo=21, routed)          0.503    11.584    uart/int/aux0__8_n_2
    SLICE_X9Y23          LUT3 (Prop_lut3_I0_O)        0.332    11.916 r  uart/int/aux0__9_i_4/O
                         net (fo=1, routed)           0.000    11.916    uart/int/aux0__9_i_4_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.466 r  uart/int/aux0__9/CO[3]
                         net (fo=1, routed)           0.000    12.466    uart/int/aux0__9_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.580 r  uart/int/aux0__10/CO[3]
                         net (fo=1, routed)           0.009    12.589    uart/int/aux0__10_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.703 r  uart/int/aux0__11/CO[3]
                         net (fo=1, routed)           0.000    12.703    uart/int/aux0__11_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.817 r  uart/int/aux0__12/CO[3]
                         net (fo=1, routed)           0.000    12.817    uart/int/aux0__12_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.974 r  uart/int/aux0__13/CO[1]
                         net (fo=21, routed)          0.742    13.716    uart/int/aux0__13_n_2
    SLICE_X8Y24          LUT3 (Prop_lut3_I0_O)        0.329    14.045 r  uart/int/aux0__14_i_4/O
                         net (fo=1, routed)           0.000    14.045    uart/int/aux0__14_i_4_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.578 r  uart/int/aux0__14/CO[3]
                         net (fo=1, routed)           0.009    14.587    uart/int/aux0__14_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.704 r  uart/int/aux0__15/CO[3]
                         net (fo=1, routed)           0.000    14.704    uart/int/aux0__15_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.821 r  uart/int/aux0__16/CO[3]
                         net (fo=1, routed)           0.000    14.821    uart/int/aux0__16_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.938 r  uart/int/aux0__17/CO[3]
                         net (fo=1, routed)           0.000    14.938    uart/int/aux0__17_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.095 r  uart/int/aux0__18/CO[1]
                         net (fo=21, routed)          0.519    15.614    uart/int/aux0__18_n_2
    SLICE_X9Y28          LUT3 (Prop_lut3_I0_O)        0.332    15.946 r  uart/int/aux0__19_i_4/O
                         net (fo=1, routed)           0.000    15.946    uart/int/aux0__19_i_4_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.496 r  uart/int/aux0__19/CO[3]
                         net (fo=1, routed)           0.000    16.496    uart/int/aux0__19_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.610 r  uart/int/aux0__20/CO[3]
                         net (fo=1, routed)           0.000    16.610    uart/int/aux0__20_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.724 r  uart/int/aux0__21/CO[3]
                         net (fo=1, routed)           0.000    16.724    uart/int/aux0__21_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.838 r  uart/int/aux0__22/CO[3]
                         net (fo=1, routed)           0.000    16.838    uart/int/aux0__22_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.995 r  uart/int/aux0__23/CO[1]
                         net (fo=21, routed)          0.693    17.688    uart/int/aux0__23_n_2
    SLICE_X9Y33          LUT3 (Prop_lut3_I0_O)        0.329    18.017 r  uart/int/aux0__24_i_5/O
                         net (fo=1, routed)           0.000    18.017    uart/int/aux0__24_i_5_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.549 r  uart/int/aux0__24/CO[3]
                         net (fo=1, routed)           0.000    18.549    uart/int/aux0__24_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.663 r  uart/int/aux0__25/CO[3]
                         net (fo=1, routed)           0.000    18.663    uart/int/aux0__25_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.777 r  uart/int/aux0__26/CO[3]
                         net (fo=1, routed)           0.000    18.777    uart/int/aux0__26_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.891 r  uart/int/aux0__27/CO[3]
                         net (fo=1, routed)           0.000    18.891    uart/int/aux0__27_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.048 r  uart/int/aux0__28/CO[1]
                         net (fo=21, routed)          0.635    19.683    uart/int/aux0__28_n_2
    SLICE_X8Y36          LUT3 (Prop_lut3_I0_O)        0.329    20.012 r  uart/int/aux0__29_i_4/O
                         net (fo=1, routed)           0.000    20.012    uart/int/aux0__29_i_4_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.545 r  uart/int/aux0__29/CO[3]
                         net (fo=1, routed)           0.000    20.545    uart/int/aux0__29_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.662 r  uart/int/aux0__30/CO[3]
                         net (fo=1, routed)           0.000    20.662    uart/int/aux0__30_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.779 r  uart/int/aux0__31/CO[3]
                         net (fo=1, routed)           0.000    20.779    uart/int/aux0__31_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.896 r  uart/int/aux0__32/CO[3]
                         net (fo=1, routed)           0.000    20.896    uart/int/aux0__32_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.053 r  uart/int/aux0__33/CO[1]
                         net (fo=21, routed)          0.676    21.729    uart/int/aux0__33_n_2
    SLICE_X9Y39          LUT3 (Prop_lut3_I0_O)        0.332    22.061 r  uart/int/aux0__34_i_4/O
                         net (fo=1, routed)           0.000    22.061    uart/int/aux0__34_i_4_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.611 r  uart/int/aux0__34/CO[3]
                         net (fo=1, routed)           0.000    22.611    uart/int/aux0__34_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.725 r  uart/int/aux0__35/CO[3]
                         net (fo=1, routed)           0.000    22.725    uart/int/aux0__35_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.839 r  uart/int/aux0__36/CO[3]
                         net (fo=1, routed)           0.000    22.839    uart/int/aux0__36_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.953 r  uart/int/aux0__37/CO[3]
                         net (fo=1, routed)           0.000    22.953    uart/int/aux0__37_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.110 r  uart/int/aux0__38/CO[1]
                         net (fo=21, routed)          0.669    23.780    uart/int/aux0__38_n_2
    SLICE_X10Y42         LUT3 (Prop_lut3_I0_O)        0.329    24.109 r  uart/int/aux0__39_i_4/O
                         net (fo=1, routed)           0.000    24.109    uart/int/aux0__39_i_4_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.642 r  uart/int/aux0__39/CO[3]
                         net (fo=1, routed)           0.000    24.642    uart/int/aux0__39_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.759 r  uart/int/aux0__40/CO[3]
                         net (fo=1, routed)           0.000    24.759    uart/int/aux0__40_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.876 r  uart/int/aux0__41/CO[3]
                         net (fo=1, routed)           0.000    24.876    uart/int/aux0__41_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.993 r  uart/int/aux0__42/CO[3]
                         net (fo=1, routed)           0.000    24.993    uart/int/aux0__42_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.150 r  uart/int/aux0__43/CO[1]
                         net (fo=21, routed)          0.710    25.859    uart/int/aux0__43_n_2
    SLICE_X9Y45          LUT3 (Prop_lut3_I0_O)        0.332    26.191 r  uart/int/aux0__44_i_5/O
                         net (fo=1, routed)           0.000    26.191    uart/int/aux0__44_i_5_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.723 r  uart/int/aux0__44/CO[3]
                         net (fo=1, routed)           0.000    26.723    uart/int/aux0__44_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.837 r  uart/int/aux0__45/CO[3]
                         net (fo=1, routed)           0.000    26.837    uart/int/aux0__45_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.951 r  uart/int/aux0__46/CO[3]
                         net (fo=1, routed)           0.000    26.951    uart/int/aux0__46_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.065 r  uart/int/aux0__47/CO[3]
                         net (fo=1, routed)           0.000    27.065    uart/int/aux0__47_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.222 r  uart/int/aux0__48/CO[1]
                         net (fo=21, routed)          0.617    27.839    uart/int/aux0__48_n_2
    SLICE_X8Y48          LUT3 (Prop_lut3_I0_O)        0.329    28.168 r  uart/int/aux0__49_i_4/O
                         net (fo=1, routed)           0.000    28.168    uart/int/aux0__49_i_4_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.701 r  uart/int/aux0__49/CO[3]
                         net (fo=1, routed)           0.000    28.701    uart/int/aux0__49_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.818 r  uart/int/aux0__50/CO[3]
                         net (fo=1, routed)           0.001    28.819    uart/int/aux0__50_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.936 r  uart/int/aux0__51/CO[3]
                         net (fo=1, routed)           0.000    28.936    uart/int/aux0__51_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.053 r  uart/int/aux0__52/CO[3]
                         net (fo=1, routed)           0.000    29.053    uart/int/aux0__52_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.210 r  uart/int/aux0__53/CO[1]
                         net (fo=21, routed)          0.866    30.076    uart/int/aux0__53_n_2
    SLICE_X7Y50          LUT3 (Prop_lut3_I0_O)        0.332    30.408 r  uart/int/aux0__54_i_5/O
                         net (fo=1, routed)           0.000    30.408    uart/int/aux0__54_i_5_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.940 r  uart/int/aux0__54/CO[3]
                         net (fo=1, routed)           0.000    30.940    uart/int/aux0__54_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.054 r  uart/int/aux0__55/CO[3]
                         net (fo=1, routed)           0.000    31.054    uart/int/aux0__55_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.168 r  uart/int/aux0__56/CO[3]
                         net (fo=1, routed)           0.000    31.168    uart/int/aux0__56_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.282 r  uart/int/aux0__57/CO[3]
                         net (fo=1, routed)           0.000    31.282    uart/int/aux0__57_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.439 r  uart/int/aux0__58/CO[1]
                         net (fo=21, routed)          0.696    32.135    uart/int/aux0__58_n_2
    SLICE_X6Y54          LUT3 (Prop_lut3_I0_O)        0.329    32.464 r  uart/int/aux0__59_i_5/O
                         net (fo=1, routed)           0.000    32.464    uart/int/aux0__59_i_5_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.977 r  uart/int/aux0__59/CO[3]
                         net (fo=1, routed)           0.000    32.977    uart/int/aux0__59_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.094 r  uart/int/aux0__60/CO[3]
                         net (fo=1, routed)           0.000    33.094    uart/int/aux0__60_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.211 r  uart/int/aux0__61/CO[3]
                         net (fo=1, routed)           0.000    33.211    uart/int/aux0__61_n_0
    SLICE_X6Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.328 r  uart/int/aux0__62/CO[3]
                         net (fo=1, routed)           0.000    33.328    uart/int/aux0__62_n_0
    SLICE_X6Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.485 r  uart/int/aux0__63/CO[1]
                         net (fo=21, routed)          0.650    34.135    uart/int/aux0__63_n_2
    SLICE_X5Y57          LUT3 (Prop_lut3_I0_O)        0.332    34.467 r  uart/int/aux0__64_i_4/O
                         net (fo=1, routed)           0.000    34.467    uart/int/aux0__64_i_4_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.017 r  uart/int/aux0__64/CO[3]
                         net (fo=1, routed)           0.000    35.017    uart/int/aux0__64_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.131 r  uart/int/aux0__65/CO[3]
                         net (fo=1, routed)           0.000    35.131    uart/int/aux0__65_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.245 r  uart/int/aux0__66/CO[3]
                         net (fo=1, routed)           0.000    35.245    uart/int/aux0__66_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.359 r  uart/int/aux0__67/CO[3]
                         net (fo=1, routed)           0.000    35.359    uart/int/aux0__67_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.516 r  uart/int/aux0__68/CO[1]
                         net (fo=21, routed)          0.719    36.236    uart/int/aux0__68_n_2
    SLICE_X6Y59          LUT3 (Prop_lut3_I0_O)        0.329    36.565 r  uart/int/aux0__69_i_4/O
                         net (fo=1, routed)           0.000    36.565    uart/int/aux0__69_i_4_n_0
    SLICE_X6Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.098 r  uart/int/aux0__69/CO[3]
                         net (fo=1, routed)           0.000    37.098    uart/int/aux0__69_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.215 r  uart/int/aux0__70/CO[3]
                         net (fo=1, routed)           0.000    37.215    uart/int/aux0__70_n_0
    SLICE_X6Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.332 r  uart/int/aux0__71/CO[3]
                         net (fo=1, routed)           0.000    37.332    uart/int/aux0__71_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.449 r  uart/int/aux0__72/CO[3]
                         net (fo=1, routed)           0.000    37.449    uart/int/aux0__72_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.606 r  uart/int/aux0__73/CO[1]
                         net (fo=21, routed)          0.720    38.326    uart/int/aux0__73_n_2
    SLICE_X7Y60          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.690    39.016 f  uart/int/aux0__74/O[0]
                         net (fo=4, routed)           0.937    39.953    uart/int/aux0__74_n_7
    SLICE_X8Y59          LUT6 (Prop_lut6_I1_O)        0.299    40.252 f  uart/int/aux[4]_P_i_3/O
                         net (fo=4, routed)           0.317    40.569    uart/int/aux[4]_P_i_3_n_0
    SLICE_X8Y59          LUT5 (Prop_lut5_I0_O)        0.124    40.693 r  uart/int/aux[6]_P_i_3/O
                         net (fo=3, routed)           0.317    41.010    uart/int/aux[6]_P_i_3_n_0
    SLICE_X9Y57          LUT3 (Prop_lut3_I0_O)        0.124    41.134 r  uart/int/aux[7]_P_i_3/O
                         net (fo=1, routed)           0.422    41.556    uart/int/aux[7]_P_i_3_n_0
    SLICE_X8Y57          LUT5 (Prop_lut5_I0_O)        0.124    41.680 r  uart/int/aux[7]_P_i_2/O
                         net (fo=1, routed)           0.162    41.842    uart/int/aux[7]_P_i_2_n_0
    SLICE_X8Y57          LUT6 (Prop_lut6_I5_O)        0.124    41.966 r  uart/int/aux[7]_P_i_1/O
                         net (fo=1, routed)           0.000    41.966    uart/int/aux[7]_P_i_1_n_0
    SLICE_X8Y57          FDRE                                         r  uart/int/aux_reg[7]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.439    14.780    uart/int/clk_IBUF_BUFG
    SLICE_X8Y57          FDRE                                         r  uart/int/aux_reg[7]_P/C
                         clock pessimism              0.180    14.960    
                         clock uncertainty           -0.035    14.924    
    SLICE_X8Y57          FDRE (Setup_fdre_C_D)        0.081    15.005    uart/int/aux_reg[7]_P
  -------------------------------------------------------------------
                         required time                         15.005    
                         arrival time                         -41.966    
  -------------------------------------------------------------------
                         slack                                -26.961    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 uart/int/state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/int/out_reg[5]_P/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.186ns (42.428%)  route 0.252ns (57.572%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.594     1.477    uart/int/clk_IBUF_BUFG
    SLICE_X5Y49          FDCE                                         r  uart/int/state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  uart/int/state_reg_reg[0]/Q
                         net (fo=52, routed)          0.252     1.871    uart/int/state_reg_reg[2]_0
    SLICE_X5Y50          LUT6 (Prop_lut6_I4_O)        0.045     1.916 r  uart/int/out[5]_P_i_1/O
                         net (fo=1, routed)           0.000     1.916    uart/int/out[5]_P_i_1_n_0
    SLICE_X5Y50          FDRE                                         r  uart/int/out_reg[5]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.863     1.990    uart/int/clk_IBUF_BUFG
    SLICE_X5Y50          FDRE                                         r  uart/int/out_reg[5]_P/C
                         clock pessimism             -0.244     1.746    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.092     1.838    uart/int/out_reg[5]_P
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 uart/int/state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/int/out_reg[7]_P/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.186ns (42.332%)  route 0.253ns (57.668%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.594     1.477    uart/int/clk_IBUF_BUFG
    SLICE_X5Y49          FDCE                                         r  uart/int/state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  uart/int/state_reg_reg[0]/Q
                         net (fo=52, routed)          0.253     1.872    uart/int/state_reg_reg[2]_0
    SLICE_X5Y50          LUT6 (Prop_lut6_I1_O)        0.045     1.917 r  uart/int/out[7]_P_i_2/O
                         net (fo=1, routed)           0.000     1.917    uart/int/out[7]_P_i_2_n_0
    SLICE_X5Y50          FDRE                                         r  uart/int/out_reg[7]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.863     1.990    uart/int/clk_IBUF_BUFG
    SLICE_X5Y50          FDRE                                         r  uart/int/out_reg[7]_P/C
                         clock pessimism             -0.244     1.746    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.091     1.837    uart/int/out_reg[7]_P
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 bip/control/aux_PC_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/int/aux_Count_reg[4]_P/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.213ns (42.031%)  route 0.294ns (57.969%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.567     1.450    bip/control/clk_IBUF_BUFG
    SLICE_X10Y49         FDCE                                         r  bip/control/aux_PC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDCE (Prop_fdce_C_Q)         0.164     1.614 r  bip/control/aux_PC_reg[4]/Q
                         net (fo=4, routed)           0.294     1.908    uart/int/aux_PC_reg[10][4]
    SLICE_X8Y53          LUT4 (Prop_lut4_I0_O)        0.049     1.957 r  uart/int/aux_Count[4]_P_i_1/O
                         net (fo=1, routed)           0.000     1.957    uart/int/p_3_in[4]
    SLICE_X8Y53          FDRE                                         r  uart/int/aux_Count_reg[4]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.833     1.961    uart/int/clk_IBUF_BUFG
    SLICE_X8Y53          FDRE                                         r  uart/int/aux_Count_reg[4]_P/C
                         clock pessimism             -0.244     1.717    
    SLICE_X8Y53          FDRE (Hold_fdre_C_D)         0.131     1.848    uart/int/aux_Count_reg[4]_P
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 bip/control/aux_PC_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Program_memory/ram_name_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.833%)  route 0.210ns (56.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.567     1.450    bip/control/clk_IBUF_BUFG
    SLICE_X10Y48         FDCE                                         r  bip/control/aux_PC_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.164     1.614 r  bip/control/aux_PC_reg[1]/Q
                         net (fo=4, routed)           0.210     1.824    Program_memory/Q[1]
    RAMB36_X0Y9          RAMB36E1                                     r  Program_memory/ram_name_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.879     2.007    Program_memory/clk_IBUF_BUFG
    RAMB36_X0Y9          RAMB36E1                                     r  Program_memory/ram_name_reg/CLKARDCLK
                         clock pessimism             -0.478     1.529    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.712    Program_memory/ram_name_reg
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 bip/control/aux_PC_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bip/control/aux_PC_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.373ns (72.478%)  route 0.142ns (27.522%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.567     1.450    bip/control/clk_IBUF_BUFG
    SLICE_X10Y49         FDCE                                         r  bip/control/aux_PC_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDCE (Prop_fdce_C_Q)         0.164     1.614 r  bip/control/aux_PC_reg[6]/Q
                         net (fo=4, routed)           0.141     1.755    bip/control/Q[6]
    SLICE_X10Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.911 r  bip/control/aux_PC0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.912    bip/control/aux_PC0_carry__0_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.965 r  bip/control/aux_PC0_carry__1/O[0]
                         net (fo=1, routed)           0.000     1.965    bip/control/p_0_in__0[8]
    SLICE_X10Y50         FDCE                                         r  bip/control/aux_PC_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.834     1.962    bip/control/clk_IBUF_BUFG
    SLICE_X10Y50         FDCE                                         r  bip/control/aux_PC_reg[8]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X10Y50         FDCE (Hold_fdce_C_D)         0.134     1.852    bip/control/aux_PC_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 bip/control/aux_PC_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bip/control/aux_PC_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.386ns (73.156%)  route 0.142ns (26.844%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.567     1.450    bip/control/clk_IBUF_BUFG
    SLICE_X10Y49         FDCE                                         r  bip/control/aux_PC_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDCE (Prop_fdce_C_Q)         0.164     1.614 r  bip/control/aux_PC_reg[6]/Q
                         net (fo=4, routed)           0.141     1.755    bip/control/Q[6]
    SLICE_X10Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.911 r  bip/control/aux_PC0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.912    bip/control/aux_PC0_carry__0_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.978 r  bip/control/aux_PC0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.978    bip/control/p_0_in__0[10]
    SLICE_X10Y50         FDCE                                         r  bip/control/aux_PC_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.834     1.962    bip/control/clk_IBUF_BUFG
    SLICE_X10Y50         FDCE                                         r  bip/control/aux_PC_reg[10]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X10Y50         FDCE (Hold_fdce_C_D)         0.134     1.852    bip/control/aux_PC_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 bip/control/aux_PC_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bip/control/aux_PC_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.409ns (74.278%)  route 0.142ns (25.722%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.567     1.450    bip/control/clk_IBUF_BUFG
    SLICE_X10Y49         FDCE                                         r  bip/control/aux_PC_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDCE (Prop_fdce_C_Q)         0.164     1.614 r  bip/control/aux_PC_reg[6]/Q
                         net (fo=4, routed)           0.141     1.755    bip/control/Q[6]
    SLICE_X10Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.911 r  bip/control/aux_PC0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.912    bip/control/aux_PC0_carry__0_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.001 r  bip/control/aux_PC0_carry__1/O[1]
                         net (fo=1, routed)           0.000     2.001    bip/control/p_0_in__0[9]
    SLICE_X10Y50         FDCE                                         r  bip/control/aux_PC_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.834     1.962    bip/control/clk_IBUF_BUFG
    SLICE_X10Y50         FDCE                                         r  bip/control/aux_PC_reg[9]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X10Y50         FDCE (Hold_fdce_C_D)         0.134     1.852    bip/control/aux_PC_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 bip/control/aux_PC_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Program_memory/ram_name_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.164ns (39.454%)  route 0.252ns (60.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.567     1.450    bip/control/clk_IBUF_BUFG
    SLICE_X10Y48         FDCE                                         r  bip/control/aux_PC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.164     1.614 r  bip/control/aux_PC_reg[3]/Q
                         net (fo=4, routed)           0.252     1.866    Program_memory/Q[3]
    RAMB36_X0Y9          RAMB36E1                                     r  Program_memory/ram_name_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.879     2.007    Program_memory/clk_IBUF_BUFG
    RAMB36_X0Y9          RAMB36E1                                     r  Program_memory/ram_name_reg/CLKARDCLK
                         clock pessimism             -0.478     1.529    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.712    Program_memory/ram_name_reg
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 bip/datapath/ACC_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/int/aux_reg[3]_P/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.186ns (35.723%)  route 0.335ns (64.277%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.567     1.450    bip/datapath/clk_IBUF_BUFG
    SLICE_X11Y48         FDCE                                         r  bip/datapath/ACC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDCE (Prop_fdce_C_Q)         0.141     1.591 r  bip/datapath/ACC_reg[3]/Q
                         net (fo=4, routed)           0.335     1.926    uart/int/In_Data[3]
    SLICE_X9Y53          LUT6 (Prop_lut6_I1_O)        0.045     1.971 r  uart/int/aux[3]_P_i_1/O
                         net (fo=1, routed)           0.000     1.971    uart/int/aux[3]_P_i_1_n_0
    SLICE_X9Y53          FDRE                                         r  uart/int/aux_reg[3]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.833     1.961    uart/int/clk_IBUF_BUFG
    SLICE_X9Y53          FDRE                                         r  uart/int/aux_reg[3]_P/C
                         clock pessimism             -0.244     1.717    
    SLICE_X9Y53          FDRE (Hold_fdre_C_D)         0.092     1.809    uart/int/aux_reg[3]_P
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 bip/control/aux_PC_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Program_memory/ram_name_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.164ns (38.721%)  route 0.260ns (61.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.567     1.450    bip/control/clk_IBUF_BUFG
    SLICE_X10Y49         FDCE                                         r  bip/control/aux_PC_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDCE (Prop_fdce_C_Q)         0.164     1.614 r  bip/control/aux_PC_reg[7]/Q
                         net (fo=4, routed)           0.260     1.874    Program_memory/Q[7]
    RAMB36_X0Y9          RAMB36E1                                     r  Program_memory/ram_name_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.879     2.007    Program_memory/clk_IBUF_BUFG
    RAMB36_X0Y9          RAMB36E1                                     r  Program_memory/ram_name_reg/CLKARDCLK
                         clock pessimism             -0.478     1.529    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.712    Program_memory/ram_name_reg
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.162    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y10   Data_memory/ram_name_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y9    Program_memory/ram_name_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X10Y48   bip/control/aux_PC_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X10Y50   bip/control/aux_PC_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X10Y48   bip/control/aux_PC_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X10Y48   bip/control/aux_PC_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X10Y48   bip/control/aux_PC_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X10Y49   bip/control/aux_PC_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X10Y49   bip/control/aux_PC_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y59    uart/int/aux_reg[10]_P/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y58    uart/int/aux_reg[15]_P/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y20    uart/int/div_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y20    uart/int/div_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y19    uart/int/div_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y19    uart/int/div_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y20    uart/int/div_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y20    uart/int/div_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y20    uart/int/div_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y20    uart/int/div_reg[7]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X5Y52    uart/int/state_reg_reg[1]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X5Y52    uart/int/state_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y55    uart/rx_mod/FSM_sequential_state_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y53   bip/datapath/ACC_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y55    uart/rx_mod/FSM_sequential_state_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y53   bip/datapath/ACC_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y57    uart/br_g/ciclos_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y57    uart/br_g/ciclos_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y57    uart/br_g/ciclos_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y57    uart/br_g/ciclos_reg[3]/C



