Release 9.1.02i - xst J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "plb_bus_wrapper_xst.prj"

---- Target Parameters
Target Device                      : xc2vp100ff1704-6
Output File Name                   : "../implementation/plb_bus_wrapper.ngc"

---- Source Options
Top Module Name                    : plb_bus_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/or_muxcy.vhd" in Library proc_common_v1_00_b.
Entity <or_muxcy> compiled.
Entity <or_muxcy> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" in Library proc_common_v1_00_b.
Package <proc_common_pkg> compiled.
WARNING:HDLParsers:3534 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" Line 364. In the function Get_RLOC_Name, not all control paths contain a return statement.
WARNING:HDLParsers:3534 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" Line 379. In the function Get_Reg_File_Area, not all control paths contain a return statement.
Package body <proc_common_pkg> compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" in Library proc_common_v1_00_b.
Entity <pselect> compiled.
Entity <pselect> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/down_counter.vhd" in Library proc_common_v1_00_b.
Entity <down_counter> compiled.
Entity <down_counter> (Architecture <simulation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" in Library proc_common_v1_00_b.
Entity <mux_onehot> compiled.
Entity <mux_onehot> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/or_bits.vhd" in Library proc_common_v1_00_b.
Entity <or_bits> compiled.
Entity <or_bits> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/or_gate.vhd" in Library proc_common_v1_00_b.
Entity <or_gate> compiled.
Entity <or_gate> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/hdl/vhdl/qual_priority.vhd" in Library plb_v34_v1_02_a.
Entity <qual_priority> compiled.
Entity <qual_priority> (Architecture <qual_priority>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/hdl/vhdl/qual_request.vhd" in Library plb_v34_v1_02_a.
Entity <qual_request> compiled.
Entity <qual_request> (Architecture <simulation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/hdl/vhdl/bus_control.vhd" in Library plb_v34_v1_02_a.
Entity <bus_control> compiled.
Entity <bus_control> (Architecture <simulation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/hdl/vhdl/priority_encoder.vhd" in Library plb_v34_v1_02_a.
Entity <priority_encoder> compiled.
Entity <priority_encoder> (Architecture <simulation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/hdl/vhdl/pending_priority.vhd" in Library plb_v34_v1_02_a.
Entity <pending_priority> compiled.
Entity <pending_priority> (Architecture <simulation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/hdl/vhdl/pend_request.vhd" in Library plb_v34_v1_02_a.
Entity <pend_request> compiled.
Entity <pend_request> (Architecture <simulation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/hdl/vhdl/arb_addr_sel.vhd" in Library plb_v34_v1_02_a.
Entity <arb_addr_sel> compiled.
Entity <arb_addr_sel> (Architecture <simulation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/hdl/vhdl/plb_priority_encoder.vhd" in Library plb_v34_v1_02_a.
Entity <plb_priority_encoder> compiled.
Entity <plb_priority_encoder> (Architecture <simulation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/hdl/vhdl/arb_control_sm.vhd" in Library plb_v34_v1_02_a.
Entity <arb_control_sm> compiled.
Entity <arb_control_sm> (Architecture <simulation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/hdl/vhdl/gen_qual_req.vhd" in Library plb_v34_v1_02_a.
Entity <gen_qual_req> compiled.
Entity <gen_qual_req> (Architecture <simulation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/hdl/vhdl/muxed_signals.vhd" in Library plb_v34_v1_02_a.
Entity <muxed_signals> compiled.
Entity <muxed_signals> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/hdl/vhdl/arb_registers.vhd" in Library plb_v34_v1_02_a.
Entity <arb_registers> compiled.
Entity <arb_registers> (Architecture <simulation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/hdl/vhdl/watchdog_timer.vhd" in Library plb_v34_v1_02_a.
Entity <watchdog_timer> compiled.
Entity <watchdog_timer> (Architecture <simulation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/hdl/vhdl/dcr_regs.vhd" in Library plb_v34_v1_02_a.
Entity <dcr_regs> compiled.
Entity <dcr_regs> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/hdl/vhdl/plb_interrupt.vhd" in Library plb_v34_v1_02_a.
Entity <plb_interrupt> compiled.
Entity <plb_interrupt> (Architecture <plb_interrupt>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/hdl/vhdl/bus_lock_sm.vhd" in Library plb_v34_v1_02_a.
Entity <bus_lock_sm> compiled.
Entity <bus_lock_sm> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/hdl/vhdl/plb_addrpath.vhd" in Library plb_v34_v1_02_a.
Entity <plb_addrpath> compiled.
Entity <plb_addrpath> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/hdl/vhdl/plb_wr_datapath.vhd" in Library plb_v34_v1_02_a.
Entity <plb_wr_datapath> compiled.
Entity <plb_wr_datapath> (Architecture <simulation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/hdl/vhdl/plb_rd_datapath.vhd" in Library plb_v34_v1_02_a.
Entity <plb_rd_datapath> compiled.
Entity <plb_rd_datapath> (Architecture <simulation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/hdl/vhdl/plb_slave_ors.vhd" in Library plb_v34_v1_02_a.
Entity <plb_slave_ors> compiled.
Entity <plb_slave_ors> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/hdl/vhdl/plb_arbiter_logic.vhd" in Library plb_v34_v1_02_a.
Entity <plb_arbiter_logic> compiled.
Entity <plb_arbiter_logic> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/hdl/vhdl/plb_v34.vhd" in Library plb_v34_v1_02_a.
Entity <plb_v34> compiled.
Entity <plb_v34> (Architecture <simulation>) compiled.
Compiling vhdl file "C:/Baseline_9_Working_Folder/K-Fall09-Working_Copy/hdl/plb_bus_wrapper.vhd" in Library work.
Entity <plb_bus_wrapper> compiled.
Entity <plb_bus_wrapper> (Architecture <STRUCTURE>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <plb_bus_wrapper> in library <work> (architecture <STRUCTURE>).

Analyzing hierarchy for entity <plb_v34> in library <plb_v34_v1_02_a> (architecture <simulation>) with generics.
	C_BASEADDR = "0000000000"
	C_DCR_AWIDTH = 10
	C_DCR_DWIDTH = 32
	C_DCR_INTFCE = 1
	C_EXT_RESET_HIGH = 1
	C_HIGHADDR = "0011111111"
	C_IRQ_ACTIVE = '1'
	C_NUM_OPBCLK_PLB2OPB_REARB = 5
	C_PLB_AWIDTH = 32
	C_PLB_DWIDTH = 64
	C_PLB_MID_WIDTH = 2
	C_PLB_NUM_MASTERS = 4
	C_PLB_NUM_SLAVES = 6

Analyzing hierarchy for entity <plb_addrpath> in library <plb_v34_v1_02_a> (architecture <implementation>) with generics.
	C_NUM_MASTERS = 4
	C_PLB_AWIDTH = 32
	C_PLB_DWIDTH = 64

Analyzing hierarchy for entity <plb_wr_datapath> in library <plb_v34_v1_02_a> (architecture <simulation>) with generics.
	C_NUM_MASTERS = 4
	C_PLB_DWIDTH = 64

Analyzing hierarchy for entity <plb_rd_datapath> in library <plb_v34_v1_02_a> (architecture <simulation>) with generics.
	C_NUM_MASTERS = 4
	C_PLB_DWIDTH = 64

Analyzing hierarchy for entity <plb_slave_ors> in library <plb_v34_v1_02_a> (architecture <implementation>) with generics.
	C_NUM_MASTERS = 4
	C_NUM_SLAVES = 6
	C_PLB_DWIDTH = 64

Analyzing hierarchy for entity <plb_arbiter_logic> in library <plb_v34_v1_02_a> (architecture <implementation>) with generics.
	C_BASEADDR = "0000000000"
	C_DCR_AWIDTH = 10
	C_DCR_DWIDTH = 32
	C_DCR_INTFCE = 1
	C_HIGHADDR = "0011111111"
	C_IRQ_ACTIVE = '1'
	C_MID_BITS = 2
	C_NUM_MASTERS = 4
	C_NUM_OPBCLK_PLB2OPB_REARB = 5
	C_NUM_PLB2OPB_BRIDGE = 6
	C_PLB_AWIDTH = 32
	C_PLB_DWIDTH = 64

Analyzing hierarchy for entity <mux_onehot> in library <proc_common_v1_00_b> (architecture <imp>) with generics.
	C_DW = 32
	C_NB = 4

Analyzing hierarchy for entity <mux_onehot> in library <proc_common_v1_00_b> (architecture <imp>) with generics.
	C_DW = 8
	C_NB = 4

Analyzing hierarchy for entity <mux_onehot> in library <proc_common_v1_00_b> (architecture <imp>) with generics.
	C_DW = 4
	C_NB = 4

Analyzing hierarchy for entity <mux_onehot> in library <proc_common_v1_00_b> (architecture <imp>) with generics.
	C_DW = 3
	C_NB = 4

Analyzing hierarchy for entity <mux_onehot> in library <proc_common_v1_00_b> (architecture <imp>) with generics.
	C_DW = 1
	C_NB = 4

Analyzing hierarchy for entity <mux_onehot> in library <proc_common_v1_00_b> (architecture <imp>) with generics.
	C_DW = 2
	C_NB = 4

Analyzing hierarchy for entity <mux_onehot> in library <proc_common_v1_00_b> (architecture <imp>) with generics.
	C_DW = 64
	C_NB = 4

Analyzing hierarchy for entity <or_gate> in library <proc_common_v1_00_b> (architecture <imp>) with generics.
	C_BUS_WIDTH = 1
	C_OR_WIDTH = 6
	C_USE_LUT_OR = true

Analyzing hierarchy for entity <or_gate> in library <proc_common_v1_00_b> (architecture <imp>) with generics.
	C_BUS_WIDTH = 4
	C_OR_WIDTH = 6
	C_USE_LUT_OR = true

Analyzing hierarchy for entity <or_gate> in library <proc_common_v1_00_b> (architecture <imp>) with generics.
	C_BUS_WIDTH = 64
	C_OR_WIDTH = 6
	C_USE_LUT_OR = true

Analyzing hierarchy for entity <or_gate> in library <proc_common_v1_00_b> (architecture <imp>) with generics.
	C_BUS_WIDTH = 2
	C_OR_WIDTH = 6
	C_USE_LUT_OR = true

Analyzing hierarchy for entity <plb_priority_encoder> in library <plb_v34_v1_02_a> (architecture <simulation>) with generics.
	C_NUM_MASTERS = 4
	C_NUM_MSTRS_PAD = 4

Analyzing hierarchy for entity <arb_control_sm> in library <plb_v34_v1_02_a> (architecture <simulation>) with generics.
	C_NUM_MASTERS = 4
	C_NUM_OPBCLK_PLB2OPB_REARB = 5
	C_NUM_PLB2OPB_BRIDGE = 6

Analyzing hierarchy for entity <gen_qual_req> in library <plb_v34_v1_02_a> (architecture <simulation>) with generics.
	C_NUM_MASTERS = 4

Analyzing hierarchy for entity <muxed_signals> in library <plb_v34_v1_02_a> (architecture <implementation>) with generics.
	C_MID_BITS = 2
	C_NUM_MASTERS = 4
	C_NUM_MSTRS_PAD = 4
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <arb_registers> in library <plb_v34_v1_02_a> (architecture <simulation>) with generics.
	C_NUM_MASTERS = 4

Analyzing hierarchy for entity <watchdog_timer> in library <plb_v34_v1_02_a> (architecture <simulation>).

Analyzing hierarchy for entity <dcr_regs> in library <plb_v34_v1_02_a> (architecture <implementation>) with generics.
	C_BASEADDR = "0000000000"
	C_DCR_AWIDTH = 10
	C_DCR_DWIDTH = 32
	C_HIGHADDR = "0011111111"
	C_NUM_MASTERS = 4
	C_PLB_AWIDTH = 32
	C_PLB_DWIDTH = 64
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <plb_interrupt> in library <plb_v34_v1_02_a> (architecture <plb_interrupt>) with generics.
	C_IRQ_ACTIVE = '1'

Analyzing hierarchy for entity <bus_lock_sm> in library <plb_v34_v1_02_a> (architecture <implementation>).

Analyzing hierarchy for entity <priority_encoder> in library <plb_v34_v1_02_a> (architecture <simulation>) with generics.
	C_NUM_MASTERS = 4

Analyzing hierarchy for entity <pending_priority> in library <plb_v34_v1_02_a> (architecture <simulation>) with generics.
	C_NUM_MASTERS = 4

Analyzing hierarchy for entity <pend_request> in library <plb_v34_v1_02_a> (architecture <simulation>) with generics.
	C_NUM_MASTERS = 4

Analyzing hierarchy for entity <arb_addr_sel> in library <plb_v34_v1_02_a> (architecture <simulation>) with generics.
	C_NUM_MASTERS = 4

Analyzing hierarchy for entity <mux_onehot> in library <proc_common_v1_00_b> (architecture <imp>) with generics.
	C_DW = 2
	C_NB = 4

Analyzing hierarchy for entity <mux_onehot> in library <proc_common_v1_00_b> (architecture <imp>) with generics.
	C_DW = 1
	C_NB = 4

Analyzing hierarchy for entity <or_bits> in library <proc_common_v1_00_b> (architecture <implementation>) with generics.
	C_BUS_SIZE = 4
	C_NUM_BITS = 2
	C_START_BIT = 2

Analyzing hierarchy for entity <or_bits> in library <proc_common_v1_00_b> (architecture <implementation>) with generics.
	C_BUS_SIZE = 4
	C_NUM_BITS = 1
	C_START_BIT = 1

Analyzing hierarchy for entity <or_bits> in library <proc_common_v1_00_b> (architecture <implementation>) with generics.
	C_BUS_SIZE = 4
	C_NUM_BITS = 1
	C_START_BIT = 3

Analyzing hierarchy for entity <bus_control> in library <plb_v34_v1_02_a> (architecture <simulation>).

Analyzing hierarchy for entity <down_counter> in library <proc_common_v1_00_b> (architecture <simulation>) with generics.
	C_CNT_WIDTH = 4

Analyzing hierarchy for entity <pselect> in library <proc_common_v1_00_b> (architecture <imp>) with generics.
	C_AB = 2
	C_AW = 10
	C_BAR = "0000000000"

Analyzing hierarchy for entity <qual_request> in library <plb_v34_v1_02_a> (architecture <simulation>).

Analyzing hierarchy for entity <qual_priority> in library <plb_v34_v1_02_a> (architecture <qual_priority>).

WARNING:Xst:2591 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/hdl/vhdl/plb_v34.vhd" line 732: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <plb_bus_wrapper> in library <work> (Architecture <STRUCTURE>).
    Set property "syn_maxfan = 10000" for signal <PLB_Rst> in unit <plb_v34>.
    Set property "syn_maxfan = 10000" for signal <PLB_Clk> in unit <plb_v34>.
    Set user-defined property "X_CORE_INFO =  plb_v34_v1_02_a" for unit <plb_v34>.
Entity <plb_bus_wrapper> analyzed. Unit <plb_bus_wrapper> generated.

Analyzing generic Entity <plb_v34> in library <plb_v34_v1_02_a> (Architecture <simulation>).
	C_BASEADDR = "0000000000"
	C_DCR_AWIDTH = 10
	C_DCR_DWIDTH = 32
	C_DCR_INTFCE = 1
	C_EXT_RESET_HIGH = 1
	C_HIGHADDR = "0011111111"
	C_IRQ_ACTIVE = '1'
	C_NUM_OPBCLK_PLB2OPB_REARB = 5
	C_PLB_AWIDTH = 32
	C_PLB_DWIDTH = 64
	C_PLB_MID_WIDTH = 2
	C_PLB_NUM_MASTERS = 4
	C_PLB_NUM_SLAVES = 6
    Set property "syn_maxfan = 10000" for signal <PLB_Rst> in unit <plb_v34>.
    Set property "syn_maxfan = 10000" for signal <PLB_Clk> in unit <plb_v34>.
    Set user-defined property "INIT =  FFFF" for instance <POR_SRL_I> in unit <plb_v34>.
    Set user-defined property "INIT =  1" for instance <POR_FF1_I> in unit <plb_v34>.
    Set user-defined property "INIT =  1" for instance <POR_FF2_I> in unit <plb_v34>.
Entity <plb_v34> analyzed. Unit <plb_v34> generated.

Analyzing generic Entity <plb_addrpath> in library <plb_v34_v1_02_a> (Architecture <implementation>).
	C_NUM_MASTERS = 4
	C_PLB_AWIDTH = 32
	C_PLB_DWIDTH = 64
Entity <plb_addrpath> analyzed. Unit <plb_addrpath> generated.

Analyzing generic Entity <mux_onehot.1> in library <proc_common_v1_00_b> (Architecture <imp>).
	C_DW = 32
	C_NB = 4
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
Entity <mux_onehot.1> analyzed. Unit <mux_onehot.1> generated.

Analyzing generic Entity <mux_onehot.2> in library <proc_common_v1_00_b> (Architecture <imp>).
	C_DW = 8
	C_NB = 4
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
Entity <mux_onehot.2> analyzed. Unit <mux_onehot.2> generated.

Analyzing generic Entity <mux_onehot.3> in library <proc_common_v1_00_b> (Architecture <imp>).
	C_DW = 4
	C_NB = 4
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
Entity <mux_onehot.3> analyzed. Unit <mux_onehot.3> generated.

Analyzing generic Entity <mux_onehot.4> in library <proc_common_v1_00_b> (Architecture <imp>).
	C_DW = 3
	C_NB = 4
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
Entity <mux_onehot.4> analyzed. Unit <mux_onehot.4> generated.

Analyzing generic Entity <mux_onehot.5> in library <proc_common_v1_00_b> (Architecture <imp>).
	C_DW = 1
	C_NB = 4
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
Entity <mux_onehot.5> analyzed. Unit <mux_onehot.5> generated.

Analyzing generic Entity <mux_onehot.6> in library <proc_common_v1_00_b> (Architecture <imp>).
	C_DW = 2
	C_NB = 4
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
Entity <mux_onehot.6> analyzed. Unit <mux_onehot.6> generated.

Analyzing generic Entity <plb_wr_datapath> in library <plb_v34_v1_02_a> (Architecture <simulation>).
	C_NUM_MASTERS = 4
	C_PLB_DWIDTH = 64
Entity <plb_wr_datapath> analyzed. Unit <plb_wr_datapath> generated.

Analyzing generic Entity <mux_onehot.7> in library <proc_common_v1_00_b> (Architecture <imp>).
	C_DW = 64
	C_NB = 4
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd" line 204: Instantiating black box module <MUXCY>.
Entity <mux_onehot.7> analyzed. Unit <mux_onehot.7> generated.

Analyzing generic Entity <plb_rd_datapath> in library <plb_v34_v1_02_a> (Architecture <simulation>).
	C_NUM_MASTERS = 4
	C_PLB_DWIDTH = 64
Entity <plb_rd_datapath> analyzed. Unit <plb_rd_datapath> generated.

Analyzing generic Entity <plb_slave_ors> in library <plb_v34_v1_02_a> (Architecture <implementation>).
	C_NUM_MASTERS = 4
	C_NUM_SLAVES = 6
	C_PLB_DWIDTH = 64
Entity <plb_slave_ors> analyzed. Unit <plb_slave_ors> generated.

Analyzing generic Entity <or_gate.1> in library <proc_common_v1_00_b> (Architecture <imp>).
	C_BUS_WIDTH = 1
	C_OR_WIDTH = 6
	C_USE_LUT_OR = true
Entity <or_gate.1> analyzed. Unit <or_gate.1> generated.

Analyzing generic Entity <or_gate.2> in library <proc_common_v1_00_b> (Architecture <imp>).
	C_BUS_WIDTH = 4
	C_OR_WIDTH = 6
	C_USE_LUT_OR = true
Entity <or_gate.2> analyzed. Unit <or_gate.2> generated.

Analyzing generic Entity <or_gate.3> in library <proc_common_v1_00_b> (Architecture <imp>).
	C_BUS_WIDTH = 64
	C_OR_WIDTH = 6
	C_USE_LUT_OR = true
Entity <or_gate.3> analyzed. Unit <or_gate.3> generated.

Analyzing generic Entity <or_gate.4> in library <proc_common_v1_00_b> (Architecture <imp>).
	C_BUS_WIDTH = 2
	C_OR_WIDTH = 6
	C_USE_LUT_OR = true
Entity <or_gate.4> analyzed. Unit <or_gate.4> generated.

Analyzing generic Entity <plb_arbiter_logic> in library <plb_v34_v1_02_a> (Architecture <implementation>).
	C_BASEADDR = "0000000000"
	C_DCR_AWIDTH = 10
	C_DCR_DWIDTH = 32
	C_DCR_INTFCE = 1
	C_HIGHADDR = "0011111111"
	C_IRQ_ACTIVE = '1'
	C_MID_BITS = 2
	C_NUM_MASTERS = 4
	C_NUM_OPBCLK_PLB2OPB_REARB = 5
	C_NUM_PLB2OPB_BRIDGE = 6
	C_PLB_AWIDTH = 32
	C_PLB_DWIDTH = 64
Entity <plb_arbiter_logic> analyzed. Unit <plb_arbiter_logic> generated.

Analyzing generic Entity <plb_priority_encoder> in library <plb_v34_v1_02_a> (Architecture <simulation>).
	C_NUM_MASTERS = 4
	C_NUM_MSTRS_PAD = 4
Entity <plb_priority_encoder> analyzed. Unit <plb_priority_encoder> generated.

Analyzing generic Entity <priority_encoder> in library <plb_v34_v1_02_a> (Architecture <simulation>).
	C_NUM_MASTERS = 4
Entity <priority_encoder> analyzed. Unit <priority_encoder> generated.

Analyzing Entity <qual_request> in library <plb_v34_v1_02_a> (Architecture <simulation>).
INFO:Xst:1561 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/hdl/vhdl/qual_request.vhd" line 196: Mux is complete : default of case is discarded
Entity <qual_request> analyzed. Unit <qual_request> generated.

Analyzing generic Entity <pending_priority> in library <plb_v34_v1_02_a> (Architecture <simulation>).
	C_NUM_MASTERS = 4
Entity <pending_priority> analyzed. Unit <pending_priority> generated.

Analyzing Entity <qual_priority> in library <plb_v34_v1_02_a> (Architecture <qual_priority>).
INFO:Xst:1561 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/hdl/vhdl/qual_priority.vhd" line 185: Mux is complete : default of case is discarded
Entity <qual_priority> analyzed. Unit <qual_priority> generated.

Analyzing generic Entity <pend_request> in library <plb_v34_v1_02_a> (Architecture <simulation>).
	C_NUM_MASTERS = 4
Entity <pend_request> analyzed. Unit <pend_request> generated.

Analyzing generic Entity <arb_addr_sel> in library <plb_v34_v1_02_a> (Architecture <simulation>).
	C_NUM_MASTERS = 4
Entity <arb_addr_sel> analyzed. Unit <arb_addr_sel> generated.

Analyzing generic Entity <arb_control_sm> in library <plb_v34_v1_02_a> (Architecture <simulation>).
	C_NUM_MASTERS = 4
	C_NUM_OPBCLK_PLB2OPB_REARB = 5
	C_NUM_PLB2OPB_BRIDGE = 6
Entity <arb_control_sm> analyzed. Unit <arb_control_sm> generated.

Analyzing generic Entity <gen_qual_req> in library <plb_v34_v1_02_a> (Architecture <simulation>).
	C_NUM_MASTERS = 4
Entity <gen_qual_req> analyzed. Unit <gen_qual_req> generated.

Analyzing generic Entity <muxed_signals> in library <plb_v34_v1_02_a> (Architecture <implementation>).
	C_MID_BITS = 2
	C_NUM_MASTERS = 4
	C_NUM_MSTRS_PAD = 4
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
Entity <muxed_signals> analyzed. Unit <muxed_signals> generated.

Analyzing generic Entity <or_bits.1> in library <proc_common_v1_00_b> (Architecture <implementation>).
	C_BUS_SIZE = 4
	C_NUM_BITS = 2
	C_START_BIT = 2
Entity <or_bits.1> analyzed. Unit <or_bits.1> generated.

Analyzing generic Entity <or_bits.2> in library <proc_common_v1_00_b> (Architecture <implementation>).
	C_BUS_SIZE = 4
	C_NUM_BITS = 1
	C_START_BIT = 1
Entity <or_bits.2> analyzed. Unit <or_bits.2> generated.

Analyzing generic Entity <or_bits.3> in library <proc_common_v1_00_b> (Architecture <implementation>).
	C_BUS_SIZE = 4
	C_NUM_BITS = 1
	C_START_BIT = 3
Entity <or_bits.3> analyzed. Unit <or_bits.3> generated.

Analyzing generic Entity <arb_registers> in library <plb_v34_v1_02_a> (Architecture <simulation>).
	C_NUM_MASTERS = 4
Entity <arb_registers> analyzed. Unit <arb_registers> generated.

Analyzing Entity <bus_control> in library <plb_v34_v1_02_a> (Architecture <simulation>).
Entity <bus_control> analyzed. Unit <bus_control> generated.

Analyzing Entity <watchdog_timer> in library <plb_v34_v1_02_a> (Architecture <simulation>).
Entity <watchdog_timer> analyzed. Unit <watchdog_timer> generated.

Analyzing generic Entity <down_counter> in library <proc_common_v1_00_b> (Architecture <simulation>).
	C_CNT_WIDTH = 4
Entity <down_counter> analyzed. Unit <down_counter> generated.

Analyzing generic Entity <dcr_regs> in library <plb_v34_v1_02_a> (Architecture <implementation>).
	C_BASEADDR = "0000000000"
	C_DCR_AWIDTH = 10
	C_DCR_DWIDTH = 32
	C_HIGHADDR = "0011111111"
	C_NUM_MASTERS = 4
	C_PLB_AWIDTH = 32
	C_PLB_DWIDTH = 64
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
    Set user-defined property "INIT =  0" for instance <RNW_ERR_GENERATE[0].PESR_RNW_ERR_FF_I> in unit <dcr_regs>.
    Set user-defined property "INIT =  0" for instance <RNW_ERR_GENERATE[1].PESR_RNW_ERR_FF_I> in unit <dcr_regs>.
    Set user-defined property "INIT =  0" for instance <RNW_ERR_GENERATE[2].PESR_RNW_ERR_FF_I> in unit <dcr_regs>.
    Set user-defined property "INIT =  0" for instance <RNW_ERR_GENERATE[3].PESR_RNW_ERR_FF_I> in unit <dcr_regs>.
    Set user-defined property "INIT =  0" for instance <MDRIVE_PEAR_GENERATE[0].PESR_MDRIVE_PEAR_FF_I> in unit <dcr_regs>.
    Set user-defined property "INIT =  0" for instance <MDRIVE_PEAR_GENERATE[1].PESR_MDRIVE_PEAR_FF_I> in unit <dcr_regs>.
    Set user-defined property "INIT =  0" for instance <MDRIVE_PEAR_GENERATE[2].PESR_MDRIVE_PEAR_FF_I> in unit <dcr_regs>.
    Set user-defined property "INIT =  0" for instance <MDRIVE_PEAR_GENERATE[3].PESR_MDRIVE_PEAR_FF_I> in unit <dcr_regs>.
INFO:Xst:2679 - Register <pear_byte_en<8>> in unit <dcr_regs> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <pear_byte_en<9>> in unit <dcr_regs> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <pear_byte_en<10>> in unit <dcr_regs> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <pear_byte_en<11>> in unit <dcr_regs> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <pear_byte_en<12>> in unit <dcr_regs> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <pear_byte_en<13>> in unit <dcr_regs> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <pear_byte_en<14>> in unit <dcr_regs> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <pear_byte_en<15>> in unit <dcr_regs> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <pear_byte_en<16>> in unit <dcr_regs> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <pear_byte_en<17>> in unit <dcr_regs> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <pear_byte_en<18>> in unit <dcr_regs> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <pear_byte_en<19>> in unit <dcr_regs> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <pear_byte_en<20>> in unit <dcr_regs> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <pear_byte_en<21>> in unit <dcr_regs> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <pear_byte_en<22>> in unit <dcr_regs> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <pear_byte_en<23>> in unit <dcr_regs> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <pear_byte_en<24>> in unit <dcr_regs> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <pear_byte_en<25>> in unit <dcr_regs> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <pear_byte_en<26>> in unit <dcr_regs> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <pear_byte_en<27>> in unit <dcr_regs> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <pear_byte_en<28>> in unit <dcr_regs> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <pear_byte_en<29>> in unit <dcr_regs> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <pear_byte_en<30>> in unit <dcr_regs> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <pear_byte_en<31>> in unit <dcr_regs> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <pear_size_type<7>> in unit <dcr_regs> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <pear_size_type<8>> in unit <dcr_regs> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <pear_size_type<9>> in unit <dcr_regs> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <pear_size_type<10>> in unit <dcr_regs> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <pear_size_type<11>> in unit <dcr_regs> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <pear_size_type<12>> in unit <dcr_regs> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <pear_size_type<13>> in unit <dcr_regs> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <pear_size_type<14>> in unit <dcr_regs> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <pear_size_type<15>> in unit <dcr_regs> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <pear_size_type<16>> in unit <dcr_regs> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <pear_size_type<17>> in unit <dcr_regs> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <pear_size_type<18>> in unit <dcr_regs> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <pear_size_type<19>> in unit <dcr_regs> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <pear_size_type<20>> in unit <dcr_regs> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <pear_size_type<21>> in unit <dcr_regs> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <pear_size_type<22>> in unit <dcr_regs> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <pear_size_type<23>> in unit <dcr_regs> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <pear_size_type<24>> in unit <dcr_regs> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <pear_size_type<25>> in unit <dcr_regs> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <pear_size_type<26>> in unit <dcr_regs> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <pear_size_type<27>> in unit <dcr_regs> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <pear_size_type<28>> in unit <dcr_regs> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <pear_size_type<29>> in unit <dcr_regs> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <pear_size_type<30>> in unit <dcr_regs> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <pear_size_type<31>> in unit <dcr_regs> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <pacr<3>> in unit <dcr_regs> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <pacr<4>> in unit <dcr_regs> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <pacr<5>> in unit <dcr_regs> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <pacr<6>> in unit <dcr_regs> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <pacr<7>> in unit <dcr_regs> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <pacr<8>> in unit <dcr_regs> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <pacr<9>> in unit <dcr_regs> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <pacr<10>> in unit <dcr_regs> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <pacr<11>> in unit <dcr_regs> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <pacr<12>> in unit <dcr_regs> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <pacr<13>> in unit <dcr_regs> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <pacr<14>> in unit <dcr_regs> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <pacr<15>> in unit <dcr_regs> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <pacr<16>> in unit <dcr_regs> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <pacr<17>> in unit <dcr_regs> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <pacr<18>> in unit <dcr_regs> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <pacr<19>> in unit <dcr_regs> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <pacr<20>> in unit <dcr_regs> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <pacr<21>> in unit <dcr_regs> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <pacr<22>> in unit <dcr_regs> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <pacr<23>> in unit <dcr_regs> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <pacr<24>> in unit <dcr_regs> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <pacr<25>> in unit <dcr_regs> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <pacr<26>> in unit <dcr_regs> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <pacr<27>> in unit <dcr_regs> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <pacr<28>> in unit <dcr_regs> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <pacr<29>> in unit <dcr_regs> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <pacr<30>> in unit <dcr_regs> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <pacr<31>> in unit <dcr_regs> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <dcr_regs> analyzed. Unit <dcr_regs> generated.

Analyzing generic Entity <pselect> in library <proc_common_v1_00_b> (Architecture <imp>).
	C_AB = 2
	C_AW = 10
	C_BAR = "0000000000"
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
Entity <pselect> analyzed. Unit <pselect> generated.

Analyzing generic Entity <plb_interrupt> in library <plb_v34_v1_02_a> (Architecture <plb_interrupt>).
	C_IRQ_ACTIVE = '1'
    Set user-defined property "INIT =  0" for instance <RISING_EDGE_GEN.INTERRUPT_REFF_I> in unit <plb_interrupt>.
Entity <plb_interrupt> analyzed. Unit <plb_interrupt> generated.

Analyzing Entity <bus_lock_sm> in library <plb_v34_v1_02_a> (Architecture <implementation>).
Entity <bus_lock_sm> analyzed. Unit <bus_lock_sm> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <plb_rd_datapath>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/hdl/vhdl/plb_rd_datapath.vhd".
Unit <plb_rd_datapath> synthesized.


Synthesizing Unit <or_gate_1>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/or_gate.vhd".
WARNING:Xst:1780 - Signal <test> is never used or assigned.
Unit <or_gate_1> synthesized.


Synthesizing Unit <or_gate_2>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/or_gate.vhd".
WARNING:Xst:1780 - Signal <test> is never used or assigned.
Unit <or_gate_2> synthesized.


Synthesizing Unit <or_gate_3>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/or_gate.vhd".
WARNING:Xst:1780 - Signal <test> is never used or assigned.
Unit <or_gate_3> synthesized.


Synthesizing Unit <or_gate_4>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/or_gate.vhd".
WARNING:Xst:1780 - Signal <test> is never used or assigned.
Unit <or_gate_4> synthesized.


Synthesizing Unit <arb_control_sm>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/hdl/vhdl/arb_control_sm.vhd".
    Found finite state machine <FSM_0> for signal <arbctrl_sm_cs>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 35                                             |
    | Inputs             | 12                                             |
    | Outputs            | 7                                              |
    | Clock              | Clk (rising_edge)                              |
    | Reset              | Rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000001                                       |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <SAValid>.
    Found 1-bit register for signal <PAValid>.
    Found 3-bit down counter for signal <Cnt_on_plb2opb_rearb>.
    Found 1-bit register for signal <Cnt_on_plb2opb_rearb_en>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred   3 D-type flip-flop(s).
Unit <arb_control_sm> synthesized.


Synthesizing Unit <gen_qual_req>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/hdl/vhdl/gen_qual_req.vhd".
Unit <gen_qual_req> synthesized.


Synthesizing Unit <bus_lock_sm>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/hdl/vhdl/bus_lock_sm.vhd".
    Found 1-bit register for signal <plb_buslock_reg>.
    Found 1-bit register for signal <sm_buslock_reg>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <bus_lock_sm> synthesized.


Synthesizing Unit <arb_addr_sel>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/hdl/vhdl/arb_addr_sel.vhd".
    Found 4-bit register for signal <arbAddrSelReg_i>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <arb_addr_sel> synthesized.


Synthesizing Unit <qual_request>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/hdl/vhdl/qual_request.vhd".
Unit <qual_request> synthesized.


Synthesizing Unit <qual_priority>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/hdl/vhdl/qual_priority.vhd".
Unit <qual_priority> synthesized.


Synthesizing Unit <or_bits_1>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/or_bits.vhd".
WARNING:Xst:647 - Input <In_bus<0:1>> is never used.
Unit <or_bits_1> synthesized.


Synthesizing Unit <or_bits_2>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/or_bits.vhd".
WARNING:Xst:647 - Input <In_bus<0>> is never used.
WARNING:Xst:647 - Input <In_bus<2:3>> is never used.
Unit <or_bits_2> synthesized.


Synthesizing Unit <or_bits_3>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/or_bits.vhd".
WARNING:Xst:647 - Input <In_bus<0:2>> is never used.
Unit <or_bits_3> synthesized.


Synthesizing Unit <bus_control>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/hdl/vhdl/bus_control.vhd".
Unit <bus_control> synthesized.


Synthesizing Unit <down_counter>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/down_counter.vhd".
    Found 4-bit down counter for signal <cnt>.
    Summary:
	inferred   1 Counter(s).
Unit <down_counter> synthesized.


Synthesizing Unit <plb_slave_ors>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/hdl/vhdl/plb_slave_ors.vhd".
Unit <plb_slave_ors> synthesized.


Synthesizing Unit <mux_onehot_1>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd".
WARNING:Xst:1780 - Signal <lutout<4>> is never used or assigned.
WARNING:Xst:1780 - Signal <lutout<9>> is never used or assigned.
WARNING:Xst:1780 - Signal <lutout<14>> is never used or assigned.
WARNING:Xst:1780 - Signal <lutout<19>> is never used or assigned.
WARNING:Xst:1780 - Signal <lutout<24>> is never used or assigned.
WARNING:Xst:1780 - Signal <lutout<29>> is never used or assigned.
WARNING:Xst:1780 - Signal <lutout<34>> is never used or assigned.
WARNING:Xst:1780 - Signal <lutout<39>> is never used or assigned.
WARNING:Xst:1780 - Signal <lutout<44>> is never used or assigned.
WARNING:Xst:1780 - Signal <lutout<49>> is never used or assigned.
WARNING:Xst:1780 - Signal <lutout<54>> is never used or assigned.
WARNING:Xst:1780 - Signal <lutout<59>> is never used or assigned.
WARNING:Xst:1780 - Signal <lutout<64>> is never used or assigned.
WARNING:Xst:1780 - Signal <lutout<69>> is never used or assigned.
WARNING:Xst:1780 - Signal <lutout<74>> is never used or assigned.
WARNING:Xst:1780 - Signal <lutout<79>> is never used or assigned.
WARNING:Xst:1780 - Signal <cyout<4>> is never used or assigned.
WARNING:Xst:1780 - Signal <cyout<9>> is never used or assigned.
WARNING:Xst:1780 - Signal <cyout<14>> is never used or assigned.
WARNING:Xst:1780 - Signal <cyout<19>> is never used or assigned.
WARNING:Xst:1780 - Signal <cyout<24>> is never used or assigned.
WARNING:Xst:1780 - Signal <cyout<29>> is never used or assigned.
WARNING:Xst:1780 - Signal <cyout<34>> is never used or assigned.
WARNING:Xst:1780 - Signal <cyout<39>> is never used or assigned.
WARNING:Xst:1780 - Signal <cyout<44>> is never used or assigned.
WARNING:Xst:1780 - Signal <cyout<49>> is never used or assigned.
WARNING:Xst:1780 - Signal <cyout<54>> is never used or assigned.
WARNING:Xst:1780 - Signal <cyout<59>> is never used or assigned.
WARNING:Xst:1780 - Signal <cyout<64>> is never used or assigned.
WARNING:Xst:1780 - Signal <cyout<69>> is never used or assigned.
WARNING:Xst:1780 - Signal <cyout<74>> is never used or assigned.
WARNING:Xst:1780 - Signal <cyout<79>> is never used or assigned.
WARNING:Xst:653 - Signal <one> is used but never assigned. Tied to value 1.
WARNING:Xst:653 - Signal <zero> is used but never assigned. Tied to value 0.
Unit <mux_onehot_1> synthesized.


Synthesizing Unit <mux_onehot_2>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd".
WARNING:Xst:1780 - Signal <lutout<4>> is never used or assigned.
WARNING:Xst:1780 - Signal <lutout<9>> is never used or assigned.
WARNING:Xst:1780 - Signal <lutout<14>> is never used or assigned.
WARNING:Xst:1780 - Signal <lutout<19>> is never used or assigned.
WARNING:Xst:1780 - Signal <cyout<4>> is never used or assigned.
WARNING:Xst:1780 - Signal <cyout<9>> is never used or assigned.
WARNING:Xst:1780 - Signal <cyout<14>> is never used or assigned.
WARNING:Xst:1780 - Signal <cyout<19>> is never used or assigned.
WARNING:Xst:653 - Signal <one> is used but never assigned. Tied to value 1.
WARNING:Xst:653 - Signal <zero> is used but never assigned. Tied to value 0.
Unit <mux_onehot_2> synthesized.


Synthesizing Unit <mux_onehot_3>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd".
WARNING:Xst:1780 - Signal <lutout<4>> is never used or assigned.
WARNING:Xst:1780 - Signal <lutout<9>> is never used or assigned.
WARNING:Xst:1780 - Signal <cyout<4>> is never used or assigned.
WARNING:Xst:1780 - Signal <cyout<9>> is never used or assigned.
WARNING:Xst:653 - Signal <one> is used but never assigned. Tied to value 1.
WARNING:Xst:653 - Signal <zero> is used but never assigned. Tied to value 0.
Unit <mux_onehot_3> synthesized.


Synthesizing Unit <mux_onehot_4>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd".
WARNING:Xst:1780 - Signal <lutout<4>> is never used or assigned.
WARNING:Xst:1780 - Signal <cyout<4>> is never used or assigned.
WARNING:Xst:653 - Signal <one> is used but never assigned. Tied to value 1.
WARNING:Xst:653 - Signal <zero> is used but never assigned. Tied to value 0.
Unit <mux_onehot_4> synthesized.


Synthesizing Unit <mux_onehot_5>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd".
WARNING:Xst:653 - Signal <one> is used but never assigned. Tied to value 1.
WARNING:Xst:653 - Signal <zero> is used but never assigned. Tied to value 0.
Unit <mux_onehot_5> synthesized.


Synthesizing Unit <mux_onehot_6>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd".
WARNING:Xst:1780 - Signal <lutout<4>> is never used or assigned.
WARNING:Xst:1780 - Signal <cyout<4>> is never used or assigned.
WARNING:Xst:653 - Signal <one> is used but never assigned. Tied to value 1.
WARNING:Xst:653 - Signal <zero> is used but never assigned. Tied to value 0.
Unit <mux_onehot_6> synthesized.


Synthesizing Unit <mux_onehot_7>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/mux_onehot.vhd".
WARNING:Xst:1780 - Signal <lutout<4>> is never used or assigned.
WARNING:Xst:1780 - Signal <lutout<9>> is never used or assigned.
WARNING:Xst:1780 - Signal <lutout<14>> is never used or assigned.
WARNING:Xst:1780 - Signal <lutout<19>> is never used or assigned.
WARNING:Xst:1780 - Signal <lutout<24>> is never used or assigned.
WARNING:Xst:1780 - Signal <lutout<29>> is never used or assigned.
WARNING:Xst:1780 - Signal <lutout<34>> is never used or assigned.
WARNING:Xst:1780 - Signal <lutout<39>> is never used or assigned.
WARNING:Xst:1780 - Signal <lutout<44>> is never used or assigned.
WARNING:Xst:1780 - Signal <lutout<49>> is never used or assigned.
WARNING:Xst:1780 - Signal <lutout<54>> is never used or assigned.
WARNING:Xst:1780 - Signal <lutout<59>> is never used or assigned.
WARNING:Xst:1780 - Signal <lutout<64>> is never used or assigned.
WARNING:Xst:1780 - Signal <lutout<69>> is never used or assigned.
WARNING:Xst:1780 - Signal <lutout<74>> is never used or assigned.
WARNING:Xst:1780 - Signal <lutout<79>> is never used or assigned.
WARNING:Xst:1780 - Signal <lutout<84>> is never used or assigned.
WARNING:Xst:1780 - Signal <lutout<89>> is never used or assigned.
WARNING:Xst:1780 - Signal <lutout<94>> is never used or assigned.
WARNING:Xst:1780 - Signal <lutout<99>> is never used or assigned.
WARNING:Xst:1780 - Signal <lutout<104>> is never used or assigned.
WARNING:Xst:1780 - Signal <lutout<109>> is never used or assigned.
WARNING:Xst:1780 - Signal <lutout<114>> is never used or assigned.
WARNING:Xst:1780 - Signal <lutout<119>> is never used or assigned.
WARNING:Xst:1780 - Signal <lutout<124>> is never used or assigned.
WARNING:Xst:1780 - Signal <lutout<129>> is never used or assigned.
WARNING:Xst:1780 - Signal <lutout<134>> is never used or assigned.
WARNING:Xst:1780 - Signal <lutout<139>> is never used or assigned.
WARNING:Xst:1780 - Signal <lutout<144>> is never used or assigned.
WARNING:Xst:1780 - Signal <lutout<149>> is never used or assigned.
WARNING:Xst:1780 - Signal <lutout<154>> is never used or assigned.
WARNING:Xst:1780 - Signal <lutout<159>> is never used or assigned.
WARNING:Xst:1780 - Signal <cyout<4>> is never used or assigned.
WARNING:Xst:1780 - Signal <cyout<9>> is never used or assigned.
WARNING:Xst:1780 - Signal <cyout<14>> is never used or assigned.
WARNING:Xst:1780 - Signal <cyout<19>> is never used or assigned.
WARNING:Xst:1780 - Signal <cyout<24>> is never used or assigned.
WARNING:Xst:1780 - Signal <cyout<29>> is never used or assigned.
WARNING:Xst:1780 - Signal <cyout<34>> is never used or assigned.
WARNING:Xst:1780 - Signal <cyout<39>> is never used or assigned.
WARNING:Xst:1780 - Signal <cyout<44>> is never used or assigned.
WARNING:Xst:1780 - Signal <cyout<49>> is never used or assigned.
WARNING:Xst:1780 - Signal <cyout<54>> is never used or assigned.
WARNING:Xst:1780 - Signal <cyout<59>> is never used or assigned.
WARNING:Xst:1780 - Signal <cyout<64>> is never used or assigned.
WARNING:Xst:1780 - Signal <cyout<69>> is never used or assigned.
WARNING:Xst:1780 - Signal <cyout<74>> is never used or assigned.
WARNING:Xst:1780 - Signal <cyout<79>> is never used or assigned.
WARNING:Xst:1780 - Signal <cyout<84>> is never used or assigned.
WARNING:Xst:1780 - Signal <cyout<89>> is never used or assigned.
WARNING:Xst:1780 - Signal <cyout<94>> is never used or assigned.
WARNING:Xst:1780 - Signal <cyout<99>> is never used or assigned.
WARNING:Xst:1780 - Signal <cyout<104>> is never used or assigned.
WARNING:Xst:1780 - Signal <cyout<109>> is never used or assigned.
WARNING:Xst:1780 - Signal <cyout<114>> is never used or assigned.
WARNING:Xst:1780 - Signal <cyout<119>> is never used or assigned.
WARNING:Xst:1780 - Signal <cyout<124>> is never used or assigned.
WARNING:Xst:1780 - Signal <cyout<129>> is never used or assigned.
WARNING:Xst:1780 - Signal <cyout<134>> is never used or assigned.
WARNING:Xst:1780 - Signal <cyout<139>> is never used or assigned.
WARNING:Xst:1780 - Signal <cyout<144>> is never used or assigned.
WARNING:Xst:1780 - Signal <cyout<149>> is never used or assigned.
WARNING:Xst:1780 - Signal <cyout<154>> is never used or assigned.
WARNING:Xst:1780 - Signal <cyout<159>> is never used or assigned.
WARNING:Xst:653 - Signal <one> is used but never assigned. Tied to value 1.
WARNING:Xst:653 - Signal <zero> is used but never assigned. Tied to value 0.
Unit <mux_onehot_7> synthesized.


Synthesizing Unit <arb_registers>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/hdl/vhdl/arb_registers.vhd".
WARNING:Xst:1780 - Signal <arbPriWrBurstIn> is never used or assigned.
WARNING:Xst:1780 - Signal <arbSecWrBurstReg> is never used or assigned.
    Found 2-bit register for signal <ArbSecRdInProgPriorReg>.
    Found 1-bit register for signal <ArbPriRdBurstReg>.
    Found 4-bit register for signal <ArbPriRdMasterRegReg>.
    Found 4-bit register for signal <ArbDisMReqReg>.
    Found 4-bit register for signal <ArbPriWrMasterReg>.
    Found 2-bit register for signal <ArbSecWrInProgPriorReg>.
    Found 4-bit register for signal <arbPriRdMasterReg_i>.
    Found 1-bit register for signal <arbRdDBusBusyReg_i>.
    Found 1-bit register for signal <arbSecRdBurstReg>.
    Found 1-bit register for signal <arbSecRdInProgReg_i>.
    Found 4-bit register for signal <arbSecRdMasterReg_i>.
    Found 1-bit register for signal <arbSecWrInProgReg_i>.
    Found 4-bit register for signal <arbSecWrMasterReg_i>.
    Found 1-bit register for signal <arbWrDBusBusyReg_i>.
    Summary:
	inferred  34 D-type flip-flop(s).
Unit <arb_registers> synthesized.


Synthesizing Unit <watchdog_timer>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/hdl/vhdl/watchdog_timer.vhd".
WARNING:Xst:1780 - Signal <wdtControlStatesG1> is never used or assigned.
WARNING:Xst:1780 - Signal <wdtTimeOutCountIn> is never used or assigned.
WARNING:Xst:1780 - Signal <wdtTransferSizeG1> is never used or assigned.
WARNING:Xst:1780 - Signal <wdtTimeOutG1> is never used or assigned.
    Found 1-bit register for signal <PLB_RNWReg>.
    Found 1-bit register for signal <PLB_RNWRegReg>.
    Found 1-bit register for signal <wdtBurstAccReg>.
    Found 1-bit register for signal <wdtCompReg>.
    Found 1-bit register for signal <wdtDAckReg>.
    Found 1-bit register for signal <wdtLine16AccReg>.
    Found 1-bit register for signal <wdtLine4AccReg>.
    Found 1-bit register for signal <wdtLine8AccReg>.
    Found 1-bit register for signal <wdtSingleAccReg>.
    Found 1-bit register for signal <wdtTimeOutReg_i>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <watchdog_timer> synthesized.


Synthesizing Unit <plb_interrupt>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/hdl/vhdl/plb_interrupt.vhd".
    Found 1-bit register for signal <sl_addrack_d1>.
    Found 1-bit register for signal <wdtaddrack_d1>.
    Found 1-bit register for signal <wdtcountiszero_d1>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <plb_interrupt> synthesized.


Synthesizing Unit <priority_encoder>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/hdl/vhdl/priority_encoder.vhd".
WARNING:Xst:1780 - Signal <temp_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <one> is never used or assigned.
WARNING:Xst:653 - Signal <zero> is used but never assigned. Tied to value 0.
Unit <priority_encoder> synthesized.


Synthesizing Unit <pending_priority>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/hdl/vhdl/pending_priority.vhd".
WARNING:Xst:653 - Signal <one> is used but never assigned. Tied to value 1.
WARNING:Xst:653 - Signal <zero> is used but never assigned. Tied to value 0.
Unit <pending_priority> synthesized.


Synthesizing Unit <pend_request>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/hdl/vhdl/pend_request.vhd".
WARNING:Xst:653 - Signal <one> is used but never assigned. Tied to value 1.
WARNING:Xst:653 - Signal <zero> is used but never assigned. Tied to value 0.
Unit <pend_request> synthesized.


Synthesizing Unit <pselect>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd".
WARNING:Xst:647 - Input <A<2:9>> is never used.
WARNING:Xst:1780 - Signal <lut_out<1>> is never used or assigned.
Unit <pselect> synthesized.


Synthesizing Unit <plb_addrpath>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/hdl/vhdl/plb_addrpath.vhd".
Unit <plb_addrpath> synthesized.


Synthesizing Unit <plb_wr_datapath>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/hdl/vhdl/plb_wr_datapath.vhd".
WARNING:Xst:1780 - Signal <wr_dack> is never used or assigned.
Unit <plb_wr_datapath> synthesized.


Synthesizing Unit <plb_priority_encoder>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/hdl/vhdl/plb_priority_encoder.vhd".
WARNING:Xst:1780 - Signal <avoid_map_error> is never used or assigned.
Unit <plb_priority_encoder> synthesized.


Synthesizing Unit <muxed_signals>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/hdl/vhdl/muxed_signals.vhd".
WARNING:Xst:653 - Signal <temp_or<0>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <temp_or0<0>> is used but never assigned. Tied to value 0.
Unit <muxed_signals> synthesized.


Synthesizing Unit <dcr_regs>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/hdl/vhdl/dcr_regs.vhd".
WARNING:Xst:646 - Signal <clear_error<4:31>> is assigned but never used.
    Found 4-bit register for signal <arbaddrselreg_d1>.
    Found 32-bit register for signal <clear_error>.
    Found 10-bit register for signal <dcr_abus_d1>.
    Found 32-bit register for signal <dcr_dbus_d1>.
    Found 1-bit register for signal <dcr_read_d1>.
    Found 1-bit register for signal <dcr_write_d1>.
    Found 4-bit register for signal <m_lockerr_d1>.
    Found 3-bit register for signal <pacr<0:2>>.
    Found 32-bit register for signal <pear_addr>.
    Found 8-bit register for signal <pear_byte_en<0:7>>.
    Found 7-bit register for signal <pear_size_type<0:6>>.
    Found 4-bit register for signal <pesr_lck_err<0:3>>.
    Found 4-bit register for signal <pesr_merr_detect<0:3>>.
    Found 32-bit register for signal <plb_abus_d1>.
    Found 8-bit register for signal <plb_be_d1>.
    Found 1-bit register for signal <plb_dcrack_i>.
    Found 1-bit register for signal <plb_rnw_d1>.
    Found 4-bit register for signal <plb_size_d1>.
    Found 3-bit register for signal <plb_type_d1>.
    Found 32-bit register for signal <read_data>.
    Found 32-bit 8-to-1 multiplexer for signal <read_data$mux0008>.
    Found 1-bit register for signal <sl_addrack_d1>.
    Found 1-bit register for signal <wdtaddrack_d1>.
    Found 1-bit register for signal <wdtcountiszero_d1>.
    Summary:
	inferred 226 D-type flip-flop(s).
	inferred  32 Multiplexer(s).
Unit <dcr_regs> synthesized.


Synthesizing Unit <plb_arbiter_logic>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/hdl/vhdl/plb_arbiter_logic.vhd".
WARNING:Xst:646 - Signal <arbAValid> is assigned but never used.
WARNING:Xst:646 - Signal <wdtTimeOutAct> is assigned but never used.
WARNING:Xst:1780 - Signal <rdPrimReg> is never used or assigned.
WARNING:Xst:646 - Signal <wdtTimeOutReg> is assigned but never used.
WARNING:Xst:646 - Signal <arbSecWrMasterReg> is assigned but never used.
WARNING:Xst:646 - Signal <arbSecRdMasterReg> is assigned but never used.
    Found 1-bit register for signal <arbreset_i>.
    Found 1-bit register for signal <plb_rdprimreg_i>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <plb_arbiter_logic> synthesized.


Synthesizing Unit <plb_v34>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/hdl/vhdl/plb_v34.vhd".
Unit <plb_v34> synthesized.


Synthesizing Unit <plb_bus_wrapper>.
    Related source file is "C:/Baseline_9_Working_Folder/K-Fall09-Working_Copy/hdl/plb_bus_wrapper.vhd".
Unit <plb_bus_wrapper> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 3
 3-bit down counter                                    : 1
 4-bit down counter                                    : 2
# Registers                                            : 79
 1-bit register                                        : 59
 10-bit register                                       : 1
 2-bit register                                        : 2
 3-bit register                                        : 1
 32-bit register                                       : 5
 4-bit register                                        : 10
 8-bit register                                        : 1
# Multiplexers                                         : 1
 32-bit 8-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <plb_bus/I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs> on signal <arbctrl_sm_cs[1:8]> with one-hot encoding.
----------------------
 State    | Encoding
----------------------
 00000001 | 00000001
 00001000 | 00000010
 01000000 | 00000100
 00000010 | 00001000
 00010000 | 00010000
 10000000 | 00100000
 00000100 | 01000000
 00100000 | 10000000
----------------------
Loading device for application Rf_Device from file '2vp100.nph' in environment C:\Xilinx91i.
WARNING:Xst:2677 - Node <clear_error_31> of sequential type is unconnected in block <dcr_regs>.
WARNING:Xst:2677 - Node <clear_error_30> of sequential type is unconnected in block <dcr_regs>.
WARNING:Xst:2677 - Node <clear_error_29> of sequential type is unconnected in block <dcr_regs>.
WARNING:Xst:2677 - Node <clear_error_28> of sequential type is unconnected in block <dcr_regs>.
WARNING:Xst:2677 - Node <clear_error_27> of sequential type is unconnected in block <dcr_regs>.
WARNING:Xst:2677 - Node <clear_error_26> of sequential type is unconnected in block <dcr_regs>.
WARNING:Xst:2677 - Node <clear_error_25> of sequential type is unconnected in block <dcr_regs>.
WARNING:Xst:2677 - Node <clear_error_24> of sequential type is unconnected in block <dcr_regs>.
WARNING:Xst:2677 - Node <clear_error_23> of sequential type is unconnected in block <dcr_regs>.
WARNING:Xst:2677 - Node <clear_error_22> of sequential type is unconnected in block <dcr_regs>.
WARNING:Xst:2677 - Node <clear_error_21> of sequential type is unconnected in block <dcr_regs>.
WARNING:Xst:2677 - Node <clear_error_20> of sequential type is unconnected in block <dcr_regs>.
WARNING:Xst:2677 - Node <clear_error_19> of sequential type is unconnected in block <dcr_regs>.
WARNING:Xst:2677 - Node <clear_error_18> of sequential type is unconnected in block <dcr_regs>.
WARNING:Xst:2677 - Node <clear_error_17> of sequential type is unconnected in block <dcr_regs>.
WARNING:Xst:2677 - Node <clear_error_16> of sequential type is unconnected in block <dcr_regs>.
WARNING:Xst:2677 - Node <clear_error_15> of sequential type is unconnected in block <dcr_regs>.
WARNING:Xst:2677 - Node <clear_error_14> of sequential type is unconnected in block <dcr_regs>.
WARNING:Xst:2677 - Node <clear_error_13> of sequential type is unconnected in block <dcr_regs>.
WARNING:Xst:2677 - Node <clear_error_12> of sequential type is unconnected in block <dcr_regs>.
WARNING:Xst:2677 - Node <clear_error_11> of sequential type is unconnected in block <dcr_regs>.
WARNING:Xst:2677 - Node <clear_error_10> of sequential type is unconnected in block <dcr_regs>.
WARNING:Xst:2677 - Node <clear_error_9> of sequential type is unconnected in block <dcr_regs>.
WARNING:Xst:2677 - Node <clear_error_8> of sequential type is unconnected in block <dcr_regs>.
WARNING:Xst:2677 - Node <clear_error_7> of sequential type is unconnected in block <dcr_regs>.
WARNING:Xst:2677 - Node <clear_error_6> of sequential type is unconnected in block <dcr_regs>.
WARNING:Xst:2677 - Node <clear_error_5> of sequential type is unconnected in block <dcr_regs>.
WARNING:Xst:2677 - Node <clear_error_4> of sequential type is unconnected in block <dcr_regs>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Counters                                             : 3
 3-bit down counter                                    : 1
 4-bit down counter                                    : 2
# Registers                                            : 275
 Flip-Flops                                            : 275
# Multiplexers                                         : 1
 32-bit 8-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <dcr_abus_d1_6> of sequential type is unconnected in block <dcr_regs>.
WARNING:Xst:2677 - Node <dcr_abus_d1_5> of sequential type is unconnected in block <dcr_regs>.
WARNING:Xst:2677 - Node <dcr_abus_d1_4> of sequential type is unconnected in block <dcr_regs>.
WARNING:Xst:2677 - Node <dcr_abus_d1_3> of sequential type is unconnected in block <dcr_regs>.
WARNING:Xst:2677 - Node <dcr_abus_d1_2> of sequential type is unconnected in block <dcr_regs>.

Optimizing unit <plb_bus_wrapper> ...

Optimizing unit <arb_control_sm> ...

Optimizing unit <mux_onehot_1> ...

Optimizing unit <mux_onehot_2> ...

Optimizing unit <mux_onehot_7> ...

Optimizing unit <arb_registers> ...

Optimizing unit <priority_encoder> ...

Optimizing unit <pending_priority> ...

Optimizing unit <watchdog_timer> ...

Optimizing unit <muxed_signals> ...

Optimizing unit <dcr_regs> ...

Optimizing unit <plb_arbiter_logic> ...

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <plb_bus/I_PLB_ARBITER_LOGIC/DCR_GEN.I_DCR/wdtcountiszero_d1> in Unit <plb_bus_wrapper> is equivalent to the following FF/Latch, which will be removed : <plb_bus/I_PLB_ARBITER_LOGIC/PLB_INTR_I/wdtcountiszero_d1> 
INFO:Xst:2261 - The FF/Latch <plb_bus/I_PLB_ARBITER_LOGIC/DCR_GEN.I_DCR/wdtaddrack_d1> in Unit <plb_bus_wrapper> is equivalent to the following FF/Latch, which will be removed : <plb_bus/I_PLB_ARBITER_LOGIC/PLB_INTR_I/wdtaddrack_d1> 
INFO:Xst:2261 - The FF/Latch <plb_bus/I_PLB_ARBITER_LOGIC/DCR_GEN.I_DCR/sl_addrack_d1> in Unit <plb_bus_wrapper> is equivalent to the following FF/Latch, which will be removed : <plb_bus/I_PLB_ARBITER_LOGIC/PLB_INTR_I/sl_addrack_d1> 
FlipFlop plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0 has been replicated 1 time(s)
FlipFlop plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1 has been replicated 1 time(s)
FlipFlop plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_2 has been replicated 1 time(s)
FlipFlop plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_3 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 282
 Flip-Flops                                            : 282

=========================================================================

=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/plb_bus_wrapper.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 1642

Cell Usage :
# BELS                             : 1187
#      GND                         : 1
#      INV                         : 7
#      LUT2                        : 47
#      LUT2_D                      : 5
#      LUT2_L                      : 1
#      LUT3                        : 287
#      LUT3_D                      : 11
#      LUT3_L                      : 4
#      LUT4                        : 476
#      LUT4_D                      : 15
#      LUT4_L                      : 8
#      MUXCY                       : 301
#      MUXF5                       : 19
#      MUXF6                       : 4
#      VCC                         : 1
# FlipFlops/Latches                : 282
#      FD                          : 39
#      FDE                         : 32
#      FDR                         : 89
#      FDRE                        : 110
#      FDRS                        : 3
#      FDS                         : 8
#      FDSE                        : 1
# Shift Registers                  : 1
#      SRL16                       : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2vp100ff1704-6 

 Number of Slices:                     534  out of  44096     1%  
 Number of Slice Flip Flops:           282  out of  88192     0%  
 Number of 4 input LUTs:               862  out of  88192     0%  
    Number used as logic:              861
    Number used as Shift registers:      1
 Number of IOs:                       1642
 Number of bonded IOBs:                  0  out of   1040     0%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                       | Load  |
-----------------------------------+-------------------------------------------------------------+-------+
PLB_Clk                            | NONE(plb_bus/I_PLB_ARBITER_LOGIC/DCR_GEN.I_DCR/plb_dcrack_i)| 283   |
-----------------------------------+-------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 5.714ns (Maximum Frequency: 175.024MHz)
   Minimum input arrival time before clock: 5.301ns
   Maximum output required time after clock: 5.007ns
   Maximum combinational path delay: 3.876ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'PLB_Clk'
  Clock period: 5.714ns (frequency: 175.024MHz)
  Total number of paths / destination ports: 4093 / 586
-------------------------------------------------------------------------
Delay:               5.714ns (Levels of Logic = 7)
  Source:            plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1_1 (FF)
  Destination:       plb_bus/I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/SAValid (FF)
  Source Clock:      PLB_Clk rising
  Destination Clock: PLB_Clk rising

  Data Path: plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1_1 to plb_bus/I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/SAValid
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.374   0.517  plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1_1 (plb_bus/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1_1)
     LUT4:I3->O            1   0.313   0.000  plb_bus/I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/RNW_MUX/lutout_0_not00001 (plb_bus/I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/RNW_MUX/lutout<0>)
     MUXCY:S->O            1   0.377   0.000  plb_bus/I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/RNW_MUX/EVEN_GEN.DATA_WIDTH_GEN[0].CYMUX_FIRST (plb_bus/I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/RNW_MUX/cyout<0>)
     MUXCY:CI->O          12   0.750   0.756  plb_bus/I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/RNW_MUX/EVEN_GEN.DATA_WIDTH_GEN[0].NUM_BUSES_GEN[1].CARRY_MUX (PLB_RNW)
     LUT4:I0->O            2   0.313   0.495  plb_bus/I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/savalid_cmb_or0000 (plb_bus/I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/savalid_cmb_or0000)
     LUT4_L:I3->LO         1   0.313   0.150  plb_bus/I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/pavalid_cmb228 (plb_bus/I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/pavalid_cmb2_map10)
     LUT4:I3->O            2   0.313   0.495  plb_bus/I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/pavalid_cmb231 (plb_bus/I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/N5)
     LUT4:I3->O            1   0.313   0.000  plb_bus/I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/savalid_cmb (plb_bus/I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/savalid_cmb)
     FDR:D                     0.234          plb_bus/I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/SAValid
    ----------------------------------------
    Total                      5.714ns (3.301ns logic, 2.413ns route)
                                       (57.8% logic, 42.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'PLB_Clk'
  Total number of paths / destination ports: 3442 / 199
-------------------------------------------------------------------------
Offset:              5.301ns (Levels of Logic = 6)
  Source:            Sl_rearbitrate<2> (PAD)
  Destination:       plb_bus/I_PLB_ARBITER_LOGIC/I_ARBREGISTERS/ArbPriWrMasterReg_3 (FF)
  Destination Clock: PLB_Clk rising

  Data Path: Sl_rearbitrate<2> to plb_bus/I_PLB_ARBITER_LOGIC/I_ARBREGISTERS/ArbPriWrMasterReg_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT3:I0->O            1   0.313   0.440  plb_bus/I_PLB_SLAVE_ORS/REARB_OR/Y_0_or0000_SW0 (N326)
     LUT4:I3->O           14   0.313   0.765  plb_bus/I_PLB_SLAVE_ORS/REARB_OR/Y_0_or0000 (PLB_Srearbitrate)
     LUT3:I1->O            8   0.313   0.590  plb_bus/I_PLB_ARBITER_LOGIC/I_WDT/wdtAddrAck_i1 (plb_bus/I_PLB_ARBITER_LOGIC/wdtAddrAck)
     LUT4:I2->O            4   0.313   0.514  plb_bus/I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/LoadSecWrPriReg11 (plb_bus/I_PLB_ARBITER_LOGIC/recomputeWrBits)
     LUT4_L:I2->LO         1   0.313   0.150  plb_bus/I_PLB_ARBITER_LOGIC/I_ARBREGISTERS/priWrEn9 (plb_bus/I_PLB_ARBITER_LOGIC/I_ARBREGISTERS/priWrEn_map5)
     LUT4:I3->O            4   0.313   0.486  plb_bus/I_PLB_ARBITER_LOGIC/I_ARBREGISTERS/priWrEn33 (plb_bus/I_PLB_ARBITER_LOGIC/I_ARBREGISTERS/priWrEn)
     FDRE:CE                   0.335          plb_bus/I_PLB_ARBITER_LOGIC/I_ARBREGISTERS/ArbPriWrMasterReg_3
    ----------------------------------------
    Total                      5.301ns (2.356ns logic, 2.945ns route)
                                       (44.4% logic, 55.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'PLB_Clk'
  Total number of paths / destination ports: 1065 / 225
-------------------------------------------------------------------------
Offset:              5.007ns (Levels of Logic = 6)
  Source:            plb_bus/I_PLB_ARBITER_LOGIC/I_ARBREGISTERS/ArbPriWrMasterReg_1 (FF)
  Destination:       PLB_MWrBTerm<0> (PAD)
  Source Clock:      PLB_Clk rising

  Data Path: plb_bus/I_PLB_ARBITER_LOGIC/I_ARBREGISTERS/ArbPriWrMasterReg_1 to PLB_MWrBTerm<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            68   0.374   0.900  plb_bus/I_PLB_ARBITER_LOGIC/I_ARBREGISTERS/ArbPriWrMasterReg_1 (plb_bus/I_PLB_ARBITER_LOGIC/I_ARBREGISTERS/ArbPriWrMasterReg_1)
     LUT4:I3->O            1   0.313   0.000  plb_bus/I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/WRBURST_MUX/lutout_0_not00001 (plb_bus/I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/WRBURST_MUX/lutout<0>)
     MUXCY:S->O            1   0.377   0.000  plb_bus/I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/WRBURST_MUX/EVEN_GEN.DATA_WIDTH_GEN[0].CYMUX_FIRST (plb_bus/I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/WRBURST_MUX/cyout<0>)
     MUXCY:CI->O           1   0.524   0.533  plb_bus/I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/WRBURST_MUX/EVEN_GEN.DATA_WIDTH_GEN[0].NUM_BUSES_GEN[1].CARRY_MUX (plb_bus/I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/wr_burst)
     LUT3:I0->O            1   0.313   0.533  plb_bus/I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/PLB_wrBurst_and00001 (PLB_wrBurst)
     LUT4:I0->O            4   0.313   0.514  plb_bus/I_PLB_ARBITER_LOGIC/I_WDT/wdtWrBTerm_i1 (plb_bus/I_PLB_ARBITER_LOGIC/wdtWrBTerm)
     LUT3:I2->O            0   0.313   0.000  plb_bus/I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/PLB_MWrBTerm_3_and00001 (PLB_MWrBTerm<3>)
    ----------------------------------------
    Total                      5.007ns (2.527ns logic, 2.480ns route)
                                       (50.5% logic, 49.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 3112 / 560
-------------------------------------------------------------------------
Delay:               3.876ns (Levels of Logic = 6)
  Source:            M_wrBurst<0> (PAD)
  Destination:       PLB_MWrBTerm<0> (PAD)

  Data Path: M_wrBurst<0> to PLB_MWrBTerm<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I0->O            1   0.313   0.000  plb_bus/I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/WRBURST_MUX/lutout_0_not00001 (plb_bus/I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/WRBURST_MUX/lutout<0>)
     MUXCY:S->O            1   0.377   0.000  plb_bus/I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/WRBURST_MUX/EVEN_GEN.DATA_WIDTH_GEN[0].CYMUX_FIRST (plb_bus/I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/WRBURST_MUX/cyout<0>)
     MUXCY:CI->O           1   0.524   0.533  plb_bus/I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/WRBURST_MUX/EVEN_GEN.DATA_WIDTH_GEN[0].NUM_BUSES_GEN[1].CARRY_MUX (plb_bus/I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/wr_burst)
     LUT3:I0->O            1   0.313   0.533  plb_bus/I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/PLB_wrBurst_and00001 (PLB_wrBurst)
     LUT4:I0->O            4   0.313   0.514  plb_bus/I_PLB_ARBITER_LOGIC/I_WDT/wdtWrBTerm_i1 (plb_bus/I_PLB_ARBITER_LOGIC/wdtWrBTerm)
     LUT3:I2->O            0   0.313   0.000  plb_bus/I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/PLB_MWrBTerm_3_and00001 (PLB_MWrBTerm<3>)
    ----------------------------------------
    Total                      3.876ns (2.296ns logic, 1.580ns route)
                                       (59.2% logic, 40.8% route)

=========================================================================
CPU : 24.41 / 24.48 s | Elapsed : 25.00 / 25.00 s
 
--> 

Total memory usage is 309020 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  435 (   0 filtered)
Number of infos    :   84 (   0 filtered)

