#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Sep  7 19:06:57 2022
# Process ID: 22544
# Current directory: C:/Users/DELL/Desktop/NoC on FPGA/NoC.runs/impl_1
# Command line: vivado.exe -log Network_FPGA.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source Network_FPGA.tcl -notrace
# Log file: C:/Users/DELL/Desktop/NoC on FPGA/NoC.runs/impl_1/Network_FPGA.vdi
# Journal file: C:/Users/DELL/Desktop/NoC on FPGA/NoC.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source Network_FPGA.tcl -notrace
Command: link_design -top Network_FPGA -part xc7a100tfgg484-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tfgg484-2
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/DELL/Desktop/NoC on FPGA/NoC.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/DELL/Desktop/NoC on FPGA/NoC.srcs/sources_1/ip/ila_0/ila_0.dcp' for cell 'ila'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/DELL/Desktop/NoC on FPGA/NoC.srcs/sources_1/ip/datain_buf_IP/datain_buf_IP.dcp' for cell 'net/node0/PE/datain_buffer/datain_buf_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/DELL/Desktop/NoC on FPGA/NoC.srcs/sources_1/ip/dataout_buf_IP0/dataout_buf_IP0.dcp' for cell 'net/node0/PE/dataout_buffer/dataout_buf_IP0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/DELL/Desktop/NoC on FPGA/NoC.srcs/sources_1/ip/dataout_buf_IP1/dataout_buf_IP1.dcp' for cell 'net/node1/PE/dataout_buffer/dataout_buf_IP1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/DELL/Desktop/NoC on FPGA/NoC.srcs/sources_1/ip/dataout_buf_IP10/dataout_buf_IP10.dcp' for cell 'net/node10/PE/dataout_buffer/dataout_buf_IP10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/DELL/Desktop/NoC on FPGA/NoC.srcs/sources_1/ip/dataout_buf_IP11/dataout_buf_IP11.dcp' for cell 'net/node11/PE/dataout_buffer/dataout_buf_IP11'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/DELL/Desktop/NoC on FPGA/NoC.srcs/sources_1/ip/dataout_buf_IP12/dataout_buf_IP12.dcp' for cell 'net/node12/PE/dataout_buffer/dataout_buf_IP12'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/DELL/Desktop/NoC on FPGA/NoC.srcs/sources_1/ip/dataout_buf_IP13/dataout_buf_IP13.dcp' for cell 'net/node13/PE/dataout_buffer/dataout_buf_IP13'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/DELL/Desktop/NoC on FPGA/NoC.srcs/sources_1/ip/dataout_buf_IP14/dataout_buf_IP14.dcp' for cell 'net/node14/PE/dataout_buffer/dataout_buf_IP14'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/DELL/Desktop/NoC on FPGA/NoC.srcs/sources_1/ip/dataout_buf_IP15/dataout_buf_IP15.dcp' for cell 'net/node15/PE/dataout_buffer/dataout_buf_IP15'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/DELL/Desktop/NoC on FPGA/NoC.srcs/sources_1/ip/dataout_buf_IP2/dataout_buf_IP2.dcp' for cell 'net/node2/PE/dataout_buffer/dataout_buf_IP2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/DELL/Desktop/NoC on FPGA/NoC.srcs/sources_1/ip/dataout_buf_IP3/dataout_buf_IP3.dcp' for cell 'net/node3/PE/dataout_buffer/dataout_buf_IP3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/DELL/Desktop/NoC on FPGA/NoC.srcs/sources_1/ip/dataout_buf_IP4/dataout_buf_IP4.dcp' for cell 'net/node4/PE/dataout_buffer/dataout_buf_IP4'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/DELL/Desktop/NoC on FPGA/NoC.srcs/sources_1/ip/dataout_buf_IP5/dataout_buf_IP5.dcp' for cell 'net/node5/PE/dataout_buffer/dataout_buf_IP5'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/DELL/Desktop/NoC on FPGA/NoC.srcs/sources_1/ip/dataout_buf_IP6/dataout_buf_IP6.dcp' for cell 'net/node6/PE/dataout_buffer/dataout_buf_IP6'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/DELL/Desktop/NoC on FPGA/NoC.srcs/sources_1/ip/dataout_buf_IP7/dataout_buf_IP7.dcp' for cell 'net/node7/PE/dataout_buffer/dataout_buf_IP7'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/DELL/Desktop/NoC on FPGA/NoC.srcs/sources_1/ip/dataout_buf_IP8/dataout_buf_IP8.dcp' for cell 'net/node8/PE/dataout_buffer/dataout_buf_IP8'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/DELL/Desktop/NoC on FPGA/NoC.srcs/sources_1/ip/dataout_buf_IP9/dataout_buf_IP9.dcp' for cell 'net/node9/PE/dataout_buffer/dataout_buf_IP9'
INFO: [Netlist 29-17] Analyzing 101 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: sys_clk_p 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_wiz/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Chipscope 16-324] Core: ila UUID: 901a5f55-8b29-50a8-8131-f43987f6be78 
Parsing XDC File [c:/Users/DELL/Desktop/NoC on FPGA/NoC.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila/inst'
Finished Parsing XDC File [c:/Users/DELL/Desktop/NoC on FPGA/NoC.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila/inst'
Parsing XDC File [c:/Users/DELL/Desktop/NoC on FPGA/NoC.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'ila/inst'
Finished Parsing XDC File [c:/Users/DELL/Desktop/NoC on FPGA/NoC.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'ila/inst'
Parsing XDC File [c:/Users/DELL/Desktop/NoC on FPGA/NoC.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [c:/Users/DELL/Desktop/NoC on FPGA/NoC.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [c:/Users/DELL/Desktop/NoC on FPGA/NoC.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/DELL/Desktop/NoC on FPGA/NoC.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/DELL/Desktop/NoC on FPGA/NoC.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1398.738 ; gain = 588.125
Finished Parsing XDC File [c:/Users/DELL/Desktop/NoC on FPGA/NoC.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [C:/Users/DELL/Desktop/NoC on FPGA/design/XDC.xdc]
Finished Parsing XDC File [C:/Users/DELL/Desktop/NoC on FPGA/design/XDC.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1398.738 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 40 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 40 instances

29 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1398.738 ; gain = 1086.305
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.755 . Memory (MB): peak = 1398.738 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: a427385c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1407.816 ; gain = 9.078

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1577.168 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 12eacbea9

Time (s): cpu = 00:00:04 ; elapsed = 00:01:19 . Memory (MB): peak = 1577.168 ; gain = 36.996

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 15c4113e6

Time (s): cpu = 00:00:06 ; elapsed = 00:01:20 . Memory (MB): peak = 1577.168 ; gain = 36.996
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 13 cells
INFO: [Opt 31-1021] In phase Retarget, 67 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 1953410f9

Time (s): cpu = 00:00:07 ; elapsed = 00:01:20 . Memory (MB): peak = 1577.168 ; gain = 36.996
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 16 cells
INFO: [Opt 31-1021] In phase Constant propagation, 50 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 1699e2f4c

Time (s): cpu = 00:00:08 ; elapsed = 00:01:22 . Memory (MB): peak = 1577.168 ; gain = 36.996
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1259 cells
INFO: [Opt 31-1021] In phase Sweep, 882 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 1699e2f4c

Time (s): cpu = 00:00:08 ; elapsed = 00:01:22 . Memory (MB): peak = 1577.168 ; gain = 36.996
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 1699e2f4c

Time (s): cpu = 00:00:09 ; elapsed = 00:01:23 . Memory (MB): peak = 1577.168 ; gain = 36.996
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 1699e2f4c

Time (s): cpu = 00:00:09 ; elapsed = 00:01:23 . Memory (MB): peak = 1577.168 ; gain = 36.996
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 57 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               4  |              13  |                                             67  |
|  Constant propagation         |               0  |              16  |                                             50  |
|  Sweep                        |               0  |            1259  |                                            882  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             57  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 1577.168 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 197f5efee

Time (s): cpu = 00:00:09 ; elapsed = 00:01:23 . Memory (MB): peak = 1577.168 ; gain = 36.996

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.286 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 18 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 32 Total Ports: 36
Ending PowerOpt Patch Enables Task | Checksum: 128f0ae24

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.173 . Memory (MB): peak = 1818.883 ; gain = 0.000
Ending Power Optimization Task | Checksum: 128f0ae24

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 1818.883 ; gain = 241.715

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 128f0ae24

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1818.883 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1818.883 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1b260a5db

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1818.883 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:32 ; elapsed = 00:01:38 . Memory (MB): peak = 1818.883 ; gain = 420.145
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1818.883 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1818.883 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/DELL/Desktop/NoC on FPGA/NoC.runs/impl_1/Network_FPGA_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1818.883 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file Network_FPGA_drc_opted.rpt -pb Network_FPGA_drc_opted.pb -rpx Network_FPGA_drc_opted.rpx
Command: report_drc -file Network_FPGA_drc_opted.rpt -pb Network_FPGA_drc_opted.pb -rpx Network_FPGA_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/DELL/Desktop/NoC on FPGA/NoC.runs/impl_1/Network_FPGA_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 net/node0/PE/datain_buffer/datain_buf_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin net/node0/PE/datain_buffer/datain_buf_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5] (net: net/node0/PE/datain_buffer/datain_buf_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]) which is driven by a register (net/node0/PE/datain_buffer/addr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 net/node0/PE/datain_buffer/datain_buf_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin net/node0/PE/datain_buffer/datain_buf_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6] (net: net/node0/PE/datain_buffer/datain_buf_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]) which is driven by a register (net/node0/PE/datain_buffer/addr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 net/node0/PE/datain_buffer/datain_buf_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin net/node0/PE/datain_buffer/datain_buf_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7] (net: net/node0/PE/datain_buffer/datain_buf_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]) which is driven by a register (net/node0/PE/datain_buffer/addr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 net/node0/PE/datain_buffer/datain_buf_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin net/node0/PE/datain_buffer/datain_buf_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8] (net: net/node0/PE/datain_buffer/datain_buf_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]) which is driven by a register (net/node0/PE/datain_buffer/addr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 net/node0/PE/datain_buffer/datain_buf_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin net/node0/PE/datain_buffer/datain_buf_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9] (net: net/node0/PE/datain_buffer/datain_buf_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]) which is driven by a register (net/node0/PE/datain_buffer/addr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 net/node0/PE/datain_buffer/datain_buf_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin net/node0/PE/datain_buffer/datain_buf_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5] (net: net/node0/PE/datain_buffer/datain_buf_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]) which is driven by a register (net/node0/PE/datain_buffer/addr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 net/node0/PE/datain_buffer/datain_buf_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin net/node0/PE/datain_buffer/datain_buf_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6] (net: net/node0/PE/datain_buffer/datain_buf_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]) which is driven by a register (net/node0/PE/datain_buffer/addr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 net/node0/PE/datain_buffer/datain_buf_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin net/node0/PE/datain_buffer/datain_buf_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7] (net: net/node0/PE/datain_buffer/datain_buf_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]) which is driven by a register (net/node0/PE/datain_buffer/addr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 net/node0/PE/datain_buffer/datain_buf_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin net/node0/PE/datain_buffer/datain_buf_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8] (net: net/node0/PE/datain_buffer/datain_buf_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]) which is driven by a register (net/node0/PE/datain_buffer/addr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 net/node0/PE/datain_buffer/datain_buf_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin net/node0/PE/datain_buffer/datain_buf_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9] (net: net/node0/PE/datain_buffer/datain_buf_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]) which is driven by a register (net/node0/PE/datain_buffer/addr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 net/node0/PE/datain_buffer/datain_buf_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin net/node0/PE/datain_buffer/datain_buf_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/WEA[0] (net: net/node0/PE/datain_buffer/datain_buf_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/wea[0]) which is driven by a register (net/node0/Router_0/ST/v5_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 net/node0/PE/datain_buffer/datain_buf_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin net/node0/PE/datain_buffer/datain_buf_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/WEA[1] (net: net/node0/PE/datain_buffer/datain_buf_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/wea[0]) which is driven by a register (net/node0/Router_0/ST/v5_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 net/node0/PE/datain_buffer/datain_buf_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin net/node0/PE/datain_buffer/datain_buf_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/WEBWE[0] (net: net/node0/PE/datain_buffer/datain_buf_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/wea[0]) which is driven by a register (net/node0/Router_0/ST/v5_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 net/node0/PE/datain_buffer/datain_buf_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin net/node0/PE/datain_buffer/datain_buf_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/WEBWE[1] (net: net/node0/PE/datain_buffer/datain_buf_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/wea[0]) which is driven by a register (net/node0/Router_0/ST/v5_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 net/node0/PE/dataout_buffer/dataout_buf_IP0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin net/node0/PE/dataout_buffer/dataout_buf_IP0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5] (net: net/node0/PE/dataout_buffer/dataout_buf_IP0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]) which is driven by a register (net/node0/PE/dataout_buffer/addr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 net/node0/PE/dataout_buffer/dataout_buf_IP0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin net/node0/PE/dataout_buffer/dataout_buf_IP0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6] (net: net/node0/PE/dataout_buffer/dataout_buf_IP0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]) which is driven by a register (net/node0/PE/dataout_buffer/addr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 net/node0/PE/dataout_buffer/dataout_buf_IP0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin net/node0/PE/dataout_buffer/dataout_buf_IP0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7] (net: net/node0/PE/dataout_buffer/dataout_buf_IP0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]) which is driven by a register (net/node0/PE/dataout_buffer/addr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 net/node0/PE/dataout_buffer/dataout_buf_IP0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin net/node0/PE/dataout_buffer/dataout_buf_IP0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8] (net: net/node0/PE/dataout_buffer/dataout_buf_IP0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]) which is driven by a register (net/node0/PE/dataout_buffer/addr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 net/node0/PE/dataout_buffer/dataout_buf_IP0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin net/node0/PE/dataout_buffer/dataout_buf_IP0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9] (net: net/node0/PE/dataout_buffer/dataout_buf_IP0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]) which is driven by a register (net/node0/PE/dataout_buffer/addr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 net/node0/PE/dataout_buffer/dataout_buf_IP0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin net/node0/PE/dataout_buffer/dataout_buf_IP0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9] (net: net/node0/PE/dataout_buffer/dataout_buf_IP0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]) which is driven by a register (net/node0/PE/dataout_buffer/addr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1818.883 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: eefb9a21

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1818.883 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1818.883 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ba7880e4

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1818.883 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1776b53e1

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1818.883 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1776b53e1

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1818.883 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1776b53e1

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1818.883 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 15a8575b1

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1818.883 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1818.883 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           5  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1c19ba0da

Time (s): cpu = 00:00:44 ; elapsed = 00:00:28 . Memory (MB): peak = 1818.883 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 11e28fd43

Time (s): cpu = 00:00:46 ; elapsed = 00:00:29 . Memory (MB): peak = 1818.883 ; gain = 0.000
Phase 2 Global Placement | Checksum: 11e28fd43

Time (s): cpu = 00:00:46 ; elapsed = 00:00:29 . Memory (MB): peak = 1818.883 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 149874c32

Time (s): cpu = 00:00:48 ; elapsed = 00:00:30 . Memory (MB): peak = 1818.883 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 127e7086b

Time (s): cpu = 00:00:51 ; elapsed = 00:00:32 . Memory (MB): peak = 1818.883 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 11891f130

Time (s): cpu = 00:00:51 ; elapsed = 00:00:32 . Memory (MB): peak = 1818.883 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 139da4ff2

Time (s): cpu = 00:00:51 ; elapsed = 00:00:32 . Memory (MB): peak = 1818.883 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 21b8990aa

Time (s): cpu = 00:01:02 ; elapsed = 00:00:44 . Memory (MB): peak = 1818.883 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 17ea85632

Time (s): cpu = 00:01:05 ; elapsed = 00:00:46 . Memory (MB): peak = 1818.883 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 12a6961dd

Time (s): cpu = 00:01:05 ; elapsed = 00:00:46 . Memory (MB): peak = 1818.883 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 12a6961dd

Time (s): cpu = 00:01:05 ; elapsed = 00:00:46 . Memory (MB): peak = 1818.883 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1992d8335

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net net/node11/Router_0/ST/RST_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1992d8335

Time (s): cpu = 00:01:12 ; elapsed = 00:00:51 . Memory (MB): peak = 1818.883 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.554. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 163ef3545

Time (s): cpu = 00:01:13 ; elapsed = 00:00:52 . Memory (MB): peak = 1818.883 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 163ef3545

Time (s): cpu = 00:01:13 ; elapsed = 00:00:52 . Memory (MB): peak = 1818.883 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 163ef3545

Time (s): cpu = 00:01:13 ; elapsed = 00:00:52 . Memory (MB): peak = 1818.883 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 163ef3545

Time (s): cpu = 00:01:13 ; elapsed = 00:00:53 . Memory (MB): peak = 1818.883 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1818.883 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 9dc13df1

Time (s): cpu = 00:01:14 ; elapsed = 00:00:53 . Memory (MB): peak = 1818.883 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 9dc13df1

Time (s): cpu = 00:01:14 ; elapsed = 00:00:53 . Memory (MB): peak = 1818.883 ; gain = 0.000
Ending Placer Task | Checksum: 4313ad06

Time (s): cpu = 00:01:14 ; elapsed = 00:00:53 . Memory (MB): peak = 1818.883 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
93 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:17 ; elapsed = 00:00:54 . Memory (MB): peak = 1818.883 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1818.883 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 1818.883 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/DELL/Desktop/NoC on FPGA/NoC.runs/impl_1/Network_FPGA_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1818.883 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file Network_FPGA_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 1818.883 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Network_FPGA_utilization_placed.rpt -pb Network_FPGA_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Network_FPGA_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.744 . Memory (MB): peak = 1818.883 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 17a9e88e ConstDB: 0 ShapeSum: 2b69c478 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: b40879c8

Time (s): cpu = 00:00:45 ; elapsed = 00:00:34 . Memory (MB): peak = 1818.883 ; gain = 0.000
Post Restoration Checksum: NetGraph: 9ab32ab4 NumContArr: 19554f14 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: b40879c8

Time (s): cpu = 00:00:45 ; elapsed = 00:00:34 . Memory (MB): peak = 1839.926 ; gain = 21.043

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: b40879c8

Time (s): cpu = 00:00:46 ; elapsed = 00:00:35 . Memory (MB): peak = 1847.141 ; gain = 28.258

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: b40879c8

Time (s): cpu = 00:00:46 ; elapsed = 00:00:35 . Memory (MB): peak = 1847.141 ; gain = 28.258
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 12f943901

Time (s): cpu = 00:00:56 ; elapsed = 00:00:41 . Memory (MB): peak = 1882.773 ; gain = 63.891
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.653  | TNS=0.000  | WHS=-0.216 | THS=-833.380|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 13c966c7f

Time (s): cpu = 00:01:01 ; elapsed = 00:00:45 . Memory (MB): peak = 1890.543 ; gain = 71.660
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.653  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 18dfe764e

Time (s): cpu = 00:01:02 ; elapsed = 00:00:45 . Memory (MB): peak = 1899.223 ; gain = 80.340
Phase 2 Router Initialization | Checksum: 14e0e8dbb

Time (s): cpu = 00:01:02 ; elapsed = 00:00:45 . Memory (MB): peak = 1899.223 ; gain = 80.340

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 22164
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 22164
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 175518631

Time (s): cpu = 00:01:08 ; elapsed = 00:00:49 . Memory (MB): peak = 1930.641 ; gain = 111.758

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 7120
 Number of Nodes with overlaps = 3030
 Number of Nodes with overlaps = 1443
 Number of Nodes with overlaps = 345
 Number of Nodes with overlaps = 111
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.275  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 228ef6d12

Time (s): cpu = 00:02:11 ; elapsed = 00:01:25 . Memory (MB): peak = 1930.641 ; gain = 111.758
Phase 4 Rip-up And Reroute | Checksum: 228ef6d12

Time (s): cpu = 00:02:11 ; elapsed = 00:01:25 . Memory (MB): peak = 1930.641 ; gain = 111.758

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2462e4e6c

Time (s): cpu = 00:02:13 ; elapsed = 00:01:26 . Memory (MB): peak = 1930.641 ; gain = 111.758
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.349  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 187189ad6

Time (s): cpu = 00:02:13 ; elapsed = 00:01:26 . Memory (MB): peak = 1930.641 ; gain = 111.758

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 187189ad6

Time (s): cpu = 00:02:13 ; elapsed = 00:01:26 . Memory (MB): peak = 1930.641 ; gain = 111.758
Phase 5 Delay and Skew Optimization | Checksum: 187189ad6

Time (s): cpu = 00:02:13 ; elapsed = 00:01:26 . Memory (MB): peak = 1930.641 ; gain = 111.758

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1955c1304

Time (s): cpu = 00:02:15 ; elapsed = 00:01:27 . Memory (MB): peak = 1930.641 ; gain = 111.758
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.349  | TNS=0.000  | WHS=0.045  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1b990a2ce

Time (s): cpu = 00:02:15 ; elapsed = 00:01:27 . Memory (MB): peak = 1930.641 ; gain = 111.758
Phase 6 Post Hold Fix | Checksum: 1b990a2ce

Time (s): cpu = 00:02:15 ; elapsed = 00:01:27 . Memory (MB): peak = 1930.641 ; gain = 111.758

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.09636 %
  Global Horizontal Routing Utilization  = 4.54653 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1fc81cf2d

Time (s): cpu = 00:02:15 ; elapsed = 00:01:27 . Memory (MB): peak = 1930.641 ; gain = 111.758

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1fc81cf2d

Time (s): cpu = 00:02:16 ; elapsed = 00:01:27 . Memory (MB): peak = 1930.641 ; gain = 111.758

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1d41d9fa5

Time (s): cpu = 00:02:18 ; elapsed = 00:01:31 . Memory (MB): peak = 1930.641 ; gain = 111.758

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.349  | TNS=0.000  | WHS=0.045  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1d41d9fa5

Time (s): cpu = 00:02:19 ; elapsed = 00:01:31 . Memory (MB): peak = 1930.641 ; gain = 111.758
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:19 ; elapsed = 00:01:31 . Memory (MB): peak = 1930.641 ; gain = 111.758

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
112 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:23 ; elapsed = 00:01:33 . Memory (MB): peak = 1930.641 ; gain = 111.758
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1930.641 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 1930.641 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/DELL/Desktop/NoC on FPGA/NoC.runs/impl_1/Network_FPGA_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1930.641 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file Network_FPGA_drc_routed.rpt -pb Network_FPGA_drc_routed.pb -rpx Network_FPGA_drc_routed.rpx
Command: report_drc -file Network_FPGA_drc_routed.rpt -pb Network_FPGA_drc_routed.pb -rpx Network_FPGA_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/DELL/Desktop/NoC on FPGA/NoC.runs/impl_1/Network_FPGA_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1930.641 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file Network_FPGA_methodology_drc_routed.rpt -pb Network_FPGA_methodology_drc_routed.pb -rpx Network_FPGA_methodology_drc_routed.rpx
Command: report_methodology -file Network_FPGA_methodology_drc_routed.rpt -pb Network_FPGA_methodology_drc_routed.pb -rpx Network_FPGA_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/DELL/Desktop/NoC on FPGA/NoC.runs/impl_1/Network_FPGA_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 1981.977 ; gain = 51.336
INFO: [runtcl-4] Executing : report_power -file Network_FPGA_power_routed.rpt -pb Network_FPGA_power_summary_routed.pb -rpx Network_FPGA_power_routed.rpx
Command: report_power -file Network_FPGA_power_routed.rpt -pb Network_FPGA_power_summary_routed.pb -rpx Network_FPGA_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
124 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1981.977 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file Network_FPGA_route_status.rpt -pb Network_FPGA_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file Network_FPGA_timing_summary_routed.rpt -pb Network_FPGA_timing_summary_routed.pb -rpx Network_FPGA_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file Network_FPGA_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file Network_FPGA_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Network_FPGA_bus_skew_routed.rpt -pb Network_FPGA_bus_skew_routed.pb -rpx Network_FPGA_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Sep  7 19:12:27 2022...
