Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ced6371202ea49c3a1632312daf2414e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_lite_ipif_v3_0_4 -L lib_cdc_v1_0_2 -L lib_pkg_v1_0_2 -L axi_timer_v2_0_19 -L axi_infrastructure_v1_1_0 -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_3 -L axi_vip_v1_1_3 -L processing_system7_vip_v1_0_5 -L proc_sys_reset_v5_0_12 -L xlconstant_v1_1_5 -L xlconcat_v2_1_1 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_19 -L generic_baseblocks_v2_1_0 -L axi_register_slice_v2_1_17 -L fifo_generator_v13_2_2 -L axi_data_fifo_v2_1_16 -L axi_crossbar_v2_1_18 -L axi_protocol_converter_v2_1_17 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Block_design_wrapper_behav xil_defaultlib.Block_design_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <pwm0> does not exist in entity <Block_design>.  Please compare the definition of block <Block_design> to its component declaration and its instantion to detect the mismatch. [D:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/sources_1/bd/Block_design/hdl/Block_design_wrapper.vhd:74]
ERROR: [VRFC 10-718] formal port <gpio_out> does not exist in entity <Block_design>.  Please compare the definition of block <Block_design> to its component declaration and its instantion to detect the mismatch. [D:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/sources_1/bd/Block_design/hdl/Block_design_wrapper.vhd:76]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
