<stg><name>QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP</name>


<trans_list>

<trans id="84" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %packOfst = alloca i32 1

]]></Node>
<StgValue><ssdm name="packOfst"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
newFuncRoot:1 %sext_ln234_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln234

]]></Node>
<StgValue><ssdm name="sext_ln234_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="58">
<![CDATA[
newFuncRoot:2 %sext_ln234_cast = sext i58 %sext_ln234_read

]]></Node>
<StgValue><ssdm name="sext_ln234_cast"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty_0, i32 0, i32 0, void @empty_10, i32 64, i32 0, void @empty, void @empty_8, void @empty_10, i32 16, i32 16, i32 16, i32 16, void @empty_10, void @empty_10

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i9 0, i9 %packOfst

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
:0 %packOfst_2 = load i9 %packOfst

]]></Node>
<StgValue><ssdm name="packOfst_2"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2 %icmp_ln234 = icmp_eq  i9 %packOfst_2, i9 256

]]></Node>
<StgValue><ssdm name="icmp_ln234"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4 %add_ln234 = add i9 %packOfst_2, i9 1

]]></Node>
<StgValue><ssdm name="add_ln234"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln234 = br i1 %icmp_ln234, void %.split8, void %.loopexit.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln234"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="4" op_0_bw="9">
<![CDATA[
.split8:3 %trunc_ln236 = trunc i9 %packOfst_2

]]></Node>
<StgValue><ssdm name="trunc_ln236"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="4" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:4 %lshr_ln236_s = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %packOfst_2, i32 4, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln236_s"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0">
<![CDATA[
.split8:22 %switch_ln236 = switch i4 %trunc_ln236, void %branch107, i4 0, void %branch92, i4 1, void %branch93, i4 2, void %branch94, i4 3, void %branch95, i4 4, void %branch96, i4 5, void %branch97, i4 6, void %branch98, i4 7, void %branch99, i4 8, void %branch100, i4 9, void %branch101, i4 10, void %branch102, i4 11, void %branch103, i4 12, void %branch104, i4 13, void %branch105, i4 14, void %branch106

]]></Node>
<StgValue><ssdm name="switch_ln236"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split86530:0 %store_ln234 = store i9 %add_ln234, i9 %packOfst

]]></Node>
<StgValue><ssdm name="store_ln234"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
.split86530:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
:1 %gmem_addr = getelementptr i512 %gmem, i64 %sext_ln234_cast

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split8:2 %gmem_addr_read = read i512 @_ssdm_op_Read.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0">
<![CDATA[
.loopexit.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split8:0 %specpipeline_ln234 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_10

]]></Node>
<StgValue><ssdm name="specpipeline_ln234"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split8:1 %specloopname_ln234 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln234"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="4">
<![CDATA[
.split8:5 %zext_ln236 = zext i4 %lshr_ln236_s

]]></Node>
<StgValue><ssdm name="zext_ln236"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="4" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:6 %JcoupLocal_0_0_addr = getelementptr i512 %JcoupLocal_0_0, i64 0, i64 %zext_ln236

]]></Node>
<StgValue><ssdm name="JcoupLocal_0_0_addr"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="4" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:7 %JcoupLocal_0_1_addr = getelementptr i512 %JcoupLocal_0_1, i64 0, i64 %zext_ln236

]]></Node>
<StgValue><ssdm name="JcoupLocal_0_1_addr"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:8 %JcoupLocal_0_2_addr = getelementptr i512 %JcoupLocal_0_2, i64 0, i64 %zext_ln236

]]></Node>
<StgValue><ssdm name="JcoupLocal_0_2_addr"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:9 %JcoupLocal_0_3_addr = getelementptr i512 %JcoupLocal_0_3, i64 0, i64 %zext_ln236

]]></Node>
<StgValue><ssdm name="JcoupLocal_0_3_addr"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="4" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:10 %JcoupLocal_0_4_addr = getelementptr i512 %JcoupLocal_0_4, i64 0, i64 %zext_ln236

]]></Node>
<StgValue><ssdm name="JcoupLocal_0_4_addr"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:11 %JcoupLocal_0_5_addr = getelementptr i512 %JcoupLocal_0_5, i64 0, i64 %zext_ln236

]]></Node>
<StgValue><ssdm name="JcoupLocal_0_5_addr"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:12 %JcoupLocal_0_6_addr = getelementptr i512 %JcoupLocal_0_6, i64 0, i64 %zext_ln236

]]></Node>
<StgValue><ssdm name="JcoupLocal_0_6_addr"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="4" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:13 %JcoupLocal_0_7_addr = getelementptr i512 %JcoupLocal_0_7, i64 0, i64 %zext_ln236

]]></Node>
<StgValue><ssdm name="JcoupLocal_0_7_addr"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="4" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:14 %JcoupLocal_0_8_addr = getelementptr i512 %JcoupLocal_0_8, i64 0, i64 %zext_ln236

]]></Node>
<StgValue><ssdm name="JcoupLocal_0_8_addr"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="4" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:15 %JcoupLocal_0_9_addr = getelementptr i512 %JcoupLocal_0_9, i64 0, i64 %zext_ln236

]]></Node>
<StgValue><ssdm name="JcoupLocal_0_9_addr"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="4" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:16 %JcoupLocal_0_10_addr = getelementptr i512 %JcoupLocal_0_10, i64 0, i64 %zext_ln236

]]></Node>
<StgValue><ssdm name="JcoupLocal_0_10_addr"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="4" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:17 %JcoupLocal_0_11_addr = getelementptr i512 %JcoupLocal_0_11, i64 0, i64 %zext_ln236

]]></Node>
<StgValue><ssdm name="JcoupLocal_0_11_addr"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="4" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:18 %JcoupLocal_0_12_addr = getelementptr i512 %JcoupLocal_0_12, i64 0, i64 %zext_ln236

]]></Node>
<StgValue><ssdm name="JcoupLocal_0_12_addr"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="4" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:19 %JcoupLocal_0_13_addr = getelementptr i512 %JcoupLocal_0_13, i64 0, i64 %zext_ln236

]]></Node>
<StgValue><ssdm name="JcoupLocal_0_13_addr"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="4" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:20 %JcoupLocal_0_14_addr = getelementptr i512 %JcoupLocal_0_14, i64 0, i64 %zext_ln236

]]></Node>
<StgValue><ssdm name="JcoupLocal_0_14_addr"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="4" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:21 %JcoupLocal_0_15_addr = getelementptr i512 %JcoupLocal_0_15, i64 0, i64 %zext_ln236

]]></Node>
<StgValue><ssdm name="JcoupLocal_0_15_addr"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln236" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="512" op_1_bw="4">
<![CDATA[
branch106:0 %store_ln236 = store i512 %gmem_addr_read, i4 %JcoupLocal_0_14_addr

]]></Node>
<StgValue><ssdm name="store_ln236"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln236" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
branch106:1 %br_ln236 = br void %.split86530

]]></Node>
<StgValue><ssdm name="br_ln236"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln236" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="512" op_1_bw="4">
<![CDATA[
branch105:0 %store_ln236 = store i512 %gmem_addr_read, i4 %JcoupLocal_0_13_addr

]]></Node>
<StgValue><ssdm name="store_ln236"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln236" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
branch105:1 %br_ln236 = br void %.split86530

]]></Node>
<StgValue><ssdm name="br_ln236"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln236" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="512" op_1_bw="4">
<![CDATA[
branch104:0 %store_ln236 = store i512 %gmem_addr_read, i4 %JcoupLocal_0_12_addr

]]></Node>
<StgValue><ssdm name="store_ln236"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln236" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
branch104:1 %br_ln236 = br void %.split86530

]]></Node>
<StgValue><ssdm name="br_ln236"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln236" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="512" op_1_bw="4">
<![CDATA[
branch103:0 %store_ln236 = store i512 %gmem_addr_read, i4 %JcoupLocal_0_11_addr

]]></Node>
<StgValue><ssdm name="store_ln236"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln236" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
branch103:1 %br_ln236 = br void %.split86530

]]></Node>
<StgValue><ssdm name="br_ln236"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln236" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="512" op_1_bw="4">
<![CDATA[
branch102:0 %store_ln236 = store i512 %gmem_addr_read, i4 %JcoupLocal_0_10_addr

]]></Node>
<StgValue><ssdm name="store_ln236"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln236" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
branch102:1 %br_ln236 = br void %.split86530

]]></Node>
<StgValue><ssdm name="br_ln236"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln236" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="512" op_1_bw="4">
<![CDATA[
branch101:0 %store_ln236 = store i512 %gmem_addr_read, i4 %JcoupLocal_0_9_addr

]]></Node>
<StgValue><ssdm name="store_ln236"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln236" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
branch101:1 %br_ln236 = br void %.split86530

]]></Node>
<StgValue><ssdm name="br_ln236"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln236" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="512" op_1_bw="4">
<![CDATA[
branch100:0 %store_ln236 = store i512 %gmem_addr_read, i4 %JcoupLocal_0_8_addr

]]></Node>
<StgValue><ssdm name="store_ln236"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln236" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
branch100:1 %br_ln236 = br void %.split86530

]]></Node>
<StgValue><ssdm name="br_ln236"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln236" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="512" op_1_bw="4">
<![CDATA[
branch99:0 %store_ln236 = store i512 %gmem_addr_read, i4 %JcoupLocal_0_7_addr

]]></Node>
<StgValue><ssdm name="store_ln236"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln236" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
branch99:1 %br_ln236 = br void %.split86530

]]></Node>
<StgValue><ssdm name="br_ln236"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln236" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="512" op_1_bw="4">
<![CDATA[
branch98:0 %store_ln236 = store i512 %gmem_addr_read, i4 %JcoupLocal_0_6_addr

]]></Node>
<StgValue><ssdm name="store_ln236"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln236" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
branch98:1 %br_ln236 = br void %.split86530

]]></Node>
<StgValue><ssdm name="br_ln236"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln236" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="512" op_1_bw="4">
<![CDATA[
branch97:0 %store_ln236 = store i512 %gmem_addr_read, i4 %JcoupLocal_0_5_addr

]]></Node>
<StgValue><ssdm name="store_ln236"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln236" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
branch97:1 %br_ln236 = br void %.split86530

]]></Node>
<StgValue><ssdm name="br_ln236"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln236" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="512" op_1_bw="4">
<![CDATA[
branch96:0 %store_ln236 = store i512 %gmem_addr_read, i4 %JcoupLocal_0_4_addr

]]></Node>
<StgValue><ssdm name="store_ln236"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln236" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0">
<![CDATA[
branch96:1 %br_ln236 = br void %.split86530

]]></Node>
<StgValue><ssdm name="br_ln236"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln236" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="512" op_1_bw="4">
<![CDATA[
branch95:0 %store_ln236 = store i512 %gmem_addr_read, i4 %JcoupLocal_0_3_addr

]]></Node>
<StgValue><ssdm name="store_ln236"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln236" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
branch95:1 %br_ln236 = br void %.split86530

]]></Node>
<StgValue><ssdm name="br_ln236"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln236" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="512" op_1_bw="4">
<![CDATA[
branch94:0 %store_ln236 = store i512 %gmem_addr_read, i4 %JcoupLocal_0_2_addr

]]></Node>
<StgValue><ssdm name="store_ln236"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln236" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
branch94:1 %br_ln236 = br void %.split86530

]]></Node>
<StgValue><ssdm name="br_ln236"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln236" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="512" op_1_bw="4">
<![CDATA[
branch93:0 %store_ln236 = store i512 %gmem_addr_read, i4 %JcoupLocal_0_1_addr

]]></Node>
<StgValue><ssdm name="store_ln236"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln236" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
branch93:1 %br_ln236 = br void %.split86530

]]></Node>
<StgValue><ssdm name="br_ln236"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="512" op_1_bw="4">
<![CDATA[
branch92:0 %store_ln236 = store i512 %gmem_addr_read, i4 %JcoupLocal_0_0_addr

]]></Node>
<StgValue><ssdm name="store_ln236"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0">
<![CDATA[
branch92:1 %br_ln236 = br void %.split86530

]]></Node>
<StgValue><ssdm name="br_ln236"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln236" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="512" op_1_bw="4">
<![CDATA[
branch107:0 %store_ln236 = store i512 %gmem_addr_read, i4 %JcoupLocal_0_15_addr

]]></Node>
<StgValue><ssdm name="store_ln236"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln236" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
branch107:1 %br_ln236 = br void %.split86530

]]></Node>
<StgValue><ssdm name="br_ln236"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
