Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Jun 16 19:09:43 2021
| Host         : LAPTOP-D1TL7VBM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file board_top_timing_summary_routed.rpt -pb board_top_timing_summary_routed.pb -rpx board_top_timing_summary_routed.rpx -warn_on_violation
| Design       : board_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.750        0.000                      0                 1551        0.107        0.000                      0                 1551        3.750        0.000                       0                   430  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.750        0.000                      0                 1551        0.107        0.000                      0                 1551        3.750        0.000                       0                   430  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.750ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.750ns  (required time - arrival time)
  Source:                 mips/c/md/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcreg/q_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.985ns  (logic 2.990ns (33.276%)  route 5.995ns (66.724%))
  Logic Levels:           14  (CARRY4=6 LUT4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         1.724     5.327    mips/c/md/CLK
    SLICE_X6Y95          FDCE                                         r  mips/c/md/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDCE (Prop_fdce_C_Q)         0.478     5.805 r  mips/c/md/FSM_onehot_state_reg[1]/Q
                         net (fo=20, routed)          1.136     6.941    mips/c/md/FSM_onehot_state_reg[7]_0[1]
    SLICE_X8Y96          LUT6 (Prop_lut6_I3_O)        0.295     7.236 r  mips/c/md/result0_carry_i_11/O
                         net (fo=41, routed)          1.008     8.244    mips/c/md/FSM_onehot_state_reg[13]_0
    SLICE_X4Y89          LUT6 (Prop_lut6_I3_O)        0.124     8.368 r  mips/c/md/q[2]_i_4/O
                         net (fo=1, routed)           0.433     8.801    mips/c/md/q[2]_i_4_n_0
    SLICE_X4Y89          LUT4 (Prop_lut4_I1_O)        0.124     8.925 r  mips/c/md/q[2]_i_3/O
                         net (fo=2, routed)           0.415     9.340    mips/dp/pcreg/result0_carry_2
    SLICE_X5Y90          LUT4 (Prop_lut4_I3_O)        0.124     9.464 r  mips/dp/pcreg/result0_carry_i_7/O
                         net (fo=1, routed)           0.000     9.464    mips/dp/alu/S[2]
    SLICE_X5Y90          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.862 r  mips/dp/alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.862    mips/dp/alu/result0_carry_n_0
    SLICE_X5Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.976 r  mips/dp/alu/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.976    mips/dp/alu/result0_carry__0_n_0
    SLICE_X5Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.090 r  mips/dp/alu/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.090    mips/dp/alu/result0_carry__1_n_0
    SLICE_X5Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.204 r  mips/dp/alu/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.204    mips/dp/alu/result0_carry__2_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.318 r  mips/dp/alu/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.318    mips/dp/alu/result0_carry__3_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.631 f  mips/dp/alu/result0_carry__4/O[3]
                         net (fo=1, routed)           0.423    11.054    mips/c/md/q_reg[23]_0[3]
    SLICE_X4Y95          LUT6 (Prop_lut6_I1_O)        0.306    11.360 f  mips/c/md/q[23]_i_1__2/O
                         net (fo=3, routed)           0.792    12.152    mips/c/md/D[23]
    SLICE_X3Y95          LUT4 (Prop_lut4_I0_O)        0.124    12.276 r  mips/c/md/q[31]_i_8/O
                         net (fo=1, routed)           0.403    12.680    mips/c/md/q[31]_i_8_n_0
    SLICE_X3Y93          LUT5 (Prop_lut5_I4_O)        0.124    12.804 f  mips/c/md/q[31]_i_3/O
                         net (fo=1, routed)           0.578    13.381    mips/c/md/q[31]_i_3_n_0
    SLICE_X4Y93          LUT6 (Prop_lut6_I0_O)        0.124    13.505 r  mips/c/md/q[31]_i_1__1/O
                         net (fo=32, routed)          0.807    14.312    mips/dp/pcreg/E[0]
    SLICE_X4Y99          FDCE                                         r  mips/dp/pcreg/q_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         1.604    15.027    mips/dp/pcreg/CLK
    SLICE_X4Y99          FDCE                                         r  mips/dp/pcreg/q_reg[28]/C
                         clock pessimism              0.276    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X4Y99          FDCE (Setup_fdce_C_CE)      -0.205    15.062    mips/dp/pcreg/q_reg[28]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                         -14.312    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.750ns  (required time - arrival time)
  Source:                 mips/c/md/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcreg/q_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.985ns  (logic 2.990ns (33.276%)  route 5.995ns (66.724%))
  Logic Levels:           14  (CARRY4=6 LUT4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         1.724     5.327    mips/c/md/CLK
    SLICE_X6Y95          FDCE                                         r  mips/c/md/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDCE (Prop_fdce_C_Q)         0.478     5.805 r  mips/c/md/FSM_onehot_state_reg[1]/Q
                         net (fo=20, routed)          1.136     6.941    mips/c/md/FSM_onehot_state_reg[7]_0[1]
    SLICE_X8Y96          LUT6 (Prop_lut6_I3_O)        0.295     7.236 r  mips/c/md/result0_carry_i_11/O
                         net (fo=41, routed)          1.008     8.244    mips/c/md/FSM_onehot_state_reg[13]_0
    SLICE_X4Y89          LUT6 (Prop_lut6_I3_O)        0.124     8.368 r  mips/c/md/q[2]_i_4/O
                         net (fo=1, routed)           0.433     8.801    mips/c/md/q[2]_i_4_n_0
    SLICE_X4Y89          LUT4 (Prop_lut4_I1_O)        0.124     8.925 r  mips/c/md/q[2]_i_3/O
                         net (fo=2, routed)           0.415     9.340    mips/dp/pcreg/result0_carry_2
    SLICE_X5Y90          LUT4 (Prop_lut4_I3_O)        0.124     9.464 r  mips/dp/pcreg/result0_carry_i_7/O
                         net (fo=1, routed)           0.000     9.464    mips/dp/alu/S[2]
    SLICE_X5Y90          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.862 r  mips/dp/alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.862    mips/dp/alu/result0_carry_n_0
    SLICE_X5Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.976 r  mips/dp/alu/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.976    mips/dp/alu/result0_carry__0_n_0
    SLICE_X5Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.090 r  mips/dp/alu/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.090    mips/dp/alu/result0_carry__1_n_0
    SLICE_X5Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.204 r  mips/dp/alu/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.204    mips/dp/alu/result0_carry__2_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.318 r  mips/dp/alu/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.318    mips/dp/alu/result0_carry__3_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.631 f  mips/dp/alu/result0_carry__4/O[3]
                         net (fo=1, routed)           0.423    11.054    mips/c/md/q_reg[23]_0[3]
    SLICE_X4Y95          LUT6 (Prop_lut6_I1_O)        0.306    11.360 f  mips/c/md/q[23]_i_1__2/O
                         net (fo=3, routed)           0.792    12.152    mips/c/md/D[23]
    SLICE_X3Y95          LUT4 (Prop_lut4_I0_O)        0.124    12.276 r  mips/c/md/q[31]_i_8/O
                         net (fo=1, routed)           0.403    12.680    mips/c/md/q[31]_i_8_n_0
    SLICE_X3Y93          LUT5 (Prop_lut5_I4_O)        0.124    12.804 f  mips/c/md/q[31]_i_3/O
                         net (fo=1, routed)           0.578    13.381    mips/c/md/q[31]_i_3_n_0
    SLICE_X4Y93          LUT6 (Prop_lut6_I0_O)        0.124    13.505 r  mips/c/md/q[31]_i_1__1/O
                         net (fo=32, routed)          0.807    14.312    mips/dp/pcreg/E[0]
    SLICE_X4Y99          FDCE                                         r  mips/dp/pcreg/q_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         1.604    15.027    mips/dp/pcreg/CLK
    SLICE_X4Y99          FDCE                                         r  mips/dp/pcreg/q_reg[29]/C
                         clock pessimism              0.276    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X4Y99          FDCE (Setup_fdce_C_CE)      -0.205    15.062    mips/dp/pcreg/q_reg[29]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                         -14.312    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.750ns  (required time - arrival time)
  Source:                 mips/c/md/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcreg/q_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.985ns  (logic 2.990ns (33.276%)  route 5.995ns (66.724%))
  Logic Levels:           14  (CARRY4=6 LUT4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         1.724     5.327    mips/c/md/CLK
    SLICE_X6Y95          FDCE                                         r  mips/c/md/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDCE (Prop_fdce_C_Q)         0.478     5.805 r  mips/c/md/FSM_onehot_state_reg[1]/Q
                         net (fo=20, routed)          1.136     6.941    mips/c/md/FSM_onehot_state_reg[7]_0[1]
    SLICE_X8Y96          LUT6 (Prop_lut6_I3_O)        0.295     7.236 r  mips/c/md/result0_carry_i_11/O
                         net (fo=41, routed)          1.008     8.244    mips/c/md/FSM_onehot_state_reg[13]_0
    SLICE_X4Y89          LUT6 (Prop_lut6_I3_O)        0.124     8.368 r  mips/c/md/q[2]_i_4/O
                         net (fo=1, routed)           0.433     8.801    mips/c/md/q[2]_i_4_n_0
    SLICE_X4Y89          LUT4 (Prop_lut4_I1_O)        0.124     8.925 r  mips/c/md/q[2]_i_3/O
                         net (fo=2, routed)           0.415     9.340    mips/dp/pcreg/result0_carry_2
    SLICE_X5Y90          LUT4 (Prop_lut4_I3_O)        0.124     9.464 r  mips/dp/pcreg/result0_carry_i_7/O
                         net (fo=1, routed)           0.000     9.464    mips/dp/alu/S[2]
    SLICE_X5Y90          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.862 r  mips/dp/alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.862    mips/dp/alu/result0_carry_n_0
    SLICE_X5Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.976 r  mips/dp/alu/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.976    mips/dp/alu/result0_carry__0_n_0
    SLICE_X5Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.090 r  mips/dp/alu/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.090    mips/dp/alu/result0_carry__1_n_0
    SLICE_X5Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.204 r  mips/dp/alu/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.204    mips/dp/alu/result0_carry__2_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.318 r  mips/dp/alu/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.318    mips/dp/alu/result0_carry__3_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.631 f  mips/dp/alu/result0_carry__4/O[3]
                         net (fo=1, routed)           0.423    11.054    mips/c/md/q_reg[23]_0[3]
    SLICE_X4Y95          LUT6 (Prop_lut6_I1_O)        0.306    11.360 f  mips/c/md/q[23]_i_1__2/O
                         net (fo=3, routed)           0.792    12.152    mips/c/md/D[23]
    SLICE_X3Y95          LUT4 (Prop_lut4_I0_O)        0.124    12.276 r  mips/c/md/q[31]_i_8/O
                         net (fo=1, routed)           0.403    12.680    mips/c/md/q[31]_i_8_n_0
    SLICE_X3Y93          LUT5 (Prop_lut5_I4_O)        0.124    12.804 f  mips/c/md/q[31]_i_3/O
                         net (fo=1, routed)           0.578    13.381    mips/c/md/q[31]_i_3_n_0
    SLICE_X4Y93          LUT6 (Prop_lut6_I0_O)        0.124    13.505 r  mips/c/md/q[31]_i_1__1/O
                         net (fo=32, routed)          0.807    14.312    mips/dp/pcreg/E[0]
    SLICE_X4Y99          FDCE                                         r  mips/dp/pcreg/q_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         1.604    15.027    mips/dp/pcreg/CLK
    SLICE_X4Y99          FDCE                                         r  mips/dp/pcreg/q_reg[30]/C
                         clock pessimism              0.276    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X4Y99          FDCE (Setup_fdce_C_CE)      -0.205    15.062    mips/dp/pcreg/q_reg[30]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                         -14.312    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.750ns  (required time - arrival time)
  Source:                 mips/c/md/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcreg/q_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.985ns  (logic 2.990ns (33.276%)  route 5.995ns (66.724%))
  Logic Levels:           14  (CARRY4=6 LUT4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         1.724     5.327    mips/c/md/CLK
    SLICE_X6Y95          FDCE                                         r  mips/c/md/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDCE (Prop_fdce_C_Q)         0.478     5.805 r  mips/c/md/FSM_onehot_state_reg[1]/Q
                         net (fo=20, routed)          1.136     6.941    mips/c/md/FSM_onehot_state_reg[7]_0[1]
    SLICE_X8Y96          LUT6 (Prop_lut6_I3_O)        0.295     7.236 r  mips/c/md/result0_carry_i_11/O
                         net (fo=41, routed)          1.008     8.244    mips/c/md/FSM_onehot_state_reg[13]_0
    SLICE_X4Y89          LUT6 (Prop_lut6_I3_O)        0.124     8.368 r  mips/c/md/q[2]_i_4/O
                         net (fo=1, routed)           0.433     8.801    mips/c/md/q[2]_i_4_n_0
    SLICE_X4Y89          LUT4 (Prop_lut4_I1_O)        0.124     8.925 r  mips/c/md/q[2]_i_3/O
                         net (fo=2, routed)           0.415     9.340    mips/dp/pcreg/result0_carry_2
    SLICE_X5Y90          LUT4 (Prop_lut4_I3_O)        0.124     9.464 r  mips/dp/pcreg/result0_carry_i_7/O
                         net (fo=1, routed)           0.000     9.464    mips/dp/alu/S[2]
    SLICE_X5Y90          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.862 r  mips/dp/alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.862    mips/dp/alu/result0_carry_n_0
    SLICE_X5Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.976 r  mips/dp/alu/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.976    mips/dp/alu/result0_carry__0_n_0
    SLICE_X5Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.090 r  mips/dp/alu/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.090    mips/dp/alu/result0_carry__1_n_0
    SLICE_X5Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.204 r  mips/dp/alu/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.204    mips/dp/alu/result0_carry__2_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.318 r  mips/dp/alu/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.318    mips/dp/alu/result0_carry__3_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.631 f  mips/dp/alu/result0_carry__4/O[3]
                         net (fo=1, routed)           0.423    11.054    mips/c/md/q_reg[23]_0[3]
    SLICE_X4Y95          LUT6 (Prop_lut6_I1_O)        0.306    11.360 f  mips/c/md/q[23]_i_1__2/O
                         net (fo=3, routed)           0.792    12.152    mips/c/md/D[23]
    SLICE_X3Y95          LUT4 (Prop_lut4_I0_O)        0.124    12.276 r  mips/c/md/q[31]_i_8/O
                         net (fo=1, routed)           0.403    12.680    mips/c/md/q[31]_i_8_n_0
    SLICE_X3Y93          LUT5 (Prop_lut5_I4_O)        0.124    12.804 f  mips/c/md/q[31]_i_3/O
                         net (fo=1, routed)           0.578    13.381    mips/c/md/q[31]_i_3_n_0
    SLICE_X4Y93          LUT6 (Prop_lut6_I0_O)        0.124    13.505 r  mips/c/md/q[31]_i_1__1/O
                         net (fo=32, routed)          0.807    14.312    mips/dp/pcreg/E[0]
    SLICE_X4Y99          FDCE                                         r  mips/dp/pcreg/q_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         1.604    15.027    mips/dp/pcreg/CLK
    SLICE_X4Y99          FDCE                                         r  mips/dp/pcreg/q_reg[31]/C
                         clock pessimism              0.276    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X4Y99          FDCE (Setup_fdce_C_CE)      -0.205    15.062    mips/dp/pcreg/q_reg[31]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                         -14.312    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.767ns  (required time - arrival time)
  Source:                 mips/c/md/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcreg/q_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.874ns  (logic 2.990ns (33.694%)  route 5.884ns (66.306%))
  Logic Levels:           14  (CARRY4=6 LUT4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 14.949 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         1.724     5.327    mips/c/md/CLK
    SLICE_X6Y95          FDCE                                         r  mips/c/md/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDCE (Prop_fdce_C_Q)         0.478     5.805 r  mips/c/md/FSM_onehot_state_reg[1]/Q
                         net (fo=20, routed)          1.136     6.941    mips/c/md/FSM_onehot_state_reg[7]_0[1]
    SLICE_X8Y96          LUT6 (Prop_lut6_I3_O)        0.295     7.236 r  mips/c/md/result0_carry_i_11/O
                         net (fo=41, routed)          1.008     8.244    mips/c/md/FSM_onehot_state_reg[13]_0
    SLICE_X4Y89          LUT6 (Prop_lut6_I3_O)        0.124     8.368 r  mips/c/md/q[2]_i_4/O
                         net (fo=1, routed)           0.433     8.801    mips/c/md/q[2]_i_4_n_0
    SLICE_X4Y89          LUT4 (Prop_lut4_I1_O)        0.124     8.925 r  mips/c/md/q[2]_i_3/O
                         net (fo=2, routed)           0.415     9.340    mips/dp/pcreg/result0_carry_2
    SLICE_X5Y90          LUT4 (Prop_lut4_I3_O)        0.124     9.464 r  mips/dp/pcreg/result0_carry_i_7/O
                         net (fo=1, routed)           0.000     9.464    mips/dp/alu/S[2]
    SLICE_X5Y90          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.862 r  mips/dp/alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.862    mips/dp/alu/result0_carry_n_0
    SLICE_X5Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.976 r  mips/dp/alu/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.976    mips/dp/alu/result0_carry__0_n_0
    SLICE_X5Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.090 r  mips/dp/alu/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.090    mips/dp/alu/result0_carry__1_n_0
    SLICE_X5Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.204 r  mips/dp/alu/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.204    mips/dp/alu/result0_carry__2_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.318 r  mips/dp/alu/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.318    mips/dp/alu/result0_carry__3_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.631 f  mips/dp/alu/result0_carry__4/O[3]
                         net (fo=1, routed)           0.423    11.054    mips/c/md/q_reg[23]_0[3]
    SLICE_X4Y95          LUT6 (Prop_lut6_I1_O)        0.306    11.360 f  mips/c/md/q[23]_i_1__2/O
                         net (fo=3, routed)           0.792    12.152    mips/c/md/D[23]
    SLICE_X3Y95          LUT4 (Prop_lut4_I0_O)        0.124    12.276 r  mips/c/md/q[31]_i_8/O
                         net (fo=1, routed)           0.403    12.680    mips/c/md/q[31]_i_8_n_0
    SLICE_X3Y93          LUT5 (Prop_lut5_I4_O)        0.124    12.804 f  mips/c/md/q[31]_i_3/O
                         net (fo=1, routed)           0.578    13.381    mips/c/md/q[31]_i_3_n_0
    SLICE_X4Y93          LUT6 (Prop_lut6_I0_O)        0.124    13.505 r  mips/c/md/q[31]_i_1__1/O
                         net (fo=32, routed)          0.695    14.201    mips/dp/pcreg/E[0]
    SLICE_X11Y92         FDCE                                         r  mips/dp/pcreg/q_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         1.526    14.949    mips/dp/pcreg/CLK
    SLICE_X11Y92         FDCE                                         r  mips/dp/pcreg/q_reg[10]/C
                         clock pessimism              0.259    15.208    
                         clock uncertainty           -0.035    15.172    
    SLICE_X11Y92         FDCE (Setup_fdce_C_CE)      -0.205    14.967    mips/dp/pcreg/q_reg[10]
  -------------------------------------------------------------------
                         required time                         14.967    
                         arrival time                         -14.201    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.785ns  (required time - arrival time)
  Source:                 mips/c/md/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcreg/q_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.936ns  (logic 2.990ns (33.461%)  route 5.946ns (66.539%))
  Logic Levels:           14  (CARRY4=6 LUT4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         1.724     5.327    mips/c/md/CLK
    SLICE_X6Y95          FDCE                                         r  mips/c/md/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDCE (Prop_fdce_C_Q)         0.478     5.805 r  mips/c/md/FSM_onehot_state_reg[1]/Q
                         net (fo=20, routed)          1.136     6.941    mips/c/md/FSM_onehot_state_reg[7]_0[1]
    SLICE_X8Y96          LUT6 (Prop_lut6_I3_O)        0.295     7.236 r  mips/c/md/result0_carry_i_11/O
                         net (fo=41, routed)          1.008     8.244    mips/c/md/FSM_onehot_state_reg[13]_0
    SLICE_X4Y89          LUT6 (Prop_lut6_I3_O)        0.124     8.368 r  mips/c/md/q[2]_i_4/O
                         net (fo=1, routed)           0.433     8.801    mips/c/md/q[2]_i_4_n_0
    SLICE_X4Y89          LUT4 (Prop_lut4_I1_O)        0.124     8.925 r  mips/c/md/q[2]_i_3/O
                         net (fo=2, routed)           0.415     9.340    mips/dp/pcreg/result0_carry_2
    SLICE_X5Y90          LUT4 (Prop_lut4_I3_O)        0.124     9.464 r  mips/dp/pcreg/result0_carry_i_7/O
                         net (fo=1, routed)           0.000     9.464    mips/dp/alu/S[2]
    SLICE_X5Y90          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.862 r  mips/dp/alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.862    mips/dp/alu/result0_carry_n_0
    SLICE_X5Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.976 r  mips/dp/alu/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.976    mips/dp/alu/result0_carry__0_n_0
    SLICE_X5Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.090 r  mips/dp/alu/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.090    mips/dp/alu/result0_carry__1_n_0
    SLICE_X5Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.204 r  mips/dp/alu/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.204    mips/dp/alu/result0_carry__2_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.318 r  mips/dp/alu/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.318    mips/dp/alu/result0_carry__3_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.631 f  mips/dp/alu/result0_carry__4/O[3]
                         net (fo=1, routed)           0.423    11.054    mips/c/md/q_reg[23]_0[3]
    SLICE_X4Y95          LUT6 (Prop_lut6_I1_O)        0.306    11.360 f  mips/c/md/q[23]_i_1__2/O
                         net (fo=3, routed)           0.792    12.152    mips/c/md/D[23]
    SLICE_X3Y95          LUT4 (Prop_lut4_I0_O)        0.124    12.276 r  mips/c/md/q[31]_i_8/O
                         net (fo=1, routed)           0.403    12.680    mips/c/md/q[31]_i_8_n_0
    SLICE_X3Y93          LUT5 (Prop_lut5_I4_O)        0.124    12.804 f  mips/c/md/q[31]_i_3/O
                         net (fo=1, routed)           0.578    13.381    mips/c/md/q[31]_i_3_n_0
    SLICE_X4Y93          LUT6 (Prop_lut6_I0_O)        0.124    13.505 r  mips/c/md/q[31]_i_1__1/O
                         net (fo=32, routed)          0.757    14.262    mips/dp/pcreg/E[0]
    SLICE_X3Y97          FDCE                                         r  mips/dp/pcreg/q_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         1.606    15.029    mips/dp/pcreg/CLK
    SLICE_X3Y97          FDCE                                         r  mips/dp/pcreg/q_reg[25]/C
                         clock pessimism              0.259    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X3Y97          FDCE (Setup_fdce_C_CE)      -0.205    15.047    mips/dp/pcreg/q_reg[25]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                         -14.262    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.785ns  (required time - arrival time)
  Source:                 mips/c/md/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcreg/q_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.936ns  (logic 2.990ns (33.461%)  route 5.946ns (66.539%))
  Logic Levels:           14  (CARRY4=6 LUT4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         1.724     5.327    mips/c/md/CLK
    SLICE_X6Y95          FDCE                                         r  mips/c/md/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDCE (Prop_fdce_C_Q)         0.478     5.805 r  mips/c/md/FSM_onehot_state_reg[1]/Q
                         net (fo=20, routed)          1.136     6.941    mips/c/md/FSM_onehot_state_reg[7]_0[1]
    SLICE_X8Y96          LUT6 (Prop_lut6_I3_O)        0.295     7.236 r  mips/c/md/result0_carry_i_11/O
                         net (fo=41, routed)          1.008     8.244    mips/c/md/FSM_onehot_state_reg[13]_0
    SLICE_X4Y89          LUT6 (Prop_lut6_I3_O)        0.124     8.368 r  mips/c/md/q[2]_i_4/O
                         net (fo=1, routed)           0.433     8.801    mips/c/md/q[2]_i_4_n_0
    SLICE_X4Y89          LUT4 (Prop_lut4_I1_O)        0.124     8.925 r  mips/c/md/q[2]_i_3/O
                         net (fo=2, routed)           0.415     9.340    mips/dp/pcreg/result0_carry_2
    SLICE_X5Y90          LUT4 (Prop_lut4_I3_O)        0.124     9.464 r  mips/dp/pcreg/result0_carry_i_7/O
                         net (fo=1, routed)           0.000     9.464    mips/dp/alu/S[2]
    SLICE_X5Y90          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.862 r  mips/dp/alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.862    mips/dp/alu/result0_carry_n_0
    SLICE_X5Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.976 r  mips/dp/alu/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.976    mips/dp/alu/result0_carry__0_n_0
    SLICE_X5Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.090 r  mips/dp/alu/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.090    mips/dp/alu/result0_carry__1_n_0
    SLICE_X5Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.204 r  mips/dp/alu/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.204    mips/dp/alu/result0_carry__2_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.318 r  mips/dp/alu/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.318    mips/dp/alu/result0_carry__3_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.631 f  mips/dp/alu/result0_carry__4/O[3]
                         net (fo=1, routed)           0.423    11.054    mips/c/md/q_reg[23]_0[3]
    SLICE_X4Y95          LUT6 (Prop_lut6_I1_O)        0.306    11.360 f  mips/c/md/q[23]_i_1__2/O
                         net (fo=3, routed)           0.792    12.152    mips/c/md/D[23]
    SLICE_X3Y95          LUT4 (Prop_lut4_I0_O)        0.124    12.276 r  mips/c/md/q[31]_i_8/O
                         net (fo=1, routed)           0.403    12.680    mips/c/md/q[31]_i_8_n_0
    SLICE_X3Y93          LUT5 (Prop_lut5_I4_O)        0.124    12.804 f  mips/c/md/q[31]_i_3/O
                         net (fo=1, routed)           0.578    13.381    mips/c/md/q[31]_i_3_n_0
    SLICE_X4Y93          LUT6 (Prop_lut6_I0_O)        0.124    13.505 r  mips/c/md/q[31]_i_1__1/O
                         net (fo=32, routed)          0.757    14.262    mips/dp/pcreg/E[0]
    SLICE_X3Y97          FDCE                                         r  mips/dp/pcreg/q_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         1.606    15.029    mips/dp/pcreg/CLK
    SLICE_X3Y97          FDCE                                         r  mips/dp/pcreg/q_reg[26]/C
                         clock pessimism              0.259    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X3Y97          FDCE (Setup_fdce_C_CE)      -0.205    15.047    mips/dp/pcreg/q_reg[26]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                         -14.262    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.785ns  (required time - arrival time)
  Source:                 mips/c/md/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcreg/q_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.936ns  (logic 2.990ns (33.461%)  route 5.946ns (66.539%))
  Logic Levels:           14  (CARRY4=6 LUT4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         1.724     5.327    mips/c/md/CLK
    SLICE_X6Y95          FDCE                                         r  mips/c/md/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDCE (Prop_fdce_C_Q)         0.478     5.805 r  mips/c/md/FSM_onehot_state_reg[1]/Q
                         net (fo=20, routed)          1.136     6.941    mips/c/md/FSM_onehot_state_reg[7]_0[1]
    SLICE_X8Y96          LUT6 (Prop_lut6_I3_O)        0.295     7.236 r  mips/c/md/result0_carry_i_11/O
                         net (fo=41, routed)          1.008     8.244    mips/c/md/FSM_onehot_state_reg[13]_0
    SLICE_X4Y89          LUT6 (Prop_lut6_I3_O)        0.124     8.368 r  mips/c/md/q[2]_i_4/O
                         net (fo=1, routed)           0.433     8.801    mips/c/md/q[2]_i_4_n_0
    SLICE_X4Y89          LUT4 (Prop_lut4_I1_O)        0.124     8.925 r  mips/c/md/q[2]_i_3/O
                         net (fo=2, routed)           0.415     9.340    mips/dp/pcreg/result0_carry_2
    SLICE_X5Y90          LUT4 (Prop_lut4_I3_O)        0.124     9.464 r  mips/dp/pcreg/result0_carry_i_7/O
                         net (fo=1, routed)           0.000     9.464    mips/dp/alu/S[2]
    SLICE_X5Y90          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.862 r  mips/dp/alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.862    mips/dp/alu/result0_carry_n_0
    SLICE_X5Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.976 r  mips/dp/alu/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.976    mips/dp/alu/result0_carry__0_n_0
    SLICE_X5Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.090 r  mips/dp/alu/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.090    mips/dp/alu/result0_carry__1_n_0
    SLICE_X5Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.204 r  mips/dp/alu/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.204    mips/dp/alu/result0_carry__2_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.318 r  mips/dp/alu/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.318    mips/dp/alu/result0_carry__3_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.631 f  mips/dp/alu/result0_carry__4/O[3]
                         net (fo=1, routed)           0.423    11.054    mips/c/md/q_reg[23]_0[3]
    SLICE_X4Y95          LUT6 (Prop_lut6_I1_O)        0.306    11.360 f  mips/c/md/q[23]_i_1__2/O
                         net (fo=3, routed)           0.792    12.152    mips/c/md/D[23]
    SLICE_X3Y95          LUT4 (Prop_lut4_I0_O)        0.124    12.276 r  mips/c/md/q[31]_i_8/O
                         net (fo=1, routed)           0.403    12.680    mips/c/md/q[31]_i_8_n_0
    SLICE_X3Y93          LUT5 (Prop_lut5_I4_O)        0.124    12.804 f  mips/c/md/q[31]_i_3/O
                         net (fo=1, routed)           0.578    13.381    mips/c/md/q[31]_i_3_n_0
    SLICE_X4Y93          LUT6 (Prop_lut6_I0_O)        0.124    13.505 r  mips/c/md/q[31]_i_1__1/O
                         net (fo=32, routed)          0.757    14.262    mips/dp/pcreg/E[0]
    SLICE_X3Y97          FDCE                                         r  mips/dp/pcreg/q_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         1.606    15.029    mips/dp/pcreg/CLK
    SLICE_X3Y97          FDCE                                         r  mips/dp/pcreg/q_reg[27]/C
                         clock pessimism              0.259    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X3Y97          FDCE (Setup_fdce_C_CE)      -0.205    15.047    mips/dp/pcreg/q_reg[27]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                         -14.262    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.802ns  (required time - arrival time)
  Source:                 mips/c/md/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcreg/q_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.917ns  (logic 2.990ns (33.530%)  route 5.927ns (66.470%))
  Logic Levels:           14  (CARRY4=6 LUT4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         1.724     5.327    mips/c/md/CLK
    SLICE_X6Y95          FDCE                                         r  mips/c/md/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDCE (Prop_fdce_C_Q)         0.478     5.805 r  mips/c/md/FSM_onehot_state_reg[1]/Q
                         net (fo=20, routed)          1.136     6.941    mips/c/md/FSM_onehot_state_reg[7]_0[1]
    SLICE_X8Y96          LUT6 (Prop_lut6_I3_O)        0.295     7.236 r  mips/c/md/result0_carry_i_11/O
                         net (fo=41, routed)          1.008     8.244    mips/c/md/FSM_onehot_state_reg[13]_0
    SLICE_X4Y89          LUT6 (Prop_lut6_I3_O)        0.124     8.368 r  mips/c/md/q[2]_i_4/O
                         net (fo=1, routed)           0.433     8.801    mips/c/md/q[2]_i_4_n_0
    SLICE_X4Y89          LUT4 (Prop_lut4_I1_O)        0.124     8.925 r  mips/c/md/q[2]_i_3/O
                         net (fo=2, routed)           0.415     9.340    mips/dp/pcreg/result0_carry_2
    SLICE_X5Y90          LUT4 (Prop_lut4_I3_O)        0.124     9.464 r  mips/dp/pcreg/result0_carry_i_7/O
                         net (fo=1, routed)           0.000     9.464    mips/dp/alu/S[2]
    SLICE_X5Y90          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.862 r  mips/dp/alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.862    mips/dp/alu/result0_carry_n_0
    SLICE_X5Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.976 r  mips/dp/alu/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.976    mips/dp/alu/result0_carry__0_n_0
    SLICE_X5Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.090 r  mips/dp/alu/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.090    mips/dp/alu/result0_carry__1_n_0
    SLICE_X5Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.204 r  mips/dp/alu/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.204    mips/dp/alu/result0_carry__2_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.318 r  mips/dp/alu/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.318    mips/dp/alu/result0_carry__3_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.631 f  mips/dp/alu/result0_carry__4/O[3]
                         net (fo=1, routed)           0.423    11.054    mips/c/md/q_reg[23]_0[3]
    SLICE_X4Y95          LUT6 (Prop_lut6_I1_O)        0.306    11.360 f  mips/c/md/q[23]_i_1__2/O
                         net (fo=3, routed)           0.792    12.152    mips/c/md/D[23]
    SLICE_X3Y95          LUT4 (Prop_lut4_I0_O)        0.124    12.276 r  mips/c/md/q[31]_i_8/O
                         net (fo=1, routed)           0.403    12.680    mips/c/md/q[31]_i_8_n_0
    SLICE_X3Y93          LUT5 (Prop_lut5_I4_O)        0.124    12.804 f  mips/c/md/q[31]_i_3/O
                         net (fo=1, routed)           0.578    13.381    mips/c/md/q[31]_i_3_n_0
    SLICE_X4Y93          LUT6 (Prop_lut6_I0_O)        0.124    13.505 r  mips/c/md/q[31]_i_1__1/O
                         net (fo=32, routed)          0.739    14.244    mips/dp/pcreg/E[0]
    SLICE_X3Y94          FDCE                                         r  mips/dp/pcreg/q_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         1.605    15.028    mips/dp/pcreg/CLK
    SLICE_X3Y94          FDCE                                         r  mips/dp/pcreg/q_reg[18]/C
                         clock pessimism              0.259    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X3Y94          FDCE (Setup_fdce_C_CE)      -0.205    15.046    mips/dp/pcreg/q_reg[18]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                         -14.244    
  -------------------------------------------------------------------
                         slack                                  0.802    

Slack (MET) :             0.822ns  (required time - arrival time)
  Source:                 mips/c/md/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcreg/q_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.913ns  (logic 2.990ns (33.547%)  route 5.923ns (66.453%))
  Logic Levels:           14  (CARRY4=6 LUT4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         1.724     5.327    mips/c/md/CLK
    SLICE_X6Y95          FDCE                                         r  mips/c/md/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDCE (Prop_fdce_C_Q)         0.478     5.805 r  mips/c/md/FSM_onehot_state_reg[1]/Q
                         net (fo=20, routed)          1.136     6.941    mips/c/md/FSM_onehot_state_reg[7]_0[1]
    SLICE_X8Y96          LUT6 (Prop_lut6_I3_O)        0.295     7.236 r  mips/c/md/result0_carry_i_11/O
                         net (fo=41, routed)          1.008     8.244    mips/c/md/FSM_onehot_state_reg[13]_0
    SLICE_X4Y89          LUT6 (Prop_lut6_I3_O)        0.124     8.368 r  mips/c/md/q[2]_i_4/O
                         net (fo=1, routed)           0.433     8.801    mips/c/md/q[2]_i_4_n_0
    SLICE_X4Y89          LUT4 (Prop_lut4_I1_O)        0.124     8.925 r  mips/c/md/q[2]_i_3/O
                         net (fo=2, routed)           0.415     9.340    mips/dp/pcreg/result0_carry_2
    SLICE_X5Y90          LUT4 (Prop_lut4_I3_O)        0.124     9.464 r  mips/dp/pcreg/result0_carry_i_7/O
                         net (fo=1, routed)           0.000     9.464    mips/dp/alu/S[2]
    SLICE_X5Y90          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.862 r  mips/dp/alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.862    mips/dp/alu/result0_carry_n_0
    SLICE_X5Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.976 r  mips/dp/alu/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.976    mips/dp/alu/result0_carry__0_n_0
    SLICE_X5Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.090 r  mips/dp/alu/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.090    mips/dp/alu/result0_carry__1_n_0
    SLICE_X5Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.204 r  mips/dp/alu/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.204    mips/dp/alu/result0_carry__2_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.318 r  mips/dp/alu/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.318    mips/dp/alu/result0_carry__3_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.631 f  mips/dp/alu/result0_carry__4/O[3]
                         net (fo=1, routed)           0.423    11.054    mips/c/md/q_reg[23]_0[3]
    SLICE_X4Y95          LUT6 (Prop_lut6_I1_O)        0.306    11.360 f  mips/c/md/q[23]_i_1__2/O
                         net (fo=3, routed)           0.792    12.152    mips/c/md/D[23]
    SLICE_X3Y95          LUT4 (Prop_lut4_I0_O)        0.124    12.276 r  mips/c/md/q[31]_i_8/O
                         net (fo=1, routed)           0.403    12.680    mips/c/md/q[31]_i_8_n_0
    SLICE_X3Y93          LUT5 (Prop_lut5_I4_O)        0.124    12.804 f  mips/c/md/q[31]_i_3/O
                         net (fo=1, routed)           0.578    13.381    mips/c/md/q[31]_i_3_n_0
    SLICE_X4Y93          LUT6 (Prop_lut6_I0_O)        0.124    13.505 r  mips/c/md/q[31]_i_1__1/O
                         net (fo=32, routed)          0.734    14.240    mips/dp/pcreg/E[0]
    SLICE_X4Y96          FDCE                                         r  mips/dp/pcreg/q_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         1.603    15.026    mips/dp/pcreg/CLK
    SLICE_X4Y96          FDCE                                         r  mips/dp/pcreg/q_reg[22]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X4Y96          FDCE (Setup_fdce_C_CE)      -0.205    15.061    mips/dp/pcreg/q_reg[22]
  -------------------------------------------------------------------
                         required time                         15.061    
                         arrival time                         -14.240    
  -------------------------------------------------------------------
                         slack                                  0.822    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 md/io/switch1_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md/io/pReadData_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.245ns  (logic 0.191ns (77.926%)  route 0.054ns (22.074%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns = ( 7.038 - 5.000 ) 
    Source Clock Delay      (SCD):    1.520ns = ( 6.520 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         0.601     6.520    md/io/IOclock0
    SLICE_X3Y87          FDRE                                         r  md/io/switch1_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.146     6.666 r  md/io/switch1_reg[7]/Q
                         net (fo=1, routed)           0.054     6.720    mips/dp/alureg/pReadData_reg[7][5]
    SLICE_X2Y87          LUT6 (Prop_lut6_I5_O)        0.045     6.765 r  mips/dp/alureg/pReadData[7]_i_3/O
                         net (fo=1, routed)           0.000     6.765    md/io/pReadData_reg[7]_2
    SLICE_X2Y87          FDRE                                         r  md/io/pReadData_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         0.873     7.038    md/io/IOclock0
    SLICE_X2Y87          FDRE                                         r  md/io/pReadData_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.504     6.533    
    SLICE_X2Y87          FDRE (Hold_fdre_C_D)         0.125     6.658    md/io/pReadData_reg[7]
  -------------------------------------------------------------------
                         required time                         -6.658    
                         arrival time                           6.765    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 mips/dp/rb/q_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md/iomem/RAM_reg_0_127_25_25/LOW/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.836%)  route 0.131ns (48.164%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         0.604     1.523    mips/dp/rb/CLK
    SLICE_X7Y97          FDCE                                         r  mips/dp/rb/q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  mips/dp/rb/q_reg[25]/Q
                         net (fo=4, routed)           0.131     1.795    md/iomem/RAM_reg_0_127_25_25/D
    SLICE_X6Y96          RAMS64E                                      r  md/iomem/RAM_reg_0_127_25_25/LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         0.874     2.039    md/iomem/RAM_reg_0_127_25_25/WCLK
    SLICE_X6Y96          RAMS64E                                      r  md/iomem/RAM_reg_0_127_25_25/LOW/CLK
                         clock pessimism             -0.500     1.538    
    SLICE_X6Y96          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.146     1.684    md/iomem/RAM_reg_0_127_25_25/LOW
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 mips/dp/rb/q_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md/iomem/RAM_reg_0_127_14_14/LOW/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.865%)  route 0.173ns (55.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         0.575     1.494    mips/dp/rb/CLK
    SLICE_X9Y93          FDCE                                         r  mips/dp/rb/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDCE (Prop_fdce_C_Q)         0.141     1.635 r  mips/dp/rb/q_reg[14]/Q
                         net (fo=3, routed)           0.173     1.809    md/iomem/RAM_reg_0_127_14_14/D
    SLICE_X10Y93         RAMS64E                                      r  md/iomem/RAM_reg_0_127_14_14/LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         0.846     2.011    md/iomem/RAM_reg_0_127_14_14/WCLK
    SLICE_X10Y93         RAMS64E                                      r  md/iomem/RAM_reg_0_127_14_14/LOW/CLK
                         clock pessimism             -0.479     1.531    
    SLICE_X10Y93         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.146     1.677    md/iomem/RAM_reg_0_127_14_14/LOW
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 mips/dp/rb/q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md/iomem/RAM_reg_0_127_12_12/LOW/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.080%)  route 0.128ns (43.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         0.575     1.494    mips/dp/rb/CLK
    SLICE_X10Y94         FDCE                                         r  mips/dp/rb/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y94         FDCE (Prop_fdce_C_Q)         0.164     1.658 r  mips/dp/rb/q_reg[12]/Q
                         net (fo=3, routed)           0.128     1.787    md/iomem/RAM_reg_0_127_12_12/D
    SLICE_X10Y92         RAMS64E                                      r  md/iomem/RAM_reg_0_127_12_12/LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         0.845     2.010    md/iomem/RAM_reg_0_127_12_12/WCLK
    SLICE_X10Y92         RAMS64E                                      r  md/iomem/RAM_reg_0_127_12_12/LOW/CLK
                         clock pessimism             -0.500     1.509    
    SLICE_X10Y92         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.146     1.655    md/iomem/RAM_reg_0_127_12_12/LOW
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 mips/dp/rb/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md/iomem/RAM_reg_0_127_0_0/LOW/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.146%)  route 0.171ns (54.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         0.602     1.521    mips/dp/rb/CLK
    SLICE_X3Y89          FDCE                                         r  mips/dp/rb/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  mips/dp/rb/q_reg[0]/Q
                         net (fo=4, routed)           0.171     1.834    md/iomem/RAM_reg_0_127_0_0/D
    SLICE_X6Y89          RAMS64E                                      r  md/iomem/RAM_reg_0_127_0_0/LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         0.872     2.037    md/iomem/RAM_reg_0_127_0_0/WCLK
    SLICE_X6Y89          RAMS64E                                      r  md/iomem/RAM_reg_0_127_0_0/LOW/CLK
                         clock pessimism             -0.479     1.557    
    SLICE_X6Y89          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.701    md/iomem/RAM_reg_0_127_0_0/LOW
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 mips/dp/rb/q_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md/iomem/RAM_reg_0_127_13_13/LOW/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.094%)  route 0.128ns (43.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         0.575     1.494    mips/dp/rb/CLK
    SLICE_X10Y94         FDCE                                         r  mips/dp/rb/q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y94         FDCE (Prop_fdce_C_Q)         0.164     1.658 r  mips/dp/rb/q_reg[13]/Q
                         net (fo=3, routed)           0.128     1.787    md/iomem/RAM_reg_0_127_13_13/D
    SLICE_X10Y93         RAMS64E                                      r  md/iomem/RAM_reg_0_127_13_13/LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         0.846     2.011    md/iomem/RAM_reg_0_127_13_13/WCLK
    SLICE_X10Y93         RAMS64E                                      r  md/iomem/RAM_reg_0_127_13_13/LOW/CLK
                         clock pessimism             -0.500     1.510    
    SLICE_X10Y93         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.654    md/iomem/RAM_reg_0_127_13_13/LOW
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 mips/dp/rb/q_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md/iomem/RAM_reg_0_127_29_29/LOW/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.177%)  route 0.178ns (55.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         0.576     1.495    mips/dp/rb/CLK
    SLICE_X9Y98          FDCE                                         r  mips/dp/rb/q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDCE (Prop_fdce_C_Q)         0.141     1.636 r  mips/dp/rb/q_reg[29]/Q
                         net (fo=3, routed)           0.178     1.814    md/iomem/RAM_reg_0_127_29_29/D
    SLICE_X10Y98         RAMS64E                                      r  md/iomem/RAM_reg_0_127_29_29/LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         0.847     2.012    md/iomem/RAM_reg_0_127_29_29/WCLK
    SLICE_X10Y98         RAMS64E                                      r  md/iomem/RAM_reg_0_127_29_29/LOW/CLK
                         clock pessimism             -0.479     1.532    
    SLICE_X10Y98         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.146     1.678    md/iomem/RAM_reg_0_127_29_29/LOW
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 mips/dp/rb/q_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md/iomem/RAM_reg_0_127_9_9/LOW/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.753%)  route 0.181ns (56.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         0.574     1.493    mips/dp/rb/CLK
    SLICE_X9Y90          FDCE                                         r  mips/dp/rb/q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y90          FDCE (Prop_fdce_C_Q)         0.141     1.634 r  mips/dp/rb/q_reg[9]/Q
                         net (fo=3, routed)           0.181     1.816    md/iomem/RAM_reg_0_127_9_9/D
    SLICE_X10Y90         RAMS64E                                      r  md/iomem/RAM_reg_0_127_9_9/LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         0.845     2.010    md/iomem/RAM_reg_0_127_9_9/WCLK
    SLICE_X10Y90         RAMS64E                                      r  md/iomem/RAM_reg_0_127_9_9/LOW/CLK
                         clock pessimism             -0.479     1.530    
    SLICE_X10Y90         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.146     1.676    md/iomem/RAM_reg_0_127_9_9/LOW
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mips/dp/rb/q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md/iomem/RAM_reg_0_127_28_28/LOW/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.926%)  route 0.180ns (56.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         0.576     1.495    mips/dp/rb/CLK
    SLICE_X9Y98          FDCE                                         r  mips/dp/rb/q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDCE (Prop_fdce_C_Q)         0.141     1.636 r  mips/dp/rb/q_reg[28]/Q
                         net (fo=3, routed)           0.180     1.816    md/iomem/RAM_reg_0_127_28_28/D
    SLICE_X10Y98         RAMS64E                                      r  md/iomem/RAM_reg_0_127_28_28/LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         0.847     2.012    md/iomem/RAM_reg_0_127_28_28/WCLK
    SLICE_X10Y98         RAMS64E                                      r  md/iomem/RAM_reg_0_127_28_28/LOW/CLK
                         clock pessimism             -0.479     1.532    
    SLICE_X10Y98         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.676    md/iomem/RAM_reg_0_127_28_28/LOW
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 mips/dp/rb/q_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md/iomem/RAM_reg_0_127_8_8/LOW/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.776%)  route 0.181ns (56.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         0.574     1.493    mips/dp/rb/CLK
    SLICE_X9Y90          FDCE                                         r  mips/dp/rb/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y90          FDCE (Prop_fdce_C_Q)         0.141     1.634 r  mips/dp/rb/q_reg[8]/Q
                         net (fo=3, routed)           0.181     1.815    md/iomem/RAM_reg_0_127_8_8/D
    SLICE_X10Y90         RAMS64E                                      r  md/iomem/RAM_reg_0_127_8_8/LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=429, routed)         0.845     2.010    md/iomem/RAM_reg_0_127_8_8/WCLK
    SLICE_X10Y90         RAMS64E                                      r  md/iomem/RAM_reg_0_127_8_8/LOW/CLK
                         clock pessimism             -0.479     1.530    
    SLICE_X10Y90         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.674    md/iomem/RAM_reg_0_127_8_8/LOW
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.141    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X3Y80     md/X7/clkdiv_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X3Y82     md/X7/clkdiv_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X3Y82     md/X7/clkdiv_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X3Y83     md/X7/clkdiv_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X5Y87     md/io/led1_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X5Y87     md/io/led1_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X5Y87     md/io/led1_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X4Y86     md/io/led1_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X5Y87     md/io/led1_reg[4]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y93    md/iomem/RAM_reg_0_127_13_13/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y93    md/iomem/RAM_reg_0_127_13_13/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y93    md/iomem/RAM_reg_0_127_14_14/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y93    md/iomem/RAM_reg_0_127_14_14/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y96    md/iomem/RAM_reg_0_127_15_15/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y96    md/iomem/RAM_reg_0_127_15_15/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y96    md/iomem/RAM_reg_0_127_16_16/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y96    md/iomem/RAM_reg_0_127_16_16/LOW/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X8Y91     mips/dp/rf/rf_reg_r1_0_31_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X8Y91     mips/dp/rf/rf_reg_r1_0_31_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y97     md/iomem/RAM_reg_0_127_26_26/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y97     md/iomem/RAM_reg_0_127_26_26/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y97     md/iomem/RAM_reg_0_127_27_27/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y97     md/iomem/RAM_reg_0_127_27_27/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y98    md/iomem/RAM_reg_0_127_28_28/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y98    md/iomem/RAM_reg_0_127_28_28/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y98    md/iomem/RAM_reg_0_127_29_29/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y98    md/iomem/RAM_reg_0_127_29_29/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y92    md/iomem/RAM_reg_0_127_11_11/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y92    md/iomem/RAM_reg_0_127_12_12/HIGH/CLK



