{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 08 01:46:25 2020 " "Info: Processing started: Sat Aug 08 01:46:25 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "IF_ID.bdf" "" { Schematic "F:/dev/CR_CPU/IF_ID.bdf" { { 1176 48 216 1192 "clock" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clock " "Info: No valid register-to-register data paths exist for clock \"clock\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "D_FF_32:inst\|lpm_ff:lpm_ff_component\|dffs\[3\] ins_in\[3\] clock 4.083 ns register " "Info: tsu for register \"D_FF_32:inst\|lpm_ff:lpm_ff_component\|dffs\[3\]\" (data pin = \"ins_in\[3\]\", clock pin = \"clock\") is 4.083 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.535 ns + Longest pin register " "Info: + Longest pin to register delay is 6.535 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns ins_in\[3\] 1 PIN PIN_K6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_K6; Fanout = 1; PIN Node = 'ins_in\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ins_in[3] } "NODE_NAME" } } { "IF_ID.bdf" "" { Schematic "F:/dev/CR_CPU/IF_ID.bdf" { { 216 64 232 232 "ins_in\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.329 ns) + CELL(0.366 ns) 6.535 ns D_FF_32:inst\|lpm_ff:lpm_ff_component\|dffs\[3\] 2 REG LCFF_X8_Y18_N1 2 " "Info: 2: + IC(5.329 ns) + CELL(0.366 ns) = 6.535 ns; Loc. = LCFF_X8_Y18_N1; Fanout = 2; REG Node = 'D_FF_32:inst\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.695 ns" { ins_in[3] D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.206 ns ( 18.45 % ) " "Info: Total cell delay = 1.206 ns ( 18.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.329 ns ( 81.55 % ) " "Info: Total interconnect delay = 5.329 ns ( 81.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.535 ns" { ins_in[3] D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.535 ns" { ins_in[3] {} ins_in[3]~combout {} D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 5.329ns } { 0.000ns 0.840ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.416 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.416 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.969 ns) 0.969 ns clock 1 CLK PIN_H2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.969 ns) = 0.969 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "IF_ID.bdf" "" { Schematic "F:/dev/CR_CPU/IF_ID.bdf" { { 1176 48 216 1192 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.087 ns clock~clkctrl 2 COMB CLKCTRL_G2 55 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.087 ns; Loc. = CLKCTRL_G2; Fanout = 55; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "IF_ID.bdf" "" { Schematic "F:/dev/CR_CPU/IF_ID.bdf" { { 1176 48 216 1192 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.792 ns) + CELL(0.537 ns) 2.416 ns D_FF_32:inst\|lpm_ff:lpm_ff_component\|dffs\[3\] 3 REG LCFF_X8_Y18_N1 2 " "Info: 3: + IC(0.792 ns) + CELL(0.537 ns) = 2.416 ns; Loc. = LCFF_X8_Y18_N1; Fanout = 2; REG Node = 'D_FF_32:inst\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.329 ns" { clock~clkctrl D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.506 ns ( 62.33 % ) " "Info: Total cell delay = 1.506 ns ( 62.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.910 ns ( 37.67 % ) " "Info: Total interconnect delay = 0.910 ns ( 37.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.416 ns" { clock clock~clkctrl D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.416 ns" { clock {} clock~combout {} clock~clkctrl {} D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 0.118ns 0.792ns } { 0.000ns 0.969ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.535 ns" { ins_in[3] D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.535 ns" { ins_in[3] {} ins_in[3]~combout {} D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 5.329ns } { 0.000ns 0.840ns 0.366ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.416 ns" { clock clock~clkctrl D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.416 ns" { clock {} clock~combout {} clock~clkctrl {} D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 0.118ns 0.792ns } { 0.000ns 0.969ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock bubble_end D_FF_9:inst3\|lpm_ff:lpm_ff_component\|dffs\[8\] 7.382 ns register " "Info: tco from clock \"clock\" to destination pin \"bubble_end\" through register \"D_FF_9:inst3\|lpm_ff:lpm_ff_component\|dffs\[8\]\" is 7.382 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.417 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.417 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.969 ns) 0.969 ns clock 1 CLK PIN_H2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.969 ns) = 0.969 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "IF_ID.bdf" "" { Schematic "F:/dev/CR_CPU/IF_ID.bdf" { { 1176 48 216 1192 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.087 ns clock~clkctrl 2 COMB CLKCTRL_G2 55 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.087 ns; Loc. = CLKCTRL_G2; Fanout = 55; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "IF_ID.bdf" "" { Schematic "F:/dev/CR_CPU/IF_ID.bdf" { { 1176 48 216 1192 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.793 ns) + CELL(0.537 ns) 2.417 ns D_FF_9:inst3\|lpm_ff:lpm_ff_component\|dffs\[8\] 3 REG LCFF_X7_Y1_N1 1 " "Info: 3: + IC(0.793 ns) + CELL(0.537 ns) = 2.417 ns; Loc. = LCFF_X7_Y1_N1; Fanout = 1; REG Node = 'D_FF_9:inst3\|lpm_ff:lpm_ff_component\|dffs\[8\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.330 ns" { clock~clkctrl D_FF_9:inst3|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.506 ns ( 62.31 % ) " "Info: Total cell delay = 1.506 ns ( 62.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.911 ns ( 37.69 % ) " "Info: Total interconnect delay = 0.911 ns ( 37.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.417 ns" { clock clock~clkctrl D_FF_9:inst3|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.417 ns" { clock {} clock~combout {} clock~clkctrl {} D_FF_9:inst3|lpm_ff:lpm_ff_component|dffs[8] {} } { 0.000ns 0.000ns 0.118ns 0.793ns } { 0.000ns 0.969ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.715 ns + Longest register pin " "Info: + Longest register to pin delay is 4.715 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns D_FF_9:inst3\|lpm_ff:lpm_ff_component\|dffs\[8\] 1 REG LCFF_X7_Y1_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y1_N1; Fanout = 1; REG Node = 'D_FF_9:inst3\|lpm_ff:lpm_ff_component\|dffs\[8\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { D_FF_9:inst3|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.947 ns) + CELL(2.768 ns) 4.715 ns bubble_end 2 PIN PIN_D7 0 " "Info: 2: + IC(1.947 ns) + CELL(2.768 ns) = 4.715 ns; Loc. = PIN_D7; Fanout = 0; PIN Node = 'bubble_end'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.715 ns" { D_FF_9:inst3|lpm_ff:lpm_ff_component|dffs[8] bubble_end } "NODE_NAME" } } { "IF_ID.bdf" "" { Schematic "F:/dev/CR_CPU/IF_ID.bdf" { { 592 792 968 608 "bubble_end" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.768 ns ( 58.71 % ) " "Info: Total cell delay = 2.768 ns ( 58.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.947 ns ( 41.29 % ) " "Info: Total interconnect delay = 1.947 ns ( 41.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.715 ns" { D_FF_9:inst3|lpm_ff:lpm_ff_component|dffs[8] bubble_end } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.715 ns" { D_FF_9:inst3|lpm_ff:lpm_ff_component|dffs[8] {} bubble_end {} } { 0.000ns 1.947ns } { 0.000ns 2.768ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.417 ns" { clock clock~clkctrl D_FF_9:inst3|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.417 ns" { clock {} clock~combout {} clock~clkctrl {} D_FF_9:inst3|lpm_ff:lpm_ff_component|dffs[8] {} } { 0.000ns 0.000ns 0.118ns 0.793ns } { 0.000ns 0.969ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.715 ns" { D_FF_9:inst3|lpm_ff:lpm_ff_component|dffs[8] bubble_end } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.715 ns" { D_FF_9:inst3|lpm_ff:lpm_ff_component|dffs[8] {} bubble_end {} } { 0.000ns 1.947ns } { 0.000ns 2.768ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "D_FF_9:inst3\|lpm_ff:lpm_ff_component\|dffs\[2\] ID\[2\] clock 0.819 ns register " "Info: th for register \"D_FF_9:inst3\|lpm_ff:lpm_ff_component\|dffs\[2\]\" (data pin = \"ID\[2\]\", clock pin = \"clock\") is 0.819 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.388 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.388 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.969 ns) 0.969 ns clock 1 CLK PIN_H2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.969 ns) = 0.969 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "IF_ID.bdf" "" { Schematic "F:/dev/CR_CPU/IF_ID.bdf" { { 1176 48 216 1192 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.087 ns clock~clkctrl 2 COMB CLKCTRL_G2 55 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.087 ns; Loc. = CLKCTRL_G2; Fanout = 55; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "IF_ID.bdf" "" { Schematic "F:/dev/CR_CPU/IF_ID.bdf" { { 1176 48 216 1192 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.764 ns) + CELL(0.537 ns) 2.388 ns D_FF_9:inst3\|lpm_ff:lpm_ff_component\|dffs\[2\] 3 REG LCFF_X33_Y11_N17 1 " "Info: 3: + IC(0.764 ns) + CELL(0.537 ns) = 2.388 ns; Loc. = LCFF_X33_Y11_N17; Fanout = 1; REG Node = 'D_FF_9:inst3\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.301 ns" { clock~clkctrl D_FF_9:inst3|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.506 ns ( 63.07 % ) " "Info: Total cell delay = 1.506 ns ( 63.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.882 ns ( 36.93 % ) " "Info: Total interconnect delay = 0.882 ns ( 36.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.388 ns" { clock clock~clkctrl D_FF_9:inst3|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.388 ns" { clock {} clock~combout {} clock~clkctrl {} D_FF_9:inst3|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 0.118ns 0.764ns } { 0.000ns 0.969ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.835 ns - Shortest pin register " "Info: - Shortest pin to register delay is 1.835 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.969 ns) 0.969 ns ID\[2\] 1 PIN PIN_J15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.969 ns) = 0.969 ns; Loc. = PIN_J15; Fanout = 1; PIN Node = 'ID\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ID[2] } "NODE_NAME" } } { "IF_ID.bdf" "" { Schematic "F:/dev/CR_CPU/IF_ID.bdf" { { 320 64 232 336 "ID\[8..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.633 ns) + CELL(0.149 ns) 1.751 ns D_FF_9:inst3\|lpm_ff:lpm_ff_component\|dffs\[2\]~feeder 2 COMB LCCOMB_X33_Y11_N16 1 " "Info: 2: + IC(0.633 ns) + CELL(0.149 ns) = 1.751 ns; Loc. = LCCOMB_X33_Y11_N16; Fanout = 1; COMB Node = 'D_FF_9:inst3\|lpm_ff:lpm_ff_component\|dffs\[2\]~feeder'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.782 ns" { ID[2] D_FF_9:inst3|lpm_ff:lpm_ff_component|dffs[2]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.835 ns D_FF_9:inst3\|lpm_ff:lpm_ff_component\|dffs\[2\] 3 REG LCFF_X33_Y11_N17 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.835 ns; Loc. = LCFF_X33_Y11_N17; Fanout = 1; REG Node = 'D_FF_9:inst3\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { D_FF_9:inst3|lpm_ff:lpm_ff_component|dffs[2]~feeder D_FF_9:inst3|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.202 ns ( 65.50 % ) " "Info: Total cell delay = 1.202 ns ( 65.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.633 ns ( 34.50 % ) " "Info: Total interconnect delay = 0.633 ns ( 34.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.835 ns" { ID[2] D_FF_9:inst3|lpm_ff:lpm_ff_component|dffs[2]~feeder D_FF_9:inst3|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.835 ns" { ID[2] {} ID[2]~combout {} D_FF_9:inst3|lpm_ff:lpm_ff_component|dffs[2]~feeder {} D_FF_9:inst3|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 0.633ns 0.000ns } { 0.000ns 0.969ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.388 ns" { clock clock~clkctrl D_FF_9:inst3|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.388 ns" { clock {} clock~combout {} clock~clkctrl {} D_FF_9:inst3|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 0.118ns 0.764ns } { 0.000ns 0.969ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.835 ns" { ID[2] D_FF_9:inst3|lpm_ff:lpm_ff_component|dffs[2]~feeder D_FF_9:inst3|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.835 ns" { ID[2] {} ID[2]~combout {} D_FF_9:inst3|lpm_ff:lpm_ff_component|dffs[2]~feeder {} D_FF_9:inst3|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 0.633ns 0.000ns } { 0.000ns 0.969ns 0.149ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "199 " "Info: Peak virtual memory: 199 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 08 01:46:26 2020 " "Info: Processing ended: Sat Aug 08 01:46:26 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
