$date
	Fri Apr 12 07:46:09 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_t_latch $end
$var wire 1 ! q $end
$var reg 1 " reset $end
$var reg 1 # t $end
$scope module t_latch_inst $end
$var wire 1 " reset $end
$var wire 1 # t $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x#
1"
0!
$end
#10
0"
#15
1!
1#
#20
0#
#25
0!
1#
#30
0#
#35
1!
1#
#40
0#
#45
