Timing Analyzer report for uart
Thu Jul 30 22:02:19 2020
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk'
 13. Slow 1200mV 85C Model Hold: 'clk'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'clk'
 22. Slow 1200mV 0C Model Hold: 'clk'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'clk'
 30. Fast 1200mV 0C Model Hold: 'clk'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; uart                                                ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.04        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   1.7%      ;
;     Processors 3-6         ;   0.5%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                        ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 280.82 MHz ; 250.0 MHz       ; clk        ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; clk   ; -2.561 ; -137.595           ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk   ; 0.265 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; clk   ; -3.000 ; -96.805                          ;
+-------+--------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                       ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.561 ; uart_rx:receiver|r_clk_count[9]     ; uart_rx:receiver|r_clk_count[7]     ; clk          ; clk         ; 1.000        ; -0.513     ; 3.046      ;
; -2.561 ; uart_rx:receiver|r_clk_count[9]     ; uart_rx:receiver|r_clk_count[0]     ; clk          ; clk         ; 1.000        ; -0.513     ; 3.046      ;
; -2.561 ; uart_rx:receiver|r_clk_count[9]     ; uart_rx:receiver|r_clk_count[1]     ; clk          ; clk         ; 1.000        ; -0.513     ; 3.046      ;
; -2.561 ; uart_rx:receiver|r_clk_count[9]     ; uart_rx:receiver|r_clk_count[2]     ; clk          ; clk         ; 1.000        ; -0.513     ; 3.046      ;
; -2.561 ; uart_rx:receiver|r_clk_count[9]     ; uart_rx:receiver|r_clk_count[4]     ; clk          ; clk         ; 1.000        ; -0.513     ; 3.046      ;
; -2.561 ; uart_rx:receiver|r_clk_count[9]     ; uart_rx:receiver|r_clk_count[5]     ; clk          ; clk         ; 1.000        ; -0.513     ; 3.046      ;
; -2.561 ; uart_rx:receiver|r_clk_count[9]     ; uart_rx:receiver|r_clk_count[6]     ; clk          ; clk         ; 1.000        ; -0.513     ; 3.046      ;
; -2.561 ; uart_rx:receiver|r_clk_count[9]     ; uart_rx:receiver|r_clk_count[8]     ; clk          ; clk         ; 1.000        ; -0.513     ; 3.046      ;
; -2.561 ; uart_rx:receiver|r_clk_count[9]     ; uart_rx:receiver|r_clk_count[11]    ; clk          ; clk         ; 1.000        ; -0.513     ; 3.046      ;
; -2.561 ; uart_rx:receiver|r_clk_count[9]     ; uart_rx:receiver|r_clk_count[10]    ; clk          ; clk         ; 1.000        ; -0.513     ; 3.046      ;
; -2.561 ; uart_rx:receiver|r_clk_count[9]     ; uart_rx:receiver|r_clk_count[12]    ; clk          ; clk         ; 1.000        ; -0.513     ; 3.046      ;
; -2.561 ; uart_rx:receiver|r_clk_count[9]     ; uart_rx:receiver|r_clk_count[3]     ; clk          ; clk         ; 1.000        ; -0.513     ; 3.046      ;
; -2.553 ; uart_rx:receiver|r_clk_count[6]     ; uart_rx:receiver|r_clk_count[7]     ; clk          ; clk         ; 1.000        ; -0.081     ; 3.470      ;
; -2.553 ; uart_rx:receiver|r_clk_count[6]     ; uart_rx:receiver|r_clk_count[0]     ; clk          ; clk         ; 1.000        ; -0.081     ; 3.470      ;
; -2.553 ; uart_rx:receiver|r_clk_count[6]     ; uart_rx:receiver|r_clk_count[1]     ; clk          ; clk         ; 1.000        ; -0.081     ; 3.470      ;
; -2.553 ; uart_rx:receiver|r_clk_count[6]     ; uart_rx:receiver|r_clk_count[2]     ; clk          ; clk         ; 1.000        ; -0.081     ; 3.470      ;
; -2.553 ; uart_rx:receiver|r_clk_count[6]     ; uart_rx:receiver|r_clk_count[4]     ; clk          ; clk         ; 1.000        ; -0.081     ; 3.470      ;
; -2.553 ; uart_rx:receiver|r_clk_count[6]     ; uart_rx:receiver|r_clk_count[5]     ; clk          ; clk         ; 1.000        ; -0.081     ; 3.470      ;
; -2.553 ; uart_rx:receiver|r_clk_count[6]     ; uart_rx:receiver|r_clk_count[6]     ; clk          ; clk         ; 1.000        ; -0.081     ; 3.470      ;
; -2.553 ; uart_rx:receiver|r_clk_count[6]     ; uart_rx:receiver|r_clk_count[8]     ; clk          ; clk         ; 1.000        ; -0.081     ; 3.470      ;
; -2.553 ; uart_rx:receiver|r_clk_count[6]     ; uart_rx:receiver|r_clk_count[11]    ; clk          ; clk         ; 1.000        ; -0.081     ; 3.470      ;
; -2.553 ; uart_rx:receiver|r_clk_count[6]     ; uart_rx:receiver|r_clk_count[10]    ; clk          ; clk         ; 1.000        ; -0.081     ; 3.470      ;
; -2.553 ; uart_rx:receiver|r_clk_count[6]     ; uart_rx:receiver|r_clk_count[12]    ; clk          ; clk         ; 1.000        ; -0.081     ; 3.470      ;
; -2.553 ; uart_rx:receiver|r_clk_count[6]     ; uart_rx:receiver|r_clk_count[3]     ; clk          ; clk         ; 1.000        ; -0.081     ; 3.470      ;
; -2.524 ; uart_rx:receiver|r_clk_count[4]     ; uart_rx:receiver|r_clk_count[7]     ; clk          ; clk         ; 1.000        ; -0.081     ; 3.441      ;
; -2.524 ; uart_rx:receiver|r_clk_count[4]     ; uart_rx:receiver|r_clk_count[0]     ; clk          ; clk         ; 1.000        ; -0.081     ; 3.441      ;
; -2.524 ; uart_rx:receiver|r_clk_count[4]     ; uart_rx:receiver|r_clk_count[1]     ; clk          ; clk         ; 1.000        ; -0.081     ; 3.441      ;
; -2.524 ; uart_rx:receiver|r_clk_count[4]     ; uart_rx:receiver|r_clk_count[2]     ; clk          ; clk         ; 1.000        ; -0.081     ; 3.441      ;
; -2.524 ; uart_rx:receiver|r_clk_count[4]     ; uart_rx:receiver|r_clk_count[4]     ; clk          ; clk         ; 1.000        ; -0.081     ; 3.441      ;
; -2.524 ; uart_rx:receiver|r_clk_count[4]     ; uart_rx:receiver|r_clk_count[5]     ; clk          ; clk         ; 1.000        ; -0.081     ; 3.441      ;
; -2.524 ; uart_rx:receiver|r_clk_count[4]     ; uart_rx:receiver|r_clk_count[6]     ; clk          ; clk         ; 1.000        ; -0.081     ; 3.441      ;
; -2.524 ; uart_rx:receiver|r_clk_count[4]     ; uart_rx:receiver|r_clk_count[8]     ; clk          ; clk         ; 1.000        ; -0.081     ; 3.441      ;
; -2.524 ; uart_rx:receiver|r_clk_count[4]     ; uart_rx:receiver|r_clk_count[11]    ; clk          ; clk         ; 1.000        ; -0.081     ; 3.441      ;
; -2.524 ; uart_rx:receiver|r_clk_count[4]     ; uart_rx:receiver|r_clk_count[10]    ; clk          ; clk         ; 1.000        ; -0.081     ; 3.441      ;
; -2.524 ; uart_rx:receiver|r_clk_count[4]     ; uart_rx:receiver|r_clk_count[12]    ; clk          ; clk         ; 1.000        ; -0.081     ; 3.441      ;
; -2.524 ; uart_rx:receiver|r_clk_count[4]     ; uart_rx:receiver|r_clk_count[3]     ; clk          ; clk         ; 1.000        ; -0.081     ; 3.441      ;
; -2.513 ; uart_rx:receiver|r_clk_count[11]    ; uart_rx:receiver|r_clk_count[7]     ; clk          ; clk         ; 1.000        ; -0.081     ; 3.430      ;
; -2.513 ; uart_rx:receiver|r_clk_count[11]    ; uart_rx:receiver|r_clk_count[0]     ; clk          ; clk         ; 1.000        ; -0.081     ; 3.430      ;
; -2.513 ; uart_rx:receiver|r_clk_count[11]    ; uart_rx:receiver|r_clk_count[1]     ; clk          ; clk         ; 1.000        ; -0.081     ; 3.430      ;
; -2.513 ; uart_rx:receiver|r_clk_count[11]    ; uart_rx:receiver|r_clk_count[2]     ; clk          ; clk         ; 1.000        ; -0.081     ; 3.430      ;
; -2.513 ; uart_rx:receiver|r_clk_count[11]    ; uart_rx:receiver|r_clk_count[4]     ; clk          ; clk         ; 1.000        ; -0.081     ; 3.430      ;
; -2.513 ; uart_rx:receiver|r_clk_count[11]    ; uart_rx:receiver|r_clk_count[5]     ; clk          ; clk         ; 1.000        ; -0.081     ; 3.430      ;
; -2.513 ; uart_rx:receiver|r_clk_count[11]    ; uart_rx:receiver|r_clk_count[6]     ; clk          ; clk         ; 1.000        ; -0.081     ; 3.430      ;
; -2.513 ; uart_rx:receiver|r_clk_count[11]    ; uart_rx:receiver|r_clk_count[8]     ; clk          ; clk         ; 1.000        ; -0.081     ; 3.430      ;
; -2.513 ; uart_rx:receiver|r_clk_count[11]    ; uart_rx:receiver|r_clk_count[11]    ; clk          ; clk         ; 1.000        ; -0.081     ; 3.430      ;
; -2.513 ; uart_rx:receiver|r_clk_count[11]    ; uart_rx:receiver|r_clk_count[10]    ; clk          ; clk         ; 1.000        ; -0.081     ; 3.430      ;
; -2.513 ; uart_rx:receiver|r_clk_count[11]    ; uart_rx:receiver|r_clk_count[12]    ; clk          ; clk         ; 1.000        ; -0.081     ; 3.430      ;
; -2.513 ; uart_rx:receiver|r_clk_count[11]    ; uart_rx:receiver|r_clk_count[3]     ; clk          ; clk         ; 1.000        ; -0.081     ; 3.430      ;
; -2.442 ; uart_tx:transmitter|r_clk_count[10] ; uart_tx:transmitter|r_clk_count[3]  ; clk          ; clk         ; 1.000        ; -0.514     ; 2.926      ;
; -2.442 ; uart_tx:transmitter|r_clk_count[10] ; uart_tx:transmitter|r_clk_count[6]  ; clk          ; clk         ; 1.000        ; -0.514     ; 2.926      ;
; -2.442 ; uart_tx:transmitter|r_clk_count[10] ; uart_tx:transmitter|r_clk_count[5]  ; clk          ; clk         ; 1.000        ; -0.514     ; 2.926      ;
; -2.442 ; uart_tx:transmitter|r_clk_count[10] ; uart_tx:transmitter|r_clk_count[11] ; clk          ; clk         ; 1.000        ; -0.514     ; 2.926      ;
; -2.442 ; uart_tx:transmitter|r_clk_count[10] ; uart_tx:transmitter|r_clk_count[7]  ; clk          ; clk         ; 1.000        ; -0.514     ; 2.926      ;
; -2.442 ; uart_tx:transmitter|r_clk_count[10] ; uart_tx:transmitter|r_clk_count[8]  ; clk          ; clk         ; 1.000        ; -0.514     ; 2.926      ;
; -2.438 ; uart_rx:receiver|r_clk_count[0]     ; uart_rx:receiver|r_clk_count[7]     ; clk          ; clk         ; 1.000        ; -0.081     ; 3.355      ;
; -2.438 ; uart_rx:receiver|r_clk_count[0]     ; uart_rx:receiver|r_clk_count[0]     ; clk          ; clk         ; 1.000        ; -0.081     ; 3.355      ;
; -2.438 ; uart_rx:receiver|r_clk_count[0]     ; uart_rx:receiver|r_clk_count[1]     ; clk          ; clk         ; 1.000        ; -0.081     ; 3.355      ;
; -2.438 ; uart_rx:receiver|r_clk_count[0]     ; uart_rx:receiver|r_clk_count[2]     ; clk          ; clk         ; 1.000        ; -0.081     ; 3.355      ;
; -2.438 ; uart_rx:receiver|r_clk_count[0]     ; uart_rx:receiver|r_clk_count[4]     ; clk          ; clk         ; 1.000        ; -0.081     ; 3.355      ;
; -2.438 ; uart_rx:receiver|r_clk_count[0]     ; uart_rx:receiver|r_clk_count[5]     ; clk          ; clk         ; 1.000        ; -0.081     ; 3.355      ;
; -2.438 ; uart_rx:receiver|r_clk_count[0]     ; uart_rx:receiver|r_clk_count[6]     ; clk          ; clk         ; 1.000        ; -0.081     ; 3.355      ;
; -2.438 ; uart_rx:receiver|r_clk_count[0]     ; uart_rx:receiver|r_clk_count[8]     ; clk          ; clk         ; 1.000        ; -0.081     ; 3.355      ;
; -2.438 ; uart_rx:receiver|r_clk_count[0]     ; uart_rx:receiver|r_clk_count[11]    ; clk          ; clk         ; 1.000        ; -0.081     ; 3.355      ;
; -2.438 ; uart_rx:receiver|r_clk_count[0]     ; uart_rx:receiver|r_clk_count[10]    ; clk          ; clk         ; 1.000        ; -0.081     ; 3.355      ;
; -2.438 ; uart_rx:receiver|r_clk_count[0]     ; uart_rx:receiver|r_clk_count[12]    ; clk          ; clk         ; 1.000        ; -0.081     ; 3.355      ;
; -2.438 ; uart_rx:receiver|r_clk_count[0]     ; uart_rx:receiver|r_clk_count[3]     ; clk          ; clk         ; 1.000        ; -0.081     ; 3.355      ;
; -2.412 ; uart_tx:transmitter|r_clk_count[4]  ; uart_tx:transmitter|r_clk_count[3]  ; clk          ; clk         ; 1.000        ; -0.514     ; 2.896      ;
; -2.412 ; uart_tx:transmitter|r_clk_count[4]  ; uart_tx:transmitter|r_clk_count[6]  ; clk          ; clk         ; 1.000        ; -0.514     ; 2.896      ;
; -2.412 ; uart_tx:transmitter|r_clk_count[4]  ; uart_tx:transmitter|r_clk_count[5]  ; clk          ; clk         ; 1.000        ; -0.514     ; 2.896      ;
; -2.412 ; uart_tx:transmitter|r_clk_count[4]  ; uart_tx:transmitter|r_clk_count[11] ; clk          ; clk         ; 1.000        ; -0.514     ; 2.896      ;
; -2.412 ; uart_tx:transmitter|r_clk_count[4]  ; uart_tx:transmitter|r_clk_count[7]  ; clk          ; clk         ; 1.000        ; -0.514     ; 2.896      ;
; -2.412 ; uart_tx:transmitter|r_clk_count[4]  ; uart_tx:transmitter|r_clk_count[8]  ; clk          ; clk         ; 1.000        ; -0.514     ; 2.896      ;
; -2.409 ; uart_rx:receiver|r_clk_count[12]    ; uart_rx:receiver|r_clk_count[7]     ; clk          ; clk         ; 1.000        ; -0.081     ; 3.326      ;
; -2.409 ; uart_rx:receiver|r_clk_count[12]    ; uart_rx:receiver|r_clk_count[0]     ; clk          ; clk         ; 1.000        ; -0.081     ; 3.326      ;
; -2.409 ; uart_rx:receiver|r_clk_count[12]    ; uart_rx:receiver|r_clk_count[1]     ; clk          ; clk         ; 1.000        ; -0.081     ; 3.326      ;
; -2.409 ; uart_rx:receiver|r_clk_count[12]    ; uart_rx:receiver|r_clk_count[2]     ; clk          ; clk         ; 1.000        ; -0.081     ; 3.326      ;
; -2.409 ; uart_rx:receiver|r_clk_count[12]    ; uart_rx:receiver|r_clk_count[4]     ; clk          ; clk         ; 1.000        ; -0.081     ; 3.326      ;
; -2.409 ; uart_rx:receiver|r_clk_count[12]    ; uart_rx:receiver|r_clk_count[5]     ; clk          ; clk         ; 1.000        ; -0.081     ; 3.326      ;
; -2.409 ; uart_rx:receiver|r_clk_count[12]    ; uart_rx:receiver|r_clk_count[6]     ; clk          ; clk         ; 1.000        ; -0.081     ; 3.326      ;
; -2.409 ; uart_rx:receiver|r_clk_count[12]    ; uart_rx:receiver|r_clk_count[8]     ; clk          ; clk         ; 1.000        ; -0.081     ; 3.326      ;
; -2.409 ; uart_rx:receiver|r_clk_count[12]    ; uart_rx:receiver|r_clk_count[11]    ; clk          ; clk         ; 1.000        ; -0.081     ; 3.326      ;
; -2.409 ; uart_rx:receiver|r_clk_count[12]    ; uart_rx:receiver|r_clk_count[10]    ; clk          ; clk         ; 1.000        ; -0.081     ; 3.326      ;
; -2.409 ; uart_rx:receiver|r_clk_count[12]    ; uart_rx:receiver|r_clk_count[12]    ; clk          ; clk         ; 1.000        ; -0.081     ; 3.326      ;
; -2.409 ; uart_rx:receiver|r_clk_count[12]    ; uart_rx:receiver|r_clk_count[3]     ; clk          ; clk         ; 1.000        ; -0.081     ; 3.326      ;
; -2.408 ; uart_rx:receiver|r_clk_count[9]     ; uart_rx:receiver|r_rx_dv            ; clk          ; clk         ; 1.000        ; -0.513     ; 2.893      ;
; -2.400 ; uart_rx:receiver|r_clk_count[6]     ; uart_rx:receiver|r_rx_dv            ; clk          ; clk         ; 1.000        ; -0.081     ; 3.317      ;
; -2.371 ; uart_rx:receiver|r_clk_count[4]     ; uart_rx:receiver|r_rx_dv            ; clk          ; clk         ; 1.000        ; -0.081     ; 3.288      ;
; -2.363 ; uart_rx:receiver|r_clk_count[9]     ; uart_rx:receiver|r_rx_byte[6]       ; clk          ; clk         ; 1.000        ; -0.133     ; 3.228      ;
; -2.355 ; uart_rx:receiver|r_clk_count[6]     ; uart_rx:receiver|r_rx_byte[6]       ; clk          ; clk         ; 1.000        ; 0.299      ; 3.652      ;
; -2.349 ; uart_rx:receiver|r_clk_count[3]     ; uart_rx:receiver|r_clk_count[7]     ; clk          ; clk         ; 1.000        ; -0.081     ; 3.266      ;
; -2.349 ; uart_rx:receiver|r_clk_count[3]     ; uart_rx:receiver|r_clk_count[0]     ; clk          ; clk         ; 1.000        ; -0.081     ; 3.266      ;
; -2.349 ; uart_rx:receiver|r_clk_count[3]     ; uart_rx:receiver|r_clk_count[1]     ; clk          ; clk         ; 1.000        ; -0.081     ; 3.266      ;
; -2.349 ; uart_rx:receiver|r_clk_count[3]     ; uart_rx:receiver|r_clk_count[2]     ; clk          ; clk         ; 1.000        ; -0.081     ; 3.266      ;
; -2.349 ; uart_rx:receiver|r_clk_count[3]     ; uart_rx:receiver|r_clk_count[4]     ; clk          ; clk         ; 1.000        ; -0.081     ; 3.266      ;
; -2.349 ; uart_rx:receiver|r_clk_count[3]     ; uart_rx:receiver|r_clk_count[5]     ; clk          ; clk         ; 1.000        ; -0.081     ; 3.266      ;
; -2.349 ; uart_rx:receiver|r_clk_count[3]     ; uart_rx:receiver|r_clk_count[6]     ; clk          ; clk         ; 1.000        ; -0.081     ; 3.266      ;
; -2.349 ; uart_rx:receiver|r_clk_count[3]     ; uart_rx:receiver|r_clk_count[8]     ; clk          ; clk         ; 1.000        ; -0.081     ; 3.266      ;
; -2.349 ; uart_rx:receiver|r_clk_count[3]     ; uart_rx:receiver|r_clk_count[11]    ; clk          ; clk         ; 1.000        ; -0.081     ; 3.266      ;
; -2.349 ; uart_rx:receiver|r_clk_count[3]     ; uart_rx:receiver|r_clk_count[10]    ; clk          ; clk         ; 1.000        ; -0.081     ; 3.266      ;
; -2.349 ; uart_rx:receiver|r_clk_count[3]     ; uart_rx:receiver|r_clk_count[12]    ; clk          ; clk         ; 1.000        ; -0.081     ; 3.266      ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                         ;
+-------+----------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.265 ; uart_tx:transmitter|r_tx_done                ; r_tx_dv                                      ; clk          ; clk         ; 0.000        ; 0.511      ; 0.962      ;
; 0.384 ; uart_rx:receiver|r_sm_main.s_rx_data_bits    ; uart_rx:receiver|r_sm_main.s_rx_data_bits    ; clk          ; clk         ; 0.000        ; 0.099      ; 0.669      ;
; 0.385 ; uart_rx:receiver|r_rx_byte[2]                ; uart_rx:receiver|r_rx_byte[2]                ; clk          ; clk         ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; uart_rx:receiver|r_rx_byte[3]                ; uart_rx:receiver|r_rx_byte[3]                ; clk          ; clk         ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; uart_rx:receiver|r_rx_byte[1]                ; uart_rx:receiver|r_rx_byte[1]                ; clk          ; clk         ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; uart_rx:receiver|r_rx_byte[0]                ; uart_rx:receiver|r_rx_byte[0]                ; clk          ; clk         ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; uart_rx:receiver|r_rx_byte[6]                ; uart_rx:receiver|r_rx_byte[6]                ; clk          ; clk         ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; uart_rx:receiver|r_rx_byte[7]                ; uart_rx:receiver|r_rx_byte[7]                ; clk          ; clk         ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; uart_rx:receiver|r_rx_byte[5]                ; uart_rx:receiver|r_rx_byte[5]                ; clk          ; clk         ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; uart_rx:receiver|r_rx_byte[4]                ; uart_rx:receiver|r_rx_byte[4]                ; clk          ; clk         ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; uart_rx:receiver|r_sm_main.s_rx_stop_bit     ; uart_rx:receiver|r_sm_main.s_rx_stop_bit     ; clk          ; clk         ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; uart_rx:receiver|r_bit_index[2]              ; uart_rx:receiver|r_bit_index[2]              ; clk          ; clk         ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; r_tx_dv                                      ; r_tx_dv                                      ; clk          ; clk         ; 0.000        ; 0.098      ; 0.669      ;
; 0.401 ; uart_rx:receiver|r_rx_dv                     ; uart_rx:receiver|r_rx_dv                     ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; uart_rx:receiver|r_sm_main.s_idle            ; uart_rx:receiver|r_sm_main.s_idle            ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; uart_rx:receiver|r_sm_main.s_rx_start_bit    ; uart_rx:receiver|r_sm_main.s_rx_start_bit    ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.402 ; uart_tx:transmitter|o_tx_serial              ; uart_tx:transmitter|o_tx_serial              ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_tx:transmitter|o_tx_active              ; uart_tx:transmitter|o_tx_active              ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_tx:transmitter|r_sm_main.s_tx_stop_bit  ; uart_tx:transmitter|r_sm_main.s_tx_stop_bit  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_tx:transmitter|r_sm_main.s_tx_data_bits ; uart_tx:transmitter|r_sm_main.s_tx_data_bits ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_tx:transmitter|r_sm_main.s_tx_start_bit ; uart_tx:transmitter|r_sm_main.s_tx_start_bit ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_tx:transmitter|r_bit_index[1]           ; uart_tx:transmitter|r_bit_index[1]           ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_tx:transmitter|r_bit_index[2]           ; uart_tx:transmitter|r_bit_index[2]           ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_tx:transmitter|r_bit_index[0]           ; uart_tx:transmitter|r_bit_index[0]           ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_tx:transmitter|r_sm_main.s_idle         ; uart_tx:transmitter|r_sm_main.s_idle         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_rx:receiver|r_bit_index[1]              ; uart_rx:receiver|r_bit_index[1]              ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_rx:receiver|r_bit_index[0]              ; uart_rx:receiver|r_bit_index[0]              ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.430 ; r_tx_data[2]                                 ; uart_tx:transmitter|r_tx_data[2]             ; clk          ; clk         ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; r_tx_data[1]                                 ; uart_tx:transmitter|r_tx_data[1]             ; clk          ; clk         ; 0.000        ; 0.080      ; 0.696      ;
; 0.432 ; r_tx_data[5]                                 ; uart_tx:transmitter|r_tx_data[5]             ; clk          ; clk         ; 0.000        ; 0.080      ; 0.698      ;
; 0.441 ; uart_rx:receiver|r_clk_count[12]             ; uart_rx:receiver|r_clk_count[12]             ; clk          ; clk         ; 0.000        ; 0.081      ; 0.708      ;
; 0.492 ; uart_tx:transmitter|r_sm_main.s_tx_data_bits ; uart_tx:transmitter|r_bit_index[0]           ; clk          ; clk         ; 0.000        ; 0.081      ; 0.759      ;
; 0.494 ; uart_tx:transmitter|r_sm_main.s_tx_data_bits ; uart_tx:transmitter|r_bit_index[1]           ; clk          ; clk         ; 0.000        ; 0.081      ; 0.761      ;
; 0.495 ; uart_tx:transmitter|r_sm_main.s_tx_data_bits ; uart_tx:transmitter|r_bit_index[2]           ; clk          ; clk         ; 0.000        ; 0.081      ; 0.762      ;
; 0.527 ; uart_tx:transmitter|r_clk_count[3]           ; uart_tx:transmitter|r_clk_count[4]           ; clk          ; clk         ; 0.000        ; 0.514      ; 1.227      ;
; 0.555 ; r_tx_data[6]                                 ; uart_tx:transmitter|r_tx_data[6]             ; clk          ; clk         ; 0.000        ; 0.080      ; 0.821      ;
; 0.555 ; uart_tx:transmitter|r_clk_count[8]           ; uart_tx:transmitter|r_clk_count[9]           ; clk          ; clk         ; 0.000        ; 0.514      ; 1.255      ;
; 0.556 ; uart_rx:receiver|r_clk_count[8]              ; uart_rx:receiver|r_clk_count[9]              ; clk          ; clk         ; 0.000        ; 0.513      ; 1.255      ;
; 0.560 ; uart_tx:transmitter|r_clk_count[8]           ; uart_tx:transmitter|r_clk_count[10]          ; clk          ; clk         ; 0.000        ; 0.514      ; 1.260      ;
; 0.572 ; uart_tx:transmitter|r_clk_count[11]          ; uart_tx:transmitter|r_clk_count[12]          ; clk          ; clk         ; 0.000        ; 0.514      ; 1.272      ;
; 0.586 ; uart_tx:transmitter|r_sm_main.s_tx_stop_bit  ; uart_tx:transmitter|r_sm_main.s_cleanup      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.853      ;
; 0.600 ; r_tx_data[3]                                 ; uart_tx:transmitter|r_tx_data[3]             ; clk          ; clk         ; 0.000        ; 0.080      ; 0.866      ;
; 0.600 ; r_tx_data[7]                                 ; uart_tx:transmitter|r_tx_data[7]             ; clk          ; clk         ; 0.000        ; 0.080      ; 0.866      ;
; 0.600 ; r_tx_data[4]                                 ; uart_tx:transmitter|r_tx_data[4]             ; clk          ; clk         ; 0.000        ; 0.080      ; 0.866      ;
; 0.618 ; uart_tx:transmitter|r_clk_count[1]           ; uart_tx:transmitter|r_clk_count[1]           ; clk          ; clk         ; 0.000        ; 0.098      ; 0.902      ;
; 0.618 ; uart_tx:transmitter|r_clk_count[2]           ; uart_tx:transmitter|r_clk_count[2]           ; clk          ; clk         ; 0.000        ; 0.098      ; 0.902      ;
; 0.626 ; uart_tx:transmitter|r_clk_count[4]           ; uart_tx:transmitter|r_clk_count[4]           ; clk          ; clk         ; 0.000        ; 0.098      ; 0.910      ;
; 0.628 ; uart_tx:transmitter|r_clk_count[9]           ; uart_tx:transmitter|r_clk_count[9]           ; clk          ; clk         ; 0.000        ; 0.098      ; 0.912      ;
; 0.641 ; uart_tx:transmitter|r_clk_count[5]           ; uart_tx:transmitter|r_clk_count[5]           ; clk          ; clk         ; 0.000        ; 0.081      ; 0.908      ;
; 0.642 ; uart_tx:transmitter|r_clk_count[12]          ; uart_tx:transmitter|r_clk_count[12]          ; clk          ; clk         ; 0.000        ; 0.098      ; 0.926      ;
; 0.643 ; uart_tx:transmitter|r_clk_count[0]           ; uart_tx:transmitter|r_clk_count[0]           ; clk          ; clk         ; 0.000        ; 0.098      ; 0.927      ;
; 0.643 ; uart_tx:transmitter|r_clk_count[3]           ; uart_tx:transmitter|r_clk_count[3]           ; clk          ; clk         ; 0.000        ; 0.081      ; 0.910      ;
; 0.645 ; uart_tx:transmitter|r_clk_count[7]           ; uart_tx:transmitter|r_clk_count[7]           ; clk          ; clk         ; 0.000        ; 0.081      ; 0.912      ;
; 0.645 ; uart_rx:receiver|r_clk_count[9]              ; uart_rx:receiver|r_clk_count[9]              ; clk          ; clk         ; 0.000        ; 0.099      ; 0.930      ;
; 0.647 ; uart_tx:transmitter|r_clk_count[6]           ; uart_tx:transmitter|r_clk_count[6]           ; clk          ; clk         ; 0.000        ; 0.081      ; 0.914      ;
; 0.648 ; uart_tx:transmitter|r_clk_count[10]          ; uart_tx:transmitter|r_clk_count[10]          ; clk          ; clk         ; 0.000        ; 0.098      ; 0.932      ;
; 0.650 ; uart_tx:transmitter|r_clk_count[7]           ; uart_tx:transmitter|r_clk_count[9]           ; clk          ; clk         ; 0.000        ; 0.514      ; 1.350      ;
; 0.655 ; uart_tx:transmitter|r_clk_count[7]           ; uart_tx:transmitter|r_clk_count[10]          ; clk          ; clk         ; 0.000        ; 0.514      ; 1.355      ;
; 0.655 ; uart_rx:receiver|r_clk_count[1]              ; uart_rx:receiver|r_clk_count[1]              ; clk          ; clk         ; 0.000        ; 0.081      ; 0.922      ;
; 0.661 ; uart_tx:transmitter|r_clk_count[8]           ; uart_tx:transmitter|r_clk_count[8]           ; clk          ; clk         ; 0.000        ; 0.081      ; 0.928      ;
; 0.661 ; uart_rx:receiver|r_clk_count[2]              ; uart_rx:receiver|r_clk_count[2]              ; clk          ; clk         ; 0.000        ; 0.081      ; 0.928      ;
; 0.661 ; uart_rx:receiver|r_clk_count[8]              ; uart_rx:receiver|r_clk_count[8]              ; clk          ; clk         ; 0.000        ; 0.081      ; 0.928      ;
; 0.664 ; uart_rx:receiver|r_clk_count[11]             ; uart_rx:receiver|r_clk_count[11]             ; clk          ; clk         ; 0.000        ; 0.081      ; 0.931      ;
; 0.666 ; uart_rx:receiver|r_clk_count[7]              ; uart_rx:receiver|r_clk_count[7]              ; clk          ; clk         ; 0.000        ; 0.081      ; 0.933      ;
; 0.667 ; uart_tx:transmitter|r_clk_count[6]           ; uart_tx:transmitter|r_clk_count[9]           ; clk          ; clk         ; 0.000        ; 0.514      ; 1.367      ;
; 0.668 ; uart_tx:transmitter|r_sm_main.s_tx_start_bit ; uart_tx:transmitter|o_tx_active              ; clk          ; clk         ; 0.000        ; 0.081      ; 0.935      ;
; 0.669 ; uart_rx:receiver|r_clk_count[6]              ; uart_rx:receiver|r_clk_count[6]              ; clk          ; clk         ; 0.000        ; 0.081      ; 0.936      ;
; 0.669 ; uart_rx:receiver|r_clk_count[10]             ; uart_rx:receiver|r_clk_count[10]             ; clk          ; clk         ; 0.000        ; 0.081      ; 0.936      ;
; 0.672 ; uart_tx:transmitter|r_clk_count[6]           ; uart_tx:transmitter|r_clk_count[10]          ; clk          ; clk         ; 0.000        ; 0.514      ; 1.372      ;
; 0.672 ; uart_rx:receiver|r_clk_count[7]              ; uart_rx:receiver|r_clk_count[9]              ; clk          ; clk         ; 0.000        ; 0.513      ; 1.371      ;
; 0.673 ; uart_rx:receiver|r_sm_main.s_rx_start_bit    ; uart_rx:receiver|r_rx_dv                     ; clk          ; clk         ; 0.000        ; 0.082      ; 0.941      ;
; 0.683 ; uart_rx:receiver|r_clk_count[0]              ; uart_rx:receiver|r_clk_count[0]              ; clk          ; clk         ; 0.000        ; 0.081      ; 0.950      ;
; 0.686 ; uart_tx:transmitter|r_clk_count[8]           ; uart_tx:transmitter|r_clk_count[12]          ; clk          ; clk         ; 0.000        ; 0.514      ; 1.386      ;
; 0.688 ; uart_tx:transmitter|r_clk_count[11]          ; uart_tx:transmitter|r_clk_count[11]          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.955      ;
; 0.690 ; uart_rx:receiver|r_clk_count[6]              ; uart_rx:receiver|r_clk_count[9]              ; clk          ; clk         ; 0.000        ; 0.513      ; 1.389      ;
; 0.695 ; uart_rx:receiver|r_sm_main.s_idle            ; uart_rx:receiver|r_sm_main.s_rx_start_bit    ; clk          ; clk         ; 0.000        ; 0.082      ; 0.963      ;
; 0.698 ; uart_rx:receiver|r_rx_data                   ; uart_rx:receiver|r_sm_main.s_rx_data_bits    ; clk          ; clk         ; 0.000        ; 0.099      ; 0.983      ;
; 0.708 ; uart_tx:transmitter|r_sm_main.s_tx_data_bits ; uart_tx:transmitter|r_sm_main.s_tx_stop_bit  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.975      ;
; 0.719 ; uart_rx:receiver|r_rx_dv                     ; r_tx_dv                                      ; clk          ; clk         ; 0.000        ; 0.526      ; 1.431      ;
; 0.721 ; uart_tx:transmitter|r_sm_main.s_cleanup      ; uart_tx:transmitter|o_tx_serial              ; clk          ; clk         ; 0.000        ; 0.081      ; 0.988      ;
; 0.725 ; uart_tx:transmitter|r_sm_main.s_idle         ; uart_tx:transmitter|r_sm_main.s_tx_start_bit ; clk          ; clk         ; 0.000        ; 0.081      ; 0.992      ;
; 0.773 ; uart_tx:transmitter|r_clk_count[5]           ; uart_tx:transmitter|r_clk_count[9]           ; clk          ; clk         ; 0.000        ; 0.514      ; 1.473      ;
; 0.778 ; uart_tx:transmitter|r_clk_count[5]           ; uart_tx:transmitter|r_clk_count[10]          ; clk          ; clk         ; 0.000        ; 0.514      ; 1.478      ;
; 0.781 ; uart_tx:transmitter|r_clk_count[7]           ; uart_tx:transmitter|r_clk_count[12]          ; clk          ; clk         ; 0.000        ; 0.514      ; 1.481      ;
; 0.784 ; uart_tx:transmitter|r_sm_main.s_cleanup      ; uart_tx:transmitter|r_clk_count[9]           ; clk          ; clk         ; 0.000        ; 0.513      ; 1.483      ;
; 0.784 ; uart_tx:transmitter|r_sm_main.s_cleanup      ; uart_tx:transmitter|r_clk_count[4]           ; clk          ; clk         ; 0.000        ; 0.513      ; 1.483      ;
; 0.784 ; uart_tx:transmitter|r_sm_main.s_cleanup      ; uart_tx:transmitter|r_clk_count[0]           ; clk          ; clk         ; 0.000        ; 0.513      ; 1.483      ;
; 0.784 ; uart_tx:transmitter|r_sm_main.s_cleanup      ; uart_tx:transmitter|r_clk_count[1]           ; clk          ; clk         ; 0.000        ; 0.513      ; 1.483      ;
; 0.784 ; uart_tx:transmitter|r_sm_main.s_cleanup      ; uart_tx:transmitter|r_clk_count[2]           ; clk          ; clk         ; 0.000        ; 0.513      ; 1.483      ;
; 0.784 ; uart_tx:transmitter|r_sm_main.s_cleanup      ; uart_tx:transmitter|r_clk_count[12]          ; clk          ; clk         ; 0.000        ; 0.513      ; 1.483      ;
; 0.784 ; uart_tx:transmitter|r_sm_main.s_cleanup      ; uart_tx:transmitter|r_clk_count[10]          ; clk          ; clk         ; 0.000        ; 0.513      ; 1.483      ;
; 0.798 ; uart_tx:transmitter|r_clk_count[6]           ; uart_tx:transmitter|r_clk_count[12]          ; clk          ; clk         ; 0.000        ; 0.514      ; 1.498      ;
; 0.810 ; uart_rx:receiver|r_rx_data_r                 ; uart_rx:receiver|r_rx_data                   ; clk          ; clk         ; 0.000        ; 0.550      ; 1.546      ;
; 0.824 ; uart_rx:receiver|r_bit_index[0]              ; uart_rx:receiver|r_sm_main.s_rx_data_bits    ; clk          ; clk         ; 0.000        ; 0.517      ; 1.527      ;
; 0.830 ; uart_rx:receiver|r_clk_count[5]              ; uart_rx:receiver|r_clk_count[5]              ; clk          ; clk         ; 0.000        ; 0.081      ; 1.097      ;
; 0.833 ; uart_rx:receiver|r_clk_count[3]              ; uart_rx:receiver|r_clk_count[3]              ; clk          ; clk         ; 0.000        ; 0.081      ; 1.100      ;
; 0.838 ; uart_rx:receiver|r_sm_main.s_cleanup         ; uart_rx:receiver|r_sm_main.s_idle            ; clk          ; clk         ; 0.000        ; 0.082      ; 1.106      ;
; 0.843 ; uart_rx:receiver|r_clk_count[4]              ; uart_rx:receiver|r_clk_count[4]              ; clk          ; clk         ; 0.000        ; 0.081      ; 1.110      ;
; 0.873 ; r_tx_dv                                      ; uart_tx:transmitter|r_sm_main.s_idle         ; clk          ; clk         ; 0.000        ; -0.332     ; 0.727      ;
; 0.892 ; uart_tx:transmitter|r_sm_main.s_tx_stop_bit  ; uart_tx:transmitter|o_tx_active              ; clk          ; clk         ; 0.000        ; 0.082      ; 1.160      ;
+-------+----------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                         ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 307.69 MHz ; 250.0 MHz       ; clk        ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; -2.250 ; -119.535          ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.239 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -3.000 ; -96.805                         ;
+-------+--------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                        ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.250 ; uart_rx:receiver|r_clk_count[6]     ; uart_rx:receiver|r_clk_count[7]     ; clk          ; clk         ; 1.000        ; -0.072     ; 3.177      ;
; -2.250 ; uart_rx:receiver|r_clk_count[6]     ; uart_rx:receiver|r_clk_count[0]     ; clk          ; clk         ; 1.000        ; -0.072     ; 3.177      ;
; -2.250 ; uart_rx:receiver|r_clk_count[6]     ; uart_rx:receiver|r_clk_count[1]     ; clk          ; clk         ; 1.000        ; -0.072     ; 3.177      ;
; -2.250 ; uart_rx:receiver|r_clk_count[6]     ; uart_rx:receiver|r_clk_count[2]     ; clk          ; clk         ; 1.000        ; -0.072     ; 3.177      ;
; -2.250 ; uart_rx:receiver|r_clk_count[6]     ; uart_rx:receiver|r_clk_count[4]     ; clk          ; clk         ; 1.000        ; -0.072     ; 3.177      ;
; -2.250 ; uart_rx:receiver|r_clk_count[6]     ; uart_rx:receiver|r_clk_count[5]     ; clk          ; clk         ; 1.000        ; -0.072     ; 3.177      ;
; -2.250 ; uart_rx:receiver|r_clk_count[6]     ; uart_rx:receiver|r_clk_count[6]     ; clk          ; clk         ; 1.000        ; -0.072     ; 3.177      ;
; -2.250 ; uart_rx:receiver|r_clk_count[6]     ; uart_rx:receiver|r_clk_count[8]     ; clk          ; clk         ; 1.000        ; -0.072     ; 3.177      ;
; -2.250 ; uart_rx:receiver|r_clk_count[6]     ; uart_rx:receiver|r_clk_count[11]    ; clk          ; clk         ; 1.000        ; -0.072     ; 3.177      ;
; -2.250 ; uart_rx:receiver|r_clk_count[6]     ; uart_rx:receiver|r_clk_count[10]    ; clk          ; clk         ; 1.000        ; -0.072     ; 3.177      ;
; -2.250 ; uart_rx:receiver|r_clk_count[6]     ; uart_rx:receiver|r_clk_count[12]    ; clk          ; clk         ; 1.000        ; -0.072     ; 3.177      ;
; -2.250 ; uart_rx:receiver|r_clk_count[6]     ; uart_rx:receiver|r_clk_count[3]     ; clk          ; clk         ; 1.000        ; -0.072     ; 3.177      ;
; -2.240 ; uart_rx:receiver|r_clk_count[9]     ; uart_rx:receiver|r_clk_count[7]     ; clk          ; clk         ; 1.000        ; -0.467     ; 2.772      ;
; -2.240 ; uart_rx:receiver|r_clk_count[9]     ; uart_rx:receiver|r_clk_count[0]     ; clk          ; clk         ; 1.000        ; -0.467     ; 2.772      ;
; -2.240 ; uart_rx:receiver|r_clk_count[9]     ; uart_rx:receiver|r_clk_count[1]     ; clk          ; clk         ; 1.000        ; -0.467     ; 2.772      ;
; -2.240 ; uart_rx:receiver|r_clk_count[9]     ; uart_rx:receiver|r_clk_count[2]     ; clk          ; clk         ; 1.000        ; -0.467     ; 2.772      ;
; -2.240 ; uart_rx:receiver|r_clk_count[9]     ; uart_rx:receiver|r_clk_count[4]     ; clk          ; clk         ; 1.000        ; -0.467     ; 2.772      ;
; -2.240 ; uart_rx:receiver|r_clk_count[9]     ; uart_rx:receiver|r_clk_count[5]     ; clk          ; clk         ; 1.000        ; -0.467     ; 2.772      ;
; -2.240 ; uart_rx:receiver|r_clk_count[9]     ; uart_rx:receiver|r_clk_count[6]     ; clk          ; clk         ; 1.000        ; -0.467     ; 2.772      ;
; -2.240 ; uart_rx:receiver|r_clk_count[9]     ; uart_rx:receiver|r_clk_count[8]     ; clk          ; clk         ; 1.000        ; -0.467     ; 2.772      ;
; -2.240 ; uart_rx:receiver|r_clk_count[9]     ; uart_rx:receiver|r_clk_count[11]    ; clk          ; clk         ; 1.000        ; -0.467     ; 2.772      ;
; -2.240 ; uart_rx:receiver|r_clk_count[9]     ; uart_rx:receiver|r_clk_count[10]    ; clk          ; clk         ; 1.000        ; -0.467     ; 2.772      ;
; -2.240 ; uart_rx:receiver|r_clk_count[9]     ; uart_rx:receiver|r_clk_count[12]    ; clk          ; clk         ; 1.000        ; -0.467     ; 2.772      ;
; -2.240 ; uart_rx:receiver|r_clk_count[9]     ; uart_rx:receiver|r_clk_count[3]     ; clk          ; clk         ; 1.000        ; -0.467     ; 2.772      ;
; -2.201 ; uart_rx:receiver|r_clk_count[4]     ; uart_rx:receiver|r_clk_count[7]     ; clk          ; clk         ; 1.000        ; -0.072     ; 3.128      ;
; -2.201 ; uart_rx:receiver|r_clk_count[4]     ; uart_rx:receiver|r_clk_count[0]     ; clk          ; clk         ; 1.000        ; -0.072     ; 3.128      ;
; -2.201 ; uart_rx:receiver|r_clk_count[4]     ; uart_rx:receiver|r_clk_count[1]     ; clk          ; clk         ; 1.000        ; -0.072     ; 3.128      ;
; -2.201 ; uart_rx:receiver|r_clk_count[4]     ; uart_rx:receiver|r_clk_count[2]     ; clk          ; clk         ; 1.000        ; -0.072     ; 3.128      ;
; -2.201 ; uart_rx:receiver|r_clk_count[4]     ; uart_rx:receiver|r_clk_count[4]     ; clk          ; clk         ; 1.000        ; -0.072     ; 3.128      ;
; -2.201 ; uart_rx:receiver|r_clk_count[4]     ; uart_rx:receiver|r_clk_count[5]     ; clk          ; clk         ; 1.000        ; -0.072     ; 3.128      ;
; -2.201 ; uart_rx:receiver|r_clk_count[4]     ; uart_rx:receiver|r_clk_count[6]     ; clk          ; clk         ; 1.000        ; -0.072     ; 3.128      ;
; -2.201 ; uart_rx:receiver|r_clk_count[4]     ; uart_rx:receiver|r_clk_count[8]     ; clk          ; clk         ; 1.000        ; -0.072     ; 3.128      ;
; -2.201 ; uart_rx:receiver|r_clk_count[4]     ; uart_rx:receiver|r_clk_count[11]    ; clk          ; clk         ; 1.000        ; -0.072     ; 3.128      ;
; -2.201 ; uart_rx:receiver|r_clk_count[4]     ; uart_rx:receiver|r_clk_count[10]    ; clk          ; clk         ; 1.000        ; -0.072     ; 3.128      ;
; -2.201 ; uart_rx:receiver|r_clk_count[4]     ; uart_rx:receiver|r_clk_count[12]    ; clk          ; clk         ; 1.000        ; -0.072     ; 3.128      ;
; -2.201 ; uart_rx:receiver|r_clk_count[4]     ; uart_rx:receiver|r_clk_count[3]     ; clk          ; clk         ; 1.000        ; -0.072     ; 3.128      ;
; -2.193 ; uart_rx:receiver|r_clk_count[11]    ; uart_rx:receiver|r_clk_count[7]     ; clk          ; clk         ; 1.000        ; -0.072     ; 3.120      ;
; -2.193 ; uart_rx:receiver|r_clk_count[11]    ; uart_rx:receiver|r_clk_count[0]     ; clk          ; clk         ; 1.000        ; -0.072     ; 3.120      ;
; -2.193 ; uart_rx:receiver|r_clk_count[11]    ; uart_rx:receiver|r_clk_count[1]     ; clk          ; clk         ; 1.000        ; -0.072     ; 3.120      ;
; -2.193 ; uart_rx:receiver|r_clk_count[11]    ; uart_rx:receiver|r_clk_count[2]     ; clk          ; clk         ; 1.000        ; -0.072     ; 3.120      ;
; -2.193 ; uart_rx:receiver|r_clk_count[11]    ; uart_rx:receiver|r_clk_count[4]     ; clk          ; clk         ; 1.000        ; -0.072     ; 3.120      ;
; -2.193 ; uart_rx:receiver|r_clk_count[11]    ; uart_rx:receiver|r_clk_count[5]     ; clk          ; clk         ; 1.000        ; -0.072     ; 3.120      ;
; -2.193 ; uart_rx:receiver|r_clk_count[11]    ; uart_rx:receiver|r_clk_count[6]     ; clk          ; clk         ; 1.000        ; -0.072     ; 3.120      ;
; -2.193 ; uart_rx:receiver|r_clk_count[11]    ; uart_rx:receiver|r_clk_count[8]     ; clk          ; clk         ; 1.000        ; -0.072     ; 3.120      ;
; -2.193 ; uart_rx:receiver|r_clk_count[11]    ; uart_rx:receiver|r_clk_count[11]    ; clk          ; clk         ; 1.000        ; -0.072     ; 3.120      ;
; -2.193 ; uart_rx:receiver|r_clk_count[11]    ; uart_rx:receiver|r_clk_count[10]    ; clk          ; clk         ; 1.000        ; -0.072     ; 3.120      ;
; -2.193 ; uart_rx:receiver|r_clk_count[11]    ; uart_rx:receiver|r_clk_count[12]    ; clk          ; clk         ; 1.000        ; -0.072     ; 3.120      ;
; -2.193 ; uart_rx:receiver|r_clk_count[11]    ; uart_rx:receiver|r_clk_count[3]     ; clk          ; clk         ; 1.000        ; -0.072     ; 3.120      ;
; -2.164 ; uart_rx:receiver|r_clk_count[0]     ; uart_rx:receiver|r_clk_count[7]     ; clk          ; clk         ; 1.000        ; -0.072     ; 3.091      ;
; -2.164 ; uart_rx:receiver|r_clk_count[0]     ; uart_rx:receiver|r_clk_count[0]     ; clk          ; clk         ; 1.000        ; -0.072     ; 3.091      ;
; -2.164 ; uart_rx:receiver|r_clk_count[0]     ; uart_rx:receiver|r_clk_count[1]     ; clk          ; clk         ; 1.000        ; -0.072     ; 3.091      ;
; -2.164 ; uart_rx:receiver|r_clk_count[0]     ; uart_rx:receiver|r_clk_count[2]     ; clk          ; clk         ; 1.000        ; -0.072     ; 3.091      ;
; -2.164 ; uart_rx:receiver|r_clk_count[0]     ; uart_rx:receiver|r_clk_count[4]     ; clk          ; clk         ; 1.000        ; -0.072     ; 3.091      ;
; -2.164 ; uart_rx:receiver|r_clk_count[0]     ; uart_rx:receiver|r_clk_count[5]     ; clk          ; clk         ; 1.000        ; -0.072     ; 3.091      ;
; -2.164 ; uart_rx:receiver|r_clk_count[0]     ; uart_rx:receiver|r_clk_count[6]     ; clk          ; clk         ; 1.000        ; -0.072     ; 3.091      ;
; -2.164 ; uart_rx:receiver|r_clk_count[0]     ; uart_rx:receiver|r_clk_count[8]     ; clk          ; clk         ; 1.000        ; -0.072     ; 3.091      ;
; -2.164 ; uart_rx:receiver|r_clk_count[0]     ; uart_rx:receiver|r_clk_count[11]    ; clk          ; clk         ; 1.000        ; -0.072     ; 3.091      ;
; -2.164 ; uart_rx:receiver|r_clk_count[0]     ; uart_rx:receiver|r_clk_count[10]    ; clk          ; clk         ; 1.000        ; -0.072     ; 3.091      ;
; -2.164 ; uart_rx:receiver|r_clk_count[0]     ; uart_rx:receiver|r_clk_count[12]    ; clk          ; clk         ; 1.000        ; -0.072     ; 3.091      ;
; -2.164 ; uart_rx:receiver|r_clk_count[0]     ; uart_rx:receiver|r_clk_count[3]     ; clk          ; clk         ; 1.000        ; -0.072     ; 3.091      ;
; -2.163 ; uart_tx:transmitter|r_clk_count[10] ; uart_tx:transmitter|r_clk_count[3]  ; clk          ; clk         ; 1.000        ; -0.471     ; 2.691      ;
; -2.163 ; uart_tx:transmitter|r_clk_count[10] ; uart_tx:transmitter|r_clk_count[6]  ; clk          ; clk         ; 1.000        ; -0.471     ; 2.691      ;
; -2.163 ; uart_tx:transmitter|r_clk_count[10] ; uart_tx:transmitter|r_clk_count[5]  ; clk          ; clk         ; 1.000        ; -0.471     ; 2.691      ;
; -2.163 ; uart_tx:transmitter|r_clk_count[10] ; uart_tx:transmitter|r_clk_count[11] ; clk          ; clk         ; 1.000        ; -0.471     ; 2.691      ;
; -2.163 ; uart_tx:transmitter|r_clk_count[10] ; uart_tx:transmitter|r_clk_count[7]  ; clk          ; clk         ; 1.000        ; -0.471     ; 2.691      ;
; -2.163 ; uart_tx:transmitter|r_clk_count[10] ; uart_tx:transmitter|r_clk_count[8]  ; clk          ; clk         ; 1.000        ; -0.471     ; 2.691      ;
; -2.131 ; uart_rx:receiver|r_clk_count[12]    ; uart_rx:receiver|r_clk_count[7]     ; clk          ; clk         ; 1.000        ; -0.072     ; 3.058      ;
; -2.131 ; uart_rx:receiver|r_clk_count[12]    ; uart_rx:receiver|r_clk_count[0]     ; clk          ; clk         ; 1.000        ; -0.072     ; 3.058      ;
; -2.131 ; uart_rx:receiver|r_clk_count[12]    ; uart_rx:receiver|r_clk_count[1]     ; clk          ; clk         ; 1.000        ; -0.072     ; 3.058      ;
; -2.131 ; uart_rx:receiver|r_clk_count[12]    ; uart_rx:receiver|r_clk_count[2]     ; clk          ; clk         ; 1.000        ; -0.072     ; 3.058      ;
; -2.131 ; uart_rx:receiver|r_clk_count[12]    ; uart_rx:receiver|r_clk_count[4]     ; clk          ; clk         ; 1.000        ; -0.072     ; 3.058      ;
; -2.131 ; uart_rx:receiver|r_clk_count[12]    ; uart_rx:receiver|r_clk_count[5]     ; clk          ; clk         ; 1.000        ; -0.072     ; 3.058      ;
; -2.131 ; uart_rx:receiver|r_clk_count[12]    ; uart_rx:receiver|r_clk_count[6]     ; clk          ; clk         ; 1.000        ; -0.072     ; 3.058      ;
; -2.131 ; uart_rx:receiver|r_clk_count[12]    ; uart_rx:receiver|r_clk_count[8]     ; clk          ; clk         ; 1.000        ; -0.072     ; 3.058      ;
; -2.131 ; uart_rx:receiver|r_clk_count[12]    ; uart_rx:receiver|r_clk_count[11]    ; clk          ; clk         ; 1.000        ; -0.072     ; 3.058      ;
; -2.131 ; uart_rx:receiver|r_clk_count[12]    ; uart_rx:receiver|r_clk_count[10]    ; clk          ; clk         ; 1.000        ; -0.072     ; 3.058      ;
; -2.131 ; uart_rx:receiver|r_clk_count[12]    ; uart_rx:receiver|r_clk_count[12]    ; clk          ; clk         ; 1.000        ; -0.072     ; 3.058      ;
; -2.131 ; uart_rx:receiver|r_clk_count[12]    ; uart_rx:receiver|r_clk_count[3]     ; clk          ; clk         ; 1.000        ; -0.072     ; 3.058      ;
; -2.130 ; uart_tx:transmitter|r_clk_count[4]  ; uart_tx:transmitter|r_clk_count[3]  ; clk          ; clk         ; 1.000        ; -0.471     ; 2.658      ;
; -2.130 ; uart_tx:transmitter|r_clk_count[4]  ; uart_tx:transmitter|r_clk_count[6]  ; clk          ; clk         ; 1.000        ; -0.471     ; 2.658      ;
; -2.130 ; uart_tx:transmitter|r_clk_count[4]  ; uart_tx:transmitter|r_clk_count[5]  ; clk          ; clk         ; 1.000        ; -0.471     ; 2.658      ;
; -2.130 ; uart_tx:transmitter|r_clk_count[4]  ; uart_tx:transmitter|r_clk_count[11] ; clk          ; clk         ; 1.000        ; -0.471     ; 2.658      ;
; -2.130 ; uart_tx:transmitter|r_clk_count[4]  ; uart_tx:transmitter|r_clk_count[7]  ; clk          ; clk         ; 1.000        ; -0.471     ; 2.658      ;
; -2.130 ; uart_tx:transmitter|r_clk_count[4]  ; uart_tx:transmitter|r_clk_count[8]  ; clk          ; clk         ; 1.000        ; -0.471     ; 2.658      ;
; -2.095 ; uart_rx:receiver|r_clk_count[6]     ; uart_rx:receiver|r_rx_byte[6]       ; clk          ; clk         ; 1.000        ; 0.278      ; 3.372      ;
; -2.085 ; uart_rx:receiver|r_clk_count[9]     ; uart_rx:receiver|r_rx_byte[6]       ; clk          ; clk         ; 1.000        ; -0.117     ; 2.967      ;
; -2.073 ; uart_rx:receiver|r_clk_count[6]     ; uart_rx:receiver|r_rx_byte[0]       ; clk          ; clk         ; 1.000        ; 0.278      ; 3.350      ;
; -2.063 ; uart_rx:receiver|r_clk_count[9]     ; uart_rx:receiver|r_rx_byte[0]       ; clk          ; clk         ; 1.000        ; -0.117     ; 2.945      ;
; -2.060 ; uart_rx:receiver|r_clk_count[5]     ; uart_rx:receiver|r_clk_count[7]     ; clk          ; clk         ; 1.000        ; -0.072     ; 2.987      ;
; -2.060 ; uart_rx:receiver|r_clk_count[5]     ; uart_rx:receiver|r_clk_count[0]     ; clk          ; clk         ; 1.000        ; -0.072     ; 2.987      ;
; -2.060 ; uart_rx:receiver|r_clk_count[5]     ; uart_rx:receiver|r_clk_count[1]     ; clk          ; clk         ; 1.000        ; -0.072     ; 2.987      ;
; -2.060 ; uart_rx:receiver|r_clk_count[5]     ; uart_rx:receiver|r_clk_count[2]     ; clk          ; clk         ; 1.000        ; -0.072     ; 2.987      ;
; -2.060 ; uart_rx:receiver|r_clk_count[5]     ; uart_rx:receiver|r_clk_count[4]     ; clk          ; clk         ; 1.000        ; -0.072     ; 2.987      ;
; -2.060 ; uart_rx:receiver|r_clk_count[5]     ; uart_rx:receiver|r_clk_count[5]     ; clk          ; clk         ; 1.000        ; -0.072     ; 2.987      ;
; -2.060 ; uart_rx:receiver|r_clk_count[5]     ; uart_rx:receiver|r_clk_count[6]     ; clk          ; clk         ; 1.000        ; -0.072     ; 2.987      ;
; -2.060 ; uart_rx:receiver|r_clk_count[5]     ; uart_rx:receiver|r_clk_count[8]     ; clk          ; clk         ; 1.000        ; -0.072     ; 2.987      ;
; -2.060 ; uart_rx:receiver|r_clk_count[5]     ; uart_rx:receiver|r_clk_count[11]    ; clk          ; clk         ; 1.000        ; -0.072     ; 2.987      ;
; -2.060 ; uart_rx:receiver|r_clk_count[5]     ; uart_rx:receiver|r_clk_count[10]    ; clk          ; clk         ; 1.000        ; -0.072     ; 2.987      ;
; -2.060 ; uart_rx:receiver|r_clk_count[5]     ; uart_rx:receiver|r_clk_count[12]    ; clk          ; clk         ; 1.000        ; -0.072     ; 2.987      ;
; -2.060 ; uart_rx:receiver|r_clk_count[5]     ; uart_rx:receiver|r_clk_count[3]     ; clk          ; clk         ; 1.000        ; -0.072     ; 2.987      ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                          ;
+-------+----------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.239 ; uart_tx:transmitter|r_tx_done                ; r_tx_dv                                      ; clk          ; clk         ; 0.000        ; 0.469      ; 0.879      ;
; 0.337 ; uart_rx:receiver|r_sm_main.s_rx_data_bits    ; uart_rx:receiver|r_sm_main.s_rx_data_bits    ; clk          ; clk         ; 0.000        ; 0.089      ; 0.597      ;
; 0.338 ; uart_rx:receiver|r_rx_byte[2]                ; uart_rx:receiver|r_rx_byte[2]                ; clk          ; clk         ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; uart_rx:receiver|r_rx_byte[3]                ; uart_rx:receiver|r_rx_byte[3]                ; clk          ; clk         ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; uart_rx:receiver|r_rx_byte[1]                ; uart_rx:receiver|r_rx_byte[1]                ; clk          ; clk         ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; uart_rx:receiver|r_rx_byte[0]                ; uart_rx:receiver|r_rx_byte[0]                ; clk          ; clk         ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; uart_rx:receiver|r_rx_byte[6]                ; uart_rx:receiver|r_rx_byte[6]                ; clk          ; clk         ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; uart_rx:receiver|r_rx_byte[7]                ; uart_rx:receiver|r_rx_byte[7]                ; clk          ; clk         ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; uart_rx:receiver|r_rx_byte[5]                ; uart_rx:receiver|r_rx_byte[5]                ; clk          ; clk         ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; uart_rx:receiver|r_rx_byte[4]                ; uart_rx:receiver|r_rx_byte[4]                ; clk          ; clk         ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; uart_rx:receiver|r_sm_main.s_rx_stop_bit     ; uart_rx:receiver|r_sm_main.s_rx_stop_bit     ; clk          ; clk         ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; uart_rx:receiver|r_bit_index[2]              ; uart_rx:receiver|r_bit_index[2]              ; clk          ; clk         ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; r_tx_dv                                      ; r_tx_dv                                      ; clk          ; clk         ; 0.000        ; 0.088      ; 0.597      ;
; 0.353 ; uart_tx:transmitter|o_tx_active              ; uart_tx:transmitter|o_tx_active              ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; uart_tx:transmitter|r_sm_main.s_tx_start_bit ; uart_tx:transmitter|r_sm_main.s_tx_start_bit ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; uart_tx:transmitter|r_sm_main.s_idle         ; uart_tx:transmitter|r_sm_main.s_idle         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; uart_rx:receiver|r_rx_dv                     ; uart_rx:receiver|r_rx_dv                     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; uart_rx:receiver|r_sm_main.s_idle            ; uart_rx:receiver|r_sm_main.s_idle            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; uart_rx:receiver|r_sm_main.s_rx_start_bit    ; uart_rx:receiver|r_sm_main.s_rx_start_bit    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; uart_tx:transmitter|o_tx_serial              ; uart_tx:transmitter|o_tx_serial              ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_tx:transmitter|r_sm_main.s_tx_stop_bit  ; uart_tx:transmitter|r_sm_main.s_tx_stop_bit  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_tx:transmitter|r_sm_main.s_tx_data_bits ; uart_tx:transmitter|r_sm_main.s_tx_data_bits ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_tx:transmitter|r_bit_index[1]           ; uart_tx:transmitter|r_bit_index[1]           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_tx:transmitter|r_bit_index[2]           ; uart_tx:transmitter|r_bit_index[2]           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_tx:transmitter|r_bit_index[0]           ; uart_tx:transmitter|r_bit_index[0]           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_rx:receiver|r_bit_index[1]              ; uart_rx:receiver|r_bit_index[1]              ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_rx:receiver|r_bit_index[0]              ; uart_rx:receiver|r_bit_index[0]              ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.395 ; r_tx_data[2]                                 ; uart_tx:transmitter|r_tx_data[2]             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; r_tx_data[1]                                 ; uart_tx:transmitter|r_tx_data[1]             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.639      ;
; 0.397 ; r_tx_data[5]                                 ; uart_tx:transmitter|r_tx_data[5]             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.641      ;
; 0.399 ; uart_rx:receiver|r_clk_count[12]             ; uart_rx:receiver|r_clk_count[12]             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.642      ;
; 0.449 ; uart_tx:transmitter|r_sm_main.s_tx_data_bits ; uart_tx:transmitter|r_bit_index[0]           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.692      ;
; 0.451 ; uart_tx:transmitter|r_sm_main.s_tx_data_bits ; uart_tx:transmitter|r_bit_index[1]           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.694      ;
; 0.453 ; uart_tx:transmitter|r_sm_main.s_tx_data_bits ; uart_tx:transmitter|r_bit_index[2]           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.696      ;
; 0.477 ; uart_tx:transmitter|r_clk_count[3]           ; uart_tx:transmitter|r_clk_count[4]           ; clk          ; clk         ; 0.000        ; 0.471      ; 1.119      ;
; 0.494 ; uart_tx:transmitter|r_clk_count[8]           ; uart_tx:transmitter|r_clk_count[9]           ; clk          ; clk         ; 0.000        ; 0.471      ; 1.136      ;
; 0.498 ; uart_rx:receiver|r_clk_count[8]              ; uart_rx:receiver|r_clk_count[9]              ; clk          ; clk         ; 0.000        ; 0.467      ; 1.136      ;
; 0.505 ; uart_tx:transmitter|r_clk_count[8]           ; uart_tx:transmitter|r_clk_count[10]          ; clk          ; clk         ; 0.000        ; 0.471      ; 1.147      ;
; 0.508 ; r_tx_data[6]                                 ; uart_tx:transmitter|r_tx_data[6]             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.752      ;
; 0.516 ; uart_tx:transmitter|r_clk_count[11]          ; uart_tx:transmitter|r_clk_count[12]          ; clk          ; clk         ; 0.000        ; 0.471      ; 1.158      ;
; 0.538 ; uart_tx:transmitter|r_sm_main.s_tx_stop_bit  ; uart_tx:transmitter|r_sm_main.s_cleanup      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.781      ;
; 0.546 ; r_tx_data[4]                                 ; uart_tx:transmitter|r_tx_data[4]             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.790      ;
; 0.547 ; r_tx_data[3]                                 ; uart_tx:transmitter|r_tx_data[3]             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.791      ;
; 0.547 ; r_tx_data[7]                                 ; uart_tx:transmitter|r_tx_data[7]             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.791      ;
; 0.564 ; uart_tx:transmitter|r_clk_count[2]           ; uart_tx:transmitter|r_clk_count[2]           ; clk          ; clk         ; 0.000        ; 0.088      ; 0.823      ;
; 0.566 ; uart_tx:transmitter|r_clk_count[1]           ; uart_tx:transmitter|r_clk_count[1]           ; clk          ; clk         ; 0.000        ; 0.088      ; 0.825      ;
; 0.571 ; uart_tx:transmitter|r_clk_count[4]           ; uart_tx:transmitter|r_clk_count[4]           ; clk          ; clk         ; 0.000        ; 0.088      ; 0.830      ;
; 0.575 ; uart_tx:transmitter|r_clk_count[9]           ; uart_tx:transmitter|r_clk_count[9]           ; clk          ; clk         ; 0.000        ; 0.088      ; 0.834      ;
; 0.577 ; uart_tx:transmitter|r_clk_count[7]           ; uart_tx:transmitter|r_clk_count[9]           ; clk          ; clk         ; 0.000        ; 0.471      ; 1.219      ;
; 0.586 ; uart_tx:transmitter|r_clk_count[12]          ; uart_tx:transmitter|r_clk_count[12]          ; clk          ; clk         ; 0.000        ; 0.088      ; 0.845      ;
; 0.587 ; uart_tx:transmitter|r_clk_count[5]           ; uart_tx:transmitter|r_clk_count[5]           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.830      ;
; 0.588 ; uart_tx:transmitter|r_clk_count[7]           ; uart_tx:transmitter|r_clk_count[10]          ; clk          ; clk         ; 0.000        ; 0.471      ; 1.230      ;
; 0.589 ; uart_tx:transmitter|r_clk_count[0]           ; uart_tx:transmitter|r_clk_count[0]           ; clk          ; clk         ; 0.000        ; 0.088      ; 0.848      ;
; 0.589 ; uart_tx:transmitter|r_clk_count[3]           ; uart_tx:transmitter|r_clk_count[3]           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.832      ;
; 0.590 ; uart_tx:transmitter|r_clk_count[7]           ; uart_tx:transmitter|r_clk_count[7]           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.833      ;
; 0.590 ; uart_rx:receiver|r_clk_count[9]              ; uart_rx:receiver|r_clk_count[9]              ; clk          ; clk         ; 0.000        ; 0.089      ; 0.850      ;
; 0.591 ; uart_tx:transmitter|r_clk_count[10]          ; uart_tx:transmitter|r_clk_count[10]          ; clk          ; clk         ; 0.000        ; 0.088      ; 0.850      ;
; 0.591 ; uart_tx:transmitter|r_clk_count[6]           ; uart_tx:transmitter|r_clk_count[9]           ; clk          ; clk         ; 0.000        ; 0.471      ; 1.233      ;
; 0.592 ; uart_tx:transmitter|r_clk_count[6]           ; uart_tx:transmitter|r_clk_count[6]           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.835      ;
; 0.599 ; uart_rx:receiver|r_clk_count[1]              ; uart_rx:receiver|r_clk_count[1]              ; clk          ; clk         ; 0.000        ; 0.072      ; 0.842      ;
; 0.601 ; uart_rx:receiver|r_clk_count[7]              ; uart_rx:receiver|r_clk_count[9]              ; clk          ; clk         ; 0.000        ; 0.467      ; 1.239      ;
; 0.602 ; uart_tx:transmitter|r_clk_count[6]           ; uart_tx:transmitter|r_clk_count[10]          ; clk          ; clk         ; 0.000        ; 0.471      ; 1.244      ;
; 0.605 ; uart_tx:transmitter|r_clk_count[8]           ; uart_tx:transmitter|r_clk_count[8]           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.848      ;
; 0.605 ; uart_rx:receiver|r_clk_count[2]              ; uart_rx:receiver|r_clk_count[2]              ; clk          ; clk         ; 0.000        ; 0.072      ; 0.848      ;
; 0.605 ; uart_rx:receiver|r_clk_count[8]              ; uart_rx:receiver|r_clk_count[8]              ; clk          ; clk         ; 0.000        ; 0.072      ; 0.848      ;
; 0.607 ; uart_rx:receiver|r_clk_count[11]             ; uart_rx:receiver|r_clk_count[11]             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.850      ;
; 0.610 ; uart_tx:transmitter|r_sm_main.s_tx_start_bit ; uart_tx:transmitter|o_tx_active              ; clk          ; clk         ; 0.000        ; 0.073      ; 0.854      ;
; 0.610 ; uart_rx:receiver|r_clk_count[7]              ; uart_rx:receiver|r_clk_count[7]              ; clk          ; clk         ; 0.000        ; 0.072      ; 0.853      ;
; 0.612 ; uart_rx:receiver|r_clk_count[6]              ; uart_rx:receiver|r_clk_count[6]              ; clk          ; clk         ; 0.000        ; 0.072      ; 0.855      ;
; 0.612 ; uart_rx:receiver|r_clk_count[10]             ; uart_rx:receiver|r_clk_count[10]             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.855      ;
; 0.615 ; uart_tx:transmitter|r_clk_count[8]           ; uart_tx:transmitter|r_clk_count[12]          ; clk          ; clk         ; 0.000        ; 0.471      ; 1.257      ;
; 0.615 ; uart_rx:receiver|r_clk_count[6]              ; uart_rx:receiver|r_clk_count[9]              ; clk          ; clk         ; 0.000        ; 0.467      ; 1.253      ;
; 0.619 ; uart_rx:receiver|r_sm_main.s_rx_start_bit    ; uart_rx:receiver|r_rx_dv                     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.863      ;
; 0.625 ; uart_rx:receiver|r_clk_count[0]              ; uart_rx:receiver|r_clk_count[0]              ; clk          ; clk         ; 0.000        ; 0.072      ; 0.868      ;
; 0.628 ; uart_tx:transmitter|r_clk_count[11]          ; uart_tx:transmitter|r_clk_count[11]          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.871      ;
; 0.633 ; uart_rx:receiver|r_rx_data                   ; uart_rx:receiver|r_sm_main.s_rx_data_bits    ; clk          ; clk         ; 0.000        ; 0.089      ; 0.893      ;
; 0.636 ; uart_rx:receiver|r_sm_main.s_idle            ; uart_rx:receiver|r_sm_main.s_rx_start_bit    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.880      ;
; 0.649 ; uart_tx:transmitter|r_sm_main.s_tx_data_bits ; uart_tx:transmitter|r_sm_main.s_tx_stop_bit  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.892      ;
; 0.654 ; uart_tx:transmitter|r_sm_main.s_idle         ; uart_tx:transmitter|r_sm_main.s_tx_start_bit ; clk          ; clk         ; 0.000        ; 0.073      ; 0.898      ;
; 0.664 ; uart_tx:transmitter|r_sm_main.s_cleanup      ; uart_tx:transmitter|o_tx_serial              ; clk          ; clk         ; 0.000        ; 0.072      ; 0.907      ;
; 0.674 ; uart_rx:receiver|r_rx_dv                     ; r_tx_dv                                      ; clk          ; clk         ; 0.000        ; 0.480      ; 1.325      ;
; 0.683 ; uart_tx:transmitter|r_clk_count[5]           ; uart_tx:transmitter|r_clk_count[9]           ; clk          ; clk         ; 0.000        ; 0.471      ; 1.325      ;
; 0.694 ; uart_tx:transmitter|r_clk_count[5]           ; uart_tx:transmitter|r_clk_count[10]          ; clk          ; clk         ; 0.000        ; 0.471      ; 1.336      ;
; 0.698 ; uart_tx:transmitter|r_clk_count[7]           ; uart_tx:transmitter|r_clk_count[12]          ; clk          ; clk         ; 0.000        ; 0.471      ; 1.340      ;
; 0.712 ; uart_tx:transmitter|r_clk_count[6]           ; uart_tx:transmitter|r_clk_count[12]          ; clk          ; clk         ; 0.000        ; 0.471      ; 1.354      ;
; 0.725 ; uart_rx:receiver|r_rx_data_r                 ; uart_rx:receiver|r_rx_data                   ; clk          ; clk         ; 0.000        ; 0.502      ; 1.398      ;
; 0.729 ; uart_tx:transmitter|r_sm_main.s_cleanup      ; uart_tx:transmitter|r_clk_count[9]           ; clk          ; clk         ; 0.000        ; 0.470      ; 1.370      ;
; 0.729 ; uart_tx:transmitter|r_sm_main.s_cleanup      ; uart_tx:transmitter|r_clk_count[4]           ; clk          ; clk         ; 0.000        ; 0.470      ; 1.370      ;
; 0.729 ; uart_tx:transmitter|r_sm_main.s_cleanup      ; uart_tx:transmitter|r_clk_count[0]           ; clk          ; clk         ; 0.000        ; 0.470      ; 1.370      ;
; 0.729 ; uart_tx:transmitter|r_sm_main.s_cleanup      ; uart_tx:transmitter|r_clk_count[1]           ; clk          ; clk         ; 0.000        ; 0.470      ; 1.370      ;
; 0.729 ; uart_tx:transmitter|r_sm_main.s_cleanup      ; uart_tx:transmitter|r_clk_count[2]           ; clk          ; clk         ; 0.000        ; 0.470      ; 1.370      ;
; 0.729 ; uart_tx:transmitter|r_sm_main.s_cleanup      ; uart_tx:transmitter|r_clk_count[12]          ; clk          ; clk         ; 0.000        ; 0.470      ; 1.370      ;
; 0.729 ; uart_tx:transmitter|r_sm_main.s_cleanup      ; uart_tx:transmitter|r_clk_count[10]          ; clk          ; clk         ; 0.000        ; 0.470      ; 1.370      ;
; 0.753 ; uart_rx:receiver|r_bit_index[0]              ; uart_rx:receiver|r_sm_main.s_rx_data_bits    ; clk          ; clk         ; 0.000        ; 0.472      ; 1.396      ;
; 0.770 ; uart_rx:receiver|r_clk_count[5]              ; uart_rx:receiver|r_clk_count[5]              ; clk          ; clk         ; 0.000        ; 0.072      ; 1.013      ;
; 0.773 ; uart_rx:receiver|r_clk_count[3]              ; uart_rx:receiver|r_clk_count[3]              ; clk          ; clk         ; 0.000        ; 0.072      ; 1.016      ;
; 0.781 ; uart_rx:receiver|r_clk_count[4]              ; uart_rx:receiver|r_clk_count[4]              ; clk          ; clk         ; 0.000        ; 0.072      ; 1.024      ;
; 0.781 ; uart_rx:receiver|r_sm_main.s_cleanup         ; uart_rx:receiver|r_sm_main.s_idle            ; clk          ; clk         ; 0.000        ; 0.073      ; 1.025      ;
; 0.796 ; uart_tx:transmitter|r_clk_count[3]           ; uart_tx:transmitter|r_clk_count[9]           ; clk          ; clk         ; 0.000        ; 0.471      ; 1.438      ;
; 0.799 ; uart_tx:transmitter|r_sm_main.s_tx_stop_bit  ; uart_tx:transmitter|o_tx_active              ; clk          ; clk         ; 0.000        ; 0.073      ; 1.043      ;
+-------+----------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; -0.720 ; -31.321           ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.115 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -3.000 ; -81.009                         ;
+-------+--------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                        ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.720 ; uart_rx:receiver|r_clk_count[9]     ; uart_rx:receiver|r_clk_count[7]     ; clk          ; clk         ; 1.000        ; -0.245     ; 1.462      ;
; -0.720 ; uart_rx:receiver|r_clk_count[9]     ; uart_rx:receiver|r_clk_count[0]     ; clk          ; clk         ; 1.000        ; -0.245     ; 1.462      ;
; -0.720 ; uart_rx:receiver|r_clk_count[9]     ; uart_rx:receiver|r_clk_count[1]     ; clk          ; clk         ; 1.000        ; -0.245     ; 1.462      ;
; -0.720 ; uart_rx:receiver|r_clk_count[9]     ; uart_rx:receiver|r_clk_count[2]     ; clk          ; clk         ; 1.000        ; -0.245     ; 1.462      ;
; -0.720 ; uart_rx:receiver|r_clk_count[9]     ; uart_rx:receiver|r_clk_count[4]     ; clk          ; clk         ; 1.000        ; -0.245     ; 1.462      ;
; -0.720 ; uart_rx:receiver|r_clk_count[9]     ; uart_rx:receiver|r_clk_count[5]     ; clk          ; clk         ; 1.000        ; -0.245     ; 1.462      ;
; -0.720 ; uart_rx:receiver|r_clk_count[9]     ; uart_rx:receiver|r_clk_count[6]     ; clk          ; clk         ; 1.000        ; -0.245     ; 1.462      ;
; -0.720 ; uart_rx:receiver|r_clk_count[9]     ; uart_rx:receiver|r_clk_count[8]     ; clk          ; clk         ; 1.000        ; -0.245     ; 1.462      ;
; -0.720 ; uart_rx:receiver|r_clk_count[9]     ; uart_rx:receiver|r_clk_count[11]    ; clk          ; clk         ; 1.000        ; -0.245     ; 1.462      ;
; -0.720 ; uart_rx:receiver|r_clk_count[9]     ; uart_rx:receiver|r_clk_count[10]    ; clk          ; clk         ; 1.000        ; -0.245     ; 1.462      ;
; -0.720 ; uart_rx:receiver|r_clk_count[9]     ; uart_rx:receiver|r_clk_count[12]    ; clk          ; clk         ; 1.000        ; -0.245     ; 1.462      ;
; -0.720 ; uart_rx:receiver|r_clk_count[9]     ; uart_rx:receiver|r_clk_count[3]     ; clk          ; clk         ; 1.000        ; -0.245     ; 1.462      ;
; -0.719 ; uart_rx:receiver|r_clk_count[6]     ; uart_rx:receiver|r_clk_count[7]     ; clk          ; clk         ; 1.000        ; -0.042     ; 1.664      ;
; -0.719 ; uart_rx:receiver|r_clk_count[6]     ; uart_rx:receiver|r_clk_count[0]     ; clk          ; clk         ; 1.000        ; -0.042     ; 1.664      ;
; -0.719 ; uart_rx:receiver|r_clk_count[6]     ; uart_rx:receiver|r_clk_count[1]     ; clk          ; clk         ; 1.000        ; -0.042     ; 1.664      ;
; -0.719 ; uart_rx:receiver|r_clk_count[6]     ; uart_rx:receiver|r_clk_count[2]     ; clk          ; clk         ; 1.000        ; -0.042     ; 1.664      ;
; -0.719 ; uart_rx:receiver|r_clk_count[6]     ; uart_rx:receiver|r_clk_count[4]     ; clk          ; clk         ; 1.000        ; -0.042     ; 1.664      ;
; -0.719 ; uart_rx:receiver|r_clk_count[6]     ; uart_rx:receiver|r_clk_count[5]     ; clk          ; clk         ; 1.000        ; -0.042     ; 1.664      ;
; -0.719 ; uart_rx:receiver|r_clk_count[6]     ; uart_rx:receiver|r_clk_count[6]     ; clk          ; clk         ; 1.000        ; -0.042     ; 1.664      ;
; -0.719 ; uart_rx:receiver|r_clk_count[6]     ; uart_rx:receiver|r_clk_count[8]     ; clk          ; clk         ; 1.000        ; -0.042     ; 1.664      ;
; -0.719 ; uart_rx:receiver|r_clk_count[6]     ; uart_rx:receiver|r_clk_count[11]    ; clk          ; clk         ; 1.000        ; -0.042     ; 1.664      ;
; -0.719 ; uart_rx:receiver|r_clk_count[6]     ; uart_rx:receiver|r_clk_count[10]    ; clk          ; clk         ; 1.000        ; -0.042     ; 1.664      ;
; -0.719 ; uart_rx:receiver|r_clk_count[6]     ; uart_rx:receiver|r_clk_count[12]    ; clk          ; clk         ; 1.000        ; -0.042     ; 1.664      ;
; -0.719 ; uart_rx:receiver|r_clk_count[6]     ; uart_rx:receiver|r_clk_count[3]     ; clk          ; clk         ; 1.000        ; -0.042     ; 1.664      ;
; -0.700 ; uart_rx:receiver|r_clk_count[4]     ; uart_rx:receiver|r_clk_count[7]     ; clk          ; clk         ; 1.000        ; -0.042     ; 1.645      ;
; -0.700 ; uart_rx:receiver|r_clk_count[4]     ; uart_rx:receiver|r_clk_count[0]     ; clk          ; clk         ; 1.000        ; -0.042     ; 1.645      ;
; -0.700 ; uart_rx:receiver|r_clk_count[4]     ; uart_rx:receiver|r_clk_count[1]     ; clk          ; clk         ; 1.000        ; -0.042     ; 1.645      ;
; -0.700 ; uart_rx:receiver|r_clk_count[4]     ; uart_rx:receiver|r_clk_count[2]     ; clk          ; clk         ; 1.000        ; -0.042     ; 1.645      ;
; -0.700 ; uart_rx:receiver|r_clk_count[4]     ; uart_rx:receiver|r_clk_count[4]     ; clk          ; clk         ; 1.000        ; -0.042     ; 1.645      ;
; -0.700 ; uart_rx:receiver|r_clk_count[4]     ; uart_rx:receiver|r_clk_count[5]     ; clk          ; clk         ; 1.000        ; -0.042     ; 1.645      ;
; -0.700 ; uart_rx:receiver|r_clk_count[4]     ; uart_rx:receiver|r_clk_count[6]     ; clk          ; clk         ; 1.000        ; -0.042     ; 1.645      ;
; -0.700 ; uart_rx:receiver|r_clk_count[4]     ; uart_rx:receiver|r_clk_count[8]     ; clk          ; clk         ; 1.000        ; -0.042     ; 1.645      ;
; -0.700 ; uart_rx:receiver|r_clk_count[4]     ; uart_rx:receiver|r_clk_count[11]    ; clk          ; clk         ; 1.000        ; -0.042     ; 1.645      ;
; -0.700 ; uart_rx:receiver|r_clk_count[4]     ; uart_rx:receiver|r_clk_count[10]    ; clk          ; clk         ; 1.000        ; -0.042     ; 1.645      ;
; -0.700 ; uart_rx:receiver|r_clk_count[4]     ; uart_rx:receiver|r_clk_count[12]    ; clk          ; clk         ; 1.000        ; -0.042     ; 1.645      ;
; -0.700 ; uart_rx:receiver|r_clk_count[4]     ; uart_rx:receiver|r_clk_count[3]     ; clk          ; clk         ; 1.000        ; -0.042     ; 1.645      ;
; -0.696 ; uart_rx:receiver|r_clk_count[11]    ; uart_rx:receiver|r_clk_count[7]     ; clk          ; clk         ; 1.000        ; -0.042     ; 1.641      ;
; -0.696 ; uart_rx:receiver|r_clk_count[11]    ; uart_rx:receiver|r_clk_count[0]     ; clk          ; clk         ; 1.000        ; -0.042     ; 1.641      ;
; -0.696 ; uart_rx:receiver|r_clk_count[11]    ; uart_rx:receiver|r_clk_count[1]     ; clk          ; clk         ; 1.000        ; -0.042     ; 1.641      ;
; -0.696 ; uart_rx:receiver|r_clk_count[11]    ; uart_rx:receiver|r_clk_count[2]     ; clk          ; clk         ; 1.000        ; -0.042     ; 1.641      ;
; -0.696 ; uart_rx:receiver|r_clk_count[11]    ; uart_rx:receiver|r_clk_count[4]     ; clk          ; clk         ; 1.000        ; -0.042     ; 1.641      ;
; -0.696 ; uart_rx:receiver|r_clk_count[11]    ; uart_rx:receiver|r_clk_count[5]     ; clk          ; clk         ; 1.000        ; -0.042     ; 1.641      ;
; -0.696 ; uart_rx:receiver|r_clk_count[11]    ; uart_rx:receiver|r_clk_count[6]     ; clk          ; clk         ; 1.000        ; -0.042     ; 1.641      ;
; -0.696 ; uart_rx:receiver|r_clk_count[11]    ; uart_rx:receiver|r_clk_count[8]     ; clk          ; clk         ; 1.000        ; -0.042     ; 1.641      ;
; -0.696 ; uart_rx:receiver|r_clk_count[11]    ; uart_rx:receiver|r_clk_count[11]    ; clk          ; clk         ; 1.000        ; -0.042     ; 1.641      ;
; -0.696 ; uart_rx:receiver|r_clk_count[11]    ; uart_rx:receiver|r_clk_count[10]    ; clk          ; clk         ; 1.000        ; -0.042     ; 1.641      ;
; -0.696 ; uart_rx:receiver|r_clk_count[11]    ; uart_rx:receiver|r_clk_count[12]    ; clk          ; clk         ; 1.000        ; -0.042     ; 1.641      ;
; -0.696 ; uart_rx:receiver|r_clk_count[11]    ; uart_rx:receiver|r_clk_count[3]     ; clk          ; clk         ; 1.000        ; -0.042     ; 1.641      ;
; -0.683 ; uart_rx:receiver|r_clk_count[9]     ; uart_rx:receiver|r_rx_byte[6]       ; clk          ; clk         ; 1.000        ; -0.071     ; 1.599      ;
; -0.682 ; uart_rx:receiver|r_clk_count[6]     ; uart_rx:receiver|r_rx_byte[6]       ; clk          ; clk         ; 1.000        ; 0.132      ; 1.801      ;
; -0.673 ; uart_rx:receiver|r_clk_count[9]     ; uart_rx:receiver|r_rx_byte[0]       ; clk          ; clk         ; 1.000        ; -0.071     ; 1.589      ;
; -0.672 ; uart_rx:receiver|r_clk_count[6]     ; uart_rx:receiver|r_rx_byte[0]       ; clk          ; clk         ; 1.000        ; 0.132      ; 1.791      ;
; -0.666 ; uart_rx:receiver|r_clk_count[9]     ; uart_rx:receiver|r_rx_dv            ; clk          ; clk         ; 1.000        ; -0.245     ; 1.408      ;
; -0.665 ; uart_rx:receiver|r_clk_count[6]     ; uart_rx:receiver|r_rx_dv            ; clk          ; clk         ; 1.000        ; -0.042     ; 1.610      ;
; -0.663 ; uart_rx:receiver|r_clk_count[4]     ; uart_rx:receiver|r_rx_byte[6]       ; clk          ; clk         ; 1.000        ; 0.132      ; 1.782      ;
; -0.653 ; uart_rx:receiver|r_clk_count[4]     ; uart_rx:receiver|r_rx_byte[0]       ; clk          ; clk         ; 1.000        ; 0.132      ; 1.772      ;
; -0.647 ; uart_rx:receiver|r_clk_count[9]     ; uart_rx:receiver|r_rx_byte[2]       ; clk          ; clk         ; 1.000        ; -0.071     ; 1.563      ;
; -0.646 ; uart_rx:receiver|r_clk_count[4]     ; uart_rx:receiver|r_rx_dv            ; clk          ; clk         ; 1.000        ; -0.042     ; 1.591      ;
; -0.646 ; uart_rx:receiver|r_clk_count[6]     ; uart_rx:receiver|r_rx_byte[2]       ; clk          ; clk         ; 1.000        ; 0.132      ; 1.765      ;
; -0.629 ; uart_rx:receiver|r_clk_count[0]     ; uart_rx:receiver|r_clk_count[7]     ; clk          ; clk         ; 1.000        ; -0.042     ; 1.574      ;
; -0.629 ; uart_rx:receiver|r_clk_count[0]     ; uart_rx:receiver|r_clk_count[0]     ; clk          ; clk         ; 1.000        ; -0.042     ; 1.574      ;
; -0.629 ; uart_rx:receiver|r_clk_count[0]     ; uart_rx:receiver|r_clk_count[1]     ; clk          ; clk         ; 1.000        ; -0.042     ; 1.574      ;
; -0.629 ; uart_rx:receiver|r_clk_count[0]     ; uart_rx:receiver|r_clk_count[2]     ; clk          ; clk         ; 1.000        ; -0.042     ; 1.574      ;
; -0.629 ; uart_rx:receiver|r_clk_count[0]     ; uart_rx:receiver|r_clk_count[4]     ; clk          ; clk         ; 1.000        ; -0.042     ; 1.574      ;
; -0.629 ; uart_rx:receiver|r_clk_count[0]     ; uart_rx:receiver|r_clk_count[5]     ; clk          ; clk         ; 1.000        ; -0.042     ; 1.574      ;
; -0.629 ; uart_rx:receiver|r_clk_count[0]     ; uart_rx:receiver|r_clk_count[6]     ; clk          ; clk         ; 1.000        ; -0.042     ; 1.574      ;
; -0.629 ; uart_rx:receiver|r_clk_count[0]     ; uart_rx:receiver|r_clk_count[8]     ; clk          ; clk         ; 1.000        ; -0.042     ; 1.574      ;
; -0.629 ; uart_rx:receiver|r_clk_count[0]     ; uart_rx:receiver|r_clk_count[11]    ; clk          ; clk         ; 1.000        ; -0.042     ; 1.574      ;
; -0.629 ; uart_rx:receiver|r_clk_count[0]     ; uart_rx:receiver|r_clk_count[10]    ; clk          ; clk         ; 1.000        ; -0.042     ; 1.574      ;
; -0.629 ; uart_rx:receiver|r_clk_count[0]     ; uart_rx:receiver|r_clk_count[12]    ; clk          ; clk         ; 1.000        ; -0.042     ; 1.574      ;
; -0.629 ; uart_rx:receiver|r_clk_count[0]     ; uart_rx:receiver|r_clk_count[3]     ; clk          ; clk         ; 1.000        ; -0.042     ; 1.574      ;
; -0.627 ; uart_rx:receiver|r_clk_count[4]     ; uart_rx:receiver|r_rx_byte[2]       ; clk          ; clk         ; 1.000        ; 0.132      ; 1.746      ;
; -0.623 ; uart_tx:transmitter|r_clk_count[4]  ; uart_tx:transmitter|r_clk_count[3]  ; clk          ; clk         ; 1.000        ; -0.246     ; 1.364      ;
; -0.623 ; uart_tx:transmitter|r_clk_count[4]  ; uart_tx:transmitter|r_clk_count[6]  ; clk          ; clk         ; 1.000        ; -0.246     ; 1.364      ;
; -0.623 ; uart_tx:transmitter|r_clk_count[4]  ; uart_tx:transmitter|r_clk_count[5]  ; clk          ; clk         ; 1.000        ; -0.246     ; 1.364      ;
; -0.623 ; uart_tx:transmitter|r_clk_count[4]  ; uart_tx:transmitter|r_clk_count[11] ; clk          ; clk         ; 1.000        ; -0.246     ; 1.364      ;
; -0.623 ; uart_tx:transmitter|r_clk_count[4]  ; uart_tx:transmitter|r_clk_count[7]  ; clk          ; clk         ; 1.000        ; -0.246     ; 1.364      ;
; -0.623 ; uart_tx:transmitter|r_clk_count[4]  ; uart_tx:transmitter|r_clk_count[8]  ; clk          ; clk         ; 1.000        ; -0.246     ; 1.364      ;
; -0.619 ; uart_rx:receiver|r_clk_count[12]    ; uart_rx:receiver|r_clk_count[7]     ; clk          ; clk         ; 1.000        ; -0.042     ; 1.564      ;
; -0.619 ; uart_rx:receiver|r_clk_count[12]    ; uart_rx:receiver|r_clk_count[0]     ; clk          ; clk         ; 1.000        ; -0.042     ; 1.564      ;
; -0.619 ; uart_rx:receiver|r_clk_count[12]    ; uart_rx:receiver|r_clk_count[1]     ; clk          ; clk         ; 1.000        ; -0.042     ; 1.564      ;
; -0.619 ; uart_rx:receiver|r_clk_count[12]    ; uart_rx:receiver|r_clk_count[2]     ; clk          ; clk         ; 1.000        ; -0.042     ; 1.564      ;
; -0.619 ; uart_rx:receiver|r_clk_count[12]    ; uart_rx:receiver|r_clk_count[4]     ; clk          ; clk         ; 1.000        ; -0.042     ; 1.564      ;
; -0.619 ; uart_rx:receiver|r_clk_count[12]    ; uart_rx:receiver|r_clk_count[5]     ; clk          ; clk         ; 1.000        ; -0.042     ; 1.564      ;
; -0.619 ; uart_rx:receiver|r_clk_count[12]    ; uart_rx:receiver|r_clk_count[6]     ; clk          ; clk         ; 1.000        ; -0.042     ; 1.564      ;
; -0.619 ; uart_rx:receiver|r_clk_count[12]    ; uart_rx:receiver|r_clk_count[8]     ; clk          ; clk         ; 1.000        ; -0.042     ; 1.564      ;
; -0.619 ; uart_rx:receiver|r_clk_count[12]    ; uart_rx:receiver|r_clk_count[11]    ; clk          ; clk         ; 1.000        ; -0.042     ; 1.564      ;
; -0.619 ; uart_rx:receiver|r_clk_count[12]    ; uart_rx:receiver|r_clk_count[10]    ; clk          ; clk         ; 1.000        ; -0.042     ; 1.564      ;
; -0.619 ; uart_rx:receiver|r_clk_count[12]    ; uart_rx:receiver|r_clk_count[12]    ; clk          ; clk         ; 1.000        ; -0.042     ; 1.564      ;
; -0.619 ; uart_rx:receiver|r_clk_count[12]    ; uart_rx:receiver|r_clk_count[3]     ; clk          ; clk         ; 1.000        ; -0.042     ; 1.564      ;
; -0.617 ; uart_tx:transmitter|r_clk_count[10] ; uart_tx:transmitter|r_clk_count[3]  ; clk          ; clk         ; 1.000        ; -0.246     ; 1.358      ;
; -0.617 ; uart_tx:transmitter|r_clk_count[10] ; uart_tx:transmitter|r_clk_count[6]  ; clk          ; clk         ; 1.000        ; -0.246     ; 1.358      ;
; -0.617 ; uart_tx:transmitter|r_clk_count[10] ; uart_tx:transmitter|r_clk_count[5]  ; clk          ; clk         ; 1.000        ; -0.246     ; 1.358      ;
; -0.617 ; uart_tx:transmitter|r_clk_count[10] ; uart_tx:transmitter|r_clk_count[11] ; clk          ; clk         ; 1.000        ; -0.246     ; 1.358      ;
; -0.617 ; uart_tx:transmitter|r_clk_count[10] ; uart_tx:transmitter|r_clk_count[7]  ; clk          ; clk         ; 1.000        ; -0.246     ; 1.358      ;
; -0.617 ; uart_tx:transmitter|r_clk_count[10] ; uart_tx:transmitter|r_clk_count[8]  ; clk          ; clk         ; 1.000        ; -0.246     ; 1.358      ;
; -0.599 ; uart_rx:receiver|r_clk_count[5]     ; uart_rx:receiver|r_clk_count[7]     ; clk          ; clk         ; 1.000        ; -0.042     ; 1.544      ;
; -0.599 ; uart_rx:receiver|r_clk_count[5]     ; uart_rx:receiver|r_clk_count[0]     ; clk          ; clk         ; 1.000        ; -0.042     ; 1.544      ;
; -0.599 ; uart_rx:receiver|r_clk_count[5]     ; uart_rx:receiver|r_clk_count[1]     ; clk          ; clk         ; 1.000        ; -0.042     ; 1.544      ;
; -0.599 ; uart_rx:receiver|r_clk_count[5]     ; uart_rx:receiver|r_clk_count[2]     ; clk          ; clk         ; 1.000        ; -0.042     ; 1.544      ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                          ;
+-------+----------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.115 ; uart_tx:transmitter|r_tx_done                ; r_tx_dv                                      ; clk          ; clk         ; 0.000        ; 0.245      ; 0.444      ;
; 0.173 ; uart_rx:receiver|r_rx_byte[2]                ; uart_rx:receiver|r_rx_byte[2]                ; clk          ; clk         ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; uart_rx:receiver|r_rx_byte[3]                ; uart_rx:receiver|r_rx_byte[3]                ; clk          ; clk         ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; uart_rx:receiver|r_rx_byte[1]                ; uart_rx:receiver|r_rx_byte[1]                ; clk          ; clk         ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; uart_rx:receiver|r_rx_byte[0]                ; uart_rx:receiver|r_rx_byte[0]                ; clk          ; clk         ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; uart_rx:receiver|r_rx_byte[6]                ; uart_rx:receiver|r_rx_byte[6]                ; clk          ; clk         ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; uart_rx:receiver|r_rx_byte[7]                ; uart_rx:receiver|r_rx_byte[7]                ; clk          ; clk         ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; uart_rx:receiver|r_rx_byte[5]                ; uart_rx:receiver|r_rx_byte[5]                ; clk          ; clk         ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; uart_rx:receiver|r_rx_byte[4]                ; uart_rx:receiver|r_rx_byte[4]                ; clk          ; clk         ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; uart_rx:receiver|r_sm_main.s_rx_stop_bit     ; uart_rx:receiver|r_sm_main.s_rx_stop_bit     ; clk          ; clk         ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; uart_rx:receiver|r_bit_index[2]              ; uart_rx:receiver|r_bit_index[2]              ; clk          ; clk         ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; r_tx_dv                                      ; r_tx_dv                                      ; clk          ; clk         ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; uart_rx:receiver|r_sm_main.s_rx_data_bits    ; uart_rx:receiver|r_sm_main.s_rx_data_bits    ; clk          ; clk         ; 0.000        ; 0.050      ; 0.307      ;
; 0.181 ; uart_tx:transmitter|o_tx_serial              ; uart_tx:transmitter|o_tx_serial              ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_tx:transmitter|o_tx_active              ; uart_tx:transmitter|o_tx_active              ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_tx:transmitter|r_sm_main.s_tx_stop_bit  ; uart_tx:transmitter|r_sm_main.s_tx_stop_bit  ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_tx:transmitter|r_sm_main.s_tx_data_bits ; uart_tx:transmitter|r_sm_main.s_tx_data_bits ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_tx:transmitter|r_sm_main.s_tx_start_bit ; uart_tx:transmitter|r_sm_main.s_tx_start_bit ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_tx:transmitter|r_bit_index[1]           ; uart_tx:transmitter|r_bit_index[1]           ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_tx:transmitter|r_bit_index[2]           ; uart_tx:transmitter|r_bit_index[2]           ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_tx:transmitter|r_bit_index[0]           ; uart_tx:transmitter|r_bit_index[0]           ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_tx:transmitter|r_sm_main.s_idle         ; uart_tx:transmitter|r_sm_main.s_idle         ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_rx:receiver|r_rx_dv                     ; uart_rx:receiver|r_rx_dv                     ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_rx:receiver|r_bit_index[1]              ; uart_rx:receiver|r_bit_index[1]              ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_rx:receiver|r_bit_index[0]              ; uart_rx:receiver|r_bit_index[0]              ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_rx:receiver|r_sm_main.s_idle            ; uart_rx:receiver|r_sm_main.s_idle            ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_rx:receiver|r_sm_main.s_rx_start_bit    ; uart_rx:receiver|r_sm_main.s_rx_start_bit    ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.188 ; r_tx_data[2]                                 ; uart_tx:transmitter|r_tx_data[2]             ; clk          ; clk         ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; r_tx_data[1]                                 ; uart_tx:transmitter|r_tx_data[1]             ; clk          ; clk         ; 0.000        ; 0.042      ; 0.314      ;
; 0.190 ; r_tx_data[5]                                 ; uart_tx:transmitter|r_tx_data[5]             ; clk          ; clk         ; 0.000        ; 0.042      ; 0.316      ;
; 0.198 ; uart_rx:receiver|r_clk_count[12]             ; uart_rx:receiver|r_clk_count[12]             ; clk          ; clk         ; 0.000        ; 0.042      ; 0.324      ;
; 0.229 ; uart_tx:transmitter|r_sm_main.s_tx_data_bits ; uart_tx:transmitter|r_bit_index[0]           ; clk          ; clk         ; 0.000        ; 0.042      ; 0.355      ;
; 0.231 ; uart_tx:transmitter|r_sm_main.s_tx_data_bits ; uart_tx:transmitter|r_bit_index[1]           ; clk          ; clk         ; 0.000        ; 0.042      ; 0.357      ;
; 0.232 ; uart_tx:transmitter|r_sm_main.s_tx_data_bits ; uart_tx:transmitter|r_bit_index[2]           ; clk          ; clk         ; 0.000        ; 0.042      ; 0.358      ;
; 0.238 ; uart_tx:transmitter|r_clk_count[3]           ; uart_tx:transmitter|r_clk_count[4]           ; clk          ; clk         ; 0.000        ; 0.246      ; 0.568      ;
; 0.249 ; r_tx_data[6]                                 ; uart_tx:transmitter|r_tx_data[6]             ; clk          ; clk         ; 0.000        ; 0.042      ; 0.375      ;
; 0.256 ; uart_tx:transmitter|r_clk_count[8]           ; uart_tx:transmitter|r_clk_count[9]           ; clk          ; clk         ; 0.000        ; 0.246      ; 0.586      ;
; 0.257 ; uart_rx:receiver|r_clk_count[8]              ; uart_rx:receiver|r_clk_count[9]              ; clk          ; clk         ; 0.000        ; 0.245      ; 0.586      ;
; 0.259 ; uart_tx:transmitter|r_clk_count[8]           ; uart_tx:transmitter|r_clk_count[10]          ; clk          ; clk         ; 0.000        ; 0.246      ; 0.589      ;
; 0.261 ; r_tx_data[3]                                 ; uart_tx:transmitter|r_tx_data[3]             ; clk          ; clk         ; 0.000        ; 0.042      ; 0.387      ;
; 0.261 ; r_tx_data[7]                                 ; uart_tx:transmitter|r_tx_data[7]             ; clk          ; clk         ; 0.000        ; 0.042      ; 0.387      ;
; 0.261 ; r_tx_data[4]                                 ; uart_tx:transmitter|r_tx_data[4]             ; clk          ; clk         ; 0.000        ; 0.042      ; 0.387      ;
; 0.261 ; uart_tx:transmitter|r_clk_count[11]          ; uart_tx:transmitter|r_clk_count[12]          ; clk          ; clk         ; 0.000        ; 0.246      ; 0.591      ;
; 0.266 ; uart_tx:transmitter|r_sm_main.s_tx_stop_bit  ; uart_tx:transmitter|r_sm_main.s_cleanup      ; clk          ; clk         ; 0.000        ; 0.042      ; 0.392      ;
; 0.280 ; uart_tx:transmitter|r_clk_count[1]           ; uart_tx:transmitter|r_clk_count[1]           ; clk          ; clk         ; 0.000        ; 0.050      ; 0.414      ;
; 0.281 ; uart_tx:transmitter|r_clk_count[2]           ; uart_tx:transmitter|r_clk_count[2]           ; clk          ; clk         ; 0.000        ; 0.050      ; 0.415      ;
; 0.284 ; uart_tx:transmitter|r_clk_count[4]           ; uart_tx:transmitter|r_clk_count[4]           ; clk          ; clk         ; 0.000        ; 0.050      ; 0.418      ;
; 0.286 ; uart_tx:transmitter|r_clk_count[9]           ; uart_tx:transmitter|r_clk_count[9]           ; clk          ; clk         ; 0.000        ; 0.050      ; 0.420      ;
; 0.292 ; uart_tx:transmitter|r_clk_count[0]           ; uart_tx:transmitter|r_clk_count[0]           ; clk          ; clk         ; 0.000        ; 0.050      ; 0.426      ;
; 0.292 ; uart_tx:transmitter|r_clk_count[12]          ; uart_tx:transmitter|r_clk_count[12]          ; clk          ; clk         ; 0.000        ; 0.050      ; 0.426      ;
; 0.293 ; uart_tx:transmitter|r_clk_count[3]           ; uart_tx:transmitter|r_clk_count[3]           ; clk          ; clk         ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; uart_tx:transmitter|r_clk_count[5]           ; uart_tx:transmitter|r_clk_count[5]           ; clk          ; clk         ; 0.000        ; 0.042      ; 0.419      ;
; 0.294 ; uart_tx:transmitter|r_clk_count[6]           ; uart_tx:transmitter|r_clk_count[6]           ; clk          ; clk         ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; uart_tx:transmitter|r_clk_count[7]           ; uart_tx:transmitter|r_clk_count[7]           ; clk          ; clk         ; 0.000        ; 0.042      ; 0.420      ;
; 0.296 ; uart_rx:receiver|r_clk_count[9]              ; uart_rx:receiver|r_clk_count[9]              ; clk          ; clk         ; 0.000        ; 0.050      ; 0.430      ;
; 0.297 ; uart_tx:transmitter|r_clk_count[10]          ; uart_tx:transmitter|r_clk_count[10]          ; clk          ; clk         ; 0.000        ; 0.050      ; 0.431      ;
; 0.299 ; uart_rx:receiver|r_clk_count[1]              ; uart_rx:receiver|r_clk_count[1]              ; clk          ; clk         ; 0.000        ; 0.042      ; 0.425      ;
; 0.301 ; uart_rx:receiver|r_clk_count[2]              ; uart_rx:receiver|r_clk_count[2]              ; clk          ; clk         ; 0.000        ; 0.042      ; 0.427      ;
; 0.302 ; uart_tx:transmitter|r_clk_count[8]           ; uart_tx:transmitter|r_clk_count[8]           ; clk          ; clk         ; 0.000        ; 0.042      ; 0.428      ;
; 0.302 ; uart_tx:transmitter|r_clk_count[7]           ; uart_tx:transmitter|r_clk_count[9]           ; clk          ; clk         ; 0.000        ; 0.246      ; 0.632      ;
; 0.302 ; uart_rx:receiver|r_clk_count[8]              ; uart_rx:receiver|r_clk_count[8]              ; clk          ; clk         ; 0.000        ; 0.042      ; 0.428      ;
; 0.304 ; uart_rx:receiver|r_clk_count[11]             ; uart_rx:receiver|r_clk_count[11]             ; clk          ; clk         ; 0.000        ; 0.042      ; 0.430      ;
; 0.305 ; uart_tx:transmitter|r_clk_count[7]           ; uart_tx:transmitter|r_clk_count[10]          ; clk          ; clk         ; 0.000        ; 0.246      ; 0.635      ;
; 0.305 ; uart_rx:receiver|r_clk_count[7]              ; uart_rx:receiver|r_clk_count[7]              ; clk          ; clk         ; 0.000        ; 0.042      ; 0.431      ;
; 0.306 ; uart_rx:receiver|r_clk_count[6]              ; uart_rx:receiver|r_clk_count[6]              ; clk          ; clk         ; 0.000        ; 0.042      ; 0.432      ;
; 0.307 ; uart_tx:transmitter|r_sm_main.s_tx_start_bit ; uart_tx:transmitter|o_tx_active              ; clk          ; clk         ; 0.000        ; 0.042      ; 0.433      ;
; 0.307 ; uart_rx:receiver|r_clk_count[10]             ; uart_rx:receiver|r_clk_count[10]             ; clk          ; clk         ; 0.000        ; 0.042      ; 0.433      ;
; 0.307 ; uart_rx:receiver|r_sm_main.s_rx_start_bit    ; uart_rx:receiver|r_rx_dv                     ; clk          ; clk         ; 0.000        ; 0.042      ; 0.433      ;
; 0.312 ; uart_rx:receiver|r_clk_count[0]              ; uart_rx:receiver|r_clk_count[0]              ; clk          ; clk         ; 0.000        ; 0.042      ; 0.438      ;
; 0.314 ; uart_tx:transmitter|r_clk_count[6]           ; uart_tx:transmitter|r_clk_count[9]           ; clk          ; clk         ; 0.000        ; 0.246      ; 0.644      ;
; 0.314 ; uart_rx:receiver|r_clk_count[7]              ; uart_rx:receiver|r_clk_count[9]              ; clk          ; clk         ; 0.000        ; 0.245      ; 0.643      ;
; 0.316 ; uart_tx:transmitter|r_clk_count[11]          ; uart_tx:transmitter|r_clk_count[11]          ; clk          ; clk         ; 0.000        ; 0.042      ; 0.442      ;
; 0.317 ; uart_tx:transmitter|r_clk_count[6]           ; uart_tx:transmitter|r_clk_count[10]          ; clk          ; clk         ; 0.000        ; 0.246      ; 0.647      ;
; 0.319 ; uart_rx:receiver|r_sm_main.s_idle            ; uart_rx:receiver|r_sm_main.s_rx_start_bit    ; clk          ; clk         ; 0.000        ; 0.042      ; 0.445      ;
; 0.320 ; uart_rx:receiver|r_rx_dv                     ; r_tx_dv                                      ; clk          ; clk         ; 0.000        ; 0.254      ; 0.658      ;
; 0.325 ; uart_tx:transmitter|r_clk_count[8]           ; uart_tx:transmitter|r_clk_count[12]          ; clk          ; clk         ; 0.000        ; 0.246      ; 0.655      ;
; 0.326 ; uart_rx:receiver|r_rx_data                   ; uart_rx:receiver|r_sm_main.s_rx_data_bits    ; clk          ; clk         ; 0.000        ; 0.050      ; 0.460      ;
; 0.327 ; uart_rx:receiver|r_clk_count[6]              ; uart_rx:receiver|r_clk_count[9]              ; clk          ; clk         ; 0.000        ; 0.245      ; 0.656      ;
; 0.329 ; uart_tx:transmitter|r_sm_main.s_tx_data_bits ; uart_tx:transmitter|r_sm_main.s_tx_stop_bit  ; clk          ; clk         ; 0.000        ; 0.042      ; 0.455      ;
; 0.330 ; uart_tx:transmitter|r_sm_main.s_cleanup      ; uart_tx:transmitter|o_tx_serial              ; clk          ; clk         ; 0.000        ; 0.042      ; 0.456      ;
; 0.334 ; uart_tx:transmitter|r_sm_main.s_idle         ; uart_tx:transmitter|r_sm_main.s_tx_start_bit ; clk          ; clk         ; 0.000        ; 0.042      ; 0.460      ;
; 0.342 ; uart_rx:receiver|r_rx_data_r                 ; uart_rx:receiver|r_rx_data                   ; clk          ; clk         ; 0.000        ; 0.268      ; 0.694      ;
; 0.353 ; uart_tx:transmitter|r_sm_main.s_cleanup      ; uart_tx:transmitter|r_clk_count[9]           ; clk          ; clk         ; 0.000        ; 0.246      ; 0.683      ;
; 0.353 ; uart_tx:transmitter|r_sm_main.s_cleanup      ; uart_tx:transmitter|r_clk_count[4]           ; clk          ; clk         ; 0.000        ; 0.246      ; 0.683      ;
; 0.353 ; uart_tx:transmitter|r_sm_main.s_cleanup      ; uart_tx:transmitter|r_clk_count[0]           ; clk          ; clk         ; 0.000        ; 0.246      ; 0.683      ;
; 0.353 ; uart_tx:transmitter|r_sm_main.s_cleanup      ; uart_tx:transmitter|r_clk_count[1]           ; clk          ; clk         ; 0.000        ; 0.246      ; 0.683      ;
; 0.353 ; uart_tx:transmitter|r_sm_main.s_cleanup      ; uart_tx:transmitter|r_clk_count[2]           ; clk          ; clk         ; 0.000        ; 0.246      ; 0.683      ;
; 0.353 ; uart_tx:transmitter|r_sm_main.s_cleanup      ; uart_tx:transmitter|r_clk_count[12]          ; clk          ; clk         ; 0.000        ; 0.246      ; 0.683      ;
; 0.353 ; uart_tx:transmitter|r_sm_main.s_cleanup      ; uart_tx:transmitter|r_clk_count[10]          ; clk          ; clk         ; 0.000        ; 0.246      ; 0.683      ;
; 0.357 ; uart_rx:receiver|r_bit_index[0]              ; uart_rx:receiver|r_sm_main.s_rx_data_bits    ; clk          ; clk         ; 0.000        ; 0.248      ; 0.689      ;
; 0.367 ; uart_tx:transmitter|r_clk_count[5]           ; uart_tx:transmitter|r_clk_count[9]           ; clk          ; clk         ; 0.000        ; 0.246      ; 0.697      ;
; 0.370 ; uart_tx:transmitter|r_clk_count[5]           ; uart_tx:transmitter|r_clk_count[10]          ; clk          ; clk         ; 0.000        ; 0.246      ; 0.700      ;
; 0.371 ; uart_tx:transmitter|r_clk_count[7]           ; uart_tx:transmitter|r_clk_count[12]          ; clk          ; clk         ; 0.000        ; 0.246      ; 0.701      ;
; 0.371 ; uart_rx:receiver|r_clk_count[5]              ; uart_rx:receiver|r_clk_count[5]              ; clk          ; clk         ; 0.000        ; 0.042      ; 0.497      ;
; 0.372 ; uart_rx:receiver|r_clk_count[3]              ; uart_rx:receiver|r_clk_count[3]              ; clk          ; clk         ; 0.000        ; 0.042      ; 0.498      ;
; 0.373 ; uart_rx:receiver|r_sm_main.s_cleanup         ; uart_rx:receiver|r_sm_main.s_idle            ; clk          ; clk         ; 0.000        ; 0.042      ; 0.499      ;
; 0.379 ; uart_rx:receiver|r_clk_count[4]              ; uart_rx:receiver|r_clk_count[4]              ; clk          ; clk         ; 0.000        ; 0.042      ; 0.505      ;
; 0.383 ; uart_tx:transmitter|r_clk_count[6]           ; uart_tx:transmitter|r_clk_count[12]          ; clk          ; clk         ; 0.000        ; 0.246      ; 0.713      ;
; 0.394 ; uart_tx:transmitter|r_sm_main.s_tx_stop_bit  ; uart_tx:transmitter|o_tx_active              ; clk          ; clk         ; 0.000        ; 0.043      ; 0.521      ;
; 0.401 ; r_tx_dv                                      ; uart_tx:transmitter|r_sm_main.s_idle         ; clk          ; clk         ; 0.000        ; -0.153     ; 0.332      ;
+-------+----------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -2.561   ; 0.115 ; N/A      ; N/A     ; -3.000              ;
;  clk             ; -2.561   ; 0.115 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -137.595 ; 0.0   ; 0.0      ; 0.0     ; -96.805             ;
;  clk             ; -137.595 ; 0.000 ; N/A      ; N/A     ; -96.805             ;
+------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; o_tx_active   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_tx_serial   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_tx_done     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_rx_dv       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rx_data[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rx_data[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rx_data[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rx_data[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rx_data[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rx_data[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rx_data[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rx_data[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; rst                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_tx_dv                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; tx_data[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; tx_data[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; tx_data[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; tx_data[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; tx_data[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; tx_data[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; tx_data[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; tx_data[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_rx_serial             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_tx_active   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_tx_serial   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; o_tx_done     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_rx_dv       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; rx_data[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; rx_data[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; rx_data[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; rx_data[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; rx_data[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; rx_data[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; rx_data[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; rx_data[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_tx_active   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_tx_serial   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; o_tx_done     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_rx_dv       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; rx_data[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; rx_data[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; rx_data[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; rx_data[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; rx_data[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; rx_data[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; rx_data[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; rx_data[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_tx_active   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_tx_serial   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; o_tx_done     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_rx_dv       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rx_data[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rx_data[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rx_data[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rx_data[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rx_data[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rx_data[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; rx_data[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rx_data[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 1427     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 1427     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 1     ; 1    ;
; Unconstrained Output Ports      ; 12    ; 12   ;
; Unconstrained Output Port Paths ; 12    ; 12   ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clk    ; clk   ; Base ; Constrained ;
+--------+-------+------+-------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; i_rx_serial ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; o_rx_dv     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_tx_active ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_tx_done   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_tx_serial ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_data[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_data[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_data[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_data[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_data[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_data[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_data[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_data[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; i_rx_serial ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; o_rx_dv     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_tx_active ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_tx_done   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_tx_serial ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_data[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_data[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_data[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_data[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_data[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_data[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_data[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_data[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Thu Jul 30 22:02:17 2020
Info: Command: quartus_sta uart -c uart
Info: qsta_default_script.tcl version: #1
Info (20032): Parallel compilation is enabled and will use up to 6 processors
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'uart.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.561
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.561            -137.595 clk 
Info (332146): Worst-case hold slack is 0.265
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.265               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -96.805 clk 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.250
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.250            -119.535 clk 
Info (332146): Worst-case hold slack is 0.239
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.239               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -96.805 clk 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.720
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.720             -31.321 clk 
Info (332146): Worst-case hold slack is 0.115
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.115               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -81.009 clk 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4870 megabytes
    Info: Processing ended: Thu Jul 30 22:02:19 2020
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


