****************************************
Report : constraint
        -all_violators
Design : riscv_core
Version: O-2018.06-SP1
Date   : Sun Mar  3 05:37:37 2024
****************************************

   late_timing
   -----------

Endpoint                         Path Delay     Path Required       CRP    Slack Group    Scenario
----------------------------------------------------------------------------------------------------------
No paths.

   early_timing
   -----------

Endpoint                         Path Delay     Path Required       CRP    Slack Group    Scenario
----------------------------------------------------------------------------------------------------------
No paths.

   Mode: func Corner: slow
   Scenario: func_slow
  ---------------------------------------------------------------------------
   Number of max_transition violation(s): 0

   Mode: func Corner: slow
   Scenario: func_slow
   max_capacitance                                                             
                             Required        Actual                            
   Net                      Capacitance    Capacitance       Slack  Violation  
  ---------------------------------------------------------------------------
   id_stage_i/n20              57.08          92.29         -35.21  (VIOLATED) 
     PIN : id_stage_i/U1581/X    57.08        92.29         -35.21  (VIOLATED) 

   id_stage_i/n18              57.08          85.77         -28.69  (VIOLATED) 
     PIN : id_stage_i/U1579/X    57.08        85.77         -28.69  (VIOLATED) 

   id_stage_i/n17              57.08          78.33         -21.25  (VIOLATED) 
     PIN : id_stage_i/U1575/X    57.08        78.33         -21.25  (VIOLATED) 

   id_stage_i/n21              57.08          75.74         -18.66  (VIOLATED) 
     PIN : id_stage_i/U1577/X    57.08        75.74         -18.66  (VIOLATED) 

   id_stage_i/n22              57.08          74.86         -17.78  (VIOLATED) 
     PIN : id_stage_i/U1583/X    57.08        74.86         -17.78  (VIOLATED) 

   id_stage_i/n527             57.08          71.18         -14.10  (VIOLATED) 
     PIN : id_stage_i/U1794/X    57.08        71.18         -14.10  (VIOLATED) 

   id_stage_i/n19              57.08          70.37         -13.29  (VIOLATED) 
     PIN : id_stage_i/U1573/X    57.08        70.37         -13.29  (VIOLATED) 

   if_stage_i/n196             57.08          69.14         -12.06  (VIOLATED) 
     PIN : if_stage_i/U323/X    57.08         69.14         -12.06  (VIOLATED) 

   ex_stage_i/mult_i/short_imm[4]     9.97    15.15          -5.18  (VIOLATED) 
     PIN : ex_stage_i/mult_i/U43/X     9.97    15.15         -5.18  (VIOLATED) 

   if_stage_i/prefetch_32_prefetch_buffer_i/fifo_clear     9.97    11.76    -1.79 (VIOLATED)
     PIN : if_stage_i/prefetch_32_prefetch_buffer_i/U229/X     9.97    11.76    -1.79 (VIOLATED)

   id_stage_i/mult_signed_mode[0]     9.97    11.28          -1.31  (VIOLATED) 
     PIN : id_stage_i/decoder_i/U445/X     9.97    11.28     -1.31  (VIOLATED) 

  ---------------------------------------------------------------------------
   Number of max_capacitance violation(s): 11


   Mode: func Corner: slow
   Scenario: func_slow
  ---------------------------------------------------------------------------
   Number of min_capacitance violation(s): 0

   Total number of violation(s): 11
1
