EDA Netlist Writer report for task2
Sun Apr 03 14:21:12 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. EDA Netlist Writer Summary
  3. EDA Netlist Writer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------+
; EDA Netlist Writer Summary                                    ;
+---------------------------+-----------------------------------+
; EDA Netlist Writer Status ; Failed - Sun Apr 03 14:21:12 2022 ;
; Revision Name             ; task2                             ;
; Top-level Entity Name     ; top_VGA                           ;
; Family                    ; Cyclone V                         ;
+---------------------------+-----------------------------------+


+-----------------------------+
; EDA Netlist Writer Messages ;
+-----------------------------+
Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Sun Apr 03 14:21:11 2022
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off task2 -c task2 --vector_source="C:/Users/MZ COMPUTERS/Desktop/task2/Waveform.vwf" --testbench_file="C:/Users/MZ COMPUTERS/Desktop/task2/simulation/qsim/Waveform.vwf.vt"
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Error (201008): Bus port "KEY" specified in vector source file has ports with indices that do not fall in the range of port KEY[3:2] in top level design of Quartus Prime project
Warning (201007): Can't find port "KEY[1]" in design
Warning (201007): Can't find port "KEY[0]" in design
Error (201008): Bus port "KEY" specified in vector source file has ports with indices that do not fall in the range of port KEY[3:2] in top level design of Quartus Prime project
Warning (201007): Can't find port "KEY[1]" in design
Warning (201007): Can't find port "KEY[0]" in design
Error (201008): Bus port "KEY" specified in vector source file has ports with indices that do not fall in the range of port KEY[3:2] in top level design of Quartus Prime project
Warning (201007): Can't find port "KEY[1]" in design
Warning (201007): Can't find port "KEY[0]" in design
Warning (201005): Ignoring output pin "VGA_B" in vector source file when writing test bench files
Warning (201005): Ignoring output pin "VGA_B[3]" in vector source file when writing test bench files
Warning (201005): Ignoring output pin "VGA_B[2]" in vector source file when writing test bench files
Warning (201005): Ignoring output pin "VGA_B[1]" in vector source file when writing test bench files
Warning (201005): Ignoring output pin "VGA_B[0]" in vector source file when writing test bench files
Warning (201005): Ignoring output pin "VGA_BLANK_N" in vector source file when writing test bench files
Warning (201005): Ignoring output pin "VGA_CLK" in vector source file when writing test bench files
Warning (201005): Ignoring output pin "VGA_G" in vector source file when writing test bench files
Warning (201005): Ignoring output pin "VGA_G[3]" in vector source file when writing test bench files
Warning (201005): Ignoring output pin "VGA_G[2]" in vector source file when writing test bench files
Warning (201005): Ignoring output pin "VGA_G[1]" in vector source file when writing test bench files
Warning (201005): Ignoring output pin "VGA_G[0]" in vector source file when writing test bench files
Warning (201005): Ignoring output pin "VGA_HS" in vector source file when writing test bench files
Warning (201005): Ignoring output pin "VGA_R" in vector source file when writing test bench files
Warning (201005): Ignoring output pin "VGA_R[3]" in vector source file when writing test bench files
Warning (201005): Ignoring output pin "VGA_R[2]" in vector source file when writing test bench files
Warning (201005): Ignoring output pin "VGA_R[1]" in vector source file when writing test bench files
Warning (201005): Ignoring output pin "VGA_R[0]" in vector source file when writing test bench files
Warning (201005): Ignoring output pin "VGA_SYNC_N" in vector source file when writing test bench files
Warning (201005): Ignoring output pin "VGA_VS" in vector source file when writing test bench files
Warning (201005): Ignoring output pin "color" in vector source file when writing test bench files
Warning (201005): Ignoring output pin "color[2]" in vector source file when writing test bench files
Warning (201005): Ignoring output pin "color[1]" in vector source file when writing test bench files
Warning (201005): Ignoring output pin "color[0]" in vector source file when writing test bench files
Warning (201005): Ignoring output pin "x" in vector source file when writing test bench files
Warning (201005): Ignoring output pin "x[7]" in vector source file when writing test bench files
Warning (201005): Ignoring output pin "x[6]" in vector source file when writing test bench files
Warning (201005): Ignoring output pin "x[5]" in vector source file when writing test bench files
Warning (201005): Ignoring output pin "x[4]" in vector source file when writing test bench files
Warning (201005): Ignoring output pin "x[3]" in vector source file when writing test bench files
Warning (201005): Ignoring output pin "x[2]" in vector source file when writing test bench files
Warning (201005): Ignoring output pin "x[1]" in vector source file when writing test bench files
Warning (201005): Ignoring output pin "x[0]" in vector source file when writing test bench files
Warning (201005): Ignoring output pin "y" in vector source file when writing test bench files
Warning (201005): Ignoring output pin "y[6]" in vector source file when writing test bench files
Warning (201005): Ignoring output pin "y[5]" in vector source file when writing test bench files
Warning (201005): Ignoring output pin "y[4]" in vector source file when writing test bench files
Warning (201005): Ignoring output pin "y[3]" in vector source file when writing test bench files
Warning (201005): Ignoring output pin "y[2]" in vector source file when writing test bench files
Warning (201005): Ignoring output pin "y[1]" in vector source file when writing test bench files
Warning (201005): Ignoring output pin "y[0]" in vector source file when writing test bench files
Info (201000): Generated Verilog Test Bench File C:/Users/MZ COMPUTERS/Desktop/task2/simulation/qsim/Waveform.vwf.vt for simulation
Error: Quartus Prime EDA Netlist Writer was unsuccessful. 3 errors, 48 warnings
    Error: Peak virtual memory: 4717 megabytes
    Error: Processing ended: Sun Apr 03 14:21:12 2022
    Error: Elapsed time: 00:00:01
    Error: Total CPU time (on all processors): 00:00:02


