// Seed: 2500321694
module module_0 ();
  wire id_2, id_3;
  wire id_4;
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    output tri   id_0,
    output tri   id_1,
    output logic id_2,
    input  tri0  id_3,
    input  tri1  id_4,
    output wand  id_5
);
  wire id_7;
  always_latch id_2 <= 1;
  wire id_8, id_9, id_10, id_11, id_12, id_13;
  module_0 modCall_1 ();
  wire id_14;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28
);
  input wire id_28;
  input wire id_27;
  input wire id_26;
  inout wire id_25;
  inout wire id_24;
  output wire id_23;
  inout wire id_22;
  input wire id_21;
  inout wire id_20;
  input wire id_19;
  output wire id_18;
  output wire id_17;
  inout wire id_16;
  input wire id_15;
  inout wire id_14;
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  if (1'd0)
    id_29 :
    assert property (@(id_29) 1) id_5 = id_9;
    else begin : LABEL_0
      assign id_5 = id_24 ? 1 : 1;
    end
  module_0 modCall_1 ();
endmodule
