# âœ… 0. ëª¨ë°”ì¼ NPUëŠ” â€œì •ì  ìŠ¤ì¼€ì¤„ë§â€ì´ í•µì‹¬ì´ë‹¤

ì„œë²„í˜•(NVIDIA/H100, TPU, CPX) â†’ ë™ì  ìŠ¤ì¼€ì¤„ë§, QoS, multi-session, prefill/decode ë¶„ë¦¬

ëª¨ë°”ì¼í˜•(Samsung NPU, Qualcomm Hexagon, Apple ANE) â†’ ì •ì  ìŠ¤ì¼€ì¤„ë§ ê¸°ë°˜ ì˜¤í”„ë¡œë”©

ëª¨ë°”ì¼ NPUëŠ” ë‹¤ìŒ íŠ¹ì„±ì„ ê°–ìŠµë‹ˆë‹¤:

- **í•œ ë²ˆ ë”± ì •í•´ì§„ ëª¨ë¸ì„ ë§¤ìš° íš¨ìœ¨ì ìœ¼ë¡œ ì‹¤í–‰**
- **ë™ì ë³´ë‹¤ëŠ” ì •ì  ì‹¤í–‰ ê³„íšì„ ë¯¸ë¦¬ ìƒì„±**
- CPU/OS ë ˆë²¨ì—ì„œ multi-session schedulingì„ í•˜ì§€ ì•ŠìŒ
- ì‹¤ì‹œê°„ì„±(ì¹´ë©”ë¼/ISP/ì˜¨ë””ë°”ì´ìŠ¤ AI)ì— ìµœì í™”
- ëŒ€ë¶€ë¶„ **Graph Compiler â†’ Static Scheduling â†’ NPU Command Stream** êµ¬ì¡°

ë”°ë¼ì„œ:

### âœ” ë‹¹ì‹  ì‹œë®¬ë ˆì´í„°ëŠ”

- **ì •ì  ìŠ¤ì¼€ì¤„ë§ ê¸°ë°˜, íƒ€ì¼ë§ë„ ì •ì ìœ¼ë¡œ ê³ ì •**,
- Prefill/Decode ê°™ì€ â€œë™ì  phase ì „í™˜â€ë„ **ëª¨ë°”ì¼ì—ì„œëŠ” í•„ìš” ì—†ìŒ**,
- KV Cacheë„ ë””ì½”ë”©ìš©ìœ¼ë¡œë§Œ ë‹¨ìˆœ ì„±ì¥ì‹œí‚¤ëŠ” êµ¬ì¡°ë„ **ì •ì  ê³„íš ì•ˆì— í¬í•¨**.

---

# ğŸ¯ 1. ì •ì  ìŠ¤ì¼€ì¤„ë§ ê¸°ë°˜ LLM ì¶”ë¡  êµ¬ì¡° ì •ì˜

LLMì´ë¼ë„ ëª¨ë°”ì¼ì—ì„œëŠ” ë‹¤ìŒì²˜ëŸ¼ â€œì •ì  í”Œë¡œìš°â€ë¡œ ë°”ë¼ë´…ë‹ˆë‹¤:

### **Phase 1: Prefill (1íšŒ ì‹¤í–‰, ê¸¸ì´ê°€ í¬ì§€ë§Œ ë”± í•œë²ˆ)**

- ì…ë ¥ ê¸¸ì´ê°€ ì •í•´ì ¸ ìˆë‹¤ë©´(ì˜ˆ: ì•±ì—ì„œ max 4096 tokensë¡œ ì œí•œ)
- Prefill ì „ì²´ ê·¸ë˜í”„ëŠ” **ì •ì  ìŠ¤ì¼€ì¤„ë§**ìœ¼ë¡œ ì»´íŒŒì¼ ê°€ëŠ¥
- KV Cache write ìœ„ì¹˜ë„ ì •ì ìœ¼ë¡œ ê³„ì‚° ê°€ëŠ¥ (layer, head, offset)

### **Phase 2: Decode (ë°˜ë³µ ì‹¤í–‰, ì •í•´ì§„ ë°˜ë³µ êµ¬ì¡°)**

- í† í° 1ê°œ ìƒì„± â†’ ì •ì  Graph
- Në²ˆ ë°˜ë³µ â†’ ë£¨í”„ í˜•íƒœ (unrolled or loop-instruction)
- KV ì½ê¸° ìœ„ì¹˜ëŠ” index ê¸°ë°˜ìœ¼ë¡œ ì •ì ìœ¼ë¡œ ê³„ì‚° ê°€ëŠ¥
- ë©”ëª¨ë¦¬ layoutë„ ê³ ì •

ì¦‰:

> LLM ì¶”ë¡ ë„ ëª¨ë°”ì¼ì—ì„œëŠ” Prefill Graph + Decode Graphì˜ ë‹¨ìˆœ ë°˜ë³µìœ¼ë¡œ
> 
> 
> ì™„ì „íˆ ì •ì  ìŠ¤ì¼€ì¤„ë§ì´ ê°€ëŠ¥í•˜ë‹¤.
> 

ì´ëŠ” ì‹¤ì œ Apple/Qualcommë„ ê°™ì€ ë°©ì‹ìœ¼ë¡œ ëª¨ë¸ì„ ì‹¤í–‰í•¨.

---

# ğŸ¯ 2. ëª¨ë°”ì¼ NPUìš© ì •ì  ìŠ¤ì¼€ì¤„ë§ í•µì‹¬ ì² í•™

### **Mobile NPU Schedulerì˜ 5ê°€ì§€ ì§„ì‹¤**

1. **ëª¨ë“  ì—°ì‚°ì˜ íƒ€ì¼ë§ì€ ì»´íŒŒì¼ ì‹œ ì‚¬ì „ ê²°ì • (Static Tile Scheduler)**
2. **ìš´ì˜ ì¤‘ì— ë™ì  ìŠ¤ì¼€ì¤„ë§ ì—†ìŒ (No runtime dispatch ordering)**
3. **ëª¨ë“  DMA, SRAM ë°°ì¹˜ë„ Static**
4. **ëª¨ë“  TE/VE ì²˜ë¦¬ ìˆœì„œë„ Static**
5. **KV Cache Layoutë„ Static** (ì…ë ¥ ê¸¸ì´ê°€ boundë˜ì–´ ìˆë‹¤ë©´)

# ğŸ§© 3. ëª¨ë°”ì¼ NPUìš© ì •ì  ìŠ¤ì¼€ì¤„ë§ ì„¤ê³„ ë¬¸ì„œ (í•µì‹¬)

ì•„ë˜ ë¬¸ì„œëŠ” **ë‹¹ì‹ ì˜ ì‹œë®¬ë ˆì´í„°ì— ë°”ë¡œ ë“¤ì–´ê°ˆ ìµœì¢… êµ¬ì¡°**ë¡œ ì‘ì„±í–ˆìŠµë‹ˆë‹¤.

---

# design_static_scheduler_mobile_npu.md

**ëª¨ë°”ì¼ NPUìš© ì •ì  ìŠ¤ì¼€ì¤„ë§ LLM ì›Œí¬ë¡œë“œ ëª¨ë¸**

---

## 1. ëª©í‘œ

ì‚¼ì„±/í€„ì»´/ì• í”Œ ë“± **ëª¨ë°”ì¼ SoC NPUì˜ íŠ¹ì„±ì— ë§ì¶˜ ì •ì  ìŠ¤ì¼€ì¤„ë§ ê¸°ë°˜ LLM ì¶”ë¡  ì‹œë®¬ë ˆì´í„°**ë¥¼ ì„¤ê³„í•œë‹¤.

íŠ¹ì§•:

- Runtime Scheduling ì—†ìŒ
- Graph Compile ë‹¨ê³„ì—ì„œ ì „ì²´ ìŠ¤ì¼€ì¤„ì´ ê²°ì •
- Prefill/DecodeëŠ” â€œë‘ ê°œì˜ ì •ì  ì„œë¸Œê·¸ë˜í”„â€ë¡œ ì·¨ê¸‰
- ëª¨ë“  íƒ€ì¼ë§/ë©”ëª¨ë¦¬ ë°°ì¹˜/ì—”ì§„ í• ë‹¹ì„ ì»´íŒŒì¼ ì‹œì ì— ê²°ì •
- NPUëŠ” ì»¤ë§¨ë“œ ìŠ¤íŠ¸ë¦¼ë§Œ ìˆœì°¨ ì‹¤í–‰ (simple command executor)

---

## 2. ì „ì²´ êµ¬ì¡°

```
PyTorch/ONNX â†’ Graph Lowering â†’ Static Tiling â†’ Static Scheduling â†’ NPU Cmd Stream â†’ Execution

```

ì¤‘ì‹¬ì´ ë˜ëŠ” ê²ƒì€:

### âœ” **Static Tiling & Scheduling Pass**

ì—¬ê¸°ì„œ ë‹¤ìŒ ì •ë³´ë¥¼ ëª¨ë‘ ë¯¸ë¦¬ ê³„ì‚°:

- ëª¨ë“  MatMul/Attentionì˜ íƒ€ì¼ í¬ê¸°
- ê° tileì˜ DMA íŒ¨í„´
- layer ë³„ KV offset
- Prefill output â†’ Decode input ì—°ê²°
- ë°˜ë³µ Decode Stepì˜ Loop Command ìƒì„±
- SRAM block ë°°ì¹˜ (Static Memory Planner)
- TE/VE ì‹¤í–‰ ìˆœì„œ (Static Engine Allocation)

---

## 3. Prefill / Decodeì˜ ì •ì  ëª¨ë¸ë§

### 3.1 Prefill = ê¸¸ì´ L_prefillì„ ê°€ì§„ **ì •ì  Graph**

```
PREFILL_GRAPH:
    Layer 0:
        MatMul Q/K/V
        Attention
        FFN
    Layer 1:
        ...
    Layer N-1:
        KV write (fixed offset)

```

- ëª¨ë“  ì¤‘ê°„ activation í¬ê¸°, ì˜¤í”„ì…‹, DMA offsetì´ **ì •ì ìœ¼ë¡œ ê³„ì‚° ê°€ëŠ¥**
- Prefill ì‹¤í–‰ ìˆœì„œ ë˜í•œ graph topologyë¡œ ê³ ì •

### 3.2 Decode = Token 1ê°œ ìƒì„± ê·¸ë˜í”„ (ì •ì  Graph)

```
DECODE_STEP_GRAPH:
    Layer 0:
        Q ìƒì„±
        K/V read at offset = (prefill_len + t) * head_dim
        Attention single-step
        FFN
    Layer 1:
        ...

```

### 3.3 Decode ë°˜ë³µ êµ¬ì¡°

í† í° `t=0..T-1`ì„ ìƒì„±í•˜ê¸° ìœ„í•´:

- `DECODE_STEP_GRAPH`ë¥¼ NPU instructionì˜ â€œloop modeâ€ ë˜ëŠ” unrolled í˜•íƒœë¡œ ë„£ëŠ”ë‹¤.

---

## 4. ì •ì  KV Cache Layout

KV CacheëŠ” ë‹¤ìŒì²˜ëŸ¼ ì •ì ìœ¼ë¡œ ë ˆì´ì–´ë³„ ë©”ëª¨ë¦¬ ì˜ì—­ì— ë°°ì¹˜:

```
Layer0_K: base + 0
Layer0_V: base + K0_size
Layer1_K: base + L0_size
Layer1_V: ...
...

```

Decodeì—ì„œëŠ” offset ê³„ì‚°ë„ ì •ì :

```
decode_offset = (prefill_len + t) * head_dim

```

DMA ëª…ë ¹:

```
DMA_READ K[layer][decode_offset]
DMA_READ V[layer][decode_offset]

```

ì´ ëª¨ë“  ì£¼ì†Œ ë° ë°”ì´íŠ¸ í¬ê¸°ëŠ” **ì»´íŒŒì¼ ì‹œì ì— ì™„ì „íˆ ê²°ì •**ë¨.

---

## 5. ì •ì  ìŠ¤ì¼€ì¤„ë§ ì•Œê³ ë¦¬ì¦˜

### 5.1 Inputs

- Graph (Prefill, Decode Step)
- NPU spec (SRAM, TE/VE count, DMA BW, alignment rule)
- Input shape bounds (max prefill length, max decode length)

### 5.2 Steps

### Step 1 â€” Layer Fusion / Lowering

- MatMul â†’ TileMatMul
- MHA â†’ (QKV Projection â†’ AttentionTile â†’ Output Projection)
- FFN â†’ (MatMul1 â†’ Activation â†’ MatMul2)

### Step 2 â€” Tile Generator

ê° operatorë§ˆë‹¤:

- (M, N, K) tile
- SRAM tile ë°°ì¹˜
- DMA tile íŒ¨í„´ ìƒì„±
- double-buffering ê³„íš

### Step 3 â€” Static Memory Planner

- KV Cache ì£¼ì†Œ ê²°ì •
- ê° Tile activationì„ ì–´ë–¤ SRAM blockì— ë‘˜ì§€ ê³ ì •
- lifetime ë¶„ì„ìœ¼ë¡œ SRAM ì¬ì‚¬ìš© (static reuse graph)

### Step 4 â€” Static Engine Allocation

ê° tileì„:

- TE or VE ì¤‘ ì–´ë””ì„œ ì²˜ë¦¬í• ì§€ ë¯¸ë¦¬ ê³ ì •
- ì˜ˆ:
    - large GEMM â†’ TE
    - softmax/LN/activation â†’ VE

### Step 5 â€” Global Execution Order ìƒì„±

ë‹¤ìŒ ìˆœì„œë¡œ ì™„ì „íˆ ê³ ì •ëœ instruction list ìƒì„±:

```
(Prefill Phase)
  tile0_layer0
  tile1_layer0
  ...
  tileX_layerN
  KV Write
(Decode Loop)
  LOOP T times:
    tile0_decode_layer0
    tile1_decode_layer0
    ...
    KV Append
END LOOP

```

### Step 6 â€” NPU Command Stream ìƒì„±

ìµœì¢…ì ìœ¼ë¡œ ì•„ë˜ì™€ ê°™ì€ í˜•íƒœ:

```
CMD_DMA_LOAD A_tile0
CMD_TE_MATMUL tile0
CMD_DMA_LOAD B_tile0
CMD_TE_MATMUL tile1
CMD_VE_SOFTMAX
CMD_DMA_WRITE KV_tile
...
CMD_LOOP_START T
   CMD_DECODE_TILE0
   CMD_DECODE_TILE1
   ...
CMD_LOOP_END

```

ëª¨ë“  ëª…ë ¹ì€ **ì •ì ì¸ ì‹œì ì—ì„œ ì™„ì „ ê³ ì •**.

---

## 6. ì‹œë®¬ë ˆì´í„° ì‹¤í–‰ ëª¨ë¸

ì •ì  ìŠ¤ì¼€ì¤„ë§ ê¸°ë°˜ ì‹œë®¬ë ˆì´í„°ëŠ” ë³µì¡í•œ ìŠ¤ì¼€ì¤„ëŸ¬ê°€ í•„ìš” ì—†ìŒ.

### **Runtimeì—ëŠ” ë‹¨ í•˜ë‚˜ì˜ ë£¨í”„:**

```
for cmd in command_stream:
    execute(cmd)
    update_time(cmd.latency)

```

ë¦¬ì†ŒìŠ¤ contentionì€ ë‹¤ìŒ ë°©ì‹ìœ¼ë¡œ ëª¨ë¸ë§:

- TE ì‹¤í–‰ ì¤‘ì´ë©´ VEëŠ” ì‹¤í–‰ ë¶ˆê°€ (ë˜ëŠ” ë³‘ë ¬ í—ˆìš©)
- DMA ì±„ë„ì´ ì ìœ  ì¤‘ì´ë©´ ë‹¤ìŒ DMAëŠ” stall
- SRAM bank conflict ê·œì¹™

ê·¸ëŸ¬ë‚˜ **ëª…ë ¹ ìˆœì„œëŠ” ë³€í•˜ì§€ ì•ŠìŒ.**

---

# ğŸ”¥ í•µì‹¬ ìš”ì•½

### âœ” ë‹¹ì‹ ì˜ ëª¨ë°”ì¼ NPU ì‹œë®¬ë ˆì´í„°ëŠ”:

- **ì •ì  ìŠ¤ì¼€ì¤„ë§ 100%**
- Prefill Graph â†’ ì •ì  íƒ€ì¼ ìŠ¤ì¼€ì¤„
- Decode Step Graph â†’ ì •ì  íƒ€ì¼ ìŠ¤ì¼€ì¤„
- Token ë°˜ë³µ â†’ static loop
- KV offsetë„ ì •ì 
- DMAë„ ì •ì 
- TE/VE mappingë„ ì •ì 

ì¦‰, â€œRubin CPXì²˜ëŸ¼ ë™ì  ì›Œí¬ë¡œë“œ ë¶„ë¦¬â€ëŠ” í•„ìš” ì—†ìŠµë‹ˆë‹¤.

### âœ” ëª¨ë°”ì¼ìš©ì´ë¼ë©´:

- ë™ì  QoS ì—†ìŒ
- ë™ì  priority ì—†ìŒ
- multi-session ì—†ìŒ
- dynamic late-binding ì—†ìŒ
- ëª¨ë“  ê²ƒì´ graph compile ì‹œì ì—ì„œ í™•ì •ë¨
- â€œì„œë²„í–¥ AI schedulingâ€ê³¼ ì™„ì „íˆ ì² í•™ì´ ë‹¤ë¦„