Analysis & Synthesis report for date
Wed Jul 03 18:13:22 2019
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |top|date:U1|next
  9. State Machine - |top|temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|cur_state
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Parameter Settings for User Entity Instance: temp_disp:U2
 16. Parameter Settings for User Entity Instance: date:U1
 17. Parameter Settings for Inferred Entity Instance: date:U1|lpm_divide:Mod2
 18. Parameter Settings for Inferred Entity Instance: date:U1|lpm_divide:Div2
 19. Parameter Settings for Inferred Entity Instance: date:U1|lpm_divide:Mod9
 20. Parameter Settings for Inferred Entity Instance: date:U1|lpm_divide:Mod1
 21. Parameter Settings for Inferred Entity Instance: date:U1|lpm_divide:Div8
 22. Parameter Settings for Inferred Entity Instance: date:U1|lpm_divide:Div1
 23. Parameter Settings for Inferred Entity Instance: date:U1|lpm_divide:Mod10
 24. Parameter Settings for Inferred Entity Instance: date:U1|lpm_divide:Mod0
 25. Parameter Settings for Inferred Entity Instance: date:U1|lpm_divide:Div9
 26. Parameter Settings for Inferred Entity Instance: date:U1|lpm_divide:Div0
 27. Parameter Settings for Inferred Entity Instance: date:U1|lpm_divide:Mod7
 28. Parameter Settings for Inferred Entity Instance: date:U1|lpm_divide:Div7
 29. Parameter Settings for Inferred Entity Instance: date:U1|lpm_divide:Mod6
 30. Parameter Settings for Inferred Entity Instance: date:U1|lpm_divide:Div6
 31. Parameter Settings for Inferred Entity Instance: date:U1|lpm_divide:Mod5
 32. Parameter Settings for Inferred Entity Instance: date:U1|lpm_divide:Mod4
 33. Parameter Settings for Inferred Entity Instance: date:U1|lpm_divide:Div5
 34. Parameter Settings for Inferred Entity Instance: date:U1|lpm_divide:Mod3
 35. Parameter Settings for Inferred Entity Instance: date:U1|lpm_divide:Div4
 36. Parameter Settings for Inferred Entity Instance: date:U1|lpm_divide:Div3
 37. Parameter Settings for Inferred Entity Instance: temp_disp:U2|seg_led:u_seg_led|lpm_divide:Div4
 38. Parameter Settings for Inferred Entity Instance: temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod3
 39. Parameter Settings for Inferred Entity Instance: temp_disp:U2|seg_led:u_seg_led|lpm_divide:Div3
 40. Parameter Settings for Inferred Entity Instance: temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod2
 41. Parameter Settings for Inferred Entity Instance: temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod4
 42. Parameter Settings for Inferred Entity Instance: temp_disp:U2|seg_led:u_seg_led|lpm_divide:Div2
 43. Parameter Settings for Inferred Entity Instance: temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod1
 44. Parameter Settings for Inferred Entity Instance: date:U1|lpm_divide:Mod8
 45. Parameter Settings for Inferred Entity Instance: temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|lpm_mult:Mult0
 46. Parameter Settings for Inferred Entity Instance: temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|lpm_divide:Div0
 47. lpm_mult Parameter Settings by Entity Instance
 48. Port Connectivity Checks: "temp_disp:U2|seg_led:u_seg_led"
 49. Elapsed Time Per Partition
 50. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Jul 03 18:13:22 2019       ;
; Quartus II 64-Bit Version          ; 13.0.0 Build 156 04/24/2013 SJ Full Version ;
; Revision Name                      ; date                                        ;
; Top-level Entity Name              ; top                                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 4,150                                       ;
;     Total combinational functions  ; 4,076                                       ;
;     Dedicated logic registers      ; 594                                         ;
; Total registers                    ; 594                                         ;
; Total pins                         ; 42                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                                      ; top                ; date               ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                      ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                  ; Library ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------+---------+
; date.v                           ; yes             ; User Verilog HDL File        ; C:/Users/A/Desktop/data2222222/date.v                                         ;         ;
; top.v                            ; yes             ; User Verilog HDL File        ; C:/Users/A/Desktop/data2222222/top.v                                          ;         ;
; temp_disp.v                      ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/A/Desktop/data2222222/temp_disp.v                                    ;         ;
; seg_led.v                        ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/A/Desktop/data2222222/seg_led.v                                      ;         ;
; ds18b20_dri.v                    ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/A/Desktop/data2222222/ds18b20_dri.v                                  ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; g:/quartus_13/quartus/quartus/libraries/megafunctions/lpm_divide.tdf          ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; g:/quartus_13/quartus/quartus/libraries/megafunctions/abs_divider.inc         ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; g:/quartus_13/quartus/quartus/libraries/megafunctions/sign_div_unsign.inc     ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                 ; g:/quartus_13/quartus/quartus/libraries/megafunctions/aglobal130.inc          ;         ;
; db/lpm_divide_m9m.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/A/Desktop/data2222222/db/lpm_divide_m9m.tdf                          ;         ;
; db/sign_div_unsign_bkh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/A/Desktop/data2222222/db/sign_div_unsign_bkh.tdf                     ;         ;
; db/alt_u_div_a4f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/A/Desktop/data2222222/db/alt_u_div_a4f.tdf                           ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/A/Desktop/data2222222/db/add_sub_7pc.tdf                             ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/A/Desktop/data2222222/db/add_sub_8pc.tdf                             ;         ;
; db/lpm_divide_jhm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/A/Desktop/data2222222/db/lpm_divide_jhm.tdf                          ;         ;
; db/lpm_divide_4bm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/A/Desktop/data2222222/db/lpm_divide_4bm.tdf                          ;         ;
; db/sign_div_unsign_plh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/A/Desktop/data2222222/db/sign_div_unsign_plh.tdf                     ;         ;
; db/alt_u_div_67f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/A/Desktop/data2222222/db/alt_u_div_67f.tdf                           ;         ;
; db/lpm_divide_7bm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/A/Desktop/data2222222/db/lpm_divide_7bm.tdf                          ;         ;
; db/sign_div_unsign_slh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/A/Desktop/data2222222/db/sign_div_unsign_slh.tdf                     ;         ;
; db/alt_u_div_c7f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/A/Desktop/data2222222/db/alt_u_div_c7f.tdf                           ;         ;
; db/lpm_divide_ihm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/A/Desktop/data2222222/db/lpm_divide_ihm.tdf                          ;         ;
; db/sign_div_unsign_akh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/A/Desktop/data2222222/db/sign_div_unsign_akh.tdf                     ;         ;
; db/alt_u_div_84f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/A/Desktop/data2222222/db/alt_u_div_84f.tdf                           ;         ;
; db/lpm_divide_hcm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/A/Desktop/data2222222/db/lpm_divide_hcm.tdf                          ;         ;
; db/sign_div_unsign_6nh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/A/Desktop/data2222222/db/sign_div_unsign_6nh.tdf                     ;         ;
; db/alt_u_div_0af.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/A/Desktop/data2222222/db/alt_u_div_0af.tdf                           ;         ;
; db/lpm_divide_vim.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/A/Desktop/data2222222/db/lpm_divide_vim.tdf                          ;         ;
; db/sign_div_unsign_nlh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/A/Desktop/data2222222/db/sign_div_unsign_nlh.tdf                     ;         ;
; db/alt_u_div_27f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/A/Desktop/data2222222/db/alt_u_div_27f.tdf                           ;         ;
; db/lpm_divide_ekm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/A/Desktop/data2222222/db/lpm_divide_ekm.tdf                          ;         ;
; db/lpm_divide_tim.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/A/Desktop/data2222222/db/lpm_divide_tim.tdf                          ;         ;
; db/sign_div_unsign_llh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/A/Desktop/data2222222/db/sign_div_unsign_llh.tdf                     ;         ;
; db/alt_u_div_u6f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/A/Desktop/data2222222/db/alt_u_div_u6f.tdf                           ;         ;
; db/lpm_divide_0bm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/A/Desktop/data2222222/db/lpm_divide_0bm.tdf                          ;         ;
; db/lpm_divide_0jm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/A/Desktop/data2222222/db/lpm_divide_0jm.tdf                          ;         ;
; db/sign_div_unsign_olh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/A/Desktop/data2222222/db/sign_div_unsign_olh.tdf                     ;         ;
; db/alt_u_div_47f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/A/Desktop/data2222222/db/alt_u_div_47f.tdf                           ;         ;
; db/lpm_divide_akm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/A/Desktop/data2222222/db/lpm_divide_akm.tdf                          ;         ;
; db/sign_div_unsign_2nh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/A/Desktop/data2222222/db/sign_div_unsign_2nh.tdf                     ;         ;
; db/alt_u_div_o9f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/A/Desktop/data2222222/db/alt_u_div_o9f.tdf                           ;         ;
; db/lpm_divide_9bm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/A/Desktop/data2222222/db/lpm_divide_9bm.tdf                          ;         ;
; db/sign_div_unsign_ulh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/A/Desktop/data2222222/db/sign_div_unsign_ulh.tdf                     ;         ;
; db/alt_u_div_g7f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/A/Desktop/data2222222/db/alt_u_div_g7f.tdf                           ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; g:/quartus_13/quartus/quartus/libraries/megafunctions/lpm_mult.tdf            ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; g:/quartus_13/quartus/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; g:/quartus_13/quartus/quartus/libraries/megafunctions/multcore.inc            ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; g:/quartus_13/quartus/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; g:/quartus_13/quartus/quartus/libraries/megafunctions/altshift.inc            ;         ;
; multcore.tdf                     ; yes             ; Megafunction                 ; g:/quartus_13/quartus/quartus/libraries/megafunctions/multcore.tdf            ;         ;
; csa_add.inc                      ; yes             ; Megafunction                 ; g:/quartus_13/quartus/quartus/libraries/megafunctions/csa_add.inc             ;         ;
; mpar_add.inc                     ; yes             ; Megafunction                 ; g:/quartus_13/quartus/quartus/libraries/megafunctions/mpar_add.inc            ;         ;
; muleabz.inc                      ; yes             ; Megafunction                 ; g:/quartus_13/quartus/quartus/libraries/megafunctions/muleabz.inc             ;         ;
; mul_lfrg.inc                     ; yes             ; Megafunction                 ; g:/quartus_13/quartus/quartus/libraries/megafunctions/mul_lfrg.inc            ;         ;
; mul_boothc.inc                   ; yes             ; Megafunction                 ; g:/quartus_13/quartus/quartus/libraries/megafunctions/mul_boothc.inc          ;         ;
; alt_ded_mult.inc                 ; yes             ; Megafunction                 ; g:/quartus_13/quartus/quartus/libraries/megafunctions/alt_ded_mult.inc        ;         ;
; alt_ded_mult_y.inc               ; yes             ; Megafunction                 ; g:/quartus_13/quartus/quartus/libraries/megafunctions/alt_ded_mult_y.inc      ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; g:/quartus_13/quartus/quartus/libraries/megafunctions/dffpipe.inc             ;         ;
; mpar_add.tdf                     ; yes             ; Megafunction                 ; g:/quartus_13/quartus/quartus/libraries/megafunctions/mpar_add.tdf            ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                 ; g:/quartus_13/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;         ;
; addcore.inc                      ; yes             ; Megafunction                 ; g:/quartus_13/quartus/quartus/libraries/megafunctions/addcore.inc             ;         ;
; look_add.inc                     ; yes             ; Megafunction                 ; g:/quartus_13/quartus/quartus/libraries/megafunctions/look_add.inc            ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                 ; g:/quartus_13/quartus/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;         ;
; db/add_sub_ngh.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/A/Desktop/data2222222/db/add_sub_ngh.tdf                             ;         ;
; db/add_sub_rgh.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/A/Desktop/data2222222/db/add_sub_rgh.tdf                             ;         ;
; altshift.tdf                     ; yes             ; Megafunction                 ; g:/quartus_13/quartus/quartus/libraries/megafunctions/altshift.tdf            ;         ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 4,150     ;
;                                             ;           ;
; Total combinational functions               ; 4076      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 1103      ;
;     -- 3 input functions                    ; 960       ;
;     -- <=2 input functions                  ; 2013      ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 2861      ;
;     -- arithmetic mode                      ; 1215      ;
;                                             ;           ;
; Total registers                             ; 594       ;
;     -- Dedicated logic registers            ; 594       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 42        ;
; Embedded Multiplier 9-bit elements          ; 0         ;
; Maximum fan-out node                        ; rst~input ;
; Maximum fan-out                             ; 380       ;
; Total fan-out                               ; 12793     ;
; Average fan-out                             ; 2.69      ;
+---------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                           ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                 ; Library Name ;
+------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |top                                                 ; 4076 (54)         ; 594 (41)     ; 0           ; 0            ; 0       ; 0         ; 42   ; 0            ; |top                                                                                                                                                                ;              ;
;    |date:U1|                                         ; 2760 (1016)       ; 387 (387)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|date:U1                                                                                                                                                        ;              ;
;       |lpm_divide:Div0|                              ; 56 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|date:U1|lpm_divide:Div0                                                                                                                                        ;              ;
;          |lpm_divide_jhm:auto_generated|             ; 56 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|date:U1|lpm_divide:Div0|lpm_divide_jhm:auto_generated                                                                                                          ;              ;
;             |sign_div_unsign_bkh:divider|            ; 56 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|date:U1|lpm_divide:Div0|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider                                                                              ;              ;
;                |alt_u_div_a4f:divider|               ; 56 (56)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|date:U1|lpm_divide:Div0|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider                                                        ;              ;
;       |lpm_divide:Div1|                              ; 56 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|date:U1|lpm_divide:Div1                                                                                                                                        ;              ;
;          |lpm_divide_jhm:auto_generated|             ; 56 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|date:U1|lpm_divide:Div1|lpm_divide_jhm:auto_generated                                                                                                          ;              ;
;             |sign_div_unsign_bkh:divider|            ; 56 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|date:U1|lpm_divide:Div1|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider                                                                              ;              ;
;                |alt_u_div_a4f:divider|               ; 56 (56)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|date:U1|lpm_divide:Div1|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider                                                        ;              ;
;       |lpm_divide:Div2|                              ; 56 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|date:U1|lpm_divide:Div2                                                                                                                                        ;              ;
;          |lpm_divide_jhm:auto_generated|             ; 56 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|date:U1|lpm_divide:Div2|lpm_divide_jhm:auto_generated                                                                                                          ;              ;
;             |sign_div_unsign_bkh:divider|            ; 56 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|date:U1|lpm_divide:Div2|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider                                                                              ;              ;
;                |alt_u_div_a4f:divider|               ; 56 (56)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|date:U1|lpm_divide:Div2|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider                                                        ;              ;
;       |lpm_divide:Div3|                              ; 154 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|date:U1|lpm_divide:Div3                                                                                                                                        ;              ;
;          |lpm_divide_ekm:auto_generated|             ; 154 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|date:U1|lpm_divide:Div3|lpm_divide_ekm:auto_generated                                                                                                          ;              ;
;             |sign_div_unsign_6nh:divider|            ; 154 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|date:U1|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider                                                                              ;              ;
;                |alt_u_div_0af:divider|               ; 154 (154)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|date:U1|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider                                                        ;              ;
;       |lpm_divide:Div4|                              ; 72 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|date:U1|lpm_divide:Div4                                                                                                                                        ;              ;
;          |lpm_divide_vim:auto_generated|             ; 72 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|date:U1|lpm_divide:Div4|lpm_divide_vim:auto_generated                                                                                                          ;              ;
;             |sign_div_unsign_nlh:divider|            ; 72 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|date:U1|lpm_divide:Div4|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider                                                                              ;              ;
;                |alt_u_div_27f:divider|               ; 72 (72)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|date:U1|lpm_divide:Div4|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider                                                        ;              ;
;       |lpm_divide:Div5|                              ; 43 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|date:U1|lpm_divide:Div5                                                                                                                                        ;              ;
;          |lpm_divide_ihm:auto_generated|             ; 43 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|date:U1|lpm_divide:Div5|lpm_divide_ihm:auto_generated                                                                                                          ;              ;
;             |sign_div_unsign_akh:divider|            ; 43 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|date:U1|lpm_divide:Div5|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider                                                                              ;              ;
;                |alt_u_div_84f:divider|               ; 43 (43)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|date:U1|lpm_divide:Div5|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider                                                        ;              ;
;       |lpm_divide:Div6|                              ; 56 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|date:U1|lpm_divide:Div6                                                                                                                                        ;              ;
;          |lpm_divide_jhm:auto_generated|             ; 56 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|date:U1|lpm_divide:Div6|lpm_divide_jhm:auto_generated                                                                                                          ;              ;
;             |sign_div_unsign_bkh:divider|            ; 56 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|date:U1|lpm_divide:Div6|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider                                                                              ;              ;
;                |alt_u_div_a4f:divider|               ; 56 (56)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|date:U1|lpm_divide:Div6|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider                                                        ;              ;
;       |lpm_divide:Div7|                              ; 56 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|date:U1|lpm_divide:Div7                                                                                                                                        ;              ;
;          |lpm_divide_jhm:auto_generated|             ; 56 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|date:U1|lpm_divide:Div7|lpm_divide_jhm:auto_generated                                                                                                          ;              ;
;             |sign_div_unsign_bkh:divider|            ; 56 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|date:U1|lpm_divide:Div7|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider                                                                              ;              ;
;                |alt_u_div_a4f:divider|               ; 56 (56)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|date:U1|lpm_divide:Div7|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider                                                        ;              ;
;       |lpm_divide:Div8|                              ; 56 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|date:U1|lpm_divide:Div8                                                                                                                                        ;              ;
;          |lpm_divide_jhm:auto_generated|             ; 56 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|date:U1|lpm_divide:Div8|lpm_divide_jhm:auto_generated                                                                                                          ;              ;
;             |sign_div_unsign_bkh:divider|            ; 56 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|date:U1|lpm_divide:Div8|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider                                                                              ;              ;
;                |alt_u_div_a4f:divider|               ; 56 (56)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|date:U1|lpm_divide:Div8|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider                                                        ;              ;
;       |lpm_divide:Div9|                              ; 59 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|date:U1|lpm_divide:Div9                                                                                                                                        ;              ;
;          |lpm_divide_jhm:auto_generated|             ; 59 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|date:U1|lpm_divide:Div9|lpm_divide_jhm:auto_generated                                                                                                          ;              ;
;             |sign_div_unsign_bkh:divider|            ; 59 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|date:U1|lpm_divide:Div9|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider                                                                              ;              ;
;                |alt_u_div_a4f:divider|               ; 59 (59)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|date:U1|lpm_divide:Div9|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider                                                        ;              ;
;       |lpm_divide:Mod0|                              ; 59 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|date:U1|lpm_divide:Mod0                                                                                                                                        ;              ;
;          |lpm_divide_m9m:auto_generated|             ; 59 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|date:U1|lpm_divide:Mod0|lpm_divide_m9m:auto_generated                                                                                                          ;              ;
;             |sign_div_unsign_bkh:divider|            ; 59 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|date:U1|lpm_divide:Mod0|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider                                                                              ;              ;
;                |alt_u_div_a4f:divider|               ; 59 (59)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|date:U1|lpm_divide:Mod0|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider                                                        ;              ;
;       |lpm_divide:Mod10|                             ; 60 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|date:U1|lpm_divide:Mod10                                                                                                                                       ;              ;
;          |lpm_divide_m9m:auto_generated|             ; 60 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|date:U1|lpm_divide:Mod10|lpm_divide_m9m:auto_generated                                                                                                         ;              ;
;             |sign_div_unsign_bkh:divider|            ; 60 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|date:U1|lpm_divide:Mod10|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider                                                                             ;              ;
;                |alt_u_div_a4f:divider|               ; 60 (60)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|date:U1|lpm_divide:Mod10|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider                                                       ;              ;
;       |lpm_divide:Mod1|                              ; 59 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|date:U1|lpm_divide:Mod1                                                                                                                                        ;              ;
;          |lpm_divide_m9m:auto_generated|             ; 59 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|date:U1|lpm_divide:Mod1|lpm_divide_m9m:auto_generated                                                                                                          ;              ;
;             |sign_div_unsign_bkh:divider|            ; 59 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|date:U1|lpm_divide:Mod1|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider                                                                              ;              ;
;                |alt_u_div_a4f:divider|               ; 59 (59)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|date:U1|lpm_divide:Mod1|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider                                                        ;              ;
;       |lpm_divide:Mod2|                              ; 59 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|date:U1|lpm_divide:Mod2                                                                                                                                        ;              ;
;          |lpm_divide_m9m:auto_generated|             ; 59 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|date:U1|lpm_divide:Mod2|lpm_divide_m9m:auto_generated                                                                                                          ;              ;
;             |sign_div_unsign_bkh:divider|            ; 59 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|date:U1|lpm_divide:Mod2|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider                                                                              ;              ;
;                |alt_u_div_a4f:divider|               ; 59 (59)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|date:U1|lpm_divide:Mod2|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider                                                        ;              ;
;       |lpm_divide:Mod3|                              ; 176 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|date:U1|lpm_divide:Mod3                                                                                                                                        ;              ;
;          |lpm_divide_hcm:auto_generated|             ; 176 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|date:U1|lpm_divide:Mod3|lpm_divide_hcm:auto_generated                                                                                                          ;              ;
;             |sign_div_unsign_6nh:divider|            ; 176 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|date:U1|lpm_divide:Mod3|lpm_divide_hcm:auto_generated|sign_div_unsign_6nh:divider                                                                              ;              ;
;                |alt_u_div_0af:divider|               ; 176 (176)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|date:U1|lpm_divide:Mod3|lpm_divide_hcm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider                                                        ;              ;
;       |lpm_divide:Mod4|                              ; 169 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|date:U1|lpm_divide:Mod4                                                                                                                                        ;              ;
;          |lpm_divide_7bm:auto_generated|             ; 169 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|date:U1|lpm_divide:Mod4|lpm_divide_7bm:auto_generated                                                                                                          ;              ;
;             |sign_div_unsign_slh:divider|            ; 169 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|date:U1|lpm_divide:Mod4|lpm_divide_7bm:auto_generated|sign_div_unsign_slh:divider                                                                              ;              ;
;                |alt_u_div_c7f:divider|               ; 169 (169)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|date:U1|lpm_divide:Mod4|lpm_divide_7bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider                                                        ;              ;
;       |lpm_divide:Mod5|                              ; 150 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|date:U1|lpm_divide:Mod5                                                                                                                                        ;              ;
;          |lpm_divide_4bm:auto_generated|             ; 150 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|date:U1|lpm_divide:Mod5|lpm_divide_4bm:auto_generated                                                                                                          ;              ;
;             |sign_div_unsign_plh:divider|            ; 150 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|date:U1|lpm_divide:Mod5|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider                                                                              ;              ;
;                |alt_u_div_67f:divider|               ; 150 (150)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|date:U1|lpm_divide:Mod5|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider                                                        ;              ;
;       |lpm_divide:Mod6|                              ; 59 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|date:U1|lpm_divide:Mod6                                                                                                                                        ;              ;
;          |lpm_divide_m9m:auto_generated|             ; 59 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|date:U1|lpm_divide:Mod6|lpm_divide_m9m:auto_generated                                                                                                          ;              ;
;             |sign_div_unsign_bkh:divider|            ; 59 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|date:U1|lpm_divide:Mod6|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider                                                                              ;              ;
;                |alt_u_div_a4f:divider|               ; 59 (59)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|date:U1|lpm_divide:Mod6|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider                                                        ;              ;
;       |lpm_divide:Mod7|                              ; 59 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|date:U1|lpm_divide:Mod7                                                                                                                                        ;              ;
;          |lpm_divide_m9m:auto_generated|             ; 59 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|date:U1|lpm_divide:Mod7|lpm_divide_m9m:auto_generated                                                                                                          ;              ;
;             |sign_div_unsign_bkh:divider|            ; 59 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|date:U1|lpm_divide:Mod7|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider                                                                              ;              ;
;                |alt_u_div_a4f:divider|               ; 59 (59)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|date:U1|lpm_divide:Mod7|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider                                                        ;              ;
;       |lpm_divide:Mod8|                              ; 174 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|date:U1|lpm_divide:Mod8                                                                                                                                        ;              ;
;          |lpm_divide_9bm:auto_generated|             ; 174 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|date:U1|lpm_divide:Mod8|lpm_divide_9bm:auto_generated                                                                                                          ;              ;
;             |sign_div_unsign_ulh:divider|            ; 174 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|date:U1|lpm_divide:Mod8|lpm_divide_9bm:auto_generated|sign_div_unsign_ulh:divider                                                                              ;              ;
;                |alt_u_div_g7f:divider|               ; 174 (174)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|date:U1|lpm_divide:Mod8|lpm_divide_9bm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_g7f:divider                                                        ;              ;
;       |lpm_divide:Mod9|                              ; 56 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|date:U1|lpm_divide:Mod9                                                                                                                                        ;              ;
;          |lpm_divide_m9m:auto_generated|             ; 56 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|date:U1|lpm_divide:Mod9|lpm_divide_m9m:auto_generated                                                                                                          ;              ;
;             |sign_div_unsign_bkh:divider|            ; 56 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|date:U1|lpm_divide:Mod9|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider                                                                              ;              ;
;                |alt_u_div_a4f:divider|               ; 56 (56)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|date:U1|lpm_divide:Mod9|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider                                                        ;              ;
;    |temp_disp:U2|                                    ; 1262 (0)          ; 166 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|temp_disp:U2                                                                                                                                                   ;              ;
;       |ds18b20_dri:u1_ds18b20_dri|                   ; 464 (185)         ; 110 (110)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|temp_disp:U2|ds18b20_dri:u1_ds18b20_dri                                                                                                                        ;              ;
;          |lpm_divide:Div0|                           ; 227 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|lpm_divide:Div0                                                                                                        ;              ;
;             |lpm_divide_0jm:auto_generated|          ; 227 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|lpm_divide:Div0|lpm_divide_0jm:auto_generated                                                                          ;              ;
;                |sign_div_unsign_olh:divider|         ; 227 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider                                              ;              ;
;                   |alt_u_div_47f:divider|            ; 227 (227)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider                        ;              ;
;          |lpm_mult:Mult0|                            ; 52 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|lpm_mult:Mult0                                                                                                         ;              ;
;             |multcore:mult_core|                     ; 52 (26)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|lpm_mult:Mult0|multcore:mult_core                                                                                      ;              ;
;                |mpar_add:padder|                     ; 26 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                      ;              ;
;                   |lpm_add_sub:adder[0]|             ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ;              ;
;                      |add_sub_ngh:auto_generated|    ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_ngh:auto_generated                      ;              ;
;                   |mpar_add:sub_par_add|             ; 12 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ;              ;
;                      |lpm_add_sub:adder[0]|          ; 12 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ;              ;
;                         |add_sub_rgh:auto_generated| ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_rgh:auto_generated ;              ;
;       |seg_led:u_seg_led|                            ; 798 (54)          ; 56 (56)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|temp_disp:U2|seg_led:u_seg_led                                                                                                                                 ;              ;
;          |lpm_divide:Div2|                           ; 124 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|temp_disp:U2|seg_led:u_seg_led|lpm_divide:Div2                                                                                                                 ;              ;
;             |lpm_divide_akm:auto_generated|          ; 124 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|temp_disp:U2|seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated                                                                                   ;              ;
;                |sign_div_unsign_2nh:divider|         ; 124 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|temp_disp:U2|seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider                                                       ;              ;
;                   |alt_u_div_o9f:divider|            ; 124 (124)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|temp_disp:U2|seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider                                 ;              ;
;          |lpm_divide:Div3|                           ; 158 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|temp_disp:U2|seg_led:u_seg_led|lpm_divide:Div3                                                                                                                 ;              ;
;             |lpm_divide_0jm:auto_generated|          ; 158 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|temp_disp:U2|seg_led:u_seg_led|lpm_divide:Div3|lpm_divide_0jm:auto_generated                                                                                   ;              ;
;                |sign_div_unsign_olh:divider|         ; 158 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|temp_disp:U2|seg_led:u_seg_led|lpm_divide:Div3|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider                                                       ;              ;
;                   |alt_u_div_47f:divider|            ; 158 (158)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|temp_disp:U2|seg_led:u_seg_led|lpm_divide:Div3|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider                                 ;              ;
;          |lpm_divide:Div4|                           ; 135 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|temp_disp:U2|seg_led:u_seg_led|lpm_divide:Div4                                                                                                                 ;              ;
;             |lpm_divide_tim:auto_generated|          ; 135 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|temp_disp:U2|seg_led:u_seg_led|lpm_divide:Div4|lpm_divide_tim:auto_generated                                                                                   ;              ;
;                |sign_div_unsign_llh:divider|         ; 135 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|temp_disp:U2|seg_led:u_seg_led|lpm_divide:Div4|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider                                                       ;              ;
;                   |alt_u_div_u6f:divider|            ; 135 (135)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|temp_disp:U2|seg_led:u_seg_led|lpm_divide:Div4|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider                                 ;              ;
;          |lpm_divide:Mod1|                           ; 24 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod1                                                                                                                 ;              ;
;             |lpm_divide_0bm:auto_generated|          ; 24 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated                                                                                   ;              ;
;                |sign_div_unsign_llh:divider|         ; 24 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider                                                       ;              ;
;                   |alt_u_div_u6f:divider|            ; 24 (24)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider                                 ;              ;
;          |lpm_divide:Mod2|                           ; 66 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod2                                                                                                                 ;              ;
;             |lpm_divide_0bm:auto_generated|          ; 66 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod2|lpm_divide_0bm:auto_generated                                                                                   ;              ;
;                |sign_div_unsign_llh:divider|         ; 66 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider                                                       ;              ;
;                   |alt_u_div_u6f:divider|            ; 66 (66)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider                                 ;              ;
;          |lpm_divide:Mod3|                           ; 99 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod3                                                                                                                 ;              ;
;             |lpm_divide_0bm:auto_generated|          ; 99 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod3|lpm_divide_0bm:auto_generated                                                                                   ;              ;
;                |sign_div_unsign_llh:divider|         ; 99 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod3|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider                                                       ;              ;
;                   |alt_u_div_u6f:divider|            ; 99 (99)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod3|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider                                 ;              ;
;          |lpm_divide:Mod4|                           ; 138 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod4                                                                                                                 ;              ;
;             |lpm_divide_0bm:auto_generated|          ; 138 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod4|lpm_divide_0bm:auto_generated                                                                                   ;              ;
;                |sign_div_unsign_llh:divider|         ; 138 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod4|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider                                                       ;              ;
;                   |alt_u_div_u6f:divider|            ; 138 (138)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod4|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider                                 ;              ;
+------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|date:U1|next                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+-----------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; next.data31 ; next.data30 ; next.data29 ; next.data28 ; next.data27 ; next.data26 ; next.data25 ; next.data24 ; next.data23 ; next.data22 ; next.data21 ; next.data20 ; next.data19 ; next.data18 ; next.data17 ; next.data16 ; next.data15 ; next.data14 ; next.data13 ; next.data12 ; next.data11 ; next.data10 ; next.data9 ; next.data8 ; next.data7 ; next.data6 ; next.data5 ; next.data4 ; next.data3 ; next.data2 ; next.data1 ; next.data0 ; next.scan ; next.state5 ; next.state4 ; next.state3 ; next.state2 ; next.state1 ; next.state0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+-----------+-------------+-------------+-------------+-------------+-------------+-------------+
; next.state0 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; next.state1 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; next.state2 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; next.state3 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; next.state4 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; next.state5 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; next.scan   ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1         ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; next.data0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0         ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; next.data1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0         ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; next.data2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0         ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; next.data3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0         ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; next.data4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; next.data5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; next.data6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; next.data7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; next.data8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; next.data9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; next.data10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; next.data11 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; next.data12 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; next.data13 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; next.data14 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; next.data15 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; next.data16 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; next.data17 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; next.data18 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; next.data19 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; next.data20 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; next.data21 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; next.data22 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; next.data23 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; next.data24 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; next.data25 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; next.data26 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; next.data27 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; next.data28 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; next.data29 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; next.data30 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; next.data31 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+-----------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|cur_state                                                                                              ;
+------------------------+-------------------+-------------------+-----------------+------------------------+-------------------+--------------------+----------------+
; Name                   ; cur_state.rd_byte ; cur_state.rd_temp ; cur_state.delay ; cur_state.temp_convert ; cur_state.wr_byte ; cur_state.rom_skip ; cur_state.init ;
+------------------------+-------------------+-------------------+-----------------+------------------------+-------------------+--------------------+----------------+
; cur_state.init         ; 0                 ; 0                 ; 0               ; 0                      ; 0                 ; 0                  ; 0              ;
; cur_state.rom_skip     ; 0                 ; 0                 ; 0               ; 0                      ; 0                 ; 1                  ; 1              ;
; cur_state.wr_byte      ; 0                 ; 0                 ; 0               ; 0                      ; 1                 ; 0                  ; 1              ;
; cur_state.temp_convert ; 0                 ; 0                 ; 0               ; 1                      ; 0                 ; 0                  ; 1              ;
; cur_state.delay        ; 0                 ; 0                 ; 1               ; 0                      ; 0                 ; 0                  ; 1              ;
; cur_state.rd_temp      ; 0                 ; 1                 ; 0               ; 0                      ; 0                 ; 0                  ; 1              ;
; cur_state.rd_byte      ; 1                 ; 0                 ; 0               ; 0                      ; 0                 ; 0                  ; 1              ;
+------------------------+-------------------+-------------------+-----------------+------------------------+-------------------+--------------------+----------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                         ;
+-----------------------------------------------------------+----------------------------------------------------------------+
; Register name                                             ; Reason for Removal                                             ;
+-----------------------------------------------------------+----------------------------------------------------------------+
; date:U1|two_8[6,7]                                        ; Stuck at GND due to stuck port data_in                         ;
; date:U1|two_11[6,7]                                       ; Stuck at GND due to stuck port data_in                         ;
; date:U1|two_14[6,7]                                       ; Stuck at GND due to stuck port data_in                         ;
; date:U1|one_4[6,7]                                        ; Stuck at GND due to stuck port data_in                         ;
; date:U1|one_7[6,7]                                        ; Stuck at GND due to stuck port data_in                         ;
; date:U1|one_10[6,7]                                       ; Stuck at GND due to stuck port data_in                         ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|sign              ; Lost fanout                                                    ;
; date:U1|two_12[6,7]                                       ; Stuck at GND due to stuck port data_in                         ;
; date:U1|two_12[5]                                         ; Stuck at VCC due to stuck port data_in                         ;
; date:U1|two_12[0,2]                                       ; Stuck at GND due to stuck port data_in                         ;
; date:U1|two_1[7]                                          ; Stuck at GND due to stuck port data_in                         ;
; date:U1|two_1[6]                                          ; Stuck at VCC due to stuck port data_in                         ;
; date:U1|two_1[2..5]                                       ; Stuck at GND due to stuck port data_in                         ;
; date:U1|two_1[0]                                          ; Stuck at VCC due to stuck port data_in                         ;
; date:U1|two_2[7]                                          ; Stuck at GND due to stuck port data_in                         ;
; date:U1|two_2[6]                                          ; Stuck at VCC due to stuck port data_in                         ;
; date:U1|two_2[4]                                          ; Stuck at GND due to stuck port data_in                         ;
; date:U1|two_2[2,3]                                        ; Stuck at VCC due to stuck port data_in                         ;
; date:U1|two_2[0,1]                                        ; Stuck at GND due to stuck port data_in                         ;
; date:U1|two_3[7]                                          ; Stuck at GND due to stuck port data_in                         ;
; date:U1|two_3[6]                                          ; Stuck at VCC due to stuck port data_in                         ;
; date:U1|two_3[4]                                          ; Stuck at GND due to stuck port data_in                         ;
; date:U1|two_4[7]                                          ; Stuck at GND due to stuck port data_in                         ;
; date:U1|two_4[6]                                          ; Stuck at VCC due to stuck port data_in                         ;
; date:U1|two_4[2,3]                                        ; Stuck at GND due to stuck port data_in                         ;
; date:U1|two_4[1]                                          ; Stuck at VCC due to stuck port data_in                         ;
; date:U1|two_5[7]                                          ; Stuck at GND due to stuck port data_in                         ;
; date:U1|two_5[6]                                          ; Stuck at VCC due to stuck port data_in                         ;
; date:U1|two_5[4]                                          ; Stuck at GND due to stuck port data_in                         ;
; date:U1|two_5[0]                                          ; Stuck at VCC due to stuck port data_in                         ;
; date:U1|en_sel                                            ; Stuck at VCC due to stuck port data_in                         ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|wr_data[2]        ; Stuck at VCC due to stuck port data_in                         ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|wr_data[0]        ; Stuck at GND due to stuck port data_in                         ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|bit_width[4]      ; Stuck at VCC due to stuck port data_in                         ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|bit_width[0..3]   ; Stuck at GND due to stuck port data_in                         ;
; date:U1|beep_count_end[1,2,4,5,9,10,15]                   ; Merged with date:U1|beep_count_end[0]                          ;
; date:U1|beep_count_end[3,6..8,12..14]                     ; Merged with date:U1|beep_count_end[11]                         ;
; date:U1|one_4[4]                                          ; Merged with date:U1|one_10[4]                                  ;
; date:U1|one_7[4]                                          ; Merged with date:U1|one_10[4]                                  ;
; date:U1|dat_flag[6,7]                                     ; Merged with date:U1|dat_flag[5]                                ;
; date:U1|dat_flag[3,4]                                     ; Merged with date:U1|dat_flag[2]                                ;
; date:U1|one_14[7]                                         ; Merged with date:U1|one_13[7]                                  ;
; date:U1|one_15[7]                                         ; Merged with date:U1|one_13[7]                                  ;
; date:U1|one_14[6]                                         ; Merged with date:U1|one_13[6]                                  ;
; date:U1|one_15[6]                                         ; Merged with date:U1|one_13[6]                                  ;
; date:U1|two_12[3,4]                                       ; Merged with date:U1|two_12[1]                                  ;
; date:U1|two_3[2,3]                                        ; Merged with date:U1|two_1[1]                                   ;
; date:U1|two_4[0]                                          ; Merged with date:U1|two_1[1]                                   ;
; date:U1|two_5[1]                                          ; Merged with date:U1|two_1[1]                                   ;
; date:U1|two_5[3]                                          ; Merged with date:U1|two_3[0]                                   ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|wr_data[7]        ; Merged with temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|wr_data[3] ;
; temp_disp:U2|seg_led:u_seg_led|sel[5]                     ; Merged with temp_disp:U2|seg_led:u_seg_led|sel[4]              ;
; date:U1|one_14[5]                                         ; Merged with date:U1|one_13[5]                                  ;
; date:U1|one_15[5]                                         ; Merged with date:U1|one_13[5]                                  ;
; date:U1|two_3[5]                                          ; Merged with date:U1|two_2[5]                                   ;
; date:U1|two_4[4,5]                                        ; Merged with date:U1|two_2[5]                                   ;
; date:U1|two_5[2,5]                                        ; Merged with date:U1|two_2[5]                                   ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|wr_data[4,5]      ; Merged with temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|wr_data[1] ;
; date:U1|dat_flag[5]                                       ; Stuck at GND due to stuck port data_in                         ;
; date:U1|one_2[6,7]                                        ; Stuck at GND due to stuck port data_in                         ;
; date:U1|one_3[6,7]                                        ; Stuck at GND due to stuck port data_in                         ;
; date:U1|one_3[4]                                          ; Merged with date:U1|one_2[4]                                   ;
; date:U1|one_13[7]                                         ; Stuck at GND due to stuck port data_in                         ;
; date:U1|beep_count_end[0]                                 ; Stuck at VCC due to stuck port data_in                         ;
; date:U1|dat_flag[2]                                       ; Stuck at VCC due to stuck port data_in                         ;
; date:U1|one_3[5]                                          ; Merged with date:U1|one_2[5]                                   ;
; date:U1|next~2                                            ; Lost fanout                                                    ;
; date:U1|next~3                                            ; Lost fanout                                                    ;
; date:U1|next~4                                            ; Lost fanout                                                    ;
; date:U1|next~5                                            ; Lost fanout                                                    ;
; date:U1|next~6                                            ; Lost fanout                                                    ;
; date:U1|next~7                                            ; Lost fanout                                                    ;
; date:U1|next~8                                            ; Lost fanout                                                    ;
; date:U1|next~9                                            ; Lost fanout                                                    ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|cur_state~4       ; Lost fanout                                                    ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|cur_state~5       ; Lost fanout                                                    ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|cur_state~6       ; Lost fanout                                                    ;
; date:U1|count_led[24]                                     ; Lost fanout                                                    ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|flow_cnt[3]       ; Stuck at GND due to stuck port data_in                         ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|temp_data[14..19] ; Stuck at GND due to stuck port data_in                         ;
; date:U1|two_13[7]                                         ; Stuck at GND due to stuck port data_in                         ;
; date:U1|two_10[7]                                         ; Stuck at GND due to stuck port data_in                         ;
; date:U1|two_7[7]                                          ; Stuck at GND due to stuck port data_in                         ;
; date:U1|one_9[7]                                          ; Stuck at GND due to stuck port data_in                         ;
; date:U1|one_6[7]                                          ; Stuck at GND due to stuck port data_in                         ;
; date:U1|one_1[7]                                          ; Stuck at GND due to stuck port data_in                         ;
; date:U1|one_2[5]                                          ; Merged with date:U1|one_4[5]                                   ;
; date:U1|one_10[4]                                         ; Stuck at GND due to stuck port data_in                         ;
; date:U1|one_2[4]                                          ; Stuck at GND due to stuck port data_in                         ;
; Total Number of Removed Registers = 132                   ;                                                                ;
+-----------------------------------------------------------+----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                            ;
+------------------------------------------------------+---------------------------+-----------------------------------------------------+
; Register name                                        ; Reason for Removal        ; Registers Removed due to This Register              ;
+------------------------------------------------------+---------------------------+-----------------------------------------------------+
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|bit_width[4] ; Stuck at VCC              ; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|flow_cnt[3] ;
;                                                      ; due to stuck port data_in ;                                                     ;
+------------------------------------------------------+---------------------------+-----------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 594   ;
; Number of registers using Synchronous Clear  ; 71    ;
; Number of registers using Synchronous Load   ; 5     ;
; Number of registers using Asynchronous Clear ; 344   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 215   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------+
; Inverted Register Statistics                                 ;
+----------------------------------------------------+---------+
; Inverted Register                                  ; Fan out ;
+----------------------------------------------------+---------+
; date:U1|alarm_shi[4]                               ; 11      ;
; temp_disp:U2|seg_led:u_seg_led|seg_led[6]          ; 1       ;
; date:U1|two_1[1]                                   ; 4       ;
; date:U1|two_12[1]                                  ; 3       ;
; date:U1|two_14[4]                                  ; 1       ;
; date:U1|two_11[4]                                  ; 1       ;
; date:U1|two_8[4]                                   ; 1       ;
; date:U1|two_14[5]                                  ; 1       ;
; date:U1|two_11[5]                                  ; 1       ;
; date:U1|one_13[5]                                  ; 2       ;
; date:U1|two_8[5]                                   ; 1       ;
; date:U1|one_10[5]                                  ; 1       ;
; date:U1|one_4[5]                                   ; 1       ;
; date:U1|one_7[5]                                   ; 1       ;
; date:U1|alarm_shi[1]                               ; 10      ;
; date:U1|alarm_shi[0]                               ; 8       ;
; date:U1|alarm_shi[2]                               ; 11      ;
; date:U1|alarm_fen[1]                               ; 10      ;
; date:U1|alarm_fen[0]                               ; 6       ;
; date:U1|alarm_fen[3]                               ; 13      ;
; date:U1|alarm_fen[5]                               ; 11      ;
; date:U1|alarm_fen[4]                               ; 13      ;
; date:U1|beep_count_end[11]                         ; 3       ;
; temp_disp:U2|seg_led:u_seg_led|dri_clk             ; 52      ;
; date:U1|dat[0]                                     ; 10      ;
; date:U1|month[0]                                   ; 11      ;
; date:U1|year[0]                                    ; 8       ;
; date:U1|year[10]                                   ; 20      ;
; date:U1|year[9]                                    ; 22      ;
; date:U1|year[8]                                    ; 22      ;
; date:U1|year[7]                                    ; 23      ;
; date:U1|year[6]                                    ; 23      ;
; date:U1|year[5]                                    ; 23      ;
; date:U1|year[1]                                    ; 14      ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|cnt_1us_en ; 24      ;
; Total number of inverted registers = 35            ;         ;
+----------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|wr_cnt[1]   ;
; 8:1                ; 5 bits    ; 25 LEs        ; 15 LEs               ; 10 LEs                 ; Yes        ; |top|temp_disp:U2|seg_led:u_seg_led|sel[2]               ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; Yes        ; |top|temp_disp:U2|seg_led:u_seg_led|num1[2]              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top|date:U1|dat_flag[1]                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|date:U1|one_13[6]                                   ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|rd_cnt[1]   ;
; 16:1               ; 2 bits    ; 20 LEs        ; 2 LEs                ; 18 LEs                 ; Yes        ; |top|date:U1|two_3[1]                                    ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |top|date:U1|alarm_shi[7]                                ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |top|date:U1|alarm_fen[6]                                ;
; 17:1               ; 32 bits   ; 352 LEs       ; 32 LEs               ; 320 LEs                ; Yes        ; |top|date:U1|count1[10]                                  ;
; 17:1               ; 15 bits   ; 165 LEs       ; 75 LEs               ; 90 LEs                 ; Yes        ; |top|date:U1|one_13[2]                                   ;
; 20:1               ; 8 bits    ; 104 LEs       ; 16 LEs               ; 88 LEs                 ; Yes        ; |top|date:U1|miao[2]                                     ;
; 21:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |top|date:U1|fen[2]                                      ;
; 22:1               ; 7 bits    ; 98 LEs        ; 14 LEs               ; 84 LEs                 ; Yes        ; |top|date:U1|shi[5]                                      ;
; 23:1               ; 3 bits    ; 45 LEs        ; 6 LEs                ; 39 LEs                 ; Yes        ; |top|date:U1|dat[7]                                      ;
; 23:1               ; 4 bits    ; 60 LEs        ; 8 LEs                ; 52 LEs                 ; Yes        ; |top|date:U1|dat[2]                                      ;
; 23:1               ; 3 bits    ; 45 LEs        ; 6 LEs                ; 39 LEs                 ; Yes        ; |top|date:U1|week[3]                                     ;
; 24:1               ; 6 bits    ; 96 LEs        ; 12 LEs               ; 84 LEs                 ; Yes        ; |top|date:U1|month[2]                                    ;
; 25:1               ; 7 bits    ; 112 LEs       ; 14 LEs               ; 98 LEs                 ; Yes        ; |top|date:U1|year[4]                                     ;
; 52:1               ; 2 bits    ; 68 LEs        ; 22 LEs               ; 46 LEs                 ; Yes        ; |top|temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|flow_cnt[0] ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |top|date:U1|one_10[1]                                   ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |top|date:U1|one_7[1]                                    ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |top|date:U1|one_2[3]                                    ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |top|date:U1|alarm_shi[0]                                ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |top|date:U1|beep_count_end[0]                           ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |top|date:U1|alarm_fen[0]                                ;
; 17:1               ; 12 bits   ; 132 LEs       ; 24 LEs               ; 108 LEs                ; Yes        ; |top|date:U1|two_14[2]                                   ;
; 18:1               ; 12 bits   ; 144 LEs       ; 24 LEs               ; 120 LEs                ; Yes        ; |top|date:U1|two_7[4]                                    ;
; 18:1               ; 12 bits   ; 144 LEs       ; 24 LEs               ; 120 LEs                ; Yes        ; |top|date:U1|two_11[2]                                   ;
; 25:1               ; 8 bits    ; 128 LEs       ; 16 LEs               ; 112 LEs                ; Yes        ; |top|date:U1|year[7]                                     ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |top|temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|Mux12       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------+


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: temp_disp:U2 ;
+----------------+--------+---------------------------------+
; Parameter Name ; Value  ; Type                            ;
+----------------+--------+---------------------------------+
; POINT          ; 111011 ; Unsigned Binary                 ;
+----------------+--------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: date:U1 ;
+----------------+----------+--------------------------+
; Parameter Name ; Value    ; Type                     ;
+----------------+----------+--------------------------+
; state0         ; 00000000 ; Unsigned Binary          ;
; state1         ; 00000001 ; Unsigned Binary          ;
; state2         ; 00000010 ; Unsigned Binary          ;
; state3         ; 00000011 ; Unsigned Binary          ;
; state4         ; 00000100 ; Unsigned Binary          ;
; state5         ; 00000101 ; Unsigned Binary          ;
; scan           ; 00000110 ; Unsigned Binary          ;
; nul            ; 00000111 ; Unsigned Binary          ;
; data0          ; 00010000 ; Unsigned Binary          ;
; data1          ; 00010001 ; Unsigned Binary          ;
; data2          ; 00010010 ; Unsigned Binary          ;
; data3          ; 00010011 ; Unsigned Binary          ;
; data4          ; 00010100 ; Unsigned Binary          ;
; data5          ; 00010101 ; Unsigned Binary          ;
; data6          ; 00010110 ; Unsigned Binary          ;
; data7          ; 00010111 ; Unsigned Binary          ;
; data8          ; 00011000 ; Unsigned Binary          ;
; data9          ; 00011001 ; Unsigned Binary          ;
; data10         ; 00100000 ; Unsigned Binary          ;
; data11         ; 00100001 ; Unsigned Binary          ;
; data12         ; 00100010 ; Unsigned Binary          ;
; data13         ; 00100011 ; Unsigned Binary          ;
; data14         ; 00100100 ; Unsigned Binary          ;
; data15         ; 00100101 ; Unsigned Binary          ;
; data16         ; 00100110 ; Unsigned Binary          ;
; data17         ; 00100111 ; Unsigned Binary          ;
; data18         ; 00101000 ; Unsigned Binary          ;
; data19         ; 00101001 ; Unsigned Binary          ;
; data20         ; 00110000 ; Unsigned Binary          ;
; data21         ; 00110001 ; Unsigned Binary          ;
; data22         ; 00110010 ; Unsigned Binary          ;
; data23         ; 00110011 ; Unsigned Binary          ;
; data24         ; 00110100 ; Unsigned Binary          ;
; data25         ; 00110101 ; Unsigned Binary          ;
; data26         ; 00110110 ; Unsigned Binary          ;
; data27         ; 00110111 ; Unsigned Binary          ;
; data28         ; 00111000 ; Unsigned Binary          ;
; data29         ; 00111001 ; Unsigned Binary          ;
; data30         ; 01000000 ; Unsigned Binary          ;
; data31         ; 01000001 ; Unsigned Binary          ;
+----------------+----------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: date:U1|lpm_divide:Mod2 ;
+------------------------+----------------+--------------------------------+
; Parameter Name         ; Value          ; Type                           ;
+------------------------+----------------+--------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                        ;
; LPM_WIDTHD             ; 4              ; Untyped                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_PIPELINE           ; 0              ; Untyped                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                        ;
; CBXI_PARAMETER         ; lpm_divide_m9m ; Untyped                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                 ;
+------------------------+----------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: date:U1|lpm_divide:Div2 ;
+------------------------+----------------+--------------------------------+
; Parameter Name         ; Value          ; Type                           ;
+------------------------+----------------+--------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                        ;
; LPM_WIDTHD             ; 4              ; Untyped                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_PIPELINE           ; 0              ; Untyped                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                        ;
; CBXI_PARAMETER         ; lpm_divide_jhm ; Untyped                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                 ;
+------------------------+----------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: date:U1|lpm_divide:Mod9 ;
+------------------------+----------------+--------------------------------+
; Parameter Name         ; Value          ; Type                           ;
+------------------------+----------------+--------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                        ;
; LPM_WIDTHD             ; 4              ; Untyped                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_PIPELINE           ; 0              ; Untyped                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                        ;
; CBXI_PARAMETER         ; lpm_divide_m9m ; Untyped                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                 ;
+------------------------+----------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: date:U1|lpm_divide:Mod1 ;
+------------------------+----------------+--------------------------------+
; Parameter Name         ; Value          ; Type                           ;
+------------------------+----------------+--------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                        ;
; LPM_WIDTHD             ; 4              ; Untyped                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_PIPELINE           ; 0              ; Untyped                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                        ;
; CBXI_PARAMETER         ; lpm_divide_m9m ; Untyped                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                 ;
+------------------------+----------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: date:U1|lpm_divide:Div8 ;
+------------------------+----------------+--------------------------------+
; Parameter Name         ; Value          ; Type                           ;
+------------------------+----------------+--------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                        ;
; LPM_WIDTHD             ; 4              ; Untyped                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_PIPELINE           ; 0              ; Untyped                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                        ;
; CBXI_PARAMETER         ; lpm_divide_jhm ; Untyped                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                 ;
+------------------------+----------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: date:U1|lpm_divide:Div1 ;
+------------------------+----------------+--------------------------------+
; Parameter Name         ; Value          ; Type                           ;
+------------------------+----------------+--------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                        ;
; LPM_WIDTHD             ; 4              ; Untyped                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_PIPELINE           ; 0              ; Untyped                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                        ;
; CBXI_PARAMETER         ; lpm_divide_jhm ; Untyped                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                 ;
+------------------------+----------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: date:U1|lpm_divide:Mod10 ;
+------------------------+----------------+---------------------------------+
; Parameter Name         ; Value          ; Type                            ;
+------------------------+----------------+---------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                         ;
; LPM_WIDTHD             ; 4              ; Untyped                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                         ;
; LPM_PIPELINE           ; 0              ; Untyped                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                         ;
; CBXI_PARAMETER         ; lpm_divide_m9m ; Untyped                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                  ;
+------------------------+----------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: date:U1|lpm_divide:Mod0 ;
+------------------------+----------------+--------------------------------+
; Parameter Name         ; Value          ; Type                           ;
+------------------------+----------------+--------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                        ;
; LPM_WIDTHD             ; 4              ; Untyped                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_PIPELINE           ; 0              ; Untyped                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                        ;
; CBXI_PARAMETER         ; lpm_divide_m9m ; Untyped                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                 ;
+------------------------+----------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: date:U1|lpm_divide:Div9 ;
+------------------------+----------------+--------------------------------+
; Parameter Name         ; Value          ; Type                           ;
+------------------------+----------------+--------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                        ;
; LPM_WIDTHD             ; 4              ; Untyped                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_PIPELINE           ; 0              ; Untyped                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                        ;
; CBXI_PARAMETER         ; lpm_divide_jhm ; Untyped                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                 ;
+------------------------+----------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: date:U1|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------+
; Parameter Name         ; Value          ; Type                           ;
+------------------------+----------------+--------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                        ;
; LPM_WIDTHD             ; 4              ; Untyped                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_PIPELINE           ; 0              ; Untyped                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                        ;
; CBXI_PARAMETER         ; lpm_divide_jhm ; Untyped                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                 ;
+------------------------+----------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: date:U1|lpm_divide:Mod7 ;
+------------------------+----------------+--------------------------------+
; Parameter Name         ; Value          ; Type                           ;
+------------------------+----------------+--------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                        ;
; LPM_WIDTHD             ; 4              ; Untyped                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_PIPELINE           ; 0              ; Untyped                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                        ;
; CBXI_PARAMETER         ; lpm_divide_m9m ; Untyped                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                 ;
+------------------------+----------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: date:U1|lpm_divide:Div7 ;
+------------------------+----------------+--------------------------------+
; Parameter Name         ; Value          ; Type                           ;
+------------------------+----------------+--------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                        ;
; LPM_WIDTHD             ; 4              ; Untyped                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_PIPELINE           ; 0              ; Untyped                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                        ;
; CBXI_PARAMETER         ; lpm_divide_jhm ; Untyped                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                 ;
+------------------------+----------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: date:U1|lpm_divide:Mod6 ;
+------------------------+----------------+--------------------------------+
; Parameter Name         ; Value          ; Type                           ;
+------------------------+----------------+--------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                        ;
; LPM_WIDTHD             ; 4              ; Untyped                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_PIPELINE           ; 0              ; Untyped                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                        ;
; CBXI_PARAMETER         ; lpm_divide_m9m ; Untyped                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                 ;
+------------------------+----------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: date:U1|lpm_divide:Div6 ;
+------------------------+----------------+--------------------------------+
; Parameter Name         ; Value          ; Type                           ;
+------------------------+----------------+--------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                        ;
; LPM_WIDTHD             ; 4              ; Untyped                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_PIPELINE           ; 0              ; Untyped                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                        ;
; CBXI_PARAMETER         ; lpm_divide_jhm ; Untyped                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                 ;
+------------------------+----------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: date:U1|lpm_divide:Mod5 ;
+------------------------+----------------+--------------------------------+
; Parameter Name         ; Value          ; Type                           ;
+------------------------+----------------+--------------------------------+
; LPM_WIDTHN             ; 15             ; Untyped                        ;
; LPM_WIDTHD             ; 4              ; Untyped                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_PIPELINE           ; 0              ; Untyped                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                        ;
; CBXI_PARAMETER         ; lpm_divide_4bm ; Untyped                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                 ;
+------------------------+----------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: date:U1|lpm_divide:Mod4 ;
+------------------------+----------------+--------------------------------+
; Parameter Name         ; Value          ; Type                           ;
+------------------------+----------------+--------------------------------+
; LPM_WIDTHN             ; 15             ; Untyped                        ;
; LPM_WIDTHD             ; 7              ; Untyped                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_PIPELINE           ; 0              ; Untyped                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                        ;
; CBXI_PARAMETER         ; lpm_divide_7bm ; Untyped                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                 ;
+------------------------+----------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: date:U1|lpm_divide:Div5 ;
+------------------------+----------------+--------------------------------+
; Parameter Name         ; Value          ; Type                           ;
+------------------------+----------------+--------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                        ;
; LPM_WIDTHD             ; 4              ; Untyped                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_PIPELINE           ; 0              ; Untyped                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                        ;
; CBXI_PARAMETER         ; lpm_divide_ihm ; Untyped                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                 ;
+------------------------+----------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: date:U1|lpm_divide:Mod3 ;
+------------------------+----------------+--------------------------------+
; Parameter Name         ; Value          ; Type                           ;
+------------------------+----------------+--------------------------------+
; LPM_WIDTHN             ; 15             ; Untyped                        ;
; LPM_WIDTHD             ; 10             ; Untyped                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_PIPELINE           ; 0              ; Untyped                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                        ;
; CBXI_PARAMETER         ; lpm_divide_hcm ; Untyped                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                 ;
+------------------------+----------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: date:U1|lpm_divide:Div4 ;
+------------------------+----------------+--------------------------------+
; Parameter Name         ; Value          ; Type                           ;
+------------------------+----------------+--------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                        ;
; LPM_WIDTHD             ; 7              ; Untyped                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_PIPELINE           ; 0              ; Untyped                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                        ;
; CBXI_PARAMETER         ; lpm_divide_vim ; Untyped                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                 ;
+------------------------+----------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: date:U1|lpm_divide:Div3 ;
+------------------------+----------------+--------------------------------+
; Parameter Name         ; Value          ; Type                           ;
+------------------------+----------------+--------------------------------+
; LPM_WIDTHN             ; 15             ; Untyped                        ;
; LPM_WIDTHD             ; 10             ; Untyped                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_PIPELINE           ; 0              ; Untyped                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                        ;
; CBXI_PARAMETER         ; lpm_divide_ekm ; Untyped                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                 ;
+------------------------+----------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: temp_disp:U2|seg_led:u_seg_led|lpm_divide:Div4 ;
+------------------------+----------------+-------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                  ;
+------------------------+----------------+-------------------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                               ;
; LPM_WIDTHD             ; 4              ; Untyped                                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                               ;
; LPM_PIPELINE           ; 0              ; Untyped                                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                               ;
; CBXI_PARAMETER         ; lpm_divide_tim ; Untyped                                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                        ;
+------------------------+----------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod3 ;
+------------------------+----------------+-------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                  ;
+------------------------+----------------+-------------------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                               ;
; LPM_WIDTHD             ; 4              ; Untyped                                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                               ;
; LPM_PIPELINE           ; 0              ; Untyped                                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                               ;
; CBXI_PARAMETER         ; lpm_divide_0bm ; Untyped                                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                        ;
+------------------------+----------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: temp_disp:U2|seg_led:u_seg_led|lpm_divide:Div3 ;
+------------------------+----------------+-------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                  ;
+------------------------+----------------+-------------------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                               ;
; LPM_WIDTHD             ; 7              ; Untyped                                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                               ;
; LPM_PIPELINE           ; 0              ; Untyped                                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                               ;
; CBXI_PARAMETER         ; lpm_divide_0jm ; Untyped                                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                        ;
+------------------------+----------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod2 ;
+------------------------+----------------+-------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                  ;
+------------------------+----------------+-------------------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                               ;
; LPM_WIDTHD             ; 4              ; Untyped                                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                               ;
; LPM_PIPELINE           ; 0              ; Untyped                                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                               ;
; CBXI_PARAMETER         ; lpm_divide_0bm ; Untyped                                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                        ;
+------------------------+----------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod4 ;
+------------------------+----------------+-------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                  ;
+------------------------+----------------+-------------------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                               ;
; LPM_WIDTHD             ; 4              ; Untyped                                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                               ;
; LPM_PIPELINE           ; 0              ; Untyped                                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                               ;
; CBXI_PARAMETER         ; lpm_divide_0bm ; Untyped                                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                        ;
+------------------------+----------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: temp_disp:U2|seg_led:u_seg_led|lpm_divide:Div2 ;
+------------------------+----------------+-------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                  ;
+------------------------+----------------+-------------------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                               ;
; LPM_WIDTHD             ; 10             ; Untyped                                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                               ;
; LPM_PIPELINE           ; 0              ; Untyped                                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                               ;
; CBXI_PARAMETER         ; lpm_divide_akm ; Untyped                                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                        ;
+------------------------+----------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod1 ;
+------------------------+----------------+-------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                  ;
+------------------------+----------------+-------------------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                               ;
; LPM_WIDTHD             ; 4              ; Untyped                                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                               ;
; LPM_PIPELINE           ; 0              ; Untyped                                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                               ;
; CBXI_PARAMETER         ; lpm_divide_0bm ; Untyped                                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                        ;
+------------------------+----------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: date:U1|lpm_divide:Mod8 ;
+------------------------+----------------+--------------------------------+
; Parameter Name         ; Value          ; Type                           ;
+------------------------+----------------+--------------------------------+
; LPM_WIDTHN             ; 15             ; Untyped                        ;
; LPM_WIDTHD             ; 9              ; Untyped                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_PIPELINE           ; 0              ; Untyped                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                        ;
; CBXI_PARAMETER         ; lpm_divide_9bm ; Untyped                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                 ;
+------------------------+----------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-----------------------------------------+
; Parameter Name                                 ; Value        ; Type                                    ;
+------------------------------------------------+--------------+-----------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                          ;
; LPM_WIDTHA                                     ; 11           ; Untyped                                 ;
; LPM_WIDTHB                                     ; 10           ; Untyped                                 ;
; LPM_WIDTHP                                     ; 21           ; Untyped                                 ;
; LPM_WIDTHR                                     ; 21           ; Untyped                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                 ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                 ;
; LATENCY                                        ; 0            ; Untyped                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                 ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                 ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                 ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                 ;
+------------------------------------------------+--------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                           ;
+------------------------+----------------+----------------------------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                                        ;
; LPM_WIDTHD             ; 7              ; Untyped                                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                        ;
; CBXI_PARAMETER         ; lpm_divide_0jm ; Untyped                                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                 ;
+------------------------+----------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                 ;
+---------------------------------------+--------------------------------------------------------+
; Name                                  ; Value                                                  ;
+---------------------------------------+--------------------------------------------------------+
; Number of entity instances            ; 1                                                      ;
; Entity Instance                       ; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 11                                                     ;
;     -- LPM_WIDTHB                     ; 10                                                     ;
;     -- LPM_WIDTHP                     ; 21                                                     ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                    ;
;     -- USE_EAB                        ; OFF                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                     ;
+---------------------------------------+--------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "temp_disp:U2|seg_led:u_seg_led" ;
+-------------+-------+----------+---------------------------+
; Port        ; Type  ; Severity ; Details                   ;
+-------------+-------+----------+---------------------------+
; point[5..3] ; Input ; Info     ; Stuck at VCC              ;
; point[1..0] ; Input ; Info     ; Stuck at VCC              ;
; point[2]    ; Input ; Info     ; Stuck at GND              ;
; en          ; Input ; Info     ; Stuck at VCC              ;
+-------------+-------+----------+---------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:07     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Full Version
    Info: Processing started: Wed Jul 03 18:13:12 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off date -c date
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file date.v
    Info (12023): Found entity 1: date
Info (12021): Found 1 design units, including 1 entities, in source file top.v
    Info (12023): Found entity 1: top
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at top.v(8): object "beep_count" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at top.v(9): object "beep_count_end" assigned a value but never read
Warning (12125): Using design file temp_disp.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: temp_disp
Info (12128): Elaborating entity "temp_disp" for hierarchy "temp_disp:U2"
Warning (12125): Using design file seg_led.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: seg_led
Info (12128): Elaborating entity "seg_led" for hierarchy "temp_disp:U2|seg_led:u_seg_led"
Warning (10230): Verilog HDL assignment warning at seg_led.v(43): truncated value with size 20 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at seg_led.v(44): truncated value with size 20 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at seg_led.v(45): truncated value with size 20 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at seg_led.v(46): truncated value with size 20 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at seg_led.v(47): truncated value with size 20 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at seg_led.v(48): truncated value with size 20 to match size of target (4)
Warning (12125): Using design file ds18b20_dri.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: ds18b20_dri
Info (12128): Elaborating entity "ds18b20_dri" for hierarchy "temp_disp:U2|ds18b20_dri:u1_ds18b20_dri"
Info (12128): Elaborating entity "date" for hierarchy "date:U1"
Warning (10230): Verilog HDL assignment warning at date.v(34): truncated value with size 32 to match size of target (25)
Warning (10230): Verilog HDL assignment warning at date.v(140): truncated value with size 16 to match size of target (15)
Warning (10230): Verilog HDL assignment warning at date.v(149): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at date.v(150): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at date.v(151): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at date.v(152): truncated value with size 15 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at date.v(167): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at date.v(168): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at date.v(169): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at date.v(170): truncated value with size 15 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at date.v(256): truncated value with size 16 to match size of target (15)
Warning (10230): Verilog HDL assignment warning at date.v(288): truncated value with size 16 to match size of target (15)
Warning (10230): Verilog HDL assignment warning at date.v(294): truncated value with size 16 to match size of target (15)
Warning (10230): Verilog HDL assignment warning at date.v(610): truncated value with size 32 to match size of target (5)
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "date:U1|Ram0" is uninferred due to inappropriate RAM size
Info (278001): Inferred 30 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "date:U1|Mod2"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "date:U1|Div2"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "date:U1|Mod9"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "date:U1|Mod1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "date:U1|Div8"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "date:U1|Div1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "date:U1|Mod10"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "date:U1|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "date:U1|Div9"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "date:U1|Div0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "date:U1|Mod7"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "date:U1|Div7"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "date:U1|Mod6"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "date:U1|Div6"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "date:U1|Mod5"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "date:U1|Mod4"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "date:U1|Div5"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "date:U1|Mod3"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "date:U1|Div4"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "date:U1|Div3"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "temp_disp:U2|seg_led:u_seg_led|Div4"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "temp_disp:U2|seg_led:u_seg_led|Mod3"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "temp_disp:U2|seg_led:u_seg_led|Div3"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "temp_disp:U2|seg_led:u_seg_led|Mod2"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "temp_disp:U2|seg_led:u_seg_led|Mod4"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "temp_disp:U2|seg_led:u_seg_led|Div2"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "temp_disp:U2|seg_led:u_seg_led|Mod1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "date:U1|Mod8"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|Mult0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|Div0"
Info (12130): Elaborated megafunction instantiation "date:U1|lpm_divide:Mod2"
Info (12133): Instantiated megafunction "date:U1|lpm_divide:Mod2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_m9m.tdf
    Info (12023): Found entity 1: lpm_divide_m9m
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_bkh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_a4f.tdf
    Info (12023): Found entity 1: alt_u_div_a4f
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc
Info (12130): Elaborated megafunction instantiation "date:U1|lpm_divide:Div2"
Info (12133): Instantiated megafunction "date:U1|lpm_divide:Div2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_jhm.tdf
    Info (12023): Found entity 1: lpm_divide_jhm
Info (12130): Elaborated megafunction instantiation "date:U1|lpm_divide:Mod5"
Info (12133): Instantiated megafunction "date:U1|lpm_divide:Mod5" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "15"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_4bm.tdf
    Info (12023): Found entity 1: lpm_divide_4bm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf
    Info (12023): Found entity 1: sign_div_unsign_plh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_67f.tdf
    Info (12023): Found entity 1: alt_u_div_67f
Info (12130): Elaborated megafunction instantiation "date:U1|lpm_divide:Mod4"
Info (12133): Instantiated megafunction "date:U1|lpm_divide:Mod4" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "15"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_7bm.tdf
    Info (12023): Found entity 1: lpm_divide_7bm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_slh.tdf
    Info (12023): Found entity 1: sign_div_unsign_slh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_c7f.tdf
    Info (12023): Found entity 1: alt_u_div_c7f
Info (12130): Elaborated megafunction instantiation "date:U1|lpm_divide:Div5"
Info (12133): Instantiated megafunction "date:U1|lpm_divide:Div5" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "7"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ihm.tdf
    Info (12023): Found entity 1: lpm_divide_ihm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf
    Info (12023): Found entity 1: sign_div_unsign_akh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_84f.tdf
    Info (12023): Found entity 1: alt_u_div_84f
Info (12130): Elaborated megafunction instantiation "date:U1|lpm_divide:Mod3"
Info (12133): Instantiated megafunction "date:U1|lpm_divide:Mod3" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "15"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_hcm.tdf
    Info (12023): Found entity 1: lpm_divide_hcm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_6nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_6nh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_0af.tdf
    Info (12023): Found entity 1: alt_u_div_0af
Info (12130): Elaborated megafunction instantiation "date:U1|lpm_divide:Div4"
Info (12133): Instantiated megafunction "date:U1|lpm_divide:Div4" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_vim.tdf
    Info (12023): Found entity 1: lpm_divide_vim
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_nlh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_27f.tdf
    Info (12023): Found entity 1: alt_u_div_27f
Info (12130): Elaborated megafunction instantiation "date:U1|lpm_divide:Div3"
Info (12133): Instantiated megafunction "date:U1|lpm_divide:Div3" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "15"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ekm.tdf
    Info (12023): Found entity 1: lpm_divide_ekm
Info (12130): Elaborated megafunction instantiation "temp_disp:U2|seg_led:u_seg_led|lpm_divide:Div4"
Info (12133): Instantiated megafunction "temp_disp:U2|seg_led:u_seg_led|lpm_divide:Div4" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "20"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_tim.tdf
    Info (12023): Found entity 1: lpm_divide_tim
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_llh.tdf
    Info (12023): Found entity 1: sign_div_unsign_llh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_u6f.tdf
    Info (12023): Found entity 1: alt_u_div_u6f
Info (12130): Elaborated megafunction instantiation "temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod3"
Info (12133): Instantiated megafunction "temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod3" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "20"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_0bm.tdf
    Info (12023): Found entity 1: lpm_divide_0bm
Info (12130): Elaborated megafunction instantiation "temp_disp:U2|seg_led:u_seg_led|lpm_divide:Div3"
Info (12133): Instantiated megafunction "temp_disp:U2|seg_led:u_seg_led|lpm_divide:Div3" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "20"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_0jm.tdf
    Info (12023): Found entity 1: lpm_divide_0jm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf
    Info (12023): Found entity 1: sign_div_unsign_olh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf
    Info (12023): Found entity 1: alt_u_div_47f
Info (12130): Elaborated megafunction instantiation "temp_disp:U2|seg_led:u_seg_led|lpm_divide:Div2"
Info (12133): Instantiated megafunction "temp_disp:U2|seg_led:u_seg_led|lpm_divide:Div2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "20"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_akm.tdf
    Info (12023): Found entity 1: lpm_divide_akm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_2nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_2nh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_o9f.tdf
    Info (12023): Found entity 1: alt_u_div_o9f
Info (12130): Elaborated megafunction instantiation "date:U1|lpm_divide:Mod8"
Info (12133): Instantiated megafunction "date:U1|lpm_divide:Mod8" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "15"
    Info (12134): Parameter "LPM_WIDTHD" = "9"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_9bm.tdf
    Info (12023): Found entity 1: lpm_divide_9bm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ulh.tdf
    Info (12023): Found entity 1: sign_div_unsign_ulh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_g7f.tdf
    Info (12023): Found entity 1: alt_u_div_g7f
Info (12130): Elaborated megafunction instantiation "temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "11"
    Info (12134): Parameter "LPM_WIDTHB" = "10"
    Info (12134): Parameter "LPM_WIDTHP" = "21"
    Info (12134): Parameter "LPM_WIDTHR" = "21"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|lpm_mult:Mult0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ngh.tdf
    Info (12023): Found entity 1: add_sub_ngh
Info (12131): Elaborated megafunction instantiation "temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|lpm_mult:Mult0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_rgh.tdf
    Info (12023): Found entity 1: add_sub_rgh
Info (12131): Elaborated megafunction instantiation "temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|lpm_mult:Mult0"
Info (12130): Elaborated megafunction instantiation "temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|lpm_divide:Div0"
Info (12133): Instantiated megafunction "temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "20"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "date:U1|two_14[0]" is converted into an equivalent circuit using register "date:U1|two_14[0]~_emulated" and latch "date:U1|two_14[0]~1"
    Warning (13310): Register "date:U1|two_13[0]" is converted into an equivalent circuit using register "date:U1|two_13[0]~_emulated" and latch "date:U1|two_13[0]~1"
    Warning (13310): Register "date:U1|two_11[0]" is converted into an equivalent circuit using register "date:U1|two_11[0]~_emulated" and latch "date:U1|two_11[0]~1"
    Warning (13310): Register "date:U1|two_10[0]" is converted into an equivalent circuit using register "date:U1|two_10[0]~_emulated" and latch "date:U1|two_10[0]~1"
    Warning (13310): Register "date:U1|two_8[0]" is converted into an equivalent circuit using register "date:U1|two_8[0]~_emulated" and latch "date:U1|two_8[0]~1"
    Warning (13310): Register "date:U1|two_7[0]" is converted into an equivalent circuit using register "date:U1|two_7[0]~_emulated" and latch "date:U1|two_7[0]~1"
    Warning (13310): Register "date:U1|one_10[0]" is converted into an equivalent circuit using register "date:U1|one_10[0]~_emulated" and latch "date:U1|one_10[0]~1"
    Warning (13310): Register "date:U1|one_9[0]" is converted into an equivalent circuit using register "date:U1|one_9[0]~_emulated" and latch "date:U1|one_9[0]~1"
    Warning (13310): Register "date:U1|one_7[0]" is converted into an equivalent circuit using register "date:U1|one_7[0]~_emulated" and latch "date:U1|one_7[0]~1"
    Warning (13310): Register "date:U1|one_6[0]" is converted into an equivalent circuit using register "date:U1|one_6[0]~_emulated" and latch "date:U1|one_6[0]~1"
    Warning (13310): Register "date:U1|one_4[0]" is converted into an equivalent circuit using register "date:U1|one_4[0]~_emulated" and latch "date:U1|one_4[0]~1"
    Warning (13310): Register "date:U1|one_3[0]" is converted into an equivalent circuit using register "date:U1|one_3[0]~_emulated" and latch "date:U1|one_3[0]~1"
    Warning (13310): Register "date:U1|one_2[0]" is converted into an equivalent circuit using register "date:U1|one_2[0]~_emulated" and latch "date:U1|one_2[0]~1"
    Warning (13310): Register "date:U1|one_1[0]" is converted into an equivalent circuit using register "date:U1|one_1[0]~_emulated" and latch "date:U1|one_1[0]~1"
    Warning (13310): Register "date:U1|two_14[1]" is converted into an equivalent circuit using register "date:U1|two_14[1]~_emulated" and latch "date:U1|two_14[1]~5"
    Warning (13310): Register "date:U1|two_13[1]" is converted into an equivalent circuit using register "date:U1|two_13[1]~_emulated" and latch "date:U1|two_13[1]~5"
    Warning (13310): Register "date:U1|two_11[1]" is converted into an equivalent circuit using register "date:U1|two_11[1]~_emulated" and latch "date:U1|two_11[1]~5"
    Warning (13310): Register "date:U1|two_10[1]" is converted into an equivalent circuit using register "date:U1|two_10[1]~_emulated" and latch "date:U1|two_10[1]~5"
    Warning (13310): Register "date:U1|two_8[1]" is converted into an equivalent circuit using register "date:U1|two_8[1]~_emulated" and latch "date:U1|two_8[1]~5"
    Warning (13310): Register "date:U1|two_7[1]" is converted into an equivalent circuit using register "date:U1|two_7[1]~_emulated" and latch "date:U1|two_7[1]~5"
    Warning (13310): Register "date:U1|one_10[1]" is converted into an equivalent circuit using register "date:U1|one_10[1]~_emulated" and latch "date:U1|one_10[1]~5"
    Warning (13310): Register "date:U1|one_9[1]" is converted into an equivalent circuit using register "date:U1|one_9[1]~_emulated" and latch "date:U1|one_9[1]~5"
    Warning (13310): Register "date:U1|one_7[1]" is converted into an equivalent circuit using register "date:U1|one_7[1]~_emulated" and latch "date:U1|one_7[1]~5"
    Warning (13310): Register "date:U1|one_6[1]" is converted into an equivalent circuit using register "date:U1|one_6[1]~_emulated" and latch "date:U1|one_6[1]~5"
    Warning (13310): Register "date:U1|one_4[1]" is converted into an equivalent circuit using register "date:U1|one_4[1]~_emulated" and latch "date:U1|one_4[1]~5"
    Warning (13310): Register "date:U1|one_3[1]" is converted into an equivalent circuit using register "date:U1|one_3[1]~_emulated" and latch "date:U1|one_3[1]~5"
    Warning (13310): Register "date:U1|one_2[1]" is converted into an equivalent circuit using register "date:U1|one_2[1]~_emulated" and latch "date:U1|one_2[1]~5"
    Warning (13310): Register "date:U1|one_1[1]" is converted into an equivalent circuit using register "date:U1|one_1[1]~_emulated" and latch "date:U1|one_1[1]~5"
    Warning (13310): Register "date:U1|two_14[2]" is converted into an equivalent circuit using register "date:U1|two_14[2]~_emulated" and latch "date:U1|two_14[2]~9"
    Warning (13310): Register "date:U1|two_13[2]" is converted into an equivalent circuit using register "date:U1|two_13[2]~_emulated" and latch "date:U1|two_13[2]~9"
    Warning (13310): Register "date:U1|two_11[2]" is converted into an equivalent circuit using register "date:U1|two_11[2]~_emulated" and latch "date:U1|two_11[2]~9"
    Warning (13310): Register "date:U1|two_10[2]" is converted into an equivalent circuit using register "date:U1|two_10[2]~_emulated" and latch "date:U1|two_10[2]~9"
    Warning (13310): Register "date:U1|two_8[2]" is converted into an equivalent circuit using register "date:U1|two_8[2]~_emulated" and latch "date:U1|two_8[2]~9"
    Warning (13310): Register "date:U1|two_7[2]" is converted into an equivalent circuit using register "date:U1|two_7[2]~_emulated" and latch "date:U1|two_7[2]~9"
    Warning (13310): Register "date:U1|one_10[2]" is converted into an equivalent circuit using register "date:U1|one_10[2]~_emulated" and latch "date:U1|one_10[2]~9"
    Warning (13310): Register "date:U1|one_9[2]" is converted into an equivalent circuit using register "date:U1|one_9[2]~_emulated" and latch "date:U1|one_9[2]~9"
    Warning (13310): Register "date:U1|one_7[2]" is converted into an equivalent circuit using register "date:U1|one_7[2]~_emulated" and latch "date:U1|one_7[2]~9"
    Warning (13310): Register "date:U1|one_6[2]" is converted into an equivalent circuit using register "date:U1|one_6[2]~_emulated" and latch "date:U1|one_6[2]~9"
    Warning (13310): Register "date:U1|one_4[2]" is converted into an equivalent circuit using register "date:U1|one_4[2]~_emulated" and latch "date:U1|one_4[2]~9"
    Warning (13310): Register "date:U1|one_3[2]" is converted into an equivalent circuit using register "date:U1|one_3[2]~_emulated" and latch "date:U1|one_3[2]~9"
    Warning (13310): Register "date:U1|one_2[2]" is converted into an equivalent circuit using register "date:U1|one_2[2]~_emulated" and latch "date:U1|one_2[2]~9"
    Warning (13310): Register "date:U1|one_1[2]" is converted into an equivalent circuit using register "date:U1|one_1[2]~_emulated" and latch "date:U1|one_1[2]~9"
    Warning (13310): Register "date:U1|two_14[3]" is converted into an equivalent circuit using register "date:U1|two_14[3]~_emulated" and latch "date:U1|two_14[3]~13"
    Warning (13310): Register "date:U1|two_13[3]" is converted into an equivalent circuit using register "date:U1|two_13[3]~_emulated" and latch "date:U1|two_13[3]~13"
    Warning (13310): Register "date:U1|two_11[3]" is converted into an equivalent circuit using register "date:U1|two_11[3]~_emulated" and latch "date:U1|two_11[3]~13"
    Warning (13310): Register "date:U1|two_10[3]" is converted into an equivalent circuit using register "date:U1|two_10[3]~_emulated" and latch "date:U1|two_10[3]~13"
    Warning (13310): Register "date:U1|two_8[3]" is converted into an equivalent circuit using register "date:U1|two_8[3]~_emulated" and latch "date:U1|two_8[3]~13"
    Warning (13310): Register "date:U1|two_7[3]" is converted into an equivalent circuit using register "date:U1|two_7[3]~_emulated" and latch "date:U1|two_7[3]~13"
    Warning (13310): Register "date:U1|one_10[3]" is converted into an equivalent circuit using register "date:U1|one_10[3]~_emulated" and latch "date:U1|one_10[3]~13"
    Warning (13310): Register "date:U1|one_9[3]" is converted into an equivalent circuit using register "date:U1|one_9[3]~_emulated" and latch "date:U1|one_9[3]~13"
    Warning (13310): Register "date:U1|one_7[3]" is converted into an equivalent circuit using register "date:U1|one_7[3]~_emulated" and latch "date:U1|one_7[3]~13"
    Warning (13310): Register "date:U1|one_6[3]" is converted into an equivalent circuit using register "date:U1|one_6[3]~_emulated" and latch "date:U1|one_6[3]~13"
    Warning (13310): Register "date:U1|one_4[3]" is converted into an equivalent circuit using register "date:U1|one_4[3]~_emulated" and latch "date:U1|one_4[3]~13"
    Warning (13310): Register "date:U1|one_3[3]" is converted into an equivalent circuit using register "date:U1|one_3[3]~_emulated" and latch "date:U1|one_3[3]~13"
    Warning (13310): Register "date:U1|one_2[3]" is converted into an equivalent circuit using register "date:U1|one_2[3]~_emulated" and latch "date:U1|one_2[3]~13"
    Warning (13310): Register "date:U1|one_1[3]" is converted into an equivalent circuit using register "date:U1|one_1[3]~_emulated" and latch "date:U1|one_1[3]~13"
    Warning (13310): Register "date:U1|two_13[4]" is converted into an equivalent circuit using register "date:U1|two_13[4]~_emulated" and latch "date:U1|two_13[4]~17"
    Warning (13310): Register "date:U1|two_10[4]" is converted into an equivalent circuit using register "date:U1|two_10[4]~_emulated" and latch "date:U1|two_10[4]~17"
    Warning (13310): Register "date:U1|two_7[4]" is converted into an equivalent circuit using register "date:U1|two_7[4]~_emulated" and latch "date:U1|two_7[4]~17"
    Warning (13310): Register "date:U1|one_9[4]" is converted into an equivalent circuit using register "date:U1|one_9[4]~_emulated" and latch "date:U1|one_9[4]~17"
    Warning (13310): Register "date:U1|one_6[4]" is converted into an equivalent circuit using register "date:U1|one_6[4]~_emulated" and latch "date:U1|one_6[4]~17"
    Warning (13310): Register "date:U1|one_1[4]" is converted into an equivalent circuit using register "date:U1|one_1[4]~_emulated" and latch "date:U1|one_1[4]~17"
    Warning (13310): Register "date:U1|two_13[5]" is converted into an equivalent circuit using register "date:U1|two_13[5]~_emulated" and latch "date:U1|two_13[4]~17"
    Warning (13310): Register "date:U1|two_10[5]" is converted into an equivalent circuit using register "date:U1|two_10[5]~_emulated" and latch "date:U1|two_10[5]~21"
    Warning (13310): Register "date:U1|two_7[5]" is converted into an equivalent circuit using register "date:U1|two_7[5]~_emulated" and latch "date:U1|two_7[4]~17"
    Warning (13310): Register "date:U1|one_9[5]" is converted into an equivalent circuit using register "date:U1|one_9[5]~_emulated" and latch "date:U1|one_9[4]~17"
    Warning (13310): Register "date:U1|one_6[5]" is converted into an equivalent circuit using register "date:U1|one_6[5]~_emulated" and latch "date:U1|one_6[4]~17"
    Warning (13310): Register "date:U1|one_1[5]" is converted into an equivalent circuit using register "date:U1|one_1[5]~_emulated" and latch "date:U1|one_1[5]~21"
    Warning (13310): Register "date:U1|two_13[6]" is converted into an equivalent circuit using register "date:U1|two_13[6]~_emulated" and latch "date:U1|two_13[6]~23"
    Warning (13310): Register "date:U1|two_7[6]" is converted into an equivalent circuit using register "date:U1|two_7[6]~_emulated" and latch "date:U1|two_7[6]~23"
    Warning (13310): Register "date:U1|one_9[6]" is converted into an equivalent circuit using register "date:U1|one_9[6]~_emulated" and latch "date:U1|one_9[6]~23"
    Warning (13310): Register "date:U1|one_6[6]" is converted into an equivalent circuit using register "date:U1|one_6[6]~_emulated" and latch "date:U1|one_6[6]~23"
    Warning (13310): Register "date:U1|one_1[6]" is converted into an equivalent circuit using register "date:U1|one_1[6]~_emulated" and latch "date:U1|one_1[6]~25"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "rw" is stuck at GND
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register date:U1|two_14[4] will power up to High
    Critical Warning (18010): Register date:U1|two_11[4] will power up to High
    Critical Warning (18010): Register date:U1|two_8[4] will power up to High
    Critical Warning (18010): Register date:U1|one_10[4] will power up to High
    Critical Warning (18010): Register date:U1|one_2[4] will power up to High
Info (286030): Timing-Driven Synthesis is running
Info (17049): 13 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "date:U1|lpm_divide:Mod10|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_7_result_int[0]~0"
    Info (17048): Logic cell "date:U1|lpm_divide:Mod10|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_3_result_int[0]~8"
    Info (17048): Logic cell "date:U1|lpm_divide:Mod10|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_5_result_int[0]~10"
    Info (17048): Logic cell "date:U1|lpm_divide:Mod10|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_6_result_int[0]~10"
    Info (17048): Logic cell "date:U1|lpm_divide:Div9|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_3_result_int[0]~8"
    Info (17048): Logic cell "date:U1|lpm_divide:Div9|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_5_result_int[0]~10"
    Info (17048): Logic cell "date:U1|lpm_divide:Div9|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_6_result_int[0]~10"
    Info (17048): Logic cell "temp_disp:U2|seg_led:u_seg_led|lpm_divide:Div3|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_12_result_int[1]~14"
    Info (17048): Logic cell "temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_19_result_int[0]~0"
    Info (17048): Logic cell "temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_15_result_int[0]~10"
    Info (17048): Logic cell "temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_16_result_int[0]~10"
    Info (17048): Logic cell "temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_17_result_int[0]~10"
    Info (17048): Logic cell "temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_18_result_int[0]~10"
    Info (17048): Logic cell "temp_disp:U2|seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|add_sub_15_result_int[2]~18"
    Info (17048): Logic cell "temp_disp:U2|seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|add_sub_15_result_int[1]~20"
    Info (17048): Logic cell "temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_19_result_int[0]~0"
    Info (17048): Logic cell "temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_18_result_int[0]~10"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 4214 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 34 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 4172 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 107 warnings
    Info: Peak virtual memory: 4701 megabytes
    Info: Processing ended: Wed Jul 03 18:13:22 2019
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:10


