
BluePill3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007b9c  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000450  08007cb0  08007cb0  00008cb0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008100  08008100  0000a1dc  2**0
                  CONTENTS
  4 .ARM          00000008  08008100  08008100  00009100  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008108  08008108  0000a1dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008108  08008108  00009108  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800810c  0800810c  0000910c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001dc  20000000  08008110  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000204  200001dc  080082ec  0000a1dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003e0  080082ec  0000a3e0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000a1dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   000088cf  00000000  00000000  0000a205  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001893  00000000  00000000  00012ad4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a40  00000000  00000000  00014368  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000007dc  00000000  00000000  00014da8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001814e  00000000  00000000  00015584  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a2ce  00000000  00000000  0002d6d2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008a1f0  00000000  00000000  000379a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c1b90  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004018  00000000  00000000  000c1bd4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000062  00000000  00000000  000c5bec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001dc 	.word	0x200001dc
 800012c:	00000000 	.word	0x00000000
 8000130:	08007c94 	.word	0x08007c94

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e0 	.word	0x200001e0
 800014c:	08007c94 	.word	0x08007c94

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_frsub>:
 8000b68:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b6c:	e002      	b.n	8000b74 <__addsf3>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_fsub>:
 8000b70:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b74 <__addsf3>:
 8000b74:	0042      	lsls	r2, r0, #1
 8000b76:	bf1f      	itttt	ne
 8000b78:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b7c:	ea92 0f03 	teqne	r2, r3
 8000b80:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b84:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b88:	d06a      	beq.n	8000c60 <__addsf3+0xec>
 8000b8a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b8e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b92:	bfc1      	itttt	gt
 8000b94:	18d2      	addgt	r2, r2, r3
 8000b96:	4041      	eorgt	r1, r0
 8000b98:	4048      	eorgt	r0, r1
 8000b9a:	4041      	eorgt	r1, r0
 8000b9c:	bfb8      	it	lt
 8000b9e:	425b      	neglt	r3, r3
 8000ba0:	2b19      	cmp	r3, #25
 8000ba2:	bf88      	it	hi
 8000ba4:	4770      	bxhi	lr
 8000ba6:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000baa:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bae:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bba:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000bbe:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000bc2:	bf18      	it	ne
 8000bc4:	4249      	negne	r1, r1
 8000bc6:	ea92 0f03 	teq	r2, r3
 8000bca:	d03f      	beq.n	8000c4c <__addsf3+0xd8>
 8000bcc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bd0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd4:	eb10 000c 	adds.w	r0, r0, ip
 8000bd8:	f1c3 0320 	rsb	r3, r3, #32
 8000bdc:	fa01 f103 	lsl.w	r1, r1, r3
 8000be0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000be4:	d502      	bpl.n	8000bec <__addsf3+0x78>
 8000be6:	4249      	negs	r1, r1
 8000be8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bec:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000bf0:	d313      	bcc.n	8000c1a <__addsf3+0xa6>
 8000bf2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000bf6:	d306      	bcc.n	8000c06 <__addsf3+0x92>
 8000bf8:	0840      	lsrs	r0, r0, #1
 8000bfa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bfe:	f102 0201 	add.w	r2, r2, #1
 8000c02:	2afe      	cmp	r2, #254	@ 0xfe
 8000c04:	d251      	bcs.n	8000caa <__addsf3+0x136>
 8000c06:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000c0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c0e:	bf08      	it	eq
 8000c10:	f020 0001 	biceq.w	r0, r0, #1
 8000c14:	ea40 0003 	orr.w	r0, r0, r3
 8000c18:	4770      	bx	lr
 8000c1a:	0049      	lsls	r1, r1, #1
 8000c1c:	eb40 0000 	adc.w	r0, r0, r0
 8000c20:	3a01      	subs	r2, #1
 8000c22:	bf28      	it	cs
 8000c24:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000c28:	d2ed      	bcs.n	8000c06 <__addsf3+0x92>
 8000c2a:	fab0 fc80 	clz	ip, r0
 8000c2e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c32:	ebb2 020c 	subs.w	r2, r2, ip
 8000c36:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c3a:	bfaa      	itet	ge
 8000c3c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c40:	4252      	neglt	r2, r2
 8000c42:	4318      	orrge	r0, r3
 8000c44:	bfbc      	itt	lt
 8000c46:	40d0      	lsrlt	r0, r2
 8000c48:	4318      	orrlt	r0, r3
 8000c4a:	4770      	bx	lr
 8000c4c:	f092 0f00 	teq	r2, #0
 8000c50:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c54:	bf06      	itte	eq
 8000c56:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c5a:	3201      	addeq	r2, #1
 8000c5c:	3b01      	subne	r3, #1
 8000c5e:	e7b5      	b.n	8000bcc <__addsf3+0x58>
 8000c60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c68:	bf18      	it	ne
 8000c6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c6e:	d021      	beq.n	8000cb4 <__addsf3+0x140>
 8000c70:	ea92 0f03 	teq	r2, r3
 8000c74:	d004      	beq.n	8000c80 <__addsf3+0x10c>
 8000c76:	f092 0f00 	teq	r2, #0
 8000c7a:	bf08      	it	eq
 8000c7c:	4608      	moveq	r0, r1
 8000c7e:	4770      	bx	lr
 8000c80:	ea90 0f01 	teq	r0, r1
 8000c84:	bf1c      	itt	ne
 8000c86:	2000      	movne	r0, #0
 8000c88:	4770      	bxne	lr
 8000c8a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c8e:	d104      	bne.n	8000c9a <__addsf3+0x126>
 8000c90:	0040      	lsls	r0, r0, #1
 8000c92:	bf28      	it	cs
 8000c94:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c98:	4770      	bx	lr
 8000c9a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c9e:	bf3c      	itt	cc
 8000ca0:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000ca4:	4770      	bxcc	lr
 8000ca6:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000caa:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000cae:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cb2:	4770      	bx	lr
 8000cb4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb8:	bf16      	itet	ne
 8000cba:	4608      	movne	r0, r1
 8000cbc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cc0:	4601      	movne	r1, r0
 8000cc2:	0242      	lsls	r2, r0, #9
 8000cc4:	bf06      	itte	eq
 8000cc6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cca:	ea90 0f01 	teqeq	r0, r1
 8000cce:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_ui2f>:
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e004      	b.n	8000ce4 <__aeabi_i2f+0x8>
 8000cda:	bf00      	nop

08000cdc <__aeabi_i2f>:
 8000cdc:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000ce0:	bf48      	it	mi
 8000ce2:	4240      	negmi	r0, r0
 8000ce4:	ea5f 0c00 	movs.w	ip, r0
 8000ce8:	bf08      	it	eq
 8000cea:	4770      	bxeq	lr
 8000cec:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000cf0:	4601      	mov	r1, r0
 8000cf2:	f04f 0000 	mov.w	r0, #0
 8000cf6:	e01c      	b.n	8000d32 <__aeabi_l2f+0x2a>

08000cf8 <__aeabi_ul2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f04f 0300 	mov.w	r3, #0
 8000d04:	e00a      	b.n	8000d1c <__aeabi_l2f+0x14>
 8000d06:	bf00      	nop

08000d08 <__aeabi_l2f>:
 8000d08:	ea50 0201 	orrs.w	r2, r0, r1
 8000d0c:	bf08      	it	eq
 8000d0e:	4770      	bxeq	lr
 8000d10:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000d14:	d502      	bpl.n	8000d1c <__aeabi_l2f+0x14>
 8000d16:	4240      	negs	r0, r0
 8000d18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1c:	ea5f 0c01 	movs.w	ip, r1
 8000d20:	bf02      	ittt	eq
 8000d22:	4684      	moveq	ip, r0
 8000d24:	4601      	moveq	r1, r0
 8000d26:	2000      	moveq	r0, #0
 8000d28:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000d2c:	bf08      	it	eq
 8000d2e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000d32:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000d36:	fabc f28c 	clz	r2, ip
 8000d3a:	3a08      	subs	r2, #8
 8000d3c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d40:	db10      	blt.n	8000d64 <__aeabi_l2f+0x5c>
 8000d42:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d46:	4463      	add	r3, ip
 8000d48:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d4c:	f1c2 0220 	rsb	r2, r2, #32
 8000d50:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d54:	fa20 f202 	lsr.w	r2, r0, r2
 8000d58:	eb43 0002 	adc.w	r0, r3, r2
 8000d5c:	bf08      	it	eq
 8000d5e:	f020 0001 	biceq.w	r0, r0, #1
 8000d62:	4770      	bx	lr
 8000d64:	f102 0220 	add.w	r2, r2, #32
 8000d68:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d6c:	f1c2 0220 	rsb	r2, r2, #32
 8000d70:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d74:	fa21 f202 	lsr.w	r2, r1, r2
 8000d78:	eb43 0002 	adc.w	r0, r3, r2
 8000d7c:	bf08      	it	eq
 8000d7e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d82:	4770      	bx	lr

08000d84 <__gesf2>:
 8000d84:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000d88:	e006      	b.n	8000d98 <__cmpsf2+0x4>
 8000d8a:	bf00      	nop

08000d8c <__lesf2>:
 8000d8c:	f04f 0c01 	mov.w	ip, #1
 8000d90:	e002      	b.n	8000d98 <__cmpsf2+0x4>
 8000d92:	bf00      	nop

08000d94 <__cmpsf2>:
 8000d94:	f04f 0c01 	mov.w	ip, #1
 8000d98:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000d9c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000da0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000da4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000da8:	bf18      	it	ne
 8000daa:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000dae:	d011      	beq.n	8000dd4 <__cmpsf2+0x40>
 8000db0:	b001      	add	sp, #4
 8000db2:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000db6:	bf18      	it	ne
 8000db8:	ea90 0f01 	teqne	r0, r1
 8000dbc:	bf58      	it	pl
 8000dbe:	ebb2 0003 	subspl.w	r0, r2, r3
 8000dc2:	bf88      	it	hi
 8000dc4:	17c8      	asrhi	r0, r1, #31
 8000dc6:	bf38      	it	cc
 8000dc8:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000dcc:	bf18      	it	ne
 8000dce:	f040 0001 	orrne.w	r0, r0, #1
 8000dd2:	4770      	bx	lr
 8000dd4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000dd8:	d102      	bne.n	8000de0 <__cmpsf2+0x4c>
 8000dda:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000dde:	d105      	bne.n	8000dec <__cmpsf2+0x58>
 8000de0:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000de4:	d1e4      	bne.n	8000db0 <__cmpsf2+0x1c>
 8000de6:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000dea:	d0e1      	beq.n	8000db0 <__cmpsf2+0x1c>
 8000dec:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000df0:	4770      	bx	lr
 8000df2:	bf00      	nop

08000df4 <__aeabi_cfrcmple>:
 8000df4:	4684      	mov	ip, r0
 8000df6:	4608      	mov	r0, r1
 8000df8:	4661      	mov	r1, ip
 8000dfa:	e7ff      	b.n	8000dfc <__aeabi_cfcmpeq>

08000dfc <__aeabi_cfcmpeq>:
 8000dfc:	b50f      	push	{r0, r1, r2, r3, lr}
 8000dfe:	f7ff ffc9 	bl	8000d94 <__cmpsf2>
 8000e02:	2800      	cmp	r0, #0
 8000e04:	bf48      	it	mi
 8000e06:	f110 0f00 	cmnmi.w	r0, #0
 8000e0a:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000e0c <__aeabi_fcmpeq>:
 8000e0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000e10:	f7ff fff4 	bl	8000dfc <__aeabi_cfcmpeq>
 8000e14:	bf0c      	ite	eq
 8000e16:	2001      	moveq	r0, #1
 8000e18:	2000      	movne	r0, #0
 8000e1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000e1e:	bf00      	nop

08000e20 <__aeabi_fcmplt>:
 8000e20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000e24:	f7ff ffea 	bl	8000dfc <__aeabi_cfcmpeq>
 8000e28:	bf34      	ite	cc
 8000e2a:	2001      	movcc	r0, #1
 8000e2c:	2000      	movcs	r0, #0
 8000e2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000e32:	bf00      	nop

08000e34 <__aeabi_fcmple>:
 8000e34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000e38:	f7ff ffe0 	bl	8000dfc <__aeabi_cfcmpeq>
 8000e3c:	bf94      	ite	ls
 8000e3e:	2001      	movls	r0, #1
 8000e40:	2000      	movhi	r0, #0
 8000e42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000e46:	bf00      	nop

08000e48 <__aeabi_fcmpge>:
 8000e48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000e4c:	f7ff ffd2 	bl	8000df4 <__aeabi_cfrcmple>
 8000e50:	bf94      	ite	ls
 8000e52:	2001      	movls	r0, #1
 8000e54:	2000      	movhi	r0, #0
 8000e56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000e5a:	bf00      	nop

08000e5c <__aeabi_fcmpgt>:
 8000e5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000e60:	f7ff ffc8 	bl	8000df4 <__aeabi_cfrcmple>
 8000e64:	bf34      	ite	cc
 8000e66:	2001      	movcc	r0, #1
 8000e68:	2000      	movcs	r0, #0
 8000e6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000e6e:	bf00      	nop

08000e70 <__aeabi_f2uiz>:
 8000e70:	0042      	lsls	r2, r0, #1
 8000e72:	d20e      	bcs.n	8000e92 <__aeabi_f2uiz+0x22>
 8000e74:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000e78:	d30b      	bcc.n	8000e92 <__aeabi_f2uiz+0x22>
 8000e7a:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000e7e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000e82:	d409      	bmi.n	8000e98 <__aeabi_f2uiz+0x28>
 8000e84:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000e88:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000e8c:	fa23 f002 	lsr.w	r0, r3, r2
 8000e90:	4770      	bx	lr
 8000e92:	f04f 0000 	mov.w	r0, #0
 8000e96:	4770      	bx	lr
 8000e98:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000e9c:	d101      	bne.n	8000ea2 <__aeabi_f2uiz+0x32>
 8000e9e:	0242      	lsls	r2, r0, #9
 8000ea0:	d102      	bne.n	8000ea8 <__aeabi_f2uiz+0x38>
 8000ea2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000ea6:	4770      	bx	lr
 8000ea8:	f04f 0000 	mov.w	r0, #0
 8000eac:	4770      	bx	lr
 8000eae:	bf00      	nop

08000eb0 <__aeabi_d2lz>:
 8000eb0:	b538      	push	{r3, r4, r5, lr}
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	2300      	movs	r3, #0
 8000eb6:	4604      	mov	r4, r0
 8000eb8:	460d      	mov	r5, r1
 8000eba:	f7ff fd7f 	bl	80009bc <__aeabi_dcmplt>
 8000ebe:	b928      	cbnz	r0, 8000ecc <__aeabi_d2lz+0x1c>
 8000ec0:	4620      	mov	r0, r4
 8000ec2:	4629      	mov	r1, r5
 8000ec4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ec8:	f000 b80a 	b.w	8000ee0 <__aeabi_d2ulz>
 8000ecc:	4620      	mov	r0, r4
 8000ece:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000ed2:	f000 f805 	bl	8000ee0 <__aeabi_d2ulz>
 8000ed6:	4240      	negs	r0, r0
 8000ed8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000edc:	bd38      	pop	{r3, r4, r5, pc}
 8000ede:	bf00      	nop

08000ee0 <__aeabi_d2ulz>:
 8000ee0:	b5d0      	push	{r4, r6, r7, lr}
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	4b0b      	ldr	r3, [pc, #44]	@ (8000f14 <__aeabi_d2ulz+0x34>)
 8000ee6:	4606      	mov	r6, r0
 8000ee8:	460f      	mov	r7, r1
 8000eea:	f7ff faf5 	bl	80004d8 <__aeabi_dmul>
 8000eee:	f7ff fdcb 	bl	8000a88 <__aeabi_d2uiz>
 8000ef2:	4604      	mov	r4, r0
 8000ef4:	f7ff fa76 	bl	80003e4 <__aeabi_ui2d>
 8000ef8:	2200      	movs	r2, #0
 8000efa:	4b07      	ldr	r3, [pc, #28]	@ (8000f18 <__aeabi_d2ulz+0x38>)
 8000efc:	f7ff faec 	bl	80004d8 <__aeabi_dmul>
 8000f00:	4602      	mov	r2, r0
 8000f02:	460b      	mov	r3, r1
 8000f04:	4630      	mov	r0, r6
 8000f06:	4639      	mov	r1, r7
 8000f08:	f7ff f92e 	bl	8000168 <__aeabi_dsub>
 8000f0c:	f7ff fdbc 	bl	8000a88 <__aeabi_d2uiz>
 8000f10:	4621      	mov	r1, r4
 8000f12:	bdd0      	pop	{r4, r6, r7, pc}
 8000f14:	3df00000 	.word	0x3df00000
 8000f18:	41f00000 	.word	0x41f00000

08000f1c <HAL_GPIO_EXTI_Callback>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b082      	sub	sp, #8
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	4603      	mov	r3, r0
 8000f24:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == GPIO_PIN_3) {
 8000f26:	88fb      	ldrh	r3, [r7, #6]
 8000f28:	2b08      	cmp	r3, #8
 8000f2a:	d136      	bne.n	8000f9a <HAL_GPIO_EXTI_Callback+0x7e>
        if (GPIOA->IDR & GPIO_IDR_IDR3) {
 8000f2c:	4b1d      	ldr	r3, [pc, #116]	@ (8000fa4 <HAL_GPIO_EXTI_Callback+0x88>)
 8000f2e:	689b      	ldr	r3, [r3, #8]
 8000f30:	f003 0308 	and.w	r3, r3, #8
 8000f34:	2b00      	cmp	r3, #0
 8000f36:	d030      	beq.n	8000f9a <HAL_GPIO_EXTI_Callback+0x7e>
        	deger+=ekle;
 8000f38:	4b1b      	ldr	r3, [pc, #108]	@ (8000fa8 <HAL_GPIO_EXTI_Callback+0x8c>)
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	4a1b      	ldr	r2, [pc, #108]	@ (8000fac <HAL_GPIO_EXTI_Callback+0x90>)
 8000f3e:	6812      	ldr	r2, [r2, #0]
 8000f40:	4611      	mov	r1, r2
 8000f42:	4618      	mov	r0, r3
 8000f44:	f7ff fe16 	bl	8000b74 <__addsf3>
 8000f48:	4603      	mov	r3, r0
 8000f4a:	461a      	mov	r2, r3
 8000f4c:	4b16      	ldr	r3, [pc, #88]	@ (8000fa8 <HAL_GPIO_EXTI_Callback+0x8c>)
 8000f4e:	601a      	str	r2, [r3, #0]
        	HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8000f50:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000f54:	4816      	ldr	r0, [pc, #88]	@ (8000fb0 <HAL_GPIO_EXTI_Callback+0x94>)
 8000f56:	f000 ff3d 	bl	8001dd4 <HAL_GPIO_TogglePin>
        	txData++;
 8000f5a:	4b16      	ldr	r3, [pc, #88]	@ (8000fb4 <HAL_GPIO_EXTI_Callback+0x98>)
 8000f5c:	781b      	ldrb	r3, [r3, #0]
 8000f5e:	3301      	adds	r3, #1
 8000f60:	b2da      	uxtb	r2, r3
 8000f62:	4b14      	ldr	r3, [pc, #80]	@ (8000fb4 <HAL_GPIO_EXTI_Callback+0x98>)
 8000f64:	701a      	strb	r2, [r3, #0]


        	if(deger>=800 || deger <=0){
 8000f66:	4b10      	ldr	r3, [pc, #64]	@ (8000fa8 <HAL_GPIO_EXTI_Callback+0x8c>)
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	4913      	ldr	r1, [pc, #76]	@ (8000fb8 <HAL_GPIO_EXTI_Callback+0x9c>)
 8000f6c:	4618      	mov	r0, r3
 8000f6e:	f7ff ff6b 	bl	8000e48 <__aeabi_fcmpge>
 8000f72:	4603      	mov	r3, r0
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	d10a      	bne.n	8000f8e <HAL_GPIO_EXTI_Callback+0x72>
 8000f78:	4b0b      	ldr	r3, [pc, #44]	@ (8000fa8 <HAL_GPIO_EXTI_Callback+0x8c>)
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	f04f 0100 	mov.w	r1, #0
 8000f80:	4618      	mov	r0, r3
 8000f82:	f7ff ff57 	bl	8000e34 <__aeabi_fcmple>
 8000f86:	4603      	mov	r3, r0
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	d100      	bne.n	8000f8e <HAL_GPIO_EXTI_Callback+0x72>


        }
    }

}
 8000f8c:	e005      	b.n	8000f9a <HAL_GPIO_EXTI_Callback+0x7e>
        		ekle=ekle*-1;
 8000f8e:	4b07      	ldr	r3, [pc, #28]	@ (8000fac <HAL_GPIO_EXTI_Callback+0x90>)
 8000f90:	681b      	ldr	r3, [r3, #0]
 8000f92:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 8000f96:	4a05      	ldr	r2, [pc, #20]	@ (8000fac <HAL_GPIO_EXTI_Callback+0x90>)
 8000f98:	6013      	str	r3, [r2, #0]
}
 8000f9a:	bf00      	nop
 8000f9c:	3708      	adds	r7, #8
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	bd80      	pop	{r7, pc}
 8000fa2:	bf00      	nop
 8000fa4:	40010800 	.word	0x40010800
 8000fa8:	20000000 	.word	0x20000000
 8000fac:	20000004 	.word	0x20000004
 8000fb0:	40011000 	.word	0x40011000
 8000fb4:	20000288 	.word	0x20000288
 8000fb8:	44480000 	.word	0x44480000

08000fbc <HAL_TIM_PeriodElapsedCallback>:


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b082      	sub	sp, #8
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM3) {
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	4a05      	ldr	r2, [pc, #20]	@ (8000fe0 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8000fca:	4293      	cmp	r3, r2
 8000fcc:	d103      	bne.n	8000fd6 <HAL_TIM_PeriodElapsedCallback+0x1a>

  	  //HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
  	  //HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, RESET);

    	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0);
 8000fce:	2101      	movs	r1, #1
 8000fd0:	4804      	ldr	r0, [pc, #16]	@ (8000fe4 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8000fd2:	f000 feff 	bl	8001dd4 <HAL_GPIO_TogglePin>

    }

}
 8000fd6:	bf00      	nop
 8000fd8:	3708      	adds	r7, #8
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	bd80      	pop	{r7, pc}
 8000fde:	bf00      	nop
 8000fe0:	40000400 	.word	0x40000400
 8000fe4:	40010c00 	.word	0x40010c00

08000fe8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000fe8:	b598      	push	{r3, r4, r7, lr}
 8000fea:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000fec:	f000 fbe6 	bl	80017bc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ff0:	f000 f82a 	bl	8001048 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ff4:	f000 f956 	bl	80012a4 <MX_GPIO_Init>
  MX_TIM1_Init();
 8000ff8:	f000 f86a 	bl	80010d0 <MX_TIM1_Init>
  MX_TIM3_Init();
 8000ffc:	f000 f906 	bl	800120c <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start_IT(&htim3);
 8001000:	480d      	ldr	r0, [pc, #52]	@ (8001038 <main+0x50>)
 8001002:	f001 fb91 	bl	8002728 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start(&htim1);
 8001006:	480d      	ldr	r0, [pc, #52]	@ (800103c <main+0x54>)
 8001008:	f001 fb44 	bl	8002694 <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 800100c:	210c      	movs	r1, #12
 800100e:	480b      	ldr	r0, [pc, #44]	@ (800103c <main+0x54>)
 8001010:	f001 fc34 	bl	800287c <HAL_TIM_PWM_Start>
  TIM1->CCR4=deger;
 8001014:	4b0a      	ldr	r3, [pc, #40]	@ (8001040 <main+0x58>)
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	4c0a      	ldr	r4, [pc, #40]	@ (8001044 <main+0x5c>)
 800101a:	4618      	mov	r0, r3
 800101c:	f7ff ff28 	bl	8000e70 <__aeabi_f2uiz>
 8001020:	4603      	mov	r3, r0
 8001022:	6423      	str	r3, [r4, #64]	@ 0x40
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  TIM1->CCR4=deger;
 8001024:	4b06      	ldr	r3, [pc, #24]	@ (8001040 <main+0x58>)
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	4c06      	ldr	r4, [pc, #24]	@ (8001044 <main+0x5c>)
 800102a:	4618      	mov	r0, r3
 800102c:	f7ff ff20 	bl	8000e70 <__aeabi_f2uiz>
 8001030:	4603      	mov	r3, r0
 8001032:	6423      	str	r3, [r4, #64]	@ 0x40
 8001034:	e7f6      	b.n	8001024 <main+0x3c>
 8001036:	bf00      	nop
 8001038:	20000240 	.word	0x20000240
 800103c:	200001f8 	.word	0x200001f8
 8001040:	20000000 	.word	0x20000000
 8001044:	40012c00 	.word	0x40012c00

08001048 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	b090      	sub	sp, #64	@ 0x40
 800104c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800104e:	f107 0318 	add.w	r3, r7, #24
 8001052:	2228      	movs	r2, #40	@ 0x28
 8001054:	2100      	movs	r1, #0
 8001056:	4618      	mov	r0, r3
 8001058:	f003 fa53 	bl	8004502 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800105c:	1d3b      	adds	r3, r7, #4
 800105e:	2200      	movs	r2, #0
 8001060:	601a      	str	r2, [r3, #0]
 8001062:	605a      	str	r2, [r3, #4]
 8001064:	609a      	str	r2, [r3, #8]
 8001066:	60da      	str	r2, [r3, #12]
 8001068:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800106a:	2301      	movs	r3, #1
 800106c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800106e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001072:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001074:	2300      	movs	r3, #0
 8001076:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001078:	2301      	movs	r3, #1
 800107a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800107c:	2302      	movs	r3, #2
 800107e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001080:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001084:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL2;
 8001086:	2300      	movs	r3, #0
 8001088:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800108a:	f107 0318 	add.w	r3, r7, #24
 800108e:	4618      	mov	r0, r3
 8001090:	f000 fed2 	bl	8001e38 <HAL_RCC_OscConfig>
 8001094:	4603      	mov	r3, r0
 8001096:	2b00      	cmp	r3, #0
 8001098:	d001      	beq.n	800109e <SystemClock_Config+0x56>
  {
    Error_Handler();
 800109a:	f000 f967 	bl	800136c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800109e:	230f      	movs	r3, #15
 80010a0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010a2:	2302      	movs	r3, #2
 80010a4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 80010a6:	2380      	movs	r3, #128	@ 0x80
 80010a8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80010aa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80010ae:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010b0:	2300      	movs	r3, #0
 80010b2:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80010b4:	1d3b      	adds	r3, r7, #4
 80010b6:	2100      	movs	r1, #0
 80010b8:	4618      	mov	r0, r3
 80010ba:	f001 f93f 	bl	800233c <HAL_RCC_ClockConfig>
 80010be:	4603      	mov	r3, r0
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d001      	beq.n	80010c8 <SystemClock_Config+0x80>
  {
    Error_Handler();
 80010c4:	f000 f952 	bl	800136c <Error_Handler>
  }
}
 80010c8:	bf00      	nop
 80010ca:	3740      	adds	r7, #64	@ 0x40
 80010cc:	46bd      	mov	sp, r7
 80010ce:	bd80      	pop	{r7, pc}

080010d0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b096      	sub	sp, #88	@ 0x58
 80010d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80010d6:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80010da:	2200      	movs	r2, #0
 80010dc:	601a      	str	r2, [r3, #0]
 80010de:	605a      	str	r2, [r3, #4]
 80010e0:	609a      	str	r2, [r3, #8]
 80010e2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80010e4:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80010e8:	2200      	movs	r2, #0
 80010ea:	601a      	str	r2, [r3, #0]
 80010ec:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80010ee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80010f2:	2200      	movs	r2, #0
 80010f4:	601a      	str	r2, [r3, #0]
 80010f6:	605a      	str	r2, [r3, #4]
 80010f8:	609a      	str	r2, [r3, #8]
 80010fa:	60da      	str	r2, [r3, #12]
 80010fc:	611a      	str	r2, [r3, #16]
 80010fe:	615a      	str	r2, [r3, #20]
 8001100:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001102:	1d3b      	adds	r3, r7, #4
 8001104:	2220      	movs	r2, #32
 8001106:	2100      	movs	r1, #0
 8001108:	4618      	mov	r0, r3
 800110a:	f003 f9fa 	bl	8004502 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800110e:	4b3d      	ldr	r3, [pc, #244]	@ (8001204 <MX_TIM1_Init+0x134>)
 8001110:	4a3d      	ldr	r2, [pc, #244]	@ (8001208 <MX_TIM1_Init+0x138>)
 8001112:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 1-1;
 8001114:	4b3b      	ldr	r3, [pc, #236]	@ (8001204 <MX_TIM1_Init+0x134>)
 8001116:	2200      	movs	r2, #0
 8001118:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800111a:	4b3a      	ldr	r3, [pc, #232]	@ (8001204 <MX_TIM1_Init+0x134>)
 800111c:	2200      	movs	r2, #0
 800111e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 800-1;
 8001120:	4b38      	ldr	r3, [pc, #224]	@ (8001204 <MX_TIM1_Init+0x134>)
 8001122:	f240 321f 	movw	r2, #799	@ 0x31f
 8001126:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001128:	4b36      	ldr	r3, [pc, #216]	@ (8001204 <MX_TIM1_Init+0x134>)
 800112a:	2200      	movs	r2, #0
 800112c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800112e:	4b35      	ldr	r3, [pc, #212]	@ (8001204 <MX_TIM1_Init+0x134>)
 8001130:	2200      	movs	r2, #0
 8001132:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001134:	4b33      	ldr	r3, [pc, #204]	@ (8001204 <MX_TIM1_Init+0x134>)
 8001136:	2280      	movs	r2, #128	@ 0x80
 8001138:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800113a:	4832      	ldr	r0, [pc, #200]	@ (8001204 <MX_TIM1_Init+0x134>)
 800113c:	f001 fa5a 	bl	80025f4 <HAL_TIM_Base_Init>
 8001140:	4603      	mov	r3, r0
 8001142:	2b00      	cmp	r3, #0
 8001144:	d001      	beq.n	800114a <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8001146:	f000 f911 	bl	800136c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800114a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800114e:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001150:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001154:	4619      	mov	r1, r3
 8001156:	482b      	ldr	r0, [pc, #172]	@ (8001204 <MX_TIM1_Init+0x134>)
 8001158:	f001 fde4 	bl	8002d24 <HAL_TIM_ConfigClockSource>
 800115c:	4603      	mov	r3, r0
 800115e:	2b00      	cmp	r3, #0
 8001160:	d001      	beq.n	8001166 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001162:	f000 f903 	bl	800136c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001166:	4827      	ldr	r0, [pc, #156]	@ (8001204 <MX_TIM1_Init+0x134>)
 8001168:	f001 fb30 	bl	80027cc <HAL_TIM_PWM_Init>
 800116c:	4603      	mov	r3, r0
 800116e:	2b00      	cmp	r3, #0
 8001170:	d001      	beq.n	8001176 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8001172:	f000 f8fb 	bl	800136c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001176:	2300      	movs	r3, #0
 8001178:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800117a:	2300      	movs	r3, #0
 800117c:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800117e:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001182:	4619      	mov	r1, r3
 8001184:	481f      	ldr	r0, [pc, #124]	@ (8001204 <MX_TIM1_Init+0x134>)
 8001186:	f002 f969 	bl	800345c <HAL_TIMEx_MasterConfigSynchronization>
 800118a:	4603      	mov	r3, r0
 800118c:	2b00      	cmp	r3, #0
 800118e:	d001      	beq.n	8001194 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001190:	f000 f8ec 	bl	800136c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001194:	2360      	movs	r3, #96	@ 0x60
 8001196:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8001198:	2300      	movs	r3, #0
 800119a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800119c:	2300      	movs	r3, #0
 800119e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80011a0:	2300      	movs	r3, #0
 80011a2:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80011a4:	2300      	movs	r3, #0
 80011a6:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80011a8:	2300      	movs	r3, #0
 80011aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80011ac:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80011b0:	220c      	movs	r2, #12
 80011b2:	4619      	mov	r1, r3
 80011b4:	4813      	ldr	r0, [pc, #76]	@ (8001204 <MX_TIM1_Init+0x134>)
 80011b6:	f001 fcf3 	bl	8002ba0 <HAL_TIM_PWM_ConfigChannel>
 80011ba:	4603      	mov	r3, r0
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d001      	beq.n	80011c4 <MX_TIM1_Init+0xf4>
  {
    Error_Handler();
 80011c0:	f000 f8d4 	bl	800136c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80011c4:	2300      	movs	r3, #0
 80011c6:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80011c8:	2300      	movs	r3, #0
 80011ca:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80011cc:	2300      	movs	r3, #0
 80011ce:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80011d0:	2300      	movs	r3, #0
 80011d2:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80011d4:	2300      	movs	r3, #0
 80011d6:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80011d8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80011dc:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80011de:	2300      	movs	r3, #0
 80011e0:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80011e2:	1d3b      	adds	r3, r7, #4
 80011e4:	4619      	mov	r1, r3
 80011e6:	4807      	ldr	r0, [pc, #28]	@ (8001204 <MX_TIM1_Init+0x134>)
 80011e8:	f002 f996 	bl	8003518 <HAL_TIMEx_ConfigBreakDeadTime>
 80011ec:	4603      	mov	r3, r0
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d001      	beq.n	80011f6 <MX_TIM1_Init+0x126>
  {
    Error_Handler();
 80011f2:	f000 f8bb 	bl	800136c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80011f6:	4803      	ldr	r0, [pc, #12]	@ (8001204 <MX_TIM1_Init+0x134>)
 80011f8:	f000 f952 	bl	80014a0 <HAL_TIM_MspPostInit>

}
 80011fc:	bf00      	nop
 80011fe:	3758      	adds	r7, #88	@ 0x58
 8001200:	46bd      	mov	sp, r7
 8001202:	bd80      	pop	{r7, pc}
 8001204:	200001f8 	.word	0x200001f8
 8001208:	40012c00 	.word	0x40012c00

0800120c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800120c:	b580      	push	{r7, lr}
 800120e:	b086      	sub	sp, #24
 8001210:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001212:	f107 0308 	add.w	r3, r7, #8
 8001216:	2200      	movs	r2, #0
 8001218:	601a      	str	r2, [r3, #0]
 800121a:	605a      	str	r2, [r3, #4]
 800121c:	609a      	str	r2, [r3, #8]
 800121e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001220:	463b      	mov	r3, r7
 8001222:	2200      	movs	r2, #0
 8001224:	601a      	str	r2, [r3, #0]
 8001226:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001228:	4b1c      	ldr	r3, [pc, #112]	@ (800129c <MX_TIM3_Init+0x90>)
 800122a:	4a1d      	ldr	r2, [pc, #116]	@ (80012a0 <MX_TIM3_Init+0x94>)
 800122c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 1-1;
 800122e:	4b1b      	ldr	r3, [pc, #108]	@ (800129c <MX_TIM3_Init+0x90>)
 8001230:	2200      	movs	r2, #0
 8001232:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001234:	4b19      	ldr	r3, [pc, #100]	@ (800129c <MX_TIM3_Init+0x90>)
 8001236:	2200      	movs	r2, #0
 8001238:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 200-1;
 800123a:	4b18      	ldr	r3, [pc, #96]	@ (800129c <MX_TIM3_Init+0x90>)
 800123c:	22c7      	movs	r2, #199	@ 0xc7
 800123e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001240:	4b16      	ldr	r3, [pc, #88]	@ (800129c <MX_TIM3_Init+0x90>)
 8001242:	2200      	movs	r2, #0
 8001244:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001246:	4b15      	ldr	r3, [pc, #84]	@ (800129c <MX_TIM3_Init+0x90>)
 8001248:	2280      	movs	r2, #128	@ 0x80
 800124a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800124c:	4813      	ldr	r0, [pc, #76]	@ (800129c <MX_TIM3_Init+0x90>)
 800124e:	f001 f9d1 	bl	80025f4 <HAL_TIM_Base_Init>
 8001252:	4603      	mov	r3, r0
 8001254:	2b00      	cmp	r3, #0
 8001256:	d001      	beq.n	800125c <MX_TIM3_Init+0x50>
  {
    Error_Handler();
 8001258:	f000 f888 	bl	800136c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800125c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001260:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001262:	f107 0308 	add.w	r3, r7, #8
 8001266:	4619      	mov	r1, r3
 8001268:	480c      	ldr	r0, [pc, #48]	@ (800129c <MX_TIM3_Init+0x90>)
 800126a:	f001 fd5b 	bl	8002d24 <HAL_TIM_ConfigClockSource>
 800126e:	4603      	mov	r3, r0
 8001270:	2b00      	cmp	r3, #0
 8001272:	d001      	beq.n	8001278 <MX_TIM3_Init+0x6c>
  {
    Error_Handler();
 8001274:	f000 f87a 	bl	800136c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001278:	2300      	movs	r3, #0
 800127a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800127c:	2300      	movs	r3, #0
 800127e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001280:	463b      	mov	r3, r7
 8001282:	4619      	mov	r1, r3
 8001284:	4805      	ldr	r0, [pc, #20]	@ (800129c <MX_TIM3_Init+0x90>)
 8001286:	f002 f8e9 	bl	800345c <HAL_TIMEx_MasterConfigSynchronization>
 800128a:	4603      	mov	r3, r0
 800128c:	2b00      	cmp	r3, #0
 800128e:	d001      	beq.n	8001294 <MX_TIM3_Init+0x88>
  {
    Error_Handler();
 8001290:	f000 f86c 	bl	800136c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001294:	bf00      	nop
 8001296:	3718      	adds	r7, #24
 8001298:	46bd      	mov	sp, r7
 800129a:	bd80      	pop	{r7, pc}
 800129c:	20000240 	.word	0x20000240
 80012a0:	40000400 	.word	0x40000400

080012a4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b088      	sub	sp, #32
 80012a8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012aa:	f107 0310 	add.w	r3, r7, #16
 80012ae:	2200      	movs	r2, #0
 80012b0:	601a      	str	r2, [r3, #0]
 80012b2:	605a      	str	r2, [r3, #4]
 80012b4:	609a      	str	r2, [r3, #8]
 80012b6:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80012b8:	4b28      	ldr	r3, [pc, #160]	@ (800135c <MX_GPIO_Init+0xb8>)
 80012ba:	699b      	ldr	r3, [r3, #24]
 80012bc:	4a27      	ldr	r2, [pc, #156]	@ (800135c <MX_GPIO_Init+0xb8>)
 80012be:	f043 0310 	orr.w	r3, r3, #16
 80012c2:	6193      	str	r3, [r2, #24]
 80012c4:	4b25      	ldr	r3, [pc, #148]	@ (800135c <MX_GPIO_Init+0xb8>)
 80012c6:	699b      	ldr	r3, [r3, #24]
 80012c8:	f003 0310 	and.w	r3, r3, #16
 80012cc:	60fb      	str	r3, [r7, #12]
 80012ce:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80012d0:	4b22      	ldr	r3, [pc, #136]	@ (800135c <MX_GPIO_Init+0xb8>)
 80012d2:	699b      	ldr	r3, [r3, #24]
 80012d4:	4a21      	ldr	r2, [pc, #132]	@ (800135c <MX_GPIO_Init+0xb8>)
 80012d6:	f043 0320 	orr.w	r3, r3, #32
 80012da:	6193      	str	r3, [r2, #24]
 80012dc:	4b1f      	ldr	r3, [pc, #124]	@ (800135c <MX_GPIO_Init+0xb8>)
 80012de:	699b      	ldr	r3, [r3, #24]
 80012e0:	f003 0320 	and.w	r3, r3, #32
 80012e4:	60bb      	str	r3, [r7, #8]
 80012e6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80012e8:	4b1c      	ldr	r3, [pc, #112]	@ (800135c <MX_GPIO_Init+0xb8>)
 80012ea:	699b      	ldr	r3, [r3, #24]
 80012ec:	4a1b      	ldr	r2, [pc, #108]	@ (800135c <MX_GPIO_Init+0xb8>)
 80012ee:	f043 0304 	orr.w	r3, r3, #4
 80012f2:	6193      	str	r3, [r2, #24]
 80012f4:	4b19      	ldr	r3, [pc, #100]	@ (800135c <MX_GPIO_Init+0xb8>)
 80012f6:	699b      	ldr	r3, [r3, #24]
 80012f8:	f003 0304 	and.w	r3, r3, #4
 80012fc:	607b      	str	r3, [r7, #4]
 80012fe:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001300:	2200      	movs	r2, #0
 8001302:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001306:	4816      	ldr	r0, [pc, #88]	@ (8001360 <MX_GPIO_Init+0xbc>)
 8001308:	f000 fd4c 	bl	8001da4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800130c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001310:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001312:	2301      	movs	r3, #1
 8001314:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001316:	2300      	movs	r3, #0
 8001318:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800131a:	2302      	movs	r3, #2
 800131c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800131e:	f107 0310 	add.w	r3, r7, #16
 8001322:	4619      	mov	r1, r3
 8001324:	480e      	ldr	r0, [pc, #56]	@ (8001360 <MX_GPIO_Init+0xbc>)
 8001326:	f000 fbb9 	bl	8001a9c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 800132a:	2308      	movs	r3, #8
 800132c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800132e:	4b0d      	ldr	r3, [pc, #52]	@ (8001364 <MX_GPIO_Init+0xc0>)
 8001330:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001332:	2300      	movs	r3, #0
 8001334:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001336:	f107 0310 	add.w	r3, r7, #16
 800133a:	4619      	mov	r1, r3
 800133c:	480a      	ldr	r0, [pc, #40]	@ (8001368 <MX_GPIO_Init+0xc4>)
 800133e:	f000 fbad 	bl	8001a9c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 8001342:	2200      	movs	r2, #0
 8001344:	2100      	movs	r1, #0
 8001346:	2009      	movs	r0, #9
 8001348:	f000 fb71 	bl	8001a2e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 800134c:	2009      	movs	r0, #9
 800134e:	f000 fb8a 	bl	8001a66 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001352:	bf00      	nop
 8001354:	3720      	adds	r7, #32
 8001356:	46bd      	mov	sp, r7
 8001358:	bd80      	pop	{r7, pc}
 800135a:	bf00      	nop
 800135c:	40021000 	.word	0x40021000
 8001360:	40011000 	.word	0x40011000
 8001364:	10110000 	.word	0x10110000
 8001368:	40010800 	.word	0x40010800

0800136c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800136c:	b480      	push	{r7}
 800136e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001370:	b672      	cpsid	i
}
 8001372:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001374:	bf00      	nop
 8001376:	e7fd      	b.n	8001374 <Error_Handler+0x8>

08001378 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001378:	b580      	push	{r7, lr}
 800137a:	b084      	sub	sp, #16
 800137c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800137e:	4b19      	ldr	r3, [pc, #100]	@ (80013e4 <HAL_MspInit+0x6c>)
 8001380:	699b      	ldr	r3, [r3, #24]
 8001382:	4a18      	ldr	r2, [pc, #96]	@ (80013e4 <HAL_MspInit+0x6c>)
 8001384:	f043 0301 	orr.w	r3, r3, #1
 8001388:	6193      	str	r3, [r2, #24]
 800138a:	4b16      	ldr	r3, [pc, #88]	@ (80013e4 <HAL_MspInit+0x6c>)
 800138c:	699b      	ldr	r3, [r3, #24]
 800138e:	f003 0301 	and.w	r3, r3, #1
 8001392:	60bb      	str	r3, [r7, #8]
 8001394:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001396:	4b13      	ldr	r3, [pc, #76]	@ (80013e4 <HAL_MspInit+0x6c>)
 8001398:	69db      	ldr	r3, [r3, #28]
 800139a:	4a12      	ldr	r2, [pc, #72]	@ (80013e4 <HAL_MspInit+0x6c>)
 800139c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80013a0:	61d3      	str	r3, [r2, #28]
 80013a2:	4b10      	ldr	r3, [pc, #64]	@ (80013e4 <HAL_MspInit+0x6c>)
 80013a4:	69db      	ldr	r3, [r3, #28]
 80013a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80013aa:	607b      	str	r3, [r7, #4]
 80013ac:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 80013ae:	2200      	movs	r2, #0
 80013b0:	2100      	movs	r1, #0
 80013b2:	2005      	movs	r0, #5
 80013b4:	f000 fb3b 	bl	8001a2e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 80013b8:	2005      	movs	r0, #5
 80013ba:	f000 fb54 	bl	8001a66 <HAL_NVIC_EnableIRQ>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80013be:	4b0a      	ldr	r3, [pc, #40]	@ (80013e8 <HAL_MspInit+0x70>)
 80013c0:	685b      	ldr	r3, [r3, #4]
 80013c2:	60fb      	str	r3, [r7, #12]
 80013c4:	68fb      	ldr	r3, [r7, #12]
 80013c6:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80013ca:	60fb      	str	r3, [r7, #12]
 80013cc:	68fb      	ldr	r3, [r7, #12]
 80013ce:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80013d2:	60fb      	str	r3, [r7, #12]
 80013d4:	4a04      	ldr	r2, [pc, #16]	@ (80013e8 <HAL_MspInit+0x70>)
 80013d6:	68fb      	ldr	r3, [r7, #12]
 80013d8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013da:	bf00      	nop
 80013dc:	3710      	adds	r7, #16
 80013de:	46bd      	mov	sp, r7
 80013e0:	bd80      	pop	{r7, pc}
 80013e2:	bf00      	nop
 80013e4:	40021000 	.word	0x40021000
 80013e8:	40010000 	.word	0x40010000

080013ec <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80013ec:	b580      	push	{r7, lr}
 80013ee:	b084      	sub	sp, #16
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	4a26      	ldr	r2, [pc, #152]	@ (8001494 <HAL_TIM_Base_MspInit+0xa8>)
 80013fa:	4293      	cmp	r3, r2
 80013fc:	d12c      	bne.n	8001458 <HAL_TIM_Base_MspInit+0x6c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80013fe:	4b26      	ldr	r3, [pc, #152]	@ (8001498 <HAL_TIM_Base_MspInit+0xac>)
 8001400:	699b      	ldr	r3, [r3, #24]
 8001402:	4a25      	ldr	r2, [pc, #148]	@ (8001498 <HAL_TIM_Base_MspInit+0xac>)
 8001404:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001408:	6193      	str	r3, [r2, #24]
 800140a:	4b23      	ldr	r3, [pc, #140]	@ (8001498 <HAL_TIM_Base_MspInit+0xac>)
 800140c:	699b      	ldr	r3, [r3, #24]
 800140e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001412:	60fb      	str	r3, [r7, #12]
 8001414:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_IRQn, 0, 0);
 8001416:	2200      	movs	r2, #0
 8001418:	2100      	movs	r1, #0
 800141a:	2018      	movs	r0, #24
 800141c:	f000 fb07 	bl	8001a2e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_IRQn);
 8001420:	2018      	movs	r0, #24
 8001422:	f000 fb20 	bl	8001a66 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 8001426:	2200      	movs	r2, #0
 8001428:	2100      	movs	r1, #0
 800142a:	2019      	movs	r0, #25
 800142c:	f000 faff 	bl	8001a2e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8001430:	2019      	movs	r0, #25
 8001432:	f000 fb18 	bl	8001a66 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_IRQn, 0, 0);
 8001436:	2200      	movs	r2, #0
 8001438:	2100      	movs	r1, #0
 800143a:	201a      	movs	r0, #26
 800143c:	f000 faf7 	bl	8001a2e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_IRQn);
 8001440:	201a      	movs	r0, #26
 8001442:	f000 fb10 	bl	8001a66 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8001446:	2200      	movs	r2, #0
 8001448:	2100      	movs	r1, #0
 800144a:	201b      	movs	r0, #27
 800144c:	f000 faef 	bl	8001a2e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8001450:	201b      	movs	r0, #27
 8001452:	f000 fb08 	bl	8001a66 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001456:	e018      	b.n	800148a <HAL_TIM_Base_MspInit+0x9e>
  else if(htim_base->Instance==TIM3)
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	4a0f      	ldr	r2, [pc, #60]	@ (800149c <HAL_TIM_Base_MspInit+0xb0>)
 800145e:	4293      	cmp	r3, r2
 8001460:	d113      	bne.n	800148a <HAL_TIM_Base_MspInit+0x9e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001462:	4b0d      	ldr	r3, [pc, #52]	@ (8001498 <HAL_TIM_Base_MspInit+0xac>)
 8001464:	69db      	ldr	r3, [r3, #28]
 8001466:	4a0c      	ldr	r2, [pc, #48]	@ (8001498 <HAL_TIM_Base_MspInit+0xac>)
 8001468:	f043 0302 	orr.w	r3, r3, #2
 800146c:	61d3      	str	r3, [r2, #28]
 800146e:	4b0a      	ldr	r3, [pc, #40]	@ (8001498 <HAL_TIM_Base_MspInit+0xac>)
 8001470:	69db      	ldr	r3, [r3, #28]
 8001472:	f003 0302 	and.w	r3, r3, #2
 8001476:	60bb      	str	r3, [r7, #8]
 8001478:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800147a:	2200      	movs	r2, #0
 800147c:	2100      	movs	r1, #0
 800147e:	201d      	movs	r0, #29
 8001480:	f000 fad5 	bl	8001a2e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001484:	201d      	movs	r0, #29
 8001486:	f000 faee 	bl	8001a66 <HAL_NVIC_EnableIRQ>
}
 800148a:	bf00      	nop
 800148c:	3710      	adds	r7, #16
 800148e:	46bd      	mov	sp, r7
 8001490:	bd80      	pop	{r7, pc}
 8001492:	bf00      	nop
 8001494:	40012c00 	.word	0x40012c00
 8001498:	40021000 	.word	0x40021000
 800149c:	40000400 	.word	0x40000400

080014a0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b088      	sub	sp, #32
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014a8:	f107 0310 	add.w	r3, r7, #16
 80014ac:	2200      	movs	r2, #0
 80014ae:	601a      	str	r2, [r3, #0]
 80014b0:	605a      	str	r2, [r3, #4]
 80014b2:	609a      	str	r2, [r3, #8]
 80014b4:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	4a10      	ldr	r2, [pc, #64]	@ (80014fc <HAL_TIM_MspPostInit+0x5c>)
 80014bc:	4293      	cmp	r3, r2
 80014be:	d118      	bne.n	80014f2 <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014c0:	4b0f      	ldr	r3, [pc, #60]	@ (8001500 <HAL_TIM_MspPostInit+0x60>)
 80014c2:	699b      	ldr	r3, [r3, #24]
 80014c4:	4a0e      	ldr	r2, [pc, #56]	@ (8001500 <HAL_TIM_MspPostInit+0x60>)
 80014c6:	f043 0304 	orr.w	r3, r3, #4
 80014ca:	6193      	str	r3, [r2, #24]
 80014cc:	4b0c      	ldr	r3, [pc, #48]	@ (8001500 <HAL_TIM_MspPostInit+0x60>)
 80014ce:	699b      	ldr	r3, [r3, #24]
 80014d0:	f003 0304 	and.w	r3, r3, #4
 80014d4:	60fb      	str	r3, [r7, #12]
 80014d6:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80014d8:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80014dc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014de:	2302      	movs	r3, #2
 80014e0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014e2:	2302      	movs	r3, #2
 80014e4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014e6:	f107 0310 	add.w	r3, r7, #16
 80014ea:	4619      	mov	r1, r3
 80014ec:	4805      	ldr	r0, [pc, #20]	@ (8001504 <HAL_TIM_MspPostInit+0x64>)
 80014ee:	f000 fad5 	bl	8001a9c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80014f2:	bf00      	nop
 80014f4:	3720      	adds	r7, #32
 80014f6:	46bd      	mov	sp, r7
 80014f8:	bd80      	pop	{r7, pc}
 80014fa:	bf00      	nop
 80014fc:	40012c00 	.word	0x40012c00
 8001500:	40021000 	.word	0x40021000
 8001504:	40010800 	.word	0x40010800

08001508 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001508:	b480      	push	{r7}
 800150a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800150c:	bf00      	nop
 800150e:	e7fd      	b.n	800150c <NMI_Handler+0x4>

08001510 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001510:	b480      	push	{r7}
 8001512:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001514:	bf00      	nop
 8001516:	e7fd      	b.n	8001514 <HardFault_Handler+0x4>

08001518 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001518:	b480      	push	{r7}
 800151a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800151c:	bf00      	nop
 800151e:	e7fd      	b.n	800151c <MemManage_Handler+0x4>

08001520 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001520:	b480      	push	{r7}
 8001522:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001524:	bf00      	nop
 8001526:	e7fd      	b.n	8001524 <BusFault_Handler+0x4>

08001528 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001528:	b480      	push	{r7}
 800152a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800152c:	bf00      	nop
 800152e:	e7fd      	b.n	800152c <UsageFault_Handler+0x4>

08001530 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001530:	b480      	push	{r7}
 8001532:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001534:	bf00      	nop
 8001536:	46bd      	mov	sp, r7
 8001538:	bc80      	pop	{r7}
 800153a:	4770      	bx	lr

0800153c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800153c:	b480      	push	{r7}
 800153e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001540:	bf00      	nop
 8001542:	46bd      	mov	sp, r7
 8001544:	bc80      	pop	{r7}
 8001546:	4770      	bx	lr

08001548 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001548:	b480      	push	{r7}
 800154a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800154c:	bf00      	nop
 800154e:	46bd      	mov	sp, r7
 8001550:	bc80      	pop	{r7}
 8001552:	4770      	bx	lr

08001554 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001558:	f000 f976 	bl	8001848 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800155c:	bf00      	nop
 800155e:	bd80      	pop	{r7, pc}

08001560 <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 8001560:	b480      	push	{r7}
 8001562:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 8001564:	bf00      	nop
 8001566:	46bd      	mov	sp, r7
 8001568:	bc80      	pop	{r7}
 800156a:	4770      	bx	lr

0800156c <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8001570:	2008      	movs	r0, #8
 8001572:	f000 fc49 	bl	8001e08 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8001576:	bf00      	nop
 8001578:	bd80      	pop	{r7, pc}
	...

0800157c <TIM1_BRK_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt.
  */
void TIM1_BRK_IRQHandler(void)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_IRQn 0 */

  /* USER CODE END TIM1_BRK_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001580:	4802      	ldr	r0, [pc, #8]	@ (800158c <TIM1_BRK_IRQHandler+0x10>)
 8001582:	f001 fa1d 	bl	80029c0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_IRQn 1 */

  /* USER CODE END TIM1_BRK_IRQn 1 */
}
 8001586:	bf00      	nop
 8001588:	bd80      	pop	{r7, pc}
 800158a:	bf00      	nop
 800158c:	200001f8 	.word	0x200001f8

08001590 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001594:	4802      	ldr	r0, [pc, #8]	@ (80015a0 <TIM1_UP_IRQHandler+0x10>)
 8001596:	f001 fa13 	bl	80029c0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 800159a:	bf00      	nop
 800159c:	bd80      	pop	{r7, pc}
 800159e:	bf00      	nop
 80015a0:	200001f8 	.word	0x200001f8

080015a4 <TIM1_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts.
  */
void TIM1_TRG_COM_IRQHandler(void)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80015a8:	4802      	ldr	r0, [pc, #8]	@ (80015b4 <TIM1_TRG_COM_IRQHandler+0x10>)
 80015aa:	f001 fa09 	bl	80029c0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_IRQn 1 */
}
 80015ae:	bf00      	nop
 80015b0:	bd80      	pop	{r7, pc}
 80015b2:	bf00      	nop
 80015b4:	200001f8 	.word	0x200001f8

080015b8 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80015bc:	4802      	ldr	r0, [pc, #8]	@ (80015c8 <TIM1_CC_IRQHandler+0x10>)
 80015be:	f001 f9ff 	bl	80029c0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 80015c2:	bf00      	nop
 80015c4:	bd80      	pop	{r7, pc}
 80015c6:	bf00      	nop
 80015c8:	200001f8 	.word	0x200001f8

080015cc <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80015d0:	4802      	ldr	r0, [pc, #8]	@ (80015dc <TIM3_IRQHandler+0x10>)
 80015d2:	f001 f9f5 	bl	80029c0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80015d6:	bf00      	nop
 80015d8:	bd80      	pop	{r7, pc}
 80015da:	bf00      	nop
 80015dc:	20000240 	.word	0x20000240

080015e0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80015e0:	b480      	push	{r7}
 80015e2:	af00      	add	r7, sp, #0
  return 1;
 80015e4:	2301      	movs	r3, #1
}
 80015e6:	4618      	mov	r0, r3
 80015e8:	46bd      	mov	sp, r7
 80015ea:	bc80      	pop	{r7}
 80015ec:	4770      	bx	lr

080015ee <_kill>:

int _kill(int pid, int sig)
{
 80015ee:	b580      	push	{r7, lr}
 80015f0:	b082      	sub	sp, #8
 80015f2:	af00      	add	r7, sp, #0
 80015f4:	6078      	str	r0, [r7, #4]
 80015f6:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80015f8:	f002 ffd6 	bl	80045a8 <__errno>
 80015fc:	4603      	mov	r3, r0
 80015fe:	2216      	movs	r2, #22
 8001600:	601a      	str	r2, [r3, #0]
  return -1;
 8001602:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001606:	4618      	mov	r0, r3
 8001608:	3708      	adds	r7, #8
 800160a:	46bd      	mov	sp, r7
 800160c:	bd80      	pop	{r7, pc}

0800160e <_exit>:

void _exit (int status)
{
 800160e:	b580      	push	{r7, lr}
 8001610:	b082      	sub	sp, #8
 8001612:	af00      	add	r7, sp, #0
 8001614:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001616:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800161a:	6878      	ldr	r0, [r7, #4]
 800161c:	f7ff ffe7 	bl	80015ee <_kill>
  while (1) {}    /* Make sure we hang here */
 8001620:	bf00      	nop
 8001622:	e7fd      	b.n	8001620 <_exit+0x12>

08001624 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001624:	b580      	push	{r7, lr}
 8001626:	b086      	sub	sp, #24
 8001628:	af00      	add	r7, sp, #0
 800162a:	60f8      	str	r0, [r7, #12]
 800162c:	60b9      	str	r1, [r7, #8]
 800162e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001630:	2300      	movs	r3, #0
 8001632:	617b      	str	r3, [r7, #20]
 8001634:	e00a      	b.n	800164c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001636:	f3af 8000 	nop.w
 800163a:	4601      	mov	r1, r0
 800163c:	68bb      	ldr	r3, [r7, #8]
 800163e:	1c5a      	adds	r2, r3, #1
 8001640:	60ba      	str	r2, [r7, #8]
 8001642:	b2ca      	uxtb	r2, r1
 8001644:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001646:	697b      	ldr	r3, [r7, #20]
 8001648:	3301      	adds	r3, #1
 800164a:	617b      	str	r3, [r7, #20]
 800164c:	697a      	ldr	r2, [r7, #20]
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	429a      	cmp	r2, r3
 8001652:	dbf0      	blt.n	8001636 <_read+0x12>
  }

  return len;
 8001654:	687b      	ldr	r3, [r7, #4]
}
 8001656:	4618      	mov	r0, r3
 8001658:	3718      	adds	r7, #24
 800165a:	46bd      	mov	sp, r7
 800165c:	bd80      	pop	{r7, pc}

0800165e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800165e:	b580      	push	{r7, lr}
 8001660:	b086      	sub	sp, #24
 8001662:	af00      	add	r7, sp, #0
 8001664:	60f8      	str	r0, [r7, #12]
 8001666:	60b9      	str	r1, [r7, #8]
 8001668:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800166a:	2300      	movs	r3, #0
 800166c:	617b      	str	r3, [r7, #20]
 800166e:	e009      	b.n	8001684 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001670:	68bb      	ldr	r3, [r7, #8]
 8001672:	1c5a      	adds	r2, r3, #1
 8001674:	60ba      	str	r2, [r7, #8]
 8001676:	781b      	ldrb	r3, [r3, #0]
 8001678:	4618      	mov	r0, r3
 800167a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800167e:	697b      	ldr	r3, [r7, #20]
 8001680:	3301      	adds	r3, #1
 8001682:	617b      	str	r3, [r7, #20]
 8001684:	697a      	ldr	r2, [r7, #20]
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	429a      	cmp	r2, r3
 800168a:	dbf1      	blt.n	8001670 <_write+0x12>
  }
  return len;
 800168c:	687b      	ldr	r3, [r7, #4]
}
 800168e:	4618      	mov	r0, r3
 8001690:	3718      	adds	r7, #24
 8001692:	46bd      	mov	sp, r7
 8001694:	bd80      	pop	{r7, pc}

08001696 <_close>:

int _close(int file)
{
 8001696:	b480      	push	{r7}
 8001698:	b083      	sub	sp, #12
 800169a:	af00      	add	r7, sp, #0
 800169c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800169e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80016a2:	4618      	mov	r0, r3
 80016a4:	370c      	adds	r7, #12
 80016a6:	46bd      	mov	sp, r7
 80016a8:	bc80      	pop	{r7}
 80016aa:	4770      	bx	lr

080016ac <_fstat>:


int _fstat(int file, struct stat *st)
{
 80016ac:	b480      	push	{r7}
 80016ae:	b083      	sub	sp, #12
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]
 80016b4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80016b6:	683b      	ldr	r3, [r7, #0]
 80016b8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80016bc:	605a      	str	r2, [r3, #4]
  return 0;
 80016be:	2300      	movs	r3, #0
}
 80016c0:	4618      	mov	r0, r3
 80016c2:	370c      	adds	r7, #12
 80016c4:	46bd      	mov	sp, r7
 80016c6:	bc80      	pop	{r7}
 80016c8:	4770      	bx	lr

080016ca <_isatty>:

int _isatty(int file)
{
 80016ca:	b480      	push	{r7}
 80016cc:	b083      	sub	sp, #12
 80016ce:	af00      	add	r7, sp, #0
 80016d0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80016d2:	2301      	movs	r3, #1
}
 80016d4:	4618      	mov	r0, r3
 80016d6:	370c      	adds	r7, #12
 80016d8:	46bd      	mov	sp, r7
 80016da:	bc80      	pop	{r7}
 80016dc:	4770      	bx	lr

080016de <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80016de:	b480      	push	{r7}
 80016e0:	b085      	sub	sp, #20
 80016e2:	af00      	add	r7, sp, #0
 80016e4:	60f8      	str	r0, [r7, #12]
 80016e6:	60b9      	str	r1, [r7, #8]
 80016e8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80016ea:	2300      	movs	r3, #0
}
 80016ec:	4618      	mov	r0, r3
 80016ee:	3714      	adds	r7, #20
 80016f0:	46bd      	mov	sp, r7
 80016f2:	bc80      	pop	{r7}
 80016f4:	4770      	bx	lr
	...

080016f8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b086      	sub	sp, #24
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001700:	4a14      	ldr	r2, [pc, #80]	@ (8001754 <_sbrk+0x5c>)
 8001702:	4b15      	ldr	r3, [pc, #84]	@ (8001758 <_sbrk+0x60>)
 8001704:	1ad3      	subs	r3, r2, r3
 8001706:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001708:	697b      	ldr	r3, [r7, #20]
 800170a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800170c:	4b13      	ldr	r3, [pc, #76]	@ (800175c <_sbrk+0x64>)
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	2b00      	cmp	r3, #0
 8001712:	d102      	bne.n	800171a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001714:	4b11      	ldr	r3, [pc, #68]	@ (800175c <_sbrk+0x64>)
 8001716:	4a12      	ldr	r2, [pc, #72]	@ (8001760 <_sbrk+0x68>)
 8001718:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800171a:	4b10      	ldr	r3, [pc, #64]	@ (800175c <_sbrk+0x64>)
 800171c:	681a      	ldr	r2, [r3, #0]
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	4413      	add	r3, r2
 8001722:	693a      	ldr	r2, [r7, #16]
 8001724:	429a      	cmp	r2, r3
 8001726:	d207      	bcs.n	8001738 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001728:	f002 ff3e 	bl	80045a8 <__errno>
 800172c:	4603      	mov	r3, r0
 800172e:	220c      	movs	r2, #12
 8001730:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001732:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001736:	e009      	b.n	800174c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001738:	4b08      	ldr	r3, [pc, #32]	@ (800175c <_sbrk+0x64>)
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800173e:	4b07      	ldr	r3, [pc, #28]	@ (800175c <_sbrk+0x64>)
 8001740:	681a      	ldr	r2, [r3, #0]
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	4413      	add	r3, r2
 8001746:	4a05      	ldr	r2, [pc, #20]	@ (800175c <_sbrk+0x64>)
 8001748:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800174a:	68fb      	ldr	r3, [r7, #12]
}
 800174c:	4618      	mov	r0, r3
 800174e:	3718      	adds	r7, #24
 8001750:	46bd      	mov	sp, r7
 8001752:	bd80      	pop	{r7, pc}
 8001754:	20005000 	.word	0x20005000
 8001758:	00000400 	.word	0x00000400
 800175c:	2000028c 	.word	0x2000028c
 8001760:	200003e0 	.word	0x200003e0

08001764 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001764:	b480      	push	{r7}
 8001766:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001768:	bf00      	nop
 800176a:	46bd      	mov	sp, r7
 800176c:	bc80      	pop	{r7}
 800176e:	4770      	bx	lr

08001770 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001770:	f7ff fff8 	bl	8001764 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001774:	480b      	ldr	r0, [pc, #44]	@ (80017a4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001776:	490c      	ldr	r1, [pc, #48]	@ (80017a8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001778:	4a0c      	ldr	r2, [pc, #48]	@ (80017ac <LoopFillZerobss+0x16>)
  movs r3, #0
 800177a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800177c:	e002      	b.n	8001784 <LoopCopyDataInit>

0800177e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800177e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001780:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001782:	3304      	adds	r3, #4

08001784 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001784:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001786:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001788:	d3f9      	bcc.n	800177e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800178a:	4a09      	ldr	r2, [pc, #36]	@ (80017b0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800178c:	4c09      	ldr	r4, [pc, #36]	@ (80017b4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800178e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001790:	e001      	b.n	8001796 <LoopFillZerobss>

08001792 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001792:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001794:	3204      	adds	r2, #4

08001796 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001796:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001798:	d3fb      	bcc.n	8001792 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800179a:	f002 ff0b 	bl	80045b4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800179e:	f7ff fc23 	bl	8000fe8 <main>
  bx lr
 80017a2:	4770      	bx	lr
  ldr r0, =_sdata
 80017a4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80017a8:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 80017ac:	08008110 	.word	0x08008110
  ldr r2, =_sbss
 80017b0:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 80017b4:	200003e0 	.word	0x200003e0

080017b8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80017b8:	e7fe      	b.n	80017b8 <ADC1_2_IRQHandler>
	...

080017bc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80017c0:	4b08      	ldr	r3, [pc, #32]	@ (80017e4 <HAL_Init+0x28>)
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	4a07      	ldr	r2, [pc, #28]	@ (80017e4 <HAL_Init+0x28>)
 80017c6:	f043 0310 	orr.w	r3, r3, #16
 80017ca:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80017cc:	2003      	movs	r0, #3
 80017ce:	f000 f923 	bl	8001a18 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80017d2:	200f      	movs	r0, #15
 80017d4:	f000 f808 	bl	80017e8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80017d8:	f7ff fdce 	bl	8001378 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80017dc:	2300      	movs	r3, #0
}
 80017de:	4618      	mov	r0, r3
 80017e0:	bd80      	pop	{r7, pc}
 80017e2:	bf00      	nop
 80017e4:	40022000 	.word	0x40022000

080017e8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b082      	sub	sp, #8
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80017f0:	4b12      	ldr	r3, [pc, #72]	@ (800183c <HAL_InitTick+0x54>)
 80017f2:	681a      	ldr	r2, [r3, #0]
 80017f4:	4b12      	ldr	r3, [pc, #72]	@ (8001840 <HAL_InitTick+0x58>)
 80017f6:	781b      	ldrb	r3, [r3, #0]
 80017f8:	4619      	mov	r1, r3
 80017fa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80017fe:	fbb3 f3f1 	udiv	r3, r3, r1
 8001802:	fbb2 f3f3 	udiv	r3, r2, r3
 8001806:	4618      	mov	r0, r3
 8001808:	f000 f93b 	bl	8001a82 <HAL_SYSTICK_Config>
 800180c:	4603      	mov	r3, r0
 800180e:	2b00      	cmp	r3, #0
 8001810:	d001      	beq.n	8001816 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001812:	2301      	movs	r3, #1
 8001814:	e00e      	b.n	8001834 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	2b0f      	cmp	r3, #15
 800181a:	d80a      	bhi.n	8001832 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800181c:	2200      	movs	r2, #0
 800181e:	6879      	ldr	r1, [r7, #4]
 8001820:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001824:	f000 f903 	bl	8001a2e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001828:	4a06      	ldr	r2, [pc, #24]	@ (8001844 <HAL_InitTick+0x5c>)
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800182e:	2300      	movs	r3, #0
 8001830:	e000      	b.n	8001834 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001832:	2301      	movs	r3, #1
}
 8001834:	4618      	mov	r0, r3
 8001836:	3708      	adds	r7, #8
 8001838:	46bd      	mov	sp, r7
 800183a:	bd80      	pop	{r7, pc}
 800183c:	20000008 	.word	0x20000008
 8001840:	20000010 	.word	0x20000010
 8001844:	2000000c 	.word	0x2000000c

08001848 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001848:	b480      	push	{r7}
 800184a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800184c:	4b05      	ldr	r3, [pc, #20]	@ (8001864 <HAL_IncTick+0x1c>)
 800184e:	781b      	ldrb	r3, [r3, #0]
 8001850:	461a      	mov	r2, r3
 8001852:	4b05      	ldr	r3, [pc, #20]	@ (8001868 <HAL_IncTick+0x20>)
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	4413      	add	r3, r2
 8001858:	4a03      	ldr	r2, [pc, #12]	@ (8001868 <HAL_IncTick+0x20>)
 800185a:	6013      	str	r3, [r2, #0]
}
 800185c:	bf00      	nop
 800185e:	46bd      	mov	sp, r7
 8001860:	bc80      	pop	{r7}
 8001862:	4770      	bx	lr
 8001864:	20000010 	.word	0x20000010
 8001868:	20000290 	.word	0x20000290

0800186c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800186c:	b480      	push	{r7}
 800186e:	af00      	add	r7, sp, #0
  return uwTick;
 8001870:	4b02      	ldr	r3, [pc, #8]	@ (800187c <HAL_GetTick+0x10>)
 8001872:	681b      	ldr	r3, [r3, #0]
}
 8001874:	4618      	mov	r0, r3
 8001876:	46bd      	mov	sp, r7
 8001878:	bc80      	pop	{r7}
 800187a:	4770      	bx	lr
 800187c:	20000290 	.word	0x20000290

08001880 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001880:	b480      	push	{r7}
 8001882:	b085      	sub	sp, #20
 8001884:	af00      	add	r7, sp, #0
 8001886:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	f003 0307 	and.w	r3, r3, #7
 800188e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001890:	4b0c      	ldr	r3, [pc, #48]	@ (80018c4 <__NVIC_SetPriorityGrouping+0x44>)
 8001892:	68db      	ldr	r3, [r3, #12]
 8001894:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001896:	68ba      	ldr	r2, [r7, #8]
 8001898:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800189c:	4013      	ands	r3, r2
 800189e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80018a4:	68bb      	ldr	r3, [r7, #8]
 80018a6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80018a8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80018ac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80018b0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80018b2:	4a04      	ldr	r2, [pc, #16]	@ (80018c4 <__NVIC_SetPriorityGrouping+0x44>)
 80018b4:	68bb      	ldr	r3, [r7, #8]
 80018b6:	60d3      	str	r3, [r2, #12]
}
 80018b8:	bf00      	nop
 80018ba:	3714      	adds	r7, #20
 80018bc:	46bd      	mov	sp, r7
 80018be:	bc80      	pop	{r7}
 80018c0:	4770      	bx	lr
 80018c2:	bf00      	nop
 80018c4:	e000ed00 	.word	0xe000ed00

080018c8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80018c8:	b480      	push	{r7}
 80018ca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80018cc:	4b04      	ldr	r3, [pc, #16]	@ (80018e0 <__NVIC_GetPriorityGrouping+0x18>)
 80018ce:	68db      	ldr	r3, [r3, #12]
 80018d0:	0a1b      	lsrs	r3, r3, #8
 80018d2:	f003 0307 	and.w	r3, r3, #7
}
 80018d6:	4618      	mov	r0, r3
 80018d8:	46bd      	mov	sp, r7
 80018da:	bc80      	pop	{r7}
 80018dc:	4770      	bx	lr
 80018de:	bf00      	nop
 80018e0:	e000ed00 	.word	0xe000ed00

080018e4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018e4:	b480      	push	{r7}
 80018e6:	b083      	sub	sp, #12
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	4603      	mov	r3, r0
 80018ec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	db0b      	blt.n	800190e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80018f6:	79fb      	ldrb	r3, [r7, #7]
 80018f8:	f003 021f 	and.w	r2, r3, #31
 80018fc:	4906      	ldr	r1, [pc, #24]	@ (8001918 <__NVIC_EnableIRQ+0x34>)
 80018fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001902:	095b      	lsrs	r3, r3, #5
 8001904:	2001      	movs	r0, #1
 8001906:	fa00 f202 	lsl.w	r2, r0, r2
 800190a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800190e:	bf00      	nop
 8001910:	370c      	adds	r7, #12
 8001912:	46bd      	mov	sp, r7
 8001914:	bc80      	pop	{r7}
 8001916:	4770      	bx	lr
 8001918:	e000e100 	.word	0xe000e100

0800191c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800191c:	b480      	push	{r7}
 800191e:	b083      	sub	sp, #12
 8001920:	af00      	add	r7, sp, #0
 8001922:	4603      	mov	r3, r0
 8001924:	6039      	str	r1, [r7, #0]
 8001926:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001928:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800192c:	2b00      	cmp	r3, #0
 800192e:	db0a      	blt.n	8001946 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001930:	683b      	ldr	r3, [r7, #0]
 8001932:	b2da      	uxtb	r2, r3
 8001934:	490c      	ldr	r1, [pc, #48]	@ (8001968 <__NVIC_SetPriority+0x4c>)
 8001936:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800193a:	0112      	lsls	r2, r2, #4
 800193c:	b2d2      	uxtb	r2, r2
 800193e:	440b      	add	r3, r1
 8001940:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001944:	e00a      	b.n	800195c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001946:	683b      	ldr	r3, [r7, #0]
 8001948:	b2da      	uxtb	r2, r3
 800194a:	4908      	ldr	r1, [pc, #32]	@ (800196c <__NVIC_SetPriority+0x50>)
 800194c:	79fb      	ldrb	r3, [r7, #7]
 800194e:	f003 030f 	and.w	r3, r3, #15
 8001952:	3b04      	subs	r3, #4
 8001954:	0112      	lsls	r2, r2, #4
 8001956:	b2d2      	uxtb	r2, r2
 8001958:	440b      	add	r3, r1
 800195a:	761a      	strb	r2, [r3, #24]
}
 800195c:	bf00      	nop
 800195e:	370c      	adds	r7, #12
 8001960:	46bd      	mov	sp, r7
 8001962:	bc80      	pop	{r7}
 8001964:	4770      	bx	lr
 8001966:	bf00      	nop
 8001968:	e000e100 	.word	0xe000e100
 800196c:	e000ed00 	.word	0xe000ed00

08001970 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001970:	b480      	push	{r7}
 8001972:	b089      	sub	sp, #36	@ 0x24
 8001974:	af00      	add	r7, sp, #0
 8001976:	60f8      	str	r0, [r7, #12]
 8001978:	60b9      	str	r1, [r7, #8]
 800197a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800197c:	68fb      	ldr	r3, [r7, #12]
 800197e:	f003 0307 	and.w	r3, r3, #7
 8001982:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001984:	69fb      	ldr	r3, [r7, #28]
 8001986:	f1c3 0307 	rsb	r3, r3, #7
 800198a:	2b04      	cmp	r3, #4
 800198c:	bf28      	it	cs
 800198e:	2304      	movcs	r3, #4
 8001990:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001992:	69fb      	ldr	r3, [r7, #28]
 8001994:	3304      	adds	r3, #4
 8001996:	2b06      	cmp	r3, #6
 8001998:	d902      	bls.n	80019a0 <NVIC_EncodePriority+0x30>
 800199a:	69fb      	ldr	r3, [r7, #28]
 800199c:	3b03      	subs	r3, #3
 800199e:	e000      	b.n	80019a2 <NVIC_EncodePriority+0x32>
 80019a0:	2300      	movs	r3, #0
 80019a2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019a4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80019a8:	69bb      	ldr	r3, [r7, #24]
 80019aa:	fa02 f303 	lsl.w	r3, r2, r3
 80019ae:	43da      	mvns	r2, r3
 80019b0:	68bb      	ldr	r3, [r7, #8]
 80019b2:	401a      	ands	r2, r3
 80019b4:	697b      	ldr	r3, [r7, #20]
 80019b6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80019b8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80019bc:	697b      	ldr	r3, [r7, #20]
 80019be:	fa01 f303 	lsl.w	r3, r1, r3
 80019c2:	43d9      	mvns	r1, r3
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019c8:	4313      	orrs	r3, r2
         );
}
 80019ca:	4618      	mov	r0, r3
 80019cc:	3724      	adds	r7, #36	@ 0x24
 80019ce:	46bd      	mov	sp, r7
 80019d0:	bc80      	pop	{r7}
 80019d2:	4770      	bx	lr

080019d4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b082      	sub	sp, #8
 80019d8:	af00      	add	r7, sp, #0
 80019da:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	3b01      	subs	r3, #1
 80019e0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80019e4:	d301      	bcc.n	80019ea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80019e6:	2301      	movs	r3, #1
 80019e8:	e00f      	b.n	8001a0a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80019ea:	4a0a      	ldr	r2, [pc, #40]	@ (8001a14 <SysTick_Config+0x40>)
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	3b01      	subs	r3, #1
 80019f0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80019f2:	210f      	movs	r1, #15
 80019f4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80019f8:	f7ff ff90 	bl	800191c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80019fc:	4b05      	ldr	r3, [pc, #20]	@ (8001a14 <SysTick_Config+0x40>)
 80019fe:	2200      	movs	r2, #0
 8001a00:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a02:	4b04      	ldr	r3, [pc, #16]	@ (8001a14 <SysTick_Config+0x40>)
 8001a04:	2207      	movs	r2, #7
 8001a06:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a08:	2300      	movs	r3, #0
}
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	3708      	adds	r7, #8
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	bd80      	pop	{r7, pc}
 8001a12:	bf00      	nop
 8001a14:	e000e010 	.word	0xe000e010

08001a18 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b082      	sub	sp, #8
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a20:	6878      	ldr	r0, [r7, #4]
 8001a22:	f7ff ff2d 	bl	8001880 <__NVIC_SetPriorityGrouping>
}
 8001a26:	bf00      	nop
 8001a28:	3708      	adds	r7, #8
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	bd80      	pop	{r7, pc}

08001a2e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001a2e:	b580      	push	{r7, lr}
 8001a30:	b086      	sub	sp, #24
 8001a32:	af00      	add	r7, sp, #0
 8001a34:	4603      	mov	r3, r0
 8001a36:	60b9      	str	r1, [r7, #8]
 8001a38:	607a      	str	r2, [r7, #4]
 8001a3a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001a40:	f7ff ff42 	bl	80018c8 <__NVIC_GetPriorityGrouping>
 8001a44:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a46:	687a      	ldr	r2, [r7, #4]
 8001a48:	68b9      	ldr	r1, [r7, #8]
 8001a4a:	6978      	ldr	r0, [r7, #20]
 8001a4c:	f7ff ff90 	bl	8001970 <NVIC_EncodePriority>
 8001a50:	4602      	mov	r2, r0
 8001a52:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a56:	4611      	mov	r1, r2
 8001a58:	4618      	mov	r0, r3
 8001a5a:	f7ff ff5f 	bl	800191c <__NVIC_SetPriority>
}
 8001a5e:	bf00      	nop
 8001a60:	3718      	adds	r7, #24
 8001a62:	46bd      	mov	sp, r7
 8001a64:	bd80      	pop	{r7, pc}

08001a66 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a66:	b580      	push	{r7, lr}
 8001a68:	b082      	sub	sp, #8
 8001a6a:	af00      	add	r7, sp, #0
 8001a6c:	4603      	mov	r3, r0
 8001a6e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001a70:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a74:	4618      	mov	r0, r3
 8001a76:	f7ff ff35 	bl	80018e4 <__NVIC_EnableIRQ>
}
 8001a7a:	bf00      	nop
 8001a7c:	3708      	adds	r7, #8
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	bd80      	pop	{r7, pc}

08001a82 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001a82:	b580      	push	{r7, lr}
 8001a84:	b082      	sub	sp, #8
 8001a86:	af00      	add	r7, sp, #0
 8001a88:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001a8a:	6878      	ldr	r0, [r7, #4]
 8001a8c:	f7ff ffa2 	bl	80019d4 <SysTick_Config>
 8001a90:	4603      	mov	r3, r0
}
 8001a92:	4618      	mov	r0, r3
 8001a94:	3708      	adds	r7, #8
 8001a96:	46bd      	mov	sp, r7
 8001a98:	bd80      	pop	{r7, pc}
	...

08001a9c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a9c:	b480      	push	{r7}
 8001a9e:	b08b      	sub	sp, #44	@ 0x2c
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
 8001aa4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001aaa:	2300      	movs	r3, #0
 8001aac:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001aae:	e169      	b.n	8001d84 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001ab0:	2201      	movs	r2, #1
 8001ab2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ab4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ab8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001aba:	683b      	ldr	r3, [r7, #0]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	69fa      	ldr	r2, [r7, #28]
 8001ac0:	4013      	ands	r3, r2
 8001ac2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001ac4:	69ba      	ldr	r2, [r7, #24]
 8001ac6:	69fb      	ldr	r3, [r7, #28]
 8001ac8:	429a      	cmp	r2, r3
 8001aca:	f040 8158 	bne.w	8001d7e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001ace:	683b      	ldr	r3, [r7, #0]
 8001ad0:	685b      	ldr	r3, [r3, #4]
 8001ad2:	4a9a      	ldr	r2, [pc, #616]	@ (8001d3c <HAL_GPIO_Init+0x2a0>)
 8001ad4:	4293      	cmp	r3, r2
 8001ad6:	d05e      	beq.n	8001b96 <HAL_GPIO_Init+0xfa>
 8001ad8:	4a98      	ldr	r2, [pc, #608]	@ (8001d3c <HAL_GPIO_Init+0x2a0>)
 8001ada:	4293      	cmp	r3, r2
 8001adc:	d875      	bhi.n	8001bca <HAL_GPIO_Init+0x12e>
 8001ade:	4a98      	ldr	r2, [pc, #608]	@ (8001d40 <HAL_GPIO_Init+0x2a4>)
 8001ae0:	4293      	cmp	r3, r2
 8001ae2:	d058      	beq.n	8001b96 <HAL_GPIO_Init+0xfa>
 8001ae4:	4a96      	ldr	r2, [pc, #600]	@ (8001d40 <HAL_GPIO_Init+0x2a4>)
 8001ae6:	4293      	cmp	r3, r2
 8001ae8:	d86f      	bhi.n	8001bca <HAL_GPIO_Init+0x12e>
 8001aea:	4a96      	ldr	r2, [pc, #600]	@ (8001d44 <HAL_GPIO_Init+0x2a8>)
 8001aec:	4293      	cmp	r3, r2
 8001aee:	d052      	beq.n	8001b96 <HAL_GPIO_Init+0xfa>
 8001af0:	4a94      	ldr	r2, [pc, #592]	@ (8001d44 <HAL_GPIO_Init+0x2a8>)
 8001af2:	4293      	cmp	r3, r2
 8001af4:	d869      	bhi.n	8001bca <HAL_GPIO_Init+0x12e>
 8001af6:	4a94      	ldr	r2, [pc, #592]	@ (8001d48 <HAL_GPIO_Init+0x2ac>)
 8001af8:	4293      	cmp	r3, r2
 8001afa:	d04c      	beq.n	8001b96 <HAL_GPIO_Init+0xfa>
 8001afc:	4a92      	ldr	r2, [pc, #584]	@ (8001d48 <HAL_GPIO_Init+0x2ac>)
 8001afe:	4293      	cmp	r3, r2
 8001b00:	d863      	bhi.n	8001bca <HAL_GPIO_Init+0x12e>
 8001b02:	4a92      	ldr	r2, [pc, #584]	@ (8001d4c <HAL_GPIO_Init+0x2b0>)
 8001b04:	4293      	cmp	r3, r2
 8001b06:	d046      	beq.n	8001b96 <HAL_GPIO_Init+0xfa>
 8001b08:	4a90      	ldr	r2, [pc, #576]	@ (8001d4c <HAL_GPIO_Init+0x2b0>)
 8001b0a:	4293      	cmp	r3, r2
 8001b0c:	d85d      	bhi.n	8001bca <HAL_GPIO_Init+0x12e>
 8001b0e:	2b12      	cmp	r3, #18
 8001b10:	d82a      	bhi.n	8001b68 <HAL_GPIO_Init+0xcc>
 8001b12:	2b12      	cmp	r3, #18
 8001b14:	d859      	bhi.n	8001bca <HAL_GPIO_Init+0x12e>
 8001b16:	a201      	add	r2, pc, #4	@ (adr r2, 8001b1c <HAL_GPIO_Init+0x80>)
 8001b18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b1c:	08001b97 	.word	0x08001b97
 8001b20:	08001b71 	.word	0x08001b71
 8001b24:	08001b83 	.word	0x08001b83
 8001b28:	08001bc5 	.word	0x08001bc5
 8001b2c:	08001bcb 	.word	0x08001bcb
 8001b30:	08001bcb 	.word	0x08001bcb
 8001b34:	08001bcb 	.word	0x08001bcb
 8001b38:	08001bcb 	.word	0x08001bcb
 8001b3c:	08001bcb 	.word	0x08001bcb
 8001b40:	08001bcb 	.word	0x08001bcb
 8001b44:	08001bcb 	.word	0x08001bcb
 8001b48:	08001bcb 	.word	0x08001bcb
 8001b4c:	08001bcb 	.word	0x08001bcb
 8001b50:	08001bcb 	.word	0x08001bcb
 8001b54:	08001bcb 	.word	0x08001bcb
 8001b58:	08001bcb 	.word	0x08001bcb
 8001b5c:	08001bcb 	.word	0x08001bcb
 8001b60:	08001b79 	.word	0x08001b79
 8001b64:	08001b8d 	.word	0x08001b8d
 8001b68:	4a79      	ldr	r2, [pc, #484]	@ (8001d50 <HAL_GPIO_Init+0x2b4>)
 8001b6a:	4293      	cmp	r3, r2
 8001b6c:	d013      	beq.n	8001b96 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001b6e:	e02c      	b.n	8001bca <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001b70:	683b      	ldr	r3, [r7, #0]
 8001b72:	68db      	ldr	r3, [r3, #12]
 8001b74:	623b      	str	r3, [r7, #32]
          break;
 8001b76:	e029      	b.n	8001bcc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001b78:	683b      	ldr	r3, [r7, #0]
 8001b7a:	68db      	ldr	r3, [r3, #12]
 8001b7c:	3304      	adds	r3, #4
 8001b7e:	623b      	str	r3, [r7, #32]
          break;
 8001b80:	e024      	b.n	8001bcc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001b82:	683b      	ldr	r3, [r7, #0]
 8001b84:	68db      	ldr	r3, [r3, #12]
 8001b86:	3308      	adds	r3, #8
 8001b88:	623b      	str	r3, [r7, #32]
          break;
 8001b8a:	e01f      	b.n	8001bcc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001b8c:	683b      	ldr	r3, [r7, #0]
 8001b8e:	68db      	ldr	r3, [r3, #12]
 8001b90:	330c      	adds	r3, #12
 8001b92:	623b      	str	r3, [r7, #32]
          break;
 8001b94:	e01a      	b.n	8001bcc <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001b96:	683b      	ldr	r3, [r7, #0]
 8001b98:	689b      	ldr	r3, [r3, #8]
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d102      	bne.n	8001ba4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001b9e:	2304      	movs	r3, #4
 8001ba0:	623b      	str	r3, [r7, #32]
          break;
 8001ba2:	e013      	b.n	8001bcc <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001ba4:	683b      	ldr	r3, [r7, #0]
 8001ba6:	689b      	ldr	r3, [r3, #8]
 8001ba8:	2b01      	cmp	r3, #1
 8001baa:	d105      	bne.n	8001bb8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001bac:	2308      	movs	r3, #8
 8001bae:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	69fa      	ldr	r2, [r7, #28]
 8001bb4:	611a      	str	r2, [r3, #16]
          break;
 8001bb6:	e009      	b.n	8001bcc <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001bb8:	2308      	movs	r3, #8
 8001bba:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	69fa      	ldr	r2, [r7, #28]
 8001bc0:	615a      	str	r2, [r3, #20]
          break;
 8001bc2:	e003      	b.n	8001bcc <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001bc4:	2300      	movs	r3, #0
 8001bc6:	623b      	str	r3, [r7, #32]
          break;
 8001bc8:	e000      	b.n	8001bcc <HAL_GPIO_Init+0x130>
          break;
 8001bca:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001bcc:	69bb      	ldr	r3, [r7, #24]
 8001bce:	2bff      	cmp	r3, #255	@ 0xff
 8001bd0:	d801      	bhi.n	8001bd6 <HAL_GPIO_Init+0x13a>
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	e001      	b.n	8001bda <HAL_GPIO_Init+0x13e>
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	3304      	adds	r3, #4
 8001bda:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001bdc:	69bb      	ldr	r3, [r7, #24]
 8001bde:	2bff      	cmp	r3, #255	@ 0xff
 8001be0:	d802      	bhi.n	8001be8 <HAL_GPIO_Init+0x14c>
 8001be2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001be4:	009b      	lsls	r3, r3, #2
 8001be6:	e002      	b.n	8001bee <HAL_GPIO_Init+0x152>
 8001be8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bea:	3b08      	subs	r3, #8
 8001bec:	009b      	lsls	r3, r3, #2
 8001bee:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001bf0:	697b      	ldr	r3, [r7, #20]
 8001bf2:	681a      	ldr	r2, [r3, #0]
 8001bf4:	210f      	movs	r1, #15
 8001bf6:	693b      	ldr	r3, [r7, #16]
 8001bf8:	fa01 f303 	lsl.w	r3, r1, r3
 8001bfc:	43db      	mvns	r3, r3
 8001bfe:	401a      	ands	r2, r3
 8001c00:	6a39      	ldr	r1, [r7, #32]
 8001c02:	693b      	ldr	r3, [r7, #16]
 8001c04:	fa01 f303 	lsl.w	r3, r1, r3
 8001c08:	431a      	orrs	r2, r3
 8001c0a:	697b      	ldr	r3, [r7, #20]
 8001c0c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001c0e:	683b      	ldr	r3, [r7, #0]
 8001c10:	685b      	ldr	r3, [r3, #4]
 8001c12:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	f000 80b1 	beq.w	8001d7e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001c1c:	4b4d      	ldr	r3, [pc, #308]	@ (8001d54 <HAL_GPIO_Init+0x2b8>)
 8001c1e:	699b      	ldr	r3, [r3, #24]
 8001c20:	4a4c      	ldr	r2, [pc, #304]	@ (8001d54 <HAL_GPIO_Init+0x2b8>)
 8001c22:	f043 0301 	orr.w	r3, r3, #1
 8001c26:	6193      	str	r3, [r2, #24]
 8001c28:	4b4a      	ldr	r3, [pc, #296]	@ (8001d54 <HAL_GPIO_Init+0x2b8>)
 8001c2a:	699b      	ldr	r3, [r3, #24]
 8001c2c:	f003 0301 	and.w	r3, r3, #1
 8001c30:	60bb      	str	r3, [r7, #8]
 8001c32:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001c34:	4a48      	ldr	r2, [pc, #288]	@ (8001d58 <HAL_GPIO_Init+0x2bc>)
 8001c36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c38:	089b      	lsrs	r3, r3, #2
 8001c3a:	3302      	adds	r3, #2
 8001c3c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c40:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001c42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c44:	f003 0303 	and.w	r3, r3, #3
 8001c48:	009b      	lsls	r3, r3, #2
 8001c4a:	220f      	movs	r2, #15
 8001c4c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c50:	43db      	mvns	r3, r3
 8001c52:	68fa      	ldr	r2, [r7, #12]
 8001c54:	4013      	ands	r3, r2
 8001c56:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	4a40      	ldr	r2, [pc, #256]	@ (8001d5c <HAL_GPIO_Init+0x2c0>)
 8001c5c:	4293      	cmp	r3, r2
 8001c5e:	d013      	beq.n	8001c88 <HAL_GPIO_Init+0x1ec>
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	4a3f      	ldr	r2, [pc, #252]	@ (8001d60 <HAL_GPIO_Init+0x2c4>)
 8001c64:	4293      	cmp	r3, r2
 8001c66:	d00d      	beq.n	8001c84 <HAL_GPIO_Init+0x1e8>
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	4a3e      	ldr	r2, [pc, #248]	@ (8001d64 <HAL_GPIO_Init+0x2c8>)
 8001c6c:	4293      	cmp	r3, r2
 8001c6e:	d007      	beq.n	8001c80 <HAL_GPIO_Init+0x1e4>
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	4a3d      	ldr	r2, [pc, #244]	@ (8001d68 <HAL_GPIO_Init+0x2cc>)
 8001c74:	4293      	cmp	r3, r2
 8001c76:	d101      	bne.n	8001c7c <HAL_GPIO_Init+0x1e0>
 8001c78:	2303      	movs	r3, #3
 8001c7a:	e006      	b.n	8001c8a <HAL_GPIO_Init+0x1ee>
 8001c7c:	2304      	movs	r3, #4
 8001c7e:	e004      	b.n	8001c8a <HAL_GPIO_Init+0x1ee>
 8001c80:	2302      	movs	r3, #2
 8001c82:	e002      	b.n	8001c8a <HAL_GPIO_Init+0x1ee>
 8001c84:	2301      	movs	r3, #1
 8001c86:	e000      	b.n	8001c8a <HAL_GPIO_Init+0x1ee>
 8001c88:	2300      	movs	r3, #0
 8001c8a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001c8c:	f002 0203 	and.w	r2, r2, #3
 8001c90:	0092      	lsls	r2, r2, #2
 8001c92:	4093      	lsls	r3, r2
 8001c94:	68fa      	ldr	r2, [r7, #12]
 8001c96:	4313      	orrs	r3, r2
 8001c98:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001c9a:	492f      	ldr	r1, [pc, #188]	@ (8001d58 <HAL_GPIO_Init+0x2bc>)
 8001c9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c9e:	089b      	lsrs	r3, r3, #2
 8001ca0:	3302      	adds	r3, #2
 8001ca2:	68fa      	ldr	r2, [r7, #12]
 8001ca4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001ca8:	683b      	ldr	r3, [r7, #0]
 8001caa:	685b      	ldr	r3, [r3, #4]
 8001cac:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d006      	beq.n	8001cc2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001cb4:	4b2d      	ldr	r3, [pc, #180]	@ (8001d6c <HAL_GPIO_Init+0x2d0>)
 8001cb6:	689a      	ldr	r2, [r3, #8]
 8001cb8:	492c      	ldr	r1, [pc, #176]	@ (8001d6c <HAL_GPIO_Init+0x2d0>)
 8001cba:	69bb      	ldr	r3, [r7, #24]
 8001cbc:	4313      	orrs	r3, r2
 8001cbe:	608b      	str	r3, [r1, #8]
 8001cc0:	e006      	b.n	8001cd0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001cc2:	4b2a      	ldr	r3, [pc, #168]	@ (8001d6c <HAL_GPIO_Init+0x2d0>)
 8001cc4:	689a      	ldr	r2, [r3, #8]
 8001cc6:	69bb      	ldr	r3, [r7, #24]
 8001cc8:	43db      	mvns	r3, r3
 8001cca:	4928      	ldr	r1, [pc, #160]	@ (8001d6c <HAL_GPIO_Init+0x2d0>)
 8001ccc:	4013      	ands	r3, r2
 8001cce:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001cd0:	683b      	ldr	r3, [r7, #0]
 8001cd2:	685b      	ldr	r3, [r3, #4]
 8001cd4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d006      	beq.n	8001cea <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001cdc:	4b23      	ldr	r3, [pc, #140]	@ (8001d6c <HAL_GPIO_Init+0x2d0>)
 8001cde:	68da      	ldr	r2, [r3, #12]
 8001ce0:	4922      	ldr	r1, [pc, #136]	@ (8001d6c <HAL_GPIO_Init+0x2d0>)
 8001ce2:	69bb      	ldr	r3, [r7, #24]
 8001ce4:	4313      	orrs	r3, r2
 8001ce6:	60cb      	str	r3, [r1, #12]
 8001ce8:	e006      	b.n	8001cf8 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001cea:	4b20      	ldr	r3, [pc, #128]	@ (8001d6c <HAL_GPIO_Init+0x2d0>)
 8001cec:	68da      	ldr	r2, [r3, #12]
 8001cee:	69bb      	ldr	r3, [r7, #24]
 8001cf0:	43db      	mvns	r3, r3
 8001cf2:	491e      	ldr	r1, [pc, #120]	@ (8001d6c <HAL_GPIO_Init+0x2d0>)
 8001cf4:	4013      	ands	r3, r2
 8001cf6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001cf8:	683b      	ldr	r3, [r7, #0]
 8001cfa:	685b      	ldr	r3, [r3, #4]
 8001cfc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d006      	beq.n	8001d12 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001d04:	4b19      	ldr	r3, [pc, #100]	@ (8001d6c <HAL_GPIO_Init+0x2d0>)
 8001d06:	685a      	ldr	r2, [r3, #4]
 8001d08:	4918      	ldr	r1, [pc, #96]	@ (8001d6c <HAL_GPIO_Init+0x2d0>)
 8001d0a:	69bb      	ldr	r3, [r7, #24]
 8001d0c:	4313      	orrs	r3, r2
 8001d0e:	604b      	str	r3, [r1, #4]
 8001d10:	e006      	b.n	8001d20 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001d12:	4b16      	ldr	r3, [pc, #88]	@ (8001d6c <HAL_GPIO_Init+0x2d0>)
 8001d14:	685a      	ldr	r2, [r3, #4]
 8001d16:	69bb      	ldr	r3, [r7, #24]
 8001d18:	43db      	mvns	r3, r3
 8001d1a:	4914      	ldr	r1, [pc, #80]	@ (8001d6c <HAL_GPIO_Init+0x2d0>)
 8001d1c:	4013      	ands	r3, r2
 8001d1e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001d20:	683b      	ldr	r3, [r7, #0]
 8001d22:	685b      	ldr	r3, [r3, #4]
 8001d24:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d021      	beq.n	8001d70 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001d2c:	4b0f      	ldr	r3, [pc, #60]	@ (8001d6c <HAL_GPIO_Init+0x2d0>)
 8001d2e:	681a      	ldr	r2, [r3, #0]
 8001d30:	490e      	ldr	r1, [pc, #56]	@ (8001d6c <HAL_GPIO_Init+0x2d0>)
 8001d32:	69bb      	ldr	r3, [r7, #24]
 8001d34:	4313      	orrs	r3, r2
 8001d36:	600b      	str	r3, [r1, #0]
 8001d38:	e021      	b.n	8001d7e <HAL_GPIO_Init+0x2e2>
 8001d3a:	bf00      	nop
 8001d3c:	10320000 	.word	0x10320000
 8001d40:	10310000 	.word	0x10310000
 8001d44:	10220000 	.word	0x10220000
 8001d48:	10210000 	.word	0x10210000
 8001d4c:	10120000 	.word	0x10120000
 8001d50:	10110000 	.word	0x10110000
 8001d54:	40021000 	.word	0x40021000
 8001d58:	40010000 	.word	0x40010000
 8001d5c:	40010800 	.word	0x40010800
 8001d60:	40010c00 	.word	0x40010c00
 8001d64:	40011000 	.word	0x40011000
 8001d68:	40011400 	.word	0x40011400
 8001d6c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001d70:	4b0b      	ldr	r3, [pc, #44]	@ (8001da0 <HAL_GPIO_Init+0x304>)
 8001d72:	681a      	ldr	r2, [r3, #0]
 8001d74:	69bb      	ldr	r3, [r7, #24]
 8001d76:	43db      	mvns	r3, r3
 8001d78:	4909      	ldr	r1, [pc, #36]	@ (8001da0 <HAL_GPIO_Init+0x304>)
 8001d7a:	4013      	ands	r3, r2
 8001d7c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001d7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d80:	3301      	adds	r3, #1
 8001d82:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d84:	683b      	ldr	r3, [r7, #0]
 8001d86:	681a      	ldr	r2, [r3, #0]
 8001d88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d8a:	fa22 f303 	lsr.w	r3, r2, r3
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	f47f ae8e 	bne.w	8001ab0 <HAL_GPIO_Init+0x14>
  }
}
 8001d94:	bf00      	nop
 8001d96:	bf00      	nop
 8001d98:	372c      	adds	r7, #44	@ 0x2c
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	bc80      	pop	{r7}
 8001d9e:	4770      	bx	lr
 8001da0:	40010400 	.word	0x40010400

08001da4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001da4:	b480      	push	{r7}
 8001da6:	b083      	sub	sp, #12
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	6078      	str	r0, [r7, #4]
 8001dac:	460b      	mov	r3, r1
 8001dae:	807b      	strh	r3, [r7, #2]
 8001db0:	4613      	mov	r3, r2
 8001db2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001db4:	787b      	ldrb	r3, [r7, #1]
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d003      	beq.n	8001dc2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001dba:	887a      	ldrh	r2, [r7, #2]
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001dc0:	e003      	b.n	8001dca <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001dc2:	887b      	ldrh	r3, [r7, #2]
 8001dc4:	041a      	lsls	r2, r3, #16
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	611a      	str	r2, [r3, #16]
}
 8001dca:	bf00      	nop
 8001dcc:	370c      	adds	r7, #12
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	bc80      	pop	{r7}
 8001dd2:	4770      	bx	lr

08001dd4 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001dd4:	b480      	push	{r7}
 8001dd6:	b085      	sub	sp, #20
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	6078      	str	r0, [r7, #4]
 8001ddc:	460b      	mov	r3, r1
 8001dde:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	68db      	ldr	r3, [r3, #12]
 8001de4:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001de6:	887a      	ldrh	r2, [r7, #2]
 8001de8:	68fb      	ldr	r3, [r7, #12]
 8001dea:	4013      	ands	r3, r2
 8001dec:	041a      	lsls	r2, r3, #16
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	43d9      	mvns	r1, r3
 8001df2:	887b      	ldrh	r3, [r7, #2]
 8001df4:	400b      	ands	r3, r1
 8001df6:	431a      	orrs	r2, r3
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	611a      	str	r2, [r3, #16]
}
 8001dfc:	bf00      	nop
 8001dfe:	3714      	adds	r7, #20
 8001e00:	46bd      	mov	sp, r7
 8001e02:	bc80      	pop	{r7}
 8001e04:	4770      	bx	lr
	...

08001e08 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	b082      	sub	sp, #8
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	4603      	mov	r3, r0
 8001e10:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001e12:	4b08      	ldr	r3, [pc, #32]	@ (8001e34 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001e14:	695a      	ldr	r2, [r3, #20]
 8001e16:	88fb      	ldrh	r3, [r7, #6]
 8001e18:	4013      	ands	r3, r2
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d006      	beq.n	8001e2c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001e1e:	4a05      	ldr	r2, [pc, #20]	@ (8001e34 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001e20:	88fb      	ldrh	r3, [r7, #6]
 8001e22:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001e24:	88fb      	ldrh	r3, [r7, #6]
 8001e26:	4618      	mov	r0, r3
 8001e28:	f7ff f878 	bl	8000f1c <HAL_GPIO_EXTI_Callback>
  }
}
 8001e2c:	bf00      	nop
 8001e2e:	3708      	adds	r7, #8
 8001e30:	46bd      	mov	sp, r7
 8001e32:	bd80      	pop	{r7, pc}
 8001e34:	40010400 	.word	0x40010400

08001e38 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	b086      	sub	sp, #24
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d101      	bne.n	8001e4a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001e46:	2301      	movs	r3, #1
 8001e48:	e272      	b.n	8002330 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	f003 0301 	and.w	r3, r3, #1
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	f000 8087 	beq.w	8001f66 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001e58:	4b92      	ldr	r3, [pc, #584]	@ (80020a4 <HAL_RCC_OscConfig+0x26c>)
 8001e5a:	685b      	ldr	r3, [r3, #4]
 8001e5c:	f003 030c 	and.w	r3, r3, #12
 8001e60:	2b04      	cmp	r3, #4
 8001e62:	d00c      	beq.n	8001e7e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001e64:	4b8f      	ldr	r3, [pc, #572]	@ (80020a4 <HAL_RCC_OscConfig+0x26c>)
 8001e66:	685b      	ldr	r3, [r3, #4]
 8001e68:	f003 030c 	and.w	r3, r3, #12
 8001e6c:	2b08      	cmp	r3, #8
 8001e6e:	d112      	bne.n	8001e96 <HAL_RCC_OscConfig+0x5e>
 8001e70:	4b8c      	ldr	r3, [pc, #560]	@ (80020a4 <HAL_RCC_OscConfig+0x26c>)
 8001e72:	685b      	ldr	r3, [r3, #4]
 8001e74:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e78:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001e7c:	d10b      	bne.n	8001e96 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e7e:	4b89      	ldr	r3, [pc, #548]	@ (80020a4 <HAL_RCC_OscConfig+0x26c>)
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d06c      	beq.n	8001f64 <HAL_RCC_OscConfig+0x12c>
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	685b      	ldr	r3, [r3, #4]
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d168      	bne.n	8001f64 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001e92:	2301      	movs	r3, #1
 8001e94:	e24c      	b.n	8002330 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	685b      	ldr	r3, [r3, #4]
 8001e9a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001e9e:	d106      	bne.n	8001eae <HAL_RCC_OscConfig+0x76>
 8001ea0:	4b80      	ldr	r3, [pc, #512]	@ (80020a4 <HAL_RCC_OscConfig+0x26c>)
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	4a7f      	ldr	r2, [pc, #508]	@ (80020a4 <HAL_RCC_OscConfig+0x26c>)
 8001ea6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001eaa:	6013      	str	r3, [r2, #0]
 8001eac:	e02e      	b.n	8001f0c <HAL_RCC_OscConfig+0xd4>
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	685b      	ldr	r3, [r3, #4]
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d10c      	bne.n	8001ed0 <HAL_RCC_OscConfig+0x98>
 8001eb6:	4b7b      	ldr	r3, [pc, #492]	@ (80020a4 <HAL_RCC_OscConfig+0x26c>)
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	4a7a      	ldr	r2, [pc, #488]	@ (80020a4 <HAL_RCC_OscConfig+0x26c>)
 8001ebc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001ec0:	6013      	str	r3, [r2, #0]
 8001ec2:	4b78      	ldr	r3, [pc, #480]	@ (80020a4 <HAL_RCC_OscConfig+0x26c>)
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	4a77      	ldr	r2, [pc, #476]	@ (80020a4 <HAL_RCC_OscConfig+0x26c>)
 8001ec8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001ecc:	6013      	str	r3, [r2, #0]
 8001ece:	e01d      	b.n	8001f0c <HAL_RCC_OscConfig+0xd4>
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	685b      	ldr	r3, [r3, #4]
 8001ed4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001ed8:	d10c      	bne.n	8001ef4 <HAL_RCC_OscConfig+0xbc>
 8001eda:	4b72      	ldr	r3, [pc, #456]	@ (80020a4 <HAL_RCC_OscConfig+0x26c>)
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	4a71      	ldr	r2, [pc, #452]	@ (80020a4 <HAL_RCC_OscConfig+0x26c>)
 8001ee0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001ee4:	6013      	str	r3, [r2, #0]
 8001ee6:	4b6f      	ldr	r3, [pc, #444]	@ (80020a4 <HAL_RCC_OscConfig+0x26c>)
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	4a6e      	ldr	r2, [pc, #440]	@ (80020a4 <HAL_RCC_OscConfig+0x26c>)
 8001eec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001ef0:	6013      	str	r3, [r2, #0]
 8001ef2:	e00b      	b.n	8001f0c <HAL_RCC_OscConfig+0xd4>
 8001ef4:	4b6b      	ldr	r3, [pc, #428]	@ (80020a4 <HAL_RCC_OscConfig+0x26c>)
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	4a6a      	ldr	r2, [pc, #424]	@ (80020a4 <HAL_RCC_OscConfig+0x26c>)
 8001efa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001efe:	6013      	str	r3, [r2, #0]
 8001f00:	4b68      	ldr	r3, [pc, #416]	@ (80020a4 <HAL_RCC_OscConfig+0x26c>)
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	4a67      	ldr	r2, [pc, #412]	@ (80020a4 <HAL_RCC_OscConfig+0x26c>)
 8001f06:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001f0a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	685b      	ldr	r3, [r3, #4]
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d013      	beq.n	8001f3c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f14:	f7ff fcaa 	bl	800186c <HAL_GetTick>
 8001f18:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f1a:	e008      	b.n	8001f2e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f1c:	f7ff fca6 	bl	800186c <HAL_GetTick>
 8001f20:	4602      	mov	r2, r0
 8001f22:	693b      	ldr	r3, [r7, #16]
 8001f24:	1ad3      	subs	r3, r2, r3
 8001f26:	2b64      	cmp	r3, #100	@ 0x64
 8001f28:	d901      	bls.n	8001f2e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001f2a:	2303      	movs	r3, #3
 8001f2c:	e200      	b.n	8002330 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f2e:	4b5d      	ldr	r3, [pc, #372]	@ (80020a4 <HAL_RCC_OscConfig+0x26c>)
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d0f0      	beq.n	8001f1c <HAL_RCC_OscConfig+0xe4>
 8001f3a:	e014      	b.n	8001f66 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f3c:	f7ff fc96 	bl	800186c <HAL_GetTick>
 8001f40:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f42:	e008      	b.n	8001f56 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f44:	f7ff fc92 	bl	800186c <HAL_GetTick>
 8001f48:	4602      	mov	r2, r0
 8001f4a:	693b      	ldr	r3, [r7, #16]
 8001f4c:	1ad3      	subs	r3, r2, r3
 8001f4e:	2b64      	cmp	r3, #100	@ 0x64
 8001f50:	d901      	bls.n	8001f56 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001f52:	2303      	movs	r3, #3
 8001f54:	e1ec      	b.n	8002330 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f56:	4b53      	ldr	r3, [pc, #332]	@ (80020a4 <HAL_RCC_OscConfig+0x26c>)
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d1f0      	bne.n	8001f44 <HAL_RCC_OscConfig+0x10c>
 8001f62:	e000      	b.n	8001f66 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f64:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	f003 0302 	and.w	r3, r3, #2
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d063      	beq.n	800203a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001f72:	4b4c      	ldr	r3, [pc, #304]	@ (80020a4 <HAL_RCC_OscConfig+0x26c>)
 8001f74:	685b      	ldr	r3, [r3, #4]
 8001f76:	f003 030c 	and.w	r3, r3, #12
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d00b      	beq.n	8001f96 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001f7e:	4b49      	ldr	r3, [pc, #292]	@ (80020a4 <HAL_RCC_OscConfig+0x26c>)
 8001f80:	685b      	ldr	r3, [r3, #4]
 8001f82:	f003 030c 	and.w	r3, r3, #12
 8001f86:	2b08      	cmp	r3, #8
 8001f88:	d11c      	bne.n	8001fc4 <HAL_RCC_OscConfig+0x18c>
 8001f8a:	4b46      	ldr	r3, [pc, #280]	@ (80020a4 <HAL_RCC_OscConfig+0x26c>)
 8001f8c:	685b      	ldr	r3, [r3, #4]
 8001f8e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d116      	bne.n	8001fc4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f96:	4b43      	ldr	r3, [pc, #268]	@ (80020a4 <HAL_RCC_OscConfig+0x26c>)
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	f003 0302 	and.w	r3, r3, #2
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d005      	beq.n	8001fae <HAL_RCC_OscConfig+0x176>
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	691b      	ldr	r3, [r3, #16]
 8001fa6:	2b01      	cmp	r3, #1
 8001fa8:	d001      	beq.n	8001fae <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001faa:	2301      	movs	r3, #1
 8001fac:	e1c0      	b.n	8002330 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001fae:	4b3d      	ldr	r3, [pc, #244]	@ (80020a4 <HAL_RCC_OscConfig+0x26c>)
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	695b      	ldr	r3, [r3, #20]
 8001fba:	00db      	lsls	r3, r3, #3
 8001fbc:	4939      	ldr	r1, [pc, #228]	@ (80020a4 <HAL_RCC_OscConfig+0x26c>)
 8001fbe:	4313      	orrs	r3, r2
 8001fc0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001fc2:	e03a      	b.n	800203a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	691b      	ldr	r3, [r3, #16]
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d020      	beq.n	800200e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001fcc:	4b36      	ldr	r3, [pc, #216]	@ (80020a8 <HAL_RCC_OscConfig+0x270>)
 8001fce:	2201      	movs	r2, #1
 8001fd0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fd2:	f7ff fc4b 	bl	800186c <HAL_GetTick>
 8001fd6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001fd8:	e008      	b.n	8001fec <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001fda:	f7ff fc47 	bl	800186c <HAL_GetTick>
 8001fde:	4602      	mov	r2, r0
 8001fe0:	693b      	ldr	r3, [r7, #16]
 8001fe2:	1ad3      	subs	r3, r2, r3
 8001fe4:	2b02      	cmp	r3, #2
 8001fe6:	d901      	bls.n	8001fec <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001fe8:	2303      	movs	r3, #3
 8001fea:	e1a1      	b.n	8002330 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001fec:	4b2d      	ldr	r3, [pc, #180]	@ (80020a4 <HAL_RCC_OscConfig+0x26c>)
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	f003 0302 	and.w	r3, r3, #2
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d0f0      	beq.n	8001fda <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ff8:	4b2a      	ldr	r3, [pc, #168]	@ (80020a4 <HAL_RCC_OscConfig+0x26c>)
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	695b      	ldr	r3, [r3, #20]
 8002004:	00db      	lsls	r3, r3, #3
 8002006:	4927      	ldr	r1, [pc, #156]	@ (80020a4 <HAL_RCC_OscConfig+0x26c>)
 8002008:	4313      	orrs	r3, r2
 800200a:	600b      	str	r3, [r1, #0]
 800200c:	e015      	b.n	800203a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800200e:	4b26      	ldr	r3, [pc, #152]	@ (80020a8 <HAL_RCC_OscConfig+0x270>)
 8002010:	2200      	movs	r2, #0
 8002012:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002014:	f7ff fc2a 	bl	800186c <HAL_GetTick>
 8002018:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800201a:	e008      	b.n	800202e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800201c:	f7ff fc26 	bl	800186c <HAL_GetTick>
 8002020:	4602      	mov	r2, r0
 8002022:	693b      	ldr	r3, [r7, #16]
 8002024:	1ad3      	subs	r3, r2, r3
 8002026:	2b02      	cmp	r3, #2
 8002028:	d901      	bls.n	800202e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800202a:	2303      	movs	r3, #3
 800202c:	e180      	b.n	8002330 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800202e:	4b1d      	ldr	r3, [pc, #116]	@ (80020a4 <HAL_RCC_OscConfig+0x26c>)
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	f003 0302 	and.w	r3, r3, #2
 8002036:	2b00      	cmp	r3, #0
 8002038:	d1f0      	bne.n	800201c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	f003 0308 	and.w	r3, r3, #8
 8002042:	2b00      	cmp	r3, #0
 8002044:	d03a      	beq.n	80020bc <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	699b      	ldr	r3, [r3, #24]
 800204a:	2b00      	cmp	r3, #0
 800204c:	d019      	beq.n	8002082 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800204e:	4b17      	ldr	r3, [pc, #92]	@ (80020ac <HAL_RCC_OscConfig+0x274>)
 8002050:	2201      	movs	r2, #1
 8002052:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002054:	f7ff fc0a 	bl	800186c <HAL_GetTick>
 8002058:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800205a:	e008      	b.n	800206e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800205c:	f7ff fc06 	bl	800186c <HAL_GetTick>
 8002060:	4602      	mov	r2, r0
 8002062:	693b      	ldr	r3, [r7, #16]
 8002064:	1ad3      	subs	r3, r2, r3
 8002066:	2b02      	cmp	r3, #2
 8002068:	d901      	bls.n	800206e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800206a:	2303      	movs	r3, #3
 800206c:	e160      	b.n	8002330 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800206e:	4b0d      	ldr	r3, [pc, #52]	@ (80020a4 <HAL_RCC_OscConfig+0x26c>)
 8002070:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002072:	f003 0302 	and.w	r3, r3, #2
 8002076:	2b00      	cmp	r3, #0
 8002078:	d0f0      	beq.n	800205c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800207a:	2001      	movs	r0, #1
 800207c:	f000 fa9c 	bl	80025b8 <RCC_Delay>
 8002080:	e01c      	b.n	80020bc <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002082:	4b0a      	ldr	r3, [pc, #40]	@ (80020ac <HAL_RCC_OscConfig+0x274>)
 8002084:	2200      	movs	r2, #0
 8002086:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002088:	f7ff fbf0 	bl	800186c <HAL_GetTick>
 800208c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800208e:	e00f      	b.n	80020b0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002090:	f7ff fbec 	bl	800186c <HAL_GetTick>
 8002094:	4602      	mov	r2, r0
 8002096:	693b      	ldr	r3, [r7, #16]
 8002098:	1ad3      	subs	r3, r2, r3
 800209a:	2b02      	cmp	r3, #2
 800209c:	d908      	bls.n	80020b0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800209e:	2303      	movs	r3, #3
 80020a0:	e146      	b.n	8002330 <HAL_RCC_OscConfig+0x4f8>
 80020a2:	bf00      	nop
 80020a4:	40021000 	.word	0x40021000
 80020a8:	42420000 	.word	0x42420000
 80020ac:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80020b0:	4b92      	ldr	r3, [pc, #584]	@ (80022fc <HAL_RCC_OscConfig+0x4c4>)
 80020b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020b4:	f003 0302 	and.w	r3, r3, #2
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d1e9      	bne.n	8002090 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	f003 0304 	and.w	r3, r3, #4
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	f000 80a6 	beq.w	8002216 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80020ca:	2300      	movs	r3, #0
 80020cc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80020ce:	4b8b      	ldr	r3, [pc, #556]	@ (80022fc <HAL_RCC_OscConfig+0x4c4>)
 80020d0:	69db      	ldr	r3, [r3, #28]
 80020d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d10d      	bne.n	80020f6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80020da:	4b88      	ldr	r3, [pc, #544]	@ (80022fc <HAL_RCC_OscConfig+0x4c4>)
 80020dc:	69db      	ldr	r3, [r3, #28]
 80020de:	4a87      	ldr	r2, [pc, #540]	@ (80022fc <HAL_RCC_OscConfig+0x4c4>)
 80020e0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80020e4:	61d3      	str	r3, [r2, #28]
 80020e6:	4b85      	ldr	r3, [pc, #532]	@ (80022fc <HAL_RCC_OscConfig+0x4c4>)
 80020e8:	69db      	ldr	r3, [r3, #28]
 80020ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80020ee:	60bb      	str	r3, [r7, #8]
 80020f0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80020f2:	2301      	movs	r3, #1
 80020f4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020f6:	4b82      	ldr	r3, [pc, #520]	@ (8002300 <HAL_RCC_OscConfig+0x4c8>)
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d118      	bne.n	8002134 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002102:	4b7f      	ldr	r3, [pc, #508]	@ (8002300 <HAL_RCC_OscConfig+0x4c8>)
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	4a7e      	ldr	r2, [pc, #504]	@ (8002300 <HAL_RCC_OscConfig+0x4c8>)
 8002108:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800210c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800210e:	f7ff fbad 	bl	800186c <HAL_GetTick>
 8002112:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002114:	e008      	b.n	8002128 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002116:	f7ff fba9 	bl	800186c <HAL_GetTick>
 800211a:	4602      	mov	r2, r0
 800211c:	693b      	ldr	r3, [r7, #16]
 800211e:	1ad3      	subs	r3, r2, r3
 8002120:	2b64      	cmp	r3, #100	@ 0x64
 8002122:	d901      	bls.n	8002128 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002124:	2303      	movs	r3, #3
 8002126:	e103      	b.n	8002330 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002128:	4b75      	ldr	r3, [pc, #468]	@ (8002300 <HAL_RCC_OscConfig+0x4c8>)
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002130:	2b00      	cmp	r3, #0
 8002132:	d0f0      	beq.n	8002116 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	68db      	ldr	r3, [r3, #12]
 8002138:	2b01      	cmp	r3, #1
 800213a:	d106      	bne.n	800214a <HAL_RCC_OscConfig+0x312>
 800213c:	4b6f      	ldr	r3, [pc, #444]	@ (80022fc <HAL_RCC_OscConfig+0x4c4>)
 800213e:	6a1b      	ldr	r3, [r3, #32]
 8002140:	4a6e      	ldr	r2, [pc, #440]	@ (80022fc <HAL_RCC_OscConfig+0x4c4>)
 8002142:	f043 0301 	orr.w	r3, r3, #1
 8002146:	6213      	str	r3, [r2, #32]
 8002148:	e02d      	b.n	80021a6 <HAL_RCC_OscConfig+0x36e>
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	68db      	ldr	r3, [r3, #12]
 800214e:	2b00      	cmp	r3, #0
 8002150:	d10c      	bne.n	800216c <HAL_RCC_OscConfig+0x334>
 8002152:	4b6a      	ldr	r3, [pc, #424]	@ (80022fc <HAL_RCC_OscConfig+0x4c4>)
 8002154:	6a1b      	ldr	r3, [r3, #32]
 8002156:	4a69      	ldr	r2, [pc, #420]	@ (80022fc <HAL_RCC_OscConfig+0x4c4>)
 8002158:	f023 0301 	bic.w	r3, r3, #1
 800215c:	6213      	str	r3, [r2, #32]
 800215e:	4b67      	ldr	r3, [pc, #412]	@ (80022fc <HAL_RCC_OscConfig+0x4c4>)
 8002160:	6a1b      	ldr	r3, [r3, #32]
 8002162:	4a66      	ldr	r2, [pc, #408]	@ (80022fc <HAL_RCC_OscConfig+0x4c4>)
 8002164:	f023 0304 	bic.w	r3, r3, #4
 8002168:	6213      	str	r3, [r2, #32]
 800216a:	e01c      	b.n	80021a6 <HAL_RCC_OscConfig+0x36e>
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	68db      	ldr	r3, [r3, #12]
 8002170:	2b05      	cmp	r3, #5
 8002172:	d10c      	bne.n	800218e <HAL_RCC_OscConfig+0x356>
 8002174:	4b61      	ldr	r3, [pc, #388]	@ (80022fc <HAL_RCC_OscConfig+0x4c4>)
 8002176:	6a1b      	ldr	r3, [r3, #32]
 8002178:	4a60      	ldr	r2, [pc, #384]	@ (80022fc <HAL_RCC_OscConfig+0x4c4>)
 800217a:	f043 0304 	orr.w	r3, r3, #4
 800217e:	6213      	str	r3, [r2, #32]
 8002180:	4b5e      	ldr	r3, [pc, #376]	@ (80022fc <HAL_RCC_OscConfig+0x4c4>)
 8002182:	6a1b      	ldr	r3, [r3, #32]
 8002184:	4a5d      	ldr	r2, [pc, #372]	@ (80022fc <HAL_RCC_OscConfig+0x4c4>)
 8002186:	f043 0301 	orr.w	r3, r3, #1
 800218a:	6213      	str	r3, [r2, #32]
 800218c:	e00b      	b.n	80021a6 <HAL_RCC_OscConfig+0x36e>
 800218e:	4b5b      	ldr	r3, [pc, #364]	@ (80022fc <HAL_RCC_OscConfig+0x4c4>)
 8002190:	6a1b      	ldr	r3, [r3, #32]
 8002192:	4a5a      	ldr	r2, [pc, #360]	@ (80022fc <HAL_RCC_OscConfig+0x4c4>)
 8002194:	f023 0301 	bic.w	r3, r3, #1
 8002198:	6213      	str	r3, [r2, #32]
 800219a:	4b58      	ldr	r3, [pc, #352]	@ (80022fc <HAL_RCC_OscConfig+0x4c4>)
 800219c:	6a1b      	ldr	r3, [r3, #32]
 800219e:	4a57      	ldr	r2, [pc, #348]	@ (80022fc <HAL_RCC_OscConfig+0x4c4>)
 80021a0:	f023 0304 	bic.w	r3, r3, #4
 80021a4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	68db      	ldr	r3, [r3, #12]
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d015      	beq.n	80021da <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80021ae:	f7ff fb5d 	bl	800186c <HAL_GetTick>
 80021b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80021b4:	e00a      	b.n	80021cc <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80021b6:	f7ff fb59 	bl	800186c <HAL_GetTick>
 80021ba:	4602      	mov	r2, r0
 80021bc:	693b      	ldr	r3, [r7, #16]
 80021be:	1ad3      	subs	r3, r2, r3
 80021c0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80021c4:	4293      	cmp	r3, r2
 80021c6:	d901      	bls.n	80021cc <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80021c8:	2303      	movs	r3, #3
 80021ca:	e0b1      	b.n	8002330 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80021cc:	4b4b      	ldr	r3, [pc, #300]	@ (80022fc <HAL_RCC_OscConfig+0x4c4>)
 80021ce:	6a1b      	ldr	r3, [r3, #32]
 80021d0:	f003 0302 	and.w	r3, r3, #2
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d0ee      	beq.n	80021b6 <HAL_RCC_OscConfig+0x37e>
 80021d8:	e014      	b.n	8002204 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80021da:	f7ff fb47 	bl	800186c <HAL_GetTick>
 80021de:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80021e0:	e00a      	b.n	80021f8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80021e2:	f7ff fb43 	bl	800186c <HAL_GetTick>
 80021e6:	4602      	mov	r2, r0
 80021e8:	693b      	ldr	r3, [r7, #16]
 80021ea:	1ad3      	subs	r3, r2, r3
 80021ec:	f241 3288 	movw	r2, #5000	@ 0x1388
 80021f0:	4293      	cmp	r3, r2
 80021f2:	d901      	bls.n	80021f8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80021f4:	2303      	movs	r3, #3
 80021f6:	e09b      	b.n	8002330 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80021f8:	4b40      	ldr	r3, [pc, #256]	@ (80022fc <HAL_RCC_OscConfig+0x4c4>)
 80021fa:	6a1b      	ldr	r3, [r3, #32]
 80021fc:	f003 0302 	and.w	r3, r3, #2
 8002200:	2b00      	cmp	r3, #0
 8002202:	d1ee      	bne.n	80021e2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002204:	7dfb      	ldrb	r3, [r7, #23]
 8002206:	2b01      	cmp	r3, #1
 8002208:	d105      	bne.n	8002216 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800220a:	4b3c      	ldr	r3, [pc, #240]	@ (80022fc <HAL_RCC_OscConfig+0x4c4>)
 800220c:	69db      	ldr	r3, [r3, #28]
 800220e:	4a3b      	ldr	r2, [pc, #236]	@ (80022fc <HAL_RCC_OscConfig+0x4c4>)
 8002210:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002214:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	69db      	ldr	r3, [r3, #28]
 800221a:	2b00      	cmp	r3, #0
 800221c:	f000 8087 	beq.w	800232e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002220:	4b36      	ldr	r3, [pc, #216]	@ (80022fc <HAL_RCC_OscConfig+0x4c4>)
 8002222:	685b      	ldr	r3, [r3, #4]
 8002224:	f003 030c 	and.w	r3, r3, #12
 8002228:	2b08      	cmp	r3, #8
 800222a:	d061      	beq.n	80022f0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	69db      	ldr	r3, [r3, #28]
 8002230:	2b02      	cmp	r3, #2
 8002232:	d146      	bne.n	80022c2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002234:	4b33      	ldr	r3, [pc, #204]	@ (8002304 <HAL_RCC_OscConfig+0x4cc>)
 8002236:	2200      	movs	r2, #0
 8002238:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800223a:	f7ff fb17 	bl	800186c <HAL_GetTick>
 800223e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002240:	e008      	b.n	8002254 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002242:	f7ff fb13 	bl	800186c <HAL_GetTick>
 8002246:	4602      	mov	r2, r0
 8002248:	693b      	ldr	r3, [r7, #16]
 800224a:	1ad3      	subs	r3, r2, r3
 800224c:	2b02      	cmp	r3, #2
 800224e:	d901      	bls.n	8002254 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002250:	2303      	movs	r3, #3
 8002252:	e06d      	b.n	8002330 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002254:	4b29      	ldr	r3, [pc, #164]	@ (80022fc <HAL_RCC_OscConfig+0x4c4>)
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800225c:	2b00      	cmp	r3, #0
 800225e:	d1f0      	bne.n	8002242 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	6a1b      	ldr	r3, [r3, #32]
 8002264:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002268:	d108      	bne.n	800227c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800226a:	4b24      	ldr	r3, [pc, #144]	@ (80022fc <HAL_RCC_OscConfig+0x4c4>)
 800226c:	685b      	ldr	r3, [r3, #4]
 800226e:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	689b      	ldr	r3, [r3, #8]
 8002276:	4921      	ldr	r1, [pc, #132]	@ (80022fc <HAL_RCC_OscConfig+0x4c4>)
 8002278:	4313      	orrs	r3, r2
 800227a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800227c:	4b1f      	ldr	r3, [pc, #124]	@ (80022fc <HAL_RCC_OscConfig+0x4c4>)
 800227e:	685b      	ldr	r3, [r3, #4]
 8002280:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	6a19      	ldr	r1, [r3, #32]
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800228c:	430b      	orrs	r3, r1
 800228e:	491b      	ldr	r1, [pc, #108]	@ (80022fc <HAL_RCC_OscConfig+0x4c4>)
 8002290:	4313      	orrs	r3, r2
 8002292:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002294:	4b1b      	ldr	r3, [pc, #108]	@ (8002304 <HAL_RCC_OscConfig+0x4cc>)
 8002296:	2201      	movs	r2, #1
 8002298:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800229a:	f7ff fae7 	bl	800186c <HAL_GetTick>
 800229e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80022a0:	e008      	b.n	80022b4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022a2:	f7ff fae3 	bl	800186c <HAL_GetTick>
 80022a6:	4602      	mov	r2, r0
 80022a8:	693b      	ldr	r3, [r7, #16]
 80022aa:	1ad3      	subs	r3, r2, r3
 80022ac:	2b02      	cmp	r3, #2
 80022ae:	d901      	bls.n	80022b4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80022b0:	2303      	movs	r3, #3
 80022b2:	e03d      	b.n	8002330 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80022b4:	4b11      	ldr	r3, [pc, #68]	@ (80022fc <HAL_RCC_OscConfig+0x4c4>)
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d0f0      	beq.n	80022a2 <HAL_RCC_OscConfig+0x46a>
 80022c0:	e035      	b.n	800232e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80022c2:	4b10      	ldr	r3, [pc, #64]	@ (8002304 <HAL_RCC_OscConfig+0x4cc>)
 80022c4:	2200      	movs	r2, #0
 80022c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022c8:	f7ff fad0 	bl	800186c <HAL_GetTick>
 80022cc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80022ce:	e008      	b.n	80022e2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022d0:	f7ff facc 	bl	800186c <HAL_GetTick>
 80022d4:	4602      	mov	r2, r0
 80022d6:	693b      	ldr	r3, [r7, #16]
 80022d8:	1ad3      	subs	r3, r2, r3
 80022da:	2b02      	cmp	r3, #2
 80022dc:	d901      	bls.n	80022e2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80022de:	2303      	movs	r3, #3
 80022e0:	e026      	b.n	8002330 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80022e2:	4b06      	ldr	r3, [pc, #24]	@ (80022fc <HAL_RCC_OscConfig+0x4c4>)
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d1f0      	bne.n	80022d0 <HAL_RCC_OscConfig+0x498>
 80022ee:	e01e      	b.n	800232e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	69db      	ldr	r3, [r3, #28]
 80022f4:	2b01      	cmp	r3, #1
 80022f6:	d107      	bne.n	8002308 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80022f8:	2301      	movs	r3, #1
 80022fa:	e019      	b.n	8002330 <HAL_RCC_OscConfig+0x4f8>
 80022fc:	40021000 	.word	0x40021000
 8002300:	40007000 	.word	0x40007000
 8002304:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002308:	4b0b      	ldr	r3, [pc, #44]	@ (8002338 <HAL_RCC_OscConfig+0x500>)
 800230a:	685b      	ldr	r3, [r3, #4]
 800230c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	6a1b      	ldr	r3, [r3, #32]
 8002318:	429a      	cmp	r2, r3
 800231a:	d106      	bne.n	800232a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002326:	429a      	cmp	r2, r3
 8002328:	d001      	beq.n	800232e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800232a:	2301      	movs	r3, #1
 800232c:	e000      	b.n	8002330 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800232e:	2300      	movs	r3, #0
}
 8002330:	4618      	mov	r0, r3
 8002332:	3718      	adds	r7, #24
 8002334:	46bd      	mov	sp, r7
 8002336:	bd80      	pop	{r7, pc}
 8002338:	40021000 	.word	0x40021000

0800233c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800233c:	b580      	push	{r7, lr}
 800233e:	b084      	sub	sp, #16
 8002340:	af00      	add	r7, sp, #0
 8002342:	6078      	str	r0, [r7, #4]
 8002344:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	2b00      	cmp	r3, #0
 800234a:	d101      	bne.n	8002350 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800234c:	2301      	movs	r3, #1
 800234e:	e0d0      	b.n	80024f2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002350:	4b6a      	ldr	r3, [pc, #424]	@ (80024fc <HAL_RCC_ClockConfig+0x1c0>)
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	f003 0307 	and.w	r3, r3, #7
 8002358:	683a      	ldr	r2, [r7, #0]
 800235a:	429a      	cmp	r2, r3
 800235c:	d910      	bls.n	8002380 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800235e:	4b67      	ldr	r3, [pc, #412]	@ (80024fc <HAL_RCC_ClockConfig+0x1c0>)
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	f023 0207 	bic.w	r2, r3, #7
 8002366:	4965      	ldr	r1, [pc, #404]	@ (80024fc <HAL_RCC_ClockConfig+0x1c0>)
 8002368:	683b      	ldr	r3, [r7, #0]
 800236a:	4313      	orrs	r3, r2
 800236c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800236e:	4b63      	ldr	r3, [pc, #396]	@ (80024fc <HAL_RCC_ClockConfig+0x1c0>)
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	f003 0307 	and.w	r3, r3, #7
 8002376:	683a      	ldr	r2, [r7, #0]
 8002378:	429a      	cmp	r2, r3
 800237a:	d001      	beq.n	8002380 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800237c:	2301      	movs	r3, #1
 800237e:	e0b8      	b.n	80024f2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	f003 0302 	and.w	r3, r3, #2
 8002388:	2b00      	cmp	r3, #0
 800238a:	d020      	beq.n	80023ce <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	f003 0304 	and.w	r3, r3, #4
 8002394:	2b00      	cmp	r3, #0
 8002396:	d005      	beq.n	80023a4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002398:	4b59      	ldr	r3, [pc, #356]	@ (8002500 <HAL_RCC_ClockConfig+0x1c4>)
 800239a:	685b      	ldr	r3, [r3, #4]
 800239c:	4a58      	ldr	r2, [pc, #352]	@ (8002500 <HAL_RCC_ClockConfig+0x1c4>)
 800239e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80023a2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	f003 0308 	and.w	r3, r3, #8
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d005      	beq.n	80023bc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80023b0:	4b53      	ldr	r3, [pc, #332]	@ (8002500 <HAL_RCC_ClockConfig+0x1c4>)
 80023b2:	685b      	ldr	r3, [r3, #4]
 80023b4:	4a52      	ldr	r2, [pc, #328]	@ (8002500 <HAL_RCC_ClockConfig+0x1c4>)
 80023b6:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80023ba:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80023bc:	4b50      	ldr	r3, [pc, #320]	@ (8002500 <HAL_RCC_ClockConfig+0x1c4>)
 80023be:	685b      	ldr	r3, [r3, #4]
 80023c0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	689b      	ldr	r3, [r3, #8]
 80023c8:	494d      	ldr	r1, [pc, #308]	@ (8002500 <HAL_RCC_ClockConfig+0x1c4>)
 80023ca:	4313      	orrs	r3, r2
 80023cc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	f003 0301 	and.w	r3, r3, #1
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d040      	beq.n	800245c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	685b      	ldr	r3, [r3, #4]
 80023de:	2b01      	cmp	r3, #1
 80023e0:	d107      	bne.n	80023f2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80023e2:	4b47      	ldr	r3, [pc, #284]	@ (8002500 <HAL_RCC_ClockConfig+0x1c4>)
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d115      	bne.n	800241a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80023ee:	2301      	movs	r3, #1
 80023f0:	e07f      	b.n	80024f2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	685b      	ldr	r3, [r3, #4]
 80023f6:	2b02      	cmp	r3, #2
 80023f8:	d107      	bne.n	800240a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80023fa:	4b41      	ldr	r3, [pc, #260]	@ (8002500 <HAL_RCC_ClockConfig+0x1c4>)
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002402:	2b00      	cmp	r3, #0
 8002404:	d109      	bne.n	800241a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002406:	2301      	movs	r3, #1
 8002408:	e073      	b.n	80024f2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800240a:	4b3d      	ldr	r3, [pc, #244]	@ (8002500 <HAL_RCC_ClockConfig+0x1c4>)
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	f003 0302 	and.w	r3, r3, #2
 8002412:	2b00      	cmp	r3, #0
 8002414:	d101      	bne.n	800241a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002416:	2301      	movs	r3, #1
 8002418:	e06b      	b.n	80024f2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800241a:	4b39      	ldr	r3, [pc, #228]	@ (8002500 <HAL_RCC_ClockConfig+0x1c4>)
 800241c:	685b      	ldr	r3, [r3, #4]
 800241e:	f023 0203 	bic.w	r2, r3, #3
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	685b      	ldr	r3, [r3, #4]
 8002426:	4936      	ldr	r1, [pc, #216]	@ (8002500 <HAL_RCC_ClockConfig+0x1c4>)
 8002428:	4313      	orrs	r3, r2
 800242a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800242c:	f7ff fa1e 	bl	800186c <HAL_GetTick>
 8002430:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002432:	e00a      	b.n	800244a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002434:	f7ff fa1a 	bl	800186c <HAL_GetTick>
 8002438:	4602      	mov	r2, r0
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	1ad3      	subs	r3, r2, r3
 800243e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002442:	4293      	cmp	r3, r2
 8002444:	d901      	bls.n	800244a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002446:	2303      	movs	r3, #3
 8002448:	e053      	b.n	80024f2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800244a:	4b2d      	ldr	r3, [pc, #180]	@ (8002500 <HAL_RCC_ClockConfig+0x1c4>)
 800244c:	685b      	ldr	r3, [r3, #4]
 800244e:	f003 020c 	and.w	r2, r3, #12
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	685b      	ldr	r3, [r3, #4]
 8002456:	009b      	lsls	r3, r3, #2
 8002458:	429a      	cmp	r2, r3
 800245a:	d1eb      	bne.n	8002434 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800245c:	4b27      	ldr	r3, [pc, #156]	@ (80024fc <HAL_RCC_ClockConfig+0x1c0>)
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	f003 0307 	and.w	r3, r3, #7
 8002464:	683a      	ldr	r2, [r7, #0]
 8002466:	429a      	cmp	r2, r3
 8002468:	d210      	bcs.n	800248c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800246a:	4b24      	ldr	r3, [pc, #144]	@ (80024fc <HAL_RCC_ClockConfig+0x1c0>)
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	f023 0207 	bic.w	r2, r3, #7
 8002472:	4922      	ldr	r1, [pc, #136]	@ (80024fc <HAL_RCC_ClockConfig+0x1c0>)
 8002474:	683b      	ldr	r3, [r7, #0]
 8002476:	4313      	orrs	r3, r2
 8002478:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800247a:	4b20      	ldr	r3, [pc, #128]	@ (80024fc <HAL_RCC_ClockConfig+0x1c0>)
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	f003 0307 	and.w	r3, r3, #7
 8002482:	683a      	ldr	r2, [r7, #0]
 8002484:	429a      	cmp	r2, r3
 8002486:	d001      	beq.n	800248c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002488:	2301      	movs	r3, #1
 800248a:	e032      	b.n	80024f2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	f003 0304 	and.w	r3, r3, #4
 8002494:	2b00      	cmp	r3, #0
 8002496:	d008      	beq.n	80024aa <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002498:	4b19      	ldr	r3, [pc, #100]	@ (8002500 <HAL_RCC_ClockConfig+0x1c4>)
 800249a:	685b      	ldr	r3, [r3, #4]
 800249c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	68db      	ldr	r3, [r3, #12]
 80024a4:	4916      	ldr	r1, [pc, #88]	@ (8002500 <HAL_RCC_ClockConfig+0x1c4>)
 80024a6:	4313      	orrs	r3, r2
 80024a8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	f003 0308 	and.w	r3, r3, #8
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d009      	beq.n	80024ca <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80024b6:	4b12      	ldr	r3, [pc, #72]	@ (8002500 <HAL_RCC_ClockConfig+0x1c4>)
 80024b8:	685b      	ldr	r3, [r3, #4]
 80024ba:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	691b      	ldr	r3, [r3, #16]
 80024c2:	00db      	lsls	r3, r3, #3
 80024c4:	490e      	ldr	r1, [pc, #56]	@ (8002500 <HAL_RCC_ClockConfig+0x1c4>)
 80024c6:	4313      	orrs	r3, r2
 80024c8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80024ca:	f000 f821 	bl	8002510 <HAL_RCC_GetSysClockFreq>
 80024ce:	4602      	mov	r2, r0
 80024d0:	4b0b      	ldr	r3, [pc, #44]	@ (8002500 <HAL_RCC_ClockConfig+0x1c4>)
 80024d2:	685b      	ldr	r3, [r3, #4]
 80024d4:	091b      	lsrs	r3, r3, #4
 80024d6:	f003 030f 	and.w	r3, r3, #15
 80024da:	490a      	ldr	r1, [pc, #40]	@ (8002504 <HAL_RCC_ClockConfig+0x1c8>)
 80024dc:	5ccb      	ldrb	r3, [r1, r3]
 80024de:	fa22 f303 	lsr.w	r3, r2, r3
 80024e2:	4a09      	ldr	r2, [pc, #36]	@ (8002508 <HAL_RCC_ClockConfig+0x1cc>)
 80024e4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80024e6:	4b09      	ldr	r3, [pc, #36]	@ (800250c <HAL_RCC_ClockConfig+0x1d0>)
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	4618      	mov	r0, r3
 80024ec:	f7ff f97c 	bl	80017e8 <HAL_InitTick>

  return HAL_OK;
 80024f0:	2300      	movs	r3, #0
}
 80024f2:	4618      	mov	r0, r3
 80024f4:	3710      	adds	r7, #16
 80024f6:	46bd      	mov	sp, r7
 80024f8:	bd80      	pop	{r7, pc}
 80024fa:	bf00      	nop
 80024fc:	40022000 	.word	0x40022000
 8002500:	40021000 	.word	0x40021000
 8002504:	08007cb0 	.word	0x08007cb0
 8002508:	20000008 	.word	0x20000008
 800250c:	2000000c 	.word	0x2000000c

08002510 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002510:	b480      	push	{r7}
 8002512:	b087      	sub	sp, #28
 8002514:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002516:	2300      	movs	r3, #0
 8002518:	60fb      	str	r3, [r7, #12]
 800251a:	2300      	movs	r3, #0
 800251c:	60bb      	str	r3, [r7, #8]
 800251e:	2300      	movs	r3, #0
 8002520:	617b      	str	r3, [r7, #20]
 8002522:	2300      	movs	r3, #0
 8002524:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002526:	2300      	movs	r3, #0
 8002528:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800252a:	4b1e      	ldr	r3, [pc, #120]	@ (80025a4 <HAL_RCC_GetSysClockFreq+0x94>)
 800252c:	685b      	ldr	r3, [r3, #4]
 800252e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	f003 030c 	and.w	r3, r3, #12
 8002536:	2b04      	cmp	r3, #4
 8002538:	d002      	beq.n	8002540 <HAL_RCC_GetSysClockFreq+0x30>
 800253a:	2b08      	cmp	r3, #8
 800253c:	d003      	beq.n	8002546 <HAL_RCC_GetSysClockFreq+0x36>
 800253e:	e027      	b.n	8002590 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002540:	4b19      	ldr	r3, [pc, #100]	@ (80025a8 <HAL_RCC_GetSysClockFreq+0x98>)
 8002542:	613b      	str	r3, [r7, #16]
      break;
 8002544:	e027      	b.n	8002596 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	0c9b      	lsrs	r3, r3, #18
 800254a:	f003 030f 	and.w	r3, r3, #15
 800254e:	4a17      	ldr	r2, [pc, #92]	@ (80025ac <HAL_RCC_GetSysClockFreq+0x9c>)
 8002550:	5cd3      	ldrb	r3, [r2, r3]
 8002552:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800255a:	2b00      	cmp	r3, #0
 800255c:	d010      	beq.n	8002580 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800255e:	4b11      	ldr	r3, [pc, #68]	@ (80025a4 <HAL_RCC_GetSysClockFreq+0x94>)
 8002560:	685b      	ldr	r3, [r3, #4]
 8002562:	0c5b      	lsrs	r3, r3, #17
 8002564:	f003 0301 	and.w	r3, r3, #1
 8002568:	4a11      	ldr	r2, [pc, #68]	@ (80025b0 <HAL_RCC_GetSysClockFreq+0xa0>)
 800256a:	5cd3      	ldrb	r3, [r2, r3]
 800256c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	4a0d      	ldr	r2, [pc, #52]	@ (80025a8 <HAL_RCC_GetSysClockFreq+0x98>)
 8002572:	fb03 f202 	mul.w	r2, r3, r2
 8002576:	68bb      	ldr	r3, [r7, #8]
 8002578:	fbb2 f3f3 	udiv	r3, r2, r3
 800257c:	617b      	str	r3, [r7, #20]
 800257e:	e004      	b.n	800258a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	4a0c      	ldr	r2, [pc, #48]	@ (80025b4 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002584:	fb02 f303 	mul.w	r3, r2, r3
 8002588:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800258a:	697b      	ldr	r3, [r7, #20]
 800258c:	613b      	str	r3, [r7, #16]
      break;
 800258e:	e002      	b.n	8002596 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002590:	4b05      	ldr	r3, [pc, #20]	@ (80025a8 <HAL_RCC_GetSysClockFreq+0x98>)
 8002592:	613b      	str	r3, [r7, #16]
      break;
 8002594:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002596:	693b      	ldr	r3, [r7, #16]
}
 8002598:	4618      	mov	r0, r3
 800259a:	371c      	adds	r7, #28
 800259c:	46bd      	mov	sp, r7
 800259e:	bc80      	pop	{r7}
 80025a0:	4770      	bx	lr
 80025a2:	bf00      	nop
 80025a4:	40021000 	.word	0x40021000
 80025a8:	007a1200 	.word	0x007a1200
 80025ac:	08007cc0 	.word	0x08007cc0
 80025b0:	08007cd0 	.word	0x08007cd0
 80025b4:	003d0900 	.word	0x003d0900

080025b8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80025b8:	b480      	push	{r7}
 80025ba:	b085      	sub	sp, #20
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80025c0:	4b0a      	ldr	r3, [pc, #40]	@ (80025ec <RCC_Delay+0x34>)
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	4a0a      	ldr	r2, [pc, #40]	@ (80025f0 <RCC_Delay+0x38>)
 80025c6:	fba2 2303 	umull	r2, r3, r2, r3
 80025ca:	0a5b      	lsrs	r3, r3, #9
 80025cc:	687a      	ldr	r2, [r7, #4]
 80025ce:	fb02 f303 	mul.w	r3, r2, r3
 80025d2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80025d4:	bf00      	nop
  }
  while (Delay --);
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	1e5a      	subs	r2, r3, #1
 80025da:	60fa      	str	r2, [r7, #12]
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d1f9      	bne.n	80025d4 <RCC_Delay+0x1c>
}
 80025e0:	bf00      	nop
 80025e2:	bf00      	nop
 80025e4:	3714      	adds	r7, #20
 80025e6:	46bd      	mov	sp, r7
 80025e8:	bc80      	pop	{r7}
 80025ea:	4770      	bx	lr
 80025ec:	20000008 	.word	0x20000008
 80025f0:	10624dd3 	.word	0x10624dd3

080025f4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80025f4:	b580      	push	{r7, lr}
 80025f6:	b082      	sub	sp, #8
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d101      	bne.n	8002606 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002602:	2301      	movs	r3, #1
 8002604:	e041      	b.n	800268a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800260c:	b2db      	uxtb	r3, r3
 800260e:	2b00      	cmp	r3, #0
 8002610:	d106      	bne.n	8002620 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	2200      	movs	r2, #0
 8002616:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800261a:	6878      	ldr	r0, [r7, #4]
 800261c:	f7fe fee6 	bl	80013ec <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	2202      	movs	r2, #2
 8002624:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681a      	ldr	r2, [r3, #0]
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	3304      	adds	r3, #4
 8002630:	4619      	mov	r1, r3
 8002632:	4610      	mov	r0, r2
 8002634:	f000 fc62 	bl	8002efc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	2201      	movs	r2, #1
 800263c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	2201      	movs	r2, #1
 8002644:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	2201      	movs	r2, #1
 800264c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	2201      	movs	r2, #1
 8002654:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	2201      	movs	r2, #1
 800265c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	2201      	movs	r2, #1
 8002664:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	2201      	movs	r2, #1
 800266c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	2201      	movs	r2, #1
 8002674:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	2201      	movs	r2, #1
 800267c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	2201      	movs	r2, #1
 8002684:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002688:	2300      	movs	r3, #0
}
 800268a:	4618      	mov	r0, r3
 800268c:	3708      	adds	r7, #8
 800268e:	46bd      	mov	sp, r7
 8002690:	bd80      	pop	{r7, pc}
	...

08002694 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8002694:	b480      	push	{r7}
 8002696:	b085      	sub	sp, #20
 8002698:	af00      	add	r7, sp, #0
 800269a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80026a2:	b2db      	uxtb	r3, r3
 80026a4:	2b01      	cmp	r3, #1
 80026a6:	d001      	beq.n	80026ac <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80026a8:	2301      	movs	r3, #1
 80026aa:	e032      	b.n	8002712 <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	2202      	movs	r2, #2
 80026b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	4a18      	ldr	r2, [pc, #96]	@ (800271c <HAL_TIM_Base_Start+0x88>)
 80026ba:	4293      	cmp	r3, r2
 80026bc:	d00e      	beq.n	80026dc <HAL_TIM_Base_Start+0x48>
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80026c6:	d009      	beq.n	80026dc <HAL_TIM_Base_Start+0x48>
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	4a14      	ldr	r2, [pc, #80]	@ (8002720 <HAL_TIM_Base_Start+0x8c>)
 80026ce:	4293      	cmp	r3, r2
 80026d0:	d004      	beq.n	80026dc <HAL_TIM_Base_Start+0x48>
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	4a13      	ldr	r2, [pc, #76]	@ (8002724 <HAL_TIM_Base_Start+0x90>)
 80026d8:	4293      	cmp	r3, r2
 80026da:	d111      	bne.n	8002700 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	689b      	ldr	r3, [r3, #8]
 80026e2:	f003 0307 	and.w	r3, r3, #7
 80026e6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	2b06      	cmp	r3, #6
 80026ec:	d010      	beq.n	8002710 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	681a      	ldr	r2, [r3, #0]
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	f042 0201 	orr.w	r2, r2, #1
 80026fc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80026fe:	e007      	b.n	8002710 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	681a      	ldr	r2, [r3, #0]
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	f042 0201 	orr.w	r2, r2, #1
 800270e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002710:	2300      	movs	r3, #0
}
 8002712:	4618      	mov	r0, r3
 8002714:	3714      	adds	r7, #20
 8002716:	46bd      	mov	sp, r7
 8002718:	bc80      	pop	{r7}
 800271a:	4770      	bx	lr
 800271c:	40012c00 	.word	0x40012c00
 8002720:	40000400 	.word	0x40000400
 8002724:	40000800 	.word	0x40000800

08002728 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002728:	b480      	push	{r7}
 800272a:	b085      	sub	sp, #20
 800272c:	af00      	add	r7, sp, #0
 800272e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002736:	b2db      	uxtb	r3, r3
 8002738:	2b01      	cmp	r3, #1
 800273a:	d001      	beq.n	8002740 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800273c:	2301      	movs	r3, #1
 800273e:	e03a      	b.n	80027b6 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	2202      	movs	r2, #2
 8002744:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	68da      	ldr	r2, [r3, #12]
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	f042 0201 	orr.w	r2, r2, #1
 8002756:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	4a18      	ldr	r2, [pc, #96]	@ (80027c0 <HAL_TIM_Base_Start_IT+0x98>)
 800275e:	4293      	cmp	r3, r2
 8002760:	d00e      	beq.n	8002780 <HAL_TIM_Base_Start_IT+0x58>
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800276a:	d009      	beq.n	8002780 <HAL_TIM_Base_Start_IT+0x58>
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	4a14      	ldr	r2, [pc, #80]	@ (80027c4 <HAL_TIM_Base_Start_IT+0x9c>)
 8002772:	4293      	cmp	r3, r2
 8002774:	d004      	beq.n	8002780 <HAL_TIM_Base_Start_IT+0x58>
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	4a13      	ldr	r2, [pc, #76]	@ (80027c8 <HAL_TIM_Base_Start_IT+0xa0>)
 800277c:	4293      	cmp	r3, r2
 800277e:	d111      	bne.n	80027a4 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	689b      	ldr	r3, [r3, #8]
 8002786:	f003 0307 	and.w	r3, r3, #7
 800278a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	2b06      	cmp	r3, #6
 8002790:	d010      	beq.n	80027b4 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	681a      	ldr	r2, [r3, #0]
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	f042 0201 	orr.w	r2, r2, #1
 80027a0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80027a2:	e007      	b.n	80027b4 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	681a      	ldr	r2, [r3, #0]
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	f042 0201 	orr.w	r2, r2, #1
 80027b2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80027b4:	2300      	movs	r3, #0
}
 80027b6:	4618      	mov	r0, r3
 80027b8:	3714      	adds	r7, #20
 80027ba:	46bd      	mov	sp, r7
 80027bc:	bc80      	pop	{r7}
 80027be:	4770      	bx	lr
 80027c0:	40012c00 	.word	0x40012c00
 80027c4:	40000400 	.word	0x40000400
 80027c8:	40000800 	.word	0x40000800

080027cc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80027cc:	b580      	push	{r7, lr}
 80027ce:	b082      	sub	sp, #8
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d101      	bne.n	80027de <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80027da:	2301      	movs	r3, #1
 80027dc:	e041      	b.n	8002862 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80027e4:	b2db      	uxtb	r3, r3
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d106      	bne.n	80027f8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	2200      	movs	r2, #0
 80027ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80027f2:	6878      	ldr	r0, [r7, #4]
 80027f4:	f000 f839 	bl	800286a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	2202      	movs	r2, #2
 80027fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681a      	ldr	r2, [r3, #0]
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	3304      	adds	r3, #4
 8002808:	4619      	mov	r1, r3
 800280a:	4610      	mov	r0, r2
 800280c:	f000 fb76 	bl	8002efc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	2201      	movs	r2, #1
 8002814:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	2201      	movs	r2, #1
 800281c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	2201      	movs	r2, #1
 8002824:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	2201      	movs	r2, #1
 800282c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	2201      	movs	r2, #1
 8002834:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	2201      	movs	r2, #1
 800283c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	2201      	movs	r2, #1
 8002844:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	2201      	movs	r2, #1
 800284c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	2201      	movs	r2, #1
 8002854:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	2201      	movs	r2, #1
 800285c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002860:	2300      	movs	r3, #0
}
 8002862:	4618      	mov	r0, r3
 8002864:	3708      	adds	r7, #8
 8002866:	46bd      	mov	sp, r7
 8002868:	bd80      	pop	{r7, pc}

0800286a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800286a:	b480      	push	{r7}
 800286c:	b083      	sub	sp, #12
 800286e:	af00      	add	r7, sp, #0
 8002870:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002872:	bf00      	nop
 8002874:	370c      	adds	r7, #12
 8002876:	46bd      	mov	sp, r7
 8002878:	bc80      	pop	{r7}
 800287a:	4770      	bx	lr

0800287c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800287c:	b580      	push	{r7, lr}
 800287e:	b084      	sub	sp, #16
 8002880:	af00      	add	r7, sp, #0
 8002882:	6078      	str	r0, [r7, #4]
 8002884:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002886:	683b      	ldr	r3, [r7, #0]
 8002888:	2b00      	cmp	r3, #0
 800288a:	d109      	bne.n	80028a0 <HAL_TIM_PWM_Start+0x24>
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002892:	b2db      	uxtb	r3, r3
 8002894:	2b01      	cmp	r3, #1
 8002896:	bf14      	ite	ne
 8002898:	2301      	movne	r3, #1
 800289a:	2300      	moveq	r3, #0
 800289c:	b2db      	uxtb	r3, r3
 800289e:	e022      	b.n	80028e6 <HAL_TIM_PWM_Start+0x6a>
 80028a0:	683b      	ldr	r3, [r7, #0]
 80028a2:	2b04      	cmp	r3, #4
 80028a4:	d109      	bne.n	80028ba <HAL_TIM_PWM_Start+0x3e>
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80028ac:	b2db      	uxtb	r3, r3
 80028ae:	2b01      	cmp	r3, #1
 80028b0:	bf14      	ite	ne
 80028b2:	2301      	movne	r3, #1
 80028b4:	2300      	moveq	r3, #0
 80028b6:	b2db      	uxtb	r3, r3
 80028b8:	e015      	b.n	80028e6 <HAL_TIM_PWM_Start+0x6a>
 80028ba:	683b      	ldr	r3, [r7, #0]
 80028bc:	2b08      	cmp	r3, #8
 80028be:	d109      	bne.n	80028d4 <HAL_TIM_PWM_Start+0x58>
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80028c6:	b2db      	uxtb	r3, r3
 80028c8:	2b01      	cmp	r3, #1
 80028ca:	bf14      	ite	ne
 80028cc:	2301      	movne	r3, #1
 80028ce:	2300      	moveq	r3, #0
 80028d0:	b2db      	uxtb	r3, r3
 80028d2:	e008      	b.n	80028e6 <HAL_TIM_PWM_Start+0x6a>
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80028da:	b2db      	uxtb	r3, r3
 80028dc:	2b01      	cmp	r3, #1
 80028de:	bf14      	ite	ne
 80028e0:	2301      	movne	r3, #1
 80028e2:	2300      	moveq	r3, #0
 80028e4:	b2db      	uxtb	r3, r3
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d001      	beq.n	80028ee <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80028ea:	2301      	movs	r3, #1
 80028ec:	e05e      	b.n	80029ac <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80028ee:	683b      	ldr	r3, [r7, #0]
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d104      	bne.n	80028fe <HAL_TIM_PWM_Start+0x82>
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	2202      	movs	r2, #2
 80028f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80028fc:	e013      	b.n	8002926 <HAL_TIM_PWM_Start+0xaa>
 80028fe:	683b      	ldr	r3, [r7, #0]
 8002900:	2b04      	cmp	r3, #4
 8002902:	d104      	bne.n	800290e <HAL_TIM_PWM_Start+0x92>
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	2202      	movs	r2, #2
 8002908:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800290c:	e00b      	b.n	8002926 <HAL_TIM_PWM_Start+0xaa>
 800290e:	683b      	ldr	r3, [r7, #0]
 8002910:	2b08      	cmp	r3, #8
 8002912:	d104      	bne.n	800291e <HAL_TIM_PWM_Start+0xa2>
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	2202      	movs	r2, #2
 8002918:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800291c:	e003      	b.n	8002926 <HAL_TIM_PWM_Start+0xaa>
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	2202      	movs	r2, #2
 8002922:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	2201      	movs	r2, #1
 800292c:	6839      	ldr	r1, [r7, #0]
 800292e:	4618      	mov	r0, r3
 8002930:	f000 fd70 	bl	8003414 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	4a1e      	ldr	r2, [pc, #120]	@ (80029b4 <HAL_TIM_PWM_Start+0x138>)
 800293a:	4293      	cmp	r3, r2
 800293c:	d107      	bne.n	800294e <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800294c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	4a18      	ldr	r2, [pc, #96]	@ (80029b4 <HAL_TIM_PWM_Start+0x138>)
 8002954:	4293      	cmp	r3, r2
 8002956:	d00e      	beq.n	8002976 <HAL_TIM_PWM_Start+0xfa>
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002960:	d009      	beq.n	8002976 <HAL_TIM_PWM_Start+0xfa>
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	4a14      	ldr	r2, [pc, #80]	@ (80029b8 <HAL_TIM_PWM_Start+0x13c>)
 8002968:	4293      	cmp	r3, r2
 800296a:	d004      	beq.n	8002976 <HAL_TIM_PWM_Start+0xfa>
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	4a12      	ldr	r2, [pc, #72]	@ (80029bc <HAL_TIM_PWM_Start+0x140>)
 8002972:	4293      	cmp	r3, r2
 8002974:	d111      	bne.n	800299a <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	689b      	ldr	r3, [r3, #8]
 800297c:	f003 0307 	and.w	r3, r3, #7
 8002980:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	2b06      	cmp	r3, #6
 8002986:	d010      	beq.n	80029aa <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	681a      	ldr	r2, [r3, #0]
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	f042 0201 	orr.w	r2, r2, #1
 8002996:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002998:	e007      	b.n	80029aa <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	681a      	ldr	r2, [r3, #0]
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	f042 0201 	orr.w	r2, r2, #1
 80029a8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80029aa:	2300      	movs	r3, #0
}
 80029ac:	4618      	mov	r0, r3
 80029ae:	3710      	adds	r7, #16
 80029b0:	46bd      	mov	sp, r7
 80029b2:	bd80      	pop	{r7, pc}
 80029b4:	40012c00 	.word	0x40012c00
 80029b8:	40000400 	.word	0x40000400
 80029bc:	40000800 	.word	0x40000800

080029c0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80029c0:	b580      	push	{r7, lr}
 80029c2:	b084      	sub	sp, #16
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	68db      	ldr	r3, [r3, #12]
 80029ce:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	691b      	ldr	r3, [r3, #16]
 80029d6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80029d8:	68bb      	ldr	r3, [r7, #8]
 80029da:	f003 0302 	and.w	r3, r3, #2
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d020      	beq.n	8002a24 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	f003 0302 	and.w	r3, r3, #2
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d01b      	beq.n	8002a24 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	f06f 0202 	mvn.w	r2, #2
 80029f4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	2201      	movs	r2, #1
 80029fa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	699b      	ldr	r3, [r3, #24]
 8002a02:	f003 0303 	and.w	r3, r3, #3
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d003      	beq.n	8002a12 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002a0a:	6878      	ldr	r0, [r7, #4]
 8002a0c:	f000 fa5a 	bl	8002ec4 <HAL_TIM_IC_CaptureCallback>
 8002a10:	e005      	b.n	8002a1e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a12:	6878      	ldr	r0, [r7, #4]
 8002a14:	f000 fa4d 	bl	8002eb2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a18:	6878      	ldr	r0, [r7, #4]
 8002a1a:	f000 fa5c 	bl	8002ed6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	2200      	movs	r2, #0
 8002a22:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002a24:	68bb      	ldr	r3, [r7, #8]
 8002a26:	f003 0304 	and.w	r3, r3, #4
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d020      	beq.n	8002a70 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	f003 0304 	and.w	r3, r3, #4
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d01b      	beq.n	8002a70 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	f06f 0204 	mvn.w	r2, #4
 8002a40:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	2202      	movs	r2, #2
 8002a46:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	699b      	ldr	r3, [r3, #24]
 8002a4e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d003      	beq.n	8002a5e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002a56:	6878      	ldr	r0, [r7, #4]
 8002a58:	f000 fa34 	bl	8002ec4 <HAL_TIM_IC_CaptureCallback>
 8002a5c:	e005      	b.n	8002a6a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a5e:	6878      	ldr	r0, [r7, #4]
 8002a60:	f000 fa27 	bl	8002eb2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a64:	6878      	ldr	r0, [r7, #4]
 8002a66:	f000 fa36 	bl	8002ed6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	2200      	movs	r2, #0
 8002a6e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002a70:	68bb      	ldr	r3, [r7, #8]
 8002a72:	f003 0308 	and.w	r3, r3, #8
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d020      	beq.n	8002abc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	f003 0308 	and.w	r3, r3, #8
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d01b      	beq.n	8002abc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	f06f 0208 	mvn.w	r2, #8
 8002a8c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	2204      	movs	r2, #4
 8002a92:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	69db      	ldr	r3, [r3, #28]
 8002a9a:	f003 0303 	and.w	r3, r3, #3
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d003      	beq.n	8002aaa <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002aa2:	6878      	ldr	r0, [r7, #4]
 8002aa4:	f000 fa0e 	bl	8002ec4 <HAL_TIM_IC_CaptureCallback>
 8002aa8:	e005      	b.n	8002ab6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002aaa:	6878      	ldr	r0, [r7, #4]
 8002aac:	f000 fa01 	bl	8002eb2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ab0:	6878      	ldr	r0, [r7, #4]
 8002ab2:	f000 fa10 	bl	8002ed6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	2200      	movs	r2, #0
 8002aba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002abc:	68bb      	ldr	r3, [r7, #8]
 8002abe:	f003 0310 	and.w	r3, r3, #16
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d020      	beq.n	8002b08 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	f003 0310 	and.w	r3, r3, #16
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d01b      	beq.n	8002b08 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	f06f 0210 	mvn.w	r2, #16
 8002ad8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	2208      	movs	r2, #8
 8002ade:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	69db      	ldr	r3, [r3, #28]
 8002ae6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d003      	beq.n	8002af6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002aee:	6878      	ldr	r0, [r7, #4]
 8002af0:	f000 f9e8 	bl	8002ec4 <HAL_TIM_IC_CaptureCallback>
 8002af4:	e005      	b.n	8002b02 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002af6:	6878      	ldr	r0, [r7, #4]
 8002af8:	f000 f9db 	bl	8002eb2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002afc:	6878      	ldr	r0, [r7, #4]
 8002afe:	f000 f9ea 	bl	8002ed6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	2200      	movs	r2, #0
 8002b06:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002b08:	68bb      	ldr	r3, [r7, #8]
 8002b0a:	f003 0301 	and.w	r3, r3, #1
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d00c      	beq.n	8002b2c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	f003 0301 	and.w	r3, r3, #1
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d007      	beq.n	8002b2c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	f06f 0201 	mvn.w	r2, #1
 8002b24:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002b26:	6878      	ldr	r0, [r7, #4]
 8002b28:	f7fe fa48 	bl	8000fbc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002b2c:	68bb      	ldr	r3, [r7, #8]
 8002b2e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d00c      	beq.n	8002b50 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d007      	beq.n	8002b50 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002b48:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002b4a:	6878      	ldr	r0, [r7, #4]
 8002b4c:	f000 fd3e 	bl	80035cc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002b50:	68bb      	ldr	r3, [r7, #8]
 8002b52:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d00c      	beq.n	8002b74 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d007      	beq.n	8002b74 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002b6c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002b6e:	6878      	ldr	r0, [r7, #4]
 8002b70:	f000 f9ba 	bl	8002ee8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002b74:	68bb      	ldr	r3, [r7, #8]
 8002b76:	f003 0320 	and.w	r3, r3, #32
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d00c      	beq.n	8002b98 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	f003 0320 	and.w	r3, r3, #32
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d007      	beq.n	8002b98 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	f06f 0220 	mvn.w	r2, #32
 8002b90:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002b92:	6878      	ldr	r0, [r7, #4]
 8002b94:	f000 fd11 	bl	80035ba <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002b98:	bf00      	nop
 8002b9a:	3710      	adds	r7, #16
 8002b9c:	46bd      	mov	sp, r7
 8002b9e:	bd80      	pop	{r7, pc}

08002ba0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002ba0:	b580      	push	{r7, lr}
 8002ba2:	b086      	sub	sp, #24
 8002ba4:	af00      	add	r7, sp, #0
 8002ba6:	60f8      	str	r0, [r7, #12]
 8002ba8:	60b9      	str	r1, [r7, #8]
 8002baa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002bac:	2300      	movs	r3, #0
 8002bae:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002bb6:	2b01      	cmp	r3, #1
 8002bb8:	d101      	bne.n	8002bbe <HAL_TIM_PWM_ConfigChannel+0x1e>
 8002bba:	2302      	movs	r3, #2
 8002bbc:	e0ae      	b.n	8002d1c <HAL_TIM_PWM_ConfigChannel+0x17c>
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	2201      	movs	r2, #1
 8002bc2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	2b0c      	cmp	r3, #12
 8002bca:	f200 809f 	bhi.w	8002d0c <HAL_TIM_PWM_ConfigChannel+0x16c>
 8002bce:	a201      	add	r2, pc, #4	@ (adr r2, 8002bd4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8002bd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002bd4:	08002c09 	.word	0x08002c09
 8002bd8:	08002d0d 	.word	0x08002d0d
 8002bdc:	08002d0d 	.word	0x08002d0d
 8002be0:	08002d0d 	.word	0x08002d0d
 8002be4:	08002c49 	.word	0x08002c49
 8002be8:	08002d0d 	.word	0x08002d0d
 8002bec:	08002d0d 	.word	0x08002d0d
 8002bf0:	08002d0d 	.word	0x08002d0d
 8002bf4:	08002c8b 	.word	0x08002c8b
 8002bf8:	08002d0d 	.word	0x08002d0d
 8002bfc:	08002d0d 	.word	0x08002d0d
 8002c00:	08002d0d 	.word	0x08002d0d
 8002c04:	08002ccb 	.word	0x08002ccb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	68b9      	ldr	r1, [r7, #8]
 8002c0e:	4618      	mov	r0, r3
 8002c10:	f000 f9e2 	bl	8002fd8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	699a      	ldr	r2, [r3, #24]
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	f042 0208 	orr.w	r2, r2, #8
 8002c22:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	699a      	ldr	r2, [r3, #24]
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	f022 0204 	bic.w	r2, r2, #4
 8002c32:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	6999      	ldr	r1, [r3, #24]
 8002c3a:	68bb      	ldr	r3, [r7, #8]
 8002c3c:	691a      	ldr	r2, [r3, #16]
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	430a      	orrs	r2, r1
 8002c44:	619a      	str	r2, [r3, #24]
      break;
 8002c46:	e064      	b.n	8002d12 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	68b9      	ldr	r1, [r7, #8]
 8002c4e:	4618      	mov	r0, r3
 8002c50:	f000 fa28 	bl	80030a4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	699a      	ldr	r2, [r3, #24]
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002c62:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	699a      	ldr	r2, [r3, #24]
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002c72:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	6999      	ldr	r1, [r3, #24]
 8002c7a:	68bb      	ldr	r3, [r7, #8]
 8002c7c:	691b      	ldr	r3, [r3, #16]
 8002c7e:	021a      	lsls	r2, r3, #8
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	430a      	orrs	r2, r1
 8002c86:	619a      	str	r2, [r3, #24]
      break;
 8002c88:	e043      	b.n	8002d12 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	68b9      	ldr	r1, [r7, #8]
 8002c90:	4618      	mov	r0, r3
 8002c92:	f000 fa71 	bl	8003178 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	69da      	ldr	r2, [r3, #28]
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	f042 0208 	orr.w	r2, r2, #8
 8002ca4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	69da      	ldr	r2, [r3, #28]
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	f022 0204 	bic.w	r2, r2, #4
 8002cb4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	69d9      	ldr	r1, [r3, #28]
 8002cbc:	68bb      	ldr	r3, [r7, #8]
 8002cbe:	691a      	ldr	r2, [r3, #16]
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	430a      	orrs	r2, r1
 8002cc6:	61da      	str	r2, [r3, #28]
      break;
 8002cc8:	e023      	b.n	8002d12 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	68b9      	ldr	r1, [r7, #8]
 8002cd0:	4618      	mov	r0, r3
 8002cd2:	f000 fabb 	bl	800324c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	69da      	ldr	r2, [r3, #28]
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002ce4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	69da      	ldr	r2, [r3, #28]
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002cf4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	69d9      	ldr	r1, [r3, #28]
 8002cfc:	68bb      	ldr	r3, [r7, #8]
 8002cfe:	691b      	ldr	r3, [r3, #16]
 8002d00:	021a      	lsls	r2, r3, #8
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	430a      	orrs	r2, r1
 8002d08:	61da      	str	r2, [r3, #28]
      break;
 8002d0a:	e002      	b.n	8002d12 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8002d0c:	2301      	movs	r3, #1
 8002d0e:	75fb      	strb	r3, [r7, #23]
      break;
 8002d10:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	2200      	movs	r2, #0
 8002d16:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002d1a:	7dfb      	ldrb	r3, [r7, #23]
}
 8002d1c:	4618      	mov	r0, r3
 8002d1e:	3718      	adds	r7, #24
 8002d20:	46bd      	mov	sp, r7
 8002d22:	bd80      	pop	{r7, pc}

08002d24 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002d24:	b580      	push	{r7, lr}
 8002d26:	b084      	sub	sp, #16
 8002d28:	af00      	add	r7, sp, #0
 8002d2a:	6078      	str	r0, [r7, #4]
 8002d2c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002d2e:	2300      	movs	r3, #0
 8002d30:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002d38:	2b01      	cmp	r3, #1
 8002d3a:	d101      	bne.n	8002d40 <HAL_TIM_ConfigClockSource+0x1c>
 8002d3c:	2302      	movs	r3, #2
 8002d3e:	e0b4      	b.n	8002eaa <HAL_TIM_ConfigClockSource+0x186>
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	2201      	movs	r2, #1
 8002d44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	2202      	movs	r2, #2
 8002d4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	689b      	ldr	r3, [r3, #8]
 8002d56:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002d58:	68bb      	ldr	r3, [r7, #8]
 8002d5a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8002d5e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002d60:	68bb      	ldr	r3, [r7, #8]
 8002d62:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002d66:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	68ba      	ldr	r2, [r7, #8]
 8002d6e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002d70:	683b      	ldr	r3, [r7, #0]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002d78:	d03e      	beq.n	8002df8 <HAL_TIM_ConfigClockSource+0xd4>
 8002d7a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002d7e:	f200 8087 	bhi.w	8002e90 <HAL_TIM_ConfigClockSource+0x16c>
 8002d82:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002d86:	f000 8086 	beq.w	8002e96 <HAL_TIM_ConfigClockSource+0x172>
 8002d8a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002d8e:	d87f      	bhi.n	8002e90 <HAL_TIM_ConfigClockSource+0x16c>
 8002d90:	2b70      	cmp	r3, #112	@ 0x70
 8002d92:	d01a      	beq.n	8002dca <HAL_TIM_ConfigClockSource+0xa6>
 8002d94:	2b70      	cmp	r3, #112	@ 0x70
 8002d96:	d87b      	bhi.n	8002e90 <HAL_TIM_ConfigClockSource+0x16c>
 8002d98:	2b60      	cmp	r3, #96	@ 0x60
 8002d9a:	d050      	beq.n	8002e3e <HAL_TIM_ConfigClockSource+0x11a>
 8002d9c:	2b60      	cmp	r3, #96	@ 0x60
 8002d9e:	d877      	bhi.n	8002e90 <HAL_TIM_ConfigClockSource+0x16c>
 8002da0:	2b50      	cmp	r3, #80	@ 0x50
 8002da2:	d03c      	beq.n	8002e1e <HAL_TIM_ConfigClockSource+0xfa>
 8002da4:	2b50      	cmp	r3, #80	@ 0x50
 8002da6:	d873      	bhi.n	8002e90 <HAL_TIM_ConfigClockSource+0x16c>
 8002da8:	2b40      	cmp	r3, #64	@ 0x40
 8002daa:	d058      	beq.n	8002e5e <HAL_TIM_ConfigClockSource+0x13a>
 8002dac:	2b40      	cmp	r3, #64	@ 0x40
 8002dae:	d86f      	bhi.n	8002e90 <HAL_TIM_ConfigClockSource+0x16c>
 8002db0:	2b30      	cmp	r3, #48	@ 0x30
 8002db2:	d064      	beq.n	8002e7e <HAL_TIM_ConfigClockSource+0x15a>
 8002db4:	2b30      	cmp	r3, #48	@ 0x30
 8002db6:	d86b      	bhi.n	8002e90 <HAL_TIM_ConfigClockSource+0x16c>
 8002db8:	2b20      	cmp	r3, #32
 8002dba:	d060      	beq.n	8002e7e <HAL_TIM_ConfigClockSource+0x15a>
 8002dbc:	2b20      	cmp	r3, #32
 8002dbe:	d867      	bhi.n	8002e90 <HAL_TIM_ConfigClockSource+0x16c>
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d05c      	beq.n	8002e7e <HAL_TIM_ConfigClockSource+0x15a>
 8002dc4:	2b10      	cmp	r3, #16
 8002dc6:	d05a      	beq.n	8002e7e <HAL_TIM_ConfigClockSource+0x15a>
 8002dc8:	e062      	b.n	8002e90 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002dce:	683b      	ldr	r3, [r7, #0]
 8002dd0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002dd2:	683b      	ldr	r3, [r7, #0]
 8002dd4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002dd6:	683b      	ldr	r3, [r7, #0]
 8002dd8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002dda:	f000 fafc 	bl	80033d6 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	689b      	ldr	r3, [r3, #8]
 8002de4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002de6:	68bb      	ldr	r3, [r7, #8]
 8002de8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8002dec:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	68ba      	ldr	r2, [r7, #8]
 8002df4:	609a      	str	r2, [r3, #8]
      break;
 8002df6:	e04f      	b.n	8002e98 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002dfc:	683b      	ldr	r3, [r7, #0]
 8002dfe:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002e00:	683b      	ldr	r3, [r7, #0]
 8002e02:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002e04:	683b      	ldr	r3, [r7, #0]
 8002e06:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002e08:	f000 fae5 	bl	80033d6 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	689a      	ldr	r2, [r3, #8]
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002e1a:	609a      	str	r2, [r3, #8]
      break;
 8002e1c:	e03c      	b.n	8002e98 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002e22:	683b      	ldr	r3, [r7, #0]
 8002e24:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002e26:	683b      	ldr	r3, [r7, #0]
 8002e28:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002e2a:	461a      	mov	r2, r3
 8002e2c:	f000 fa5c 	bl	80032e8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	2150      	movs	r1, #80	@ 0x50
 8002e36:	4618      	mov	r0, r3
 8002e38:	f000 fab3 	bl	80033a2 <TIM_ITRx_SetConfig>
      break;
 8002e3c:	e02c      	b.n	8002e98 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002e42:	683b      	ldr	r3, [r7, #0]
 8002e44:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002e46:	683b      	ldr	r3, [r7, #0]
 8002e48:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002e4a:	461a      	mov	r2, r3
 8002e4c:	f000 fa7a 	bl	8003344 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	2160      	movs	r1, #96	@ 0x60
 8002e56:	4618      	mov	r0, r3
 8002e58:	f000 faa3 	bl	80033a2 <TIM_ITRx_SetConfig>
      break;
 8002e5c:	e01c      	b.n	8002e98 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002e62:	683b      	ldr	r3, [r7, #0]
 8002e64:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002e66:	683b      	ldr	r3, [r7, #0]
 8002e68:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002e6a:	461a      	mov	r2, r3
 8002e6c:	f000 fa3c 	bl	80032e8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	2140      	movs	r1, #64	@ 0x40
 8002e76:	4618      	mov	r0, r3
 8002e78:	f000 fa93 	bl	80033a2 <TIM_ITRx_SetConfig>
      break;
 8002e7c:	e00c      	b.n	8002e98 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681a      	ldr	r2, [r3, #0]
 8002e82:	683b      	ldr	r3, [r7, #0]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	4619      	mov	r1, r3
 8002e88:	4610      	mov	r0, r2
 8002e8a:	f000 fa8a 	bl	80033a2 <TIM_ITRx_SetConfig>
      break;
 8002e8e:	e003      	b.n	8002e98 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002e90:	2301      	movs	r3, #1
 8002e92:	73fb      	strb	r3, [r7, #15]
      break;
 8002e94:	e000      	b.n	8002e98 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002e96:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	2201      	movs	r2, #1
 8002e9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	2200      	movs	r2, #0
 8002ea4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002ea8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002eaa:	4618      	mov	r0, r3
 8002eac:	3710      	adds	r7, #16
 8002eae:	46bd      	mov	sp, r7
 8002eb0:	bd80      	pop	{r7, pc}

08002eb2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002eb2:	b480      	push	{r7}
 8002eb4:	b083      	sub	sp, #12
 8002eb6:	af00      	add	r7, sp, #0
 8002eb8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002eba:	bf00      	nop
 8002ebc:	370c      	adds	r7, #12
 8002ebe:	46bd      	mov	sp, r7
 8002ec0:	bc80      	pop	{r7}
 8002ec2:	4770      	bx	lr

08002ec4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002ec4:	b480      	push	{r7}
 8002ec6:	b083      	sub	sp, #12
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002ecc:	bf00      	nop
 8002ece:	370c      	adds	r7, #12
 8002ed0:	46bd      	mov	sp, r7
 8002ed2:	bc80      	pop	{r7}
 8002ed4:	4770      	bx	lr

08002ed6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002ed6:	b480      	push	{r7}
 8002ed8:	b083      	sub	sp, #12
 8002eda:	af00      	add	r7, sp, #0
 8002edc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002ede:	bf00      	nop
 8002ee0:	370c      	adds	r7, #12
 8002ee2:	46bd      	mov	sp, r7
 8002ee4:	bc80      	pop	{r7}
 8002ee6:	4770      	bx	lr

08002ee8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002ee8:	b480      	push	{r7}
 8002eea:	b083      	sub	sp, #12
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002ef0:	bf00      	nop
 8002ef2:	370c      	adds	r7, #12
 8002ef4:	46bd      	mov	sp, r7
 8002ef6:	bc80      	pop	{r7}
 8002ef8:	4770      	bx	lr
	...

08002efc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002efc:	b480      	push	{r7}
 8002efe:	b085      	sub	sp, #20
 8002f00:	af00      	add	r7, sp, #0
 8002f02:	6078      	str	r0, [r7, #4]
 8002f04:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	4a2f      	ldr	r2, [pc, #188]	@ (8002fcc <TIM_Base_SetConfig+0xd0>)
 8002f10:	4293      	cmp	r3, r2
 8002f12:	d00b      	beq.n	8002f2c <TIM_Base_SetConfig+0x30>
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002f1a:	d007      	beq.n	8002f2c <TIM_Base_SetConfig+0x30>
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	4a2c      	ldr	r2, [pc, #176]	@ (8002fd0 <TIM_Base_SetConfig+0xd4>)
 8002f20:	4293      	cmp	r3, r2
 8002f22:	d003      	beq.n	8002f2c <TIM_Base_SetConfig+0x30>
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	4a2b      	ldr	r2, [pc, #172]	@ (8002fd4 <TIM_Base_SetConfig+0xd8>)
 8002f28:	4293      	cmp	r3, r2
 8002f2a:	d108      	bne.n	8002f3e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002f32:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002f34:	683b      	ldr	r3, [r7, #0]
 8002f36:	685b      	ldr	r3, [r3, #4]
 8002f38:	68fa      	ldr	r2, [r7, #12]
 8002f3a:	4313      	orrs	r3, r2
 8002f3c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	4a22      	ldr	r2, [pc, #136]	@ (8002fcc <TIM_Base_SetConfig+0xd0>)
 8002f42:	4293      	cmp	r3, r2
 8002f44:	d00b      	beq.n	8002f5e <TIM_Base_SetConfig+0x62>
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002f4c:	d007      	beq.n	8002f5e <TIM_Base_SetConfig+0x62>
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	4a1f      	ldr	r2, [pc, #124]	@ (8002fd0 <TIM_Base_SetConfig+0xd4>)
 8002f52:	4293      	cmp	r3, r2
 8002f54:	d003      	beq.n	8002f5e <TIM_Base_SetConfig+0x62>
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	4a1e      	ldr	r2, [pc, #120]	@ (8002fd4 <TIM_Base_SetConfig+0xd8>)
 8002f5a:	4293      	cmp	r3, r2
 8002f5c:	d108      	bne.n	8002f70 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002f64:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002f66:	683b      	ldr	r3, [r7, #0]
 8002f68:	68db      	ldr	r3, [r3, #12]
 8002f6a:	68fa      	ldr	r2, [r7, #12]
 8002f6c:	4313      	orrs	r3, r2
 8002f6e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002f76:	683b      	ldr	r3, [r7, #0]
 8002f78:	695b      	ldr	r3, [r3, #20]
 8002f7a:	4313      	orrs	r3, r2
 8002f7c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	68fa      	ldr	r2, [r7, #12]
 8002f82:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002f84:	683b      	ldr	r3, [r7, #0]
 8002f86:	689a      	ldr	r2, [r3, #8]
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002f8c:	683b      	ldr	r3, [r7, #0]
 8002f8e:	681a      	ldr	r2, [r3, #0]
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	4a0d      	ldr	r2, [pc, #52]	@ (8002fcc <TIM_Base_SetConfig+0xd0>)
 8002f98:	4293      	cmp	r3, r2
 8002f9a:	d103      	bne.n	8002fa4 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002f9c:	683b      	ldr	r3, [r7, #0]
 8002f9e:	691a      	ldr	r2, [r3, #16]
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	2201      	movs	r2, #1
 8002fa8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	691b      	ldr	r3, [r3, #16]
 8002fae:	f003 0301 	and.w	r3, r3, #1
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d005      	beq.n	8002fc2 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	691b      	ldr	r3, [r3, #16]
 8002fba:	f023 0201 	bic.w	r2, r3, #1
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	611a      	str	r2, [r3, #16]
  }
}
 8002fc2:	bf00      	nop
 8002fc4:	3714      	adds	r7, #20
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	bc80      	pop	{r7}
 8002fca:	4770      	bx	lr
 8002fcc:	40012c00 	.word	0x40012c00
 8002fd0:	40000400 	.word	0x40000400
 8002fd4:	40000800 	.word	0x40000800

08002fd8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002fd8:	b480      	push	{r7}
 8002fda:	b087      	sub	sp, #28
 8002fdc:	af00      	add	r7, sp, #0
 8002fde:	6078      	str	r0, [r7, #4]
 8002fe0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	6a1b      	ldr	r3, [r3, #32]
 8002fe6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	6a1b      	ldr	r3, [r3, #32]
 8002fec:	f023 0201 	bic.w	r2, r3, #1
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	685b      	ldr	r3, [r3, #4]
 8002ff8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	699b      	ldr	r3, [r3, #24]
 8002ffe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003006:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	f023 0303 	bic.w	r3, r3, #3
 800300e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003010:	683b      	ldr	r3, [r7, #0]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	68fa      	ldr	r2, [r7, #12]
 8003016:	4313      	orrs	r3, r2
 8003018:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800301a:	697b      	ldr	r3, [r7, #20]
 800301c:	f023 0302 	bic.w	r3, r3, #2
 8003020:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003022:	683b      	ldr	r3, [r7, #0]
 8003024:	689b      	ldr	r3, [r3, #8]
 8003026:	697a      	ldr	r2, [r7, #20]
 8003028:	4313      	orrs	r3, r2
 800302a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	4a1c      	ldr	r2, [pc, #112]	@ (80030a0 <TIM_OC1_SetConfig+0xc8>)
 8003030:	4293      	cmp	r3, r2
 8003032:	d10c      	bne.n	800304e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003034:	697b      	ldr	r3, [r7, #20]
 8003036:	f023 0308 	bic.w	r3, r3, #8
 800303a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800303c:	683b      	ldr	r3, [r7, #0]
 800303e:	68db      	ldr	r3, [r3, #12]
 8003040:	697a      	ldr	r2, [r7, #20]
 8003042:	4313      	orrs	r3, r2
 8003044:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003046:	697b      	ldr	r3, [r7, #20]
 8003048:	f023 0304 	bic.w	r3, r3, #4
 800304c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	4a13      	ldr	r2, [pc, #76]	@ (80030a0 <TIM_OC1_SetConfig+0xc8>)
 8003052:	4293      	cmp	r3, r2
 8003054:	d111      	bne.n	800307a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003056:	693b      	ldr	r3, [r7, #16]
 8003058:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800305c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800305e:	693b      	ldr	r3, [r7, #16]
 8003060:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003064:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003066:	683b      	ldr	r3, [r7, #0]
 8003068:	695b      	ldr	r3, [r3, #20]
 800306a:	693a      	ldr	r2, [r7, #16]
 800306c:	4313      	orrs	r3, r2
 800306e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003070:	683b      	ldr	r3, [r7, #0]
 8003072:	699b      	ldr	r3, [r3, #24]
 8003074:	693a      	ldr	r2, [r7, #16]
 8003076:	4313      	orrs	r3, r2
 8003078:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	693a      	ldr	r2, [r7, #16]
 800307e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	68fa      	ldr	r2, [r7, #12]
 8003084:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003086:	683b      	ldr	r3, [r7, #0]
 8003088:	685a      	ldr	r2, [r3, #4]
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	697a      	ldr	r2, [r7, #20]
 8003092:	621a      	str	r2, [r3, #32]
}
 8003094:	bf00      	nop
 8003096:	371c      	adds	r7, #28
 8003098:	46bd      	mov	sp, r7
 800309a:	bc80      	pop	{r7}
 800309c:	4770      	bx	lr
 800309e:	bf00      	nop
 80030a0:	40012c00 	.word	0x40012c00

080030a4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80030a4:	b480      	push	{r7}
 80030a6:	b087      	sub	sp, #28
 80030a8:	af00      	add	r7, sp, #0
 80030aa:	6078      	str	r0, [r7, #4]
 80030ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	6a1b      	ldr	r3, [r3, #32]
 80030b2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	6a1b      	ldr	r3, [r3, #32]
 80030b8:	f023 0210 	bic.w	r2, r3, #16
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	685b      	ldr	r3, [r3, #4]
 80030c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	699b      	ldr	r3, [r3, #24]
 80030ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80030d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80030da:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80030dc:	683b      	ldr	r3, [r7, #0]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	021b      	lsls	r3, r3, #8
 80030e2:	68fa      	ldr	r2, [r7, #12]
 80030e4:	4313      	orrs	r3, r2
 80030e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80030e8:	697b      	ldr	r3, [r7, #20]
 80030ea:	f023 0320 	bic.w	r3, r3, #32
 80030ee:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80030f0:	683b      	ldr	r3, [r7, #0]
 80030f2:	689b      	ldr	r3, [r3, #8]
 80030f4:	011b      	lsls	r3, r3, #4
 80030f6:	697a      	ldr	r2, [r7, #20]
 80030f8:	4313      	orrs	r3, r2
 80030fa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	4a1d      	ldr	r2, [pc, #116]	@ (8003174 <TIM_OC2_SetConfig+0xd0>)
 8003100:	4293      	cmp	r3, r2
 8003102:	d10d      	bne.n	8003120 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003104:	697b      	ldr	r3, [r7, #20]
 8003106:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800310a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800310c:	683b      	ldr	r3, [r7, #0]
 800310e:	68db      	ldr	r3, [r3, #12]
 8003110:	011b      	lsls	r3, r3, #4
 8003112:	697a      	ldr	r2, [r7, #20]
 8003114:	4313      	orrs	r3, r2
 8003116:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003118:	697b      	ldr	r3, [r7, #20]
 800311a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800311e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	4a14      	ldr	r2, [pc, #80]	@ (8003174 <TIM_OC2_SetConfig+0xd0>)
 8003124:	4293      	cmp	r3, r2
 8003126:	d113      	bne.n	8003150 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003128:	693b      	ldr	r3, [r7, #16]
 800312a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800312e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003130:	693b      	ldr	r3, [r7, #16]
 8003132:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003136:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003138:	683b      	ldr	r3, [r7, #0]
 800313a:	695b      	ldr	r3, [r3, #20]
 800313c:	009b      	lsls	r3, r3, #2
 800313e:	693a      	ldr	r2, [r7, #16]
 8003140:	4313      	orrs	r3, r2
 8003142:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003144:	683b      	ldr	r3, [r7, #0]
 8003146:	699b      	ldr	r3, [r3, #24]
 8003148:	009b      	lsls	r3, r3, #2
 800314a:	693a      	ldr	r2, [r7, #16]
 800314c:	4313      	orrs	r3, r2
 800314e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	693a      	ldr	r2, [r7, #16]
 8003154:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	68fa      	ldr	r2, [r7, #12]
 800315a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800315c:	683b      	ldr	r3, [r7, #0]
 800315e:	685a      	ldr	r2, [r3, #4]
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	697a      	ldr	r2, [r7, #20]
 8003168:	621a      	str	r2, [r3, #32]
}
 800316a:	bf00      	nop
 800316c:	371c      	adds	r7, #28
 800316e:	46bd      	mov	sp, r7
 8003170:	bc80      	pop	{r7}
 8003172:	4770      	bx	lr
 8003174:	40012c00 	.word	0x40012c00

08003178 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003178:	b480      	push	{r7}
 800317a:	b087      	sub	sp, #28
 800317c:	af00      	add	r7, sp, #0
 800317e:	6078      	str	r0, [r7, #4]
 8003180:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	6a1b      	ldr	r3, [r3, #32]
 8003186:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	6a1b      	ldr	r3, [r3, #32]
 800318c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	685b      	ldr	r3, [r3, #4]
 8003198:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	69db      	ldr	r3, [r3, #28]
 800319e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80031a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	f023 0303 	bic.w	r3, r3, #3
 80031ae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80031b0:	683b      	ldr	r3, [r7, #0]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	68fa      	ldr	r2, [r7, #12]
 80031b6:	4313      	orrs	r3, r2
 80031b8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80031ba:	697b      	ldr	r3, [r7, #20]
 80031bc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80031c0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80031c2:	683b      	ldr	r3, [r7, #0]
 80031c4:	689b      	ldr	r3, [r3, #8]
 80031c6:	021b      	lsls	r3, r3, #8
 80031c8:	697a      	ldr	r2, [r7, #20]
 80031ca:	4313      	orrs	r3, r2
 80031cc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	4a1d      	ldr	r2, [pc, #116]	@ (8003248 <TIM_OC3_SetConfig+0xd0>)
 80031d2:	4293      	cmp	r3, r2
 80031d4:	d10d      	bne.n	80031f2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80031d6:	697b      	ldr	r3, [r7, #20]
 80031d8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80031dc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80031de:	683b      	ldr	r3, [r7, #0]
 80031e0:	68db      	ldr	r3, [r3, #12]
 80031e2:	021b      	lsls	r3, r3, #8
 80031e4:	697a      	ldr	r2, [r7, #20]
 80031e6:	4313      	orrs	r3, r2
 80031e8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80031ea:	697b      	ldr	r3, [r7, #20]
 80031ec:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80031f0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	4a14      	ldr	r2, [pc, #80]	@ (8003248 <TIM_OC3_SetConfig+0xd0>)
 80031f6:	4293      	cmp	r3, r2
 80031f8:	d113      	bne.n	8003222 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80031fa:	693b      	ldr	r3, [r7, #16]
 80031fc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003200:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003202:	693b      	ldr	r3, [r7, #16]
 8003204:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003208:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800320a:	683b      	ldr	r3, [r7, #0]
 800320c:	695b      	ldr	r3, [r3, #20]
 800320e:	011b      	lsls	r3, r3, #4
 8003210:	693a      	ldr	r2, [r7, #16]
 8003212:	4313      	orrs	r3, r2
 8003214:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003216:	683b      	ldr	r3, [r7, #0]
 8003218:	699b      	ldr	r3, [r3, #24]
 800321a:	011b      	lsls	r3, r3, #4
 800321c:	693a      	ldr	r2, [r7, #16]
 800321e:	4313      	orrs	r3, r2
 8003220:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	693a      	ldr	r2, [r7, #16]
 8003226:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	68fa      	ldr	r2, [r7, #12]
 800322c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800322e:	683b      	ldr	r3, [r7, #0]
 8003230:	685a      	ldr	r2, [r3, #4]
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	697a      	ldr	r2, [r7, #20]
 800323a:	621a      	str	r2, [r3, #32]
}
 800323c:	bf00      	nop
 800323e:	371c      	adds	r7, #28
 8003240:	46bd      	mov	sp, r7
 8003242:	bc80      	pop	{r7}
 8003244:	4770      	bx	lr
 8003246:	bf00      	nop
 8003248:	40012c00 	.word	0x40012c00

0800324c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800324c:	b480      	push	{r7}
 800324e:	b087      	sub	sp, #28
 8003250:	af00      	add	r7, sp, #0
 8003252:	6078      	str	r0, [r7, #4]
 8003254:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	6a1b      	ldr	r3, [r3, #32]
 800325a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	6a1b      	ldr	r3, [r3, #32]
 8003260:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	685b      	ldr	r3, [r3, #4]
 800326c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	69db      	ldr	r3, [r3, #28]
 8003272:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800327a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003282:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003284:	683b      	ldr	r3, [r7, #0]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	021b      	lsls	r3, r3, #8
 800328a:	68fa      	ldr	r2, [r7, #12]
 800328c:	4313      	orrs	r3, r2
 800328e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003290:	693b      	ldr	r3, [r7, #16]
 8003292:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003296:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003298:	683b      	ldr	r3, [r7, #0]
 800329a:	689b      	ldr	r3, [r3, #8]
 800329c:	031b      	lsls	r3, r3, #12
 800329e:	693a      	ldr	r2, [r7, #16]
 80032a0:	4313      	orrs	r3, r2
 80032a2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	4a0f      	ldr	r2, [pc, #60]	@ (80032e4 <TIM_OC4_SetConfig+0x98>)
 80032a8:	4293      	cmp	r3, r2
 80032aa:	d109      	bne.n	80032c0 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80032ac:	697b      	ldr	r3, [r7, #20]
 80032ae:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80032b2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80032b4:	683b      	ldr	r3, [r7, #0]
 80032b6:	695b      	ldr	r3, [r3, #20]
 80032b8:	019b      	lsls	r3, r3, #6
 80032ba:	697a      	ldr	r2, [r7, #20]
 80032bc:	4313      	orrs	r3, r2
 80032be:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	697a      	ldr	r2, [r7, #20]
 80032c4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	68fa      	ldr	r2, [r7, #12]
 80032ca:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80032cc:	683b      	ldr	r3, [r7, #0]
 80032ce:	685a      	ldr	r2, [r3, #4]
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	693a      	ldr	r2, [r7, #16]
 80032d8:	621a      	str	r2, [r3, #32]
}
 80032da:	bf00      	nop
 80032dc:	371c      	adds	r7, #28
 80032de:	46bd      	mov	sp, r7
 80032e0:	bc80      	pop	{r7}
 80032e2:	4770      	bx	lr
 80032e4:	40012c00 	.word	0x40012c00

080032e8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80032e8:	b480      	push	{r7}
 80032ea:	b087      	sub	sp, #28
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	60f8      	str	r0, [r7, #12]
 80032f0:	60b9      	str	r1, [r7, #8]
 80032f2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	6a1b      	ldr	r3, [r3, #32]
 80032f8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	6a1b      	ldr	r3, [r3, #32]
 80032fe:	f023 0201 	bic.w	r2, r3, #1
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	699b      	ldr	r3, [r3, #24]
 800330a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800330c:	693b      	ldr	r3, [r7, #16]
 800330e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003312:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	011b      	lsls	r3, r3, #4
 8003318:	693a      	ldr	r2, [r7, #16]
 800331a:	4313      	orrs	r3, r2
 800331c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800331e:	697b      	ldr	r3, [r7, #20]
 8003320:	f023 030a 	bic.w	r3, r3, #10
 8003324:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003326:	697a      	ldr	r2, [r7, #20]
 8003328:	68bb      	ldr	r3, [r7, #8]
 800332a:	4313      	orrs	r3, r2
 800332c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	693a      	ldr	r2, [r7, #16]
 8003332:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	697a      	ldr	r2, [r7, #20]
 8003338:	621a      	str	r2, [r3, #32]
}
 800333a:	bf00      	nop
 800333c:	371c      	adds	r7, #28
 800333e:	46bd      	mov	sp, r7
 8003340:	bc80      	pop	{r7}
 8003342:	4770      	bx	lr

08003344 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003344:	b480      	push	{r7}
 8003346:	b087      	sub	sp, #28
 8003348:	af00      	add	r7, sp, #0
 800334a:	60f8      	str	r0, [r7, #12]
 800334c:	60b9      	str	r1, [r7, #8]
 800334e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	6a1b      	ldr	r3, [r3, #32]
 8003354:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	6a1b      	ldr	r3, [r3, #32]
 800335a:	f023 0210 	bic.w	r2, r3, #16
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	699b      	ldr	r3, [r3, #24]
 8003366:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003368:	693b      	ldr	r3, [r7, #16]
 800336a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800336e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	031b      	lsls	r3, r3, #12
 8003374:	693a      	ldr	r2, [r7, #16]
 8003376:	4313      	orrs	r3, r2
 8003378:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800337a:	697b      	ldr	r3, [r7, #20]
 800337c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003380:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003382:	68bb      	ldr	r3, [r7, #8]
 8003384:	011b      	lsls	r3, r3, #4
 8003386:	697a      	ldr	r2, [r7, #20]
 8003388:	4313      	orrs	r3, r2
 800338a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	693a      	ldr	r2, [r7, #16]
 8003390:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	697a      	ldr	r2, [r7, #20]
 8003396:	621a      	str	r2, [r3, #32]
}
 8003398:	bf00      	nop
 800339a:	371c      	adds	r7, #28
 800339c:	46bd      	mov	sp, r7
 800339e:	bc80      	pop	{r7}
 80033a0:	4770      	bx	lr

080033a2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80033a2:	b480      	push	{r7}
 80033a4:	b085      	sub	sp, #20
 80033a6:	af00      	add	r7, sp, #0
 80033a8:	6078      	str	r0, [r7, #4]
 80033aa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	689b      	ldr	r3, [r3, #8]
 80033b0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80033b8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80033ba:	683a      	ldr	r2, [r7, #0]
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	4313      	orrs	r3, r2
 80033c0:	f043 0307 	orr.w	r3, r3, #7
 80033c4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	68fa      	ldr	r2, [r7, #12]
 80033ca:	609a      	str	r2, [r3, #8]
}
 80033cc:	bf00      	nop
 80033ce:	3714      	adds	r7, #20
 80033d0:	46bd      	mov	sp, r7
 80033d2:	bc80      	pop	{r7}
 80033d4:	4770      	bx	lr

080033d6 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80033d6:	b480      	push	{r7}
 80033d8:	b087      	sub	sp, #28
 80033da:	af00      	add	r7, sp, #0
 80033dc:	60f8      	str	r0, [r7, #12]
 80033de:	60b9      	str	r1, [r7, #8]
 80033e0:	607a      	str	r2, [r7, #4]
 80033e2:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	689b      	ldr	r3, [r3, #8]
 80033e8:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80033ea:	697b      	ldr	r3, [r7, #20]
 80033ec:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80033f0:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80033f2:	683b      	ldr	r3, [r7, #0]
 80033f4:	021a      	lsls	r2, r3, #8
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	431a      	orrs	r2, r3
 80033fa:	68bb      	ldr	r3, [r7, #8]
 80033fc:	4313      	orrs	r3, r2
 80033fe:	697a      	ldr	r2, [r7, #20]
 8003400:	4313      	orrs	r3, r2
 8003402:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	697a      	ldr	r2, [r7, #20]
 8003408:	609a      	str	r2, [r3, #8]
}
 800340a:	bf00      	nop
 800340c:	371c      	adds	r7, #28
 800340e:	46bd      	mov	sp, r7
 8003410:	bc80      	pop	{r7}
 8003412:	4770      	bx	lr

08003414 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003414:	b480      	push	{r7}
 8003416:	b087      	sub	sp, #28
 8003418:	af00      	add	r7, sp, #0
 800341a:	60f8      	str	r0, [r7, #12]
 800341c:	60b9      	str	r1, [r7, #8]
 800341e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003420:	68bb      	ldr	r3, [r7, #8]
 8003422:	f003 031f 	and.w	r3, r3, #31
 8003426:	2201      	movs	r2, #1
 8003428:	fa02 f303 	lsl.w	r3, r2, r3
 800342c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	6a1a      	ldr	r2, [r3, #32]
 8003432:	697b      	ldr	r3, [r7, #20]
 8003434:	43db      	mvns	r3, r3
 8003436:	401a      	ands	r2, r3
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	6a1a      	ldr	r2, [r3, #32]
 8003440:	68bb      	ldr	r3, [r7, #8]
 8003442:	f003 031f 	and.w	r3, r3, #31
 8003446:	6879      	ldr	r1, [r7, #4]
 8003448:	fa01 f303 	lsl.w	r3, r1, r3
 800344c:	431a      	orrs	r2, r3
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	621a      	str	r2, [r3, #32]
}
 8003452:	bf00      	nop
 8003454:	371c      	adds	r7, #28
 8003456:	46bd      	mov	sp, r7
 8003458:	bc80      	pop	{r7}
 800345a:	4770      	bx	lr

0800345c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800345c:	b480      	push	{r7}
 800345e:	b085      	sub	sp, #20
 8003460:	af00      	add	r7, sp, #0
 8003462:	6078      	str	r0, [r7, #4]
 8003464:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800346c:	2b01      	cmp	r3, #1
 800346e:	d101      	bne.n	8003474 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003470:	2302      	movs	r3, #2
 8003472:	e046      	b.n	8003502 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	2201      	movs	r2, #1
 8003478:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	2202      	movs	r2, #2
 8003480:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	685b      	ldr	r3, [r3, #4]
 800348a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	689b      	ldr	r3, [r3, #8]
 8003492:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800349a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800349c:	683b      	ldr	r3, [r7, #0]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	68fa      	ldr	r2, [r7, #12]
 80034a2:	4313      	orrs	r3, r2
 80034a4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	68fa      	ldr	r2, [r7, #12]
 80034ac:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	4a16      	ldr	r2, [pc, #88]	@ (800350c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80034b4:	4293      	cmp	r3, r2
 80034b6:	d00e      	beq.n	80034d6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80034c0:	d009      	beq.n	80034d6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	4a12      	ldr	r2, [pc, #72]	@ (8003510 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80034c8:	4293      	cmp	r3, r2
 80034ca:	d004      	beq.n	80034d6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	4a10      	ldr	r2, [pc, #64]	@ (8003514 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80034d2:	4293      	cmp	r3, r2
 80034d4:	d10c      	bne.n	80034f0 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80034d6:	68bb      	ldr	r3, [r7, #8]
 80034d8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80034dc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80034de:	683b      	ldr	r3, [r7, #0]
 80034e0:	685b      	ldr	r3, [r3, #4]
 80034e2:	68ba      	ldr	r2, [r7, #8]
 80034e4:	4313      	orrs	r3, r2
 80034e6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	68ba      	ldr	r2, [r7, #8]
 80034ee:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	2201      	movs	r2, #1
 80034f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	2200      	movs	r2, #0
 80034fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003500:	2300      	movs	r3, #0
}
 8003502:	4618      	mov	r0, r3
 8003504:	3714      	adds	r7, #20
 8003506:	46bd      	mov	sp, r7
 8003508:	bc80      	pop	{r7}
 800350a:	4770      	bx	lr
 800350c:	40012c00 	.word	0x40012c00
 8003510:	40000400 	.word	0x40000400
 8003514:	40000800 	.word	0x40000800

08003518 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8003518:	b480      	push	{r7}
 800351a:	b085      	sub	sp, #20
 800351c:	af00      	add	r7, sp, #0
 800351e:	6078      	str	r0, [r7, #4]
 8003520:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8003522:	2300      	movs	r3, #0
 8003524:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800352c:	2b01      	cmp	r3, #1
 800352e:	d101      	bne.n	8003534 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8003530:	2302      	movs	r3, #2
 8003532:	e03d      	b.n	80035b0 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	2201      	movs	r2, #1
 8003538:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8003542:	683b      	ldr	r3, [r7, #0]
 8003544:	68db      	ldr	r3, [r3, #12]
 8003546:	4313      	orrs	r3, r2
 8003548:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003550:	683b      	ldr	r3, [r7, #0]
 8003552:	689b      	ldr	r3, [r3, #8]
 8003554:	4313      	orrs	r3, r2
 8003556:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800355e:	683b      	ldr	r3, [r7, #0]
 8003560:	685b      	ldr	r3, [r3, #4]
 8003562:	4313      	orrs	r3, r2
 8003564:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800356c:	683b      	ldr	r3, [r7, #0]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	4313      	orrs	r3, r2
 8003572:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800357a:	683b      	ldr	r3, [r7, #0]
 800357c:	691b      	ldr	r3, [r3, #16]
 800357e:	4313      	orrs	r3, r2
 8003580:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8003588:	683b      	ldr	r3, [r7, #0]
 800358a:	695b      	ldr	r3, [r3, #20]
 800358c:	4313      	orrs	r3, r2
 800358e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8003596:	683b      	ldr	r3, [r7, #0]
 8003598:	69db      	ldr	r3, [r3, #28]
 800359a:	4313      	orrs	r3, r2
 800359c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	68fa      	ldr	r2, [r7, #12]
 80035a4:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	2200      	movs	r2, #0
 80035aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80035ae:	2300      	movs	r3, #0
}
 80035b0:	4618      	mov	r0, r3
 80035b2:	3714      	adds	r7, #20
 80035b4:	46bd      	mov	sp, r7
 80035b6:	bc80      	pop	{r7}
 80035b8:	4770      	bx	lr

080035ba <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80035ba:	b480      	push	{r7}
 80035bc:	b083      	sub	sp, #12
 80035be:	af00      	add	r7, sp, #0
 80035c0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80035c2:	bf00      	nop
 80035c4:	370c      	adds	r7, #12
 80035c6:	46bd      	mov	sp, r7
 80035c8:	bc80      	pop	{r7}
 80035ca:	4770      	bx	lr

080035cc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80035cc:	b480      	push	{r7}
 80035ce:	b083      	sub	sp, #12
 80035d0:	af00      	add	r7, sp, #0
 80035d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80035d4:	bf00      	nop
 80035d6:	370c      	adds	r7, #12
 80035d8:	46bd      	mov	sp, r7
 80035da:	bc80      	pop	{r7}
 80035dc:	4770      	bx	lr

080035de <__cvt>:
 80035de:	2b00      	cmp	r3, #0
 80035e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80035e4:	461d      	mov	r5, r3
 80035e6:	bfbb      	ittet	lt
 80035e8:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 80035ec:	461d      	movlt	r5, r3
 80035ee:	2300      	movge	r3, #0
 80035f0:	232d      	movlt	r3, #45	@ 0x2d
 80035f2:	b088      	sub	sp, #32
 80035f4:	4614      	mov	r4, r2
 80035f6:	bfb8      	it	lt
 80035f8:	4614      	movlt	r4, r2
 80035fa:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80035fc:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 80035fe:	7013      	strb	r3, [r2, #0]
 8003600:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8003602:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8003606:	f023 0820 	bic.w	r8, r3, #32
 800360a:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800360e:	d005      	beq.n	800361c <__cvt+0x3e>
 8003610:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8003614:	d100      	bne.n	8003618 <__cvt+0x3a>
 8003616:	3601      	adds	r6, #1
 8003618:	2302      	movs	r3, #2
 800361a:	e000      	b.n	800361e <__cvt+0x40>
 800361c:	2303      	movs	r3, #3
 800361e:	aa07      	add	r2, sp, #28
 8003620:	9204      	str	r2, [sp, #16]
 8003622:	aa06      	add	r2, sp, #24
 8003624:	e9cd a202 	strd	sl, r2, [sp, #8]
 8003628:	e9cd 3600 	strd	r3, r6, [sp]
 800362c:	4622      	mov	r2, r4
 800362e:	462b      	mov	r3, r5
 8003630:	f001 f882 	bl	8004738 <_dtoa_r>
 8003634:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8003638:	4607      	mov	r7, r0
 800363a:	d119      	bne.n	8003670 <__cvt+0x92>
 800363c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800363e:	07db      	lsls	r3, r3, #31
 8003640:	d50e      	bpl.n	8003660 <__cvt+0x82>
 8003642:	eb00 0906 	add.w	r9, r0, r6
 8003646:	2200      	movs	r2, #0
 8003648:	2300      	movs	r3, #0
 800364a:	4620      	mov	r0, r4
 800364c:	4629      	mov	r1, r5
 800364e:	f7fd f9ab 	bl	80009a8 <__aeabi_dcmpeq>
 8003652:	b108      	cbz	r0, 8003658 <__cvt+0x7a>
 8003654:	f8cd 901c 	str.w	r9, [sp, #28]
 8003658:	2230      	movs	r2, #48	@ 0x30
 800365a:	9b07      	ldr	r3, [sp, #28]
 800365c:	454b      	cmp	r3, r9
 800365e:	d31e      	bcc.n	800369e <__cvt+0xc0>
 8003660:	4638      	mov	r0, r7
 8003662:	9b07      	ldr	r3, [sp, #28]
 8003664:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8003666:	1bdb      	subs	r3, r3, r7
 8003668:	6013      	str	r3, [r2, #0]
 800366a:	b008      	add	sp, #32
 800366c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003670:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8003674:	eb00 0906 	add.w	r9, r0, r6
 8003678:	d1e5      	bne.n	8003646 <__cvt+0x68>
 800367a:	7803      	ldrb	r3, [r0, #0]
 800367c:	2b30      	cmp	r3, #48	@ 0x30
 800367e:	d10a      	bne.n	8003696 <__cvt+0xb8>
 8003680:	2200      	movs	r2, #0
 8003682:	2300      	movs	r3, #0
 8003684:	4620      	mov	r0, r4
 8003686:	4629      	mov	r1, r5
 8003688:	f7fd f98e 	bl	80009a8 <__aeabi_dcmpeq>
 800368c:	b918      	cbnz	r0, 8003696 <__cvt+0xb8>
 800368e:	f1c6 0601 	rsb	r6, r6, #1
 8003692:	f8ca 6000 	str.w	r6, [sl]
 8003696:	f8da 3000 	ldr.w	r3, [sl]
 800369a:	4499      	add	r9, r3
 800369c:	e7d3      	b.n	8003646 <__cvt+0x68>
 800369e:	1c59      	adds	r1, r3, #1
 80036a0:	9107      	str	r1, [sp, #28]
 80036a2:	701a      	strb	r2, [r3, #0]
 80036a4:	e7d9      	b.n	800365a <__cvt+0x7c>

080036a6 <__exponent>:
 80036a6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80036a8:	2900      	cmp	r1, #0
 80036aa:	bfb6      	itet	lt
 80036ac:	232d      	movlt	r3, #45	@ 0x2d
 80036ae:	232b      	movge	r3, #43	@ 0x2b
 80036b0:	4249      	neglt	r1, r1
 80036b2:	2909      	cmp	r1, #9
 80036b4:	7002      	strb	r2, [r0, #0]
 80036b6:	7043      	strb	r3, [r0, #1]
 80036b8:	dd29      	ble.n	800370e <__exponent+0x68>
 80036ba:	f10d 0307 	add.w	r3, sp, #7
 80036be:	461d      	mov	r5, r3
 80036c0:	270a      	movs	r7, #10
 80036c2:	fbb1 f6f7 	udiv	r6, r1, r7
 80036c6:	461a      	mov	r2, r3
 80036c8:	fb07 1416 	mls	r4, r7, r6, r1
 80036cc:	3430      	adds	r4, #48	@ 0x30
 80036ce:	f802 4c01 	strb.w	r4, [r2, #-1]
 80036d2:	460c      	mov	r4, r1
 80036d4:	2c63      	cmp	r4, #99	@ 0x63
 80036d6:	4631      	mov	r1, r6
 80036d8:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 80036dc:	dcf1      	bgt.n	80036c2 <__exponent+0x1c>
 80036de:	3130      	adds	r1, #48	@ 0x30
 80036e0:	1e94      	subs	r4, r2, #2
 80036e2:	f803 1c01 	strb.w	r1, [r3, #-1]
 80036e6:	4623      	mov	r3, r4
 80036e8:	1c41      	adds	r1, r0, #1
 80036ea:	42ab      	cmp	r3, r5
 80036ec:	d30a      	bcc.n	8003704 <__exponent+0x5e>
 80036ee:	f10d 0309 	add.w	r3, sp, #9
 80036f2:	1a9b      	subs	r3, r3, r2
 80036f4:	42ac      	cmp	r4, r5
 80036f6:	bf88      	it	hi
 80036f8:	2300      	movhi	r3, #0
 80036fa:	3302      	adds	r3, #2
 80036fc:	4403      	add	r3, r0
 80036fe:	1a18      	subs	r0, r3, r0
 8003700:	b003      	add	sp, #12
 8003702:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003704:	f813 6b01 	ldrb.w	r6, [r3], #1
 8003708:	f801 6f01 	strb.w	r6, [r1, #1]!
 800370c:	e7ed      	b.n	80036ea <__exponent+0x44>
 800370e:	2330      	movs	r3, #48	@ 0x30
 8003710:	3130      	adds	r1, #48	@ 0x30
 8003712:	7083      	strb	r3, [r0, #2]
 8003714:	70c1      	strb	r1, [r0, #3]
 8003716:	1d03      	adds	r3, r0, #4
 8003718:	e7f1      	b.n	80036fe <__exponent+0x58>
	...

0800371c <_printf_float>:
 800371c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003720:	b091      	sub	sp, #68	@ 0x44
 8003722:	460c      	mov	r4, r1
 8003724:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8003728:	4616      	mov	r6, r2
 800372a:	461f      	mov	r7, r3
 800372c:	4605      	mov	r5, r0
 800372e:	f000 fef1 	bl	8004514 <_localeconv_r>
 8003732:	6803      	ldr	r3, [r0, #0]
 8003734:	4618      	mov	r0, r3
 8003736:	9308      	str	r3, [sp, #32]
 8003738:	f7fc fd0a 	bl	8000150 <strlen>
 800373c:	2300      	movs	r3, #0
 800373e:	930e      	str	r3, [sp, #56]	@ 0x38
 8003740:	f8d8 3000 	ldr.w	r3, [r8]
 8003744:	9009      	str	r0, [sp, #36]	@ 0x24
 8003746:	3307      	adds	r3, #7
 8003748:	f023 0307 	bic.w	r3, r3, #7
 800374c:	f103 0208 	add.w	r2, r3, #8
 8003750:	f894 a018 	ldrb.w	sl, [r4, #24]
 8003754:	f8d4 b000 	ldr.w	fp, [r4]
 8003758:	f8c8 2000 	str.w	r2, [r8]
 800375c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8003760:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8003764:	930b      	str	r3, [sp, #44]	@ 0x2c
 8003766:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800376a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800376e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8003772:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8003776:	4b9c      	ldr	r3, [pc, #624]	@ (80039e8 <_printf_float+0x2cc>)
 8003778:	f7fd f948 	bl	8000a0c <__aeabi_dcmpun>
 800377c:	bb70      	cbnz	r0, 80037dc <_printf_float+0xc0>
 800377e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8003782:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003786:	4b98      	ldr	r3, [pc, #608]	@ (80039e8 <_printf_float+0x2cc>)
 8003788:	f7fd f922 	bl	80009d0 <__aeabi_dcmple>
 800378c:	bb30      	cbnz	r0, 80037dc <_printf_float+0xc0>
 800378e:	2200      	movs	r2, #0
 8003790:	2300      	movs	r3, #0
 8003792:	4640      	mov	r0, r8
 8003794:	4649      	mov	r1, r9
 8003796:	f7fd f911 	bl	80009bc <__aeabi_dcmplt>
 800379a:	b110      	cbz	r0, 80037a2 <_printf_float+0x86>
 800379c:	232d      	movs	r3, #45	@ 0x2d
 800379e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80037a2:	4a92      	ldr	r2, [pc, #584]	@ (80039ec <_printf_float+0x2d0>)
 80037a4:	4b92      	ldr	r3, [pc, #584]	@ (80039f0 <_printf_float+0x2d4>)
 80037a6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80037aa:	bf94      	ite	ls
 80037ac:	4690      	movls	r8, r2
 80037ae:	4698      	movhi	r8, r3
 80037b0:	2303      	movs	r3, #3
 80037b2:	f04f 0900 	mov.w	r9, #0
 80037b6:	6123      	str	r3, [r4, #16]
 80037b8:	f02b 0304 	bic.w	r3, fp, #4
 80037bc:	6023      	str	r3, [r4, #0]
 80037be:	4633      	mov	r3, r6
 80037c0:	4621      	mov	r1, r4
 80037c2:	4628      	mov	r0, r5
 80037c4:	9700      	str	r7, [sp, #0]
 80037c6:	aa0f      	add	r2, sp, #60	@ 0x3c
 80037c8:	f000 f9d4 	bl	8003b74 <_printf_common>
 80037cc:	3001      	adds	r0, #1
 80037ce:	f040 8090 	bne.w	80038f2 <_printf_float+0x1d6>
 80037d2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80037d6:	b011      	add	sp, #68	@ 0x44
 80037d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80037dc:	4642      	mov	r2, r8
 80037de:	464b      	mov	r3, r9
 80037e0:	4640      	mov	r0, r8
 80037e2:	4649      	mov	r1, r9
 80037e4:	f7fd f912 	bl	8000a0c <__aeabi_dcmpun>
 80037e8:	b148      	cbz	r0, 80037fe <_printf_float+0xe2>
 80037ea:	464b      	mov	r3, r9
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	bfb8      	it	lt
 80037f0:	232d      	movlt	r3, #45	@ 0x2d
 80037f2:	4a80      	ldr	r2, [pc, #512]	@ (80039f4 <_printf_float+0x2d8>)
 80037f4:	bfb8      	it	lt
 80037f6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80037fa:	4b7f      	ldr	r3, [pc, #508]	@ (80039f8 <_printf_float+0x2dc>)
 80037fc:	e7d3      	b.n	80037a6 <_printf_float+0x8a>
 80037fe:	6863      	ldr	r3, [r4, #4]
 8003800:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8003804:	1c5a      	adds	r2, r3, #1
 8003806:	d13f      	bne.n	8003888 <_printf_float+0x16c>
 8003808:	2306      	movs	r3, #6
 800380a:	6063      	str	r3, [r4, #4]
 800380c:	2200      	movs	r2, #0
 800380e:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8003812:	6023      	str	r3, [r4, #0]
 8003814:	9206      	str	r2, [sp, #24]
 8003816:	aa0e      	add	r2, sp, #56	@ 0x38
 8003818:	e9cd a204 	strd	sl, r2, [sp, #16]
 800381c:	aa0d      	add	r2, sp, #52	@ 0x34
 800381e:	9203      	str	r2, [sp, #12]
 8003820:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8003824:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8003828:	6863      	ldr	r3, [r4, #4]
 800382a:	4642      	mov	r2, r8
 800382c:	9300      	str	r3, [sp, #0]
 800382e:	4628      	mov	r0, r5
 8003830:	464b      	mov	r3, r9
 8003832:	910a      	str	r1, [sp, #40]	@ 0x28
 8003834:	f7ff fed3 	bl	80035de <__cvt>
 8003838:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800383a:	4680      	mov	r8, r0
 800383c:	2947      	cmp	r1, #71	@ 0x47
 800383e:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8003840:	d128      	bne.n	8003894 <_printf_float+0x178>
 8003842:	1cc8      	adds	r0, r1, #3
 8003844:	db02      	blt.n	800384c <_printf_float+0x130>
 8003846:	6863      	ldr	r3, [r4, #4]
 8003848:	4299      	cmp	r1, r3
 800384a:	dd40      	ble.n	80038ce <_printf_float+0x1b2>
 800384c:	f1aa 0a02 	sub.w	sl, sl, #2
 8003850:	fa5f fa8a 	uxtb.w	sl, sl
 8003854:	4652      	mov	r2, sl
 8003856:	3901      	subs	r1, #1
 8003858:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800385c:	910d      	str	r1, [sp, #52]	@ 0x34
 800385e:	f7ff ff22 	bl	80036a6 <__exponent>
 8003862:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8003864:	4681      	mov	r9, r0
 8003866:	1813      	adds	r3, r2, r0
 8003868:	2a01      	cmp	r2, #1
 800386a:	6123      	str	r3, [r4, #16]
 800386c:	dc02      	bgt.n	8003874 <_printf_float+0x158>
 800386e:	6822      	ldr	r2, [r4, #0]
 8003870:	07d2      	lsls	r2, r2, #31
 8003872:	d501      	bpl.n	8003878 <_printf_float+0x15c>
 8003874:	3301      	adds	r3, #1
 8003876:	6123      	str	r3, [r4, #16]
 8003878:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 800387c:	2b00      	cmp	r3, #0
 800387e:	d09e      	beq.n	80037be <_printf_float+0xa2>
 8003880:	232d      	movs	r3, #45	@ 0x2d
 8003882:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003886:	e79a      	b.n	80037be <_printf_float+0xa2>
 8003888:	2947      	cmp	r1, #71	@ 0x47
 800388a:	d1bf      	bne.n	800380c <_printf_float+0xf0>
 800388c:	2b00      	cmp	r3, #0
 800388e:	d1bd      	bne.n	800380c <_printf_float+0xf0>
 8003890:	2301      	movs	r3, #1
 8003892:	e7ba      	b.n	800380a <_printf_float+0xee>
 8003894:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8003898:	d9dc      	bls.n	8003854 <_printf_float+0x138>
 800389a:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800389e:	d118      	bne.n	80038d2 <_printf_float+0x1b6>
 80038a0:	2900      	cmp	r1, #0
 80038a2:	6863      	ldr	r3, [r4, #4]
 80038a4:	dd0b      	ble.n	80038be <_printf_float+0x1a2>
 80038a6:	6121      	str	r1, [r4, #16]
 80038a8:	b913      	cbnz	r3, 80038b0 <_printf_float+0x194>
 80038aa:	6822      	ldr	r2, [r4, #0]
 80038ac:	07d0      	lsls	r0, r2, #31
 80038ae:	d502      	bpl.n	80038b6 <_printf_float+0x19a>
 80038b0:	3301      	adds	r3, #1
 80038b2:	440b      	add	r3, r1
 80038b4:	6123      	str	r3, [r4, #16]
 80038b6:	f04f 0900 	mov.w	r9, #0
 80038ba:	65a1      	str	r1, [r4, #88]	@ 0x58
 80038bc:	e7dc      	b.n	8003878 <_printf_float+0x15c>
 80038be:	b913      	cbnz	r3, 80038c6 <_printf_float+0x1aa>
 80038c0:	6822      	ldr	r2, [r4, #0]
 80038c2:	07d2      	lsls	r2, r2, #31
 80038c4:	d501      	bpl.n	80038ca <_printf_float+0x1ae>
 80038c6:	3302      	adds	r3, #2
 80038c8:	e7f4      	b.n	80038b4 <_printf_float+0x198>
 80038ca:	2301      	movs	r3, #1
 80038cc:	e7f2      	b.n	80038b4 <_printf_float+0x198>
 80038ce:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80038d2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80038d4:	4299      	cmp	r1, r3
 80038d6:	db05      	blt.n	80038e4 <_printf_float+0x1c8>
 80038d8:	6823      	ldr	r3, [r4, #0]
 80038da:	6121      	str	r1, [r4, #16]
 80038dc:	07d8      	lsls	r0, r3, #31
 80038de:	d5ea      	bpl.n	80038b6 <_printf_float+0x19a>
 80038e0:	1c4b      	adds	r3, r1, #1
 80038e2:	e7e7      	b.n	80038b4 <_printf_float+0x198>
 80038e4:	2900      	cmp	r1, #0
 80038e6:	bfcc      	ite	gt
 80038e8:	2201      	movgt	r2, #1
 80038ea:	f1c1 0202 	rsble	r2, r1, #2
 80038ee:	4413      	add	r3, r2
 80038f0:	e7e0      	b.n	80038b4 <_printf_float+0x198>
 80038f2:	6823      	ldr	r3, [r4, #0]
 80038f4:	055a      	lsls	r2, r3, #21
 80038f6:	d407      	bmi.n	8003908 <_printf_float+0x1ec>
 80038f8:	6923      	ldr	r3, [r4, #16]
 80038fa:	4642      	mov	r2, r8
 80038fc:	4631      	mov	r1, r6
 80038fe:	4628      	mov	r0, r5
 8003900:	47b8      	blx	r7
 8003902:	3001      	adds	r0, #1
 8003904:	d12b      	bne.n	800395e <_printf_float+0x242>
 8003906:	e764      	b.n	80037d2 <_printf_float+0xb6>
 8003908:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800390c:	f240 80dc 	bls.w	8003ac8 <_printf_float+0x3ac>
 8003910:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8003914:	2200      	movs	r2, #0
 8003916:	2300      	movs	r3, #0
 8003918:	f7fd f846 	bl	80009a8 <__aeabi_dcmpeq>
 800391c:	2800      	cmp	r0, #0
 800391e:	d033      	beq.n	8003988 <_printf_float+0x26c>
 8003920:	2301      	movs	r3, #1
 8003922:	4631      	mov	r1, r6
 8003924:	4628      	mov	r0, r5
 8003926:	4a35      	ldr	r2, [pc, #212]	@ (80039fc <_printf_float+0x2e0>)
 8003928:	47b8      	blx	r7
 800392a:	3001      	adds	r0, #1
 800392c:	f43f af51 	beq.w	80037d2 <_printf_float+0xb6>
 8003930:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8003934:	4543      	cmp	r3, r8
 8003936:	db02      	blt.n	800393e <_printf_float+0x222>
 8003938:	6823      	ldr	r3, [r4, #0]
 800393a:	07d8      	lsls	r0, r3, #31
 800393c:	d50f      	bpl.n	800395e <_printf_float+0x242>
 800393e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8003942:	4631      	mov	r1, r6
 8003944:	4628      	mov	r0, r5
 8003946:	47b8      	blx	r7
 8003948:	3001      	adds	r0, #1
 800394a:	f43f af42 	beq.w	80037d2 <_printf_float+0xb6>
 800394e:	f04f 0900 	mov.w	r9, #0
 8003952:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8003956:	f104 0a1a 	add.w	sl, r4, #26
 800395a:	45c8      	cmp	r8, r9
 800395c:	dc09      	bgt.n	8003972 <_printf_float+0x256>
 800395e:	6823      	ldr	r3, [r4, #0]
 8003960:	079b      	lsls	r3, r3, #30
 8003962:	f100 8102 	bmi.w	8003b6a <_printf_float+0x44e>
 8003966:	68e0      	ldr	r0, [r4, #12]
 8003968:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800396a:	4298      	cmp	r0, r3
 800396c:	bfb8      	it	lt
 800396e:	4618      	movlt	r0, r3
 8003970:	e731      	b.n	80037d6 <_printf_float+0xba>
 8003972:	2301      	movs	r3, #1
 8003974:	4652      	mov	r2, sl
 8003976:	4631      	mov	r1, r6
 8003978:	4628      	mov	r0, r5
 800397a:	47b8      	blx	r7
 800397c:	3001      	adds	r0, #1
 800397e:	f43f af28 	beq.w	80037d2 <_printf_float+0xb6>
 8003982:	f109 0901 	add.w	r9, r9, #1
 8003986:	e7e8      	b.n	800395a <_printf_float+0x23e>
 8003988:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800398a:	2b00      	cmp	r3, #0
 800398c:	dc38      	bgt.n	8003a00 <_printf_float+0x2e4>
 800398e:	2301      	movs	r3, #1
 8003990:	4631      	mov	r1, r6
 8003992:	4628      	mov	r0, r5
 8003994:	4a19      	ldr	r2, [pc, #100]	@ (80039fc <_printf_float+0x2e0>)
 8003996:	47b8      	blx	r7
 8003998:	3001      	adds	r0, #1
 800399a:	f43f af1a 	beq.w	80037d2 <_printf_float+0xb6>
 800399e:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 80039a2:	ea59 0303 	orrs.w	r3, r9, r3
 80039a6:	d102      	bne.n	80039ae <_printf_float+0x292>
 80039a8:	6823      	ldr	r3, [r4, #0]
 80039aa:	07d9      	lsls	r1, r3, #31
 80039ac:	d5d7      	bpl.n	800395e <_printf_float+0x242>
 80039ae:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80039b2:	4631      	mov	r1, r6
 80039b4:	4628      	mov	r0, r5
 80039b6:	47b8      	blx	r7
 80039b8:	3001      	adds	r0, #1
 80039ba:	f43f af0a 	beq.w	80037d2 <_printf_float+0xb6>
 80039be:	f04f 0a00 	mov.w	sl, #0
 80039c2:	f104 0b1a 	add.w	fp, r4, #26
 80039c6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80039c8:	425b      	negs	r3, r3
 80039ca:	4553      	cmp	r3, sl
 80039cc:	dc01      	bgt.n	80039d2 <_printf_float+0x2b6>
 80039ce:	464b      	mov	r3, r9
 80039d0:	e793      	b.n	80038fa <_printf_float+0x1de>
 80039d2:	2301      	movs	r3, #1
 80039d4:	465a      	mov	r2, fp
 80039d6:	4631      	mov	r1, r6
 80039d8:	4628      	mov	r0, r5
 80039da:	47b8      	blx	r7
 80039dc:	3001      	adds	r0, #1
 80039de:	f43f aef8 	beq.w	80037d2 <_printf_float+0xb6>
 80039e2:	f10a 0a01 	add.w	sl, sl, #1
 80039e6:	e7ee      	b.n	80039c6 <_printf_float+0x2aa>
 80039e8:	7fefffff 	.word	0x7fefffff
 80039ec:	08007cd2 	.word	0x08007cd2
 80039f0:	08007cd6 	.word	0x08007cd6
 80039f4:	08007cda 	.word	0x08007cda
 80039f8:	08007cde 	.word	0x08007cde
 80039fc:	08007ce2 	.word	0x08007ce2
 8003a00:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003a02:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8003a06:	4553      	cmp	r3, sl
 8003a08:	bfa8      	it	ge
 8003a0a:	4653      	movge	r3, sl
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	4699      	mov	r9, r3
 8003a10:	dc36      	bgt.n	8003a80 <_printf_float+0x364>
 8003a12:	f04f 0b00 	mov.w	fp, #0
 8003a16:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003a1a:	f104 021a 	add.w	r2, r4, #26
 8003a1e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003a20:	930a      	str	r3, [sp, #40]	@ 0x28
 8003a22:	eba3 0309 	sub.w	r3, r3, r9
 8003a26:	455b      	cmp	r3, fp
 8003a28:	dc31      	bgt.n	8003a8e <_printf_float+0x372>
 8003a2a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003a2c:	459a      	cmp	sl, r3
 8003a2e:	dc3a      	bgt.n	8003aa6 <_printf_float+0x38a>
 8003a30:	6823      	ldr	r3, [r4, #0]
 8003a32:	07da      	lsls	r2, r3, #31
 8003a34:	d437      	bmi.n	8003aa6 <_printf_float+0x38a>
 8003a36:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003a38:	ebaa 0903 	sub.w	r9, sl, r3
 8003a3c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8003a3e:	ebaa 0303 	sub.w	r3, sl, r3
 8003a42:	4599      	cmp	r9, r3
 8003a44:	bfa8      	it	ge
 8003a46:	4699      	movge	r9, r3
 8003a48:	f1b9 0f00 	cmp.w	r9, #0
 8003a4c:	dc33      	bgt.n	8003ab6 <_printf_float+0x39a>
 8003a4e:	f04f 0800 	mov.w	r8, #0
 8003a52:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003a56:	f104 0b1a 	add.w	fp, r4, #26
 8003a5a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003a5c:	ebaa 0303 	sub.w	r3, sl, r3
 8003a60:	eba3 0309 	sub.w	r3, r3, r9
 8003a64:	4543      	cmp	r3, r8
 8003a66:	f77f af7a 	ble.w	800395e <_printf_float+0x242>
 8003a6a:	2301      	movs	r3, #1
 8003a6c:	465a      	mov	r2, fp
 8003a6e:	4631      	mov	r1, r6
 8003a70:	4628      	mov	r0, r5
 8003a72:	47b8      	blx	r7
 8003a74:	3001      	adds	r0, #1
 8003a76:	f43f aeac 	beq.w	80037d2 <_printf_float+0xb6>
 8003a7a:	f108 0801 	add.w	r8, r8, #1
 8003a7e:	e7ec      	b.n	8003a5a <_printf_float+0x33e>
 8003a80:	4642      	mov	r2, r8
 8003a82:	4631      	mov	r1, r6
 8003a84:	4628      	mov	r0, r5
 8003a86:	47b8      	blx	r7
 8003a88:	3001      	adds	r0, #1
 8003a8a:	d1c2      	bne.n	8003a12 <_printf_float+0x2f6>
 8003a8c:	e6a1      	b.n	80037d2 <_printf_float+0xb6>
 8003a8e:	2301      	movs	r3, #1
 8003a90:	4631      	mov	r1, r6
 8003a92:	4628      	mov	r0, r5
 8003a94:	920a      	str	r2, [sp, #40]	@ 0x28
 8003a96:	47b8      	blx	r7
 8003a98:	3001      	adds	r0, #1
 8003a9a:	f43f ae9a 	beq.w	80037d2 <_printf_float+0xb6>
 8003a9e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8003aa0:	f10b 0b01 	add.w	fp, fp, #1
 8003aa4:	e7bb      	b.n	8003a1e <_printf_float+0x302>
 8003aa6:	4631      	mov	r1, r6
 8003aa8:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8003aac:	4628      	mov	r0, r5
 8003aae:	47b8      	blx	r7
 8003ab0:	3001      	adds	r0, #1
 8003ab2:	d1c0      	bne.n	8003a36 <_printf_float+0x31a>
 8003ab4:	e68d      	b.n	80037d2 <_printf_float+0xb6>
 8003ab6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8003ab8:	464b      	mov	r3, r9
 8003aba:	4631      	mov	r1, r6
 8003abc:	4628      	mov	r0, r5
 8003abe:	4442      	add	r2, r8
 8003ac0:	47b8      	blx	r7
 8003ac2:	3001      	adds	r0, #1
 8003ac4:	d1c3      	bne.n	8003a4e <_printf_float+0x332>
 8003ac6:	e684      	b.n	80037d2 <_printf_float+0xb6>
 8003ac8:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8003acc:	f1ba 0f01 	cmp.w	sl, #1
 8003ad0:	dc01      	bgt.n	8003ad6 <_printf_float+0x3ba>
 8003ad2:	07db      	lsls	r3, r3, #31
 8003ad4:	d536      	bpl.n	8003b44 <_printf_float+0x428>
 8003ad6:	2301      	movs	r3, #1
 8003ad8:	4642      	mov	r2, r8
 8003ada:	4631      	mov	r1, r6
 8003adc:	4628      	mov	r0, r5
 8003ade:	47b8      	blx	r7
 8003ae0:	3001      	adds	r0, #1
 8003ae2:	f43f ae76 	beq.w	80037d2 <_printf_float+0xb6>
 8003ae6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8003aea:	4631      	mov	r1, r6
 8003aec:	4628      	mov	r0, r5
 8003aee:	47b8      	blx	r7
 8003af0:	3001      	adds	r0, #1
 8003af2:	f43f ae6e 	beq.w	80037d2 <_printf_float+0xb6>
 8003af6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8003afa:	2200      	movs	r2, #0
 8003afc:	2300      	movs	r3, #0
 8003afe:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8003b02:	f7fc ff51 	bl	80009a8 <__aeabi_dcmpeq>
 8003b06:	b9c0      	cbnz	r0, 8003b3a <_printf_float+0x41e>
 8003b08:	4653      	mov	r3, sl
 8003b0a:	f108 0201 	add.w	r2, r8, #1
 8003b0e:	4631      	mov	r1, r6
 8003b10:	4628      	mov	r0, r5
 8003b12:	47b8      	blx	r7
 8003b14:	3001      	adds	r0, #1
 8003b16:	d10c      	bne.n	8003b32 <_printf_float+0x416>
 8003b18:	e65b      	b.n	80037d2 <_printf_float+0xb6>
 8003b1a:	2301      	movs	r3, #1
 8003b1c:	465a      	mov	r2, fp
 8003b1e:	4631      	mov	r1, r6
 8003b20:	4628      	mov	r0, r5
 8003b22:	47b8      	blx	r7
 8003b24:	3001      	adds	r0, #1
 8003b26:	f43f ae54 	beq.w	80037d2 <_printf_float+0xb6>
 8003b2a:	f108 0801 	add.w	r8, r8, #1
 8003b2e:	45d0      	cmp	r8, sl
 8003b30:	dbf3      	blt.n	8003b1a <_printf_float+0x3fe>
 8003b32:	464b      	mov	r3, r9
 8003b34:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8003b38:	e6e0      	b.n	80038fc <_printf_float+0x1e0>
 8003b3a:	f04f 0800 	mov.w	r8, #0
 8003b3e:	f104 0b1a 	add.w	fp, r4, #26
 8003b42:	e7f4      	b.n	8003b2e <_printf_float+0x412>
 8003b44:	2301      	movs	r3, #1
 8003b46:	4642      	mov	r2, r8
 8003b48:	e7e1      	b.n	8003b0e <_printf_float+0x3f2>
 8003b4a:	2301      	movs	r3, #1
 8003b4c:	464a      	mov	r2, r9
 8003b4e:	4631      	mov	r1, r6
 8003b50:	4628      	mov	r0, r5
 8003b52:	47b8      	blx	r7
 8003b54:	3001      	adds	r0, #1
 8003b56:	f43f ae3c 	beq.w	80037d2 <_printf_float+0xb6>
 8003b5a:	f108 0801 	add.w	r8, r8, #1
 8003b5e:	68e3      	ldr	r3, [r4, #12]
 8003b60:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8003b62:	1a5b      	subs	r3, r3, r1
 8003b64:	4543      	cmp	r3, r8
 8003b66:	dcf0      	bgt.n	8003b4a <_printf_float+0x42e>
 8003b68:	e6fd      	b.n	8003966 <_printf_float+0x24a>
 8003b6a:	f04f 0800 	mov.w	r8, #0
 8003b6e:	f104 0919 	add.w	r9, r4, #25
 8003b72:	e7f4      	b.n	8003b5e <_printf_float+0x442>

08003b74 <_printf_common>:
 8003b74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003b78:	4616      	mov	r6, r2
 8003b7a:	4698      	mov	r8, r3
 8003b7c:	688a      	ldr	r2, [r1, #8]
 8003b7e:	690b      	ldr	r3, [r1, #16]
 8003b80:	4607      	mov	r7, r0
 8003b82:	4293      	cmp	r3, r2
 8003b84:	bfb8      	it	lt
 8003b86:	4613      	movlt	r3, r2
 8003b88:	6033      	str	r3, [r6, #0]
 8003b8a:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003b8e:	460c      	mov	r4, r1
 8003b90:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003b94:	b10a      	cbz	r2, 8003b9a <_printf_common+0x26>
 8003b96:	3301      	adds	r3, #1
 8003b98:	6033      	str	r3, [r6, #0]
 8003b9a:	6823      	ldr	r3, [r4, #0]
 8003b9c:	0699      	lsls	r1, r3, #26
 8003b9e:	bf42      	ittt	mi
 8003ba0:	6833      	ldrmi	r3, [r6, #0]
 8003ba2:	3302      	addmi	r3, #2
 8003ba4:	6033      	strmi	r3, [r6, #0]
 8003ba6:	6825      	ldr	r5, [r4, #0]
 8003ba8:	f015 0506 	ands.w	r5, r5, #6
 8003bac:	d106      	bne.n	8003bbc <_printf_common+0x48>
 8003bae:	f104 0a19 	add.w	sl, r4, #25
 8003bb2:	68e3      	ldr	r3, [r4, #12]
 8003bb4:	6832      	ldr	r2, [r6, #0]
 8003bb6:	1a9b      	subs	r3, r3, r2
 8003bb8:	42ab      	cmp	r3, r5
 8003bba:	dc2b      	bgt.n	8003c14 <_printf_common+0xa0>
 8003bbc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003bc0:	6822      	ldr	r2, [r4, #0]
 8003bc2:	3b00      	subs	r3, #0
 8003bc4:	bf18      	it	ne
 8003bc6:	2301      	movne	r3, #1
 8003bc8:	0692      	lsls	r2, r2, #26
 8003bca:	d430      	bmi.n	8003c2e <_printf_common+0xba>
 8003bcc:	4641      	mov	r1, r8
 8003bce:	4638      	mov	r0, r7
 8003bd0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003bd4:	47c8      	blx	r9
 8003bd6:	3001      	adds	r0, #1
 8003bd8:	d023      	beq.n	8003c22 <_printf_common+0xae>
 8003bda:	6823      	ldr	r3, [r4, #0]
 8003bdc:	6922      	ldr	r2, [r4, #16]
 8003bde:	f003 0306 	and.w	r3, r3, #6
 8003be2:	2b04      	cmp	r3, #4
 8003be4:	bf14      	ite	ne
 8003be6:	2500      	movne	r5, #0
 8003be8:	6833      	ldreq	r3, [r6, #0]
 8003bea:	f04f 0600 	mov.w	r6, #0
 8003bee:	bf08      	it	eq
 8003bf0:	68e5      	ldreq	r5, [r4, #12]
 8003bf2:	f104 041a 	add.w	r4, r4, #26
 8003bf6:	bf08      	it	eq
 8003bf8:	1aed      	subeq	r5, r5, r3
 8003bfa:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8003bfe:	bf08      	it	eq
 8003c00:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003c04:	4293      	cmp	r3, r2
 8003c06:	bfc4      	itt	gt
 8003c08:	1a9b      	subgt	r3, r3, r2
 8003c0a:	18ed      	addgt	r5, r5, r3
 8003c0c:	42b5      	cmp	r5, r6
 8003c0e:	d11a      	bne.n	8003c46 <_printf_common+0xd2>
 8003c10:	2000      	movs	r0, #0
 8003c12:	e008      	b.n	8003c26 <_printf_common+0xb2>
 8003c14:	2301      	movs	r3, #1
 8003c16:	4652      	mov	r2, sl
 8003c18:	4641      	mov	r1, r8
 8003c1a:	4638      	mov	r0, r7
 8003c1c:	47c8      	blx	r9
 8003c1e:	3001      	adds	r0, #1
 8003c20:	d103      	bne.n	8003c2a <_printf_common+0xb6>
 8003c22:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003c26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003c2a:	3501      	adds	r5, #1
 8003c2c:	e7c1      	b.n	8003bb2 <_printf_common+0x3e>
 8003c2e:	2030      	movs	r0, #48	@ 0x30
 8003c30:	18e1      	adds	r1, r4, r3
 8003c32:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003c36:	1c5a      	adds	r2, r3, #1
 8003c38:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003c3c:	4422      	add	r2, r4
 8003c3e:	3302      	adds	r3, #2
 8003c40:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003c44:	e7c2      	b.n	8003bcc <_printf_common+0x58>
 8003c46:	2301      	movs	r3, #1
 8003c48:	4622      	mov	r2, r4
 8003c4a:	4641      	mov	r1, r8
 8003c4c:	4638      	mov	r0, r7
 8003c4e:	47c8      	blx	r9
 8003c50:	3001      	adds	r0, #1
 8003c52:	d0e6      	beq.n	8003c22 <_printf_common+0xae>
 8003c54:	3601      	adds	r6, #1
 8003c56:	e7d9      	b.n	8003c0c <_printf_common+0x98>

08003c58 <_printf_i>:
 8003c58:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003c5c:	7e0f      	ldrb	r7, [r1, #24]
 8003c5e:	4691      	mov	r9, r2
 8003c60:	2f78      	cmp	r7, #120	@ 0x78
 8003c62:	4680      	mov	r8, r0
 8003c64:	460c      	mov	r4, r1
 8003c66:	469a      	mov	sl, r3
 8003c68:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003c6a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003c6e:	d807      	bhi.n	8003c80 <_printf_i+0x28>
 8003c70:	2f62      	cmp	r7, #98	@ 0x62
 8003c72:	d80a      	bhi.n	8003c8a <_printf_i+0x32>
 8003c74:	2f00      	cmp	r7, #0
 8003c76:	f000 80d3 	beq.w	8003e20 <_printf_i+0x1c8>
 8003c7a:	2f58      	cmp	r7, #88	@ 0x58
 8003c7c:	f000 80ba 	beq.w	8003df4 <_printf_i+0x19c>
 8003c80:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003c84:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003c88:	e03a      	b.n	8003d00 <_printf_i+0xa8>
 8003c8a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003c8e:	2b15      	cmp	r3, #21
 8003c90:	d8f6      	bhi.n	8003c80 <_printf_i+0x28>
 8003c92:	a101      	add	r1, pc, #4	@ (adr r1, 8003c98 <_printf_i+0x40>)
 8003c94:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003c98:	08003cf1 	.word	0x08003cf1
 8003c9c:	08003d05 	.word	0x08003d05
 8003ca0:	08003c81 	.word	0x08003c81
 8003ca4:	08003c81 	.word	0x08003c81
 8003ca8:	08003c81 	.word	0x08003c81
 8003cac:	08003c81 	.word	0x08003c81
 8003cb0:	08003d05 	.word	0x08003d05
 8003cb4:	08003c81 	.word	0x08003c81
 8003cb8:	08003c81 	.word	0x08003c81
 8003cbc:	08003c81 	.word	0x08003c81
 8003cc0:	08003c81 	.word	0x08003c81
 8003cc4:	08003e07 	.word	0x08003e07
 8003cc8:	08003d2f 	.word	0x08003d2f
 8003ccc:	08003dc1 	.word	0x08003dc1
 8003cd0:	08003c81 	.word	0x08003c81
 8003cd4:	08003c81 	.word	0x08003c81
 8003cd8:	08003e29 	.word	0x08003e29
 8003cdc:	08003c81 	.word	0x08003c81
 8003ce0:	08003d2f 	.word	0x08003d2f
 8003ce4:	08003c81 	.word	0x08003c81
 8003ce8:	08003c81 	.word	0x08003c81
 8003cec:	08003dc9 	.word	0x08003dc9
 8003cf0:	6833      	ldr	r3, [r6, #0]
 8003cf2:	1d1a      	adds	r2, r3, #4
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	6032      	str	r2, [r6, #0]
 8003cf8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003cfc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003d00:	2301      	movs	r3, #1
 8003d02:	e09e      	b.n	8003e42 <_printf_i+0x1ea>
 8003d04:	6833      	ldr	r3, [r6, #0]
 8003d06:	6820      	ldr	r0, [r4, #0]
 8003d08:	1d19      	adds	r1, r3, #4
 8003d0a:	6031      	str	r1, [r6, #0]
 8003d0c:	0606      	lsls	r6, r0, #24
 8003d0e:	d501      	bpl.n	8003d14 <_printf_i+0xbc>
 8003d10:	681d      	ldr	r5, [r3, #0]
 8003d12:	e003      	b.n	8003d1c <_printf_i+0xc4>
 8003d14:	0645      	lsls	r5, r0, #25
 8003d16:	d5fb      	bpl.n	8003d10 <_printf_i+0xb8>
 8003d18:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003d1c:	2d00      	cmp	r5, #0
 8003d1e:	da03      	bge.n	8003d28 <_printf_i+0xd0>
 8003d20:	232d      	movs	r3, #45	@ 0x2d
 8003d22:	426d      	negs	r5, r5
 8003d24:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003d28:	230a      	movs	r3, #10
 8003d2a:	4859      	ldr	r0, [pc, #356]	@ (8003e90 <_printf_i+0x238>)
 8003d2c:	e011      	b.n	8003d52 <_printf_i+0xfa>
 8003d2e:	6821      	ldr	r1, [r4, #0]
 8003d30:	6833      	ldr	r3, [r6, #0]
 8003d32:	0608      	lsls	r0, r1, #24
 8003d34:	f853 5b04 	ldr.w	r5, [r3], #4
 8003d38:	d402      	bmi.n	8003d40 <_printf_i+0xe8>
 8003d3a:	0649      	lsls	r1, r1, #25
 8003d3c:	bf48      	it	mi
 8003d3e:	b2ad      	uxthmi	r5, r5
 8003d40:	2f6f      	cmp	r7, #111	@ 0x6f
 8003d42:	6033      	str	r3, [r6, #0]
 8003d44:	bf14      	ite	ne
 8003d46:	230a      	movne	r3, #10
 8003d48:	2308      	moveq	r3, #8
 8003d4a:	4851      	ldr	r0, [pc, #324]	@ (8003e90 <_printf_i+0x238>)
 8003d4c:	2100      	movs	r1, #0
 8003d4e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003d52:	6866      	ldr	r6, [r4, #4]
 8003d54:	2e00      	cmp	r6, #0
 8003d56:	bfa8      	it	ge
 8003d58:	6821      	ldrge	r1, [r4, #0]
 8003d5a:	60a6      	str	r6, [r4, #8]
 8003d5c:	bfa4      	itt	ge
 8003d5e:	f021 0104 	bicge.w	r1, r1, #4
 8003d62:	6021      	strge	r1, [r4, #0]
 8003d64:	b90d      	cbnz	r5, 8003d6a <_printf_i+0x112>
 8003d66:	2e00      	cmp	r6, #0
 8003d68:	d04b      	beq.n	8003e02 <_printf_i+0x1aa>
 8003d6a:	4616      	mov	r6, r2
 8003d6c:	fbb5 f1f3 	udiv	r1, r5, r3
 8003d70:	fb03 5711 	mls	r7, r3, r1, r5
 8003d74:	5dc7      	ldrb	r7, [r0, r7]
 8003d76:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003d7a:	462f      	mov	r7, r5
 8003d7c:	42bb      	cmp	r3, r7
 8003d7e:	460d      	mov	r5, r1
 8003d80:	d9f4      	bls.n	8003d6c <_printf_i+0x114>
 8003d82:	2b08      	cmp	r3, #8
 8003d84:	d10b      	bne.n	8003d9e <_printf_i+0x146>
 8003d86:	6823      	ldr	r3, [r4, #0]
 8003d88:	07df      	lsls	r7, r3, #31
 8003d8a:	d508      	bpl.n	8003d9e <_printf_i+0x146>
 8003d8c:	6923      	ldr	r3, [r4, #16]
 8003d8e:	6861      	ldr	r1, [r4, #4]
 8003d90:	4299      	cmp	r1, r3
 8003d92:	bfde      	ittt	le
 8003d94:	2330      	movle	r3, #48	@ 0x30
 8003d96:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003d9a:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8003d9e:	1b92      	subs	r2, r2, r6
 8003da0:	6122      	str	r2, [r4, #16]
 8003da2:	464b      	mov	r3, r9
 8003da4:	4621      	mov	r1, r4
 8003da6:	4640      	mov	r0, r8
 8003da8:	f8cd a000 	str.w	sl, [sp]
 8003dac:	aa03      	add	r2, sp, #12
 8003dae:	f7ff fee1 	bl	8003b74 <_printf_common>
 8003db2:	3001      	adds	r0, #1
 8003db4:	d14a      	bne.n	8003e4c <_printf_i+0x1f4>
 8003db6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003dba:	b004      	add	sp, #16
 8003dbc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003dc0:	6823      	ldr	r3, [r4, #0]
 8003dc2:	f043 0320 	orr.w	r3, r3, #32
 8003dc6:	6023      	str	r3, [r4, #0]
 8003dc8:	2778      	movs	r7, #120	@ 0x78
 8003dca:	4832      	ldr	r0, [pc, #200]	@ (8003e94 <_printf_i+0x23c>)
 8003dcc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003dd0:	6823      	ldr	r3, [r4, #0]
 8003dd2:	6831      	ldr	r1, [r6, #0]
 8003dd4:	061f      	lsls	r7, r3, #24
 8003dd6:	f851 5b04 	ldr.w	r5, [r1], #4
 8003dda:	d402      	bmi.n	8003de2 <_printf_i+0x18a>
 8003ddc:	065f      	lsls	r7, r3, #25
 8003dde:	bf48      	it	mi
 8003de0:	b2ad      	uxthmi	r5, r5
 8003de2:	6031      	str	r1, [r6, #0]
 8003de4:	07d9      	lsls	r1, r3, #31
 8003de6:	bf44      	itt	mi
 8003de8:	f043 0320 	orrmi.w	r3, r3, #32
 8003dec:	6023      	strmi	r3, [r4, #0]
 8003dee:	b11d      	cbz	r5, 8003df8 <_printf_i+0x1a0>
 8003df0:	2310      	movs	r3, #16
 8003df2:	e7ab      	b.n	8003d4c <_printf_i+0xf4>
 8003df4:	4826      	ldr	r0, [pc, #152]	@ (8003e90 <_printf_i+0x238>)
 8003df6:	e7e9      	b.n	8003dcc <_printf_i+0x174>
 8003df8:	6823      	ldr	r3, [r4, #0]
 8003dfa:	f023 0320 	bic.w	r3, r3, #32
 8003dfe:	6023      	str	r3, [r4, #0]
 8003e00:	e7f6      	b.n	8003df0 <_printf_i+0x198>
 8003e02:	4616      	mov	r6, r2
 8003e04:	e7bd      	b.n	8003d82 <_printf_i+0x12a>
 8003e06:	6833      	ldr	r3, [r6, #0]
 8003e08:	6825      	ldr	r5, [r4, #0]
 8003e0a:	1d18      	adds	r0, r3, #4
 8003e0c:	6961      	ldr	r1, [r4, #20]
 8003e0e:	6030      	str	r0, [r6, #0]
 8003e10:	062e      	lsls	r6, r5, #24
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	d501      	bpl.n	8003e1a <_printf_i+0x1c2>
 8003e16:	6019      	str	r1, [r3, #0]
 8003e18:	e002      	b.n	8003e20 <_printf_i+0x1c8>
 8003e1a:	0668      	lsls	r0, r5, #25
 8003e1c:	d5fb      	bpl.n	8003e16 <_printf_i+0x1be>
 8003e1e:	8019      	strh	r1, [r3, #0]
 8003e20:	2300      	movs	r3, #0
 8003e22:	4616      	mov	r6, r2
 8003e24:	6123      	str	r3, [r4, #16]
 8003e26:	e7bc      	b.n	8003da2 <_printf_i+0x14a>
 8003e28:	6833      	ldr	r3, [r6, #0]
 8003e2a:	2100      	movs	r1, #0
 8003e2c:	1d1a      	adds	r2, r3, #4
 8003e2e:	6032      	str	r2, [r6, #0]
 8003e30:	681e      	ldr	r6, [r3, #0]
 8003e32:	6862      	ldr	r2, [r4, #4]
 8003e34:	4630      	mov	r0, r6
 8003e36:	f000 fbe4 	bl	8004602 <memchr>
 8003e3a:	b108      	cbz	r0, 8003e40 <_printf_i+0x1e8>
 8003e3c:	1b80      	subs	r0, r0, r6
 8003e3e:	6060      	str	r0, [r4, #4]
 8003e40:	6863      	ldr	r3, [r4, #4]
 8003e42:	6123      	str	r3, [r4, #16]
 8003e44:	2300      	movs	r3, #0
 8003e46:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003e4a:	e7aa      	b.n	8003da2 <_printf_i+0x14a>
 8003e4c:	4632      	mov	r2, r6
 8003e4e:	4649      	mov	r1, r9
 8003e50:	4640      	mov	r0, r8
 8003e52:	6923      	ldr	r3, [r4, #16]
 8003e54:	47d0      	blx	sl
 8003e56:	3001      	adds	r0, #1
 8003e58:	d0ad      	beq.n	8003db6 <_printf_i+0x15e>
 8003e5a:	6823      	ldr	r3, [r4, #0]
 8003e5c:	079b      	lsls	r3, r3, #30
 8003e5e:	d413      	bmi.n	8003e88 <_printf_i+0x230>
 8003e60:	68e0      	ldr	r0, [r4, #12]
 8003e62:	9b03      	ldr	r3, [sp, #12]
 8003e64:	4298      	cmp	r0, r3
 8003e66:	bfb8      	it	lt
 8003e68:	4618      	movlt	r0, r3
 8003e6a:	e7a6      	b.n	8003dba <_printf_i+0x162>
 8003e6c:	2301      	movs	r3, #1
 8003e6e:	4632      	mov	r2, r6
 8003e70:	4649      	mov	r1, r9
 8003e72:	4640      	mov	r0, r8
 8003e74:	47d0      	blx	sl
 8003e76:	3001      	adds	r0, #1
 8003e78:	d09d      	beq.n	8003db6 <_printf_i+0x15e>
 8003e7a:	3501      	adds	r5, #1
 8003e7c:	68e3      	ldr	r3, [r4, #12]
 8003e7e:	9903      	ldr	r1, [sp, #12]
 8003e80:	1a5b      	subs	r3, r3, r1
 8003e82:	42ab      	cmp	r3, r5
 8003e84:	dcf2      	bgt.n	8003e6c <_printf_i+0x214>
 8003e86:	e7eb      	b.n	8003e60 <_printf_i+0x208>
 8003e88:	2500      	movs	r5, #0
 8003e8a:	f104 0619 	add.w	r6, r4, #25
 8003e8e:	e7f5      	b.n	8003e7c <_printf_i+0x224>
 8003e90:	08007ce4 	.word	0x08007ce4
 8003e94:	08007cf5 	.word	0x08007cf5

08003e98 <_scanf_float>:
 8003e98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003e9c:	b087      	sub	sp, #28
 8003e9e:	9303      	str	r3, [sp, #12]
 8003ea0:	688b      	ldr	r3, [r1, #8]
 8003ea2:	4617      	mov	r7, r2
 8003ea4:	1e5a      	subs	r2, r3, #1
 8003ea6:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8003eaa:	bf82      	ittt	hi
 8003eac:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8003eb0:	eb03 0b05 	addhi.w	fp, r3, r5
 8003eb4:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8003eb8:	460a      	mov	r2, r1
 8003eba:	f04f 0500 	mov.w	r5, #0
 8003ebe:	bf88      	it	hi
 8003ec0:	608b      	strhi	r3, [r1, #8]
 8003ec2:	680b      	ldr	r3, [r1, #0]
 8003ec4:	4680      	mov	r8, r0
 8003ec6:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8003eca:	f842 3b1c 	str.w	r3, [r2], #28
 8003ece:	460c      	mov	r4, r1
 8003ed0:	bf98      	it	ls
 8003ed2:	f04f 0b00 	movls.w	fp, #0
 8003ed6:	4616      	mov	r6, r2
 8003ed8:	46aa      	mov	sl, r5
 8003eda:	46a9      	mov	r9, r5
 8003edc:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8003ee0:	9201      	str	r2, [sp, #4]
 8003ee2:	9502      	str	r5, [sp, #8]
 8003ee4:	68a2      	ldr	r2, [r4, #8]
 8003ee6:	b152      	cbz	r2, 8003efe <_scanf_float+0x66>
 8003ee8:	683b      	ldr	r3, [r7, #0]
 8003eea:	781b      	ldrb	r3, [r3, #0]
 8003eec:	2b4e      	cmp	r3, #78	@ 0x4e
 8003eee:	d865      	bhi.n	8003fbc <_scanf_float+0x124>
 8003ef0:	2b40      	cmp	r3, #64	@ 0x40
 8003ef2:	d83d      	bhi.n	8003f70 <_scanf_float+0xd8>
 8003ef4:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8003ef8:	b2c8      	uxtb	r0, r1
 8003efa:	280e      	cmp	r0, #14
 8003efc:	d93b      	bls.n	8003f76 <_scanf_float+0xde>
 8003efe:	f1b9 0f00 	cmp.w	r9, #0
 8003f02:	d003      	beq.n	8003f0c <_scanf_float+0x74>
 8003f04:	6823      	ldr	r3, [r4, #0]
 8003f06:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003f0a:	6023      	str	r3, [r4, #0]
 8003f0c:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8003f10:	f1ba 0f01 	cmp.w	sl, #1
 8003f14:	f200 8118 	bhi.w	8004148 <_scanf_float+0x2b0>
 8003f18:	9b01      	ldr	r3, [sp, #4]
 8003f1a:	429e      	cmp	r6, r3
 8003f1c:	f200 8109 	bhi.w	8004132 <_scanf_float+0x29a>
 8003f20:	2001      	movs	r0, #1
 8003f22:	b007      	add	sp, #28
 8003f24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003f28:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8003f2c:	2a0d      	cmp	r2, #13
 8003f2e:	d8e6      	bhi.n	8003efe <_scanf_float+0x66>
 8003f30:	a101      	add	r1, pc, #4	@ (adr r1, 8003f38 <_scanf_float+0xa0>)
 8003f32:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8003f36:	bf00      	nop
 8003f38:	0800407f 	.word	0x0800407f
 8003f3c:	08003eff 	.word	0x08003eff
 8003f40:	08003eff 	.word	0x08003eff
 8003f44:	08003eff 	.word	0x08003eff
 8003f48:	080040df 	.word	0x080040df
 8003f4c:	080040b7 	.word	0x080040b7
 8003f50:	08003eff 	.word	0x08003eff
 8003f54:	08003eff 	.word	0x08003eff
 8003f58:	0800408d 	.word	0x0800408d
 8003f5c:	08003eff 	.word	0x08003eff
 8003f60:	08003eff 	.word	0x08003eff
 8003f64:	08003eff 	.word	0x08003eff
 8003f68:	08003eff 	.word	0x08003eff
 8003f6c:	08004045 	.word	0x08004045
 8003f70:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8003f74:	e7da      	b.n	8003f2c <_scanf_float+0x94>
 8003f76:	290e      	cmp	r1, #14
 8003f78:	d8c1      	bhi.n	8003efe <_scanf_float+0x66>
 8003f7a:	a001      	add	r0, pc, #4	@ (adr r0, 8003f80 <_scanf_float+0xe8>)
 8003f7c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8003f80:	08004035 	.word	0x08004035
 8003f84:	08003eff 	.word	0x08003eff
 8003f88:	08004035 	.word	0x08004035
 8003f8c:	080040cb 	.word	0x080040cb
 8003f90:	08003eff 	.word	0x08003eff
 8003f94:	08003fdd 	.word	0x08003fdd
 8003f98:	0800401b 	.word	0x0800401b
 8003f9c:	0800401b 	.word	0x0800401b
 8003fa0:	0800401b 	.word	0x0800401b
 8003fa4:	0800401b 	.word	0x0800401b
 8003fa8:	0800401b 	.word	0x0800401b
 8003fac:	0800401b 	.word	0x0800401b
 8003fb0:	0800401b 	.word	0x0800401b
 8003fb4:	0800401b 	.word	0x0800401b
 8003fb8:	0800401b 	.word	0x0800401b
 8003fbc:	2b6e      	cmp	r3, #110	@ 0x6e
 8003fbe:	d809      	bhi.n	8003fd4 <_scanf_float+0x13c>
 8003fc0:	2b60      	cmp	r3, #96	@ 0x60
 8003fc2:	d8b1      	bhi.n	8003f28 <_scanf_float+0x90>
 8003fc4:	2b54      	cmp	r3, #84	@ 0x54
 8003fc6:	d07b      	beq.n	80040c0 <_scanf_float+0x228>
 8003fc8:	2b59      	cmp	r3, #89	@ 0x59
 8003fca:	d198      	bne.n	8003efe <_scanf_float+0x66>
 8003fcc:	2d07      	cmp	r5, #7
 8003fce:	d196      	bne.n	8003efe <_scanf_float+0x66>
 8003fd0:	2508      	movs	r5, #8
 8003fd2:	e02c      	b.n	800402e <_scanf_float+0x196>
 8003fd4:	2b74      	cmp	r3, #116	@ 0x74
 8003fd6:	d073      	beq.n	80040c0 <_scanf_float+0x228>
 8003fd8:	2b79      	cmp	r3, #121	@ 0x79
 8003fda:	e7f6      	b.n	8003fca <_scanf_float+0x132>
 8003fdc:	6821      	ldr	r1, [r4, #0]
 8003fde:	05c8      	lsls	r0, r1, #23
 8003fe0:	d51b      	bpl.n	800401a <_scanf_float+0x182>
 8003fe2:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8003fe6:	6021      	str	r1, [r4, #0]
 8003fe8:	f109 0901 	add.w	r9, r9, #1
 8003fec:	f1bb 0f00 	cmp.w	fp, #0
 8003ff0:	d003      	beq.n	8003ffa <_scanf_float+0x162>
 8003ff2:	3201      	adds	r2, #1
 8003ff4:	f10b 3bff 	add.w	fp, fp, #4294967295	@ 0xffffffff
 8003ff8:	60a2      	str	r2, [r4, #8]
 8003ffa:	68a3      	ldr	r3, [r4, #8]
 8003ffc:	3b01      	subs	r3, #1
 8003ffe:	60a3      	str	r3, [r4, #8]
 8004000:	6923      	ldr	r3, [r4, #16]
 8004002:	3301      	adds	r3, #1
 8004004:	6123      	str	r3, [r4, #16]
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	3b01      	subs	r3, #1
 800400a:	2b00      	cmp	r3, #0
 800400c:	607b      	str	r3, [r7, #4]
 800400e:	f340 8087 	ble.w	8004120 <_scanf_float+0x288>
 8004012:	683b      	ldr	r3, [r7, #0]
 8004014:	3301      	adds	r3, #1
 8004016:	603b      	str	r3, [r7, #0]
 8004018:	e764      	b.n	8003ee4 <_scanf_float+0x4c>
 800401a:	eb1a 0105 	adds.w	r1, sl, r5
 800401e:	f47f af6e 	bne.w	8003efe <_scanf_float+0x66>
 8004022:	460d      	mov	r5, r1
 8004024:	468a      	mov	sl, r1
 8004026:	6822      	ldr	r2, [r4, #0]
 8004028:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800402c:	6022      	str	r2, [r4, #0]
 800402e:	f806 3b01 	strb.w	r3, [r6], #1
 8004032:	e7e2      	b.n	8003ffa <_scanf_float+0x162>
 8004034:	6822      	ldr	r2, [r4, #0]
 8004036:	0610      	lsls	r0, r2, #24
 8004038:	f57f af61 	bpl.w	8003efe <_scanf_float+0x66>
 800403c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004040:	6022      	str	r2, [r4, #0]
 8004042:	e7f4      	b.n	800402e <_scanf_float+0x196>
 8004044:	f1ba 0f00 	cmp.w	sl, #0
 8004048:	d10e      	bne.n	8004068 <_scanf_float+0x1d0>
 800404a:	f1b9 0f00 	cmp.w	r9, #0
 800404e:	d10e      	bne.n	800406e <_scanf_float+0x1d6>
 8004050:	6822      	ldr	r2, [r4, #0]
 8004052:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8004056:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800405a:	d108      	bne.n	800406e <_scanf_float+0x1d6>
 800405c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8004060:	f04f 0a01 	mov.w	sl, #1
 8004064:	6022      	str	r2, [r4, #0]
 8004066:	e7e2      	b.n	800402e <_scanf_float+0x196>
 8004068:	f1ba 0f02 	cmp.w	sl, #2
 800406c:	d055      	beq.n	800411a <_scanf_float+0x282>
 800406e:	2d01      	cmp	r5, #1
 8004070:	d002      	beq.n	8004078 <_scanf_float+0x1e0>
 8004072:	2d04      	cmp	r5, #4
 8004074:	f47f af43 	bne.w	8003efe <_scanf_float+0x66>
 8004078:	3501      	adds	r5, #1
 800407a:	b2ed      	uxtb	r5, r5
 800407c:	e7d7      	b.n	800402e <_scanf_float+0x196>
 800407e:	f1ba 0f01 	cmp.w	sl, #1
 8004082:	f47f af3c 	bne.w	8003efe <_scanf_float+0x66>
 8004086:	f04f 0a02 	mov.w	sl, #2
 800408a:	e7d0      	b.n	800402e <_scanf_float+0x196>
 800408c:	b97d      	cbnz	r5, 80040ae <_scanf_float+0x216>
 800408e:	f1b9 0f00 	cmp.w	r9, #0
 8004092:	f47f af37 	bne.w	8003f04 <_scanf_float+0x6c>
 8004096:	6822      	ldr	r2, [r4, #0]
 8004098:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800409c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80040a0:	f040 8103 	bne.w	80042aa <_scanf_float+0x412>
 80040a4:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80040a8:	2501      	movs	r5, #1
 80040aa:	6022      	str	r2, [r4, #0]
 80040ac:	e7bf      	b.n	800402e <_scanf_float+0x196>
 80040ae:	2d03      	cmp	r5, #3
 80040b0:	d0e2      	beq.n	8004078 <_scanf_float+0x1e0>
 80040b2:	2d05      	cmp	r5, #5
 80040b4:	e7de      	b.n	8004074 <_scanf_float+0x1dc>
 80040b6:	2d02      	cmp	r5, #2
 80040b8:	f47f af21 	bne.w	8003efe <_scanf_float+0x66>
 80040bc:	2503      	movs	r5, #3
 80040be:	e7b6      	b.n	800402e <_scanf_float+0x196>
 80040c0:	2d06      	cmp	r5, #6
 80040c2:	f47f af1c 	bne.w	8003efe <_scanf_float+0x66>
 80040c6:	2507      	movs	r5, #7
 80040c8:	e7b1      	b.n	800402e <_scanf_float+0x196>
 80040ca:	6822      	ldr	r2, [r4, #0]
 80040cc:	0591      	lsls	r1, r2, #22
 80040ce:	f57f af16 	bpl.w	8003efe <_scanf_float+0x66>
 80040d2:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 80040d6:	6022      	str	r2, [r4, #0]
 80040d8:	f8cd 9008 	str.w	r9, [sp, #8]
 80040dc:	e7a7      	b.n	800402e <_scanf_float+0x196>
 80040de:	6822      	ldr	r2, [r4, #0]
 80040e0:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 80040e4:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80040e8:	d006      	beq.n	80040f8 <_scanf_float+0x260>
 80040ea:	0550      	lsls	r0, r2, #21
 80040ec:	f57f af07 	bpl.w	8003efe <_scanf_float+0x66>
 80040f0:	f1b9 0f00 	cmp.w	r9, #0
 80040f4:	f000 80d9 	beq.w	80042aa <_scanf_float+0x412>
 80040f8:	0591      	lsls	r1, r2, #22
 80040fa:	bf58      	it	pl
 80040fc:	9902      	ldrpl	r1, [sp, #8]
 80040fe:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8004102:	bf58      	it	pl
 8004104:	eba9 0101 	subpl.w	r1, r9, r1
 8004108:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800410c:	f04f 0900 	mov.w	r9, #0
 8004110:	bf58      	it	pl
 8004112:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8004116:	6022      	str	r2, [r4, #0]
 8004118:	e789      	b.n	800402e <_scanf_float+0x196>
 800411a:	f04f 0a03 	mov.w	sl, #3
 800411e:	e786      	b.n	800402e <_scanf_float+0x196>
 8004120:	4639      	mov	r1, r7
 8004122:	4640      	mov	r0, r8
 8004124:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8004128:	4798      	blx	r3
 800412a:	2800      	cmp	r0, #0
 800412c:	f43f aeda 	beq.w	8003ee4 <_scanf_float+0x4c>
 8004130:	e6e5      	b.n	8003efe <_scanf_float+0x66>
 8004132:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004136:	463a      	mov	r2, r7
 8004138:	4640      	mov	r0, r8
 800413a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800413e:	4798      	blx	r3
 8004140:	6923      	ldr	r3, [r4, #16]
 8004142:	3b01      	subs	r3, #1
 8004144:	6123      	str	r3, [r4, #16]
 8004146:	e6e7      	b.n	8003f18 <_scanf_float+0x80>
 8004148:	1e6b      	subs	r3, r5, #1
 800414a:	2b06      	cmp	r3, #6
 800414c:	d824      	bhi.n	8004198 <_scanf_float+0x300>
 800414e:	2d02      	cmp	r5, #2
 8004150:	d836      	bhi.n	80041c0 <_scanf_float+0x328>
 8004152:	9b01      	ldr	r3, [sp, #4]
 8004154:	429e      	cmp	r6, r3
 8004156:	f67f aee3 	bls.w	8003f20 <_scanf_float+0x88>
 800415a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800415e:	463a      	mov	r2, r7
 8004160:	4640      	mov	r0, r8
 8004162:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004166:	4798      	blx	r3
 8004168:	6923      	ldr	r3, [r4, #16]
 800416a:	3b01      	subs	r3, #1
 800416c:	6123      	str	r3, [r4, #16]
 800416e:	e7f0      	b.n	8004152 <_scanf_float+0x2ba>
 8004170:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004174:	463a      	mov	r2, r7
 8004176:	4640      	mov	r0, r8
 8004178:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800417c:	4798      	blx	r3
 800417e:	6923      	ldr	r3, [r4, #16]
 8004180:	3b01      	subs	r3, #1
 8004182:	6123      	str	r3, [r4, #16]
 8004184:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8004188:	fa5f fa8a 	uxtb.w	sl, sl
 800418c:	f1ba 0f02 	cmp.w	sl, #2
 8004190:	d1ee      	bne.n	8004170 <_scanf_float+0x2d8>
 8004192:	3d03      	subs	r5, #3
 8004194:	b2ed      	uxtb	r5, r5
 8004196:	1b76      	subs	r6, r6, r5
 8004198:	6823      	ldr	r3, [r4, #0]
 800419a:	05da      	lsls	r2, r3, #23
 800419c:	d530      	bpl.n	8004200 <_scanf_float+0x368>
 800419e:	055b      	lsls	r3, r3, #21
 80041a0:	d511      	bpl.n	80041c6 <_scanf_float+0x32e>
 80041a2:	9b01      	ldr	r3, [sp, #4]
 80041a4:	429e      	cmp	r6, r3
 80041a6:	f67f aebb 	bls.w	8003f20 <_scanf_float+0x88>
 80041aa:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80041ae:	463a      	mov	r2, r7
 80041b0:	4640      	mov	r0, r8
 80041b2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80041b6:	4798      	blx	r3
 80041b8:	6923      	ldr	r3, [r4, #16]
 80041ba:	3b01      	subs	r3, #1
 80041bc:	6123      	str	r3, [r4, #16]
 80041be:	e7f0      	b.n	80041a2 <_scanf_float+0x30a>
 80041c0:	46aa      	mov	sl, r5
 80041c2:	46b3      	mov	fp, r6
 80041c4:	e7de      	b.n	8004184 <_scanf_float+0x2ec>
 80041c6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80041ca:	6923      	ldr	r3, [r4, #16]
 80041cc:	2965      	cmp	r1, #101	@ 0x65
 80041ce:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 80041d2:	f106 35ff 	add.w	r5, r6, #4294967295	@ 0xffffffff
 80041d6:	6123      	str	r3, [r4, #16]
 80041d8:	d00c      	beq.n	80041f4 <_scanf_float+0x35c>
 80041da:	2945      	cmp	r1, #69	@ 0x45
 80041dc:	d00a      	beq.n	80041f4 <_scanf_float+0x35c>
 80041de:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80041e2:	463a      	mov	r2, r7
 80041e4:	4640      	mov	r0, r8
 80041e6:	4798      	blx	r3
 80041e8:	6923      	ldr	r3, [r4, #16]
 80041ea:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80041ee:	3b01      	subs	r3, #1
 80041f0:	1eb5      	subs	r5, r6, #2
 80041f2:	6123      	str	r3, [r4, #16]
 80041f4:	463a      	mov	r2, r7
 80041f6:	4640      	mov	r0, r8
 80041f8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80041fc:	4798      	blx	r3
 80041fe:	462e      	mov	r6, r5
 8004200:	6822      	ldr	r2, [r4, #0]
 8004202:	f012 0210 	ands.w	r2, r2, #16
 8004206:	d001      	beq.n	800420c <_scanf_float+0x374>
 8004208:	2000      	movs	r0, #0
 800420a:	e68a      	b.n	8003f22 <_scanf_float+0x8a>
 800420c:	7032      	strb	r2, [r6, #0]
 800420e:	6823      	ldr	r3, [r4, #0]
 8004210:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004214:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004218:	d11c      	bne.n	8004254 <_scanf_float+0x3bc>
 800421a:	9b02      	ldr	r3, [sp, #8]
 800421c:	454b      	cmp	r3, r9
 800421e:	eba3 0209 	sub.w	r2, r3, r9
 8004222:	d123      	bne.n	800426c <_scanf_float+0x3d4>
 8004224:	2200      	movs	r2, #0
 8004226:	4640      	mov	r0, r8
 8004228:	9901      	ldr	r1, [sp, #4]
 800422a:	f002 fbed 	bl	8006a08 <_strtod_r>
 800422e:	9b03      	ldr	r3, [sp, #12]
 8004230:	6825      	ldr	r5, [r4, #0]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	f015 0f02 	tst.w	r5, #2
 8004238:	4606      	mov	r6, r0
 800423a:	460f      	mov	r7, r1
 800423c:	f103 0204 	add.w	r2, r3, #4
 8004240:	d01f      	beq.n	8004282 <_scanf_float+0x3ea>
 8004242:	9903      	ldr	r1, [sp, #12]
 8004244:	600a      	str	r2, [r1, #0]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	e9c3 6700 	strd	r6, r7, [r3]
 800424c:	68e3      	ldr	r3, [r4, #12]
 800424e:	3301      	adds	r3, #1
 8004250:	60e3      	str	r3, [r4, #12]
 8004252:	e7d9      	b.n	8004208 <_scanf_float+0x370>
 8004254:	9b04      	ldr	r3, [sp, #16]
 8004256:	2b00      	cmp	r3, #0
 8004258:	d0e4      	beq.n	8004224 <_scanf_float+0x38c>
 800425a:	9905      	ldr	r1, [sp, #20]
 800425c:	230a      	movs	r3, #10
 800425e:	4640      	mov	r0, r8
 8004260:	3101      	adds	r1, #1
 8004262:	f002 fc51 	bl	8006b08 <_strtol_r>
 8004266:	9b04      	ldr	r3, [sp, #16]
 8004268:	9e05      	ldr	r6, [sp, #20]
 800426a:	1ac2      	subs	r2, r0, r3
 800426c:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8004270:	429e      	cmp	r6, r3
 8004272:	bf28      	it	cs
 8004274:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8004278:	4630      	mov	r0, r6
 800427a:	490d      	ldr	r1, [pc, #52]	@ (80042b0 <_scanf_float+0x418>)
 800427c:	f000 f8de 	bl	800443c <siprintf>
 8004280:	e7d0      	b.n	8004224 <_scanf_float+0x38c>
 8004282:	076d      	lsls	r5, r5, #29
 8004284:	d4dd      	bmi.n	8004242 <_scanf_float+0x3aa>
 8004286:	9d03      	ldr	r5, [sp, #12]
 8004288:	602a      	str	r2, [r5, #0]
 800428a:	681d      	ldr	r5, [r3, #0]
 800428c:	4602      	mov	r2, r0
 800428e:	460b      	mov	r3, r1
 8004290:	f7fc fbbc 	bl	8000a0c <__aeabi_dcmpun>
 8004294:	b120      	cbz	r0, 80042a0 <_scanf_float+0x408>
 8004296:	4807      	ldr	r0, [pc, #28]	@ (80042b4 <_scanf_float+0x41c>)
 8004298:	f000 f9c2 	bl	8004620 <nanf>
 800429c:	6028      	str	r0, [r5, #0]
 800429e:	e7d5      	b.n	800424c <_scanf_float+0x3b4>
 80042a0:	4630      	mov	r0, r6
 80042a2:	4639      	mov	r1, r7
 80042a4:	f7fc fc10 	bl	8000ac8 <__aeabi_d2f>
 80042a8:	e7f8      	b.n	800429c <_scanf_float+0x404>
 80042aa:	f04f 0900 	mov.w	r9, #0
 80042ae:	e62d      	b.n	8003f0c <_scanf_float+0x74>
 80042b0:	08007d06 	.word	0x08007d06
 80042b4:	0800809d 	.word	0x0800809d

080042b8 <std>:
 80042b8:	2300      	movs	r3, #0
 80042ba:	b510      	push	{r4, lr}
 80042bc:	4604      	mov	r4, r0
 80042be:	e9c0 3300 	strd	r3, r3, [r0]
 80042c2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80042c6:	6083      	str	r3, [r0, #8]
 80042c8:	8181      	strh	r1, [r0, #12]
 80042ca:	6643      	str	r3, [r0, #100]	@ 0x64
 80042cc:	81c2      	strh	r2, [r0, #14]
 80042ce:	6183      	str	r3, [r0, #24]
 80042d0:	4619      	mov	r1, r3
 80042d2:	2208      	movs	r2, #8
 80042d4:	305c      	adds	r0, #92	@ 0x5c
 80042d6:	f000 f914 	bl	8004502 <memset>
 80042da:	4b0d      	ldr	r3, [pc, #52]	@ (8004310 <std+0x58>)
 80042dc:	6224      	str	r4, [r4, #32]
 80042de:	6263      	str	r3, [r4, #36]	@ 0x24
 80042e0:	4b0c      	ldr	r3, [pc, #48]	@ (8004314 <std+0x5c>)
 80042e2:	62a3      	str	r3, [r4, #40]	@ 0x28
 80042e4:	4b0c      	ldr	r3, [pc, #48]	@ (8004318 <std+0x60>)
 80042e6:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80042e8:	4b0c      	ldr	r3, [pc, #48]	@ (800431c <std+0x64>)
 80042ea:	6323      	str	r3, [r4, #48]	@ 0x30
 80042ec:	4b0c      	ldr	r3, [pc, #48]	@ (8004320 <std+0x68>)
 80042ee:	429c      	cmp	r4, r3
 80042f0:	d006      	beq.n	8004300 <std+0x48>
 80042f2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80042f6:	4294      	cmp	r4, r2
 80042f8:	d002      	beq.n	8004300 <std+0x48>
 80042fa:	33d0      	adds	r3, #208	@ 0xd0
 80042fc:	429c      	cmp	r4, r3
 80042fe:	d105      	bne.n	800430c <std+0x54>
 8004300:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004304:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004308:	f000 b978 	b.w	80045fc <__retarget_lock_init_recursive>
 800430c:	bd10      	pop	{r4, pc}
 800430e:	bf00      	nop
 8004310:	0800447d 	.word	0x0800447d
 8004314:	0800449f 	.word	0x0800449f
 8004318:	080044d7 	.word	0x080044d7
 800431c:	080044fb 	.word	0x080044fb
 8004320:	20000294 	.word	0x20000294

08004324 <stdio_exit_handler>:
 8004324:	4a02      	ldr	r2, [pc, #8]	@ (8004330 <stdio_exit_handler+0xc>)
 8004326:	4903      	ldr	r1, [pc, #12]	@ (8004334 <stdio_exit_handler+0x10>)
 8004328:	4803      	ldr	r0, [pc, #12]	@ (8004338 <stdio_exit_handler+0x14>)
 800432a:	f000 b869 	b.w	8004400 <_fwalk_sglue>
 800432e:	bf00      	nop
 8004330:	20000014 	.word	0x20000014
 8004334:	08006ebd 	.word	0x08006ebd
 8004338:	20000024 	.word	0x20000024

0800433c <cleanup_stdio>:
 800433c:	6841      	ldr	r1, [r0, #4]
 800433e:	4b0c      	ldr	r3, [pc, #48]	@ (8004370 <cleanup_stdio+0x34>)
 8004340:	b510      	push	{r4, lr}
 8004342:	4299      	cmp	r1, r3
 8004344:	4604      	mov	r4, r0
 8004346:	d001      	beq.n	800434c <cleanup_stdio+0x10>
 8004348:	f002 fdb8 	bl	8006ebc <_fflush_r>
 800434c:	68a1      	ldr	r1, [r4, #8]
 800434e:	4b09      	ldr	r3, [pc, #36]	@ (8004374 <cleanup_stdio+0x38>)
 8004350:	4299      	cmp	r1, r3
 8004352:	d002      	beq.n	800435a <cleanup_stdio+0x1e>
 8004354:	4620      	mov	r0, r4
 8004356:	f002 fdb1 	bl	8006ebc <_fflush_r>
 800435a:	68e1      	ldr	r1, [r4, #12]
 800435c:	4b06      	ldr	r3, [pc, #24]	@ (8004378 <cleanup_stdio+0x3c>)
 800435e:	4299      	cmp	r1, r3
 8004360:	d004      	beq.n	800436c <cleanup_stdio+0x30>
 8004362:	4620      	mov	r0, r4
 8004364:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004368:	f002 bda8 	b.w	8006ebc <_fflush_r>
 800436c:	bd10      	pop	{r4, pc}
 800436e:	bf00      	nop
 8004370:	20000294 	.word	0x20000294
 8004374:	200002fc 	.word	0x200002fc
 8004378:	20000364 	.word	0x20000364

0800437c <global_stdio_init.part.0>:
 800437c:	b510      	push	{r4, lr}
 800437e:	4b0b      	ldr	r3, [pc, #44]	@ (80043ac <global_stdio_init.part.0+0x30>)
 8004380:	4c0b      	ldr	r4, [pc, #44]	@ (80043b0 <global_stdio_init.part.0+0x34>)
 8004382:	4a0c      	ldr	r2, [pc, #48]	@ (80043b4 <global_stdio_init.part.0+0x38>)
 8004384:	4620      	mov	r0, r4
 8004386:	601a      	str	r2, [r3, #0]
 8004388:	2104      	movs	r1, #4
 800438a:	2200      	movs	r2, #0
 800438c:	f7ff ff94 	bl	80042b8 <std>
 8004390:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004394:	2201      	movs	r2, #1
 8004396:	2109      	movs	r1, #9
 8004398:	f7ff ff8e 	bl	80042b8 <std>
 800439c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80043a0:	2202      	movs	r2, #2
 80043a2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80043a6:	2112      	movs	r1, #18
 80043a8:	f7ff bf86 	b.w	80042b8 <std>
 80043ac:	200003cc 	.word	0x200003cc
 80043b0:	20000294 	.word	0x20000294
 80043b4:	08004325 	.word	0x08004325

080043b8 <__sfp_lock_acquire>:
 80043b8:	4801      	ldr	r0, [pc, #4]	@ (80043c0 <__sfp_lock_acquire+0x8>)
 80043ba:	f000 b920 	b.w	80045fe <__retarget_lock_acquire_recursive>
 80043be:	bf00      	nop
 80043c0:	200003d5 	.word	0x200003d5

080043c4 <__sfp_lock_release>:
 80043c4:	4801      	ldr	r0, [pc, #4]	@ (80043cc <__sfp_lock_release+0x8>)
 80043c6:	f000 b91b 	b.w	8004600 <__retarget_lock_release_recursive>
 80043ca:	bf00      	nop
 80043cc:	200003d5 	.word	0x200003d5

080043d0 <__sinit>:
 80043d0:	b510      	push	{r4, lr}
 80043d2:	4604      	mov	r4, r0
 80043d4:	f7ff fff0 	bl	80043b8 <__sfp_lock_acquire>
 80043d8:	6a23      	ldr	r3, [r4, #32]
 80043da:	b11b      	cbz	r3, 80043e4 <__sinit+0x14>
 80043dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80043e0:	f7ff bff0 	b.w	80043c4 <__sfp_lock_release>
 80043e4:	4b04      	ldr	r3, [pc, #16]	@ (80043f8 <__sinit+0x28>)
 80043e6:	6223      	str	r3, [r4, #32]
 80043e8:	4b04      	ldr	r3, [pc, #16]	@ (80043fc <__sinit+0x2c>)
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d1f5      	bne.n	80043dc <__sinit+0xc>
 80043f0:	f7ff ffc4 	bl	800437c <global_stdio_init.part.0>
 80043f4:	e7f2      	b.n	80043dc <__sinit+0xc>
 80043f6:	bf00      	nop
 80043f8:	0800433d 	.word	0x0800433d
 80043fc:	200003cc 	.word	0x200003cc

08004400 <_fwalk_sglue>:
 8004400:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004404:	4607      	mov	r7, r0
 8004406:	4688      	mov	r8, r1
 8004408:	4614      	mov	r4, r2
 800440a:	2600      	movs	r6, #0
 800440c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004410:	f1b9 0901 	subs.w	r9, r9, #1
 8004414:	d505      	bpl.n	8004422 <_fwalk_sglue+0x22>
 8004416:	6824      	ldr	r4, [r4, #0]
 8004418:	2c00      	cmp	r4, #0
 800441a:	d1f7      	bne.n	800440c <_fwalk_sglue+0xc>
 800441c:	4630      	mov	r0, r6
 800441e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004422:	89ab      	ldrh	r3, [r5, #12]
 8004424:	2b01      	cmp	r3, #1
 8004426:	d907      	bls.n	8004438 <_fwalk_sglue+0x38>
 8004428:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800442c:	3301      	adds	r3, #1
 800442e:	d003      	beq.n	8004438 <_fwalk_sglue+0x38>
 8004430:	4629      	mov	r1, r5
 8004432:	4638      	mov	r0, r7
 8004434:	47c0      	blx	r8
 8004436:	4306      	orrs	r6, r0
 8004438:	3568      	adds	r5, #104	@ 0x68
 800443a:	e7e9      	b.n	8004410 <_fwalk_sglue+0x10>

0800443c <siprintf>:
 800443c:	b40e      	push	{r1, r2, r3}
 800443e:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8004442:	b500      	push	{lr}
 8004444:	b09c      	sub	sp, #112	@ 0x70
 8004446:	ab1d      	add	r3, sp, #116	@ 0x74
 8004448:	9002      	str	r0, [sp, #8]
 800444a:	9006      	str	r0, [sp, #24]
 800444c:	9107      	str	r1, [sp, #28]
 800444e:	9104      	str	r1, [sp, #16]
 8004450:	4808      	ldr	r0, [pc, #32]	@ (8004474 <siprintf+0x38>)
 8004452:	4909      	ldr	r1, [pc, #36]	@ (8004478 <siprintf+0x3c>)
 8004454:	f853 2b04 	ldr.w	r2, [r3], #4
 8004458:	9105      	str	r1, [sp, #20]
 800445a:	6800      	ldr	r0, [r0, #0]
 800445c:	a902      	add	r1, sp, #8
 800445e:	9301      	str	r3, [sp, #4]
 8004460:	f002 fbb0 	bl	8006bc4 <_svfiprintf_r>
 8004464:	2200      	movs	r2, #0
 8004466:	9b02      	ldr	r3, [sp, #8]
 8004468:	701a      	strb	r2, [r3, #0]
 800446a:	b01c      	add	sp, #112	@ 0x70
 800446c:	f85d eb04 	ldr.w	lr, [sp], #4
 8004470:	b003      	add	sp, #12
 8004472:	4770      	bx	lr
 8004474:	20000020 	.word	0x20000020
 8004478:	ffff0208 	.word	0xffff0208

0800447c <__sread>:
 800447c:	b510      	push	{r4, lr}
 800447e:	460c      	mov	r4, r1
 8004480:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004484:	f000 f86c 	bl	8004560 <_read_r>
 8004488:	2800      	cmp	r0, #0
 800448a:	bfab      	itete	ge
 800448c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800448e:	89a3      	ldrhlt	r3, [r4, #12]
 8004490:	181b      	addge	r3, r3, r0
 8004492:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004496:	bfac      	ite	ge
 8004498:	6563      	strge	r3, [r4, #84]	@ 0x54
 800449a:	81a3      	strhlt	r3, [r4, #12]
 800449c:	bd10      	pop	{r4, pc}

0800449e <__swrite>:
 800449e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80044a2:	461f      	mov	r7, r3
 80044a4:	898b      	ldrh	r3, [r1, #12]
 80044a6:	4605      	mov	r5, r0
 80044a8:	05db      	lsls	r3, r3, #23
 80044aa:	460c      	mov	r4, r1
 80044ac:	4616      	mov	r6, r2
 80044ae:	d505      	bpl.n	80044bc <__swrite+0x1e>
 80044b0:	2302      	movs	r3, #2
 80044b2:	2200      	movs	r2, #0
 80044b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80044b8:	f000 f840 	bl	800453c <_lseek_r>
 80044bc:	89a3      	ldrh	r3, [r4, #12]
 80044be:	4632      	mov	r2, r6
 80044c0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80044c4:	81a3      	strh	r3, [r4, #12]
 80044c6:	4628      	mov	r0, r5
 80044c8:	463b      	mov	r3, r7
 80044ca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80044ce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80044d2:	f000 b857 	b.w	8004584 <_write_r>

080044d6 <__sseek>:
 80044d6:	b510      	push	{r4, lr}
 80044d8:	460c      	mov	r4, r1
 80044da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80044de:	f000 f82d 	bl	800453c <_lseek_r>
 80044e2:	1c43      	adds	r3, r0, #1
 80044e4:	89a3      	ldrh	r3, [r4, #12]
 80044e6:	bf15      	itete	ne
 80044e8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80044ea:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80044ee:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80044f2:	81a3      	strheq	r3, [r4, #12]
 80044f4:	bf18      	it	ne
 80044f6:	81a3      	strhne	r3, [r4, #12]
 80044f8:	bd10      	pop	{r4, pc}

080044fa <__sclose>:
 80044fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80044fe:	f000 b80d 	b.w	800451c <_close_r>

08004502 <memset>:
 8004502:	4603      	mov	r3, r0
 8004504:	4402      	add	r2, r0
 8004506:	4293      	cmp	r3, r2
 8004508:	d100      	bne.n	800450c <memset+0xa>
 800450a:	4770      	bx	lr
 800450c:	f803 1b01 	strb.w	r1, [r3], #1
 8004510:	e7f9      	b.n	8004506 <memset+0x4>
	...

08004514 <_localeconv_r>:
 8004514:	4800      	ldr	r0, [pc, #0]	@ (8004518 <_localeconv_r+0x4>)
 8004516:	4770      	bx	lr
 8004518:	20000160 	.word	0x20000160

0800451c <_close_r>:
 800451c:	b538      	push	{r3, r4, r5, lr}
 800451e:	2300      	movs	r3, #0
 8004520:	4d05      	ldr	r5, [pc, #20]	@ (8004538 <_close_r+0x1c>)
 8004522:	4604      	mov	r4, r0
 8004524:	4608      	mov	r0, r1
 8004526:	602b      	str	r3, [r5, #0]
 8004528:	f7fd f8b5 	bl	8001696 <_close>
 800452c:	1c43      	adds	r3, r0, #1
 800452e:	d102      	bne.n	8004536 <_close_r+0x1a>
 8004530:	682b      	ldr	r3, [r5, #0]
 8004532:	b103      	cbz	r3, 8004536 <_close_r+0x1a>
 8004534:	6023      	str	r3, [r4, #0]
 8004536:	bd38      	pop	{r3, r4, r5, pc}
 8004538:	200003d0 	.word	0x200003d0

0800453c <_lseek_r>:
 800453c:	b538      	push	{r3, r4, r5, lr}
 800453e:	4604      	mov	r4, r0
 8004540:	4608      	mov	r0, r1
 8004542:	4611      	mov	r1, r2
 8004544:	2200      	movs	r2, #0
 8004546:	4d05      	ldr	r5, [pc, #20]	@ (800455c <_lseek_r+0x20>)
 8004548:	602a      	str	r2, [r5, #0]
 800454a:	461a      	mov	r2, r3
 800454c:	f7fd f8c7 	bl	80016de <_lseek>
 8004550:	1c43      	adds	r3, r0, #1
 8004552:	d102      	bne.n	800455a <_lseek_r+0x1e>
 8004554:	682b      	ldr	r3, [r5, #0]
 8004556:	b103      	cbz	r3, 800455a <_lseek_r+0x1e>
 8004558:	6023      	str	r3, [r4, #0]
 800455a:	bd38      	pop	{r3, r4, r5, pc}
 800455c:	200003d0 	.word	0x200003d0

08004560 <_read_r>:
 8004560:	b538      	push	{r3, r4, r5, lr}
 8004562:	4604      	mov	r4, r0
 8004564:	4608      	mov	r0, r1
 8004566:	4611      	mov	r1, r2
 8004568:	2200      	movs	r2, #0
 800456a:	4d05      	ldr	r5, [pc, #20]	@ (8004580 <_read_r+0x20>)
 800456c:	602a      	str	r2, [r5, #0]
 800456e:	461a      	mov	r2, r3
 8004570:	f7fd f858 	bl	8001624 <_read>
 8004574:	1c43      	adds	r3, r0, #1
 8004576:	d102      	bne.n	800457e <_read_r+0x1e>
 8004578:	682b      	ldr	r3, [r5, #0]
 800457a:	b103      	cbz	r3, 800457e <_read_r+0x1e>
 800457c:	6023      	str	r3, [r4, #0]
 800457e:	bd38      	pop	{r3, r4, r5, pc}
 8004580:	200003d0 	.word	0x200003d0

08004584 <_write_r>:
 8004584:	b538      	push	{r3, r4, r5, lr}
 8004586:	4604      	mov	r4, r0
 8004588:	4608      	mov	r0, r1
 800458a:	4611      	mov	r1, r2
 800458c:	2200      	movs	r2, #0
 800458e:	4d05      	ldr	r5, [pc, #20]	@ (80045a4 <_write_r+0x20>)
 8004590:	602a      	str	r2, [r5, #0]
 8004592:	461a      	mov	r2, r3
 8004594:	f7fd f863 	bl	800165e <_write>
 8004598:	1c43      	adds	r3, r0, #1
 800459a:	d102      	bne.n	80045a2 <_write_r+0x1e>
 800459c:	682b      	ldr	r3, [r5, #0]
 800459e:	b103      	cbz	r3, 80045a2 <_write_r+0x1e>
 80045a0:	6023      	str	r3, [r4, #0]
 80045a2:	bd38      	pop	{r3, r4, r5, pc}
 80045a4:	200003d0 	.word	0x200003d0

080045a8 <__errno>:
 80045a8:	4b01      	ldr	r3, [pc, #4]	@ (80045b0 <__errno+0x8>)
 80045aa:	6818      	ldr	r0, [r3, #0]
 80045ac:	4770      	bx	lr
 80045ae:	bf00      	nop
 80045b0:	20000020 	.word	0x20000020

080045b4 <__libc_init_array>:
 80045b4:	b570      	push	{r4, r5, r6, lr}
 80045b6:	2600      	movs	r6, #0
 80045b8:	4d0c      	ldr	r5, [pc, #48]	@ (80045ec <__libc_init_array+0x38>)
 80045ba:	4c0d      	ldr	r4, [pc, #52]	@ (80045f0 <__libc_init_array+0x3c>)
 80045bc:	1b64      	subs	r4, r4, r5
 80045be:	10a4      	asrs	r4, r4, #2
 80045c0:	42a6      	cmp	r6, r4
 80045c2:	d109      	bne.n	80045d8 <__libc_init_array+0x24>
 80045c4:	f003 fb66 	bl	8007c94 <_init>
 80045c8:	2600      	movs	r6, #0
 80045ca:	4d0a      	ldr	r5, [pc, #40]	@ (80045f4 <__libc_init_array+0x40>)
 80045cc:	4c0a      	ldr	r4, [pc, #40]	@ (80045f8 <__libc_init_array+0x44>)
 80045ce:	1b64      	subs	r4, r4, r5
 80045d0:	10a4      	asrs	r4, r4, #2
 80045d2:	42a6      	cmp	r6, r4
 80045d4:	d105      	bne.n	80045e2 <__libc_init_array+0x2e>
 80045d6:	bd70      	pop	{r4, r5, r6, pc}
 80045d8:	f855 3b04 	ldr.w	r3, [r5], #4
 80045dc:	4798      	blx	r3
 80045de:	3601      	adds	r6, #1
 80045e0:	e7ee      	b.n	80045c0 <__libc_init_array+0xc>
 80045e2:	f855 3b04 	ldr.w	r3, [r5], #4
 80045e6:	4798      	blx	r3
 80045e8:	3601      	adds	r6, #1
 80045ea:	e7f2      	b.n	80045d2 <__libc_init_array+0x1e>
 80045ec:	08008108 	.word	0x08008108
 80045f0:	08008108 	.word	0x08008108
 80045f4:	08008108 	.word	0x08008108
 80045f8:	0800810c 	.word	0x0800810c

080045fc <__retarget_lock_init_recursive>:
 80045fc:	4770      	bx	lr

080045fe <__retarget_lock_acquire_recursive>:
 80045fe:	4770      	bx	lr

08004600 <__retarget_lock_release_recursive>:
 8004600:	4770      	bx	lr

08004602 <memchr>:
 8004602:	4603      	mov	r3, r0
 8004604:	b510      	push	{r4, lr}
 8004606:	b2c9      	uxtb	r1, r1
 8004608:	4402      	add	r2, r0
 800460a:	4293      	cmp	r3, r2
 800460c:	4618      	mov	r0, r3
 800460e:	d101      	bne.n	8004614 <memchr+0x12>
 8004610:	2000      	movs	r0, #0
 8004612:	e003      	b.n	800461c <memchr+0x1a>
 8004614:	7804      	ldrb	r4, [r0, #0]
 8004616:	3301      	adds	r3, #1
 8004618:	428c      	cmp	r4, r1
 800461a:	d1f6      	bne.n	800460a <memchr+0x8>
 800461c:	bd10      	pop	{r4, pc}
	...

08004620 <nanf>:
 8004620:	4800      	ldr	r0, [pc, #0]	@ (8004624 <nanf+0x4>)
 8004622:	4770      	bx	lr
 8004624:	7fc00000 	.word	0x7fc00000

08004628 <quorem>:
 8004628:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800462c:	6903      	ldr	r3, [r0, #16]
 800462e:	690c      	ldr	r4, [r1, #16]
 8004630:	4607      	mov	r7, r0
 8004632:	42a3      	cmp	r3, r4
 8004634:	db7e      	blt.n	8004734 <quorem+0x10c>
 8004636:	3c01      	subs	r4, #1
 8004638:	00a3      	lsls	r3, r4, #2
 800463a:	f100 0514 	add.w	r5, r0, #20
 800463e:	f101 0814 	add.w	r8, r1, #20
 8004642:	9300      	str	r3, [sp, #0]
 8004644:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004648:	9301      	str	r3, [sp, #4]
 800464a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800464e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004652:	3301      	adds	r3, #1
 8004654:	429a      	cmp	r2, r3
 8004656:	fbb2 f6f3 	udiv	r6, r2, r3
 800465a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800465e:	d32e      	bcc.n	80046be <quorem+0x96>
 8004660:	f04f 0a00 	mov.w	sl, #0
 8004664:	46c4      	mov	ip, r8
 8004666:	46ae      	mov	lr, r5
 8004668:	46d3      	mov	fp, sl
 800466a:	f85c 3b04 	ldr.w	r3, [ip], #4
 800466e:	b298      	uxth	r0, r3
 8004670:	fb06 a000 	mla	r0, r6, r0, sl
 8004674:	0c1b      	lsrs	r3, r3, #16
 8004676:	0c02      	lsrs	r2, r0, #16
 8004678:	fb06 2303 	mla	r3, r6, r3, r2
 800467c:	f8de 2000 	ldr.w	r2, [lr]
 8004680:	b280      	uxth	r0, r0
 8004682:	b292      	uxth	r2, r2
 8004684:	1a12      	subs	r2, r2, r0
 8004686:	445a      	add	r2, fp
 8004688:	f8de 0000 	ldr.w	r0, [lr]
 800468c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004690:	b29b      	uxth	r3, r3
 8004692:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8004696:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800469a:	b292      	uxth	r2, r2
 800469c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80046a0:	45e1      	cmp	r9, ip
 80046a2:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80046a6:	f84e 2b04 	str.w	r2, [lr], #4
 80046aa:	d2de      	bcs.n	800466a <quorem+0x42>
 80046ac:	9b00      	ldr	r3, [sp, #0]
 80046ae:	58eb      	ldr	r3, [r5, r3]
 80046b0:	b92b      	cbnz	r3, 80046be <quorem+0x96>
 80046b2:	9b01      	ldr	r3, [sp, #4]
 80046b4:	3b04      	subs	r3, #4
 80046b6:	429d      	cmp	r5, r3
 80046b8:	461a      	mov	r2, r3
 80046ba:	d32f      	bcc.n	800471c <quorem+0xf4>
 80046bc:	613c      	str	r4, [r7, #16]
 80046be:	4638      	mov	r0, r7
 80046c0:	f001 f9c2 	bl	8005a48 <__mcmp>
 80046c4:	2800      	cmp	r0, #0
 80046c6:	db25      	blt.n	8004714 <quorem+0xec>
 80046c8:	4629      	mov	r1, r5
 80046ca:	2000      	movs	r0, #0
 80046cc:	f858 2b04 	ldr.w	r2, [r8], #4
 80046d0:	f8d1 c000 	ldr.w	ip, [r1]
 80046d4:	fa1f fe82 	uxth.w	lr, r2
 80046d8:	fa1f f38c 	uxth.w	r3, ip
 80046dc:	eba3 030e 	sub.w	r3, r3, lr
 80046e0:	4403      	add	r3, r0
 80046e2:	0c12      	lsrs	r2, r2, #16
 80046e4:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80046e8:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80046ec:	b29b      	uxth	r3, r3
 80046ee:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80046f2:	45c1      	cmp	r9, r8
 80046f4:	ea4f 4022 	mov.w	r0, r2, asr #16
 80046f8:	f841 3b04 	str.w	r3, [r1], #4
 80046fc:	d2e6      	bcs.n	80046cc <quorem+0xa4>
 80046fe:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004702:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004706:	b922      	cbnz	r2, 8004712 <quorem+0xea>
 8004708:	3b04      	subs	r3, #4
 800470a:	429d      	cmp	r5, r3
 800470c:	461a      	mov	r2, r3
 800470e:	d30b      	bcc.n	8004728 <quorem+0x100>
 8004710:	613c      	str	r4, [r7, #16]
 8004712:	3601      	adds	r6, #1
 8004714:	4630      	mov	r0, r6
 8004716:	b003      	add	sp, #12
 8004718:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800471c:	6812      	ldr	r2, [r2, #0]
 800471e:	3b04      	subs	r3, #4
 8004720:	2a00      	cmp	r2, #0
 8004722:	d1cb      	bne.n	80046bc <quorem+0x94>
 8004724:	3c01      	subs	r4, #1
 8004726:	e7c6      	b.n	80046b6 <quorem+0x8e>
 8004728:	6812      	ldr	r2, [r2, #0]
 800472a:	3b04      	subs	r3, #4
 800472c:	2a00      	cmp	r2, #0
 800472e:	d1ef      	bne.n	8004710 <quorem+0xe8>
 8004730:	3c01      	subs	r4, #1
 8004732:	e7ea      	b.n	800470a <quorem+0xe2>
 8004734:	2000      	movs	r0, #0
 8004736:	e7ee      	b.n	8004716 <quorem+0xee>

08004738 <_dtoa_r>:
 8004738:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800473c:	4614      	mov	r4, r2
 800473e:	461d      	mov	r5, r3
 8004740:	69c7      	ldr	r7, [r0, #28]
 8004742:	b097      	sub	sp, #92	@ 0x5c
 8004744:	4683      	mov	fp, r0
 8004746:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800474a:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 800474c:	b97f      	cbnz	r7, 800476e <_dtoa_r+0x36>
 800474e:	2010      	movs	r0, #16
 8004750:	f000 fe02 	bl	8005358 <malloc>
 8004754:	4602      	mov	r2, r0
 8004756:	f8cb 001c 	str.w	r0, [fp, #28]
 800475a:	b920      	cbnz	r0, 8004766 <_dtoa_r+0x2e>
 800475c:	21ef      	movs	r1, #239	@ 0xef
 800475e:	4ba8      	ldr	r3, [pc, #672]	@ (8004a00 <_dtoa_r+0x2c8>)
 8004760:	48a8      	ldr	r0, [pc, #672]	@ (8004a04 <_dtoa_r+0x2cc>)
 8004762:	f002 fc23 	bl	8006fac <__assert_func>
 8004766:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800476a:	6007      	str	r7, [r0, #0]
 800476c:	60c7      	str	r7, [r0, #12]
 800476e:	f8db 301c 	ldr.w	r3, [fp, #28]
 8004772:	6819      	ldr	r1, [r3, #0]
 8004774:	b159      	cbz	r1, 800478e <_dtoa_r+0x56>
 8004776:	685a      	ldr	r2, [r3, #4]
 8004778:	2301      	movs	r3, #1
 800477a:	4093      	lsls	r3, r2
 800477c:	604a      	str	r2, [r1, #4]
 800477e:	608b      	str	r3, [r1, #8]
 8004780:	4658      	mov	r0, fp
 8004782:	f000 fedf 	bl	8005544 <_Bfree>
 8004786:	2200      	movs	r2, #0
 8004788:	f8db 301c 	ldr.w	r3, [fp, #28]
 800478c:	601a      	str	r2, [r3, #0]
 800478e:	1e2b      	subs	r3, r5, #0
 8004790:	bfaf      	iteee	ge
 8004792:	2300      	movge	r3, #0
 8004794:	2201      	movlt	r2, #1
 8004796:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800479a:	9303      	strlt	r3, [sp, #12]
 800479c:	bfa8      	it	ge
 800479e:	6033      	strge	r3, [r6, #0]
 80047a0:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80047a4:	4b98      	ldr	r3, [pc, #608]	@ (8004a08 <_dtoa_r+0x2d0>)
 80047a6:	bfb8      	it	lt
 80047a8:	6032      	strlt	r2, [r6, #0]
 80047aa:	ea33 0308 	bics.w	r3, r3, r8
 80047ae:	d112      	bne.n	80047d6 <_dtoa_r+0x9e>
 80047b0:	f242 730f 	movw	r3, #9999	@ 0x270f
 80047b4:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 80047b6:	6013      	str	r3, [r2, #0]
 80047b8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 80047bc:	4323      	orrs	r3, r4
 80047be:	f000 8550 	beq.w	8005262 <_dtoa_r+0xb2a>
 80047c2:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80047c4:	f8df a244 	ldr.w	sl, [pc, #580]	@ 8004a0c <_dtoa_r+0x2d4>
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	f000 8552 	beq.w	8005272 <_dtoa_r+0xb3a>
 80047ce:	f10a 0303 	add.w	r3, sl, #3
 80047d2:	f000 bd4c 	b.w	800526e <_dtoa_r+0xb36>
 80047d6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80047da:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80047de:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80047e2:	2200      	movs	r2, #0
 80047e4:	2300      	movs	r3, #0
 80047e6:	f7fc f8df 	bl	80009a8 <__aeabi_dcmpeq>
 80047ea:	4607      	mov	r7, r0
 80047ec:	b158      	cbz	r0, 8004806 <_dtoa_r+0xce>
 80047ee:	2301      	movs	r3, #1
 80047f0:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 80047f2:	6013      	str	r3, [r2, #0]
 80047f4:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80047f6:	b113      	cbz	r3, 80047fe <_dtoa_r+0xc6>
 80047f8:	4b85      	ldr	r3, [pc, #532]	@ (8004a10 <_dtoa_r+0x2d8>)
 80047fa:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80047fc:	6013      	str	r3, [r2, #0]
 80047fe:	f8df a214 	ldr.w	sl, [pc, #532]	@ 8004a14 <_dtoa_r+0x2dc>
 8004802:	f000 bd36 	b.w	8005272 <_dtoa_r+0xb3a>
 8004806:	ab14      	add	r3, sp, #80	@ 0x50
 8004808:	9301      	str	r3, [sp, #4]
 800480a:	ab15      	add	r3, sp, #84	@ 0x54
 800480c:	9300      	str	r3, [sp, #0]
 800480e:	4658      	mov	r0, fp
 8004810:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8004814:	f001 fa30 	bl	8005c78 <__d2b>
 8004818:	f3c8 560a 	ubfx	r6, r8, #20, #11
 800481c:	4681      	mov	r9, r0
 800481e:	2e00      	cmp	r6, #0
 8004820:	d077      	beq.n	8004912 <_dtoa_r+0x1da>
 8004822:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004826:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004828:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800482c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004830:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8004834:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8004838:	9712      	str	r7, [sp, #72]	@ 0x48
 800483a:	4619      	mov	r1, r3
 800483c:	2200      	movs	r2, #0
 800483e:	4b76      	ldr	r3, [pc, #472]	@ (8004a18 <_dtoa_r+0x2e0>)
 8004840:	f7fb fc92 	bl	8000168 <__aeabi_dsub>
 8004844:	a368      	add	r3, pc, #416	@ (adr r3, 80049e8 <_dtoa_r+0x2b0>)
 8004846:	e9d3 2300 	ldrd	r2, r3, [r3]
 800484a:	f7fb fe45 	bl	80004d8 <__aeabi_dmul>
 800484e:	a368      	add	r3, pc, #416	@ (adr r3, 80049f0 <_dtoa_r+0x2b8>)
 8004850:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004854:	f7fb fc8a 	bl	800016c <__adddf3>
 8004858:	4604      	mov	r4, r0
 800485a:	4630      	mov	r0, r6
 800485c:	460d      	mov	r5, r1
 800485e:	f7fb fdd1 	bl	8000404 <__aeabi_i2d>
 8004862:	a365      	add	r3, pc, #404	@ (adr r3, 80049f8 <_dtoa_r+0x2c0>)
 8004864:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004868:	f7fb fe36 	bl	80004d8 <__aeabi_dmul>
 800486c:	4602      	mov	r2, r0
 800486e:	460b      	mov	r3, r1
 8004870:	4620      	mov	r0, r4
 8004872:	4629      	mov	r1, r5
 8004874:	f7fb fc7a 	bl	800016c <__adddf3>
 8004878:	4604      	mov	r4, r0
 800487a:	460d      	mov	r5, r1
 800487c:	f7fc f8dc 	bl	8000a38 <__aeabi_d2iz>
 8004880:	2200      	movs	r2, #0
 8004882:	4607      	mov	r7, r0
 8004884:	2300      	movs	r3, #0
 8004886:	4620      	mov	r0, r4
 8004888:	4629      	mov	r1, r5
 800488a:	f7fc f897 	bl	80009bc <__aeabi_dcmplt>
 800488e:	b140      	cbz	r0, 80048a2 <_dtoa_r+0x16a>
 8004890:	4638      	mov	r0, r7
 8004892:	f7fb fdb7 	bl	8000404 <__aeabi_i2d>
 8004896:	4622      	mov	r2, r4
 8004898:	462b      	mov	r3, r5
 800489a:	f7fc f885 	bl	80009a8 <__aeabi_dcmpeq>
 800489e:	b900      	cbnz	r0, 80048a2 <_dtoa_r+0x16a>
 80048a0:	3f01      	subs	r7, #1
 80048a2:	2f16      	cmp	r7, #22
 80048a4:	d853      	bhi.n	800494e <_dtoa_r+0x216>
 80048a6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80048aa:	4b5c      	ldr	r3, [pc, #368]	@ (8004a1c <_dtoa_r+0x2e4>)
 80048ac:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80048b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048b4:	f7fc f882 	bl	80009bc <__aeabi_dcmplt>
 80048b8:	2800      	cmp	r0, #0
 80048ba:	d04a      	beq.n	8004952 <_dtoa_r+0x21a>
 80048bc:	2300      	movs	r3, #0
 80048be:	3f01      	subs	r7, #1
 80048c0:	930f      	str	r3, [sp, #60]	@ 0x3c
 80048c2:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80048c4:	1b9b      	subs	r3, r3, r6
 80048c6:	1e5a      	subs	r2, r3, #1
 80048c8:	bf46      	itte	mi
 80048ca:	f1c3 0801 	rsbmi	r8, r3, #1
 80048ce:	2300      	movmi	r3, #0
 80048d0:	f04f 0800 	movpl.w	r8, #0
 80048d4:	9209      	str	r2, [sp, #36]	@ 0x24
 80048d6:	bf48      	it	mi
 80048d8:	9309      	strmi	r3, [sp, #36]	@ 0x24
 80048da:	2f00      	cmp	r7, #0
 80048dc:	db3b      	blt.n	8004956 <_dtoa_r+0x21e>
 80048de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80048e0:	970e      	str	r7, [sp, #56]	@ 0x38
 80048e2:	443b      	add	r3, r7
 80048e4:	9309      	str	r3, [sp, #36]	@ 0x24
 80048e6:	2300      	movs	r3, #0
 80048e8:	930a      	str	r3, [sp, #40]	@ 0x28
 80048ea:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80048ec:	2b09      	cmp	r3, #9
 80048ee:	d866      	bhi.n	80049be <_dtoa_r+0x286>
 80048f0:	2b05      	cmp	r3, #5
 80048f2:	bfc4      	itt	gt
 80048f4:	3b04      	subgt	r3, #4
 80048f6:	9320      	strgt	r3, [sp, #128]	@ 0x80
 80048f8:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80048fa:	bfc8      	it	gt
 80048fc:	2400      	movgt	r4, #0
 80048fe:	f1a3 0302 	sub.w	r3, r3, #2
 8004902:	bfd8      	it	le
 8004904:	2401      	movle	r4, #1
 8004906:	2b03      	cmp	r3, #3
 8004908:	d864      	bhi.n	80049d4 <_dtoa_r+0x29c>
 800490a:	e8df f003 	tbb	[pc, r3]
 800490e:	382b      	.short	0x382b
 8004910:	5636      	.short	0x5636
 8004912:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8004916:	441e      	add	r6, r3
 8004918:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800491c:	2b20      	cmp	r3, #32
 800491e:	bfc1      	itttt	gt
 8004920:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8004924:	fa08 f803 	lslgt.w	r8, r8, r3
 8004928:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800492c:	fa24 f303 	lsrgt.w	r3, r4, r3
 8004930:	bfd6      	itet	le
 8004932:	f1c3 0320 	rsble	r3, r3, #32
 8004936:	ea48 0003 	orrgt.w	r0, r8, r3
 800493a:	fa04 f003 	lslle.w	r0, r4, r3
 800493e:	f7fb fd51 	bl	80003e4 <__aeabi_ui2d>
 8004942:	2201      	movs	r2, #1
 8004944:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8004948:	3e01      	subs	r6, #1
 800494a:	9212      	str	r2, [sp, #72]	@ 0x48
 800494c:	e775      	b.n	800483a <_dtoa_r+0x102>
 800494e:	2301      	movs	r3, #1
 8004950:	e7b6      	b.n	80048c0 <_dtoa_r+0x188>
 8004952:	900f      	str	r0, [sp, #60]	@ 0x3c
 8004954:	e7b5      	b.n	80048c2 <_dtoa_r+0x18a>
 8004956:	427b      	negs	r3, r7
 8004958:	930a      	str	r3, [sp, #40]	@ 0x28
 800495a:	2300      	movs	r3, #0
 800495c:	eba8 0807 	sub.w	r8, r8, r7
 8004960:	930e      	str	r3, [sp, #56]	@ 0x38
 8004962:	e7c2      	b.n	80048ea <_dtoa_r+0x1b2>
 8004964:	2300      	movs	r3, #0
 8004966:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004968:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800496a:	2b00      	cmp	r3, #0
 800496c:	dc35      	bgt.n	80049da <_dtoa_r+0x2a2>
 800496e:	2301      	movs	r3, #1
 8004970:	461a      	mov	r2, r3
 8004972:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8004976:	9221      	str	r2, [sp, #132]	@ 0x84
 8004978:	e00b      	b.n	8004992 <_dtoa_r+0x25a>
 800497a:	2301      	movs	r3, #1
 800497c:	e7f3      	b.n	8004966 <_dtoa_r+0x22e>
 800497e:	2300      	movs	r3, #0
 8004980:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004982:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004984:	18fb      	adds	r3, r7, r3
 8004986:	9308      	str	r3, [sp, #32]
 8004988:	3301      	adds	r3, #1
 800498a:	2b01      	cmp	r3, #1
 800498c:	9307      	str	r3, [sp, #28]
 800498e:	bfb8      	it	lt
 8004990:	2301      	movlt	r3, #1
 8004992:	2100      	movs	r1, #0
 8004994:	2204      	movs	r2, #4
 8004996:	f8db 001c 	ldr.w	r0, [fp, #28]
 800499a:	f102 0514 	add.w	r5, r2, #20
 800499e:	429d      	cmp	r5, r3
 80049a0:	d91f      	bls.n	80049e2 <_dtoa_r+0x2aa>
 80049a2:	6041      	str	r1, [r0, #4]
 80049a4:	4658      	mov	r0, fp
 80049a6:	f000 fd8d 	bl	80054c4 <_Balloc>
 80049aa:	4682      	mov	sl, r0
 80049ac:	2800      	cmp	r0, #0
 80049ae:	d139      	bne.n	8004a24 <_dtoa_r+0x2ec>
 80049b0:	4602      	mov	r2, r0
 80049b2:	f240 11af 	movw	r1, #431	@ 0x1af
 80049b6:	4b1a      	ldr	r3, [pc, #104]	@ (8004a20 <_dtoa_r+0x2e8>)
 80049b8:	e6d2      	b.n	8004760 <_dtoa_r+0x28>
 80049ba:	2301      	movs	r3, #1
 80049bc:	e7e0      	b.n	8004980 <_dtoa_r+0x248>
 80049be:	2401      	movs	r4, #1
 80049c0:	2300      	movs	r3, #0
 80049c2:	940b      	str	r4, [sp, #44]	@ 0x2c
 80049c4:	9320      	str	r3, [sp, #128]	@ 0x80
 80049c6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80049ca:	2200      	movs	r2, #0
 80049cc:	e9cd 3307 	strd	r3, r3, [sp, #28]
 80049d0:	2312      	movs	r3, #18
 80049d2:	e7d0      	b.n	8004976 <_dtoa_r+0x23e>
 80049d4:	2301      	movs	r3, #1
 80049d6:	930b      	str	r3, [sp, #44]	@ 0x2c
 80049d8:	e7f5      	b.n	80049c6 <_dtoa_r+0x28e>
 80049da:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80049dc:	e9cd 3307 	strd	r3, r3, [sp, #28]
 80049e0:	e7d7      	b.n	8004992 <_dtoa_r+0x25a>
 80049e2:	3101      	adds	r1, #1
 80049e4:	0052      	lsls	r2, r2, #1
 80049e6:	e7d8      	b.n	800499a <_dtoa_r+0x262>
 80049e8:	636f4361 	.word	0x636f4361
 80049ec:	3fd287a7 	.word	0x3fd287a7
 80049f0:	8b60c8b3 	.word	0x8b60c8b3
 80049f4:	3fc68a28 	.word	0x3fc68a28
 80049f8:	509f79fb 	.word	0x509f79fb
 80049fc:	3fd34413 	.word	0x3fd34413
 8004a00:	08007d18 	.word	0x08007d18
 8004a04:	08007d2f 	.word	0x08007d2f
 8004a08:	7ff00000 	.word	0x7ff00000
 8004a0c:	08007d14 	.word	0x08007d14
 8004a10:	08007ce3 	.word	0x08007ce3
 8004a14:	08007ce2 	.word	0x08007ce2
 8004a18:	3ff80000 	.word	0x3ff80000
 8004a1c:	08007e28 	.word	0x08007e28
 8004a20:	08007d87 	.word	0x08007d87
 8004a24:	f8db 301c 	ldr.w	r3, [fp, #28]
 8004a28:	6018      	str	r0, [r3, #0]
 8004a2a:	9b07      	ldr	r3, [sp, #28]
 8004a2c:	2b0e      	cmp	r3, #14
 8004a2e:	f200 80a4 	bhi.w	8004b7a <_dtoa_r+0x442>
 8004a32:	2c00      	cmp	r4, #0
 8004a34:	f000 80a1 	beq.w	8004b7a <_dtoa_r+0x442>
 8004a38:	2f00      	cmp	r7, #0
 8004a3a:	dd33      	ble.n	8004aa4 <_dtoa_r+0x36c>
 8004a3c:	4b86      	ldr	r3, [pc, #536]	@ (8004c58 <_dtoa_r+0x520>)
 8004a3e:	f007 020f 	and.w	r2, r7, #15
 8004a42:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004a46:	05f8      	lsls	r0, r7, #23
 8004a48:	e9d3 3400 	ldrd	r3, r4, [r3]
 8004a4c:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8004a50:	ea4f 1427 	mov.w	r4, r7, asr #4
 8004a54:	d516      	bpl.n	8004a84 <_dtoa_r+0x34c>
 8004a56:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004a5a:	4b80      	ldr	r3, [pc, #512]	@ (8004c5c <_dtoa_r+0x524>)
 8004a5c:	2603      	movs	r6, #3
 8004a5e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004a62:	f7fb fe63 	bl	800072c <__aeabi_ddiv>
 8004a66:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004a6a:	f004 040f 	and.w	r4, r4, #15
 8004a6e:	4d7b      	ldr	r5, [pc, #492]	@ (8004c5c <_dtoa_r+0x524>)
 8004a70:	b954      	cbnz	r4, 8004a88 <_dtoa_r+0x350>
 8004a72:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004a76:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004a7a:	f7fb fe57 	bl	800072c <__aeabi_ddiv>
 8004a7e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004a82:	e028      	b.n	8004ad6 <_dtoa_r+0x39e>
 8004a84:	2602      	movs	r6, #2
 8004a86:	e7f2      	b.n	8004a6e <_dtoa_r+0x336>
 8004a88:	07e1      	lsls	r1, r4, #31
 8004a8a:	d508      	bpl.n	8004a9e <_dtoa_r+0x366>
 8004a8c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004a90:	e9d5 2300 	ldrd	r2, r3, [r5]
 8004a94:	f7fb fd20 	bl	80004d8 <__aeabi_dmul>
 8004a98:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004a9c:	3601      	adds	r6, #1
 8004a9e:	1064      	asrs	r4, r4, #1
 8004aa0:	3508      	adds	r5, #8
 8004aa2:	e7e5      	b.n	8004a70 <_dtoa_r+0x338>
 8004aa4:	f000 80d2 	beq.w	8004c4c <_dtoa_r+0x514>
 8004aa8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004aac:	427c      	negs	r4, r7
 8004aae:	4b6a      	ldr	r3, [pc, #424]	@ (8004c58 <_dtoa_r+0x520>)
 8004ab0:	f004 020f 	and.w	r2, r4, #15
 8004ab4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004ab8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004abc:	f7fb fd0c 	bl	80004d8 <__aeabi_dmul>
 8004ac0:	2602      	movs	r6, #2
 8004ac2:	2300      	movs	r3, #0
 8004ac4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004ac8:	4d64      	ldr	r5, [pc, #400]	@ (8004c5c <_dtoa_r+0x524>)
 8004aca:	1124      	asrs	r4, r4, #4
 8004acc:	2c00      	cmp	r4, #0
 8004ace:	f040 80b2 	bne.w	8004c36 <_dtoa_r+0x4fe>
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d1d3      	bne.n	8004a7e <_dtoa_r+0x346>
 8004ad6:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8004ada:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	f000 80b7 	beq.w	8004c50 <_dtoa_r+0x518>
 8004ae2:	2200      	movs	r2, #0
 8004ae4:	4620      	mov	r0, r4
 8004ae6:	4629      	mov	r1, r5
 8004ae8:	4b5d      	ldr	r3, [pc, #372]	@ (8004c60 <_dtoa_r+0x528>)
 8004aea:	f7fb ff67 	bl	80009bc <__aeabi_dcmplt>
 8004aee:	2800      	cmp	r0, #0
 8004af0:	f000 80ae 	beq.w	8004c50 <_dtoa_r+0x518>
 8004af4:	9b07      	ldr	r3, [sp, #28]
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	f000 80aa 	beq.w	8004c50 <_dtoa_r+0x518>
 8004afc:	9b08      	ldr	r3, [sp, #32]
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	dd37      	ble.n	8004b72 <_dtoa_r+0x43a>
 8004b02:	1e7b      	subs	r3, r7, #1
 8004b04:	4620      	mov	r0, r4
 8004b06:	9304      	str	r3, [sp, #16]
 8004b08:	2200      	movs	r2, #0
 8004b0a:	4629      	mov	r1, r5
 8004b0c:	4b55      	ldr	r3, [pc, #340]	@ (8004c64 <_dtoa_r+0x52c>)
 8004b0e:	f7fb fce3 	bl	80004d8 <__aeabi_dmul>
 8004b12:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004b16:	9c08      	ldr	r4, [sp, #32]
 8004b18:	3601      	adds	r6, #1
 8004b1a:	4630      	mov	r0, r6
 8004b1c:	f7fb fc72 	bl	8000404 <__aeabi_i2d>
 8004b20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004b24:	f7fb fcd8 	bl	80004d8 <__aeabi_dmul>
 8004b28:	2200      	movs	r2, #0
 8004b2a:	4b4f      	ldr	r3, [pc, #316]	@ (8004c68 <_dtoa_r+0x530>)
 8004b2c:	f7fb fb1e 	bl	800016c <__adddf3>
 8004b30:	4605      	mov	r5, r0
 8004b32:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8004b36:	2c00      	cmp	r4, #0
 8004b38:	f040 809a 	bne.w	8004c70 <_dtoa_r+0x538>
 8004b3c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004b40:	2200      	movs	r2, #0
 8004b42:	4b4a      	ldr	r3, [pc, #296]	@ (8004c6c <_dtoa_r+0x534>)
 8004b44:	f7fb fb10 	bl	8000168 <__aeabi_dsub>
 8004b48:	4602      	mov	r2, r0
 8004b4a:	460b      	mov	r3, r1
 8004b4c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004b50:	462a      	mov	r2, r5
 8004b52:	4633      	mov	r3, r6
 8004b54:	f7fb ff50 	bl	80009f8 <__aeabi_dcmpgt>
 8004b58:	2800      	cmp	r0, #0
 8004b5a:	f040 828e 	bne.w	800507a <_dtoa_r+0x942>
 8004b5e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004b62:	462a      	mov	r2, r5
 8004b64:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8004b68:	f7fb ff28 	bl	80009bc <__aeabi_dcmplt>
 8004b6c:	2800      	cmp	r0, #0
 8004b6e:	f040 8127 	bne.w	8004dc0 <_dtoa_r+0x688>
 8004b72:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8004b76:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8004b7a:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	f2c0 8163 	blt.w	8004e48 <_dtoa_r+0x710>
 8004b82:	2f0e      	cmp	r7, #14
 8004b84:	f300 8160 	bgt.w	8004e48 <_dtoa_r+0x710>
 8004b88:	4b33      	ldr	r3, [pc, #204]	@ (8004c58 <_dtoa_r+0x520>)
 8004b8a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8004b8e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8004b92:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8004b96:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	da03      	bge.n	8004ba4 <_dtoa_r+0x46c>
 8004b9c:	9b07      	ldr	r3, [sp, #28]
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	f340 8100 	ble.w	8004da4 <_dtoa_r+0x66c>
 8004ba4:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8004ba8:	4656      	mov	r6, sl
 8004baa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004bae:	4620      	mov	r0, r4
 8004bb0:	4629      	mov	r1, r5
 8004bb2:	f7fb fdbb 	bl	800072c <__aeabi_ddiv>
 8004bb6:	f7fb ff3f 	bl	8000a38 <__aeabi_d2iz>
 8004bba:	4680      	mov	r8, r0
 8004bbc:	f7fb fc22 	bl	8000404 <__aeabi_i2d>
 8004bc0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004bc4:	f7fb fc88 	bl	80004d8 <__aeabi_dmul>
 8004bc8:	4602      	mov	r2, r0
 8004bca:	460b      	mov	r3, r1
 8004bcc:	4620      	mov	r0, r4
 8004bce:	4629      	mov	r1, r5
 8004bd0:	f7fb faca 	bl	8000168 <__aeabi_dsub>
 8004bd4:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8004bd8:	9d07      	ldr	r5, [sp, #28]
 8004bda:	f806 4b01 	strb.w	r4, [r6], #1
 8004bde:	eba6 040a 	sub.w	r4, r6, sl
 8004be2:	42a5      	cmp	r5, r4
 8004be4:	4602      	mov	r2, r0
 8004be6:	460b      	mov	r3, r1
 8004be8:	f040 8116 	bne.w	8004e18 <_dtoa_r+0x6e0>
 8004bec:	f7fb fabe 	bl	800016c <__adddf3>
 8004bf0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004bf4:	4604      	mov	r4, r0
 8004bf6:	460d      	mov	r5, r1
 8004bf8:	f7fb fefe 	bl	80009f8 <__aeabi_dcmpgt>
 8004bfc:	2800      	cmp	r0, #0
 8004bfe:	f040 80f8 	bne.w	8004df2 <_dtoa_r+0x6ba>
 8004c02:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004c06:	4620      	mov	r0, r4
 8004c08:	4629      	mov	r1, r5
 8004c0a:	f7fb fecd 	bl	80009a8 <__aeabi_dcmpeq>
 8004c0e:	b118      	cbz	r0, 8004c18 <_dtoa_r+0x4e0>
 8004c10:	f018 0f01 	tst.w	r8, #1
 8004c14:	f040 80ed 	bne.w	8004df2 <_dtoa_r+0x6ba>
 8004c18:	4649      	mov	r1, r9
 8004c1a:	4658      	mov	r0, fp
 8004c1c:	f000 fc92 	bl	8005544 <_Bfree>
 8004c20:	2300      	movs	r3, #0
 8004c22:	7033      	strb	r3, [r6, #0]
 8004c24:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8004c26:	3701      	adds	r7, #1
 8004c28:	601f      	str	r7, [r3, #0]
 8004c2a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	f000 8320 	beq.w	8005272 <_dtoa_r+0xb3a>
 8004c32:	601e      	str	r6, [r3, #0]
 8004c34:	e31d      	b.n	8005272 <_dtoa_r+0xb3a>
 8004c36:	07e2      	lsls	r2, r4, #31
 8004c38:	d505      	bpl.n	8004c46 <_dtoa_r+0x50e>
 8004c3a:	e9d5 2300 	ldrd	r2, r3, [r5]
 8004c3e:	f7fb fc4b 	bl	80004d8 <__aeabi_dmul>
 8004c42:	2301      	movs	r3, #1
 8004c44:	3601      	adds	r6, #1
 8004c46:	1064      	asrs	r4, r4, #1
 8004c48:	3508      	adds	r5, #8
 8004c4a:	e73f      	b.n	8004acc <_dtoa_r+0x394>
 8004c4c:	2602      	movs	r6, #2
 8004c4e:	e742      	b.n	8004ad6 <_dtoa_r+0x39e>
 8004c50:	9c07      	ldr	r4, [sp, #28]
 8004c52:	9704      	str	r7, [sp, #16]
 8004c54:	e761      	b.n	8004b1a <_dtoa_r+0x3e2>
 8004c56:	bf00      	nop
 8004c58:	08007e28 	.word	0x08007e28
 8004c5c:	08007e00 	.word	0x08007e00
 8004c60:	3ff00000 	.word	0x3ff00000
 8004c64:	40240000 	.word	0x40240000
 8004c68:	401c0000 	.word	0x401c0000
 8004c6c:	40140000 	.word	0x40140000
 8004c70:	4b70      	ldr	r3, [pc, #448]	@ (8004e34 <_dtoa_r+0x6fc>)
 8004c72:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8004c74:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8004c78:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8004c7c:	4454      	add	r4, sl
 8004c7e:	2900      	cmp	r1, #0
 8004c80:	d045      	beq.n	8004d0e <_dtoa_r+0x5d6>
 8004c82:	2000      	movs	r0, #0
 8004c84:	496c      	ldr	r1, [pc, #432]	@ (8004e38 <_dtoa_r+0x700>)
 8004c86:	f7fb fd51 	bl	800072c <__aeabi_ddiv>
 8004c8a:	4633      	mov	r3, r6
 8004c8c:	462a      	mov	r2, r5
 8004c8e:	f7fb fa6b 	bl	8000168 <__aeabi_dsub>
 8004c92:	4656      	mov	r6, sl
 8004c94:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8004c98:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004c9c:	f7fb fecc 	bl	8000a38 <__aeabi_d2iz>
 8004ca0:	4605      	mov	r5, r0
 8004ca2:	f7fb fbaf 	bl	8000404 <__aeabi_i2d>
 8004ca6:	4602      	mov	r2, r0
 8004ca8:	460b      	mov	r3, r1
 8004caa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004cae:	f7fb fa5b 	bl	8000168 <__aeabi_dsub>
 8004cb2:	4602      	mov	r2, r0
 8004cb4:	460b      	mov	r3, r1
 8004cb6:	3530      	adds	r5, #48	@ 0x30
 8004cb8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004cbc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8004cc0:	f806 5b01 	strb.w	r5, [r6], #1
 8004cc4:	f7fb fe7a 	bl	80009bc <__aeabi_dcmplt>
 8004cc8:	2800      	cmp	r0, #0
 8004cca:	d163      	bne.n	8004d94 <_dtoa_r+0x65c>
 8004ccc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004cd0:	2000      	movs	r0, #0
 8004cd2:	495a      	ldr	r1, [pc, #360]	@ (8004e3c <_dtoa_r+0x704>)
 8004cd4:	f7fb fa48 	bl	8000168 <__aeabi_dsub>
 8004cd8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8004cdc:	f7fb fe6e 	bl	80009bc <__aeabi_dcmplt>
 8004ce0:	2800      	cmp	r0, #0
 8004ce2:	f040 8087 	bne.w	8004df4 <_dtoa_r+0x6bc>
 8004ce6:	42a6      	cmp	r6, r4
 8004ce8:	f43f af43 	beq.w	8004b72 <_dtoa_r+0x43a>
 8004cec:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8004cf0:	2200      	movs	r2, #0
 8004cf2:	4b53      	ldr	r3, [pc, #332]	@ (8004e40 <_dtoa_r+0x708>)
 8004cf4:	f7fb fbf0 	bl	80004d8 <__aeabi_dmul>
 8004cf8:	2200      	movs	r2, #0
 8004cfa:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8004cfe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004d02:	4b4f      	ldr	r3, [pc, #316]	@ (8004e40 <_dtoa_r+0x708>)
 8004d04:	f7fb fbe8 	bl	80004d8 <__aeabi_dmul>
 8004d08:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004d0c:	e7c4      	b.n	8004c98 <_dtoa_r+0x560>
 8004d0e:	4631      	mov	r1, r6
 8004d10:	4628      	mov	r0, r5
 8004d12:	f7fb fbe1 	bl	80004d8 <__aeabi_dmul>
 8004d16:	4656      	mov	r6, sl
 8004d18:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8004d1c:	9413      	str	r4, [sp, #76]	@ 0x4c
 8004d1e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004d22:	f7fb fe89 	bl	8000a38 <__aeabi_d2iz>
 8004d26:	4605      	mov	r5, r0
 8004d28:	f7fb fb6c 	bl	8000404 <__aeabi_i2d>
 8004d2c:	4602      	mov	r2, r0
 8004d2e:	460b      	mov	r3, r1
 8004d30:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004d34:	f7fb fa18 	bl	8000168 <__aeabi_dsub>
 8004d38:	4602      	mov	r2, r0
 8004d3a:	460b      	mov	r3, r1
 8004d3c:	3530      	adds	r5, #48	@ 0x30
 8004d3e:	f806 5b01 	strb.w	r5, [r6], #1
 8004d42:	42a6      	cmp	r6, r4
 8004d44:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004d48:	f04f 0200 	mov.w	r2, #0
 8004d4c:	d124      	bne.n	8004d98 <_dtoa_r+0x660>
 8004d4e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8004d52:	4b39      	ldr	r3, [pc, #228]	@ (8004e38 <_dtoa_r+0x700>)
 8004d54:	f7fb fa0a 	bl	800016c <__adddf3>
 8004d58:	4602      	mov	r2, r0
 8004d5a:	460b      	mov	r3, r1
 8004d5c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004d60:	f7fb fe4a 	bl	80009f8 <__aeabi_dcmpgt>
 8004d64:	2800      	cmp	r0, #0
 8004d66:	d145      	bne.n	8004df4 <_dtoa_r+0x6bc>
 8004d68:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8004d6c:	2000      	movs	r0, #0
 8004d6e:	4932      	ldr	r1, [pc, #200]	@ (8004e38 <_dtoa_r+0x700>)
 8004d70:	f7fb f9fa 	bl	8000168 <__aeabi_dsub>
 8004d74:	4602      	mov	r2, r0
 8004d76:	460b      	mov	r3, r1
 8004d78:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004d7c:	f7fb fe1e 	bl	80009bc <__aeabi_dcmplt>
 8004d80:	2800      	cmp	r0, #0
 8004d82:	f43f aef6 	beq.w	8004b72 <_dtoa_r+0x43a>
 8004d86:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8004d88:	1e73      	subs	r3, r6, #1
 8004d8a:	9313      	str	r3, [sp, #76]	@ 0x4c
 8004d8c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8004d90:	2b30      	cmp	r3, #48	@ 0x30
 8004d92:	d0f8      	beq.n	8004d86 <_dtoa_r+0x64e>
 8004d94:	9f04      	ldr	r7, [sp, #16]
 8004d96:	e73f      	b.n	8004c18 <_dtoa_r+0x4e0>
 8004d98:	4b29      	ldr	r3, [pc, #164]	@ (8004e40 <_dtoa_r+0x708>)
 8004d9a:	f7fb fb9d 	bl	80004d8 <__aeabi_dmul>
 8004d9e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004da2:	e7bc      	b.n	8004d1e <_dtoa_r+0x5e6>
 8004da4:	d10c      	bne.n	8004dc0 <_dtoa_r+0x688>
 8004da6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004daa:	2200      	movs	r2, #0
 8004dac:	4b25      	ldr	r3, [pc, #148]	@ (8004e44 <_dtoa_r+0x70c>)
 8004dae:	f7fb fb93 	bl	80004d8 <__aeabi_dmul>
 8004db2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004db6:	f7fb fe15 	bl	80009e4 <__aeabi_dcmpge>
 8004dba:	2800      	cmp	r0, #0
 8004dbc:	f000 815b 	beq.w	8005076 <_dtoa_r+0x93e>
 8004dc0:	2400      	movs	r4, #0
 8004dc2:	4625      	mov	r5, r4
 8004dc4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004dc6:	4656      	mov	r6, sl
 8004dc8:	43db      	mvns	r3, r3
 8004dca:	9304      	str	r3, [sp, #16]
 8004dcc:	2700      	movs	r7, #0
 8004dce:	4621      	mov	r1, r4
 8004dd0:	4658      	mov	r0, fp
 8004dd2:	f000 fbb7 	bl	8005544 <_Bfree>
 8004dd6:	2d00      	cmp	r5, #0
 8004dd8:	d0dc      	beq.n	8004d94 <_dtoa_r+0x65c>
 8004dda:	b12f      	cbz	r7, 8004de8 <_dtoa_r+0x6b0>
 8004ddc:	42af      	cmp	r7, r5
 8004dde:	d003      	beq.n	8004de8 <_dtoa_r+0x6b0>
 8004de0:	4639      	mov	r1, r7
 8004de2:	4658      	mov	r0, fp
 8004de4:	f000 fbae 	bl	8005544 <_Bfree>
 8004de8:	4629      	mov	r1, r5
 8004dea:	4658      	mov	r0, fp
 8004dec:	f000 fbaa 	bl	8005544 <_Bfree>
 8004df0:	e7d0      	b.n	8004d94 <_dtoa_r+0x65c>
 8004df2:	9704      	str	r7, [sp, #16]
 8004df4:	4633      	mov	r3, r6
 8004df6:	461e      	mov	r6, r3
 8004df8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004dfc:	2a39      	cmp	r2, #57	@ 0x39
 8004dfe:	d107      	bne.n	8004e10 <_dtoa_r+0x6d8>
 8004e00:	459a      	cmp	sl, r3
 8004e02:	d1f8      	bne.n	8004df6 <_dtoa_r+0x6be>
 8004e04:	9a04      	ldr	r2, [sp, #16]
 8004e06:	3201      	adds	r2, #1
 8004e08:	9204      	str	r2, [sp, #16]
 8004e0a:	2230      	movs	r2, #48	@ 0x30
 8004e0c:	f88a 2000 	strb.w	r2, [sl]
 8004e10:	781a      	ldrb	r2, [r3, #0]
 8004e12:	3201      	adds	r2, #1
 8004e14:	701a      	strb	r2, [r3, #0]
 8004e16:	e7bd      	b.n	8004d94 <_dtoa_r+0x65c>
 8004e18:	2200      	movs	r2, #0
 8004e1a:	4b09      	ldr	r3, [pc, #36]	@ (8004e40 <_dtoa_r+0x708>)
 8004e1c:	f7fb fb5c 	bl	80004d8 <__aeabi_dmul>
 8004e20:	2200      	movs	r2, #0
 8004e22:	2300      	movs	r3, #0
 8004e24:	4604      	mov	r4, r0
 8004e26:	460d      	mov	r5, r1
 8004e28:	f7fb fdbe 	bl	80009a8 <__aeabi_dcmpeq>
 8004e2c:	2800      	cmp	r0, #0
 8004e2e:	f43f aebc 	beq.w	8004baa <_dtoa_r+0x472>
 8004e32:	e6f1      	b.n	8004c18 <_dtoa_r+0x4e0>
 8004e34:	08007e28 	.word	0x08007e28
 8004e38:	3fe00000 	.word	0x3fe00000
 8004e3c:	3ff00000 	.word	0x3ff00000
 8004e40:	40240000 	.word	0x40240000
 8004e44:	40140000 	.word	0x40140000
 8004e48:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8004e4a:	2a00      	cmp	r2, #0
 8004e4c:	f000 80db 	beq.w	8005006 <_dtoa_r+0x8ce>
 8004e50:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8004e52:	2a01      	cmp	r2, #1
 8004e54:	f300 80bf 	bgt.w	8004fd6 <_dtoa_r+0x89e>
 8004e58:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8004e5a:	2a00      	cmp	r2, #0
 8004e5c:	f000 80b7 	beq.w	8004fce <_dtoa_r+0x896>
 8004e60:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8004e64:	4646      	mov	r6, r8
 8004e66:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8004e68:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004e6a:	2101      	movs	r1, #1
 8004e6c:	441a      	add	r2, r3
 8004e6e:	4658      	mov	r0, fp
 8004e70:	4498      	add	r8, r3
 8004e72:	9209      	str	r2, [sp, #36]	@ 0x24
 8004e74:	f000 fc64 	bl	8005740 <__i2b>
 8004e78:	4605      	mov	r5, r0
 8004e7a:	b15e      	cbz	r6, 8004e94 <_dtoa_r+0x75c>
 8004e7c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	dd08      	ble.n	8004e94 <_dtoa_r+0x75c>
 8004e82:	42b3      	cmp	r3, r6
 8004e84:	bfa8      	it	ge
 8004e86:	4633      	movge	r3, r6
 8004e88:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004e8a:	eba8 0803 	sub.w	r8, r8, r3
 8004e8e:	1af6      	subs	r6, r6, r3
 8004e90:	1ad3      	subs	r3, r2, r3
 8004e92:	9309      	str	r3, [sp, #36]	@ 0x24
 8004e94:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004e96:	b1f3      	cbz	r3, 8004ed6 <_dtoa_r+0x79e>
 8004e98:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	f000 80b7 	beq.w	800500e <_dtoa_r+0x8d6>
 8004ea0:	b18c      	cbz	r4, 8004ec6 <_dtoa_r+0x78e>
 8004ea2:	4629      	mov	r1, r5
 8004ea4:	4622      	mov	r2, r4
 8004ea6:	4658      	mov	r0, fp
 8004ea8:	f000 fd08 	bl	80058bc <__pow5mult>
 8004eac:	464a      	mov	r2, r9
 8004eae:	4601      	mov	r1, r0
 8004eb0:	4605      	mov	r5, r0
 8004eb2:	4658      	mov	r0, fp
 8004eb4:	f000 fc5a 	bl	800576c <__multiply>
 8004eb8:	4649      	mov	r1, r9
 8004eba:	9004      	str	r0, [sp, #16]
 8004ebc:	4658      	mov	r0, fp
 8004ebe:	f000 fb41 	bl	8005544 <_Bfree>
 8004ec2:	9b04      	ldr	r3, [sp, #16]
 8004ec4:	4699      	mov	r9, r3
 8004ec6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004ec8:	1b1a      	subs	r2, r3, r4
 8004eca:	d004      	beq.n	8004ed6 <_dtoa_r+0x79e>
 8004ecc:	4649      	mov	r1, r9
 8004ece:	4658      	mov	r0, fp
 8004ed0:	f000 fcf4 	bl	80058bc <__pow5mult>
 8004ed4:	4681      	mov	r9, r0
 8004ed6:	2101      	movs	r1, #1
 8004ed8:	4658      	mov	r0, fp
 8004eda:	f000 fc31 	bl	8005740 <__i2b>
 8004ede:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004ee0:	4604      	mov	r4, r0
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	f000 81c9 	beq.w	800527a <_dtoa_r+0xb42>
 8004ee8:	461a      	mov	r2, r3
 8004eea:	4601      	mov	r1, r0
 8004eec:	4658      	mov	r0, fp
 8004eee:	f000 fce5 	bl	80058bc <__pow5mult>
 8004ef2:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8004ef4:	4604      	mov	r4, r0
 8004ef6:	2b01      	cmp	r3, #1
 8004ef8:	f300 808f 	bgt.w	800501a <_dtoa_r+0x8e2>
 8004efc:	9b02      	ldr	r3, [sp, #8]
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	f040 8087 	bne.w	8005012 <_dtoa_r+0x8da>
 8004f04:	9b03      	ldr	r3, [sp, #12]
 8004f06:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	f040 8083 	bne.w	8005016 <_dtoa_r+0x8de>
 8004f10:	9b03      	ldr	r3, [sp, #12]
 8004f12:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004f16:	0d1b      	lsrs	r3, r3, #20
 8004f18:	051b      	lsls	r3, r3, #20
 8004f1a:	b12b      	cbz	r3, 8004f28 <_dtoa_r+0x7f0>
 8004f1c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004f1e:	f108 0801 	add.w	r8, r8, #1
 8004f22:	3301      	adds	r3, #1
 8004f24:	9309      	str	r3, [sp, #36]	@ 0x24
 8004f26:	2301      	movs	r3, #1
 8004f28:	930a      	str	r3, [sp, #40]	@ 0x28
 8004f2a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	f000 81aa 	beq.w	8005286 <_dtoa_r+0xb4e>
 8004f32:	6923      	ldr	r3, [r4, #16]
 8004f34:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8004f38:	6918      	ldr	r0, [r3, #16]
 8004f3a:	f000 fbb5 	bl	80056a8 <__hi0bits>
 8004f3e:	f1c0 0020 	rsb	r0, r0, #32
 8004f42:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004f44:	4418      	add	r0, r3
 8004f46:	f010 001f 	ands.w	r0, r0, #31
 8004f4a:	d071      	beq.n	8005030 <_dtoa_r+0x8f8>
 8004f4c:	f1c0 0320 	rsb	r3, r0, #32
 8004f50:	2b04      	cmp	r3, #4
 8004f52:	dd65      	ble.n	8005020 <_dtoa_r+0x8e8>
 8004f54:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004f56:	f1c0 001c 	rsb	r0, r0, #28
 8004f5a:	4403      	add	r3, r0
 8004f5c:	4480      	add	r8, r0
 8004f5e:	4406      	add	r6, r0
 8004f60:	9309      	str	r3, [sp, #36]	@ 0x24
 8004f62:	f1b8 0f00 	cmp.w	r8, #0
 8004f66:	dd05      	ble.n	8004f74 <_dtoa_r+0x83c>
 8004f68:	4649      	mov	r1, r9
 8004f6a:	4642      	mov	r2, r8
 8004f6c:	4658      	mov	r0, fp
 8004f6e:	f000 fcff 	bl	8005970 <__lshift>
 8004f72:	4681      	mov	r9, r0
 8004f74:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	dd05      	ble.n	8004f86 <_dtoa_r+0x84e>
 8004f7a:	4621      	mov	r1, r4
 8004f7c:	461a      	mov	r2, r3
 8004f7e:	4658      	mov	r0, fp
 8004f80:	f000 fcf6 	bl	8005970 <__lshift>
 8004f84:	4604      	mov	r4, r0
 8004f86:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d053      	beq.n	8005034 <_dtoa_r+0x8fc>
 8004f8c:	4621      	mov	r1, r4
 8004f8e:	4648      	mov	r0, r9
 8004f90:	f000 fd5a 	bl	8005a48 <__mcmp>
 8004f94:	2800      	cmp	r0, #0
 8004f96:	da4d      	bge.n	8005034 <_dtoa_r+0x8fc>
 8004f98:	1e7b      	subs	r3, r7, #1
 8004f9a:	4649      	mov	r1, r9
 8004f9c:	9304      	str	r3, [sp, #16]
 8004f9e:	220a      	movs	r2, #10
 8004fa0:	2300      	movs	r3, #0
 8004fa2:	4658      	mov	r0, fp
 8004fa4:	f000 faf0 	bl	8005588 <__multadd>
 8004fa8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004faa:	4681      	mov	r9, r0
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	f000 816c 	beq.w	800528a <_dtoa_r+0xb52>
 8004fb2:	2300      	movs	r3, #0
 8004fb4:	4629      	mov	r1, r5
 8004fb6:	220a      	movs	r2, #10
 8004fb8:	4658      	mov	r0, fp
 8004fba:	f000 fae5 	bl	8005588 <__multadd>
 8004fbe:	9b08      	ldr	r3, [sp, #32]
 8004fc0:	4605      	mov	r5, r0
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	dc61      	bgt.n	800508a <_dtoa_r+0x952>
 8004fc6:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8004fc8:	2b02      	cmp	r3, #2
 8004fca:	dc3b      	bgt.n	8005044 <_dtoa_r+0x90c>
 8004fcc:	e05d      	b.n	800508a <_dtoa_r+0x952>
 8004fce:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8004fd0:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8004fd4:	e746      	b.n	8004e64 <_dtoa_r+0x72c>
 8004fd6:	9b07      	ldr	r3, [sp, #28]
 8004fd8:	1e5c      	subs	r4, r3, #1
 8004fda:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004fdc:	42a3      	cmp	r3, r4
 8004fde:	bfbf      	itttt	lt
 8004fe0:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8004fe2:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 8004fe4:	1ae3      	sublt	r3, r4, r3
 8004fe6:	18d2      	addlt	r2, r2, r3
 8004fe8:	bfa8      	it	ge
 8004fea:	1b1c      	subge	r4, r3, r4
 8004fec:	9b07      	ldr	r3, [sp, #28]
 8004fee:	bfbe      	ittt	lt
 8004ff0:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8004ff2:	920e      	strlt	r2, [sp, #56]	@ 0x38
 8004ff4:	2400      	movlt	r4, #0
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	bfb5      	itete	lt
 8004ffa:	eba8 0603 	sublt.w	r6, r8, r3
 8004ffe:	4646      	movge	r6, r8
 8005000:	2300      	movlt	r3, #0
 8005002:	9b07      	ldrge	r3, [sp, #28]
 8005004:	e730      	b.n	8004e68 <_dtoa_r+0x730>
 8005006:	4646      	mov	r6, r8
 8005008:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800500a:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800500c:	e735      	b.n	8004e7a <_dtoa_r+0x742>
 800500e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005010:	e75c      	b.n	8004ecc <_dtoa_r+0x794>
 8005012:	2300      	movs	r3, #0
 8005014:	e788      	b.n	8004f28 <_dtoa_r+0x7f0>
 8005016:	9b02      	ldr	r3, [sp, #8]
 8005018:	e786      	b.n	8004f28 <_dtoa_r+0x7f0>
 800501a:	2300      	movs	r3, #0
 800501c:	930a      	str	r3, [sp, #40]	@ 0x28
 800501e:	e788      	b.n	8004f32 <_dtoa_r+0x7fa>
 8005020:	d09f      	beq.n	8004f62 <_dtoa_r+0x82a>
 8005022:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005024:	331c      	adds	r3, #28
 8005026:	441a      	add	r2, r3
 8005028:	4498      	add	r8, r3
 800502a:	441e      	add	r6, r3
 800502c:	9209      	str	r2, [sp, #36]	@ 0x24
 800502e:	e798      	b.n	8004f62 <_dtoa_r+0x82a>
 8005030:	4603      	mov	r3, r0
 8005032:	e7f6      	b.n	8005022 <_dtoa_r+0x8ea>
 8005034:	9b07      	ldr	r3, [sp, #28]
 8005036:	9704      	str	r7, [sp, #16]
 8005038:	2b00      	cmp	r3, #0
 800503a:	dc20      	bgt.n	800507e <_dtoa_r+0x946>
 800503c:	9308      	str	r3, [sp, #32]
 800503e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005040:	2b02      	cmp	r3, #2
 8005042:	dd1e      	ble.n	8005082 <_dtoa_r+0x94a>
 8005044:	9b08      	ldr	r3, [sp, #32]
 8005046:	2b00      	cmp	r3, #0
 8005048:	f47f aebc 	bne.w	8004dc4 <_dtoa_r+0x68c>
 800504c:	4621      	mov	r1, r4
 800504e:	2205      	movs	r2, #5
 8005050:	4658      	mov	r0, fp
 8005052:	f000 fa99 	bl	8005588 <__multadd>
 8005056:	4601      	mov	r1, r0
 8005058:	4604      	mov	r4, r0
 800505a:	4648      	mov	r0, r9
 800505c:	f000 fcf4 	bl	8005a48 <__mcmp>
 8005060:	2800      	cmp	r0, #0
 8005062:	f77f aeaf 	ble.w	8004dc4 <_dtoa_r+0x68c>
 8005066:	2331      	movs	r3, #49	@ 0x31
 8005068:	4656      	mov	r6, sl
 800506a:	f806 3b01 	strb.w	r3, [r6], #1
 800506e:	9b04      	ldr	r3, [sp, #16]
 8005070:	3301      	adds	r3, #1
 8005072:	9304      	str	r3, [sp, #16]
 8005074:	e6aa      	b.n	8004dcc <_dtoa_r+0x694>
 8005076:	9c07      	ldr	r4, [sp, #28]
 8005078:	9704      	str	r7, [sp, #16]
 800507a:	4625      	mov	r5, r4
 800507c:	e7f3      	b.n	8005066 <_dtoa_r+0x92e>
 800507e:	9b07      	ldr	r3, [sp, #28]
 8005080:	9308      	str	r3, [sp, #32]
 8005082:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005084:	2b00      	cmp	r3, #0
 8005086:	f000 8104 	beq.w	8005292 <_dtoa_r+0xb5a>
 800508a:	2e00      	cmp	r6, #0
 800508c:	dd05      	ble.n	800509a <_dtoa_r+0x962>
 800508e:	4629      	mov	r1, r5
 8005090:	4632      	mov	r2, r6
 8005092:	4658      	mov	r0, fp
 8005094:	f000 fc6c 	bl	8005970 <__lshift>
 8005098:	4605      	mov	r5, r0
 800509a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800509c:	2b00      	cmp	r3, #0
 800509e:	d05a      	beq.n	8005156 <_dtoa_r+0xa1e>
 80050a0:	4658      	mov	r0, fp
 80050a2:	6869      	ldr	r1, [r5, #4]
 80050a4:	f000 fa0e 	bl	80054c4 <_Balloc>
 80050a8:	4606      	mov	r6, r0
 80050aa:	b928      	cbnz	r0, 80050b8 <_dtoa_r+0x980>
 80050ac:	4602      	mov	r2, r0
 80050ae:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80050b2:	4b83      	ldr	r3, [pc, #524]	@ (80052c0 <_dtoa_r+0xb88>)
 80050b4:	f7ff bb54 	b.w	8004760 <_dtoa_r+0x28>
 80050b8:	692a      	ldr	r2, [r5, #16]
 80050ba:	f105 010c 	add.w	r1, r5, #12
 80050be:	3202      	adds	r2, #2
 80050c0:	0092      	lsls	r2, r2, #2
 80050c2:	300c      	adds	r0, #12
 80050c4:	f001 ff5e 	bl	8006f84 <memcpy>
 80050c8:	2201      	movs	r2, #1
 80050ca:	4631      	mov	r1, r6
 80050cc:	4658      	mov	r0, fp
 80050ce:	f000 fc4f 	bl	8005970 <__lshift>
 80050d2:	462f      	mov	r7, r5
 80050d4:	4605      	mov	r5, r0
 80050d6:	f10a 0301 	add.w	r3, sl, #1
 80050da:	9307      	str	r3, [sp, #28]
 80050dc:	9b08      	ldr	r3, [sp, #32]
 80050de:	4453      	add	r3, sl
 80050e0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80050e2:	9b02      	ldr	r3, [sp, #8]
 80050e4:	f003 0301 	and.w	r3, r3, #1
 80050e8:	930a      	str	r3, [sp, #40]	@ 0x28
 80050ea:	9b07      	ldr	r3, [sp, #28]
 80050ec:	4621      	mov	r1, r4
 80050ee:	3b01      	subs	r3, #1
 80050f0:	4648      	mov	r0, r9
 80050f2:	9302      	str	r3, [sp, #8]
 80050f4:	f7ff fa98 	bl	8004628 <quorem>
 80050f8:	4639      	mov	r1, r7
 80050fa:	9008      	str	r0, [sp, #32]
 80050fc:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8005100:	4648      	mov	r0, r9
 8005102:	f000 fca1 	bl	8005a48 <__mcmp>
 8005106:	462a      	mov	r2, r5
 8005108:	9009      	str	r0, [sp, #36]	@ 0x24
 800510a:	4621      	mov	r1, r4
 800510c:	4658      	mov	r0, fp
 800510e:	f000 fcb7 	bl	8005a80 <__mdiff>
 8005112:	68c2      	ldr	r2, [r0, #12]
 8005114:	4606      	mov	r6, r0
 8005116:	bb02      	cbnz	r2, 800515a <_dtoa_r+0xa22>
 8005118:	4601      	mov	r1, r0
 800511a:	4648      	mov	r0, r9
 800511c:	f000 fc94 	bl	8005a48 <__mcmp>
 8005120:	4602      	mov	r2, r0
 8005122:	4631      	mov	r1, r6
 8005124:	4658      	mov	r0, fp
 8005126:	920c      	str	r2, [sp, #48]	@ 0x30
 8005128:	f000 fa0c 	bl	8005544 <_Bfree>
 800512c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800512e:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8005130:	9e07      	ldr	r6, [sp, #28]
 8005132:	ea43 0102 	orr.w	r1, r3, r2
 8005136:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005138:	4319      	orrs	r1, r3
 800513a:	d110      	bne.n	800515e <_dtoa_r+0xa26>
 800513c:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8005140:	d029      	beq.n	8005196 <_dtoa_r+0xa5e>
 8005142:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005144:	2b00      	cmp	r3, #0
 8005146:	dd02      	ble.n	800514e <_dtoa_r+0xa16>
 8005148:	9b08      	ldr	r3, [sp, #32]
 800514a:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800514e:	9b02      	ldr	r3, [sp, #8]
 8005150:	f883 8000 	strb.w	r8, [r3]
 8005154:	e63b      	b.n	8004dce <_dtoa_r+0x696>
 8005156:	4628      	mov	r0, r5
 8005158:	e7bb      	b.n	80050d2 <_dtoa_r+0x99a>
 800515a:	2201      	movs	r2, #1
 800515c:	e7e1      	b.n	8005122 <_dtoa_r+0x9ea>
 800515e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005160:	2b00      	cmp	r3, #0
 8005162:	db04      	blt.n	800516e <_dtoa_r+0xa36>
 8005164:	9920      	ldr	r1, [sp, #128]	@ 0x80
 8005166:	430b      	orrs	r3, r1
 8005168:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800516a:	430b      	orrs	r3, r1
 800516c:	d120      	bne.n	80051b0 <_dtoa_r+0xa78>
 800516e:	2a00      	cmp	r2, #0
 8005170:	dded      	ble.n	800514e <_dtoa_r+0xa16>
 8005172:	4649      	mov	r1, r9
 8005174:	2201      	movs	r2, #1
 8005176:	4658      	mov	r0, fp
 8005178:	f000 fbfa 	bl	8005970 <__lshift>
 800517c:	4621      	mov	r1, r4
 800517e:	4681      	mov	r9, r0
 8005180:	f000 fc62 	bl	8005a48 <__mcmp>
 8005184:	2800      	cmp	r0, #0
 8005186:	dc03      	bgt.n	8005190 <_dtoa_r+0xa58>
 8005188:	d1e1      	bne.n	800514e <_dtoa_r+0xa16>
 800518a:	f018 0f01 	tst.w	r8, #1
 800518e:	d0de      	beq.n	800514e <_dtoa_r+0xa16>
 8005190:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8005194:	d1d8      	bne.n	8005148 <_dtoa_r+0xa10>
 8005196:	2339      	movs	r3, #57	@ 0x39
 8005198:	9a02      	ldr	r2, [sp, #8]
 800519a:	7013      	strb	r3, [r2, #0]
 800519c:	4633      	mov	r3, r6
 800519e:	461e      	mov	r6, r3
 80051a0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80051a4:	3b01      	subs	r3, #1
 80051a6:	2a39      	cmp	r2, #57	@ 0x39
 80051a8:	d052      	beq.n	8005250 <_dtoa_r+0xb18>
 80051aa:	3201      	adds	r2, #1
 80051ac:	701a      	strb	r2, [r3, #0]
 80051ae:	e60e      	b.n	8004dce <_dtoa_r+0x696>
 80051b0:	2a00      	cmp	r2, #0
 80051b2:	dd07      	ble.n	80051c4 <_dtoa_r+0xa8c>
 80051b4:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80051b8:	d0ed      	beq.n	8005196 <_dtoa_r+0xa5e>
 80051ba:	9a02      	ldr	r2, [sp, #8]
 80051bc:	f108 0301 	add.w	r3, r8, #1
 80051c0:	7013      	strb	r3, [r2, #0]
 80051c2:	e604      	b.n	8004dce <_dtoa_r+0x696>
 80051c4:	9b07      	ldr	r3, [sp, #28]
 80051c6:	9a07      	ldr	r2, [sp, #28]
 80051c8:	f803 8c01 	strb.w	r8, [r3, #-1]
 80051cc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80051ce:	4293      	cmp	r3, r2
 80051d0:	d028      	beq.n	8005224 <_dtoa_r+0xaec>
 80051d2:	4649      	mov	r1, r9
 80051d4:	2300      	movs	r3, #0
 80051d6:	220a      	movs	r2, #10
 80051d8:	4658      	mov	r0, fp
 80051da:	f000 f9d5 	bl	8005588 <__multadd>
 80051de:	42af      	cmp	r7, r5
 80051e0:	4681      	mov	r9, r0
 80051e2:	f04f 0300 	mov.w	r3, #0
 80051e6:	f04f 020a 	mov.w	r2, #10
 80051ea:	4639      	mov	r1, r7
 80051ec:	4658      	mov	r0, fp
 80051ee:	d107      	bne.n	8005200 <_dtoa_r+0xac8>
 80051f0:	f000 f9ca 	bl	8005588 <__multadd>
 80051f4:	4607      	mov	r7, r0
 80051f6:	4605      	mov	r5, r0
 80051f8:	9b07      	ldr	r3, [sp, #28]
 80051fa:	3301      	adds	r3, #1
 80051fc:	9307      	str	r3, [sp, #28]
 80051fe:	e774      	b.n	80050ea <_dtoa_r+0x9b2>
 8005200:	f000 f9c2 	bl	8005588 <__multadd>
 8005204:	4629      	mov	r1, r5
 8005206:	4607      	mov	r7, r0
 8005208:	2300      	movs	r3, #0
 800520a:	220a      	movs	r2, #10
 800520c:	4658      	mov	r0, fp
 800520e:	f000 f9bb 	bl	8005588 <__multadd>
 8005212:	4605      	mov	r5, r0
 8005214:	e7f0      	b.n	80051f8 <_dtoa_r+0xac0>
 8005216:	9b08      	ldr	r3, [sp, #32]
 8005218:	2700      	movs	r7, #0
 800521a:	2b00      	cmp	r3, #0
 800521c:	bfcc      	ite	gt
 800521e:	461e      	movgt	r6, r3
 8005220:	2601      	movle	r6, #1
 8005222:	4456      	add	r6, sl
 8005224:	4649      	mov	r1, r9
 8005226:	2201      	movs	r2, #1
 8005228:	4658      	mov	r0, fp
 800522a:	f000 fba1 	bl	8005970 <__lshift>
 800522e:	4621      	mov	r1, r4
 8005230:	4681      	mov	r9, r0
 8005232:	f000 fc09 	bl	8005a48 <__mcmp>
 8005236:	2800      	cmp	r0, #0
 8005238:	dcb0      	bgt.n	800519c <_dtoa_r+0xa64>
 800523a:	d102      	bne.n	8005242 <_dtoa_r+0xb0a>
 800523c:	f018 0f01 	tst.w	r8, #1
 8005240:	d1ac      	bne.n	800519c <_dtoa_r+0xa64>
 8005242:	4633      	mov	r3, r6
 8005244:	461e      	mov	r6, r3
 8005246:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800524a:	2a30      	cmp	r2, #48	@ 0x30
 800524c:	d0fa      	beq.n	8005244 <_dtoa_r+0xb0c>
 800524e:	e5be      	b.n	8004dce <_dtoa_r+0x696>
 8005250:	459a      	cmp	sl, r3
 8005252:	d1a4      	bne.n	800519e <_dtoa_r+0xa66>
 8005254:	9b04      	ldr	r3, [sp, #16]
 8005256:	3301      	adds	r3, #1
 8005258:	9304      	str	r3, [sp, #16]
 800525a:	2331      	movs	r3, #49	@ 0x31
 800525c:	f88a 3000 	strb.w	r3, [sl]
 8005260:	e5b5      	b.n	8004dce <_dtoa_r+0x696>
 8005262:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005264:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 80052c4 <_dtoa_r+0xb8c>
 8005268:	b11b      	cbz	r3, 8005272 <_dtoa_r+0xb3a>
 800526a:	f10a 0308 	add.w	r3, sl, #8
 800526e:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8005270:	6013      	str	r3, [r2, #0]
 8005272:	4650      	mov	r0, sl
 8005274:	b017      	add	sp, #92	@ 0x5c
 8005276:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800527a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800527c:	2b01      	cmp	r3, #1
 800527e:	f77f ae3d 	ble.w	8004efc <_dtoa_r+0x7c4>
 8005282:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005284:	930a      	str	r3, [sp, #40]	@ 0x28
 8005286:	2001      	movs	r0, #1
 8005288:	e65b      	b.n	8004f42 <_dtoa_r+0x80a>
 800528a:	9b08      	ldr	r3, [sp, #32]
 800528c:	2b00      	cmp	r3, #0
 800528e:	f77f aed6 	ble.w	800503e <_dtoa_r+0x906>
 8005292:	4656      	mov	r6, sl
 8005294:	4621      	mov	r1, r4
 8005296:	4648      	mov	r0, r9
 8005298:	f7ff f9c6 	bl	8004628 <quorem>
 800529c:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80052a0:	9b08      	ldr	r3, [sp, #32]
 80052a2:	f806 8b01 	strb.w	r8, [r6], #1
 80052a6:	eba6 020a 	sub.w	r2, r6, sl
 80052aa:	4293      	cmp	r3, r2
 80052ac:	ddb3      	ble.n	8005216 <_dtoa_r+0xade>
 80052ae:	4649      	mov	r1, r9
 80052b0:	2300      	movs	r3, #0
 80052b2:	220a      	movs	r2, #10
 80052b4:	4658      	mov	r0, fp
 80052b6:	f000 f967 	bl	8005588 <__multadd>
 80052ba:	4681      	mov	r9, r0
 80052bc:	e7ea      	b.n	8005294 <_dtoa_r+0xb5c>
 80052be:	bf00      	nop
 80052c0:	08007d87 	.word	0x08007d87
 80052c4:	08007d0b 	.word	0x08007d0b

080052c8 <_free_r>:
 80052c8:	b538      	push	{r3, r4, r5, lr}
 80052ca:	4605      	mov	r5, r0
 80052cc:	2900      	cmp	r1, #0
 80052ce:	d040      	beq.n	8005352 <_free_r+0x8a>
 80052d0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80052d4:	1f0c      	subs	r4, r1, #4
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	bfb8      	it	lt
 80052da:	18e4      	addlt	r4, r4, r3
 80052dc:	f000 f8e6 	bl	80054ac <__malloc_lock>
 80052e0:	4a1c      	ldr	r2, [pc, #112]	@ (8005354 <_free_r+0x8c>)
 80052e2:	6813      	ldr	r3, [r2, #0]
 80052e4:	b933      	cbnz	r3, 80052f4 <_free_r+0x2c>
 80052e6:	6063      	str	r3, [r4, #4]
 80052e8:	6014      	str	r4, [r2, #0]
 80052ea:	4628      	mov	r0, r5
 80052ec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80052f0:	f000 b8e2 	b.w	80054b8 <__malloc_unlock>
 80052f4:	42a3      	cmp	r3, r4
 80052f6:	d908      	bls.n	800530a <_free_r+0x42>
 80052f8:	6820      	ldr	r0, [r4, #0]
 80052fa:	1821      	adds	r1, r4, r0
 80052fc:	428b      	cmp	r3, r1
 80052fe:	bf01      	itttt	eq
 8005300:	6819      	ldreq	r1, [r3, #0]
 8005302:	685b      	ldreq	r3, [r3, #4]
 8005304:	1809      	addeq	r1, r1, r0
 8005306:	6021      	streq	r1, [r4, #0]
 8005308:	e7ed      	b.n	80052e6 <_free_r+0x1e>
 800530a:	461a      	mov	r2, r3
 800530c:	685b      	ldr	r3, [r3, #4]
 800530e:	b10b      	cbz	r3, 8005314 <_free_r+0x4c>
 8005310:	42a3      	cmp	r3, r4
 8005312:	d9fa      	bls.n	800530a <_free_r+0x42>
 8005314:	6811      	ldr	r1, [r2, #0]
 8005316:	1850      	adds	r0, r2, r1
 8005318:	42a0      	cmp	r0, r4
 800531a:	d10b      	bne.n	8005334 <_free_r+0x6c>
 800531c:	6820      	ldr	r0, [r4, #0]
 800531e:	4401      	add	r1, r0
 8005320:	1850      	adds	r0, r2, r1
 8005322:	4283      	cmp	r3, r0
 8005324:	6011      	str	r1, [r2, #0]
 8005326:	d1e0      	bne.n	80052ea <_free_r+0x22>
 8005328:	6818      	ldr	r0, [r3, #0]
 800532a:	685b      	ldr	r3, [r3, #4]
 800532c:	4408      	add	r0, r1
 800532e:	6010      	str	r0, [r2, #0]
 8005330:	6053      	str	r3, [r2, #4]
 8005332:	e7da      	b.n	80052ea <_free_r+0x22>
 8005334:	d902      	bls.n	800533c <_free_r+0x74>
 8005336:	230c      	movs	r3, #12
 8005338:	602b      	str	r3, [r5, #0]
 800533a:	e7d6      	b.n	80052ea <_free_r+0x22>
 800533c:	6820      	ldr	r0, [r4, #0]
 800533e:	1821      	adds	r1, r4, r0
 8005340:	428b      	cmp	r3, r1
 8005342:	bf01      	itttt	eq
 8005344:	6819      	ldreq	r1, [r3, #0]
 8005346:	685b      	ldreq	r3, [r3, #4]
 8005348:	1809      	addeq	r1, r1, r0
 800534a:	6021      	streq	r1, [r4, #0]
 800534c:	6063      	str	r3, [r4, #4]
 800534e:	6054      	str	r4, [r2, #4]
 8005350:	e7cb      	b.n	80052ea <_free_r+0x22>
 8005352:	bd38      	pop	{r3, r4, r5, pc}
 8005354:	200003dc 	.word	0x200003dc

08005358 <malloc>:
 8005358:	4b02      	ldr	r3, [pc, #8]	@ (8005364 <malloc+0xc>)
 800535a:	4601      	mov	r1, r0
 800535c:	6818      	ldr	r0, [r3, #0]
 800535e:	f000 b825 	b.w	80053ac <_malloc_r>
 8005362:	bf00      	nop
 8005364:	20000020 	.word	0x20000020

08005368 <sbrk_aligned>:
 8005368:	b570      	push	{r4, r5, r6, lr}
 800536a:	4e0f      	ldr	r6, [pc, #60]	@ (80053a8 <sbrk_aligned+0x40>)
 800536c:	460c      	mov	r4, r1
 800536e:	6831      	ldr	r1, [r6, #0]
 8005370:	4605      	mov	r5, r0
 8005372:	b911      	cbnz	r1, 800537a <sbrk_aligned+0x12>
 8005374:	f001 fdf6 	bl	8006f64 <_sbrk_r>
 8005378:	6030      	str	r0, [r6, #0]
 800537a:	4621      	mov	r1, r4
 800537c:	4628      	mov	r0, r5
 800537e:	f001 fdf1 	bl	8006f64 <_sbrk_r>
 8005382:	1c43      	adds	r3, r0, #1
 8005384:	d103      	bne.n	800538e <sbrk_aligned+0x26>
 8005386:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800538a:	4620      	mov	r0, r4
 800538c:	bd70      	pop	{r4, r5, r6, pc}
 800538e:	1cc4      	adds	r4, r0, #3
 8005390:	f024 0403 	bic.w	r4, r4, #3
 8005394:	42a0      	cmp	r0, r4
 8005396:	d0f8      	beq.n	800538a <sbrk_aligned+0x22>
 8005398:	1a21      	subs	r1, r4, r0
 800539a:	4628      	mov	r0, r5
 800539c:	f001 fde2 	bl	8006f64 <_sbrk_r>
 80053a0:	3001      	adds	r0, #1
 80053a2:	d1f2      	bne.n	800538a <sbrk_aligned+0x22>
 80053a4:	e7ef      	b.n	8005386 <sbrk_aligned+0x1e>
 80053a6:	bf00      	nop
 80053a8:	200003d8 	.word	0x200003d8

080053ac <_malloc_r>:
 80053ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80053b0:	1ccd      	adds	r5, r1, #3
 80053b2:	f025 0503 	bic.w	r5, r5, #3
 80053b6:	3508      	adds	r5, #8
 80053b8:	2d0c      	cmp	r5, #12
 80053ba:	bf38      	it	cc
 80053bc:	250c      	movcc	r5, #12
 80053be:	2d00      	cmp	r5, #0
 80053c0:	4606      	mov	r6, r0
 80053c2:	db01      	blt.n	80053c8 <_malloc_r+0x1c>
 80053c4:	42a9      	cmp	r1, r5
 80053c6:	d904      	bls.n	80053d2 <_malloc_r+0x26>
 80053c8:	230c      	movs	r3, #12
 80053ca:	6033      	str	r3, [r6, #0]
 80053cc:	2000      	movs	r0, #0
 80053ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80053d2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80054a8 <_malloc_r+0xfc>
 80053d6:	f000 f869 	bl	80054ac <__malloc_lock>
 80053da:	f8d8 3000 	ldr.w	r3, [r8]
 80053de:	461c      	mov	r4, r3
 80053e0:	bb44      	cbnz	r4, 8005434 <_malloc_r+0x88>
 80053e2:	4629      	mov	r1, r5
 80053e4:	4630      	mov	r0, r6
 80053e6:	f7ff ffbf 	bl	8005368 <sbrk_aligned>
 80053ea:	1c43      	adds	r3, r0, #1
 80053ec:	4604      	mov	r4, r0
 80053ee:	d158      	bne.n	80054a2 <_malloc_r+0xf6>
 80053f0:	f8d8 4000 	ldr.w	r4, [r8]
 80053f4:	4627      	mov	r7, r4
 80053f6:	2f00      	cmp	r7, #0
 80053f8:	d143      	bne.n	8005482 <_malloc_r+0xd6>
 80053fa:	2c00      	cmp	r4, #0
 80053fc:	d04b      	beq.n	8005496 <_malloc_r+0xea>
 80053fe:	6823      	ldr	r3, [r4, #0]
 8005400:	4639      	mov	r1, r7
 8005402:	4630      	mov	r0, r6
 8005404:	eb04 0903 	add.w	r9, r4, r3
 8005408:	f001 fdac 	bl	8006f64 <_sbrk_r>
 800540c:	4581      	cmp	r9, r0
 800540e:	d142      	bne.n	8005496 <_malloc_r+0xea>
 8005410:	6821      	ldr	r1, [r4, #0]
 8005412:	4630      	mov	r0, r6
 8005414:	1a6d      	subs	r5, r5, r1
 8005416:	4629      	mov	r1, r5
 8005418:	f7ff ffa6 	bl	8005368 <sbrk_aligned>
 800541c:	3001      	adds	r0, #1
 800541e:	d03a      	beq.n	8005496 <_malloc_r+0xea>
 8005420:	6823      	ldr	r3, [r4, #0]
 8005422:	442b      	add	r3, r5
 8005424:	6023      	str	r3, [r4, #0]
 8005426:	f8d8 3000 	ldr.w	r3, [r8]
 800542a:	685a      	ldr	r2, [r3, #4]
 800542c:	bb62      	cbnz	r2, 8005488 <_malloc_r+0xdc>
 800542e:	f8c8 7000 	str.w	r7, [r8]
 8005432:	e00f      	b.n	8005454 <_malloc_r+0xa8>
 8005434:	6822      	ldr	r2, [r4, #0]
 8005436:	1b52      	subs	r2, r2, r5
 8005438:	d420      	bmi.n	800547c <_malloc_r+0xd0>
 800543a:	2a0b      	cmp	r2, #11
 800543c:	d917      	bls.n	800546e <_malloc_r+0xc2>
 800543e:	1961      	adds	r1, r4, r5
 8005440:	42a3      	cmp	r3, r4
 8005442:	6025      	str	r5, [r4, #0]
 8005444:	bf18      	it	ne
 8005446:	6059      	strne	r1, [r3, #4]
 8005448:	6863      	ldr	r3, [r4, #4]
 800544a:	bf08      	it	eq
 800544c:	f8c8 1000 	streq.w	r1, [r8]
 8005450:	5162      	str	r2, [r4, r5]
 8005452:	604b      	str	r3, [r1, #4]
 8005454:	4630      	mov	r0, r6
 8005456:	f000 f82f 	bl	80054b8 <__malloc_unlock>
 800545a:	f104 000b 	add.w	r0, r4, #11
 800545e:	1d23      	adds	r3, r4, #4
 8005460:	f020 0007 	bic.w	r0, r0, #7
 8005464:	1ac2      	subs	r2, r0, r3
 8005466:	bf1c      	itt	ne
 8005468:	1a1b      	subne	r3, r3, r0
 800546a:	50a3      	strne	r3, [r4, r2]
 800546c:	e7af      	b.n	80053ce <_malloc_r+0x22>
 800546e:	6862      	ldr	r2, [r4, #4]
 8005470:	42a3      	cmp	r3, r4
 8005472:	bf0c      	ite	eq
 8005474:	f8c8 2000 	streq.w	r2, [r8]
 8005478:	605a      	strne	r2, [r3, #4]
 800547a:	e7eb      	b.n	8005454 <_malloc_r+0xa8>
 800547c:	4623      	mov	r3, r4
 800547e:	6864      	ldr	r4, [r4, #4]
 8005480:	e7ae      	b.n	80053e0 <_malloc_r+0x34>
 8005482:	463c      	mov	r4, r7
 8005484:	687f      	ldr	r7, [r7, #4]
 8005486:	e7b6      	b.n	80053f6 <_malloc_r+0x4a>
 8005488:	461a      	mov	r2, r3
 800548a:	685b      	ldr	r3, [r3, #4]
 800548c:	42a3      	cmp	r3, r4
 800548e:	d1fb      	bne.n	8005488 <_malloc_r+0xdc>
 8005490:	2300      	movs	r3, #0
 8005492:	6053      	str	r3, [r2, #4]
 8005494:	e7de      	b.n	8005454 <_malloc_r+0xa8>
 8005496:	230c      	movs	r3, #12
 8005498:	4630      	mov	r0, r6
 800549a:	6033      	str	r3, [r6, #0]
 800549c:	f000 f80c 	bl	80054b8 <__malloc_unlock>
 80054a0:	e794      	b.n	80053cc <_malloc_r+0x20>
 80054a2:	6005      	str	r5, [r0, #0]
 80054a4:	e7d6      	b.n	8005454 <_malloc_r+0xa8>
 80054a6:	bf00      	nop
 80054a8:	200003dc 	.word	0x200003dc

080054ac <__malloc_lock>:
 80054ac:	4801      	ldr	r0, [pc, #4]	@ (80054b4 <__malloc_lock+0x8>)
 80054ae:	f7ff b8a6 	b.w	80045fe <__retarget_lock_acquire_recursive>
 80054b2:	bf00      	nop
 80054b4:	200003d4 	.word	0x200003d4

080054b8 <__malloc_unlock>:
 80054b8:	4801      	ldr	r0, [pc, #4]	@ (80054c0 <__malloc_unlock+0x8>)
 80054ba:	f7ff b8a1 	b.w	8004600 <__retarget_lock_release_recursive>
 80054be:	bf00      	nop
 80054c0:	200003d4 	.word	0x200003d4

080054c4 <_Balloc>:
 80054c4:	b570      	push	{r4, r5, r6, lr}
 80054c6:	69c6      	ldr	r6, [r0, #28]
 80054c8:	4604      	mov	r4, r0
 80054ca:	460d      	mov	r5, r1
 80054cc:	b976      	cbnz	r6, 80054ec <_Balloc+0x28>
 80054ce:	2010      	movs	r0, #16
 80054d0:	f7ff ff42 	bl	8005358 <malloc>
 80054d4:	4602      	mov	r2, r0
 80054d6:	61e0      	str	r0, [r4, #28]
 80054d8:	b920      	cbnz	r0, 80054e4 <_Balloc+0x20>
 80054da:	216b      	movs	r1, #107	@ 0x6b
 80054dc:	4b17      	ldr	r3, [pc, #92]	@ (800553c <_Balloc+0x78>)
 80054de:	4818      	ldr	r0, [pc, #96]	@ (8005540 <_Balloc+0x7c>)
 80054e0:	f001 fd64 	bl	8006fac <__assert_func>
 80054e4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80054e8:	6006      	str	r6, [r0, #0]
 80054ea:	60c6      	str	r6, [r0, #12]
 80054ec:	69e6      	ldr	r6, [r4, #28]
 80054ee:	68f3      	ldr	r3, [r6, #12]
 80054f0:	b183      	cbz	r3, 8005514 <_Balloc+0x50>
 80054f2:	69e3      	ldr	r3, [r4, #28]
 80054f4:	68db      	ldr	r3, [r3, #12]
 80054f6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80054fa:	b9b8      	cbnz	r0, 800552c <_Balloc+0x68>
 80054fc:	2101      	movs	r1, #1
 80054fe:	fa01 f605 	lsl.w	r6, r1, r5
 8005502:	1d72      	adds	r2, r6, #5
 8005504:	4620      	mov	r0, r4
 8005506:	0092      	lsls	r2, r2, #2
 8005508:	f001 fd6e 	bl	8006fe8 <_calloc_r>
 800550c:	b160      	cbz	r0, 8005528 <_Balloc+0x64>
 800550e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8005512:	e00e      	b.n	8005532 <_Balloc+0x6e>
 8005514:	2221      	movs	r2, #33	@ 0x21
 8005516:	2104      	movs	r1, #4
 8005518:	4620      	mov	r0, r4
 800551a:	f001 fd65 	bl	8006fe8 <_calloc_r>
 800551e:	69e3      	ldr	r3, [r4, #28]
 8005520:	60f0      	str	r0, [r6, #12]
 8005522:	68db      	ldr	r3, [r3, #12]
 8005524:	2b00      	cmp	r3, #0
 8005526:	d1e4      	bne.n	80054f2 <_Balloc+0x2e>
 8005528:	2000      	movs	r0, #0
 800552a:	bd70      	pop	{r4, r5, r6, pc}
 800552c:	6802      	ldr	r2, [r0, #0]
 800552e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8005532:	2300      	movs	r3, #0
 8005534:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005538:	e7f7      	b.n	800552a <_Balloc+0x66>
 800553a:	bf00      	nop
 800553c:	08007d18 	.word	0x08007d18
 8005540:	08007d98 	.word	0x08007d98

08005544 <_Bfree>:
 8005544:	b570      	push	{r4, r5, r6, lr}
 8005546:	69c6      	ldr	r6, [r0, #28]
 8005548:	4605      	mov	r5, r0
 800554a:	460c      	mov	r4, r1
 800554c:	b976      	cbnz	r6, 800556c <_Bfree+0x28>
 800554e:	2010      	movs	r0, #16
 8005550:	f7ff ff02 	bl	8005358 <malloc>
 8005554:	4602      	mov	r2, r0
 8005556:	61e8      	str	r0, [r5, #28]
 8005558:	b920      	cbnz	r0, 8005564 <_Bfree+0x20>
 800555a:	218f      	movs	r1, #143	@ 0x8f
 800555c:	4b08      	ldr	r3, [pc, #32]	@ (8005580 <_Bfree+0x3c>)
 800555e:	4809      	ldr	r0, [pc, #36]	@ (8005584 <_Bfree+0x40>)
 8005560:	f001 fd24 	bl	8006fac <__assert_func>
 8005564:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005568:	6006      	str	r6, [r0, #0]
 800556a:	60c6      	str	r6, [r0, #12]
 800556c:	b13c      	cbz	r4, 800557e <_Bfree+0x3a>
 800556e:	69eb      	ldr	r3, [r5, #28]
 8005570:	6862      	ldr	r2, [r4, #4]
 8005572:	68db      	ldr	r3, [r3, #12]
 8005574:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005578:	6021      	str	r1, [r4, #0]
 800557a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800557e:	bd70      	pop	{r4, r5, r6, pc}
 8005580:	08007d18 	.word	0x08007d18
 8005584:	08007d98 	.word	0x08007d98

08005588 <__multadd>:
 8005588:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800558c:	4607      	mov	r7, r0
 800558e:	460c      	mov	r4, r1
 8005590:	461e      	mov	r6, r3
 8005592:	2000      	movs	r0, #0
 8005594:	690d      	ldr	r5, [r1, #16]
 8005596:	f101 0c14 	add.w	ip, r1, #20
 800559a:	f8dc 3000 	ldr.w	r3, [ip]
 800559e:	3001      	adds	r0, #1
 80055a0:	b299      	uxth	r1, r3
 80055a2:	fb02 6101 	mla	r1, r2, r1, r6
 80055a6:	0c1e      	lsrs	r6, r3, #16
 80055a8:	0c0b      	lsrs	r3, r1, #16
 80055aa:	fb02 3306 	mla	r3, r2, r6, r3
 80055ae:	b289      	uxth	r1, r1
 80055b0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80055b4:	4285      	cmp	r5, r0
 80055b6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80055ba:	f84c 1b04 	str.w	r1, [ip], #4
 80055be:	dcec      	bgt.n	800559a <__multadd+0x12>
 80055c0:	b30e      	cbz	r6, 8005606 <__multadd+0x7e>
 80055c2:	68a3      	ldr	r3, [r4, #8]
 80055c4:	42ab      	cmp	r3, r5
 80055c6:	dc19      	bgt.n	80055fc <__multadd+0x74>
 80055c8:	6861      	ldr	r1, [r4, #4]
 80055ca:	4638      	mov	r0, r7
 80055cc:	3101      	adds	r1, #1
 80055ce:	f7ff ff79 	bl	80054c4 <_Balloc>
 80055d2:	4680      	mov	r8, r0
 80055d4:	b928      	cbnz	r0, 80055e2 <__multadd+0x5a>
 80055d6:	4602      	mov	r2, r0
 80055d8:	21ba      	movs	r1, #186	@ 0xba
 80055da:	4b0c      	ldr	r3, [pc, #48]	@ (800560c <__multadd+0x84>)
 80055dc:	480c      	ldr	r0, [pc, #48]	@ (8005610 <__multadd+0x88>)
 80055de:	f001 fce5 	bl	8006fac <__assert_func>
 80055e2:	6922      	ldr	r2, [r4, #16]
 80055e4:	f104 010c 	add.w	r1, r4, #12
 80055e8:	3202      	adds	r2, #2
 80055ea:	0092      	lsls	r2, r2, #2
 80055ec:	300c      	adds	r0, #12
 80055ee:	f001 fcc9 	bl	8006f84 <memcpy>
 80055f2:	4621      	mov	r1, r4
 80055f4:	4638      	mov	r0, r7
 80055f6:	f7ff ffa5 	bl	8005544 <_Bfree>
 80055fa:	4644      	mov	r4, r8
 80055fc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005600:	3501      	adds	r5, #1
 8005602:	615e      	str	r6, [r3, #20]
 8005604:	6125      	str	r5, [r4, #16]
 8005606:	4620      	mov	r0, r4
 8005608:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800560c:	08007d87 	.word	0x08007d87
 8005610:	08007d98 	.word	0x08007d98

08005614 <__s2b>:
 8005614:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005618:	4615      	mov	r5, r2
 800561a:	2209      	movs	r2, #9
 800561c:	461f      	mov	r7, r3
 800561e:	3308      	adds	r3, #8
 8005620:	460c      	mov	r4, r1
 8005622:	fb93 f3f2 	sdiv	r3, r3, r2
 8005626:	4606      	mov	r6, r0
 8005628:	2201      	movs	r2, #1
 800562a:	2100      	movs	r1, #0
 800562c:	429a      	cmp	r2, r3
 800562e:	db09      	blt.n	8005644 <__s2b+0x30>
 8005630:	4630      	mov	r0, r6
 8005632:	f7ff ff47 	bl	80054c4 <_Balloc>
 8005636:	b940      	cbnz	r0, 800564a <__s2b+0x36>
 8005638:	4602      	mov	r2, r0
 800563a:	21d3      	movs	r1, #211	@ 0xd3
 800563c:	4b18      	ldr	r3, [pc, #96]	@ (80056a0 <__s2b+0x8c>)
 800563e:	4819      	ldr	r0, [pc, #100]	@ (80056a4 <__s2b+0x90>)
 8005640:	f001 fcb4 	bl	8006fac <__assert_func>
 8005644:	0052      	lsls	r2, r2, #1
 8005646:	3101      	adds	r1, #1
 8005648:	e7f0      	b.n	800562c <__s2b+0x18>
 800564a:	9b08      	ldr	r3, [sp, #32]
 800564c:	2d09      	cmp	r5, #9
 800564e:	6143      	str	r3, [r0, #20]
 8005650:	f04f 0301 	mov.w	r3, #1
 8005654:	6103      	str	r3, [r0, #16]
 8005656:	dd16      	ble.n	8005686 <__s2b+0x72>
 8005658:	f104 0909 	add.w	r9, r4, #9
 800565c:	46c8      	mov	r8, r9
 800565e:	442c      	add	r4, r5
 8005660:	f818 3b01 	ldrb.w	r3, [r8], #1
 8005664:	4601      	mov	r1, r0
 8005666:	220a      	movs	r2, #10
 8005668:	4630      	mov	r0, r6
 800566a:	3b30      	subs	r3, #48	@ 0x30
 800566c:	f7ff ff8c 	bl	8005588 <__multadd>
 8005670:	45a0      	cmp	r8, r4
 8005672:	d1f5      	bne.n	8005660 <__s2b+0x4c>
 8005674:	f1a5 0408 	sub.w	r4, r5, #8
 8005678:	444c      	add	r4, r9
 800567a:	1b2d      	subs	r5, r5, r4
 800567c:	1963      	adds	r3, r4, r5
 800567e:	42bb      	cmp	r3, r7
 8005680:	db04      	blt.n	800568c <__s2b+0x78>
 8005682:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005686:	2509      	movs	r5, #9
 8005688:	340a      	adds	r4, #10
 800568a:	e7f6      	b.n	800567a <__s2b+0x66>
 800568c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8005690:	4601      	mov	r1, r0
 8005692:	220a      	movs	r2, #10
 8005694:	4630      	mov	r0, r6
 8005696:	3b30      	subs	r3, #48	@ 0x30
 8005698:	f7ff ff76 	bl	8005588 <__multadd>
 800569c:	e7ee      	b.n	800567c <__s2b+0x68>
 800569e:	bf00      	nop
 80056a0:	08007d87 	.word	0x08007d87
 80056a4:	08007d98 	.word	0x08007d98

080056a8 <__hi0bits>:
 80056a8:	4603      	mov	r3, r0
 80056aa:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80056ae:	bf3a      	itte	cc
 80056b0:	0403      	lslcc	r3, r0, #16
 80056b2:	2010      	movcc	r0, #16
 80056b4:	2000      	movcs	r0, #0
 80056b6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80056ba:	bf3c      	itt	cc
 80056bc:	021b      	lslcc	r3, r3, #8
 80056be:	3008      	addcc	r0, #8
 80056c0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80056c4:	bf3c      	itt	cc
 80056c6:	011b      	lslcc	r3, r3, #4
 80056c8:	3004      	addcc	r0, #4
 80056ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80056ce:	bf3c      	itt	cc
 80056d0:	009b      	lslcc	r3, r3, #2
 80056d2:	3002      	addcc	r0, #2
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	db05      	blt.n	80056e4 <__hi0bits+0x3c>
 80056d8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80056dc:	f100 0001 	add.w	r0, r0, #1
 80056e0:	bf08      	it	eq
 80056e2:	2020      	moveq	r0, #32
 80056e4:	4770      	bx	lr

080056e6 <__lo0bits>:
 80056e6:	6803      	ldr	r3, [r0, #0]
 80056e8:	4602      	mov	r2, r0
 80056ea:	f013 0007 	ands.w	r0, r3, #7
 80056ee:	d00b      	beq.n	8005708 <__lo0bits+0x22>
 80056f0:	07d9      	lsls	r1, r3, #31
 80056f2:	d421      	bmi.n	8005738 <__lo0bits+0x52>
 80056f4:	0798      	lsls	r0, r3, #30
 80056f6:	bf49      	itett	mi
 80056f8:	085b      	lsrmi	r3, r3, #1
 80056fa:	089b      	lsrpl	r3, r3, #2
 80056fc:	2001      	movmi	r0, #1
 80056fe:	6013      	strmi	r3, [r2, #0]
 8005700:	bf5c      	itt	pl
 8005702:	2002      	movpl	r0, #2
 8005704:	6013      	strpl	r3, [r2, #0]
 8005706:	4770      	bx	lr
 8005708:	b299      	uxth	r1, r3
 800570a:	b909      	cbnz	r1, 8005710 <__lo0bits+0x2a>
 800570c:	2010      	movs	r0, #16
 800570e:	0c1b      	lsrs	r3, r3, #16
 8005710:	b2d9      	uxtb	r1, r3
 8005712:	b909      	cbnz	r1, 8005718 <__lo0bits+0x32>
 8005714:	3008      	adds	r0, #8
 8005716:	0a1b      	lsrs	r3, r3, #8
 8005718:	0719      	lsls	r1, r3, #28
 800571a:	bf04      	itt	eq
 800571c:	091b      	lsreq	r3, r3, #4
 800571e:	3004      	addeq	r0, #4
 8005720:	0799      	lsls	r1, r3, #30
 8005722:	bf04      	itt	eq
 8005724:	089b      	lsreq	r3, r3, #2
 8005726:	3002      	addeq	r0, #2
 8005728:	07d9      	lsls	r1, r3, #31
 800572a:	d403      	bmi.n	8005734 <__lo0bits+0x4e>
 800572c:	085b      	lsrs	r3, r3, #1
 800572e:	f100 0001 	add.w	r0, r0, #1
 8005732:	d003      	beq.n	800573c <__lo0bits+0x56>
 8005734:	6013      	str	r3, [r2, #0]
 8005736:	4770      	bx	lr
 8005738:	2000      	movs	r0, #0
 800573a:	4770      	bx	lr
 800573c:	2020      	movs	r0, #32
 800573e:	4770      	bx	lr

08005740 <__i2b>:
 8005740:	b510      	push	{r4, lr}
 8005742:	460c      	mov	r4, r1
 8005744:	2101      	movs	r1, #1
 8005746:	f7ff febd 	bl	80054c4 <_Balloc>
 800574a:	4602      	mov	r2, r0
 800574c:	b928      	cbnz	r0, 800575a <__i2b+0x1a>
 800574e:	f240 1145 	movw	r1, #325	@ 0x145
 8005752:	4b04      	ldr	r3, [pc, #16]	@ (8005764 <__i2b+0x24>)
 8005754:	4804      	ldr	r0, [pc, #16]	@ (8005768 <__i2b+0x28>)
 8005756:	f001 fc29 	bl	8006fac <__assert_func>
 800575a:	2301      	movs	r3, #1
 800575c:	6144      	str	r4, [r0, #20]
 800575e:	6103      	str	r3, [r0, #16]
 8005760:	bd10      	pop	{r4, pc}
 8005762:	bf00      	nop
 8005764:	08007d87 	.word	0x08007d87
 8005768:	08007d98 	.word	0x08007d98

0800576c <__multiply>:
 800576c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005770:	4614      	mov	r4, r2
 8005772:	690a      	ldr	r2, [r1, #16]
 8005774:	6923      	ldr	r3, [r4, #16]
 8005776:	460f      	mov	r7, r1
 8005778:	429a      	cmp	r2, r3
 800577a:	bfa2      	ittt	ge
 800577c:	4623      	movge	r3, r4
 800577e:	460c      	movge	r4, r1
 8005780:	461f      	movge	r7, r3
 8005782:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8005786:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800578a:	68a3      	ldr	r3, [r4, #8]
 800578c:	6861      	ldr	r1, [r4, #4]
 800578e:	eb0a 0609 	add.w	r6, sl, r9
 8005792:	42b3      	cmp	r3, r6
 8005794:	b085      	sub	sp, #20
 8005796:	bfb8      	it	lt
 8005798:	3101      	addlt	r1, #1
 800579a:	f7ff fe93 	bl	80054c4 <_Balloc>
 800579e:	b930      	cbnz	r0, 80057ae <__multiply+0x42>
 80057a0:	4602      	mov	r2, r0
 80057a2:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80057a6:	4b43      	ldr	r3, [pc, #268]	@ (80058b4 <__multiply+0x148>)
 80057a8:	4843      	ldr	r0, [pc, #268]	@ (80058b8 <__multiply+0x14c>)
 80057aa:	f001 fbff 	bl	8006fac <__assert_func>
 80057ae:	f100 0514 	add.w	r5, r0, #20
 80057b2:	462b      	mov	r3, r5
 80057b4:	2200      	movs	r2, #0
 80057b6:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80057ba:	4543      	cmp	r3, r8
 80057bc:	d321      	bcc.n	8005802 <__multiply+0x96>
 80057be:	f107 0114 	add.w	r1, r7, #20
 80057c2:	f104 0214 	add.w	r2, r4, #20
 80057c6:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 80057ca:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 80057ce:	9302      	str	r3, [sp, #8]
 80057d0:	1b13      	subs	r3, r2, r4
 80057d2:	3b15      	subs	r3, #21
 80057d4:	f023 0303 	bic.w	r3, r3, #3
 80057d8:	3304      	adds	r3, #4
 80057da:	f104 0715 	add.w	r7, r4, #21
 80057de:	42ba      	cmp	r2, r7
 80057e0:	bf38      	it	cc
 80057e2:	2304      	movcc	r3, #4
 80057e4:	9301      	str	r3, [sp, #4]
 80057e6:	9b02      	ldr	r3, [sp, #8]
 80057e8:	9103      	str	r1, [sp, #12]
 80057ea:	428b      	cmp	r3, r1
 80057ec:	d80c      	bhi.n	8005808 <__multiply+0x9c>
 80057ee:	2e00      	cmp	r6, #0
 80057f0:	dd03      	ble.n	80057fa <__multiply+0x8e>
 80057f2:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d05a      	beq.n	80058b0 <__multiply+0x144>
 80057fa:	6106      	str	r6, [r0, #16]
 80057fc:	b005      	add	sp, #20
 80057fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005802:	f843 2b04 	str.w	r2, [r3], #4
 8005806:	e7d8      	b.n	80057ba <__multiply+0x4e>
 8005808:	f8b1 a000 	ldrh.w	sl, [r1]
 800580c:	f1ba 0f00 	cmp.w	sl, #0
 8005810:	d023      	beq.n	800585a <__multiply+0xee>
 8005812:	46a9      	mov	r9, r5
 8005814:	f04f 0c00 	mov.w	ip, #0
 8005818:	f104 0e14 	add.w	lr, r4, #20
 800581c:	f85e 7b04 	ldr.w	r7, [lr], #4
 8005820:	f8d9 3000 	ldr.w	r3, [r9]
 8005824:	fa1f fb87 	uxth.w	fp, r7
 8005828:	b29b      	uxth	r3, r3
 800582a:	fb0a 330b 	mla	r3, sl, fp, r3
 800582e:	4463      	add	r3, ip
 8005830:	f8d9 c000 	ldr.w	ip, [r9]
 8005834:	0c3f      	lsrs	r7, r7, #16
 8005836:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800583a:	fb0a c707 	mla	r7, sl, r7, ip
 800583e:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8005842:	b29b      	uxth	r3, r3
 8005844:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8005848:	4572      	cmp	r2, lr
 800584a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800584e:	f849 3b04 	str.w	r3, [r9], #4
 8005852:	d8e3      	bhi.n	800581c <__multiply+0xb0>
 8005854:	9b01      	ldr	r3, [sp, #4]
 8005856:	f845 c003 	str.w	ip, [r5, r3]
 800585a:	9b03      	ldr	r3, [sp, #12]
 800585c:	3104      	adds	r1, #4
 800585e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8005862:	f1b9 0f00 	cmp.w	r9, #0
 8005866:	d021      	beq.n	80058ac <__multiply+0x140>
 8005868:	46ae      	mov	lr, r5
 800586a:	f04f 0a00 	mov.w	sl, #0
 800586e:	682b      	ldr	r3, [r5, #0]
 8005870:	f104 0c14 	add.w	ip, r4, #20
 8005874:	f8bc b000 	ldrh.w	fp, [ip]
 8005878:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800587c:	b29b      	uxth	r3, r3
 800587e:	fb09 770b 	mla	r7, r9, fp, r7
 8005882:	4457      	add	r7, sl
 8005884:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8005888:	f84e 3b04 	str.w	r3, [lr], #4
 800588c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005890:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005894:	f8be 3000 	ldrh.w	r3, [lr]
 8005898:	4562      	cmp	r2, ip
 800589a:	fb09 330a 	mla	r3, r9, sl, r3
 800589e:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 80058a2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80058a6:	d8e5      	bhi.n	8005874 <__multiply+0x108>
 80058a8:	9f01      	ldr	r7, [sp, #4]
 80058aa:	51eb      	str	r3, [r5, r7]
 80058ac:	3504      	adds	r5, #4
 80058ae:	e79a      	b.n	80057e6 <__multiply+0x7a>
 80058b0:	3e01      	subs	r6, #1
 80058b2:	e79c      	b.n	80057ee <__multiply+0x82>
 80058b4:	08007d87 	.word	0x08007d87
 80058b8:	08007d98 	.word	0x08007d98

080058bc <__pow5mult>:
 80058bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80058c0:	4615      	mov	r5, r2
 80058c2:	f012 0203 	ands.w	r2, r2, #3
 80058c6:	4607      	mov	r7, r0
 80058c8:	460e      	mov	r6, r1
 80058ca:	d007      	beq.n	80058dc <__pow5mult+0x20>
 80058cc:	4c25      	ldr	r4, [pc, #148]	@ (8005964 <__pow5mult+0xa8>)
 80058ce:	3a01      	subs	r2, #1
 80058d0:	2300      	movs	r3, #0
 80058d2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80058d6:	f7ff fe57 	bl	8005588 <__multadd>
 80058da:	4606      	mov	r6, r0
 80058dc:	10ad      	asrs	r5, r5, #2
 80058de:	d03d      	beq.n	800595c <__pow5mult+0xa0>
 80058e0:	69fc      	ldr	r4, [r7, #28]
 80058e2:	b97c      	cbnz	r4, 8005904 <__pow5mult+0x48>
 80058e4:	2010      	movs	r0, #16
 80058e6:	f7ff fd37 	bl	8005358 <malloc>
 80058ea:	4602      	mov	r2, r0
 80058ec:	61f8      	str	r0, [r7, #28]
 80058ee:	b928      	cbnz	r0, 80058fc <__pow5mult+0x40>
 80058f0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80058f4:	4b1c      	ldr	r3, [pc, #112]	@ (8005968 <__pow5mult+0xac>)
 80058f6:	481d      	ldr	r0, [pc, #116]	@ (800596c <__pow5mult+0xb0>)
 80058f8:	f001 fb58 	bl	8006fac <__assert_func>
 80058fc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005900:	6004      	str	r4, [r0, #0]
 8005902:	60c4      	str	r4, [r0, #12]
 8005904:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8005908:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800590c:	b94c      	cbnz	r4, 8005922 <__pow5mult+0x66>
 800590e:	f240 2171 	movw	r1, #625	@ 0x271
 8005912:	4638      	mov	r0, r7
 8005914:	f7ff ff14 	bl	8005740 <__i2b>
 8005918:	2300      	movs	r3, #0
 800591a:	4604      	mov	r4, r0
 800591c:	f8c8 0008 	str.w	r0, [r8, #8]
 8005920:	6003      	str	r3, [r0, #0]
 8005922:	f04f 0900 	mov.w	r9, #0
 8005926:	07eb      	lsls	r3, r5, #31
 8005928:	d50a      	bpl.n	8005940 <__pow5mult+0x84>
 800592a:	4631      	mov	r1, r6
 800592c:	4622      	mov	r2, r4
 800592e:	4638      	mov	r0, r7
 8005930:	f7ff ff1c 	bl	800576c <__multiply>
 8005934:	4680      	mov	r8, r0
 8005936:	4631      	mov	r1, r6
 8005938:	4638      	mov	r0, r7
 800593a:	f7ff fe03 	bl	8005544 <_Bfree>
 800593e:	4646      	mov	r6, r8
 8005940:	106d      	asrs	r5, r5, #1
 8005942:	d00b      	beq.n	800595c <__pow5mult+0xa0>
 8005944:	6820      	ldr	r0, [r4, #0]
 8005946:	b938      	cbnz	r0, 8005958 <__pow5mult+0x9c>
 8005948:	4622      	mov	r2, r4
 800594a:	4621      	mov	r1, r4
 800594c:	4638      	mov	r0, r7
 800594e:	f7ff ff0d 	bl	800576c <__multiply>
 8005952:	6020      	str	r0, [r4, #0]
 8005954:	f8c0 9000 	str.w	r9, [r0]
 8005958:	4604      	mov	r4, r0
 800595a:	e7e4      	b.n	8005926 <__pow5mult+0x6a>
 800595c:	4630      	mov	r0, r6
 800595e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005962:	bf00      	nop
 8005964:	08007df4 	.word	0x08007df4
 8005968:	08007d18 	.word	0x08007d18
 800596c:	08007d98 	.word	0x08007d98

08005970 <__lshift>:
 8005970:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005974:	460c      	mov	r4, r1
 8005976:	4607      	mov	r7, r0
 8005978:	4691      	mov	r9, r2
 800597a:	6923      	ldr	r3, [r4, #16]
 800597c:	6849      	ldr	r1, [r1, #4]
 800597e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8005982:	68a3      	ldr	r3, [r4, #8]
 8005984:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005988:	f108 0601 	add.w	r6, r8, #1
 800598c:	42b3      	cmp	r3, r6
 800598e:	db0b      	blt.n	80059a8 <__lshift+0x38>
 8005990:	4638      	mov	r0, r7
 8005992:	f7ff fd97 	bl	80054c4 <_Balloc>
 8005996:	4605      	mov	r5, r0
 8005998:	b948      	cbnz	r0, 80059ae <__lshift+0x3e>
 800599a:	4602      	mov	r2, r0
 800599c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80059a0:	4b27      	ldr	r3, [pc, #156]	@ (8005a40 <__lshift+0xd0>)
 80059a2:	4828      	ldr	r0, [pc, #160]	@ (8005a44 <__lshift+0xd4>)
 80059a4:	f001 fb02 	bl	8006fac <__assert_func>
 80059a8:	3101      	adds	r1, #1
 80059aa:	005b      	lsls	r3, r3, #1
 80059ac:	e7ee      	b.n	800598c <__lshift+0x1c>
 80059ae:	2300      	movs	r3, #0
 80059b0:	f100 0114 	add.w	r1, r0, #20
 80059b4:	f100 0210 	add.w	r2, r0, #16
 80059b8:	4618      	mov	r0, r3
 80059ba:	4553      	cmp	r3, sl
 80059bc:	db33      	blt.n	8005a26 <__lshift+0xb6>
 80059be:	6920      	ldr	r0, [r4, #16]
 80059c0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80059c4:	f104 0314 	add.w	r3, r4, #20
 80059c8:	f019 091f 	ands.w	r9, r9, #31
 80059cc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80059d0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80059d4:	d02b      	beq.n	8005a2e <__lshift+0xbe>
 80059d6:	468a      	mov	sl, r1
 80059d8:	2200      	movs	r2, #0
 80059da:	f1c9 0e20 	rsb	lr, r9, #32
 80059de:	6818      	ldr	r0, [r3, #0]
 80059e0:	fa00 f009 	lsl.w	r0, r0, r9
 80059e4:	4310      	orrs	r0, r2
 80059e6:	f84a 0b04 	str.w	r0, [sl], #4
 80059ea:	f853 2b04 	ldr.w	r2, [r3], #4
 80059ee:	459c      	cmp	ip, r3
 80059f0:	fa22 f20e 	lsr.w	r2, r2, lr
 80059f4:	d8f3      	bhi.n	80059de <__lshift+0x6e>
 80059f6:	ebac 0304 	sub.w	r3, ip, r4
 80059fa:	3b15      	subs	r3, #21
 80059fc:	f023 0303 	bic.w	r3, r3, #3
 8005a00:	3304      	adds	r3, #4
 8005a02:	f104 0015 	add.w	r0, r4, #21
 8005a06:	4584      	cmp	ip, r0
 8005a08:	bf38      	it	cc
 8005a0a:	2304      	movcc	r3, #4
 8005a0c:	50ca      	str	r2, [r1, r3]
 8005a0e:	b10a      	cbz	r2, 8005a14 <__lshift+0xa4>
 8005a10:	f108 0602 	add.w	r6, r8, #2
 8005a14:	3e01      	subs	r6, #1
 8005a16:	4638      	mov	r0, r7
 8005a18:	4621      	mov	r1, r4
 8005a1a:	612e      	str	r6, [r5, #16]
 8005a1c:	f7ff fd92 	bl	8005544 <_Bfree>
 8005a20:	4628      	mov	r0, r5
 8005a22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005a26:	f842 0f04 	str.w	r0, [r2, #4]!
 8005a2a:	3301      	adds	r3, #1
 8005a2c:	e7c5      	b.n	80059ba <__lshift+0x4a>
 8005a2e:	3904      	subs	r1, #4
 8005a30:	f853 2b04 	ldr.w	r2, [r3], #4
 8005a34:	459c      	cmp	ip, r3
 8005a36:	f841 2f04 	str.w	r2, [r1, #4]!
 8005a3a:	d8f9      	bhi.n	8005a30 <__lshift+0xc0>
 8005a3c:	e7ea      	b.n	8005a14 <__lshift+0xa4>
 8005a3e:	bf00      	nop
 8005a40:	08007d87 	.word	0x08007d87
 8005a44:	08007d98 	.word	0x08007d98

08005a48 <__mcmp>:
 8005a48:	4603      	mov	r3, r0
 8005a4a:	690a      	ldr	r2, [r1, #16]
 8005a4c:	6900      	ldr	r0, [r0, #16]
 8005a4e:	b530      	push	{r4, r5, lr}
 8005a50:	1a80      	subs	r0, r0, r2
 8005a52:	d10e      	bne.n	8005a72 <__mcmp+0x2a>
 8005a54:	3314      	adds	r3, #20
 8005a56:	3114      	adds	r1, #20
 8005a58:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8005a5c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8005a60:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8005a64:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8005a68:	4295      	cmp	r5, r2
 8005a6a:	d003      	beq.n	8005a74 <__mcmp+0x2c>
 8005a6c:	d205      	bcs.n	8005a7a <__mcmp+0x32>
 8005a6e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005a72:	bd30      	pop	{r4, r5, pc}
 8005a74:	42a3      	cmp	r3, r4
 8005a76:	d3f3      	bcc.n	8005a60 <__mcmp+0x18>
 8005a78:	e7fb      	b.n	8005a72 <__mcmp+0x2a>
 8005a7a:	2001      	movs	r0, #1
 8005a7c:	e7f9      	b.n	8005a72 <__mcmp+0x2a>
	...

08005a80 <__mdiff>:
 8005a80:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a84:	4689      	mov	r9, r1
 8005a86:	4606      	mov	r6, r0
 8005a88:	4611      	mov	r1, r2
 8005a8a:	4648      	mov	r0, r9
 8005a8c:	4614      	mov	r4, r2
 8005a8e:	f7ff ffdb 	bl	8005a48 <__mcmp>
 8005a92:	1e05      	subs	r5, r0, #0
 8005a94:	d112      	bne.n	8005abc <__mdiff+0x3c>
 8005a96:	4629      	mov	r1, r5
 8005a98:	4630      	mov	r0, r6
 8005a9a:	f7ff fd13 	bl	80054c4 <_Balloc>
 8005a9e:	4602      	mov	r2, r0
 8005aa0:	b928      	cbnz	r0, 8005aae <__mdiff+0x2e>
 8005aa2:	f240 2137 	movw	r1, #567	@ 0x237
 8005aa6:	4b3e      	ldr	r3, [pc, #248]	@ (8005ba0 <__mdiff+0x120>)
 8005aa8:	483e      	ldr	r0, [pc, #248]	@ (8005ba4 <__mdiff+0x124>)
 8005aaa:	f001 fa7f 	bl	8006fac <__assert_func>
 8005aae:	2301      	movs	r3, #1
 8005ab0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8005ab4:	4610      	mov	r0, r2
 8005ab6:	b003      	add	sp, #12
 8005ab8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005abc:	bfbc      	itt	lt
 8005abe:	464b      	movlt	r3, r9
 8005ac0:	46a1      	movlt	r9, r4
 8005ac2:	4630      	mov	r0, r6
 8005ac4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8005ac8:	bfba      	itte	lt
 8005aca:	461c      	movlt	r4, r3
 8005acc:	2501      	movlt	r5, #1
 8005ace:	2500      	movge	r5, #0
 8005ad0:	f7ff fcf8 	bl	80054c4 <_Balloc>
 8005ad4:	4602      	mov	r2, r0
 8005ad6:	b918      	cbnz	r0, 8005ae0 <__mdiff+0x60>
 8005ad8:	f240 2145 	movw	r1, #581	@ 0x245
 8005adc:	4b30      	ldr	r3, [pc, #192]	@ (8005ba0 <__mdiff+0x120>)
 8005ade:	e7e3      	b.n	8005aa8 <__mdiff+0x28>
 8005ae0:	f100 0b14 	add.w	fp, r0, #20
 8005ae4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8005ae8:	f109 0310 	add.w	r3, r9, #16
 8005aec:	60c5      	str	r5, [r0, #12]
 8005aee:	f04f 0c00 	mov.w	ip, #0
 8005af2:	f109 0514 	add.w	r5, r9, #20
 8005af6:	46d9      	mov	r9, fp
 8005af8:	6926      	ldr	r6, [r4, #16]
 8005afa:	f104 0e14 	add.w	lr, r4, #20
 8005afe:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8005b02:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8005b06:	9301      	str	r3, [sp, #4]
 8005b08:	9b01      	ldr	r3, [sp, #4]
 8005b0a:	f85e 0b04 	ldr.w	r0, [lr], #4
 8005b0e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8005b12:	b281      	uxth	r1, r0
 8005b14:	9301      	str	r3, [sp, #4]
 8005b16:	fa1f f38a 	uxth.w	r3, sl
 8005b1a:	1a5b      	subs	r3, r3, r1
 8005b1c:	0c00      	lsrs	r0, r0, #16
 8005b1e:	4463      	add	r3, ip
 8005b20:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8005b24:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8005b28:	b29b      	uxth	r3, r3
 8005b2a:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8005b2e:	4576      	cmp	r6, lr
 8005b30:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8005b34:	f849 3b04 	str.w	r3, [r9], #4
 8005b38:	d8e6      	bhi.n	8005b08 <__mdiff+0x88>
 8005b3a:	1b33      	subs	r3, r6, r4
 8005b3c:	3b15      	subs	r3, #21
 8005b3e:	f023 0303 	bic.w	r3, r3, #3
 8005b42:	3415      	adds	r4, #21
 8005b44:	3304      	adds	r3, #4
 8005b46:	42a6      	cmp	r6, r4
 8005b48:	bf38      	it	cc
 8005b4a:	2304      	movcc	r3, #4
 8005b4c:	441d      	add	r5, r3
 8005b4e:	445b      	add	r3, fp
 8005b50:	461e      	mov	r6, r3
 8005b52:	462c      	mov	r4, r5
 8005b54:	4544      	cmp	r4, r8
 8005b56:	d30e      	bcc.n	8005b76 <__mdiff+0xf6>
 8005b58:	f108 0103 	add.w	r1, r8, #3
 8005b5c:	1b49      	subs	r1, r1, r5
 8005b5e:	f021 0103 	bic.w	r1, r1, #3
 8005b62:	3d03      	subs	r5, #3
 8005b64:	45a8      	cmp	r8, r5
 8005b66:	bf38      	it	cc
 8005b68:	2100      	movcc	r1, #0
 8005b6a:	440b      	add	r3, r1
 8005b6c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8005b70:	b199      	cbz	r1, 8005b9a <__mdiff+0x11a>
 8005b72:	6117      	str	r7, [r2, #16]
 8005b74:	e79e      	b.n	8005ab4 <__mdiff+0x34>
 8005b76:	46e6      	mov	lr, ip
 8005b78:	f854 1b04 	ldr.w	r1, [r4], #4
 8005b7c:	fa1f fc81 	uxth.w	ip, r1
 8005b80:	44f4      	add	ip, lr
 8005b82:	0c08      	lsrs	r0, r1, #16
 8005b84:	4471      	add	r1, lr
 8005b86:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8005b8a:	b289      	uxth	r1, r1
 8005b8c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8005b90:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8005b94:	f846 1b04 	str.w	r1, [r6], #4
 8005b98:	e7dc      	b.n	8005b54 <__mdiff+0xd4>
 8005b9a:	3f01      	subs	r7, #1
 8005b9c:	e7e6      	b.n	8005b6c <__mdiff+0xec>
 8005b9e:	bf00      	nop
 8005ba0:	08007d87 	.word	0x08007d87
 8005ba4:	08007d98 	.word	0x08007d98

08005ba8 <__ulp>:
 8005ba8:	4b0e      	ldr	r3, [pc, #56]	@ (8005be4 <__ulp+0x3c>)
 8005baa:	400b      	ands	r3, r1
 8005bac:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	dc08      	bgt.n	8005bc6 <__ulp+0x1e>
 8005bb4:	425b      	negs	r3, r3
 8005bb6:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8005bba:	ea4f 5223 	mov.w	r2, r3, asr #20
 8005bbe:	da04      	bge.n	8005bca <__ulp+0x22>
 8005bc0:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8005bc4:	4113      	asrs	r3, r2
 8005bc6:	2200      	movs	r2, #0
 8005bc8:	e008      	b.n	8005bdc <__ulp+0x34>
 8005bca:	f1a2 0314 	sub.w	r3, r2, #20
 8005bce:	2b1e      	cmp	r3, #30
 8005bd0:	bfd6      	itet	le
 8005bd2:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8005bd6:	2201      	movgt	r2, #1
 8005bd8:	40da      	lsrle	r2, r3
 8005bda:	2300      	movs	r3, #0
 8005bdc:	4619      	mov	r1, r3
 8005bde:	4610      	mov	r0, r2
 8005be0:	4770      	bx	lr
 8005be2:	bf00      	nop
 8005be4:	7ff00000 	.word	0x7ff00000

08005be8 <__b2d>:
 8005be8:	6902      	ldr	r2, [r0, #16]
 8005bea:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005bec:	f100 0614 	add.w	r6, r0, #20
 8005bf0:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 8005bf4:	f852 4c04 	ldr.w	r4, [r2, #-4]
 8005bf8:	4f1e      	ldr	r7, [pc, #120]	@ (8005c74 <__b2d+0x8c>)
 8005bfa:	4620      	mov	r0, r4
 8005bfc:	f7ff fd54 	bl	80056a8 <__hi0bits>
 8005c00:	4603      	mov	r3, r0
 8005c02:	f1c0 0020 	rsb	r0, r0, #32
 8005c06:	2b0a      	cmp	r3, #10
 8005c08:	f1a2 0504 	sub.w	r5, r2, #4
 8005c0c:	6008      	str	r0, [r1, #0]
 8005c0e:	dc12      	bgt.n	8005c36 <__b2d+0x4e>
 8005c10:	42ae      	cmp	r6, r5
 8005c12:	bf2c      	ite	cs
 8005c14:	2200      	movcs	r2, #0
 8005c16:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8005c1a:	f1c3 0c0b 	rsb	ip, r3, #11
 8005c1e:	3315      	adds	r3, #21
 8005c20:	fa24 fe0c 	lsr.w	lr, r4, ip
 8005c24:	fa04 f303 	lsl.w	r3, r4, r3
 8005c28:	fa22 f20c 	lsr.w	r2, r2, ip
 8005c2c:	ea4e 0107 	orr.w	r1, lr, r7
 8005c30:	431a      	orrs	r2, r3
 8005c32:	4610      	mov	r0, r2
 8005c34:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005c36:	42ae      	cmp	r6, r5
 8005c38:	bf36      	itet	cc
 8005c3a:	f1a2 0508 	subcc.w	r5, r2, #8
 8005c3e:	2200      	movcs	r2, #0
 8005c40:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8005c44:	3b0b      	subs	r3, #11
 8005c46:	d012      	beq.n	8005c6e <__b2d+0x86>
 8005c48:	f1c3 0720 	rsb	r7, r3, #32
 8005c4c:	fa22 f107 	lsr.w	r1, r2, r7
 8005c50:	409c      	lsls	r4, r3
 8005c52:	430c      	orrs	r4, r1
 8005c54:	42b5      	cmp	r5, r6
 8005c56:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 8005c5a:	bf94      	ite	ls
 8005c5c:	2400      	movls	r4, #0
 8005c5e:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 8005c62:	409a      	lsls	r2, r3
 8005c64:	40fc      	lsrs	r4, r7
 8005c66:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8005c6a:	4322      	orrs	r2, r4
 8005c6c:	e7e1      	b.n	8005c32 <__b2d+0x4a>
 8005c6e:	ea44 0107 	orr.w	r1, r4, r7
 8005c72:	e7de      	b.n	8005c32 <__b2d+0x4a>
 8005c74:	3ff00000 	.word	0x3ff00000

08005c78 <__d2b>:
 8005c78:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8005c7c:	2101      	movs	r1, #1
 8005c7e:	4690      	mov	r8, r2
 8005c80:	4699      	mov	r9, r3
 8005c82:	9e08      	ldr	r6, [sp, #32]
 8005c84:	f7ff fc1e 	bl	80054c4 <_Balloc>
 8005c88:	4604      	mov	r4, r0
 8005c8a:	b930      	cbnz	r0, 8005c9a <__d2b+0x22>
 8005c8c:	4602      	mov	r2, r0
 8005c8e:	f240 310f 	movw	r1, #783	@ 0x30f
 8005c92:	4b23      	ldr	r3, [pc, #140]	@ (8005d20 <__d2b+0xa8>)
 8005c94:	4823      	ldr	r0, [pc, #140]	@ (8005d24 <__d2b+0xac>)
 8005c96:	f001 f989 	bl	8006fac <__assert_func>
 8005c9a:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8005c9e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005ca2:	b10d      	cbz	r5, 8005ca8 <__d2b+0x30>
 8005ca4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005ca8:	9301      	str	r3, [sp, #4]
 8005caa:	f1b8 0300 	subs.w	r3, r8, #0
 8005cae:	d024      	beq.n	8005cfa <__d2b+0x82>
 8005cb0:	4668      	mov	r0, sp
 8005cb2:	9300      	str	r3, [sp, #0]
 8005cb4:	f7ff fd17 	bl	80056e6 <__lo0bits>
 8005cb8:	e9dd 1200 	ldrd	r1, r2, [sp]
 8005cbc:	b1d8      	cbz	r0, 8005cf6 <__d2b+0x7e>
 8005cbe:	f1c0 0320 	rsb	r3, r0, #32
 8005cc2:	fa02 f303 	lsl.w	r3, r2, r3
 8005cc6:	430b      	orrs	r3, r1
 8005cc8:	40c2      	lsrs	r2, r0
 8005cca:	6163      	str	r3, [r4, #20]
 8005ccc:	9201      	str	r2, [sp, #4]
 8005cce:	9b01      	ldr	r3, [sp, #4]
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	bf0c      	ite	eq
 8005cd4:	2201      	moveq	r2, #1
 8005cd6:	2202      	movne	r2, #2
 8005cd8:	61a3      	str	r3, [r4, #24]
 8005cda:	6122      	str	r2, [r4, #16]
 8005cdc:	b1ad      	cbz	r5, 8005d0a <__d2b+0x92>
 8005cde:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8005ce2:	4405      	add	r5, r0
 8005ce4:	6035      	str	r5, [r6, #0]
 8005ce6:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8005cea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005cec:	6018      	str	r0, [r3, #0]
 8005cee:	4620      	mov	r0, r4
 8005cf0:	b002      	add	sp, #8
 8005cf2:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8005cf6:	6161      	str	r1, [r4, #20]
 8005cf8:	e7e9      	b.n	8005cce <__d2b+0x56>
 8005cfa:	a801      	add	r0, sp, #4
 8005cfc:	f7ff fcf3 	bl	80056e6 <__lo0bits>
 8005d00:	9b01      	ldr	r3, [sp, #4]
 8005d02:	2201      	movs	r2, #1
 8005d04:	6163      	str	r3, [r4, #20]
 8005d06:	3020      	adds	r0, #32
 8005d08:	e7e7      	b.n	8005cda <__d2b+0x62>
 8005d0a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8005d0e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8005d12:	6030      	str	r0, [r6, #0]
 8005d14:	6918      	ldr	r0, [r3, #16]
 8005d16:	f7ff fcc7 	bl	80056a8 <__hi0bits>
 8005d1a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8005d1e:	e7e4      	b.n	8005cea <__d2b+0x72>
 8005d20:	08007d87 	.word	0x08007d87
 8005d24:	08007d98 	.word	0x08007d98

08005d28 <__ratio>:
 8005d28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d2c:	b085      	sub	sp, #20
 8005d2e:	e9cd 1000 	strd	r1, r0, [sp]
 8005d32:	a902      	add	r1, sp, #8
 8005d34:	f7ff ff58 	bl	8005be8 <__b2d>
 8005d38:	468b      	mov	fp, r1
 8005d3a:	4606      	mov	r6, r0
 8005d3c:	460f      	mov	r7, r1
 8005d3e:	9800      	ldr	r0, [sp, #0]
 8005d40:	a903      	add	r1, sp, #12
 8005d42:	f7ff ff51 	bl	8005be8 <__b2d>
 8005d46:	460d      	mov	r5, r1
 8005d48:	9b01      	ldr	r3, [sp, #4]
 8005d4a:	4689      	mov	r9, r1
 8005d4c:	6919      	ldr	r1, [r3, #16]
 8005d4e:	9b00      	ldr	r3, [sp, #0]
 8005d50:	4604      	mov	r4, r0
 8005d52:	691b      	ldr	r3, [r3, #16]
 8005d54:	4630      	mov	r0, r6
 8005d56:	1ac9      	subs	r1, r1, r3
 8005d58:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8005d5c:	1a9b      	subs	r3, r3, r2
 8005d5e:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	bfcd      	iteet	gt
 8005d66:	463a      	movgt	r2, r7
 8005d68:	462a      	movle	r2, r5
 8005d6a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8005d6e:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 8005d72:	bfd8      	it	le
 8005d74:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8005d78:	464b      	mov	r3, r9
 8005d7a:	4622      	mov	r2, r4
 8005d7c:	4659      	mov	r1, fp
 8005d7e:	f7fa fcd5 	bl	800072c <__aeabi_ddiv>
 8005d82:	b005      	add	sp, #20
 8005d84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08005d88 <__copybits>:
 8005d88:	3901      	subs	r1, #1
 8005d8a:	b570      	push	{r4, r5, r6, lr}
 8005d8c:	1149      	asrs	r1, r1, #5
 8005d8e:	6914      	ldr	r4, [r2, #16]
 8005d90:	3101      	adds	r1, #1
 8005d92:	f102 0314 	add.w	r3, r2, #20
 8005d96:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8005d9a:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8005d9e:	1f05      	subs	r5, r0, #4
 8005da0:	42a3      	cmp	r3, r4
 8005da2:	d30c      	bcc.n	8005dbe <__copybits+0x36>
 8005da4:	1aa3      	subs	r3, r4, r2
 8005da6:	3b11      	subs	r3, #17
 8005da8:	f023 0303 	bic.w	r3, r3, #3
 8005dac:	3211      	adds	r2, #17
 8005dae:	42a2      	cmp	r2, r4
 8005db0:	bf88      	it	hi
 8005db2:	2300      	movhi	r3, #0
 8005db4:	4418      	add	r0, r3
 8005db6:	2300      	movs	r3, #0
 8005db8:	4288      	cmp	r0, r1
 8005dba:	d305      	bcc.n	8005dc8 <__copybits+0x40>
 8005dbc:	bd70      	pop	{r4, r5, r6, pc}
 8005dbe:	f853 6b04 	ldr.w	r6, [r3], #4
 8005dc2:	f845 6f04 	str.w	r6, [r5, #4]!
 8005dc6:	e7eb      	b.n	8005da0 <__copybits+0x18>
 8005dc8:	f840 3b04 	str.w	r3, [r0], #4
 8005dcc:	e7f4      	b.n	8005db8 <__copybits+0x30>

08005dce <__any_on>:
 8005dce:	f100 0214 	add.w	r2, r0, #20
 8005dd2:	6900      	ldr	r0, [r0, #16]
 8005dd4:	114b      	asrs	r3, r1, #5
 8005dd6:	4298      	cmp	r0, r3
 8005dd8:	b510      	push	{r4, lr}
 8005dda:	db11      	blt.n	8005e00 <__any_on+0x32>
 8005ddc:	dd0a      	ble.n	8005df4 <__any_on+0x26>
 8005dde:	f011 011f 	ands.w	r1, r1, #31
 8005de2:	d007      	beq.n	8005df4 <__any_on+0x26>
 8005de4:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8005de8:	fa24 f001 	lsr.w	r0, r4, r1
 8005dec:	fa00 f101 	lsl.w	r1, r0, r1
 8005df0:	428c      	cmp	r4, r1
 8005df2:	d10b      	bne.n	8005e0c <__any_on+0x3e>
 8005df4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8005df8:	4293      	cmp	r3, r2
 8005dfa:	d803      	bhi.n	8005e04 <__any_on+0x36>
 8005dfc:	2000      	movs	r0, #0
 8005dfe:	bd10      	pop	{r4, pc}
 8005e00:	4603      	mov	r3, r0
 8005e02:	e7f7      	b.n	8005df4 <__any_on+0x26>
 8005e04:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8005e08:	2900      	cmp	r1, #0
 8005e0a:	d0f5      	beq.n	8005df8 <__any_on+0x2a>
 8005e0c:	2001      	movs	r0, #1
 8005e0e:	e7f6      	b.n	8005dfe <__any_on+0x30>

08005e10 <sulp>:
 8005e10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005e14:	460f      	mov	r7, r1
 8005e16:	4690      	mov	r8, r2
 8005e18:	f7ff fec6 	bl	8005ba8 <__ulp>
 8005e1c:	4604      	mov	r4, r0
 8005e1e:	460d      	mov	r5, r1
 8005e20:	f1b8 0f00 	cmp.w	r8, #0
 8005e24:	d011      	beq.n	8005e4a <sulp+0x3a>
 8005e26:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8005e2a:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	dd0b      	ble.n	8005e4a <sulp+0x3a>
 8005e32:	2400      	movs	r4, #0
 8005e34:	051b      	lsls	r3, r3, #20
 8005e36:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8005e3a:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8005e3e:	4622      	mov	r2, r4
 8005e40:	462b      	mov	r3, r5
 8005e42:	f7fa fb49 	bl	80004d8 <__aeabi_dmul>
 8005e46:	4604      	mov	r4, r0
 8005e48:	460d      	mov	r5, r1
 8005e4a:	4620      	mov	r0, r4
 8005e4c:	4629      	mov	r1, r5
 8005e4e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005e52:	0000      	movs	r0, r0
 8005e54:	0000      	movs	r0, r0
	...

08005e58 <_strtod_l>:
 8005e58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e5c:	b09f      	sub	sp, #124	@ 0x7c
 8005e5e:	9217      	str	r2, [sp, #92]	@ 0x5c
 8005e60:	2200      	movs	r2, #0
 8005e62:	460c      	mov	r4, r1
 8005e64:	921a      	str	r2, [sp, #104]	@ 0x68
 8005e66:	f04f 0a00 	mov.w	sl, #0
 8005e6a:	f04f 0b00 	mov.w	fp, #0
 8005e6e:	460a      	mov	r2, r1
 8005e70:	9005      	str	r0, [sp, #20]
 8005e72:	9219      	str	r2, [sp, #100]	@ 0x64
 8005e74:	7811      	ldrb	r1, [r2, #0]
 8005e76:	292b      	cmp	r1, #43	@ 0x2b
 8005e78:	d048      	beq.n	8005f0c <_strtod_l+0xb4>
 8005e7a:	d836      	bhi.n	8005eea <_strtod_l+0x92>
 8005e7c:	290d      	cmp	r1, #13
 8005e7e:	d830      	bhi.n	8005ee2 <_strtod_l+0x8a>
 8005e80:	2908      	cmp	r1, #8
 8005e82:	d830      	bhi.n	8005ee6 <_strtod_l+0x8e>
 8005e84:	2900      	cmp	r1, #0
 8005e86:	d039      	beq.n	8005efc <_strtod_l+0xa4>
 8005e88:	2200      	movs	r2, #0
 8005e8a:	920b      	str	r2, [sp, #44]	@ 0x2c
 8005e8c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8005e8e:	782a      	ldrb	r2, [r5, #0]
 8005e90:	2a30      	cmp	r2, #48	@ 0x30
 8005e92:	f040 80b1 	bne.w	8005ff8 <_strtod_l+0x1a0>
 8005e96:	786a      	ldrb	r2, [r5, #1]
 8005e98:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8005e9c:	2a58      	cmp	r2, #88	@ 0x58
 8005e9e:	d16c      	bne.n	8005f7a <_strtod_l+0x122>
 8005ea0:	9302      	str	r3, [sp, #8]
 8005ea2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005ea4:	4a8e      	ldr	r2, [pc, #568]	@ (80060e0 <_strtod_l+0x288>)
 8005ea6:	9301      	str	r3, [sp, #4]
 8005ea8:	ab1a      	add	r3, sp, #104	@ 0x68
 8005eaa:	9300      	str	r3, [sp, #0]
 8005eac:	9805      	ldr	r0, [sp, #20]
 8005eae:	ab1b      	add	r3, sp, #108	@ 0x6c
 8005eb0:	a919      	add	r1, sp, #100	@ 0x64
 8005eb2:	f001 f915 	bl	80070e0 <__gethex>
 8005eb6:	f010 060f 	ands.w	r6, r0, #15
 8005eba:	4604      	mov	r4, r0
 8005ebc:	d005      	beq.n	8005eca <_strtod_l+0x72>
 8005ebe:	2e06      	cmp	r6, #6
 8005ec0:	d126      	bne.n	8005f10 <_strtod_l+0xb8>
 8005ec2:	2300      	movs	r3, #0
 8005ec4:	3501      	adds	r5, #1
 8005ec6:	9519      	str	r5, [sp, #100]	@ 0x64
 8005ec8:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005eca:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	f040 8584 	bne.w	80069da <_strtod_l+0xb82>
 8005ed2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005ed4:	b1bb      	cbz	r3, 8005f06 <_strtod_l+0xae>
 8005ed6:	4650      	mov	r0, sl
 8005ed8:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 8005edc:	b01f      	add	sp, #124	@ 0x7c
 8005ede:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ee2:	2920      	cmp	r1, #32
 8005ee4:	d1d0      	bne.n	8005e88 <_strtod_l+0x30>
 8005ee6:	3201      	adds	r2, #1
 8005ee8:	e7c3      	b.n	8005e72 <_strtod_l+0x1a>
 8005eea:	292d      	cmp	r1, #45	@ 0x2d
 8005eec:	d1cc      	bne.n	8005e88 <_strtod_l+0x30>
 8005eee:	2101      	movs	r1, #1
 8005ef0:	910b      	str	r1, [sp, #44]	@ 0x2c
 8005ef2:	1c51      	adds	r1, r2, #1
 8005ef4:	9119      	str	r1, [sp, #100]	@ 0x64
 8005ef6:	7852      	ldrb	r2, [r2, #1]
 8005ef8:	2a00      	cmp	r2, #0
 8005efa:	d1c7      	bne.n	8005e8c <_strtod_l+0x34>
 8005efc:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8005efe:	9419      	str	r4, [sp, #100]	@ 0x64
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	f040 8568 	bne.w	80069d6 <_strtod_l+0xb7e>
 8005f06:	4650      	mov	r0, sl
 8005f08:	4659      	mov	r1, fp
 8005f0a:	e7e7      	b.n	8005edc <_strtod_l+0x84>
 8005f0c:	2100      	movs	r1, #0
 8005f0e:	e7ef      	b.n	8005ef0 <_strtod_l+0x98>
 8005f10:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8005f12:	b13a      	cbz	r2, 8005f24 <_strtod_l+0xcc>
 8005f14:	2135      	movs	r1, #53	@ 0x35
 8005f16:	a81c      	add	r0, sp, #112	@ 0x70
 8005f18:	f7ff ff36 	bl	8005d88 <__copybits>
 8005f1c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8005f1e:	9805      	ldr	r0, [sp, #20]
 8005f20:	f7ff fb10 	bl	8005544 <_Bfree>
 8005f24:	3e01      	subs	r6, #1
 8005f26:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8005f28:	2e04      	cmp	r6, #4
 8005f2a:	d806      	bhi.n	8005f3a <_strtod_l+0xe2>
 8005f2c:	e8df f006 	tbb	[pc, r6]
 8005f30:	201d0314 	.word	0x201d0314
 8005f34:	14          	.byte	0x14
 8005f35:	00          	.byte	0x00
 8005f36:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8005f3a:	05e1      	lsls	r1, r4, #23
 8005f3c:	bf48      	it	mi
 8005f3e:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8005f42:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8005f46:	0d1b      	lsrs	r3, r3, #20
 8005f48:	051b      	lsls	r3, r3, #20
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d1bd      	bne.n	8005eca <_strtod_l+0x72>
 8005f4e:	f7fe fb2b 	bl	80045a8 <__errno>
 8005f52:	2322      	movs	r3, #34	@ 0x22
 8005f54:	6003      	str	r3, [r0, #0]
 8005f56:	e7b8      	b.n	8005eca <_strtod_l+0x72>
 8005f58:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8005f5c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8005f60:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8005f64:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8005f68:	e7e7      	b.n	8005f3a <_strtod_l+0xe2>
 8005f6a:	f8df b178 	ldr.w	fp, [pc, #376]	@ 80060e4 <_strtod_l+0x28c>
 8005f6e:	e7e4      	b.n	8005f3a <_strtod_l+0xe2>
 8005f70:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8005f74:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 8005f78:	e7df      	b.n	8005f3a <_strtod_l+0xe2>
 8005f7a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005f7c:	1c5a      	adds	r2, r3, #1
 8005f7e:	9219      	str	r2, [sp, #100]	@ 0x64
 8005f80:	785b      	ldrb	r3, [r3, #1]
 8005f82:	2b30      	cmp	r3, #48	@ 0x30
 8005f84:	d0f9      	beq.n	8005f7a <_strtod_l+0x122>
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d09f      	beq.n	8005eca <_strtod_l+0x72>
 8005f8a:	2301      	movs	r3, #1
 8005f8c:	9309      	str	r3, [sp, #36]	@ 0x24
 8005f8e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005f90:	220a      	movs	r2, #10
 8005f92:	930c      	str	r3, [sp, #48]	@ 0x30
 8005f94:	2300      	movs	r3, #0
 8005f96:	461f      	mov	r7, r3
 8005f98:	9308      	str	r3, [sp, #32]
 8005f9a:	930a      	str	r3, [sp, #40]	@ 0x28
 8005f9c:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8005f9e:	7805      	ldrb	r5, [r0, #0]
 8005fa0:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8005fa4:	b2d9      	uxtb	r1, r3
 8005fa6:	2909      	cmp	r1, #9
 8005fa8:	d928      	bls.n	8005ffc <_strtod_l+0x1a4>
 8005faa:	2201      	movs	r2, #1
 8005fac:	494e      	ldr	r1, [pc, #312]	@ (80060e8 <_strtod_l+0x290>)
 8005fae:	f000 ffc7 	bl	8006f40 <strncmp>
 8005fb2:	2800      	cmp	r0, #0
 8005fb4:	d032      	beq.n	800601c <_strtod_l+0x1c4>
 8005fb6:	2000      	movs	r0, #0
 8005fb8:	462a      	mov	r2, r5
 8005fba:	4681      	mov	r9, r0
 8005fbc:	463d      	mov	r5, r7
 8005fbe:	4603      	mov	r3, r0
 8005fc0:	2a65      	cmp	r2, #101	@ 0x65
 8005fc2:	d001      	beq.n	8005fc8 <_strtod_l+0x170>
 8005fc4:	2a45      	cmp	r2, #69	@ 0x45
 8005fc6:	d114      	bne.n	8005ff2 <_strtod_l+0x19a>
 8005fc8:	b91d      	cbnz	r5, 8005fd2 <_strtod_l+0x17a>
 8005fca:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005fcc:	4302      	orrs	r2, r0
 8005fce:	d095      	beq.n	8005efc <_strtod_l+0xa4>
 8005fd0:	2500      	movs	r5, #0
 8005fd2:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8005fd4:	1c62      	adds	r2, r4, #1
 8005fd6:	9219      	str	r2, [sp, #100]	@ 0x64
 8005fd8:	7862      	ldrb	r2, [r4, #1]
 8005fda:	2a2b      	cmp	r2, #43	@ 0x2b
 8005fdc:	d077      	beq.n	80060ce <_strtod_l+0x276>
 8005fde:	2a2d      	cmp	r2, #45	@ 0x2d
 8005fe0:	d07b      	beq.n	80060da <_strtod_l+0x282>
 8005fe2:	f04f 0c00 	mov.w	ip, #0
 8005fe6:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8005fea:	2909      	cmp	r1, #9
 8005fec:	f240 8082 	bls.w	80060f4 <_strtod_l+0x29c>
 8005ff0:	9419      	str	r4, [sp, #100]	@ 0x64
 8005ff2:	f04f 0800 	mov.w	r8, #0
 8005ff6:	e0a2      	b.n	800613e <_strtod_l+0x2e6>
 8005ff8:	2300      	movs	r3, #0
 8005ffa:	e7c7      	b.n	8005f8c <_strtod_l+0x134>
 8005ffc:	2f08      	cmp	r7, #8
 8005ffe:	bfd5      	itete	le
 8006000:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 8006002:	9908      	ldrgt	r1, [sp, #32]
 8006004:	fb02 3301 	mlale	r3, r2, r1, r3
 8006008:	fb02 3301 	mlagt	r3, r2, r1, r3
 800600c:	f100 0001 	add.w	r0, r0, #1
 8006010:	bfd4      	ite	le
 8006012:	930a      	strle	r3, [sp, #40]	@ 0x28
 8006014:	9308      	strgt	r3, [sp, #32]
 8006016:	3701      	adds	r7, #1
 8006018:	9019      	str	r0, [sp, #100]	@ 0x64
 800601a:	e7bf      	b.n	8005f9c <_strtod_l+0x144>
 800601c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800601e:	1c5a      	adds	r2, r3, #1
 8006020:	9219      	str	r2, [sp, #100]	@ 0x64
 8006022:	785a      	ldrb	r2, [r3, #1]
 8006024:	b37f      	cbz	r7, 8006086 <_strtod_l+0x22e>
 8006026:	4681      	mov	r9, r0
 8006028:	463d      	mov	r5, r7
 800602a:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800602e:	2b09      	cmp	r3, #9
 8006030:	d912      	bls.n	8006058 <_strtod_l+0x200>
 8006032:	2301      	movs	r3, #1
 8006034:	e7c4      	b.n	8005fc0 <_strtod_l+0x168>
 8006036:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006038:	3001      	adds	r0, #1
 800603a:	1c5a      	adds	r2, r3, #1
 800603c:	9219      	str	r2, [sp, #100]	@ 0x64
 800603e:	785a      	ldrb	r2, [r3, #1]
 8006040:	2a30      	cmp	r2, #48	@ 0x30
 8006042:	d0f8      	beq.n	8006036 <_strtod_l+0x1de>
 8006044:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8006048:	2b08      	cmp	r3, #8
 800604a:	f200 84cb 	bhi.w	80069e4 <_strtod_l+0xb8c>
 800604e:	4681      	mov	r9, r0
 8006050:	2000      	movs	r0, #0
 8006052:	4605      	mov	r5, r0
 8006054:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006056:	930c      	str	r3, [sp, #48]	@ 0x30
 8006058:	3a30      	subs	r2, #48	@ 0x30
 800605a:	f100 0301 	add.w	r3, r0, #1
 800605e:	d02a      	beq.n	80060b6 <_strtod_l+0x25e>
 8006060:	4499      	add	r9, r3
 8006062:	210a      	movs	r1, #10
 8006064:	462b      	mov	r3, r5
 8006066:	eb00 0c05 	add.w	ip, r0, r5
 800606a:	4563      	cmp	r3, ip
 800606c:	d10d      	bne.n	800608a <_strtod_l+0x232>
 800606e:	1c69      	adds	r1, r5, #1
 8006070:	4401      	add	r1, r0
 8006072:	4428      	add	r0, r5
 8006074:	2808      	cmp	r0, #8
 8006076:	dc16      	bgt.n	80060a6 <_strtod_l+0x24e>
 8006078:	230a      	movs	r3, #10
 800607a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800607c:	fb03 2300 	mla	r3, r3, r0, r2
 8006080:	930a      	str	r3, [sp, #40]	@ 0x28
 8006082:	2300      	movs	r3, #0
 8006084:	e018      	b.n	80060b8 <_strtod_l+0x260>
 8006086:	4638      	mov	r0, r7
 8006088:	e7da      	b.n	8006040 <_strtod_l+0x1e8>
 800608a:	2b08      	cmp	r3, #8
 800608c:	f103 0301 	add.w	r3, r3, #1
 8006090:	dc03      	bgt.n	800609a <_strtod_l+0x242>
 8006092:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8006094:	434e      	muls	r6, r1
 8006096:	960a      	str	r6, [sp, #40]	@ 0x28
 8006098:	e7e7      	b.n	800606a <_strtod_l+0x212>
 800609a:	2b10      	cmp	r3, #16
 800609c:	bfde      	ittt	le
 800609e:	9e08      	ldrle	r6, [sp, #32]
 80060a0:	434e      	mulle	r6, r1
 80060a2:	9608      	strle	r6, [sp, #32]
 80060a4:	e7e1      	b.n	800606a <_strtod_l+0x212>
 80060a6:	280f      	cmp	r0, #15
 80060a8:	dceb      	bgt.n	8006082 <_strtod_l+0x22a>
 80060aa:	230a      	movs	r3, #10
 80060ac:	9808      	ldr	r0, [sp, #32]
 80060ae:	fb03 2300 	mla	r3, r3, r0, r2
 80060b2:	9308      	str	r3, [sp, #32]
 80060b4:	e7e5      	b.n	8006082 <_strtod_l+0x22a>
 80060b6:	4629      	mov	r1, r5
 80060b8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80060ba:	460d      	mov	r5, r1
 80060bc:	1c50      	adds	r0, r2, #1
 80060be:	9019      	str	r0, [sp, #100]	@ 0x64
 80060c0:	7852      	ldrb	r2, [r2, #1]
 80060c2:	4618      	mov	r0, r3
 80060c4:	e7b1      	b.n	800602a <_strtod_l+0x1d2>
 80060c6:	f04f 0900 	mov.w	r9, #0
 80060ca:	2301      	movs	r3, #1
 80060cc:	e77d      	b.n	8005fca <_strtod_l+0x172>
 80060ce:	f04f 0c00 	mov.w	ip, #0
 80060d2:	1ca2      	adds	r2, r4, #2
 80060d4:	9219      	str	r2, [sp, #100]	@ 0x64
 80060d6:	78a2      	ldrb	r2, [r4, #2]
 80060d8:	e785      	b.n	8005fe6 <_strtod_l+0x18e>
 80060da:	f04f 0c01 	mov.w	ip, #1
 80060de:	e7f8      	b.n	80060d2 <_strtod_l+0x27a>
 80060e0:	08007f08 	.word	0x08007f08
 80060e4:	7ff00000 	.word	0x7ff00000
 80060e8:	08007ef0 	.word	0x08007ef0
 80060ec:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80060ee:	1c51      	adds	r1, r2, #1
 80060f0:	9119      	str	r1, [sp, #100]	@ 0x64
 80060f2:	7852      	ldrb	r2, [r2, #1]
 80060f4:	2a30      	cmp	r2, #48	@ 0x30
 80060f6:	d0f9      	beq.n	80060ec <_strtod_l+0x294>
 80060f8:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 80060fc:	2908      	cmp	r1, #8
 80060fe:	f63f af78 	bhi.w	8005ff2 <_strtod_l+0x19a>
 8006102:	f04f 080a 	mov.w	r8, #10
 8006106:	3a30      	subs	r2, #48	@ 0x30
 8006108:	920e      	str	r2, [sp, #56]	@ 0x38
 800610a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800610c:	920f      	str	r2, [sp, #60]	@ 0x3c
 800610e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006110:	1c56      	adds	r6, r2, #1
 8006112:	9619      	str	r6, [sp, #100]	@ 0x64
 8006114:	7852      	ldrb	r2, [r2, #1]
 8006116:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800611a:	f1be 0f09 	cmp.w	lr, #9
 800611e:	d939      	bls.n	8006194 <_strtod_l+0x33c>
 8006120:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8006122:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8006126:	1a76      	subs	r6, r6, r1
 8006128:	2e08      	cmp	r6, #8
 800612a:	dc03      	bgt.n	8006134 <_strtod_l+0x2dc>
 800612c:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800612e:	4588      	cmp	r8, r1
 8006130:	bfa8      	it	ge
 8006132:	4688      	movge	r8, r1
 8006134:	f1bc 0f00 	cmp.w	ip, #0
 8006138:	d001      	beq.n	800613e <_strtod_l+0x2e6>
 800613a:	f1c8 0800 	rsb	r8, r8, #0
 800613e:	2d00      	cmp	r5, #0
 8006140:	d14e      	bne.n	80061e0 <_strtod_l+0x388>
 8006142:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006144:	4308      	orrs	r0, r1
 8006146:	f47f aec0 	bne.w	8005eca <_strtod_l+0x72>
 800614a:	2b00      	cmp	r3, #0
 800614c:	f47f aed6 	bne.w	8005efc <_strtod_l+0xa4>
 8006150:	2a69      	cmp	r2, #105	@ 0x69
 8006152:	d028      	beq.n	80061a6 <_strtod_l+0x34e>
 8006154:	dc25      	bgt.n	80061a2 <_strtod_l+0x34a>
 8006156:	2a49      	cmp	r2, #73	@ 0x49
 8006158:	d025      	beq.n	80061a6 <_strtod_l+0x34e>
 800615a:	2a4e      	cmp	r2, #78	@ 0x4e
 800615c:	f47f aece 	bne.w	8005efc <_strtod_l+0xa4>
 8006160:	499a      	ldr	r1, [pc, #616]	@ (80063cc <_strtod_l+0x574>)
 8006162:	a819      	add	r0, sp, #100	@ 0x64
 8006164:	f001 f9de 	bl	8007524 <__match>
 8006168:	2800      	cmp	r0, #0
 800616a:	f43f aec7 	beq.w	8005efc <_strtod_l+0xa4>
 800616e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006170:	781b      	ldrb	r3, [r3, #0]
 8006172:	2b28      	cmp	r3, #40	@ 0x28
 8006174:	d12e      	bne.n	80061d4 <_strtod_l+0x37c>
 8006176:	4996      	ldr	r1, [pc, #600]	@ (80063d0 <_strtod_l+0x578>)
 8006178:	aa1c      	add	r2, sp, #112	@ 0x70
 800617a:	a819      	add	r0, sp, #100	@ 0x64
 800617c:	f001 f9e6 	bl	800754c <__hexnan>
 8006180:	2805      	cmp	r0, #5
 8006182:	d127      	bne.n	80061d4 <_strtod_l+0x37c>
 8006184:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8006186:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800618a:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800618e:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8006192:	e69a      	b.n	8005eca <_strtod_l+0x72>
 8006194:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8006196:	fb08 2101 	mla	r1, r8, r1, r2
 800619a:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800619e:	920e      	str	r2, [sp, #56]	@ 0x38
 80061a0:	e7b5      	b.n	800610e <_strtod_l+0x2b6>
 80061a2:	2a6e      	cmp	r2, #110	@ 0x6e
 80061a4:	e7da      	b.n	800615c <_strtod_l+0x304>
 80061a6:	498b      	ldr	r1, [pc, #556]	@ (80063d4 <_strtod_l+0x57c>)
 80061a8:	a819      	add	r0, sp, #100	@ 0x64
 80061aa:	f001 f9bb 	bl	8007524 <__match>
 80061ae:	2800      	cmp	r0, #0
 80061b0:	f43f aea4 	beq.w	8005efc <_strtod_l+0xa4>
 80061b4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80061b6:	4988      	ldr	r1, [pc, #544]	@ (80063d8 <_strtod_l+0x580>)
 80061b8:	3b01      	subs	r3, #1
 80061ba:	a819      	add	r0, sp, #100	@ 0x64
 80061bc:	9319      	str	r3, [sp, #100]	@ 0x64
 80061be:	f001 f9b1 	bl	8007524 <__match>
 80061c2:	b910      	cbnz	r0, 80061ca <_strtod_l+0x372>
 80061c4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80061c6:	3301      	adds	r3, #1
 80061c8:	9319      	str	r3, [sp, #100]	@ 0x64
 80061ca:	f04f 0a00 	mov.w	sl, #0
 80061ce:	f8df b20c 	ldr.w	fp, [pc, #524]	@ 80063dc <_strtod_l+0x584>
 80061d2:	e67a      	b.n	8005eca <_strtod_l+0x72>
 80061d4:	4882      	ldr	r0, [pc, #520]	@ (80063e0 <_strtod_l+0x588>)
 80061d6:	f000 fee3 	bl	8006fa0 <nan>
 80061da:	4682      	mov	sl, r0
 80061dc:	468b      	mov	fp, r1
 80061de:	e674      	b.n	8005eca <_strtod_l+0x72>
 80061e0:	eba8 0309 	sub.w	r3, r8, r9
 80061e4:	2f00      	cmp	r7, #0
 80061e6:	bf08      	it	eq
 80061e8:	462f      	moveq	r7, r5
 80061ea:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80061ec:	2d10      	cmp	r5, #16
 80061ee:	462c      	mov	r4, r5
 80061f0:	9309      	str	r3, [sp, #36]	@ 0x24
 80061f2:	bfa8      	it	ge
 80061f4:	2410      	movge	r4, #16
 80061f6:	f7fa f8f5 	bl	80003e4 <__aeabi_ui2d>
 80061fa:	2d09      	cmp	r5, #9
 80061fc:	4682      	mov	sl, r0
 80061fe:	468b      	mov	fp, r1
 8006200:	dc11      	bgt.n	8006226 <_strtod_l+0x3ce>
 8006202:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006204:	2b00      	cmp	r3, #0
 8006206:	f43f ae60 	beq.w	8005eca <_strtod_l+0x72>
 800620a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800620c:	dd76      	ble.n	80062fc <_strtod_l+0x4a4>
 800620e:	2b16      	cmp	r3, #22
 8006210:	dc5d      	bgt.n	80062ce <_strtod_l+0x476>
 8006212:	4974      	ldr	r1, [pc, #464]	@ (80063e4 <_strtod_l+0x58c>)
 8006214:	4652      	mov	r2, sl
 8006216:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800621a:	465b      	mov	r3, fp
 800621c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006220:	f7fa f95a 	bl	80004d8 <__aeabi_dmul>
 8006224:	e7d9      	b.n	80061da <_strtod_l+0x382>
 8006226:	4b6f      	ldr	r3, [pc, #444]	@ (80063e4 <_strtod_l+0x58c>)
 8006228:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800622c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8006230:	f7fa f952 	bl	80004d8 <__aeabi_dmul>
 8006234:	4682      	mov	sl, r0
 8006236:	9808      	ldr	r0, [sp, #32]
 8006238:	468b      	mov	fp, r1
 800623a:	f7fa f8d3 	bl	80003e4 <__aeabi_ui2d>
 800623e:	4602      	mov	r2, r0
 8006240:	460b      	mov	r3, r1
 8006242:	4650      	mov	r0, sl
 8006244:	4659      	mov	r1, fp
 8006246:	f7f9 ff91 	bl	800016c <__adddf3>
 800624a:	2d0f      	cmp	r5, #15
 800624c:	4682      	mov	sl, r0
 800624e:	468b      	mov	fp, r1
 8006250:	ddd7      	ble.n	8006202 <_strtod_l+0x3aa>
 8006252:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006254:	1b2c      	subs	r4, r5, r4
 8006256:	441c      	add	r4, r3
 8006258:	2c00      	cmp	r4, #0
 800625a:	f340 8096 	ble.w	800638a <_strtod_l+0x532>
 800625e:	f014 030f 	ands.w	r3, r4, #15
 8006262:	d00a      	beq.n	800627a <_strtod_l+0x422>
 8006264:	495f      	ldr	r1, [pc, #380]	@ (80063e4 <_strtod_l+0x58c>)
 8006266:	4652      	mov	r2, sl
 8006268:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800626c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006270:	465b      	mov	r3, fp
 8006272:	f7fa f931 	bl	80004d8 <__aeabi_dmul>
 8006276:	4682      	mov	sl, r0
 8006278:	468b      	mov	fp, r1
 800627a:	f034 040f 	bics.w	r4, r4, #15
 800627e:	d073      	beq.n	8006368 <_strtod_l+0x510>
 8006280:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8006284:	dd48      	ble.n	8006318 <_strtod_l+0x4c0>
 8006286:	2400      	movs	r4, #0
 8006288:	46a0      	mov	r8, r4
 800628a:	46a1      	mov	r9, r4
 800628c:	940a      	str	r4, [sp, #40]	@ 0x28
 800628e:	2322      	movs	r3, #34	@ 0x22
 8006290:	f04f 0a00 	mov.w	sl, #0
 8006294:	9a05      	ldr	r2, [sp, #20]
 8006296:	f8df b144 	ldr.w	fp, [pc, #324]	@ 80063dc <_strtod_l+0x584>
 800629a:	6013      	str	r3, [r2, #0]
 800629c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800629e:	2b00      	cmp	r3, #0
 80062a0:	f43f ae13 	beq.w	8005eca <_strtod_l+0x72>
 80062a4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80062a6:	9805      	ldr	r0, [sp, #20]
 80062a8:	f7ff f94c 	bl	8005544 <_Bfree>
 80062ac:	4649      	mov	r1, r9
 80062ae:	9805      	ldr	r0, [sp, #20]
 80062b0:	f7ff f948 	bl	8005544 <_Bfree>
 80062b4:	4641      	mov	r1, r8
 80062b6:	9805      	ldr	r0, [sp, #20]
 80062b8:	f7ff f944 	bl	8005544 <_Bfree>
 80062bc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80062be:	9805      	ldr	r0, [sp, #20]
 80062c0:	f7ff f940 	bl	8005544 <_Bfree>
 80062c4:	4621      	mov	r1, r4
 80062c6:	9805      	ldr	r0, [sp, #20]
 80062c8:	f7ff f93c 	bl	8005544 <_Bfree>
 80062cc:	e5fd      	b.n	8005eca <_strtod_l+0x72>
 80062ce:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80062d0:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 80062d4:	4293      	cmp	r3, r2
 80062d6:	dbbc      	blt.n	8006252 <_strtod_l+0x3fa>
 80062d8:	4c42      	ldr	r4, [pc, #264]	@ (80063e4 <_strtod_l+0x58c>)
 80062da:	f1c5 050f 	rsb	r5, r5, #15
 80062de:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80062e2:	4652      	mov	r2, sl
 80062e4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80062e8:	465b      	mov	r3, fp
 80062ea:	f7fa f8f5 	bl	80004d8 <__aeabi_dmul>
 80062ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80062f0:	1b5d      	subs	r5, r3, r5
 80062f2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 80062f6:	e9d4 2300 	ldrd	r2, r3, [r4]
 80062fa:	e791      	b.n	8006220 <_strtod_l+0x3c8>
 80062fc:	3316      	adds	r3, #22
 80062fe:	dba8      	blt.n	8006252 <_strtod_l+0x3fa>
 8006300:	4b38      	ldr	r3, [pc, #224]	@ (80063e4 <_strtod_l+0x58c>)
 8006302:	eba9 0808 	sub.w	r8, r9, r8
 8006306:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800630a:	4650      	mov	r0, sl
 800630c:	e9d8 2300 	ldrd	r2, r3, [r8]
 8006310:	4659      	mov	r1, fp
 8006312:	f7fa fa0b 	bl	800072c <__aeabi_ddiv>
 8006316:	e760      	b.n	80061da <_strtod_l+0x382>
 8006318:	4b33      	ldr	r3, [pc, #204]	@ (80063e8 <_strtod_l+0x590>)
 800631a:	4650      	mov	r0, sl
 800631c:	9308      	str	r3, [sp, #32]
 800631e:	2300      	movs	r3, #0
 8006320:	4659      	mov	r1, fp
 8006322:	461e      	mov	r6, r3
 8006324:	1124      	asrs	r4, r4, #4
 8006326:	2c01      	cmp	r4, #1
 8006328:	dc21      	bgt.n	800636e <_strtod_l+0x516>
 800632a:	b10b      	cbz	r3, 8006330 <_strtod_l+0x4d8>
 800632c:	4682      	mov	sl, r0
 800632e:	468b      	mov	fp, r1
 8006330:	492d      	ldr	r1, [pc, #180]	@ (80063e8 <_strtod_l+0x590>)
 8006332:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8006336:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800633a:	4652      	mov	r2, sl
 800633c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006340:	465b      	mov	r3, fp
 8006342:	f7fa f8c9 	bl	80004d8 <__aeabi_dmul>
 8006346:	4b25      	ldr	r3, [pc, #148]	@ (80063dc <_strtod_l+0x584>)
 8006348:	460a      	mov	r2, r1
 800634a:	400b      	ands	r3, r1
 800634c:	4927      	ldr	r1, [pc, #156]	@ (80063ec <_strtod_l+0x594>)
 800634e:	4682      	mov	sl, r0
 8006350:	428b      	cmp	r3, r1
 8006352:	d898      	bhi.n	8006286 <_strtod_l+0x42e>
 8006354:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8006358:	428b      	cmp	r3, r1
 800635a:	bf86      	itte	hi
 800635c:	f04f 3aff 	movhi.w	sl, #4294967295	@ 0xffffffff
 8006360:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 80063f0 <_strtod_l+0x598>
 8006364:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8006368:	2300      	movs	r3, #0
 800636a:	9308      	str	r3, [sp, #32]
 800636c:	e07a      	b.n	8006464 <_strtod_l+0x60c>
 800636e:	07e2      	lsls	r2, r4, #31
 8006370:	d505      	bpl.n	800637e <_strtod_l+0x526>
 8006372:	9b08      	ldr	r3, [sp, #32]
 8006374:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006378:	f7fa f8ae 	bl	80004d8 <__aeabi_dmul>
 800637c:	2301      	movs	r3, #1
 800637e:	9a08      	ldr	r2, [sp, #32]
 8006380:	3601      	adds	r6, #1
 8006382:	3208      	adds	r2, #8
 8006384:	1064      	asrs	r4, r4, #1
 8006386:	9208      	str	r2, [sp, #32]
 8006388:	e7cd      	b.n	8006326 <_strtod_l+0x4ce>
 800638a:	d0ed      	beq.n	8006368 <_strtod_l+0x510>
 800638c:	4264      	negs	r4, r4
 800638e:	f014 020f 	ands.w	r2, r4, #15
 8006392:	d00a      	beq.n	80063aa <_strtod_l+0x552>
 8006394:	4b13      	ldr	r3, [pc, #76]	@ (80063e4 <_strtod_l+0x58c>)
 8006396:	4650      	mov	r0, sl
 8006398:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800639c:	4659      	mov	r1, fp
 800639e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063a2:	f7fa f9c3 	bl	800072c <__aeabi_ddiv>
 80063a6:	4682      	mov	sl, r0
 80063a8:	468b      	mov	fp, r1
 80063aa:	1124      	asrs	r4, r4, #4
 80063ac:	d0dc      	beq.n	8006368 <_strtod_l+0x510>
 80063ae:	2c1f      	cmp	r4, #31
 80063b0:	dd20      	ble.n	80063f4 <_strtod_l+0x59c>
 80063b2:	2400      	movs	r4, #0
 80063b4:	46a0      	mov	r8, r4
 80063b6:	46a1      	mov	r9, r4
 80063b8:	940a      	str	r4, [sp, #40]	@ 0x28
 80063ba:	2322      	movs	r3, #34	@ 0x22
 80063bc:	9a05      	ldr	r2, [sp, #20]
 80063be:	f04f 0a00 	mov.w	sl, #0
 80063c2:	f04f 0b00 	mov.w	fp, #0
 80063c6:	6013      	str	r3, [r2, #0]
 80063c8:	e768      	b.n	800629c <_strtod_l+0x444>
 80063ca:	bf00      	nop
 80063cc:	08007cdf 	.word	0x08007cdf
 80063d0:	08007ef4 	.word	0x08007ef4
 80063d4:	08007cd7 	.word	0x08007cd7
 80063d8:	08007d0e 	.word	0x08007d0e
 80063dc:	7ff00000 	.word	0x7ff00000
 80063e0:	0800809d 	.word	0x0800809d
 80063e4:	08007e28 	.word	0x08007e28
 80063e8:	08007e00 	.word	0x08007e00
 80063ec:	7ca00000 	.word	0x7ca00000
 80063f0:	7fefffff 	.word	0x7fefffff
 80063f4:	f014 0310 	ands.w	r3, r4, #16
 80063f8:	bf18      	it	ne
 80063fa:	236a      	movne	r3, #106	@ 0x6a
 80063fc:	4650      	mov	r0, sl
 80063fe:	9308      	str	r3, [sp, #32]
 8006400:	4659      	mov	r1, fp
 8006402:	2300      	movs	r3, #0
 8006404:	4ea9      	ldr	r6, [pc, #676]	@ (80066ac <_strtod_l+0x854>)
 8006406:	07e2      	lsls	r2, r4, #31
 8006408:	d504      	bpl.n	8006414 <_strtod_l+0x5bc>
 800640a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800640e:	f7fa f863 	bl	80004d8 <__aeabi_dmul>
 8006412:	2301      	movs	r3, #1
 8006414:	1064      	asrs	r4, r4, #1
 8006416:	f106 0608 	add.w	r6, r6, #8
 800641a:	d1f4      	bne.n	8006406 <_strtod_l+0x5ae>
 800641c:	b10b      	cbz	r3, 8006422 <_strtod_l+0x5ca>
 800641e:	4682      	mov	sl, r0
 8006420:	468b      	mov	fp, r1
 8006422:	9b08      	ldr	r3, [sp, #32]
 8006424:	b1b3      	cbz	r3, 8006454 <_strtod_l+0x5fc>
 8006426:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800642a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800642e:	2b00      	cmp	r3, #0
 8006430:	4659      	mov	r1, fp
 8006432:	dd0f      	ble.n	8006454 <_strtod_l+0x5fc>
 8006434:	2b1f      	cmp	r3, #31
 8006436:	dd57      	ble.n	80064e8 <_strtod_l+0x690>
 8006438:	2b34      	cmp	r3, #52	@ 0x34
 800643a:	bfd8      	it	le
 800643c:	f04f 33ff 	movle.w	r3, #4294967295	@ 0xffffffff
 8006440:	f04f 0a00 	mov.w	sl, #0
 8006444:	bfcf      	iteee	gt
 8006446:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800644a:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800644e:	4093      	lslle	r3, r2
 8006450:	ea03 0b01 	andle.w	fp, r3, r1
 8006454:	2200      	movs	r2, #0
 8006456:	2300      	movs	r3, #0
 8006458:	4650      	mov	r0, sl
 800645a:	4659      	mov	r1, fp
 800645c:	f7fa faa4 	bl	80009a8 <__aeabi_dcmpeq>
 8006460:	2800      	cmp	r0, #0
 8006462:	d1a6      	bne.n	80063b2 <_strtod_l+0x55a>
 8006464:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006466:	463a      	mov	r2, r7
 8006468:	9300      	str	r3, [sp, #0]
 800646a:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800646c:	462b      	mov	r3, r5
 800646e:	9805      	ldr	r0, [sp, #20]
 8006470:	f7ff f8d0 	bl	8005614 <__s2b>
 8006474:	900a      	str	r0, [sp, #40]	@ 0x28
 8006476:	2800      	cmp	r0, #0
 8006478:	f43f af05 	beq.w	8006286 <_strtod_l+0x42e>
 800647c:	2400      	movs	r4, #0
 800647e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006480:	eba9 0308 	sub.w	r3, r9, r8
 8006484:	2a00      	cmp	r2, #0
 8006486:	bfa8      	it	ge
 8006488:	2300      	movge	r3, #0
 800648a:	46a0      	mov	r8, r4
 800648c:	9312      	str	r3, [sp, #72]	@ 0x48
 800648e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8006492:	9316      	str	r3, [sp, #88]	@ 0x58
 8006494:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006496:	9805      	ldr	r0, [sp, #20]
 8006498:	6859      	ldr	r1, [r3, #4]
 800649a:	f7ff f813 	bl	80054c4 <_Balloc>
 800649e:	4681      	mov	r9, r0
 80064a0:	2800      	cmp	r0, #0
 80064a2:	f43f aef4 	beq.w	800628e <_strtod_l+0x436>
 80064a6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80064a8:	300c      	adds	r0, #12
 80064aa:	691a      	ldr	r2, [r3, #16]
 80064ac:	f103 010c 	add.w	r1, r3, #12
 80064b0:	3202      	adds	r2, #2
 80064b2:	0092      	lsls	r2, r2, #2
 80064b4:	f000 fd66 	bl	8006f84 <memcpy>
 80064b8:	ab1c      	add	r3, sp, #112	@ 0x70
 80064ba:	9301      	str	r3, [sp, #4]
 80064bc:	ab1b      	add	r3, sp, #108	@ 0x6c
 80064be:	9300      	str	r3, [sp, #0]
 80064c0:	4652      	mov	r2, sl
 80064c2:	465b      	mov	r3, fp
 80064c4:	9805      	ldr	r0, [sp, #20]
 80064c6:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 80064ca:	f7ff fbd5 	bl	8005c78 <__d2b>
 80064ce:	901a      	str	r0, [sp, #104]	@ 0x68
 80064d0:	2800      	cmp	r0, #0
 80064d2:	f43f aedc 	beq.w	800628e <_strtod_l+0x436>
 80064d6:	2101      	movs	r1, #1
 80064d8:	9805      	ldr	r0, [sp, #20]
 80064da:	f7ff f931 	bl	8005740 <__i2b>
 80064de:	4680      	mov	r8, r0
 80064e0:	b948      	cbnz	r0, 80064f6 <_strtod_l+0x69e>
 80064e2:	f04f 0800 	mov.w	r8, #0
 80064e6:	e6d2      	b.n	800628e <_strtod_l+0x436>
 80064e8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80064ec:	fa02 f303 	lsl.w	r3, r2, r3
 80064f0:	ea03 0a0a 	and.w	sl, r3, sl
 80064f4:	e7ae      	b.n	8006454 <_strtod_l+0x5fc>
 80064f6:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 80064f8:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 80064fa:	2d00      	cmp	r5, #0
 80064fc:	bfab      	itete	ge
 80064fe:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8006500:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8006502:	18ef      	addge	r7, r5, r3
 8006504:	1b5e      	sublt	r6, r3, r5
 8006506:	9b08      	ldr	r3, [sp, #32]
 8006508:	bfa8      	it	ge
 800650a:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800650c:	eba5 0503 	sub.w	r5, r5, r3
 8006510:	4415      	add	r5, r2
 8006512:	4b67      	ldr	r3, [pc, #412]	@ (80066b0 <_strtod_l+0x858>)
 8006514:	f105 35ff 	add.w	r5, r5, #4294967295	@ 0xffffffff
 8006518:	bfb8      	it	lt
 800651a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800651c:	429d      	cmp	r5, r3
 800651e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8006522:	da50      	bge.n	80065c6 <_strtod_l+0x76e>
 8006524:	1b5b      	subs	r3, r3, r5
 8006526:	2b1f      	cmp	r3, #31
 8006528:	f04f 0101 	mov.w	r1, #1
 800652c:	eba2 0203 	sub.w	r2, r2, r3
 8006530:	dc3d      	bgt.n	80065ae <_strtod_l+0x756>
 8006532:	fa01 f303 	lsl.w	r3, r1, r3
 8006536:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006538:	2300      	movs	r3, #0
 800653a:	9310      	str	r3, [sp, #64]	@ 0x40
 800653c:	18bd      	adds	r5, r7, r2
 800653e:	9b08      	ldr	r3, [sp, #32]
 8006540:	42af      	cmp	r7, r5
 8006542:	4416      	add	r6, r2
 8006544:	441e      	add	r6, r3
 8006546:	463b      	mov	r3, r7
 8006548:	bfa8      	it	ge
 800654a:	462b      	movge	r3, r5
 800654c:	42b3      	cmp	r3, r6
 800654e:	bfa8      	it	ge
 8006550:	4633      	movge	r3, r6
 8006552:	2b00      	cmp	r3, #0
 8006554:	bfc2      	ittt	gt
 8006556:	1aed      	subgt	r5, r5, r3
 8006558:	1af6      	subgt	r6, r6, r3
 800655a:	1aff      	subgt	r7, r7, r3
 800655c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800655e:	2b00      	cmp	r3, #0
 8006560:	dd16      	ble.n	8006590 <_strtod_l+0x738>
 8006562:	4641      	mov	r1, r8
 8006564:	461a      	mov	r2, r3
 8006566:	9805      	ldr	r0, [sp, #20]
 8006568:	f7ff f9a8 	bl	80058bc <__pow5mult>
 800656c:	4680      	mov	r8, r0
 800656e:	2800      	cmp	r0, #0
 8006570:	d0b7      	beq.n	80064e2 <_strtod_l+0x68a>
 8006572:	4601      	mov	r1, r0
 8006574:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8006576:	9805      	ldr	r0, [sp, #20]
 8006578:	f7ff f8f8 	bl	800576c <__multiply>
 800657c:	900e      	str	r0, [sp, #56]	@ 0x38
 800657e:	2800      	cmp	r0, #0
 8006580:	f43f ae85 	beq.w	800628e <_strtod_l+0x436>
 8006584:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006586:	9805      	ldr	r0, [sp, #20]
 8006588:	f7fe ffdc 	bl	8005544 <_Bfree>
 800658c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800658e:	931a      	str	r3, [sp, #104]	@ 0x68
 8006590:	2d00      	cmp	r5, #0
 8006592:	dc1d      	bgt.n	80065d0 <_strtod_l+0x778>
 8006594:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006596:	2b00      	cmp	r3, #0
 8006598:	dd23      	ble.n	80065e2 <_strtod_l+0x78a>
 800659a:	4649      	mov	r1, r9
 800659c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800659e:	9805      	ldr	r0, [sp, #20]
 80065a0:	f7ff f98c 	bl	80058bc <__pow5mult>
 80065a4:	4681      	mov	r9, r0
 80065a6:	b9e0      	cbnz	r0, 80065e2 <_strtod_l+0x78a>
 80065a8:	f04f 0900 	mov.w	r9, #0
 80065ac:	e66f      	b.n	800628e <_strtod_l+0x436>
 80065ae:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 80065b2:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 80065b6:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 80065ba:	35e2      	adds	r5, #226	@ 0xe2
 80065bc:	fa01 f305 	lsl.w	r3, r1, r5
 80065c0:	9310      	str	r3, [sp, #64]	@ 0x40
 80065c2:	9113      	str	r1, [sp, #76]	@ 0x4c
 80065c4:	e7ba      	b.n	800653c <_strtod_l+0x6e4>
 80065c6:	2300      	movs	r3, #0
 80065c8:	9310      	str	r3, [sp, #64]	@ 0x40
 80065ca:	2301      	movs	r3, #1
 80065cc:	9313      	str	r3, [sp, #76]	@ 0x4c
 80065ce:	e7b5      	b.n	800653c <_strtod_l+0x6e4>
 80065d0:	462a      	mov	r2, r5
 80065d2:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80065d4:	9805      	ldr	r0, [sp, #20]
 80065d6:	f7ff f9cb 	bl	8005970 <__lshift>
 80065da:	901a      	str	r0, [sp, #104]	@ 0x68
 80065dc:	2800      	cmp	r0, #0
 80065de:	d1d9      	bne.n	8006594 <_strtod_l+0x73c>
 80065e0:	e655      	b.n	800628e <_strtod_l+0x436>
 80065e2:	2e00      	cmp	r6, #0
 80065e4:	dd07      	ble.n	80065f6 <_strtod_l+0x79e>
 80065e6:	4649      	mov	r1, r9
 80065e8:	4632      	mov	r2, r6
 80065ea:	9805      	ldr	r0, [sp, #20]
 80065ec:	f7ff f9c0 	bl	8005970 <__lshift>
 80065f0:	4681      	mov	r9, r0
 80065f2:	2800      	cmp	r0, #0
 80065f4:	d0d8      	beq.n	80065a8 <_strtod_l+0x750>
 80065f6:	2f00      	cmp	r7, #0
 80065f8:	dd08      	ble.n	800660c <_strtod_l+0x7b4>
 80065fa:	4641      	mov	r1, r8
 80065fc:	463a      	mov	r2, r7
 80065fe:	9805      	ldr	r0, [sp, #20]
 8006600:	f7ff f9b6 	bl	8005970 <__lshift>
 8006604:	4680      	mov	r8, r0
 8006606:	2800      	cmp	r0, #0
 8006608:	f43f ae41 	beq.w	800628e <_strtod_l+0x436>
 800660c:	464a      	mov	r2, r9
 800660e:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006610:	9805      	ldr	r0, [sp, #20]
 8006612:	f7ff fa35 	bl	8005a80 <__mdiff>
 8006616:	4604      	mov	r4, r0
 8006618:	2800      	cmp	r0, #0
 800661a:	f43f ae38 	beq.w	800628e <_strtod_l+0x436>
 800661e:	68c3      	ldr	r3, [r0, #12]
 8006620:	4641      	mov	r1, r8
 8006622:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006624:	2300      	movs	r3, #0
 8006626:	60c3      	str	r3, [r0, #12]
 8006628:	f7ff fa0e 	bl	8005a48 <__mcmp>
 800662c:	2800      	cmp	r0, #0
 800662e:	da45      	bge.n	80066bc <_strtod_l+0x864>
 8006630:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006632:	ea53 030a 	orrs.w	r3, r3, sl
 8006636:	d16b      	bne.n	8006710 <_strtod_l+0x8b8>
 8006638:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800663c:	2b00      	cmp	r3, #0
 800663e:	d167      	bne.n	8006710 <_strtod_l+0x8b8>
 8006640:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8006644:	0d1b      	lsrs	r3, r3, #20
 8006646:	051b      	lsls	r3, r3, #20
 8006648:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800664c:	d960      	bls.n	8006710 <_strtod_l+0x8b8>
 800664e:	6963      	ldr	r3, [r4, #20]
 8006650:	b913      	cbnz	r3, 8006658 <_strtod_l+0x800>
 8006652:	6923      	ldr	r3, [r4, #16]
 8006654:	2b01      	cmp	r3, #1
 8006656:	dd5b      	ble.n	8006710 <_strtod_l+0x8b8>
 8006658:	4621      	mov	r1, r4
 800665a:	2201      	movs	r2, #1
 800665c:	9805      	ldr	r0, [sp, #20]
 800665e:	f7ff f987 	bl	8005970 <__lshift>
 8006662:	4641      	mov	r1, r8
 8006664:	4604      	mov	r4, r0
 8006666:	f7ff f9ef 	bl	8005a48 <__mcmp>
 800666a:	2800      	cmp	r0, #0
 800666c:	dd50      	ble.n	8006710 <_strtod_l+0x8b8>
 800666e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8006672:	9a08      	ldr	r2, [sp, #32]
 8006674:	0d1b      	lsrs	r3, r3, #20
 8006676:	051b      	lsls	r3, r3, #20
 8006678:	2a00      	cmp	r2, #0
 800667a:	d06a      	beq.n	8006752 <_strtod_l+0x8fa>
 800667c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8006680:	d867      	bhi.n	8006752 <_strtod_l+0x8fa>
 8006682:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8006686:	f67f ae98 	bls.w	80063ba <_strtod_l+0x562>
 800668a:	4650      	mov	r0, sl
 800668c:	4659      	mov	r1, fp
 800668e:	4b09      	ldr	r3, [pc, #36]	@ (80066b4 <_strtod_l+0x85c>)
 8006690:	2200      	movs	r2, #0
 8006692:	f7f9 ff21 	bl	80004d8 <__aeabi_dmul>
 8006696:	4b08      	ldr	r3, [pc, #32]	@ (80066b8 <_strtod_l+0x860>)
 8006698:	4682      	mov	sl, r0
 800669a:	400b      	ands	r3, r1
 800669c:	468b      	mov	fp, r1
 800669e:	2b00      	cmp	r3, #0
 80066a0:	f47f ae00 	bne.w	80062a4 <_strtod_l+0x44c>
 80066a4:	2322      	movs	r3, #34	@ 0x22
 80066a6:	9a05      	ldr	r2, [sp, #20]
 80066a8:	6013      	str	r3, [r2, #0]
 80066aa:	e5fb      	b.n	80062a4 <_strtod_l+0x44c>
 80066ac:	08007f20 	.word	0x08007f20
 80066b0:	fffffc02 	.word	0xfffffc02
 80066b4:	39500000 	.word	0x39500000
 80066b8:	7ff00000 	.word	0x7ff00000
 80066bc:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 80066c0:	d165      	bne.n	800678e <_strtod_l+0x936>
 80066c2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80066c4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80066c8:	b35a      	cbz	r2, 8006722 <_strtod_l+0x8ca>
 80066ca:	4a99      	ldr	r2, [pc, #612]	@ (8006930 <_strtod_l+0xad8>)
 80066cc:	4293      	cmp	r3, r2
 80066ce:	d12b      	bne.n	8006728 <_strtod_l+0x8d0>
 80066d0:	9b08      	ldr	r3, [sp, #32]
 80066d2:	4651      	mov	r1, sl
 80066d4:	b303      	cbz	r3, 8006718 <_strtod_l+0x8c0>
 80066d6:	465a      	mov	r2, fp
 80066d8:	4b96      	ldr	r3, [pc, #600]	@ (8006934 <_strtod_l+0xadc>)
 80066da:	4013      	ands	r3, r2
 80066dc:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 80066e0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80066e4:	d81b      	bhi.n	800671e <_strtod_l+0x8c6>
 80066e6:	0d1b      	lsrs	r3, r3, #20
 80066e8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80066ec:	fa02 f303 	lsl.w	r3, r2, r3
 80066f0:	4299      	cmp	r1, r3
 80066f2:	d119      	bne.n	8006728 <_strtod_l+0x8d0>
 80066f4:	4b90      	ldr	r3, [pc, #576]	@ (8006938 <_strtod_l+0xae0>)
 80066f6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80066f8:	429a      	cmp	r2, r3
 80066fa:	d102      	bne.n	8006702 <_strtod_l+0x8aa>
 80066fc:	3101      	adds	r1, #1
 80066fe:	f43f adc6 	beq.w	800628e <_strtod_l+0x436>
 8006702:	f04f 0a00 	mov.w	sl, #0
 8006706:	4b8b      	ldr	r3, [pc, #556]	@ (8006934 <_strtod_l+0xadc>)
 8006708:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800670a:	401a      	ands	r2, r3
 800670c:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8006710:	9b08      	ldr	r3, [sp, #32]
 8006712:	2b00      	cmp	r3, #0
 8006714:	d1b9      	bne.n	800668a <_strtod_l+0x832>
 8006716:	e5c5      	b.n	80062a4 <_strtod_l+0x44c>
 8006718:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800671c:	e7e8      	b.n	80066f0 <_strtod_l+0x898>
 800671e:	4613      	mov	r3, r2
 8006720:	e7e6      	b.n	80066f0 <_strtod_l+0x898>
 8006722:	ea53 030a 	orrs.w	r3, r3, sl
 8006726:	d0a2      	beq.n	800666e <_strtod_l+0x816>
 8006728:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800672a:	b1db      	cbz	r3, 8006764 <_strtod_l+0x90c>
 800672c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800672e:	4213      	tst	r3, r2
 8006730:	d0ee      	beq.n	8006710 <_strtod_l+0x8b8>
 8006732:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006734:	4650      	mov	r0, sl
 8006736:	4659      	mov	r1, fp
 8006738:	9a08      	ldr	r2, [sp, #32]
 800673a:	b1bb      	cbz	r3, 800676c <_strtod_l+0x914>
 800673c:	f7ff fb68 	bl	8005e10 <sulp>
 8006740:	4602      	mov	r2, r0
 8006742:	460b      	mov	r3, r1
 8006744:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006748:	f7f9 fd10 	bl	800016c <__adddf3>
 800674c:	4682      	mov	sl, r0
 800674e:	468b      	mov	fp, r1
 8006750:	e7de      	b.n	8006710 <_strtod_l+0x8b8>
 8006752:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8006756:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800675a:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 800675e:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8006762:	e7d5      	b.n	8006710 <_strtod_l+0x8b8>
 8006764:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006766:	ea13 0f0a 	tst.w	r3, sl
 800676a:	e7e1      	b.n	8006730 <_strtod_l+0x8d8>
 800676c:	f7ff fb50 	bl	8005e10 <sulp>
 8006770:	4602      	mov	r2, r0
 8006772:	460b      	mov	r3, r1
 8006774:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006778:	f7f9 fcf6 	bl	8000168 <__aeabi_dsub>
 800677c:	2200      	movs	r2, #0
 800677e:	2300      	movs	r3, #0
 8006780:	4682      	mov	sl, r0
 8006782:	468b      	mov	fp, r1
 8006784:	f7fa f910 	bl	80009a8 <__aeabi_dcmpeq>
 8006788:	2800      	cmp	r0, #0
 800678a:	d0c1      	beq.n	8006710 <_strtod_l+0x8b8>
 800678c:	e615      	b.n	80063ba <_strtod_l+0x562>
 800678e:	4641      	mov	r1, r8
 8006790:	4620      	mov	r0, r4
 8006792:	f7ff fac9 	bl	8005d28 <__ratio>
 8006796:	2200      	movs	r2, #0
 8006798:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800679c:	4606      	mov	r6, r0
 800679e:	460f      	mov	r7, r1
 80067a0:	f7fa f916 	bl	80009d0 <__aeabi_dcmple>
 80067a4:	2800      	cmp	r0, #0
 80067a6:	d06d      	beq.n	8006884 <_strtod_l+0xa2c>
 80067a8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d178      	bne.n	80068a0 <_strtod_l+0xa48>
 80067ae:	f1ba 0f00 	cmp.w	sl, #0
 80067b2:	d156      	bne.n	8006862 <_strtod_l+0xa0a>
 80067b4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80067b6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d158      	bne.n	8006870 <_strtod_l+0xa18>
 80067be:	2200      	movs	r2, #0
 80067c0:	4630      	mov	r0, r6
 80067c2:	4639      	mov	r1, r7
 80067c4:	4b5d      	ldr	r3, [pc, #372]	@ (800693c <_strtod_l+0xae4>)
 80067c6:	f7fa f8f9 	bl	80009bc <__aeabi_dcmplt>
 80067ca:	2800      	cmp	r0, #0
 80067cc:	d157      	bne.n	800687e <_strtod_l+0xa26>
 80067ce:	4630      	mov	r0, r6
 80067d0:	4639      	mov	r1, r7
 80067d2:	2200      	movs	r2, #0
 80067d4:	4b5a      	ldr	r3, [pc, #360]	@ (8006940 <_strtod_l+0xae8>)
 80067d6:	f7f9 fe7f 	bl	80004d8 <__aeabi_dmul>
 80067da:	4606      	mov	r6, r0
 80067dc:	460f      	mov	r7, r1
 80067de:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 80067e2:	9606      	str	r6, [sp, #24]
 80067e4:	9307      	str	r3, [sp, #28]
 80067e6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80067ea:	4d52      	ldr	r5, [pc, #328]	@ (8006934 <_strtod_l+0xadc>)
 80067ec:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80067f0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80067f2:	401d      	ands	r5, r3
 80067f4:	4b53      	ldr	r3, [pc, #332]	@ (8006944 <_strtod_l+0xaec>)
 80067f6:	429d      	cmp	r5, r3
 80067f8:	f040 80aa 	bne.w	8006950 <_strtod_l+0xaf8>
 80067fc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80067fe:	4650      	mov	r0, sl
 8006800:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8006804:	4659      	mov	r1, fp
 8006806:	f7ff f9cf 	bl	8005ba8 <__ulp>
 800680a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800680e:	f7f9 fe63 	bl	80004d8 <__aeabi_dmul>
 8006812:	4652      	mov	r2, sl
 8006814:	465b      	mov	r3, fp
 8006816:	f7f9 fca9 	bl	800016c <__adddf3>
 800681a:	460b      	mov	r3, r1
 800681c:	4945      	ldr	r1, [pc, #276]	@ (8006934 <_strtod_l+0xadc>)
 800681e:	4a4a      	ldr	r2, [pc, #296]	@ (8006948 <_strtod_l+0xaf0>)
 8006820:	4019      	ands	r1, r3
 8006822:	4291      	cmp	r1, r2
 8006824:	4682      	mov	sl, r0
 8006826:	d942      	bls.n	80068ae <_strtod_l+0xa56>
 8006828:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800682a:	4b43      	ldr	r3, [pc, #268]	@ (8006938 <_strtod_l+0xae0>)
 800682c:	429a      	cmp	r2, r3
 800682e:	d103      	bne.n	8006838 <_strtod_l+0x9e0>
 8006830:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006832:	3301      	adds	r3, #1
 8006834:	f43f ad2b 	beq.w	800628e <_strtod_l+0x436>
 8006838:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 800683c:	f8df b0f8 	ldr.w	fp, [pc, #248]	@ 8006938 <_strtod_l+0xae0>
 8006840:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006842:	9805      	ldr	r0, [sp, #20]
 8006844:	f7fe fe7e 	bl	8005544 <_Bfree>
 8006848:	4649      	mov	r1, r9
 800684a:	9805      	ldr	r0, [sp, #20]
 800684c:	f7fe fe7a 	bl	8005544 <_Bfree>
 8006850:	4641      	mov	r1, r8
 8006852:	9805      	ldr	r0, [sp, #20]
 8006854:	f7fe fe76 	bl	8005544 <_Bfree>
 8006858:	4621      	mov	r1, r4
 800685a:	9805      	ldr	r0, [sp, #20]
 800685c:	f7fe fe72 	bl	8005544 <_Bfree>
 8006860:	e618      	b.n	8006494 <_strtod_l+0x63c>
 8006862:	f1ba 0f01 	cmp.w	sl, #1
 8006866:	d103      	bne.n	8006870 <_strtod_l+0xa18>
 8006868:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800686a:	2b00      	cmp	r3, #0
 800686c:	f43f ada5 	beq.w	80063ba <_strtod_l+0x562>
 8006870:	2200      	movs	r2, #0
 8006872:	4b36      	ldr	r3, [pc, #216]	@ (800694c <_strtod_l+0xaf4>)
 8006874:	2600      	movs	r6, #0
 8006876:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800687a:	4f30      	ldr	r7, [pc, #192]	@ (800693c <_strtod_l+0xae4>)
 800687c:	e7b3      	b.n	80067e6 <_strtod_l+0x98e>
 800687e:	2600      	movs	r6, #0
 8006880:	4f2f      	ldr	r7, [pc, #188]	@ (8006940 <_strtod_l+0xae8>)
 8006882:	e7ac      	b.n	80067de <_strtod_l+0x986>
 8006884:	4630      	mov	r0, r6
 8006886:	4639      	mov	r1, r7
 8006888:	4b2d      	ldr	r3, [pc, #180]	@ (8006940 <_strtod_l+0xae8>)
 800688a:	2200      	movs	r2, #0
 800688c:	f7f9 fe24 	bl	80004d8 <__aeabi_dmul>
 8006890:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006892:	4606      	mov	r6, r0
 8006894:	460f      	mov	r7, r1
 8006896:	2b00      	cmp	r3, #0
 8006898:	d0a1      	beq.n	80067de <_strtod_l+0x986>
 800689a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800689e:	e7a2      	b.n	80067e6 <_strtod_l+0x98e>
 80068a0:	2200      	movs	r2, #0
 80068a2:	4b26      	ldr	r3, [pc, #152]	@ (800693c <_strtod_l+0xae4>)
 80068a4:	4616      	mov	r6, r2
 80068a6:	461f      	mov	r7, r3
 80068a8:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80068ac:	e79b      	b.n	80067e6 <_strtod_l+0x98e>
 80068ae:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 80068b2:	9b08      	ldr	r3, [sp, #32]
 80068b4:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d1c1      	bne.n	8006840 <_strtod_l+0x9e8>
 80068bc:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80068c0:	0d1b      	lsrs	r3, r3, #20
 80068c2:	051b      	lsls	r3, r3, #20
 80068c4:	429d      	cmp	r5, r3
 80068c6:	d1bb      	bne.n	8006840 <_strtod_l+0x9e8>
 80068c8:	4630      	mov	r0, r6
 80068ca:	4639      	mov	r1, r7
 80068cc:	f7fa faf0 	bl	8000eb0 <__aeabi_d2lz>
 80068d0:	f7f9 fdd4 	bl	800047c <__aeabi_l2d>
 80068d4:	4602      	mov	r2, r0
 80068d6:	460b      	mov	r3, r1
 80068d8:	4630      	mov	r0, r6
 80068da:	4639      	mov	r1, r7
 80068dc:	f7f9 fc44 	bl	8000168 <__aeabi_dsub>
 80068e0:	460b      	mov	r3, r1
 80068e2:	4602      	mov	r2, r0
 80068e4:	f3cb 0613 	ubfx	r6, fp, #0, #20
 80068e8:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80068ec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80068ee:	ea46 060a 	orr.w	r6, r6, sl
 80068f2:	431e      	orrs	r6, r3
 80068f4:	d069      	beq.n	80069ca <_strtod_l+0xb72>
 80068f6:	a30a      	add	r3, pc, #40	@ (adr r3, 8006920 <_strtod_l+0xac8>)
 80068f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068fc:	f7fa f85e 	bl	80009bc <__aeabi_dcmplt>
 8006900:	2800      	cmp	r0, #0
 8006902:	f47f accf 	bne.w	80062a4 <_strtod_l+0x44c>
 8006906:	a308      	add	r3, pc, #32	@ (adr r3, 8006928 <_strtod_l+0xad0>)
 8006908:	e9d3 2300 	ldrd	r2, r3, [r3]
 800690c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006910:	f7fa f872 	bl	80009f8 <__aeabi_dcmpgt>
 8006914:	2800      	cmp	r0, #0
 8006916:	d093      	beq.n	8006840 <_strtod_l+0x9e8>
 8006918:	e4c4      	b.n	80062a4 <_strtod_l+0x44c>
 800691a:	bf00      	nop
 800691c:	f3af 8000 	nop.w
 8006920:	94a03595 	.word	0x94a03595
 8006924:	3fdfffff 	.word	0x3fdfffff
 8006928:	35afe535 	.word	0x35afe535
 800692c:	3fe00000 	.word	0x3fe00000
 8006930:	000fffff 	.word	0x000fffff
 8006934:	7ff00000 	.word	0x7ff00000
 8006938:	7fefffff 	.word	0x7fefffff
 800693c:	3ff00000 	.word	0x3ff00000
 8006940:	3fe00000 	.word	0x3fe00000
 8006944:	7fe00000 	.word	0x7fe00000
 8006948:	7c9fffff 	.word	0x7c9fffff
 800694c:	bff00000 	.word	0xbff00000
 8006950:	9b08      	ldr	r3, [sp, #32]
 8006952:	b323      	cbz	r3, 800699e <_strtod_l+0xb46>
 8006954:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8006958:	d821      	bhi.n	800699e <_strtod_l+0xb46>
 800695a:	a327      	add	r3, pc, #156	@ (adr r3, 80069f8 <_strtod_l+0xba0>)
 800695c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006960:	4630      	mov	r0, r6
 8006962:	4639      	mov	r1, r7
 8006964:	f7fa f834 	bl	80009d0 <__aeabi_dcmple>
 8006968:	b1a0      	cbz	r0, 8006994 <_strtod_l+0xb3c>
 800696a:	4639      	mov	r1, r7
 800696c:	4630      	mov	r0, r6
 800696e:	f7fa f88b 	bl	8000a88 <__aeabi_d2uiz>
 8006972:	2801      	cmp	r0, #1
 8006974:	bf38      	it	cc
 8006976:	2001      	movcc	r0, #1
 8006978:	f7f9 fd34 	bl	80003e4 <__aeabi_ui2d>
 800697c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800697e:	4606      	mov	r6, r0
 8006980:	460f      	mov	r7, r1
 8006982:	b9fb      	cbnz	r3, 80069c4 <_strtod_l+0xb6c>
 8006984:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8006988:	9014      	str	r0, [sp, #80]	@ 0x50
 800698a:	9315      	str	r3, [sp, #84]	@ 0x54
 800698c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8006990:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8006994:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006996:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800699a:	1b5b      	subs	r3, r3, r5
 800699c:	9311      	str	r3, [sp, #68]	@ 0x44
 800699e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80069a2:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 80069a6:	f7ff f8ff 	bl	8005ba8 <__ulp>
 80069aa:	4602      	mov	r2, r0
 80069ac:	460b      	mov	r3, r1
 80069ae:	4650      	mov	r0, sl
 80069b0:	4659      	mov	r1, fp
 80069b2:	f7f9 fd91 	bl	80004d8 <__aeabi_dmul>
 80069b6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80069ba:	f7f9 fbd7 	bl	800016c <__adddf3>
 80069be:	4682      	mov	sl, r0
 80069c0:	468b      	mov	fp, r1
 80069c2:	e776      	b.n	80068b2 <_strtod_l+0xa5a>
 80069c4:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 80069c8:	e7e0      	b.n	800698c <_strtod_l+0xb34>
 80069ca:	a30d      	add	r3, pc, #52	@ (adr r3, 8006a00 <_strtod_l+0xba8>)
 80069cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069d0:	f7f9 fff4 	bl	80009bc <__aeabi_dcmplt>
 80069d4:	e79e      	b.n	8006914 <_strtod_l+0xabc>
 80069d6:	2300      	movs	r3, #0
 80069d8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80069da:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80069dc:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 80069de:	6013      	str	r3, [r2, #0]
 80069e0:	f7ff ba77 	b.w	8005ed2 <_strtod_l+0x7a>
 80069e4:	2a65      	cmp	r2, #101	@ 0x65
 80069e6:	f43f ab6e 	beq.w	80060c6 <_strtod_l+0x26e>
 80069ea:	2a45      	cmp	r2, #69	@ 0x45
 80069ec:	f43f ab6b 	beq.w	80060c6 <_strtod_l+0x26e>
 80069f0:	2301      	movs	r3, #1
 80069f2:	f7ff bba6 	b.w	8006142 <_strtod_l+0x2ea>
 80069f6:	bf00      	nop
 80069f8:	ffc00000 	.word	0xffc00000
 80069fc:	41dfffff 	.word	0x41dfffff
 8006a00:	94a03595 	.word	0x94a03595
 8006a04:	3fcfffff 	.word	0x3fcfffff

08006a08 <_strtod_r>:
 8006a08:	4b01      	ldr	r3, [pc, #4]	@ (8006a10 <_strtod_r+0x8>)
 8006a0a:	f7ff ba25 	b.w	8005e58 <_strtod_l>
 8006a0e:	bf00      	nop
 8006a10:	20000070 	.word	0x20000070

08006a14 <_strtol_l.constprop.0>:
 8006a14:	2b24      	cmp	r3, #36	@ 0x24
 8006a16:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006a1a:	4686      	mov	lr, r0
 8006a1c:	4690      	mov	r8, r2
 8006a1e:	d801      	bhi.n	8006a24 <_strtol_l.constprop.0+0x10>
 8006a20:	2b01      	cmp	r3, #1
 8006a22:	d106      	bne.n	8006a32 <_strtol_l.constprop.0+0x1e>
 8006a24:	f7fd fdc0 	bl	80045a8 <__errno>
 8006a28:	2316      	movs	r3, #22
 8006a2a:	6003      	str	r3, [r0, #0]
 8006a2c:	2000      	movs	r0, #0
 8006a2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a32:	460d      	mov	r5, r1
 8006a34:	4833      	ldr	r0, [pc, #204]	@ (8006b04 <_strtol_l.constprop.0+0xf0>)
 8006a36:	462a      	mov	r2, r5
 8006a38:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006a3c:	5d06      	ldrb	r6, [r0, r4]
 8006a3e:	f016 0608 	ands.w	r6, r6, #8
 8006a42:	d1f8      	bne.n	8006a36 <_strtol_l.constprop.0+0x22>
 8006a44:	2c2d      	cmp	r4, #45	@ 0x2d
 8006a46:	d12d      	bne.n	8006aa4 <_strtol_l.constprop.0+0x90>
 8006a48:	2601      	movs	r6, #1
 8006a4a:	782c      	ldrb	r4, [r5, #0]
 8006a4c:	1c95      	adds	r5, r2, #2
 8006a4e:	f033 0210 	bics.w	r2, r3, #16
 8006a52:	d109      	bne.n	8006a68 <_strtol_l.constprop.0+0x54>
 8006a54:	2c30      	cmp	r4, #48	@ 0x30
 8006a56:	d12a      	bne.n	8006aae <_strtol_l.constprop.0+0x9a>
 8006a58:	782a      	ldrb	r2, [r5, #0]
 8006a5a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8006a5e:	2a58      	cmp	r2, #88	@ 0x58
 8006a60:	d125      	bne.n	8006aae <_strtol_l.constprop.0+0x9a>
 8006a62:	2310      	movs	r3, #16
 8006a64:	786c      	ldrb	r4, [r5, #1]
 8006a66:	3502      	adds	r5, #2
 8006a68:	2200      	movs	r2, #0
 8006a6a:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8006a6e:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 8006a72:	fbbc f9f3 	udiv	r9, ip, r3
 8006a76:	4610      	mov	r0, r2
 8006a78:	fb03 ca19 	mls	sl, r3, r9, ip
 8006a7c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8006a80:	2f09      	cmp	r7, #9
 8006a82:	d81b      	bhi.n	8006abc <_strtol_l.constprop.0+0xa8>
 8006a84:	463c      	mov	r4, r7
 8006a86:	42a3      	cmp	r3, r4
 8006a88:	dd27      	ble.n	8006ada <_strtol_l.constprop.0+0xc6>
 8006a8a:	1c57      	adds	r7, r2, #1
 8006a8c:	d007      	beq.n	8006a9e <_strtol_l.constprop.0+0x8a>
 8006a8e:	4581      	cmp	r9, r0
 8006a90:	d320      	bcc.n	8006ad4 <_strtol_l.constprop.0+0xc0>
 8006a92:	d101      	bne.n	8006a98 <_strtol_l.constprop.0+0x84>
 8006a94:	45a2      	cmp	sl, r4
 8006a96:	db1d      	blt.n	8006ad4 <_strtol_l.constprop.0+0xc0>
 8006a98:	2201      	movs	r2, #1
 8006a9a:	fb00 4003 	mla	r0, r0, r3, r4
 8006a9e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006aa2:	e7eb      	b.n	8006a7c <_strtol_l.constprop.0+0x68>
 8006aa4:	2c2b      	cmp	r4, #43	@ 0x2b
 8006aa6:	bf04      	itt	eq
 8006aa8:	782c      	ldrbeq	r4, [r5, #0]
 8006aaa:	1c95      	addeq	r5, r2, #2
 8006aac:	e7cf      	b.n	8006a4e <_strtol_l.constprop.0+0x3a>
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d1da      	bne.n	8006a68 <_strtol_l.constprop.0+0x54>
 8006ab2:	2c30      	cmp	r4, #48	@ 0x30
 8006ab4:	bf0c      	ite	eq
 8006ab6:	2308      	moveq	r3, #8
 8006ab8:	230a      	movne	r3, #10
 8006aba:	e7d5      	b.n	8006a68 <_strtol_l.constprop.0+0x54>
 8006abc:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8006ac0:	2f19      	cmp	r7, #25
 8006ac2:	d801      	bhi.n	8006ac8 <_strtol_l.constprop.0+0xb4>
 8006ac4:	3c37      	subs	r4, #55	@ 0x37
 8006ac6:	e7de      	b.n	8006a86 <_strtol_l.constprop.0+0x72>
 8006ac8:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8006acc:	2f19      	cmp	r7, #25
 8006ace:	d804      	bhi.n	8006ada <_strtol_l.constprop.0+0xc6>
 8006ad0:	3c57      	subs	r4, #87	@ 0x57
 8006ad2:	e7d8      	b.n	8006a86 <_strtol_l.constprop.0+0x72>
 8006ad4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006ad8:	e7e1      	b.n	8006a9e <_strtol_l.constprop.0+0x8a>
 8006ada:	1c53      	adds	r3, r2, #1
 8006adc:	d108      	bne.n	8006af0 <_strtol_l.constprop.0+0xdc>
 8006ade:	2322      	movs	r3, #34	@ 0x22
 8006ae0:	4660      	mov	r0, ip
 8006ae2:	f8ce 3000 	str.w	r3, [lr]
 8006ae6:	f1b8 0f00 	cmp.w	r8, #0
 8006aea:	d0a0      	beq.n	8006a2e <_strtol_l.constprop.0+0x1a>
 8006aec:	1e69      	subs	r1, r5, #1
 8006aee:	e006      	b.n	8006afe <_strtol_l.constprop.0+0xea>
 8006af0:	b106      	cbz	r6, 8006af4 <_strtol_l.constprop.0+0xe0>
 8006af2:	4240      	negs	r0, r0
 8006af4:	f1b8 0f00 	cmp.w	r8, #0
 8006af8:	d099      	beq.n	8006a2e <_strtol_l.constprop.0+0x1a>
 8006afa:	2a00      	cmp	r2, #0
 8006afc:	d1f6      	bne.n	8006aec <_strtol_l.constprop.0+0xd8>
 8006afe:	f8c8 1000 	str.w	r1, [r8]
 8006b02:	e794      	b.n	8006a2e <_strtol_l.constprop.0+0x1a>
 8006b04:	08007f49 	.word	0x08007f49

08006b08 <_strtol_r>:
 8006b08:	f7ff bf84 	b.w	8006a14 <_strtol_l.constprop.0>

08006b0c <__ssputs_r>:
 8006b0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006b10:	461f      	mov	r7, r3
 8006b12:	688e      	ldr	r6, [r1, #8]
 8006b14:	4682      	mov	sl, r0
 8006b16:	42be      	cmp	r6, r7
 8006b18:	460c      	mov	r4, r1
 8006b1a:	4690      	mov	r8, r2
 8006b1c:	680b      	ldr	r3, [r1, #0]
 8006b1e:	d82d      	bhi.n	8006b7c <__ssputs_r+0x70>
 8006b20:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006b24:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006b28:	d026      	beq.n	8006b78 <__ssputs_r+0x6c>
 8006b2a:	6965      	ldr	r5, [r4, #20]
 8006b2c:	6909      	ldr	r1, [r1, #16]
 8006b2e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006b32:	eba3 0901 	sub.w	r9, r3, r1
 8006b36:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006b3a:	1c7b      	adds	r3, r7, #1
 8006b3c:	444b      	add	r3, r9
 8006b3e:	106d      	asrs	r5, r5, #1
 8006b40:	429d      	cmp	r5, r3
 8006b42:	bf38      	it	cc
 8006b44:	461d      	movcc	r5, r3
 8006b46:	0553      	lsls	r3, r2, #21
 8006b48:	d527      	bpl.n	8006b9a <__ssputs_r+0x8e>
 8006b4a:	4629      	mov	r1, r5
 8006b4c:	f7fe fc2e 	bl	80053ac <_malloc_r>
 8006b50:	4606      	mov	r6, r0
 8006b52:	b360      	cbz	r0, 8006bae <__ssputs_r+0xa2>
 8006b54:	464a      	mov	r2, r9
 8006b56:	6921      	ldr	r1, [r4, #16]
 8006b58:	f000 fa14 	bl	8006f84 <memcpy>
 8006b5c:	89a3      	ldrh	r3, [r4, #12]
 8006b5e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8006b62:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006b66:	81a3      	strh	r3, [r4, #12]
 8006b68:	6126      	str	r6, [r4, #16]
 8006b6a:	444e      	add	r6, r9
 8006b6c:	6026      	str	r6, [r4, #0]
 8006b6e:	463e      	mov	r6, r7
 8006b70:	6165      	str	r5, [r4, #20]
 8006b72:	eba5 0509 	sub.w	r5, r5, r9
 8006b76:	60a5      	str	r5, [r4, #8]
 8006b78:	42be      	cmp	r6, r7
 8006b7a:	d900      	bls.n	8006b7e <__ssputs_r+0x72>
 8006b7c:	463e      	mov	r6, r7
 8006b7e:	4632      	mov	r2, r6
 8006b80:	4641      	mov	r1, r8
 8006b82:	6820      	ldr	r0, [r4, #0]
 8006b84:	f000 f9c2 	bl	8006f0c <memmove>
 8006b88:	2000      	movs	r0, #0
 8006b8a:	68a3      	ldr	r3, [r4, #8]
 8006b8c:	1b9b      	subs	r3, r3, r6
 8006b8e:	60a3      	str	r3, [r4, #8]
 8006b90:	6823      	ldr	r3, [r4, #0]
 8006b92:	4433      	add	r3, r6
 8006b94:	6023      	str	r3, [r4, #0]
 8006b96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b9a:	462a      	mov	r2, r5
 8006b9c:	f000 fd83 	bl	80076a6 <_realloc_r>
 8006ba0:	4606      	mov	r6, r0
 8006ba2:	2800      	cmp	r0, #0
 8006ba4:	d1e0      	bne.n	8006b68 <__ssputs_r+0x5c>
 8006ba6:	4650      	mov	r0, sl
 8006ba8:	6921      	ldr	r1, [r4, #16]
 8006baa:	f7fe fb8d 	bl	80052c8 <_free_r>
 8006bae:	230c      	movs	r3, #12
 8006bb0:	f8ca 3000 	str.w	r3, [sl]
 8006bb4:	89a3      	ldrh	r3, [r4, #12]
 8006bb6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006bba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006bbe:	81a3      	strh	r3, [r4, #12]
 8006bc0:	e7e9      	b.n	8006b96 <__ssputs_r+0x8a>
	...

08006bc4 <_svfiprintf_r>:
 8006bc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006bc8:	4698      	mov	r8, r3
 8006bca:	898b      	ldrh	r3, [r1, #12]
 8006bcc:	4607      	mov	r7, r0
 8006bce:	061b      	lsls	r3, r3, #24
 8006bd0:	460d      	mov	r5, r1
 8006bd2:	4614      	mov	r4, r2
 8006bd4:	b09d      	sub	sp, #116	@ 0x74
 8006bd6:	d510      	bpl.n	8006bfa <_svfiprintf_r+0x36>
 8006bd8:	690b      	ldr	r3, [r1, #16]
 8006bda:	b973      	cbnz	r3, 8006bfa <_svfiprintf_r+0x36>
 8006bdc:	2140      	movs	r1, #64	@ 0x40
 8006bde:	f7fe fbe5 	bl	80053ac <_malloc_r>
 8006be2:	6028      	str	r0, [r5, #0]
 8006be4:	6128      	str	r0, [r5, #16]
 8006be6:	b930      	cbnz	r0, 8006bf6 <_svfiprintf_r+0x32>
 8006be8:	230c      	movs	r3, #12
 8006bea:	603b      	str	r3, [r7, #0]
 8006bec:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006bf0:	b01d      	add	sp, #116	@ 0x74
 8006bf2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006bf6:	2340      	movs	r3, #64	@ 0x40
 8006bf8:	616b      	str	r3, [r5, #20]
 8006bfa:	2300      	movs	r3, #0
 8006bfc:	9309      	str	r3, [sp, #36]	@ 0x24
 8006bfe:	2320      	movs	r3, #32
 8006c00:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006c04:	2330      	movs	r3, #48	@ 0x30
 8006c06:	f04f 0901 	mov.w	r9, #1
 8006c0a:	f8cd 800c 	str.w	r8, [sp, #12]
 8006c0e:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8006da8 <_svfiprintf_r+0x1e4>
 8006c12:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006c16:	4623      	mov	r3, r4
 8006c18:	469a      	mov	sl, r3
 8006c1a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006c1e:	b10a      	cbz	r2, 8006c24 <_svfiprintf_r+0x60>
 8006c20:	2a25      	cmp	r2, #37	@ 0x25
 8006c22:	d1f9      	bne.n	8006c18 <_svfiprintf_r+0x54>
 8006c24:	ebba 0b04 	subs.w	fp, sl, r4
 8006c28:	d00b      	beq.n	8006c42 <_svfiprintf_r+0x7e>
 8006c2a:	465b      	mov	r3, fp
 8006c2c:	4622      	mov	r2, r4
 8006c2e:	4629      	mov	r1, r5
 8006c30:	4638      	mov	r0, r7
 8006c32:	f7ff ff6b 	bl	8006b0c <__ssputs_r>
 8006c36:	3001      	adds	r0, #1
 8006c38:	f000 80a7 	beq.w	8006d8a <_svfiprintf_r+0x1c6>
 8006c3c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006c3e:	445a      	add	r2, fp
 8006c40:	9209      	str	r2, [sp, #36]	@ 0x24
 8006c42:	f89a 3000 	ldrb.w	r3, [sl]
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	f000 809f 	beq.w	8006d8a <_svfiprintf_r+0x1c6>
 8006c4c:	2300      	movs	r3, #0
 8006c4e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006c52:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006c56:	f10a 0a01 	add.w	sl, sl, #1
 8006c5a:	9304      	str	r3, [sp, #16]
 8006c5c:	9307      	str	r3, [sp, #28]
 8006c5e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006c62:	931a      	str	r3, [sp, #104]	@ 0x68
 8006c64:	4654      	mov	r4, sl
 8006c66:	2205      	movs	r2, #5
 8006c68:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006c6c:	484e      	ldr	r0, [pc, #312]	@ (8006da8 <_svfiprintf_r+0x1e4>)
 8006c6e:	f7fd fcc8 	bl	8004602 <memchr>
 8006c72:	9a04      	ldr	r2, [sp, #16]
 8006c74:	b9d8      	cbnz	r0, 8006cae <_svfiprintf_r+0xea>
 8006c76:	06d0      	lsls	r0, r2, #27
 8006c78:	bf44      	itt	mi
 8006c7a:	2320      	movmi	r3, #32
 8006c7c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006c80:	0711      	lsls	r1, r2, #28
 8006c82:	bf44      	itt	mi
 8006c84:	232b      	movmi	r3, #43	@ 0x2b
 8006c86:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006c8a:	f89a 3000 	ldrb.w	r3, [sl]
 8006c8e:	2b2a      	cmp	r3, #42	@ 0x2a
 8006c90:	d015      	beq.n	8006cbe <_svfiprintf_r+0xfa>
 8006c92:	4654      	mov	r4, sl
 8006c94:	2000      	movs	r0, #0
 8006c96:	f04f 0c0a 	mov.w	ip, #10
 8006c9a:	9a07      	ldr	r2, [sp, #28]
 8006c9c:	4621      	mov	r1, r4
 8006c9e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006ca2:	3b30      	subs	r3, #48	@ 0x30
 8006ca4:	2b09      	cmp	r3, #9
 8006ca6:	d94b      	bls.n	8006d40 <_svfiprintf_r+0x17c>
 8006ca8:	b1b0      	cbz	r0, 8006cd8 <_svfiprintf_r+0x114>
 8006caa:	9207      	str	r2, [sp, #28]
 8006cac:	e014      	b.n	8006cd8 <_svfiprintf_r+0x114>
 8006cae:	eba0 0308 	sub.w	r3, r0, r8
 8006cb2:	fa09 f303 	lsl.w	r3, r9, r3
 8006cb6:	4313      	orrs	r3, r2
 8006cb8:	46a2      	mov	sl, r4
 8006cba:	9304      	str	r3, [sp, #16]
 8006cbc:	e7d2      	b.n	8006c64 <_svfiprintf_r+0xa0>
 8006cbe:	9b03      	ldr	r3, [sp, #12]
 8006cc0:	1d19      	adds	r1, r3, #4
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	9103      	str	r1, [sp, #12]
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	bfbb      	ittet	lt
 8006cca:	425b      	neglt	r3, r3
 8006ccc:	f042 0202 	orrlt.w	r2, r2, #2
 8006cd0:	9307      	strge	r3, [sp, #28]
 8006cd2:	9307      	strlt	r3, [sp, #28]
 8006cd4:	bfb8      	it	lt
 8006cd6:	9204      	strlt	r2, [sp, #16]
 8006cd8:	7823      	ldrb	r3, [r4, #0]
 8006cda:	2b2e      	cmp	r3, #46	@ 0x2e
 8006cdc:	d10a      	bne.n	8006cf4 <_svfiprintf_r+0x130>
 8006cde:	7863      	ldrb	r3, [r4, #1]
 8006ce0:	2b2a      	cmp	r3, #42	@ 0x2a
 8006ce2:	d132      	bne.n	8006d4a <_svfiprintf_r+0x186>
 8006ce4:	9b03      	ldr	r3, [sp, #12]
 8006ce6:	3402      	adds	r4, #2
 8006ce8:	1d1a      	adds	r2, r3, #4
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	9203      	str	r2, [sp, #12]
 8006cee:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006cf2:	9305      	str	r3, [sp, #20]
 8006cf4:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8006dac <_svfiprintf_r+0x1e8>
 8006cf8:	2203      	movs	r2, #3
 8006cfa:	4650      	mov	r0, sl
 8006cfc:	7821      	ldrb	r1, [r4, #0]
 8006cfe:	f7fd fc80 	bl	8004602 <memchr>
 8006d02:	b138      	cbz	r0, 8006d14 <_svfiprintf_r+0x150>
 8006d04:	2240      	movs	r2, #64	@ 0x40
 8006d06:	9b04      	ldr	r3, [sp, #16]
 8006d08:	eba0 000a 	sub.w	r0, r0, sl
 8006d0c:	4082      	lsls	r2, r0
 8006d0e:	4313      	orrs	r3, r2
 8006d10:	3401      	adds	r4, #1
 8006d12:	9304      	str	r3, [sp, #16]
 8006d14:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006d18:	2206      	movs	r2, #6
 8006d1a:	4825      	ldr	r0, [pc, #148]	@ (8006db0 <_svfiprintf_r+0x1ec>)
 8006d1c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006d20:	f7fd fc6f 	bl	8004602 <memchr>
 8006d24:	2800      	cmp	r0, #0
 8006d26:	d036      	beq.n	8006d96 <_svfiprintf_r+0x1d2>
 8006d28:	4b22      	ldr	r3, [pc, #136]	@ (8006db4 <_svfiprintf_r+0x1f0>)
 8006d2a:	bb1b      	cbnz	r3, 8006d74 <_svfiprintf_r+0x1b0>
 8006d2c:	9b03      	ldr	r3, [sp, #12]
 8006d2e:	3307      	adds	r3, #7
 8006d30:	f023 0307 	bic.w	r3, r3, #7
 8006d34:	3308      	adds	r3, #8
 8006d36:	9303      	str	r3, [sp, #12]
 8006d38:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006d3a:	4433      	add	r3, r6
 8006d3c:	9309      	str	r3, [sp, #36]	@ 0x24
 8006d3e:	e76a      	b.n	8006c16 <_svfiprintf_r+0x52>
 8006d40:	460c      	mov	r4, r1
 8006d42:	2001      	movs	r0, #1
 8006d44:	fb0c 3202 	mla	r2, ip, r2, r3
 8006d48:	e7a8      	b.n	8006c9c <_svfiprintf_r+0xd8>
 8006d4a:	2300      	movs	r3, #0
 8006d4c:	f04f 0c0a 	mov.w	ip, #10
 8006d50:	4619      	mov	r1, r3
 8006d52:	3401      	adds	r4, #1
 8006d54:	9305      	str	r3, [sp, #20]
 8006d56:	4620      	mov	r0, r4
 8006d58:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006d5c:	3a30      	subs	r2, #48	@ 0x30
 8006d5e:	2a09      	cmp	r2, #9
 8006d60:	d903      	bls.n	8006d6a <_svfiprintf_r+0x1a6>
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	d0c6      	beq.n	8006cf4 <_svfiprintf_r+0x130>
 8006d66:	9105      	str	r1, [sp, #20]
 8006d68:	e7c4      	b.n	8006cf4 <_svfiprintf_r+0x130>
 8006d6a:	4604      	mov	r4, r0
 8006d6c:	2301      	movs	r3, #1
 8006d6e:	fb0c 2101 	mla	r1, ip, r1, r2
 8006d72:	e7f0      	b.n	8006d56 <_svfiprintf_r+0x192>
 8006d74:	ab03      	add	r3, sp, #12
 8006d76:	9300      	str	r3, [sp, #0]
 8006d78:	462a      	mov	r2, r5
 8006d7a:	4638      	mov	r0, r7
 8006d7c:	4b0e      	ldr	r3, [pc, #56]	@ (8006db8 <_svfiprintf_r+0x1f4>)
 8006d7e:	a904      	add	r1, sp, #16
 8006d80:	f7fc fccc 	bl	800371c <_printf_float>
 8006d84:	1c42      	adds	r2, r0, #1
 8006d86:	4606      	mov	r6, r0
 8006d88:	d1d6      	bne.n	8006d38 <_svfiprintf_r+0x174>
 8006d8a:	89ab      	ldrh	r3, [r5, #12]
 8006d8c:	065b      	lsls	r3, r3, #25
 8006d8e:	f53f af2d 	bmi.w	8006bec <_svfiprintf_r+0x28>
 8006d92:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006d94:	e72c      	b.n	8006bf0 <_svfiprintf_r+0x2c>
 8006d96:	ab03      	add	r3, sp, #12
 8006d98:	9300      	str	r3, [sp, #0]
 8006d9a:	462a      	mov	r2, r5
 8006d9c:	4638      	mov	r0, r7
 8006d9e:	4b06      	ldr	r3, [pc, #24]	@ (8006db8 <_svfiprintf_r+0x1f4>)
 8006da0:	a904      	add	r1, sp, #16
 8006da2:	f7fc ff59 	bl	8003c58 <_printf_i>
 8006da6:	e7ed      	b.n	8006d84 <_svfiprintf_r+0x1c0>
 8006da8:	08008049 	.word	0x08008049
 8006dac:	0800804f 	.word	0x0800804f
 8006db0:	08008053 	.word	0x08008053
 8006db4:	0800371d 	.word	0x0800371d
 8006db8:	08006b0d 	.word	0x08006b0d

08006dbc <__sflush_r>:
 8006dbc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006dc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006dc2:	0716      	lsls	r6, r2, #28
 8006dc4:	4605      	mov	r5, r0
 8006dc6:	460c      	mov	r4, r1
 8006dc8:	d454      	bmi.n	8006e74 <__sflush_r+0xb8>
 8006dca:	684b      	ldr	r3, [r1, #4]
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	dc02      	bgt.n	8006dd6 <__sflush_r+0x1a>
 8006dd0:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	dd48      	ble.n	8006e68 <__sflush_r+0xac>
 8006dd6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006dd8:	2e00      	cmp	r6, #0
 8006dda:	d045      	beq.n	8006e68 <__sflush_r+0xac>
 8006ddc:	2300      	movs	r3, #0
 8006dde:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006de2:	682f      	ldr	r7, [r5, #0]
 8006de4:	6a21      	ldr	r1, [r4, #32]
 8006de6:	602b      	str	r3, [r5, #0]
 8006de8:	d030      	beq.n	8006e4c <__sflush_r+0x90>
 8006dea:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006dec:	89a3      	ldrh	r3, [r4, #12]
 8006dee:	0759      	lsls	r1, r3, #29
 8006df0:	d505      	bpl.n	8006dfe <__sflush_r+0x42>
 8006df2:	6863      	ldr	r3, [r4, #4]
 8006df4:	1ad2      	subs	r2, r2, r3
 8006df6:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006df8:	b10b      	cbz	r3, 8006dfe <__sflush_r+0x42>
 8006dfa:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006dfc:	1ad2      	subs	r2, r2, r3
 8006dfe:	2300      	movs	r3, #0
 8006e00:	4628      	mov	r0, r5
 8006e02:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006e04:	6a21      	ldr	r1, [r4, #32]
 8006e06:	47b0      	blx	r6
 8006e08:	1c43      	adds	r3, r0, #1
 8006e0a:	89a3      	ldrh	r3, [r4, #12]
 8006e0c:	d106      	bne.n	8006e1c <__sflush_r+0x60>
 8006e0e:	6829      	ldr	r1, [r5, #0]
 8006e10:	291d      	cmp	r1, #29
 8006e12:	d82b      	bhi.n	8006e6c <__sflush_r+0xb0>
 8006e14:	4a28      	ldr	r2, [pc, #160]	@ (8006eb8 <__sflush_r+0xfc>)
 8006e16:	410a      	asrs	r2, r1
 8006e18:	07d6      	lsls	r6, r2, #31
 8006e1a:	d427      	bmi.n	8006e6c <__sflush_r+0xb0>
 8006e1c:	2200      	movs	r2, #0
 8006e1e:	6062      	str	r2, [r4, #4]
 8006e20:	6922      	ldr	r2, [r4, #16]
 8006e22:	04d9      	lsls	r1, r3, #19
 8006e24:	6022      	str	r2, [r4, #0]
 8006e26:	d504      	bpl.n	8006e32 <__sflush_r+0x76>
 8006e28:	1c42      	adds	r2, r0, #1
 8006e2a:	d101      	bne.n	8006e30 <__sflush_r+0x74>
 8006e2c:	682b      	ldr	r3, [r5, #0]
 8006e2e:	b903      	cbnz	r3, 8006e32 <__sflush_r+0x76>
 8006e30:	6560      	str	r0, [r4, #84]	@ 0x54
 8006e32:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006e34:	602f      	str	r7, [r5, #0]
 8006e36:	b1b9      	cbz	r1, 8006e68 <__sflush_r+0xac>
 8006e38:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006e3c:	4299      	cmp	r1, r3
 8006e3e:	d002      	beq.n	8006e46 <__sflush_r+0x8a>
 8006e40:	4628      	mov	r0, r5
 8006e42:	f7fe fa41 	bl	80052c8 <_free_r>
 8006e46:	2300      	movs	r3, #0
 8006e48:	6363      	str	r3, [r4, #52]	@ 0x34
 8006e4a:	e00d      	b.n	8006e68 <__sflush_r+0xac>
 8006e4c:	2301      	movs	r3, #1
 8006e4e:	4628      	mov	r0, r5
 8006e50:	47b0      	blx	r6
 8006e52:	4602      	mov	r2, r0
 8006e54:	1c50      	adds	r0, r2, #1
 8006e56:	d1c9      	bne.n	8006dec <__sflush_r+0x30>
 8006e58:	682b      	ldr	r3, [r5, #0]
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	d0c6      	beq.n	8006dec <__sflush_r+0x30>
 8006e5e:	2b1d      	cmp	r3, #29
 8006e60:	d001      	beq.n	8006e66 <__sflush_r+0xaa>
 8006e62:	2b16      	cmp	r3, #22
 8006e64:	d11d      	bne.n	8006ea2 <__sflush_r+0xe6>
 8006e66:	602f      	str	r7, [r5, #0]
 8006e68:	2000      	movs	r0, #0
 8006e6a:	e021      	b.n	8006eb0 <__sflush_r+0xf4>
 8006e6c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006e70:	b21b      	sxth	r3, r3
 8006e72:	e01a      	b.n	8006eaa <__sflush_r+0xee>
 8006e74:	690f      	ldr	r7, [r1, #16]
 8006e76:	2f00      	cmp	r7, #0
 8006e78:	d0f6      	beq.n	8006e68 <__sflush_r+0xac>
 8006e7a:	0793      	lsls	r3, r2, #30
 8006e7c:	bf18      	it	ne
 8006e7e:	2300      	movne	r3, #0
 8006e80:	680e      	ldr	r6, [r1, #0]
 8006e82:	bf08      	it	eq
 8006e84:	694b      	ldreq	r3, [r1, #20]
 8006e86:	1bf6      	subs	r6, r6, r7
 8006e88:	600f      	str	r7, [r1, #0]
 8006e8a:	608b      	str	r3, [r1, #8]
 8006e8c:	2e00      	cmp	r6, #0
 8006e8e:	ddeb      	ble.n	8006e68 <__sflush_r+0xac>
 8006e90:	4633      	mov	r3, r6
 8006e92:	463a      	mov	r2, r7
 8006e94:	4628      	mov	r0, r5
 8006e96:	6a21      	ldr	r1, [r4, #32]
 8006e98:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8006e9c:	47e0      	blx	ip
 8006e9e:	2800      	cmp	r0, #0
 8006ea0:	dc07      	bgt.n	8006eb2 <__sflush_r+0xf6>
 8006ea2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006ea6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006eaa:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006eae:	81a3      	strh	r3, [r4, #12]
 8006eb0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006eb2:	4407      	add	r7, r0
 8006eb4:	1a36      	subs	r6, r6, r0
 8006eb6:	e7e9      	b.n	8006e8c <__sflush_r+0xd0>
 8006eb8:	dfbffffe 	.word	0xdfbffffe

08006ebc <_fflush_r>:
 8006ebc:	b538      	push	{r3, r4, r5, lr}
 8006ebe:	690b      	ldr	r3, [r1, #16]
 8006ec0:	4605      	mov	r5, r0
 8006ec2:	460c      	mov	r4, r1
 8006ec4:	b913      	cbnz	r3, 8006ecc <_fflush_r+0x10>
 8006ec6:	2500      	movs	r5, #0
 8006ec8:	4628      	mov	r0, r5
 8006eca:	bd38      	pop	{r3, r4, r5, pc}
 8006ecc:	b118      	cbz	r0, 8006ed6 <_fflush_r+0x1a>
 8006ece:	6a03      	ldr	r3, [r0, #32]
 8006ed0:	b90b      	cbnz	r3, 8006ed6 <_fflush_r+0x1a>
 8006ed2:	f7fd fa7d 	bl	80043d0 <__sinit>
 8006ed6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d0f3      	beq.n	8006ec6 <_fflush_r+0xa>
 8006ede:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006ee0:	07d0      	lsls	r0, r2, #31
 8006ee2:	d404      	bmi.n	8006eee <_fflush_r+0x32>
 8006ee4:	0599      	lsls	r1, r3, #22
 8006ee6:	d402      	bmi.n	8006eee <_fflush_r+0x32>
 8006ee8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006eea:	f7fd fb88 	bl	80045fe <__retarget_lock_acquire_recursive>
 8006eee:	4628      	mov	r0, r5
 8006ef0:	4621      	mov	r1, r4
 8006ef2:	f7ff ff63 	bl	8006dbc <__sflush_r>
 8006ef6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006ef8:	4605      	mov	r5, r0
 8006efa:	07da      	lsls	r2, r3, #31
 8006efc:	d4e4      	bmi.n	8006ec8 <_fflush_r+0xc>
 8006efe:	89a3      	ldrh	r3, [r4, #12]
 8006f00:	059b      	lsls	r3, r3, #22
 8006f02:	d4e1      	bmi.n	8006ec8 <_fflush_r+0xc>
 8006f04:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006f06:	f7fd fb7b 	bl	8004600 <__retarget_lock_release_recursive>
 8006f0a:	e7dd      	b.n	8006ec8 <_fflush_r+0xc>

08006f0c <memmove>:
 8006f0c:	4288      	cmp	r0, r1
 8006f0e:	b510      	push	{r4, lr}
 8006f10:	eb01 0402 	add.w	r4, r1, r2
 8006f14:	d902      	bls.n	8006f1c <memmove+0x10>
 8006f16:	4284      	cmp	r4, r0
 8006f18:	4623      	mov	r3, r4
 8006f1a:	d807      	bhi.n	8006f2c <memmove+0x20>
 8006f1c:	1e43      	subs	r3, r0, #1
 8006f1e:	42a1      	cmp	r1, r4
 8006f20:	d008      	beq.n	8006f34 <memmove+0x28>
 8006f22:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006f26:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006f2a:	e7f8      	b.n	8006f1e <memmove+0x12>
 8006f2c:	4601      	mov	r1, r0
 8006f2e:	4402      	add	r2, r0
 8006f30:	428a      	cmp	r2, r1
 8006f32:	d100      	bne.n	8006f36 <memmove+0x2a>
 8006f34:	bd10      	pop	{r4, pc}
 8006f36:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006f3a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006f3e:	e7f7      	b.n	8006f30 <memmove+0x24>

08006f40 <strncmp>:
 8006f40:	b510      	push	{r4, lr}
 8006f42:	b16a      	cbz	r2, 8006f60 <strncmp+0x20>
 8006f44:	3901      	subs	r1, #1
 8006f46:	1884      	adds	r4, r0, r2
 8006f48:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006f4c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8006f50:	429a      	cmp	r2, r3
 8006f52:	d103      	bne.n	8006f5c <strncmp+0x1c>
 8006f54:	42a0      	cmp	r0, r4
 8006f56:	d001      	beq.n	8006f5c <strncmp+0x1c>
 8006f58:	2a00      	cmp	r2, #0
 8006f5a:	d1f5      	bne.n	8006f48 <strncmp+0x8>
 8006f5c:	1ad0      	subs	r0, r2, r3
 8006f5e:	bd10      	pop	{r4, pc}
 8006f60:	4610      	mov	r0, r2
 8006f62:	e7fc      	b.n	8006f5e <strncmp+0x1e>

08006f64 <_sbrk_r>:
 8006f64:	b538      	push	{r3, r4, r5, lr}
 8006f66:	2300      	movs	r3, #0
 8006f68:	4d05      	ldr	r5, [pc, #20]	@ (8006f80 <_sbrk_r+0x1c>)
 8006f6a:	4604      	mov	r4, r0
 8006f6c:	4608      	mov	r0, r1
 8006f6e:	602b      	str	r3, [r5, #0]
 8006f70:	f7fa fbc2 	bl	80016f8 <_sbrk>
 8006f74:	1c43      	adds	r3, r0, #1
 8006f76:	d102      	bne.n	8006f7e <_sbrk_r+0x1a>
 8006f78:	682b      	ldr	r3, [r5, #0]
 8006f7a:	b103      	cbz	r3, 8006f7e <_sbrk_r+0x1a>
 8006f7c:	6023      	str	r3, [r4, #0]
 8006f7e:	bd38      	pop	{r3, r4, r5, pc}
 8006f80:	200003d0 	.word	0x200003d0

08006f84 <memcpy>:
 8006f84:	440a      	add	r2, r1
 8006f86:	4291      	cmp	r1, r2
 8006f88:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8006f8c:	d100      	bne.n	8006f90 <memcpy+0xc>
 8006f8e:	4770      	bx	lr
 8006f90:	b510      	push	{r4, lr}
 8006f92:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006f96:	4291      	cmp	r1, r2
 8006f98:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006f9c:	d1f9      	bne.n	8006f92 <memcpy+0xe>
 8006f9e:	bd10      	pop	{r4, pc}

08006fa0 <nan>:
 8006fa0:	2000      	movs	r0, #0
 8006fa2:	4901      	ldr	r1, [pc, #4]	@ (8006fa8 <nan+0x8>)
 8006fa4:	4770      	bx	lr
 8006fa6:	bf00      	nop
 8006fa8:	7ff80000 	.word	0x7ff80000

08006fac <__assert_func>:
 8006fac:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006fae:	4614      	mov	r4, r2
 8006fb0:	461a      	mov	r2, r3
 8006fb2:	4b09      	ldr	r3, [pc, #36]	@ (8006fd8 <__assert_func+0x2c>)
 8006fb4:	4605      	mov	r5, r0
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	68d8      	ldr	r0, [r3, #12]
 8006fba:	b954      	cbnz	r4, 8006fd2 <__assert_func+0x26>
 8006fbc:	4b07      	ldr	r3, [pc, #28]	@ (8006fdc <__assert_func+0x30>)
 8006fbe:	461c      	mov	r4, r3
 8006fc0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006fc4:	9100      	str	r1, [sp, #0]
 8006fc6:	462b      	mov	r3, r5
 8006fc8:	4905      	ldr	r1, [pc, #20]	@ (8006fe0 <__assert_func+0x34>)
 8006fca:	f000 fba7 	bl	800771c <fiprintf>
 8006fce:	f000 fbb7 	bl	8007740 <abort>
 8006fd2:	4b04      	ldr	r3, [pc, #16]	@ (8006fe4 <__assert_func+0x38>)
 8006fd4:	e7f4      	b.n	8006fc0 <__assert_func+0x14>
 8006fd6:	bf00      	nop
 8006fd8:	20000020 	.word	0x20000020
 8006fdc:	0800809d 	.word	0x0800809d
 8006fe0:	0800806f 	.word	0x0800806f
 8006fe4:	08008062 	.word	0x08008062

08006fe8 <_calloc_r>:
 8006fe8:	b570      	push	{r4, r5, r6, lr}
 8006fea:	fba1 5402 	umull	r5, r4, r1, r2
 8006fee:	b93c      	cbnz	r4, 8007000 <_calloc_r+0x18>
 8006ff0:	4629      	mov	r1, r5
 8006ff2:	f7fe f9db 	bl	80053ac <_malloc_r>
 8006ff6:	4606      	mov	r6, r0
 8006ff8:	b928      	cbnz	r0, 8007006 <_calloc_r+0x1e>
 8006ffa:	2600      	movs	r6, #0
 8006ffc:	4630      	mov	r0, r6
 8006ffe:	bd70      	pop	{r4, r5, r6, pc}
 8007000:	220c      	movs	r2, #12
 8007002:	6002      	str	r2, [r0, #0]
 8007004:	e7f9      	b.n	8006ffa <_calloc_r+0x12>
 8007006:	462a      	mov	r2, r5
 8007008:	4621      	mov	r1, r4
 800700a:	f7fd fa7a 	bl	8004502 <memset>
 800700e:	e7f5      	b.n	8006ffc <_calloc_r+0x14>

08007010 <rshift>:
 8007010:	6903      	ldr	r3, [r0, #16]
 8007012:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007016:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800701a:	f100 0414 	add.w	r4, r0, #20
 800701e:	ea4f 1261 	mov.w	r2, r1, asr #5
 8007022:	dd46      	ble.n	80070b2 <rshift+0xa2>
 8007024:	f011 011f 	ands.w	r1, r1, #31
 8007028:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800702c:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8007030:	d10c      	bne.n	800704c <rshift+0x3c>
 8007032:	4629      	mov	r1, r5
 8007034:	f100 0710 	add.w	r7, r0, #16
 8007038:	42b1      	cmp	r1, r6
 800703a:	d335      	bcc.n	80070a8 <rshift+0x98>
 800703c:	1a9b      	subs	r3, r3, r2
 800703e:	009b      	lsls	r3, r3, #2
 8007040:	1eea      	subs	r2, r5, #3
 8007042:	4296      	cmp	r6, r2
 8007044:	bf38      	it	cc
 8007046:	2300      	movcc	r3, #0
 8007048:	4423      	add	r3, r4
 800704a:	e015      	b.n	8007078 <rshift+0x68>
 800704c:	46a1      	mov	r9, r4
 800704e:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8007052:	f1c1 0820 	rsb	r8, r1, #32
 8007056:	40cf      	lsrs	r7, r1
 8007058:	f105 0e04 	add.w	lr, r5, #4
 800705c:	4576      	cmp	r6, lr
 800705e:	46f4      	mov	ip, lr
 8007060:	d816      	bhi.n	8007090 <rshift+0x80>
 8007062:	1a9a      	subs	r2, r3, r2
 8007064:	0092      	lsls	r2, r2, #2
 8007066:	3a04      	subs	r2, #4
 8007068:	3501      	adds	r5, #1
 800706a:	42ae      	cmp	r6, r5
 800706c:	bf38      	it	cc
 800706e:	2200      	movcc	r2, #0
 8007070:	18a3      	adds	r3, r4, r2
 8007072:	50a7      	str	r7, [r4, r2]
 8007074:	b107      	cbz	r7, 8007078 <rshift+0x68>
 8007076:	3304      	adds	r3, #4
 8007078:	42a3      	cmp	r3, r4
 800707a:	eba3 0204 	sub.w	r2, r3, r4
 800707e:	bf08      	it	eq
 8007080:	2300      	moveq	r3, #0
 8007082:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8007086:	6102      	str	r2, [r0, #16]
 8007088:	bf08      	it	eq
 800708a:	6143      	streq	r3, [r0, #20]
 800708c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007090:	f8dc c000 	ldr.w	ip, [ip]
 8007094:	fa0c fc08 	lsl.w	ip, ip, r8
 8007098:	ea4c 0707 	orr.w	r7, ip, r7
 800709c:	f849 7b04 	str.w	r7, [r9], #4
 80070a0:	f85e 7b04 	ldr.w	r7, [lr], #4
 80070a4:	40cf      	lsrs	r7, r1
 80070a6:	e7d9      	b.n	800705c <rshift+0x4c>
 80070a8:	f851 cb04 	ldr.w	ip, [r1], #4
 80070ac:	f847 cf04 	str.w	ip, [r7, #4]!
 80070b0:	e7c2      	b.n	8007038 <rshift+0x28>
 80070b2:	4623      	mov	r3, r4
 80070b4:	e7e0      	b.n	8007078 <rshift+0x68>

080070b6 <__hexdig_fun>:
 80070b6:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 80070ba:	2b09      	cmp	r3, #9
 80070bc:	d802      	bhi.n	80070c4 <__hexdig_fun+0xe>
 80070be:	3820      	subs	r0, #32
 80070c0:	b2c0      	uxtb	r0, r0
 80070c2:	4770      	bx	lr
 80070c4:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 80070c8:	2b05      	cmp	r3, #5
 80070ca:	d801      	bhi.n	80070d0 <__hexdig_fun+0x1a>
 80070cc:	3847      	subs	r0, #71	@ 0x47
 80070ce:	e7f7      	b.n	80070c0 <__hexdig_fun+0xa>
 80070d0:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 80070d4:	2b05      	cmp	r3, #5
 80070d6:	d801      	bhi.n	80070dc <__hexdig_fun+0x26>
 80070d8:	3827      	subs	r0, #39	@ 0x27
 80070da:	e7f1      	b.n	80070c0 <__hexdig_fun+0xa>
 80070dc:	2000      	movs	r0, #0
 80070de:	4770      	bx	lr

080070e0 <__gethex>:
 80070e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070e4:	468a      	mov	sl, r1
 80070e6:	4690      	mov	r8, r2
 80070e8:	b085      	sub	sp, #20
 80070ea:	9302      	str	r3, [sp, #8]
 80070ec:	680b      	ldr	r3, [r1, #0]
 80070ee:	9001      	str	r0, [sp, #4]
 80070f0:	1c9c      	adds	r4, r3, #2
 80070f2:	46a1      	mov	r9, r4
 80070f4:	f814 0b01 	ldrb.w	r0, [r4], #1
 80070f8:	2830      	cmp	r0, #48	@ 0x30
 80070fa:	d0fa      	beq.n	80070f2 <__gethex+0x12>
 80070fc:	eba9 0303 	sub.w	r3, r9, r3
 8007100:	f1a3 0b02 	sub.w	fp, r3, #2
 8007104:	f7ff ffd7 	bl	80070b6 <__hexdig_fun>
 8007108:	4605      	mov	r5, r0
 800710a:	2800      	cmp	r0, #0
 800710c:	d168      	bne.n	80071e0 <__gethex+0x100>
 800710e:	2201      	movs	r2, #1
 8007110:	4648      	mov	r0, r9
 8007112:	499f      	ldr	r1, [pc, #636]	@ (8007390 <__gethex+0x2b0>)
 8007114:	f7ff ff14 	bl	8006f40 <strncmp>
 8007118:	4607      	mov	r7, r0
 800711a:	2800      	cmp	r0, #0
 800711c:	d167      	bne.n	80071ee <__gethex+0x10e>
 800711e:	f899 0001 	ldrb.w	r0, [r9, #1]
 8007122:	4626      	mov	r6, r4
 8007124:	f7ff ffc7 	bl	80070b6 <__hexdig_fun>
 8007128:	2800      	cmp	r0, #0
 800712a:	d062      	beq.n	80071f2 <__gethex+0x112>
 800712c:	4623      	mov	r3, r4
 800712e:	7818      	ldrb	r0, [r3, #0]
 8007130:	4699      	mov	r9, r3
 8007132:	2830      	cmp	r0, #48	@ 0x30
 8007134:	f103 0301 	add.w	r3, r3, #1
 8007138:	d0f9      	beq.n	800712e <__gethex+0x4e>
 800713a:	f7ff ffbc 	bl	80070b6 <__hexdig_fun>
 800713e:	fab0 f580 	clz	r5, r0
 8007142:	f04f 0b01 	mov.w	fp, #1
 8007146:	096d      	lsrs	r5, r5, #5
 8007148:	464a      	mov	r2, r9
 800714a:	4616      	mov	r6, r2
 800714c:	7830      	ldrb	r0, [r6, #0]
 800714e:	3201      	adds	r2, #1
 8007150:	f7ff ffb1 	bl	80070b6 <__hexdig_fun>
 8007154:	2800      	cmp	r0, #0
 8007156:	d1f8      	bne.n	800714a <__gethex+0x6a>
 8007158:	2201      	movs	r2, #1
 800715a:	4630      	mov	r0, r6
 800715c:	498c      	ldr	r1, [pc, #560]	@ (8007390 <__gethex+0x2b0>)
 800715e:	f7ff feef 	bl	8006f40 <strncmp>
 8007162:	2800      	cmp	r0, #0
 8007164:	d13f      	bne.n	80071e6 <__gethex+0x106>
 8007166:	b944      	cbnz	r4, 800717a <__gethex+0x9a>
 8007168:	1c74      	adds	r4, r6, #1
 800716a:	4622      	mov	r2, r4
 800716c:	4616      	mov	r6, r2
 800716e:	7830      	ldrb	r0, [r6, #0]
 8007170:	3201      	adds	r2, #1
 8007172:	f7ff ffa0 	bl	80070b6 <__hexdig_fun>
 8007176:	2800      	cmp	r0, #0
 8007178:	d1f8      	bne.n	800716c <__gethex+0x8c>
 800717a:	1ba4      	subs	r4, r4, r6
 800717c:	00a7      	lsls	r7, r4, #2
 800717e:	7833      	ldrb	r3, [r6, #0]
 8007180:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8007184:	2b50      	cmp	r3, #80	@ 0x50
 8007186:	d13e      	bne.n	8007206 <__gethex+0x126>
 8007188:	7873      	ldrb	r3, [r6, #1]
 800718a:	2b2b      	cmp	r3, #43	@ 0x2b
 800718c:	d033      	beq.n	80071f6 <__gethex+0x116>
 800718e:	2b2d      	cmp	r3, #45	@ 0x2d
 8007190:	d034      	beq.n	80071fc <__gethex+0x11c>
 8007192:	2400      	movs	r4, #0
 8007194:	1c71      	adds	r1, r6, #1
 8007196:	7808      	ldrb	r0, [r1, #0]
 8007198:	f7ff ff8d 	bl	80070b6 <__hexdig_fun>
 800719c:	1e43      	subs	r3, r0, #1
 800719e:	b2db      	uxtb	r3, r3
 80071a0:	2b18      	cmp	r3, #24
 80071a2:	d830      	bhi.n	8007206 <__gethex+0x126>
 80071a4:	f1a0 0210 	sub.w	r2, r0, #16
 80071a8:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80071ac:	f7ff ff83 	bl	80070b6 <__hexdig_fun>
 80071b0:	f100 3cff 	add.w	ip, r0, #4294967295	@ 0xffffffff
 80071b4:	fa5f fc8c 	uxtb.w	ip, ip
 80071b8:	f1bc 0f18 	cmp.w	ip, #24
 80071bc:	f04f 030a 	mov.w	r3, #10
 80071c0:	d91e      	bls.n	8007200 <__gethex+0x120>
 80071c2:	b104      	cbz	r4, 80071c6 <__gethex+0xe6>
 80071c4:	4252      	negs	r2, r2
 80071c6:	4417      	add	r7, r2
 80071c8:	f8ca 1000 	str.w	r1, [sl]
 80071cc:	b1ed      	cbz	r5, 800720a <__gethex+0x12a>
 80071ce:	f1bb 0f00 	cmp.w	fp, #0
 80071d2:	bf0c      	ite	eq
 80071d4:	2506      	moveq	r5, #6
 80071d6:	2500      	movne	r5, #0
 80071d8:	4628      	mov	r0, r5
 80071da:	b005      	add	sp, #20
 80071dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80071e0:	2500      	movs	r5, #0
 80071e2:	462c      	mov	r4, r5
 80071e4:	e7b0      	b.n	8007148 <__gethex+0x68>
 80071e6:	2c00      	cmp	r4, #0
 80071e8:	d1c7      	bne.n	800717a <__gethex+0x9a>
 80071ea:	4627      	mov	r7, r4
 80071ec:	e7c7      	b.n	800717e <__gethex+0x9e>
 80071ee:	464e      	mov	r6, r9
 80071f0:	462f      	mov	r7, r5
 80071f2:	2501      	movs	r5, #1
 80071f4:	e7c3      	b.n	800717e <__gethex+0x9e>
 80071f6:	2400      	movs	r4, #0
 80071f8:	1cb1      	adds	r1, r6, #2
 80071fa:	e7cc      	b.n	8007196 <__gethex+0xb6>
 80071fc:	2401      	movs	r4, #1
 80071fe:	e7fb      	b.n	80071f8 <__gethex+0x118>
 8007200:	fb03 0002 	mla	r0, r3, r2, r0
 8007204:	e7ce      	b.n	80071a4 <__gethex+0xc4>
 8007206:	4631      	mov	r1, r6
 8007208:	e7de      	b.n	80071c8 <__gethex+0xe8>
 800720a:	4629      	mov	r1, r5
 800720c:	eba6 0309 	sub.w	r3, r6, r9
 8007210:	3b01      	subs	r3, #1
 8007212:	2b07      	cmp	r3, #7
 8007214:	dc0a      	bgt.n	800722c <__gethex+0x14c>
 8007216:	9801      	ldr	r0, [sp, #4]
 8007218:	f7fe f954 	bl	80054c4 <_Balloc>
 800721c:	4604      	mov	r4, r0
 800721e:	b940      	cbnz	r0, 8007232 <__gethex+0x152>
 8007220:	4602      	mov	r2, r0
 8007222:	21e4      	movs	r1, #228	@ 0xe4
 8007224:	4b5b      	ldr	r3, [pc, #364]	@ (8007394 <__gethex+0x2b4>)
 8007226:	485c      	ldr	r0, [pc, #368]	@ (8007398 <__gethex+0x2b8>)
 8007228:	f7ff fec0 	bl	8006fac <__assert_func>
 800722c:	3101      	adds	r1, #1
 800722e:	105b      	asrs	r3, r3, #1
 8007230:	e7ef      	b.n	8007212 <__gethex+0x132>
 8007232:	2300      	movs	r3, #0
 8007234:	f100 0a14 	add.w	sl, r0, #20
 8007238:	4655      	mov	r5, sl
 800723a:	469b      	mov	fp, r3
 800723c:	45b1      	cmp	r9, r6
 800723e:	d337      	bcc.n	80072b0 <__gethex+0x1d0>
 8007240:	f845 bb04 	str.w	fp, [r5], #4
 8007244:	eba5 050a 	sub.w	r5, r5, sl
 8007248:	10ad      	asrs	r5, r5, #2
 800724a:	6125      	str	r5, [r4, #16]
 800724c:	4658      	mov	r0, fp
 800724e:	f7fe fa2b 	bl	80056a8 <__hi0bits>
 8007252:	016d      	lsls	r5, r5, #5
 8007254:	f8d8 6000 	ldr.w	r6, [r8]
 8007258:	1a2d      	subs	r5, r5, r0
 800725a:	42b5      	cmp	r5, r6
 800725c:	dd54      	ble.n	8007308 <__gethex+0x228>
 800725e:	1bad      	subs	r5, r5, r6
 8007260:	4629      	mov	r1, r5
 8007262:	4620      	mov	r0, r4
 8007264:	f7fe fdb3 	bl	8005dce <__any_on>
 8007268:	4681      	mov	r9, r0
 800726a:	b178      	cbz	r0, 800728c <__gethex+0x1ac>
 800726c:	f04f 0901 	mov.w	r9, #1
 8007270:	1e6b      	subs	r3, r5, #1
 8007272:	1159      	asrs	r1, r3, #5
 8007274:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8007278:	f003 021f 	and.w	r2, r3, #31
 800727c:	fa09 f202 	lsl.w	r2, r9, r2
 8007280:	420a      	tst	r2, r1
 8007282:	d003      	beq.n	800728c <__gethex+0x1ac>
 8007284:	454b      	cmp	r3, r9
 8007286:	dc36      	bgt.n	80072f6 <__gethex+0x216>
 8007288:	f04f 0902 	mov.w	r9, #2
 800728c:	4629      	mov	r1, r5
 800728e:	4620      	mov	r0, r4
 8007290:	f7ff febe 	bl	8007010 <rshift>
 8007294:	442f      	add	r7, r5
 8007296:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800729a:	42bb      	cmp	r3, r7
 800729c:	da42      	bge.n	8007324 <__gethex+0x244>
 800729e:	4621      	mov	r1, r4
 80072a0:	9801      	ldr	r0, [sp, #4]
 80072a2:	f7fe f94f 	bl	8005544 <_Bfree>
 80072a6:	2300      	movs	r3, #0
 80072a8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80072aa:	25a3      	movs	r5, #163	@ 0xa3
 80072ac:	6013      	str	r3, [r2, #0]
 80072ae:	e793      	b.n	80071d8 <__gethex+0xf8>
 80072b0:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 80072b4:	2a2e      	cmp	r2, #46	@ 0x2e
 80072b6:	d012      	beq.n	80072de <__gethex+0x1fe>
 80072b8:	2b20      	cmp	r3, #32
 80072ba:	d104      	bne.n	80072c6 <__gethex+0x1e6>
 80072bc:	f845 bb04 	str.w	fp, [r5], #4
 80072c0:	f04f 0b00 	mov.w	fp, #0
 80072c4:	465b      	mov	r3, fp
 80072c6:	7830      	ldrb	r0, [r6, #0]
 80072c8:	9303      	str	r3, [sp, #12]
 80072ca:	f7ff fef4 	bl	80070b6 <__hexdig_fun>
 80072ce:	9b03      	ldr	r3, [sp, #12]
 80072d0:	f000 000f 	and.w	r0, r0, #15
 80072d4:	4098      	lsls	r0, r3
 80072d6:	ea4b 0b00 	orr.w	fp, fp, r0
 80072da:	3304      	adds	r3, #4
 80072dc:	e7ae      	b.n	800723c <__gethex+0x15c>
 80072de:	45b1      	cmp	r9, r6
 80072e0:	d8ea      	bhi.n	80072b8 <__gethex+0x1d8>
 80072e2:	2201      	movs	r2, #1
 80072e4:	4630      	mov	r0, r6
 80072e6:	492a      	ldr	r1, [pc, #168]	@ (8007390 <__gethex+0x2b0>)
 80072e8:	9303      	str	r3, [sp, #12]
 80072ea:	f7ff fe29 	bl	8006f40 <strncmp>
 80072ee:	9b03      	ldr	r3, [sp, #12]
 80072f0:	2800      	cmp	r0, #0
 80072f2:	d1e1      	bne.n	80072b8 <__gethex+0x1d8>
 80072f4:	e7a2      	b.n	800723c <__gethex+0x15c>
 80072f6:	4620      	mov	r0, r4
 80072f8:	1ea9      	subs	r1, r5, #2
 80072fa:	f7fe fd68 	bl	8005dce <__any_on>
 80072fe:	2800      	cmp	r0, #0
 8007300:	d0c2      	beq.n	8007288 <__gethex+0x1a8>
 8007302:	f04f 0903 	mov.w	r9, #3
 8007306:	e7c1      	b.n	800728c <__gethex+0x1ac>
 8007308:	da09      	bge.n	800731e <__gethex+0x23e>
 800730a:	1b75      	subs	r5, r6, r5
 800730c:	4621      	mov	r1, r4
 800730e:	462a      	mov	r2, r5
 8007310:	9801      	ldr	r0, [sp, #4]
 8007312:	f7fe fb2d 	bl	8005970 <__lshift>
 8007316:	4604      	mov	r4, r0
 8007318:	1b7f      	subs	r7, r7, r5
 800731a:	f100 0a14 	add.w	sl, r0, #20
 800731e:	f04f 0900 	mov.w	r9, #0
 8007322:	e7b8      	b.n	8007296 <__gethex+0x1b6>
 8007324:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8007328:	42bd      	cmp	r5, r7
 800732a:	dd6f      	ble.n	800740c <__gethex+0x32c>
 800732c:	1bed      	subs	r5, r5, r7
 800732e:	42ae      	cmp	r6, r5
 8007330:	dc34      	bgt.n	800739c <__gethex+0x2bc>
 8007332:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8007336:	2b02      	cmp	r3, #2
 8007338:	d022      	beq.n	8007380 <__gethex+0x2a0>
 800733a:	2b03      	cmp	r3, #3
 800733c:	d024      	beq.n	8007388 <__gethex+0x2a8>
 800733e:	2b01      	cmp	r3, #1
 8007340:	d115      	bne.n	800736e <__gethex+0x28e>
 8007342:	42ae      	cmp	r6, r5
 8007344:	d113      	bne.n	800736e <__gethex+0x28e>
 8007346:	2e01      	cmp	r6, #1
 8007348:	d10b      	bne.n	8007362 <__gethex+0x282>
 800734a:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800734e:	9a02      	ldr	r2, [sp, #8]
 8007350:	2562      	movs	r5, #98	@ 0x62
 8007352:	6013      	str	r3, [r2, #0]
 8007354:	2301      	movs	r3, #1
 8007356:	6123      	str	r3, [r4, #16]
 8007358:	f8ca 3000 	str.w	r3, [sl]
 800735c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800735e:	601c      	str	r4, [r3, #0]
 8007360:	e73a      	b.n	80071d8 <__gethex+0xf8>
 8007362:	4620      	mov	r0, r4
 8007364:	1e71      	subs	r1, r6, #1
 8007366:	f7fe fd32 	bl	8005dce <__any_on>
 800736a:	2800      	cmp	r0, #0
 800736c:	d1ed      	bne.n	800734a <__gethex+0x26a>
 800736e:	4621      	mov	r1, r4
 8007370:	9801      	ldr	r0, [sp, #4]
 8007372:	f7fe f8e7 	bl	8005544 <_Bfree>
 8007376:	2300      	movs	r3, #0
 8007378:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800737a:	2550      	movs	r5, #80	@ 0x50
 800737c:	6013      	str	r3, [r2, #0]
 800737e:	e72b      	b.n	80071d8 <__gethex+0xf8>
 8007380:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007382:	2b00      	cmp	r3, #0
 8007384:	d1f3      	bne.n	800736e <__gethex+0x28e>
 8007386:	e7e0      	b.n	800734a <__gethex+0x26a>
 8007388:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800738a:	2b00      	cmp	r3, #0
 800738c:	d1dd      	bne.n	800734a <__gethex+0x26a>
 800738e:	e7ee      	b.n	800736e <__gethex+0x28e>
 8007390:	08007ef0 	.word	0x08007ef0
 8007394:	08007d87 	.word	0x08007d87
 8007398:	0800809e 	.word	0x0800809e
 800739c:	1e6f      	subs	r7, r5, #1
 800739e:	f1b9 0f00 	cmp.w	r9, #0
 80073a2:	d130      	bne.n	8007406 <__gethex+0x326>
 80073a4:	b127      	cbz	r7, 80073b0 <__gethex+0x2d0>
 80073a6:	4639      	mov	r1, r7
 80073a8:	4620      	mov	r0, r4
 80073aa:	f7fe fd10 	bl	8005dce <__any_on>
 80073ae:	4681      	mov	r9, r0
 80073b0:	2301      	movs	r3, #1
 80073b2:	4629      	mov	r1, r5
 80073b4:	1b76      	subs	r6, r6, r5
 80073b6:	2502      	movs	r5, #2
 80073b8:	117a      	asrs	r2, r7, #5
 80073ba:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 80073be:	f007 071f 	and.w	r7, r7, #31
 80073c2:	40bb      	lsls	r3, r7
 80073c4:	4213      	tst	r3, r2
 80073c6:	4620      	mov	r0, r4
 80073c8:	bf18      	it	ne
 80073ca:	f049 0902 	orrne.w	r9, r9, #2
 80073ce:	f7ff fe1f 	bl	8007010 <rshift>
 80073d2:	f8d8 7004 	ldr.w	r7, [r8, #4]
 80073d6:	f1b9 0f00 	cmp.w	r9, #0
 80073da:	d047      	beq.n	800746c <__gethex+0x38c>
 80073dc:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80073e0:	2b02      	cmp	r3, #2
 80073e2:	d015      	beq.n	8007410 <__gethex+0x330>
 80073e4:	2b03      	cmp	r3, #3
 80073e6:	d017      	beq.n	8007418 <__gethex+0x338>
 80073e8:	2b01      	cmp	r3, #1
 80073ea:	d109      	bne.n	8007400 <__gethex+0x320>
 80073ec:	f019 0f02 	tst.w	r9, #2
 80073f0:	d006      	beq.n	8007400 <__gethex+0x320>
 80073f2:	f8da 3000 	ldr.w	r3, [sl]
 80073f6:	ea49 0903 	orr.w	r9, r9, r3
 80073fa:	f019 0f01 	tst.w	r9, #1
 80073fe:	d10e      	bne.n	800741e <__gethex+0x33e>
 8007400:	f045 0510 	orr.w	r5, r5, #16
 8007404:	e032      	b.n	800746c <__gethex+0x38c>
 8007406:	f04f 0901 	mov.w	r9, #1
 800740a:	e7d1      	b.n	80073b0 <__gethex+0x2d0>
 800740c:	2501      	movs	r5, #1
 800740e:	e7e2      	b.n	80073d6 <__gethex+0x2f6>
 8007410:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007412:	f1c3 0301 	rsb	r3, r3, #1
 8007416:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007418:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800741a:	2b00      	cmp	r3, #0
 800741c:	d0f0      	beq.n	8007400 <__gethex+0x320>
 800741e:	f04f 0c00 	mov.w	ip, #0
 8007422:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8007426:	f104 0314 	add.w	r3, r4, #20
 800742a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800742e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8007432:	4618      	mov	r0, r3
 8007434:	f853 2b04 	ldr.w	r2, [r3], #4
 8007438:	f1b2 3fff 	cmp.w	r2, #4294967295	@ 0xffffffff
 800743c:	d01b      	beq.n	8007476 <__gethex+0x396>
 800743e:	3201      	adds	r2, #1
 8007440:	6002      	str	r2, [r0, #0]
 8007442:	2d02      	cmp	r5, #2
 8007444:	f104 0314 	add.w	r3, r4, #20
 8007448:	d13c      	bne.n	80074c4 <__gethex+0x3e4>
 800744a:	f8d8 2000 	ldr.w	r2, [r8]
 800744e:	3a01      	subs	r2, #1
 8007450:	42b2      	cmp	r2, r6
 8007452:	d109      	bne.n	8007468 <__gethex+0x388>
 8007454:	2201      	movs	r2, #1
 8007456:	1171      	asrs	r1, r6, #5
 8007458:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800745c:	f006 061f 	and.w	r6, r6, #31
 8007460:	fa02 f606 	lsl.w	r6, r2, r6
 8007464:	421e      	tst	r6, r3
 8007466:	d13a      	bne.n	80074de <__gethex+0x3fe>
 8007468:	f045 0520 	orr.w	r5, r5, #32
 800746c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800746e:	601c      	str	r4, [r3, #0]
 8007470:	9b02      	ldr	r3, [sp, #8]
 8007472:	601f      	str	r7, [r3, #0]
 8007474:	e6b0      	b.n	80071d8 <__gethex+0xf8>
 8007476:	4299      	cmp	r1, r3
 8007478:	f843 cc04 	str.w	ip, [r3, #-4]
 800747c:	d8d9      	bhi.n	8007432 <__gethex+0x352>
 800747e:	68a3      	ldr	r3, [r4, #8]
 8007480:	459b      	cmp	fp, r3
 8007482:	db17      	blt.n	80074b4 <__gethex+0x3d4>
 8007484:	6861      	ldr	r1, [r4, #4]
 8007486:	9801      	ldr	r0, [sp, #4]
 8007488:	3101      	adds	r1, #1
 800748a:	f7fe f81b 	bl	80054c4 <_Balloc>
 800748e:	4681      	mov	r9, r0
 8007490:	b918      	cbnz	r0, 800749a <__gethex+0x3ba>
 8007492:	4602      	mov	r2, r0
 8007494:	2184      	movs	r1, #132	@ 0x84
 8007496:	4b19      	ldr	r3, [pc, #100]	@ (80074fc <__gethex+0x41c>)
 8007498:	e6c5      	b.n	8007226 <__gethex+0x146>
 800749a:	6922      	ldr	r2, [r4, #16]
 800749c:	f104 010c 	add.w	r1, r4, #12
 80074a0:	3202      	adds	r2, #2
 80074a2:	0092      	lsls	r2, r2, #2
 80074a4:	300c      	adds	r0, #12
 80074a6:	f7ff fd6d 	bl	8006f84 <memcpy>
 80074aa:	4621      	mov	r1, r4
 80074ac:	9801      	ldr	r0, [sp, #4]
 80074ae:	f7fe f849 	bl	8005544 <_Bfree>
 80074b2:	464c      	mov	r4, r9
 80074b4:	6923      	ldr	r3, [r4, #16]
 80074b6:	1c5a      	adds	r2, r3, #1
 80074b8:	6122      	str	r2, [r4, #16]
 80074ba:	2201      	movs	r2, #1
 80074bc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80074c0:	615a      	str	r2, [r3, #20]
 80074c2:	e7be      	b.n	8007442 <__gethex+0x362>
 80074c4:	6922      	ldr	r2, [r4, #16]
 80074c6:	455a      	cmp	r2, fp
 80074c8:	dd0b      	ble.n	80074e2 <__gethex+0x402>
 80074ca:	2101      	movs	r1, #1
 80074cc:	4620      	mov	r0, r4
 80074ce:	f7ff fd9f 	bl	8007010 <rshift>
 80074d2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80074d6:	3701      	adds	r7, #1
 80074d8:	42bb      	cmp	r3, r7
 80074da:	f6ff aee0 	blt.w	800729e <__gethex+0x1be>
 80074de:	2501      	movs	r5, #1
 80074e0:	e7c2      	b.n	8007468 <__gethex+0x388>
 80074e2:	f016 061f 	ands.w	r6, r6, #31
 80074e6:	d0fa      	beq.n	80074de <__gethex+0x3fe>
 80074e8:	4453      	add	r3, sl
 80074ea:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80074ee:	f7fe f8db 	bl	80056a8 <__hi0bits>
 80074f2:	f1c6 0620 	rsb	r6, r6, #32
 80074f6:	42b0      	cmp	r0, r6
 80074f8:	dbe7      	blt.n	80074ca <__gethex+0x3ea>
 80074fa:	e7f0      	b.n	80074de <__gethex+0x3fe>
 80074fc:	08007d87 	.word	0x08007d87

08007500 <L_shift>:
 8007500:	f1c2 0208 	rsb	r2, r2, #8
 8007504:	0092      	lsls	r2, r2, #2
 8007506:	b570      	push	{r4, r5, r6, lr}
 8007508:	f1c2 0620 	rsb	r6, r2, #32
 800750c:	6843      	ldr	r3, [r0, #4]
 800750e:	6804      	ldr	r4, [r0, #0]
 8007510:	fa03 f506 	lsl.w	r5, r3, r6
 8007514:	432c      	orrs	r4, r5
 8007516:	40d3      	lsrs	r3, r2
 8007518:	6004      	str	r4, [r0, #0]
 800751a:	f840 3f04 	str.w	r3, [r0, #4]!
 800751e:	4288      	cmp	r0, r1
 8007520:	d3f4      	bcc.n	800750c <L_shift+0xc>
 8007522:	bd70      	pop	{r4, r5, r6, pc}

08007524 <__match>:
 8007524:	b530      	push	{r4, r5, lr}
 8007526:	6803      	ldr	r3, [r0, #0]
 8007528:	3301      	adds	r3, #1
 800752a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800752e:	b914      	cbnz	r4, 8007536 <__match+0x12>
 8007530:	6003      	str	r3, [r0, #0]
 8007532:	2001      	movs	r0, #1
 8007534:	bd30      	pop	{r4, r5, pc}
 8007536:	f813 2b01 	ldrb.w	r2, [r3], #1
 800753a:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800753e:	2d19      	cmp	r5, #25
 8007540:	bf98      	it	ls
 8007542:	3220      	addls	r2, #32
 8007544:	42a2      	cmp	r2, r4
 8007546:	d0f0      	beq.n	800752a <__match+0x6>
 8007548:	2000      	movs	r0, #0
 800754a:	e7f3      	b.n	8007534 <__match+0x10>

0800754c <__hexnan>:
 800754c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007550:	2500      	movs	r5, #0
 8007552:	680b      	ldr	r3, [r1, #0]
 8007554:	4682      	mov	sl, r0
 8007556:	115e      	asrs	r6, r3, #5
 8007558:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800755c:	f013 031f 	ands.w	r3, r3, #31
 8007560:	bf18      	it	ne
 8007562:	3604      	addne	r6, #4
 8007564:	1f37      	subs	r7, r6, #4
 8007566:	4690      	mov	r8, r2
 8007568:	46b9      	mov	r9, r7
 800756a:	463c      	mov	r4, r7
 800756c:	46ab      	mov	fp, r5
 800756e:	b087      	sub	sp, #28
 8007570:	6801      	ldr	r1, [r0, #0]
 8007572:	9301      	str	r3, [sp, #4]
 8007574:	f846 5c04 	str.w	r5, [r6, #-4]
 8007578:	9502      	str	r5, [sp, #8]
 800757a:	784a      	ldrb	r2, [r1, #1]
 800757c:	1c4b      	adds	r3, r1, #1
 800757e:	9303      	str	r3, [sp, #12]
 8007580:	b342      	cbz	r2, 80075d4 <__hexnan+0x88>
 8007582:	4610      	mov	r0, r2
 8007584:	9105      	str	r1, [sp, #20]
 8007586:	9204      	str	r2, [sp, #16]
 8007588:	f7ff fd95 	bl	80070b6 <__hexdig_fun>
 800758c:	2800      	cmp	r0, #0
 800758e:	d151      	bne.n	8007634 <__hexnan+0xe8>
 8007590:	9a04      	ldr	r2, [sp, #16]
 8007592:	9905      	ldr	r1, [sp, #20]
 8007594:	2a20      	cmp	r2, #32
 8007596:	d818      	bhi.n	80075ca <__hexnan+0x7e>
 8007598:	9b02      	ldr	r3, [sp, #8]
 800759a:	459b      	cmp	fp, r3
 800759c:	dd13      	ble.n	80075c6 <__hexnan+0x7a>
 800759e:	454c      	cmp	r4, r9
 80075a0:	d206      	bcs.n	80075b0 <__hexnan+0x64>
 80075a2:	2d07      	cmp	r5, #7
 80075a4:	dc04      	bgt.n	80075b0 <__hexnan+0x64>
 80075a6:	462a      	mov	r2, r5
 80075a8:	4649      	mov	r1, r9
 80075aa:	4620      	mov	r0, r4
 80075ac:	f7ff ffa8 	bl	8007500 <L_shift>
 80075b0:	4544      	cmp	r4, r8
 80075b2:	d952      	bls.n	800765a <__hexnan+0x10e>
 80075b4:	2300      	movs	r3, #0
 80075b6:	f1a4 0904 	sub.w	r9, r4, #4
 80075ba:	f844 3c04 	str.w	r3, [r4, #-4]
 80075be:	461d      	mov	r5, r3
 80075c0:	464c      	mov	r4, r9
 80075c2:	f8cd b008 	str.w	fp, [sp, #8]
 80075c6:	9903      	ldr	r1, [sp, #12]
 80075c8:	e7d7      	b.n	800757a <__hexnan+0x2e>
 80075ca:	2a29      	cmp	r2, #41	@ 0x29
 80075cc:	d157      	bne.n	800767e <__hexnan+0x132>
 80075ce:	3102      	adds	r1, #2
 80075d0:	f8ca 1000 	str.w	r1, [sl]
 80075d4:	f1bb 0f00 	cmp.w	fp, #0
 80075d8:	d051      	beq.n	800767e <__hexnan+0x132>
 80075da:	454c      	cmp	r4, r9
 80075dc:	d206      	bcs.n	80075ec <__hexnan+0xa0>
 80075de:	2d07      	cmp	r5, #7
 80075e0:	dc04      	bgt.n	80075ec <__hexnan+0xa0>
 80075e2:	462a      	mov	r2, r5
 80075e4:	4649      	mov	r1, r9
 80075e6:	4620      	mov	r0, r4
 80075e8:	f7ff ff8a 	bl	8007500 <L_shift>
 80075ec:	4544      	cmp	r4, r8
 80075ee:	d936      	bls.n	800765e <__hexnan+0x112>
 80075f0:	4623      	mov	r3, r4
 80075f2:	f1a8 0204 	sub.w	r2, r8, #4
 80075f6:	f853 1b04 	ldr.w	r1, [r3], #4
 80075fa:	429f      	cmp	r7, r3
 80075fc:	f842 1f04 	str.w	r1, [r2, #4]!
 8007600:	d2f9      	bcs.n	80075f6 <__hexnan+0xaa>
 8007602:	1b3b      	subs	r3, r7, r4
 8007604:	f023 0303 	bic.w	r3, r3, #3
 8007608:	3304      	adds	r3, #4
 800760a:	3401      	adds	r4, #1
 800760c:	3e03      	subs	r6, #3
 800760e:	42b4      	cmp	r4, r6
 8007610:	bf88      	it	hi
 8007612:	2304      	movhi	r3, #4
 8007614:	2200      	movs	r2, #0
 8007616:	4443      	add	r3, r8
 8007618:	f843 2b04 	str.w	r2, [r3], #4
 800761c:	429f      	cmp	r7, r3
 800761e:	d2fb      	bcs.n	8007618 <__hexnan+0xcc>
 8007620:	683b      	ldr	r3, [r7, #0]
 8007622:	b91b      	cbnz	r3, 800762c <__hexnan+0xe0>
 8007624:	4547      	cmp	r7, r8
 8007626:	d128      	bne.n	800767a <__hexnan+0x12e>
 8007628:	2301      	movs	r3, #1
 800762a:	603b      	str	r3, [r7, #0]
 800762c:	2005      	movs	r0, #5
 800762e:	b007      	add	sp, #28
 8007630:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007634:	3501      	adds	r5, #1
 8007636:	2d08      	cmp	r5, #8
 8007638:	f10b 0b01 	add.w	fp, fp, #1
 800763c:	dd06      	ble.n	800764c <__hexnan+0x100>
 800763e:	4544      	cmp	r4, r8
 8007640:	d9c1      	bls.n	80075c6 <__hexnan+0x7a>
 8007642:	2300      	movs	r3, #0
 8007644:	2501      	movs	r5, #1
 8007646:	f844 3c04 	str.w	r3, [r4, #-4]
 800764a:	3c04      	subs	r4, #4
 800764c:	6822      	ldr	r2, [r4, #0]
 800764e:	f000 000f 	and.w	r0, r0, #15
 8007652:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8007656:	6020      	str	r0, [r4, #0]
 8007658:	e7b5      	b.n	80075c6 <__hexnan+0x7a>
 800765a:	2508      	movs	r5, #8
 800765c:	e7b3      	b.n	80075c6 <__hexnan+0x7a>
 800765e:	9b01      	ldr	r3, [sp, #4]
 8007660:	2b00      	cmp	r3, #0
 8007662:	d0dd      	beq.n	8007620 <__hexnan+0xd4>
 8007664:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007668:	f1c3 0320 	rsb	r3, r3, #32
 800766c:	40da      	lsrs	r2, r3
 800766e:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8007672:	4013      	ands	r3, r2
 8007674:	f846 3c04 	str.w	r3, [r6, #-4]
 8007678:	e7d2      	b.n	8007620 <__hexnan+0xd4>
 800767a:	3f04      	subs	r7, #4
 800767c:	e7d0      	b.n	8007620 <__hexnan+0xd4>
 800767e:	2004      	movs	r0, #4
 8007680:	e7d5      	b.n	800762e <__hexnan+0xe2>

08007682 <__ascii_mbtowc>:
 8007682:	b082      	sub	sp, #8
 8007684:	b901      	cbnz	r1, 8007688 <__ascii_mbtowc+0x6>
 8007686:	a901      	add	r1, sp, #4
 8007688:	b142      	cbz	r2, 800769c <__ascii_mbtowc+0x1a>
 800768a:	b14b      	cbz	r3, 80076a0 <__ascii_mbtowc+0x1e>
 800768c:	7813      	ldrb	r3, [r2, #0]
 800768e:	600b      	str	r3, [r1, #0]
 8007690:	7812      	ldrb	r2, [r2, #0]
 8007692:	1e10      	subs	r0, r2, #0
 8007694:	bf18      	it	ne
 8007696:	2001      	movne	r0, #1
 8007698:	b002      	add	sp, #8
 800769a:	4770      	bx	lr
 800769c:	4610      	mov	r0, r2
 800769e:	e7fb      	b.n	8007698 <__ascii_mbtowc+0x16>
 80076a0:	f06f 0001 	mvn.w	r0, #1
 80076a4:	e7f8      	b.n	8007698 <__ascii_mbtowc+0x16>

080076a6 <_realloc_r>:
 80076a6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80076aa:	4680      	mov	r8, r0
 80076ac:	4615      	mov	r5, r2
 80076ae:	460c      	mov	r4, r1
 80076b0:	b921      	cbnz	r1, 80076bc <_realloc_r+0x16>
 80076b2:	4611      	mov	r1, r2
 80076b4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80076b8:	f7fd be78 	b.w	80053ac <_malloc_r>
 80076bc:	b92a      	cbnz	r2, 80076ca <_realloc_r+0x24>
 80076be:	f7fd fe03 	bl	80052c8 <_free_r>
 80076c2:	2400      	movs	r4, #0
 80076c4:	4620      	mov	r0, r4
 80076c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80076ca:	f000 f840 	bl	800774e <_malloc_usable_size_r>
 80076ce:	4285      	cmp	r5, r0
 80076d0:	4606      	mov	r6, r0
 80076d2:	d802      	bhi.n	80076da <_realloc_r+0x34>
 80076d4:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80076d8:	d8f4      	bhi.n	80076c4 <_realloc_r+0x1e>
 80076da:	4629      	mov	r1, r5
 80076dc:	4640      	mov	r0, r8
 80076de:	f7fd fe65 	bl	80053ac <_malloc_r>
 80076e2:	4607      	mov	r7, r0
 80076e4:	2800      	cmp	r0, #0
 80076e6:	d0ec      	beq.n	80076c2 <_realloc_r+0x1c>
 80076e8:	42b5      	cmp	r5, r6
 80076ea:	462a      	mov	r2, r5
 80076ec:	4621      	mov	r1, r4
 80076ee:	bf28      	it	cs
 80076f0:	4632      	movcs	r2, r6
 80076f2:	f7ff fc47 	bl	8006f84 <memcpy>
 80076f6:	4621      	mov	r1, r4
 80076f8:	4640      	mov	r0, r8
 80076fa:	f7fd fde5 	bl	80052c8 <_free_r>
 80076fe:	463c      	mov	r4, r7
 8007700:	e7e0      	b.n	80076c4 <_realloc_r+0x1e>

08007702 <__ascii_wctomb>:
 8007702:	4603      	mov	r3, r0
 8007704:	4608      	mov	r0, r1
 8007706:	b141      	cbz	r1, 800771a <__ascii_wctomb+0x18>
 8007708:	2aff      	cmp	r2, #255	@ 0xff
 800770a:	d904      	bls.n	8007716 <__ascii_wctomb+0x14>
 800770c:	228a      	movs	r2, #138	@ 0x8a
 800770e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007712:	601a      	str	r2, [r3, #0]
 8007714:	4770      	bx	lr
 8007716:	2001      	movs	r0, #1
 8007718:	700a      	strb	r2, [r1, #0]
 800771a:	4770      	bx	lr

0800771c <fiprintf>:
 800771c:	b40e      	push	{r1, r2, r3}
 800771e:	b503      	push	{r0, r1, lr}
 8007720:	4601      	mov	r1, r0
 8007722:	ab03      	add	r3, sp, #12
 8007724:	4805      	ldr	r0, [pc, #20]	@ (800773c <fiprintf+0x20>)
 8007726:	f853 2b04 	ldr.w	r2, [r3], #4
 800772a:	6800      	ldr	r0, [r0, #0]
 800772c:	9301      	str	r3, [sp, #4]
 800772e:	f000 f83d 	bl	80077ac <_vfiprintf_r>
 8007732:	b002      	add	sp, #8
 8007734:	f85d eb04 	ldr.w	lr, [sp], #4
 8007738:	b003      	add	sp, #12
 800773a:	4770      	bx	lr
 800773c:	20000020 	.word	0x20000020

08007740 <abort>:
 8007740:	2006      	movs	r0, #6
 8007742:	b508      	push	{r3, lr}
 8007744:	f000 fa06 	bl	8007b54 <raise>
 8007748:	2001      	movs	r0, #1
 800774a:	f7f9 ff60 	bl	800160e <_exit>

0800774e <_malloc_usable_size_r>:
 800774e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007752:	1f18      	subs	r0, r3, #4
 8007754:	2b00      	cmp	r3, #0
 8007756:	bfbc      	itt	lt
 8007758:	580b      	ldrlt	r3, [r1, r0]
 800775a:	18c0      	addlt	r0, r0, r3
 800775c:	4770      	bx	lr

0800775e <__sfputc_r>:
 800775e:	6893      	ldr	r3, [r2, #8]
 8007760:	b410      	push	{r4}
 8007762:	3b01      	subs	r3, #1
 8007764:	2b00      	cmp	r3, #0
 8007766:	6093      	str	r3, [r2, #8]
 8007768:	da07      	bge.n	800777a <__sfputc_r+0x1c>
 800776a:	6994      	ldr	r4, [r2, #24]
 800776c:	42a3      	cmp	r3, r4
 800776e:	db01      	blt.n	8007774 <__sfputc_r+0x16>
 8007770:	290a      	cmp	r1, #10
 8007772:	d102      	bne.n	800777a <__sfputc_r+0x1c>
 8007774:	bc10      	pop	{r4}
 8007776:	f000 b931 	b.w	80079dc <__swbuf_r>
 800777a:	6813      	ldr	r3, [r2, #0]
 800777c:	1c58      	adds	r0, r3, #1
 800777e:	6010      	str	r0, [r2, #0]
 8007780:	7019      	strb	r1, [r3, #0]
 8007782:	4608      	mov	r0, r1
 8007784:	bc10      	pop	{r4}
 8007786:	4770      	bx	lr

08007788 <__sfputs_r>:
 8007788:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800778a:	4606      	mov	r6, r0
 800778c:	460f      	mov	r7, r1
 800778e:	4614      	mov	r4, r2
 8007790:	18d5      	adds	r5, r2, r3
 8007792:	42ac      	cmp	r4, r5
 8007794:	d101      	bne.n	800779a <__sfputs_r+0x12>
 8007796:	2000      	movs	r0, #0
 8007798:	e007      	b.n	80077aa <__sfputs_r+0x22>
 800779a:	463a      	mov	r2, r7
 800779c:	4630      	mov	r0, r6
 800779e:	f814 1b01 	ldrb.w	r1, [r4], #1
 80077a2:	f7ff ffdc 	bl	800775e <__sfputc_r>
 80077a6:	1c43      	adds	r3, r0, #1
 80077a8:	d1f3      	bne.n	8007792 <__sfputs_r+0xa>
 80077aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080077ac <_vfiprintf_r>:
 80077ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077b0:	460d      	mov	r5, r1
 80077b2:	4614      	mov	r4, r2
 80077b4:	4698      	mov	r8, r3
 80077b6:	4606      	mov	r6, r0
 80077b8:	b09d      	sub	sp, #116	@ 0x74
 80077ba:	b118      	cbz	r0, 80077c4 <_vfiprintf_r+0x18>
 80077bc:	6a03      	ldr	r3, [r0, #32]
 80077be:	b90b      	cbnz	r3, 80077c4 <_vfiprintf_r+0x18>
 80077c0:	f7fc fe06 	bl	80043d0 <__sinit>
 80077c4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80077c6:	07d9      	lsls	r1, r3, #31
 80077c8:	d405      	bmi.n	80077d6 <_vfiprintf_r+0x2a>
 80077ca:	89ab      	ldrh	r3, [r5, #12]
 80077cc:	059a      	lsls	r2, r3, #22
 80077ce:	d402      	bmi.n	80077d6 <_vfiprintf_r+0x2a>
 80077d0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80077d2:	f7fc ff14 	bl	80045fe <__retarget_lock_acquire_recursive>
 80077d6:	89ab      	ldrh	r3, [r5, #12]
 80077d8:	071b      	lsls	r3, r3, #28
 80077da:	d501      	bpl.n	80077e0 <_vfiprintf_r+0x34>
 80077dc:	692b      	ldr	r3, [r5, #16]
 80077de:	b99b      	cbnz	r3, 8007808 <_vfiprintf_r+0x5c>
 80077e0:	4629      	mov	r1, r5
 80077e2:	4630      	mov	r0, r6
 80077e4:	f000 f938 	bl	8007a58 <__swsetup_r>
 80077e8:	b170      	cbz	r0, 8007808 <_vfiprintf_r+0x5c>
 80077ea:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80077ec:	07dc      	lsls	r4, r3, #31
 80077ee:	d504      	bpl.n	80077fa <_vfiprintf_r+0x4e>
 80077f0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80077f4:	b01d      	add	sp, #116	@ 0x74
 80077f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80077fa:	89ab      	ldrh	r3, [r5, #12]
 80077fc:	0598      	lsls	r0, r3, #22
 80077fe:	d4f7      	bmi.n	80077f0 <_vfiprintf_r+0x44>
 8007800:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007802:	f7fc fefd 	bl	8004600 <__retarget_lock_release_recursive>
 8007806:	e7f3      	b.n	80077f0 <_vfiprintf_r+0x44>
 8007808:	2300      	movs	r3, #0
 800780a:	9309      	str	r3, [sp, #36]	@ 0x24
 800780c:	2320      	movs	r3, #32
 800780e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007812:	2330      	movs	r3, #48	@ 0x30
 8007814:	f04f 0901 	mov.w	r9, #1
 8007818:	f8cd 800c 	str.w	r8, [sp, #12]
 800781c:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 80079c8 <_vfiprintf_r+0x21c>
 8007820:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007824:	4623      	mov	r3, r4
 8007826:	469a      	mov	sl, r3
 8007828:	f813 2b01 	ldrb.w	r2, [r3], #1
 800782c:	b10a      	cbz	r2, 8007832 <_vfiprintf_r+0x86>
 800782e:	2a25      	cmp	r2, #37	@ 0x25
 8007830:	d1f9      	bne.n	8007826 <_vfiprintf_r+0x7a>
 8007832:	ebba 0b04 	subs.w	fp, sl, r4
 8007836:	d00b      	beq.n	8007850 <_vfiprintf_r+0xa4>
 8007838:	465b      	mov	r3, fp
 800783a:	4622      	mov	r2, r4
 800783c:	4629      	mov	r1, r5
 800783e:	4630      	mov	r0, r6
 8007840:	f7ff ffa2 	bl	8007788 <__sfputs_r>
 8007844:	3001      	adds	r0, #1
 8007846:	f000 80a7 	beq.w	8007998 <_vfiprintf_r+0x1ec>
 800784a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800784c:	445a      	add	r2, fp
 800784e:	9209      	str	r2, [sp, #36]	@ 0x24
 8007850:	f89a 3000 	ldrb.w	r3, [sl]
 8007854:	2b00      	cmp	r3, #0
 8007856:	f000 809f 	beq.w	8007998 <_vfiprintf_r+0x1ec>
 800785a:	2300      	movs	r3, #0
 800785c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007860:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007864:	f10a 0a01 	add.w	sl, sl, #1
 8007868:	9304      	str	r3, [sp, #16]
 800786a:	9307      	str	r3, [sp, #28]
 800786c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007870:	931a      	str	r3, [sp, #104]	@ 0x68
 8007872:	4654      	mov	r4, sl
 8007874:	2205      	movs	r2, #5
 8007876:	f814 1b01 	ldrb.w	r1, [r4], #1
 800787a:	4853      	ldr	r0, [pc, #332]	@ (80079c8 <_vfiprintf_r+0x21c>)
 800787c:	f7fc fec1 	bl	8004602 <memchr>
 8007880:	9a04      	ldr	r2, [sp, #16]
 8007882:	b9d8      	cbnz	r0, 80078bc <_vfiprintf_r+0x110>
 8007884:	06d1      	lsls	r1, r2, #27
 8007886:	bf44      	itt	mi
 8007888:	2320      	movmi	r3, #32
 800788a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800788e:	0713      	lsls	r3, r2, #28
 8007890:	bf44      	itt	mi
 8007892:	232b      	movmi	r3, #43	@ 0x2b
 8007894:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007898:	f89a 3000 	ldrb.w	r3, [sl]
 800789c:	2b2a      	cmp	r3, #42	@ 0x2a
 800789e:	d015      	beq.n	80078cc <_vfiprintf_r+0x120>
 80078a0:	4654      	mov	r4, sl
 80078a2:	2000      	movs	r0, #0
 80078a4:	f04f 0c0a 	mov.w	ip, #10
 80078a8:	9a07      	ldr	r2, [sp, #28]
 80078aa:	4621      	mov	r1, r4
 80078ac:	f811 3b01 	ldrb.w	r3, [r1], #1
 80078b0:	3b30      	subs	r3, #48	@ 0x30
 80078b2:	2b09      	cmp	r3, #9
 80078b4:	d94b      	bls.n	800794e <_vfiprintf_r+0x1a2>
 80078b6:	b1b0      	cbz	r0, 80078e6 <_vfiprintf_r+0x13a>
 80078b8:	9207      	str	r2, [sp, #28]
 80078ba:	e014      	b.n	80078e6 <_vfiprintf_r+0x13a>
 80078bc:	eba0 0308 	sub.w	r3, r0, r8
 80078c0:	fa09 f303 	lsl.w	r3, r9, r3
 80078c4:	4313      	orrs	r3, r2
 80078c6:	46a2      	mov	sl, r4
 80078c8:	9304      	str	r3, [sp, #16]
 80078ca:	e7d2      	b.n	8007872 <_vfiprintf_r+0xc6>
 80078cc:	9b03      	ldr	r3, [sp, #12]
 80078ce:	1d19      	adds	r1, r3, #4
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	9103      	str	r1, [sp, #12]
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	bfbb      	ittet	lt
 80078d8:	425b      	neglt	r3, r3
 80078da:	f042 0202 	orrlt.w	r2, r2, #2
 80078de:	9307      	strge	r3, [sp, #28]
 80078e0:	9307      	strlt	r3, [sp, #28]
 80078e2:	bfb8      	it	lt
 80078e4:	9204      	strlt	r2, [sp, #16]
 80078e6:	7823      	ldrb	r3, [r4, #0]
 80078e8:	2b2e      	cmp	r3, #46	@ 0x2e
 80078ea:	d10a      	bne.n	8007902 <_vfiprintf_r+0x156>
 80078ec:	7863      	ldrb	r3, [r4, #1]
 80078ee:	2b2a      	cmp	r3, #42	@ 0x2a
 80078f0:	d132      	bne.n	8007958 <_vfiprintf_r+0x1ac>
 80078f2:	9b03      	ldr	r3, [sp, #12]
 80078f4:	3402      	adds	r4, #2
 80078f6:	1d1a      	adds	r2, r3, #4
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	9203      	str	r2, [sp, #12]
 80078fc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007900:	9305      	str	r3, [sp, #20]
 8007902:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 80079cc <_vfiprintf_r+0x220>
 8007906:	2203      	movs	r2, #3
 8007908:	4650      	mov	r0, sl
 800790a:	7821      	ldrb	r1, [r4, #0]
 800790c:	f7fc fe79 	bl	8004602 <memchr>
 8007910:	b138      	cbz	r0, 8007922 <_vfiprintf_r+0x176>
 8007912:	2240      	movs	r2, #64	@ 0x40
 8007914:	9b04      	ldr	r3, [sp, #16]
 8007916:	eba0 000a 	sub.w	r0, r0, sl
 800791a:	4082      	lsls	r2, r0
 800791c:	4313      	orrs	r3, r2
 800791e:	3401      	adds	r4, #1
 8007920:	9304      	str	r3, [sp, #16]
 8007922:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007926:	2206      	movs	r2, #6
 8007928:	4829      	ldr	r0, [pc, #164]	@ (80079d0 <_vfiprintf_r+0x224>)
 800792a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800792e:	f7fc fe68 	bl	8004602 <memchr>
 8007932:	2800      	cmp	r0, #0
 8007934:	d03f      	beq.n	80079b6 <_vfiprintf_r+0x20a>
 8007936:	4b27      	ldr	r3, [pc, #156]	@ (80079d4 <_vfiprintf_r+0x228>)
 8007938:	bb1b      	cbnz	r3, 8007982 <_vfiprintf_r+0x1d6>
 800793a:	9b03      	ldr	r3, [sp, #12]
 800793c:	3307      	adds	r3, #7
 800793e:	f023 0307 	bic.w	r3, r3, #7
 8007942:	3308      	adds	r3, #8
 8007944:	9303      	str	r3, [sp, #12]
 8007946:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007948:	443b      	add	r3, r7
 800794a:	9309      	str	r3, [sp, #36]	@ 0x24
 800794c:	e76a      	b.n	8007824 <_vfiprintf_r+0x78>
 800794e:	460c      	mov	r4, r1
 8007950:	2001      	movs	r0, #1
 8007952:	fb0c 3202 	mla	r2, ip, r2, r3
 8007956:	e7a8      	b.n	80078aa <_vfiprintf_r+0xfe>
 8007958:	2300      	movs	r3, #0
 800795a:	f04f 0c0a 	mov.w	ip, #10
 800795e:	4619      	mov	r1, r3
 8007960:	3401      	adds	r4, #1
 8007962:	9305      	str	r3, [sp, #20]
 8007964:	4620      	mov	r0, r4
 8007966:	f810 2b01 	ldrb.w	r2, [r0], #1
 800796a:	3a30      	subs	r2, #48	@ 0x30
 800796c:	2a09      	cmp	r2, #9
 800796e:	d903      	bls.n	8007978 <_vfiprintf_r+0x1cc>
 8007970:	2b00      	cmp	r3, #0
 8007972:	d0c6      	beq.n	8007902 <_vfiprintf_r+0x156>
 8007974:	9105      	str	r1, [sp, #20]
 8007976:	e7c4      	b.n	8007902 <_vfiprintf_r+0x156>
 8007978:	4604      	mov	r4, r0
 800797a:	2301      	movs	r3, #1
 800797c:	fb0c 2101 	mla	r1, ip, r1, r2
 8007980:	e7f0      	b.n	8007964 <_vfiprintf_r+0x1b8>
 8007982:	ab03      	add	r3, sp, #12
 8007984:	9300      	str	r3, [sp, #0]
 8007986:	462a      	mov	r2, r5
 8007988:	4630      	mov	r0, r6
 800798a:	4b13      	ldr	r3, [pc, #76]	@ (80079d8 <_vfiprintf_r+0x22c>)
 800798c:	a904      	add	r1, sp, #16
 800798e:	f7fb fec5 	bl	800371c <_printf_float>
 8007992:	4607      	mov	r7, r0
 8007994:	1c78      	adds	r0, r7, #1
 8007996:	d1d6      	bne.n	8007946 <_vfiprintf_r+0x19a>
 8007998:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800799a:	07d9      	lsls	r1, r3, #31
 800799c:	d405      	bmi.n	80079aa <_vfiprintf_r+0x1fe>
 800799e:	89ab      	ldrh	r3, [r5, #12]
 80079a0:	059a      	lsls	r2, r3, #22
 80079a2:	d402      	bmi.n	80079aa <_vfiprintf_r+0x1fe>
 80079a4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80079a6:	f7fc fe2b 	bl	8004600 <__retarget_lock_release_recursive>
 80079aa:	89ab      	ldrh	r3, [r5, #12]
 80079ac:	065b      	lsls	r3, r3, #25
 80079ae:	f53f af1f 	bmi.w	80077f0 <_vfiprintf_r+0x44>
 80079b2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80079b4:	e71e      	b.n	80077f4 <_vfiprintf_r+0x48>
 80079b6:	ab03      	add	r3, sp, #12
 80079b8:	9300      	str	r3, [sp, #0]
 80079ba:	462a      	mov	r2, r5
 80079bc:	4630      	mov	r0, r6
 80079be:	4b06      	ldr	r3, [pc, #24]	@ (80079d8 <_vfiprintf_r+0x22c>)
 80079c0:	a904      	add	r1, sp, #16
 80079c2:	f7fc f949 	bl	8003c58 <_printf_i>
 80079c6:	e7e4      	b.n	8007992 <_vfiprintf_r+0x1e6>
 80079c8:	08008049 	.word	0x08008049
 80079cc:	0800804f 	.word	0x0800804f
 80079d0:	08008053 	.word	0x08008053
 80079d4:	0800371d 	.word	0x0800371d
 80079d8:	08007789 	.word	0x08007789

080079dc <__swbuf_r>:
 80079dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80079de:	460e      	mov	r6, r1
 80079e0:	4614      	mov	r4, r2
 80079e2:	4605      	mov	r5, r0
 80079e4:	b118      	cbz	r0, 80079ee <__swbuf_r+0x12>
 80079e6:	6a03      	ldr	r3, [r0, #32]
 80079e8:	b90b      	cbnz	r3, 80079ee <__swbuf_r+0x12>
 80079ea:	f7fc fcf1 	bl	80043d0 <__sinit>
 80079ee:	69a3      	ldr	r3, [r4, #24]
 80079f0:	60a3      	str	r3, [r4, #8]
 80079f2:	89a3      	ldrh	r3, [r4, #12]
 80079f4:	071a      	lsls	r2, r3, #28
 80079f6:	d501      	bpl.n	80079fc <__swbuf_r+0x20>
 80079f8:	6923      	ldr	r3, [r4, #16]
 80079fa:	b943      	cbnz	r3, 8007a0e <__swbuf_r+0x32>
 80079fc:	4621      	mov	r1, r4
 80079fe:	4628      	mov	r0, r5
 8007a00:	f000 f82a 	bl	8007a58 <__swsetup_r>
 8007a04:	b118      	cbz	r0, 8007a0e <__swbuf_r+0x32>
 8007a06:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8007a0a:	4638      	mov	r0, r7
 8007a0c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007a0e:	6823      	ldr	r3, [r4, #0]
 8007a10:	6922      	ldr	r2, [r4, #16]
 8007a12:	b2f6      	uxtb	r6, r6
 8007a14:	1a98      	subs	r0, r3, r2
 8007a16:	6963      	ldr	r3, [r4, #20]
 8007a18:	4637      	mov	r7, r6
 8007a1a:	4283      	cmp	r3, r0
 8007a1c:	dc05      	bgt.n	8007a2a <__swbuf_r+0x4e>
 8007a1e:	4621      	mov	r1, r4
 8007a20:	4628      	mov	r0, r5
 8007a22:	f7ff fa4b 	bl	8006ebc <_fflush_r>
 8007a26:	2800      	cmp	r0, #0
 8007a28:	d1ed      	bne.n	8007a06 <__swbuf_r+0x2a>
 8007a2a:	68a3      	ldr	r3, [r4, #8]
 8007a2c:	3b01      	subs	r3, #1
 8007a2e:	60a3      	str	r3, [r4, #8]
 8007a30:	6823      	ldr	r3, [r4, #0]
 8007a32:	1c5a      	adds	r2, r3, #1
 8007a34:	6022      	str	r2, [r4, #0]
 8007a36:	701e      	strb	r6, [r3, #0]
 8007a38:	6962      	ldr	r2, [r4, #20]
 8007a3a:	1c43      	adds	r3, r0, #1
 8007a3c:	429a      	cmp	r2, r3
 8007a3e:	d004      	beq.n	8007a4a <__swbuf_r+0x6e>
 8007a40:	89a3      	ldrh	r3, [r4, #12]
 8007a42:	07db      	lsls	r3, r3, #31
 8007a44:	d5e1      	bpl.n	8007a0a <__swbuf_r+0x2e>
 8007a46:	2e0a      	cmp	r6, #10
 8007a48:	d1df      	bne.n	8007a0a <__swbuf_r+0x2e>
 8007a4a:	4621      	mov	r1, r4
 8007a4c:	4628      	mov	r0, r5
 8007a4e:	f7ff fa35 	bl	8006ebc <_fflush_r>
 8007a52:	2800      	cmp	r0, #0
 8007a54:	d0d9      	beq.n	8007a0a <__swbuf_r+0x2e>
 8007a56:	e7d6      	b.n	8007a06 <__swbuf_r+0x2a>

08007a58 <__swsetup_r>:
 8007a58:	b538      	push	{r3, r4, r5, lr}
 8007a5a:	4b29      	ldr	r3, [pc, #164]	@ (8007b00 <__swsetup_r+0xa8>)
 8007a5c:	4605      	mov	r5, r0
 8007a5e:	6818      	ldr	r0, [r3, #0]
 8007a60:	460c      	mov	r4, r1
 8007a62:	b118      	cbz	r0, 8007a6c <__swsetup_r+0x14>
 8007a64:	6a03      	ldr	r3, [r0, #32]
 8007a66:	b90b      	cbnz	r3, 8007a6c <__swsetup_r+0x14>
 8007a68:	f7fc fcb2 	bl	80043d0 <__sinit>
 8007a6c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007a70:	0719      	lsls	r1, r3, #28
 8007a72:	d422      	bmi.n	8007aba <__swsetup_r+0x62>
 8007a74:	06da      	lsls	r2, r3, #27
 8007a76:	d407      	bmi.n	8007a88 <__swsetup_r+0x30>
 8007a78:	2209      	movs	r2, #9
 8007a7a:	602a      	str	r2, [r5, #0]
 8007a7c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007a80:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007a84:	81a3      	strh	r3, [r4, #12]
 8007a86:	e033      	b.n	8007af0 <__swsetup_r+0x98>
 8007a88:	0758      	lsls	r0, r3, #29
 8007a8a:	d512      	bpl.n	8007ab2 <__swsetup_r+0x5a>
 8007a8c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007a8e:	b141      	cbz	r1, 8007aa2 <__swsetup_r+0x4a>
 8007a90:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007a94:	4299      	cmp	r1, r3
 8007a96:	d002      	beq.n	8007a9e <__swsetup_r+0x46>
 8007a98:	4628      	mov	r0, r5
 8007a9a:	f7fd fc15 	bl	80052c8 <_free_r>
 8007a9e:	2300      	movs	r3, #0
 8007aa0:	6363      	str	r3, [r4, #52]	@ 0x34
 8007aa2:	89a3      	ldrh	r3, [r4, #12]
 8007aa4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007aa8:	81a3      	strh	r3, [r4, #12]
 8007aaa:	2300      	movs	r3, #0
 8007aac:	6063      	str	r3, [r4, #4]
 8007aae:	6923      	ldr	r3, [r4, #16]
 8007ab0:	6023      	str	r3, [r4, #0]
 8007ab2:	89a3      	ldrh	r3, [r4, #12]
 8007ab4:	f043 0308 	orr.w	r3, r3, #8
 8007ab8:	81a3      	strh	r3, [r4, #12]
 8007aba:	6923      	ldr	r3, [r4, #16]
 8007abc:	b94b      	cbnz	r3, 8007ad2 <__swsetup_r+0x7a>
 8007abe:	89a3      	ldrh	r3, [r4, #12]
 8007ac0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007ac4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007ac8:	d003      	beq.n	8007ad2 <__swsetup_r+0x7a>
 8007aca:	4621      	mov	r1, r4
 8007acc:	4628      	mov	r0, r5
 8007ace:	f000 f882 	bl	8007bd6 <__smakebuf_r>
 8007ad2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007ad6:	f013 0201 	ands.w	r2, r3, #1
 8007ada:	d00a      	beq.n	8007af2 <__swsetup_r+0x9a>
 8007adc:	2200      	movs	r2, #0
 8007ade:	60a2      	str	r2, [r4, #8]
 8007ae0:	6962      	ldr	r2, [r4, #20]
 8007ae2:	4252      	negs	r2, r2
 8007ae4:	61a2      	str	r2, [r4, #24]
 8007ae6:	6922      	ldr	r2, [r4, #16]
 8007ae8:	b942      	cbnz	r2, 8007afc <__swsetup_r+0xa4>
 8007aea:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007aee:	d1c5      	bne.n	8007a7c <__swsetup_r+0x24>
 8007af0:	bd38      	pop	{r3, r4, r5, pc}
 8007af2:	0799      	lsls	r1, r3, #30
 8007af4:	bf58      	it	pl
 8007af6:	6962      	ldrpl	r2, [r4, #20]
 8007af8:	60a2      	str	r2, [r4, #8]
 8007afa:	e7f4      	b.n	8007ae6 <__swsetup_r+0x8e>
 8007afc:	2000      	movs	r0, #0
 8007afe:	e7f7      	b.n	8007af0 <__swsetup_r+0x98>
 8007b00:	20000020 	.word	0x20000020

08007b04 <_raise_r>:
 8007b04:	291f      	cmp	r1, #31
 8007b06:	b538      	push	{r3, r4, r5, lr}
 8007b08:	4605      	mov	r5, r0
 8007b0a:	460c      	mov	r4, r1
 8007b0c:	d904      	bls.n	8007b18 <_raise_r+0x14>
 8007b0e:	2316      	movs	r3, #22
 8007b10:	6003      	str	r3, [r0, #0]
 8007b12:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007b16:	bd38      	pop	{r3, r4, r5, pc}
 8007b18:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8007b1a:	b112      	cbz	r2, 8007b22 <_raise_r+0x1e>
 8007b1c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007b20:	b94b      	cbnz	r3, 8007b36 <_raise_r+0x32>
 8007b22:	4628      	mov	r0, r5
 8007b24:	f000 f830 	bl	8007b88 <_getpid_r>
 8007b28:	4622      	mov	r2, r4
 8007b2a:	4601      	mov	r1, r0
 8007b2c:	4628      	mov	r0, r5
 8007b2e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007b32:	f000 b817 	b.w	8007b64 <_kill_r>
 8007b36:	2b01      	cmp	r3, #1
 8007b38:	d00a      	beq.n	8007b50 <_raise_r+0x4c>
 8007b3a:	1c59      	adds	r1, r3, #1
 8007b3c:	d103      	bne.n	8007b46 <_raise_r+0x42>
 8007b3e:	2316      	movs	r3, #22
 8007b40:	6003      	str	r3, [r0, #0]
 8007b42:	2001      	movs	r0, #1
 8007b44:	e7e7      	b.n	8007b16 <_raise_r+0x12>
 8007b46:	2100      	movs	r1, #0
 8007b48:	4620      	mov	r0, r4
 8007b4a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8007b4e:	4798      	blx	r3
 8007b50:	2000      	movs	r0, #0
 8007b52:	e7e0      	b.n	8007b16 <_raise_r+0x12>

08007b54 <raise>:
 8007b54:	4b02      	ldr	r3, [pc, #8]	@ (8007b60 <raise+0xc>)
 8007b56:	4601      	mov	r1, r0
 8007b58:	6818      	ldr	r0, [r3, #0]
 8007b5a:	f7ff bfd3 	b.w	8007b04 <_raise_r>
 8007b5e:	bf00      	nop
 8007b60:	20000020 	.word	0x20000020

08007b64 <_kill_r>:
 8007b64:	b538      	push	{r3, r4, r5, lr}
 8007b66:	2300      	movs	r3, #0
 8007b68:	4d06      	ldr	r5, [pc, #24]	@ (8007b84 <_kill_r+0x20>)
 8007b6a:	4604      	mov	r4, r0
 8007b6c:	4608      	mov	r0, r1
 8007b6e:	4611      	mov	r1, r2
 8007b70:	602b      	str	r3, [r5, #0]
 8007b72:	f7f9 fd3c 	bl	80015ee <_kill>
 8007b76:	1c43      	adds	r3, r0, #1
 8007b78:	d102      	bne.n	8007b80 <_kill_r+0x1c>
 8007b7a:	682b      	ldr	r3, [r5, #0]
 8007b7c:	b103      	cbz	r3, 8007b80 <_kill_r+0x1c>
 8007b7e:	6023      	str	r3, [r4, #0]
 8007b80:	bd38      	pop	{r3, r4, r5, pc}
 8007b82:	bf00      	nop
 8007b84:	200003d0 	.word	0x200003d0

08007b88 <_getpid_r>:
 8007b88:	f7f9 bd2a 	b.w	80015e0 <_getpid>

08007b8c <__swhatbuf_r>:
 8007b8c:	b570      	push	{r4, r5, r6, lr}
 8007b8e:	460c      	mov	r4, r1
 8007b90:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b94:	4615      	mov	r5, r2
 8007b96:	2900      	cmp	r1, #0
 8007b98:	461e      	mov	r6, r3
 8007b9a:	b096      	sub	sp, #88	@ 0x58
 8007b9c:	da0c      	bge.n	8007bb8 <__swhatbuf_r+0x2c>
 8007b9e:	89a3      	ldrh	r3, [r4, #12]
 8007ba0:	2100      	movs	r1, #0
 8007ba2:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007ba6:	bf14      	ite	ne
 8007ba8:	2340      	movne	r3, #64	@ 0x40
 8007baa:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007bae:	2000      	movs	r0, #0
 8007bb0:	6031      	str	r1, [r6, #0]
 8007bb2:	602b      	str	r3, [r5, #0]
 8007bb4:	b016      	add	sp, #88	@ 0x58
 8007bb6:	bd70      	pop	{r4, r5, r6, pc}
 8007bb8:	466a      	mov	r2, sp
 8007bba:	f000 f849 	bl	8007c50 <_fstat_r>
 8007bbe:	2800      	cmp	r0, #0
 8007bc0:	dbed      	blt.n	8007b9e <__swhatbuf_r+0x12>
 8007bc2:	9901      	ldr	r1, [sp, #4]
 8007bc4:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007bc8:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007bcc:	4259      	negs	r1, r3
 8007bce:	4159      	adcs	r1, r3
 8007bd0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007bd4:	e7eb      	b.n	8007bae <__swhatbuf_r+0x22>

08007bd6 <__smakebuf_r>:
 8007bd6:	898b      	ldrh	r3, [r1, #12]
 8007bd8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007bda:	079d      	lsls	r5, r3, #30
 8007bdc:	4606      	mov	r6, r0
 8007bde:	460c      	mov	r4, r1
 8007be0:	d507      	bpl.n	8007bf2 <__smakebuf_r+0x1c>
 8007be2:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007be6:	6023      	str	r3, [r4, #0]
 8007be8:	6123      	str	r3, [r4, #16]
 8007bea:	2301      	movs	r3, #1
 8007bec:	6163      	str	r3, [r4, #20]
 8007bee:	b003      	add	sp, #12
 8007bf0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007bf2:	466a      	mov	r2, sp
 8007bf4:	ab01      	add	r3, sp, #4
 8007bf6:	f7ff ffc9 	bl	8007b8c <__swhatbuf_r>
 8007bfa:	9f00      	ldr	r7, [sp, #0]
 8007bfc:	4605      	mov	r5, r0
 8007bfe:	4639      	mov	r1, r7
 8007c00:	4630      	mov	r0, r6
 8007c02:	f7fd fbd3 	bl	80053ac <_malloc_r>
 8007c06:	b948      	cbnz	r0, 8007c1c <__smakebuf_r+0x46>
 8007c08:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007c0c:	059a      	lsls	r2, r3, #22
 8007c0e:	d4ee      	bmi.n	8007bee <__smakebuf_r+0x18>
 8007c10:	f023 0303 	bic.w	r3, r3, #3
 8007c14:	f043 0302 	orr.w	r3, r3, #2
 8007c18:	81a3      	strh	r3, [r4, #12]
 8007c1a:	e7e2      	b.n	8007be2 <__smakebuf_r+0xc>
 8007c1c:	89a3      	ldrh	r3, [r4, #12]
 8007c1e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007c22:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007c26:	81a3      	strh	r3, [r4, #12]
 8007c28:	9b01      	ldr	r3, [sp, #4]
 8007c2a:	6020      	str	r0, [r4, #0]
 8007c2c:	b15b      	cbz	r3, 8007c46 <__smakebuf_r+0x70>
 8007c2e:	4630      	mov	r0, r6
 8007c30:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007c34:	f000 f81e 	bl	8007c74 <_isatty_r>
 8007c38:	b128      	cbz	r0, 8007c46 <__smakebuf_r+0x70>
 8007c3a:	89a3      	ldrh	r3, [r4, #12]
 8007c3c:	f023 0303 	bic.w	r3, r3, #3
 8007c40:	f043 0301 	orr.w	r3, r3, #1
 8007c44:	81a3      	strh	r3, [r4, #12]
 8007c46:	89a3      	ldrh	r3, [r4, #12]
 8007c48:	431d      	orrs	r5, r3
 8007c4a:	81a5      	strh	r5, [r4, #12]
 8007c4c:	e7cf      	b.n	8007bee <__smakebuf_r+0x18>
	...

08007c50 <_fstat_r>:
 8007c50:	b538      	push	{r3, r4, r5, lr}
 8007c52:	2300      	movs	r3, #0
 8007c54:	4d06      	ldr	r5, [pc, #24]	@ (8007c70 <_fstat_r+0x20>)
 8007c56:	4604      	mov	r4, r0
 8007c58:	4608      	mov	r0, r1
 8007c5a:	4611      	mov	r1, r2
 8007c5c:	602b      	str	r3, [r5, #0]
 8007c5e:	f7f9 fd25 	bl	80016ac <_fstat>
 8007c62:	1c43      	adds	r3, r0, #1
 8007c64:	d102      	bne.n	8007c6c <_fstat_r+0x1c>
 8007c66:	682b      	ldr	r3, [r5, #0]
 8007c68:	b103      	cbz	r3, 8007c6c <_fstat_r+0x1c>
 8007c6a:	6023      	str	r3, [r4, #0]
 8007c6c:	bd38      	pop	{r3, r4, r5, pc}
 8007c6e:	bf00      	nop
 8007c70:	200003d0 	.word	0x200003d0

08007c74 <_isatty_r>:
 8007c74:	b538      	push	{r3, r4, r5, lr}
 8007c76:	2300      	movs	r3, #0
 8007c78:	4d05      	ldr	r5, [pc, #20]	@ (8007c90 <_isatty_r+0x1c>)
 8007c7a:	4604      	mov	r4, r0
 8007c7c:	4608      	mov	r0, r1
 8007c7e:	602b      	str	r3, [r5, #0]
 8007c80:	f7f9 fd23 	bl	80016ca <_isatty>
 8007c84:	1c43      	adds	r3, r0, #1
 8007c86:	d102      	bne.n	8007c8e <_isatty_r+0x1a>
 8007c88:	682b      	ldr	r3, [r5, #0]
 8007c8a:	b103      	cbz	r3, 8007c8e <_isatty_r+0x1a>
 8007c8c:	6023      	str	r3, [r4, #0]
 8007c8e:	bd38      	pop	{r3, r4, r5, pc}
 8007c90:	200003d0 	.word	0x200003d0

08007c94 <_init>:
 8007c94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c96:	bf00      	nop
 8007c98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007c9a:	bc08      	pop	{r3}
 8007c9c:	469e      	mov	lr, r3
 8007c9e:	4770      	bx	lr

08007ca0 <_fini>:
 8007ca0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ca2:	bf00      	nop
 8007ca4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007ca6:	bc08      	pop	{r3}
 8007ca8:	469e      	mov	lr, r3
 8007caa:	4770      	bx	lr
