<stg><name>dut_big_mult_v3small<71, 24, 17></name>


<trans_list>

<trans id="122" from="1" to="2">
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="2" to="3">
<condition id="25">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="2" to="7">
<condition id="24">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="3" to="4">
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="4" to="5">
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="5" to="6">
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="6" to="2">
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="7" to="8">
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="8" to="9">
<condition id="37">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="8" to="10">
<condition id="36">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="9" to="8">
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="10" to="11">
<condition id="42">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="10" to="12">
<condition id="41">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="11" to="10">
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader142.preheader:0  %b_V_read = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %b_V)

]]></node>
<StgValue><ssdm name="b_V_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4" bw="71" op_0_bw="71" op_1_bw="71">
<![CDATA[
.preheader142.preheader:1  %a_V_read = call i71 @_ssdm_op_Read.ap_auto.i71(i71 %a_V)

]]></node>
<StgValue><ssdm name="a_V_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="41" op_0_bw="64">
<![CDATA[
.preheader142.preheader:2  %pp_V = alloca [5 x i41], align 8

]]></node>
<StgValue><ssdm name="pp_V"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="41" op_0_bw="64">
<![CDATA[
.preheader142.preheader:3  %pps_V = alloca [5 x i41], align 8

]]></node>
<StgValue><ssdm name="pps_V"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="41" op_0_bw="24">
<![CDATA[
.preheader142.preheader:4  %tmp = zext i24 %b_V_read to i41

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="0" op_0_bw="0">
<![CDATA[
.preheader142.preheader:5  br label %.preheader142

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader142:0  %i = phi i3 [ %i_6, %_ifconv ], [ 0, %.preheader142.preheader ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader142:1  %exitcond3 = icmp eq i3 %i, -3

]]></node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader142:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader142:3  %i_6 = add i3 %i, 1

]]></node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader142:4  br i1 %exitcond3, label %arrayctor.loop1.preheader, label %_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="16" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:0  %tmp_s = icmp eq i3 %i, -4

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="17" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="1" op_3_bw="3">
<![CDATA[
_ifconv:1  %Lo_assign = call i7 @_ssdm_op_BitConcatenate.i7.i3.i1.i3(i3 %i, i1 false, i3 %i)

]]></node>
<StgValue><ssdm name="Lo_assign"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="18" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv:2  %tmp_41 = add i7 16, %Lo_assign

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="19" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
_ifconv:3  %Ui = select i1 %tmp_s, i7 -58, i7 %tmp_41

]]></node>
<StgValue><ssdm name="Ui"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv:5  %tmp_43 = icmp ugt i7 %Lo_assign, %Ui

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="22" bw="71" op_0_bw="71" op_1_bw="71" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:6  %tmp_51 = call i71 @llvm.part.select.i71(i71 %a_V_read, i32 70, i32 0)

]]></node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="23" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv:7  %tmp_52 = sub i7 %Lo_assign, %Ui

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="24" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv:8  %tmp_53 = sub i7 -58, %Lo_assign

]]></node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv:9  %tmp_54 = sub i7 %Ui, %Lo_assign

]]></node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="26" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
_ifconv:10  %tmp_55 = select i1 %tmp_43, i7 %tmp_52, i7 %tmp_54

]]></node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="71" op_0_bw="1" op_1_bw="71" op_2_bw="71">
<![CDATA[
_ifconv:11  %tmp_56 = select i1 %tmp_43, i71 %tmp_51, i71 %a_V_read

]]></node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
_ifconv:12  %tmp_57 = select i1 %tmp_43, i7 %tmp_53, i7 %Lo_assign

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv:13  %tmp_58 = sub i7 -58, %tmp_55

]]></node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="71" op_0_bw="7">
<![CDATA[
_ifconv:14  %tmp_59 = zext i7 %tmp_57 to i71

]]></node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="71" op_0_bw="71" op_1_bw="71">
<![CDATA[
_ifconv:16  %tmp_61 = lshr i71 %tmp_56, %tmp_59

]]></node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="3" op_0_bw="41" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop1.preheader:0  %pp_V_addr = getelementptr [5 x i41]* %pp_V, i64 0, i64 0

]]></node>
<StgValue><ssdm name="pp_V_addr"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="41" op_0_bw="3">
<![CDATA[
arrayctor.loop1.preheader:1  %pp_V_load = load i41* %pp_V_addr, align 16

]]></node>
<StgValue><ssdm name="pp_V_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="71" op_0_bw="7">
<![CDATA[
_ifconv:15  %tmp_60 = zext i7 %tmp_58 to i71

]]></node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="71" op_0_bw="71" op_1_bw="71">
<![CDATA[
_ifconv:17  %tmp_62 = lshr i71 -1, %tmp_60

]]></node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="71" op_0_bw="71" op_1_bw="71">
<![CDATA[
_ifconv:18  %p_Result_26 = and i71 %tmp_61, %tmp_62

]]></node>
<StgValue><ssdm name="p_Result_26"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="41" op_0_bw="71">
<![CDATA[
_ifconv:19  %tmp_64 = trunc i71 %p_Result_26 to i41

]]></node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="4" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ifconv:20  %tmp_44 = mul i41 %tmp_64, %tmp

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="46" st_id="4" stage="3" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ifconv:20  %tmp_44 = mul i41 %tmp_64, %tmp

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="47" st_id="5" stage="2" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ifconv:20  %tmp_44 = mul i41 %tmp_64, %tmp

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="48" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="64" op_0_bw="3">
<![CDATA[
_ifconv:4  %tmp_42 = zext i3 %i to i64

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="49" st_id="6" stage="1" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ifconv:20  %tmp_44 = mul i41 %tmp_64, %tmp

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="50" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="3" op_0_bw="41" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:21  %pp_V_addr_2 = getelementptr [5 x i41]* %pp_V, i64 0, i64 %tmp_42

]]></node>
<StgValue><ssdm name="pp_V_addr_2"/></StgValue>
</operation>

<operation id="51" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="0" op_0_bw="41" op_1_bw="3">
<![CDATA[
_ifconv:22  store i41 %tmp_44, i41* %pp_V_addr_2, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:23  br label %.preheader142

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="53" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="41" op_0_bw="3">
<![CDATA[
arrayctor.loop1.preheader:1  %pp_V_load = load i41* %pp_V_addr, align 16

]]></node>
<StgValue><ssdm name="pp_V_load"/></StgValue>
</operation>

<operation id="54" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="3" op_0_bw="41" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop1.preheader:2  %pps_V_addr = getelementptr [5 x i41]* %pps_V, i64 0, i64 0

]]></node>
<StgValue><ssdm name="pps_V_addr"/></StgValue>
</operation>

<operation id="55" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="0" op_0_bw="41" op_1_bw="3">
<![CDATA[
arrayctor.loop1.preheader:3  store i41 %pp_V_load, i41* %pps_V_addr, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop1.preheader:4  br label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="57" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:0  %i_1 = phi i3 [ 1, %arrayctor.loop1.preheader ], [ %i_5, %_ZrsILi41ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit ]

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="58" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %exitcond4 = icmp eq i3 %i_1, -3

]]></node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="59" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_63 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="60" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond4, label %.preheader, label %_ZrsILi41ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="64" op_0_bw="3">
<![CDATA[
_ZrsILi41ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:0  %tmp_45 = zext i3 %i_1 to i64

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="62" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZrsILi41ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:1  %tmp_46 = add i3 %i_1, -1

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="63" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="64" op_0_bw="3">
<![CDATA[
_ZrsILi41ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:2  %tmp_47 = zext i3 %tmp_46 to i64

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="64" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="3" op_0_bw="41" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi41ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:3  %pps_V_addr_1 = getelementptr [5 x i41]* %pps_V, i64 0, i64 %tmp_47

]]></node>
<StgValue><ssdm name="pps_V_addr_1"/></StgValue>
</operation>

<operation id="65" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="41" op_0_bw="3">
<![CDATA[
_ZrsILi41ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:4  %pps_V_load = load i41* %pps_V_addr_1, align 8

]]></node>
<StgValue><ssdm name="pps_V_load"/></StgValue>
</operation>

<operation id="66" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="3" op_0_bw="41" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi41ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:8  %pp_V_addr_1 = getelementptr [5 x i41]* %pp_V, i64 0, i64 %tmp_45

]]></node>
<StgValue><ssdm name="pp_V_addr_1"/></StgValue>
</operation>

<operation id="67" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="41" op_0_bw="3">
<![CDATA[
_ZrsILi41ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:9  %pp_V_load_1 = load i41* %pp_V_addr_1, align 8

]]></node>
<StgValue><ssdm name="pp_V_load_1"/></StgValue>
</operation>

<operation id="68" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZrsILi41ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:12  %i_5 = add i3 %i_1, 1

]]></node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="69" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="41" op_0_bw="3">
<![CDATA[
_ZrsILi41ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:4  %pps_V_load = load i41* %pps_V_addr_1, align 8

]]></node>
<StgValue><ssdm name="pps_V_load"/></StgValue>
</operation>

<operation id="70" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="24" op_0_bw="24" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi41ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:5  %r_V = call i24 @_ssdm_op_PartSelect.i24.i41.i32.i32(i41 %pps_V_load, i32 17, i32 40)

]]></node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="71" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="41" op_0_bw="24">
<![CDATA[
_ZrsILi41ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:6  %r_V_4 = zext i24 %r_V to i41

]]></node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="72" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="3" op_0_bw="41" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi41ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:7  %pps_V_addr_2 = getelementptr [5 x i41]* %pps_V, i64 0, i64 %tmp_45

]]></node>
<StgValue><ssdm name="pps_V_addr_2"/></StgValue>
</operation>

<operation id="73" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="41" op_0_bw="3">
<![CDATA[
_ZrsILi41ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:9  %pp_V_load_1 = load i41* %pp_V_addr_1, align 8

]]></node>
<StgValue><ssdm name="pp_V_load_1"/></StgValue>
</operation>

<operation id="74" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZrsILi41ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:10  %tmp_48 = add i41 %pp_V_load_1, %r_V_4

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="75" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="0" op_0_bw="41" op_1_bw="3">
<![CDATA[
_ZrsILi41ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:11  store i41 %tmp_48, i41* %pps_V_addr_2, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="76" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi41ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:13  br label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="77" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="95" op_0_bw="95" op_1_bw="0">
<![CDATA[
.preheader:0  %p_Val2_s = phi i95 [ %p_Result_25, %._crit_edge143 ], [ undef, %0 ]

]]></node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="78" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader:1  %i_2 = phi i3 [ %tmp_50, %._crit_edge143 ], [ 0, %0 ]

]]></node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="79" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:2  %exitcond = icmp eq i3 %i_2, -4

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="80" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:3  %empty_64 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="81" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:4  %tmp_50 = add i3 %i_2, 1

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="82" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %exitcond, label %1, label %._crit_edge143

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="83" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="64" op_0_bw="3">
<![CDATA[
._crit_edge143:6  %tmp_49 = zext i3 %i_2 to i64

]]></node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="84" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="3" op_0_bw="41" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge143:7  %pps_V_addr_4 = getelementptr [5 x i41]* %pps_V, i64 0, i64 %tmp_49

]]></node>
<StgValue><ssdm name="pps_V_addr_4"/></StgValue>
</operation>

<operation id="85" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="41" op_0_bw="3">
<![CDATA[
._crit_edge143:8  %p_Val2_38 = load i41* %pps_V_addr_4, align 8

]]></node>
<StgValue><ssdm name="p_Val2_38"/></StgValue>
</operation>

<operation id="86" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="107" bw="3" op_0_bw="41" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %pps_V_addr_3 = getelementptr [5 x i41]* %pps_V, i64 0, i64 4

]]></node>
<StgValue><ssdm name="pps_V_addr_3"/></StgValue>
</operation>

<operation id="87" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="108" bw="41" op_0_bw="3">
<![CDATA[
:1  %pps_V_load_1 = load i41* %pps_V_addr_3, align 16

]]></node>
<StgValue><ssdm name="pps_V_load_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="88" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="2" op_0_bw="3">
<![CDATA[
._crit_edge143:0  %tmp_66 = trunc i3 %i_2 to i2

]]></node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="89" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="1" op_3_bw="3">
<![CDATA[
._crit_edge143:1  %Li = call i6 @_ssdm_op_BitConcatenate.i6.i2.i1.i3(i2 %tmp_66, i1 false, i3 %i_2)

]]></node>
<StgValue><ssdm name="Li"/></StgValue>
</operation>

<operation id="90" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="7" op_0_bw="6">
<![CDATA[
._crit_edge143:2  %Li_cast1 = zext i6 %Li to i7

]]></node>
<StgValue><ssdm name="Li_cast1"/></StgValue>
</operation>

<operation id="91" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge143:3  %Li_cast = zext i6 %Li to i32

]]></node>
<StgValue><ssdm name="Li_cast"/></StgValue>
</operation>

<operation id="92" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge143:4  %Ui_1 = add i7 16, %Li_cast1

]]></node>
<StgValue><ssdm name="Ui_1"/></StgValue>
</operation>

<operation id="93" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge143:5  %Ui_1_cast = zext i7 %Ui_1 to i32

]]></node>
<StgValue><ssdm name="Ui_1_cast"/></StgValue>
</operation>

<operation id="94" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="41" op_0_bw="3">
<![CDATA[
._crit_edge143:8  %p_Val2_38 = load i41* %pps_V_addr_4, align 8

]]></node>
<StgValue><ssdm name="p_Val2_38"/></StgValue>
</operation>

<operation id="95" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="17" op_0_bw="41">
<![CDATA[
._crit_edge143:9  %tmp_67 = trunc i41 %p_Val2_38 to i17

]]></node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="96" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="95" op_0_bw="17">
<![CDATA[
._crit_edge143:10  %loc_V = zext i17 %tmp_67 to i95

]]></node>
<StgValue><ssdm name="loc_V"/></StgValue>
</operation>

<operation id="97" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge143:11  %tmp_68 = icmp ugt i32 %Li_cast, %Ui_1_cast

]]></node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="98" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="7" op_0_bw="6">
<![CDATA[
._crit_edge143:12  %tmp_69 = zext i6 %Li to i7

]]></node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="99" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge143:13  %tmp_70 = sub i7 -34, %tmp_69

]]></node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="100" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
._crit_edge143:14  %tmp_71 = select i1 %tmp_68, i7 %tmp_69, i7 %Ui_1

]]></node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="101" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
._crit_edge143:15  %tmp_72 = select i1 %tmp_68, i7 %Ui_1, i7 %tmp_69

]]></node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="102" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
._crit_edge143:16  %tmp_73 = select i1 %tmp_68, i7 %tmp_70, i7 %tmp_69

]]></node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="103" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge143:17  %tmp_74 = sub i7 -34, %tmp_71

]]></node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="104" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="95" op_0_bw="7">
<![CDATA[
._crit_edge143:18  %tmp_75 = zext i7 %tmp_73 to i95

]]></node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="105" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="95" op_0_bw="7">
<![CDATA[
._crit_edge143:19  %tmp_76 = zext i7 %tmp_72 to i95

]]></node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="106" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="95" op_0_bw="7">
<![CDATA[
._crit_edge143:20  %tmp_77 = zext i7 %tmp_74 to i95

]]></node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="107" st_id="11" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="95" op_0_bw="95" op_1_bw="95">
<![CDATA[
._crit_edge143:21  %tmp_78 = shl i95 %loc_V, %tmp_75

]]></node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="108" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="95" op_0_bw="95" op_1_bw="95" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge143:22  %tmp_79 = call i95 @llvm.part.select.i95(i95 %tmp_78, i32 94, i32 0)

]]></node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="109" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="95" op_0_bw="1" op_1_bw="95" op_2_bw="95">
<![CDATA[
._crit_edge143:23  %tmp_80 = select i1 %tmp_68, i95 %tmp_79, i95 %tmp_78

]]></node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="110" st_id="11" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="95" op_0_bw="95" op_1_bw="95">
<![CDATA[
._crit_edge143:24  %tmp_81 = shl i95 -1, %tmp_76

]]></node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="111" st_id="11" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="99" bw="95" op_0_bw="95" op_1_bw="95">
<![CDATA[
._crit_edge143:25  %tmp_82 = lshr i95 -1, %tmp_77

]]></node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="112" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="95" op_0_bw="95" op_1_bw="95">
<![CDATA[
._crit_edge143:26  %p_demorgan = and i95 %tmp_81, %tmp_82

]]></node>
<StgValue><ssdm name="p_demorgan"/></StgValue>
</operation>

<operation id="113" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="95" op_0_bw="95" op_1_bw="95">
<![CDATA[
._crit_edge143:27  %tmp_83 = xor i95 %p_demorgan, -1

]]></node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="114" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="95" op_0_bw="95" op_1_bw="95">
<![CDATA[
._crit_edge143:28  %tmp_84 = and i95 %p_Val2_s, %tmp_83

]]></node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="115" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="95" op_0_bw="95" op_1_bw="95">
<![CDATA[
._crit_edge143:29  %tmp_85 = and i95 %tmp_80, %p_demorgan

]]></node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="116" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="95" op_0_bw="95" op_1_bw="95">
<![CDATA[
._crit_edge143:30  %p_Result_25 = or i95 %tmp_84, %tmp_85

]]></node>
<StgValue><ssdm name="p_Result_25"/></StgValue>
</operation>

<operation id="117" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge143:31  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="118" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="41" op_0_bw="3">
<![CDATA[
:1  %pps_V_load_1 = load i41* %pps_V_addr_3, align 16

]]></node>
<StgValue><ssdm name="pps_V_load_1"/></StgValue>
</operation>

<operation id="119" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="27" op_0_bw="41">
<![CDATA[
:2  %tmp_65 = trunc i41 %pps_V_load_1 to i27

]]></node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="120" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="95" op_0_bw="95" op_1_bw="95" op_2_bw="27" op_3_bw="32" op_4_bw="32">
<![CDATA[
:3  %p_Result_s = call i95 @llvm.part.set.i95.i27(i95 %p_Val2_s, i27 %tmp_65, i32 68, i32 94)

]]></node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="121" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="0" op_0_bw="95">
<![CDATA[
:4  ret i95 %p_Result_s

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
