{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1519929148312 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1519929148312 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 02 01:32:27 2018 " "Processing started: Fri Mar 02 01:32:27 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1519929148312 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519929148312 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta PCIeHello -c PCIeHello " "Command: quartus_sta PCIeHello -c PCIeHello" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519929148312 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1519929148422 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1519929148922 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519929148922 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519929149000 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519929149000 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/altera_pci_express.sdc " "Reading SDC File: 'd:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/altera_pci_express.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519929150234 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 16 *tx_digitalreset_reg0c\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at altera_pci_express.sdc(16): *tx_digitalreset_reg0c\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pci_express.sdc" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519929150281 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_pci_express.sdc 16 Argument <to> is not an object ID " "Ignored set_false_path at altera_pci_express.sdc(16): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{*tx_digitalreset_reg0c\[0\]\} " "set_false_path -to \{*tx_digitalreset_reg0c\[0\]\}" {  } { { "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pci_express.sdc" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1519929150281 ""}  } { { "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pci_express.sdc" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519929150281 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 17 *rx_digitalreset_reg0c\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at altera_pci_express.sdc(17): *rx_digitalreset_reg0c\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pci_express.sdc" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519929150281 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_pci_express.sdc 17 Argument <to> is not an object ID " "Ignored set_false_path at altera_pci_express.sdc(17): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{*rx_digitalreset_reg0c\[0\]\} " "set_false_path -to \{*rx_digitalreset_reg0c\[0\]\}" {  } { { "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pci_express.sdc" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1519929150281 ""}  } { { "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pci_express.sdc" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519929150281 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 18 *central_clk_div0* clock " "Ignored filter at altera_pci_express.sdc(18): *central_clk_div0* could not be matched with a clock" {  } { { "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pci_express.sdc" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pci_express.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519929150281 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 18 *_hssi_pcie_hip* clock " "Ignored filter at altera_pci_express.sdc(18): *_hssi_pcie_hip* could not be matched with a clock" {  } { { "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pci_express.sdc" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pci_express.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519929150281 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups altera_pci_express.sdc 18 Argument -group with value \[get_clocks \{ *central_clk_div0* \}\] contains zero elements " "Ignored set_clock_groups at altera_pci_express.sdc(18): Argument -group with value \[get_clocks \{ *central_clk_div0* \}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -exclusive -group \[get_clocks \{ *central_clk_div0* \}\] -group \[get_clocks \{ *_hssi_pcie_hip* \}\] " "set_clock_groups -exclusive -group \[get_clocks \{ *central_clk_div0* \}\] -group \[get_clocks \{ *_hssi_pcie_hip* \}\]" {  } { { "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pci_express.sdc" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pci_express.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1519929150281 ""}  } { { "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pci_express.sdc" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pci_express.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519929150281 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups altera_pci_express.sdc 18 Argument -group with value \[get_clocks \{ *_hssi_pcie_hip* \}\] contains zero elements " "Ignored set_clock_groups at altera_pci_express.sdc(18): Argument -group with value \[get_clocks \{ *_hssi_pcie_hip* \}\] contains zero elements" {  } { { "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pci_express.sdc" "" { Text "D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pci_express.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519929150281 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/altera_reset_controller.sdc " "Reading SDC File: 'd:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519929150297 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519929150391 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1519929150391 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pcie_hard_ip\|altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|pll0\|auto_generated\|pll1\|icdrclk was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: pcie_hard_ip\|altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|pll0\|auto_generated\|pll1\|icdrclk was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1519929150406 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pcie_hard_ip\|altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|pll0\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: pcie_hard_ip\|altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|pll0\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1519929150406 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pcie_hard_ip\|altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|pll0\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: pcie_hard_ip\|altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|pll0\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1519929150406 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pcie_hard_ip\|altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|pll0\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: pcie_hard_ip\|altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|pll0\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1519929150406 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519929150406 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1519929150406 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1519929150422 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519929150422 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519929150437 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519929150437 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519929150437 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519929150437 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 7.519 " "Worst-case minimum pulse width slack is 7.519" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519929150437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519929150437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.519               0.000 refclk_pci_express  " "    7.519               0.000 refclk_pci_express " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519929150437 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519929150437 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1519929150469 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519929150531 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519929152578 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1519929153109 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pcie_hard_ip\|altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|pll0\|auto_generated\|pll1\|icdrclk was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: pcie_hard_ip\|altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|pll0\|auto_generated\|pll1\|icdrclk was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1519929153109 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pcie_hard_ip\|altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|pll0\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: pcie_hard_ip\|altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|pll0\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1519929153109 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pcie_hard_ip\|altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|pll0\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: pcie_hard_ip\|altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|pll0\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1519929153109 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pcie_hard_ip\|altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|pll0\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: pcie_hard_ip\|altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|pll0\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1519929153109 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519929153109 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519929153125 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519929153125 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519929153125 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519929153125 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519929153125 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 7.519 " "Worst-case minimum pulse width slack is 7.519" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519929153125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519929153125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.519               0.000 refclk_pci_express  " "    7.519               0.000 refclk_pci_express " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519929153125 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519929153125 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1519929153156 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1519929153562 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pcie_hard_ip\|altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|pll0\|auto_generated\|pll1\|icdrclk was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: pcie_hard_ip\|altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|pll0\|auto_generated\|pll1\|icdrclk was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1519929153578 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pcie_hard_ip\|altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|pll0\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: pcie_hard_ip\|altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|pll0\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1519929153578 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pcie_hard_ip\|altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|pll0\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: pcie_hard_ip\|altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|pll0\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1519929153578 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pcie_hard_ip\|altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|pll0\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: pcie_hard_ip\|altgx_internal\|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component\|pll0\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1519929153578 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519929153578 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519929153578 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519929153578 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519929153578 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519929153578 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 7.717 " "Worst-case minimum pulse width slack is 7.717" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519929153578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519929153578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.717               0.000 refclk_pci_express  " "    7.717               0.000 refclk_pci_express " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519929153578 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519929153578 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519929154094 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519929154094 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 24 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "846 " "Peak virtual memory: 846 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1519929154187 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 02 01:32:34 2018 " "Processing ended: Fri Mar 02 01:32:34 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1519929154187 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1519929154187 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1519929154187 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519929154187 ""}
