-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj\hdlsrc\db3_2_Level_fixdt\Absolute_Value1.vhd
-- Created: 2024-04-17 21:48:34
-- 
-- Generated by MATLAB 9.10 and HDL Coder 3.18
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: Absolute_Value1
-- Source Path: db3_2_Level_fixdt/DWT_db3_2_Level/Threshold_Estimator/Absolute_Value1
-- Hierarchy Level: 2
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY Absolute_Value1 IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        enb                               :   IN    std_logic;
        Signal_w4                         :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En26
        Out_Abs                           :   OUT   std_logic_vector(15 DOWNTO 0)  -- ufix16_En27
        );
END Absolute_Value1;


ARCHITECTURE rtl OF Absolute_Value1 IS

  -- Signals
  SIGNAL Signal_w4_signed                 : signed(15 DOWNTO 0);  -- sfix16_En26
  SIGNAL Constant295_out1                 : signed(15 DOWNTO 0);  -- sfix16_En4
  SIGNAL Relational_Operator2_1_cast      : signed(37 DOWNTO 0);  -- sfix38_En26
  SIGNAL Relational_Operator2_1_cast_1    : signed(37 DOWNTO 0);  -- sfix38_En26
  SIGNAL Relational_Operator2_relop1      : std_logic;
  SIGNAL Signal_w4_1                      : signed(15 DOWNTO 0);  -- sfix16_En26
  SIGNAL kconst                           : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL kconst_1                         : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL Gain2_mul_temp                   : signed(31 DOWNTO 0);  -- sfix32_En41
  SIGNAL Gain2_out1                       : unsigned(15 DOWNTO 0);  -- ufix16_En28
  SIGNAL delayMatch_reg                   : std_logic_vector(0 TO 1);  -- ufix1 [2]
  SIGNAL Relational_Operator2_out1        : std_logic;
  SIGNAL switch_compare_1                 : std_logic;
  SIGNAL Signal_w4_2                      : signed(15 DOWNTO 0);  -- sfix16_En26
  SIGNAL Signal_w4_dtc                    : unsigned(15 DOWNTO 0);  -- ufix16_En27
  SIGNAL Gain2_out1_1                     : unsigned(15 DOWNTO 0);  -- ufix16_En28
  SIGNAL Gain2_out1_dtc                   : unsigned(15 DOWNTO 0);  -- ufix16_En27
  SIGNAL Absolute_Switch_out1             : unsigned(15 DOWNTO 0);  -- ufix16_En27

  ATTRIBUTE multstyle : string;

BEGIN
  Signal_w4_signed <= signed(Signal_w4);

  Constant295_out1 <= to_signed(16#0000#, 16);

  Relational_Operator2_1_cast <= resize(Signal_w4_signed, 38);
  Relational_Operator2_1_cast_1 <= Constant295_out1 & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0';
  
  Relational_Operator2_relop1 <= '1' WHEN Relational_Operator2_1_cast < Relational_Operator2_1_cast_1 ELSE
      '0';

  reduced_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Signal_w4_1 <= to_signed(16#0000#, 16);
      ELSIF enb = '1' THEN
        Signal_w4_1 <= Signal_w4_signed;
      END IF;
    END IF;
  END PROCESS reduced_process;


  kconst <= to_signed(-16#8000#, 16);

  HwModeRegister_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        kconst_1 <= to_signed(16#0000#, 16);
      ELSIF enb = '1' THEN
        kconst_1 <= kconst;
      END IF;
    END IF;
  END PROCESS HwModeRegister_process;


  Gain2_mul_temp <= kconst_1 * Signal_w4_1;
  Gain2_out1 <= unsigned(Gain2_mul_temp(28 DOWNTO 13));

  delayMatch_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        delayMatch_reg <= (OTHERS => '0');
      ELSIF enb = '1' THEN
        delayMatch_reg(0) <= Relational_Operator2_relop1;
        delayMatch_reg(1) <= delayMatch_reg(0);
      END IF;
    END IF;
  END PROCESS delayMatch_process;

  Relational_Operator2_out1 <= delayMatch_reg(1);

  
  switch_compare_1 <= '1' WHEN Relational_Operator2_out1 = '1' ELSE
      '0';

  reduced_1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Signal_w4_2 <= to_signed(16#0000#, 16);
      ELSIF enb = '1' THEN
        Signal_w4_2 <= Signal_w4_1;
      END IF;
    END IF;
  END PROCESS reduced_1_process;


  Signal_w4_dtc <= unsigned(Signal_w4_2(14 DOWNTO 0) & '0');

  PipelineRegister_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Gain2_out1_1 <= to_unsigned(16#0000#, 16);
      ELSIF enb = '1' THEN
        Gain2_out1_1 <= Gain2_out1;
      END IF;
    END IF;
  END PROCESS PipelineRegister_process;


  Gain2_out1_dtc <= resize(Gain2_out1_1(15 DOWNTO 1), 16);

  
  Absolute_Switch_out1 <= Signal_w4_dtc WHEN switch_compare_1 = '0' ELSE
      Gain2_out1_dtc;

  Out_Abs <= std_logic_vector(Absolute_Switch_out1);

END rtl;

