// Seed: 3632103007
module module_0;
  assign id_1 = 1;
  assign id_2 = -1;
  id_3 :
  assert property (@(posedge id_1) 1'b0)
    if ((id_2 + 1'h0)) id_2 <= id_3;
    else begin : LABEL_0$display
      ;
      id_1 = id_2;
    end
endmodule
module module_1 (
    input  wand  id_0,
    input  wire  id_1,
    output uwire id_2
);
  assign id_2 = -1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  module_0 modCall_1 ();
endmodule
