#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xd3b1e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xd3b370 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0xd490e0 .functor NOT 1, L_0xd75560, C4<0>, C4<0>, C4<0>;
L_0xd752c0 .functor XOR 1, L_0xd75160, L_0xd75220, C4<0>, C4<0>;
L_0xd75450 .functor XOR 1, L_0xd752c0, L_0xd75380, C4<0>, C4<0>;
v0xd704d0_0 .net *"_ivl_10", 0 0, L_0xd75380;  1 drivers
v0xd705d0_0 .net *"_ivl_12", 0 0, L_0xd75450;  1 drivers
v0xd706b0_0 .net *"_ivl_2", 0 0, L_0xd72430;  1 drivers
v0xd70770_0 .net *"_ivl_4", 0 0, L_0xd75160;  1 drivers
v0xd70850_0 .net *"_ivl_6", 0 0, L_0xd75220;  1 drivers
v0xd70980_0 .net *"_ivl_8", 0 0, L_0xd752c0;  1 drivers
v0xd70a60_0 .net "a", 0 0, v0xd6c9f0_0;  1 drivers
v0xd70b00_0 .net "b", 0 0, v0xd6ca90_0;  1 drivers
v0xd70ba0_0 .net "c", 0 0, v0xd6cb30_0;  1 drivers
v0xd70c40_0 .var "clk", 0 0;
v0xd70ce0_0 .net "d", 0 0, v0xd6cc70_0;  1 drivers
v0xd70d80_0 .net "q_dut", 0 0, L_0xd74e70;  1 drivers
v0xd70e20_0 .net "q_ref", 0 0, L_0xd714c0;  1 drivers
v0xd70ec0_0 .var/2u "stats1", 159 0;
v0xd70f60_0 .var/2u "strobe", 0 0;
v0xd71000_0 .net "tb_match", 0 0, L_0xd75560;  1 drivers
v0xd710c0_0 .net "tb_mismatch", 0 0, L_0xd490e0;  1 drivers
v0xd71180_0 .net "wavedrom_enable", 0 0, v0xd6cd60_0;  1 drivers
v0xd71220_0 .net "wavedrom_title", 511 0, v0xd6ce00_0;  1 drivers
L_0xd72430 .concat [ 1 0 0 0], L_0xd714c0;
L_0xd75160 .concat [ 1 0 0 0], L_0xd714c0;
L_0xd75220 .concat [ 1 0 0 0], L_0xd74e70;
L_0xd75380 .concat [ 1 0 0 0], L_0xd714c0;
L_0xd75560 .cmp/eeq 1, L_0xd72430, L_0xd75450;
S_0xd3b500 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0xd3b370;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0xd26ea0 .functor NOT 1, v0xd6c9f0_0, C4<0>, C4<0>, C4<0>;
L_0xd3bc60 .functor XOR 1, L_0xd26ea0, v0xd6ca90_0, C4<0>, C4<0>;
L_0xd49150 .functor XOR 1, L_0xd3bc60, v0xd6cb30_0, C4<0>, C4<0>;
L_0xd714c0 .functor XOR 1, L_0xd49150, v0xd6cc70_0, C4<0>, C4<0>;
v0xd49350_0 .net *"_ivl_0", 0 0, L_0xd26ea0;  1 drivers
v0xd493f0_0 .net *"_ivl_2", 0 0, L_0xd3bc60;  1 drivers
v0xd26ff0_0 .net *"_ivl_4", 0 0, L_0xd49150;  1 drivers
v0xd27090_0 .net "a", 0 0, v0xd6c9f0_0;  alias, 1 drivers
v0xd6bdb0_0 .net "b", 0 0, v0xd6ca90_0;  alias, 1 drivers
v0xd6bec0_0 .net "c", 0 0, v0xd6cb30_0;  alias, 1 drivers
v0xd6bf80_0 .net "d", 0 0, v0xd6cc70_0;  alias, 1 drivers
v0xd6c040_0 .net "q", 0 0, L_0xd714c0;  alias, 1 drivers
S_0xd6c1a0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0xd3b370;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0xd6c9f0_0 .var "a", 0 0;
v0xd6ca90_0 .var "b", 0 0;
v0xd6cb30_0 .var "c", 0 0;
v0xd6cbd0_0 .net "clk", 0 0, v0xd70c40_0;  1 drivers
v0xd6cc70_0 .var "d", 0 0;
v0xd6cd60_0 .var "wavedrom_enable", 0 0;
v0xd6ce00_0 .var "wavedrom_title", 511 0;
E_0xd360b0/0 .event negedge, v0xd6cbd0_0;
E_0xd360b0/1 .event posedge, v0xd6cbd0_0;
E_0xd360b0 .event/or E_0xd360b0/0, E_0xd360b0/1;
E_0xd36300 .event posedge, v0xd6cbd0_0;
E_0xd1f9f0 .event negedge, v0xd6cbd0_0;
S_0xd6c4f0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0xd6c1a0;
 .timescale -12 -12;
v0xd6c6f0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xd6c7f0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0xd6c1a0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xd6cf60 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0xd3b370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0xd715f0 .functor NOT 1, v0xd6c9f0_0, C4<0>, C4<0>, C4<0>;
L_0xd71660 .functor NOT 1, v0xd6ca90_0, C4<0>, C4<0>, C4<0>;
L_0xd716f0 .functor AND 1, L_0xd715f0, L_0xd71660, C4<1>, C4<1>;
L_0xd717b0 .functor NOT 1, v0xd6cb30_0, C4<0>, C4<0>, C4<0>;
L_0xd71850 .functor AND 1, L_0xd716f0, L_0xd717b0, C4<1>, C4<1>;
L_0xd71960 .functor AND 1, L_0xd71850, v0xd6cc70_0, C4<1>, C4<1>;
L_0xd71a60 .functor NOT 1, v0xd6c9f0_0, C4<0>, C4<0>, C4<0>;
L_0xd71ad0 .functor NOT 1, v0xd6ca90_0, C4<0>, C4<0>, C4<0>;
L_0xd71b90 .functor AND 1, L_0xd71a60, L_0xd71ad0, C4<1>, C4<1>;
L_0xd71ca0 .functor AND 1, L_0xd71b90, v0xd6cb30_0, C4<1>, C4<1>;
L_0xd71dc0 .functor NOT 1, v0xd6cc70_0, C4<0>, C4<0>, C4<0>;
L_0xd71e30 .functor AND 1, L_0xd71ca0, L_0xd71dc0, C4<1>, C4<1>;
L_0xd71f60 .functor OR 1, L_0xd71960, L_0xd71e30, C4<0>, C4<0>;
L_0xd72070 .functor NOT 1, v0xd6c9f0_0, C4<0>, C4<0>, C4<0>;
L_0xd71ef0 .functor AND 1, L_0xd72070, v0xd6ca90_0, C4<1>, C4<1>;
L_0xd721b0 .functor NOT 1, v0xd6cb30_0, C4<0>, C4<0>, C4<0>;
L_0xd722b0 .functor AND 1, L_0xd71ef0, L_0xd721b0, C4<1>, C4<1>;
L_0xd723c0 .functor NOT 1, v0xd6cc70_0, C4<0>, C4<0>, C4<0>;
L_0xd724d0 .functor AND 1, L_0xd722b0, L_0xd723c0, C4<1>, C4<1>;
L_0xd725e0 .functor OR 1, L_0xd71f60, L_0xd724d0, C4<0>, C4<0>;
L_0xd727a0 .functor NOT 1, v0xd6c9f0_0, C4<0>, C4<0>, C4<0>;
L_0xd72920 .functor AND 1, L_0xd727a0, v0xd6ca90_0, C4<1>, C4<1>;
L_0xd72bb0 .functor AND 1, L_0xd72920, v0xd6cb30_0, C4<1>, C4<1>;
L_0xd72d80 .functor AND 1, L_0xd72bb0, v0xd6cc70_0, C4<1>, C4<1>;
L_0xd73020 .functor OR 1, L_0xd725e0, L_0xd72d80, C4<0>, C4<0>;
L_0xd73130 .functor NOT 1, v0xd6ca90_0, C4<0>, C4<0>, C4<0>;
L_0xd73280 .functor AND 1, v0xd6c9f0_0, L_0xd73130, C4<1>, C4<1>;
L_0xd73340 .functor NOT 1, v0xd6cb30_0, C4<0>, C4<0>, C4<0>;
L_0xd734a0 .functor AND 1, L_0xd73280, L_0xd73340, C4<1>, C4<1>;
L_0xd735b0 .functor NOT 1, v0xd6cc70_0, C4<0>, C4<0>, C4<0>;
L_0xd73720 .functor AND 1, L_0xd734a0, L_0xd735b0, C4<1>, C4<1>;
L_0xd73830 .functor OR 1, L_0xd73020, L_0xd73720, C4<0>, C4<0>;
L_0xd73a50 .functor NOT 1, v0xd6ca90_0, C4<0>, C4<0>, C4<0>;
L_0xd73ac0 .functor AND 1, v0xd6c9f0_0, L_0xd73a50, C4<1>, C4<1>;
L_0xd73ca0 .functor AND 1, L_0xd73ac0, v0xd6cb30_0, C4<1>, C4<1>;
L_0xd73d60 .functor AND 1, L_0xd73ca0, v0xd6cc70_0, C4<1>, C4<1>;
L_0xd73f50 .functor OR 1, L_0xd73830, L_0xd73d60, C4<0>, C4<0>;
L_0xd74060 .functor AND 1, v0xd6c9f0_0, v0xd6ca90_0, C4<1>, C4<1>;
L_0xd74210 .functor NOT 1, v0xd6cb30_0, C4<0>, C4<0>, C4<0>;
L_0xd74280 .functor AND 1, L_0xd74060, L_0xd74210, C4<1>, C4<1>;
L_0xd744e0 .functor NOT 1, v0xd6cc70_0, C4<0>, C4<0>, C4<0>;
L_0xd74550 .functor AND 1, L_0xd74280, L_0xd744e0, C4<1>, C4<1>;
L_0xd747c0 .functor OR 1, L_0xd73f50, L_0xd74550, C4<0>, C4<0>;
L_0xd748d0 .functor AND 1, v0xd6c9f0_0, v0xd6ca90_0, C4<1>, C4<1>;
L_0xd74ab0 .functor AND 1, L_0xd748d0, v0xd6cb30_0, C4<1>, C4<1>;
L_0xd74b70 .functor NOT 1, v0xd6cc70_0, C4<0>, C4<0>, C4<0>;
L_0xd74d60 .functor AND 1, L_0xd74ab0, L_0xd74b70, C4<1>, C4<1>;
L_0xd74e70 .functor OR 1, L_0xd747c0, L_0xd74d60, C4<0>, C4<0>;
v0xd6d250_0 .net *"_ivl_0", 0 0, L_0xd715f0;  1 drivers
v0xd6d330_0 .net *"_ivl_10", 0 0, L_0xd71960;  1 drivers
v0xd6d410_0 .net *"_ivl_12", 0 0, L_0xd71a60;  1 drivers
v0xd6d500_0 .net *"_ivl_14", 0 0, L_0xd71ad0;  1 drivers
v0xd6d5e0_0 .net *"_ivl_16", 0 0, L_0xd71b90;  1 drivers
v0xd6d710_0 .net *"_ivl_18", 0 0, L_0xd71ca0;  1 drivers
v0xd6d7f0_0 .net *"_ivl_2", 0 0, L_0xd71660;  1 drivers
v0xd6d8d0_0 .net *"_ivl_20", 0 0, L_0xd71dc0;  1 drivers
v0xd6d9b0_0 .net *"_ivl_22", 0 0, L_0xd71e30;  1 drivers
v0xd6da90_0 .net *"_ivl_24", 0 0, L_0xd71f60;  1 drivers
v0xd6db70_0 .net *"_ivl_26", 0 0, L_0xd72070;  1 drivers
v0xd6dc50_0 .net *"_ivl_28", 0 0, L_0xd71ef0;  1 drivers
v0xd6dd30_0 .net *"_ivl_30", 0 0, L_0xd721b0;  1 drivers
v0xd6de10_0 .net *"_ivl_32", 0 0, L_0xd722b0;  1 drivers
v0xd6def0_0 .net *"_ivl_34", 0 0, L_0xd723c0;  1 drivers
v0xd6dfd0_0 .net *"_ivl_36", 0 0, L_0xd724d0;  1 drivers
v0xd6e0b0_0 .net *"_ivl_38", 0 0, L_0xd725e0;  1 drivers
v0xd6e190_0 .net *"_ivl_4", 0 0, L_0xd716f0;  1 drivers
v0xd6e270_0 .net *"_ivl_40", 0 0, L_0xd727a0;  1 drivers
v0xd6e350_0 .net *"_ivl_42", 0 0, L_0xd72920;  1 drivers
v0xd6e430_0 .net *"_ivl_44", 0 0, L_0xd72bb0;  1 drivers
v0xd6e510_0 .net *"_ivl_46", 0 0, L_0xd72d80;  1 drivers
v0xd6e5f0_0 .net *"_ivl_48", 0 0, L_0xd73020;  1 drivers
v0xd6e6d0_0 .net *"_ivl_50", 0 0, L_0xd73130;  1 drivers
v0xd6e7b0_0 .net *"_ivl_52", 0 0, L_0xd73280;  1 drivers
v0xd6e890_0 .net *"_ivl_54", 0 0, L_0xd73340;  1 drivers
v0xd6e970_0 .net *"_ivl_56", 0 0, L_0xd734a0;  1 drivers
v0xd6ea50_0 .net *"_ivl_58", 0 0, L_0xd735b0;  1 drivers
v0xd6eb30_0 .net *"_ivl_6", 0 0, L_0xd717b0;  1 drivers
v0xd6ec10_0 .net *"_ivl_60", 0 0, L_0xd73720;  1 drivers
v0xd6ecf0_0 .net *"_ivl_62", 0 0, L_0xd73830;  1 drivers
v0xd6edd0_0 .net *"_ivl_64", 0 0, L_0xd73a50;  1 drivers
v0xd6eeb0_0 .net *"_ivl_66", 0 0, L_0xd73ac0;  1 drivers
v0xd6f1a0_0 .net *"_ivl_68", 0 0, L_0xd73ca0;  1 drivers
v0xd6f280_0 .net *"_ivl_70", 0 0, L_0xd73d60;  1 drivers
v0xd6f360_0 .net *"_ivl_72", 0 0, L_0xd73f50;  1 drivers
v0xd6f440_0 .net *"_ivl_74", 0 0, L_0xd74060;  1 drivers
v0xd6f520_0 .net *"_ivl_76", 0 0, L_0xd74210;  1 drivers
v0xd6f600_0 .net *"_ivl_78", 0 0, L_0xd74280;  1 drivers
v0xd6f6e0_0 .net *"_ivl_8", 0 0, L_0xd71850;  1 drivers
v0xd6f7c0_0 .net *"_ivl_80", 0 0, L_0xd744e0;  1 drivers
v0xd6f8a0_0 .net *"_ivl_82", 0 0, L_0xd74550;  1 drivers
v0xd6f980_0 .net *"_ivl_84", 0 0, L_0xd747c0;  1 drivers
v0xd6fa60_0 .net *"_ivl_86", 0 0, L_0xd748d0;  1 drivers
v0xd6fb40_0 .net *"_ivl_88", 0 0, L_0xd74ab0;  1 drivers
v0xd6fc20_0 .net *"_ivl_90", 0 0, L_0xd74b70;  1 drivers
v0xd6fd00_0 .net *"_ivl_92", 0 0, L_0xd74d60;  1 drivers
v0xd6fde0_0 .net "a", 0 0, v0xd6c9f0_0;  alias, 1 drivers
v0xd6fe80_0 .net "b", 0 0, v0xd6ca90_0;  alias, 1 drivers
v0xd6ff70_0 .net "c", 0 0, v0xd6cb30_0;  alias, 1 drivers
v0xd70060_0 .net "d", 0 0, v0xd6cc70_0;  alias, 1 drivers
v0xd70150_0 .net "q", 0 0, L_0xd74e70;  alias, 1 drivers
S_0xd702b0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0xd3b370;
 .timescale -12 -12;
E_0xd35e50 .event anyedge, v0xd70f60_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xd70f60_0;
    %nor/r;
    %assign/vec4 v0xd70f60_0, 0;
    %wait E_0xd35e50;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xd6c1a0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd6cc70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd6cb30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd6ca90_0, 0;
    %assign/vec4 v0xd6c9f0_0, 0;
    %wait E_0xd1f9f0;
    %wait E_0xd36300;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd6cc70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd6cb30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd6ca90_0, 0;
    %assign/vec4 v0xd6c9f0_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xd360b0;
    %load/vec4 v0xd6c9f0_0;
    %load/vec4 v0xd6ca90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xd6cb30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xd6cc70_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd6cc70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd6cb30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd6ca90_0, 0;
    %assign/vec4 v0xd6c9f0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0xd6c7f0;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xd360b0;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0xd6cc70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd6cb30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd6ca90_0, 0;
    %assign/vec4 v0xd6c9f0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0xd3b370;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd70c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd70f60_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0xd3b370;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0xd70c40_0;
    %inv;
    %store/vec4 v0xd70c40_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0xd3b370;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0xd6cbd0_0, v0xd710c0_0, v0xd70a60_0, v0xd70b00_0, v0xd70ba0_0, v0xd70ce0_0, v0xd70e20_0, v0xd70d80_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0xd3b370;
T_7 ;
    %load/vec4 v0xd70ec0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0xd70ec0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xd70ec0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0xd70ec0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xd70ec0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xd70ec0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xd70ec0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0xd3b370;
T_8 ;
    %wait E_0xd360b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd70ec0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd70ec0_0, 4, 32;
    %load/vec4 v0xd71000_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0xd70ec0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd70ec0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd70ec0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd70ec0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0xd70e20_0;
    %load/vec4 v0xd70e20_0;
    %load/vec4 v0xd70d80_0;
    %xor;
    %load/vec4 v0xd70e20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0xd70ec0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd70ec0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0xd70ec0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd70ec0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can1_depth10/human/circuit2/iter2/response0/top_module.sv";
