{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1557085250277 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557085250293 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 05 14:40:50 2019 " "Processing started: Sun May 05 14:40:50 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557085250293 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557085250293 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IlluminatiTop -c IlluminatiTop " "Command: quartus_map --read_settings_files=on --write_settings_files=off IlluminatiTop -c IlluminatiTop" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557085250294 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1557085251279 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1557085251279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add/project/sim_toplevel/ssd_router.v 1 1 " "Found 1 design units, including 1 entities, in source file /add/project/sim_toplevel/ssd_router.v" { { "Info" "ISGN_ENTITY_NAME" "1 SSD_Router " "Found entity 1: SSD_Router" {  } { { "../sim_TopLevel/SSD_Router.v" "" { Text "D:/ADD/PROJECT/sim_TopLevel/SSD_Router.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557085265342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557085265342 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "score_level2.v(20) " "Verilog HDL information at score_level2.v(20): always construct contains both blocking and non-blocking assignments" {  } { { "../src/score_level2.v" "" { Text "D:/ADD/PROJECT/src/score_level2.v" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1557085265342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add/project/src/score_level2.v 1 1 " "Found 1 design units, including 1 entities, in source file /add/project/src/score_level2.v" { { "Info" "ISGN_ENTITY_NAME" "1 score_level2 " "Found entity 1: score_level2" {  } { { "../src/score_level2.v" "" { Text "D:/ADD/PROJECT/src/score_level2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557085265342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557085265342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add/lab4_0502/src/timeronesecond_watchdog.v 1 1 " "Found 1 design units, including 1 entities, in source file /add/lab4_0502/src/timeronesecond_watchdog.v" { { "Info" "ISGN_ENTITY_NAME" "1 TimerOneSecond_WatchDog " "Found entity 1: TimerOneSecond_WatchDog" {  } { { "../../LAB4_0502/src/TimerOneSecond_WatchDog.v" "" { Text "D:/ADD/LAB4_0502/src/TimerOneSecond_WatchDog.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557085265347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557085265347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add/lab4_0502/src/timer100ms_watchdog.v 1 1 " "Found 1 design units, including 1 entities, in source file /add/lab4_0502/src/timer100ms_watchdog.v" { { "Info" "ISGN_ENTITY_NAME" "1 Timer100ms_WatchDog " "Found entity 1: Timer100ms_WatchDog" {  } { { "../../LAB4_0502/src/Timer100ms_WatchDog.v" "" { Text "D:/ADD/LAB4_0502/src/Timer100ms_WatchDog.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557085265351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557085265351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add/lab4_0502/src/timer1ms.v 1 1 " "Found 1 design units, including 1 entities, in source file /add/lab4_0502/src/timer1ms.v" { { "Info" "ISGN_ENTITY_NAME" "1 Timer1ms " "Found entity 1: Timer1ms" {  } { { "../../LAB4_0502/src/Timer1ms.v" "" { Text "D:/ADD/LAB4_0502/src/Timer1ms.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557085265355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557085265355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add/lab4_0502/src/countto100_watchdog.v 1 1 " "Found 1 design units, including 1 entities, in source file /add/lab4_0502/src/countto100_watchdog.v" { { "Info" "ISGN_ENTITY_NAME" "1 CountTo100_WatchDog " "Found entity 1: CountTo100_WatchDog" {  } { { "../../LAB4_0502/src/CountTo100_WatchDog.v" "" { Text "D:/ADD/LAB4_0502/src/CountTo100_WatchDog.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557085265355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557085265355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add/lab4_0502/src/countto10_watchdog.v 1 1 " "Found 1 design units, including 1 entities, in source file /add/lab4_0502/src/countto10_watchdog.v" { { "Info" "ISGN_ENTITY_NAME" "1 CountTo10_WatchDog " "Found entity 1: CountTo10_WatchDog" {  } { { "../../LAB4_0502/src/CountTo10_WatchDog.v" "" { Text "D:/ADD/LAB4_0502/src/CountTo10_WatchDog.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557085265360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557085265360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add/project/src/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /add/project/src/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "../src/Counter.v" "" { Text "D:/ADD/PROJECT/src/Counter.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557085265364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557085265364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add/project/src/access_control_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /add/project/src/access_control_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Access_Control_Top " "Found entity 1: Access_Control_Top" {  } { { "../src/Access_Control_Top.v" "" { Text "D:/ADD/PROJECT/src/Access_Control_Top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557085265368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557085265368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add/project/src/password_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /add/project/src/password_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 password_ROM " "Found entity 1: password_ROM" {  } { { "../src/password_ROM.v" "" { Text "D:/ADD/PROJECT/src/password_ROM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557085265372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557085265372 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "password_controller.v(32) " "Verilog HDL information at password_controller.v(32): always construct contains both blocking and non-blocking assignments" {  } { { "../src/password_controller.v" "" { Text "D:/ADD/PROJECT/src/password_controller.v" 32 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1557085265374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add/project/src/password_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /add/project/src/password_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 password_controller " "Found entity 1: password_controller" {  } { { "../src/password_controller.v" "" { Text "D:/ADD/PROJECT/src/password_controller.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557085265375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557085265375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add/project/src/user_id_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /add/project/src/user_id_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 user_id_rom " "Found entity 1: user_id_rom" {  } { { "../src/user_id_rom.v" "" { Text "D:/ADD/PROJECT/src/user_id_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557085265376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557085265376 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "user_id_rom_controller.v(35) " "Verilog HDL information at user_id_rom_controller.v(35): always construct contains both blocking and non-blocking assignments" {  } { { "../src/user_id_rom_controller.v" "" { Text "D:/ADD/PROJECT/src/user_id_rom_controller.v" 35 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1557085265381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add/project/src/user_id_rom_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /add/project/src/user_id_rom_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 user_id_rom_controller " "Found entity 1: user_id_rom_controller" {  } { { "../src/user_id_rom_controller.v" "" { Text "D:/ADD/PROJECT/src/user_id_rom_controller.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557085265382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557085265382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add/project/src/random_number_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /add/project/src/random_number_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Random_Number_Generator " "Found entity 1: Random_Number_Generator" {  } { { "../src/Random_Number_Generator.v" "" { Text "D:/ADD/PROJECT/src/Random_Number_Generator.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557085265383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557085265383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add/project/src/button_shaper.v 1 1 " "Found 1 design units, including 1 entities, in source file /add/project/src/button_shaper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Button_Shaper " "Found entity 1: Button_Shaper" {  } { { "../src/Button_Shaper.v" "" { Text "D:/ADD/PROJECT/src/Button_Shaper.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557085265389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557085265389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add/project/src/loadregister_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /add/project/src/loadregister_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 LoadRegister_4bit " "Found entity 1: LoadRegister_4bit" {  } { { "../src/LoadRegister_4bit.v" "" { Text "D:/ADD/PROJECT/src/LoadRegister_4bit.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557085265393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557085265393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add/project/src/digittimer.v 1 1 " "Found 1 design units, including 1 entities, in source file /add/project/src/digittimer.v" { { "Info" "ISGN_ENTITY_NAME" "1 digitTimer " "Found entity 1: digitTimer" {  } { { "../src/digitTimer.v" "" { Text "D:/ADD/PROJECT/src/digitTimer.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557085265395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557085265395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add/project/src/digit.v 1 1 " "Found 1 design units, including 1 entities, in source file /add/project/src/digit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Digit " "Found entity 1: Digit" {  } { { "../src/Digit.v" "" { Text "D:/ADD/PROJECT/src/Digit.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557085265401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557085265401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add/project/src/onesecond.v 1 1 " "Found 1 design units, including 1 entities, in source file /add/project/src/onesecond.v" { { "Info" "ISGN_ENTITY_NAME" "1 OneSecond " "Found entity 1: OneSecond" {  } { { "../src/OneSecond.v" "" { Text "D:/ADD/PROJECT/src/OneSecond.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557085265406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557085265406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add/project/src/onemillisec.v 1 1 " "Found 1 design units, including 1 entities, in source file /add/project/src/onemillisec.v" { { "Info" "ISGN_ENTITY_NAME" "1 OneMilliSec " "Found entity 1: OneMilliSec" {  } { { "../src/OneMilliSec.v" "" { Text "D:/ADD/PROJECT/src/OneMilliSec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557085265409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557085265409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add/project/src/verifier_level3.v 1 1 " "Found 1 design units, including 1 entities, in source file /add/project/src/verifier_level3.v" { { "Info" "ISGN_ENTITY_NAME" "1 Verifier_level3 " "Found entity 1: Verifier_level3" {  } { { "../src/verifier_level3.v" "" { Text "D:/ADD/PROJECT/src/verifier_level3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557085265413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557085265413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add/project/src/seven_segment_symbol.v 1 1 " "Found 1 design units, including 1 entities, in source file /add/project/src/seven_segment_symbol.v" { { "Info" "ISGN_ENTITY_NAME" "1 Seven_segment_symbol " "Found entity 1: Seven_segment_symbol" {  } { { "../src/seven_segment_symbol.v" "" { Text "D:/ADD/PROJECT/src/seven_segment_symbol.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557085265413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557085265413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add/project/src/count1000.v 1 1 " "Found 1 design units, including 1 entities, in source file /add/project/src/count1000.v" { { "Info" "ISGN_ENTITY_NAME" "1 Count1000 " "Found entity 1: Count1000" {  } { { "../src/Count1000.v" "" { Text "D:/ADD/PROJECT/src/Count1000.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557085265419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557085265419 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Level3_Count LEVEL3_COUNT GameControl.v(9) " "Verilog HDL Declaration information at GameControl.v(9): object \"Level3_Count\" differs only in case from object \"LEVEL3_COUNT\" in the same scope" {  } { { "../src/GameControl.v" "" { Text "D:/ADD/PROJECT/src/GameControl.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1557085265424 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LogOut LOGOUT GameControl.v(9) " "Verilog HDL Declaration information at GameControl.v(9): object \"LogOut\" differs only in case from object \"LOGOUT\" in the same scope" {  } { { "../src/GameControl.v" "" { Text "D:/ADD/PROJECT/src/GameControl.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1557085265424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add/project/src/gamecontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file /add/project/src/gamecontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 GameControl " "Found entity 1: GameControl" {  } { { "../src/GameControl.v" "" { Text "D:/ADD/PROJECT/src/GameControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557085265426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557085265426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add/project/src/score_level3.v 1 1 " "Found 1 design units, including 1 entities, in source file /add/project/src/score_level3.v" { { "Info" "ISGN_ENTITY_NAME" "1 score_level3 " "Found entity 1: score_level3" {  } { { "../src/score_level3.v" "" { Text "D:/ADD/PROJECT/src/score_level3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557085265427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557085265427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add/project/src/illuminatitop.v 1 1 " "Found 1 design units, including 1 entities, in source file /add/project/src/illuminatitop.v" { { "Info" "ISGN_ENTITY_NAME" "1 IlluminatiTop " "Found entity 1: IlluminatiTop" {  } { { "../src/IlluminatiTop.v" "" { Text "D:/ADD/PROJECT/src/IlluminatiTop.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557085265431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557085265431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add/project/src/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /add/project/src/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "../src/Adder.v" "" { Text "D:/ADD/PROJECT/src/Adder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557085265436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557085265436 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "IlluminatiTop " "Elaborating entity \"IlluminatiTop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1557085265590 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Level3_Count IlluminatiTop.v(13) " "Output port \"Level3_Count\" at IlluminatiTop.v(13) has no driver" {  } { { "../src/IlluminatiTop.v" "" { Text "D:/ADD/PROJECT/src/IlluminatiTop.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1557085265590 "|IlluminatiTop"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Access_Control_Top Access_Control_Top:Access_Control_Module " "Elaborating entity \"Access_Control_Top\" for hierarchy \"Access_Control_Top:Access_Control_Module\"" {  } { { "../src/IlluminatiTop.v" "Access_Control_Module" { Text "D:/ADD/PROJECT/src/IlluminatiTop.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557085265595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "user_id_rom_controller Access_Control_Top:Access_Control_Module\|user_id_rom_controller:user_id " "Elaborating entity \"user_id_rom_controller\" for hierarchy \"Access_Control_Top:Access_Control_Module\|user_id_rom_controller:user_id\"" {  } { { "../src/Access_Control_Top.v" "user_id" { Text "D:/ADD/PROJECT/src/Access_Control_Top.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557085265596 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 user_id_rom_controller.v(139) " "Verilog HDL assignment warning at user_id_rom_controller.v(139): truncated value with size 32 to match size of target (5)" {  } { { "../src/user_id_rom_controller.v" "" { Text "D:/ADD/PROJECT/src/user_id_rom_controller.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557085265598 "|IlluminatiTop|Access_Control_Top:Access_Control_Module|user_id_rom_controller:user_id"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 user_id_rom_controller.v(161) " "Verilog HDL assignment warning at user_id_rom_controller.v(161): truncated value with size 32 to match size of target (5)" {  } { { "../src/user_id_rom_controller.v" "" { Text "D:/ADD/PROJECT/src/user_id_rom_controller.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557085265598 "|IlluminatiTop|Access_Control_Top:Access_Control_Module|user_id_rom_controller:user_id"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 user_id_rom_controller.v(183) " "Verilog HDL assignment warning at user_id_rom_controller.v(183): truncated value with size 32 to match size of target (5)" {  } { { "../src/user_id_rom_controller.v" "" { Text "D:/ADD/PROJECT/src/user_id_rom_controller.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557085265598 "|IlluminatiTop|Access_Control_Top:Access_Control_Module|user_id_rom_controller:user_id"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 user_id_rom_controller.v(211) " "Verilog HDL assignment warning at user_id_rom_controller.v(211): truncated value with size 32 to match size of target (5)" {  } { { "../src/user_id_rom_controller.v" "" { Text "D:/ADD/PROJECT/src/user_id_rom_controller.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557085265598 "|IlluminatiTop|Access_Control_Top:Access_Control_Module|user_id_rom_controller:user_id"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 user_id_rom_controller.v(217) " "Verilog HDL assignment warning at user_id_rom_controller.v(217): truncated value with size 32 to match size of target (5)" {  } { { "../src/user_id_rom_controller.v" "" { Text "D:/ADD/PROJECT/src/user_id_rom_controller.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557085265599 "|IlluminatiTop|Access_Control_Top:Access_Control_Module|user_id_rom_controller:user_id"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 user_id_rom_controller.v(219) " "Verilog HDL assignment warning at user_id_rom_controller.v(219): truncated value with size 32 to match size of target (1)" {  } { { "../src/user_id_rom_controller.v" "" { Text "D:/ADD/PROJECT/src/user_id_rom_controller.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557085265599 "|IlluminatiTop|Access_Control_Top:Access_Control_Module|user_id_rom_controller:user_id"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "user_id_rom Access_Control_Top:Access_Control_Module\|user_id_rom_controller:user_id\|user_id_rom:mem " "Elaborating entity \"user_id_rom\" for hierarchy \"Access_Control_Top:Access_Control_Module\|user_id_rom_controller:user_id\|user_id_rom:mem\"" {  } { { "../src/user_id_rom_controller.v" "mem" { Text "D:/ADD/PROJECT/src/user_id_rom_controller.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557085265600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Access_Control_Top:Access_Control_Module\|user_id_rom_controller:user_id\|user_id_rom:mem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Access_Control_Top:Access_Control_Module\|user_id_rom_controller:user_id\|user_id_rom:mem\|altsyncram:altsyncram_component\"" {  } { { "../src/user_id_rom.v" "altsyncram_component" { Text "D:/ADD/PROJECT/src/user_id_rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557085265694 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Access_Control_Top:Access_Control_Module\|user_id_rom_controller:user_id\|user_id_rom:mem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Access_Control_Top:Access_Control_Module\|user_id_rom_controller:user_id\|user_id_rom:mem\|altsyncram:altsyncram_component\"" {  } { { "../src/user_id_rom.v" "" { Text "D:/ADD/PROJECT/src/user_id_rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557085265694 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Access_Control_Top:Access_Control_Module\|user_id_rom_controller:user_id\|user_id_rom:mem\|altsyncram:altsyncram_component " "Instantiated megafunction \"Access_Control_Top:Access_Control_Module\|user_id_rom_controller:user_id\|user_id_rom:mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557085265694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557085265694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557085265694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file user_id_rom_test.mif " "Parameter \"init_file\" = \"user_id_rom_test.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557085265694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557085265694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557085265694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557085265694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 20 " "Parameter \"numwords_a\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557085265694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557085265694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557085265694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557085265694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557085265694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Parameter \"width_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557085265694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557085265694 ""}  } { { "../src/user_id_rom.v" "" { Text "D:/ADD/PROJECT/src/user_id_rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557085265694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l7a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l7a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l7a1 " "Found entity 1: altsyncram_l7a1" {  } { { "db/altsyncram_l7a1.tdf" "" { Text "D:/ADD/PROJECT/syn/db/altsyncram_l7a1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557085265774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557085265774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l7a1 Access_Control_Top:Access_Control_Module\|user_id_rom_controller:user_id\|user_id_rom:mem\|altsyncram:altsyncram_component\|altsyncram_l7a1:auto_generated " "Elaborating entity \"altsyncram_l7a1\" for hierarchy \"Access_Control_Top:Access_Control_Module\|user_id_rom_controller:user_id\|user_id_rom:mem\|altsyncram:altsyncram_component\|altsyncram_l7a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557085265774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "password_controller Access_Control_Top:Access_Control_Module\|password_controller:pwd " "Elaborating entity \"password_controller\" for hierarchy \"Access_Control_Top:Access_Control_Module\|password_controller:pwd\"" {  } { { "../src/Access_Control_Top.v" "pwd" { Text "D:/ADD/PROJECT/src/Access_Control_Top.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557085265807 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 password_controller.v(139) " "Verilog HDL assignment warning at password_controller.v(139): truncated value with size 32 to match size of target (5)" {  } { { "../src/password_controller.v" "" { Text "D:/ADD/PROJECT/src/password_controller.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557085265807 "|IlluminatiTop|Access_Control_Top:Access_Control_Module|password_controller:pwd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 password_controller.v(161) " "Verilog HDL assignment warning at password_controller.v(161): truncated value with size 32 to match size of target (5)" {  } { { "../src/password_controller.v" "" { Text "D:/ADD/PROJECT/src/password_controller.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557085265807 "|IlluminatiTop|Access_Control_Top:Access_Control_Module|password_controller:pwd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 password_controller.v(183) " "Verilog HDL assignment warning at password_controller.v(183): truncated value with size 32 to match size of target (5)" {  } { { "../src/password_controller.v" "" { Text "D:/ADD/PROJECT/src/password_controller.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557085265807 "|IlluminatiTop|Access_Control_Top:Access_Control_Module|password_controller:pwd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "password_ROM Access_Control_Top:Access_Control_Module\|password_controller:pwd\|password_ROM:mem1 " "Elaborating entity \"password_ROM\" for hierarchy \"Access_Control_Top:Access_Control_Module\|password_controller:pwd\|password_ROM:mem1\"" {  } { { "../src/password_controller.v" "mem1" { Text "D:/ADD/PROJECT/src/password_controller.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557085265815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Access_Control_Top:Access_Control_Module\|password_controller:pwd\|password_ROM:mem1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Access_Control_Top:Access_Control_Module\|password_controller:pwd\|password_ROM:mem1\|altsyncram:altsyncram_component\"" {  } { { "../src/password_ROM.v" "altsyncram_component" { Text "D:/ADD/PROJECT/src/password_ROM.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557085265817 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Access_Control_Top:Access_Control_Module\|password_controller:pwd\|password_ROM:mem1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Access_Control_Top:Access_Control_Module\|password_controller:pwd\|password_ROM:mem1\|altsyncram:altsyncram_component\"" {  } { { "../src/password_ROM.v" "" { Text "D:/ADD/PROJECT/src/password_ROM.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557085265817 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Access_Control_Top:Access_Control_Module\|password_controller:pwd\|password_ROM:mem1\|altsyncram:altsyncram_component " "Instantiated megafunction \"Access_Control_Top:Access_Control_Module\|password_controller:pwd\|password_ROM:mem1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557085265817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557085265817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557085265817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file password_ROM_test.mif " "Parameter \"init_file\" = \"password_ROM_test.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557085265817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557085265817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557085265817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557085265817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 20 " "Parameter \"numwords_a\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557085265817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557085265817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557085265817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557085265817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557085265817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Parameter \"width_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557085265817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557085265817 ""}  } { { "../src/password_ROM.v" "" { Text "D:/ADD/PROJECT/src/password_ROM.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557085265817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tba1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tba1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tba1 " "Found entity 1: altsyncram_tba1" {  } { { "db/altsyncram_tba1.tdf" "" { Text "D:/ADD/PROJECT/syn/db/altsyncram_tba1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557085265891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557085265891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tba1 Access_Control_Top:Access_Control_Module\|password_controller:pwd\|password_ROM:mem1\|altsyncram:altsyncram_component\|altsyncram_tba1:auto_generated " "Elaborating entity \"altsyncram_tba1\" for hierarchy \"Access_Control_Top:Access_Control_Module\|password_controller:pwd\|password_ROM:mem1\|altsyncram:altsyncram_component\|altsyncram_tba1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557085265891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GameControl GameControl:Game_Control_Module " "Elaborating entity \"GameControl\" for hierarchy \"GameControl:Game_Control_Module\"" {  } { { "../src/IlluminatiTop.v" "Game_Control_Module" { Text "D:/ADD/PROJECT/src/IlluminatiTop.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557085265920 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 GameControl.v(21) " "Verilog HDL assignment warning at GameControl.v(21): truncated value with size 32 to match size of target (4)" {  } { { "../src/GameControl.v" "" { Text "D:/ADD/PROJECT/src/GameControl.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557085265920 "|IlluminatiTop|GameControl:Game_Control_Module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 GameControl.v(153) " "Verilog HDL assignment warning at GameControl.v(153): truncated value with size 32 to match size of target (4)" {  } { { "../src/GameControl.v" "" { Text "D:/ADD/PROJECT/src/GameControl.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557085265920 "|IlluminatiTop|GameControl:Game_Control_Module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 GameControl.v(513) " "Verilog HDL assignment warning at GameControl.v(513): truncated value with size 32 to match size of target (8)" {  } { { "../src/GameControl.v" "" { Text "D:/ADD/PROJECT/src/GameControl.v" 513 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557085265920 "|IlluminatiTop|GameControl:Game_Control_Module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 GameControl.v(514) " "Verilog HDL assignment warning at GameControl.v(514): truncated value with size 32 to match size of target (8)" {  } { { "../src/GameControl.v" "" { Text "D:/ADD/PROJECT/src/GameControl.v" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557085265920 "|IlluminatiTop|GameControl:Game_Control_Module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 GameControl.v(515) " "Verilog HDL assignment warning at GameControl.v(515): truncated value with size 32 to match size of target (8)" {  } { { "../src/GameControl.v" "" { Text "D:/ADD/PROJECT/src/GameControl.v" 515 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557085265920 "|IlluminatiTop|GameControl:Game_Control_Module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 GameControl.v(516) " "Verilog HDL assignment warning at GameControl.v(516): truncated value with size 32 to match size of target (8)" {  } { { "../src/GameControl.v" "" { Text "D:/ADD/PROJECT/src/GameControl.v" 516 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557085265920 "|IlluminatiTop|GameControl:Game_Control_Module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 GameControl.v(517) " "Verilog HDL assignment warning at GameControl.v(517): truncated value with size 32 to match size of target (8)" {  } { { "../src/GameControl.v" "" { Text "D:/ADD/PROJECT/src/GameControl.v" 517 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557085265933 "|IlluminatiTop|GameControl:Game_Control_Module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TimerOneSecond_WatchDog TimerOneSecond_WatchDog:WatchDog_Timer " "Elaborating entity \"TimerOneSecond_WatchDog\" for hierarchy \"TimerOneSecond_WatchDog:WatchDog_Timer\"" {  } { { "../src/IlluminatiTop.v" "WatchDog_Timer" { Text "D:/ADD/PROJECT/src/IlluminatiTop.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557085265934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timer100ms_WatchDog TimerOneSecond_WatchDog:WatchDog_Timer\|Timer100ms_WatchDog:Timer100ms_module " "Elaborating entity \"Timer100ms_WatchDog\" for hierarchy \"TimerOneSecond_WatchDog:WatchDog_Timer\|Timer100ms_WatchDog:Timer100ms_module\"" {  } { { "../../LAB4_0502/src/TimerOneSecond_WatchDog.v" "Timer100ms_module" { Text "D:/ADD/LAB4_0502/src/TimerOneSecond_WatchDog.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557085265936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timer1ms TimerOneSecond_WatchDog:WatchDog_Timer\|Timer100ms_WatchDog:Timer100ms_module\|Timer1ms:Timer1ms_module " "Elaborating entity \"Timer1ms\" for hierarchy \"TimerOneSecond_WatchDog:WatchDog_Timer\|Timer100ms_WatchDog:Timer100ms_module\|Timer1ms:Timer1ms_module\"" {  } { { "../../LAB4_0502/src/Timer100ms_WatchDog.v" "Timer1ms_module" { Text "D:/ADD/LAB4_0502/src/Timer100ms_WatchDog.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557085265938 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Timer1ms.v(37) " "Verilog HDL assignment warning at Timer1ms.v(37): truncated value with size 32 to match size of target (16)" {  } { { "../../LAB4_0502/src/Timer1ms.v" "" { Text "D:/ADD/LAB4_0502/src/Timer1ms.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557085265939 "|IlluminatiTop|TimerOneSecond_WatchDog:WatchDog_Timer|Timer100ms_WatchDog:Timer100ms_module|Timer1ms:Timer1ms_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CountTo100_WatchDog TimerOneSecond_WatchDog:WatchDog_Timer\|Timer100ms_WatchDog:Timer100ms_module\|CountTo100_WatchDog:CountTo100_WatchDog_module " "Elaborating entity \"CountTo100_WatchDog\" for hierarchy \"TimerOneSecond_WatchDog:WatchDog_Timer\|Timer100ms_WatchDog:Timer100ms_module\|CountTo100_WatchDog:CountTo100_WatchDog_module\"" {  } { { "../../LAB4_0502/src/Timer100ms_WatchDog.v" "CountTo100_WatchDog_module" { Text "D:/ADD/LAB4_0502/src/Timer100ms_WatchDog.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557085265942 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 CountTo100_WatchDog.v(40) " "Verilog HDL assignment warning at CountTo100_WatchDog.v(40): truncated value with size 32 to match size of target (7)" {  } { { "../../LAB4_0502/src/CountTo100_WatchDog.v" "" { Text "D:/ADD/LAB4_0502/src/CountTo100_WatchDog.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557085265943 "|IlluminatiTop|TimerOneSecond_WatchDog:WatchDog_Timer|Timer100ms_WatchDog:Timer100ms_module|CountTo100_WatchDog:CountTo100_WatchDog_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CountTo10_WatchDog TimerOneSecond_WatchDog:WatchDog_Timer\|CountTo10_WatchDog:CountTo10_WatchDog_module " "Elaborating entity \"CountTo10_WatchDog\" for hierarchy \"TimerOneSecond_WatchDog:WatchDog_Timer\|CountTo10_WatchDog:CountTo10_WatchDog_module\"" {  } { { "../../LAB4_0502/src/TimerOneSecond_WatchDog.v" "CountTo10_WatchDog_module" { Text "D:/ADD/LAB4_0502/src/TimerOneSecond_WatchDog.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557085265944 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CountTo10_WatchDog.v(40) " "Verilog HDL assignment warning at CountTo10_WatchDog.v(40): truncated value with size 32 to match size of target (4)" {  } { { "../../LAB4_0502/src/CountTo10_WatchDog.v" "" { Text "D:/ADD/LAB4_0502/src/CountTo10_WatchDog.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557085265944 "|IlluminatiTop|TimerOneSecond_WatchDog:WatchDog_Timer|CountTo10_WatchDog:CountTo10_WatchDog_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SSD_Router SSD_Router:SSD_Routing_Module " "Elaborating entity \"SSD_Router\" for hierarchy \"SSD_Router:SSD_Routing_Module\"" {  } { { "../src/IlluminatiTop.v" "SSD_Routing_Module" { Text "D:/ADD/PROJECT/src/IlluminatiTop.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557085265948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OneSecond OneSecond:OneSecond_module " "Elaborating entity \"OneSecond\" for hierarchy \"OneSecond:OneSecond_module\"" {  } { { "../src/IlluminatiTop.v" "OneSecond_module" { Text "D:/ADD/PROJECT/src/IlluminatiTop.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557085265952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OneMilliSec OneSecond:OneSecond_module\|OneMilliSec:om1 " "Elaborating entity \"OneMilliSec\" for hierarchy \"OneSecond:OneSecond_module\|OneMilliSec:om1\"" {  } { { "../src/OneSecond.v" "om1" { Text "D:/ADD/PROJECT/src/OneSecond.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557085265953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Count1000 OneSecond:OneSecond_module\|Count1000:c1 " "Elaborating entity \"Count1000\" for hierarchy \"OneSecond:OneSecond_module\|Count1000:c1\"" {  } { { "../src/OneSecond.v" "c1" { Text "D:/ADD/PROJECT/src/OneSecond.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557085265958 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Count1000.v(29) " "Verilog HDL assignment warning at Count1000.v(29): truncated value with size 32 to match size of target (10)" {  } { { "../src/Count1000.v" "" { Text "D:/ADD/PROJECT/src/Count1000.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557085265960 "|IlluminatiTop|OneSecond:OneSecond_module|Count1000:c1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digitTimer digitTimer:Timer_module " "Elaborating entity \"digitTimer\" for hierarchy \"digitTimer:Timer_module\"" {  } { { "../src/IlluminatiTop.v" "Timer_module" { Text "D:/ADD/PROJECT/src/IlluminatiTop.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557085265963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Digit digitTimer:Timer_module\|Digit:Digit_Units " "Elaborating entity \"Digit\" for hierarchy \"digitTimer:Timer_module\|Digit:Digit_Units\"" {  } { { "../src/digitTimer.v" "Digit_Units" { Text "D:/ADD/PROJECT/src/digitTimer.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557085265966 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Digit.v(70) " "Verilog HDL assignment warning at Digit.v(70): truncated value with size 32 to match size of target (4)" {  } { { "../src/Digit.v" "" { Text "D:/ADD/PROJECT/src/Digit.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557085265968 "|IlluminatiTop|digitTimer:Timer_module|Digit:Digit_Units"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Digit.v(77) " "Verilog HDL assignment warning at Digit.v(77): truncated value with size 32 to match size of target (4)" {  } { { "../src/Digit.v" "" { Text "D:/ADD/PROJECT/src/Digit.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557085265968 "|IlluminatiTop|digitTimer:Timer_module|Digit:Digit_Units"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score_level3 score_level3:score_level3_module " "Elaborating entity \"score_level3\" for hierarchy \"score_level3:score_level3_module\"" {  } { { "../src/IlluminatiTop.v" "score_level3_module" { Text "D:/ADD/PROJECT/src/IlluminatiTop.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557085265973 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 score_level3.v(44) " "Verilog HDL assignment warning at score_level3.v(44): truncated value with size 32 to match size of target (4)" {  } { { "../src/score_level3.v" "" { Text "D:/ADD/PROJECT/src/score_level3.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557085265975 "|IlluminatiTop|score_level3:score_level3_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 score_level3.v(48) " "Verilog HDL assignment warning at score_level3.v(48): truncated value with size 32 to match size of target (4)" {  } { { "../src/score_level3.v" "" { Text "D:/ADD/PROJECT/src/score_level3.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557085265975 "|IlluminatiTop|score_level3:score_level3_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Verifier_level3 Verifier_level3:Verifier_level3_module " "Elaborating entity \"Verifier_level3\" for hierarchy \"Verifier_level3:Verifier_level3_module\"" {  } { { "../src/IlluminatiTop.v" "Verifier_level3_module" { Text "D:/ADD/PROJECT/src/IlluminatiTop.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557085265978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score_level2 score_level2:score_level2_Module " "Elaborating entity \"score_level2\" for hierarchy \"score_level2:score_level2_Module\"" {  } { { "../src/IlluminatiTop.v" "score_level2_Module" { Text "D:/ADD/PROJECT/src/IlluminatiTop.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557085265981 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 score_level2.v(54) " "Verilog HDL assignment warning at score_level2.v(54): truncated value with size 32 to match size of target (4)" {  } { { "../src/score_level2.v" "" { Text "D:/ADD/PROJECT/src/score_level2.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557085265983 "|IlluminatiTop|score_level2:score_level2_Module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 score_level2.v(58) " "Verilog HDL assignment warning at score_level2.v(58): truncated value with size 32 to match size of target (4)" {  } { { "../src/score_level2.v" "" { Text "D:/ADD/PROJECT/src/score_level2.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557085265983 "|IlluminatiTop|score_level2:score_level2_Module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder Adder:adder_module " "Elaborating entity \"Adder\" for hierarchy \"Adder:adder_module\"" {  } { { "../src/IlluminatiTop.v" "adder_module" { Text "D:/ADD/PROJECT/src/IlluminatiTop.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557085265985 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Adder.v(9) " "Verilog HDL assignment warning at Adder.v(9): truncated value with size 32 to match size of target (4)" {  } { { "../src/Adder.v" "" { Text "D:/ADD/PROJECT/src/Adder.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557085265985 "|IlluminatiTop|Adder:adder_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Adder.v(10) " "Verilog HDL assignment warning at Adder.v(10): truncated value with size 32 to match size of target (4)" {  } { { "../src/Adder.v" "" { Text "D:/ADD/PROJECT/src/Adder.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557085265985 "|IlluminatiTop|Adder:adder_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LoadRegister_4bit LoadRegister_4bit:Player_Tens_Load " "Elaborating entity \"LoadRegister_4bit\" for hierarchy \"LoadRegister_4bit:Player_Tens_Load\"" {  } { { "../src/IlluminatiTop.v" "Player_Tens_Load" { Text "D:/ADD/PROJECT/src/IlluminatiTop.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557085265987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Button_Shaper Button_Shaper:Game_Button " "Elaborating entity \"Button_Shaper\" for hierarchy \"Button_Shaper:Game_Button\"" {  } { { "../src/IlluminatiTop.v" "Game_Button" { Text "D:/ADD/PROJECT/src/IlluminatiTop.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557085265992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Random_Number_Generator Random_Number_Generator:RNG1_Module " "Elaborating entity \"Random_Number_Generator\" for hierarchy \"Random_Number_Generator:RNG1_Module\"" {  } { { "../src/IlluminatiTop.v" "RNG1_Module" { Text "D:/ADD/PROJECT/src/IlluminatiTop.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557085265992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Random_Number_Generator:RNG1_Module\|Counter:Counter_module1 " "Elaborating entity \"Counter\" for hierarchy \"Random_Number_Generator:RNG1_Module\|Counter:Counter_module1\"" {  } { { "../src/Random_Number_Generator.v" "Counter_module1" { Text "D:/ADD/PROJECT/src/Random_Number_Generator.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557085265992 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Counter.v(29) " "Verilog HDL assignment warning at Counter.v(29): truncated value with size 32 to match size of target (4)" {  } { { "../src/Counter.v" "" { Text "D:/ADD/PROJECT/src/Counter.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557085265996 "|IlluminatiTop|Random_Number_Generator:RNG1_Module|Counter:Counter_module1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Seven_segment_symbol Seven_segment_symbol:SSD1 " "Elaborating entity \"Seven_segment_symbol\" for hierarchy \"Seven_segment_symbol:SSD1\"" {  } { { "../src/IlluminatiTop.v" "SSD1" { Text "D:/ADD/PROJECT/src/IlluminatiTop.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557085265997 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Adder:adder_module\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Adder:adder_module\|Mod0\"" {  } { { "../src/Adder.v" "Mod0" { Text "D:/ADD/PROJECT/src/Adder.v" 9 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557085266889 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Adder:adder_module\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Adder:adder_module\|Div0\"" {  } { { "../src/Adder.v" "Div0" { Text "D:/ADD/PROJECT/src/Adder.v" 10 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557085266889 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1557085266889 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Adder:adder_module\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Adder:adder_module\|lpm_divide:Mod0\"" {  } { { "../src/Adder.v" "" { Text "D:/ADD/PROJECT/src/Adder.v" 9 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557085266971 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Adder:adder_module\|lpm_divide:Mod0 " "Instantiated megafunction \"Adder:adder_module\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557085266971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557085266971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557085266971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557085266971 ""}  } { { "../src/Adder.v" "" { Text "D:/ADD/PROJECT/src/Adder.v" 9 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557085266971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_j9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_j9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_j9m " "Found entity 1: lpm_divide_j9m" {  } { { "db/lpm_divide_j9m.tdf" "" { Text "D:/ADD/PROJECT/syn/db/lpm_divide_j9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557085267024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557085267024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8kh " "Found entity 1: sign_div_unsign_8kh" {  } { { "db/sign_div_unsign_8kh.tdf" "" { Text "D:/ADD/PROJECT/syn/db/sign_div_unsign_8kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557085267055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557085267055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_44f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_44f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_44f " "Found entity 1: alt_u_div_44f" {  } { { "db/alt_u_div_44f.tdf" "" { Text "D:/ADD/PROJECT/syn/db/alt_u_div_44f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557085267088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557085267088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/ADD/PROJECT/syn/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557085267158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557085267158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/ADD/PROJECT/syn/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557085267227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557085267227 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Adder:adder_module\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Adder:adder_module\|lpm_divide:Div0\"" {  } { { "../src/Adder.v" "" { Text "D:/ADD/PROJECT/src/Adder.v" 10 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557085267241 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Adder:adder_module\|lpm_divide:Div0 " "Instantiated megafunction \"Adder:adder_module\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557085267241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557085267241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557085267241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557085267241 ""}  } { { "../src/Adder.v" "" { Text "D:/ADD/PROJECT/src/Adder.v" 10 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557085267241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ghm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ghm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ghm " "Found entity 1: lpm_divide_ghm" {  } { { "db/lpm_divide_ghm.tdf" "" { Text "D:/ADD/PROJECT/syn/db/lpm_divide_ghm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557085267307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557085267307 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1557085267668 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Level3_Count GND " "Pin \"Level3_Count\" is stuck at GND" {  } { { "../src/IlluminatiTop.v" "" { Text "D:/ADD/PROJECT/src/IlluminatiTop.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557085268075 "|IlluminatiTop|Level3_Count"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1557085268075 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1557085268199 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "22 " "22 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1557085269600 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/ADD/PROJECT/syn/output_files/IlluminatiTop.map.smsg " "Generated suppressed messages file D:/ADD/PROJECT/syn/output_files/IlluminatiTop.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557085269711 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1557085270013 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557085270013 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1334 " "Implemented 1334 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1557085270258 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1557085270258 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1238 " "Implemented 1238 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1557085270258 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1557085270258 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1557085270258 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4812 " "Peak virtual memory: 4812 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557085270407 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 05 14:41:10 2019 " "Processing ended: Sun May 05 14:41:10 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557085270407 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557085270407 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557085270407 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1557085270407 ""}
