ARM GAS  C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"pdu.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.global	__aeabi_dcmpgt
  18              		.global	__aeabi_dcmplt
  19              		.section	.text.sign,"ax",%progbits
  20              		.align	1
  21              		.global	sign
  22              		.arch armv7e-m
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  26              		.fpu fpv4-sp-d16
  28              	sign:
  29              	.LVL0:
  30              	.LFB126:
  31              		.file 1 "Core/Src/pdu.c"
   1:Core/Src/pdu.c **** #include "pdu.h"
   2:Core/Src/pdu.c **** 
   3:Core/Src/pdu.c **** const int courseZeroPoint = 1026;
   4:Core/Src/pdu.c **** const int speedZeroPoint = 1006;
   5:Core/Src/pdu.c **** const int corstrainZeroPoint = 342;
   6:Core/Src/pdu.c **** const int rotateZeroPoint = 1024;
   7:Core/Src/pdu.c **** const int twoPositionSwitchZeroLevel = 342;
   8:Core/Src/pdu.c **** const int twoPositionSwitchOneLevel = 1706;
   9:Core/Src/pdu.c **** const int threePositionSwitchOneLevel = 342;
  10:Core/Src/pdu.c **** const int threePositionSwitchTwoLevel = 684;
  11:Core/Src/pdu.c **** const int threePositionSwitchThreeLevel = 1706;
  12:Core/Src/pdu.c **** 
  13:Core/Src/pdu.c **** const int rotateMaxPoint = 1706;
  14:Core/Src/pdu.c **** const int speedMaxPoint = 1706;
  15:Core/Src/pdu.c **** const int courseMaxPoint = 1706;
  16:Core/Src/pdu.c **** const int corstrainMaxPoint = 1706;
  17:Core/Src/pdu.c **** 
  18:Core/Src/pdu.c **** const float baseLenght = 0.53;
  19:Core/Src/pdu.c **** const int maxSpeed = 5;
  20:Core/Src/pdu.c **** const float maxRotate = 0.78539816;
  21:Core/Src/pdu.c **** const float maxCourse = 0.78539816*2;
  22:Core/Src/pdu.c **** 
  23:Core/Src/pdu.c **** const int deadZone = 50;
  24:Core/Src/pdu.c **** 
  25:Core/Src/pdu.c **** uint8_t sbusData[BUFF_SIZE];
  26:Core/Src/pdu.c **** uint8_t payload[24];
  27:Core/Src/pdu.c **** static uint16_t pduChannels[16];
ARM GAS  C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s 			page 2


  28:Core/Src/pdu.c **** static PDU_Data_t pduData;
  29:Core/Src/pdu.c **** static PDU_Changed_Channels_t changedChannels;
  30:Core/Src/pdu.c **** uint8_t pduErrorState=1;
  31:Core/Src/pdu.c **** uint8_t flag=0;
  32:Core/Src/pdu.c **** 
  33:Core/Src/pdu.c **** double sign(double a){
  32              		.loc 1 33 22 view -0
  33              		.cfi_startproc
  34              		@ args = 0, pretend = 0, frame = 0
  35              		@ frame_needed = 0, uses_anonymous_args = 0
  36              		.loc 1 33 22 is_stmt 0 view .LVU1
  37 0000 38B5     		push	{r3, r4, r5, lr}
  38              	.LCFI0:
  39              		.cfi_def_cfa_offset 16
  40              		.cfi_offset 3, -16
  41              		.cfi_offset 4, -12
  42              		.cfi_offset 5, -8
  43              		.cfi_offset 14, -4
  44 0002 55EC104B 		vmov	r4, r5, d0
  34:Core/Src/pdu.c **** 	if (a>0) return 1;
  45              		.loc 1 34 2 is_stmt 1 view .LVU2
  46              		.loc 1 34 5 is_stmt 0 view .LVU3
  47 0006 0022     		movs	r2, #0
  48 0008 0023     		movs	r3, #0
  49 000a 10EE100A 		vmov	r0, s0	@ int
  50 000e 2946     		mov	r1, r5
  51 0010 FFF7FEFF 		bl	__aeabi_dcmpgt
  52              	.LVL1:
  53              		.loc 1 34 5 view .LVU4
  54 0014 60B9     		cbnz	r0, .L4
  35:Core/Src/pdu.c **** 	else if (a<0) return -1;
  55              		.loc 1 35 7 is_stmt 1 view .LVU5
  56              		.loc 1 35 10 is_stmt 0 view .LVU6
  57 0016 0022     		movs	r2, #0
  58 0018 0023     		movs	r3, #0
  59 001a 2046     		mov	r0, r4
  60 001c 2946     		mov	r1, r5
  61 001e FFF7FEFF 		bl	__aeabi_dcmplt
  62              	.LVL2:
  63 0022 10B9     		cbnz	r0, .L9
  36:Core/Src/pdu.c **** 	else return 0;
  64              		.loc 1 36 14 view .LVU7
  65 0024 9FED040B 		vldr.64	d0, .L10
  66 0028 04E0     		b	.L1
  67              	.L9:
  35:Core/Src/pdu.c **** 	else if (a<0) return -1;
  68              		.loc 1 35 23 view .LVU8
  69 002a 9FED050B 		vldr.64	d0, .L10+8
  70 002e 01E0     		b	.L1
  71              	.L4:
  34:Core/Src/pdu.c **** 	if (a>0) return 1;
  72              		.loc 1 34 18 view .LVU9
  73 0030 9FED050B 		vldr.64	d0, .L10+16
  74              	.L1:
  37:Core/Src/pdu.c **** }
  75              		.loc 1 37 1 view .LVU10
  76 0034 38BD     		pop	{r3, r4, r5, pc}
ARM GAS  C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s 			page 3


  77              	.LVL3:
  78              	.L11:
  79              		.loc 1 37 1 view .LVU11
  80 0036 00BF     		.align	3
  81              	.L10:
  82 0038 00000000 		.word	0
  83 003c 00000000 		.word	0
  84 0040 00000000 		.word	0
  85 0044 0000F0BF 		.word	-1074790400
  86 0048 00000000 		.word	0
  87 004c 0000F03F 		.word	1072693248
  88              		.cfi_endproc
  89              	.LFE126:
  91              		.section	.text.intSign,"ax",%progbits
  92              		.align	1
  93              		.global	intSign
  94              		.syntax unified
  95              		.thumb
  96              		.thumb_func
  97              		.fpu fpv4-sp-d16
  99              	intSign:
 100              	.LVL4:
 101              	.LFB127:
  38:Core/Src/pdu.c **** 
  39:Core/Src/pdu.c **** int16_t intSign(double a){
 102              		.loc 1 39 26 is_stmt 1 view -0
 103              		.cfi_startproc
 104              		@ args = 0, pretend = 0, frame = 0
 105              		@ frame_needed = 0, uses_anonymous_args = 0
 106              		.loc 1 39 26 is_stmt 0 view .LVU13
 107 0000 38B5     		push	{r3, r4, r5, lr}
 108              	.LCFI1:
 109              		.cfi_def_cfa_offset 16
 110              		.cfi_offset 3, -16
 111              		.cfi_offset 4, -12
 112              		.cfi_offset 5, -8
 113              		.cfi_offset 14, -4
 114 0002 55EC104B 		vmov	r4, r5, d0
  40:Core/Src/pdu.c **** 	if (a>0) return 1;
 115              		.loc 1 40 2 is_stmt 1 view .LVU14
 116              		.loc 1 40 5 is_stmt 0 view .LVU15
 117 0006 0022     		movs	r2, #0
 118 0008 0023     		movs	r3, #0
 119 000a 10EE100A 		vmov	r0, s0	@ int
 120 000e 2946     		mov	r1, r5
 121 0010 FFF7FEFF 		bl	__aeabi_dcmpgt
 122              	.LVL5:
 123              		.loc 1 40 5 view .LVU16
 124 0014 58B9     		cbnz	r0, .L15
  41:Core/Src/pdu.c **** 	else if (a<0) return -1;
 125              		.loc 1 41 7 is_stmt 1 view .LVU17
 126              		.loc 1 41 10 is_stmt 0 view .LVU18
 127 0016 0022     		movs	r2, #0
 128 0018 0023     		movs	r3, #0
 129 001a 2046     		mov	r0, r4
 130 001c 2946     		mov	r1, r5
 131 001e FFF7FEFF 		bl	__aeabi_dcmplt
ARM GAS  C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s 			page 4


 132              	.LVL6:
 133 0022 08B9     		cbnz	r0, .L20
  42:Core/Src/pdu.c **** 	else return 0;
 134              		.loc 1 42 14 view .LVU19
 135 0024 0020     		movs	r0, #0
 136 0026 03E0     		b	.L13
 137              	.L20:
  41:Core/Src/pdu.c **** 	else if (a<0) return -1;
 138              		.loc 1 41 23 view .LVU20
 139 0028 4FF0FF30 		mov	r0, #-1
 140 002c 00E0     		b	.L13
 141              	.L15:
  40:Core/Src/pdu.c **** 	if (a>0) return 1;
 142              		.loc 1 40 18 view .LVU21
 143 002e 0120     		movs	r0, #1
 144              	.L13:
  43:Core/Src/pdu.c **** }
 145              		.loc 1 43 1 view .LVU22
 146 0030 38BD     		pop	{r3, r4, r5, pc}
 147              		.loc 1 43 1 view .LVU23
 148              		.cfi_endproc
 149              	.LFE127:
 151              		.section	.text.sbubRead,"ax",%progbits
 152              		.align	1
 153              		.global	sbubRead
 154              		.syntax unified
 155              		.thumb
 156              		.thumb_func
 157              		.fpu fpv4-sp-d16
 159              	sbubRead:
 160              	.LFB129:
  44:Core/Src/pdu.c **** 
  45:Core/Src/pdu.c **** void USART2_IRQHandler(void)
  46:Core/Src/pdu.c **** {
  47:Core/Src/pdu.c **** 	uint8_t data;
  48:Core/Src/pdu.c **** 	static uint8_t i=0;
  49:Core/Src/pdu.c **** 	Sbus_state_t state;
  50:Core/Src/pdu.c **** 	//BaseType_t xHigherPriorityTaskWoken=pdFALSE;
  51:Core/Src/pdu.c **** 	if(USART2->ISR & USART_ISR_RXNE)
  52:Core/Src/pdu.c **** 	{
  53:Core/Src/pdu.c **** 		data=USART2->RDR;
  54:Core/Src/pdu.c **** 		state=sbusParce(data);
  55:Core/Src/pdu.c **** 		if(state==SBUS_COMPLETE || state==SBUS_ERROR)
  56:Core/Src/pdu.c **** 		{
  57:Core/Src/pdu.c **** 			USART2->CR1&=~USART_CR1_UE;
  58:Core/Src/pdu.c **** 			flag=1;
  59:Core/Src/pdu.c **** 		}	
  60:Core/Src/pdu.c **** 	}
  61:Core/Src/pdu.c **** }
  62:Core/Src/pdu.c **** 
  63:Core/Src/pdu.c **** void sbubRead(void)
  64:Core/Src/pdu.c **** {
 161              		.loc 1 64 1 is_stmt 1 view -0
 162              		.cfi_startproc
 163              		@ args = 0, pretend = 0, frame = 0
 164              		@ frame_needed = 0, uses_anonymous_args = 0
 165              		@ link register save eliminated.
ARM GAS  C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s 			page 5


  65:Core/Src/pdu.c **** 	USART2->CR1|=USART_CR1_UE;
 166              		.loc 1 65 2 view .LVU25
 167              		.loc 1 65 13 is_stmt 0 view .LVU26
 168 0000 024A     		ldr	r2, .L22
 169 0002 1368     		ldr	r3, [r2]
 170 0004 43F00103 		orr	r3, r3, #1
 171 0008 1360     		str	r3, [r2]
  66:Core/Src/pdu.c **** 	
  67:Core/Src/pdu.c **** }
 172              		.loc 1 67 1 view .LVU27
 173 000a 7047     		bx	lr
 174              	.L23:
 175              		.align	2
 176              	.L22:
 177 000c 00440040 		.word	1073759232
 178              		.cfi_endproc
 179              	.LFE129:
 181              		.section	.text.sbusInit,"ax",%progbits
 182              		.align	1
 183              		.global	sbusInit
 184              		.syntax unified
 185              		.thumb
 186              		.thumb_func
 187              		.fpu fpv4-sp-d16
 189              	sbusInit:
 190              	.LVL7:
 191              	.LFB130:
  68:Core/Src/pdu.c **** 
  69:Core/Src/pdu.c **** void sbusInit(uint32_t coreFreq, uint32_t baudRate)
  70:Core/Src/pdu.c **** {
 192              		.loc 1 70 1 is_stmt 1 view -0
 193              		.cfi_startproc
 194              		@ args = 0, pretend = 0, frame = 0
 195              		@ frame_needed = 0, uses_anonymous_args = 0
 196              		@ link register save eliminated.
 197              		.loc 1 70 1 is_stmt 0 view .LVU29
 198 0000 10B4     		push	{r4}
 199              	.LCFI2:
 200              		.cfi_def_cfa_offset 4
 201              		.cfi_offset 4, -4
  71:Core/Src/pdu.c **** 	RCC->APB1ENR|=RCC_APB1ENR_USART2EN;//Ð’ÐºÐ»ÑŽÑ‡Ð¸Ñ‚ÑŒ Ñ‚Ð°ÐºÑ‚Ð¸Ñ€Ð¾Ð²Ð°Ð½Ð¸Ðµ  
 202              		.loc 1 71 2 is_stmt 1 view .LVU30
 203              		.loc 1 71 14 is_stmt 0 view .LVU31
 204 0002 1B4A     		ldr	r2, .L26
 205 0004 D369     		ldr	r3, [r2, #28]
 206 0006 43F40033 		orr	r3, r3, #131072
 207 000a D361     		str	r3, [r2, #28]
  72:Core/Src/pdu.c ****     //RCC->CFGR3 |= RCC_CFGR3_USART1SW_0;
  73:Core/Src/pdu.c **** 	GPIOA->MODER|= GPIO_MODER_MODER2_1 | GPIO_MODER_MODER3_1;//PA10 Ð² Ñ€ÐµÐ¶Ð¸Ð¼ Ð°Ð»ÑŒÑ‚ÐµÑ€Ð½Ð°Ñ‚Ð¸
 208              		.loc 1 73 2 is_stmt 1 view .LVU32
 209              		.loc 1 73 14 is_stmt 0 view .LVU33
 210 000c 4FF09043 		mov	r3, #1207959552
 211 0010 1A68     		ldr	r2, [r3]
 212 0012 42F0A002 		orr	r2, r2, #160
 213 0016 1A60     		str	r2, [r3]
  74:Core/Src/pdu.c **** 	GPIOA->AFR[0]|= 7<<8 | 7<<12;//Ð’ÐºÐ»ÑŽÑ‡Ð¸Ñ‚ÑŒ AF7
 214              		.loc 1 74 2 is_stmt 1 view .LVU34
ARM GAS  C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s 			page 6


 215              		.loc 1 74 15 is_stmt 0 view .LVU35
 216 0018 1C6A     		ldr	r4, [r3, #32]
 217 001a 44F4EE44 		orr	r4, r4, #30464
 218 001e 1C62     		str	r4, [r3, #32]
  75:Core/Src/pdu.c **** 	USART2->CR1 = 0;//Ð¡Ð±Ñ€Ð°ÑÑ‹Ð²Ð°ÐµÐ¼ ÐºÐ¾Ð½Ñ„Ð¸Ð³ÑƒÑ€Ð°Ñ†Ð¸ÑŽ
 219              		.loc 1 75 2 is_stmt 1 view .LVU36
 220              		.loc 1 75 14 is_stmt 0 view .LVU37
 221 0020 144B     		ldr	r3, .L26+4
 222 0022 0022     		movs	r2, #0
 223 0024 1A60     		str	r2, [r3]
  76:Core/Src/pdu.c **** 	USART2->CR1|=USART_CR1_RE | USART_CR1_TE | USART_CR1_M0;//Ð’ÐºÐ»ÑŽÑ‡Ð¸Ñ‚ÑŒ Ð¿Ñ€Ð¸Ñ‘Ð¼ Ð¸ Ð¿ÐµÑ€ÐµÐ
 224              		.loc 1 76 2 is_stmt 1 view .LVU38
 225              		.loc 1 76 13 is_stmt 0 view .LVU39
 226 0026 1A68     		ldr	r2, [r3]
 227 0028 42F48052 		orr	r2, r2, #4096
 228 002c 42F00C02 		orr	r2, r2, #12
 229 0030 1A60     		str	r2, [r3]
  77:Core/Src/pdu.c ****     USART2->CR1|=USART_CR1_PCE;//Enable even parity
 230              		.loc 1 77 5 is_stmt 1 view .LVU40
 231              		.loc 1 77 16 is_stmt 0 view .LVU41
 232 0032 1C68     		ldr	r4, [r3]
 233 0034 44F48064 		orr	r4, r4, #1024
 234 0038 1C60     		str	r4, [r3]
  78:Core/Src/pdu.c ****     USART2->CR2 |= USART_CR2_STOP_1;//2 stop bits
 235              		.loc 1 78 5 is_stmt 1 view .LVU42
 236              		.loc 1 78 17 is_stmt 0 view .LVU43
 237 003a 5C68     		ldr	r4, [r3, #4]
 238 003c 44F40054 		orr	r4, r4, #8192
 239 0040 5C60     		str	r4, [r3, #4]
  79:Core/Src/pdu.c ****     USART2->CR2 |= USART_CR2_RXINV | USART_CR2_TXINV;//Ð˜Ð½Ð²ÐµÑ€Ñ‚Ð¸Ñ€Ð¾Ð²Ð°Ñ‚ÑŒ Ð´Ð°Ð½Ð½Ñ‹Ðµ
 240              		.loc 1 79 5 is_stmt 1 view .LVU44
 241              		.loc 1 79 17 is_stmt 0 view .LVU45
 242 0042 5C68     		ldr	r4, [r3, #4]
 243 0044 44F44034 		orr	r4, r4, #196608
 244 0048 5C60     		str	r4, [r3, #4]
  80:Core/Src/pdu.c **** 	USART2->BRR|=coreFreq/(baudRate);//Ð¡ÐºÐ¾Ñ€Ð¾ÑÑ‚ÑŒ Ñ€Ð°Ð±Ð¾Ñ‚Ñ‹ uart
 245              		.loc 1 80 2 is_stmt 1 view .LVU46
 246              		.loc 1 80 13 is_stmt 0 view .LVU47
 247 004a DA68     		ldr	r2, [r3, #12]
 248              		.loc 1 80 23 view .LVU48
 249 004c B0FBF1F0 		udiv	r0, r0, r1
 250              	.LVL8:
 251              		.loc 1 80 13 view .LVU49
 252 0050 0243     		orrs	r2, r2, r0
 253 0052 DA60     		str	r2, [r3, #12]
  81:Core/Src/pdu.c **** 	USART2->CR1|=USART_CR1_RXNEIE;
 254              		.loc 1 81 2 is_stmt 1 view .LVU50
 255              		.loc 1 81 13 is_stmt 0 view .LVU51
 256 0054 1A68     		ldr	r2, [r3]
 257 0056 42F02002 		orr	r2, r2, #32
 258 005a 1A60     		str	r2, [r3]
  82:Core/Src/pdu.c **** 	NVIC_EnableIRQ(USART2_IRQn);
 259              		.loc 1 82 2 is_stmt 1 view .LVU52
 260              	.LVL9:
 261              	.LBB6:
 262              	.LBI6:
 263              		.file 2 "Drivers/CMSIS/Include/core_cm4.h"
ARM GAS  C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s 			page 7


   1:Drivers/CMSIS/Include/core_cm4.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/core_cm4.h ****  * @file     core_cm4.h
   3:Drivers/CMSIS/Include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:Drivers/CMSIS/Include/core_cm4.h ****  * @version  V5.0.8
   5:Drivers/CMSIS/Include/core_cm4.h ****  * @date     04. June 2018
   6:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/core_cm4.h **** /*
   8:Drivers/CMSIS/Include/core_cm4.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/core_cm4.h ****  *
  10:Drivers/CMSIS/Include/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/core_cm4.h ****  *
  12:Drivers/CMSIS/Include/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/core_cm4.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/core_cm4.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/core_cm4.h ****  *
  16:Drivers/CMSIS/Include/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/core_cm4.h ****  *
  18:Drivers/CMSIS/Include/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/core_cm4.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/core_cm4.h ****  */
  24:Drivers/CMSIS/Include/core_cm4.h **** 
  25:Drivers/CMSIS/Include/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:Drivers/CMSIS/Include/core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:Drivers/CMSIS/Include/core_cm4.h **** #elif defined (__clang__)
  28:Drivers/CMSIS/Include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Drivers/CMSIS/Include/core_cm4.h **** #endif
  30:Drivers/CMSIS/Include/core_cm4.h **** 
  31:Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:Drivers/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:Drivers/CMSIS/Include/core_cm4.h **** 
  34:Drivers/CMSIS/Include/core_cm4.h **** #include <stdint.h>
  35:Drivers/CMSIS/Include/core_cm4.h **** 
  36:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
  37:Drivers/CMSIS/Include/core_cm4.h ****  extern "C" {
  38:Drivers/CMSIS/Include/core_cm4.h **** #endif
  39:Drivers/CMSIS/Include/core_cm4.h **** 
  40:Drivers/CMSIS/Include/core_cm4.h **** /**
  41:Drivers/CMSIS/Include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Drivers/CMSIS/Include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Drivers/CMSIS/Include/core_cm4.h **** 
  44:Drivers/CMSIS/Include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Drivers/CMSIS/Include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Drivers/CMSIS/Include/core_cm4.h **** 
  47:Drivers/CMSIS/Include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Drivers/CMSIS/Include/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:Drivers/CMSIS/Include/core_cm4.h **** 
  50:Drivers/CMSIS/Include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Drivers/CMSIS/Include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:Drivers/CMSIS/Include/core_cm4.h ****  */
  53:Drivers/CMSIS/Include/core_cm4.h **** 
  54:Drivers/CMSIS/Include/core_cm4.h **** 
  55:Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
  56:Drivers/CMSIS/Include/core_cm4.h ****  *                 CMSIS definitions
  57:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
ARM GAS  C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s 			page 8


  58:Drivers/CMSIS/Include/core_cm4.h **** /**
  59:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup Cortex_M4
  60:Drivers/CMSIS/Include/core_cm4.h ****   @{
  61:Drivers/CMSIS/Include/core_cm4.h ****  */
  62:Drivers/CMSIS/Include/core_cm4.h **** 
  63:Drivers/CMSIS/Include/core_cm4.h **** #include "cmsis_version.h"
  64:Drivers/CMSIS/Include/core_cm4.h **** 
  65:Drivers/CMSIS/Include/core_cm4.h **** /* CMSIS CM4 definitions */
  66:Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:Drivers/CMSIS/Include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:Drivers/CMSIS/Include/core_cm4.h **** 
  71:Drivers/CMSIS/Include/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:Drivers/CMSIS/Include/core_cm4.h **** 
  73:Drivers/CMSIS/Include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:Drivers/CMSIS/Include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:Drivers/CMSIS/Include/core_cm4.h **** */
  76:Drivers/CMSIS/Include/core_cm4.h **** #if defined ( __CC_ARM )
  77:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
  80:Drivers/CMSIS/Include/core_cm4.h ****     #else
  81:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
  83:Drivers/CMSIS/Include/core_cm4.h ****     #endif
  84:Drivers/CMSIS/Include/core_cm4.h ****   #else
  85:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
  86:Drivers/CMSIS/Include/core_cm4.h ****   #endif
  87:Drivers/CMSIS/Include/core_cm4.h **** 
  88:Drivers/CMSIS/Include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __ARM_PCS_VFP
  90:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
  92:Drivers/CMSIS/Include/core_cm4.h ****     #else
  93:Drivers/CMSIS/Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
  95:Drivers/CMSIS/Include/core_cm4.h ****     #endif
  96:Drivers/CMSIS/Include/core_cm4.h ****   #else
  97:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
  98:Drivers/CMSIS/Include/core_cm4.h ****   #endif
  99:Drivers/CMSIS/Include/core_cm4.h **** 
 100:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __GNUC__ )
 101:Drivers/CMSIS/Include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 104:Drivers/CMSIS/Include/core_cm4.h ****     #else
 105:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 107:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 108:Drivers/CMSIS/Include/core_cm4.h ****   #else
 109:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 110:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 111:Drivers/CMSIS/Include/core_cm4.h **** 
 112:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __ICCARM__ )
 113:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __ARMVFP__
 114:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
ARM GAS  C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s 			page 9


 115:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 116:Drivers/CMSIS/Include/core_cm4.h ****     #else
 117:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 119:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 120:Drivers/CMSIS/Include/core_cm4.h ****   #else
 121:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 122:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 123:Drivers/CMSIS/Include/core_cm4.h **** 
 124:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 128:Drivers/CMSIS/Include/core_cm4.h ****     #else
 129:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 131:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 132:Drivers/CMSIS/Include/core_cm4.h ****   #else
 133:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 134:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 135:Drivers/CMSIS/Include/core_cm4.h **** 
 136:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __TASKING__ )
 137:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __FPU_VFP__
 138:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 140:Drivers/CMSIS/Include/core_cm4.h ****     #else
 141:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 143:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 144:Drivers/CMSIS/Include/core_cm4.h ****   #else
 145:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 146:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 147:Drivers/CMSIS/Include/core_cm4.h **** 
 148:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __CSMC__ )
 149:Drivers/CMSIS/Include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 152:Drivers/CMSIS/Include/core_cm4.h ****     #else
 153:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 155:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 156:Drivers/CMSIS/Include/core_cm4.h ****   #else
 157:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 158:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 159:Drivers/CMSIS/Include/core_cm4.h **** 
 160:Drivers/CMSIS/Include/core_cm4.h **** #endif
 161:Drivers/CMSIS/Include/core_cm4.h **** 
 162:Drivers/CMSIS/Include/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:Drivers/CMSIS/Include/core_cm4.h **** 
 164:Drivers/CMSIS/Include/core_cm4.h **** 
 165:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 166:Drivers/CMSIS/Include/core_cm4.h **** }
 167:Drivers/CMSIS/Include/core_cm4.h **** #endif
 168:Drivers/CMSIS/Include/core_cm4.h **** 
 169:Drivers/CMSIS/Include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:Drivers/CMSIS/Include/core_cm4.h **** 
 171:Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CMSIS_GENERIC
ARM GAS  C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s 			page 10


 172:Drivers/CMSIS/Include/core_cm4.h **** 
 173:Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:Drivers/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:Drivers/CMSIS/Include/core_cm4.h **** 
 176:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 177:Drivers/CMSIS/Include/core_cm4.h ****  extern "C" {
 178:Drivers/CMSIS/Include/core_cm4.h **** #endif
 179:Drivers/CMSIS/Include/core_cm4.h **** 
 180:Drivers/CMSIS/Include/core_cm4.h **** /* check device defines and use defaults */
 181:Drivers/CMSIS/Include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __CM4_REV
 183:Drivers/CMSIS/Include/core_cm4.h ****     #define __CM4_REV               0x0000U
 184:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 186:Drivers/CMSIS/Include/core_cm4.h **** 
 187:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __FPU_PRESENT
 188:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_PRESENT             0U
 189:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 191:Drivers/CMSIS/Include/core_cm4.h **** 
 192:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __MPU_PRESENT
 193:Drivers/CMSIS/Include/core_cm4.h ****     #define __MPU_PRESENT             0U
 194:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 196:Drivers/CMSIS/Include/core_cm4.h **** 
 197:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 198:Drivers/CMSIS/Include/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 199:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 200:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 201:Drivers/CMSIS/Include/core_cm4.h **** 
 202:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 203:Drivers/CMSIS/Include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 204:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 205:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 206:Drivers/CMSIS/Include/core_cm4.h **** #endif
 207:Drivers/CMSIS/Include/core_cm4.h **** 
 208:Drivers/CMSIS/Include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 209:Drivers/CMSIS/Include/core_cm4.h **** /**
 210:Drivers/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 211:Drivers/CMSIS/Include/core_cm4.h **** 
 212:Drivers/CMSIS/Include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 213:Drivers/CMSIS/Include/core_cm4.h ****     \li to specify the access to peripheral variables.
 214:Drivers/CMSIS/Include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 215:Drivers/CMSIS/Include/core_cm4.h **** */
 216:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 217:Drivers/CMSIS/Include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 218:Drivers/CMSIS/Include/core_cm4.h **** #else
 219:Drivers/CMSIS/Include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 220:Drivers/CMSIS/Include/core_cm4.h **** #endif
 221:Drivers/CMSIS/Include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 222:Drivers/CMSIS/Include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 223:Drivers/CMSIS/Include/core_cm4.h **** 
 224:Drivers/CMSIS/Include/core_cm4.h **** /* following defines should be used for structure members */
 225:Drivers/CMSIS/Include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 226:Drivers/CMSIS/Include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 227:Drivers/CMSIS/Include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 228:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s 			page 11


 229:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group Cortex_M4 */
 230:Drivers/CMSIS/Include/core_cm4.h **** 
 231:Drivers/CMSIS/Include/core_cm4.h **** 
 232:Drivers/CMSIS/Include/core_cm4.h **** 
 233:Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
 234:Drivers/CMSIS/Include/core_cm4.h ****  *                 Register Abstraction
 235:Drivers/CMSIS/Include/core_cm4.h ****   Core Register contain:
 236:Drivers/CMSIS/Include/core_cm4.h ****   - Core Register
 237:Drivers/CMSIS/Include/core_cm4.h ****   - Core NVIC Register
 238:Drivers/CMSIS/Include/core_cm4.h ****   - Core SCB Register
 239:Drivers/CMSIS/Include/core_cm4.h ****   - Core SysTick Register
 240:Drivers/CMSIS/Include/core_cm4.h ****   - Core Debug Register
 241:Drivers/CMSIS/Include/core_cm4.h ****   - Core MPU Register
 242:Drivers/CMSIS/Include/core_cm4.h ****   - Core FPU Register
 243:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
 244:Drivers/CMSIS/Include/core_cm4.h **** /**
 245:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 246:Drivers/CMSIS/Include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 247:Drivers/CMSIS/Include/core_cm4.h **** */
 248:Drivers/CMSIS/Include/core_cm4.h **** 
 249:Drivers/CMSIS/Include/core_cm4.h **** /**
 250:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 251:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 252:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Core Register type definitions.
 253:Drivers/CMSIS/Include/core_cm4.h ****   @{
 254:Drivers/CMSIS/Include/core_cm4.h ****  */
 255:Drivers/CMSIS/Include/core_cm4.h **** 
 256:Drivers/CMSIS/Include/core_cm4.h **** /**
 257:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 258:Drivers/CMSIS/Include/core_cm4.h ****  */
 259:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 260:Drivers/CMSIS/Include/core_cm4.h **** {
 261:Drivers/CMSIS/Include/core_cm4.h ****   struct
 262:Drivers/CMSIS/Include/core_cm4.h ****   {
 263:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 264:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 265:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 266:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 267:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 268:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 269:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 270:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 271:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 272:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 273:Drivers/CMSIS/Include/core_cm4.h **** } APSR_Type;
 274:Drivers/CMSIS/Include/core_cm4.h **** 
 275:Drivers/CMSIS/Include/core_cm4.h **** /* APSR Register Definitions */
 276:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 277:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 278:Drivers/CMSIS/Include/core_cm4.h **** 
 279:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 280:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 281:Drivers/CMSIS/Include/core_cm4.h **** 
 282:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 283:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 284:Drivers/CMSIS/Include/core_cm4.h **** 
 285:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
ARM GAS  C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s 			page 12


 286:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 287:Drivers/CMSIS/Include/core_cm4.h **** 
 288:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 289:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 290:Drivers/CMSIS/Include/core_cm4.h **** 
 291:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 292:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 293:Drivers/CMSIS/Include/core_cm4.h **** 
 294:Drivers/CMSIS/Include/core_cm4.h **** 
 295:Drivers/CMSIS/Include/core_cm4.h **** /**
 296:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 297:Drivers/CMSIS/Include/core_cm4.h ****  */
 298:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 299:Drivers/CMSIS/Include/core_cm4.h **** {
 300:Drivers/CMSIS/Include/core_cm4.h ****   struct
 301:Drivers/CMSIS/Include/core_cm4.h ****   {
 302:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 303:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 304:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 305:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 306:Drivers/CMSIS/Include/core_cm4.h **** } IPSR_Type;
 307:Drivers/CMSIS/Include/core_cm4.h **** 
 308:Drivers/CMSIS/Include/core_cm4.h **** /* IPSR Register Definitions */
 309:Drivers/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 310:Drivers/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 311:Drivers/CMSIS/Include/core_cm4.h **** 
 312:Drivers/CMSIS/Include/core_cm4.h **** 
 313:Drivers/CMSIS/Include/core_cm4.h **** /**
 314:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 315:Drivers/CMSIS/Include/core_cm4.h ****  */
 316:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 317:Drivers/CMSIS/Include/core_cm4.h **** {
 318:Drivers/CMSIS/Include/core_cm4.h ****   struct
 319:Drivers/CMSIS/Include/core_cm4.h ****   {
 320:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 321:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 322:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 323:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 324:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 325:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 326:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 327:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 328:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 329:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 330:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 331:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 332:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 333:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 334:Drivers/CMSIS/Include/core_cm4.h **** } xPSR_Type;
 335:Drivers/CMSIS/Include/core_cm4.h **** 
 336:Drivers/CMSIS/Include/core_cm4.h **** /* xPSR Register Definitions */
 337:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 338:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 339:Drivers/CMSIS/Include/core_cm4.h **** 
 340:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 341:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 342:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s 			page 13


 343:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 344:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 345:Drivers/CMSIS/Include/core_cm4.h **** 
 346:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 347:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 348:Drivers/CMSIS/Include/core_cm4.h **** 
 349:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 350:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 351:Drivers/CMSIS/Include/core_cm4.h **** 
 352:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 353:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 354:Drivers/CMSIS/Include/core_cm4.h **** 
 355:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 356:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 357:Drivers/CMSIS/Include/core_cm4.h **** 
 358:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 359:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 360:Drivers/CMSIS/Include/core_cm4.h **** 
 361:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 362:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 363:Drivers/CMSIS/Include/core_cm4.h **** 
 364:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 365:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 366:Drivers/CMSIS/Include/core_cm4.h **** 
 367:Drivers/CMSIS/Include/core_cm4.h **** 
 368:Drivers/CMSIS/Include/core_cm4.h **** /**
 369:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 370:Drivers/CMSIS/Include/core_cm4.h ****  */
 371:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 372:Drivers/CMSIS/Include/core_cm4.h **** {
 373:Drivers/CMSIS/Include/core_cm4.h ****   struct
 374:Drivers/CMSIS/Include/core_cm4.h ****   {
 375:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 376:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 377:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 378:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 379:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 380:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 381:Drivers/CMSIS/Include/core_cm4.h **** } CONTROL_Type;
 382:Drivers/CMSIS/Include/core_cm4.h **** 
 383:Drivers/CMSIS/Include/core_cm4.h **** /* CONTROL Register Definitions */
 384:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 385:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 386:Drivers/CMSIS/Include/core_cm4.h **** 
 387:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 388:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 389:Drivers/CMSIS/Include/core_cm4.h **** 
 390:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 391:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 392:Drivers/CMSIS/Include/core_cm4.h **** 
 393:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 394:Drivers/CMSIS/Include/core_cm4.h **** 
 395:Drivers/CMSIS/Include/core_cm4.h **** 
 396:Drivers/CMSIS/Include/core_cm4.h **** /**
 397:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 398:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 399:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
ARM GAS  C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s 			page 14


 400:Drivers/CMSIS/Include/core_cm4.h ****   @{
 401:Drivers/CMSIS/Include/core_cm4.h ****  */
 402:Drivers/CMSIS/Include/core_cm4.h **** 
 403:Drivers/CMSIS/Include/core_cm4.h **** /**
 404:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 405:Drivers/CMSIS/Include/core_cm4.h ****  */
 406:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 407:Drivers/CMSIS/Include/core_cm4.h **** {
 408:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 409:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[24U];
 410:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 411:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RSERVED1[24U];
 412:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 413:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[24U];
 414:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 415:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[24U];
 416:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 417:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[56U];
 418:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 419:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[644U];
 420:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 421:Drivers/CMSIS/Include/core_cm4.h **** }  NVIC_Type;
 422:Drivers/CMSIS/Include/core_cm4.h **** 
 423:Drivers/CMSIS/Include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 424:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 425:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 426:Drivers/CMSIS/Include/core_cm4.h **** 
 427:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 428:Drivers/CMSIS/Include/core_cm4.h **** 
 429:Drivers/CMSIS/Include/core_cm4.h **** 
 430:Drivers/CMSIS/Include/core_cm4.h **** /**
 431:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 432:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 433:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 434:Drivers/CMSIS/Include/core_cm4.h ****   @{
 435:Drivers/CMSIS/Include/core_cm4.h ****  */
 436:Drivers/CMSIS/Include/core_cm4.h **** 
 437:Drivers/CMSIS/Include/core_cm4.h **** /**
 438:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 439:Drivers/CMSIS/Include/core_cm4.h ****  */
 440:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 441:Drivers/CMSIS/Include/core_cm4.h **** {
 442:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 443:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 444:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 445:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 446:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 447:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 448:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 449:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 450:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 451:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 452:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 453:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 454:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 455:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 456:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
ARM GAS  C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s 			page 15


 457:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 458:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 459:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 460:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 461:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[5U];
 462:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 463:Drivers/CMSIS/Include/core_cm4.h **** } SCB_Type;
 464:Drivers/CMSIS/Include/core_cm4.h **** 
 465:Drivers/CMSIS/Include/core_cm4.h **** /* SCB CPUID Register Definitions */
 466:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 467:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 468:Drivers/CMSIS/Include/core_cm4.h **** 
 469:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 470:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 471:Drivers/CMSIS/Include/core_cm4.h **** 
 472:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 473:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 474:Drivers/CMSIS/Include/core_cm4.h **** 
 475:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 476:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 477:Drivers/CMSIS/Include/core_cm4.h **** 
 478:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 479:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 480:Drivers/CMSIS/Include/core_cm4.h **** 
 481:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 482:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 483:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 484:Drivers/CMSIS/Include/core_cm4.h **** 
 485:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 486:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 487:Drivers/CMSIS/Include/core_cm4.h **** 
 488:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 489:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 490:Drivers/CMSIS/Include/core_cm4.h **** 
 491:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 492:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 493:Drivers/CMSIS/Include/core_cm4.h **** 
 494:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 495:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 496:Drivers/CMSIS/Include/core_cm4.h **** 
 497:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 498:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 499:Drivers/CMSIS/Include/core_cm4.h **** 
 500:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 501:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 502:Drivers/CMSIS/Include/core_cm4.h **** 
 503:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 504:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 505:Drivers/CMSIS/Include/core_cm4.h **** 
 506:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 507:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 508:Drivers/CMSIS/Include/core_cm4.h **** 
 509:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 510:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 511:Drivers/CMSIS/Include/core_cm4.h **** 
 512:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 513:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
ARM GAS  C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s 			page 16


 514:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 515:Drivers/CMSIS/Include/core_cm4.h **** 
 516:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 517:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 518:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 519:Drivers/CMSIS/Include/core_cm4.h **** 
 520:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 521:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 522:Drivers/CMSIS/Include/core_cm4.h **** 
 523:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 524:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 525:Drivers/CMSIS/Include/core_cm4.h **** 
 526:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 527:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 528:Drivers/CMSIS/Include/core_cm4.h **** 
 529:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 530:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 531:Drivers/CMSIS/Include/core_cm4.h **** 
 532:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 533:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 534:Drivers/CMSIS/Include/core_cm4.h **** 
 535:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 536:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 537:Drivers/CMSIS/Include/core_cm4.h **** 
 538:Drivers/CMSIS/Include/core_cm4.h **** /* SCB System Control Register Definitions */
 539:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 540:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 541:Drivers/CMSIS/Include/core_cm4.h **** 
 542:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 543:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 544:Drivers/CMSIS/Include/core_cm4.h **** 
 545:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 546:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 547:Drivers/CMSIS/Include/core_cm4.h **** 
 548:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 549:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 550:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 551:Drivers/CMSIS/Include/core_cm4.h **** 
 552:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 553:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 554:Drivers/CMSIS/Include/core_cm4.h **** 
 555:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 556:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 557:Drivers/CMSIS/Include/core_cm4.h **** 
 558:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 559:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 560:Drivers/CMSIS/Include/core_cm4.h **** 
 561:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 562:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 563:Drivers/CMSIS/Include/core_cm4.h **** 
 564:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 565:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 566:Drivers/CMSIS/Include/core_cm4.h **** 
 567:Drivers/CMSIS/Include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 568:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 569:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 570:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s 			page 17


 571:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 572:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 573:Drivers/CMSIS/Include/core_cm4.h **** 
 574:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 575:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 576:Drivers/CMSIS/Include/core_cm4.h **** 
 577:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 578:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 579:Drivers/CMSIS/Include/core_cm4.h **** 
 580:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 581:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 582:Drivers/CMSIS/Include/core_cm4.h **** 
 583:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 584:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 585:Drivers/CMSIS/Include/core_cm4.h **** 
 586:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 587:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 588:Drivers/CMSIS/Include/core_cm4.h **** 
 589:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 590:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 591:Drivers/CMSIS/Include/core_cm4.h **** 
 592:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 593:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 594:Drivers/CMSIS/Include/core_cm4.h **** 
 595:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 596:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 597:Drivers/CMSIS/Include/core_cm4.h **** 
 598:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 599:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 600:Drivers/CMSIS/Include/core_cm4.h **** 
 601:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 602:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 603:Drivers/CMSIS/Include/core_cm4.h **** 
 604:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 605:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 606:Drivers/CMSIS/Include/core_cm4.h **** 
 607:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 608:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 609:Drivers/CMSIS/Include/core_cm4.h **** 
 610:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 611:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 612:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 613:Drivers/CMSIS/Include/core_cm4.h **** 
 614:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 615:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 616:Drivers/CMSIS/Include/core_cm4.h **** 
 617:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 618:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 619:Drivers/CMSIS/Include/core_cm4.h **** 
 620:Drivers/CMSIS/Include/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 621:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 622:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 623:Drivers/CMSIS/Include/core_cm4.h **** 
 624:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 625:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 626:Drivers/CMSIS/Include/core_cm4.h **** 
 627:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
ARM GAS  C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s 			page 18


 628:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 629:Drivers/CMSIS/Include/core_cm4.h **** 
 630:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 631:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 632:Drivers/CMSIS/Include/core_cm4.h **** 
 633:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 634:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 635:Drivers/CMSIS/Include/core_cm4.h **** 
 636:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 637:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 638:Drivers/CMSIS/Include/core_cm4.h **** 
 639:Drivers/CMSIS/Include/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 640:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 641:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 642:Drivers/CMSIS/Include/core_cm4.h **** 
 643:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 644:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 645:Drivers/CMSIS/Include/core_cm4.h **** 
 646:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 647:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 648:Drivers/CMSIS/Include/core_cm4.h **** 
 649:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 650:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 651:Drivers/CMSIS/Include/core_cm4.h **** 
 652:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 653:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 654:Drivers/CMSIS/Include/core_cm4.h **** 
 655:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 656:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 657:Drivers/CMSIS/Include/core_cm4.h **** 
 658:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 659:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 660:Drivers/CMSIS/Include/core_cm4.h **** 
 661:Drivers/CMSIS/Include/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 662:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 663:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 664:Drivers/CMSIS/Include/core_cm4.h **** 
 665:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 666:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 667:Drivers/CMSIS/Include/core_cm4.h **** 
 668:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 669:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 670:Drivers/CMSIS/Include/core_cm4.h **** 
 671:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 672:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 673:Drivers/CMSIS/Include/core_cm4.h **** 
 674:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 675:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 676:Drivers/CMSIS/Include/core_cm4.h **** 
 677:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 678:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 679:Drivers/CMSIS/Include/core_cm4.h **** 
 680:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 681:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 682:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 683:Drivers/CMSIS/Include/core_cm4.h **** 
 684:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
ARM GAS  C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s 			page 19


 685:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 686:Drivers/CMSIS/Include/core_cm4.h **** 
 687:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 688:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 689:Drivers/CMSIS/Include/core_cm4.h **** 
 690:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 691:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 692:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 693:Drivers/CMSIS/Include/core_cm4.h **** 
 694:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 695:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 696:Drivers/CMSIS/Include/core_cm4.h **** 
 697:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 698:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 699:Drivers/CMSIS/Include/core_cm4.h **** 
 700:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 701:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 702:Drivers/CMSIS/Include/core_cm4.h **** 
 703:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 704:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 705:Drivers/CMSIS/Include/core_cm4.h **** 
 706:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 707:Drivers/CMSIS/Include/core_cm4.h **** 
 708:Drivers/CMSIS/Include/core_cm4.h **** 
 709:Drivers/CMSIS/Include/core_cm4.h **** /**
 710:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 711:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 712:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 713:Drivers/CMSIS/Include/core_cm4.h ****   @{
 714:Drivers/CMSIS/Include/core_cm4.h ****  */
 715:Drivers/CMSIS/Include/core_cm4.h **** 
 716:Drivers/CMSIS/Include/core_cm4.h **** /**
 717:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 718:Drivers/CMSIS/Include/core_cm4.h ****  */
 719:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 720:Drivers/CMSIS/Include/core_cm4.h **** {
 721:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 722:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 723:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 724:Drivers/CMSIS/Include/core_cm4.h **** } SCnSCB_Type;
 725:Drivers/CMSIS/Include/core_cm4.h **** 
 726:Drivers/CMSIS/Include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 727:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 728:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 729:Drivers/CMSIS/Include/core_cm4.h **** 
 730:Drivers/CMSIS/Include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 731:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 732:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 733:Drivers/CMSIS/Include/core_cm4.h **** 
 734:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 735:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 736:Drivers/CMSIS/Include/core_cm4.h **** 
 737:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 738:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 739:Drivers/CMSIS/Include/core_cm4.h **** 
 740:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 741:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
ARM GAS  C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s 			page 20


 742:Drivers/CMSIS/Include/core_cm4.h **** 
 743:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 744:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 745:Drivers/CMSIS/Include/core_cm4.h **** 
 746:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 747:Drivers/CMSIS/Include/core_cm4.h **** 
 748:Drivers/CMSIS/Include/core_cm4.h **** 
 749:Drivers/CMSIS/Include/core_cm4.h **** /**
 750:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 751:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 752:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 753:Drivers/CMSIS/Include/core_cm4.h ****   @{
 754:Drivers/CMSIS/Include/core_cm4.h ****  */
 755:Drivers/CMSIS/Include/core_cm4.h **** 
 756:Drivers/CMSIS/Include/core_cm4.h **** /**
 757:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 758:Drivers/CMSIS/Include/core_cm4.h ****  */
 759:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 760:Drivers/CMSIS/Include/core_cm4.h **** {
 761:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 762:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 763:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 764:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 765:Drivers/CMSIS/Include/core_cm4.h **** } SysTick_Type;
 766:Drivers/CMSIS/Include/core_cm4.h **** 
 767:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 768:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 769:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 770:Drivers/CMSIS/Include/core_cm4.h **** 
 771:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 772:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 773:Drivers/CMSIS/Include/core_cm4.h **** 
 774:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 775:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 776:Drivers/CMSIS/Include/core_cm4.h **** 
 777:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 778:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 779:Drivers/CMSIS/Include/core_cm4.h **** 
 780:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Reload Register Definitions */
 781:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 782:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 783:Drivers/CMSIS/Include/core_cm4.h **** 
 784:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Current Register Definitions */
 785:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 786:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 787:Drivers/CMSIS/Include/core_cm4.h **** 
 788:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 789:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 790:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 791:Drivers/CMSIS/Include/core_cm4.h **** 
 792:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 793:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 794:Drivers/CMSIS/Include/core_cm4.h **** 
 795:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 796:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 797:Drivers/CMSIS/Include/core_cm4.h **** 
 798:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
ARM GAS  C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s 			page 21


 799:Drivers/CMSIS/Include/core_cm4.h **** 
 800:Drivers/CMSIS/Include/core_cm4.h **** 
 801:Drivers/CMSIS/Include/core_cm4.h **** /**
 802:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 803:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 804:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 805:Drivers/CMSIS/Include/core_cm4.h ****   @{
 806:Drivers/CMSIS/Include/core_cm4.h ****  */
 807:Drivers/CMSIS/Include/core_cm4.h **** 
 808:Drivers/CMSIS/Include/core_cm4.h **** /**
 809:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 810:Drivers/CMSIS/Include/core_cm4.h ****  */
 811:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 812:Drivers/CMSIS/Include/core_cm4.h **** {
 813:Drivers/CMSIS/Include/core_cm4.h ****   __OM  union
 814:Drivers/CMSIS/Include/core_cm4.h ****   {
 815:Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 816:Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 817:Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 818:Drivers/CMSIS/Include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 819:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[864U];
 820:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 821:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[15U];
 822:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 823:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[15U];
 824:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 825:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[29U];
 826:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 827:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 828:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 829:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[43U];
 830:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 831:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 832:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[6U];
 833:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 834:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 835:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 836:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 837:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 838:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 839:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 840:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 841:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 842:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 843:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 844:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 845:Drivers/CMSIS/Include/core_cm4.h **** } ITM_Type;
 846:Drivers/CMSIS/Include/core_cm4.h **** 
 847:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 848:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 849:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 850:Drivers/CMSIS/Include/core_cm4.h **** 
 851:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 852:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 853:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 854:Drivers/CMSIS/Include/core_cm4.h **** 
 855:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
ARM GAS  C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s 			page 22


 856:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 857:Drivers/CMSIS/Include/core_cm4.h **** 
 858:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 859:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 860:Drivers/CMSIS/Include/core_cm4.h **** 
 861:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 862:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 863:Drivers/CMSIS/Include/core_cm4.h **** 
 864:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 865:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 866:Drivers/CMSIS/Include/core_cm4.h **** 
 867:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 868:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 869:Drivers/CMSIS/Include/core_cm4.h **** 
 870:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 871:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 872:Drivers/CMSIS/Include/core_cm4.h **** 
 873:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 874:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 875:Drivers/CMSIS/Include/core_cm4.h **** 
 876:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 877:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 878:Drivers/CMSIS/Include/core_cm4.h **** 
 879:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Integration Write Register Definitions */
 880:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 881:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 882:Drivers/CMSIS/Include/core_cm4.h **** 
 883:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Integration Read Register Definitions */
 884:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 885:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 886:Drivers/CMSIS/Include/core_cm4.h **** 
 887:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 888:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 889:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 890:Drivers/CMSIS/Include/core_cm4.h **** 
 891:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 892:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 893:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 894:Drivers/CMSIS/Include/core_cm4.h **** 
 895:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 896:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 897:Drivers/CMSIS/Include/core_cm4.h **** 
 898:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 899:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 900:Drivers/CMSIS/Include/core_cm4.h **** 
 901:Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 902:Drivers/CMSIS/Include/core_cm4.h **** 
 903:Drivers/CMSIS/Include/core_cm4.h **** 
 904:Drivers/CMSIS/Include/core_cm4.h **** /**
 905:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 906:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 907:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 908:Drivers/CMSIS/Include/core_cm4.h ****   @{
 909:Drivers/CMSIS/Include/core_cm4.h ****  */
 910:Drivers/CMSIS/Include/core_cm4.h **** 
 911:Drivers/CMSIS/Include/core_cm4.h **** /**
 912:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
ARM GAS  C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s 			page 23


 913:Drivers/CMSIS/Include/core_cm4.h ****  */
 914:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 915:Drivers/CMSIS/Include/core_cm4.h **** {
 916:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 917:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 918:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 919:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 920:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 921:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 922:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 923:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 924:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 925:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 926:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 927:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 928:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 929:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 930:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 931:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[1U];
 932:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 933:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 934:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 935:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[1U];
 936:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 937:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 938:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 939:Drivers/CMSIS/Include/core_cm4.h **** } DWT_Type;
 940:Drivers/CMSIS/Include/core_cm4.h **** 
 941:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Control Register Definitions */
 942:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 943:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 944:Drivers/CMSIS/Include/core_cm4.h **** 
 945:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 946:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 947:Drivers/CMSIS/Include/core_cm4.h **** 
 948:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 949:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 950:Drivers/CMSIS/Include/core_cm4.h **** 
 951:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 952:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 953:Drivers/CMSIS/Include/core_cm4.h **** 
 954:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 955:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 956:Drivers/CMSIS/Include/core_cm4.h **** 
 957:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 958:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 959:Drivers/CMSIS/Include/core_cm4.h **** 
 960:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 961:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 962:Drivers/CMSIS/Include/core_cm4.h **** 
 963:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 964:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 965:Drivers/CMSIS/Include/core_cm4.h **** 
 966:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 967:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 968:Drivers/CMSIS/Include/core_cm4.h **** 
 969:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
ARM GAS  C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s 			page 24


 970:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 971:Drivers/CMSIS/Include/core_cm4.h **** 
 972:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 973:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 974:Drivers/CMSIS/Include/core_cm4.h **** 
 975:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 976:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 977:Drivers/CMSIS/Include/core_cm4.h **** 
 978:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 979:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 980:Drivers/CMSIS/Include/core_cm4.h **** 
 981:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 982:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 983:Drivers/CMSIS/Include/core_cm4.h **** 
 984:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 985:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 986:Drivers/CMSIS/Include/core_cm4.h **** 
 987:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 988:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 989:Drivers/CMSIS/Include/core_cm4.h **** 
 990:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 991:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 992:Drivers/CMSIS/Include/core_cm4.h **** 
 993:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 994:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 995:Drivers/CMSIS/Include/core_cm4.h **** 
 996:Drivers/CMSIS/Include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 997:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 998:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 999:Drivers/CMSIS/Include/core_cm4.h **** 
1000:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
1001:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1002:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1003:Drivers/CMSIS/Include/core_cm4.h **** 
1004:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
1005:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1006:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1007:Drivers/CMSIS/Include/core_cm4.h **** 
1008:Drivers/CMSIS/Include/core_cm4.h **** /* DWT LSU Count Register Definitions */
1009:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1010:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1011:Drivers/CMSIS/Include/core_cm4.h **** 
1012:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1013:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1014:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1015:Drivers/CMSIS/Include/core_cm4.h **** 
1016:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1017:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1018:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1019:Drivers/CMSIS/Include/core_cm4.h **** 
1020:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1021:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1022:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1023:Drivers/CMSIS/Include/core_cm4.h **** 
1024:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1025:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1026:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s 			page 25


1027:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1028:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1029:Drivers/CMSIS/Include/core_cm4.h **** 
1030:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1031:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1032:Drivers/CMSIS/Include/core_cm4.h **** 
1033:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1034:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1035:Drivers/CMSIS/Include/core_cm4.h **** 
1036:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1037:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1038:Drivers/CMSIS/Include/core_cm4.h **** 
1039:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1040:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1041:Drivers/CMSIS/Include/core_cm4.h **** 
1042:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1043:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1044:Drivers/CMSIS/Include/core_cm4.h **** 
1045:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1046:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1047:Drivers/CMSIS/Include/core_cm4.h **** 
1048:Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1049:Drivers/CMSIS/Include/core_cm4.h **** 
1050:Drivers/CMSIS/Include/core_cm4.h **** 
1051:Drivers/CMSIS/Include/core_cm4.h **** /**
1052:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1053:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1054:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1055:Drivers/CMSIS/Include/core_cm4.h ****   @{
1056:Drivers/CMSIS/Include/core_cm4.h ****  */
1057:Drivers/CMSIS/Include/core_cm4.h **** 
1058:Drivers/CMSIS/Include/core_cm4.h **** /**
1059:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1060:Drivers/CMSIS/Include/core_cm4.h ****  */
1061:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1062:Drivers/CMSIS/Include/core_cm4.h **** {
1063:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1064:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1065:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[2U];
1066:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1067:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[55U];
1068:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1069:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[131U];
1070:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1071:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1072:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1073:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[759U];
1074:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1075:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1076:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1077:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[1U];
1078:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1079:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1080:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1081:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[39U];
1082:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1083:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
ARM GAS  C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s 			page 26


1084:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED7[8U];
1085:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1086:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1087:Drivers/CMSIS/Include/core_cm4.h **** } TPI_Type;
1088:Drivers/CMSIS/Include/core_cm4.h **** 
1089:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1090:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1091:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1092:Drivers/CMSIS/Include/core_cm4.h **** 
1093:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1094:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1095:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1096:Drivers/CMSIS/Include/core_cm4.h **** 
1097:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1098:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1099:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1100:Drivers/CMSIS/Include/core_cm4.h **** 
1101:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1102:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1103:Drivers/CMSIS/Include/core_cm4.h **** 
1104:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1105:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1106:Drivers/CMSIS/Include/core_cm4.h **** 
1107:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1108:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1109:Drivers/CMSIS/Include/core_cm4.h **** 
1110:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1111:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1112:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1113:Drivers/CMSIS/Include/core_cm4.h **** 
1114:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1115:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1116:Drivers/CMSIS/Include/core_cm4.h **** 
1117:Drivers/CMSIS/Include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1118:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1119:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1120:Drivers/CMSIS/Include/core_cm4.h **** 
1121:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1122:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1123:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1124:Drivers/CMSIS/Include/core_cm4.h **** 
1125:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1126:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1127:Drivers/CMSIS/Include/core_cm4.h **** 
1128:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1129:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1130:Drivers/CMSIS/Include/core_cm4.h **** 
1131:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1132:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1133:Drivers/CMSIS/Include/core_cm4.h **** 
1134:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1135:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1136:Drivers/CMSIS/Include/core_cm4.h **** 
1137:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1138:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1139:Drivers/CMSIS/Include/core_cm4.h **** 
1140:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
ARM GAS  C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s 			page 27


1141:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1142:Drivers/CMSIS/Include/core_cm4.h **** 
1143:Drivers/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1144:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1145:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1146:Drivers/CMSIS/Include/core_cm4.h **** 
1147:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1148:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1149:Drivers/CMSIS/Include/core_cm4.h **** 
1150:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1151:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1152:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1153:Drivers/CMSIS/Include/core_cm4.h **** 
1154:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1155:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1156:Drivers/CMSIS/Include/core_cm4.h **** 
1157:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1158:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1159:Drivers/CMSIS/Include/core_cm4.h **** 
1160:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1161:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1162:Drivers/CMSIS/Include/core_cm4.h **** 
1163:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1164:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1165:Drivers/CMSIS/Include/core_cm4.h **** 
1166:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1167:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1168:Drivers/CMSIS/Include/core_cm4.h **** 
1169:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1170:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1171:Drivers/CMSIS/Include/core_cm4.h **** 
1172:Drivers/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1173:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1174:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1175:Drivers/CMSIS/Include/core_cm4.h **** 
1176:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1177:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1178:Drivers/CMSIS/Include/core_cm4.h **** 
1179:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1180:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1181:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1182:Drivers/CMSIS/Include/core_cm4.h **** 
1183:Drivers/CMSIS/Include/core_cm4.h **** /* TPI DEVID Register Definitions */
1184:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1185:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1186:Drivers/CMSIS/Include/core_cm4.h **** 
1187:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1188:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1189:Drivers/CMSIS/Include/core_cm4.h **** 
1190:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1191:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1192:Drivers/CMSIS/Include/core_cm4.h **** 
1193:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1194:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1195:Drivers/CMSIS/Include/core_cm4.h **** 
1196:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1197:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
ARM GAS  C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s 			page 28


1198:Drivers/CMSIS/Include/core_cm4.h **** 
1199:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1200:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1201:Drivers/CMSIS/Include/core_cm4.h **** 
1202:Drivers/CMSIS/Include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1203:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1204:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1205:Drivers/CMSIS/Include/core_cm4.h **** 
1206:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1207:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1208:Drivers/CMSIS/Include/core_cm4.h **** 
1209:Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1210:Drivers/CMSIS/Include/core_cm4.h **** 
1211:Drivers/CMSIS/Include/core_cm4.h **** 
1212:Drivers/CMSIS/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1213:Drivers/CMSIS/Include/core_cm4.h **** /**
1214:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1215:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1216:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1217:Drivers/CMSIS/Include/core_cm4.h ****   @{
1218:Drivers/CMSIS/Include/core_cm4.h ****  */
1219:Drivers/CMSIS/Include/core_cm4.h **** 
1220:Drivers/CMSIS/Include/core_cm4.h **** /**
1221:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1222:Drivers/CMSIS/Include/core_cm4.h ****  */
1223:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1224:Drivers/CMSIS/Include/core_cm4.h **** {
1225:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1226:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1227:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1228:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1229:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1230:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1231:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1232:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1233:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1234:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1235:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1236:Drivers/CMSIS/Include/core_cm4.h **** } MPU_Type;
1237:Drivers/CMSIS/Include/core_cm4.h **** 
1238:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1239:Drivers/CMSIS/Include/core_cm4.h **** 
1240:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Type Register Definitions */
1241:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1242:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1243:Drivers/CMSIS/Include/core_cm4.h **** 
1244:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1245:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1246:Drivers/CMSIS/Include/core_cm4.h **** 
1247:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1248:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1249:Drivers/CMSIS/Include/core_cm4.h **** 
1250:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Control Register Definitions */
1251:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1252:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1253:Drivers/CMSIS/Include/core_cm4.h **** 
1254:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
ARM GAS  C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s 			page 29


1255:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1256:Drivers/CMSIS/Include/core_cm4.h **** 
1257:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1258:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1259:Drivers/CMSIS/Include/core_cm4.h **** 
1260:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Number Register Definitions */
1261:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1262:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1263:Drivers/CMSIS/Include/core_cm4.h **** 
1264:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1265:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1266:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1267:Drivers/CMSIS/Include/core_cm4.h **** 
1268:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1269:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1270:Drivers/CMSIS/Include/core_cm4.h **** 
1271:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1272:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1273:Drivers/CMSIS/Include/core_cm4.h **** 
1274:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1275:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1276:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1277:Drivers/CMSIS/Include/core_cm4.h **** 
1278:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1279:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1280:Drivers/CMSIS/Include/core_cm4.h **** 
1281:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1282:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1283:Drivers/CMSIS/Include/core_cm4.h **** 
1284:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1285:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1286:Drivers/CMSIS/Include/core_cm4.h **** 
1287:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1288:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1289:Drivers/CMSIS/Include/core_cm4.h **** 
1290:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1291:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1292:Drivers/CMSIS/Include/core_cm4.h **** 
1293:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1294:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1295:Drivers/CMSIS/Include/core_cm4.h **** 
1296:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1297:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1298:Drivers/CMSIS/Include/core_cm4.h **** 
1299:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1300:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1301:Drivers/CMSIS/Include/core_cm4.h **** 
1302:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1303:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1304:Drivers/CMSIS/Include/core_cm4.h **** 
1305:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1306:Drivers/CMSIS/Include/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1307:Drivers/CMSIS/Include/core_cm4.h **** 
1308:Drivers/CMSIS/Include/core_cm4.h **** 
1309:Drivers/CMSIS/Include/core_cm4.h **** /**
1310:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1311:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
ARM GAS  C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s 			page 30


1312:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1313:Drivers/CMSIS/Include/core_cm4.h ****   @{
1314:Drivers/CMSIS/Include/core_cm4.h ****  */
1315:Drivers/CMSIS/Include/core_cm4.h **** 
1316:Drivers/CMSIS/Include/core_cm4.h **** /**
1317:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1318:Drivers/CMSIS/Include/core_cm4.h ****  */
1319:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1320:Drivers/CMSIS/Include/core_cm4.h **** {
1321:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
1322:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1323:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1324:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1325:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1326:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1327:Drivers/CMSIS/Include/core_cm4.h **** } FPU_Type;
1328:Drivers/CMSIS/Include/core_cm4.h **** 
1329:Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1330:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1331:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1332:Drivers/CMSIS/Include/core_cm4.h **** 
1333:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1334:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1335:Drivers/CMSIS/Include/core_cm4.h **** 
1336:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1337:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1338:Drivers/CMSIS/Include/core_cm4.h **** 
1339:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1340:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1341:Drivers/CMSIS/Include/core_cm4.h **** 
1342:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1343:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1344:Drivers/CMSIS/Include/core_cm4.h **** 
1345:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1346:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1347:Drivers/CMSIS/Include/core_cm4.h **** 
1348:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1349:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1350:Drivers/CMSIS/Include/core_cm4.h **** 
1351:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1352:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1353:Drivers/CMSIS/Include/core_cm4.h **** 
1354:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1355:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1356:Drivers/CMSIS/Include/core_cm4.h **** 
1357:Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1358:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1359:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1360:Drivers/CMSIS/Include/core_cm4.h **** 
1361:Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1362:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1363:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1364:Drivers/CMSIS/Include/core_cm4.h **** 
1365:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1366:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1367:Drivers/CMSIS/Include/core_cm4.h **** 
1368:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
ARM GAS  C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s 			page 31


1369:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1370:Drivers/CMSIS/Include/core_cm4.h **** 
1371:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1372:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1373:Drivers/CMSIS/Include/core_cm4.h **** 
1374:Drivers/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1375:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1376:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1377:Drivers/CMSIS/Include/core_cm4.h **** 
1378:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1379:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1380:Drivers/CMSIS/Include/core_cm4.h **** 
1381:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1382:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1383:Drivers/CMSIS/Include/core_cm4.h **** 
1384:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1385:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1386:Drivers/CMSIS/Include/core_cm4.h **** 
1387:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1388:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1389:Drivers/CMSIS/Include/core_cm4.h **** 
1390:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1391:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1392:Drivers/CMSIS/Include/core_cm4.h **** 
1393:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1394:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1395:Drivers/CMSIS/Include/core_cm4.h **** 
1396:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1397:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1398:Drivers/CMSIS/Include/core_cm4.h **** 
1399:Drivers/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1400:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1401:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1402:Drivers/CMSIS/Include/core_cm4.h **** 
1403:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1404:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1405:Drivers/CMSIS/Include/core_cm4.h **** 
1406:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1407:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1408:Drivers/CMSIS/Include/core_cm4.h **** 
1409:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1410:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1411:Drivers/CMSIS/Include/core_cm4.h **** 
1412:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1413:Drivers/CMSIS/Include/core_cm4.h **** 
1414:Drivers/CMSIS/Include/core_cm4.h **** 
1415:Drivers/CMSIS/Include/core_cm4.h **** /**
1416:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1417:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1418:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1419:Drivers/CMSIS/Include/core_cm4.h ****   @{
1420:Drivers/CMSIS/Include/core_cm4.h ****  */
1421:Drivers/CMSIS/Include/core_cm4.h **** 
1422:Drivers/CMSIS/Include/core_cm4.h **** /**
1423:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1424:Drivers/CMSIS/Include/core_cm4.h ****  */
1425:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
ARM GAS  C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s 			page 32


1426:Drivers/CMSIS/Include/core_cm4.h **** {
1427:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1428:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1429:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1430:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1431:Drivers/CMSIS/Include/core_cm4.h **** } CoreDebug_Type;
1432:Drivers/CMSIS/Include/core_cm4.h **** 
1433:Drivers/CMSIS/Include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1434:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1435:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1436:Drivers/CMSIS/Include/core_cm4.h **** 
1437:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1438:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1439:Drivers/CMSIS/Include/core_cm4.h **** 
1440:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1441:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1442:Drivers/CMSIS/Include/core_cm4.h **** 
1443:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1444:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1445:Drivers/CMSIS/Include/core_cm4.h **** 
1446:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1447:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1448:Drivers/CMSIS/Include/core_cm4.h **** 
1449:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1450:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1451:Drivers/CMSIS/Include/core_cm4.h **** 
1452:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1453:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1454:Drivers/CMSIS/Include/core_cm4.h **** 
1455:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1456:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1457:Drivers/CMSIS/Include/core_cm4.h **** 
1458:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1459:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1460:Drivers/CMSIS/Include/core_cm4.h **** 
1461:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1462:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1463:Drivers/CMSIS/Include/core_cm4.h **** 
1464:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1465:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1466:Drivers/CMSIS/Include/core_cm4.h **** 
1467:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1468:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1469:Drivers/CMSIS/Include/core_cm4.h **** 
1470:Drivers/CMSIS/Include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1471:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1472:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1473:Drivers/CMSIS/Include/core_cm4.h **** 
1474:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1475:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1476:Drivers/CMSIS/Include/core_cm4.h **** 
1477:Drivers/CMSIS/Include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1478:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1479:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1480:Drivers/CMSIS/Include/core_cm4.h **** 
1481:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1482:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
ARM GAS  C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s 			page 33


1483:Drivers/CMSIS/Include/core_cm4.h **** 
1484:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1485:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1486:Drivers/CMSIS/Include/core_cm4.h **** 
1487:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1488:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1489:Drivers/CMSIS/Include/core_cm4.h **** 
1490:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1491:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1492:Drivers/CMSIS/Include/core_cm4.h **** 
1493:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1494:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1495:Drivers/CMSIS/Include/core_cm4.h **** 
1496:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1497:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1498:Drivers/CMSIS/Include/core_cm4.h **** 
1499:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1500:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1501:Drivers/CMSIS/Include/core_cm4.h **** 
1502:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1503:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1504:Drivers/CMSIS/Include/core_cm4.h **** 
1505:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1506:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1507:Drivers/CMSIS/Include/core_cm4.h **** 
1508:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1509:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1510:Drivers/CMSIS/Include/core_cm4.h **** 
1511:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1512:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1513:Drivers/CMSIS/Include/core_cm4.h **** 
1514:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1515:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1516:Drivers/CMSIS/Include/core_cm4.h **** 
1517:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1518:Drivers/CMSIS/Include/core_cm4.h **** 
1519:Drivers/CMSIS/Include/core_cm4.h **** 
1520:Drivers/CMSIS/Include/core_cm4.h **** /**
1521:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1522:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1523:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1524:Drivers/CMSIS/Include/core_cm4.h ****   @{
1525:Drivers/CMSIS/Include/core_cm4.h ****  */
1526:Drivers/CMSIS/Include/core_cm4.h **** 
1527:Drivers/CMSIS/Include/core_cm4.h **** /**
1528:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1529:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1530:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1531:Drivers/CMSIS/Include/core_cm4.h ****   \return           Masked and shifted value.
1532:Drivers/CMSIS/Include/core_cm4.h **** */
1533:Drivers/CMSIS/Include/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1534:Drivers/CMSIS/Include/core_cm4.h **** 
1535:Drivers/CMSIS/Include/core_cm4.h **** /**
1536:Drivers/CMSIS/Include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1537:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1538:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1539:Drivers/CMSIS/Include/core_cm4.h ****   \return           Masked and shifted bit field value.
ARM GAS  C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s 			page 34


1540:Drivers/CMSIS/Include/core_cm4.h **** */
1541:Drivers/CMSIS/Include/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1542:Drivers/CMSIS/Include/core_cm4.h **** 
1543:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1544:Drivers/CMSIS/Include/core_cm4.h **** 
1545:Drivers/CMSIS/Include/core_cm4.h **** 
1546:Drivers/CMSIS/Include/core_cm4.h **** /**
1547:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1548:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1549:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1550:Drivers/CMSIS/Include/core_cm4.h ****   @{
1551:Drivers/CMSIS/Include/core_cm4.h ****  */
1552:Drivers/CMSIS/Include/core_cm4.h **** 
1553:Drivers/CMSIS/Include/core_cm4.h **** /* Memory mapping of Core Hardware */
1554:Drivers/CMSIS/Include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1555:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1556:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1557:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1558:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1559:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1560:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1561:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1562:Drivers/CMSIS/Include/core_cm4.h **** 
1563:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1564:Drivers/CMSIS/Include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1565:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1566:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1567:Drivers/CMSIS/Include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1568:Drivers/CMSIS/Include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1569:Drivers/CMSIS/Include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1570:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1571:Drivers/CMSIS/Include/core_cm4.h **** 
1572:Drivers/CMSIS/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1573:Drivers/CMSIS/Include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1574:Drivers/CMSIS/Include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1575:Drivers/CMSIS/Include/core_cm4.h **** #endif
1576:Drivers/CMSIS/Include/core_cm4.h **** 
1577:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1578:Drivers/CMSIS/Include/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1579:Drivers/CMSIS/Include/core_cm4.h **** 
1580:Drivers/CMSIS/Include/core_cm4.h **** /*@} */
1581:Drivers/CMSIS/Include/core_cm4.h **** 
1582:Drivers/CMSIS/Include/core_cm4.h **** 
1583:Drivers/CMSIS/Include/core_cm4.h **** 
1584:Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
1585:Drivers/CMSIS/Include/core_cm4.h ****  *                Hardware Abstraction Layer
1586:Drivers/CMSIS/Include/core_cm4.h ****   Core Function Interface contains:
1587:Drivers/CMSIS/Include/core_cm4.h ****   - Core NVIC Functions
1588:Drivers/CMSIS/Include/core_cm4.h ****   - Core SysTick Functions
1589:Drivers/CMSIS/Include/core_cm4.h ****   - Core Debug Functions
1590:Drivers/CMSIS/Include/core_cm4.h ****   - Core Register Access Functions
1591:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
1592:Drivers/CMSIS/Include/core_cm4.h **** /**
1593:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1594:Drivers/CMSIS/Include/core_cm4.h **** */
1595:Drivers/CMSIS/Include/core_cm4.h **** 
1596:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s 			page 35


1597:Drivers/CMSIS/Include/core_cm4.h **** 
1598:Drivers/CMSIS/Include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1599:Drivers/CMSIS/Include/core_cm4.h **** /**
1600:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1601:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1602:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1603:Drivers/CMSIS/Include/core_cm4.h ****   @{
1604:Drivers/CMSIS/Include/core_cm4.h ****  */
1605:Drivers/CMSIS/Include/core_cm4.h **** 
1606:Drivers/CMSIS/Include/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1607:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1608:Drivers/CMSIS/Include/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1609:Drivers/CMSIS/Include/core_cm4.h ****   #endif
1610:Drivers/CMSIS/Include/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1611:Drivers/CMSIS/Include/core_cm4.h **** #else
1612:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1613:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1614:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1615:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1616:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1617:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1618:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1619:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1620:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1621:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1622:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1623:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1624:Drivers/CMSIS/Include/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1625:Drivers/CMSIS/Include/core_cm4.h **** 
1626:Drivers/CMSIS/Include/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1627:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1628:Drivers/CMSIS/Include/core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1629:Drivers/CMSIS/Include/core_cm4.h ****   #endif
1630:Drivers/CMSIS/Include/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1631:Drivers/CMSIS/Include/core_cm4.h **** #else
1632:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1633:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1634:Drivers/CMSIS/Include/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1635:Drivers/CMSIS/Include/core_cm4.h **** 
1636:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1637:Drivers/CMSIS/Include/core_cm4.h **** 
1638:Drivers/CMSIS/Include/core_cm4.h **** 
1639:Drivers/CMSIS/Include/core_cm4.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1640:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1641:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1642:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1643:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after ret
1644:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after retu
1645:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after retu
1646:Drivers/CMSIS/Include/core_cm4.h **** 
1647:Drivers/CMSIS/Include/core_cm4.h **** 
1648:Drivers/CMSIS/Include/core_cm4.h **** /**
1649:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Set Priority Grouping
1650:Drivers/CMSIS/Include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1651:Drivers/CMSIS/Include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1652:Drivers/CMSIS/Include/core_cm4.h ****            Only values from 0..7 are used.
1653:Drivers/CMSIS/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
ARM GAS  C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s 			page 36


1654:Drivers/CMSIS/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1655:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1656:Drivers/CMSIS/Include/core_cm4.h ****  */
1657:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1658:Drivers/CMSIS/Include/core_cm4.h **** {
1659:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t reg_value;
1660:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1661:Drivers/CMSIS/Include/core_cm4.h **** 
1662:Drivers/CMSIS/Include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1663:Drivers/CMSIS/Include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1664:Drivers/CMSIS/Include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1665:Drivers/CMSIS/Include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1666:Drivers/CMSIS/Include/core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1667:Drivers/CMSIS/Include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1668:Drivers/CMSIS/Include/core_cm4.h **** }
1669:Drivers/CMSIS/Include/core_cm4.h **** 
1670:Drivers/CMSIS/Include/core_cm4.h **** 
1671:Drivers/CMSIS/Include/core_cm4.h **** /**
1672:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Priority Grouping
1673:Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1674:Drivers/CMSIS/Include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1675:Drivers/CMSIS/Include/core_cm4.h ****  */
1676:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1677:Drivers/CMSIS/Include/core_cm4.h **** {
1678:Drivers/CMSIS/Include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1679:Drivers/CMSIS/Include/core_cm4.h **** }
1680:Drivers/CMSIS/Include/core_cm4.h **** 
1681:Drivers/CMSIS/Include/core_cm4.h **** 
1682:Drivers/CMSIS/Include/core_cm4.h **** /**
1683:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Enable Interrupt
1684:Drivers/CMSIS/Include/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1685:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1686:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1687:Drivers/CMSIS/Include/core_cm4.h ****  */
1688:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
 264              		.loc 2 1688 22 view .LVU53
 265              	.LBB7:
1689:Drivers/CMSIS/Include/core_cm4.h **** {
1690:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
 266              		.loc 2 1690 3 view .LVU54
1691:Drivers/CMSIS/Include/core_cm4.h ****   {
1692:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 267              		.loc 2 1692 5 view .LVU55
 268              		.loc 2 1692 43 is_stmt 0 view .LVU56
 269 005c 064B     		ldr	r3, .L26+8
 270 005e 4022     		movs	r2, #64
 271 0060 5A60     		str	r2, [r3, #4]
 272              	.LVL10:
 273              		.loc 2 1692 43 view .LVU57
 274              	.LBE7:
 275              	.LBE6:
  83:Core/Src/pdu.c **** 	NVIC_SetPriority(USART2_IRQn,6);
 276              		.loc 1 83 2 is_stmt 1 view .LVU58
 277              	.LBB8:
 278              	.LBI8:
1693:Drivers/CMSIS/Include/core_cm4.h ****   }
1694:Drivers/CMSIS/Include/core_cm4.h **** }
ARM GAS  C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s 			page 37


1695:Drivers/CMSIS/Include/core_cm4.h **** 
1696:Drivers/CMSIS/Include/core_cm4.h **** 
1697:Drivers/CMSIS/Include/core_cm4.h **** /**
1698:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Interrupt Enable status
1699:Drivers/CMSIS/Include/core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1700:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1701:Drivers/CMSIS/Include/core_cm4.h ****   \return             0  Interrupt is not enabled.
1702:Drivers/CMSIS/Include/core_cm4.h ****   \return             1  Interrupt is enabled.
1703:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1704:Drivers/CMSIS/Include/core_cm4.h ****  */
1705:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1706:Drivers/CMSIS/Include/core_cm4.h **** {
1707:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1708:Drivers/CMSIS/Include/core_cm4.h ****   {
1709:Drivers/CMSIS/Include/core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1710:Drivers/CMSIS/Include/core_cm4.h ****   }
1711:Drivers/CMSIS/Include/core_cm4.h ****   else
1712:Drivers/CMSIS/Include/core_cm4.h ****   {
1713:Drivers/CMSIS/Include/core_cm4.h ****     return(0U);
1714:Drivers/CMSIS/Include/core_cm4.h ****   }
1715:Drivers/CMSIS/Include/core_cm4.h **** }
1716:Drivers/CMSIS/Include/core_cm4.h **** 
1717:Drivers/CMSIS/Include/core_cm4.h **** 
1718:Drivers/CMSIS/Include/core_cm4.h **** /**
1719:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Disable Interrupt
1720:Drivers/CMSIS/Include/core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1721:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1722:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1723:Drivers/CMSIS/Include/core_cm4.h ****  */
1724:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1725:Drivers/CMSIS/Include/core_cm4.h **** {
1726:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1727:Drivers/CMSIS/Include/core_cm4.h ****   {
1728:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1729:Drivers/CMSIS/Include/core_cm4.h ****     __DSB();
1730:Drivers/CMSIS/Include/core_cm4.h ****     __ISB();
1731:Drivers/CMSIS/Include/core_cm4.h ****   }
1732:Drivers/CMSIS/Include/core_cm4.h **** }
1733:Drivers/CMSIS/Include/core_cm4.h **** 
1734:Drivers/CMSIS/Include/core_cm4.h **** 
1735:Drivers/CMSIS/Include/core_cm4.h **** /**
1736:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Pending Interrupt
1737:Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1738:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1739:Drivers/CMSIS/Include/core_cm4.h ****   \return             0  Interrupt status is not pending.
1740:Drivers/CMSIS/Include/core_cm4.h ****   \return             1  Interrupt status is pending.
1741:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1742:Drivers/CMSIS/Include/core_cm4.h ****  */
1743:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1744:Drivers/CMSIS/Include/core_cm4.h **** {
1745:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1746:Drivers/CMSIS/Include/core_cm4.h ****   {
1747:Drivers/CMSIS/Include/core_cm4.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1748:Drivers/CMSIS/Include/core_cm4.h ****   }
1749:Drivers/CMSIS/Include/core_cm4.h ****   else
1750:Drivers/CMSIS/Include/core_cm4.h ****   {
1751:Drivers/CMSIS/Include/core_cm4.h ****     return(0U);
ARM GAS  C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s 			page 38


1752:Drivers/CMSIS/Include/core_cm4.h ****   }
1753:Drivers/CMSIS/Include/core_cm4.h **** }
1754:Drivers/CMSIS/Include/core_cm4.h **** 
1755:Drivers/CMSIS/Include/core_cm4.h **** 
1756:Drivers/CMSIS/Include/core_cm4.h **** /**
1757:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Set Pending Interrupt
1758:Drivers/CMSIS/Include/core_cm4.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1759:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1760:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1761:Drivers/CMSIS/Include/core_cm4.h ****  */
1762:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1763:Drivers/CMSIS/Include/core_cm4.h **** {
1764:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1765:Drivers/CMSIS/Include/core_cm4.h ****   {
1766:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1767:Drivers/CMSIS/Include/core_cm4.h ****   }
1768:Drivers/CMSIS/Include/core_cm4.h **** }
1769:Drivers/CMSIS/Include/core_cm4.h **** 
1770:Drivers/CMSIS/Include/core_cm4.h **** 
1771:Drivers/CMSIS/Include/core_cm4.h **** /**
1772:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Clear Pending Interrupt
1773:Drivers/CMSIS/Include/core_cm4.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1774:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1775:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1776:Drivers/CMSIS/Include/core_cm4.h ****  */
1777:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1778:Drivers/CMSIS/Include/core_cm4.h **** {
1779:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1780:Drivers/CMSIS/Include/core_cm4.h ****   {
1781:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1782:Drivers/CMSIS/Include/core_cm4.h ****   }
1783:Drivers/CMSIS/Include/core_cm4.h **** }
1784:Drivers/CMSIS/Include/core_cm4.h **** 
1785:Drivers/CMSIS/Include/core_cm4.h **** 
1786:Drivers/CMSIS/Include/core_cm4.h **** /**
1787:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Active Interrupt
1788:Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
1789:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1790:Drivers/CMSIS/Include/core_cm4.h ****   \return             0  Interrupt status is not active.
1791:Drivers/CMSIS/Include/core_cm4.h ****   \return             1  Interrupt status is active.
1792:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1793:Drivers/CMSIS/Include/core_cm4.h ****  */
1794:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
1795:Drivers/CMSIS/Include/core_cm4.h **** {
1796:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1797:Drivers/CMSIS/Include/core_cm4.h ****   {
1798:Drivers/CMSIS/Include/core_cm4.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1799:Drivers/CMSIS/Include/core_cm4.h ****   }
1800:Drivers/CMSIS/Include/core_cm4.h ****   else
1801:Drivers/CMSIS/Include/core_cm4.h ****   {
1802:Drivers/CMSIS/Include/core_cm4.h ****     return(0U);
1803:Drivers/CMSIS/Include/core_cm4.h ****   }
1804:Drivers/CMSIS/Include/core_cm4.h **** }
1805:Drivers/CMSIS/Include/core_cm4.h **** 
1806:Drivers/CMSIS/Include/core_cm4.h **** 
1807:Drivers/CMSIS/Include/core_cm4.h **** /**
1808:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Set Interrupt Priority
ARM GAS  C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s 			page 39


1809:Drivers/CMSIS/Include/core_cm4.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
1810:Drivers/CMSIS/Include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1811:Drivers/CMSIS/Include/core_cm4.h ****            or negative to specify a processor exception.
1812:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1813:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]  priority  Priority to set.
1814:Drivers/CMSIS/Include/core_cm4.h ****   \note    The priority cannot be set for every processor exception.
1815:Drivers/CMSIS/Include/core_cm4.h ****  */
1816:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
 279              		.loc 2 1816 22 view .LVU59
 280              	.LBB9:
1817:Drivers/CMSIS/Include/core_cm4.h **** {
1818:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
 281              		.loc 2 1818 3 view .LVU60
1819:Drivers/CMSIS/Include/core_cm4.h ****   {
1820:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
 282              		.loc 2 1820 5 view .LVU61
 283              		.loc 2 1820 46 is_stmt 0 view .LVU62
 284 0062 6022     		movs	r2, #96
 285 0064 83F82623 		strb	r2, [r3, #806]
 286              	.LVL11:
 287              		.loc 2 1820 46 view .LVU63
 288              	.LBE9:
 289              	.LBE8:
  84:Core/Src/pdu.c **** 	//USART2->CR1|=USART_CR1_UE;//Ð’ÐºÐ»ÑŽÑ‡Ð¸Ñ‚ÑŒ uart
  85:Core/Src/pdu.c **** }
 290              		.loc 1 85 1 view .LVU64
 291 0068 5DF8044B 		ldr	r4, [sp], #4
 292              	.LCFI3:
 293              		.cfi_restore 4
 294              		.cfi_def_cfa_offset 0
 295 006c 7047     		bx	lr
 296              	.L27:
 297 006e 00BF     		.align	2
 298              	.L26:
 299 0070 00100240 		.word	1073876992
 300 0074 00440040 		.word	1073759232
 301 0078 00E100E0 		.word	-536813312
 302              		.cfi_endproc
 303              	.LFE130:
 305              		.section	.text.uartTransmitt,"ax",%progbits
 306              		.align	1
 307              		.global	uartTransmitt
 308              		.syntax unified
 309              		.thumb
 310              		.thumb_func
 311              		.fpu fpv4-sp-d16
 313              	uartTransmitt:
 314              	.LVL12:
 315              	.LFB131:
  86:Core/Src/pdu.c **** 
  87:Core/Src/pdu.c **** 
  88:Core/Src/pdu.c **** 
  89:Core/Src/pdu.c **** void uartTransmitt(uint8_t data)
  90:Core/Src/pdu.c **** {
 316              		.loc 1 90 1 is_stmt 1 view -0
 317              		.cfi_startproc
 318              		@ args = 0, pretend = 0, frame = 0
ARM GAS  C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s 			page 40


 319              		@ frame_needed = 0, uses_anonymous_args = 0
 320              		@ link register save eliminated.
  91:Core/Src/pdu.c **** 	USART2->TDR = data;//ÐžÑ‚Ð¿Ñ€Ð°Ð²Ð»ÑÐµÐ¼ Ð´Ð°Ð½Ð½Ñ‹Ðµ
 321              		.loc 1 91 2 view .LVU66
 322              		.loc 1 91 14 is_stmt 0 view .LVU67
 323 0000 014B     		ldr	r3, .L29
 324 0002 1885     		strh	r0, [r3, #40]	@ movhi
  92:Core/Src/pdu.c **** }
 325              		.loc 1 92 1 view .LVU68
 326 0004 7047     		bx	lr
 327              	.L30:
 328 0006 00BF     		.align	2
 329              	.L29:
 330 0008 00440040 		.word	1073759232
 331              		.cfi_endproc
 332              	.LFE131:
 334              		.section	.text.sbusParce,"ax",%progbits
 335              		.align	1
 336              		.global	sbusParce
 337              		.syntax unified
 338              		.thumb
 339              		.thumb_func
 340              		.fpu fpv4-sp-d16
 342              	sbusParce:
 343              	.LVL13:
 344              	.LFB132:
  93:Core/Src/pdu.c **** 
  94:Core/Src/pdu.c **** Sbus_state_t sbusParce(uint8_t data)
  95:Core/Src/pdu.c **** {
 345              		.loc 1 95 1 is_stmt 1 view -0
 346              		.cfi_startproc
 347              		@ args = 0, pretend = 0, frame = 0
 348              		@ frame_needed = 0, uses_anonymous_args = 0
 349              		@ link register save eliminated.
  96:Core/Src/pdu.c **** 	static uint8_t prevByte=0;
 350              		.loc 1 96 2 view .LVU70
  97:Core/Src/pdu.c **** 	static int parserState=-1;
 351              		.loc 1 97 2 view .LVU71
  98:Core/Src/pdu.c **** 	static uint16_t errorCounter=0;
 352              		.loc 1 98 2 view .LVU72
  99:Core/Src/pdu.c **** 	if(data==0x0F && prevByte==0x00)
 353              		.loc 1 99 2 view .LVU73
 354              		.loc 1 99 4 is_stmt 0 view .LVU74
 355 0000 0F28     		cmp	r0, #15
 356 0002 0FD0     		beq	.L36
 357              	.L32:
 100:Core/Src/pdu.c **** 	{
 101:Core/Src/pdu.c **** 		parserState++;
 102:Core/Src/pdu.c **** 	}
 103:Core/Src/pdu.c **** 	else if(parserState!=-1)
 358              		.loc 1 103 7 is_stmt 1 view .LVU75
 359              		.loc 1 103 21 is_stmt 0 view .LVU76
 360 0004 154B     		ldr	r3, .L38
 361 0006 1B68     		ldr	r3, [r3]
 362              		.loc 1 103 9 view .LVU77
 363 0008 B3F1FF3F 		cmp	r3, #-1
 364 000c 06D0     		beq	.L33
ARM GAS  C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s 			page 41


 104:Core/Src/pdu.c **** 	{
 105:Core/Src/pdu.c **** 		payload[parserState]=data;
 365              		.loc 1 105 3 is_stmt 1 view .LVU78
 366              		.loc 1 105 23 is_stmt 0 view .LVU79
 367 000e 144A     		ldr	r2, .L38+4
 368 0010 D054     		strb	r0, [r2, r3]
 106:Core/Src/pdu.c **** 		parserState++;
 369              		.loc 1 106 3 is_stmt 1 view .LVU80
 370              		.loc 1 106 14 is_stmt 0 view .LVU81
 371 0012 0133     		adds	r3, r3, #1
 372 0014 114A     		ldr	r2, .L38
 373 0016 1360     		str	r3, [r2]
 107:Core/Src/pdu.c **** 		if(parserState==24)
 374              		.loc 1 107 3 is_stmt 1 view .LVU82
 375              		.loc 1 107 5 is_stmt 0 view .LVU83
 376 0018 182B     		cmp	r3, #24
 377 001a 0CD0     		beq	.L37
 378              	.L33:
 108:Core/Src/pdu.c **** 		{
 109:Core/Src/pdu.c **** 			parserState=-1;
 110:Core/Src/pdu.c **** 			if(data==0x00 && prevByte==0x00)
 111:Core/Src/pdu.c **** 			{
 112:Core/Src/pdu.c **** 				pduErrorState=0;
 113:Core/Src/pdu.c **** 				return SBUS_COMPLETE;
 114:Core/Src/pdu.c **** 			}
 115:Core/Src/pdu.c **** 			else
 116:Core/Src/pdu.c **** 			{
 117:Core/Src/pdu.c **** 				pduErrorState=1;
 118:Core/Src/pdu.c **** 				return SBUS_ERROR;	
 119:Core/Src/pdu.c **** 			}
 120:Core/Src/pdu.c **** 		}
 121:Core/Src/pdu.c **** 	}
 122:Core/Src/pdu.c **** 	prevByte=data;
 379              		.loc 1 122 2 is_stmt 1 view .LVU84
 380              		.loc 1 122 10 is_stmt 0 view .LVU85
 381 001c 114B     		ldr	r3, .L38+8
 382 001e 1870     		strb	r0, [r3]
 123:Core/Src/pdu.c **** 	return SBUS_PROCESS;
 383              		.loc 1 123 2 is_stmt 1 view .LVU86
 384              		.loc 1 123 9 is_stmt 0 view .LVU87
 385 0020 0020     		movs	r0, #0
 386              	.LVL14:
 124:Core/Src/pdu.c **** }
 387              		.loc 1 124 1 view .LVU88
 388 0022 7047     		bx	lr
 389              	.LVL15:
 390              	.L36:
  99:Core/Src/pdu.c **** 	{
 391              		.loc 1 99 27 discriminator 1 view .LVU89
 392 0024 0F4B     		ldr	r3, .L38+8
 393 0026 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
  99:Core/Src/pdu.c **** 	{
 394              		.loc 1 99 16 discriminator 1 view .LVU90
 395 0028 002B     		cmp	r3, #0
 396 002a EBD1     		bne	.L32
 101:Core/Src/pdu.c **** 	}
 397              		.loc 1 101 3 is_stmt 1 view .LVU91
ARM GAS  C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s 			page 42


 101:Core/Src/pdu.c **** 	}
 398              		.loc 1 101 14 is_stmt 0 view .LVU92
 399 002c 0B4A     		ldr	r2, .L38
 400 002e 1368     		ldr	r3, [r2]
 401 0030 0133     		adds	r3, r3, #1
 402 0032 1360     		str	r3, [r2]
 403 0034 F2E7     		b	.L33
 404              	.L37:
 109:Core/Src/pdu.c **** 			if(data==0x00 && prevByte==0x00)
 405              		.loc 1 109 4 is_stmt 1 view .LVU93
 109:Core/Src/pdu.c **** 			if(data==0x00 && prevByte==0x00)
 406              		.loc 1 109 15 is_stmt 0 view .LVU94
 407 0036 1346     		mov	r3, r2
 408 0038 4FF0FF32 		mov	r2, #-1
 409 003c 1A60     		str	r2, [r3]
 110:Core/Src/pdu.c **** 			{
 410              		.loc 1 110 4 is_stmt 1 view .LVU95
 110:Core/Src/pdu.c **** 			{
 411              		.loc 1 110 6 is_stmt 0 view .LVU96
 412 003e 38B9     		cbnz	r0, .L34
 110:Core/Src/pdu.c **** 			{
 413              		.loc 1 110 29 discriminator 1 view .LVU97
 414 0040 084B     		ldr	r3, .L38+8
 415 0042 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 110:Core/Src/pdu.c **** 			{
 416              		.loc 1 110 18 discriminator 1 view .LVU98
 417 0044 23B9     		cbnz	r3, .L34
 112:Core/Src/pdu.c **** 				return SBUS_COMPLETE;
 418              		.loc 1 112 5 is_stmt 1 view .LVU99
 112:Core/Src/pdu.c **** 				return SBUS_COMPLETE;
 419              		.loc 1 112 18 is_stmt 0 view .LVU100
 420 0046 084B     		ldr	r3, .L38+12
 421 0048 0022     		movs	r2, #0
 422 004a 1A70     		strb	r2, [r3]
 113:Core/Src/pdu.c **** 			}
 423              		.loc 1 113 5 is_stmt 1 view .LVU101
 113:Core/Src/pdu.c **** 			}
 424              		.loc 1 113 12 is_stmt 0 view .LVU102
 425 004c 0120     		movs	r0, #1
 426              	.LVL16:
 113:Core/Src/pdu.c **** 			}
 427              		.loc 1 113 12 view .LVU103
 428 004e 7047     		bx	lr
 429              	.LVL17:
 430              	.L34:
 117:Core/Src/pdu.c **** 				return SBUS_ERROR;	
 431              		.loc 1 117 5 is_stmt 1 view .LVU104
 117:Core/Src/pdu.c **** 				return SBUS_ERROR;	
 432              		.loc 1 117 18 is_stmt 0 view .LVU105
 433 0050 054B     		ldr	r3, .L38+12
 434 0052 0122     		movs	r2, #1
 435 0054 1A70     		strb	r2, [r3]
 118:Core/Src/pdu.c **** 			}
 436              		.loc 1 118 5 is_stmt 1 view .LVU106
 118:Core/Src/pdu.c **** 			}
 437              		.loc 1 118 12 is_stmt 0 view .LVU107
 438 0056 0220     		movs	r0, #2
ARM GAS  C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s 			page 43


 439              	.LVL18:
 118:Core/Src/pdu.c **** 			}
 440              		.loc 1 118 12 view .LVU108
 441 0058 7047     		bx	lr
 442              	.L39:
 443 005a 00BF     		.align	2
 444              	.L38:
 445 005c 00000000 		.word	.LANCHOR1
 446 0060 00000000 		.word	payload
 447 0064 00000000 		.word	.LANCHOR0
 448 0068 00000000 		.word	.LANCHOR2
 449              		.cfi_endproc
 450              	.LFE132:
 452              		.section	.text.USART2_IRQHandler,"ax",%progbits
 453              		.align	1
 454              		.global	USART2_IRQHandler
 455              		.syntax unified
 456              		.thumb
 457              		.thumb_func
 458              		.fpu fpv4-sp-d16
 460              	USART2_IRQHandler:
 461              	.LFB128:
  46:Core/Src/pdu.c **** 	uint8_t data;
 462              		.loc 1 46 1 is_stmt 1 view -0
 463              		.cfi_startproc
 464              		@ args = 0, pretend = 0, frame = 0
 465              		@ frame_needed = 0, uses_anonymous_args = 0
 466 0000 08B5     		push	{r3, lr}
 467              	.LCFI4:
 468              		.cfi_def_cfa_offset 8
 469              		.cfi_offset 3, -8
 470              		.cfi_offset 14, -4
  47:Core/Src/pdu.c **** 	static uint8_t i=0;
 471              		.loc 1 47 2 view .LVU110
  48:Core/Src/pdu.c **** 	Sbus_state_t state;
 472              		.loc 1 48 2 view .LVU111
  49:Core/Src/pdu.c **** 	//BaseType_t xHigherPriorityTaskWoken=pdFALSE;
 473              		.loc 1 49 2 view .LVU112
  51:Core/Src/pdu.c **** 	{
 474              		.loc 1 51 2 view .LVU113
  51:Core/Src/pdu.c **** 	{
 475              		.loc 1 51 11 is_stmt 0 view .LVU114
 476 0002 0C4B     		ldr	r3, .L44
 477 0004 DB69     		ldr	r3, [r3, #28]
  51:Core/Src/pdu.c **** 	{
 478              		.loc 1 51 4 view .LVU115
 479 0006 13F0200F 		tst	r3, #32
 480 000a 00D1     		bne	.L43
 481              	.L40:
  61:Core/Src/pdu.c **** 
 482              		.loc 1 61 1 view .LVU116
 483 000c 08BD     		pop	{r3, pc}
 484              	.L43:
  53:Core/Src/pdu.c **** 		state=sbusParce(data);
 485              		.loc 1 53 3 is_stmt 1 view .LVU117
  53:Core/Src/pdu.c **** 		state=sbusParce(data);
 486              		.loc 1 53 14 is_stmt 0 view .LVU118
ARM GAS  C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s 			page 44


 487 000e 094B     		ldr	r3, .L44
 488 0010 988C     		ldrh	r0, [r3, #36]
 489              	.LVL19:
  54:Core/Src/pdu.c **** 		if(state==SBUS_COMPLETE || state==SBUS_ERROR)
 490              		.loc 1 54 3 is_stmt 1 view .LVU119
  54:Core/Src/pdu.c **** 		if(state==SBUS_COMPLETE || state==SBUS_ERROR)
 491              		.loc 1 54 9 is_stmt 0 view .LVU120
 492 0012 C0B2     		uxtb	r0, r0
  54:Core/Src/pdu.c **** 		if(state==SBUS_COMPLETE || state==SBUS_ERROR)
 493              		.loc 1 54 9 view .LVU121
 494 0014 FFF7FEFF 		bl	sbusParce
 495              	.LVL20:
  55:Core/Src/pdu.c **** 		{
 496              		.loc 1 55 3 is_stmt 1 view .LVU122
  55:Core/Src/pdu.c **** 		{
 497              		.loc 1 55 27 is_stmt 0 view .LVU123
 498 0018 0138     		subs	r0, r0, #1
 499              	.LVL21:
  55:Core/Src/pdu.c **** 		{
 500              		.loc 1 55 27 view .LVU124
 501 001a C0B2     		uxtb	r0, r0
  55:Core/Src/pdu.c **** 		{
 502              		.loc 1 55 5 view .LVU125
 503 001c 0128     		cmp	r0, #1
 504 001e F5D8     		bhi	.L40
  57:Core/Src/pdu.c **** 			flag=1;
 505              		.loc 1 57 4 is_stmt 1 view .LVU126
  57:Core/Src/pdu.c **** 			flag=1;
 506              		.loc 1 57 15 is_stmt 0 view .LVU127
 507 0020 044A     		ldr	r2, .L44
 508 0022 1368     		ldr	r3, [r2]
 509 0024 23F00103 		bic	r3, r3, #1
 510 0028 1360     		str	r3, [r2]
  58:Core/Src/pdu.c **** 		}	
 511              		.loc 1 58 4 is_stmt 1 view .LVU128
  58:Core/Src/pdu.c **** 		}	
 512              		.loc 1 58 8 is_stmt 0 view .LVU129
 513 002a 034B     		ldr	r3, .L44+4
 514 002c 0122     		movs	r2, #1
 515 002e 1A70     		strb	r2, [r3]
  61:Core/Src/pdu.c **** 
 516              		.loc 1 61 1 view .LVU130
 517 0030 ECE7     		b	.L40
 518              	.L45:
 519 0032 00BF     		.align	2
 520              	.L44:
 521 0034 00440040 		.word	1073759232
 522 0038 00000000 		.word	.LANCHOR3
 523              		.cfi_endproc
 524              	.LFE128:
 526              		.section	.text.decodeSbus,"ax",%progbits
 527              		.align	1
 528              		.global	decodeSbus
 529              		.syntax unified
 530              		.thumb
 531              		.thumb_func
 532              		.fpu fpv4-sp-d16
ARM GAS  C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s 			page 45


 534              	decodeSbus:
 535              	.LFB133:
 125:Core/Src/pdu.c **** 
 126:Core/Src/pdu.c **** void decodeSbus(void)
 127:Core/Src/pdu.c **** {
 536              		.loc 1 127 1 is_stmt 1 view -0
 537              		.cfi_startproc
 538              		@ args = 0, pretend = 0, frame = 0
 539              		@ frame_needed = 0, uses_anonymous_args = 0
 540              		@ link register save eliminated.
 541 0000 10B4     		push	{r4}
 542              	.LCFI5:
 543              		.cfi_def_cfa_offset 4
 544              		.cfi_offset 4, -4
 128:Core/Src/pdu.c **** 	pduChannels[0]  = (uint16_t) ((payload[0]    |payload[1] <<8)                     & 0x07FF);
 545              		.loc 1 128 2 view .LVU132
 546              		.loc 1 128 40 is_stmt 0 view .LVU133
 547 0002 3E4B     		ldr	r3, .L48
 548 0004 1978     		ldrb	r1, [r3]	@ zero_extendqisi2
 549              		.loc 1 128 55 view .LVU134
 550 0006 5878     		ldrb	r0, [r3, #1]	@ zero_extendqisi2
 551              		.loc 1 128 84 view .LVU135
 552 0008 41EA0021 		orr	r1, r1, r0, lsl #8
 553              		.loc 1 128 20 view .LVU136
 554 000c C1F30A01 		ubfx	r1, r1, #0, #11
 555              		.loc 1 128 18 view .LVU137
 556 0010 3B4A     		ldr	r2, .L48+4
 557 0012 1180     		strh	r1, [r2]	@ movhi
 129:Core/Src/pdu.c **** 	pduChannels[1]  = (uint16_t) ((payload[1]>>3 |payload[2] <<5)                     & 0x07FF);
 558              		.loc 1 129 2 is_stmt 1 view .LVU138
 559              		.loc 1 129 55 is_stmt 0 view .LVU139
 560 0014 9978     		ldrb	r1, [r3, #2]	@ zero_extendqisi2
 561              		.loc 1 129 47 view .LVU140
 562 0016 C008     		lsrs	r0, r0, #3
 563              		.loc 1 129 84 view .LVU141
 564 0018 40EA4110 		orr	r0, r0, r1, lsl #5
 565              		.loc 1 129 20 view .LVU142
 566 001c C0F30A00 		ubfx	r0, r0, #0, #11
 567              		.loc 1 129 18 view .LVU143
 568 0020 5080     		strh	r0, [r2, #2]	@ movhi
 130:Core/Src/pdu.c **** 	pduChannels[2]  = (uint16_t) ((payload[2]>>6 |payload[3] <<2 |payload[4]<<10)    & 0x07FF);
 569              		.loc 1 130 2 is_stmt 1 view .LVU144
 570              		.loc 1 130 55 is_stmt 0 view .LVU145
 571 0022 D878     		ldrb	r0, [r3, #3]	@ zero_extendqisi2
 572              		.loc 1 130 47 view .LVU146
 573 0024 8909     		lsrs	r1, r1, #6
 574 0026 41EA8001 		orr	r1, r1, r0, lsl #2
 575              		.loc 1 130 71 view .LVU147
 576 002a 1C79     		ldrb	r4, [r3, #4]	@ zero_extendqisi2
 577              		.loc 1 130 63 view .LVU148
 578 002c 41EA8421 		orr	r1, r1, r4, lsl #10
 579              		.loc 1 130 20 view .LVU149
 580 0030 C1F30A01 		ubfx	r1, r1, #0, #11
 581              		.loc 1 130 18 view .LVU150
 582 0034 9180     		strh	r1, [r2, #4]	@ movhi
 131:Core/Src/pdu.c **** 	pduChannels[3]  = (uint16_t) ((payload[4]>>1 |payload[5] <<7)                     & 0x07FF);
 583              		.loc 1 131 2 is_stmt 1 view .LVU151
ARM GAS  C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s 			page 46


 584              		.loc 1 131 55 is_stmt 0 view .LVU152
 585 0036 5879     		ldrb	r0, [r3, #5]	@ zero_extendqisi2
 586              		.loc 1 131 47 view .LVU153
 587 0038 6408     		lsrs	r4, r4, #1
 588              		.loc 1 131 84 view .LVU154
 589 003a 44EAC014 		orr	r4, r4, r0, lsl #7
 590              		.loc 1 131 20 view .LVU155
 591 003e C4F30A04 		ubfx	r4, r4, #0, #11
 592              		.loc 1 131 18 view .LVU156
 593 0042 D480     		strh	r4, [r2, #6]	@ movhi
 132:Core/Src/pdu.c **** 	pduChannels[4]  = (uint16_t) ((payload[5]>>4 |payload[6] <<4)                     & 0x07FF);
 594              		.loc 1 132 2 is_stmt 1 view .LVU157
 595              		.loc 1 132 55 is_stmt 0 view .LVU158
 596 0044 9979     		ldrb	r1, [r3, #6]	@ zero_extendqisi2
 597              		.loc 1 132 47 view .LVU159
 598 0046 0009     		lsrs	r0, r0, #4
 599              		.loc 1 132 84 view .LVU160
 600 0048 40EA0110 		orr	r0, r0, r1, lsl #4
 601              		.loc 1 132 20 view .LVU161
 602 004c C0F30A00 		ubfx	r0, r0, #0, #11
 603              		.loc 1 132 18 view .LVU162
 604 0050 1081     		strh	r0, [r2, #8]	@ movhi
 133:Core/Src/pdu.c **** 	pduChannels[5]  = (uint16_t) ((payload[6]>>7 |payload[7] <<1 |payload[8]<<9)     & 0x07FF);
 605              		.loc 1 133 2 is_stmt 1 view .LVU163
 606              		.loc 1 133 55 is_stmt 0 view .LVU164
 607 0052 D879     		ldrb	r0, [r3, #7]	@ zero_extendqisi2
 608              		.loc 1 133 47 view .LVU165
 609 0054 C909     		lsrs	r1, r1, #7
 610 0056 41EA4001 		orr	r1, r1, r0, lsl #1
 611              		.loc 1 133 71 view .LVU166
 612 005a 187A     		ldrb	r0, [r3, #8]	@ zero_extendqisi2
 613              		.loc 1 133 63 view .LVU167
 614 005c 41EA4021 		orr	r1, r1, r0, lsl #9
 615              		.loc 1 133 20 view .LVU168
 616 0060 C1F30A01 		ubfx	r1, r1, #0, #11
 617              		.loc 1 133 18 view .LVU169
 618 0064 5181     		strh	r1, [r2, #10]	@ movhi
 134:Core/Src/pdu.c **** 	pduChannels[6]  = (uint16_t) ((payload[8]>>2 |payload[9] <<6)                     & 0x07FF);
 619              		.loc 1 134 2 is_stmt 1 view .LVU170
 620              		.loc 1 134 55 is_stmt 0 view .LVU171
 621 0066 597A     		ldrb	r1, [r3, #9]	@ zero_extendqisi2
 622              		.loc 1 134 47 view .LVU172
 623 0068 8008     		lsrs	r0, r0, #2
 624              		.loc 1 134 84 view .LVU173
 625 006a 40EA8110 		orr	r0, r0, r1, lsl #6
 626              		.loc 1 134 20 view .LVU174
 627 006e C0F30A00 		ubfx	r0, r0, #0, #11
 628              		.loc 1 134 18 view .LVU175
 629 0072 9081     		strh	r0, [r2, #12]	@ movhi
 135:Core/Src/pdu.c **** 	pduChannels[7]  = (uint16_t) ((payload[9]>>5 |payload[10]<<3)                     & 0x07FF);
 630              		.loc 1 135 2 is_stmt 1 view .LVU176
 631              		.loc 1 135 55 is_stmt 0 view .LVU177
 632 0074 987A     		ldrb	r0, [r3, #10]	@ zero_extendqisi2
 633              		.loc 1 135 47 view .LVU178
 634 0076 4909     		lsrs	r1, r1, #5
 635              		.loc 1 135 20 view .LVU179
 636 0078 41EAC001 		orr	r1, r1, r0, lsl #3
ARM GAS  C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s 			page 47


 637              		.loc 1 135 18 view .LVU180
 638 007c D181     		strh	r1, [r2, #14]	@ movhi
 136:Core/Src/pdu.c **** 	pduChannels[8]  = (uint16_t) ((payload[11]   |payload[12]<<8)                     & 0x07FF);
 639              		.loc 1 136 2 is_stmt 1 view .LVU181
 640              		.loc 1 136 40 is_stmt 0 view .LVU182
 641 007e D97A     		ldrb	r1, [r3, #11]	@ zero_extendqisi2
 642              		.loc 1 136 55 view .LVU183
 643 0080 187B     		ldrb	r0, [r3, #12]	@ zero_extendqisi2
 644              		.loc 1 136 84 view .LVU184
 645 0082 41EA0021 		orr	r1, r1, r0, lsl #8
 646              		.loc 1 136 20 view .LVU185
 647 0086 C1F30A01 		ubfx	r1, r1, #0, #11
 648              		.loc 1 136 18 view .LVU186
 649 008a 1182     		strh	r1, [r2, #16]	@ movhi
 137:Core/Src/pdu.c **** 	pduChannels[9]  = (uint16_t) ((payload[12]>>3|payload[13]<<5)                     & 0x07FF);
 650              		.loc 1 137 2 is_stmt 1 view .LVU187
 651              		.loc 1 137 55 is_stmt 0 view .LVU188
 652 008c 597B     		ldrb	r1, [r3, #13]	@ zero_extendqisi2
 653              		.loc 1 137 47 view .LVU189
 654 008e C008     		lsrs	r0, r0, #3
 655              		.loc 1 137 84 view .LVU190
 656 0090 40EA4110 		orr	r0, r0, r1, lsl #5
 657              		.loc 1 137 20 view .LVU191
 658 0094 C0F30A00 		ubfx	r0, r0, #0, #11
 659              		.loc 1 137 18 view .LVU192
 660 0098 5082     		strh	r0, [r2, #18]	@ movhi
 138:Core/Src/pdu.c **** 	pduChannels[10] = (uint16_t) ((payload[13]>>6|payload[14]<<2 |payload[15]<<10)   & 0x07FF);
 661              		.loc 1 138 2 is_stmt 1 view .LVU193
 662              		.loc 1 138 55 is_stmt 0 view .LVU194
 663 009a 987B     		ldrb	r0, [r3, #14]	@ zero_extendqisi2
 664              		.loc 1 138 47 view .LVU195
 665 009c 8909     		lsrs	r1, r1, #6
 666 009e 41EA8001 		orr	r1, r1, r0, lsl #2
 667              		.loc 1 138 71 view .LVU196
 668 00a2 DC7B     		ldrb	r4, [r3, #15]	@ zero_extendqisi2
 669              		.loc 1 138 63 view .LVU197
 670 00a4 41EA8421 		orr	r1, r1, r4, lsl #10
 671              		.loc 1 138 20 view .LVU198
 672 00a8 C1F30A01 		ubfx	r1, r1, #0, #11
 673              		.loc 1 138 18 view .LVU199
 674 00ac 9182     		strh	r1, [r2, #20]	@ movhi
 139:Core/Src/pdu.c **** 	pduChannels[11] = (uint16_t) ((payload[15]>>1|payload[16]<<7)                     & 0x07FF);
 675              		.loc 1 139 2 is_stmt 1 view .LVU200
 676              		.loc 1 139 55 is_stmt 0 view .LVU201
 677 00ae 187C     		ldrb	r0, [r3, #16]	@ zero_extendqisi2
 678              		.loc 1 139 47 view .LVU202
 679 00b0 6408     		lsrs	r4, r4, #1
 680              		.loc 1 139 84 view .LVU203
 681 00b2 44EAC014 		orr	r4, r4, r0, lsl #7
 682              		.loc 1 139 20 view .LVU204
 683 00b6 C4F30A04 		ubfx	r4, r4, #0, #11
 684              		.loc 1 139 18 view .LVU205
 685 00ba D482     		strh	r4, [r2, #22]	@ movhi
 140:Core/Src/pdu.c **** 	pduChannels[12] = (uint16_t) ((payload[16]>>4|payload[17]<<4)                     & 0x07FF);
 686              		.loc 1 140 2 is_stmt 1 view .LVU206
 687              		.loc 1 140 55 is_stmt 0 view .LVU207
 688 00bc 597C     		ldrb	r1, [r3, #17]	@ zero_extendqisi2
ARM GAS  C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s 			page 48


 689              		.loc 1 140 47 view .LVU208
 690 00be 0009     		lsrs	r0, r0, #4
 691              		.loc 1 140 84 view .LVU209
 692 00c0 40EA0110 		orr	r0, r0, r1, lsl #4
 693              		.loc 1 140 20 view .LVU210
 694 00c4 C0F30A00 		ubfx	r0, r0, #0, #11
 695              		.loc 1 140 18 view .LVU211
 696 00c8 1083     		strh	r0, [r2, #24]	@ movhi
 141:Core/Src/pdu.c **** 	pduChannels[13] = (uint16_t) ((payload[17]>>7|payload[18]<<1 |payload[19]<<9)    & 0x07FF);
 697              		.loc 1 141 2 is_stmt 1 view .LVU212
 698              		.loc 1 141 55 is_stmt 0 view .LVU213
 699 00ca 987C     		ldrb	r0, [r3, #18]	@ zero_extendqisi2
 700              		.loc 1 141 47 view .LVU214
 701 00cc C909     		lsrs	r1, r1, #7
 702 00ce 41EA4001 		orr	r1, r1, r0, lsl #1
 703              		.loc 1 141 71 view .LVU215
 704 00d2 D87C     		ldrb	r0, [r3, #19]	@ zero_extendqisi2
 705              		.loc 1 141 63 view .LVU216
 706 00d4 41EA4021 		orr	r1, r1, r0, lsl #9
 707              		.loc 1 141 20 view .LVU217
 708 00d8 C1F30A01 		ubfx	r1, r1, #0, #11
 709              		.loc 1 141 18 view .LVU218
 710 00dc 5183     		strh	r1, [r2, #26]	@ movhi
 142:Core/Src/pdu.c **** 	pduChannels[14] = (uint16_t) ((payload[19]>>2|payload[20]<<6)                     & 0x07FF);
 711              		.loc 1 142 2 is_stmt 1 view .LVU219
 712              		.loc 1 142 55 is_stmt 0 view .LVU220
 713 00de 197D     		ldrb	r1, [r3, #20]	@ zero_extendqisi2
 714              		.loc 1 142 47 view .LVU221
 715 00e0 8008     		lsrs	r0, r0, #2
 716              		.loc 1 142 84 view .LVU222
 717 00e2 40EA8110 		orr	r0, r0, r1, lsl #6
 718              		.loc 1 142 20 view .LVU223
 719 00e6 C0F30A00 		ubfx	r0, r0, #0, #11
 720              		.loc 1 142 18 view .LVU224
 721 00ea 9083     		strh	r0, [r2, #28]	@ movhi
 143:Core/Src/pdu.c **** 	pduChannels[15] = (uint16_t) ((payload[20]>>5|payload[21]<<3)                     & 0x07FF);
 722              		.loc 1 143 2 is_stmt 1 view .LVU225
 723              		.loc 1 143 55 is_stmt 0 view .LVU226
 724 00ec 5B7D     		ldrb	r3, [r3, #21]	@ zero_extendqisi2
 725              		.loc 1 143 47 view .LVU227
 726 00ee 4909     		lsrs	r1, r1, #5
 727              		.loc 1 143 20 view .LVU228
 728 00f0 41EAC301 		orr	r1, r1, r3, lsl #3
 729              		.loc 1 143 18 view .LVU229
 730 00f4 D183     		strh	r1, [r2, #30]	@ movhi
 144:Core/Src/pdu.c **** 
 145:Core/Src/pdu.c **** 
 146:Core/Src/pdu.c **** }
 731              		.loc 1 146 1 view .LVU230
 732 00f6 5DF8044B 		ldr	r4, [sp], #4
 733              	.LCFI6:
 734              		.cfi_restore 4
 735              		.cfi_def_cfa_offset 0
 736 00fa 7047     		bx	lr
 737              	.L49:
 738              		.align	2
 739              	.L48:
ARM GAS  C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s 			page 49


 740 00fc 00000000 		.word	payload
 741 0100 00000000 		.word	.LANCHOR4
 742              		.cfi_endproc
 743              	.LFE133:
 745              		.section	.text.readPdu,"ax",%progbits
 746              		.align	1
 747              		.global	readPdu
 748              		.syntax unified
 749              		.thumb
 750              		.thumb_func
 751              		.fpu fpv4-sp-d16
 753              	readPdu:
 754              	.LFB134:
 147:Core/Src/pdu.c **** 
 148:Core/Src/pdu.c **** void readPdu(void)
 149:Core/Src/pdu.c **** {
 755              		.loc 1 149 1 is_stmt 1 view -0
 756              		.cfi_startproc
 757              		@ args = 0, pretend = 0, frame = 32
 758              		@ frame_needed = 0, uses_anonymous_args = 0
 759              		@ link register save eliminated.
 760 0000 70B4     		push	{r4, r5, r6}
 761              	.LCFI7:
 762              		.cfi_def_cfa_offset 12
 763              		.cfi_offset 4, -12
 764              		.cfi_offset 5, -8
 765              		.cfi_offset 6, -4
 766 0002 89B0     		sub	sp, sp, #36
 767              	.LCFI8:
 768              		.cfi_def_cfa_offset 48
 150:Core/Src/pdu.c **** 	PDU_Data_t temp=pduData;
 769              		.loc 1 150 2 view .LVU232
 770              		.loc 1 150 13 is_stmt 0 view .LVU233
 771 0004 4D4E     		ldr	r6, .L65
 772 0006 6C46     		mov	r4, sp
 773 0008 3546     		mov	r5, r6
 774 000a 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 775 000c 0FC4     		stmia	r4!, {r0, r1, r2, r3}
 776 000e 95E80F00 		ldm	r5, {r0, r1, r2, r3}
 777 0012 84E80F00 		stm	r4, {r0, r1, r2, r3}
 151:Core/Src/pdu.c **** 	pduData.course = pduChannels[0]-courseZeroPoint;
 778              		.loc 1 151 2 is_stmt 1 view .LVU234
 779              		.loc 1 151 30 is_stmt 0 view .LVU235
 780 0016 4A4A     		ldr	r2, .L65+4
 781 0018 1388     		ldrh	r3, [r2]
 782              		.loc 1 151 33 view .LVU236
 783 001a A3F20243 		subw	r3, r3, #1026
 784              		.loc 1 151 17 view .LVU237
 785 001e 3360     		str	r3, [r6]
 152:Core/Src/pdu.c **** 	pduData.speed = pduChannels[1]-speedZeroPoint;
 786              		.loc 1 152 2 is_stmt 1 view .LVU238
 787              		.loc 1 152 29 is_stmt 0 view .LVU239
 788 0020 5188     		ldrh	r1, [r2, #2]
 789              		.loc 1 152 32 view .LVU240
 790 0022 A1F2EE31 		subw	r1, r1, #1006
 791              		.loc 1 152 16 view .LVU241
 792 0026 7160     		str	r1, [r6, #4]
ARM GAS  C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s 			page 50


 153:Core/Src/pdu.c **** 	pduData.corstrain = pduChannels[2]-corstrainZeroPoint;
 793              		.loc 1 153 2 is_stmt 1 view .LVU242
 794              		.loc 1 153 33 is_stmt 0 view .LVU243
 795 0028 9088     		ldrh	r0, [r2, #4]
 796              		.loc 1 153 36 view .LVU244
 797 002a A0F5AB70 		sub	r0, r0, #342
 798              		.loc 1 153 20 view .LVU245
 799 002e B060     		str	r0, [r6, #8]
 154:Core/Src/pdu.c **** 	pduData.rotate = pduChannels[3]-rotateZeroPoint;
 800              		.loc 1 154 2 is_stmt 1 view .LVU246
 801              		.loc 1 154 30 is_stmt 0 view .LVU247
 802 0030 D288     		ldrh	r2, [r2, #6]
 803              		.loc 1 154 33 view .LVU248
 804 0032 A2F58062 		sub	r2, r2, #1024
 805              		.loc 1 154 17 view .LVU249
 806 0036 F260     		str	r2, [r6, #12]
 155:Core/Src/pdu.c **** 	if(pduData.course!=temp.course || pduData.speed!=temp.speed || pduData.corstrain!=temp.corstrain |
 807              		.loc 1 155 2 is_stmt 1 view .LVU250
 808              		.loc 1 155 25 is_stmt 0 view .LVU251
 809 0038 009C     		ldr	r4, [sp]
 810              		.loc 1 155 4 view .LVU252
 811 003a A342     		cmp	r3, r4
 812 003c 6FD0     		beq	.L64
 813              	.L51:
 156:Core/Src/pdu.c **** 		changedChannels.motionControlChanged=1;
 814              		.loc 1 156 3 is_stmt 1 view .LVU253
 815              		.loc 1 156 39 is_stmt 0 view .LVU254
 816 003e 414B     		ldr	r3, .L65+8
 817 0040 0122     		movs	r2, #1
 818 0042 1A70     		strb	r2, [r3]
 819              	.L52:
 157:Core/Src/pdu.c **** 
 158:Core/Src/pdu.c **** 	pduData.RUDD = (pduChannels[4]==twoPositionSwitchOneLevel) ? 1 : 0;
 820              		.loc 1 158 2 is_stmt 1 view .LVU255
 821              		.loc 1 158 29 is_stmt 0 view .LVU256
 822 0044 3E4B     		ldr	r3, .L65+4
 823 0046 1B89     		ldrh	r3, [r3, #8]
 824              		.loc 1 158 65 view .LVU257
 825 0048 40F2AA62 		movw	r2, #1706
 826 004c 9342     		cmp	r3, r2
 827 004e 14BF     		ite	ne
 828 0050 0023     		movne	r3, #0
 829 0052 0123     		moveq	r3, #1
 830              		.loc 1 158 15 view .LVU258
 831 0054 394A     		ldr	r2, .L65
 832 0056 1374     		strb	r3, [r2, #16]
 159:Core/Src/pdu.c **** 	if(pduData.RUDD!=temp.RUDD)
 833              		.loc 1 159 2 is_stmt 1 view .LVU259
 834              		.loc 1 159 23 is_stmt 0 view .LVU260
 835 0058 9DF81020 		ldrb	r2, [sp, #16]	@ zero_extendqisi2
 836              		.loc 1 159 4 view .LVU261
 837 005c 9342     		cmp	r3, r2
 838 005e 02D0     		beq	.L53
 160:Core/Src/pdu.c **** 		changedChannels.ruddChanged=1;
 839              		.loc 1 160 3 is_stmt 1 view .LVU262
 840              		.loc 1 160 30 is_stmt 0 view .LVU263
 841 0060 384B     		ldr	r3, .L65+8
ARM GAS  C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s 			page 51


 842 0062 0122     		movs	r2, #1
 843 0064 5A70     		strb	r2, [r3, #1]
 844              	.L53:
 161:Core/Src/pdu.c **** 	pduData.ELEV = (pduChannels[5]==twoPositionSwitchOneLevel) ? 1 : 0;
 845              		.loc 1 161 2 is_stmt 1 view .LVU264
 846              		.loc 1 161 29 is_stmt 0 view .LVU265
 847 0066 364B     		ldr	r3, .L65+4
 848 0068 5B89     		ldrh	r3, [r3, #10]
 849              		.loc 1 161 65 view .LVU266
 850 006a 40F2AA62 		movw	r2, #1706
 851 006e 9342     		cmp	r3, r2
 852 0070 14BF     		ite	ne
 853 0072 0023     		movne	r3, #0
 854 0074 0123     		moveq	r3, #1
 855              		.loc 1 161 15 view .LVU267
 856 0076 314A     		ldr	r2, .L65
 857 0078 5374     		strb	r3, [r2, #17]
 162:Core/Src/pdu.c **** 	if(pduData.ELEV!=temp.ELEV)
 858              		.loc 1 162 2 is_stmt 1 view .LVU268
 859              		.loc 1 162 23 is_stmt 0 view .LVU269
 860 007a 9DF81120 		ldrb	r2, [sp, #17]	@ zero_extendqisi2
 861              		.loc 1 162 4 view .LVU270
 862 007e 9342     		cmp	r3, r2
 863 0080 02D0     		beq	.L54
 163:Core/Src/pdu.c **** 		changedChannels.elevChanged=1;
 864              		.loc 1 163 3 is_stmt 1 view .LVU271
 865              		.loc 1 163 30 is_stmt 0 view .LVU272
 866 0082 304B     		ldr	r3, .L65+8
 867 0084 0122     		movs	r2, #1
 868 0086 9A70     		strb	r2, [r3, #2]
 869              	.L54:
 164:Core/Src/pdu.c **** 	pduData.AILE = (pduChannels[6]==twoPositionSwitchOneLevel) ? 1 : 0;
 870              		.loc 1 164 2 is_stmt 1 view .LVU273
 871              		.loc 1 164 29 is_stmt 0 view .LVU274
 872 0088 2D4B     		ldr	r3, .L65+4
 873 008a 9B89     		ldrh	r3, [r3, #12]
 874              		.loc 1 164 65 view .LVU275
 875 008c 40F2AA62 		movw	r2, #1706
 876 0090 9342     		cmp	r3, r2
 877 0092 14BF     		ite	ne
 878 0094 0023     		movne	r3, #0
 879 0096 0123     		moveq	r3, #1
 880              		.loc 1 164 15 view .LVU276
 881 0098 284A     		ldr	r2, .L65
 882 009a 9374     		strb	r3, [r2, #18]
 165:Core/Src/pdu.c **** 	if(pduData.AILE!=temp.AILE)
 883              		.loc 1 165 2 is_stmt 1 view .LVU277
 884              		.loc 1 165 23 is_stmt 0 view .LVU278
 885 009c 9DF81220 		ldrb	r2, [sp, #18]	@ zero_extendqisi2
 886              		.loc 1 165 4 view .LVU279
 887 00a0 9342     		cmp	r3, r2
 888 00a2 02D0     		beq	.L55
 166:Core/Src/pdu.c **** 		changedChannels.aileChanged=1;
 889              		.loc 1 166 3 is_stmt 1 view .LVU280
 890              		.loc 1 166 30 is_stmt 0 view .LVU281
 891 00a4 274B     		ldr	r3, .L65+8
 892 00a6 0122     		movs	r2, #1
ARM GAS  C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s 			page 52


 893 00a8 DA70     		strb	r2, [r3, #3]
 894              	.L55:
 167:Core/Src/pdu.c **** 	pduData.GEAR = (pduChannels[7]==twoPositionSwitchOneLevel) ? 1 : 0;
 895              		.loc 1 167 2 is_stmt 1 view .LVU282
 896              		.loc 1 167 29 is_stmt 0 view .LVU283
 897 00aa 254B     		ldr	r3, .L65+4
 898 00ac DA89     		ldrh	r2, [r3, #14]
 899              		.loc 1 167 65 view .LVU284
 900 00ae 40F2AA63 		movw	r3, #1706
 901 00b2 9A42     		cmp	r2, r3
 902 00b4 14BF     		ite	ne
 903 00b6 0023     		movne	r3, #0
 904 00b8 0123     		moveq	r3, #1
 905              		.loc 1 167 15 view .LVU285
 906 00ba 204A     		ldr	r2, .L65
 907 00bc D374     		strb	r3, [r2, #19]
 168:Core/Src/pdu.c **** 	if(pduData.GEAR!=temp.GEAR)
 908              		.loc 1 168 2 is_stmt 1 view .LVU286
 909              		.loc 1 168 23 is_stmt 0 view .LVU287
 910 00be 9DF81310 		ldrb	r1, [sp, #19]	@ zero_extendqisi2
 911              		.loc 1 168 4 view .LVU288
 912 00c2 8B42     		cmp	r3, r1
 913 00c4 02D0     		beq	.L56
 169:Core/Src/pdu.c **** 		changedChannels.gearChanged=1;
 914              		.loc 1 169 3 is_stmt 1 view .LVU289
 915              		.loc 1 169 30 is_stmt 0 view .LVU290
 916 00c6 1F4A     		ldr	r2, .L65+8
 917 00c8 0120     		movs	r0, #1
 918 00ca 1071     		strb	r0, [r2, #4]
 919              	.L56:
 170:Core/Src/pdu.c **** 
 171:Core/Src/pdu.c **** 	pduData.MIX = (pduChannels[8]==threePositionSwitchThreeLevel) ? 2 : ((pduChannels[8]==threePositio
 920              		.loc 1 171 2 is_stmt 1 view .LVU291
 921              		.loc 1 171 28 is_stmt 0 view .LVU292
 922 00cc 1C4A     		ldr	r2, .L65+4
 923 00ce 128A     		ldrh	r2, [r2, #16]
 924              		.loc 1 171 14 view .LVU293
 925 00d0 40F2AA60 		movw	r0, #1706
 926 00d4 8242     		cmp	r2, r0
 927 00d6 2CD0     		beq	.L61
 928              		.loc 1 171 121 discriminator 1 view .LVU294
 929 00d8 B2F52B7F 		cmp	r2, #684
 930 00dc 14BF     		ite	ne
 931 00de 0022     		movne	r2, #0
 932 00e0 0122     		moveq	r2, #1
 933              	.L57:
 934              		.loc 1 171 14 discriminator 4 view .LVU295
 935 00e2 1648     		ldr	r0, .L65
 936 00e4 0275     		strb	r2, [r0, #20]
 172:Core/Src/pdu.c **** 	if(pduData.MIX!=temp.MIX)
 937              		.loc 1 172 2 is_stmt 1 discriminator 4 view .LVU296
 938              		.loc 1 172 22 is_stmt 0 discriminator 4 view .LVU297
 939 00e6 9DF81400 		ldrb	r0, [sp, #20]	@ zero_extendqisi2
 940              		.loc 1 172 4 discriminator 4 view .LVU298
 941 00ea 9042     		cmp	r0, r2
 942 00ec 02D0     		beq	.L58
 173:Core/Src/pdu.c **** 		changedChannels.mixChanged=1;
ARM GAS  C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s 			page 53


 943              		.loc 1 173 3 is_stmt 1 view .LVU299
 944              		.loc 1 173 29 is_stmt 0 view .LVU300
 945 00ee 154A     		ldr	r2, .L65+8
 946 00f0 0120     		movs	r0, #1
 947 00f2 5071     		strb	r0, [r2, #5]
 948              	.L58:
 174:Core/Src/pdu.c **** 	pduData.FMOD = (pduChannels[9]==threePositionSwitchThreeLevel) ? 2 : ((pduChannels[9]==threePositi
 949              		.loc 1 174 2 is_stmt 1 view .LVU301
 950              		.loc 1 174 29 is_stmt 0 view .LVU302
 951 00f4 124A     		ldr	r2, .L65+4
 952 00f6 528A     		ldrh	r2, [r2, #18]
 953              		.loc 1 174 15 view .LVU303
 954 00f8 40F2AA60 		movw	r0, #1706
 955 00fc 8242     		cmp	r2, r0
 956 00fe 1AD0     		beq	.L62
 957              		.loc 1 174 122 discriminator 1 view .LVU304
 958 0100 B2F52B7F 		cmp	r2, #684
 959 0104 14BF     		ite	ne
 960 0106 0022     		movne	r2, #0
 961 0108 0122     		moveq	r2, #1
 962              	.L59:
 963              		.loc 1 174 15 discriminator 4 view .LVU305
 964 010a 0C48     		ldr	r0, .L65
 965 010c 4275     		strb	r2, [r0, #21]
 175:Core/Src/pdu.c **** 	if(pduData.GEAR!=temp.GEAR)
 966              		.loc 1 175 2 is_stmt 1 discriminator 4 view .LVU306
 967              		.loc 1 175 4 is_stmt 0 discriminator 4 view .LVU307
 968 010e 8B42     		cmp	r3, r1
 969 0110 02D0     		beq	.L50
 176:Core/Src/pdu.c **** 		changedChannels.gearChanged=1;
 970              		.loc 1 176 3 is_stmt 1 view .LVU308
 971              		.loc 1 176 30 is_stmt 0 view .LVU309
 972 0112 0C4B     		ldr	r3, .L65+8
 973 0114 0122     		movs	r2, #1
 974 0116 1A71     		strb	r2, [r3, #4]
 975              	.L50:
 177:Core/Src/pdu.c **** }
 976              		.loc 1 177 1 view .LVU310
 977 0118 09B0     		add	sp, sp, #36
 978              	.LCFI9:
 979              		.cfi_remember_state
 980              		.cfi_def_cfa_offset 12
 981              		@ sp needed
 982 011a 70BC     		pop	{r4, r5, r6}
 983              	.LCFI10:
 984              		.cfi_restore 6
 985              		.cfi_restore 5
 986              		.cfi_restore 4
 987              		.cfi_def_cfa_offset 0
 988 011c 7047     		bx	lr
 989              	.L64:
 990              	.LCFI11:
 991              		.cfi_restore_state
 155:Core/Src/pdu.c **** 		changedChannels.motionControlChanged=1;
 992              		.loc 1 155 55 discriminator 1 view .LVU311
 993 011e 019B     		ldr	r3, [sp, #4]
 155:Core/Src/pdu.c **** 		changedChannels.motionControlChanged=1;
ARM GAS  C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s 			page 54


 994              		.loc 1 155 33 discriminator 1 view .LVU312
 995 0120 9942     		cmp	r1, r3
 996 0122 8CD1     		bne	.L51
 155:Core/Src/pdu.c **** 		changedChannels.motionControlChanged=1;
 997              		.loc 1 155 88 discriminator 2 view .LVU313
 998 0124 029B     		ldr	r3, [sp, #8]
 155:Core/Src/pdu.c **** 		changedChannels.motionControlChanged=1;
 999              		.loc 1 155 62 discriminator 2 view .LVU314
 1000 0126 9842     		cmp	r0, r3
 1001 0128 89D1     		bne	.L51
 155:Core/Src/pdu.c **** 		changedChannels.motionControlChanged=1;
 1002              		.loc 1 155 122 discriminator 3 view .LVU315
 1003 012a 039B     		ldr	r3, [sp, #12]
 155:Core/Src/pdu.c **** 		changedChannels.motionControlChanged=1;
 1004              		.loc 1 155 99 discriminator 3 view .LVU316
 1005 012c 9A42     		cmp	r2, r3
 1006 012e 86D1     		bne	.L51
 1007 0130 88E7     		b	.L52
 1008              	.L61:
 171:Core/Src/pdu.c **** 	if(pduData.MIX!=temp.MIX)
 1009              		.loc 1 171 14 view .LVU317
 1010 0132 0222     		movs	r2, #2
 1011 0134 D5E7     		b	.L57
 1012              	.L62:
 174:Core/Src/pdu.c **** 	if(pduData.GEAR!=temp.GEAR)
 1013              		.loc 1 174 15 view .LVU318
 1014 0136 0222     		movs	r2, #2
 1015 0138 E7E7     		b	.L59
 1016              	.L66:
 1017 013a 00BF     		.align	2
 1018              	.L65:
 1019 013c 00000000 		.word	.LANCHOR5
 1020 0140 00000000 		.word	.LANCHOR4
 1021 0144 00000000 		.word	.LANCHOR6
 1022              		.cfi_endproc
 1023              	.LFE134:
 1025              		.global	__aeabi_i2d
 1026              		.global	__aeabi_f2d
 1027              		.global	__aeabi_ddiv
 1028              		.global	__aeabi_d2f
 1029              		.global	__aeabi_dmul
 1030              		.section	.text.normaliz,"ax",%progbits
 1031              		.align	1
 1032              		.global	normaliz
 1033              		.syntax unified
 1034              		.thumb
 1035              		.thumb_func
 1036              		.fpu fpv4-sp-d16
 1038              	normaliz:
 1039              	.LVL22:
 1040              	.LFB135:
 178:Core/Src/pdu.c **** 
 179:Core/Src/pdu.c **** rcCommand_t normaliz(int course, int speed, int rotate, int corstrain, uint8_t elev)
 180:Core/Src/pdu.c **** {
 1041              		.loc 1 180 1 is_stmt 1 view -0
 1042              		.cfi_startproc
 1043              		@ args = 4, pretend = 0, frame = 48
ARM GAS  C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s 			page 55


 1044              		@ frame_needed = 0, uses_anonymous_args = 0
 1045              		.loc 1 180 1 is_stmt 0 view .LVU320
 1046 0000 70B5     		push	{r4, r5, r6, lr}
 1047              	.LCFI12:
 1048              		.cfi_def_cfa_offset 16
 1049              		.cfi_offset 4, -16
 1050              		.cfi_offset 5, -12
 1051              		.cfi_offset 6, -8
 1052              		.cfi_offset 14, -4
 1053 0002 2DED028B 		vpush.64	{d8}
 1054              	.LCFI13:
 1055              		.cfi_def_cfa_offset 24
 1056              		.cfi_offset 80, -24
 1057              		.cfi_offset 81, -20
 1058 0006 8CB0     		sub	sp, sp, #48
 1059              	.LCFI14:
 1060              		.cfi_def_cfa_offset 72
 1061 0008 0190     		str	r0, [sp, #4]
 1062 000a 0E46     		mov	r6, r1
 1063 000c 1446     		mov	r4, r2
 1064 000e 1D46     		mov	r5, r3
 181:Core/Src/pdu.c **** 	float generalGam;
 1065              		.loc 1 181 2 is_stmt 1 view .LVU321
 182:Core/Src/pdu.c **** 	float vel_coef;
 1066              		.loc 1 182 2 view .LVU322
 183:Core/Src/pdu.c **** 	rcCommand_t command;
 1067              		.loc 1 183 2 view .LVU323
 184:Core/Src/pdu.c **** 	if (fabs(course)<deadZone) course=0;
 1068              		.loc 1 184 2 view .LVU324
 1069              	.LBB10:
 1070              		.loc 1 184 6 is_stmt 0 view .LVU325
 1071 0010 FFF7FEFF 		bl	__aeabi_i2d
 1072              	.LVL23:
 1073              		.loc 1 184 6 view .LVU326
 1074 0014 21F00041 		bic	r1, r1, #-2147483648
 1075              		.loc 1 184 5 view .LVU327
 1076 0018 0022     		movs	r2, #0
 1077 001a 654B     		ldr	r3, .L87+24
 1078 001c FFF7FEFF 		bl	__aeabi_dcmplt
 1079              	.LVL24:
 1080 0020 08B1     		cbz	r0, .L68
 1081              		.loc 1 184 35 view .LVU328
 1082 0022 0023     		movs	r3, #0
 1083 0024 0193     		str	r3, [sp, #4]
 1084              	.LVL25:
 1085              	.L68:
 1086              		.loc 1 184 35 view .LVU329
 1087              	.LBE10:
 185:Core/Src/pdu.c **** 	if (fabs(speed)<deadZone) speed=0;
 1088              		.loc 1 185 2 is_stmt 1 view .LVU330
 1089              	.LBB11:
 1090              		.loc 1 185 6 is_stmt 0 view .LVU331
 1091 0026 3046     		mov	r0, r6
 1092 0028 FFF7FEFF 		bl	__aeabi_i2d
 1093              	.LVL26:
 1094 002c 21F00041 		bic	r1, r1, #-2147483648
 1095              		.loc 1 185 5 view .LVU332
ARM GAS  C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s 			page 56


 1096 0030 0022     		movs	r2, #0
 1097 0032 5F4B     		ldr	r3, .L87+24
 1098 0034 FFF7FEFF 		bl	__aeabi_dcmplt
 1099              	.LVL27:
 1100 0038 00B1     		cbz	r0, .L69
 1101              		.loc 1 185 33 view .LVU333
 1102 003a 0026     		movs	r6, #0
 1103              	.LVL28:
 1104              	.L69:
 1105              		.loc 1 185 33 view .LVU334
 1106              	.LBE11:
 186:Core/Src/pdu.c **** 	if (fabs(rotate)<deadZone) rotate=0;
 1107              		.loc 1 186 2 is_stmt 1 view .LVU335
 1108              	.LBB12:
 1109              		.loc 1 186 6 is_stmt 0 view .LVU336
 1110 003c 2046     		mov	r0, r4
 1111 003e FFF7FEFF 		bl	__aeabi_i2d
 1112              	.LVL29:
 1113 0042 21F00041 		bic	r1, r1, #-2147483648
 1114              		.loc 1 186 5 view .LVU337
 1115 0046 0022     		movs	r2, #0
 1116 0048 594B     		ldr	r3, .L87+24
 1117 004a FFF7FEFF 		bl	__aeabi_dcmplt
 1118              	.LVL30:
 1119 004e 00B1     		cbz	r0, .L70
 1120              		.loc 1 186 35 view .LVU338
 1121 0050 0024     		movs	r4, #0
 1122              	.LVL31:
 1123              	.L70:
 1124              		.loc 1 186 35 view .LVU339
 1125              	.LBE12:
 187:Core/Src/pdu.c **** 	if (fabs(corstrain)<deadZone) corstrain=0;
 1126              		.loc 1 187 2 is_stmt 1 view .LVU340
 1127              	.LBB13:
 1128              		.loc 1 187 6 is_stmt 0 view .LVU341
 1129 0052 2846     		mov	r0, r5
 1130 0054 FFF7FEFF 		bl	__aeabi_i2d
 1131              	.LVL32:
 1132 0058 21F00041 		bic	r1, r1, #-2147483648
 1133              		.loc 1 187 5 view .LVU342
 1134 005c 0022     		movs	r2, #0
 1135 005e 544B     		ldr	r3, .L87+24
 1136 0060 FFF7FEFF 		bl	__aeabi_dcmplt
 1137              	.LVL33:
 1138 0064 00B1     		cbz	r0, .L71
 1139              		.loc 1 187 41 view .LVU343
 1140 0066 0025     		movs	r5, #0
 1141              	.LVL34:
 1142              	.L71:
 1143              		.loc 1 187 41 view .LVU344
 1144              	.LBE13:
 188:Core/Src/pdu.c **** 
 189:Core/Src/pdu.c **** 	generalGam=rotate*maxRotate/(rotateMaxPoint-rotateZeroPoint);
 1145              		.loc 1 189 2 is_stmt 1 view .LVU345
 1146              		.loc 1 189 19 is_stmt 0 view .LVU346
 1147 0068 07EE904A 		vmov	s15, r4	@ int
 1148 006c F8EEE77A 		vcvt.f32.s32	s15, s15
ARM GAS  C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s 			page 57


 1149 0070 9FED507A 		vldr.32	s14, .L87+28
 1150 0074 67EE877A 		vmul.f32	s15, s15, s14
 1151              	.LVL35:
 190:Core/Src/pdu.c **** 	command.R=baseLenght/2/tan(generalGam);
 1152              		.loc 1 190 2 is_stmt 1 view .LVU347
 1153              		.loc 1 190 25 is_stmt 0 view .LVU348
 1154 0078 9FED4F7A 		vldr.32	s14, .L87+32
 1155 007c C7EE877A 		vdiv.f32	s15, s15, s14
 1156              	.LVL36:
 1157              		.loc 1 190 25 view .LVU349
 1158 0080 17EE900A 		vmov	r0, s15
 1159 0084 FFF7FEFF 		bl	__aeabi_f2d
 1160              	.LVL37:
 1161              		.loc 1 190 25 view .LVU350
 1162 0088 41EC100B 		vmov	d0, r0, r1
 1163 008c FFF7FEFF 		bl	tan
 1164              	.LVL38:
 1165 0090 53EC102B 		vmov	r2, r3, d0
 1166              		.loc 1 190 24 view .LVU351
 1167 0094 40A1     		adr	r1, .L87
 1168 0096 D1E90001 		ldrd	r0, [r1]
 1169 009a FFF7FEFF 		bl	__aeabi_ddiv
 1170              	.LVL39:
 1171 009e FFF7FEFF 		bl	__aeabi_d2f
 1172              	.LVL40:
 1173 00a2 08EE100A 		vmov	s16, r0
 1174              		.loc 1 190 11 view .LVU352
 1175 00a6 0790     		str	r0, [sp, #28]	@ float
 191:Core/Src/pdu.c **** 	if (fabs(command.R)<0.1) command.R=0.1*sign(command.R);//Ð¼Ð¸Ð½Ð¸Ð¼Ð°Ð»ÑŒÐ½Ñ‹Ð¹ Ñ€Ð°Ð´Ð¸ÑƒÑ Ð¿Ð¾Ð
 1176              		.loc 1 191 2 is_stmt 1 view .LVU353
 1177              	.LBB14:
 1178              		.loc 1 191 6 is_stmt 0 view .LVU354
 1179 00a8 F0EEC87A 		vabs.f32	s15, s16
 1180 00ac 17EE900A 		vmov	r0, s15
 1181 00b0 FFF7FEFF 		bl	__aeabi_f2d
 1182              	.LVL41:
 1183              		.loc 1 191 5 view .LVU355
 1184 00b4 3AA3     		adr	r3, .L87+8
 1185 00b6 D3E90023 		ldrd	r2, [r3]
 1186 00ba FFF7FEFF 		bl	__aeabi_dcmplt
 1187              	.LVL42:
 1188 00be 88B1     		cbz	r0, .L72
 1189              		.loc 1 191 27 is_stmt 1 discriminator 1 view .LVU356
 1190              		.loc 1 191 41 is_stmt 0 discriminator 1 view .LVU357
 1191 00c0 18EE100A 		vmov	r0, s16
 1192 00c4 FFF7FEFF 		bl	__aeabi_f2d
 1193              	.LVL43:
 1194 00c8 41EC100B 		vmov	d0, r0, r1
 1195 00cc FFF7FEFF 		bl	sign
 1196              	.LVL44:
 1197 00d0 51EC100B 		vmov	r0, r1, d0
 1198              		.loc 1 191 40 discriminator 1 view .LVU358
 1199 00d4 32A3     		adr	r3, .L87+8
 1200 00d6 D3E90023 		ldrd	r2, [r3]
 1201 00da FFF7FEFF 		bl	__aeabi_dmul
 1202              	.LVL45:
 1203 00de FFF7FEFF 		bl	__aeabi_d2f
ARM GAS  C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s 			page 58


 1204              	.LVL46:
 1205              		.loc 1 191 36 discriminator 1 view .LVU359
 1206 00e2 0790     		str	r0, [sp, #28]	@ float
 1207              	.L72:
 1208              	.LBE14:
 192:Core/Src/pdu.c **** 	if (fabs(command.R)>50) command.R=16000;
 1209              		.loc 1 192 2 is_stmt 1 view .LVU360
 1210              	.LBB15:
 1211              		.loc 1 192 18 is_stmt 0 view .LVU361
 1212 00e4 DDED077A 		vldr.32	s15, [sp, #28]
 1213              		.loc 1 192 6 view .LVU362
 1214 00e8 F0EEE77A 		vabs.f32	s15, s15
 1215              		.loc 1 192 5 view .LVU363
 1216 00ec 9FED337A 		vldr.32	s14, .L87+36
 1217 00f0 F4EEC77A 		vcmpe.f32	s15, s14
 1218 00f4 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 1219 00f8 01DD     		ble	.L74
 1220              		.loc 1 192 26 is_stmt 1 discriminator 1 view .LVU364
 1221              		.loc 1 192 35 is_stmt 0 discriminator 1 view .LVU365
 1222 00fa 314B     		ldr	r3, .L87+40
 1223 00fc 0793     		str	r3, [sp, #28]	@ float
 1224              	.L74:
 1225              	.LBE15:
 193:Core/Src/pdu.c **** 
 194:Core/Src/pdu.c **** 	command.V=(speed)/((float)(speedMaxPoint-speedZeroPoint));
 1226              		.loc 1 194 2 is_stmt 1 view .LVU366
 1227              		.loc 1 194 19 is_stmt 0 view .LVU367
 1228 00fe 07EE906A 		vmov	s15, r6	@ int
 1229 0102 B8EEE77A 		vcvt.f32.s32	s14, s15
 1230 0106 DFED2F6A 		vldr.32	s13, .L87+44
 1231 010a C7EE267A 		vdiv.f32	s15, s14, s13
 195:Core/Src/pdu.c **** 	vel_coef=(corstrain/((float)(corstrainMaxPoint-corstrainZeroPoint)));
 1232              		.loc 1 195 2 is_stmt 1 view .LVU368
 1233              		.loc 1 195 21 is_stmt 0 view .LVU369
 1234 010e 07EE105A 		vmov	s14, r5	@ int
 1235 0112 B8EEC77A 		vcvt.f32.s32	s14, s14
 1236              		.loc 1 195 10 view .LVU370
 1237 0116 9FED2C6A 		vldr.32	s12, .L87+48
 1238 011a C7EE066A 		vdiv.f32	s13, s14, s12
 1239              	.LVL47:
 196:Core/Src/pdu.c **** 	command.V=command.V*vel_coef*maxSpeed;
 1240              		.loc 1 196 2 is_stmt 1 view .LVU371
 1241              		.loc 1 196 21 is_stmt 0 view .LVU372
 1242 011e 67EEA67A 		vmul.f32	s15, s15, s13
 1243              		.loc 1 196 30 view .LVU373
 1244 0122 B1EE047A 		vmov.f32	s14, #5.0e+0
 1245 0126 67EE877A 		vmul.f32	s15, s15, s14
 1246              		.loc 1 196 11 view .LVU374
 1247 012a CDED067A 		vstr.32	s15, [sp, #24]
 197:Core/Src/pdu.c **** 
 198:Core/Src/pdu.c **** 	command.gam=(course*maxCourse)/((float)(courseMaxPoint-courseZeroPoint));
 1248              		.loc 1 198 2 is_stmt 1 view .LVU375
 1249              		.loc 1 198 21 is_stmt 0 view .LVU376
 1250 012e DDED017A 		vldr.32	s15, [sp, #4]	@ int
 1251 0132 F8EEE77A 		vcvt.f32.s32	s15, s15
 1252 0136 9FED257A 		vldr.32	s14, .L87+52
 1253 013a 67EE877A 		vmul.f32	s15, s15, s14
ARM GAS  C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s 			page 59


 1254              		.loc 1 198 32 view .LVU377
 1255 013e DFED246A 		vldr.32	s13, .L87+56
 1256              	.LVL48:
 1257              		.loc 1 198 32 view .LVU378
 1258 0142 87EEA67A 		vdiv.f32	s14, s15, s13
 1259              		.loc 1 198 13 view .LVU379
 1260 0146 8DED087A 		vstr.32	s14, [sp, #32]
 199:Core/Src/pdu.c **** 	if (fabs(command.gam)<0.01) command.gam=0;
 1261              		.loc 1 199 2 is_stmt 1 view .LVU380
 1262              	.LBB16:
 1263              		.loc 1 199 6 is_stmt 0 view .LVU381
 1264 014a F0EEC77A 		vabs.f32	s15, s14
 1265 014e 17EE900A 		vmov	r0, s15
 1266 0152 FFF7FEFF 		bl	__aeabi_f2d
 1267              	.LVL49:
 1268              		.loc 1 199 5 view .LVU382
 1269 0156 14A3     		adr	r3, .L87+16
 1270 0158 D3E90023 		ldrd	r2, [r3]
 1271 015c FFF7FEFF 		bl	__aeabi_dcmplt
 1272              	.LVL50:
 1273 0160 08B1     		cbz	r0, .L76
 1274              		.loc 1 199 30 is_stmt 1 discriminator 1 view .LVU383
 1275              		.loc 1 199 41 is_stmt 0 discriminator 1 view .LVU384
 1276 0162 0023     		movs	r3, #0
 1277 0164 0893     		str	r3, [sp, #32]	@ float
 1278              	.L76:
 1279              	.LBE16:
 200:Core/Src/pdu.c **** 	if (command.gam!=0) command.R=16000;
 1280              		.loc 1 200 2 is_stmt 1 view .LVU385
 1281              		.loc 1 200 13 is_stmt 0 view .LVU386
 1282 0166 DDED087A 		vldr.32	s15, [sp, #32]
 1283              		.loc 1 200 5 view .LVU387
 1284 016a F5EE407A 		vcmp.f32	s15, #0
 1285 016e F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 1286 0172 01D0     		beq	.L78
 1287              		.loc 1 200 22 is_stmt 1 discriminator 1 view .LVU388
 1288              		.loc 1 200 31 is_stmt 0 discriminator 1 view .LVU389
 1289 0174 124B     		ldr	r3, .L87+40
 1290 0176 0793     		str	r3, [sp, #28]	@ float
 1291              	.L78:
 201:Core/Src/pdu.c **** 	return command;
 1292              		.loc 1 201 2 is_stmt 1 view .LVU390
 1293              		.loc 1 201 9 is_stmt 0 view .LVU391
 1294 0178 06AB     		add	r3, sp, #24
 1295 017a 93E80700 		ldm	r3, {r0, r1, r2}
 1296 017e 0CAB     		add	r3, sp, #48
 1297 0180 03E90700 		stmdb	r3, {r0, r1, r2}
 202:Core/Src/pdu.c **** }
 1298              		.loc 1 202 1 view .LVU392
 1299 0184 9DED090A 		vldr.32	s0, [sp, #36]
 1300 0188 DDED0A0A 		vldr.32	s1, [sp, #40]
 1301 018c 9DED0B1A 		vldr.32	s2, [sp, #44]
 1302 0190 0CB0     		add	sp, sp, #48
 1303              	.LCFI15:
 1304              		.cfi_def_cfa_offset 24
 1305              		@ sp needed
 1306 0192 BDEC028B 		vldm	sp!, {d8}
ARM GAS  C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s 			page 60


 1307              	.LCFI16:
 1308              		.cfi_restore 80
 1309              		.cfi_restore 81
 1310              		.cfi_def_cfa_offset 16
 1311 0196 70BD     		pop	{r4, r5, r6, pc}
 1312              	.LVL51:
 1313              	.L88:
 1314              		.loc 1 202 1 view .LVU393
 1315              		.align	3
 1316              	.L87:
 1317 0198 00000080 		.word	-2147483648
 1318 019c C2F5D03F 		.word	1070659010
 1319 01a0 9A999999 		.word	-1717986918
 1320 01a4 9999B93F 		.word	1069128089
 1321 01a8 7B14AE47 		.word	1202590843
 1322 01ac E17A843F 		.word	1065646817
 1323 01b0 00004940 		.word	1078525952
 1324 01b4 DB0F493F 		.word	1061752795
 1325 01b8 00802A44 		.word	1143635968
 1326 01bc 00004842 		.word	1112014848
 1327 01c0 00007A46 		.word	1182400512
 1328 01c4 00002F44 		.word	1143930880
 1329 01c8 0080AA44 		.word	1152024576
 1330 01cc DB0FC93F 		.word	1070141403
 1331 01d0 00002A44 		.word	1143603200
 1332              		.cfi_endproc
 1333              	.LFE135:
 1335              		.section	.text.getPduData,"ax",%progbits
 1336              		.align	1
 1337              		.global	getPduData
 1338              		.syntax unified
 1339              		.thumb
 1340              		.thumb_func
 1341              		.fpu fpv4-sp-d16
 1343              	getPduData:
 1344              	.LVL52:
 1345              	.LFB136:
 203:Core/Src/pdu.c **** 
 204:Core/Src/pdu.c **** PDU_Data_t getPduData(void)
 205:Core/Src/pdu.c **** {
 1346              		.loc 1 205 1 is_stmt 1 view -0
 1347              		.cfi_startproc
 1348              		@ args = 0, pretend = 0, frame = 0
 1349              		@ frame_needed = 0, uses_anonymous_args = 0
 1350              		@ link register save eliminated.
 1351              		.loc 1 205 1 is_stmt 0 view .LVU395
 1352 0000 70B4     		push	{r4, r5, r6}
 1353              	.LCFI17:
 1354              		.cfi_def_cfa_offset 12
 1355              		.cfi_offset 4, -12
 1356              		.cfi_offset 5, -8
 1357              		.cfi_offset 6, -4
 1358 0002 0646     		mov	r6, r0
 206:Core/Src/pdu.c **** 	return pduData;
 1359              		.loc 1 206 2 is_stmt 1 view .LVU396
 1360              		.loc 1 206 9 is_stmt 0 view .LVU397
 1361 0004 0446     		mov	r4, r0
ARM GAS  C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s 			page 61


 1362 0006 054D     		ldr	r5, .L91
 1363 0008 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 1364              	.LVL53:
 1365              		.loc 1 206 9 view .LVU398
 1366 000a 0FC4     		stmia	r4!, {r0, r1, r2, r3}
 1367              	.LVL54:
 1368              		.loc 1 206 9 view .LVU399
 1369 000c 95E80F00 		ldm	r5, {r0, r1, r2, r3}
 1370 0010 84E80F00 		stm	r4, {r0, r1, r2, r3}
 207:Core/Src/pdu.c **** }
 1371              		.loc 1 207 1 view .LVU400
 1372 0014 3046     		mov	r0, r6
 1373 0016 70BC     		pop	{r4, r5, r6}
 1374              	.LCFI18:
 1375              		.cfi_restore 6
 1376              		.cfi_restore 5
 1377              		.cfi_restore 4
 1378              		.cfi_def_cfa_offset 0
 1379              	.LVL55:
 1380              		.loc 1 207 1 view .LVU401
 1381 0018 7047     		bx	lr
 1382              	.L92:
 1383 001a 00BF     		.align	2
 1384              	.L91:
 1385 001c 00000000 		.word	.LANCHOR5
 1386              		.cfi_endproc
 1387              	.LFE136:
 1389              		.section	.text.getPduChangedChannels,"ax",%progbits
 1390              		.align	1
 1391              		.global	getPduChangedChannels
 1392              		.syntax unified
 1393              		.thumb
 1394              		.thumb_func
 1395              		.fpu fpv4-sp-d16
 1397              	getPduChangedChannels:
 1398              	.LFB137:
 208:Core/Src/pdu.c **** PDU_Changed_Channels_t* getPduChangedChannels(void)
 209:Core/Src/pdu.c **** {
 1399              		.loc 1 209 1 is_stmt 1 view -0
 1400              		.cfi_startproc
 1401              		@ args = 0, pretend = 0, frame = 0
 1402              		@ frame_needed = 0, uses_anonymous_args = 0
 1403              		@ link register save eliminated.
 210:Core/Src/pdu.c **** 	return &changedChannels;
 1404              		.loc 1 210 2 view .LVU403
 211:Core/Src/pdu.c **** }
 1405              		.loc 1 211 1 is_stmt 0 view .LVU404
 1406 0000 0048     		ldr	r0, .L94
 1407 0002 7047     		bx	lr
 1408              	.L95:
 1409              		.align	2
 1410              	.L94:
 1411 0004 00000000 		.word	.LANCHOR6
 1412              		.cfi_endproc
 1413              	.LFE137:
 1415              		.section	.text.pduGetError,"ax",%progbits
 1416              		.align	1
ARM GAS  C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s 			page 62


 1417              		.global	pduGetError
 1418              		.syntax unified
 1419              		.thumb
 1420              		.thumb_func
 1421              		.fpu fpv4-sp-d16
 1423              	pduGetError:
 1424              	.LFB138:
 212:Core/Src/pdu.c **** 
 213:Core/Src/pdu.c **** uint8_t pduGetError(void)
 214:Core/Src/pdu.c **** {
 1425              		.loc 1 214 1 is_stmt 1 view -0
 1426              		.cfi_startproc
 1427              		@ args = 0, pretend = 0, frame = 0
 1428              		@ frame_needed = 0, uses_anonymous_args = 0
 1429              		@ link register save eliminated.
 215:Core/Src/pdu.c **** 	return pduErrorState;
 1430              		.loc 1 215 2 view .LVU406
 216:Core/Src/pdu.c **** }
 1431              		.loc 1 216 1 is_stmt 0 view .LVU407
 1432 0000 014B     		ldr	r3, .L97
 1433 0002 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 1434 0004 7047     		bx	lr
 1435              	.L98:
 1436 0006 00BF     		.align	2
 1437              	.L97:
 1438 0008 00000000 		.word	.LANCHOR2
 1439              		.cfi_endproc
 1440              	.LFE138:
 1442              		.global	flag
 1443              		.global	pduErrorState
 1444              		.comm	payload,24,4
 1445              		.comm	sbusData,50,4
 1446              		.global	deadZone
 1447              		.global	maxCourse
 1448              		.global	maxRotate
 1449              		.global	maxSpeed
 1450              		.global	baseLenght
 1451              		.global	corstrainMaxPoint
 1452              		.global	courseMaxPoint
 1453              		.global	speedMaxPoint
 1454              		.global	rotateMaxPoint
 1455              		.global	threePositionSwitchThreeLevel
 1456              		.global	threePositionSwitchTwoLevel
 1457              		.global	threePositionSwitchOneLevel
 1458              		.global	twoPositionSwitchOneLevel
 1459              		.global	twoPositionSwitchZeroLevel
 1460              		.global	rotateZeroPoint
 1461              		.global	corstrainZeroPoint
 1462              		.global	speedZeroPoint
 1463              		.global	courseZeroPoint
 1464              		.section	.bss.TimingDelay,"aw",%nobits
 1465              		.align	2
 1468              	TimingDelay:
 1469 0000 00000000 		.space	4
 1470              		.section	.bss.changedChannels,"aw",%nobits
 1471              		.align	2
 1472              		.set	.LANCHOR6,. + 0
ARM GAS  C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s 			page 63


 1475              	changedChannels:
 1476 0000 00000000 		.space	7
 1476      000000
 1477              		.section	.bss.flag,"aw",%nobits
 1478              		.set	.LANCHOR3,. + 0
 1481              	flag:
 1482 0000 00       		.space	1
 1483              		.section	.bss.pduChannels,"aw",%nobits
 1484              		.align	2
 1485              		.set	.LANCHOR4,. + 0
 1488              	pduChannels:
 1489 0000 00000000 		.space	32
 1489      00000000 
 1489      00000000 
 1489      00000000 
 1489      00000000 
 1490              		.section	.bss.pduData,"aw",%nobits
 1491              		.align	2
 1492              		.set	.LANCHOR5,. + 0
 1495              	pduData:
 1496 0000 00000000 		.space	32
 1496      00000000 
 1496      00000000 
 1496      00000000 
 1496      00000000 
 1497              		.section	.bss.prevByte.8529,"aw",%nobits
 1498              		.set	.LANCHOR0,. + 0
 1501              	prevByte.8529:
 1502 0000 00       		.space	1
 1503              		.section	.data.parserState.8530,"aw"
 1504              		.align	2
 1505              		.set	.LANCHOR1,. + 0
 1508              	parserState.8530:
 1509 0000 FFFFFFFF 		.word	-1
 1510              		.section	.data.pduErrorState,"aw"
 1511              		.set	.LANCHOR2,. + 0
 1514              	pduErrorState:
 1515 0000 01       		.byte	1
 1516              		.section	.rodata.baseLenght,"a"
 1517              		.align	2
 1520              	baseLenght:
 1521 0000 14AE073F 		.word	1057467924
 1522              		.section	.rodata.corstrainMaxPoint,"a"
 1523              		.align	2
 1526              	corstrainMaxPoint:
 1527 0000 AA060000 		.word	1706
 1528              		.section	.rodata.corstrainZeroPoint,"a"
 1529              		.align	2
 1532              	corstrainZeroPoint:
 1533 0000 56010000 		.word	342
 1534              		.section	.rodata.courseMaxPoint,"a"
 1535              		.align	2
 1538              	courseMaxPoint:
 1539 0000 AA060000 		.word	1706
 1540              		.section	.rodata.courseZeroPoint,"a"
 1541              		.align	2
 1544              	courseZeroPoint:
ARM GAS  C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s 			page 64


 1545 0000 02040000 		.word	1026
 1546              		.section	.rodata.deadZone,"a"
 1547              		.align	2
 1550              	deadZone:
 1551 0000 32000000 		.word	50
 1552              		.section	.rodata.maxCourse,"a"
 1553              		.align	2
 1556              	maxCourse:
 1557 0000 DB0FC93F 		.word	1070141403
 1558              		.section	.rodata.maxRotate,"a"
 1559              		.align	2
 1562              	maxRotate:
 1563 0000 DB0F493F 		.word	1061752795
 1564              		.section	.rodata.maxSpeed,"a"
 1565              		.align	2
 1568              	maxSpeed:
 1569 0000 05000000 		.word	5
 1570              		.section	.rodata.rotateMaxPoint,"a"
 1571              		.align	2
 1574              	rotateMaxPoint:
 1575 0000 AA060000 		.word	1706
 1576              		.section	.rodata.rotateZeroPoint,"a"
 1577              		.align	2
 1580              	rotateZeroPoint:
 1581 0000 00040000 		.word	1024
 1582              		.section	.rodata.speedMaxPoint,"a"
 1583              		.align	2
 1586              	speedMaxPoint:
 1587 0000 AA060000 		.word	1706
 1588              		.section	.rodata.speedZeroPoint,"a"
 1589              		.align	2
 1592              	speedZeroPoint:
 1593 0000 EE030000 		.word	1006
 1594              		.section	.rodata.threePositionSwitchOneLevel,"a"
 1595              		.align	2
 1598              	threePositionSwitchOneLevel:
 1599 0000 56010000 		.word	342
 1600              		.section	.rodata.threePositionSwitchThreeLevel,"a"
 1601              		.align	2
 1604              	threePositionSwitchThreeLevel:
 1605 0000 AA060000 		.word	1706
 1606              		.section	.rodata.threePositionSwitchTwoLevel,"a"
 1607              		.align	2
 1610              	threePositionSwitchTwoLevel:
 1611 0000 AC020000 		.word	684
 1612              		.section	.rodata.twoPositionSwitchOneLevel,"a"
 1613              		.align	2
 1616              	twoPositionSwitchOneLevel:
 1617 0000 AA060000 		.word	1706
 1618              		.section	.rodata.twoPositionSwitchZeroLevel,"a"
 1619              		.align	2
 1622              	twoPositionSwitchZeroLevel:
 1623 0000 56010000 		.word	342
 1624              		.text
 1625              	.Letext0:
 1626              		.file 3 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f303x8.h"
 1627              		.file 4 "c:\\work\\arm\\xpack-arm-none-eabi-gcc-9.2.1-1.1\\arm-none-eabi\\include\\machine\\_defau
ARM GAS  C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s 			page 65


 1628              		.file 5 "c:\\work\\arm\\xpack-arm-none-eabi-gcc-9.2.1-1.1\\arm-none-eabi\\include\\sys\\_stdint.h"
 1629              		.file 6 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/system_stm32f3xx.h"
 1630              		.file 7 "c:\\work\\arm\\xpack-arm-none-eabi-gcc-9.2.1-1.1\\arm-none-eabi\\include\\sys\\lock.h"
 1631              		.file 8 "c:\\work\\arm\\xpack-arm-none-eabi-gcc-9.2.1-1.1\\arm-none-eabi\\include\\sys\\_types.h"
 1632              		.file 9 "c:\\work\\arm\\xpack-arm-none-eabi-gcc-9.2.1-1.1\\lib\\gcc\\arm-none-eabi\\9.2.1\\include
 1633              		.file 10 "c:\\work\\arm\\xpack-arm-none-eabi-gcc-9.2.1-1.1\\arm-none-eabi\\include\\sys\\reent.h"
 1634              		.file 11 "c:\\work\\arm\\xpack-arm-none-eabi-gcc-9.2.1-1.1\\arm-none-eabi\\include\\stdlib.h"
 1635              		.file 12 "Core/Inc/pdu.h"
 1636              		.file 13 "Core/Inc/rcc.h"
 1637              		.file 14 "<built-in>"
ARM GAS  C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s 			page 66


DEFINED SYMBOLS
                            *ABS*:0000000000000000 pdu.c
C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s:20     .text.sign:0000000000000000 $t
C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s:28     .text.sign:0000000000000000 sign
C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s:82     .text.sign:0000000000000038 $d
C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s:92     .text.intSign:0000000000000000 $t
C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s:99     .text.intSign:0000000000000000 intSign
C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s:152    .text.sbubRead:0000000000000000 $t
C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s:159    .text.sbubRead:0000000000000000 sbubRead
C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s:177    .text.sbubRead:000000000000000c $d
C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s:182    .text.sbusInit:0000000000000000 $t
C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s:189    .text.sbusInit:0000000000000000 sbusInit
C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s:299    .text.sbusInit:0000000000000070 $d
C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s:306    .text.uartTransmitt:0000000000000000 $t
C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s:313    .text.uartTransmitt:0000000000000000 uartTransmitt
C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s:330    .text.uartTransmitt:0000000000000008 $d
C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s:335    .text.sbusParce:0000000000000000 $t
C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s:342    .text.sbusParce:0000000000000000 sbusParce
C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s:445    .text.sbusParce:000000000000005c $d
                            *COM*:0000000000000018 payload
C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s:453    .text.USART2_IRQHandler:0000000000000000 $t
C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s:460    .text.USART2_IRQHandler:0000000000000000 USART2_IRQHandler
C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s:521    .text.USART2_IRQHandler:0000000000000034 $d
C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s:527    .text.decodeSbus:0000000000000000 $t
C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s:534    .text.decodeSbus:0000000000000000 decodeSbus
C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s:740    .text.decodeSbus:00000000000000fc $d
C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s:746    .text.readPdu:0000000000000000 $t
C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s:753    .text.readPdu:0000000000000000 readPdu
C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s:1019   .text.readPdu:000000000000013c $d
C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s:1031   .text.normaliz:0000000000000000 $t
C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s:1038   .text.normaliz:0000000000000000 normaliz
C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s:1317   .text.normaliz:0000000000000198 $d
C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s:1336   .text.getPduData:0000000000000000 $t
C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s:1343   .text.getPduData:0000000000000000 getPduData
C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s:1385   .text.getPduData:000000000000001c $d
C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s:1390   .text.getPduChangedChannels:0000000000000000 $t
C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s:1397   .text.getPduChangedChannels:0000000000000000 getPduChangedChannels
C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s:1411   .text.getPduChangedChannels:0000000000000004 $d
C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s:1416   .text.pduGetError:0000000000000000 $t
C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s:1423   .text.pduGetError:0000000000000000 pduGetError
C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s:1438   .text.pduGetError:0000000000000008 $d
C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s:1481   .bss.flag:0000000000000000 flag
C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s:1514   .data.pduErrorState:0000000000000000 pduErrorState
                            *COM*:0000000000000032 sbusData
C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s:1550   .rodata.deadZone:0000000000000000 deadZone
C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s:1556   .rodata.maxCourse:0000000000000000 maxCourse
C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s:1562   .rodata.maxRotate:0000000000000000 maxRotate
C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s:1568   .rodata.maxSpeed:0000000000000000 maxSpeed
C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s:1520   .rodata.baseLenght:0000000000000000 baseLenght
C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s:1526   .rodata.corstrainMaxPoint:0000000000000000 corstrainMaxPoint
C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s:1538   .rodata.courseMaxPoint:0000000000000000 courseMaxPoint
C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s:1586   .rodata.speedMaxPoint:0000000000000000 speedMaxPoint
C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s:1574   .rodata.rotateMaxPoint:0000000000000000 rotateMaxPoint
C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s:1604   .rodata.threePositionSwitchThreeLevel:0000000000000000 threePositionSwitchThreeLevel
C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s:1610   .rodata.threePositionSwitchTwoLevel:0000000000000000 threePositionSwitchTwoLevel
C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s:1598   .rodata.threePositionSwitchOneLevel:0000000000000000 threePositionSwitchOneLevel
C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s:1616   .rodata.twoPositionSwitchOneLevel:0000000000000000 twoPositionSwitchOneLevel
ARM GAS  C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s 			page 67


C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s:1622   .rodata.twoPositionSwitchZeroLevel:0000000000000000 twoPositionSwitchZeroLevel
C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s:1580   .rodata.rotateZeroPoint:0000000000000000 rotateZeroPoint
C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s:1532   .rodata.corstrainZeroPoint:0000000000000000 corstrainZeroPoint
C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s:1592   .rodata.speedZeroPoint:0000000000000000 speedZeroPoint
C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s:1544   .rodata.courseZeroPoint:0000000000000000 courseZeroPoint
C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s:1465   .bss.TimingDelay:0000000000000000 $d
C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s:1468   .bss.TimingDelay:0000000000000000 TimingDelay
C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s:1471   .bss.changedChannels:0000000000000000 $d
C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s:1475   .bss.changedChannels:0000000000000000 changedChannels
C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s:1482   .bss.flag:0000000000000000 $d
C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s:1484   .bss.pduChannels:0000000000000000 $d
C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s:1488   .bss.pduChannels:0000000000000000 pduChannels
C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s:1491   .bss.pduData:0000000000000000 $d
C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s:1495   .bss.pduData:0000000000000000 pduData
C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s:1501   .bss.prevByte.8529:0000000000000000 prevByte.8529
C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s:1502   .bss.prevByte.8529:0000000000000000 $d
C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s:1504   .data.parserState.8530:0000000000000000 $d
C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s:1508   .data.parserState.8530:0000000000000000 parserState.8530
C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s:1517   .rodata.baseLenght:0000000000000000 $d
C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s:1523   .rodata.corstrainMaxPoint:0000000000000000 $d
C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s:1529   .rodata.corstrainZeroPoint:0000000000000000 $d
C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s:1535   .rodata.courseMaxPoint:0000000000000000 $d
C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s:1541   .rodata.courseZeroPoint:0000000000000000 $d
C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s:1547   .rodata.deadZone:0000000000000000 $d
C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s:1553   .rodata.maxCourse:0000000000000000 $d
C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s:1559   .rodata.maxRotate:0000000000000000 $d
C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s:1565   .rodata.maxSpeed:0000000000000000 $d
C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s:1571   .rodata.rotateMaxPoint:0000000000000000 $d
C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s:1577   .rodata.rotateZeroPoint:0000000000000000 $d
C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s:1583   .rodata.speedMaxPoint:0000000000000000 $d
C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s:1589   .rodata.speedZeroPoint:0000000000000000 $d
C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s:1595   .rodata.threePositionSwitchOneLevel:0000000000000000 $d
C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s:1601   .rodata.threePositionSwitchThreeLevel:0000000000000000 $d
C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s:1607   .rodata.threePositionSwitchTwoLevel:0000000000000000 $d
C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s:1613   .rodata.twoPositionSwitchOneLevel:0000000000000000 $d
C:\Users\ba123\AppData\Local\Temp\ccf8EpTR.s:1619   .rodata.twoPositionSwitchZeroLevel:0000000000000000 $d

UNDEFINED SYMBOLS
__aeabi_dcmpgt
__aeabi_dcmplt
__aeabi_i2d
__aeabi_f2d
__aeabi_ddiv
__aeabi_d2f
__aeabi_dmul
tan
