===== Simulator configuration =====
BLOCKSIZE:             16
L1_SIZE:               1024
L1_ASSOC:              1
L2_SIZE:               8192
L2_ASSOC:              4
REPLACEMENT POLICY:    LRU
INCLUSION PROPERTY:    non-inclusive
trace_file:            go_trace.txt
===== L1 contents =====
Set     0:	10004e  	
Set     1:	10006f D	
Set     2:	1000c3 D	
Set     3:	10004d  	
Set     4:	100126 D	
Set     5:	10004d  	
Set     6:	10004d  	
Set     7:	1000fd D	
Set     8:	10004b  	
Set     9:	100052  	
Set     10:	100122  	
Set     11:	10004e  	
Set     12:	100078 D	
Set     13:	100130  	
Set     14:	10007e D	
Set     15:	1000c4  	
Set     16:	100102  	
Set     17:	100127 D	
Set     18:	10012f  	
Set     19:	10004e  	
Set     20:	100080 D	
Set     21:	10006f D	
Set     22:	1000bc D	
Set     23:	100120 D	
Set     24:	10004b  	
Set     25:	100138  	
Set     26:	10004d  	
Set     27:	100051  	
Set     28:	100088 D	
Set     29:	100131  	
Set     30:	100127  	
Set     31:	10004f  	
Set     32:	1000c6 D	
Set     33:	100051  	
Set     34:	1000c1 D	
Set     35:	100130  	
Set     36:	10012d  	
Set     37:	100137  	
Set     38:	100101 D	
Set     39:	100086 D	
Set     40:	100124  	
Set     41:	1000f7 D	
Set     42:	1000fb  	
Set     43:	1000f2 D	
Set     44:	100130  	
Set     45:	100053  	
Set     46:	100051  	
Set     47:	1000f7 D	
Set     48:	100125 D	
Set     49:	1000bd D	
Set     50:	10006c D	
Set     51:	1000c4 D	
Set     52:	100064 D	
Set     53:	10004c  	
Set     54:	10004c  	
Set     55:	1000c1 D	
Set     56:	1000f1  	
Set     57:	10022c  	
Set     58:	1000f7 D	
Set     59:	100129 D	
Set     60:	1000c7 D	
Set     61:	100130  	
Set     62:	10008b D	
Set     63:	10004f  	
===== L2 contents =====
Set     0:	80040 D	80028  	80027  	8007c D	
Set     1:	80028  	80060  	80063  	80097  	
Set     2:	80076  	8009b  	80081 D	8007a D	
Set     3:	80029  	8009b  	80027  	80095 D	
Set     4:	80094  	80093  	80091  	80027  	
Set     5:	80027  	8005d D	80096  	80028  	
Set     6:	80092  	80098 D	8005e D	80099  	
Set     7:	80042 D	80043 D	80060 D	80044 D	
Set     8:	80060 D	80026  	80029  	80061 D	
Set     9:	80098 D	8009b D	80061 D	80029  	
Set     10:	80091  	8009c D	8007e D	8009a  	
Set     11:	80061 D	80027  	8005e D	8009a  	
Set     12:	80042 D	8003c  	80036 D	8007f D	
Set     13:	80030 D	8009c  	80091  	80098  	
Set     14:	8005e D	80095  	8009c  	8003f  	
Set     15:	8007b  	80094  	80062  	80091  	
Set     16:	80062 D	80093  	80081  	80027  	
Set     17:	80099 D	80028  	80098  	80027  	
Set     18:	80062 D	80027  	8007d D	80045 D	
Set     19:	8009b  	80099 D	80090 D	80027  	
Set     20:	8007a D	80040  	80081 D	8005d D	
Set     21:	80028  	80097  	80033 D	80091  	
Set     22:	8005e  	80026  	80028  	80060 D	
Set     23:	80090  	80093  	80062 D	80099  	
Set     24:	8005e D	80096  	8007b  	8007e D	
Set     25:	80025  	8009c  	8007b  	80062 D	
Set     26:	80094  	80080  	80046 D	80025  	
Set     27:	80034 D	80043 D	80099  	80029  	
Set     28:	80028  	80025  	80063 D	80044  	
Set     29:	80096  	80097  	80025  	80028  	
Set     30:	80097  	8007c D	80062 D	80037 D	
Set     31:	80028  	80040 D	80093  	8003e D	
Set     32:	80041 D	80027  	80063  	80092  	
Set     33:	8009a  	80026  	80028  	8005f D	
Set     34:	80062 D	80041 D	8007f D	80063 D	
Set     35:	80098  	80097  	80091  	80027  	
Set     36:	8007b  	8009b  	80026  	8007e D	
Set     37:	8007e D	80025  	8003d D	80026  	
Set     38:	80078 D	80045 D	8007d D	80098  	
Set     39:	80028  	80044 D	8009a D	80043  	
Set     40:	80043 D	80033 D	800ca D	80092  	
Set     41:	80039 D	8005d D	80029  	80098  	
Set     42:	80095 D	80091  	80061 D	80025  	
Set     43:	8003e D	80079  	80099  	80094  	
Set     44:	80026  	8007b  	8007c D	80098  	
Set     45:	8009b D	80098 D	80092  	80091  	
Set     46:	80042 D	80028  	8005d  	80039 D	
Set     47:	80037 D	80043 D	80027  	8007b  	
Set     48:	8009a D	80081 D	80027  	80061 D	
Set     49:	80028  	80044 D	80098  	80027  	
Set     50:	80079  	8005f D	80036  	80029  	
Set     51:	80062  	80099 D	80081 D	80097  	
Set     52:	8007e D	8009b  	80032  	8003c D	
Set     53:	80026  	80078 D	80034 D	8009a D	
Set     54:	80026  	8005f D	8009a  	80099  	
Set     55:	80027  	80025  	80091  	80098  	
Set     56:	80080 D	80025  	8003e D	80060 D	
Set     57:	8009b  	80044 D	80116  	80025  	
Set     58:	8007b  	80041 D	80037 D	80029  	
Set     59:	8009b  	80039 D	80025  	80079  	
Set     60:	80079 D	8005f D	80025  	80044 D	
Set     61:	80098  	80095 D	80042 D	80096  	
Set     62:	80028  	80078 D	8009b  	80077 D	
Set     63:	8005d D	80027  	80098  	80097 D	
Set     64:	8007c D	80097  	8003e D	80092  	
Set     65:	80079  	8007f D	8005d D	80037  	
Set     66:	80078 D	80096  	80095  	80061  	
Set     67:	80026  	8005f D	80030 D	80092  	
Set     68:	80045 D	80077 D	8005e D	80031 D	
Set     69:	80094  	80026  	80061 D	8007d D	
Set     70:	80028  	80026  	8007f D	80095  	
Set     71:	8009b  	800b7 D	80080  	8007e  	
Set     72:	80029  	80026  	80025  	80044 D	
Set     73:	80062 D	8005f D	8009b  	80063  	
Set     74:	8007c D	80028  	80025  	80061 D	
Set     75:	80028  	80041 D	80094  	80096  	
Set     76:	80062 D	80046 D	8007d D	80032 D	
Set     77:	80090  	80077 D	80079 D	8007d  	
Set     78:	80026  	80080 D	80028  	80092  	
Set     79:	80027  	80060  	80046 D	80062 D	
Set     80:	80080  	80025  	80027  	8003a D	
Set     81:	80062 D	80075  	80099  	80093  	
Set     82:	80097  	80026  	8005d  	80090 D	
Set     83:	80098  	80095 D	8003c D	80097  	
Set     84:	8009a D	8007a D	80036 D	80090  	
Set     85:	80094 D	80096 D	80037  	80029  	
Set     86:	80026  	80080 D	80046 D	80093 D	
Set     87:	80061 D	80078 D	8007b D	80025  	
Set     88:	80060 D	80025  	8009b D	8007e D	
Set     89:	8003d D	80031 D	80029  	80095  	
Set     90:	80063 D	80098  	8005f D	80026  	
Set     91:	80092  	80028  	80095 D	80031 D	
Set     92:	80078  	80096 D	80035 D	8007a D	
Set     93:	80095  	80062 D	80098  	80044 D	
Set     94:	80099  	8007e D	80039 D	80093  	
Set     95:	80029  	80099  	80027  	80035 D	
Set     96:	8007c D	80061 D	80078 D	8009b D	
Set     97:	8009b  	80040 D	80078  	80028  	
Set     98:	8009b  	8007f D	80060  	8005e  	
Set     99:	80028  	8007d  	80027  	8003f D	
Set     100:	80096  	8007f  	80097  	80060 D	
Set     101:	80090 D	80026  	80095  	8009b  	
Set     102:	8007e D	80080  	8007d  	80099  	
Set     103:	80097  	80094  	8007f D	8009b  	
Set     104:	80025  	80090  	8005e D	80096  	
Set     105:	80096 D	80026  	8007b  	80099  	
Set     106:	80094 D	8007f D	8007d  	80060 D	
Set     107:	80090  	80061 D	8007d D	80028  	
Set     108:	80062  	80097  	80093 D	80091 D	
Set     109:	80025  	80046 D	80062 D	80029  	
Set     110:	80028  	80061 D	80096 D	8007d  	
Set     111:	80037 D	80078  	80062 D	8007b  	
Set     112:	80027  	80037 D	8007d  	80092  	
Set     113:	8007c D	8005e  	8007b D	80063 D	
Set     114:	8005e D	80040 D	80077  	80027  	
Set     115:	80080  	80099 D	80060  	80027  	
Set     116:	8007b D	80097  	80077 D	80093  	
Set     117:	80062  	80025  	8005f  	80043 D	
Set     118:	8007d  	80027  	80093  	80025  	
Set     119:	80025  	80029  	80060  	8007d  	
Set     120:	80025  	80079  	8005e D	80078  	
Set     121:	80028  	80060 D	80080  	80040 D	
Set     122:	8007b  	80075 D	80028  	80092 D	
Set     123:	8002f D	80099  	80094  	8009b  	
Set     124:	80099 D	80063  	80032 D	80090  	
Set     125:	80077 D	80091  	8005e D	80028  	
Set     126:	8007a D	80045  	80094  	8007d  	
Set     127:	80060  	8005d D	80027  	80092  	
===== Simulation results (raw) =====
a. number of L1 reads:        60613
b. number of L1 read misses:  54464
c. number of L1 writes:       39387
d. number of L1 write misses: 38778
e. L1 miss rate:              0.932420
f. number of L1 writebacks:   39039
g. number of L2 reads:        93242
h. number of L2 read misses:  77594
i. number of L2 writes:       39039
j. number of L2 write misses: 0
k. L2 miss rate:              0.832179
l. number of L2 writebacks:   36674
m. total memory traffic:      114268
