Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,87
design__inferred_latch__count,0
design__instance__count,2320
design__instance__area,28941.5
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.00006779273098800331
power__switching__total,0.000011843301763292402
power__leakage__total,0.000001678988724052033
power__total,0.00008131501817842945
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2507461531603776
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.3667035945358818
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.17274654418093793
timing__setup__ws__corner:nom_fast_1p32V_m40C,15.257289197229905
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.172747
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,19.271917
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.2513051227135095
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.5270598551225525
timing__hold__ws__corner:nom_slow_1p08V_125C,0.743681026698755
timing__setup__ws__corner:nom_slow_1p08V_125C,14.572705232781024
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.743681
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,18.593132
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.2509606482548015
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.42583043851923336
timing__hold__ws__corner:nom_typ_1p20V_25C,0.37876486352749617
timing__setup__ws__corner:nom_typ_1p20V_25C,15.017868262930573
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.378765
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,19.037193
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2507461531603776
clock__skew__worst_setup,0.3667035945358818
timing__hold__ws,0.17274654418093793
timing__setup__ws,14.572705232781024
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.172747
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,18.593132
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,118
design__instance__area__stdcell,2184.54
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.0754812
design__instance__utilization__stdcell,0.0754812
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:inverter,16
design__instance__area__class:inverter,87.0912
design__instance__count__class:sequential_cell,24
design__instance__area__class:sequential_cell,1190.25
design__instance__count__class:multi_input_combinational_cell,40
design__instance__area__class:multi_input_combinational_cell,319.334
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,30
design__instance__area__class:timing_repair_buffer,453.6
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,3222.97
design__violations,0
design__instance__count__class:clock_buffer,5
design__instance__area__class:clock_buffer,117.936
design__instance__count__class:clock_inverter,3
design__instance__area__class:clock_inverter,16.3296
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,17
global_route__vias,645
global_route__wirelength,4554
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,134
route__net__special,2
route__drc_errors__iter:0,7
route__wirelength__iter:0,3233
route__drc_errors__iter:1,0
route__wirelength__iter:1,3214
route__drc_errors,0
route__wirelength,3214
route__vias,590
route__vias__singlecut,590
route__vias__multicut,0
design__disconnected_pin__count,9
design__critical_disconnected_pin__count,0
route__wirelength__max,137.405
design__instance__count__class:fill_cell,2202
design__instance__area__class:fill_cell,26757
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,12
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,12
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,12
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,12
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19992
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000809221
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000713667
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.0000125017
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000713667
design_powergrid__voltage__worst,0.0000713667
design_powergrid__voltage__worst__net:VPWR,1.19992
design_powergrid__drop__worst,0.0000809221
design_powergrid__drop__worst__net:VPWR,0.0000809221
design_powergrid__voltage__worst__net:VGND,0.0000713667
design_powergrid__drop__worst__net:VGND,0.0000713667
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.00001380000000000000001079865363795562416271422989666461944580078125
ir__drop__worst,0.000080900000000000001315440811833212819692562334239482879638671875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
