
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//mkfs.cramfs_clang_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004015c8 <.init>:
  4015c8:	stp	x29, x30, [sp, #-16]!
  4015cc:	mov	x29, sp
  4015d0:	bl	401a60 <ferror@plt+0x60>
  4015d4:	ldp	x29, x30, [sp], #16
  4015d8:	ret

Disassembly of section .plt:

00000000004015e0 <memcpy@plt-0x20>:
  4015e0:	stp	x16, x30, [sp, #-16]!
  4015e4:	adrp	x16, 416000 <ferror@plt+0x14600>
  4015e8:	ldr	x17, [x16, #4088]
  4015ec:	add	x16, x16, #0xff8
  4015f0:	br	x17
  4015f4:	nop
  4015f8:	nop
  4015fc:	nop

0000000000401600 <memcpy@plt>:
  401600:	adrp	x16, 417000 <ferror@plt+0x15600>
  401604:	ldr	x17, [x16]
  401608:	add	x16, x16, #0x0
  40160c:	br	x17

0000000000401610 <_exit@plt>:
  401610:	adrp	x16, 417000 <ferror@plt+0x15600>
  401614:	ldr	x17, [x16, #8]
  401618:	add	x16, x16, #0x8
  40161c:	br	x17

0000000000401620 <strtoul@plt>:
  401620:	adrp	x16, 417000 <ferror@plt+0x15600>
  401624:	ldr	x17, [x16, #16]
  401628:	add	x16, x16, #0x10
  40162c:	br	x17

0000000000401630 <strlen@plt>:
  401630:	adrp	x16, 417000 <ferror@plt+0x15600>
  401634:	ldr	x17, [x16, #24]
  401638:	add	x16, x16, #0x18
  40163c:	br	x17

0000000000401640 <fputs@plt>:
  401640:	adrp	x16, 417000 <ferror@plt+0x15600>
  401644:	ldr	x17, [x16, #32]
  401648:	add	x16, x16, #0x20
  40164c:	br	x17

0000000000401650 <exit@plt>:
  401650:	adrp	x16, 417000 <ferror@plt+0x15600>
  401654:	ldr	x17, [x16, #40]
  401658:	add	x16, x16, #0x28
  40165c:	br	x17

0000000000401660 <dup@plt>:
  401660:	adrp	x16, 417000 <ferror@plt+0x15600>
  401664:	ldr	x17, [x16, #48]
  401668:	add	x16, x16, #0x30
  40166c:	br	x17

0000000000401670 <compress@plt>:
  401670:	adrp	x16, 417000 <ferror@plt+0x15600>
  401674:	ldr	x17, [x16, #56]
  401678:	add	x16, x16, #0x38
  40167c:	br	x17

0000000000401680 <strtoimax@plt>:
  401680:	adrp	x16, 417000 <ferror@plt+0x15600>
  401684:	ldr	x17, [x16, #64]
  401688:	add	x16, x16, #0x40
  40168c:	br	x17

0000000000401690 <strtod@plt>:
  401690:	adrp	x16, 417000 <ferror@plt+0x15600>
  401694:	ldr	x17, [x16, #72]
  401698:	add	x16, x16, #0x48
  40169c:	br	x17

00000000004016a0 <readlink@plt>:
  4016a0:	adrp	x16, 417000 <ferror@plt+0x15600>
  4016a4:	ldr	x17, [x16, #80]
  4016a8:	add	x16, x16, #0x50
  4016ac:	br	x17

00000000004016b0 <__cxa_atexit@plt>:
  4016b0:	adrp	x16, 417000 <ferror@plt+0x15600>
  4016b4:	ldr	x17, [x16, #88]
  4016b8:	add	x16, x16, #0x58
  4016bc:	br	x17

00000000004016c0 <fputc@plt>:
  4016c0:	adrp	x16, 417000 <ferror@plt+0x15600>
  4016c4:	ldr	x17, [x16, #96]
  4016c8:	add	x16, x16, #0x60
  4016cc:	br	x17

00000000004016d0 <crc32@plt>:
  4016d0:	adrp	x16, 417000 <ferror@plt+0x15600>
  4016d4:	ldr	x17, [x16, #104]
  4016d8:	add	x16, x16, #0x68
  4016dc:	br	x17

00000000004016e0 <snprintf@plt>:
  4016e0:	adrp	x16, 417000 <ferror@plt+0x15600>
  4016e4:	ldr	x17, [x16, #112]
  4016e8:	add	x16, x16, #0x70
  4016ec:	br	x17

00000000004016f0 <localeconv@plt>:
  4016f0:	adrp	x16, 417000 <ferror@plt+0x15600>
  4016f4:	ldr	x17, [x16, #120]
  4016f8:	add	x16, x16, #0x78
  4016fc:	br	x17

0000000000401700 <fileno@plt>:
  401700:	adrp	x16, 417000 <ferror@plt+0x15600>
  401704:	ldr	x17, [x16, #128]
  401708:	add	x16, x16, #0x80
  40170c:	br	x17

0000000000401710 <fsync@plt>:
  401710:	adrp	x16, 417000 <ferror@plt+0x15600>
  401714:	ldr	x17, [x16, #136]
  401718:	add	x16, x16, #0x88
  40171c:	br	x17

0000000000401720 <malloc@plt>:
  401720:	adrp	x16, 417000 <ferror@plt+0x15600>
  401724:	ldr	x17, [x16, #144]
  401728:	add	x16, x16, #0x90
  40172c:	br	x17

0000000000401730 <open@plt>:
  401730:	adrp	x16, 417000 <ferror@plt+0x15600>
  401734:	ldr	x17, [x16, #152]
  401738:	add	x16, x16, #0x98
  40173c:	br	x17

0000000000401740 <strncmp@plt>:
  401740:	adrp	x16, 417000 <ferror@plt+0x15600>
  401744:	ldr	x17, [x16, #160]
  401748:	add	x16, x16, #0xa0
  40174c:	br	x17

0000000000401750 <bindtextdomain@plt>:
  401750:	adrp	x16, 417000 <ferror@plt+0x15600>
  401754:	ldr	x17, [x16, #168]
  401758:	add	x16, x16, #0xa8
  40175c:	br	x17

0000000000401760 <__libc_start_main@plt>:
  401760:	adrp	x16, 417000 <ferror@plt+0x15600>
  401764:	ldr	x17, [x16, #176]
  401768:	add	x16, x16, #0xb0
  40176c:	br	x17

0000000000401770 <fgetc@plt>:
  401770:	adrp	x16, 417000 <ferror@plt+0x15600>
  401774:	ldr	x17, [x16, #184]
  401778:	add	x16, x16, #0xb8
  40177c:	br	x17

0000000000401780 <memset@plt>:
  401780:	adrp	x16, 417000 <ferror@plt+0x15600>
  401784:	ldr	x17, [x16, #192]
  401788:	add	x16, x16, #0xc0
  40178c:	br	x17

0000000000401790 <getopt@plt>:
  401790:	adrp	x16, 417000 <ferror@plt+0x15600>
  401794:	ldr	x17, [x16, #200]
  401798:	add	x16, x16, #0xc8
  40179c:	br	x17

00000000004017a0 <calloc@plt>:
  4017a0:	adrp	x16, 417000 <ferror@plt+0x15600>
  4017a4:	ldr	x17, [x16, #208]
  4017a8:	add	x16, x16, #0xd0
  4017ac:	br	x17

00000000004017b0 <bcmp@plt>:
  4017b0:	adrp	x16, 417000 <ferror@plt+0x15600>
  4017b4:	ldr	x17, [x16, #216]
  4017b8:	add	x16, x16, #0xd8
  4017bc:	br	x17

00000000004017c0 <realloc@plt>:
  4017c0:	adrp	x16, 417000 <ferror@plt+0x15600>
  4017c4:	ldr	x17, [x16, #224]
  4017c8:	add	x16, x16, #0xe0
  4017cc:	br	x17

00000000004017d0 <getpagesize@plt>:
  4017d0:	adrp	x16, 417000 <ferror@plt+0x15600>
  4017d4:	ldr	x17, [x16, #232]
  4017d8:	add	x16, x16, #0xe8
  4017dc:	br	x17

00000000004017e0 <strdup@plt>:
  4017e0:	adrp	x16, 417000 <ferror@plt+0x15600>
  4017e4:	ldr	x17, [x16, #240]
  4017e8:	add	x16, x16, #0xf0
  4017ec:	br	x17

00000000004017f0 <close@plt>:
  4017f0:	adrp	x16, 417000 <ferror@plt+0x15600>
  4017f4:	ldr	x17, [x16, #248]
  4017f8:	add	x16, x16, #0xf8
  4017fc:	br	x17

0000000000401800 <__gmon_start__@plt>:
  401800:	adrp	x16, 417000 <ferror@plt+0x15600>
  401804:	ldr	x17, [x16, #256]
  401808:	add	x16, x16, #0x100
  40180c:	br	x17

0000000000401810 <write@plt>:
  401810:	adrp	x16, 417000 <ferror@plt+0x15600>
  401814:	ldr	x17, [x16, #264]
  401818:	add	x16, x16, #0x108
  40181c:	br	x17

0000000000401820 <strtoumax@plt>:
  401820:	adrp	x16, 417000 <ferror@plt+0x15600>
  401824:	ldr	x17, [x16, #272]
  401828:	add	x16, x16, #0x110
  40182c:	br	x17

0000000000401830 <abort@plt>:
  401830:	adrp	x16, 417000 <ferror@plt+0x15600>
  401834:	ldr	x17, [x16, #280]
  401838:	add	x16, x16, #0x118
  40183c:	br	x17

0000000000401840 <puts@plt>:
  401840:	adrp	x16, 417000 <ferror@plt+0x15600>
  401844:	ldr	x17, [x16, #288]
  401848:	add	x16, x16, #0x120
  40184c:	br	x17

0000000000401850 <textdomain@plt>:
  401850:	adrp	x16, 417000 <ferror@plt+0x15600>
  401854:	ldr	x17, [x16, #296]
  401858:	add	x16, x16, #0x128
  40185c:	br	x17

0000000000401860 <strcmp@plt>:
  401860:	adrp	x16, 417000 <ferror@plt+0x15600>
  401864:	ldr	x17, [x16, #304]
  401868:	add	x16, x16, #0x130
  40186c:	br	x17

0000000000401870 <warn@plt>:
  401870:	adrp	x16, 417000 <ferror@plt+0x15600>
  401874:	ldr	x17, [x16, #312]
  401878:	add	x16, x16, #0x138
  40187c:	br	x17

0000000000401880 <__ctype_b_loc@plt>:
  401880:	adrp	x16, 417000 <ferror@plt+0x15600>
  401884:	ldr	x17, [x16, #320]
  401888:	add	x16, x16, #0x140
  40188c:	br	x17

0000000000401890 <mmap@plt>:
  401890:	adrp	x16, 417000 <ferror@plt+0x15600>
  401894:	ldr	x17, [x16, #328]
  401898:	add	x16, x16, #0x148
  40189c:	br	x17

00000000004018a0 <strtol@plt>:
  4018a0:	adrp	x16, 417000 <ferror@plt+0x15600>
  4018a4:	ldr	x17, [x16, #336]
  4018a8:	add	x16, x16, #0x150
  4018ac:	br	x17

00000000004018b0 <free@plt>:
  4018b0:	adrp	x16, 417000 <ferror@plt+0x15600>
  4018b4:	ldr	x17, [x16, #344]
  4018b8:	add	x16, x16, #0x158
  4018bc:	br	x17

00000000004018c0 <scandir@plt>:
  4018c0:	adrp	x16, 417000 <ferror@plt+0x15600>
  4018c4:	ldr	x17, [x16, #352]
  4018c8:	add	x16, x16, #0x160
  4018cc:	br	x17

00000000004018d0 <vasprintf@plt>:
  4018d0:	adrp	x16, 417000 <ferror@plt+0x15600>
  4018d4:	ldr	x17, [x16, #360]
  4018d8:	add	x16, x16, #0x168
  4018dc:	br	x17

00000000004018e0 <strndup@plt>:
  4018e0:	adrp	x16, 417000 <ferror@plt+0x15600>
  4018e4:	ldr	x17, [x16, #368]
  4018e8:	add	x16, x16, #0x170
  4018ec:	br	x17

00000000004018f0 <strspn@plt>:
  4018f0:	adrp	x16, 417000 <ferror@plt+0x15600>
  4018f4:	ldr	x17, [x16, #376]
  4018f8:	add	x16, x16, #0x178
  4018fc:	br	x17

0000000000401900 <strchr@plt>:
  401900:	adrp	x16, 417000 <ferror@plt+0x15600>
  401904:	ldr	x17, [x16, #384]
  401908:	add	x16, x16, #0x180
  40190c:	br	x17

0000000000401910 <munmap@plt>:
  401910:	adrp	x16, 417000 <ferror@plt+0x15600>
  401914:	ldr	x17, [x16, #392]
  401918:	add	x16, x16, #0x188
  40191c:	br	x17

0000000000401920 <fflush@plt>:
  401920:	adrp	x16, 417000 <ferror@plt+0x15600>
  401924:	ldr	x17, [x16, #400]
  401928:	add	x16, x16, #0x190
  40192c:	br	x17

0000000000401930 <__lxstat@plt>:
  401930:	adrp	x16, 417000 <ferror@plt+0x15600>
  401934:	ldr	x17, [x16, #408]
  401938:	add	x16, x16, #0x198
  40193c:	br	x17

0000000000401940 <warnx@plt>:
  401940:	adrp	x16, 417000 <ferror@plt+0x15600>
  401944:	ldr	x17, [x16, #416]
  401948:	add	x16, x16, #0x1a0
  40194c:	br	x17

0000000000401950 <memchr@plt>:
  401950:	adrp	x16, 417000 <ferror@plt+0x15600>
  401954:	ldr	x17, [x16, #424]
  401958:	add	x16, x16, #0x1a8
  40195c:	br	x17

0000000000401960 <dcgettext@plt>:
  401960:	adrp	x16, 417000 <ferror@plt+0x15600>
  401964:	ldr	x17, [x16, #432]
  401968:	add	x16, x16, #0x1b0
  40196c:	br	x17

0000000000401970 <errx@plt>:
  401970:	adrp	x16, 417000 <ferror@plt+0x15600>
  401974:	ldr	x17, [x16, #440]
  401978:	add	x16, x16, #0x1b8
  40197c:	br	x17

0000000000401980 <strcspn@plt>:
  401980:	adrp	x16, 417000 <ferror@plt+0x15600>
  401984:	ldr	x17, [x16, #448]
  401988:	add	x16, x16, #0x1c0
  40198c:	br	x17

0000000000401990 <printf@plt>:
  401990:	adrp	x16, 417000 <ferror@plt+0x15600>
  401994:	ldr	x17, [x16, #456]
  401998:	add	x16, x16, #0x1c8
  40199c:	br	x17

00000000004019a0 <__assert_fail@plt>:
  4019a0:	adrp	x16, 417000 <ferror@plt+0x15600>
  4019a4:	ldr	x17, [x16, #464]
  4019a8:	add	x16, x16, #0x1d0
  4019ac:	br	x17

00000000004019b0 <__errno_location@plt>:
  4019b0:	adrp	x16, 417000 <ferror@plt+0x15600>
  4019b4:	ldr	x17, [x16, #472]
  4019b8:	add	x16, x16, #0x1d8
  4019bc:	br	x17

00000000004019c0 <__xstat@plt>:
  4019c0:	adrp	x16, 417000 <ferror@plt+0x15600>
  4019c4:	ldr	x17, [x16, #480]
  4019c8:	add	x16, x16, #0x1e0
  4019cc:	br	x17

00000000004019d0 <fprintf@plt>:
  4019d0:	adrp	x16, 417000 <ferror@plt+0x15600>
  4019d4:	ldr	x17, [x16, #488]
  4019d8:	add	x16, x16, #0x1e8
  4019dc:	br	x17

00000000004019e0 <err@plt>:
  4019e0:	adrp	x16, 417000 <ferror@plt+0x15600>
  4019e4:	ldr	x17, [x16, #496]
  4019e8:	add	x16, x16, #0x1f0
  4019ec:	br	x17

00000000004019f0 <setlocale@plt>:
  4019f0:	adrp	x16, 417000 <ferror@plt+0x15600>
  4019f4:	ldr	x17, [x16, #504]
  4019f8:	add	x16, x16, #0x1f8
  4019fc:	br	x17

0000000000401a00 <ferror@plt>:
  401a00:	adrp	x16, 417000 <ferror@plt+0x15600>
  401a04:	ldr	x17, [x16, #512]
  401a08:	add	x16, x16, #0x200
  401a0c:	br	x17

Disassembly of section .text:

0000000000401a10 <.text>:
  401a10:	mov	x29, #0x0                   	// #0
  401a14:	mov	x30, #0x0                   	// #0
  401a18:	mov	x5, x0
  401a1c:	ldr	x1, [sp]
  401a20:	add	x2, sp, #0x8
  401a24:	mov	x6, sp
  401a28:	movz	x0, #0x0, lsl #48
  401a2c:	movk	x0, #0x0, lsl #32
  401a30:	movk	x0, #0x40, lsl #16
  401a34:	movk	x0, #0x1b60
  401a38:	movz	x3, #0x0, lsl #48
  401a3c:	movk	x3, #0x0, lsl #32
  401a40:	movk	x3, #0x40, lsl #16
  401a44:	movk	x3, #0x5f98
  401a48:	movz	x4, #0x0, lsl #48
  401a4c:	movk	x4, #0x0, lsl #32
  401a50:	movk	x4, #0x40, lsl #16
  401a54:	movk	x4, #0x6018
  401a58:	bl	401760 <__libc_start_main@plt>
  401a5c:	bl	401830 <abort@plt>
  401a60:	adrp	x0, 416000 <ferror@plt+0x14600>
  401a64:	ldr	x0, [x0, #4064]
  401a68:	cbz	x0, 401a70 <ferror@plt+0x70>
  401a6c:	b	401800 <__gmon_start__@plt>
  401a70:	ret
  401a74:	adrp	x0, 417000 <ferror@plt+0x15600>
  401a78:	add	x0, x0, #0x228
  401a7c:	adrp	x1, 417000 <ferror@plt+0x15600>
  401a80:	add	x1, x1, #0x228
  401a84:	cmp	x0, x1
  401a88:	b.eq	401abc <ferror@plt+0xbc>  // b.none
  401a8c:	stp	x29, x30, [sp, #-32]!
  401a90:	mov	x29, sp
  401a94:	adrp	x0, 406000 <ferror@plt+0x4600>
  401a98:	ldr	x0, [x0, #104]
  401a9c:	str	x0, [sp, #24]
  401aa0:	mov	x1, x0
  401aa4:	cbz	x1, 401ab4 <ferror@plt+0xb4>
  401aa8:	adrp	x0, 417000 <ferror@plt+0x15600>
  401aac:	add	x0, x0, #0x228
  401ab0:	blr	x1
  401ab4:	ldp	x29, x30, [sp], #32
  401ab8:	ret
  401abc:	ret
  401ac0:	adrp	x0, 417000 <ferror@plt+0x15600>
  401ac4:	add	x0, x0, #0x228
  401ac8:	adrp	x1, 417000 <ferror@plt+0x15600>
  401acc:	add	x1, x1, #0x228
  401ad0:	sub	x0, x0, x1
  401ad4:	lsr	x1, x0, #63
  401ad8:	add	x0, x1, x0, asr #3
  401adc:	cmp	xzr, x0, asr #1
  401ae0:	b.eq	401b18 <ferror@plt+0x118>  // b.none
  401ae4:	stp	x29, x30, [sp, #-32]!
  401ae8:	mov	x29, sp
  401aec:	asr	x1, x0, #1
  401af0:	adrp	x0, 406000 <ferror@plt+0x4600>
  401af4:	ldr	x0, [x0, #112]
  401af8:	str	x0, [sp, #24]
  401afc:	mov	x2, x0
  401b00:	cbz	x2, 401b10 <ferror@plt+0x110>
  401b04:	adrp	x0, 417000 <ferror@plt+0x15600>
  401b08:	add	x0, x0, #0x228
  401b0c:	blr	x2
  401b10:	ldp	x29, x30, [sp], #32
  401b14:	ret
  401b18:	ret
  401b1c:	adrp	x0, 417000 <ferror@plt+0x15600>
  401b20:	ldrb	w0, [x0, #592]
  401b24:	cbnz	w0, 401b48 <ferror@plt+0x148>
  401b28:	stp	x29, x30, [sp, #-16]!
  401b2c:	mov	x29, sp
  401b30:	bl	401a74 <ferror@plt+0x74>
  401b34:	adrp	x0, 417000 <ferror@plt+0x15600>
  401b38:	mov	w1, #0x1                   	// #1
  401b3c:	strb	w1, [x0, #592]
  401b40:	ldp	x29, x30, [sp], #16
  401b44:	ret
  401b48:	ret
  401b4c:	stp	x29, x30, [sp, #-16]!
  401b50:	mov	x29, sp
  401b54:	bl	401ac0 <ferror@plt+0xc0>
  401b58:	ldp	x29, x30, [sp], #16
  401b5c:	ret
  401b60:	sub	sp, sp, #0xf0
  401b64:	stp	x22, x21, [sp, #208]
  401b68:	stp	x20, x19, [sp, #224]
  401b6c:	mov	x20, x1
  401b70:	mov	w21, w0
  401b74:	mov	w8, #0x4c                  	// #76
  401b78:	mov	x0, xzr
  401b7c:	mov	x1, xzr
  401b80:	mov	w2, wzr
  401b84:	stp	x29, x30, [sp, #144]
  401b88:	stp	x28, x27, [sp, #160]
  401b8c:	stp	x26, x25, [sp, #176]
  401b90:	stp	x24, x23, [sp, #192]
  401b94:	add	x29, sp, #0x90
  401b98:	str	x8, [sp, #8]
  401b9c:	bl	4016d0 <crc32@plt>
  401ba0:	adrp	x1, 406000 <ferror@plt+0x4600>
  401ba4:	mov	x19, x0
  401ba8:	adrp	x9, 417000 <ferror@plt+0x15600>
  401bac:	adrp	x8, 417000 <ferror@plt+0x15600>
  401bb0:	add	x1, x1, #0xa1c
  401bb4:	mov	w0, #0x6                   	// #6
  401bb8:	strb	wzr, [x9, #600]
  401bbc:	str	xzr, [x8, #608]
  401bc0:	bl	4019f0 <setlocale@plt>
  401bc4:	adrp	x22, 406000 <ferror@plt+0x4600>
  401bc8:	add	x22, x22, #0x17c
  401bcc:	adrp	x1, 406000 <ferror@plt+0x4600>
  401bd0:	add	x1, x1, #0x187
  401bd4:	mov	x0, x22
  401bd8:	bl	401750 <bindtextdomain@plt>
  401bdc:	mov	x0, x22
  401be0:	bl	401850 <textdomain@plt>
  401be4:	bl	4023c4 <ferror@plt+0x9c4>
  401be8:	cmp	w21, #0x2
  401bec:	b.lt	401c1c <ferror@plt+0x21c>  // b.tstop
  401bf0:	ldr	x22, [x20, #8]
  401bf4:	adrp	x1, 406000 <ferror@plt+0x4600>
  401bf8:	add	x1, x1, #0x888
  401bfc:	mov	x0, x22
  401c00:	bl	401860 <strcmp@plt>
  401c04:	cbz	w0, 402258 <ferror@plt+0x858>
  401c08:	adrp	x1, 406000 <ferror@plt+0x4600>
  401c0c:	add	x1, x1, #0x8a6
  401c10:	mov	x0, x22
  401c14:	bl	401860 <strcmp@plt>
  401c18:	cbz	w0, 402228 <ferror@plt+0x828>
  401c1c:	mov	w0, #0x10                  	// #16
  401c20:	str	x19, [sp]
  401c24:	bl	4045e8 <ferror@plt+0x2be8>
  401c28:	adrp	x22, 406000 <ferror@plt+0x4600>
  401c2c:	adrp	x24, 406000 <ferror@plt+0x4600>
  401c30:	add	x22, x22, #0x1b7
  401c34:	add	x24, x24, #0x78
  401c38:	mov	w23, #0x1                   	// #1
  401c3c:	adrp	x26, 417000 <ferror@plt+0x15600>
  401c40:	adrp	x19, 417000 <ferror@plt+0x15600>
  401c44:	adrp	x27, 417000 <ferror@plt+0x15600>
  401c48:	adrp	x25, 417000 <ferror@plt+0x15600>
  401c4c:	mov	w0, w21
  401c50:	mov	x1, x20
  401c54:	mov	x2, x22
  401c58:	bl	401790 <getopt@plt>
  401c5c:	add	w8, w0, #0x1
  401c60:	cmp	w8, #0x7b
  401c64:	b.hi	4022c4 <ferror@plt+0x8c4>  // b.pmore
  401c68:	adr	x9, 401c4c <ferror@plt+0x24c>
  401c6c:	ldrh	w10, [x24, x8, lsl #1]
  401c70:	add	x9, x9, x10, lsl #2
  401c74:	br	x9
  401c78:	adrp	x8, 417000 <ferror@plt+0x15600>
  401c7c:	strb	w23, [x8, #620]
  401c80:	b	401c4c <ferror@plt+0x24c>
  401c84:	ldr	x8, [x26, #560]
  401c88:	adrp	x9, 417000 <ferror@plt+0x15600>
  401c8c:	str	x8, [x9, #648]
  401c90:	b	401c4c <ferror@plt+0x24c>
  401c94:	strb	w23, [x25, #660]
  401c98:	b	401c4c <ferror@plt+0x24c>
  401c9c:	ldr	x28, [x26, #560]
  401ca0:	adrp	x1, 406000 <ferror@plt+0x4600>
  401ca4:	mov	w2, #0x5                   	// #5
  401ca8:	mov	x0, xzr
  401cac:	add	x1, x1, #0x1c9
  401cb0:	bl	401960 <dcgettext@plt>
  401cb4:	mov	x1, x0
  401cb8:	mov	x0, x28
  401cbc:	bl	404e48 <ferror@plt+0x3448>
  401cc0:	str	w0, [x19, #616]
  401cc4:	b	401c4c <ferror@plt+0x24c>
  401cc8:	ldr	x28, [x26, #560]
  401ccc:	adrp	x1, 406000 <ferror@plt+0x4600>
  401cd0:	add	x1, x1, #0x204
  401cd4:	mov	x0, x28
  401cd8:	bl	401860 <strcmp@plt>
  401cdc:	cbz	w0, 401d94 <ferror@plt+0x394>
  401ce0:	adrp	x1, 406000 <ferror@plt+0x4600>
  401ce4:	mov	x0, x28
  401ce8:	add	x1, x1, #0x208
  401cec:	bl	401860 <strcmp@plt>
  401cf0:	cbz	w0, 401da0 <ferror@plt+0x3a0>
  401cf4:	adrp	x1, 406000 <ferror@plt+0x4600>
  401cf8:	mov	x0, x28
  401cfc:	add	x1, x1, #0x20f
  401d00:	bl	401860 <strcmp@plt>
  401d04:	cbz	w0, 401c4c <ferror@plt+0x24c>
  401d08:	b	402264 <ferror@plt+0x864>
  401d0c:	ldr	x28, [x26, #560]
  401d10:	adrp	x1, 406000 <ferror@plt+0x4600>
  401d14:	mov	w2, #0x5                   	// #5
  401d18:	mov	x0, xzr
  401d1c:	add	x1, x1, #0x1e4
  401d20:	bl	401960 <dcgettext@plt>
  401d24:	mov	x1, x0
  401d28:	mov	x0, x28
  401d2c:	bl	404e48 <ferror@plt+0x3448>
  401d30:	adrp	x8, 417000 <ferror@plt+0x15600>
  401d34:	str	w0, [x8, #624]
  401d38:	b	401c4c <ferror@plt+0x24c>
  401d3c:	ldr	x0, [x26, #560]
  401d40:	adrp	x8, 417000 <ferror@plt+0x15600>
  401d44:	add	x1, sp, #0x10
  401d48:	str	x0, [x8, #632]
  401d4c:	bl	406040 <ferror@plt+0x4640>
  401d50:	tbnz	w0, #31, 402284 <ferror@plt+0x884>
  401d54:	ldr	w8, [sp, #64]
  401d58:	ldr	x9, [sp, #8]
  401d5c:	adrp	x10, 417000 <ferror@plt+0x15600>
  401d60:	str	w8, [x10, #640]
  401d64:	add	w8, w8, #0x3
  401d68:	add	x8, x9, w8, sxtw
  401d6c:	str	x8, [sp, #8]
  401d70:	b	401c4c <ferror@plt+0x24c>
  401d74:	ldr	x8, [sp, #8]
  401d78:	strb	w23, [x27, #656]
  401d7c:	add	x8, x8, #0x200
  401d80:	str	x8, [sp, #8]
  401d84:	b	401c4c <ferror@plt+0x24c>
  401d88:	adrp	x8, 417000 <ferror@plt+0x15600>
  401d8c:	strb	w23, [x8, #664]
  401d90:	b	401c4c <ferror@plt+0x24c>
  401d94:	adrp	x8, 417000 <ferror@plt+0x15600>
  401d98:	strb	w23, [x8, #600]
  401d9c:	b	401c4c <ferror@plt+0x24c>
  401da0:	adrp	x8, 417000 <ferror@plt+0x15600>
  401da4:	strb	wzr, [x8, #600]
  401da8:	b	401c4c <ferror@plt+0x24c>
  401dac:	adrp	x8, 417000 <ferror@plt+0x15600>
  401db0:	ldrsw	x8, [x8, #568]
  401db4:	sub	w9, w21, w8
  401db8:	cmp	w9, #0x2
  401dbc:	b.ne	4022ac <ferror@plt+0x8ac>  // b.any
  401dc0:	ldr	x21, [x20, x8, lsl #3]
  401dc4:	add	w8, w8, #0x1
  401dc8:	ldr	w9, [x19, #616]
  401dcc:	ldr	x22, [x20, w8, sxtw #3]
  401dd0:	cbnz	w9, 401ddc <ferror@plt+0x3dc>
  401dd4:	bl	4017d0 <getpagesize@plt>
  401dd8:	str	w0, [x19, #616]
  401ddc:	add	x1, sp, #0x10
  401de0:	mov	x0, x21
  401de4:	bl	406030 <ferror@plt+0x4630>
  401de8:	tbnz	w0, #31, 4022fc <ferror@plt+0x8fc>
  401dec:	mov	w1, #0x241                 	// #577
  401df0:	mov	w2, #0x1b6                 	// #438
  401df4:	mov	x0, x22
  401df8:	bl	401730 <open@plt>
  401dfc:	tbnz	w0, #31, 402320 <ferror@plt+0x920>
  401e00:	mov	w20, w0
  401e04:	bl	402630 <ferror@plt+0xc30>
  401e08:	ldr	w8, [sp, #32]
  401e0c:	ldp	w9, w10, [sp, #40]
  401e10:	add	x23, x0, #0x50
  401e14:	mov	x22, x0
  401e18:	str	w8, [x0, #8]
  401e1c:	stp	w9, w10, [x0, #16]
  401e20:	add	x2, sp, #0x8
  401e24:	mov	x0, x21
  401e28:	mov	x1, x23
  401e2c:	bl	402664 <ferror@plt+0xc64>
  401e30:	str	w0, [x22, #12]
  401e34:	add	x2, sp, #0x8
  401e38:	mov	x0, x22
  401e3c:	mov	x1, x22
  401e40:	bl	40295c <ferror@plt+0xf5c>
  401e44:	ldr	x8, [sp, #8]
  401e48:	ldr	w9, [x19, #616]
  401e4c:	sub	x8, x8, #0x1
  401e50:	sub	w9, w9, #0x1
  401e54:	orr	x24, x8, x9
  401e58:	add	x8, x24, #0x1
  401e5c:	str	x8, [sp, #8]
  401e60:	bl	4029cc <ferror@plt+0xfcc>
  401e64:	mov	w21, w0
  401e68:	cmp	x24, x21
  401e6c:	b.lt	401e98 <ferror@plt+0x498>  // b.tstop
  401e70:	adrp	x1, 406000 <ferror@plt+0x4600>
  401e74:	add	x1, x1, #0x2a3
  401e78:	mov	w2, #0x5                   	// #5
  401e7c:	mov	x0, xzr
  401e80:	bl	401960 <dcgettext@plt>
  401e84:	ldr	x8, [sp, #8]
  401e88:	ubfx	x2, x21, #20, #12
  401e8c:	asr	x1, x8, #20
  401e90:	bl	401940 <warnx@plt>
  401e94:	str	x21, [sp, #8]
  401e98:	ldr	x8, [sp, #8]
  401e9c:	mov	w2, #0x3                   	// #3
  401ea0:	mov	w3, #0x22                  	// #34
  401ea4:	mov	w4, #0xffffffff            	// #-1
  401ea8:	cmp	x8, #0x0
  401eac:	csinc	x1, x8, xzr, ne  // ne = any
  401eb0:	mov	x0, xzr
  401eb4:	mov	x5, xzr
  401eb8:	bl	401890 <mmap@plt>
  401ebc:	mov	x21, x0
  401ec0:	cmn	w21, #0x1
  401ec4:	b.eq	402344 <ferror@plt+0x944>  // b.none
  401ec8:	ldrb	w8, [x27, #656]
  401ecc:	mov	x0, x21
  401ed0:	mov	w1, wzr
  401ed4:	cmp	w8, #0x0
  401ed8:	mov	w8, #0x200                 	// #512
  401edc:	csel	x24, x8, xzr, ne  // ne = any
  401ee0:	mov	x2, x24
  401ee4:	bl	401780 <memset@plt>
  401ee8:	adrp	x8, 417000 <ferror@plt+0x15600>
  401eec:	ldr	x8, [x8, #632]
  401ef0:	mov	w9, #0x4c                  	// #76
  401ef4:	orr	x24, x24, x9
  401ef8:	cbz	x8, 401f40 <ferror@plt+0x540>
  401efc:	ldrb	w8, [x25, #660]
  401f00:	cmp	w8, #0x1
  401f04:	b.ne	401f28 <ferror@plt+0x528>  // b.any
  401f08:	adrp	x1, 406000 <ferror@plt+0x4600>
  401f0c:	add	x1, x1, #0x32a
  401f10:	mov	w2, #0x5                   	// #5
  401f14:	mov	x0, xzr
  401f18:	bl	401960 <dcgettext@plt>
  401f1c:	adrp	x8, 417000 <ferror@plt+0x15600>
  401f20:	ldr	x1, [x8, #632]
  401f24:	bl	401990 <printf@plt>
  401f28:	adrp	x8, 417000 <ferror@plt+0x15600>
  401f2c:	ldr	x0, [x8, #632]
  401f30:	mov	x1, x21
  401f34:	mov	w2, w24
  401f38:	bl	4029ec <ferror@plt+0xfec>
  401f3c:	mov	w24, w0
  401f40:	ldr	x0, [x23]
  401f44:	mov	x1, x21
  401f48:	mov	w2, w24
  401f4c:	bl	402b04 <ferror@plt+0x1104>
  401f50:	ldrb	w8, [x25, #660]
  401f54:	mov	w23, w0
  401f58:	cmp	w8, #0x1
  401f5c:	b.ne	401f80 <ferror@plt+0x580>  // b.any
  401f60:	adrp	x1, 406000 <ferror@plt+0x4600>
  401f64:	add	x1, x1, #0x339
  401f68:	mov	w2, #0x5                   	// #5
  401f6c:	mov	x0, xzr
  401f70:	mov	w24, w23
  401f74:	bl	401960 <dcgettext@plt>
  401f78:	mov	x1, x24
  401f7c:	bl	401990 <printf@plt>
  401f80:	mov	x0, x22
  401f84:	mov	x1, x21
  401f88:	mov	w2, w23
  401f8c:	bl	402d48 <ferror@plt+0x1348>
  401f90:	ldr	w8, [x19, #616]
  401f94:	ldrb	w10, [x25, #660]
  401f98:	mov	w9, w0
  401f9c:	sub	x9, x9, #0x1
  401fa0:	sub	w8, w8, #0x1
  401fa4:	orr	x24, x9, x8
  401fa8:	cmp	w10, #0x1
  401fac:	add	x23, x24, #0x1
  401fb0:	b.ne	401fd0 <ferror@plt+0x5d0>  // b.any
  401fb4:	adrp	x1, 406000 <ferror@plt+0x4600>
  401fb8:	add	x1, x1, #0x354
  401fbc:	mov	w2, #0x5                   	// #5
  401fc0:	mov	x0, xzr
  401fc4:	bl	401960 <dcgettext@plt>
  401fc8:	asr	x1, x23, #10
  401fcc:	bl	401990 <printf@plt>
  401fd0:	ldrb	w8, [x27, #656]
  401fd4:	mov	x0, x22
  401fd8:	mov	w2, w23
  401fdc:	cmp	w8, #0x0
  401fe0:	mov	w8, #0x200                 	// #512
  401fe4:	csel	x8, x8, xzr, ne  // ne = any
  401fe8:	add	x1, x21, x8
  401fec:	bl	402e08 <ferror@plt+0x1408>
  401ff0:	ldrb	w8, [x25, #660]
  401ff4:	ldr	x19, [sp]
  401ff8:	cmp	w8, #0x1
  401ffc:	b.ne	40201c <ferror@plt+0x61c>  // b.any
  402000:	adrp	x1, 406000 <ferror@plt+0x4600>
  402004:	add	x1, x1, #0x36f
  402008:	mov	w2, #0x5                   	// #5
  40200c:	mov	x0, xzr
  402010:	bl	401960 <dcgettext@plt>
  402014:	mov	w1, #0x4c                  	// #76
  402018:	bl	401990 <printf@plt>
  40201c:	ldrb	w8, [x27, #656]
  402020:	mov	w22, #0x200                 	// #512
  402024:	and	x0, x19, #0xffffffff
  402028:	cmp	w8, #0x0
  40202c:	csel	x8, x22, xzr, ne  // ne = any
  402030:	add	x1, x21, x8
  402034:	sub	w2, w23, w8
  402038:	bl	4016d0 <crc32@plt>
  40203c:	adrp	x8, 417000 <ferror@plt+0x15600>
  402040:	ldrb	w8, [x8, #600]
  402044:	mov	x19, x0
  402048:	mov	w1, w19
  40204c:	mov	w0, w8
  402050:	bl	40383c <ferror@plt+0x1e3c>
  402054:	ldrb	w8, [x27, #656]
  402058:	cmp	w8, #0x0
  40205c:	csel	x8, x22, xzr, ne  // ne = any
  402060:	add	x8, x21, x8
  402064:	str	w0, [x8, #32]
  402068:	ldrb	w8, [x25, #660]
  40206c:	cmp	w8, #0x1
  402070:	b.ne	402090 <ferror@plt+0x690>  // b.any
  402074:	adrp	x1, 406000 <ferror@plt+0x4600>
  402078:	add	x1, x1, #0x387
  40207c:	mov	w2, #0x5                   	// #5
  402080:	mov	x0, xzr
  402084:	bl	401960 <dcgettext@plt>
  402088:	mov	w1, w19
  40208c:	bl	401990 <printf@plt>
  402090:	ldr	x8, [sp, #8]
  402094:	cmp	x8, x24
  402098:	b.le	402350 <ferror@plt+0x950>
  40209c:	mov	w0, w20
  4020a0:	mov	x1, x21
  4020a4:	mov	x2, x23
  4020a8:	bl	401810 <write@plt>
  4020ac:	cmp	x23, x0
  4020b0:	b.ne	402378 <ferror@plt+0x978>  // b.any
  4020b4:	mov	w0, w20
  4020b8:	bl	402f6c <ferror@plt+0x156c>
  4020bc:	cbnz	w0, 4023a4 <ferror@plt+0x9a4>
  4020c0:	adrp	x19, 417000 <ferror@plt+0x15600>
  4020c4:	ldrb	w8, [x19, #668]
  4020c8:	cmp	w8, #0x1
  4020cc:	b.ne	4020ec <ferror@plt+0x6ec>  // b.any
  4020d0:	adrp	x1, 406000 <ferror@plt+0x4600>
  4020d4:	add	x1, x1, #0x3ff
  4020d8:	mov	w2, #0x5                   	// #5
  4020dc:	mov	x0, xzr
  4020e0:	bl	401960 <dcgettext@plt>
  4020e4:	mov	w1, #0xff                  	// #255
  4020e8:	bl	401940 <warnx@plt>
  4020ec:	adrp	x20, 417000 <ferror@plt+0x15600>
  4020f0:	ldrb	w8, [x20, #672]
  4020f4:	cmp	w8, #0x1
  4020f8:	b.ne	402114 <ferror@plt+0x714>  // b.any
  4020fc:	adrp	x1, 406000 <ferror@plt+0x4600>
  402100:	add	x1, x1, #0x429
  402104:	mov	w2, #0x5                   	// #5
  402108:	mov	x0, xzr
  40210c:	bl	401960 <dcgettext@plt>
  402110:	bl	401940 <warnx@plt>
  402114:	adrp	x21, 417000 <ferror@plt+0x15600>
  402118:	ldrb	w8, [x21, #676]
  40211c:	cmp	w8, #0x1
  402120:	b.ne	402140 <ferror@plt+0x740>  // b.any
  402124:	adrp	x1, 406000 <ferror@plt+0x4600>
  402128:	add	x1, x1, #0x454
  40212c:	mov	w2, #0x5                   	// #5
  402130:	mov	x0, xzr
  402134:	bl	401960 <dcgettext@plt>
  402138:	mov	w1, #0x10                  	// #16
  40213c:	bl	401940 <warnx@plt>
  402140:	adrp	x22, 417000 <ferror@plt+0x15600>
  402144:	ldrb	w8, [x22, #680]
  402148:	cmp	w8, #0x1
  40214c:	b.ne	40216c <ferror@plt+0x76c>  // b.any
  402150:	adrp	x1, 406000 <ferror@plt+0x4600>
  402154:	add	x1, x1, #0x48b
  402158:	mov	w2, #0x5                   	// #5
  40215c:	mov	x0, xzr
  402160:	bl	401960 <dcgettext@plt>
  402164:	mov	w1, #0x10                  	// #16
  402168:	bl	401940 <warnx@plt>
  40216c:	adrp	x23, 417000 <ferror@plt+0x15600>
  402170:	ldrb	w8, [x23, #684]
  402174:	cmp	w8, #0x1
  402178:	b.ne	402198 <ferror@plt+0x798>  // b.any
  40217c:	adrp	x1, 406000 <ferror@plt+0x4600>
  402180:	add	x1, x1, #0x4d2
  402184:	mov	w2, #0x5                   	// #5
  402188:	mov	x0, xzr
  40218c:	bl	401960 <dcgettext@plt>
  402190:	mov	w1, #0x8                   	// #8
  402194:	bl	401940 <warnx@plt>
  402198:	adrp	x24, 417000 <ferror@plt+0x15600>
  40219c:	ldrb	w8, [x24, #688]
  4021a0:	cmp	w8, #0x1
  4021a4:	b.ne	4021c4 <ferror@plt+0x7c4>  // b.any
  4021a8:	adrp	x1, 406000 <ferror@plt+0x4600>
  4021ac:	add	x1, x1, #0x519
  4021b0:	mov	w2, #0x5                   	// #5
  4021b4:	mov	x0, xzr
  4021b8:	bl	401960 <dcgettext@plt>
  4021bc:	mov	w1, #0x1a                  	// #26
  4021c0:	bl	401940 <warnx@plt>
  4021c4:	adrp	x8, 417000 <ferror@plt+0x15600>
  4021c8:	ldrb	w8, [x8, #620]
  4021cc:	cmp	w8, #0x1
  4021d0:	b.ne	402204 <ferror@plt+0x804>  // b.any
  4021d4:	ldrb	w8, [x19, #668]
  4021d8:	tbnz	w8, #0, 40225c <ferror@plt+0x85c>
  4021dc:	ldrb	w8, [x20, #672]
  4021e0:	tbnz	w8, #0, 40225c <ferror@plt+0x85c>
  4021e4:	ldrb	w8, [x21, #676]
  4021e8:	tbnz	w8, #0, 40225c <ferror@plt+0x85c>
  4021ec:	ldrb	w8, [x22, #680]
  4021f0:	tbnz	w8, #0, 40225c <ferror@plt+0x85c>
  4021f4:	ldrb	w8, [x23, #684]
  4021f8:	tbnz	w8, #0, 40225c <ferror@plt+0x85c>
  4021fc:	ldrb	w8, [x24, #688]
  402200:	cbnz	w8, 40225c <ferror@plt+0x85c>
  402204:	ldp	x20, x19, [sp, #224]
  402208:	ldp	x22, x21, [sp, #208]
  40220c:	ldp	x24, x23, [sp, #192]
  402210:	ldp	x26, x25, [sp, #176]
  402214:	ldp	x28, x27, [sp, #160]
  402218:	ldp	x29, x30, [sp, #144]
  40221c:	mov	w0, wzr
  402220:	add	sp, sp, #0xf0
  402224:	ret
  402228:	adrp	x1, 406000 <ferror@plt+0x4600>
  40222c:	add	x1, x1, #0x199
  402230:	mov	w2, #0x5                   	// #5
  402234:	mov	x0, xzr
  402238:	bl	401960 <dcgettext@plt>
  40223c:	adrp	x8, 417000 <ferror@plt+0x15600>
  402240:	ldr	x1, [x8, #584]
  402244:	adrp	x2, 406000 <ferror@plt+0x4600>
  402248:	add	x2, x2, #0x1a5
  40224c:	bl	401990 <printf@plt>
  402250:	mov	w0, wzr
  402254:	bl	401650 <exit@plt>
  402258:	bl	4023e0 <ferror@plt+0x9e0>
  40225c:	mov	w0, #0x8                   	// #8
  402260:	bl	401650 <exit@plt>
  402264:	adrp	x1, 406000 <ferror@plt+0x4600>
  402268:	add	x1, x1, #0x214
  40226c:	mov	w2, #0x5                   	// #5
  402270:	mov	x0, xzr
  402274:	bl	401960 <dcgettext@plt>
  402278:	mov	x1, x0
  40227c:	mov	w0, #0x10                  	// #16
  402280:	bl	401970 <errx@plt>
  402284:	adrp	x1, 406000 <ferror@plt+0x4600>
  402288:	add	x1, x1, #0x251
  40228c:	mov	w2, #0x5                   	// #5
  402290:	mov	x0, xzr
  402294:	bl	401960 <dcgettext@plt>
  402298:	adrp	x8, 417000 <ferror@plt+0x15600>
  40229c:	ldr	x2, [x8, #632]
  4022a0:	mov	x1, x0
  4022a4:	mov	w0, #0x10                  	// #16
  4022a8:	bl	4019e0 <err@plt>
  4022ac:	adrp	x1, 406000 <ferror@plt+0x4600>
  4022b0:	add	x1, x1, #0x28a
  4022b4:	mov	w2, #0x5                   	// #5
  4022b8:	mov	x0, xzr
  4022bc:	bl	401960 <dcgettext@plt>
  4022c0:	bl	401940 <warnx@plt>
  4022c4:	adrp	x8, 417000 <ferror@plt+0x15600>
  4022c8:	ldr	x19, [x8, #552]
  4022cc:	adrp	x1, 406000 <ferror@plt+0x4600>
  4022d0:	add	x1, x1, #0x263
  4022d4:	mov	w2, #0x5                   	// #5
  4022d8:	mov	x0, xzr
  4022dc:	bl	401960 <dcgettext@plt>
  4022e0:	adrp	x8, 417000 <ferror@plt+0x15600>
  4022e4:	ldr	x2, [x8, #584]
  4022e8:	mov	x1, x0
  4022ec:	mov	x0, x19
  4022f0:	bl	4019d0 <fprintf@plt>
  4022f4:	mov	w0, #0x10                  	// #16
  4022f8:	bl	401650 <exit@plt>
  4022fc:	adrp	x1, 406000 <ferror@plt+0x4600>
  402300:	add	x1, x1, #0x251
  402304:	mov	w2, #0x5                   	// #5
  402308:	mov	x0, xzr
  40230c:	bl	401960 <dcgettext@plt>
  402310:	mov	x1, x0
  402314:	mov	w0, #0x10                  	// #16
  402318:	mov	x2, x21
  40231c:	bl	4019e0 <err@plt>
  402320:	adrp	x1, 406000 <ferror@plt+0x4600>
  402324:	add	x1, x1, #0x294
  402328:	mov	w2, #0x5                   	// #5
  40232c:	mov	x0, xzr
  402330:	bl	401960 <dcgettext@plt>
  402334:	mov	x1, x0
  402338:	mov	w0, #0x10                  	// #16
  40233c:	mov	x2, x22
  402340:	bl	4019e0 <err@plt>
  402344:	adrp	x1, 406000 <ferror@plt+0x4600>
  402348:	add	x1, x1, #0x31c
  40234c:	b	4023ac <ferror@plt+0x9ac>
  402350:	adrp	x1, 406000 <ferror@plt+0x4600>
  402354:	add	x1, x1, #0x390
  402358:	mov	w2, #0x5                   	// #5
  40235c:	mov	x0, xzr
  402360:	bl	401960 <dcgettext@plt>
  402364:	ldr	x2, [sp, #8]
  402368:	mov	x1, x0
  40236c:	mov	w0, #0x8                   	// #8
  402370:	mov	x3, x23
  402374:	bl	401970 <errx@plt>
  402378:	adrp	x1, 406000 <ferror@plt+0x4600>
  40237c:	mov	x19, x0
  402380:	add	x1, x1, #0x3d4
  402384:	mov	w2, #0x5                   	// #5
  402388:	mov	x0, xzr
  40238c:	bl	401960 <dcgettext@plt>
  402390:	mov	x1, x0
  402394:	mov	w0, #0x8                   	// #8
  402398:	mov	x2, x19
  40239c:	mov	x3, x23
  4023a0:	bl	401970 <errx@plt>
  4023a4:	adrp	x1, 406000 <ferror@plt+0x4600>
  4023a8:	add	x1, x1, #0x3f5
  4023ac:	mov	w2, #0x5                   	// #5
  4023b0:	mov	x0, xzr
  4023b4:	bl	401960 <dcgettext@plt>
  4023b8:	mov	x1, x0
  4023bc:	mov	w0, #0x8                   	// #8
  4023c0:	bl	4019e0 <err@plt>
  4023c4:	stp	x29, x30, [sp, #-16]!
  4023c8:	adrp	x0, 402000 <ferror@plt+0x600>
  4023cc:	add	x0, x0, #0xfa4
  4023d0:	mov	x29, sp
  4023d4:	bl	406020 <ferror@plt+0x4620>
  4023d8:	ldp	x29, x30, [sp], #16
  4023dc:	ret
  4023e0:	stp	x29, x30, [sp, #-32]!
  4023e4:	adrp	x1, 406000 <ferror@plt+0x4600>
  4023e8:	add	x1, x1, #0x596
  4023ec:	mov	w2, #0x5                   	// #5
  4023f0:	mov	x0, xzr
  4023f4:	str	x19, [sp, #16]
  4023f8:	mov	x29, sp
  4023fc:	bl	401960 <dcgettext@plt>
  402400:	adrp	x19, 417000 <ferror@plt+0x15600>
  402404:	ldr	x1, [x19, #576]
  402408:	bl	401640 <fputs@plt>
  40240c:	adrp	x1, 406000 <ferror@plt+0x4600>
  402410:	add	x1, x1, #0x59f
  402414:	mov	w2, #0x5                   	// #5
  402418:	mov	x0, xzr
  40241c:	bl	401960 <dcgettext@plt>
  402420:	adrp	x8, 417000 <ferror@plt+0x15600>
  402424:	ldr	x1, [x8, #584]
  402428:	bl	401990 <printf@plt>
  40242c:	ldr	x1, [x19, #576]
  402430:	mov	w0, #0xa                   	// #10
  402434:	bl	4016c0 <fputc@plt>
  402438:	adrp	x1, 406000 <ferror@plt+0x4600>
  40243c:	add	x1, x1, #0x5f8
  402440:	mov	w2, #0x5                   	// #5
  402444:	mov	x0, xzr
  402448:	bl	401960 <dcgettext@plt>
  40244c:	bl	401840 <puts@plt>
  402450:	adrp	x1, 406000 <ferror@plt+0x4600>
  402454:	add	x1, x1, #0x619
  402458:	mov	w2, #0x5                   	// #5
  40245c:	mov	x0, xzr
  402460:	bl	401960 <dcgettext@plt>
  402464:	ldr	x1, [x19, #576]
  402468:	bl	401640 <fputs@plt>
  40246c:	adrp	x1, 406000 <ferror@plt+0x4600>
  402470:	add	x1, x1, #0x624
  402474:	mov	w2, #0x5                   	// #5
  402478:	mov	x0, xzr
  40247c:	bl	401960 <dcgettext@plt>
  402480:	bl	401840 <puts@plt>
  402484:	adrp	x1, 406000 <ferror@plt+0x4600>
  402488:	add	x1, x1, #0x63f
  40248c:	mov	w2, #0x5                   	// #5
  402490:	mov	x0, xzr
  402494:	bl	401960 <dcgettext@plt>
  402498:	bl	401840 <puts@plt>
  40249c:	adrp	x1, 406000 <ferror@plt+0x4600>
  4024a0:	add	x1, x1, #0x67f
  4024a4:	mov	w2, #0x5                   	// #5
  4024a8:	mov	x0, xzr
  4024ac:	bl	401960 <dcgettext@plt>
  4024b0:	bl	401840 <puts@plt>
  4024b4:	adrp	x1, 406000 <ferror@plt+0x4600>
  4024b8:	add	x1, x1, #0x6b8
  4024bc:	mov	w2, #0x5                   	// #5
  4024c0:	mov	x0, xzr
  4024c4:	bl	401960 <dcgettext@plt>
  4024c8:	bl	401840 <puts@plt>
  4024cc:	adrp	x1, 406000 <ferror@plt+0x4600>
  4024d0:	add	x1, x1, #0x6ea
  4024d4:	mov	w2, #0x5                   	// #5
  4024d8:	mov	x0, xzr
  4024dc:	bl	401960 <dcgettext@plt>
  4024e0:	adrp	x3, 406000 <ferror@plt+0x4600>
  4024e4:	adrp	x1, 406000 <ferror@plt+0x4600>
  4024e8:	adrp	x2, 406000 <ferror@plt+0x4600>
  4024ec:	add	x3, x3, #0x20f
  4024f0:	add	x1, x1, #0x204
  4024f4:	add	x2, x2, #0x208
  4024f8:	mov	x4, x3
  4024fc:	bl	401990 <printf@plt>
  402500:	adrp	x1, 406000 <ferror@plt+0x4600>
  402504:	add	x1, x1, #0x728
  402508:	mov	w2, #0x5                   	// #5
  40250c:	mov	x0, xzr
  402510:	bl	401960 <dcgettext@plt>
  402514:	bl	401840 <puts@plt>
  402518:	adrp	x1, 406000 <ferror@plt+0x4600>
  40251c:	add	x1, x1, #0x760
  402520:	mov	w2, #0x5                   	// #5
  402524:	mov	x0, xzr
  402528:	bl	401960 <dcgettext@plt>
  40252c:	bl	401840 <puts@plt>
  402530:	adrp	x1, 406000 <ferror@plt+0x4600>
  402534:	add	x1, x1, #0x78e
  402538:	mov	w2, #0x5                   	// #5
  40253c:	mov	x0, xzr
  402540:	bl	401960 <dcgettext@plt>
  402544:	mov	w1, #0x200                 	// #512
  402548:	bl	401990 <printf@plt>
  40254c:	adrp	x1, 406000 <ferror@plt+0x4600>
  402550:	add	x1, x1, #0x7bd
  402554:	mov	w2, #0x5                   	// #5
  402558:	mov	x0, xzr
  40255c:	bl	401960 <dcgettext@plt>
  402560:	bl	401840 <puts@plt>
  402564:	adrp	x1, 406000 <ferror@plt+0x4600>
  402568:	add	x1, x1, #0x7fa
  40256c:	mov	w2, #0x5                   	// #5
  402570:	mov	x0, xzr
  402574:	bl	401960 <dcgettext@plt>
  402578:	bl	401840 <puts@plt>
  40257c:	adrp	x1, 406000 <ferror@plt+0x4600>
  402580:	add	x1, x1, #0x81e
  402584:	mov	w2, #0x5                   	// #5
  402588:	mov	x0, xzr
  40258c:	bl	401960 <dcgettext@plt>
  402590:	bl	401840 <puts@plt>
  402594:	adrp	x1, 406000 <ferror@plt+0x4600>
  402598:	add	x1, x1, #0x856
  40259c:	mov	w2, #0x5                   	// #5
  4025a0:	mov	x0, xzr
  4025a4:	bl	401960 <dcgettext@plt>
  4025a8:	bl	401840 <puts@plt>
  4025ac:	ldr	x1, [x19, #576]
  4025b0:	mov	w0, #0xa                   	// #10
  4025b4:	bl	4016c0 <fputc@plt>
  4025b8:	adrp	x1, 406000 <ferror@plt+0x4600>
  4025bc:	add	x1, x1, #0x88f
  4025c0:	mov	w2, #0x5                   	// #5
  4025c4:	mov	x0, xzr
  4025c8:	bl	401960 <dcgettext@plt>
  4025cc:	adrp	x1, 406000 <ferror@plt+0x4600>
  4025d0:	mov	x19, x0
  4025d4:	add	x1, x1, #0x8b0
  4025d8:	mov	w2, #0x5                   	// #5
  4025dc:	mov	x0, xzr
  4025e0:	bl	401960 <dcgettext@plt>
  4025e4:	mov	x4, x0
  4025e8:	adrp	x0, 406000 <ferror@plt+0x4600>
  4025ec:	adrp	x1, 406000 <ferror@plt+0x4600>
  4025f0:	adrp	x3, 406000 <ferror@plt+0x4600>
  4025f4:	add	x0, x0, #0x872
  4025f8:	add	x1, x1, #0x883
  4025fc:	add	x3, x3, #0x8a1
  402600:	mov	x2, x19
  402604:	bl	401990 <printf@plt>
  402608:	adrp	x1, 406000 <ferror@plt+0x4600>
  40260c:	add	x1, x1, #0x8c0
  402610:	mov	w2, #0x5                   	// #5
  402614:	mov	x0, xzr
  402618:	bl	401960 <dcgettext@plt>
  40261c:	adrp	x1, 406000 <ferror@plt+0x4600>
  402620:	add	x1, x1, #0x8db
  402624:	bl	401990 <printf@plt>
  402628:	mov	w0, wzr
  40262c:	bl	401650 <exit@plt>
  402630:	stp	x29, x30, [sp, #-16]!
  402634:	mov	w0, #0x1                   	// #1
  402638:	mov	w1, #0x60                  	// #96
  40263c:	mov	x29, sp
  402640:	bl	4017a0 <calloc@plt>
  402644:	cbz	x0, 402650 <ferror@plt+0xc50>
  402648:	ldp	x29, x30, [sp], #16
  40264c:	ret
  402650:	adrp	x1, 406000 <ferror@plt+0x4600>
  402654:	add	x1, x1, #0x8ea
  402658:	mov	w0, #0x8                   	// #8
  40265c:	mov	w2, #0x60                  	// #96
  402660:	bl	4019e0 <err@plt>
  402664:	sub	sp, sp, #0xf0
  402668:	stp	x29, x30, [sp, #144]
  40266c:	stp	x28, x27, [sp, #160]
  402670:	stp	x26, x25, [sp, #176]
  402674:	stp	x24, x23, [sp, #192]
  402678:	stp	x22, x21, [sp, #208]
  40267c:	stp	x20, x19, [sp, #224]
  402680:	add	x29, sp, #0x90
  402684:	mov	x19, x2
  402688:	mov	x20, x1
  40268c:	mov	x23, x0
  402690:	bl	401630 <strlen@plt>
  402694:	mov	x22, x0
  402698:	add	x0, x0, #0x101
  40269c:	bl	40308c <ferror@plt+0x168c>
  4026a0:	mov	x1, x23
  4026a4:	mov	x2, x22
  4026a8:	mov	x21, x0
  4026ac:	bl	401600 <memcpy@plt>
  4026b0:	adrp	x3, 403000 <ferror@plt+0x1600>
  4026b4:	add	x22, x21, x22
  4026b8:	mov	w8, #0x2f                  	// #47
  4026bc:	add	x3, x3, #0xc8
  4026c0:	sub	x1, x29, #0x8
  4026c4:	mov	x0, x23
  4026c8:	mov	x2, xzr
  4026cc:	strb	w8, [x22], #1
  4026d0:	bl	4018c0 <scandir@plt>
  4026d4:	tbnz	w0, #31, 402938 <ferror@plt+0xf38>
  4026d8:	cbz	w0, 402900 <ferror@plt+0xf00>
  4026dc:	mov	w8, w0
  4026e0:	mov	x28, xzr
  4026e4:	mov	w23, wzr
  4026e8:	lsl	x24, x8, #3
  4026ec:	b	402724 <ferror@plt+0xd24>
  4026f0:	adrp	x1, 406000 <ferror@plt+0x4600>
  4026f4:	mov	w2, #0x5                   	// #5
  4026f8:	mov	x0, xzr
  4026fc:	add	x1, x1, #0x251
  402700:	bl	401960 <dcgettext@plt>
  402704:	mov	x1, x22
  402708:	bl	401870 <warn@plt>
  40270c:	mov	w8, #0x1                   	// #1
  402710:	adrp	x9, 417000 <ferror@plt+0x15600>
  402714:	strb	w8, [x9, #672]
  402718:	add	x28, x28, #0x8
  40271c:	cmp	x24, x28
  402720:	b.eq	402904 <ferror@plt+0xf04>  // b.none
  402724:	ldur	x8, [x29, #-8]
  402728:	ldr	x8, [x8, x28]
  40272c:	mov	x27, x8
  402730:	ldrb	w9, [x27, #19]!
  402734:	cmp	w9, #0x2e
  402738:	b.ne	402754 <ferror@plt+0xd54>  // b.any
  40273c:	ldrb	w9, [x8, #20]
  402740:	cbz	w9, 402718 <ferror@plt+0xd18>
  402744:	cmp	w9, #0x2e
  402748:	b.ne	402754 <ferror@plt+0xd54>  // b.any
  40274c:	ldrb	w8, [x8, #21]
  402750:	cbz	w8, 402718 <ferror@plt+0xd18>
  402754:	mov	x0, x27
  402758:	bl	401630 <strlen@plt>
  40275c:	mov	x26, x0
  402760:	cmp	x0, #0x100
  402764:	b.cc	402778 <ferror@plt+0xd78>  // b.lo, b.ul, b.last
  402768:	adrp	x8, 417000 <ferror@plt+0x15600>
  40276c:	mov	w9, #0x1                   	// #1
  402770:	mov	w26, #0xff                  	// #255
  402774:	strb	w9, [x8, #668]
  402778:	add	x2, x26, #0x1
  40277c:	mov	x0, x22
  402780:	mov	x1, x27
  402784:	bl	401600 <memcpy@plt>
  402788:	add	x1, sp, #0x8
  40278c:	mov	x0, x21
  402790:	bl	406040 <ferror@plt+0x4640>
  402794:	tbnz	w0, #31, 4026f0 <ferror@plt+0xcf0>
  402798:	bl	402630 <ferror@plt+0xc30>
  40279c:	mov	x25, x0
  4027a0:	mov	x0, x27
  4027a4:	mov	x1, x26
  4027a8:	bl	4030ec <ferror@plt+0x16ec>
  4027ac:	ldr	w9, [sp, #32]
  4027b0:	ldr	w8, [sp, #24]
  4027b4:	ldr	x10, [sp, #56]
  4027b8:	str	x0, [x25]
  4027bc:	cmp	w9, #0x10, lsl #12
  4027c0:	str	w9, [x25, #16]
  4027c4:	stp	w8, w10, [x25, #8]
  4027c8:	b.cc	4027d8 <ferror@plt+0xdd8>  // b.lo, b.ul, b.last
  4027cc:	mov	w9, #0x1                   	// #1
  4027d0:	adrp	x10, 417000 <ferror@plt+0x15600>
  4027d4:	strb	w9, [x10, #680]
  4027d8:	ldr	w9, [sp, #36]
  4027dc:	cmp	w9, #0x100
  4027e0:	str	w9, [x25, #20]
  4027e4:	b.cc	4027f4 <ferror@plt+0xdf4>  // b.lo, b.ul, b.last
  4027e8:	mov	w9, #0x1                   	// #1
  4027ec:	adrp	x10, 417000 <ferror@plt+0x15600>
  4027f0:	strb	w9, [x10, #684]
  4027f4:	ldr	x10, [x19]
  4027f8:	and	w8, w8, #0xf000
  4027fc:	add	w9, w26, #0xf
  402800:	sub	w8, w8, #0x1, lsl #12
  402804:	and	w26, w9, #0xfffffffc
  402808:	lsr	w8, w8, #12
  40280c:	add	x9, x10, w26, sxtw
  402810:	cmp	w8, #0xb
  402814:	str	x9, [x19]
  402818:	b.hi	40283c <ferror@plt+0xe3c>  // b.pmore
  40281c:	adrp	x11, 406000 <ferror@plt+0x4600>
  402820:	add	x11, x11, #0x170
  402824:	adr	x9, 402834 <ferror@plt+0xe34>
  402828:	ldrb	w10, [x11, x8]
  40282c:	add	x9, x9, x10, lsl #2
  402830:	br	x9
  402834:	str	wzr, [x25, #12]
  402838:	b	4028ac <ferror@plt+0xeac>
  40283c:	ldr	w8, [sp, #40]
  402840:	lsr	w9, w8, #24
  402844:	str	w8, [x25, #12]
  402848:	cbz	w9, 4028ac <ferror@plt+0xeac>
  40284c:	mov	w8, #0x1                   	// #1
  402850:	adrp	x9, 417000 <ferror@plt+0x15600>
  402854:	strb	w8, [x9, #688]
  402858:	b	4028ac <ferror@plt+0xeac>
  40285c:	add	x1, x25, #0x50
  402860:	mov	x0, x21
  402864:	mov	x2, x19
  402868:	bl	402664 <ferror@plt+0xc64>
  40286c:	str	w0, [x25, #12]
  402870:	b	4028ac <ferror@plt+0xeac>
  402874:	mov	x0, x21
  402878:	bl	403138 <ferror@plt+0x1738>
  40287c:	ldrb	w8, [x25, #15]
  402880:	str	x0, [x25, #48]
  402884:	cbz	w8, 4028ac <ferror@plt+0xeac>
  402888:	mov	w8, #0x1                   	// #1
  40288c:	adrp	x9, 417000 <ferror@plt+0x15600>
  402890:	strb	w8, [x9, #676]
  402894:	mov	w8, #0xffffff              	// #16777215
  402898:	str	w8, [x25, #12]
  40289c:	b	4028ac <ferror@plt+0xeac>
  4028a0:	mov	x0, x21
  4028a4:	bl	403138 <ferror@plt+0x1738>
  4028a8:	str	x0, [x25, #48]
  4028ac:	ldr	w8, [sp, #24]
  4028b0:	and	w8, w8, #0xf000
  4028b4:	orr	w8, w8, #0x2000
  4028b8:	cmp	w8, #0xa, lsl #12
  4028bc:	b.ne	4028f0 <ferror@plt+0xef0>  // b.any
  4028c0:	ldr	w8, [x25, #12]
  4028c4:	cbz	w8, 4028f0 <ferror@plt+0xef0>
  4028c8:	adrp	x9, 417000 <ferror@plt+0x15600>
  4028cc:	ldr	w9, [x9, #616]
  4028d0:	sub	w10, w8, #0x1
  4028d4:	ldr	x11, [x19]
  4028d8:	udiv	w9, w10, w9
  4028dc:	mov	w10, #0x1e                  	// #30
  4028e0:	madd	w8, w9, w10, w8
  4028e4:	add	w8, w8, #0x21
  4028e8:	add	x8, x11, x8
  4028ec:	str	x8, [x19]
  4028f0:	str	x25, [x20]
  4028f4:	add	x20, x25, #0x58
  4028f8:	add	w23, w26, w23
  4028fc:	b	402718 <ferror@plt+0xd18>
  402900:	mov	w23, wzr
  402904:	mov	x0, x21
  402908:	bl	4018b0 <free@plt>
  40290c:	ldur	x0, [x29, #-8]
  402910:	bl	4018b0 <free@plt>
  402914:	mov	w0, w23
  402918:	ldp	x20, x19, [sp, #224]
  40291c:	ldp	x22, x21, [sp, #208]
  402920:	ldp	x24, x23, [sp, #192]
  402924:	ldp	x26, x25, [sp, #176]
  402928:	ldp	x28, x27, [sp, #160]
  40292c:	ldp	x29, x30, [sp, #144]
  402930:	add	sp, sp, #0xf0
  402934:	ret
  402938:	adrp	x1, 406000 <ferror@plt+0x4600>
  40293c:	add	x1, x1, #0x904
  402940:	mov	w2, #0x5                   	// #5
  402944:	mov	x0, xzr
  402948:	bl	401960 <dcgettext@plt>
  40294c:	mov	x1, x0
  402950:	mov	w0, #0x8                   	// #8
  402954:	mov	x2, x23
  402958:	bl	4019e0 <err@plt>
  40295c:	cbz	x1, 4029c8 <ferror@plt+0xfc8>
  402960:	stp	x29, x30, [sp, #-48]!
  402964:	stp	x20, x19, [sp, #32]
  402968:	ldr	w8, [x1, #12]
  40296c:	str	x21, [sp, #16]
  402970:	mov	x19, x2
  402974:	mov	x21, x1
  402978:	mov	x20, x0
  40297c:	mov	x29, sp
  402980:	cbz	w8, 40299c <ferror@plt+0xf9c>
  402984:	ldr	x8, [x21, #48]
  402988:	cbz	x8, 40299c <ferror@plt+0xf9c>
  40298c:	mov	x0, x20
  402990:	mov	x1, x21
  402994:	mov	x2, x19
  402998:	bl	403184 <ferror@plt+0x1784>
  40299c:	ldr	x1, [x21, #80]
  4029a0:	mov	x0, x20
  4029a4:	mov	x2, x19
  4029a8:	bl	40295c <ferror@plt+0xf5c>
  4029ac:	ldr	x1, [x21, #88]
  4029b0:	mov	x0, x20
  4029b4:	mov	x2, x19
  4029b8:	bl	40295c <ferror@plt+0xf5c>
  4029bc:	ldp	x20, x19, [sp, #32]
  4029c0:	ldr	x21, [sp, #16]
  4029c4:	ldp	x29, x30, [sp], #48
  4029c8:	ret
  4029cc:	adrp	x8, 417000 <ferror@plt+0x15600>
  4029d0:	ldr	w8, [x8, #616]
  4029d4:	mov	w9, #0x4000000             	// #67108864
  4029d8:	udiv	w8, w9, w8
  4029dc:	mov	w9, #0xfffb                	// #65531
  4029e0:	movk	w9, #0x10ff, lsl #16
  4029e4:	add	w0, w8, w9
  4029e8:	ret
  4029ec:	stp	x29, x30, [sp, #-80]!
  4029f0:	stp	x22, x21, [sp, #48]
  4029f4:	mov	x21, x1
  4029f8:	mov	w1, wzr
  4029fc:	stp	x26, x25, [sp, #16]
  402a00:	stp	x24, x23, [sp, #32]
  402a04:	stp	x20, x19, [sp, #64]
  402a08:	mov	x29, sp
  402a0c:	mov	w19, w2
  402a10:	mov	x20, x0
  402a14:	bl	401730 <open@plt>
  402a18:	tbnz	w0, #31, 402ad4 <ferror@plt+0x10d4>
  402a1c:	adrp	x25, 417000 <ferror@plt+0x15600>
  402a20:	ldrsw	x1, [x25, #640]
  402a24:	mov	w22, w0
  402a28:	mov	w2, #0x1                   	// #1
  402a2c:	mov	w3, #0x2                   	// #2
  402a30:	mov	x0, xzr
  402a34:	mov	w4, w22
  402a38:	mov	x5, xzr
  402a3c:	bl	401890 <mmap@plt>
  402a40:	ldrsw	x24, [x25, #640]
  402a44:	mov	x23, x0
  402a48:	mov	w26, w19
  402a4c:	add	x0, x21, x26
  402a50:	mov	x1, x23
  402a54:	mov	x2, x24
  402a58:	bl	401600 <memcpy@plt>
  402a5c:	mov	x0, x23
  402a60:	mov	x1, x24
  402a64:	bl	401910 <munmap@plt>
  402a68:	mov	w0, w22
  402a6c:	bl	4017f0 <close@plt>
  402a70:	tbnz	w0, #31, 402ae0 <ferror@plt+0x10e0>
  402a74:	ldr	w20, [x25, #640]
  402a78:	tst	w20, #0x3
  402a7c:	b.eq	402ab8 <ferror@plt+0x10b8>  // b.none
  402a80:	sxtw	x22, w20
  402a84:	and	x8, x20, #0x3
  402a88:	mov	w9, #0x4                   	// #4
  402a8c:	add	x10, x22, x26
  402a90:	add	x0, x21, x10
  402a94:	sub	x2, x9, x8
  402a98:	mov	w1, wzr
  402a9c:	bl	401780 <memset@plt>
  402aa0:	add	x8, x22, #0x1
  402aa4:	tst	x8, #0x3
  402aa8:	add	w20, w20, #0x1
  402aac:	add	x8, x8, #0x1
  402ab0:	b.ne	402aa4 <ferror@plt+0x10a4>  // b.any
  402ab4:	str	w20, [x25, #640]
  402ab8:	add	w0, w20, w19
  402abc:	ldp	x20, x19, [sp, #64]
  402ac0:	ldp	x22, x21, [sp, #48]
  402ac4:	ldp	x24, x23, [sp, #32]
  402ac8:	ldp	x26, x25, [sp, #16]
  402acc:	ldp	x29, x30, [sp], #80
  402ad0:	ret
  402ad4:	adrp	x1, 406000 <ferror@plt+0x4600>
  402ad8:	add	x1, x1, #0x294
  402adc:	b	402ae8 <ferror@plt+0x10e8>
  402ae0:	adrp	x1, 406000 <ferror@plt+0x4600>
  402ae4:	add	x1, x1, #0x9a9
  402ae8:	mov	w2, #0x5                   	// #5
  402aec:	mov	x0, xzr
  402af0:	bl	401960 <dcgettext@plt>
  402af4:	mov	x1, x0
  402af8:	mov	w0, #0x8                   	// #8
  402afc:	mov	x2, x20
  402b00:	bl	4019e0 <err@plt>
  402b04:	sub	sp, sp, #0x70
  402b08:	stp	x24, x23, [sp, #64]
  402b0c:	mov	x24, x0
  402b10:	mov	w0, #0x200                 	// #512
  402b14:	stp	x29, x30, [sp, #16]
  402b18:	stp	x28, x27, [sp, #32]
  402b1c:	stp	x26, x25, [sp, #48]
  402b20:	stp	x22, x21, [sp, #80]
  402b24:	stp	x20, x19, [sp, #96]
  402b28:	add	x29, sp, #0x10
  402b2c:	mov	w23, w2
  402b30:	mov	x19, x1
  402b34:	bl	40308c <ferror@plt+0x168c>
  402b38:	mov	x20, x0
  402b3c:	mov	w22, wzr
  402b40:	mov	w27, #0x40                  	// #64
  402b44:	adrp	x28, 417000 <ferror@plt+0x15600>
  402b48:	adrp	x21, 417000 <ferror@plt+0x15600>
  402b4c:	b	402b5c <ferror@plt+0x115c>
  402b50:	ldr	x24, [x24, #80]
  402b54:	mov	w8, #0x1                   	// #1
  402b58:	tbz	w8, #0, 402d1c <ferror@plt+0x131c>
  402b5c:	str	x22, [sp, #8]
  402b60:	cbnz	x24, 402c08 <ferror@plt+0x1208>
  402b64:	ldr	x10, [sp, #8]
  402b68:	add	x9, x20, w22, sxtw #3
  402b6c:	sub	x9, x9, #0x8
  402b70:	add	x8, x20, w10, sxtw #3
  402b74:	cmp	x8, x9
  402b78:	sxtw	x8, w22
  402b7c:	b.cs	402ba8 <ferror@plt+0x11a8>  // b.hs, b.nlast
  402b80:	sxtw	x10, w10
  402b84:	add	x10, x20, x10, lsl #3
  402b88:	add	x10, x10, #0x8
  402b8c:	ldr	x11, [x9]
  402b90:	ldur	x12, [x10, #-8]
  402b94:	stur	x11, [x10, #-8]
  402b98:	str	x12, [x9], #-8
  402b9c:	cmp	x10, x9
  402ba0:	add	x10, x10, #0x8
  402ba4:	b.cc	402b8c <ferror@plt+0x118c>  // b.lo, b.ul, b.last
  402ba8:	cbz	w8, 402d10 <ferror@plt+0x1310>
  402bac:	sub	x22, x8, #0x1
  402bb0:	ldr	x24, [x20, x22, lsl #3]
  402bb4:	mov	w2, w23
  402bb8:	mov	x1, x19
  402bbc:	mov	x0, x24
  402bc0:	bl	40352c <ferror@plt+0x1b2c>
  402bc4:	ldrb	w8, [x28, #660]
  402bc8:	cmp	w8, #0x1
  402bcc:	b.ne	402b50 <ferror@plt+0x1150>  // b.any
  402bd0:	ldr	x1, [x24]
  402bd4:	adrp	x0, 406000 <ferror@plt+0x4600>
  402bd8:	add	x0, x0, #0x9c4
  402bdc:	bl	401990 <printf@plt>
  402be0:	b	402b50 <ferror@plt+0x1150>
  402be4:	str	x24, [x20, w22, sxtw #3]
  402be8:	add	w22, w22, #0x1
  402bec:	adrp	x8, 417000 <ferror@plt+0x15600>
  402bf0:	ldrb	w0, [x8, #600]
  402bf4:	mov	x1, x25
  402bf8:	mov	x2, x25
  402bfc:	bl	4039f8 <ferror@plt+0x1ff8>
  402c00:	ldr	x24, [x24, #88]
  402c04:	cbz	x24, 402b64 <ferror@plt+0x1164>
  402c08:	ldr	x0, [x24]
  402c0c:	add	x25, x19, w23, uxtw
  402c10:	bl	401630 <strlen@plt>
  402c14:	str	w23, [x24, #76]
  402c18:	ldr	x8, [x25]
  402c1c:	ldrh	w9, [x24, #8]
  402c20:	ldr	w10, [x25, #8]
  402c24:	mov	x26, x0
  402c28:	and	x8, x8, #0xffffffffffff0000
  402c2c:	orr	x8, x8, x9
  402c30:	str	x8, [x25]
  402c34:	ldr	w9, [x24, #16]
  402c38:	and	x8, x8, #0xffffffff0000ffff
  402c3c:	and	w10, w10, #0x3f
  402c40:	add	w23, w23, #0xc
  402c44:	lsl	w9, w9, #16
  402c48:	orr	x8, x8, x9
  402c4c:	str	x8, [x25]
  402c50:	ldrb	w9, [x24, #20]
  402c54:	add	x0, x19, x23
  402c58:	mov	x2, x26
  402c5c:	bfi	x8, x9, #56, #8
  402c60:	str	x8, [x25]
  402c64:	ldr	w9, [x24, #12]
  402c68:	str	w10, [x25, #8]
  402c6c:	and	w9, w9, #0xffffff
  402c70:	bfi	x8, x9, #32, #24
  402c74:	str	x8, [x25]
  402c78:	ldr	x8, [x21, #536]
  402c7c:	add	x8, x8, #0x1
  402c80:	str	x8, [x21, #536]
  402c84:	ldr	x1, [x24]
  402c88:	bl	401600 <memcpy@plt>
  402c8c:	tst	x26, #0x3
  402c90:	b.eq	402cbc <ferror@plt+0x12bc>  // b.none
  402c94:	add	x8, x26, x23
  402c98:	and	x9, x26, #0x3
  402c9c:	add	x0, x19, x8
  402ca0:	mov	w8, #0x4                   	// #4
  402ca4:	sub	x2, x8, x9
  402ca8:	mov	w1, wzr
  402cac:	bl	401780 <memset@plt>
  402cb0:	add	x26, x26, #0x1
  402cb4:	tst	x26, #0x3
  402cb8:	b.ne	402cb0 <ferror@plt+0x12b0>  // b.any
  402cbc:	ldr	w8, [x25, #8]
  402cc0:	bfxil	w8, w26, #2, #6
  402cc4:	str	w8, [x25, #8]
  402cc8:	ldrb	w8, [x28, #660]
  402ccc:	cmp	w8, #0x1
  402cd0:	b.ne	402ce4 <ferror@plt+0x12e4>  // b.any
  402cd4:	ldr	x1, [x24]
  402cd8:	adrp	x0, 406000 <ferror@plt+0x4600>
  402cdc:	add	x0, x0, #0x9be
  402ce0:	bl	401990 <printf@plt>
  402ce4:	ldr	x8, [x24, #80]
  402ce8:	add	w23, w23, w26
  402cec:	cbz	x8, 402bec <ferror@plt+0x11ec>
  402cf0:	cmp	w22, w27
  402cf4:	b.lt	402be4 <ferror@plt+0x11e4>  // b.tstop
  402cf8:	lsl	w27, w27, #1
  402cfc:	sbfiz	x1, x27, #3, #32
  402d00:	mov	x0, x20
  402d04:	bl	4034f0 <ferror@plt+0x1af0>
  402d08:	mov	x20, x0
  402d0c:	b	402be4 <ferror@plt+0x11e4>
  402d10:	mov	w22, wzr
  402d14:	mov	x24, xzr
  402d18:	tbnz	w8, #0, 402b5c <ferror@plt+0x115c>
  402d1c:	mov	x0, x20
  402d20:	bl	4018b0 <free@plt>
  402d24:	mov	w0, w23
  402d28:	ldp	x20, x19, [sp, #96]
  402d2c:	ldp	x22, x21, [sp, #80]
  402d30:	ldp	x24, x23, [sp, #64]
  402d34:	ldp	x26, x25, [sp, #48]
  402d38:	ldp	x28, x27, [sp, #32]
  402d3c:	ldp	x29, x30, [sp, #16]
  402d40:	add	sp, sp, #0x70
  402d44:	ret
  402d48:	stp	x29, x30, [sp, #-48]!
  402d4c:	str	x21, [sp, #16]
  402d50:	mov	w21, w2
  402d54:	stp	x20, x19, [sp, #32]
  402d58:	mov	x29, sp
  402d5c:	cbz	x0, 402df4 <ferror@plt+0x13f4>
  402d60:	mov	x19, x1
  402d64:	mov	x20, x0
  402d68:	b	402d90 <ferror@plt+0x1390>
  402d6c:	ldr	w2, [x8, #72]
  402d70:	mov	x0, x20
  402d74:	mov	x1, x19
  402d78:	bl	40352c <ferror@plt+0x1b2c>
  402d7c:	ldr	x8, [x20, #64]
  402d80:	ldr	w8, [x8, #72]
  402d84:	str	w8, [x20, #72]
  402d88:	ldr	x20, [x20, #88]
  402d8c:	cbz	x20, 402df4 <ferror@plt+0x13f4>
  402d90:	ldr	x8, [x20, #48]
  402d94:	cbz	x8, 402dd8 <ferror@plt+0x13d8>
  402d98:	ldr	x8, [x20, #64]
  402d9c:	cbnz	x8, 402d6c <ferror@plt+0x136c>
  402da0:	ldr	w8, [x20, #12]
  402da4:	cbz	w8, 402d88 <ferror@plt+0x1388>
  402da8:	mov	w2, w21
  402dac:	mov	x0, x20
  402db0:	mov	x1, x19
  402db4:	bl	40352c <ferror@plt+0x1b2c>
  402db8:	ldr	x2, [x20]
  402dbc:	ldr	x3, [x20, #48]
  402dc0:	ldp	w5, w4, [x20, #8]
  402dc4:	mov	x0, x19
  402dc8:	mov	w1, w21
  402dcc:	str	w21, [x20, #72]
  402dd0:	bl	4035b4 <ferror@plt+0x1bb4>
  402dd4:	b	402dec <ferror@plt+0x13ec>
  402dd8:	ldr	x0, [x20, #80]
  402ddc:	cbz	x0, 402d88 <ferror@plt+0x1388>
  402de0:	mov	x1, x19
  402de4:	mov	w2, w21
  402de8:	bl	402d48 <ferror@plt+0x1348>
  402dec:	mov	w21, w0
  402df0:	b	402d88 <ferror@plt+0x1388>
  402df4:	mov	w0, w21
  402df8:	ldp	x20, x19, [sp, #32]
  402dfc:	ldr	x21, [sp, #16]
  402e00:	ldp	x29, x30, [sp], #48
  402e04:	ret
  402e08:	stp	x29, x30, [sp, #-48]!
  402e0c:	mov	w11, #0x3d45                	// #15685
  402e10:	adrp	x8, 417000 <ferror@plt+0x15600>
  402e14:	adrp	x9, 417000 <ferror@plt+0x15600>
  402e18:	movk	w11, #0x28cd, lsl #16
  402e1c:	stp	x22, x21, [sp, #16]
  402e20:	stp	x20, x19, [sp, #32]
  402e24:	ldr	w8, [x8, #640]
  402e28:	ldrb	w9, [x9, #656]
  402e2c:	str	w11, [x1]
  402e30:	adrp	x11, 406000 <ferror@plt+0x4600>
  402e34:	mov	w12, #0x3                   	// #3
  402e38:	add	x11, x11, #0xa36
  402e3c:	ldr	q0, [x11]
  402e40:	adrp	x11, 417000 <ferror@plt+0x15600>
  402e44:	stp	w2, w12, [x1, #4]
  402e48:	ldrb	w11, [x11, #664]
  402e4c:	mov	w10, #0x4c                  	// #76
  402e50:	cmp	w9, #0x0
  402e54:	mov	w9, #0x24c                 	// #588
  402e58:	csel	w9, w9, w10, ne  // ne = any
  402e5c:	cmp	w11, #0x0
  402e60:	mov	w10, #0x103                 	// #259
  402e64:	add	w22, w9, w8
  402e68:	csel	w9, w10, w12, ne  // ne = any
  402e6c:	cmp	w8, #0x0
  402e70:	orr	w8, w9, #0x400
  402e74:	csel	w8, w8, w9, gt
  402e78:	mov	x19, x1
  402e7c:	mov	x20, x0
  402e80:	str	w8, [x1, #8]
  402e84:	str	q0, [x1, #16]
  402e88:	mov	x0, xzr
  402e8c:	mov	x1, xzr
  402e90:	mov	w2, wzr
  402e94:	mov	x29, sp
  402e98:	bl	4016d0 <crc32@plt>
  402e9c:	adrp	x8, 417000 <ferror@plt+0x15600>
  402ea0:	ldr	w8, [x8, #624]
  402ea4:	adrp	x9, 417000 <ferror@plt+0x15600>
  402ea8:	stp	w0, w8, [x19, #32]
  402eac:	ldr	x8, [x9, #608]
  402eb0:	adrp	x9, 417000 <ferror@plt+0x15600>
  402eb4:	mov	x0, x19
  402eb8:	str	w8, [x19, #40]
  402ebc:	ldr	x8, [x9, #536]
  402ec0:	str	xzr, [x0, #48]!
  402ec4:	str	xzr, [x0, #8]
  402ec8:	stur	w8, [x0, #-4]
  402ecc:	adrp	x8, 417000 <ferror@plt+0x15600>
  402ed0:	ldr	x1, [x8, #648]
  402ed4:	cbnz	x1, 402ee0 <ferror@plt+0x14e0>
  402ed8:	adrp	x1, 406000 <ferror@plt+0x4600>
  402edc:	add	x1, x1, #0xa47
  402ee0:	bl	4037f8 <ferror@plt+0x1df8>
  402ee4:	mov	x21, x19
  402ee8:	ldrh	w8, [x20, #8]
  402eec:	ldr	w9, [x19, #72]
  402ef0:	ldr	x10, [x21, #64]!
  402ef4:	lsr	w11, w22, #2
  402ef8:	mov	x1, x19
  402efc:	bfi	w9, w11, #6, #26
  402f00:	and	x10, x10, #0xffffffffffff0000
  402f04:	orr	x8, x10, x8
  402f08:	str	x8, [x21]
  402f0c:	ldr	w10, [x20, #16]
  402f10:	and	x8, x8, #0xffffffff0000ffff
  402f14:	lsl	w10, w10, #16
  402f18:	orr	x8, x8, x10
  402f1c:	str	x8, [x21]
  402f20:	ldrb	w10, [x20, #20]
  402f24:	bfi	x8, x10, #56, #8
  402f28:	str	x8, [x21]
  402f2c:	ldr	w10, [x20, #12]
  402f30:	str	w9, [x19, #72]
  402f34:	adrp	x20, 417000 <ferror@plt+0x15600>
  402f38:	and	w9, w10, #0xffffff
  402f3c:	bfi	x8, x9, #32, #24
  402f40:	str	x8, [x21]
  402f44:	ldrb	w0, [x20, #600]
  402f48:	bl	403868 <ferror@plt+0x1e68>
  402f4c:	ldrb	w0, [x20, #600]
  402f50:	mov	x1, x21
  402f54:	mov	x2, x21
  402f58:	bl	4039f8 <ferror@plt+0x1ff8>
  402f5c:	ldp	x20, x19, [sp, #32]
  402f60:	ldp	x22, x21, [sp, #16]
  402f64:	ldp	x29, x30, [sp], #48
  402f68:	ret
  402f6c:	stp	x29, x30, [sp, #-32]!
  402f70:	stp	x20, x19, [sp, #16]
  402f74:	mov	x29, sp
  402f78:	mov	w19, w0
  402f7c:	bl	401710 <fsync@plt>
  402f80:	mov	w20, w0
  402f84:	mov	w0, w19
  402f88:	bl	4017f0 <close@plt>
  402f8c:	orr	w8, w0, w20
  402f90:	ldp	x20, x19, [sp, #16]
  402f94:	cmp	w8, #0x0
  402f98:	csetm	w0, ne  // ne = any
  402f9c:	ldp	x29, x30, [sp], #32
  402fa0:	ret
  402fa4:	stp	x29, x30, [sp, #-32]!
  402fa8:	adrp	x8, 417000 <ferror@plt+0x15600>
  402fac:	ldr	x0, [x8, #576]
  402fb0:	str	x19, [sp, #16]
  402fb4:	mov	x29, sp
  402fb8:	bl	403020 <ferror@plt+0x1620>
  402fbc:	cbz	w0, 402fd0 <ferror@plt+0x15d0>
  402fc0:	bl	4019b0 <__errno_location@plt>
  402fc4:	ldr	w8, [x0]
  402fc8:	cmp	w8, #0x20
  402fcc:	b.ne	402fec <ferror@plt+0x15ec>  // b.any
  402fd0:	adrp	x8, 417000 <ferror@plt+0x15600>
  402fd4:	ldr	x0, [x8, #552]
  402fd8:	bl	403020 <ferror@plt+0x1620>
  402fdc:	cbnz	w0, 40300c <ferror@plt+0x160c>
  402fe0:	ldr	x19, [sp, #16]
  402fe4:	ldp	x29, x30, [sp], #32
  402fe8:	ret
  402fec:	adrp	x1, 406000 <ferror@plt+0x4600>
  402ff0:	add	x1, x1, #0x58a
  402ff4:	mov	w2, #0x5                   	// #5
  402ff8:	mov	x0, xzr
  402ffc:	mov	w19, w8
  403000:	bl	401960 <dcgettext@plt>
  403004:	cbnz	w19, 403014 <ferror@plt+0x1614>
  403008:	bl	401940 <warnx@plt>
  40300c:	mov	w0, #0x8                   	// #8
  403010:	bl	401610 <_exit@plt>
  403014:	bl	401870 <warn@plt>
  403018:	mov	w0, #0x8                   	// #8
  40301c:	bl	401610 <_exit@plt>
  403020:	stp	x29, x30, [sp, #-32]!
  403024:	stp	x20, x19, [sp, #16]
  403028:	mov	x29, sp
  40302c:	mov	x20, x0
  403030:	bl	4019b0 <__errno_location@plt>
  403034:	mov	x19, x0
  403038:	str	wzr, [x0]
  40303c:	mov	x0, x20
  403040:	bl	401a00 <ferror@plt>
  403044:	cbnz	w0, 403054 <ferror@plt+0x1654>
  403048:	mov	x0, x20
  40304c:	bl	401920 <fflush@plt>
  403050:	cbz	w0, 40306c <ferror@plt+0x166c>
  403054:	ldr	w8, [x19]
  403058:	cmp	w8, #0x9
  40305c:	csetm	w0, ne  // ne = any
  403060:	ldp	x20, x19, [sp, #16]
  403064:	ldp	x29, x30, [sp], #32
  403068:	ret
  40306c:	mov	x0, x20
  403070:	bl	401700 <fileno@plt>
  403074:	tbnz	w0, #31, 403054 <ferror@plt+0x1654>
  403078:	bl	401660 <dup@plt>
  40307c:	tbnz	w0, #31, 403054 <ferror@plt+0x1654>
  403080:	bl	4017f0 <close@plt>
  403084:	cbnz	w0, 403054 <ferror@plt+0x1654>
  403088:	b	403060 <ferror@plt+0x1660>
  40308c:	stp	x29, x30, [sp, #-32]!
  403090:	str	x19, [sp, #16]
  403094:	mov	x29, sp
  403098:	mov	x19, x0
  40309c:	bl	401720 <malloc@plt>
  4030a0:	cbz	x19, 4030a8 <ferror@plt+0x16a8>
  4030a4:	cbz	x0, 4030b4 <ferror@plt+0x16b4>
  4030a8:	ldr	x19, [sp, #16]
  4030ac:	ldp	x29, x30, [sp], #32
  4030b0:	ret
  4030b4:	adrp	x1, 406000 <ferror@plt+0x4600>
  4030b8:	add	x1, x1, #0x8ea
  4030bc:	mov	w0, #0x8                   	// #8
  4030c0:	mov	x2, x19
  4030c4:	bl	4019e0 <err@plt>
  4030c8:	stp	x29, x30, [sp, #-16]!
  4030cc:	ldr	x8, [x0]
  4030d0:	ldr	x9, [x1]
  4030d4:	mov	x29, sp
  4030d8:	add	x0, x8, #0x13
  4030dc:	add	x1, x9, #0x13
  4030e0:	bl	401860 <strcmp@plt>
  4030e4:	ldp	x29, x30, [sp], #16
  4030e8:	ret
  4030ec:	stp	x29, x30, [sp, #-16]!
  4030f0:	mov	x29, sp
  4030f4:	cbz	x0, 403108 <ferror@plt+0x1708>
  4030f8:	bl	4018e0 <strndup@plt>
  4030fc:	cbz	x0, 403128 <ferror@plt+0x1728>
  403100:	ldp	x29, x30, [sp], #16
  403104:	ret
  403108:	adrp	x0, 406000 <ferror@plt+0x4600>
  40310c:	adrp	x1, 406000 <ferror@plt+0x4600>
  403110:	adrp	x3, 406000 <ferror@plt+0x4600>
  403114:	add	x0, x0, #0x920
  403118:	add	x1, x1, #0x924
  40311c:	add	x3, x3, #0x937
  403120:	mov	w2, #0x58                  	// #88
  403124:	bl	4019a0 <__assert_fail@plt>
  403128:	adrp	x1, 406000 <ferror@plt+0x4600>
  40312c:	add	x1, x1, #0x95c
  403130:	mov	w0, #0x8                   	// #8
  403134:	bl	4019e0 <err@plt>
  403138:	stp	x29, x30, [sp, #-16]!
  40313c:	mov	x29, sp
  403140:	cbz	x0, 403154 <ferror@plt+0x1754>
  403144:	bl	4017e0 <strdup@plt>
  403148:	cbz	x0, 403174 <ferror@plt+0x1774>
  40314c:	ldp	x29, x30, [sp], #16
  403150:	ret
  403154:	adrp	x0, 406000 <ferror@plt+0x4600>
  403158:	adrp	x1, 406000 <ferror@plt+0x4600>
  40315c:	adrp	x3, 406000 <ferror@plt+0x4600>
  403160:	add	x0, x0, #0x920
  403164:	add	x1, x1, #0x924
  403168:	add	x3, x3, #0x974
  40316c:	mov	w2, #0x4a                  	// #74
  403170:	bl	4019a0 <__assert_fail@plt>
  403174:	adrp	x1, 406000 <ferror@plt+0x4600>
  403178:	add	x1, x1, #0x95c
  40317c:	mov	w0, #0x8                   	// #8
  403180:	bl	4019e0 <err@plt>
  403184:	stp	x29, x30, [sp, #-48]!
  403188:	cmp	x0, x1
  40318c:	str	x21, [sp, #16]
  403190:	stp	x20, x19, [sp, #32]
  403194:	mov	x29, sp
  403198:	b.eq	40323c <ferror@plt+0x183c>  // b.none
  40319c:	mov	x21, x0
  4031a0:	cbz	x0, 4031e0 <ferror@plt+0x17e0>
  4031a4:	ldr	w8, [x21, #12]
  4031a8:	ldr	w9, [x1, #12]
  4031ac:	mov	x20, x1
  4031b0:	mov	x19, x2
  4031b4:	cmp	w8, w9
  4031b8:	b.ne	403228 <ferror@plt+0x1828>  // b.any
  4031bc:	ldr	x8, [x21, #48]
  4031c0:	cbz	x8, 403228 <ferror@plt+0x1828>
  4031c4:	ldrb	w8, [x21, #40]
  4031c8:	cbz	w8, 4031e8 <ferror@plt+0x17e8>
  4031cc:	ldrb	w8, [x20, #40]
  4031d0:	cbz	w8, 4031f8 <ferror@plt+0x17f8>
  4031d4:	ldrb	w8, [x21, #40]
  4031d8:	tbnz	w8, #0, 403208 <ferror@plt+0x1808>
  4031dc:	b	403228 <ferror@plt+0x1828>
  4031e0:	mov	w0, wzr
  4031e4:	b	403240 <ferror@plt+0x1840>
  4031e8:	mov	x0, x21
  4031ec:	bl	403298 <ferror@plt+0x1898>
  4031f0:	ldrb	w8, [x20, #40]
  4031f4:	cbnz	w8, 4031d4 <ferror@plt+0x17d4>
  4031f8:	mov	x0, x20
  4031fc:	bl	403298 <ferror@plt+0x1898>
  403200:	ldrb	w8, [x21, #40]
  403204:	tbz	w8, #0, 403228 <ferror@plt+0x1828>
  403208:	ldrb	w8, [x20, #40]
  40320c:	tbz	w8, #0, 403228 <ferror@plt+0x1828>
  403210:	ldp	x8, x9, [x21, #24]
  403214:	ldp	x10, x11, [x20, #24]
  403218:	eor	x8, x8, x10
  40321c:	eor	x9, x9, x11
  403220:	orr	x8, x8, x9
  403224:	cbz	x8, 40326c <ferror@plt+0x186c>
  403228:	ldr	x0, [x21, #80]
  40322c:	mov	x1, x20
  403230:	mov	x2, x19
  403234:	bl	403184 <ferror@plt+0x1784>
  403238:	cbz	w0, 403250 <ferror@plt+0x1850>
  40323c:	mov	w0, #0x1                   	// #1
  403240:	ldp	x20, x19, [sp, #32]
  403244:	ldr	x21, [sp, #16]
  403248:	ldp	x29, x30, [sp], #48
  40324c:	ret
  403250:	ldr	x0, [x21, #88]
  403254:	mov	x1, x20
  403258:	mov	x2, x19
  40325c:	bl	403184 <ferror@plt+0x1784>
  403260:	cmp	w0, #0x0
  403264:	cset	w0, ne  // ne = any
  403268:	b	403240 <ferror@plt+0x1840>
  40326c:	mov	x0, x21
  403270:	mov	x1, x20
  403274:	bl	403318 <ferror@plt+0x1918>
  403278:	cbz	w0, 403228 <ferror@plt+0x1828>
  40327c:	str	x21, [x20, #64]
  403280:	ldr	w8, [x20, #12]
  403284:	ldr	x9, [x19]
  403288:	mov	w0, #0x1                   	// #1
  40328c:	sub	x8, x9, x8
  403290:	str	x8, [x19]
  403294:	b	403240 <ferror@plt+0x1840>
  403298:	sub	sp, sp, #0x80
  40329c:	stp	x29, x30, [sp, #96]
  4032a0:	stp	x20, x19, [sp, #112]
  4032a4:	mov	x19, x0
  4032a8:	ldr	x0, [x0, #48]
  4032ac:	ldp	w2, w1, [x19, #8]
  4032b0:	add	x29, sp, #0x60
  4032b4:	bl	4033c8 <ferror@plt+0x19c8>
  4032b8:	cbz	x0, 4032fc <ferror@plt+0x18fc>
  4032bc:	mov	x20, x0
  4032c0:	add	x0, sp, #0x8
  4032c4:	bl	403a1c <ferror@plt+0x201c>
  4032c8:	ldr	w2, [x19, #12]
  4032cc:	add	x0, sp, #0x8
  4032d0:	mov	x1, x20
  4032d4:	bl	403a48 <ferror@plt+0x2048>
  4032d8:	add	x0, x19, #0x18
  4032dc:	add	x1, sp, #0x8
  4032e0:	bl	404538 <ferror@plt+0x2b38>
  4032e4:	ldp	w2, w1, [x19, #8]
  4032e8:	mov	x0, x20
  4032ec:	bl	4034c0 <ferror@plt+0x1ac0>
  4032f0:	ldrb	w8, [x19, #40]
  4032f4:	orr	w8, w8, #0x1
  4032f8:	b	403304 <ferror@plt+0x1904>
  4032fc:	ldrb	w8, [x19, #40]
  403300:	orr	w8, w8, #0x2
  403304:	strb	w8, [x19, #40]
  403308:	ldp	x20, x19, [sp, #112]
  40330c:	ldp	x29, x30, [sp, #96]
  403310:	add	sp, sp, #0x80
  403314:	ret
  403318:	stp	x29, x30, [sp, #-64]!
  40331c:	str	x23, [sp, #16]
  403320:	stp	x22, x21, [sp, #32]
  403324:	stp	x20, x19, [sp, #48]
  403328:	mov	x20, x0
  40332c:	ldp	w2, w8, [x20, #8]
  403330:	ldr	x0, [x0, #48]
  403334:	mov	x19, x1
  403338:	mov	x29, sp
  40333c:	mov	w1, w8
  403340:	bl	4033c8 <ferror@plt+0x19c8>
  403344:	cbz	x0, 4033ac <ferror@plt+0x19ac>
  403348:	mov	x21, x0
  40334c:	ldr	x0, [x19, #48]
  403350:	ldp	w2, w1, [x19, #8]
  403354:	bl	4033c8 <ferror@plt+0x19c8>
  403358:	ldr	w23, [x20, #12]
  40335c:	cbz	x0, 40339c <ferror@plt+0x199c>
  403360:	mov	x22, x0
  403364:	mov	x0, x21
  403368:	mov	x1, x22
  40336c:	mov	x2, x23
  403370:	bl	4017b0 <bcmp@plt>
  403374:	ldr	w2, [x20, #8]
  403378:	cmp	w0, #0x0
  40337c:	mov	x0, x21
  403380:	mov	w1, w23
  403384:	cset	w20, eq  // eq = none
  403388:	bl	4034c0 <ferror@plt+0x1ac0>
  40338c:	ldp	w2, w1, [x19, #8]
  403390:	mov	x0, x22
  403394:	bl	4034c0 <ferror@plt+0x1ac0>
  403398:	b	4033b0 <ferror@plt+0x19b0>
  40339c:	ldr	w2, [x20, #8]
  4033a0:	mov	x0, x21
  4033a4:	mov	w1, w23
  4033a8:	bl	4034c0 <ferror@plt+0x1ac0>
  4033ac:	mov	w20, wzr
  4033b0:	mov	w0, w20
  4033b4:	ldp	x20, x19, [sp, #48]
  4033b8:	ldp	x22, x21, [sp, #32]
  4033bc:	ldr	x23, [sp, #16]
  4033c0:	ldp	x29, x30, [sp], #64
  4033c4:	ret
  4033c8:	stp	x29, x30, [sp, #-48]!
  4033cc:	str	x21, [sp, #16]
  4033d0:	stp	x20, x19, [sp, #32]
  4033d4:	mov	x29, sp
  4033d8:	cbz	w1, 4034a8 <ferror@plt+0x1aa8>
  4033dc:	and	w8, w2, #0xf000
  4033e0:	mov	w19, w1
  4033e4:	mov	x20, x0
  4033e8:	cmp	w8, #0xa, lsl #12
  4033ec:	b.ne	403420 <ferror@plt+0x1a20>  // b.any
  4033f0:	mov	w21, w19
  4033f4:	mov	x0, x21
  4033f8:	bl	40308c <ferror@plt+0x168c>
  4033fc:	mov	x19, x0
  403400:	mov	x0, x20
  403404:	mov	x1, x19
  403408:	mov	x2, x21
  40340c:	bl	4016a0 <readlink@plt>
  403410:	tbz	x0, #63, 4034ac <ferror@plt+0x1aac>
  403414:	adrp	x1, 406000 <ferror@plt+0x4600>
  403418:	add	x1, x1, #0x990
  40341c:	b	403480 <ferror@plt+0x1a80>
  403420:	mov	x0, x20
  403424:	mov	w1, wzr
  403428:	bl	401730 <open@plt>
  40342c:	tbnz	w0, #31, 403474 <ferror@plt+0x1a74>
  403430:	mov	w21, w0
  403434:	mov	w1, w19
  403438:	mov	w2, #0x1                   	// #1
  40343c:	mov	w3, #0x2                   	// #2
  403440:	mov	x0, xzr
  403444:	mov	w4, w21
  403448:	mov	x5, xzr
  40344c:	bl	401890 <mmap@plt>
  403450:	mov	x19, x0
  403454:	mov	w0, w21
  403458:	bl	4017f0 <close@plt>
  40345c:	cmn	x19, #0x1
  403460:	b.ne	4034ac <ferror@plt+0x1aac>  // b.any
  403464:	adrp	x1, 406000 <ferror@plt+0x4600>
  403468:	add	x1, x1, #0x9a4
  40346c:	mov	w0, #0x8                   	// #8
  403470:	bl	4019e0 <err@plt>
  403474:	adrp	x1, 406000 <ferror@plt+0x4600>
  403478:	mov	x19, xzr
  40347c:	add	x1, x1, #0x294
  403480:	mov	w2, #0x5                   	// #5
  403484:	mov	x0, xzr
  403488:	bl	401960 <dcgettext@plt>
  40348c:	mov	x1, x20
  403490:	bl	401870 <warn@plt>
  403494:	adrp	x8, 417000 <ferror@plt+0x15600>
  403498:	mov	w9, #0x1                   	// #1
  40349c:	mov	x0, x19
  4034a0:	strb	w9, [x8, #672]
  4034a4:	bl	4018b0 <free@plt>
  4034a8:	mov	x19, xzr
  4034ac:	mov	x0, x19
  4034b0:	ldp	x20, x19, [sp, #32]
  4034b4:	ldr	x21, [sp, #16]
  4034b8:	ldp	x29, x30, [sp], #48
  4034bc:	ret
  4034c0:	stp	x29, x30, [sp, #-16]!
  4034c4:	and	w8, w2, #0xf000
  4034c8:	cmp	w8, #0xa, lsl #12
  4034cc:	mov	x29, sp
  4034d0:	b.ne	4034e0 <ferror@plt+0x1ae0>  // b.any
  4034d4:	bl	4018b0 <free@plt>
  4034d8:	ldp	x29, x30, [sp], #16
  4034dc:	ret
  4034e0:	mov	w1, w1
  4034e4:	bl	401910 <munmap@plt>
  4034e8:	ldp	x29, x30, [sp], #16
  4034ec:	ret
  4034f0:	stp	x29, x30, [sp, #-32]!
  4034f4:	str	x19, [sp, #16]
  4034f8:	mov	x29, sp
  4034fc:	mov	x19, x1
  403500:	bl	4017c0 <realloc@plt>
  403504:	cbz	x19, 40350c <ferror@plt+0x1b0c>
  403508:	cbz	x0, 403518 <ferror@plt+0x1b18>
  40350c:	ldr	x19, [sp, #16]
  403510:	ldp	x29, x30, [sp], #32
  403514:	ret
  403518:	adrp	x1, 406000 <ferror@plt+0x4600>
  40351c:	add	x1, x1, #0x8ea
  403520:	mov	w0, #0x8                   	// #8
  403524:	mov	x2, x19
  403528:	bl	4019e0 <err@plt>
  40352c:	stp	x29, x30, [sp, #-48]!
  403530:	stp	x20, x19, [sp, #32]
  403534:	ldr	w8, [x0, #76]
  403538:	str	x21, [sp, #16]
  40353c:	adrp	x21, 417000 <ferror@plt+0x15600>
  403540:	ldrb	w0, [x21, #600]
  403544:	add	x19, x1, x8
  403548:	mov	x20, x2
  40354c:	mov	x1, x19
  403550:	mov	x2, x19
  403554:	mov	x29, sp
  403558:	bl	403904 <ferror@plt+0x1f04>
  40355c:	lsr	x8, x20, #28
  403560:	cbnz	x8, 403594 <ferror@plt+0x1b94>
  403564:	ldr	w8, [x19, #8]
  403568:	lsl	w9, w20, #4
  40356c:	mov	x1, x19
  403570:	mov	x2, x19
  403574:	bfxil	w9, w8, #0, #6
  403578:	str	w9, [x19, #8]
  40357c:	ldrb	w0, [x21, #600]
  403580:	bl	4039f8 <ferror@plt+0x1ff8>
  403584:	ldp	x20, x19, [sp, #32]
  403588:	ldr	x21, [sp, #16]
  40358c:	ldp	x29, x30, [sp], #48
  403590:	ret
  403594:	adrp	x1, 406000 <ferror@plt+0x4600>
  403598:	add	x1, x1, #0x9cb
  40359c:	mov	w2, #0x5                   	// #5
  4035a0:	mov	x0, xzr
  4035a4:	bl	401960 <dcgettext@plt>
  4035a8:	mov	x1, x0
  4035ac:	mov	w0, #0x8                   	// #8
  4035b0:	bl	401970 <errx@plt>
  4035b4:	sub	sp, sp, #0x90
  4035b8:	stp	x24, x23, [sp, #96]
  4035bc:	stp	x20, x19, [sp, #128]
  4035c0:	mov	x19, x2
  4035c4:	mov	w20, w1
  4035c8:	mov	x23, x0
  4035cc:	mov	x0, x3
  4035d0:	mov	w1, w4
  4035d4:	mov	w2, w5
  4035d8:	stp	x29, x30, [sp, #48]
  4035dc:	stp	x28, x27, [sp, #64]
  4035e0:	stp	x26, x25, [sp, #80]
  4035e4:	stp	x22, x21, [sp, #112]
  4035e8:	add	x29, sp, #0x30
  4035ec:	mov	w21, w5
  4035f0:	mov	w22, w4
  4035f4:	bl	4033c8 <ferror@plt+0x19c8>
  4035f8:	cbz	x0, 403724 <ferror@plt+0x1d24>
  4035fc:	mov	w8, w22
  403600:	stp	x8, x19, [sp, #16]
  403604:	adrp	x19, 417000 <ferror@plt+0x15600>
  403608:	ldr	w8, [x19, #616]
  40360c:	adrp	x10, 417000 <ferror@plt+0x15600>
  403610:	ldr	x11, [x10, #608]
  403614:	sub	w9, w22, #0x1
  403618:	udiv	w8, w9, w8
  40361c:	mov	w12, w20
  403620:	add	w8, w8, #0x1
  403624:	mov	x24, x0
  403628:	stur	w21, [x29, #-12]
  40362c:	add	x25, x12, w8, uxtw #2
  403630:	add	x8, x11, x8
  403634:	adrp	x28, 417000 <ferror@plt+0x15600>
  403638:	mov	w21, w22
  40363c:	mov	x26, x0
  403640:	str	x12, [sp, #8]
  403644:	str	x8, [x10, #608]
  403648:	ldr	w8, [x19, #616]
  40364c:	mov	x0, x26
  403650:	cmp	w21, w8
  403654:	csel	w27, w8, w21, hi  // hi = pmore
  403658:	lsl	w9, w8, #1
  40365c:	mov	w1, w27
  403660:	stur	x9, [x29, #-8]
  403664:	bl	40376c <ferror@plt+0x1d6c>
  403668:	cbnz	w0, 403688 <ferror@plt+0x1c88>
  40366c:	add	x0, x23, x25
  403670:	sub	x1, x29, #0x8
  403674:	mov	x2, x26
  403678:	mov	x3, x27
  40367c:	bl	401670 <compress@plt>
  403680:	ldur	x8, [x29, #-8]
  403684:	add	x25, x8, x25
  403688:	ldr	w8, [x19, #616]
  40368c:	ldur	x9, [x29, #-8]
  403690:	lsl	w8, w8, #1
  403694:	cmp	x9, x8
  403698:	b.hi	403748 <ferror@plt+0x1d48>  // b.pmore
  40369c:	ldrb	w0, [x28, #600]
  4036a0:	mov	w1, w25
  4036a4:	sub	w21, w21, w27
  4036a8:	add	x26, x26, x27
  4036ac:	bl	40383c <ferror@plt+0x1e3c>
  4036b0:	str	w0, [x23, w20, uxtw]
  4036b4:	add	w20, w20, #0x4
  4036b8:	cbnz	w21, 403648 <ferror@plt+0x1c48>
  4036bc:	ldur	w2, [x29, #-12]
  4036c0:	mov	x0, x24
  4036c4:	mov	w1, w22
  4036c8:	bl	4034c0 <ferror@plt+0x1ac0>
  4036cc:	adrp	x8, 417000 <ferror@plt+0x15600>
  4036d0:	ldrb	w8, [x8, #660]
  4036d4:	add	x9, x25, #0x3
  4036d8:	and	x20, x9, #0xfffffffffffffffc
  4036dc:	cmp	w8, #0x1
  4036e0:	b.ne	403724 <ferror@plt+0x1d24>  // b.any
  4036e4:	ldp	x8, x9, [sp, #8]
  4036e8:	adrp	x1, 406000 <ferror@plt+0x4600>
  4036ec:	add	x1, x1, #0xa1d
  4036f0:	mov	w2, #0x5                   	// #5
  4036f4:	sub	x8, x20, x8
  4036f8:	mov	x0, xzr
  4036fc:	sub	x19, x8, x9
  403700:	bl	401960 <dcgettext@plt>
  403704:	mov	w8, #0x64                  	// #100
  403708:	ldr	x2, [sp, #24]
  40370c:	mul	x8, x19, x8
  403710:	scvtf	d0, x8
  403714:	ucvtf	d1, w22
  403718:	fdiv	d0, d0, d1
  40371c:	mov	x1, x19
  403720:	bl	401990 <printf@plt>
  403724:	mov	w0, w20
  403728:	ldp	x20, x19, [sp, #128]
  40372c:	ldp	x22, x21, [sp, #112]
  403730:	ldp	x24, x23, [sp, #96]
  403734:	ldp	x26, x25, [sp, #80]
  403738:	ldp	x28, x27, [sp, #64]
  40373c:	ldp	x29, x30, [sp, #48]
  403740:	add	sp, sp, #0x90
  403744:	ret
  403748:	adrp	x1, 406000 <ferror@plt+0x4600>
  40374c:	add	x1, x1, #0x9e9
  403750:	mov	w2, #0x5                   	// #5
  403754:	mov	x0, xzr
  403758:	bl	401960 <dcgettext@plt>
  40375c:	ldur	x1, [x29, #-8]
  403760:	bl	401990 <printf@plt>
  403764:	mov	w0, #0x8                   	// #8
  403768:	bl	401650 <exit@plt>
  40376c:	stp	x29, x30, [sp, #-16]!
  403770:	adrp	x8, 417000 <ferror@plt+0x15600>
  403774:	ldrb	w8, [x8, #664]
  403778:	mov	x29, sp
  40377c:	cmp	w8, #0x1
  403780:	b.ne	403790 <ferror@plt+0x1d90>  // b.any
  403784:	cbz	w1, 4037a4 <ferror@plt+0x1da4>
  403788:	ldrb	w8, [x0]
  40378c:	cbz	w8, 40379c <ferror@plt+0x1d9c>
  403790:	mov	w0, wzr
  403794:	ldp	x29, x30, [sp], #16
  403798:	ret
  40379c:	cmp	w1, #0x1
  4037a0:	b.ne	4037b0 <ferror@plt+0x1db0>  // b.any
  4037a4:	mov	w0, #0x1                   	// #1
  4037a8:	ldp	x29, x30, [sp], #16
  4037ac:	ret
  4037b0:	ldrb	w8, [x0, #1]
  4037b4:	cbnz	w8, 403790 <ferror@plt+0x1d90>
  4037b8:	cmp	w1, #0x2
  4037bc:	b.eq	4037a4 <ferror@plt+0x1da4>  // b.none
  4037c0:	ldrb	w8, [x0, #2]
  4037c4:	cbnz	w8, 403790 <ferror@plt+0x1d90>
  4037c8:	cmp	w1, #0x3
  4037cc:	b.eq	4037a4 <ferror@plt+0x1da4>  // b.none
  4037d0:	ldrb	w8, [x0, #3]
  4037d4:	cbnz	w8, 403790 <ferror@plt+0x1d90>
  4037d8:	sub	w8, w1, #0x4
  4037dc:	add	x1, x0, #0x4
  4037e0:	mov	w2, w8
  4037e4:	bl	4017b0 <bcmp@plt>
  4037e8:	cmp	w0, #0x0
  4037ec:	cset	w0, eq  // eq = none
  4037f0:	ldp	x29, x30, [sp], #16
  4037f4:	ret
  4037f8:	stp	x29, x30, [sp, #-32]!
  4037fc:	stp	x20, x19, [sp, #16]
  403800:	mov	x20, x0
  403804:	mov	x0, x1
  403808:	mov	x29, sp
  40380c:	mov	x19, x1
  403810:	bl	401630 <strlen@plt>
  403814:	add	x8, x0, #0x1
  403818:	cmp	x8, #0x10
  40381c:	mov	w8, #0x10                  	// #16
  403820:	csinc	x2, x8, x0, cs  // cs = hs, nlast
  403824:	mov	x0, x20
  403828:	mov	x1, x19
  40382c:	bl	401600 <memcpy@plt>
  403830:	ldp	x20, x19, [sp, #16]
  403834:	ldp	x29, x30, [sp], #32
  403838:	ret
  40383c:	cbz	w0, 403858 <ferror@plt+0x1e58>
  403840:	stp	x29, x30, [sp, #-16]!
  403844:	mov	w0, w1
  403848:	mov	x29, sp
  40384c:	bl	403860 <ferror@plt+0x1e60>
  403850:	mov	w1, w0
  403854:	ldp	x29, x30, [sp], #16
  403858:	mov	w0, w1
  40385c:	ret
  403860:	rev	w0, w0
  403864:	ret
  403868:	cbz	w0, 403900 <ferror@plt+0x1f00>
  40386c:	stp	x29, x30, [sp, #-32]!
  403870:	ldr	w0, [x1]
  403874:	str	x19, [sp, #16]
  403878:	mov	x29, sp
  40387c:	mov	x19, x1
  403880:	bl	403860 <ferror@plt+0x1e60>
  403884:	ldr	w8, [x19, #4]
  403888:	str	w0, [x19]
  40388c:	mov	w0, w8
  403890:	bl	403860 <ferror@plt+0x1e60>
  403894:	ldr	w8, [x19, #8]
  403898:	str	w0, [x19, #4]
  40389c:	mov	w0, w8
  4038a0:	bl	403860 <ferror@plt+0x1e60>
  4038a4:	ldr	w8, [x19, #12]
  4038a8:	str	w0, [x19, #8]
  4038ac:	mov	w0, w8
  4038b0:	bl	403860 <ferror@plt+0x1e60>
  4038b4:	ldr	w8, [x19, #32]
  4038b8:	str	w0, [x19, #12]
  4038bc:	mov	w0, w8
  4038c0:	bl	403860 <ferror@plt+0x1e60>
  4038c4:	ldr	w8, [x19, #36]
  4038c8:	str	w0, [x19, #32]
  4038cc:	mov	w0, w8
  4038d0:	bl	403860 <ferror@plt+0x1e60>
  4038d4:	ldr	w8, [x19, #40]
  4038d8:	str	w0, [x19, #36]
  4038dc:	mov	w0, w8
  4038e0:	bl	403860 <ferror@plt+0x1e60>
  4038e4:	ldr	w8, [x19, #44]
  4038e8:	str	w0, [x19, #40]
  4038ec:	mov	w0, w8
  4038f0:	bl	403860 <ferror@plt+0x1e60>
  4038f4:	str	w0, [x19, #44]
  4038f8:	ldr	x19, [sp, #16]
  4038fc:	ldp	x29, x30, [sp], #32
  403900:	ret
  403904:	stp	x29, x30, [sp, #-16]!
  403908:	mov	x3, x2
  40390c:	mov	x2, x1
  403910:	mov	w1, wzr
  403914:	mov	x29, sp
  403918:	bl	403924 <ferror@plt+0x1f24>
  40391c:	ldp	x29, x30, [sp], #16
  403920:	ret
  403924:	cmp	w0, w1
  403928:	b.ne	403940 <ferror@plt+0x1f40>  // b.any
  40392c:	ldr	w8, [x2, #8]
  403930:	ldr	x9, [x2]
  403934:	str	w8, [x3, #8]
  403938:	str	x9, [x3]
  40393c:	ret
  403940:	ldrb	w8, [x2, #1]
  403944:	ldrb	w9, [x2]
  403948:	ldrb	w10, [x2, #3]
  40394c:	ldrb	w11, [x2, #2]
  403950:	ldrb	w12, [x2, #6]
  403954:	ldrb	w13, [x2, #5]
  403958:	ldrb	w14, [x2, #4]
  40395c:	ldrb	w15, [x2, #7]
  403960:	ldrb	w17, [x2, #8]
  403964:	cbz	w1, 403998 <ferror@plt+0x1f98>
  403968:	ldrb	w4, [x2, #11]
  40396c:	ldrb	w5, [x2, #10]
  403970:	ldrb	w2, [x2, #9]
  403974:	lsr	w1, w17, #6
  403978:	lsr	w16, w4, #6
  40397c:	lsr	w18, w5, #6
  403980:	lsr	w0, w2, #6
  403984:	bfi	w16, w17, #2, #8
  403988:	bfi	w18, w4, #2, #8
  40398c:	bfi	w0, w5, #2, #8
  403990:	bfi	w1, w2, #2, #8
  403994:	b	4039c4 <ferror@plt+0x1fc4>
  403998:	ldrb	w18, [x2, #11]
  40399c:	ldrb	w4, [x2, #10]
  4039a0:	ldrb	w2, [x2, #9]
  4039a4:	lsr	w16, w17, #2
  4039a8:	bfi	w16, w18, #6, #8
  4039ac:	lsr	w18, w18, #2
  4039b0:	lsr	w0, w4, #2
  4039b4:	lsr	w1, w2, #2
  4039b8:	bfi	w18, w4, #6, #8
  4039bc:	bfi	w0, w2, #6, #8
  4039c0:	bfi	w1, w17, #6, #8
  4039c4:	strb	w8, [x3]
  4039c8:	strb	w9, [x3, #1]
  4039cc:	strb	w10, [x3, #2]
  4039d0:	strb	w11, [x3, #3]
  4039d4:	strb	w12, [x3, #4]
  4039d8:	strb	w13, [x3, #5]
  4039dc:	strb	w14, [x3, #6]
  4039e0:	strb	w15, [x3, #7]
  4039e4:	strb	w16, [x3, #8]
  4039e8:	strb	w18, [x3, #9]
  4039ec:	strb	w0, [x3, #10]
  4039f0:	strb	w1, [x3, #11]
  4039f4:	ret
  4039f8:	stp	x29, x30, [sp, #-16]!
  4039fc:	mov	x3, x2
  403a00:	mov	x2, x1
  403a04:	mov	w1, w0
  403a08:	mov	w0, wzr
  403a0c:	mov	x29, sp
  403a10:	bl	403924 <ferror@plt+0x1f24>
  403a14:	ldp	x29, x30, [sp], #16
  403a18:	ret
  403a1c:	mov	x8, #0x2301                	// #8961
  403a20:	mov	x9, #0xdcfe                	// #56574
  403a24:	movk	x8, #0x6745, lsl #16
  403a28:	movk	x9, #0x98ba, lsl #16
  403a2c:	movk	x8, #0xab89, lsl #32
  403a30:	movk	x9, #0x5476, lsl #32
  403a34:	movk	x8, #0xefcd, lsl #48
  403a38:	movk	x9, #0x1032, lsl #48
  403a3c:	stp	x8, x9, [x0]
  403a40:	str	xzr, [x0, #16]
  403a44:	ret
  403a48:	stp	x29, x30, [sp, #-64]!
  403a4c:	stp	x22, x21, [sp, #32]
  403a50:	stp	x20, x19, [sp, #48]
  403a54:	ldr	w8, [x0, #16]
  403a58:	mov	w20, w2
  403a5c:	mov	x19, x1
  403a60:	mov	x21, x0
  403a64:	adds	w9, w8, w2, lsl #3
  403a68:	str	x23, [sp, #16]
  403a6c:	mov	x29, sp
  403a70:	str	w9, [x0, #16]
  403a74:	b.cc	403a84 <ferror@plt+0x2084>  // b.lo, b.ul, b.last
  403a78:	ldr	w9, [x21, #20]
  403a7c:	add	w9, w9, #0x1
  403a80:	str	w9, [x21, #20]
  403a84:	ldr	w9, [x21, #20]
  403a88:	ubfx	x8, x8, #3, #6
  403a8c:	add	w9, w9, w20, lsr #29
  403a90:	str	w9, [x21, #20]
  403a94:	cbz	w8, 403af4 <ferror@plt+0x20f4>
  403a98:	mov	w10, #0x40                  	// #64
  403a9c:	add	x9, x21, x8
  403aa0:	sub	w22, w10, w8
  403aa4:	cmp	w22, w20
  403aa8:	add	x0, x9, #0x18
  403aac:	b.ls	403ac8 <ferror@plt+0x20c8>  // b.plast
  403ab0:	mov	w2, w20
  403ab4:	mov	x1, x19
  403ab8:	bl	401600 <memcpy@plt>
  403abc:	mov	w8, wzr
  403ac0:	cbnz	w8, 403af4 <ferror@plt+0x20f4>
  403ac4:	b	403b40 <ferror@plt+0x2140>
  403ac8:	mov	x1, x19
  403acc:	mov	x2, x22
  403ad0:	add	x23, x21, #0x18
  403ad4:	bl	401600 <memcpy@plt>
  403ad8:	mov	x0, x21
  403adc:	mov	x1, x23
  403ae0:	bl	403b54 <ferror@plt+0x2154>
  403ae4:	add	x19, x19, x22
  403ae8:	sub	w20, w20, w22
  403aec:	mov	w8, #0x1                   	// #1
  403af0:	cbz	w8, 403b40 <ferror@plt+0x2140>
  403af4:	cmp	w20, #0x40
  403af8:	add	x22, x21, #0x18
  403afc:	b.cc	403b30 <ferror@plt+0x2130>  // b.lo, b.ul, b.last
  403b00:	mov	w23, w20
  403b04:	ldp	q1, q0, [x19, #32]
  403b08:	ldp	q3, q2, [x19], #64
  403b0c:	mov	x0, x21
  403b10:	mov	x1, x22
  403b14:	stp	q1, q0, [x22, #32]
  403b18:	stp	q3, q2, [x22]
  403b1c:	bl	403b54 <ferror@plt+0x2154>
  403b20:	sub	w23, w23, #0x40
  403b24:	cmp	w23, #0x3f
  403b28:	b.hi	403b04 <ferror@plt+0x2104>  // b.pmore
  403b2c:	and	w20, w20, #0x3f
  403b30:	mov	w2, w20
  403b34:	mov	x0, x22
  403b38:	mov	x1, x19
  403b3c:	bl	401600 <memcpy@plt>
  403b40:	ldp	x20, x19, [sp, #48]
  403b44:	ldp	x22, x21, [sp, #32]
  403b48:	ldr	x23, [sp, #16]
  403b4c:	ldp	x29, x30, [sp], #64
  403b50:	ret
  403b54:	str	x27, [sp, #-80]!
  403b58:	stp	x26, x25, [sp, #16]
  403b5c:	stp	x24, x23, [sp, #32]
  403b60:	stp	x22, x21, [sp, #48]
  403b64:	stp	x20, x19, [sp, #64]
  403b68:	ldp	w11, w8, [x0]
  403b6c:	ldp	w9, w10, [x0, #8]
  403b70:	ldp	w4, w13, [x1]
  403b74:	mov	w2, #0xa478                	// #42104
  403b78:	movk	w2, #0xd76a, lsl #16
  403b7c:	bic	w25, w10, w8
  403b80:	and	w26, w9, w8
  403b84:	orr	w25, w26, w25
  403b88:	add	w26, w11, w4
  403b8c:	add	w25, w26, w25
  403b90:	add	w2, w25, w2
  403b94:	ror	w2, w2, #25
  403b98:	add	w2, w2, w8
  403b9c:	bic	w25, w9, w2
  403ba0:	and	w26, w8, w2
  403ba4:	mov	w5, #0xb756                	// #46934
  403ba8:	orr	w25, w26, w25
  403bac:	add	w26, w10, w13
  403bb0:	movk	w5, #0xe8c7, lsl #16
  403bb4:	add	w25, w26, w25
  403bb8:	ldp	w12, w17, [x1, #8]
  403bbc:	add	w5, w25, w5
  403bc0:	ror	w5, w5, #20
  403bc4:	add	w5, w5, w2
  403bc8:	bic	w25, w8, w5
  403bcc:	and	w26, w2, w5
  403bd0:	mov	w6, #0x70db                	// #28891
  403bd4:	orr	w25, w26, w25
  403bd8:	add	w26, w9, w12
  403bdc:	movk	w6, #0x2420, lsl #16
  403be0:	add	w25, w26, w25
  403be4:	add	w6, w25, w6
  403be8:	ror	w6, w6, #15
  403bec:	add	w6, w6, w5
  403bf0:	bic	w25, w2, w6
  403bf4:	and	w26, w5, w6
  403bf8:	mov	w19, #0xceee                	// #52974
  403bfc:	orr	w25, w26, w25
  403c00:	add	w26, w8, w17
  403c04:	movk	w19, #0xc1bd, lsl #16
  403c08:	add	w25, w26, w25
  403c0c:	ldp	w14, w3, [x1, #16]
  403c10:	add	w19, w25, w19
  403c14:	ror	w19, w19, #10
  403c18:	add	w19, w19, w6
  403c1c:	bic	w25, w5, w19
  403c20:	and	w26, w6, w19
  403c24:	mov	w20, #0xfaf                 	// #4015
  403c28:	orr	w25, w26, w25
  403c2c:	add	w2, w14, w2
  403c30:	movk	w20, #0xf57c, lsl #16
  403c34:	add	w2, w2, w25
  403c38:	add	w2, w2, w20
  403c3c:	ror	w2, w2, #25
  403c40:	add	w20, w2, w19
  403c44:	bic	w2, w6, w20
  403c48:	and	w25, w19, w20
  403c4c:	mov	w21, #0xc62a                	// #50730
  403c50:	orr	w2, w25, w2
  403c54:	add	w5, w3, w5
  403c58:	movk	w21, #0x4787, lsl #16
  403c5c:	add	w2, w5, w2
  403c60:	ldp	w15, w7, [x1, #24]
  403c64:	add	w2, w2, w21
  403c68:	ror	w2, w2, #20
  403c6c:	add	w5, w2, w20
  403c70:	bic	w2, w19, w5
  403c74:	and	w21, w20, w5
  403c78:	mov	w22, #0x4613                	// #17939
  403c7c:	add	w6, w15, w6
  403c80:	orr	w2, w21, w2
  403c84:	movk	w22, #0xa830, lsl #16
  403c88:	add	w2, w6, w2
  403c8c:	add	w2, w2, w22
  403c90:	ror	w2, w2, #15
  403c94:	add	w21, w2, w5
  403c98:	bic	w2, w20, w21
  403c9c:	and	w6, w5, w21
  403ca0:	mov	w23, #0x9501                	// #38145
  403ca4:	orr	w22, w6, w2
  403ca8:	add	w19, w7, w19
  403cac:	movk	w23, #0xfd46, lsl #16
  403cb0:	add	w19, w19, w22
  403cb4:	ldp	w18, w16, [x1, #32]
  403cb8:	add	w19, w19, w23
  403cbc:	ror	w19, w19, #10
  403cc0:	add	w22, w19, w21
  403cc4:	bic	w19, w5, w22
  403cc8:	and	w23, w21, w22
  403ccc:	mov	w24, #0x98d8                	// #39128
  403cd0:	orr	w19, w23, w19
  403cd4:	add	w20, w18, w20
  403cd8:	movk	w24, #0x6980, lsl #16
  403cdc:	add	w19, w20, w19
  403ce0:	add	w19, w19, w24
  403ce4:	ror	w19, w19, #25
  403ce8:	add	w20, w19, w22
  403cec:	bic	w19, w21, w20
  403cf0:	and	w24, w22, w20
  403cf4:	mov	w26, #0xf7af                	// #63407
  403cf8:	orr	w19, w24, w19
  403cfc:	add	w5, w16, w5
  403d00:	movk	w26, #0x8b44, lsl #16
  403d04:	add	w5, w5, w19
  403d08:	ldp	w6, w2, [x1, #40]
  403d0c:	add	w5, w5, w26
  403d10:	ror	w5, w5, #20
  403d14:	add	w26, w5, w20
  403d18:	bic	w5, w22, w26
  403d1c:	and	w19, w20, w26
  403d20:	add	w21, w6, w21
  403d24:	orr	w5, w19, w5
  403d28:	mov	w25, #0xffff5bb1            	// #-42063
  403d2c:	add	w5, w21, w5
  403d30:	add	w5, w5, w25
  403d34:	ror	w5, w5, #15
  403d38:	add	w21, w5, w26
  403d3c:	bic	w5, w20, w21
  403d40:	and	w19, w26, w21
  403d44:	mov	w23, #0xd7be                	// #55230
  403d48:	orr	w25, w19, w5
  403d4c:	add	w22, w2, w22
  403d50:	movk	w23, #0x895c, lsl #16
  403d54:	add	w22, w22, w25
  403d58:	ldp	w19, w5, [x1, #48]
  403d5c:	add	w22, w22, w23
  403d60:	ror	w22, w22, #10
  403d64:	add	w22, w22, w21
  403d68:	bic	w23, w26, w22
  403d6c:	and	w25, w21, w22
  403d70:	mov	w24, #0x1122                	// #4386
  403d74:	orr	w23, w25, w23
  403d78:	add	w20, w19, w20
  403d7c:	movk	w24, #0x6b90, lsl #16
  403d80:	add	w20, w20, w23
  403d84:	add	w20, w20, w24
  403d88:	ror	w20, w20, #25
  403d8c:	add	w23, w20, w22
  403d90:	bic	w20, w21, w23
  403d94:	and	w24, w22, w23
  403d98:	mov	w25, #0x7193                	// #29075
  403d9c:	add	w26, w5, w26
  403da0:	orr	w20, w24, w20
  403da4:	movk	w25, #0xfd98, lsl #16
  403da8:	add	w20, w26, w20
  403dac:	add	w20, w20, w25
  403db0:	ror	w20, w20, #20
  403db4:	add	w24, w20, w23
  403db8:	ldp	w20, w1, [x1, #56]
  403dbc:	bic	w25, w22, w24
  403dc0:	and	w26, w23, w24
  403dc4:	orr	w25, w26, w25
  403dc8:	mov	w26, #0x438e                	// #17294
  403dcc:	add	w21, w20, w21
  403dd0:	movk	w26, #0xa679, lsl #16
  403dd4:	add	w21, w21, w25
  403dd8:	add	w21, w21, w26
  403ddc:	ror	w21, w21, #15
  403de0:	add	w21, w21, w24
  403de4:	bic	w25, w23, w21
  403de8:	and	w26, w24, w21
  403dec:	orr	w25, w26, w25
  403df0:	mov	w26, #0x821                 	// #2081
  403df4:	add	w22, w1, w22
  403df8:	movk	w26, #0x49b4, lsl #16
  403dfc:	add	w22, w22, w25
  403e00:	add	w22, w22, w26
  403e04:	ror	w22, w22, #10
  403e08:	add	w22, w22, w21
  403e0c:	bic	w25, w21, w24
  403e10:	and	w26, w22, w24
  403e14:	orr	w25, w26, w25
  403e18:	mov	w26, #0x2562                	// #9570
  403e1c:	add	w23, w13, w23
  403e20:	movk	w26, #0xf61e, lsl #16
  403e24:	add	w23, w23, w25
  403e28:	add	w23, w23, w26
  403e2c:	ror	w23, w23, #27
  403e30:	add	w23, w23, w22
  403e34:	bic	w25, w22, w21
  403e38:	and	w26, w23, w21
  403e3c:	orr	w25, w26, w25
  403e40:	mov	w26, #0xb340                	// #45888
  403e44:	add	w24, w15, w24
  403e48:	movk	w26, #0xc040, lsl #16
  403e4c:	add	w24, w24, w25
  403e50:	add	w24, w24, w26
  403e54:	ror	w24, w24, #23
  403e58:	add	w24, w24, w23
  403e5c:	bic	w25, w23, w22
  403e60:	and	w26, w24, w22
  403e64:	orr	w25, w26, w25
  403e68:	mov	w26, #0x5a51                	// #23121
  403e6c:	add	w21, w2, w21
  403e70:	movk	w26, #0x265e, lsl #16
  403e74:	add	w21, w21, w25
  403e78:	add	w21, w21, w26
  403e7c:	ror	w21, w21, #18
  403e80:	add	w21, w21, w24
  403e84:	bic	w25, w24, w23
  403e88:	and	w26, w21, w23
  403e8c:	orr	w25, w26, w25
  403e90:	mov	w26, #0xc7aa                	// #51114
  403e94:	add	w22, w4, w22
  403e98:	movk	w26, #0xe9b6, lsl #16
  403e9c:	add	w22, w22, w25
  403ea0:	add	w22, w22, w26
  403ea4:	ror	w22, w22, #12
  403ea8:	add	w22, w22, w21
  403eac:	bic	w25, w21, w24
  403eb0:	and	w26, w22, w24
  403eb4:	orr	w25, w26, w25
  403eb8:	mov	w26, #0x105d                	// #4189
  403ebc:	add	w23, w3, w23
  403ec0:	movk	w26, #0xd62f, lsl #16
  403ec4:	add	w23, w23, w25
  403ec8:	add	w23, w23, w26
  403ecc:	ror	w23, w23, #27
  403ed0:	add	w23, w23, w22
  403ed4:	bic	w25, w22, w21
  403ed8:	and	w26, w23, w21
  403edc:	orr	w25, w26, w25
  403ee0:	mov	w26, #0x1453                	// #5203
  403ee4:	add	w24, w6, w24
  403ee8:	movk	w26, #0x244, lsl #16
  403eec:	add	w24, w24, w25
  403ef0:	add	w24, w24, w26
  403ef4:	ror	w24, w24, #23
  403ef8:	add	w24, w24, w23
  403efc:	bic	w25, w23, w22
  403f00:	and	w26, w24, w22
  403f04:	orr	w25, w26, w25
  403f08:	mov	w26, #0xe681                	// #59009
  403f0c:	add	w21, w1, w21
  403f10:	movk	w26, #0xd8a1, lsl #16
  403f14:	add	w21, w21, w25
  403f18:	add	w21, w21, w26
  403f1c:	ror	w21, w21, #18
  403f20:	add	w21, w21, w24
  403f24:	bic	w25, w24, w23
  403f28:	and	w26, w21, w23
  403f2c:	orr	w25, w26, w25
  403f30:	mov	w26, #0xfbc8                	// #64456
  403f34:	add	w22, w14, w22
  403f38:	movk	w26, #0xe7d3, lsl #16
  403f3c:	add	w22, w22, w25
  403f40:	add	w22, w22, w26
  403f44:	ror	w22, w22, #12
  403f48:	add	w22, w22, w21
  403f4c:	bic	w25, w21, w24
  403f50:	and	w26, w22, w24
  403f54:	orr	w25, w26, w25
  403f58:	mov	w26, #0xcde6                	// #52710
  403f5c:	add	w23, w16, w23
  403f60:	movk	w26, #0x21e1, lsl #16
  403f64:	add	w23, w23, w25
  403f68:	add	w23, w23, w26
  403f6c:	ror	w23, w23, #27
  403f70:	add	w23, w23, w22
  403f74:	bic	w25, w22, w21
  403f78:	and	w26, w23, w21
  403f7c:	orr	w25, w26, w25
  403f80:	mov	w26, #0x7d6                 	// #2006
  403f84:	add	w24, w20, w24
  403f88:	movk	w26, #0xc337, lsl #16
  403f8c:	add	w24, w24, w25
  403f90:	add	w24, w24, w26
  403f94:	ror	w24, w24, #23
  403f98:	add	w24, w24, w23
  403f9c:	bic	w25, w23, w22
  403fa0:	and	w26, w24, w22
  403fa4:	orr	w25, w26, w25
  403fa8:	mov	w26, #0xd87                 	// #3463
  403fac:	add	w21, w17, w21
  403fb0:	movk	w26, #0xf4d5, lsl #16
  403fb4:	add	w21, w21, w25
  403fb8:	add	w21, w21, w26
  403fbc:	ror	w21, w21, #18
  403fc0:	add	w21, w21, w24
  403fc4:	bic	w25, w24, w23
  403fc8:	and	w26, w21, w23
  403fcc:	orr	w25, w26, w25
  403fd0:	mov	w26, #0x14ed                	// #5357
  403fd4:	add	w22, w18, w22
  403fd8:	movk	w26, #0x455a, lsl #16
  403fdc:	add	w22, w22, w25
  403fe0:	add	w22, w22, w26
  403fe4:	ror	w22, w22, #12
  403fe8:	add	w22, w22, w21
  403fec:	bic	w25, w21, w24
  403ff0:	and	w26, w22, w24
  403ff4:	orr	w25, w26, w25
  403ff8:	mov	w26, #0xe905                	// #59653
  403ffc:	add	w23, w5, w23
  404000:	movk	w26, #0xa9e3, lsl #16
  404004:	add	w23, w23, w25
  404008:	add	w23, w23, w26
  40400c:	ror	w23, w23, #27
  404010:	add	w23, w23, w22
  404014:	bic	w25, w22, w21
  404018:	and	w26, w23, w21
  40401c:	orr	w25, w26, w25
  404020:	mov	w26, #0xa3f8                	// #41976
  404024:	add	w24, w12, w24
  404028:	movk	w26, #0xfcef, lsl #16
  40402c:	add	w24, w24, w25
  404030:	add	w24, w24, w26
  404034:	ror	w24, w24, #23
  404038:	add	w24, w24, w23
  40403c:	bic	w25, w23, w22
  404040:	and	w26, w24, w22
  404044:	orr	w25, w26, w25
  404048:	mov	w26, #0x2d9                 	// #729
  40404c:	add	w21, w7, w21
  404050:	movk	w26, #0x676f, lsl #16
  404054:	add	w21, w21, w25
  404058:	add	w21, w21, w26
  40405c:	ror	w21, w21, #18
  404060:	add	w21, w21, w24
  404064:	eor	w25, w21, w24
  404068:	and	w26, w25, w23
  40406c:	add	w22, w19, w22
  404070:	eor	w26, w26, w24
  404074:	add	w22, w22, w26
  404078:	mov	w26, #0x4c8a                	// #19594
  40407c:	movk	w26, #0x8d2a, lsl #16
  404080:	add	w22, w22, w26
  404084:	ror	w22, w22, #12
  404088:	add	w22, w22, w21
  40408c:	mov	w26, #0x3942                	// #14658
  404090:	add	w23, w3, w23
  404094:	eor	w25, w25, w22
  404098:	movk	w26, #0xfffa, lsl #16
  40409c:	add	w23, w23, w25
  4040a0:	add	w23, w23, w26
  4040a4:	ror	w23, w23, #28
  4040a8:	eor	w26, w22, w21
  4040ac:	add	w23, w23, w22
  4040b0:	mov	w25, #0xf681                	// #63105
  4040b4:	add	w24, w18, w24
  4040b8:	eor	w26, w26, w23
  4040bc:	movk	w25, #0x8771, lsl #16
  4040c0:	add	w24, w24, w26
  4040c4:	add	w24, w24, w25
  4040c8:	ror	w24, w24, #21
  4040cc:	eor	w25, w23, w22
  4040d0:	add	w24, w24, w23
  4040d4:	mov	w26, #0x6122                	// #24866
  4040d8:	add	w21, w2, w21
  4040dc:	eor	w25, w25, w24
  4040e0:	movk	w26, #0x6d9d, lsl #16
  4040e4:	add	w21, w21, w25
  4040e8:	add	w21, w21, w26
  4040ec:	ror	w21, w21, #16
  4040f0:	eor	w26, w24, w23
  4040f4:	add	w21, w21, w24
  4040f8:	mov	w25, #0x380c                	// #14348
  4040fc:	add	w22, w20, w22
  404100:	eor	w26, w26, w21
  404104:	movk	w25, #0xfde5, lsl #16
  404108:	add	w22, w22, w26
  40410c:	add	w22, w22, w25
  404110:	ror	w22, w22, #9
  404114:	eor	w25, w21, w24
  404118:	add	w22, w22, w21
  40411c:	mov	w26, #0xea44                	// #59972
  404120:	add	w23, w13, w23
  404124:	eor	w25, w25, w22
  404128:	movk	w26, #0xa4be, lsl #16
  40412c:	add	w23, w23, w25
  404130:	add	w23, w23, w26
  404134:	ror	w23, w23, #28
  404138:	eor	w26, w22, w21
  40413c:	add	w23, w23, w22
  404140:	mov	w25, #0xcfa9                	// #53161
  404144:	add	w24, w14, w24
  404148:	eor	w26, w26, w23
  40414c:	movk	w25, #0x4bde, lsl #16
  404150:	add	w24, w24, w26
  404154:	add	w24, w24, w25
  404158:	ror	w24, w24, #21
  40415c:	eor	w25, w23, w22
  404160:	add	w24, w24, w23
  404164:	mov	w26, #0x4b60                	// #19296
  404168:	add	w21, w7, w21
  40416c:	eor	w25, w25, w24
  404170:	movk	w26, #0xf6bb, lsl #16
  404174:	add	w21, w21, w25
  404178:	add	w21, w21, w26
  40417c:	ror	w21, w21, #16
  404180:	eor	w26, w24, w23
  404184:	add	w21, w21, w24
  404188:	mov	w25, #0xbc70                	// #48240
  40418c:	add	w22, w6, w22
  404190:	eor	w26, w26, w21
  404194:	movk	w25, #0xbebf, lsl #16
  404198:	add	w22, w22, w26
  40419c:	add	w22, w22, w25
  4041a0:	ror	w22, w22, #9
  4041a4:	eor	w25, w21, w24
  4041a8:	add	w22, w22, w21
  4041ac:	mov	w26, #0x7ec6                	// #32454
  4041b0:	add	w23, w5, w23
  4041b4:	eor	w25, w25, w22
  4041b8:	movk	w26, #0x289b, lsl #16
  4041bc:	add	w23, w23, w25
  4041c0:	add	w23, w23, w26
  4041c4:	ror	w23, w23, #28
  4041c8:	eor	w26, w22, w21
  4041cc:	add	w23, w23, w22
  4041d0:	mov	w25, #0x27fa                	// #10234
  4041d4:	add	w24, w4, w24
  4041d8:	eor	w26, w26, w23
  4041dc:	movk	w25, #0xeaa1, lsl #16
  4041e0:	add	w24, w24, w26
  4041e4:	add	w24, w24, w25
  4041e8:	ror	w24, w24, #21
  4041ec:	eor	w25, w23, w22
  4041f0:	add	w24, w24, w23
  4041f4:	mov	w26, #0x3085                	// #12421
  4041f8:	add	w21, w17, w21
  4041fc:	eor	w25, w25, w24
  404200:	movk	w26, #0xd4ef, lsl #16
  404204:	add	w21, w21, w25
  404208:	add	w21, w21, w26
  40420c:	ror	w21, w21, #16
  404210:	eor	w26, w24, w23
  404214:	add	w21, w21, w24
  404218:	mov	w25, #0x1d05                	// #7429
  40421c:	add	w22, w15, w22
  404220:	eor	w26, w26, w21
  404224:	movk	w25, #0x488, lsl #16
  404228:	add	w22, w22, w26
  40422c:	add	w22, w22, w25
  404230:	ror	w22, w22, #9
  404234:	eor	w25, w21, w24
  404238:	add	w22, w22, w21
  40423c:	mov	w26, #0xd039                	// #53305
  404240:	add	w23, w16, w23
  404244:	eor	w25, w25, w22
  404248:	movk	w26, #0xd9d4, lsl #16
  40424c:	add	w23, w23, w25
  404250:	add	w23, w23, w26
  404254:	ror	w23, w23, #28
  404258:	eor	w26, w22, w21
  40425c:	add	w23, w23, w22
  404260:	mov	w25, #0x99e5                	// #39397
  404264:	add	w24, w19, w24
  404268:	eor	w26, w26, w23
  40426c:	movk	w25, #0xe6db, lsl #16
  404270:	add	w24, w24, w26
  404274:	add	w24, w24, w25
  404278:	ror	w24, w24, #21
  40427c:	eor	w25, w23, w22
  404280:	add	w24, w24, w23
  404284:	mov	w26, #0x7cf8                	// #31992
  404288:	add	w21, w1, w21
  40428c:	eor	w25, w25, w24
  404290:	movk	w26, #0x1fa2, lsl #16
  404294:	add	w21, w21, w25
  404298:	add	w21, w21, w26
  40429c:	ror	w21, w21, #16
  4042a0:	add	w4, w4, w23
  4042a4:	eor	w23, w24, w23
  4042a8:	add	w21, w21, w24
  4042ac:	mov	w25, #0x5665                	// #22117
  4042b0:	add	w22, w12, w22
  4042b4:	eor	w23, w23, w21
  4042b8:	movk	w25, #0xc4ac, lsl #16
  4042bc:	add	w22, w22, w23
  4042c0:	add	w22, w22, w25
  4042c4:	ror	w22, w22, #9
  4042c8:	add	w22, w22, w21
  4042cc:	add	w7, w7, w24
  4042d0:	orn	w24, w22, w24
  4042d4:	mov	w26, #0x2244                	// #8772
  4042d8:	eor	w24, w24, w21
  4042dc:	movk	w26, #0xf429, lsl #16
  4042e0:	add	w4, w4, w24
  4042e4:	add	w4, w4, w26
  4042e8:	ror	w4, w4, #26
  4042ec:	add	w27, w4, w22
  4042f0:	orn	w4, w27, w21
  4042f4:	mov	w23, #0xff97                	// #65431
  4042f8:	eor	w4, w4, w22
  4042fc:	movk	w23, #0x432a, lsl #16
  404300:	add	w4, w7, w4
  404304:	add	w20, w20, w21
  404308:	add	w21, w4, w23
  40430c:	add	w23, w3, w22
  404310:	ror	w3, w21, #22
  404314:	add	w21, w3, w27
  404318:	orn	w3, w21, w22
  40431c:	mov	w25, #0x23a7                	// #9127
  404320:	eor	w3, w3, w27
  404324:	movk	w25, #0xab94, lsl #16
  404328:	add	w20, w20, w3
  40432c:	add	w20, w20, w25
  404330:	ror	w20, w20, #17
  404334:	add	w20, w20, w21
  404338:	orn	w25, w20, w27
  40433c:	mov	w24, #0xa039                	// #41017
  404340:	eor	w25, w25, w21
  404344:	movk	w24, #0xfc93, lsl #16
  404348:	add	w23, w23, w25
  40434c:	add	w23, w23, w24
  404350:	ror	w23, w23, #11
  404354:	add	w23, w23, w20
  404358:	add	w17, w17, w21
  40435c:	orn	w21, w23, w21
  404360:	mov	w26, #0x59c3                	// #22979
  404364:	add	w19, w19, w27
  404368:	eor	w21, w21, w20
  40436c:	movk	w26, #0x655b, lsl #16
  404370:	add	w19, w19, w21
  404374:	add	w19, w19, w26
  404378:	ror	w19, w19, #26
  40437c:	add	w19, w19, w23
  404380:	add	w6, w6, w20
  404384:	orn	w20, w19, w20
  404388:	mov	w7, #0xcc92                	// #52370
  40438c:	eor	w20, w20, w23
  404390:	movk	w7, #0x8f0c, lsl #16
  404394:	add	w17, w17, w20
  404398:	add	w17, w17, w7
  40439c:	ror	w17, w17, #22
  4043a0:	add	w17, w17, w19
  4043a4:	add	w13, w13, w23
  4043a8:	orn	w23, w17, w23
  4043ac:	mov	w4, #0xf47d                	// #62589
  4043b0:	eor	w23, w23, w19
  4043b4:	movk	w4, #0xffef, lsl #16
  4043b8:	add	w6, w6, w23
  4043bc:	add	w4, w6, w4
  4043c0:	ror	w4, w4, #17
  4043c4:	add	w4, w4, w17
  4043c8:	orn	w6, w4, w19
  4043cc:	mov	w3, #0x5dd1                	// #24017
  4043d0:	eor	w6, w6, w17
  4043d4:	movk	w3, #0x8584, lsl #16
  4043d8:	add	w13, w13, w6
  4043dc:	add	w13, w13, w3
  4043e0:	ror	w13, w13, #11
  4043e4:	add	w13, w13, w4
  4043e8:	add	w1, w1, w17
  4043ec:	orn	w17, w13, w17
  4043f0:	mov	w22, #0x7e4f                	// #32335
  4043f4:	add	w18, w18, w19
  4043f8:	eor	w17, w17, w4
  4043fc:	movk	w22, #0x6fa8, lsl #16
  404400:	add	w17, w18, w17
  404404:	add	w17, w17, w22
  404408:	ror	w17, w17, #26
  40440c:	add	w17, w17, w13
  404410:	orn	w18, w17, w4
  404414:	mov	w25, #0xe6e0                	// #59104
  404418:	eor	w18, w18, w13
  40441c:	movk	w25, #0xfe2c, lsl #16
  404420:	add	w18, w1, w18
  404424:	add	w18, w18, w25
  404428:	ror	w18, w18, #22
  40442c:	add	w18, w18, w17
  404430:	add	w3, w5, w13
  404434:	orn	w13, w18, w13
  404438:	mov	w24, #0x4314                	// #17172
  40443c:	add	w15, w15, w4
  404440:	eor	w13, w13, w17
  404444:	movk	w24, #0xa301, lsl #16
  404448:	add	w13, w15, w13
  40444c:	add	w13, w13, w24
  404450:	ror	w13, w13, #17
  404454:	add	w13, w13, w18
  404458:	orn	w15, w13, w17
  40445c:	mov	w21, #0x11a1                	// #4513
  404460:	eor	w15, w15, w18
  404464:	movk	w21, #0x4e08, lsl #16
  404468:	add	w15, w3, w15
  40446c:	add	w15, w15, w21
  404470:	ror	w15, w15, #11
  404474:	add	w15, w15, w13
  404478:	add	w14, w14, w17
  40447c:	orn	w17, w15, w18
  404480:	mov	w26, #0x7e82                	// #32386
  404484:	eor	w17, w17, w13
  404488:	movk	w26, #0xf753, lsl #16
  40448c:	add	w14, w14, w17
  404490:	add	w14, w14, w26
  404494:	ror	w14, w14, #26
  404498:	add	w14, w14, w15
  40449c:	add	w12, w12, w13
  4044a0:	orn	w13, w14, w13
  4044a4:	mov	w20, #0xf235                	// #62005
  4044a8:	add	w1, w2, w18
  4044ac:	eor	w13, w13, w15
  4044b0:	movk	w20, #0xbd3a, lsl #16
  4044b4:	add	w13, w1, w13
  4044b8:	add	w13, w13, w20
  4044bc:	ror	w13, w13, #22
  4044c0:	add	w13, w13, w14
  4044c4:	add	w16, w16, w15
  4044c8:	orn	w15, w13, w15
  4044cc:	mov	w7, #0xd2bb                	// #53947
  4044d0:	eor	w15, w15, w14
  4044d4:	movk	w7, #0x2ad7, lsl #16
  4044d8:	add	w12, w12, w15
  4044dc:	add	w12, w12, w7
  4044e0:	ror	w12, w12, #17
  4044e4:	add	w12, w12, w13
  4044e8:	add	w11, w14, w11
  4044ec:	orn	w14, w12, w14
  4044f0:	mov	w23, #0xd391                	// #54161
  4044f4:	add	w8, w12, w8
  4044f8:	add	w9, w12, w9
  4044fc:	eor	w12, w14, w13
  404500:	movk	w23, #0xeb86, lsl #16
  404504:	add	w12, w16, w12
  404508:	add	w12, w12, w23
  40450c:	ror	w12, w12, #11
  404510:	add	w10, w13, w10
  404514:	add	w8, w8, w12
  404518:	stp	w11, w8, [x0]
  40451c:	stp	w9, w10, [x0, #8]
  404520:	ldp	x20, x19, [sp, #64]
  404524:	ldp	x22, x21, [sp, #48]
  404528:	ldp	x24, x23, [sp, #32]
  40452c:	ldp	x26, x25, [sp, #16]
  404530:	ldr	x27, [sp], #80
  404534:	ret
  404538:	stp	x29, x30, [sp, #-48]!
  40453c:	stp	x20, x19, [sp, #32]
  404540:	ldr	w8, [x1, #16]
  404544:	str	x21, [sp, #16]
  404548:	add	x21, x1, #0x18
  40454c:	mov	x20, x0
  404550:	ubfx	x8, x8, #3, #6
  404554:	mov	w9, #0x80                  	// #128
  404558:	add	x0, x21, x8
  40455c:	eor	w2, w8, #0x3f
  404560:	mov	x19, x1
  404564:	cmp	w2, #0x7
  404568:	strb	w9, [x0], #1
  40456c:	mov	x29, sp
  404570:	b.hi	40459c <ferror@plt+0x2b9c>  // b.pmore
  404574:	mov	w1, wzr
  404578:	bl	401780 <memset@plt>
  40457c:	mov	x0, x19
  404580:	mov	x1, x21
  404584:	bl	403b54 <ferror@plt+0x2154>
  404588:	movi	v0.2d, #0x0
  40458c:	str	xzr, [x21, #48]
  404590:	stp	q0, q0, [x21, #16]
  404594:	str	q0, [x21]
  404598:	b	4045a8 <ferror@plt+0x2ba8>
  40459c:	sub	w2, w2, #0x8
  4045a0:	mov	w1, wzr
  4045a4:	bl	401780 <memset@plt>
  4045a8:	ldp	w8, w9, [x19, #16]
  4045ac:	mov	x0, x19
  4045b0:	mov	x1, x21
  4045b4:	stp	w8, w9, [x19, #80]
  4045b8:	bl	403b54 <ferror@plt+0x2154>
  4045bc:	ldr	q0, [x19]
  4045c0:	movi	v1.2d, #0x0
  4045c4:	str	q0, [x20]
  4045c8:	stp	q1, q1, [x19, #32]
  4045cc:	str	q1, [x19, #64]
  4045d0:	str	xzr, [x19, #80]
  4045d4:	stp	q1, q1, [x19]
  4045d8:	ldp	x20, x19, [sp, #32]
  4045dc:	ldr	x21, [sp, #16]
  4045e0:	ldp	x29, x30, [sp], #48
  4045e4:	ret
  4045e8:	adrp	x8, 417000 <ferror@plt+0x15600>
  4045ec:	str	w0, [x8, #544]
  4045f0:	ret
  4045f4:	sub	sp, sp, #0x80
  4045f8:	stp	x29, x30, [sp, #32]
  4045fc:	stp	x28, x27, [sp, #48]
  404600:	stp	x26, x25, [sp, #64]
  404604:	stp	x24, x23, [sp, #80]
  404608:	stp	x22, x21, [sp, #96]
  40460c:	stp	x20, x19, [sp, #112]
  404610:	add	x29, sp, #0x20
  404614:	str	xzr, [x1]
  404618:	cbz	x0, 404654 <ferror@plt+0x2c54>
  40461c:	ldrb	w8, [x0]
  404620:	mov	x21, x0
  404624:	cbz	w8, 404654 <ferror@plt+0x2c54>
  404628:	mov	x20, x2
  40462c:	mov	x19, x1
  404630:	bl	401880 <__ctype_b_loc@plt>
  404634:	ldr	x8, [x0]
  404638:	mov	x23, x0
  40463c:	mov	x9, x21
  404640:	ldrb	w10, [x9], #1
  404644:	ldrh	w11, [x8, x10, lsl #1]
  404648:	tbnz	w11, #13, 404640 <ferror@plt+0x2c40>
  40464c:	cmp	w10, #0x2d
  404650:	b.ne	40466c <ferror@plt+0x2c6c>  // b.any
  404654:	mov	w21, #0xffffffea            	// #-22
  404658:	tbz	w21, #31, 404898 <ferror@plt+0x2e98>
  40465c:	neg	w19, w21
  404660:	bl	4019b0 <__errno_location@plt>
  404664:	str	w19, [x0]
  404668:	b	404898 <ferror@plt+0x2e98>
  40466c:	bl	4019b0 <__errno_location@plt>
  404670:	mov	x25, x0
  404674:	str	wzr, [x0]
  404678:	sub	x1, x29, #0x8
  40467c:	mov	x0, x21
  404680:	mov	w2, wzr
  404684:	stur	xzr, [x29, #-8]
  404688:	bl	401820 <strtoumax@plt>
  40468c:	ldur	x24, [x29, #-8]
  404690:	str	x0, [sp, #16]
  404694:	cmp	x24, x21
  404698:	b.eq	4046b0 <ferror@plt+0x2cb0>  // b.none
  40469c:	add	x8, x0, #0x1
  4046a0:	cmp	x8, #0x1
  4046a4:	b.hi	4046c8 <ferror@plt+0x2cc8>  // b.pmore
  4046a8:	ldr	w8, [x25]
  4046ac:	cbz	w8, 4046c8 <ferror@plt+0x2cc8>
  4046b0:	ldr	w8, [x25]
  4046b4:	mov	w9, #0xffffffea            	// #-22
  4046b8:	cmp	w8, #0x0
  4046bc:	csneg	w21, w9, w8, eq  // eq = none
  4046c0:	tbz	w21, #31, 404898 <ferror@plt+0x2e98>
  4046c4:	b	40465c <ferror@plt+0x2c5c>
  4046c8:	cbz	x24, 404888 <ferror@plt+0x2e88>
  4046cc:	ldrb	w8, [x24]
  4046d0:	cbz	w8, 404888 <ferror@plt+0x2e88>
  4046d4:	mov	w28, wzr
  4046d8:	mov	w21, wzr
  4046dc:	mov	x22, xzr
  4046e0:	b	4046f8 <ferror@plt+0x2cf8>
  4046e4:	mov	x27, xzr
  4046e8:	cbz	x22, 404780 <ferror@plt+0x2d80>
  4046ec:	mov	w21, #0xffffffea            	// #-22
  4046f0:	mov	w8, wzr
  4046f4:	tbz	wzr, #0, 404894 <ferror@plt+0x2e94>
  4046f8:	ldrb	w8, [x24, #1]
  4046fc:	cmp	w8, #0x61
  404700:	b.le	404740 <ferror@plt+0x2d40>
  404704:	cmp	w8, #0x62
  404708:	b.eq	404748 <ferror@plt+0x2d48>  // b.none
  40470c:	cmp	w8, #0x69
  404710:	b.ne	404754 <ferror@plt+0x2d54>  // b.any
  404714:	ldrb	w9, [x24, #2]
  404718:	orr	w9, w9, #0x20
  40471c:	cmp	w9, #0x62
  404720:	b.ne	40472c <ferror@plt+0x2d2c>  // b.any
  404724:	ldrb	w9, [x24, #3]
  404728:	cbz	w9, 4048bc <ferror@plt+0x2ebc>
  40472c:	cmp	w8, #0x42
  404730:	b.eq	404748 <ferror@plt+0x2d48>  // b.none
  404734:	cmp	w8, #0x62
  404738:	b.ne	404750 <ferror@plt+0x2d50>  // b.any
  40473c:	b	404748 <ferror@plt+0x2d48>
  404740:	cmp	w8, #0x42
  404744:	b.ne	404750 <ferror@plt+0x2d50>  // b.any
  404748:	ldrb	w9, [x24, #2]
  40474c:	cbz	w9, 4048c4 <ferror@plt+0x2ec4>
  404750:	cbz	w8, 4048bc <ferror@plt+0x2ebc>
  404754:	bl	4016f0 <localeconv@plt>
  404758:	cbz	x0, 404768 <ferror@plt+0x2d68>
  40475c:	ldr	x26, [x0]
  404760:	cbnz	x26, 404770 <ferror@plt+0x2d70>
  404764:	b	4046e4 <ferror@plt+0x2ce4>
  404768:	mov	x26, xzr
  40476c:	cbz	x26, 4046e4 <ferror@plt+0x2ce4>
  404770:	mov	x0, x26
  404774:	bl	401630 <strlen@plt>
  404778:	mov	x27, x0
  40477c:	cbnz	x22, 4046ec <ferror@plt+0x2cec>
  404780:	mov	w8, wzr
  404784:	cbz	x26, 404800 <ferror@plt+0x2e00>
  404788:	ldrb	w9, [x24]
  40478c:	cbz	w9, 40480c <ferror@plt+0x2e0c>
  404790:	mov	x0, x26
  404794:	mov	x1, x24
  404798:	mov	x2, x27
  40479c:	bl	401740 <strncmp@plt>
  4047a0:	cbnz	w0, 4046ec <ferror@plt+0x2cec>
  4047a4:	add	x24, x24, x27
  4047a8:	ldrb	w8, [x24]
  4047ac:	cmp	w8, #0x30
  4047b0:	b.ne	4047c4 <ferror@plt+0x2dc4>  // b.any
  4047b4:	ldrb	w8, [x24, #1]!
  4047b8:	add	w28, w28, #0x1
  4047bc:	cmp	w8, #0x30
  4047c0:	b.eq	4047b4 <ferror@plt+0x2db4>  // b.none
  4047c4:	ldr	x9, [x23]
  4047c8:	sxtb	x8, w8
  4047cc:	ldrh	w8, [x9, x8, lsl #1]
  4047d0:	tbnz	w8, #11, 404818 <ferror@plt+0x2e18>
  4047d4:	mov	x22, xzr
  4047d8:	stur	x24, [x29, #-8]
  4047dc:	cbz	x22, 4047f0 <ferror@plt+0x2df0>
  4047e0:	ldur	x8, [x29, #-8]
  4047e4:	cbz	x8, 404870 <ferror@plt+0x2e70>
  4047e8:	ldrb	w8, [x8]
  4047ec:	cbz	w8, 40487c <ferror@plt+0x2e7c>
  4047f0:	ldur	x24, [x29, #-8]
  4047f4:	mov	w8, #0x1                   	// #1
  4047f8:	tbnz	w8, #0, 4046f8 <ferror@plt+0x2cf8>
  4047fc:	b	404894 <ferror@plt+0x2e94>
  404800:	mov	w21, #0xffffffea            	// #-22
  404804:	tbnz	w8, #0, 4046f8 <ferror@plt+0x2cf8>
  404808:	b	404894 <ferror@plt+0x2e94>
  40480c:	mov	w21, #0xffffffea            	// #-22
  404810:	tbnz	w8, #0, 4046f8 <ferror@plt+0x2cf8>
  404814:	b	404894 <ferror@plt+0x2e94>
  404818:	sub	x1, x29, #0x8
  40481c:	mov	x0, x24
  404820:	mov	w2, wzr
  404824:	str	wzr, [x25]
  404828:	stur	xzr, [x29, #-8]
  40482c:	bl	401820 <strtoumax@plt>
  404830:	ldur	x8, [x29, #-8]
  404834:	mov	x22, x0
  404838:	cmp	x8, x24
  40483c:	b.eq	404854 <ferror@plt+0x2e54>  // b.none
  404840:	add	x8, x22, #0x1
  404844:	cmp	x8, #0x1
  404848:	b.hi	4047dc <ferror@plt+0x2ddc>  // b.pmore
  40484c:	ldr	w8, [x25]
  404850:	cbz	w8, 4047dc <ferror@plt+0x2ddc>
  404854:	ldr	w9, [x25]
  404858:	mov	w10, #0xffffffea            	// #-22
  40485c:	mov	w8, wzr
  404860:	cmp	w9, #0x0
  404864:	csneg	w21, w10, w9, eq  // eq = none
  404868:	tbnz	w8, #0, 4046f8 <ferror@plt+0x2cf8>
  40486c:	b	404894 <ferror@plt+0x2e94>
  404870:	mov	w21, #0xffffffea            	// #-22
  404874:	tbnz	w8, #0, 4046f8 <ferror@plt+0x2cf8>
  404878:	b	404894 <ferror@plt+0x2e94>
  40487c:	mov	w21, #0xffffffea            	// #-22
  404880:	tbnz	w8, #0, 4046f8 <ferror@plt+0x2cf8>
  404884:	b	404894 <ferror@plt+0x2e94>
  404888:	mov	w21, wzr
  40488c:	ldr	x8, [sp, #16]
  404890:	str	x8, [x19]
  404894:	tbnz	w21, #31, 40465c <ferror@plt+0x2c5c>
  404898:	mov	w0, w21
  40489c:	ldp	x20, x19, [sp, #112]
  4048a0:	ldp	x22, x21, [sp, #96]
  4048a4:	ldp	x24, x23, [sp, #80]
  4048a8:	ldp	x26, x25, [sp, #64]
  4048ac:	ldp	x28, x27, [sp, #48]
  4048b0:	ldp	x29, x30, [sp, #32]
  4048b4:	add	sp, sp, #0x80
  4048b8:	ret
  4048bc:	mov	w23, #0x400                 	// #1024
  4048c0:	b	4048c8 <ferror@plt+0x2ec8>
  4048c4:	mov	w23, #0x3e8                 	// #1000
  4048c8:	ldrsb	w24, [x24]
  4048cc:	adrp	x21, 406000 <ferror@plt+0x4600>
  4048d0:	add	x21, x21, #0xa5e
  4048d4:	mov	w2, #0x9                   	// #9
  4048d8:	mov	x0, x21
  4048dc:	mov	w1, w24
  4048e0:	bl	401950 <memchr@plt>
  4048e4:	cbnz	x0, 404904 <ferror@plt+0x2f04>
  4048e8:	adrp	x21, 406000 <ferror@plt+0x4600>
  4048ec:	add	x21, x21, #0xa67
  4048f0:	mov	w2, #0x9                   	// #9
  4048f4:	mov	x0, x21
  4048f8:	mov	w1, w24
  4048fc:	bl	401950 <memchr@plt>
  404900:	cbz	x0, 404654 <ferror@plt+0x2c54>
  404904:	sub	w8, w0, w21
  404908:	add	w24, w8, #0x1
  40490c:	add	x0, sp, #0x10
  404910:	mov	w1, w23
  404914:	mov	w2, w24
  404918:	bl	4049d8 <ferror@plt+0x2fd8>
  40491c:	mov	w21, w0
  404920:	cbz	x20, 404928 <ferror@plt+0x2f28>
  404924:	str	w24, [x20]
  404928:	cbz	x22, 40488c <ferror@plt+0x2e8c>
  40492c:	cbz	w24, 40488c <ferror@plt+0x2e8c>
  404930:	mov	w8, #0x1                   	// #1
  404934:	add	x0, sp, #0x8
  404938:	mov	w1, w23
  40493c:	mov	w2, w24
  404940:	str	x8, [sp, #8]
  404944:	bl	4049d8 <ferror@plt+0x2fd8>
  404948:	mov	w8, #0xa                   	// #10
  40494c:	cmp	x22, #0xb
  404950:	b.cc	404964 <ferror@plt+0x2f64>  // b.lo, b.ul, b.last
  404954:	add	x8, x8, x8, lsl #2
  404958:	lsl	x8, x8, #1
  40495c:	cmp	x8, x22
  404960:	b.cc	404954 <ferror@plt+0x2f54>  // b.lo, b.ul, b.last
  404964:	cmp	w28, #0x1
  404968:	b.lt	40497c <ferror@plt+0x2f7c>  // b.tstop
  40496c:	add	x8, x8, x8, lsl #2
  404970:	subs	w28, w28, #0x1
  404974:	lsl	x8, x8, #1
  404978:	b.ne	40496c <ferror@plt+0x2f6c>  // b.any
  40497c:	ldp	x10, x9, [sp, #8]
  404980:	mov	x11, #0xcccccccccccccccc    	// #-3689348814741910324
  404984:	mov	w13, #0x1                   	// #1
  404988:	movk	x11, #0xcccd
  40498c:	mov	w12, #0xa                   	// #10
  404990:	b	4049a4 <ferror@plt+0x2fa4>
  404994:	cmp	x22, #0x9
  404998:	mov	x22, x14
  40499c:	mov	x13, x15
  4049a0:	b.ls	4049d0 <ferror@plt+0x2fd0>  // b.plast
  4049a4:	umulh	x14, x22, x11
  4049a8:	lsr	x14, x14, #3
  4049ac:	add	x15, x13, x13, lsl #2
  4049b0:	msub	x16, x14, x12, x22
  4049b4:	lsl	x15, x15, #1
  4049b8:	cbz	x16, 404994 <ferror@plt+0x2f94>
  4049bc:	udiv	x13, x8, x13
  4049c0:	udiv	x13, x13, x16
  4049c4:	udiv	x13, x10, x13
  4049c8:	add	x9, x9, x13
  4049cc:	b	404994 <ferror@plt+0x2f94>
  4049d0:	str	x9, [sp, #16]
  4049d4:	b	40488c <ferror@plt+0x2e8c>
  4049d8:	cbz	w2, 404a00 <ferror@plt+0x3000>
  4049dc:	sxtw	x8, w1
  4049e0:	ldr	x9, [x0]
  4049e4:	umulh	x10, x8, x9
  4049e8:	cmp	xzr, x10
  4049ec:	b.ne	404a08 <ferror@plt+0x3008>  // b.any
  4049f0:	sub	w2, w2, #0x1
  4049f4:	mul	x9, x9, x8
  4049f8:	str	x9, [x0]
  4049fc:	cbnz	w2, 4049e0 <ferror@plt+0x2fe0>
  404a00:	mov	w0, wzr
  404a04:	ret
  404a08:	mov	w0, #0xffffffde            	// #-34
  404a0c:	ret
  404a10:	stp	x29, x30, [sp, #-16]!
  404a14:	mov	x2, xzr
  404a18:	mov	x29, sp
  404a1c:	bl	4045f4 <ferror@plt+0x2bf4>
  404a20:	ldp	x29, x30, [sp], #16
  404a24:	ret
  404a28:	stp	x29, x30, [sp, #-48]!
  404a2c:	stp	x22, x21, [sp, #16]
  404a30:	stp	x20, x19, [sp, #32]
  404a34:	mov	x20, x1
  404a38:	mov	x19, x0
  404a3c:	mov	x21, x0
  404a40:	mov	x29, sp
  404a44:	cbz	x0, 404a74 <ferror@plt+0x3074>
  404a48:	ldrb	w22, [x19]
  404a4c:	mov	x21, x19
  404a50:	cbz	w22, 404a74 <ferror@plt+0x3074>
  404a54:	mov	x21, x19
  404a58:	bl	401880 <__ctype_b_loc@plt>
  404a5c:	ldr	x8, [x0]
  404a60:	and	x9, x22, #0xff
  404a64:	ldrh	w8, [x8, x9, lsl #1]
  404a68:	tbz	w8, #11, 404a74 <ferror@plt+0x3074>
  404a6c:	ldrb	w22, [x21, #1]!
  404a70:	cbnz	w22, 404a58 <ferror@plt+0x3058>
  404a74:	cbz	x20, 404a7c <ferror@plt+0x307c>
  404a78:	str	x21, [x20]
  404a7c:	cmp	x21, x19
  404a80:	b.ls	404a94 <ferror@plt+0x3094>  // b.plast
  404a84:	ldrb	w8, [x21]
  404a88:	cmp	w8, #0x0
  404a8c:	cset	w0, eq  // eq = none
  404a90:	b	404a98 <ferror@plt+0x3098>
  404a94:	mov	w0, wzr
  404a98:	ldp	x20, x19, [sp, #32]
  404a9c:	ldp	x22, x21, [sp, #16]
  404aa0:	ldp	x29, x30, [sp], #48
  404aa4:	ret
  404aa8:	stp	x29, x30, [sp, #-48]!
  404aac:	stp	x22, x21, [sp, #16]
  404ab0:	stp	x20, x19, [sp, #32]
  404ab4:	mov	x20, x1
  404ab8:	mov	x19, x0
  404abc:	mov	x21, x0
  404ac0:	mov	x29, sp
  404ac4:	cbz	x0, 404af4 <ferror@plt+0x30f4>
  404ac8:	ldrb	w22, [x19]
  404acc:	mov	x21, x19
  404ad0:	cbz	w22, 404af4 <ferror@plt+0x30f4>
  404ad4:	mov	x21, x19
  404ad8:	bl	401880 <__ctype_b_loc@plt>
  404adc:	ldr	x8, [x0]
  404ae0:	and	x9, x22, #0xff
  404ae4:	ldrh	w8, [x8, x9, lsl #1]
  404ae8:	tbz	w8, #12, 404af4 <ferror@plt+0x30f4>
  404aec:	ldrb	w22, [x21, #1]!
  404af0:	cbnz	w22, 404ad8 <ferror@plt+0x30d8>
  404af4:	cbz	x20, 404afc <ferror@plt+0x30fc>
  404af8:	str	x21, [x20]
  404afc:	cmp	x21, x19
  404b00:	b.ls	404b14 <ferror@plt+0x3114>  // b.plast
  404b04:	ldrb	w8, [x21]
  404b08:	cmp	w8, #0x0
  404b0c:	cset	w0, eq  // eq = none
  404b10:	b	404b18 <ferror@plt+0x3118>
  404b14:	mov	w0, wzr
  404b18:	ldp	x20, x19, [sp, #32]
  404b1c:	ldp	x22, x21, [sp, #16]
  404b20:	ldp	x29, x30, [sp], #48
  404b24:	ret
  404b28:	sub	sp, sp, #0x100
  404b2c:	stp	x29, x30, [sp, #208]
  404b30:	add	x29, sp, #0xd0
  404b34:	mov	x8, #0xffffffffffffffd0    	// #-48
  404b38:	mov	x9, sp
  404b3c:	sub	x10, x29, #0x50
  404b40:	stp	x22, x21, [sp, #224]
  404b44:	stp	x20, x19, [sp, #240]
  404b48:	mov	x20, x1
  404b4c:	mov	x19, x0
  404b50:	movk	x8, #0xff80, lsl #32
  404b54:	add	x11, x29, #0x30
  404b58:	add	x9, x9, #0x80
  404b5c:	add	x22, x10, #0x30
  404b60:	stp	x2, x3, [x29, #-80]
  404b64:	stp	x4, x5, [x29, #-64]
  404b68:	stp	x6, x7, [x29, #-48]
  404b6c:	stp	q1, q2, [sp, #16]
  404b70:	stp	q3, q4, [sp, #48]
  404b74:	str	q0, [sp]
  404b78:	stp	q5, q6, [sp, #80]
  404b7c:	str	q7, [sp, #112]
  404b80:	stp	x9, x8, [x29, #-16]
  404b84:	stp	x11, x22, [x29, #-32]
  404b88:	ldursw	x8, [x29, #-8]
  404b8c:	tbz	w8, #31, 404ba0 <ferror@plt+0x31a0>
  404b90:	add	w9, w8, #0x8
  404b94:	cmp	w9, #0x0
  404b98:	stur	w9, [x29, #-8]
  404b9c:	b.le	404c00 <ferror@plt+0x3200>
  404ba0:	ldur	x8, [x29, #-32]
  404ba4:	add	x9, x8, #0x8
  404ba8:	stur	x9, [x29, #-32]
  404bac:	ldr	x1, [x8]
  404bb0:	cbz	x1, 404c1c <ferror@plt+0x321c>
  404bb4:	ldursw	x8, [x29, #-8]
  404bb8:	tbz	w8, #31, 404bcc <ferror@plt+0x31cc>
  404bbc:	add	w9, w8, #0x8
  404bc0:	cmp	w9, #0x0
  404bc4:	stur	w9, [x29, #-8]
  404bc8:	b.le	404c10 <ferror@plt+0x3210>
  404bcc:	ldur	x8, [x29, #-32]
  404bd0:	add	x9, x8, #0x8
  404bd4:	stur	x9, [x29, #-32]
  404bd8:	ldr	x21, [x8]
  404bdc:	cbz	x21, 404c1c <ferror@plt+0x321c>
  404be0:	mov	x0, x19
  404be4:	bl	401860 <strcmp@plt>
  404be8:	cbz	w0, 404c38 <ferror@plt+0x3238>
  404bec:	mov	x0, x19
  404bf0:	mov	x1, x21
  404bf4:	bl	401860 <strcmp@plt>
  404bf8:	cbnz	w0, 404b88 <ferror@plt+0x3188>
  404bfc:	b	404c3c <ferror@plt+0x323c>
  404c00:	add	x8, x22, x8
  404c04:	ldr	x1, [x8]
  404c08:	cbnz	x1, 404bb4 <ferror@plt+0x31b4>
  404c0c:	b	404c1c <ferror@plt+0x321c>
  404c10:	add	x8, x22, x8
  404c14:	ldr	x21, [x8]
  404c18:	cbnz	x21, 404be0 <ferror@plt+0x31e0>
  404c1c:	adrp	x8, 417000 <ferror@plt+0x15600>
  404c20:	ldr	w0, [x8, #544]
  404c24:	adrp	x1, 406000 <ferror@plt+0x4600>
  404c28:	add	x1, x1, #0xa70
  404c2c:	mov	x2, x20
  404c30:	mov	x3, x19
  404c34:	bl	401970 <errx@plt>
  404c38:	mov	w0, #0x1                   	// #1
  404c3c:	ldp	x20, x19, [sp, #240]
  404c40:	ldp	x22, x21, [sp, #224]
  404c44:	ldp	x29, x30, [sp, #208]
  404c48:	add	sp, sp, #0x100
  404c4c:	ret
  404c50:	cbz	x1, 404c74 <ferror@plt+0x3274>
  404c54:	sxtb	w8, w2
  404c58:	ldrsb	w9, [x0]
  404c5c:	cbz	w9, 404c74 <ferror@plt+0x3274>
  404c60:	cmp	w8, w9
  404c64:	b.eq	404c78 <ferror@plt+0x3278>  // b.none
  404c68:	sub	x1, x1, #0x1
  404c6c:	add	x0, x0, #0x1
  404c70:	cbnz	x1, 404c58 <ferror@plt+0x3258>
  404c74:	mov	x0, xzr
  404c78:	ret
  404c7c:	stp	x29, x30, [sp, #-32]!
  404c80:	stp	x20, x19, [sp, #16]
  404c84:	mov	x29, sp
  404c88:	mov	x20, x1
  404c8c:	mov	x19, x0
  404c90:	bl	404cd0 <ferror@plt+0x32d0>
  404c94:	cmp	w0, w0, sxth
  404c98:	b.ne	404ca8 <ferror@plt+0x32a8>  // b.any
  404c9c:	ldp	x20, x19, [sp, #16]
  404ca0:	ldp	x29, x30, [sp], #32
  404ca4:	ret
  404ca8:	bl	4019b0 <__errno_location@plt>
  404cac:	mov	w8, #0x22                  	// #34
  404cb0:	str	w8, [x0]
  404cb4:	adrp	x8, 417000 <ferror@plt+0x15600>
  404cb8:	ldr	w0, [x8, #544]
  404cbc:	adrp	x1, 406000 <ferror@plt+0x4600>
  404cc0:	add	x1, x1, #0xa70
  404cc4:	mov	x2, x20
  404cc8:	mov	x3, x19
  404ccc:	bl	4019e0 <err@plt>
  404cd0:	stp	x29, x30, [sp, #-32]!
  404cd4:	stp	x20, x19, [sp, #16]
  404cd8:	mov	x29, sp
  404cdc:	mov	x20, x1
  404ce0:	mov	x19, x0
  404ce4:	bl	404da8 <ferror@plt+0x33a8>
  404ce8:	cmp	x0, w0, sxtw
  404cec:	b.ne	404cfc <ferror@plt+0x32fc>  // b.any
  404cf0:	ldp	x20, x19, [sp, #16]
  404cf4:	ldp	x29, x30, [sp], #32
  404cf8:	ret
  404cfc:	bl	4019b0 <__errno_location@plt>
  404d00:	mov	w8, #0x22                  	// #34
  404d04:	str	w8, [x0]
  404d08:	adrp	x8, 417000 <ferror@plt+0x15600>
  404d0c:	ldr	w0, [x8, #544]
  404d10:	adrp	x1, 406000 <ferror@plt+0x4600>
  404d14:	add	x1, x1, #0xa70
  404d18:	mov	x2, x20
  404d1c:	mov	x3, x19
  404d20:	bl	4019e0 <err@plt>
  404d24:	stp	x29, x30, [sp, #-16]!
  404d28:	mov	w2, #0xa                   	// #10
  404d2c:	mov	x29, sp
  404d30:	bl	404d3c <ferror@plt+0x333c>
  404d34:	ldp	x29, x30, [sp], #16
  404d38:	ret
  404d3c:	stp	x29, x30, [sp, #-32]!
  404d40:	stp	x20, x19, [sp, #16]
  404d44:	mov	x29, sp
  404d48:	mov	x20, x1
  404d4c:	mov	x19, x0
  404d50:	bl	404e60 <ferror@plt+0x3460>
  404d54:	cmp	w0, #0x10, lsl #12
  404d58:	b.cs	404d68 <ferror@plt+0x3368>  // b.hs, b.nlast
  404d5c:	ldp	x20, x19, [sp, #16]
  404d60:	ldp	x29, x30, [sp], #32
  404d64:	ret
  404d68:	bl	4019b0 <__errno_location@plt>
  404d6c:	mov	w8, #0x22                  	// #34
  404d70:	str	w8, [x0]
  404d74:	adrp	x8, 417000 <ferror@plt+0x15600>
  404d78:	ldr	w0, [x8, #544]
  404d7c:	adrp	x1, 406000 <ferror@plt+0x4600>
  404d80:	add	x1, x1, #0xa70
  404d84:	mov	x2, x20
  404d88:	mov	x3, x19
  404d8c:	bl	4019e0 <err@plt>
  404d90:	stp	x29, x30, [sp, #-16]!
  404d94:	mov	w2, #0x10                  	// #16
  404d98:	mov	x29, sp
  404d9c:	bl	404d3c <ferror@plt+0x333c>
  404da0:	ldp	x29, x30, [sp], #16
  404da4:	ret
  404da8:	stp	x29, x30, [sp, #-48]!
  404dac:	mov	x29, sp
  404db0:	str	x21, [sp, #16]
  404db4:	stp	x20, x19, [sp, #32]
  404db8:	mov	x20, x1
  404dbc:	mov	x19, x0
  404dc0:	str	xzr, [x29, #24]
  404dc4:	bl	4019b0 <__errno_location@plt>
  404dc8:	mov	x21, x0
  404dcc:	str	wzr, [x0]
  404dd0:	cbz	x19, 404e1c <ferror@plt+0x341c>
  404dd4:	ldrb	w8, [x19]
  404dd8:	cbz	w8, 404e1c <ferror@plt+0x341c>
  404ddc:	add	x1, x29, #0x18
  404de0:	mov	w2, #0xa                   	// #10
  404de4:	mov	x0, x19
  404de8:	bl	401680 <strtoimax@plt>
  404dec:	ldr	w8, [x21]
  404df0:	cbnz	w8, 404e1c <ferror@plt+0x341c>
  404df4:	ldr	x8, [x29, #24]
  404df8:	cmp	x8, x19
  404dfc:	b.eq	404e1c <ferror@plt+0x341c>  // b.none
  404e00:	cbz	x8, 404e0c <ferror@plt+0x340c>
  404e04:	ldrb	w8, [x8]
  404e08:	cbnz	w8, 404e1c <ferror@plt+0x341c>
  404e0c:	ldp	x20, x19, [sp, #32]
  404e10:	ldr	x21, [sp, #16]
  404e14:	ldp	x29, x30, [sp], #48
  404e18:	ret
  404e1c:	ldr	w8, [x21]
  404e20:	adrp	x9, 417000 <ferror@plt+0x15600>
  404e24:	ldr	w0, [x9, #544]
  404e28:	adrp	x1, 406000 <ferror@plt+0x4600>
  404e2c:	add	x1, x1, #0xa70
  404e30:	mov	x2, x20
  404e34:	mov	x3, x19
  404e38:	cmp	w8, #0x22
  404e3c:	b.ne	404e44 <ferror@plt+0x3444>  // b.any
  404e40:	bl	4019e0 <err@plt>
  404e44:	bl	401970 <errx@plt>
  404e48:	stp	x29, x30, [sp, #-16]!
  404e4c:	mov	w2, #0xa                   	// #10
  404e50:	mov	x29, sp
  404e54:	bl	404e60 <ferror@plt+0x3460>
  404e58:	ldp	x29, x30, [sp], #16
  404e5c:	ret
  404e60:	stp	x29, x30, [sp, #-32]!
  404e64:	stp	x20, x19, [sp, #16]
  404e68:	mov	x29, sp
  404e6c:	mov	x20, x1
  404e70:	mov	x19, x0
  404e74:	bl	404ee4 <ferror@plt+0x34e4>
  404e78:	lsr	x8, x0, #32
  404e7c:	cbnz	x8, 404e8c <ferror@plt+0x348c>
  404e80:	ldp	x20, x19, [sp, #16]
  404e84:	ldp	x29, x30, [sp], #32
  404e88:	ret
  404e8c:	bl	4019b0 <__errno_location@plt>
  404e90:	mov	w8, #0x22                  	// #34
  404e94:	str	w8, [x0]
  404e98:	adrp	x8, 417000 <ferror@plt+0x15600>
  404e9c:	ldr	w0, [x8, #544]
  404ea0:	adrp	x1, 406000 <ferror@plt+0x4600>
  404ea4:	add	x1, x1, #0xa70
  404ea8:	mov	x2, x20
  404eac:	mov	x3, x19
  404eb0:	bl	4019e0 <err@plt>
  404eb4:	stp	x29, x30, [sp, #-16]!
  404eb8:	mov	w2, #0x10                  	// #16
  404ebc:	mov	x29, sp
  404ec0:	bl	404e60 <ferror@plt+0x3460>
  404ec4:	ldp	x29, x30, [sp], #16
  404ec8:	ret
  404ecc:	stp	x29, x30, [sp, #-16]!
  404ed0:	mov	w2, #0xa                   	// #10
  404ed4:	mov	x29, sp
  404ed8:	bl	404ee4 <ferror@plt+0x34e4>
  404edc:	ldp	x29, x30, [sp], #16
  404ee0:	ret
  404ee4:	sub	sp, sp, #0x40
  404ee8:	stp	x29, x30, [sp, #16]
  404eec:	stp	x22, x21, [sp, #32]
  404ef0:	stp	x20, x19, [sp, #48]
  404ef4:	add	x29, sp, #0x10
  404ef8:	mov	w22, w2
  404efc:	mov	x20, x1
  404f00:	mov	x19, x0
  404f04:	str	xzr, [sp, #8]
  404f08:	bl	4019b0 <__errno_location@plt>
  404f0c:	mov	x21, x0
  404f10:	str	wzr, [x0]
  404f14:	cbz	x19, 404f64 <ferror@plt+0x3564>
  404f18:	ldrb	w8, [x19]
  404f1c:	cbz	w8, 404f64 <ferror@plt+0x3564>
  404f20:	add	x1, sp, #0x8
  404f24:	mov	x0, x19
  404f28:	mov	w2, w22
  404f2c:	bl	401820 <strtoumax@plt>
  404f30:	ldr	w8, [x21]
  404f34:	cbnz	w8, 404f64 <ferror@plt+0x3564>
  404f38:	ldr	x8, [sp, #8]
  404f3c:	cmp	x8, x19
  404f40:	b.eq	404f64 <ferror@plt+0x3564>  // b.none
  404f44:	cbz	x8, 404f50 <ferror@plt+0x3550>
  404f48:	ldrb	w8, [x8]
  404f4c:	cbnz	w8, 404f64 <ferror@plt+0x3564>
  404f50:	ldp	x20, x19, [sp, #48]
  404f54:	ldp	x22, x21, [sp, #32]
  404f58:	ldp	x29, x30, [sp, #16]
  404f5c:	add	sp, sp, #0x40
  404f60:	ret
  404f64:	ldr	w8, [x21]
  404f68:	adrp	x9, 417000 <ferror@plt+0x15600>
  404f6c:	ldr	w0, [x9, #544]
  404f70:	adrp	x1, 406000 <ferror@plt+0x4600>
  404f74:	add	x1, x1, #0xa70
  404f78:	mov	x2, x20
  404f7c:	mov	x3, x19
  404f80:	cmp	w8, #0x22
  404f84:	b.ne	404f8c <ferror@plt+0x358c>  // b.any
  404f88:	bl	4019e0 <err@plt>
  404f8c:	bl	401970 <errx@plt>
  404f90:	stp	x29, x30, [sp, #-16]!
  404f94:	mov	w2, #0x10                  	// #16
  404f98:	mov	x29, sp
  404f9c:	bl	404ee4 <ferror@plt+0x34e4>
  404fa0:	ldp	x29, x30, [sp], #16
  404fa4:	ret
  404fa8:	stp	x29, x30, [sp, #-48]!
  404fac:	mov	x29, sp
  404fb0:	str	x21, [sp, #16]
  404fb4:	stp	x20, x19, [sp, #32]
  404fb8:	mov	x20, x1
  404fbc:	mov	x19, x0
  404fc0:	str	xzr, [x29, #24]
  404fc4:	bl	4019b0 <__errno_location@plt>
  404fc8:	mov	x21, x0
  404fcc:	str	wzr, [x0]
  404fd0:	cbz	x19, 405018 <ferror@plt+0x3618>
  404fd4:	ldrb	w8, [x19]
  404fd8:	cbz	w8, 405018 <ferror@plt+0x3618>
  404fdc:	add	x1, x29, #0x18
  404fe0:	mov	x0, x19
  404fe4:	bl	401690 <strtod@plt>
  404fe8:	ldr	w8, [x21]
  404fec:	cbnz	w8, 405018 <ferror@plt+0x3618>
  404ff0:	ldr	x8, [x29, #24]
  404ff4:	cmp	x8, x19
  404ff8:	b.eq	405018 <ferror@plt+0x3618>  // b.none
  404ffc:	cbz	x8, 405008 <ferror@plt+0x3608>
  405000:	ldrb	w8, [x8]
  405004:	cbnz	w8, 405018 <ferror@plt+0x3618>
  405008:	ldp	x20, x19, [sp, #32]
  40500c:	ldr	x21, [sp, #16]
  405010:	ldp	x29, x30, [sp], #48
  405014:	ret
  405018:	ldr	w8, [x21]
  40501c:	adrp	x9, 417000 <ferror@plt+0x15600>
  405020:	ldr	w0, [x9, #544]
  405024:	adrp	x1, 406000 <ferror@plt+0x4600>
  405028:	add	x1, x1, #0xa70
  40502c:	mov	x2, x20
  405030:	mov	x3, x19
  405034:	cmp	w8, #0x22
  405038:	b.ne	405040 <ferror@plt+0x3640>  // b.any
  40503c:	bl	4019e0 <err@plt>
  405040:	bl	401970 <errx@plt>
  405044:	stp	x29, x30, [sp, #-48]!
  405048:	mov	x29, sp
  40504c:	str	x21, [sp, #16]
  405050:	stp	x20, x19, [sp, #32]
  405054:	mov	x20, x1
  405058:	mov	x19, x0
  40505c:	str	xzr, [x29, #24]
  405060:	bl	4019b0 <__errno_location@plt>
  405064:	mov	x21, x0
  405068:	str	wzr, [x0]
  40506c:	cbz	x19, 4050b8 <ferror@plt+0x36b8>
  405070:	ldrb	w8, [x19]
  405074:	cbz	w8, 4050b8 <ferror@plt+0x36b8>
  405078:	add	x1, x29, #0x18
  40507c:	mov	w2, #0xa                   	// #10
  405080:	mov	x0, x19
  405084:	bl	4018a0 <strtol@plt>
  405088:	ldr	w8, [x21]
  40508c:	cbnz	w8, 4050b8 <ferror@plt+0x36b8>
  405090:	ldr	x8, [x29, #24]
  405094:	cmp	x8, x19
  405098:	b.eq	4050b8 <ferror@plt+0x36b8>  // b.none
  40509c:	cbz	x8, 4050a8 <ferror@plt+0x36a8>
  4050a0:	ldrb	w8, [x8]
  4050a4:	cbnz	w8, 4050b8 <ferror@plt+0x36b8>
  4050a8:	ldp	x20, x19, [sp, #32]
  4050ac:	ldr	x21, [sp, #16]
  4050b0:	ldp	x29, x30, [sp], #48
  4050b4:	ret
  4050b8:	ldr	w8, [x21]
  4050bc:	adrp	x9, 417000 <ferror@plt+0x15600>
  4050c0:	ldr	w0, [x9, #544]
  4050c4:	adrp	x1, 406000 <ferror@plt+0x4600>
  4050c8:	add	x1, x1, #0xa70
  4050cc:	mov	x2, x20
  4050d0:	mov	x3, x19
  4050d4:	cmp	w8, #0x22
  4050d8:	b.ne	4050e0 <ferror@plt+0x36e0>  // b.any
  4050dc:	bl	4019e0 <err@plt>
  4050e0:	bl	401970 <errx@plt>
  4050e4:	stp	x29, x30, [sp, #-48]!
  4050e8:	mov	x29, sp
  4050ec:	str	x21, [sp, #16]
  4050f0:	stp	x20, x19, [sp, #32]
  4050f4:	mov	x20, x1
  4050f8:	mov	x19, x0
  4050fc:	str	xzr, [x29, #24]
  405100:	bl	4019b0 <__errno_location@plt>
  405104:	mov	x21, x0
  405108:	str	wzr, [x0]
  40510c:	cbz	x19, 405158 <ferror@plt+0x3758>
  405110:	ldrb	w8, [x19]
  405114:	cbz	w8, 405158 <ferror@plt+0x3758>
  405118:	add	x1, x29, #0x18
  40511c:	mov	w2, #0xa                   	// #10
  405120:	mov	x0, x19
  405124:	bl	401620 <strtoul@plt>
  405128:	ldr	w8, [x21]
  40512c:	cbnz	w8, 405158 <ferror@plt+0x3758>
  405130:	ldr	x8, [x29, #24]
  405134:	cmp	x8, x19
  405138:	b.eq	405158 <ferror@plt+0x3758>  // b.none
  40513c:	cbz	x8, 405148 <ferror@plt+0x3748>
  405140:	ldrb	w8, [x8]
  405144:	cbnz	w8, 405158 <ferror@plt+0x3758>
  405148:	ldp	x20, x19, [sp, #32]
  40514c:	ldr	x21, [sp, #16]
  405150:	ldp	x29, x30, [sp], #48
  405154:	ret
  405158:	ldr	w8, [x21]
  40515c:	adrp	x9, 417000 <ferror@plt+0x15600>
  405160:	ldr	w0, [x9, #544]
  405164:	adrp	x1, 406000 <ferror@plt+0x4600>
  405168:	add	x1, x1, #0xa70
  40516c:	mov	x2, x20
  405170:	mov	x3, x19
  405174:	cmp	w8, #0x22
  405178:	b.ne	405180 <ferror@plt+0x3780>  // b.any
  40517c:	bl	4019e0 <err@plt>
  405180:	bl	401970 <errx@plt>
  405184:	sub	sp, sp, #0x30
  405188:	stp	x20, x19, [sp, #32]
  40518c:	mov	x20, x1
  405190:	add	x1, sp, #0x8
  405194:	stp	x29, x30, [sp, #16]
  405198:	add	x29, sp, #0x10
  40519c:	mov	x19, x0
  4051a0:	bl	404a10 <ferror@plt+0x3010>
  4051a4:	cbnz	w0, 4051bc <ferror@plt+0x37bc>
  4051a8:	ldr	x0, [sp, #8]
  4051ac:	ldp	x20, x19, [sp, #32]
  4051b0:	ldp	x29, x30, [sp, #16]
  4051b4:	add	sp, sp, #0x30
  4051b8:	ret
  4051bc:	bl	4019b0 <__errno_location@plt>
  4051c0:	adrp	x9, 417000 <ferror@plt+0x15600>
  4051c4:	ldr	w8, [x0]
  4051c8:	ldr	w0, [x9, #544]
  4051cc:	adrp	x1, 406000 <ferror@plt+0x4600>
  4051d0:	add	x1, x1, #0xa70
  4051d4:	mov	x2, x20
  4051d8:	mov	x3, x19
  4051dc:	cbnz	w8, 4051e4 <ferror@plt+0x37e4>
  4051e0:	bl	401970 <errx@plt>
  4051e4:	bl	4019e0 <err@plt>
  4051e8:	stp	x29, x30, [sp, #-32]!
  4051ec:	str	x19, [sp, #16]
  4051f0:	mov	x19, x1
  4051f4:	mov	x1, x2
  4051f8:	mov	x29, sp
  4051fc:	bl	404fa8 <ferror@plt+0x35a8>
  405200:	fcvtzs	x8, d0
  405204:	mov	x9, #0x848000000000        	// #145685290680320
  405208:	movk	x9, #0x412e, lsl #48
  40520c:	scvtf	d1, x8
  405210:	fmov	d2, x9
  405214:	fsub	d0, d0, d1
  405218:	fmul	d0, d0, d2
  40521c:	fcvtzs	x9, d0
  405220:	stp	x8, x9, [x19]
  405224:	ldr	x19, [sp, #16]
  405228:	ldp	x29, x30, [sp], #32
  40522c:	ret
  405230:	and	w8, w0, #0xf000
  405234:	sub	w8, w8, #0x1, lsl #12
  405238:	lsr	w9, w8, #12
  40523c:	cmp	w9, #0xb
  405240:	mov	w8, wzr
  405244:	b.hi	405298 <ferror@plt+0x3898>  // b.pmore
  405248:	adrp	x10, 406000 <ferror@plt+0x4600>
  40524c:	add	x10, x10, #0xa52
  405250:	adr	x11, 405264 <ferror@plt+0x3864>
  405254:	ldrb	w12, [x10, x9]
  405258:	add	x11, x11, x12, lsl #2
  40525c:	mov	w9, #0x64                  	// #100
  405260:	br	x11
  405264:	mov	w9, #0x70                  	// #112
  405268:	b	405290 <ferror@plt+0x3890>
  40526c:	mov	w9, #0x63                  	// #99
  405270:	b	405290 <ferror@plt+0x3890>
  405274:	mov	w9, #0x62                  	// #98
  405278:	b	405290 <ferror@plt+0x3890>
  40527c:	mov	w9, #0x6c                  	// #108
  405280:	b	405290 <ferror@plt+0x3890>
  405284:	mov	w9, #0x73                  	// #115
  405288:	b	405290 <ferror@plt+0x3890>
  40528c:	mov	w9, #0x2d                  	// #45
  405290:	mov	w8, #0x1                   	// #1
  405294:	strb	w9, [x1]
  405298:	tst	w0, #0x100
  40529c:	mov	w9, #0x72                  	// #114
  4052a0:	mov	w10, #0x2d                  	// #45
  4052a4:	add	x11, x1, x8
  4052a8:	mov	w12, #0x77                  	// #119
  4052ac:	csel	w17, w10, w9, eq  // eq = none
  4052b0:	tst	w0, #0x80
  4052b4:	mov	w14, #0x53                  	// #83
  4052b8:	mov	w15, #0x73                  	// #115
  4052bc:	mov	w16, #0x78                  	// #120
  4052c0:	strb	w17, [x11]
  4052c4:	csel	w17, w10, w12, eq  // eq = none
  4052c8:	tst	w0, #0x40
  4052cc:	orr	x13, x8, #0x2
  4052d0:	strb	w17, [x11, #1]
  4052d4:	csel	w11, w15, w14, ne  // ne = any
  4052d8:	csel	w17, w16, w10, ne  // ne = any
  4052dc:	tst	w0, #0x800
  4052e0:	csel	w11, w17, w11, eq  // eq = none
  4052e4:	add	x13, x13, x1
  4052e8:	tst	w0, #0x20
  4052ec:	strb	w11, [x13]
  4052f0:	csel	w11, w10, w9, eq  // eq = none
  4052f4:	tst	w0, #0x10
  4052f8:	strb	w11, [x13, #1]
  4052fc:	csel	w11, w10, w12, eq  // eq = none
  405300:	tst	w0, #0x8
  405304:	csel	w14, w15, w14, ne  // ne = any
  405308:	csel	w15, w16, w10, ne  // ne = any
  40530c:	tst	w0, #0x400
  405310:	orr	x8, x8, #0x6
  405314:	csel	w14, w15, w14, eq  // eq = none
  405318:	tst	w0, #0x4
  40531c:	add	x8, x8, x1
  405320:	csel	w9, w10, w9, eq  // eq = none
  405324:	tst	w0, #0x2
  405328:	mov	w17, #0x54                  	// #84
  40532c:	strb	w11, [x13, #2]
  405330:	mov	w11, #0x74                  	// #116
  405334:	strb	w14, [x13, #3]
  405338:	strb	w9, [x8]
  40533c:	csel	w9, w10, w12, eq  // eq = none
  405340:	tst	w0, #0x1
  405344:	strb	w9, [x8, #1]
  405348:	csel	w9, w11, w17, ne  // ne = any
  40534c:	csel	w10, w16, w10, ne  // ne = any
  405350:	tst	w0, #0x200
  405354:	csel	w9, w10, w9, eq  // eq = none
  405358:	mov	x0, x1
  40535c:	strb	w9, [x8, #2]
  405360:	strb	wzr, [x8, #3]
  405364:	ret
  405368:	sub	sp, sp, #0x60
  40536c:	stp	x22, x21, [sp, #64]
  405370:	stp	x20, x19, [sp, #80]
  405374:	mov	x21, x1
  405378:	mov	w20, w0
  40537c:	add	x22, sp, #0x8
  405380:	stp	x29, x30, [sp, #48]
  405384:	add	x29, sp, #0x30
  405388:	tbz	w0, #1, 405398 <ferror@plt+0x3998>
  40538c:	orr	x22, x22, #0x1
  405390:	mov	w8, #0x20                  	// #32
  405394:	strb	w8, [sp, #8]
  405398:	mov	x0, x21
  40539c:	bl	405538 <ferror@plt+0x3b38>
  4053a0:	cbz	w0, 4053c4 <ferror@plt+0x39c4>
  4053a4:	mov	w8, #0x6667                	// #26215
  4053a8:	movk	w8, #0x6666, lsl #16
  4053ac:	smull	x8, w0, w8
  4053b0:	lsr	x9, x8, #63
  4053b4:	asr	x8, x8, #34
  4053b8:	add	w8, w8, w9
  4053bc:	sxtw	x9, w8
  4053c0:	b	4053c8 <ferror@plt+0x39c8>
  4053c4:	mov	x9, xzr
  4053c8:	adrp	x8, 406000 <ferror@plt+0x4600>
  4053cc:	add	x8, x8, #0xa79
  4053d0:	ldrb	w11, [x8, x9]
  4053d4:	mov	x10, #0xffffffffffffffff    	// #-1
  4053d8:	lsl	x8, x10, x0
  4053dc:	bic	x8, x21, x8
  4053e0:	cmp	w0, #0x0
  4053e4:	mov	x10, x22
  4053e8:	lsr	x19, x21, x0
  4053ec:	csel	x8, x8, xzr, ne  // ne = any
  4053f0:	strb	w11, [x10], #1
  4053f4:	tbz	w20, #0, 405408 <ferror@plt+0x3a08>
  4053f8:	cbz	x9, 405408 <ferror@plt+0x3a08>
  4053fc:	mov	w9, #0x4269                	// #17001
  405400:	add	x10, x22, #0x3
  405404:	sturh	w9, [x22, #1]
  405408:	strb	wzr, [x10]
  40540c:	cbz	x8, 405454 <ferror@plt+0x3a54>
  405410:	sub	w9, w0, #0xa
  405414:	lsr	x8, x8, x9
  405418:	tbnz	w20, #2, 405460 <ferror@plt+0x3a60>
  40541c:	mov	x10, #0xf5c3                	// #62915
  405420:	movk	x10, #0x5c28, lsl #16
  405424:	add	x9, x8, #0x32
  405428:	movk	x10, #0xc28f, lsl #32
  40542c:	movk	x10, #0x28f5, lsl #48
  405430:	sub	x8, x8, #0x3b6
  405434:	lsr	x9, x9, #2
  405438:	cmp	x8, #0x64
  40543c:	umulh	x8, x9, x10
  405440:	lsr	x8, x8, #2
  405444:	csel	x20, xzr, x8, cc  // cc = lo, ul, last
  405448:	cinc	w19, w19, cc  // cc = lo, ul, last
  40544c:	cbnz	x20, 405490 <ferror@plt+0x3a90>
  405450:	b	405500 <ferror@plt+0x3b00>
  405454:	mov	x20, xzr
  405458:	cbnz	x20, 405490 <ferror@plt+0x3a90>
  40545c:	b	405500 <ferror@plt+0x3b00>
  405460:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  405464:	add	x8, x8, #0x5
  405468:	movk	x9, #0xcccd
  40546c:	umulh	x10, x8, x9
  405470:	lsr	x20, x10, #3
  405474:	mul	x9, x20, x9
  405478:	mov	x10, #0x9999999999999999    	// #-7378697629483820647
  40547c:	ror	x9, x9, #1
  405480:	movk	x10, #0x1999, lsl #48
  405484:	cmp	x9, x10
  405488:	b.ls	4054e0 <ferror@plt+0x3ae0>  // b.plast
  40548c:	cbz	x20, 405500 <ferror@plt+0x3b00>
  405490:	bl	4016f0 <localeconv@plt>
  405494:	cbz	x0, 4054a4 <ferror@plt+0x3aa4>
  405498:	ldr	x4, [x0]
  40549c:	cbnz	x4, 4054ac <ferror@plt+0x3aac>
  4054a0:	b	4054b4 <ferror@plt+0x3ab4>
  4054a4:	mov	x4, xzr
  4054a8:	cbz	x4, 4054b4 <ferror@plt+0x3ab4>
  4054ac:	ldrb	w8, [x4]
  4054b0:	cbnz	w8, 4054bc <ferror@plt+0x3abc>
  4054b4:	adrp	x4, 406000 <ferror@plt+0x4600>
  4054b8:	add	x4, x4, #0x489
  4054bc:	adrp	x2, 406000 <ferror@plt+0x4600>
  4054c0:	add	x2, x2, #0xa81
  4054c4:	add	x0, sp, #0x10
  4054c8:	add	x6, sp, #0x8
  4054cc:	mov	w1, #0x20                  	// #32
  4054d0:	mov	w3, w19
  4054d4:	mov	x5, x20
  4054d8:	bl	4016e0 <snprintf@plt>
  4054dc:	b	40551c <ferror@plt+0x3b1c>
  4054e0:	mov	x9, #0xf5c3                	// #62915
  4054e4:	movk	x9, #0x5c28, lsl #16
  4054e8:	movk	x9, #0xc28f, lsl #32
  4054ec:	lsr	x8, x8, #2
  4054f0:	movk	x9, #0x28f5, lsl #48
  4054f4:	umulh	x8, x8, x9
  4054f8:	lsr	x20, x8, #2
  4054fc:	cbnz	x20, 405490 <ferror@plt+0x3a90>
  405500:	adrp	x2, 406000 <ferror@plt+0x4600>
  405504:	add	x2, x2, #0xa8b
  405508:	add	x0, sp, #0x10
  40550c:	add	x4, sp, #0x8
  405510:	mov	w1, #0x20                  	// #32
  405514:	mov	w3, w19
  405518:	bl	4016e0 <snprintf@plt>
  40551c:	add	x0, sp, #0x10
  405520:	bl	4017e0 <strdup@plt>
  405524:	ldp	x20, x19, [sp, #80]
  405528:	ldp	x22, x21, [sp, #64]
  40552c:	ldp	x29, x30, [sp, #48]
  405530:	add	sp, sp, #0x60
  405534:	ret
  405538:	mov	w8, #0xa                   	// #10
  40553c:	lsr	x9, x0, x8
  405540:	cbz	x9, 405554 <ferror@plt+0x3b54>
  405544:	cmp	x8, #0x33
  405548:	add	x8, x8, #0xa
  40554c:	b.cc	40553c <ferror@plt+0x3b3c>  // b.lo, b.ul, b.last
  405550:	mov	w8, #0x46                  	// #70
  405554:	sub	w0, w8, #0xa
  405558:	ret
  40555c:	stp	x29, x30, [sp, #-80]!
  405560:	stp	x26, x25, [sp, #16]
  405564:	stp	x24, x23, [sp, #32]
  405568:	stp	x22, x21, [sp, #48]
  40556c:	stp	x20, x19, [sp, #64]
  405570:	mov	x29, sp
  405574:	cbz	x0, 405658 <ferror@plt+0x3c58>
  405578:	mov	x20, x3
  40557c:	mov	w19, #0xffffffff            	// #-1
  405580:	cbz	x3, 405674 <ferror@plt+0x3c74>
  405584:	mov	x21, x2
  405588:	cbz	x2, 405674 <ferror@plt+0x3c74>
  40558c:	mov	x22, x1
  405590:	cbz	x1, 405674 <ferror@plt+0x3c74>
  405594:	ldrb	w8, [x0]
  405598:	cbz	w8, 405674 <ferror@plt+0x3c74>
  40559c:	ldrb	w8, [x0]
  4055a0:	cbz	w8, 405660 <ferror@plt+0x3c60>
  4055a4:	mov	x24, xzr
  4055a8:	mov	x23, xzr
  4055ac:	add	x25, x0, #0x1
  4055b0:	b	4055bc <ferror@plt+0x3bbc>
  4055b4:	ldrb	w8, [x25], #1
  4055b8:	cbz	w8, 405670 <ferror@plt+0x3c70>
  4055bc:	cmp	x24, x21
  4055c0:	b.cs	405630 <ferror@plt+0x3c30>  // b.hs, b.nlast
  4055c4:	ldrb	w10, [x25]
  4055c8:	sub	x9, x25, #0x1
  4055cc:	cmp	x23, #0x0
  4055d0:	and	w8, w8, #0xff
  4055d4:	csel	x23, x9, x23, eq  // eq = none
  4055d8:	cmp	w8, #0x2c
  4055dc:	csel	x8, x9, xzr, eq  // eq = none
  4055e0:	cmp	w10, #0x0
  4055e4:	csel	x26, x25, x8, eq  // eq = none
  4055e8:	mov	w8, #0x4                   	// #4
  4055ec:	cbz	x23, 405638 <ferror@plt+0x3c38>
  4055f0:	cbz	x26, 405638 <ferror@plt+0x3c38>
  4055f4:	subs	x1, x26, x23
  4055f8:	b.ls	405648 <ferror@plt+0x3c48>  // b.plast
  4055fc:	mov	x0, x23
  405600:	blr	x20
  405604:	cmn	w0, #0x1
  405608:	b.eq	405648 <ferror@plt+0x3c48>  // b.none
  40560c:	str	w0, [x22, x24, lsl #2]
  405610:	ldrb	w8, [x26]
  405614:	mov	x23, xzr
  405618:	add	x24, x24, #0x1
  40561c:	cmp	w8, #0x0
  405620:	cset	w8, eq  // eq = none
  405624:	lsl	w8, w8, #1
  405628:	cbnz	w8, 40563c <ferror@plt+0x3c3c>
  40562c:	b	4055b4 <ferror@plt+0x3bb4>
  405630:	mov	w19, #0xfffffffe            	// #-2
  405634:	mov	w8, #0x1                   	// #1
  405638:	cbz	w8, 4055b4 <ferror@plt+0x3bb4>
  40563c:	cmp	w8, #0x4
  405640:	b.eq	4055b4 <ferror@plt+0x3bb4>  // b.none
  405644:	b	405668 <ferror@plt+0x3c68>
  405648:	mov	w19, #0xffffffff            	// #-1
  40564c:	mov	w8, #0x1                   	// #1
  405650:	cbnz	w8, 40563c <ferror@plt+0x3c3c>
  405654:	b	4055b4 <ferror@plt+0x3bb4>
  405658:	mov	w19, #0xffffffff            	// #-1
  40565c:	b	405674 <ferror@plt+0x3c74>
  405660:	mov	x24, xzr
  405664:	b	405670 <ferror@plt+0x3c70>
  405668:	cmp	w8, #0x2
  40566c:	b.ne	405674 <ferror@plt+0x3c74>  // b.any
  405670:	mov	w19, w24
  405674:	mov	w0, w19
  405678:	ldp	x20, x19, [sp, #64]
  40567c:	ldp	x22, x21, [sp, #48]
  405680:	ldp	x24, x23, [sp, #32]
  405684:	ldp	x26, x25, [sp, #16]
  405688:	ldp	x29, x30, [sp], #80
  40568c:	ret
  405690:	stp	x29, x30, [sp, #-32]!
  405694:	str	x19, [sp, #16]
  405698:	mov	x29, sp
  40569c:	cbz	x0, 4056c0 <ferror@plt+0x3cc0>
  4056a0:	mov	x19, x3
  4056a4:	mov	w8, #0xffffffff            	// #-1
  4056a8:	cbz	x3, 4056c4 <ferror@plt+0x3cc4>
  4056ac:	ldrb	w9, [x0]
  4056b0:	cbz	w9, 4056c4 <ferror@plt+0x3cc4>
  4056b4:	ldr	x8, [x19]
  4056b8:	cmp	x8, x2
  4056bc:	b.ls	4056d4 <ferror@plt+0x3cd4>  // b.plast
  4056c0:	mov	w8, #0xffffffff            	// #-1
  4056c4:	ldr	x19, [sp, #16]
  4056c8:	mov	w0, w8
  4056cc:	ldp	x29, x30, [sp], #32
  4056d0:	ret
  4056d4:	cmp	w9, #0x2b
  4056d8:	b.ne	4056e4 <ferror@plt+0x3ce4>  // b.any
  4056dc:	add	x0, x0, #0x1
  4056e0:	b	4056e8 <ferror@plt+0x3ce8>
  4056e4:	str	xzr, [x19]
  4056e8:	ldr	x8, [x19]
  4056ec:	mov	x3, x4
  4056f0:	add	x1, x1, x8, lsl #2
  4056f4:	sub	x2, x2, x8
  4056f8:	bl	40555c <ferror@plt+0x3b5c>
  4056fc:	mov	w8, w0
  405700:	cmp	w0, #0x1
  405704:	b.lt	4056c4 <ferror@plt+0x3cc4>  // b.tstop
  405708:	ldr	x9, [x19]
  40570c:	add	x9, x9, w8, sxtw
  405710:	str	x9, [x19]
  405714:	b	4056c4 <ferror@plt+0x3cc4>
  405718:	stp	x29, x30, [sp, #-80]!
  40571c:	stp	x22, x21, [sp, #48]
  405720:	mov	w21, #0xffffffea            	// #-22
  405724:	str	x25, [sp, #16]
  405728:	stp	x24, x23, [sp, #32]
  40572c:	stp	x20, x19, [sp, #64]
  405730:	mov	x29, sp
  405734:	cbz	x1, 405820 <ferror@plt+0x3e20>
  405738:	cbz	x0, 405820 <ferror@plt+0x3e20>
  40573c:	mov	x19, x2
  405740:	cbz	x2, 405820 <ferror@plt+0x3e20>
  405744:	ldrb	w8, [x0]
  405748:	cbz	w8, 40581c <ferror@plt+0x3e1c>
  40574c:	mov	x20, x1
  405750:	mov	x22, xzr
  405754:	add	x23, x0, #0x1
  405758:	mov	w24, #0x1                   	// #1
  40575c:	b	405768 <ferror@plt+0x3d68>
  405760:	ldrb	w8, [x23], #1
  405764:	cbz	w8, 40581c <ferror@plt+0x3e1c>
  405768:	mov	x9, x23
  40576c:	ldrb	w10, [x9], #-1
  405770:	cmp	x22, #0x0
  405774:	and	w8, w8, #0xff
  405778:	csel	x22, x9, x22, eq  // eq = none
  40577c:	cmp	w8, #0x2c
  405780:	csel	x8, x9, xzr, eq  // eq = none
  405784:	cmp	w10, #0x0
  405788:	csel	x25, x23, x8, eq  // eq = none
  40578c:	mov	w8, #0x4                   	// #4
  405790:	cbz	x22, 4057f4 <ferror@plt+0x3df4>
  405794:	cbz	x25, 4057f4 <ferror@plt+0x3df4>
  405798:	subs	x1, x25, x22
  40579c:	b.ls	4057ec <ferror@plt+0x3dec>  // b.plast
  4057a0:	mov	x0, x22
  4057a4:	blr	x19
  4057a8:	tbnz	w0, #31, 405804 <ferror@plt+0x3e04>
  4057ac:	add	w8, w0, #0x7
  4057b0:	cmp	w0, #0x0
  4057b4:	csel	w8, w8, w0, lt  // lt = tstop
  4057b8:	sbfx	x8, x8, #3, #29
  4057bc:	ldrb	w9, [x20, x8]
  4057c0:	and	w10, w0, #0x7
  4057c4:	lsl	w10, w24, w10
  4057c8:	mov	x22, xzr
  4057cc:	orr	w9, w9, w10
  4057d0:	strb	w9, [x20, x8]
  4057d4:	ldrb	w8, [x25]
  4057d8:	cmp	w8, #0x0
  4057dc:	cset	w8, eq  // eq = none
  4057e0:	lsl	w8, w8, #1
  4057e4:	cbnz	w8, 4057f8 <ferror@plt+0x3df8>
  4057e8:	b	405760 <ferror@plt+0x3d60>
  4057ec:	mov	w21, #0xffffffff            	// #-1
  4057f0:	mov	w8, #0x1                   	// #1
  4057f4:	cbz	w8, 405760 <ferror@plt+0x3d60>
  4057f8:	cmp	w8, #0x4
  4057fc:	b.eq	405760 <ferror@plt+0x3d60>  // b.none
  405800:	b	405814 <ferror@plt+0x3e14>
  405804:	mov	w8, #0x1                   	// #1
  405808:	mov	w21, w0
  40580c:	cbnz	w8, 4057f8 <ferror@plt+0x3df8>
  405810:	b	405760 <ferror@plt+0x3d60>
  405814:	cmp	w8, #0x2
  405818:	b.ne	405820 <ferror@plt+0x3e20>  // b.any
  40581c:	mov	w21, wzr
  405820:	mov	w0, w21
  405824:	ldp	x20, x19, [sp, #64]
  405828:	ldp	x22, x21, [sp, #48]
  40582c:	ldp	x24, x23, [sp, #32]
  405830:	ldr	x25, [sp, #16]
  405834:	ldp	x29, x30, [sp], #80
  405838:	ret
  40583c:	stp	x29, x30, [sp, #-64]!
  405840:	stp	x22, x21, [sp, #32]
  405844:	mov	w21, #0xffffffea            	// #-22
  405848:	stp	x24, x23, [sp, #16]
  40584c:	stp	x20, x19, [sp, #48]
  405850:	mov	x29, sp
  405854:	cbz	x1, 405924 <ferror@plt+0x3f24>
  405858:	cbz	x0, 405924 <ferror@plt+0x3f24>
  40585c:	mov	x19, x2
  405860:	cbz	x2, 405924 <ferror@plt+0x3f24>
  405864:	ldrb	w8, [x0]
  405868:	cbz	w8, 405920 <ferror@plt+0x3f20>
  40586c:	mov	x20, x1
  405870:	mov	x22, xzr
  405874:	add	x23, x0, #0x1
  405878:	b	405884 <ferror@plt+0x3e84>
  40587c:	ldrb	w8, [x23], #1
  405880:	cbz	w8, 405920 <ferror@plt+0x3f20>
  405884:	mov	x9, x23
  405888:	ldrb	w10, [x9], #-1
  40588c:	cmp	x22, #0x0
  405890:	and	w8, w8, #0xff
  405894:	csel	x22, x9, x22, eq  // eq = none
  405898:	cmp	w8, #0x2c
  40589c:	csel	x8, x9, xzr, eq  // eq = none
  4058a0:	cmp	w10, #0x0
  4058a4:	csel	x24, x23, x8, eq  // eq = none
  4058a8:	mov	w8, #0x4                   	// #4
  4058ac:	cbz	x22, 4058f8 <ferror@plt+0x3ef8>
  4058b0:	cbz	x24, 4058f8 <ferror@plt+0x3ef8>
  4058b4:	subs	x1, x24, x22
  4058b8:	b.ls	4058f0 <ferror@plt+0x3ef0>  // b.plast
  4058bc:	mov	x0, x22
  4058c0:	blr	x19
  4058c4:	tbnz	x0, #63, 405908 <ferror@plt+0x3f08>
  4058c8:	ldr	x8, [x20]
  4058cc:	mov	x22, xzr
  4058d0:	orr	x8, x8, x0
  4058d4:	str	x8, [x20]
  4058d8:	ldrb	w8, [x24]
  4058dc:	cmp	w8, #0x0
  4058e0:	cset	w8, eq  // eq = none
  4058e4:	lsl	w8, w8, #1
  4058e8:	cbnz	w8, 4058fc <ferror@plt+0x3efc>
  4058ec:	b	40587c <ferror@plt+0x3e7c>
  4058f0:	mov	w21, #0xffffffff            	// #-1
  4058f4:	mov	w8, #0x1                   	// #1
  4058f8:	cbz	w8, 40587c <ferror@plt+0x3e7c>
  4058fc:	cmp	w8, #0x4
  405900:	b.eq	40587c <ferror@plt+0x3e7c>  // b.none
  405904:	b	405918 <ferror@plt+0x3f18>
  405908:	mov	w8, #0x1                   	// #1
  40590c:	mov	w21, w0
  405910:	cbnz	w8, 4058fc <ferror@plt+0x3efc>
  405914:	b	40587c <ferror@plt+0x3e7c>
  405918:	cmp	w8, #0x2
  40591c:	b.ne	405924 <ferror@plt+0x3f24>  // b.any
  405920:	mov	w21, wzr
  405924:	mov	w0, w21
  405928:	ldp	x20, x19, [sp, #48]
  40592c:	ldp	x22, x21, [sp, #32]
  405930:	ldp	x24, x23, [sp, #16]
  405934:	ldp	x29, x30, [sp], #64
  405938:	ret
  40593c:	stp	x29, x30, [sp, #-64]!
  405940:	mov	x29, sp
  405944:	str	x23, [sp, #16]
  405948:	stp	x22, x21, [sp, #32]
  40594c:	stp	x20, x19, [sp, #48]
  405950:	str	xzr, [x29, #24]
  405954:	cbz	x0, 405a44 <ferror@plt+0x4044>
  405958:	mov	w21, w3
  40595c:	mov	x19, x2
  405960:	mov	x23, x1
  405964:	mov	x22, x0
  405968:	str	w3, [x1]
  40596c:	str	w3, [x2]
  405970:	bl	4019b0 <__errno_location@plt>
  405974:	str	wzr, [x0]
  405978:	ldrb	w8, [x22]
  40597c:	mov	x20, x0
  405980:	cmp	w8, #0x3a
  405984:	b.ne	4059cc <ferror@plt+0x3fcc>  // b.any
  405988:	add	x21, x22, #0x1
  40598c:	add	x1, x29, #0x18
  405990:	mov	w2, #0xa                   	// #10
  405994:	mov	x0, x21
  405998:	bl	4018a0 <strtol@plt>
  40599c:	str	w0, [x19]
  4059a0:	ldr	w8, [x20]
  4059a4:	mov	w0, #0xffffffff            	// #-1
  4059a8:	cbnz	w8, 405a44 <ferror@plt+0x4044>
  4059ac:	ldr	x8, [x29, #24]
  4059b0:	cbz	x8, 405a44 <ferror@plt+0x4044>
  4059b4:	cmp	x8, x21
  4059b8:	mov	w0, #0xffffffff            	// #-1
  4059bc:	b.eq	405a44 <ferror@plt+0x4044>  // b.none
  4059c0:	ldrb	w8, [x8]
  4059c4:	cbz	w8, 405a40 <ferror@plt+0x4040>
  4059c8:	b	405a44 <ferror@plt+0x4044>
  4059cc:	add	x1, x29, #0x18
  4059d0:	mov	w2, #0xa                   	// #10
  4059d4:	mov	x0, x22
  4059d8:	bl	4018a0 <strtol@plt>
  4059dc:	str	w0, [x23]
  4059e0:	str	w0, [x19]
  4059e4:	ldr	x8, [x29, #24]
  4059e8:	mov	w0, #0xffffffff            	// #-1
  4059ec:	cmp	x8, x22
  4059f0:	b.eq	405a44 <ferror@plt+0x4044>  // b.none
  4059f4:	ldr	w9, [x20]
  4059f8:	cbnz	w9, 405a44 <ferror@plt+0x4044>
  4059fc:	cbz	x8, 405a44 <ferror@plt+0x4044>
  405a00:	ldrb	w9, [x8]
  405a04:	cmp	w9, #0x2d
  405a08:	b.eq	405a2c <ferror@plt+0x402c>  // b.none
  405a0c:	cmp	w9, #0x3a
  405a10:	b.ne	405a40 <ferror@plt+0x4040>  // b.any
  405a14:	ldrb	w10, [x8, #1]
  405a18:	cbz	w10, 405a3c <ferror@plt+0x403c>
  405a1c:	cmp	w9, #0x3a
  405a20:	b.eq	405a2c <ferror@plt+0x402c>  // b.none
  405a24:	cmp	w9, #0x2d
  405a28:	b.ne	405a40 <ferror@plt+0x4040>  // b.any
  405a2c:	add	x21, x8, #0x1
  405a30:	str	xzr, [x29, #24]
  405a34:	str	wzr, [x20]
  405a38:	b	40598c <ferror@plt+0x3f8c>
  405a3c:	str	w21, [x19]
  405a40:	mov	w0, wzr
  405a44:	ldp	x20, x19, [sp, #48]
  405a48:	ldp	x22, x21, [sp, #32]
  405a4c:	ldr	x23, [sp, #16]
  405a50:	ldp	x29, x30, [sp], #64
  405a54:	ret
  405a58:	sub	sp, sp, #0x50
  405a5c:	stp	x20, x19, [sp, #64]
  405a60:	mov	x20, x1
  405a64:	mov	x19, x0
  405a68:	stp	x29, x30, [sp, #16]
  405a6c:	stp	x24, x23, [sp, #32]
  405a70:	stp	x22, x21, [sp, #48]
  405a74:	add	x29, sp, #0x10
  405a78:	mov	w0, wzr
  405a7c:	cbz	x20, 405b48 <ferror@plt+0x4148>
  405a80:	cbz	x19, 405b48 <ferror@plt+0x4148>
  405a84:	add	x1, sp, #0x8
  405a88:	mov	x0, x19
  405a8c:	bl	405b60 <ferror@plt+0x4160>
  405a90:	mov	x21, x0
  405a94:	mov	x1, sp
  405a98:	mov	x0, x20
  405a9c:	bl	405b60 <ferror@plt+0x4160>
  405aa0:	ldp	x24, x22, [sp]
  405aa4:	adds	x8, x24, x22
  405aa8:	b.eq	405ad4 <ferror@plt+0x40d4>  // b.none
  405aac:	mov	x23, x0
  405ab0:	cmp	x8, #0x1
  405ab4:	b.ne	405afc <ferror@plt+0x40fc>  // b.any
  405ab8:	cbz	x21, 405ae0 <ferror@plt+0x40e0>
  405abc:	ldrb	w8, [x21]
  405ac0:	cmp	w8, #0x2f
  405ac4:	b.ne	405ae0 <ferror@plt+0x40e0>  // b.any
  405ac8:	mov	w0, #0x1                   	// #1
  405acc:	cbnz	w0, 405b3c <ferror@plt+0x413c>
  405ad0:	b	405a78 <ferror@plt+0x4078>
  405ad4:	mov	w0, #0x1                   	// #1
  405ad8:	cbnz	w0, 405b3c <ferror@plt+0x413c>
  405adc:	b	405a78 <ferror@plt+0x4078>
  405ae0:	cbz	x23, 405afc <ferror@plt+0x40fc>
  405ae4:	ldrb	w8, [x23]
  405ae8:	cmp	w8, #0x2f
  405aec:	b.ne	405afc <ferror@plt+0x40fc>  // b.any
  405af0:	mov	w0, #0x1                   	// #1
  405af4:	cbnz	w0, 405b3c <ferror@plt+0x413c>
  405af8:	b	405a78 <ferror@plt+0x4078>
  405afc:	mov	w0, #0x3                   	// #3
  405b00:	cbz	x21, 405b28 <ferror@plt+0x4128>
  405b04:	cbz	x23, 405b28 <ferror@plt+0x4128>
  405b08:	cmp	x22, x24
  405b0c:	b.ne	405b28 <ferror@plt+0x4128>  // b.any
  405b10:	mov	x0, x21
  405b14:	mov	x1, x23
  405b18:	mov	x2, x22
  405b1c:	bl	401740 <strncmp@plt>
  405b20:	cbz	w0, 405b30 <ferror@plt+0x4130>
  405b24:	mov	w0, #0x3                   	// #3
  405b28:	cbnz	w0, 405b3c <ferror@plt+0x413c>
  405b2c:	b	405a78 <ferror@plt+0x4078>
  405b30:	add	x19, x21, x22
  405b34:	add	x20, x23, x24
  405b38:	cbz	w0, 405a78 <ferror@plt+0x4078>
  405b3c:	cmp	w0, #0x3
  405b40:	b.ne	405b48 <ferror@plt+0x4148>  // b.any
  405b44:	mov	w0, wzr
  405b48:	ldp	x20, x19, [sp, #64]
  405b4c:	ldp	x22, x21, [sp, #48]
  405b50:	ldp	x24, x23, [sp, #32]
  405b54:	ldp	x29, x30, [sp, #16]
  405b58:	add	sp, sp, #0x50
  405b5c:	ret
  405b60:	mov	x8, x0
  405b64:	str	xzr, [x1]
  405b68:	mov	x0, x8
  405b6c:	cbz	x8, 405bb4 <ferror@plt+0x41b4>
  405b70:	ldrb	w9, [x0]
  405b74:	cmp	w9, #0x2f
  405b78:	b.ne	405b8c <ferror@plt+0x418c>  // b.any
  405b7c:	mov	x8, x0
  405b80:	ldrb	w10, [x8, #1]!
  405b84:	cmp	w10, #0x2f
  405b88:	b.eq	405b68 <ferror@plt+0x4168>  // b.none
  405b8c:	cbz	w9, 405bb0 <ferror@plt+0x41b0>
  405b90:	mov	w8, #0x1                   	// #1
  405b94:	str	x8, [x1]
  405b98:	ldrb	w9, [x0, x8]
  405b9c:	cbz	w9, 405bb4 <ferror@plt+0x41b4>
  405ba0:	cmp	w9, #0x2f
  405ba4:	b.eq	405bb4 <ferror@plt+0x41b4>  // b.none
  405ba8:	add	x8, x8, #0x1
  405bac:	b	405b94 <ferror@plt+0x4194>
  405bb0:	mov	x0, xzr
  405bb4:	ret
  405bb8:	stp	x29, x30, [sp, #-64]!
  405bbc:	orr	x8, x0, x1
  405bc0:	stp	x24, x23, [sp, #16]
  405bc4:	stp	x22, x21, [sp, #32]
  405bc8:	stp	x20, x19, [sp, #48]
  405bcc:	mov	x29, sp
  405bd0:	cbz	x8, 405c04 <ferror@plt+0x4204>
  405bd4:	mov	x19, x1
  405bd8:	mov	x22, x0
  405bdc:	mov	x20, x2
  405be0:	cbz	x0, 405c18 <ferror@plt+0x4218>
  405be4:	cbz	x19, 405c2c <ferror@plt+0x422c>
  405be8:	mov	x0, x22
  405bec:	bl	401630 <strlen@plt>
  405bf0:	mvn	x8, x0
  405bf4:	cmp	x8, x20
  405bf8:	b.cs	405c34 <ferror@plt+0x4234>  // b.hs, b.nlast
  405bfc:	mov	x21, xzr
  405c00:	b	405c70 <ferror@plt+0x4270>
  405c04:	adrp	x0, 406000 <ferror@plt+0x4600>
  405c08:	add	x0, x0, #0xa1c
  405c0c:	bl	4017e0 <strdup@plt>
  405c10:	mov	x21, x0
  405c14:	b	405c70 <ferror@plt+0x4270>
  405c18:	mov	x0, x19
  405c1c:	mov	x1, x20
  405c20:	bl	4018e0 <strndup@plt>
  405c24:	mov	x21, x0
  405c28:	b	405c70 <ferror@plt+0x4270>
  405c2c:	mov	x0, x22
  405c30:	b	405c0c <ferror@plt+0x420c>
  405c34:	add	x24, x0, x20
  405c38:	mov	x23, x0
  405c3c:	add	x0, x24, #0x1
  405c40:	bl	401720 <malloc@plt>
  405c44:	mov	x21, x0
  405c48:	cbz	x0, 405c70 <ferror@plt+0x4270>
  405c4c:	mov	x0, x21
  405c50:	mov	x1, x22
  405c54:	mov	x2, x23
  405c58:	bl	401600 <memcpy@plt>
  405c5c:	add	x0, x21, x23
  405c60:	mov	x1, x19
  405c64:	mov	x2, x20
  405c68:	bl	401600 <memcpy@plt>
  405c6c:	strb	wzr, [x21, x24]
  405c70:	mov	x0, x21
  405c74:	ldp	x20, x19, [sp, #48]
  405c78:	ldp	x22, x21, [sp, #32]
  405c7c:	ldp	x24, x23, [sp, #16]
  405c80:	ldp	x29, x30, [sp], #64
  405c84:	ret
  405c88:	stp	x29, x30, [sp, #-32]!
  405c8c:	stp	x20, x19, [sp, #16]
  405c90:	mov	x19, x1
  405c94:	mov	x20, x0
  405c98:	mov	x29, sp
  405c9c:	cbz	x1, 405cb0 <ferror@plt+0x42b0>
  405ca0:	mov	x0, x19
  405ca4:	bl	401630 <strlen@plt>
  405ca8:	mov	x2, x0
  405cac:	b	405cb4 <ferror@plt+0x42b4>
  405cb0:	mov	x2, xzr
  405cb4:	mov	x0, x20
  405cb8:	mov	x1, x19
  405cbc:	bl	405bb8 <ferror@plt+0x41b8>
  405cc0:	ldp	x20, x19, [sp, #16]
  405cc4:	ldp	x29, x30, [sp], #32
  405cc8:	ret
  405ccc:	sub	sp, sp, #0x120
  405cd0:	stp	x29, x30, [sp, #256]
  405cd4:	add	x29, sp, #0x100
  405cd8:	add	x9, sp, #0x80
  405cdc:	mov	x10, sp
  405ce0:	mov	x11, #0xffffffffffffffd0    	// #-48
  405ce4:	add	x8, x29, #0x20
  405ce8:	movk	x11, #0xff80, lsl #32
  405cec:	add	x9, x9, #0x30
  405cf0:	add	x10, x10, #0x80
  405cf4:	stp	x8, x9, [x29, #-32]
  405cf8:	stp	x10, x11, [x29, #-16]
  405cfc:	stp	q1, q2, [sp, #16]
  405d00:	str	q0, [sp]
  405d04:	ldp	q0, q1, [x29, #-32]
  405d08:	stp	x28, x19, [sp, #272]
  405d0c:	mov	x19, x0
  405d10:	stp	x2, x3, [sp, #128]
  405d14:	sub	x0, x29, #0x28
  405d18:	sub	x2, x29, #0x50
  405d1c:	stp	x4, x5, [sp, #144]
  405d20:	stp	x6, x7, [sp, #160]
  405d24:	stp	q3, q4, [sp, #48]
  405d28:	stp	q5, q6, [sp, #80]
  405d2c:	str	q7, [sp, #112]
  405d30:	stp	q0, q1, [x29, #-80]
  405d34:	bl	4018d0 <vasprintf@plt>
  405d38:	tbnz	w0, #31, 405d60 <ferror@plt+0x4360>
  405d3c:	ldur	x1, [x29, #-40]
  405d40:	sxtw	x2, w0
  405d44:	mov	x0, x19
  405d48:	bl	405bb8 <ferror@plt+0x41b8>
  405d4c:	ldur	x8, [x29, #-40]
  405d50:	mov	x19, x0
  405d54:	mov	x0, x8
  405d58:	bl	4018b0 <free@plt>
  405d5c:	b	405d64 <ferror@plt+0x4364>
  405d60:	mov	x19, xzr
  405d64:	mov	x0, x19
  405d68:	ldp	x28, x19, [sp, #272]
  405d6c:	ldp	x29, x30, [sp, #256]
  405d70:	add	sp, sp, #0x120
  405d74:	ret
  405d78:	stp	x29, x30, [sp, #-80]!
  405d7c:	stp	x24, x23, [sp, #32]
  405d80:	stp	x22, x21, [sp, #48]
  405d84:	stp	x20, x19, [sp, #64]
  405d88:	ldr	x19, [x0]
  405d8c:	str	x25, [sp, #16]
  405d90:	mov	x29, sp
  405d94:	ldrb	w8, [x19]
  405d98:	cbz	w8, 405e98 <ferror@plt+0x4498>
  405d9c:	mov	x20, x0
  405da0:	mov	x22, x1
  405da4:	mov	x0, x19
  405da8:	mov	x1, x2
  405dac:	mov	w23, w3
  405db0:	mov	x21, x2
  405db4:	bl	4018f0 <strspn@plt>
  405db8:	add	x19, x19, x0
  405dbc:	ldrb	w8, [x19]
  405dc0:	cbz	x8, 405e94 <ferror@plt+0x4494>
  405dc4:	cbz	w23, 405e4c <ferror@plt+0x444c>
  405dc8:	cmp	w8, #0x3f
  405dcc:	b.hi	405e64 <ferror@plt+0x4464>  // b.pmore
  405dd0:	mov	w9, #0x1                   	// #1
  405dd4:	lsl	x8, x9, x8
  405dd8:	mov	x9, #0x1                   	// #1
  405ddc:	movk	x9, #0x84, lsl #32
  405de0:	and	x8, x8, x9
  405de4:	cbz	x8, 405e64 <ferror@plt+0x4464>
  405de8:	mov	x23, x19
  405dec:	ldrb	w25, [x23], #1
  405df0:	add	x1, x29, #0x1c
  405df4:	strb	wzr, [x29, #29]
  405df8:	mov	x0, x23
  405dfc:	strb	w25, [x29, #28]
  405e00:	bl	405ed0 <ferror@plt+0x44d0>
  405e04:	str	x0, [x22]
  405e08:	add	x8, x0, x19
  405e0c:	ldrb	w9, [x8, #1]
  405e10:	mov	w8, wzr
  405e14:	cbz	w9, 405ebc <ferror@plt+0x44bc>
  405e18:	cmp	w9, w25
  405e1c:	b.ne	405ebc <ferror@plt+0x44bc>  // b.any
  405e20:	add	x8, x0, x19
  405e24:	ldrsb	w1, [x8, #2]
  405e28:	mov	x24, x0
  405e2c:	cbz	w1, 405e3c <ferror@plt+0x443c>
  405e30:	mov	x0, x21
  405e34:	bl	401900 <strchr@plt>
  405e38:	cbz	x0, 405eb8 <ferror@plt+0x44b8>
  405e3c:	add	x8, x19, x24
  405e40:	add	x19, x8, #0x2
  405e44:	mov	w8, #0x1                   	// #1
  405e48:	b	405ec0 <ferror@plt+0x44c0>
  405e4c:	mov	x0, x19
  405e50:	mov	x1, x21
  405e54:	bl	401980 <strcspn@plt>
  405e58:	str	x0, [x22]
  405e5c:	add	x22, x19, x0
  405e60:	b	405e8c <ferror@plt+0x448c>
  405e64:	mov	x0, x19
  405e68:	mov	x1, x21
  405e6c:	bl	405ed0 <ferror@plt+0x44d0>
  405e70:	str	x0, [x22]
  405e74:	add	x22, x19, x0
  405e78:	ldrsb	w1, [x22]
  405e7c:	cbz	w1, 405e8c <ferror@plt+0x448c>
  405e80:	mov	x0, x21
  405e84:	bl	401900 <strchr@plt>
  405e88:	cbz	x0, 405e94 <ferror@plt+0x4494>
  405e8c:	str	x22, [x20]
  405e90:	b	405e9c <ferror@plt+0x449c>
  405e94:	str	x19, [x20]
  405e98:	mov	x19, xzr
  405e9c:	mov	x0, x19
  405ea0:	ldp	x20, x19, [sp, #64]
  405ea4:	ldp	x22, x21, [sp, #48]
  405ea8:	ldp	x24, x23, [sp, #32]
  405eac:	ldr	x25, [sp, #16]
  405eb0:	ldp	x29, x30, [sp], #80
  405eb4:	ret
  405eb8:	mov	w8, wzr
  405ebc:	mov	x23, x19
  405ec0:	str	x19, [x20]
  405ec4:	mov	x19, x23
  405ec8:	tbz	w8, #0, 405e98 <ferror@plt+0x4498>
  405ecc:	b	405e9c <ferror@plt+0x449c>
  405ed0:	stp	x29, x30, [sp, #-48]!
  405ed4:	stp	x22, x21, [sp, #16]
  405ed8:	stp	x20, x19, [sp, #32]
  405edc:	ldrb	w8, [x0]
  405ee0:	mov	x29, sp
  405ee4:	cbz	w8, 405f34 <ferror@plt+0x4534>
  405ee8:	mov	x19, x1
  405eec:	mov	x22, xzr
  405ef0:	mov	w20, wzr
  405ef4:	add	x21, x0, #0x1
  405ef8:	b	405f1c <ferror@plt+0x451c>
  405efc:	sxtb	w1, w8
  405f00:	mov	x0, x19
  405f04:	bl	401900 <strchr@plt>
  405f08:	cbnz	x0, 405f40 <ferror@plt+0x4540>
  405f0c:	mov	w20, wzr
  405f10:	ldrb	w8, [x21, x22]
  405f14:	add	x22, x22, #0x1
  405f18:	cbz	w8, 405f40 <ferror@plt+0x4540>
  405f1c:	cbnz	w20, 405f0c <ferror@plt+0x450c>
  405f20:	and	w9, w8, #0xff
  405f24:	cmp	w9, #0x5c
  405f28:	b.ne	405efc <ferror@plt+0x44fc>  // b.any
  405f2c:	mov	w20, #0x1                   	// #1
  405f30:	b	405f10 <ferror@plt+0x4510>
  405f34:	mov	w20, wzr
  405f38:	mov	w22, wzr
  405f3c:	b	405f40 <ferror@plt+0x4540>
  405f40:	sub	w8, w22, w20
  405f44:	ldp	x20, x19, [sp, #32]
  405f48:	ldp	x22, x21, [sp, #16]
  405f4c:	sxtw	x0, w8
  405f50:	ldp	x29, x30, [sp], #48
  405f54:	ret
  405f58:	stp	x29, x30, [sp, #-32]!
  405f5c:	str	x19, [sp, #16]
  405f60:	mov	x19, x0
  405f64:	mov	x29, sp
  405f68:	mov	x0, x19
  405f6c:	bl	401770 <fgetc@plt>
  405f70:	cmn	w0, #0x1
  405f74:	b.eq	405f88 <ferror@plt+0x4588>  // b.none
  405f78:	cmp	w0, #0xa
  405f7c:	b.ne	405f68 <ferror@plt+0x4568>  // b.any
  405f80:	mov	w0, wzr
  405f84:	b	405f8c <ferror@plt+0x458c>
  405f88:	mov	w0, #0x1                   	// #1
  405f8c:	ldr	x19, [sp, #16]
  405f90:	ldp	x29, x30, [sp], #32
  405f94:	ret
  405f98:	stp	x29, x30, [sp, #-64]!
  405f9c:	mov	x29, sp
  405fa0:	stp	x19, x20, [sp, #16]
  405fa4:	adrp	x20, 416000 <ferror@plt+0x14600>
  405fa8:	add	x20, x20, #0xde0
  405fac:	stp	x21, x22, [sp, #32]
  405fb0:	adrp	x21, 416000 <ferror@plt+0x14600>
  405fb4:	add	x21, x21, #0xdd8
  405fb8:	sub	x20, x20, x21
  405fbc:	mov	w22, w0
  405fc0:	stp	x23, x24, [sp, #48]
  405fc4:	mov	x23, x1
  405fc8:	mov	x24, x2
  405fcc:	bl	4015c8 <memcpy@plt-0x38>
  405fd0:	cmp	xzr, x20, asr #3
  405fd4:	b.eq	406000 <ferror@plt+0x4600>  // b.none
  405fd8:	asr	x20, x20, #3
  405fdc:	mov	x19, #0x0                   	// #0
  405fe0:	ldr	x3, [x21, x19, lsl #3]
  405fe4:	mov	x2, x24
  405fe8:	add	x19, x19, #0x1
  405fec:	mov	x1, x23
  405ff0:	mov	w0, w22
  405ff4:	blr	x3
  405ff8:	cmp	x20, x19
  405ffc:	b.ne	405fe0 <ferror@plt+0x45e0>  // b.any
  406000:	ldp	x19, x20, [sp, #16]
  406004:	ldp	x21, x22, [sp, #32]
  406008:	ldp	x23, x24, [sp, #48]
  40600c:	ldp	x29, x30, [sp], #64
  406010:	ret
  406014:	nop
  406018:	ret
  40601c:	nop
  406020:	adrp	x2, 417000 <ferror@plt+0x15600>
  406024:	mov	x1, #0x0                   	// #0
  406028:	ldr	x2, [x2, #528]
  40602c:	b	4016b0 <__cxa_atexit@plt>
  406030:	mov	x2, x1
  406034:	mov	x1, x0
  406038:	mov	w0, #0x0                   	// #0
  40603c:	b	4019c0 <__xstat@plt>
  406040:	mov	x2, x1
  406044:	mov	x1, x0
  406048:	mov	w0, #0x0                   	// #0
  40604c:	b	401930 <__lxstat@plt>

Disassembly of section .fini:

0000000000406050 <.fini>:
  406050:	stp	x29, x30, [sp, #-16]!
  406054:	mov	x29, sp
  406058:	ldp	x29, x30, [sp], #16
  40605c:	ret
