{
    "name": "Xilinx CRC32 HLS Test", 
    "description": "Test Design to validate Xilinx CRC32 module", 
    "flow": "hls", 
    "platform_allowlist": [
        "u200", 
        "vck190", 
        "aws-vu9p-f1"
    ], 
    "platform_blocklist": [], 
    "part_allowlist": [], 
    "part_blocklist": [], 
    "project": "crc32", 
    "solution": "sol1", 
    "clock": "3.3", 
    "topfunction": "hls_crc32", 
    "top": {
        "source": [
            "crc32_test.cpp"
        ], 
        "cflags": "-I${XF_PROJ_ROOT}/L1/include/hw -I${XF_PROJ_ROOT}/../security/L1/include"
    }, 
    "testbench": {
        "source": [
            "crc32_test.cpp"
        ], 
        "cflags": "-I${XF_PROJ_ROOT}/L1/include/hw -I${XF_PROJ_ROOT}/../security/L1/include", 
        "argv": {
            "hls_csim": "${XF_PROJ_ROOT}/L1/tests/crc32/sample.txt", 
            "hls_cosim": "${XF_PROJ_ROOT}/L1/tests/crc32/sample.txt"
        }
    }, 
    "testinfo": {
        "disable": false, 
        "jobs": [
            {
                "index": 0, 
                "dependency": [], 
                "env": "", 
                "cmd": "", 
                "max_memory_MB": {
                    "vivado_syn": 16384, 
                    "hls_csim": 10240, 
                    "hls_cosim": 16384, 
                    "vivado_impl": 16384, 
                    "hls_csynth": 10240
                }, 
                "max_time_min": {
                    "vivado_syn": 300, 
                    "hls_csim": 60, 
                    "hls_cosim": 300, 
                    "vivado_impl": 300, 
                    "hls_csynth": 60
                }
            }
        ], 
        "targets": [
            "hls_csim", 
            "hls_csynth", 
            "hls_cosim", 
            "vivado_syn", 
            "vivado_impl"
        ], 
        "category": "canary"
    }
}
