-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/HDLRx/full_rx_ip_src_get_cp.vhd
-- Created: 2024-10-02 12:29:27
-- 
-- Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: full_rx_ip_src_get_cp
-- Source Path: HDLRx/full_rx/rx_demodulator_full/get_cp
-- Hierarchy Level: 2
-- Model version: 1.100
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY full_rx_ip_src_get_cp IS
  PORT( valid_header                      :   IN    std_logic;
        valid_payload                     :   IN    std_logic;
        cp_payload                        :   IN    std_logic_vector(7 DOWNTO 0);  -- uint8
        ofdm_cp_len                       :   OUT   std_logic_vector(7 DOWNTO 0)  -- uint8
        );
END full_rx_ip_src_get_cp;


ARCHITECTURE rtl OF full_rx_ip_src_get_cp IS

  -- Signals
  SIGNAL control                          : unsigned(1 DOWNTO 0);  -- ufix2
  SIGNAL Constant_out1                    : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Constant1_out1                   : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL cp_payload_unsigned              : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Multiport_Switch_out1            : unsigned(7 DOWNTO 0);  -- uint8

BEGIN
  control <= unsigned'(valid_payload & valid_header);

  Constant_out1 <= to_unsigned(16#40#, 8);

  Constant1_out1 <= to_unsigned(16#40#, 8);

  cp_payload_unsigned <= unsigned(cp_payload);

  
  Multiport_Switch_out1 <= Constant_out1 WHEN control = to_unsigned(16#0#, 2) ELSE
      Constant1_out1 WHEN control = to_unsigned(16#1#, 2) ELSE
      cp_payload_unsigned;

  ofdm_cp_len <= std_logic_vector(Multiport_Switch_out1);

END rtl;

