{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1436578453692 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1436578453693 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 10 18:34:13 2015 " "Processing started: Fri Jul 10 18:34:13 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1436578453693 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1436578453693 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_LPC_FPGA -c LinearPrediction --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_LPC_FPGA -c LinearPrediction --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1436578453694 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1436578456059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/LinearPrediction/reflect_coeff.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/LinearPrediction/reflect_coeff.v" { { "Info" "ISGN_ENTITY_NAME" "1 reflect_coeff " "Found entity 1: reflect_coeff" {  } { { "verilog/LinearPrediction/reflect_coeff.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/verilog/LinearPrediction/reflect_coeff.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436578478448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436578478448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/LinearPrediction/synthfilt.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/LinearPrediction/synthfilt.v" { { "Info" "ISGN_ENTITY_NAME" "1 synthfilt " "Found entity 1: synthfilt" {  } { { "verilog/LinearPrediction/synthfilt.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/verilog/LinearPrediction/synthfilt.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436578478451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436578478451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/LinearPrediction/pulsegen.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/LinearPrediction/pulsegen.v" { { "Info" "ISGN_ENTITY_NAME" "1 pulsegen " "Found entity 1: pulsegen" {  } { { "verilog/LinearPrediction/pulsegen.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/verilog/LinearPrediction/pulsegen.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436578478454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436578478454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/LinearPrediction/peak_find.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/LinearPrediction/peak_find.v" { { "Info" "ISGN_ENTITY_NAME" "1 peak_find " "Found entity 1: peak_find" {  } { { "verilog/LinearPrediction/peak_find.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/verilog/LinearPrediction/peak_find.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436578478456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436578478456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/LinearPrediction/NumDen.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/LinearPrediction/NumDen.v" { { "Info" "ISGN_ENTITY_NAME" "1 NumDen " "Found entity 1: NumDen" {  } { { "verilog/LinearPrediction/NumDen.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/verilog/LinearPrediction/NumDen.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436578478459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436578478459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/LinearPrediction/LPCenc.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/LinearPrediction/LPCenc.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPCenc " "Found entity 1: LPCenc" {  } { { "verilog/LinearPrediction/LPCenc.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/verilog/LinearPrediction/LPCenc.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436578478461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436578478461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/LinearPrediction/LPCdec.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/LinearPrediction/LPCdec.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPCdec " "Found entity 1: LPCdec" {  } { { "verilog/LinearPrediction/LPCdec.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/verilog/LinearPrediction/LPCdec.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436578478462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436578478462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/LinearPrediction/LFSR.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/LinearPrediction/LFSR.v" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR " "Found entity 1: LFSR" {  } { { "verilog/LinearPrediction/LFSR.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/verilog/LinearPrediction/LFSR.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436578478463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436578478463 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A0 a0 LDR.v(17) " "Verilog HDL Declaration information at LDR.v(17): object \"A0\" differs only in case from object \"a0\" in the same scope" {  } { { "verilog/LinearPrediction/LDR.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/verilog/LinearPrediction/LDR.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1436578478467 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A1 a1 LDR.v(18) " "Verilog HDL Declaration information at LDR.v(18): object \"A1\" differs only in case from object \"a1\" in the same scope" {  } { { "verilog/LinearPrediction/LDR.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/verilog/LinearPrediction/LDR.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1436578478467 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A2 a2 LDR.v(19) " "Verilog HDL Declaration information at LDR.v(19): object \"A2\" differs only in case from object \"a2\" in the same scope" {  } { { "verilog/LinearPrediction/LDR.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/verilog/LinearPrediction/LDR.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1436578478467 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A3 a3 LDR.v(20) " "Verilog HDL Declaration information at LDR.v(20): object \"A3\" differs only in case from object \"a3\" in the same scope" {  } { { "verilog/LinearPrediction/LDR.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/verilog/LinearPrediction/LDR.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1436578478467 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A4 a4 LDR.v(21) " "Verilog HDL Declaration information at LDR.v(21): object \"A4\" differs only in case from object \"a4\" in the same scope" {  } { { "verilog/LinearPrediction/LDR.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/verilog/LinearPrediction/LDR.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1436578478467 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A5 a5 LDR.v(22) " "Verilog HDL Declaration information at LDR.v(22): object \"A5\" differs only in case from object \"a5\" in the same scope" {  } { { "verilog/LinearPrediction/LDR.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/verilog/LinearPrediction/LDR.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1436578478467 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A6 a6 LDR.v(23) " "Verilog HDL Declaration information at LDR.v(23): object \"A6\" differs only in case from object \"a6\" in the same scope" {  } { { "verilog/LinearPrediction/LDR.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/verilog/LinearPrediction/LDR.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1436578478467 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A7 a7 LDR.v(24) " "Verilog HDL Declaration information at LDR.v(24): object \"A7\" differs only in case from object \"a7\" in the same scope" {  } { { "verilog/LinearPrediction/LDR.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/verilog/LinearPrediction/LDR.v" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1436578478467 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A8 a8 LDR.v(25) " "Verilog HDL Declaration information at LDR.v(25): object \"A8\" differs only in case from object \"a8\" in the same scope" {  } { { "verilog/LinearPrediction/LDR.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/verilog/LinearPrediction/LDR.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1436578478467 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A9 a9 LDR.v(26) " "Verilog HDL Declaration information at LDR.v(26): object \"A9\" differs only in case from object \"a9\" in the same scope" {  } { { "verilog/LinearPrediction/LDR.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/verilog/LinearPrediction/LDR.v" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1436578478467 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A10 a10 LDR.v(27) " "Verilog HDL Declaration information at LDR.v(27): object \"A10\" differs only in case from object \"a10\" in the same scope" {  } { { "verilog/LinearPrediction/LDR.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/verilog/LinearPrediction/LDR.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1436578478468 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b LDR.v(42) " "Verilog HDL Declaration information at LDR.v(42): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "verilog/LinearPrediction/LDR.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/verilog/LinearPrediction/LDR.v" 42 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1436578478468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/LinearPrediction/LDR.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/LinearPrediction/LDR.v" { { "Info" "ISGN_ENTITY_NAME" "1 LDR " "Found entity 1: LDR" {  } { { "verilog/LinearPrediction/LDR.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/verilog/LinearPrediction/LDR.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436578478468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436578478468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/LinearPrediction/freq_est.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/LinearPrediction/freq_est.v" { { "Info" "ISGN_ENTITY_NAME" "1 freq_est " "Found entity 1: freq_est" {  } { { "verilog/LinearPrediction/freq_est.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/verilog/LinearPrediction/freq_est.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436578478469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436578478469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/LinearPrediction/dualportram.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/LinearPrediction/dualportram.v" { { "Info" "ISGN_ENTITY_NAME" "1 dualportram " "Found entity 1: dualportram" {  } { { "verilog/LinearPrediction/dualportram.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/verilog/LinearPrediction/dualportram.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436578478470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436578478470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/LinearPrediction/divide_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/LinearPrediction/divide_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 divide_stage " "Found entity 1: divide_stage" {  } { { "verilog/LinearPrediction/divide_stage.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/verilog/LinearPrediction/divide_stage.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436578478472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436578478472 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "divide verilog/LinearPrediction/divide.v " "Entity \"divide\" obtained from \"verilog/LinearPrediction/divide.v\" instead of from Quartus II megafunction library" {  } { { "verilog/LinearPrediction/divide.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/verilog/LinearPrediction/divide.v" 5 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1436578478473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/LinearPrediction/divide.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/LinearPrediction/divide.v" { { "Info" "ISGN_ENTITY_NAME" "1 divide " "Found entity 1: divide" {  } { { "verilog/LinearPrediction/divide.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/verilog/LinearPrediction/divide.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436578478473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436578478473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/LinearPrediction/correlation.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/LinearPrediction/correlation.v" { { "Info" "ISGN_ENTITY_NAME" "1 correlation " "Found entity 1: correlation" {  } { { "verilog/LinearPrediction/correlation.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/verilog/LinearPrediction/correlation.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436578478475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436578478475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/LinearPrediction/coeff_update.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/LinearPrediction/coeff_update.v" { { "Info" "ISGN_ENTITY_NAME" "1 coeff_update " "Found entity 1: coeff_update" {  } { { "verilog/LinearPrediction/coeff_update.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/verilog/LinearPrediction/coeff_update.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436578478476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436578478476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/LPC_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/LPC_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPC_qsys " "Found entity 1: LPC_qsys" {  } { { "LPC_qsys/synthesis/LPC_qsys.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/LPC_qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436578478479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436578478479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "LPC_qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436578478480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436578478480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "LPC_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436578478481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436578478481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPC_qsys_mm_interconnect_2 " "Found entity 1: LPC_qsys_mm_interconnect_2" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436578478491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436578478491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPC_qsys_mm_interconnect_2_avalon_st_adapter " "Found entity 1: LPC_qsys_mm_interconnect_2_avalon_st_adapter" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_avalon_st_adapter.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436578478493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436578478493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPC_qsys_mm_interconnect_2_avalon_st_adapter_error_adapter_0 " "Found entity 1: LPC_qsys_mm_interconnect_2_avalon_st_adapter_error_adapter_0" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436578478494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436578478494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "LPC_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436578478499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436578478499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "LPC_qsys/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436578478501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436578478501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "LPC_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436578478502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436578478502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file LPC_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "LPC_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436578478505 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "LPC_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436578478505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436578478505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPC_qsys_mm_interconnect_2_rsp_mux " "Found entity 1: LPC_qsys_mm_interconnect_2_rsp_mux" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_rsp_mux.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436578478507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436578478507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPC_qsys_mm_interconnect_2_rsp_demux " "Found entity 1: LPC_qsys_mm_interconnect_2_rsp_demux" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_rsp_demux.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436578478509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436578478509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPC_qsys_mm_interconnect_2_cmd_mux " "Found entity 1: LPC_qsys_mm_interconnect_2_cmd_mux" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_cmd_mux.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436578478510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436578478510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPC_qsys_mm_interconnect_2_cmd_demux " "Found entity 1: LPC_qsys_mm_interconnect_2_cmd_demux" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_cmd_demux.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436578478511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436578478511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "LPC_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436578478512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436578478512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "LPC_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436578478514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436578478514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file LPC_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "LPC_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436578478519 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "LPC_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436578478519 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "LPC_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436578478519 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "LPC_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436578478519 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "LPC_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436578478519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436578478519 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "LPC_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1436578478526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "LPC_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436578478528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436578478528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "LPC_qsys/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436578478530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436578478530 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "LPC_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1436578478531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "LPC_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436578478532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436578478532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "LPC_qsys/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436578478534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436578478534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "LPC_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436578478536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436578478536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "LPC_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436578478537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436578478537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "LPC_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436578478541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436578478541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file LPC_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "LPC_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436578478543 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "LPC_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436578478543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436578478543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "LPC_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436578478546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436578478546 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel LPC_qsys_mm_interconnect_2_router_001.sv(48) " "Verilog HDL Declaration information at LPC_qsys_mm_interconnect_2_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_router_001.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1436578478547 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel LPC_qsys_mm_interconnect_2_router_001.sv(49) " "Verilog HDL Declaration information at LPC_qsys_mm_interconnect_2_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_router_001.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1436578478547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPC_qsys_mm_interconnect_2_router_001_default_decode " "Found entity 1: LPC_qsys_mm_interconnect_2_router_001_default_decode" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_router_001.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436578478547 ""} { "Info" "ISGN_ENTITY_NAME" "2 LPC_qsys_mm_interconnect_2_router_001 " "Found entity 2: LPC_qsys_mm_interconnect_2_router_001" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_router_001.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436578478547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436578478547 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel LPC_qsys_mm_interconnect_2_router.sv(48) " "Verilog HDL Declaration information at LPC_qsys_mm_interconnect_2_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_router.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1436578478548 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel LPC_qsys_mm_interconnect_2_router.sv(49) " "Verilog HDL Declaration information at LPC_qsys_mm_interconnect_2_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_router.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1436578478548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPC_qsys_mm_interconnect_2_router_default_decode " "Found entity 1: LPC_qsys_mm_interconnect_2_router_default_decode" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_router.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436578478549 ""} { "Info" "ISGN_ENTITY_NAME" "2 LPC_qsys_mm_interconnect_2_router " "Found entity 2: LPC_qsys_mm_interconnect_2_router" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_router.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436578478549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436578478549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "LPC_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436578478552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436578478552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "LPC_qsys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436578478553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436578478553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "LPC_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436578478556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436578478556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "LPC_qsys/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436578478558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436578478558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPC_qsys_mm_interconnect_1 " "Found entity 1: LPC_qsys_mm_interconnect_1" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_1.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436578478559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436578478559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPC_qsys_mm_interconnect_0 " "Found entity 1: LPC_qsys_mm_interconnect_0" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436578478561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436578478561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/LPC_qsys_sink_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_sink_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPC_qsys_sink_ram " "Found entity 1: LPC_qsys_sink_ram" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_sink_ram.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_sink_ram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436578478562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436578478562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/LPC_qsys_read_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_read_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPC_qsys_read_memory " "Found entity 1: LPC_qsys_read_memory" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_read_memory.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_read_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436578478563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436578478563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/LPC_qsys_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPC_qsys_pll_0 " "Found entity 1: LPC_qsys_pll_0" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_pll_0.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_pll_0.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436578478564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436578478564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/write_master.v 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/write_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_master " "Found entity 1: write_master" {  } { { "LPC_qsys/synthesis/submodules/write_master.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/write_master.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436578478566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436578478566 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "null read_master.v(46) " "Verilog HDL Declaration warning at read_master.v(46): \"null\" is SystemVerilog-2005 keyword" {  } { { "LPC_qsys/synthesis/submodules/read_master.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/read_master.v" 46 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1436578478566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/read_master.v 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/read_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_master " "Found entity 1: read_master" {  } { { "LPC_qsys/synthesis/submodules/read_master.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/read_master.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436578478567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436578478567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/LPCenc.v 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPCenc.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPCenc " "Found entity 1: LPCenc" {  } { { "LPC_qsys/synthesis/submodules/LPCenc.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPCenc.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436578478569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436578478569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/LPCdec.v 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPCdec.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPCdec " "Found entity 1: LPCdec" {  } { { "LPC_qsys/synthesis/submodules/LPCdec.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPCdec.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436578478570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436578478570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master.v 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPC_qsys_JTAG_master " "Found entity 1: LPC_qsys_JTAG_master" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436578478572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436578478572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPC_qsys_JTAG_master_p2b_adapter " "Found entity 1: LPC_qsys_JTAG_master_p2b_adapter" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master_p2b_adapter.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436578478573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436578478573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPC_qsys_JTAG_master_b2p_adapter " "Found entity 1: LPC_qsys_JTAG_master_b2p_adapter" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master_b2p_adapter.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436578478574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436578478574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file LPC_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "LPC_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436578478579 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "LPC_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436578478579 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "LPC_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" 499 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436578478579 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "LPC_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" 560 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436578478579 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "LPC_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" 614 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436578478579 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "LPC_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" 684 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436578478579 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "LPC_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" 838 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436578478579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436578478579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "LPC_qsys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436578478581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436578478581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "LPC_qsys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436578478582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436578478582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPC_qsys_JTAG_master_timing_adt " "Found entity 1: LPC_qsys_JTAG_master_timing_adt" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master_timing_adt.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436578478583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436578478583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "LPC_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436578478586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436578478586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file LPC_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "LPC_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436578478589 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "LPC_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436578478589 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "LPC_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436578478589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436578478589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "LPC_qsys/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436578478592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436578478592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "LPC_qsys/synthesis/submodules/altera_jtag_streaming.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436578478596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436578478596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "LPC_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436578478598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436578478598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "LPC_qsys/synthesis/submodules/altera_avalon_st_idle_remover.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436578478600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436578478600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "LPC_qsys/synthesis/submodules/altera_avalon_st_idle_inserter.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436578478602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436578478602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/LinearPrediction.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/LinearPrediction.v" { { "Info" "ISGN_ENTITY_NAME" "1 LinearPrediction " "Found entity 1: LinearPrediction" {  } { { "verilog/LinearPrediction.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/verilog/LinearPrediction.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436578478605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436578478605 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "start write_master.v(48) " "Verilog HDL Implicit Net warning at write_master.v(48): created implicit net for \"start\"" {  } { { "LPC_qsys/synthesis/submodules/write_master.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/write_master.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436578478606 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset write_master.v(50) " "Verilog HDL Implicit Net warning at write_master.v(50): created implicit net for \"reset\"" {  } { { "LPC_qsys/synthesis/submodules/write_master.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/write_master.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436578478607 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset read_master.v(61) " "Verilog HDL Implicit Net warning at read_master.v(61): created implicit net for \"reset\"" {  } { { "LPC_qsys/synthesis/submodules/read_master.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/read_master.v" 61 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436578478607 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LinearPrediction " "Elaborating entity \"LinearPrediction\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1436578478894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys LPC_qsys:LPC " "Elaborating entity \"LPC_qsys\" for hierarchy \"LPC_qsys:LPC\"" {  } { { "verilog/LinearPrediction.v" "LPC" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/verilog/LinearPrediction.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578478929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_JTAG_master LPC_qsys:LPC\|LPC_qsys_JTAG_master:jtag_master " "Elaborating entity \"LPC_qsys_JTAG_master\" for hierarchy \"LPC_qsys:LPC\|LPC_qsys_JTAG_master:jtag_master\"" {  } { { "LPC_qsys/synthesis/LPC_qsys.v" "jtag_master" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/LPC_qsys.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578478970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface LPC_qsys:LPC\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"LPC_qsys:LPC\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master.v" "jtag_phy_embedded_in_jtag_master" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578478989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node LPC_qsys:LPC\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"LPC_qsys:LPC\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\"" {  } { { "LPC_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578478998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic LPC_qsys:LPC\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"LPC_qsys:LPC\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "LPC_qsys/synthesis/submodules/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578479013 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPC_qsys:LPC\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"LPC_qsys:LPC\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "LPC_qsys/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436578479019 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPC_qsys:LPC\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"LPC_qsys:LPC\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578479021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578479021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578479021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578479021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578479021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578479021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578479021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578479021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578479021 ""}  } { { "LPC_qsys/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1436578479021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl LPC_qsys:LPC\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"LPC_qsys:LPC\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/home/eric/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578479022 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPC_qsys:LPC\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst LPC_qsys:LPC\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"LPC_qsys:LPC\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"LPC_qsys:LPC\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/home/eric/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "LPC_qsys/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578479032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter LPC_qsys:LPC\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"LPC_qsys:LPC\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/home/eric/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578479877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl LPC_qsys:LPC\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"LPC_qsys:LPC\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/eric/altera/15.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578479934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming LPC_qsys:LPC\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"LPC_qsys:LPC\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "LPC_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578479951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer LPC_qsys:LPC\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"LPC_qsys:LPC\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "LPC_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" "synchronizer" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578479967 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPC_qsys:LPC\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"LPC_qsys:LPC\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "LPC_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436578479974 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPC_qsys:LPC\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"LPC_qsys:LPC\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578479974 ""}  } { { "LPC_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1436578479974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming LPC_qsys:LPC\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"LPC_qsys:LPC\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "LPC_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578479977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer LPC_qsys:LPC\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"LPC_qsys:LPC\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "LPC_qsys/synthesis/submodules/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578480103 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPC_qsys:LPC\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"LPC_qsys:LPC\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "LPC_qsys/synthesis/submodules/altera_jtag_streaming.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436578480109 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPC_qsys:LPC\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"LPC_qsys:LPC\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578480109 ""}  } { { "LPC_qsys/synthesis/submodules/altera_jtag_streaming.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1436578480109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover LPC_qsys:LPC\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"LPC_qsys:LPC\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "LPC_qsys/synthesis/submodules/altera_jtag_streaming.v" "idle_remover" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_jtag_streaming.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578480112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter LPC_qsys:LPC\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"LPC_qsys:LPC\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "LPC_qsys/synthesis/submodules/altera_jtag_streaming.v" "idle_inserter" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_jtag_streaming.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578480119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser LPC_qsys:LPC\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"LPC_qsys:LPC\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "LPC_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" "sink_crosser" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578480128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base LPC_qsys:LPC\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"LPC_qsys:LPC\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "LPC_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578480143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser LPC_qsys:LPC\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"LPC_qsys:LPC\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "LPC_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" "source_crosser" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578480154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser LPC_qsys:LPC\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"LPC_qsys:LPC\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "LPC_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" "crosser" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578480164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_JTAG_master_timing_adt LPC_qsys:LPC\|LPC_qsys_JTAG_master:jtag_master\|LPC_qsys_JTAG_master_timing_adt:timing_adt " "Elaborating entity \"LPC_qsys_JTAG_master_timing_adt\" for hierarchy \"LPC_qsys:LPC\|LPC_qsys_JTAG_master:jtag_master\|LPC_qsys_JTAG_master_timing_adt:timing_adt\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master.v" "timing_adt" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578480178 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready LPC_qsys_JTAG_master_timing_adt.sv(82) " "Verilog HDL or VHDL warning at LPC_qsys_JTAG_master_timing_adt.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master_timing_adt.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master_timing_adt.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1436578480178 "|LinearPrediction|LPC_qsys:LPC|LPC_qsys_JTAG_master:jtag_master|LPC_qsys_JTAG_master_timing_adt:timing_adt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo LPC_qsys:LPC\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"LPC_qsys:LPC\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_sc_fifo:fifo\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master.v" "fifo" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578480184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets LPC_qsys:LPC\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"LPC_qsys:LPC\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master.v" "b2p" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578480233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes LPC_qsys:LPC\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"LPC_qsys:LPC\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master.v" "p2b" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578480250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master LPC_qsys:LPC\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"LPC_qsys:LPC\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_packets_to_master:transacto\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master.v" "transacto" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578480273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master LPC_qsys:LPC\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"LPC_qsys:LPC\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "LPC_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578480288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_JTAG_master_b2p_adapter LPC_qsys:LPC\|LPC_qsys_JTAG_master:jtag_master\|LPC_qsys_JTAG_master_b2p_adapter:b2p_adapter " "Elaborating entity \"LPC_qsys_JTAG_master_b2p_adapter\" for hierarchy \"LPC_qsys:LPC\|LPC_qsys_JTAG_master:jtag_master\|LPC_qsys_JTAG_master_b2p_adapter:b2p_adapter\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master.v" "b2p_adapter" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578480443 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel LPC_qsys_JTAG_master_b2p_adapter.sv(78) " "Verilog HDL or VHDL warning at LPC_qsys_JTAG_master_b2p_adapter.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master_b2p_adapter.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master_b2p_adapter.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1436578480444 "|LinearPrediction|LPC_qsys:LPC|LPC_qsys_JTAG_master:jtag_master|LPC_qsys_JTAG_master_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 LPC_qsys_JTAG_master_b2p_adapter.sv(90) " "Verilog HDL assignment warning at LPC_qsys_JTAG_master_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master_b2p_adapter.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master_b2p_adapter.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1436578480444 "|LinearPrediction|LPC_qsys:LPC|LPC_qsys_JTAG_master:jtag_master|LPC_qsys_JTAG_master_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_JTAG_master_p2b_adapter LPC_qsys:LPC\|LPC_qsys_JTAG_master:jtag_master\|LPC_qsys_JTAG_master_p2b_adapter:p2b_adapter " "Elaborating entity \"LPC_qsys_JTAG_master_p2b_adapter\" for hierarchy \"LPC_qsys:LPC\|LPC_qsys_JTAG_master:jtag_master\|LPC_qsys_JTAG_master_p2b_adapter:p2b_adapter\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master.v" "p2b_adapter" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578480452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller LPC_qsys:LPC\|LPC_qsys_JTAG_master:jtag_master\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"LPC_qsys:LPC\|LPC_qsys_JTAG_master:jtag_master\|altera_reset_controller:rst_controller\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master.v" "rst_controller" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578480461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer LPC_qsys:LPC\|LPC_qsys_JTAG_master:jtag_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"LPC_qsys:LPC\|LPC_qsys_JTAG_master:jtag_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "LPC_qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578480476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer LPC_qsys:LPC\|LPC_qsys_JTAG_master:jtag_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"LPC_qsys:LPC\|LPC_qsys_JTAG_master:jtag_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "LPC_qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578480487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPCdec LPC_qsys:LPC\|LPCdec:lpcdec_0 " "Elaborating entity \"LPCdec\" for hierarchy \"LPC_qsys:LPC\|LPCdec:lpcdec_0\"" {  } { { "LPC_qsys/synthesis/LPC_qsys.v" "lpcdec_0" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/LPC_qsys.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578480498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthfilt LPC_qsys:LPC\|LPCdec:lpcdec_0\|synthfilt:synthfilt " "Elaborating entity \"synthfilt\" for hierarchy \"LPC_qsys:LPC\|LPCdec:lpcdec_0\|synthfilt:synthfilt\"" {  } { { "LPC_qsys/synthesis/submodules/LPCdec.v" "synthfilt" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPCdec.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578480520 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 synthfilt.v(76) " "Verilog HDL assignment warning at synthfilt.v(76): truncated value with size 32 to match size of target (16)" {  } { { "verilog/LinearPrediction/synthfilt.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/verilog/LinearPrediction/synthfilt.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1436578480530 "|LinearPrediction|LPC_qsys:LPC|LPCdec:lpcdec_0|synthfilt:synthfilt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulsegen LPC_qsys:LPC\|LPCdec:lpcdec_0\|pulsegen:pulsegen " "Elaborating entity \"pulsegen\" for hierarchy \"LPC_qsys:LPC\|LPCdec:lpcdec_0\|pulsegen:pulsegen\"" {  } { { "LPC_qsys/synthesis/submodules/LPCdec.v" "pulsegen" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPCdec.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578480727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR LPC_qsys:LPC\|LPCdec:lpcdec_0\|LFSR:LFSR " "Elaborating entity \"LFSR\" for hierarchy \"LPC_qsys:LPC\|LPCdec:lpcdec_0\|LFSR:LFSR\"" {  } { { "LPC_qsys/synthesis/submodules/LPCdec.v" "LFSR" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPCdec.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578480741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPCenc LPC_qsys:LPC\|LPCenc:lpcenc_0 " "Elaborating entity \"LPCenc\" for hierarchy \"LPC_qsys:LPC\|LPCenc:lpcenc_0\"" {  } { { "LPC_qsys/synthesis/LPC_qsys.v" "lpcenc_0" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/LPC_qsys.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578480752 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_null LPCenc.v(43) " "Verilog HDL or VHDL warning at LPCenc.v(43): object \"mem_null\" assigned a value but never read" {  } { { "LPC_qsys/synthesis/submodules/LPCenc.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPCenc.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1436578480755 "|LinearPrediction|LPC_qsys:LPC|LPCenc:lpcenc_0"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "LPCenc.v(166) " "Verilog HDL Case Statement warning at LPCenc.v(166): case item expression never matches the case expression" {  } { { "LPC_qsys/synthesis/submodules/LPCenc.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPCenc.v" 166 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1436578480761 "|LinearPrediction|LPC_qsys:LPC|LPCenc:lpcenc_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 LPCenc.v(185) " "Verilog HDL assignment warning at LPCenc.v(185): truncated value with size 16 to match size of target (8)" {  } { { "LPC_qsys/synthesis/submodules/LPCenc.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPCenc.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1436578480763 "|LinearPrediction|LPC_qsys:LPC|LPCenc:lpcenc_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 LPCenc.v(190) " "Verilog HDL assignment warning at LPCenc.v(190): truncated value with size 16 to match size of target (8)" {  } { { "LPC_qsys/synthesis/submodules/LPCenc.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPCenc.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1436578480763 "|LinearPrediction|LPC_qsys:LPC|LPCenc:lpcenc_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 LPCenc.v(192) " "Verilog HDL assignment warning at LPCenc.v(192): truncated value with size 32 to match size of target (8)" {  } { { "LPC_qsys/synthesis/submodules/LPCenc.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPCenc.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1436578480763 "|LinearPrediction|LPC_qsys:LPC|LPCenc:lpcenc_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 LPCenc.v(200) " "Verilog HDL assignment warning at LPCenc.v(200): truncated value with size 32 to match size of target (8)" {  } { { "LPC_qsys/synthesis/submodules/LPCenc.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPCenc.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1436578480764 "|LinearPrediction|LPC_qsys:LPC|LPCenc:lpcenc_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 LPCenc.v(202) " "Verilog HDL assignment warning at LPCenc.v(202): truncated value with size 16 to match size of target (8)" {  } { { "LPC_qsys/synthesis/submodules/LPCenc.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPCenc.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1436578480764 "|LinearPrediction|LPC_qsys:LPC|LPCenc:lpcenc_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "correlation LPC_qsys:LPC\|LPCenc:lpcenc_0\|correlation:corr " "Elaborating entity \"correlation\" for hierarchy \"LPC_qsys:LPC\|LPCenc:lpcenc_0\|correlation:corr\"" {  } { { "LPC_qsys/synthesis/submodules/LPCenc.v" "corr" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPCenc.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578480831 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 16 correlation.v(116) " "Verilog HDL assignment warning at correlation.v(116): truncated value with size 48 to match size of target (16)" {  } { { "verilog/LinearPrediction/correlation.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/verilog/LinearPrediction/correlation.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1436578480843 "|LinearPrediction|LPC_qsys:LPC|LPCenc:lpcenc_0|correlation:corr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 16 correlation.v(117) " "Verilog HDL assignment warning at correlation.v(117): truncated value with size 48 to match size of target (16)" {  } { { "verilog/LinearPrediction/correlation.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/verilog/LinearPrediction/correlation.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1436578480843 "|LinearPrediction|LPC_qsys:LPC|LPCenc:lpcenc_0|correlation:corr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 16 correlation.v(118) " "Verilog HDL assignment warning at correlation.v(118): truncated value with size 48 to match size of target (16)" {  } { { "verilog/LinearPrediction/correlation.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/verilog/LinearPrediction/correlation.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1436578480843 "|LinearPrediction|LPC_qsys:LPC|LPCenc:lpcenc_0|correlation:corr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 16 correlation.v(119) " "Verilog HDL assignment warning at correlation.v(119): truncated value with size 48 to match size of target (16)" {  } { { "verilog/LinearPrediction/correlation.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/verilog/LinearPrediction/correlation.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1436578480843 "|LinearPrediction|LPC_qsys:LPC|LPCenc:lpcenc_0|correlation:corr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 16 correlation.v(120) " "Verilog HDL assignment warning at correlation.v(120): truncated value with size 48 to match size of target (16)" {  } { { "verilog/LinearPrediction/correlation.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/verilog/LinearPrediction/correlation.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1436578480844 "|LinearPrediction|LPC_qsys:LPC|LPCenc:lpcenc_0|correlation:corr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 16 correlation.v(121) " "Verilog HDL assignment warning at correlation.v(121): truncated value with size 48 to match size of target (16)" {  } { { "verilog/LinearPrediction/correlation.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/verilog/LinearPrediction/correlation.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1436578480844 "|LinearPrediction|LPC_qsys:LPC|LPCenc:lpcenc_0|correlation:corr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 16 correlation.v(122) " "Verilog HDL assignment warning at correlation.v(122): truncated value with size 48 to match size of target (16)" {  } { { "verilog/LinearPrediction/correlation.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/verilog/LinearPrediction/correlation.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1436578480844 "|LinearPrediction|LPC_qsys:LPC|LPCenc:lpcenc_0|correlation:corr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 16 correlation.v(123) " "Verilog HDL assignment warning at correlation.v(123): truncated value with size 48 to match size of target (16)" {  } { { "verilog/LinearPrediction/correlation.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/verilog/LinearPrediction/correlation.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1436578480844 "|LinearPrediction|LPC_qsys:LPC|LPCenc:lpcenc_0|correlation:corr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 16 correlation.v(124) " "Verilog HDL assignment warning at correlation.v(124): truncated value with size 48 to match size of target (16)" {  } { { "verilog/LinearPrediction/correlation.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/verilog/LinearPrediction/correlation.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1436578480844 "|LinearPrediction|LPC_qsys:LPC|LPCenc:lpcenc_0|correlation:corr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 16 correlation.v(125) " "Verilog HDL assignment warning at correlation.v(125): truncated value with size 48 to match size of target (16)" {  } { { "verilog/LinearPrediction/correlation.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/verilog/LinearPrediction/correlation.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1436578480845 "|LinearPrediction|LPC_qsys:LPC|LPCenc:lpcenc_0|correlation:corr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 16 correlation.v(126) " "Verilog HDL assignment warning at correlation.v(126): truncated value with size 48 to match size of target (16)" {  } { { "verilog/LinearPrediction/correlation.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/verilog/LinearPrediction/correlation.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1436578480845 "|LinearPrediction|LPC_qsys:LPC|LPCenc:lpcenc_0|correlation:corr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 correlation.v(143) " "Verilog HDL assignment warning at correlation.v(143): truncated value with size 16 to match size of target (1)" {  } { { "verilog/LinearPrediction/correlation.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/verilog/LinearPrediction/correlation.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1436578480845 "|LinearPrediction|LPC_qsys:LPC|LPCenc:lpcenc_0|correlation:corr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LDR LPC_qsys:LPC\|LPCenc:lpcenc_0\|LDR:LDR " "Elaborating entity \"LDR\" for hierarchy \"LPC_qsys:LPC\|LPCenc:lpcenc_0\|LDR:LDR\"" {  } { { "LPC_qsys/synthesis/submodules/LPCenc.v" "LDR" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPCenc.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578481125 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "LDR.v(233) " "Verilog HDL Case Statement information at LDR.v(233): all case item expressions in this case statement are onehot" {  } { { "verilog/LinearPrediction/LDR.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/verilog/LinearPrediction/LDR.v" 233 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1436578481148 "|LinearPrediction|LPC_qsys:LPC|LPCenc:lpcenc_0|LDR:LDR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 LDR.v(897) " "Verilog HDL assignment warning at LDR.v(897): truncated value with size 32 to match size of target (16)" {  } { { "verilog/LinearPrediction/LDR.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/verilog/LinearPrediction/LDR.v" 897 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1436578481161 "|LinearPrediction|LPC_qsys:LPC|LPCenc:lpcenc_0|LDR:LDR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 LDR.v(1591) " "Verilog HDL assignment warning at LDR.v(1591): truncated value with size 32 to match size of target (16)" {  } { { "verilog/LinearPrediction/LDR.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/verilog/LinearPrediction/LDR.v" 1591 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1436578481169 "|LinearPrediction|LPC_qsys:LPC|LPCenc:lpcenc_0|LDR:LDR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divide LPC_qsys:LPC\|LPCenc:lpcenc_0\|LDR:LDR\|divide:div " "Elaborating entity \"divide\" for hierarchy \"LPC_qsys:LPC\|LPCenc:lpcenc_0\|LDR:LDR\|divide:div\"" {  } { { "verilog/LinearPrediction/LDR.v" "div" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/verilog/LinearPrediction/LDR.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578483468 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 divide.v(99) " "Verilog HDL assignment warning at divide.v(99): truncated value with size 32 to match size of target (1)" {  } { { "verilog/LinearPrediction/divide.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/verilog/LinearPrediction/divide.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1436578483472 "|LinearPrediction|LPC_qsys:LPC|LPCenc:lpcenc_0|LDR:LDR|divide:div"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divide_stage LPC_qsys:LPC\|LPCenc:lpcenc_0\|LDR:LDR\|divide:div\|divide_stage:div " "Elaborating entity \"divide_stage\" for hierarchy \"LPC_qsys:LPC\|LPCenc:lpcenc_0\|LDR:LDR\|divide:div\|divide_stage:div\"" {  } { { "verilog/LinearPrediction/divide.v" "div" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/verilog/LinearPrediction/divide.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578483506 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "v4 divide_stage.v(26) " "Verilog HDL warning at divide_stage.v(26): object v4 used but never assigned" {  } { { "verilog/LinearPrediction/divide_stage.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/verilog/LinearPrediction/divide_stage.v" 26 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1436578483508 "|LinearPrediction|LPC_qsys:LPC|LPCenc:lpcenc_0|LDR:LDR|divide:div|divide_stage:div"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 divide_stage.v(118) " "Verilog HDL assignment warning at divide_stage.v(118): truncated value with size 32 to match size of target (5)" {  } { { "verilog/LinearPrediction/divide_stage.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/verilog/LinearPrediction/divide_stage.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1436578483511 "|LinearPrediction|LPC_qsys:LPC|LPCenc:lpcenc_0|LDR:LDR|divide:div|divide_stage:div"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "v4 0 divide_stage.v(26) " "Net \"v4\" at divide_stage.v(26) has no driver or initial value, using a default initial value '0'" {  } { { "verilog/LinearPrediction/divide_stage.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/verilog/LinearPrediction/divide_stage.v" 26 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1436578483521 "|LinearPrediction|LPC_qsys:LPC|LPCenc:lpcenc_0|LDR:LDR|divide:div|divide_stage:div"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NumDen LPC_qsys:LPC\|LPCenc:lpcenc_0\|LDR:LDR\|NumDen:numden " "Elaborating entity \"NumDen\" for hierarchy \"LPC_qsys:LPC\|LPCenc:lpcenc_0\|LDR:LDR\|NumDen:numden\"" {  } { { "verilog/LinearPrediction/LDR.v" "numden" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/verilog/LinearPrediction/LDR.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578483596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reflect_coeff LPC_qsys:LPC\|LPCenc:lpcenc_0\|LDR:LDR\|reflect_coeff:rc " "Elaborating entity \"reflect_coeff\" for hierarchy \"LPC_qsys:LPC\|LPCenc:lpcenc_0\|LDR:LDR\|reflect_coeff:rc\"" {  } { { "verilog/LinearPrediction/LDR.v" "rc" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/verilog/LinearPrediction/LDR.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578483628 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 reflect_coeff.v(27) " "Verilog HDL assignment warning at reflect_coeff.v(27): truncated value with size 32 to match size of target (16)" {  } { { "verilog/LinearPrediction/reflect_coeff.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/verilog/LinearPrediction/reflect_coeff.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1436578483629 "|LinearPrediction|LPC_qsys:LPC|LPCenc:lpcenc_0|LDR:LDR|reflect_coeff:rc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 reflect_coeff.v(40) " "Verilog HDL assignment warning at reflect_coeff.v(40): truncated value with size 32 to match size of target (16)" {  } { { "verilog/LinearPrediction/reflect_coeff.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/verilog/LinearPrediction/reflect_coeff.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1436578483630 "|LinearPrediction|LPC_qsys:LPC|LPCenc:lpcenc_0|LDR:LDR|reflect_coeff:rc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coeff_update LPC_qsys:LPC\|LPCenc:lpcenc_0\|LDR:LDR\|coeff_update:cu " "Elaborating entity \"coeff_update\" for hierarchy \"LPC_qsys:LPC\|LPCenc:lpcenc_0\|LDR:LDR\|coeff_update:cu\"" {  } { { "verilog/LinearPrediction/LDR.v" "cu" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/verilog/LinearPrediction/LDR.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578483645 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 coeff_update.v(213) " "Verilog HDL assignment warning at coeff_update.v(213): truncated value with size 32 to match size of target (16)" {  } { { "verilog/LinearPrediction/coeff_update.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/verilog/LinearPrediction/coeff_update.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1436578483654 "|LinearPrediction|LPC_qsys:LPC|LPCenc:lpcenc_0|LDR:LDR|coeff_update:cu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 coeff_update.v(214) " "Verilog HDL assignment warning at coeff_update.v(214): truncated value with size 32 to match size of target (16)" {  } { { "verilog/LinearPrediction/coeff_update.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/verilog/LinearPrediction/coeff_update.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1436578483654 "|LinearPrediction|LPC_qsys:LPC|LPCenc:lpcenc_0|LDR:LDR|coeff_update:cu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 coeff_update.v(215) " "Verilog HDL assignment warning at coeff_update.v(215): truncated value with size 32 to match size of target (16)" {  } { { "verilog/LinearPrediction/coeff_update.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/verilog/LinearPrediction/coeff_update.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1436578483654 "|LinearPrediction|LPC_qsys:LPC|LPCenc:lpcenc_0|LDR:LDR|coeff_update:cu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 coeff_update.v(216) " "Verilog HDL assignment warning at coeff_update.v(216): truncated value with size 32 to match size of target (16)" {  } { { "verilog/LinearPrediction/coeff_update.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/verilog/LinearPrediction/coeff_update.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1436578483654 "|LinearPrediction|LPC_qsys:LPC|LPCenc:lpcenc_0|LDR:LDR|coeff_update:cu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 coeff_update.v(217) " "Verilog HDL assignment warning at coeff_update.v(217): truncated value with size 32 to match size of target (16)" {  } { { "verilog/LinearPrediction/coeff_update.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/verilog/LinearPrediction/coeff_update.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1436578483654 "|LinearPrediction|LPC_qsys:LPC|LPCenc:lpcenc_0|LDR:LDR|coeff_update:cu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 coeff_update.v(218) " "Verilog HDL assignment warning at coeff_update.v(218): truncated value with size 32 to match size of target (16)" {  } { { "verilog/LinearPrediction/coeff_update.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/verilog/LinearPrediction/coeff_update.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1436578483655 "|LinearPrediction|LPC_qsys:LPC|LPCenc:lpcenc_0|LDR:LDR|coeff_update:cu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 coeff_update.v(219) " "Verilog HDL assignment warning at coeff_update.v(219): truncated value with size 32 to match size of target (16)" {  } { { "verilog/LinearPrediction/coeff_update.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/verilog/LinearPrediction/coeff_update.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1436578483655 "|LinearPrediction|LPC_qsys:LPC|LPCenc:lpcenc_0|LDR:LDR|coeff_update:cu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 coeff_update.v(220) " "Verilog HDL assignment warning at coeff_update.v(220): truncated value with size 32 to match size of target (16)" {  } { { "verilog/LinearPrediction/coeff_update.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/verilog/LinearPrediction/coeff_update.v" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1436578483655 "|LinearPrediction|LPC_qsys:LPC|LPCenc:lpcenc_0|LDR:LDR|coeff_update:cu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 coeff_update.v(221) " "Verilog HDL assignment warning at coeff_update.v(221): truncated value with size 32 to match size of target (16)" {  } { { "verilog/LinearPrediction/coeff_update.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/verilog/LinearPrediction/coeff_update.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1436578483655 "|LinearPrediction|LPC_qsys:LPC|LPCenc:lpcenc_0|LDR:LDR|coeff_update:cu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 coeff_update.v(222) " "Verilog HDL assignment warning at coeff_update.v(222): truncated value with size 32 to match size of target (16)" {  } { { "verilog/LinearPrediction/coeff_update.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/verilog/LinearPrediction/coeff_update.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1436578483655 "|LinearPrediction|LPC_qsys:LPC|LPCenc:lpcenc_0|LDR:LDR|coeff_update:cu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 coeff_update.v(223) " "Verilog HDL assignment warning at coeff_update.v(223): truncated value with size 32 to match size of target (16)" {  } { { "verilog/LinearPrediction/coeff_update.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/verilog/LinearPrediction/coeff_update.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1436578483656 "|LinearPrediction|LPC_qsys:LPC|LPCenc:lpcenc_0|LDR:LDR|coeff_update:cu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "peak_find LPC_qsys:LPC\|LPCenc:lpcenc_0\|peak_find:pk " "Elaborating entity \"peak_find\" for hierarchy \"LPC_qsys:LPC\|LPCenc:lpcenc_0\|peak_find:pk\"" {  } { { "LPC_qsys/synthesis/submodules/LPCenc.v" "pk" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPCenc.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578483929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dualportram LPC_qsys:LPC\|LPCenc:lpcenc_0\|dualportram:dualportram " "Elaborating entity \"dualportram\" for hierarchy \"LPC_qsys:LPC\|LPCenc:lpcenc_0\|dualportram:dualportram\"" {  } { { "LPC_qsys/synthesis/submodules/LPCenc.v" "dualportram" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPCenc.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578483935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_est LPC_qsys:LPC\|LPCenc:lpcenc_0\|freq_est:freq_est " "Elaborating entity \"freq_est\" for hierarchy \"LPC_qsys:LPC\|LPCenc:lpcenc_0\|freq_est:freq_est\"" {  } { { "LPC_qsys/synthesis/submodules/LPCenc.v" "freq_est" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPCenc.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578483950 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 freq_est.v(45) " "Verilog HDL assignment warning at freq_est.v(45): truncated value with size 32 to match size of target (16)" {  } { { "verilog/LinearPrediction/freq_est.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/verilog/LinearPrediction/freq_est.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1436578483951 "|LinearPrediction|LPC_qsys:LPC|LPCenc:lpcenc_0|freq_est:freq_est"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_master LPC_qsys:LPC\|read_master:ddr3_read_master " "Elaborating entity \"read_master\" for hierarchy \"LPC_qsys:LPC\|read_master:ddr3_read_master\"" {  } { { "LPC_qsys/synthesis/LPC_qsys.v" "ddr3_read_master" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/LPC_qsys.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578483965 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "null read_master.v(46) " "Verilog HDL or VHDL warning at read_master.v(46): object \"null\" assigned a value but never read" {  } { { "LPC_qsys/synthesis/submodules/read_master.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/read_master.v" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1436578483966 "|LinearPrediction|LPC_qsys:LPC|read_master:ddr3_read_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 read_master.v(59) " "Verilog HDL assignment warning at read_master.v(59): truncated value with size 32 to match size of target (1)" {  } { { "LPC_qsys/synthesis/submodules/read_master.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/read_master.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1436578483967 "|LinearPrediction|LPC_qsys:LPC|read_master:ddr3_read_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 read_master.v(61) " "Verilog HDL assignment warning at read_master.v(61): truncated value with size 32 to match size of target (1)" {  } { { "LPC_qsys/synthesis/submodules/read_master.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/read_master.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1436578483967 "|LinearPrediction|LPC_qsys:LPC|read_master:ddr3_read_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 read_master.v(67) " "Verilog HDL assignment warning at read_master.v(67): truncated value with size 32 to match size of target (16)" {  } { { "LPC_qsys/synthesis/submodules/read_master.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/read_master.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1436578483967 "|LinearPrediction|LPC_qsys:LPC|read_master:ddr3_read_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 read_master.v(71) " "Verilog HDL assignment warning at read_master.v(71): truncated value with size 32 to match size of target (16)" {  } { { "LPC_qsys/synthesis/submodules/read_master.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/read_master.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1436578483967 "|LinearPrediction|LPC_qsys:LPC|read_master:ddr3_read_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 read_master.v(78) " "Verilog HDL assignment warning at read_master.v(78): truncated value with size 32 to match size of target (16)" {  } { { "LPC_qsys/synthesis/submodules/read_master.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/read_master.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1436578483967 "|LinearPrediction|LPC_qsys:LPC|read_master:ddr3_read_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 read_master.v(79) " "Verilog HDL assignment warning at read_master.v(79): truncated value with size 32 to match size of target (16)" {  } { { "LPC_qsys/synthesis/submodules/read_master.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/read_master.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1436578483968 "|LinearPrediction|LPC_qsys:LPC|read_master:ddr3_read_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 read_master.v(80) " "Verilog HDL assignment warning at read_master.v(80): truncated value with size 32 to match size of target (16)" {  } { { "LPC_qsys/synthesis/submodules/read_master.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/read_master.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1436578483968 "|LinearPrediction|LPC_qsys:LPC|read_master:ddr3_read_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 read_master.v(81) " "Verilog HDL assignment warning at read_master.v(81): truncated value with size 32 to match size of target (16)" {  } { { "LPC_qsys/synthesis/submodules/read_master.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/read_master.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1436578483968 "|LinearPrediction|LPC_qsys:LPC|read_master:ddr3_read_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 read_master.v(84) " "Verilog HDL assignment warning at read_master.v(84): truncated value with size 32 to match size of target (16)" {  } { { "LPC_qsys/synthesis/submodules/read_master.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/read_master.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1436578483968 "|LinearPrediction|LPC_qsys:LPC|read_master:ddr3_read_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 read_master.v(87) " "Verilog HDL assignment warning at read_master.v(87): truncated value with size 32 to match size of target (16)" {  } { { "LPC_qsys/synthesis/submodules/read_master.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/read_master.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1436578483968 "|LinearPrediction|LPC_qsys:LPC|read_master:ddr3_read_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 read_master.v(140) " "Verilog HDL assignment warning at read_master.v(140): truncated value with size 32 to match size of target (16)" {  } { { "LPC_qsys/synthesis/submodules/read_master.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/read_master.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1436578483973 "|LinearPrediction|LPC_qsys:LPC|read_master:ddr3_read_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 read_master.v(154) " "Verilog HDL assignment warning at read_master.v(154): truncated value with size 32 to match size of target (16)" {  } { { "LPC_qsys/synthesis/submodules/read_master.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/read_master.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1436578483973 "|LinearPrediction|LPC_qsys:LPC|read_master:ddr3_read_master"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_master LPC_qsys:LPC\|write_master:ddr3_write_master " "Elaborating entity \"write_master\" for hierarchy \"LPC_qsys:LPC\|write_master:ddr3_write_master\"" {  } { { "LPC_qsys/synthesis/LPC_qsys.v" "ddr3_write_master" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/LPC_qsys.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484029 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tmp write_master.v(37) " "Verilog HDL or VHDL warning at write_master.v(37): object \"tmp\" assigned a value but never read" {  } { { "LPC_qsys/synthesis/submodules/write_master.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/write_master.v" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1436578484030 "|LinearPrediction|LPC_qsys:LPC|write_master:ddr3_write_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 write_master.v(48) " "Verilog HDL assignment warning at write_master.v(48): truncated value with size 32 to match size of target (1)" {  } { { "LPC_qsys/synthesis/submodules/write_master.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/write_master.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1436578484030 "|LinearPrediction|LPC_qsys:LPC|write_master:ddr3_write_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 write_master.v(50) " "Verilog HDL assignment warning at write_master.v(50): truncated value with size 32 to match size of target (1)" {  } { { "LPC_qsys/synthesis/submodules/write_master.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/write_master.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1436578484030 "|LinearPrediction|LPC_qsys:LPC|write_master:ddr3_write_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 write_master.v(73) " "Verilog HDL assignment warning at write_master.v(73): truncated value with size 32 to match size of target (16)" {  } { { "LPC_qsys/synthesis/submodules/write_master.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/write_master.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1436578484031 "|LinearPrediction|LPC_qsys:LPC|write_master:ddr3_write_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 write_master.v(80) " "Verilog HDL assignment warning at write_master.v(80): truncated value with size 32 to match size of target (16)" {  } { { "LPC_qsys/synthesis/submodules/write_master.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/write_master.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1436578484031 "|LinearPrediction|LPC_qsys:LPC|write_master:ddr3_write_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 write_master.v(81) " "Verilog HDL assignment warning at write_master.v(81): truncated value with size 32 to match size of target (16)" {  } { { "LPC_qsys/synthesis/submodules/write_master.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/write_master.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1436578484031 "|LinearPrediction|LPC_qsys:LPC|write_master:ddr3_write_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 write_master.v(82) " "Verilog HDL assignment warning at write_master.v(82): truncated value with size 32 to match size of target (16)" {  } { { "LPC_qsys/synthesis/submodules/write_master.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/write_master.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1436578484032 "|LinearPrediction|LPC_qsys:LPC|write_master:ddr3_write_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 write_master.v(83) " "Verilog HDL assignment warning at write_master.v(83): truncated value with size 32 to match size of target (16)" {  } { { "LPC_qsys/synthesis/submodules/write_master.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/write_master.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1436578484032 "|LinearPrediction|LPC_qsys:LPC|write_master:ddr3_write_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 write_master.v(85) " "Verilog HDL assignment warning at write_master.v(85): truncated value with size 32 to match size of target (16)" {  } { { "LPC_qsys/synthesis/submodules/write_master.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/write_master.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1436578484032 "|LinearPrediction|LPC_qsys:LPC|write_master:ddr3_write_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 write_master.v(88) " "Verilog HDL assignment warning at write_master.v(88): truncated value with size 32 to match size of target (16)" {  } { { "LPC_qsys/synthesis/submodules/write_master.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/write_master.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1436578484032 "|LinearPrediction|LPC_qsys:LPC|write_master:ddr3_write_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 write_master.v(138) " "Verilog HDL assignment warning at write_master.v(138): truncated value with size 32 to match size of target (16)" {  } { { "LPC_qsys/synthesis/submodules/write_master.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/write_master.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1436578484036 "|LinearPrediction|LPC_qsys:LPC|write_master:ddr3_write_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 write_master.v(152) " "Verilog HDL assignment warning at write_master.v(152): truncated value with size 32 to match size of target (16)" {  } { { "LPC_qsys/synthesis/submodules/write_master.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/write_master.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1436578484037 "|LinearPrediction|LPC_qsys:LPC|write_master:ddr3_write_master"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_pll_0 LPC_qsys:LPC\|LPC_qsys_pll_0:pll_0 " "Elaborating entity \"LPC_qsys_pll_0\" for hierarchy \"LPC_qsys:LPC\|LPC_qsys_pll_0:pll_0\"" {  } { { "LPC_qsys/synthesis/LPC_qsys.v" "pll_0" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/LPC_qsys.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll LPC_qsys:LPC\|LPC_qsys_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"LPC_qsys:LPC\|LPC_qsys_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_pll_0.v" "altera_pll_i" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_pll_0.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484119 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1436578484143 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPC_qsys:LPC\|LPC_qsys_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"LPC_qsys:LPC\|LPC_qsys_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_pll_0.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_pll_0.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436578484164 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPC_qsys:LPC\|LPC_qsys_pll_0:pll_0\|altera_pll:altera_pll_i " "Instantiated megafunction \"LPC_qsys:LPC\|LPC_qsys_pll_0:pll_0\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier true " "Parameter \"fractional_vco_multiplier\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 0.800000 MHz " "Parameter \"output_clock_frequency0\" = \"0.800000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484167 ""}  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_pll_0.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_pll_0.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1436578484167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_read_memory LPC_qsys:LPC\|LPC_qsys_read_memory:read_memory " "Elaborating entity \"LPC_qsys_read_memory\" for hierarchy \"LPC_qsys:LPC\|LPC_qsys_read_memory:read_memory\"" {  } { { "LPC_qsys/synthesis/LPC_qsys.v" "read_memory" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/LPC_qsys.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LPC_qsys:LPC\|LPC_qsys_read_memory:read_memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"LPC_qsys:LPC\|LPC_qsys_read_memory:read_memory\|altsyncram:the_altsyncram\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_read_memory.v" "the_altsyncram" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_read_memory.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484307 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPC_qsys:LPC\|LPC_qsys_read_memory:read_memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"LPC_qsys:LPC\|LPC_qsys_read_memory:read_memory\|altsyncram:the_altsyncram\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_read_memory.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_read_memory.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436578484329 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPC_qsys:LPC\|LPC_qsys_read_memory:read_memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"LPC_qsys:LPC\|LPC_qsys_read_memory:read_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file LPC_qsys_read_memory.hex " "Parameter \"init_file\" = \"LPC_qsys_read_memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 8192 " "Parameter \"maximum_depth\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8192 " "Parameter \"numwords_b\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 2 " "Parameter \"width_byteena_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 2 " "Parameter \"width_byteena_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 13 " "Parameter \"widthad_b\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484330 ""}  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_read_memory.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_read_memory.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1436578484330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6d92.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6d92.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6d92 " "Found entity 1: altsyncram_6d92" {  } { { "db/altsyncram_6d92.tdf" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/db/altsyncram_6d92.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436578484402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436578484402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6d92 LPC_qsys:LPC\|LPC_qsys_read_memory:read_memory\|altsyncram:the_altsyncram\|altsyncram_6d92:auto_generated " "Elaborating entity \"altsyncram_6d92\" for hierarchy \"LPC_qsys:LPC\|LPC_qsys_read_memory:read_memory\|altsyncram:the_altsyncram\|altsyncram_6d92:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/eric/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_sink_ram LPC_qsys:LPC\|LPC_qsys_sink_ram:sink_ram " "Elaborating entity \"LPC_qsys_sink_ram\" for hierarchy \"LPC_qsys:LPC\|LPC_qsys_sink_ram:sink_ram\"" {  } { { "LPC_qsys/synthesis/LPC_qsys.v" "sink_ram" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/LPC_qsys.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LPC_qsys:LPC\|LPC_qsys_sink_ram:sink_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"LPC_qsys:LPC\|LPC_qsys_sink_ram:sink_ram\|altsyncram:the_altsyncram\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_sink_ram.v" "the_altsyncram" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_sink_ram.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484663 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPC_qsys:LPC\|LPC_qsys_sink_ram:sink_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"LPC_qsys:LPC\|LPC_qsys_sink_ram:sink_ram\|altsyncram:the_altsyncram\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_sink_ram.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_sink_ram.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436578484684 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPC_qsys:LPC\|LPC_qsys_sink_ram:sink_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"LPC_qsys:LPC\|LPC_qsys_sink_ram:sink_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file LPC_qsys_sink_ram.hex " "Parameter \"init_file\" = \"LPC_qsys_sink_ram.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 8192 " "Parameter \"maximum_depth\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8192 " "Parameter \"numwords_b\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 2 " "Parameter \"width_byteena_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 2 " "Parameter \"width_byteena_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 13 " "Parameter \"widthad_b\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484685 ""}  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_sink_ram.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_sink_ram.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1436578484685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6392.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6392.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6392 " "Found entity 1: altsyncram_6392" {  } { { "db/altsyncram_6392.tdf" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/db/altsyncram_6392.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436578484750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436578484750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6392 LPC_qsys:LPC\|LPC_qsys_sink_ram:sink_ram\|altsyncram:the_altsyncram\|altsyncram_6392:auto_generated " "Elaborating entity \"altsyncram_6392\" for hierarchy \"LPC_qsys:LPC\|LPC_qsys_sink_ram:sink_ram\|altsyncram:the_altsyncram\|altsyncram_6392:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/eric/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_mm_interconnect_0 LPC_qsys:LPC\|LPC_qsys_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"LPC_qsys_mm_interconnect_0\" for hierarchy \"LPC_qsys:LPC\|LPC_qsys_mm_interconnect_0:mm_interconnect_0\"" {  } { { "LPC_qsys/synthesis/LPC_qsys.v" "mm_interconnect_0" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/LPC_qsys.v" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578484993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator LPC_qsys:LPC\|LPC_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:ddr3_write_master_ddr3_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"LPC_qsys:LPC\|LPC_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:ddr3_write_master_ddr3_avalon_master_translator\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0.v" "ddr3_write_master_ddr3_avalon_master_translator" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578485008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator LPC_qsys:LPC\|LPC_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sink_ram_s2_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"LPC_qsys:LPC\|LPC_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sink_ram_s2_translator\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0.v" "sink_ram_s2_translator" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578485026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_mm_interconnect_1 LPC_qsys:LPC\|LPC_qsys_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"LPC_qsys_mm_interconnect_1\" for hierarchy \"LPC_qsys:LPC\|LPC_qsys_mm_interconnect_1:mm_interconnect_1\"" {  } { { "LPC_qsys/synthesis/LPC_qsys.v" "mm_interconnect_1" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/LPC_qsys.v" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578485045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator LPC_qsys:LPC\|LPC_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:ddr3_read_master_ddr3_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"LPC_qsys:LPC\|LPC_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:ddr3_read_master_ddr3_avalon_master_translator\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_1.v" "ddr3_read_master_ddr3_avalon_master_translator" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_1.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578485062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_mm_interconnect_2 LPC_qsys:LPC\|LPC_qsys_mm_interconnect_2:mm_interconnect_2 " "Elaborating entity \"LPC_qsys_mm_interconnect_2\" for hierarchy \"LPC_qsys:LPC\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\"" {  } { { "LPC_qsys/synthesis/LPC_qsys.v" "mm_interconnect_2" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/LPC_qsys.v" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578485079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator LPC_qsys:LPC\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:jtag_master_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"LPC_qsys:LPC\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:jtag_master_master_translator\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v" "jtag_master_master_translator" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v" 526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578485403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator LPC_qsys:LPC\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:lpcenc_0_avalon_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"LPC_qsys:LPC\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:lpcenc_0_avalon_control_slave_translator\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v" "lpcenc_0_avalon_control_slave_translator" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v" 590 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578485422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator LPC_qsys:LPC\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:ddr3_write_master_avalon_mm_control_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"LPC_qsys:LPC\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:ddr3_write_master_avalon_mm_control_translator\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v" "ddr3_write_master_avalon_mm_control_translator" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v" 654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578485444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator LPC_qsys:LPC\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:sink_ram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"LPC_qsys:LPC\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:sink_ram_s1_translator\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v" "sink_ram_s1_translator" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v" 782 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578485467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent LPC_qsys:LPC\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:jtag_master_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"LPC_qsys:LPC\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:jtag_master_master_agent\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v" "jtag_master_master_agent" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v" 927 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578485486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent LPC_qsys:LPC\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:lpcenc_0_avalon_control_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"LPC_qsys:LPC\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:lpcenc_0_avalon_control_slave_agent\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v" "lpcenc_0_avalon_control_slave_agent" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v" 1011 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578485515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor LPC_qsys:LPC\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:lpcenc_0_avalon_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"LPC_qsys:LPC\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:lpcenc_0_avalon_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "LPC_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578485543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo LPC_qsys:LPC\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:lpcenc_0_avalon_control_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"LPC_qsys:LPC\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:lpcenc_0_avalon_control_slave_agent_rsp_fifo\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v" "lpcenc_0_avalon_control_slave_agent_rsp_fifo" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v" 1052 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578485567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_mm_interconnect_2_router LPC_qsys:LPC\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|LPC_qsys_mm_interconnect_2_router:router " "Elaborating entity \"LPC_qsys_mm_interconnect_2_router\" for hierarchy \"LPC_qsys:LPC\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|LPC_qsys_mm_interconnect_2_router:router\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v" "router" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v" 1568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578485651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_mm_interconnect_2_router_default_decode LPC_qsys:LPC\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|LPC_qsys_mm_interconnect_2_router:router\|LPC_qsys_mm_interconnect_2_router_default_decode:the_default_decode " "Elaborating entity \"LPC_qsys_mm_interconnect_2_router_default_decode\" for hierarchy \"LPC_qsys:LPC\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|LPC_qsys_mm_interconnect_2_router:router\|LPC_qsys_mm_interconnect_2_router_default_decode:the_default_decode\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_router.sv" "the_default_decode" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_router.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578485680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_mm_interconnect_2_router_001 LPC_qsys:LPC\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|LPC_qsys_mm_interconnect_2_router_001:router_001 " "Elaborating entity \"LPC_qsys_mm_interconnect_2_router_001\" for hierarchy \"LPC_qsys:LPC\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|LPC_qsys_mm_interconnect_2_router_001:router_001\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v" "router_001" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v" 1584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578485685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_mm_interconnect_2_router_001_default_decode LPC_qsys:LPC\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|LPC_qsys_mm_interconnect_2_router_001:router_001\|LPC_qsys_mm_interconnect_2_router_001_default_decode:the_default_decode " "Elaborating entity \"LPC_qsys_mm_interconnect_2_router_001_default_decode\" for hierarchy \"LPC_qsys:LPC\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|LPC_qsys_mm_interconnect_2_router_001:router_001\|LPC_qsys_mm_interconnect_2_router_001_default_decode:the_default_decode\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_router_001.sv" "the_default_decode" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578485702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter LPC_qsys:LPC\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_traffic_limiter:jtag_master_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"LPC_qsys:LPC\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_traffic_limiter:jtag_master_master_limiter\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v" "jtag_master_master_limiter" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v" 1698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578485734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter LPC_qsys:LPC\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:lpcenc_0_avalon_control_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"LPC_qsys:LPC\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:lpcenc_0_avalon_control_slave_burst_adapter\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v" "lpcenc_0_avalon_control_slave_burst_adapter" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v" 1748 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578485771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only LPC_qsys:LPC\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:lpcenc_0_avalon_control_slave_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"LPC_qsys:LPC\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:lpcenc_0_avalon_control_slave_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "LPC_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578485788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_mm_interconnect_2_cmd_demux LPC_qsys:LPC\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|LPC_qsys_mm_interconnect_2_cmd_demux:cmd_demux " "Elaborating entity \"LPC_qsys_mm_interconnect_2_cmd_demux\" for hierarchy \"LPC_qsys:LPC\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|LPC_qsys_mm_interconnect_2_cmd_demux:cmd_demux\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v" "cmd_demux" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578485829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_mm_interconnect_2_cmd_mux LPC_qsys:LPC\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|LPC_qsys_mm_interconnect_2_cmd_mux:cmd_mux " "Elaborating entity \"LPC_qsys_mm_interconnect_2_cmd_mux\" for hierarchy \"LPC_qsys:LPC\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|LPC_qsys_mm_interconnect_2_cmd_mux:cmd_mux\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v" "cmd_mux" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v" 2006 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578485847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_mm_interconnect_2_rsp_demux LPC_qsys:LPC\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|LPC_qsys_mm_interconnect_2_rsp_demux:rsp_demux " "Elaborating entity \"LPC_qsys_mm_interconnect_2_rsp_demux\" for hierarchy \"LPC_qsys:LPC\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|LPC_qsys_mm_interconnect_2_rsp_demux:rsp_demux\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v" "rsp_demux" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v" 2091 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578485863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_mm_interconnect_2_rsp_mux LPC_qsys:LPC\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|LPC_qsys_mm_interconnect_2_rsp_mux:rsp_mux " "Elaborating entity \"LPC_qsys_mm_interconnect_2_rsp_mux\" for hierarchy \"LPC_qsys:LPC\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|LPC_qsys_mm_interconnect_2_rsp_mux:rsp_mux\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v" "rsp_mux" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v" 2200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578485878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator LPC_qsys:LPC\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|LPC_qsys_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"LPC_qsys:LPC\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|LPC_qsys_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_rsp_mux.sv" "arb" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_rsp_mux.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578485924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder LPC_qsys:LPC\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|LPC_qsys_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"LPC_qsys:LPC\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|LPC_qsys_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "LPC_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578485931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter LPC_qsys:LPC\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:lpcenc_0_avalon_control_slave_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"LPC_qsys:LPC\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:lpcenc_0_avalon_control_slave_rsp_width_adapter\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v" "lpcenc_0_avalon_control_slave_rsp_width_adapter" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v" 2266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578485938 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "LPC_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1436578485956 "|LinearPrediction|LPC_qsys:LPC|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:lpcenc_0_avalon_control_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "LPC_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1436578485958 "|LinearPrediction|LPC_qsys:LPC|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:lpcenc_0_avalon_control_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "LPC_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1436578485958 "|LinearPrediction|LPC_qsys:LPC|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:lpcenc_0_avalon_control_slave_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter LPC_qsys:LPC\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:lpcenc_0_avalon_control_slave_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"LPC_qsys:LPC\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:lpcenc_0_avalon_control_slave_cmd_width_adapter\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v" "lpcenc_0_avalon_control_slave_cmd_width_adapter" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v" 2596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578486060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_mm_interconnect_2_avalon_st_adapter LPC_qsys:LPC\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|LPC_qsys_mm_interconnect_2_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"LPC_qsys_mm_interconnect_2_avalon_st_adapter\" for hierarchy \"LPC_qsys:LPC\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|LPC_qsys_mm_interconnect_2_avalon_st_adapter:avalon_st_adapter\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v" "avalon_st_adapter" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v" 2889 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578486137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_mm_interconnect_2_avalon_st_adapter_error_adapter_0 LPC_qsys:LPC\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|LPC_qsys_mm_interconnect_2_avalon_st_adapter:avalon_st_adapter\|LPC_qsys_mm_interconnect_2_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"LPC_qsys_mm_interconnect_2_avalon_st_adapter_error_adapter_0\" for hierarchy \"LPC_qsys:LPC\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|LPC_qsys_mm_interconnect_2_avalon_st_adapter:avalon_st_adapter\|LPC_qsys_mm_interconnect_2_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_avalon_st_adapter.v" "error_adapter_0" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578486145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller LPC_qsys:LPC\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"LPC_qsys:LPC\|altera_reset_controller:rst_controller\"" {  } { { "LPC_qsys/synthesis/LPC_qsys.v" "rst_controller" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/LPC_qsys.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436578486168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_db84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_db84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_db84 " "Found entity 1: altsyncram_db84" {  } { { "db/altsyncram_db84.tdf" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/db/altsyncram_db84.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436578494032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436578494032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_dlc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_dlc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_dlc " "Found entity 1: mux_dlc" {  } { { "db/mux_dlc.tdf" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/db/mux_dlc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436578494659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436578494659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436578494755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436578494755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2bi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2bi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2bi " "Found entity 1: cntr_2bi" {  } { { "db/cntr_2bi.tdf" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/db/cntr_2bi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436578494903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436578494903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_h9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_h9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_h9c " "Found entity 1: cmpr_h9c" {  } { { "db/cmpr_h9c.tdf" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/db/cmpr_h9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436578494973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436578494973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_22j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_22j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_22j " "Found entity 1: cntr_22j" {  } { { "db/cntr_22j.tdf" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/db/cntr_22j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436578495065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436578495065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_19i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_19i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_19i " "Found entity 1: cntr_19i" {  } { { "db/cntr_19i.tdf" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/db/cntr_19i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436578495225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436578495225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/db/cmpr_d9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436578495294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436578495294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436578495377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436578495377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436578495441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436578495441 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436578496418 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1436578496734 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2015.07.10.18:35:07 Progress: Loading sld5a64d1e5/alt_sld_fab_wrapper_hw.tcl " "2015.07.10.18:35:07 Progress: Loading sld5a64d1e5/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1436578507248 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1436578512194 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1436578512630 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1436578513557 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1436578513580 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1436578513608 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1436578513666 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1436578513676 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1436578513677 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1436578514407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5a64d1e5/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5a64d1e5/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld5a64d1e5/alt_sld_fab.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/db/ip/sld5a64d1e5/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436578514566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436578514566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5a64d1e5/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5a64d1e5/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld5a64d1e5/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/db/ip/sld5a64d1e5/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436578514614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436578514614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5a64d1e5/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5a64d1e5/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld5a64d1e5/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/db/ip/sld5a64d1e5/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436578514616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436578514616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5a64d1e5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5a64d1e5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld5a64d1e5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/db/ip/sld5a64d1e5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436578514628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436578514628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5a64d1e5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld5a64d1e5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld5a64d1e5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/db/ip/sld5a64d1e5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 129 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436578514669 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld5a64d1e5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/db/ip/sld5a64d1e5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436578514669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436578514669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5a64d1e5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5a64d1e5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld5a64d1e5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/db/ip/sld5a64d1e5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436578514687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436578514687 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1436578517009 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/output_files/LinearPrediction.map.smsg " "Generated suppressed messages file /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/output_files/LinearPrediction.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1436578517423 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 77 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 77 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1638 " "Peak virtual memory: 1638 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1436578517549 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 10 18:35:17 2015 " "Processing ended: Fri Jul 10 18:35:17 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1436578517549 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:04 " "Elapsed time: 00:01:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1436578517549 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:07 " "Total CPU time (on all processors): 00:02:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1436578517549 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1436578517549 ""}
