Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri May 28 19:22:44 2021
| Host         : DESKTOP-RD2OQRJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file bd_DAW_wrapper_timing_summary_routed.rpt -pb bd_DAW_wrapper_timing_summary_routed.pb -rpx bd_DAW_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_DAW_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (7)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: btnD (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: btnU (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.151        0.000                      0                 2327        0.045        0.000                      0                 2283        0.977        0.000                       0                  1051  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                          ------------         ----------      --------------
sys_clock                      {0.000 5.000}        10.000          100.000         
  clk_out1_bd_DAW_clk_wiz_0_0  {0.000 7.826}        15.652          63.889          
  clk_out2_bd_DAW_clk_wiz_0_0  {0.000 1.957}        3.913           255.556         
  clkfbout_bd_DAW_clk_wiz_0_0  {0.000 15.000}       30.000          33.333          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                        3.000        0.000                       0                     1  
  clk_out1_bd_DAW_clk_wiz_0_0       11.681        0.000                      0                  525        0.045        0.000                      0                  525        6.846        0.000                       0                   277  
  clk_out2_bd_DAW_clk_wiz_0_0        0.151        0.000                      0                 1530        0.091        0.000                      0                 1530        0.977        0.000                       0                   770  
  clkfbout_bd_DAW_clk_wiz_0_0                                                                                                                                                   22.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_bd_DAW_clk_wiz_0_0  clk_out1_bd_DAW_clk_wiz_0_0        2.360        0.000                      0                   22                                                                        
clk_out1_bd_DAW_clk_wiz_0_0  clk_out2_bd_DAW_clk_wiz_0_0       14.199        0.000                      0                   22                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   ----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**            clk_out1_bd_DAW_clk_wiz_0_0  clk_out1_bd_DAW_clk_wiz_0_0       13.086        0.000                      0                   21        0.643        0.000                      0                   21  
**async_default**            clk_out2_bd_DAW_clk_wiz_0_0  clk_out2_bd_DAW_clk_wiz_0_0        0.483        0.000                      0                  207        0.449        0.000                      0                  207  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_bd_DAW_clk_wiz_0_0
  To Clock:  clk_out1_bd_DAW_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       11.681ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.846ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.681ns  (required time - arrival time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.652ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@15.652ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.951ns  (logic 0.898ns (22.729%)  route 3.053ns (77.271%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 13.573 - 15.652 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.553    -2.466    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X14Y62         FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y62         FDRE (Prop_fdre_C_Q)         0.478    -1.988 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/Q
                         net (fo=3, routed)           1.455    -0.533    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[1][7]
    SLICE_X12Y65         LUT6 (Prop_lut6_I1_O)        0.296    -0.237 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_out_bin[5]_INST_0/O
                         net (fo=6, routed)           1.598     1.361    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_out_bin[5]
    SLICE_X14Y63         LUT3 (Prop_lut3_I1_O)        0.124     1.485 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_out_bin[3]_INST_0/O
                         net (fo=1, routed)           0.000     1.485    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/D[3]
    SLICE_X14Y63         FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                     15.652    15.652 r  
    W5                                                0.000    15.652 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.652    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    17.040 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.221    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    10.472 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    12.048    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.139 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.435    13.573    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/wr_clk
    SLICE_X14Y63         FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[3]/C
                         clock pessimism             -0.413    13.160    
                         clock uncertainty           -0.074    13.087    
    SLICE_X14Y63         FDRE (Setup_fdre_C_D)        0.079    13.166    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[3]
  -------------------------------------------------------------------
                         required time                         13.166    
                         arrival time                          -1.485    
  -------------------------------------------------------------------
                         slack                                 11.681    

Slack (MET) :             11.690ns  (required time - arrival time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.652ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@15.652ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.942ns  (logic 0.898ns (22.781%)  route 3.044ns (77.219%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 13.573 - 15.652 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.553    -2.466    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X14Y62         FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y62         FDRE (Prop_fdre_C_Q)         0.478    -1.988 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/Q
                         net (fo=3, routed)           1.455    -0.533    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[1][7]
    SLICE_X12Y65         LUT6 (Prop_lut6_I1_O)        0.296    -0.237 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_out_bin[5]_INST_0/O
                         net (fo=6, routed)           1.589     1.352    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_out_bin[5]
    SLICE_X14Y63         LUT4 (Prop_lut4_I2_O)        0.124     1.476 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_out_bin[2]_INST_0/O
                         net (fo=1, routed)           0.000     1.476    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/D[2]
    SLICE_X14Y63         FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                     15.652    15.652 r  
    W5                                                0.000    15.652 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.652    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    17.040 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.221    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    10.472 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    12.048    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.139 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.435    13.573    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/wr_clk
    SLICE_X14Y63         FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[2]/C
                         clock pessimism             -0.413    13.160    
                         clock uncertainty           -0.074    13.087    
    SLICE_X14Y63         FDRE (Setup_fdre_C_D)        0.079    13.166    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[2]
  -------------------------------------------------------------------
                         required time                         13.166    
                         arrival time                          -1.476    
  -------------------------------------------------------------------
                         slack                                 11.690    

Slack (MET) :             11.867ns  (required time - arrival time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ram_empty_i_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.652ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@15.652ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.704ns  (logic 1.298ns (35.045%)  route 2.406ns (64.955%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.007ns = ( 13.645 - 15.652 ) 
    Source Clock Delay      (SCD):    -2.395ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.624    -2.395    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/rd_clk
    SLICE_X2Y59          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y59          FDRE (Prop_fdre_C_Q)         0.518    -1.877 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[1]/Q
                         net (fo=2, routed)           1.128    -0.749    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i[1]
    SLICE_X4Y58          LUT6 (Prop_lut6_I5_O)        0.124    -0.625 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/gen_pf_ic_rc.ram_empty_i_i_11/O
                         net (fo=1, routed)           0.000    -0.625    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/gen_pf_ic_rc.ram_empty_i_i_11_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.093 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/gen_pf_ic_rc.ram_empty_i_reg_i_3/CO[3]
                         net (fo=1, routed)           1.278     1.185    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/leaving_empty
    SLICE_X4Y56          LUT6 (Prop_lut6_I5_O)        0.124     1.309 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/gen_pf_ic_rc.ram_empty_i_i_1/O
                         net (fo=1, routed)           0.000     1.309    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/ram_empty_i0
    SLICE_X4Y56          FDSE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                     15.652    15.652 r  
    W5                                                0.000    15.652 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.652    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    17.040 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.221    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    10.472 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    12.048    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.139 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.507    13.645    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/rd_clk
    SLICE_X4Y56          FDSE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ram_empty_i_reg/C
                         clock pessimism             -0.427    13.218    
                         clock uncertainty           -0.074    13.145    
    SLICE_X4Y56          FDSE (Setup_fdse_C_D)        0.031    13.176    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         13.176    
                         arrival time                          -1.309    
  -------------------------------------------------------------------
                         slack                                 11.867    

Slack (MET) :             11.892ns  (required time - arrival time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.652ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@15.652ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.253ns  (logic 0.766ns (23.550%)  route 2.487ns (76.450%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.039ns = ( 13.613 - 15.652 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.626    -2.393    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X2Y55          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDRE (Prop_fdre_C_Q)         0.518    -1.875 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]/Q
                         net (fo=3, routed)           0.818    -1.057    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.curr_rrst_state[1]
    SLICE_X2Y55          LUT3 (Prop_lut3_I1_O)        0.124    -0.933 f  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_i_1/O
                         net (fo=2, routed)           0.884    -0.049    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/pwropt_1
    SLICE_X2Y56          LUT3 (Prop_lut3_I0_O)        0.124     0.075 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_REGCEB_cooolgate_en_gate_3/O
                         net (fo=1, routed)           0.785     0.860    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_REGCEB_cooolgate_en_sig_2
    RAMB18_X0Y25         RAMB18E1                                     r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                     15.652    15.652 r  
    W5                                                0.000    15.652 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.652    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    17.040 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.221    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    10.472 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    12.048    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.139 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.474    13.613    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB18_X0Y25         RAMB18E1                                     r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.427    13.186    
                         clock uncertainty           -0.074    13.112    
    RAMB18_X0Y25         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.360    12.752    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         12.752    
                         arrival time                          -0.860    
  -------------------------------------------------------------------
                         slack                                 11.892    

Slack (MET) :             11.965ns  (required time - arrival time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.652ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@15.652ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.664ns  (logic 0.898ns (24.506%)  route 2.766ns (75.494%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 13.573 - 15.652 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.553    -2.466    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X14Y62         FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y62         FDRE (Prop_fdre_C_Q)         0.478    -1.988 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/Q
                         net (fo=3, routed)           1.455    -0.533    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[1][7]
    SLICE_X12Y65         LUT6 (Prop_lut6_I1_O)        0.296    -0.237 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_out_bin[5]_INST_0/O
                         net (fo=6, routed)           1.311     1.075    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_out_bin[5]
    SLICE_X14Y63         LUT6 (Prop_lut6_I3_O)        0.124     1.199 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_out_bin[0]_INST_0/O
                         net (fo=1, routed)           0.000     1.199    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/D[0]
    SLICE_X14Y63         FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                     15.652    15.652 r  
    W5                                                0.000    15.652 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.652    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    17.040 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.221    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    10.472 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    12.048    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.139 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.435    13.573    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/wr_clk
    SLICE_X14Y63         FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[0]/C
                         clock pessimism             -0.413    13.160    
                         clock uncertainty           -0.074    13.087    
    SLICE_X14Y63         FDRE (Setup_fdre_C_D)        0.077    13.164    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[0]
  -------------------------------------------------------------------
                         required time                         13.164    
                         arrival time                          -1.199    
  -------------------------------------------------------------------
                         slack                                 11.965    

Slack (MET) :             12.042ns  (required time - arrival time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/tx_baud_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_tx_data_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.652ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@15.652ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.569ns  (logic 1.074ns (30.093%)  route 2.495ns (69.907%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.010ns = ( 13.642 - 15.652 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.621    -2.398    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/clk_uart
    SLICE_X0Y64          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/tx_baud_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.419    -1.979 r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/tx_baud_tick_reg/Q
                         net (fo=9, routed)           1.365    -0.614    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/tx_baud_tick__0
    SLICE_X1Y64          LUT3 (Prop_lut3_I1_O)        0.323    -0.291 r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_tx_data_i_2/O
                         net (fo=1, routed)           1.130     0.839    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_tx_data_i_2_n_0
    SLICE_X0Y64          LUT6 (Prop_lut6_I1_O)        0.332     1.171 r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_tx_data_i_1/O
                         net (fo=1, routed)           0.000     1.171    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_tx_data_i_1_n_0
    SLICE_X0Y64          FDSE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_tx_data_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                     15.652    15.652 r  
    W5                                                0.000    15.652 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.652    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    17.040 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.221    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    10.472 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    12.048    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.139 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.504    13.642    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/clk_uart
    SLICE_X0Y64          FDSE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_tx_data_reg/C
                         clock pessimism             -0.388    13.254    
                         clock uncertainty           -0.074    13.181    
    SLICE_X0Y64          FDSE (Setup_fdse_C_D)        0.032    13.213    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_tx_data_reg
  -------------------------------------------------------------------
                         required time                         13.213    
                         arrival time                          -1.171    
  -------------------------------------------------------------------
                         slack                                 12.042    

Slack (MET) :             12.047ns  (required time - arrival time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.652ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@15.652ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.587ns  (logic 0.898ns (25.035%)  route 2.689ns (74.965%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 13.573 - 15.652 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.553    -2.466    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X14Y62         FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y62         FDRE (Prop_fdre_C_Q)         0.478    -1.988 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/Q
                         net (fo=3, routed)           1.455    -0.533    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[1][7]
    SLICE_X12Y65         LUT6 (Prop_lut6_I1_O)        0.296    -0.237 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_out_bin[5]_INST_0/O
                         net (fo=6, routed)           1.234     0.997    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_out_bin[5]
    SLICE_X14Y63         LUT5 (Prop_lut5_I2_O)        0.124     1.121 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_out_bin[1]_INST_0/O
                         net (fo=1, routed)           0.000     1.121    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/D[1]
    SLICE_X14Y63         FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                     15.652    15.652 r  
    W5                                                0.000    15.652 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.652    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    17.040 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.221    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    10.472 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    12.048    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.139 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.435    13.573    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/wr_clk
    SLICE_X14Y63         FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[1]/C
                         clock pessimism             -0.413    13.160    
                         clock uncertainty           -0.074    13.087    
    SLICE_X14Y63         FDRE (Setup_fdre_C_D)        0.081    13.168    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[1]
  -------------------------------------------------------------------
                         required time                         13.168    
                         arrival time                          -1.121    
  -------------------------------------------------------------------
                         slack                                 12.047    

Slack (MET) :             12.184ns  (required time - arrival time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.652ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@15.652ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.396ns  (logic 1.279ns (37.660%)  route 2.117ns (62.340%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 13.571 - 15.652 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.552    -2.467    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/wr_clk
    SLICE_X14Y63         FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y63         FDRE (Prop_fdre_C_Q)         0.518    -1.949 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[2]/Q
                         net (fo=2, routed)           1.238    -0.711    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg_n_0_[2]
    SLICE_X14Y65         LUT6 (Prop_lut6_I3_O)        0.124    -0.587 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_11/O
                         net (fo=1, routed)           0.000    -0.587    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_11_n_0
    SLICE_X14Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.074 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_i_3/CO[3]
                         net (fo=1, routed)           0.879     0.805    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/leaving_full
    SLICE_X15Y66         LUT5 (Prop_lut5_I4_O)        0.124     0.929 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_1/O
                         net (fo=1, routed)           0.000     0.929    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/ram_full_i0
    SLICE_X15Y66         FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                     15.652    15.652 r  
    W5                                                0.000    15.652 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.652    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    17.040 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.221    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    10.472 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    12.048    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.139 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.433    13.571    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/wr_clk
    SLICE_X15Y66         FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg/C
                         clock pessimism             -0.413    13.158    
                         clock uncertainty           -0.074    13.085    
    SLICE_X15Y66         FDRE (Setup_fdre_C_D)        0.029    13.114    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         13.114    
                         arrival time                          -0.929    
  -------------------------------------------------------------------
                         slack                                 12.184    

Slack (MET) :             12.279ns  (required time - arrival time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.652ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@15.652ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.770ns  (logic 0.580ns (20.940%)  route 2.190ns (79.060%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.041ns = ( 13.611 - 15.652 ) 
    Source Clock Delay      (SCD):    -2.471ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.548    -2.471    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X15Y67         FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y67         FDRE (Prop_fdre_C_Q)         0.456    -2.015 f  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=52, routed)          0.933    -1.081    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X12Y65         LUT4 (Prop_lut4_I2_O)        0.124    -0.957 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=36, routed)          1.256     0.299    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena
    RAMB18_X0Y26         RAMB18E1                                     r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                     15.652    15.652 r  
    W5                                                0.000    15.652 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.652    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    17.040 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.221    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    10.472 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    12.048    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.139 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.472    13.611    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X0Y26         RAMB18E1                                     r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism             -0.427    13.184    
                         clock uncertainty           -0.074    13.110    
    RAMB18_X0Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    12.578    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         12.578    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                 12.279    

Slack (MET) :             12.403ns  (required time - arrival time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.652ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@15.652ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.445ns  (logic 0.671ns (27.447%)  route 1.774ns (72.553%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.085ns = ( 13.567 - 15.652 ) 
    Source Clock Delay      (SCD):    -2.474ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.545    -2.474    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X14Y69         FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y69         FDRE (Prop_fdre_C_Q)         0.518    -1.956 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]/Q
                         net (fo=6, routed)           0.891    -1.065    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]
    SLICE_X14Y69         LUT5 (Prop_lut5_I4_O)        0.153    -0.912 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_/O
                         net (fo=5, routed)           0.883    -0.029    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0
    SLICE_X14Y69         FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                     15.652    15.652 r  
    W5                                                0.000    15.652 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.652    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    17.040 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.221    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    10.472 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    12.048    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.139 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.429    13.567    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X14Y69         FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]/C
                         clock pessimism             -0.389    13.178    
                         clock uncertainty           -0.074    13.105    
    SLICE_X14Y69         FDRE (Setup_fdre_C_R)       -0.731    12.374    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]
  -------------------------------------------------------------------
                         required time                         12.374    
                         arrival time                           0.029    
  -------------------------------------------------------------------
                         slack                                 12.403    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.164ns (39.301%)  route 0.253ns (60.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.557    -0.572    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X14Y68         FDCE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y68         FDCE (Prop_fdce_C_Q)         0.164    -0.408 r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[1]/Q
                         net (fo=1, routed)           0.253    -0.155    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[1]
    RAMB18_X0Y26         RAMB18E1                                     r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.867    -0.301    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X0Y26         RAMB18E1                                     r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism             -0.194    -0.496    
    RAMB18_X0Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296    -0.200    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.164ns (37.757%)  route 0.270ns (62.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.557    -0.572    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X14Y68         FDCE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y68         FDCE (Prop_fdce_C_Q)         0.164    -0.408 r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[2]/Q
                         net (fo=1, routed)           0.270    -0.138    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[2]
    RAMB18_X0Y26         RAMB18E1                                     r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.867    -0.301    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X0Y26         RAMB18E1                                     r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism             -0.194    -0.496    
    RAMB18_X0Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.296    -0.200    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.164ns (37.670%)  route 0.271ns (62.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.557    -0.572    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X14Y68         FDCE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y68         FDCE (Prop_fdce_C_Q)         0.164    -0.408 r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[3]/Q
                         net (fo=1, routed)           0.271    -0.137    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[3]
    RAMB18_X0Y26         RAMB18E1                                     r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.867    -0.301    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X0Y26         RAMB18E1                                     r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism             -0.194    -0.496    
    RAMB18_X0Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.296    -0.200    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.164ns (37.042%)  route 0.279ns (62.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.557    -0.572    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X14Y68         FDCE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y68         FDCE (Prop_fdce_C_Q)         0.164    -0.408 r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[0]/Q
                         net (fo=1, routed)           0.279    -0.130    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[0]
    RAMB18_X0Y26         RAMB18E1                                     r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.867    -0.301    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X0Y26         RAMB18E1                                     r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism             -0.194    -0.496    
    RAMB18_X0Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.296    -0.200    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.148ns (36.442%)  route 0.258ns (63.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.557    -0.572    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X14Y68         FDCE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y68         FDCE (Prop_fdce_C_Q)         0.148    -0.424 r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[4]/Q
                         net (fo=1, routed)           0.258    -0.166    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[4]
    RAMB18_X0Y26         RAMB18E1                                     r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.867    -0.301    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X0Y26         RAMB18E1                                     r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism             -0.194    -0.496    
    RAMB18_X0Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[4])
                                                      0.243    -0.253    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.148ns (36.476%)  route 0.258ns (63.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.557    -0.572    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X14Y68         FDCE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y68         FDCE (Prop_fdce_C_Q)         0.148    -0.424 r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[5]/Q
                         net (fo=1, routed)           0.258    -0.167    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[5]
    RAMB18_X0Y26         RAMB18E1                                     r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.867    -0.301    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X0Y26         RAMB18E1                                     r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism             -0.194    -0.496    
    RAMB18_X0Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[5])
                                                      0.242    -0.254    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.562    -0.567    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X15Y61         FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.056    -0.370    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X15Y61         FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.831    -0.337    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X15Y61         FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.230    -0.567    
    SLICE_X15Y61         FDRE (Hold_fdre_C_D)         0.078    -0.489    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.590    -0.539    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X5Y59          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.056    -0.342    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X5Y59          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.860    -0.308    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X5Y59          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.231    -0.539    
    SLICE_X5Y59          FDRE (Hold_fdre_C_D)         0.078    -0.461    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.561    -0.568    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X15Y62         FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.056    -0.371    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X15Y62         FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.829    -0.339    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X15Y62         FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism             -0.229    -0.568    
    SLICE_X15Y62         FDRE (Hold_fdre_C_D)         0.078    -0.490    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.148ns (33.735%)  route 0.291ns (66.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.557    -0.572    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X14Y68         FDCE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y68         FDCE (Prop_fdce_C_Q)         0.148    -0.424 r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[6]/Q
                         net (fo=1, routed)           0.291    -0.134    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[6]
    RAMB18_X0Y26         RAMB18E1                                     r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.867    -0.301    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X0Y26         RAMB18E1                                     r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism             -0.194    -0.496    
    RAMB18_X0Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[6])
                                                      0.243    -0.253    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.119    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_bd_DAW_clk_wiz_0_0
Waveform(ns):       { 0.000 7.826 }
Period(ns):         15.652
Sources:            { bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.652      13.076     RAMB18_X0Y26    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.652      13.076     RAMB18_X0Y25    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         15.652      13.497     BUFGCTRL_X0Y1   bd_DAW_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.249         15.652      14.403     PLLE2_ADV_X1Y0  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         15.652      14.652     SLICE_X15Y61    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.652      14.652     SLICE_X15Y61    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.652      14.652     SLICE_X15Y61    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.652      14.652     SLICE_X14Y62    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.652      14.652     SLICE_X14Y62    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.652      14.652     SLICE_X15Y61    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       15.652      144.348    PLLE2_ADV_X1Y0  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.826       6.846      SLICE_X14Y74    bd_DAW_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.826       6.846      SLICE_X14Y74    bd_DAW_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.826       7.326      SLICE_X15Y61    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.826       7.326      SLICE_X15Y61    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.826       7.326      SLICE_X15Y61    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.826       7.326      SLICE_X15Y61    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.826       7.326      SLICE_X15Y61    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.826       7.326      SLICE_X15Y61    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.826       7.326      SLICE_X15Y61    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.826       7.326      SLICE_X0Y63     bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_tx_count_reg[2]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.826       6.846      SLICE_X14Y74    bd_DAW_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.826       6.846      SLICE_X14Y74    bd_DAW_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.826       7.326      SLICE_X15Y61    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.826       7.326      SLICE_X15Y61    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.826       7.326      SLICE_X15Y61    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.826       7.326      SLICE_X15Y61    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.826       7.326      SLICE_X15Y61    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.826       7.326      SLICE_X15Y61    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.826       7.326      SLICE_X14Y62    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.826       7.326      SLICE_X14Y62    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_bd_DAW_clk_wiz_0_0
  To Clock:  clk_out2_bd_DAW_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.977ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (required time - arrival time)
  Source:                 bd_DAW_i/debouncer_0/U0/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Destination:            bd_DAW_i/debouncer_0/U0/debounced_int_reg_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.913ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@3.913ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.599ns  (logic 0.963ns (26.760%)  route 2.636ns (73.240%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 1.894 - 3.913 ) 
    Source Clock Delay      (SCD):    -2.413ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=768, routed)         1.606    -2.413    bd_DAW_i/debouncer_0/U0/clk
    SLICE_X3Y75          FDCE                                         r  bd_DAW_i/debouncer_0/U0/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDCE (Prop_fdce_C_Q)         0.419    -1.994 r  bd_DAW_i/debouncer_0/U0/counter_reg[4]/Q
                         net (fo=3, routed)           0.586    -1.408    bd_DAW_i/debouncer_0/U0/counter[4]
    SLICE_X3Y73          LUT4 (Prop_lut4_I1_O)        0.296    -1.112 r  bd_DAW_i/debouncer_0/U0/counter[19]_i_8/O
                         net (fo=1, routed)           0.965    -0.147    bd_DAW_i/debouncer_0/U0/counter[19]_i_8_n_0
    SLICE_X3Y75          LUT5 (Prop_lut5_I4_O)        0.124    -0.023 r  bd_DAW_i/debouncer_0/U0/counter[19]_i_3/O
                         net (fo=21, routed)          0.740     0.717    bd_DAW_i/debouncer_0/U0/counter[19]_i_3_n_0
    SLICE_X3Y74          LUT5 (Prop_lut5_I3_O)        0.124     0.841 r  bd_DAW_i/debouncer_0/U0/debounced_int_C_i_1/O
                         net (fo=2, routed)           0.345     1.186    bd_DAW_i/debouncer_0/U0/debounced_int_C_i_1_n_0
    SLICE_X3Y72          FDPE                                         r  bd_DAW_i/debouncer_0/U0/debounced_int_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      3.913     3.913 r  
    W5                                                0.000     3.913 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.913    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.301 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.482    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -1.268 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     0.309    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.400 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=768, routed)         1.495     1.894    bd_DAW_i/debouncer_0/U0/clk
    SLICE_X3Y72          FDPE                                         r  bd_DAW_i/debouncer_0/U0/debounced_int_reg_P/C
                         clock pessimism             -0.427     1.467    
                         clock uncertainty           -0.064     1.403    
    SLICE_X3Y72          FDPE (Setup_fdpe_C_D)       -0.067     1.336    bd_DAW_i/debouncer_0/U0/debounced_int_reg_P
  -------------------------------------------------------------------
                         required time                          1.336    
                         arrival time                          -1.186    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (required time - arrival time)
  Source:                 bd_DAW_i/volume_controller_0/U0/amplified_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Destination:            bd_DAW_i/volume_controller_0/U0/amplified_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.913ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@3.913ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.694ns  (logic 1.831ns (49.563%)  route 1.863ns (50.437%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.012ns = ( 1.901 - 3.913 ) 
    Source Clock Delay      (SCD):    -2.409ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=768, routed)         1.610    -2.409    bd_DAW_i/volume_controller_0/U0/aclk
    SLICE_X4Y70          FDRE                                         r  bd_DAW_i/volume_controller_0/U0/amplified_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y70          FDRE (Prop_fdre_C_Q)         0.456    -1.953 r  bd_DAW_i/volume_controller_0/U0/amplified_data_reg[15]/Q
                         net (fo=6, routed)           0.655    -1.298    bd_DAW_i/volume_controller_0/U0/amplified_data_reg_n_0_[15]
    SLICE_X2Y69          LUT2 (Prop_lut2_I0_O)        0.124    -1.174 r  bd_DAW_i/volume_controller_0/U0/i__carry_i_8/O
                         net (fo=1, routed)           0.000    -1.174    bd_DAW_i/volume_controller_0/U0/i__carry_i_8_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.661 r  bd_DAW_i/volume_controller_0/U0/amplified_data1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.661    bd_DAW_i/volume_controller_0/U0/amplified_data1_inferred__0/i__carry_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.544 r  bd_DAW_i/volume_controller_0/U0/amplified_data1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.544    bd_DAW_i/volume_controller_0/U0/amplified_data1_inferred__0/i__carry__0_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    -0.290 f  bd_DAW_i/volume_controller_0/U0/amplified_data1_inferred__0/i__carry__1/CO[0]
                         net (fo=48, routed)          1.208     0.918    bd_DAW_i/volume_controller_0/U0/amplified_data1
    SLICE_X1Y66          LUT5 (Prop_lut5_I0_O)        0.367     1.285 r  bd_DAW_i/volume_controller_0/U0/amplified_data[3]_i_1/O
                         net (fo=1, routed)           0.000     1.285    bd_DAW_i/volume_controller_0/U0/amplified_data[3]_i_1_n_0
    SLICE_X1Y66          FDRE                                         r  bd_DAW_i/volume_controller_0/U0/amplified_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      3.913     3.913 r  
    W5                                                0.000     3.913 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.913    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.301 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.482    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -1.268 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     0.309    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.400 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=768, routed)         1.502     1.901    bd_DAW_i/volume_controller_0/U0/aclk
    SLICE_X1Y66          FDRE                                         r  bd_DAW_i/volume_controller_0/U0/amplified_data_reg[3]/C
                         clock pessimism             -0.427     1.474    
                         clock uncertainty           -0.064     1.410    
    SLICE_X1Y66          FDRE (Setup_fdre_C_D)        0.029     1.439    bd_DAW_i/volume_controller_0/U0/amplified_data_reg[3]
  -------------------------------------------------------------------
                         required time                          1.439    
                         arrival time                          -1.285    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (required time - arrival time)
  Source:                 bd_DAW_i/debouncer_0/U0/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Destination:            bd_DAW_i/debouncer_0/U0/counter_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.913ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@3.913ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.456ns  (logic 0.963ns (27.868%)  route 2.493ns (72.132%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 1.893 - 3.913 ) 
    Source Clock Delay      (SCD):    -2.413ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=768, routed)         1.606    -2.413    bd_DAW_i/debouncer_0/U0/clk
    SLICE_X3Y75          FDCE                                         r  bd_DAW_i/debouncer_0/U0/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDCE (Prop_fdce_C_Q)         0.419    -1.994 r  bd_DAW_i/debouncer_0/U0/counter_reg[4]/Q
                         net (fo=3, routed)           0.586    -1.408    bd_DAW_i/debouncer_0/U0/counter[4]
    SLICE_X3Y73          LUT4 (Prop_lut4_I1_O)        0.296    -1.112 r  bd_DAW_i/debouncer_0/U0/counter[19]_i_8/O
                         net (fo=1, routed)           0.965    -0.147    bd_DAW_i/debouncer_0/U0/counter[19]_i_8_n_0
    SLICE_X3Y75          LUT5 (Prop_lut5_I4_O)        0.124    -0.023 r  bd_DAW_i/debouncer_0/U0/counter[19]_i_3/O
                         net (fo=21, routed)          0.377     0.354    bd_DAW_i/debouncer_0/U0/counter[19]_i_3_n_0
    SLICE_X6Y75          LUT5 (Prop_lut5_I4_O)        0.124     0.478 r  bd_DAW_i/debouncer_0/U0/counter[19]_i_1/O
                         net (fo=20, routed)          0.565     1.043    bd_DAW_i/debouncer_0/U0/counter_0
    SLICE_X3Y73          FDCE                                         r  bd_DAW_i/debouncer_0/U0/counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      3.913     3.913 r  
    W5                                                0.000     3.913 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.913    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.301 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.482    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -1.268 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     0.309    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.400 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=768, routed)         1.494     1.893    bd_DAW_i/debouncer_0/U0/clk
    SLICE_X3Y73          FDCE                                         r  bd_DAW_i/debouncer_0/U0/counter_reg[5]/C
                         clock pessimism             -0.427     1.466    
                         clock uncertainty           -0.064     1.402    
    SLICE_X3Y73          FDCE (Setup_fdce_C_CE)      -0.205     1.197    bd_DAW_i/debouncer_0/U0/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          1.197    
                         arrival time                          -1.043    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (required time - arrival time)
  Source:                 bd_DAW_i/debouncer_0/U0/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Destination:            bd_DAW_i/debouncer_0/U0/counter_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.913ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@3.913ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.456ns  (logic 0.963ns (27.868%)  route 2.493ns (72.132%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 1.893 - 3.913 ) 
    Source Clock Delay      (SCD):    -2.413ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=768, routed)         1.606    -2.413    bd_DAW_i/debouncer_0/U0/clk
    SLICE_X3Y75          FDCE                                         r  bd_DAW_i/debouncer_0/U0/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDCE (Prop_fdce_C_Q)         0.419    -1.994 r  bd_DAW_i/debouncer_0/U0/counter_reg[4]/Q
                         net (fo=3, routed)           0.586    -1.408    bd_DAW_i/debouncer_0/U0/counter[4]
    SLICE_X3Y73          LUT4 (Prop_lut4_I1_O)        0.296    -1.112 r  bd_DAW_i/debouncer_0/U0/counter[19]_i_8/O
                         net (fo=1, routed)           0.965    -0.147    bd_DAW_i/debouncer_0/U0/counter[19]_i_8_n_0
    SLICE_X3Y75          LUT5 (Prop_lut5_I4_O)        0.124    -0.023 r  bd_DAW_i/debouncer_0/U0/counter[19]_i_3/O
                         net (fo=21, routed)          0.377     0.354    bd_DAW_i/debouncer_0/U0/counter[19]_i_3_n_0
    SLICE_X6Y75          LUT5 (Prop_lut5_I4_O)        0.124     0.478 r  bd_DAW_i/debouncer_0/U0/counter[19]_i_1/O
                         net (fo=20, routed)          0.565     1.043    bd_DAW_i/debouncer_0/U0/counter_0
    SLICE_X3Y73          FDCE                                         r  bd_DAW_i/debouncer_0/U0/counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      3.913     3.913 r  
    W5                                                0.000     3.913 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.913    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.301 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.482    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -1.268 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     0.309    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.400 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=768, routed)         1.494     1.893    bd_DAW_i/debouncer_0/U0/clk
    SLICE_X3Y73          FDCE                                         r  bd_DAW_i/debouncer_0/U0/counter_reg[6]/C
                         clock pessimism             -0.427     1.466    
                         clock uncertainty           -0.064     1.402    
    SLICE_X3Y73          FDCE (Setup_fdce_C_CE)      -0.205     1.197    bd_DAW_i/debouncer_0/U0/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          1.197    
                         arrival time                          -1.043    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (required time - arrival time)
  Source:                 bd_DAW_i/debouncer_0/U0/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Destination:            bd_DAW_i/debouncer_0/U0/counter_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.913ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@3.913ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.456ns  (logic 0.963ns (27.868%)  route 2.493ns (72.132%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 1.893 - 3.913 ) 
    Source Clock Delay      (SCD):    -2.413ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=768, routed)         1.606    -2.413    bd_DAW_i/debouncer_0/U0/clk
    SLICE_X3Y75          FDCE                                         r  bd_DAW_i/debouncer_0/U0/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDCE (Prop_fdce_C_Q)         0.419    -1.994 r  bd_DAW_i/debouncer_0/U0/counter_reg[4]/Q
                         net (fo=3, routed)           0.586    -1.408    bd_DAW_i/debouncer_0/U0/counter[4]
    SLICE_X3Y73          LUT4 (Prop_lut4_I1_O)        0.296    -1.112 r  bd_DAW_i/debouncer_0/U0/counter[19]_i_8/O
                         net (fo=1, routed)           0.965    -0.147    bd_DAW_i/debouncer_0/U0/counter[19]_i_8_n_0
    SLICE_X3Y75          LUT5 (Prop_lut5_I4_O)        0.124    -0.023 r  bd_DAW_i/debouncer_0/U0/counter[19]_i_3/O
                         net (fo=21, routed)          0.377     0.354    bd_DAW_i/debouncer_0/U0/counter[19]_i_3_n_0
    SLICE_X6Y75          LUT5 (Prop_lut5_I4_O)        0.124     0.478 r  bd_DAW_i/debouncer_0/U0/counter[19]_i_1/O
                         net (fo=20, routed)          0.565     1.043    bd_DAW_i/debouncer_0/U0/counter_0
    SLICE_X3Y73          FDCE                                         r  bd_DAW_i/debouncer_0/U0/counter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      3.913     3.913 r  
    W5                                                0.000     3.913 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.913    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.301 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.482    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -1.268 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     0.309    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.400 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=768, routed)         1.494     1.893    bd_DAW_i/debouncer_0/U0/clk
    SLICE_X3Y73          FDCE                                         r  bd_DAW_i/debouncer_0/U0/counter_reg[7]/C
                         clock pessimism             -0.427     1.466    
                         clock uncertainty           -0.064     1.402    
    SLICE_X3Y73          FDCE (Setup_fdce_C_CE)      -0.205     1.197    bd_DAW_i/debouncer_0/U0/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          1.197    
                         arrival time                          -1.043    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (required time - arrival time)
  Source:                 bd_DAW_i/debouncer_0/U0/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Destination:            bd_DAW_i/debouncer_0/U0/counter_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.913ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@3.913ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.456ns  (logic 0.963ns (27.868%)  route 2.493ns (72.132%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 1.893 - 3.913 ) 
    Source Clock Delay      (SCD):    -2.413ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=768, routed)         1.606    -2.413    bd_DAW_i/debouncer_0/U0/clk
    SLICE_X3Y75          FDCE                                         r  bd_DAW_i/debouncer_0/U0/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDCE (Prop_fdce_C_Q)         0.419    -1.994 r  bd_DAW_i/debouncer_0/U0/counter_reg[4]/Q
                         net (fo=3, routed)           0.586    -1.408    bd_DAW_i/debouncer_0/U0/counter[4]
    SLICE_X3Y73          LUT4 (Prop_lut4_I1_O)        0.296    -1.112 r  bd_DAW_i/debouncer_0/U0/counter[19]_i_8/O
                         net (fo=1, routed)           0.965    -0.147    bd_DAW_i/debouncer_0/U0/counter[19]_i_8_n_0
    SLICE_X3Y75          LUT5 (Prop_lut5_I4_O)        0.124    -0.023 r  bd_DAW_i/debouncer_0/U0/counter[19]_i_3/O
                         net (fo=21, routed)          0.377     0.354    bd_DAW_i/debouncer_0/U0/counter[19]_i_3_n_0
    SLICE_X6Y75          LUT5 (Prop_lut5_I4_O)        0.124     0.478 r  bd_DAW_i/debouncer_0/U0/counter[19]_i_1/O
                         net (fo=20, routed)          0.565     1.043    bd_DAW_i/debouncer_0/U0/counter_0
    SLICE_X3Y73          FDCE                                         r  bd_DAW_i/debouncer_0/U0/counter_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      3.913     3.913 r  
    W5                                                0.000     3.913 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.913    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.301 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.482    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -1.268 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     0.309    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.400 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=768, routed)         1.494     1.893    bd_DAW_i/debouncer_0/U0/clk
    SLICE_X3Y73          FDCE                                         r  bd_DAW_i/debouncer_0/U0/counter_reg[8]/C
                         clock pessimism             -0.427     1.466    
                         clock uncertainty           -0.064     1.402    
    SLICE_X3Y73          FDCE (Setup_fdce_C_CE)      -0.205     1.197    bd_DAW_i/debouncer_0/U0/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          1.197    
                         arrival time                          -1.043    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.157ns  (required time - arrival time)
  Source:                 bd_DAW_i/debouncer_0/U0/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Destination:            bd_DAW_i/debouncer_0/U0/counter_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.913ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@3.913ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.451ns  (logic 0.963ns (27.907%)  route 2.488ns (72.093%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.022ns = ( 1.891 - 3.913 ) 
    Source Clock Delay      (SCD):    -2.413ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=768, routed)         1.606    -2.413    bd_DAW_i/debouncer_0/U0/clk
    SLICE_X3Y75          FDCE                                         r  bd_DAW_i/debouncer_0/U0/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDCE (Prop_fdce_C_Q)         0.419    -1.994 r  bd_DAW_i/debouncer_0/U0/counter_reg[4]/Q
                         net (fo=3, routed)           0.586    -1.408    bd_DAW_i/debouncer_0/U0/counter[4]
    SLICE_X3Y73          LUT4 (Prop_lut4_I1_O)        0.296    -1.112 r  bd_DAW_i/debouncer_0/U0/counter[19]_i_8/O
                         net (fo=1, routed)           0.965    -0.147    bd_DAW_i/debouncer_0/U0/counter[19]_i_8_n_0
    SLICE_X3Y75          LUT5 (Prop_lut5_I4_O)        0.124    -0.023 r  bd_DAW_i/debouncer_0/U0/counter[19]_i_3/O
                         net (fo=21, routed)          0.377     0.354    bd_DAW_i/debouncer_0/U0/counter[19]_i_3_n_0
    SLICE_X6Y75          LUT5 (Prop_lut5_I4_O)        0.124     0.478 r  bd_DAW_i/debouncer_0/U0/counter[19]_i_1/O
                         net (fo=20, routed)          0.560     1.038    bd_DAW_i/debouncer_0/U0/counter_0
    SLICE_X1Y74          FDCE                                         r  bd_DAW_i/debouncer_0/U0/counter_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      3.913     3.913 r  
    W5                                                0.000     3.913 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.913    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.301 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.482    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -1.268 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     0.309    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.400 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=768, routed)         1.492     1.891    bd_DAW_i/debouncer_0/U0/clk
    SLICE_X1Y74          FDCE                                         r  bd_DAW_i/debouncer_0/U0/counter_reg[10]/C
                         clock pessimism             -0.427     1.464    
                         clock uncertainty           -0.064     1.400    
    SLICE_X1Y74          FDCE (Setup_fdce_C_CE)      -0.205     1.195    bd_DAW_i/debouncer_0/U0/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          1.195    
                         arrival time                          -1.038    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (required time - arrival time)
  Source:                 bd_DAW_i/debouncer_0/U0/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Destination:            bd_DAW_i/debouncer_0/U0/counter_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.913ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@3.913ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.451ns  (logic 0.963ns (27.907%)  route 2.488ns (72.093%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.022ns = ( 1.891 - 3.913 ) 
    Source Clock Delay      (SCD):    -2.413ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=768, routed)         1.606    -2.413    bd_DAW_i/debouncer_0/U0/clk
    SLICE_X3Y75          FDCE                                         r  bd_DAW_i/debouncer_0/U0/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDCE (Prop_fdce_C_Q)         0.419    -1.994 r  bd_DAW_i/debouncer_0/U0/counter_reg[4]/Q
                         net (fo=3, routed)           0.586    -1.408    bd_DAW_i/debouncer_0/U0/counter[4]
    SLICE_X3Y73          LUT4 (Prop_lut4_I1_O)        0.296    -1.112 r  bd_DAW_i/debouncer_0/U0/counter[19]_i_8/O
                         net (fo=1, routed)           0.965    -0.147    bd_DAW_i/debouncer_0/U0/counter[19]_i_8_n_0
    SLICE_X3Y75          LUT5 (Prop_lut5_I4_O)        0.124    -0.023 r  bd_DAW_i/debouncer_0/U0/counter[19]_i_3/O
                         net (fo=21, routed)          0.377     0.354    bd_DAW_i/debouncer_0/U0/counter[19]_i_3_n_0
    SLICE_X6Y75          LUT5 (Prop_lut5_I4_O)        0.124     0.478 r  bd_DAW_i/debouncer_0/U0/counter[19]_i_1/O
                         net (fo=20, routed)          0.560     1.038    bd_DAW_i/debouncer_0/U0/counter_0
    SLICE_X1Y74          FDCE                                         r  bd_DAW_i/debouncer_0/U0/counter_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      3.913     3.913 r  
    W5                                                0.000     3.913 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.913    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.301 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.482    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -1.268 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     0.309    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.400 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=768, routed)         1.492     1.891    bd_DAW_i/debouncer_0/U0/clk
    SLICE_X1Y74          FDCE                                         r  bd_DAW_i/debouncer_0/U0/counter_reg[11]/C
                         clock pessimism             -0.427     1.464    
                         clock uncertainty           -0.064     1.400    
    SLICE_X1Y74          FDCE (Setup_fdce_C_CE)      -0.205     1.195    bd_DAW_i/debouncer_0/U0/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          1.195    
                         arrival time                          -1.038    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (required time - arrival time)
  Source:                 bd_DAW_i/debouncer_0/U0/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Destination:            bd_DAW_i/debouncer_0/U0/counter_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.913ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@3.913ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.451ns  (logic 0.963ns (27.907%)  route 2.488ns (72.093%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.022ns = ( 1.891 - 3.913 ) 
    Source Clock Delay      (SCD):    -2.413ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=768, routed)         1.606    -2.413    bd_DAW_i/debouncer_0/U0/clk
    SLICE_X3Y75          FDCE                                         r  bd_DAW_i/debouncer_0/U0/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDCE (Prop_fdce_C_Q)         0.419    -1.994 r  bd_DAW_i/debouncer_0/U0/counter_reg[4]/Q
                         net (fo=3, routed)           0.586    -1.408    bd_DAW_i/debouncer_0/U0/counter[4]
    SLICE_X3Y73          LUT4 (Prop_lut4_I1_O)        0.296    -1.112 r  bd_DAW_i/debouncer_0/U0/counter[19]_i_8/O
                         net (fo=1, routed)           0.965    -0.147    bd_DAW_i/debouncer_0/U0/counter[19]_i_8_n_0
    SLICE_X3Y75          LUT5 (Prop_lut5_I4_O)        0.124    -0.023 r  bd_DAW_i/debouncer_0/U0/counter[19]_i_3/O
                         net (fo=21, routed)          0.377     0.354    bd_DAW_i/debouncer_0/U0/counter[19]_i_3_n_0
    SLICE_X6Y75          LUT5 (Prop_lut5_I4_O)        0.124     0.478 r  bd_DAW_i/debouncer_0/U0/counter[19]_i_1/O
                         net (fo=20, routed)          0.560     1.038    bd_DAW_i/debouncer_0/U0/counter_0
    SLICE_X1Y74          FDCE                                         r  bd_DAW_i/debouncer_0/U0/counter_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      3.913     3.913 r  
    W5                                                0.000     3.913 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.913    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.301 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.482    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -1.268 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     0.309    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.400 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=768, routed)         1.492     1.891    bd_DAW_i/debouncer_0/U0/clk
    SLICE_X1Y74          FDCE                                         r  bd_DAW_i/debouncer_0/U0/counter_reg[12]/C
                         clock pessimism             -0.427     1.464    
                         clock uncertainty           -0.064     1.400    
    SLICE_X1Y74          FDCE (Setup_fdce_C_CE)      -0.205     1.195    bd_DAW_i/debouncer_0/U0/counter_reg[12]
  -------------------------------------------------------------------
                         required time                          1.195    
                         arrival time                          -1.038    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (required time - arrival time)
  Source:                 bd_DAW_i/debouncer_0/U0/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Destination:            bd_DAW_i/debouncer_0/U0/counter_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.913ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@3.913ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.451ns  (logic 0.963ns (27.907%)  route 2.488ns (72.093%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.022ns = ( 1.891 - 3.913 ) 
    Source Clock Delay      (SCD):    -2.413ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=768, routed)         1.606    -2.413    bd_DAW_i/debouncer_0/U0/clk
    SLICE_X3Y75          FDCE                                         r  bd_DAW_i/debouncer_0/U0/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDCE (Prop_fdce_C_Q)         0.419    -1.994 r  bd_DAW_i/debouncer_0/U0/counter_reg[4]/Q
                         net (fo=3, routed)           0.586    -1.408    bd_DAW_i/debouncer_0/U0/counter[4]
    SLICE_X3Y73          LUT4 (Prop_lut4_I1_O)        0.296    -1.112 r  bd_DAW_i/debouncer_0/U0/counter[19]_i_8/O
                         net (fo=1, routed)           0.965    -0.147    bd_DAW_i/debouncer_0/U0/counter[19]_i_8_n_0
    SLICE_X3Y75          LUT5 (Prop_lut5_I4_O)        0.124    -0.023 r  bd_DAW_i/debouncer_0/U0/counter[19]_i_3/O
                         net (fo=21, routed)          0.377     0.354    bd_DAW_i/debouncer_0/U0/counter[19]_i_3_n_0
    SLICE_X6Y75          LUT5 (Prop_lut5_I4_O)        0.124     0.478 r  bd_DAW_i/debouncer_0/U0/counter[19]_i_1/O
                         net (fo=20, routed)          0.560     1.038    bd_DAW_i/debouncer_0/U0/counter_0
    SLICE_X1Y74          FDCE                                         r  bd_DAW_i/debouncer_0/U0/counter_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      3.913     3.913 r  
    W5                                                0.000     3.913 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.913    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.301 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.482    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -1.268 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     0.309    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.400 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=768, routed)         1.492     1.891    bd_DAW_i/debouncer_0/U0/clk
    SLICE_X1Y74          FDCE                                         r  bd_DAW_i/debouncer_0/U0/counter_reg[19]/C
                         clock pessimism             -0.427     1.464    
                         clock uncertainty           -0.064     1.400    
    SLICE_X1Y74          FDCE (Setup_fdce_C_CE)      -0.205     1.195    bd_DAW_i/debouncer_0/U0/counter_reg[19]
  -------------------------------------------------------------------
                         required time                          1.195    
                         arrival time                          -1.038    
  -------------------------------------------------------------------
                         slack                                  0.157    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 bd_DAW_i/depacketizer_0/U0/data_sr_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Destination:            bd_DAW_i/depacketizer_0/U0/data_sr_reg[30][2]_srl30/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.346%)  route 0.170ns (54.654%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=768, routed)         0.562    -0.567    bd_DAW_i/depacketizer_0/U0/aclk
    SLICE_X13Y60         FDRE                                         r  bd_DAW_i/depacketizer_0/U0/data_sr_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  bd_DAW_i/depacketizer_0/U0/data_sr_reg[0][2]/Q
                         net (fo=1, routed)           0.170    -0.256    bd_DAW_i/depacketizer_0/U0/data_sr_reg[0][2]
    SLICE_X10Y59         SRLC32E                                      r  bd_DAW_i/depacketizer_0/U0/data_sr_reg[30][2]_srl30/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=768, routed)         0.832    -0.336    bd_DAW_i/depacketizer_0/U0/aclk
    SLICE_X10Y59         SRLC32E                                      r  bd_DAW_i/depacketizer_0/U0/data_sr_reg[30][2]_srl30/CLK
                         clock pessimism             -0.194    -0.530    
    SLICE_X10Y59         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.347    bd_DAW_i/depacketizer_0/U0/data_sr_reg[30][2]_srl30
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 bd_DAW_i/depacketizer_0/U0/data_sr_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Destination:            bd_DAW_i/depacketizer_0/U0/data_sr_reg[30][4]_srl30/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.201%)  route 0.171ns (54.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=768, routed)         0.562    -0.567    bd_DAW_i/depacketizer_0/U0/aclk
    SLICE_X13Y60         FDRE                                         r  bd_DAW_i/depacketizer_0/U0/data_sr_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  bd_DAW_i/depacketizer_0/U0/data_sr_reg[0][4]/Q
                         net (fo=1, routed)           0.171    -0.255    bd_DAW_i/depacketizer_0/U0/data_sr_reg[0][4]
    SLICE_X10Y60         SRLC32E                                      r  bd_DAW_i/depacketizer_0/U0/data_sr_reg[30][4]_srl30/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=768, routed)         0.831    -0.337    bd_DAW_i/depacketizer_0/U0/aclk
    SLICE_X10Y60         SRLC32E                                      r  bd_DAW_i/depacketizer_0/U0/data_sr_reg[30][4]_srl30/CLK
                         clock pessimism             -0.194    -0.531    
    SLICE_X10Y60         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.348    bd_DAW_i/depacketizer_0/U0/data_sr_reg[30][4]_srl30
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 bd_DAW_i/AXI4_S_interface_FSM_0/U0/Data_in_SX_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Destination:            bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_SX_CHANNEL/shift_reg0_reg[29][10]_srl30_U0_IIR_SX_CHANNEL_shift_reg0_reg_c_58/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.956%)  route 0.125ns (47.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=768, routed)         0.555    -0.574    bd_DAW_i/AXI4_S_interface_FSM_0/U0/aclk
    SLICE_X9Y70          FDRE                                         r  bd_DAW_i/AXI4_S_interface_FSM_0/U0/Data_in_SX_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  bd_DAW_i/AXI4_S_interface_FSM_0/U0/Data_in_SX_reg[10]/Q
                         net (fo=3, routed)           0.125    -0.308    bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_SX_CHANNEL/Q[10]
    SLICE_X10Y69         SRLC32E                                      r  bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_SX_CHANNEL/shift_reg0_reg[29][10]_srl30_U0_IIR_SX_CHANNEL_shift_reg0_reg_c_58/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=768, routed)         0.823    -0.345    bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_SX_CHANNEL/aclk
    SLICE_X10Y69         SRLC32E                                      r  bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_SX_CHANNEL/shift_reg0_reg[29][10]_srl30_U0_IIR_SX_CHANNEL_shift_reg0_reg_c_58/CLK
                         clock pessimism             -0.194    -0.539    
    SLICE_X10Y69         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.422    bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_SX_CHANNEL/shift_reg0_reg[29][10]_srl30_U0_IIR_SX_CHANNEL_shift_reg0_reg_c_58
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 bd_DAW_i/AXI4_S_interface_FSM_0/U0/Data_in_SX_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Destination:            bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_SX_CHANNEL/shift_reg0_reg[29][11]_srl30_U0_IIR_SX_CHANNEL_shift_reg0_reg_c_58/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.990%)  route 0.125ns (47.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=768, routed)         0.555    -0.574    bd_DAW_i/AXI4_S_interface_FSM_0/U0/aclk
    SLICE_X9Y70          FDRE                                         r  bd_DAW_i/AXI4_S_interface_FSM_0/U0/Data_in_SX_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  bd_DAW_i/AXI4_S_interface_FSM_0/U0/Data_in_SX_reg[11]/Q
                         net (fo=3, routed)           0.125    -0.308    bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_SX_CHANNEL/Q[11]
    SLICE_X10Y70         SRLC32E                                      r  bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_SX_CHANNEL/shift_reg0_reg[29][11]_srl30_U0_IIR_SX_CHANNEL_shift_reg0_reg_c_58/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=768, routed)         0.822    -0.346    bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_SX_CHANNEL/aclk
    SLICE_X10Y70         SRLC32E                                      r  bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_SX_CHANNEL/shift_reg0_reg[29][11]_srl30_U0_IIR_SX_CHANNEL_shift_reg0_reg_c_58/CLK
                         clock pessimism             -0.194    -0.540    
    SLICE_X10Y70         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.423    bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_SX_CHANNEL/shift_reg0_reg[29][11]_srl30_U0_IIR_SX_CHANNEL_shift_reg0_reg_c_58
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.565%)  route 0.234ns (62.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=768, routed)         0.563    -0.566    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X11Y59         FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]/Q
                         net (fo=4, routed)           0.234    -0.191    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addra[7]
    RAMB18_X0Y25         RAMB18E1                                     r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=768, routed)         0.871    -0.297    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X0Y25         RAMB18E1                                     r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism             -0.194    -0.492    
    RAMB18_X0Y25         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.309    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 bd_DAW_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Destination:            bd_DAW_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=768, routed)         0.554    -0.575    bd_DAW_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X13Y77         FDRE                                         r  bd_DAW_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  bd_DAW_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.066    -0.368    bd_DAW_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/p_1_in
    SLICE_X12Y77         LUT5 (Prop_lut5_I1_O)        0.045    -0.323 r  bd_DAW_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000    -0.323    bd_DAW_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X12Y77         FDRE                                         r  bd_DAW_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=768, routed)         0.820    -0.348    bd_DAW_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X12Y77         FDRE                                         r  bd_DAW_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism             -0.214    -0.562    
    SLICE_X12Y77         FDRE (Hold_fdre_C_D)         0.121    -0.441    bd_DAW_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 bd_DAW_i/AXI4_S_interface_FSM_0/U0/Data_in_SX_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Destination:            bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_SX_CHANNEL/shift_reg0_reg[29][15]_srl30_U0_IIR_SX_CHANNEL_shift_reg0_reg_c_58/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.290%)  route 0.192ns (57.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=768, routed)         0.555    -0.574    bd_DAW_i/AXI4_S_interface_FSM_0/U0/aclk
    SLICE_X9Y70          FDRE                                         r  bd_DAW_i/AXI4_S_interface_FSM_0/U0/Data_in_SX_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  bd_DAW_i/AXI4_S_interface_FSM_0/U0/Data_in_SX_reg[15]/Q
                         net (fo=4, routed)           0.192    -0.241    bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_SX_CHANNEL/Q[15]
    SLICE_X10Y72         SRLC32E                                      r  bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_SX_CHANNEL/shift_reg0_reg[29][15]_srl30_U0_IIR_SX_CHANNEL_shift_reg0_reg_c_58/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=768, routed)         0.820    -0.348    bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_SX_CHANNEL/aclk
    SLICE_X10Y72         SRLC32E                                      r  bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_SX_CHANNEL/shift_reg0_reg[29][15]_srl30_U0_IIR_SX_CHANNEL_shift_reg0_reg_c_58/CLK
                         clock pessimism             -0.194    -0.542    
    SLICE_X10Y72         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.359    bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_SX_CHANNEL/shift_reg0_reg[29][15]_srl30_U0_IIR_SX_CHANNEL_shift_reg0_reg_c_58
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=768, routed)         0.559    -0.570    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y66          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.056    -0.373    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X9Y66          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=768, routed)         0.826    -0.342    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y66          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism             -0.228    -0.570    
    SLICE_X9Y66          FDRE (Hold_fdre_C_D)         0.078    -0.492    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=768, routed)         0.590    -0.539    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X7Y59          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.056    -0.342    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X7Y59          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=768, routed)         0.860    -0.308    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X7Y59          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism             -0.231    -0.539    
    SLICE_X7Y59          FDRE (Hold_fdre_C_D)         0.078    -0.461    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=768, routed)         0.587    -0.542    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X7Y64          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y64          FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.056    -0.345    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X7Y64          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=768, routed)         0.856    -0.312    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X7Y64          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.230    -0.542    
    SLICE_X7Y64          FDRE (Hold_fdre_C_D)         0.076    -0.466    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_bd_DAW_clk_wiz_0_0
Waveform(ns):       { 0.000 1.957 }
Period(ns):         3.913
Sources:            { bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         3.913       1.337      RAMB18_X0Y26    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         3.913       1.337      RAMB18_X0Y25    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         3.913       1.758      BUFGCTRL_X0Y0   bd_DAW_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1   n/a            1.249         3.913       2.664      PLLE2_ADV_X1Y0  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         3.913       2.913      SLICE_X8Y65     bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         3.913       2.913      SLICE_X8Y65     bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/C
Min Period        n/a     FDSE/C              n/a            1.000         3.913       2.913      SLICE_X7Y62     bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         3.913       2.913      SLICE_X5Y62     bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ram_empty_i_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         3.913       2.913      SLICE_X6Y64     bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         3.913       2.913      SLICE_X6Y64     bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[9]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       3.913       156.087    PLLE2_ADV_X1Y0  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         1.957       0.977      SLICE_X10Y72    bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_SX_CHANNEL/shift_reg0_reg[29][12]_srl30_U0_IIR_SX_CHANNEL_shift_reg0_reg_c_58/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         1.957       0.977      SLICE_X10Y72    bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_SX_CHANNEL/shift_reg0_reg[29][13]_srl30_U0_IIR_SX_CHANNEL_shift_reg0_reg_c_58/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         1.957       0.977      SLICE_X10Y72    bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_SX_CHANNEL/shift_reg0_reg[29][14]_srl30_U0_IIR_SX_CHANNEL_shift_reg0_reg_c_58/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         1.957       0.977      SLICE_X10Y72    bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_SX_CHANNEL/shift_reg0_reg[29][15]_srl30_U0_IIR_SX_CHANNEL_shift_reg0_reg_c_58/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         1.957       0.977      SLICE_X10Y68    bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_SX_CHANNEL/shift_reg0_reg[29][0]_srl30_U0_IIR_SX_CHANNEL_shift_reg0_reg_c_58/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         1.957       0.977      SLICE_X10Y69    bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_SX_CHANNEL/shift_reg0_reg[29][10]_srl30_U0_IIR_SX_CHANNEL_shift_reg0_reg_c_58/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         1.957       0.977      SLICE_X10Y70    bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_SX_CHANNEL/shift_reg0_reg[29][11]_srl30_U0_IIR_SX_CHANNEL_shift_reg0_reg_c_58/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         1.957       0.977      SLICE_X10Y68    bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_SX_CHANNEL/shift_reg0_reg[29][1]_srl30_U0_IIR_SX_CHANNEL_shift_reg0_reg_c_58/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         1.957       0.977      SLICE_X10Y68    bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_SX_CHANNEL/shift_reg0_reg[29][2]_srl30_U0_IIR_SX_CHANNEL_shift_reg0_reg_c_58/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         1.957       0.977      SLICE_X10Y63    bd_DAW_i/depacketizer_0/U0/data_sr_reg[30][0]_srl30/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         1.957       0.977      SLICE_X10Y69    bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_SX_CHANNEL/shift_reg0_reg[29][10]_srl30_U0_IIR_SX_CHANNEL_shift_reg0_reg_c_58/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         1.957       0.977      SLICE_X10Y70    bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_SX_CHANNEL/shift_reg0_reg[29][11]_srl30_U0_IIR_SX_CHANNEL_shift_reg0_reg_c_58/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         1.957       0.977      SLICE_X10Y63    bd_DAW_i/depacketizer_0/U0/data_sr_reg[30][0]_srl30/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         1.957       0.977      SLICE_X10Y59    bd_DAW_i/depacketizer_0/U0/data_sr_reg[30][10]_srl30/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         1.957       0.977      SLICE_X10Y60    bd_DAW_i/depacketizer_0/U0/data_sr_reg[30][11]_srl30/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         1.957       0.977      SLICE_X10Y59    bd_DAW_i/depacketizer_0/U0/data_sr_reg[30][13]_srl30/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         1.957       0.977      SLICE_X10Y69    bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_SX_CHANNEL/shift_reg0_reg[29][4]_srl30_U0_IIR_SX_CHANNEL_shift_reg0_reg_c_58/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         1.957       0.977      SLICE_X10Y70    bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_SX_CHANNEL/shift_reg0_reg[29][5]_srl30_U0_IIR_SX_CHANNEL_shift_reg0_reg_c_58/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         1.957       0.977      SLICE_X10Y69    bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_SX_CHANNEL/shift_reg0_reg[29][6]_srl30_U0_IIR_SX_CHANNEL_shift_reg0_reg_c_58/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         1.957       0.977      SLICE_X10Y69    bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_SX_CHANNEL/shift_reg0_reg[29][7]_srl30_U0_IIR_SX_CHANNEL_shift_reg0_reg_c_58/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_bd_DAW_clk_wiz_0_0
  To Clock:  clkfbout_bd_DAW_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       22.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_bd_DAW_clk_wiz_0_0
Waveform(ns):       { 0.000 15.000 }
Period(ns):         30.000
Sources:            { bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         30.000      27.845     BUFGCTRL_X0Y2   bd_DAW_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         30.000      28.751     PLLE2_ADV_X1Y0  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         30.000      28.751     PLLE2_ADV_X1Y0  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        30.000      22.633     PLLE2_ADV_X1Y0  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       30.000      130.000    PLLE2_ADV_X1Y0  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_bd_DAW_clk_wiz_0_0
  To Clock:  clk_out1_bd_DAW_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.360ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.360ns  (required time - arrival time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.913ns  (MaxDelay Path 3.913ns)
  Data Path Delay:        1.285ns  (logic 0.419ns (32.604%)  route 0.866ns (67.396%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.913ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y61                                       0.000     0.000 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X7Y61          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.866     1.285    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X15Y61         FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.913     3.913    
    SLICE_X15Y61         FDRE (Setup_fdre_C_D)       -0.268     3.645    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          3.645    
                         arrival time                          -1.285    
  -------------------------------------------------------------------
                         slack                                  2.360    

Slack (MET) :             2.399ns  (required time - arrival time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.913ns  (MaxDelay Path 3.913ns)
  Data Path Delay:        1.245ns  (logic 0.478ns (38.384%)  route 0.767ns (61.616%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.913ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59                                       0.000     0.000 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X6Y59          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.767     1.245    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X5Y59          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.913     3.913    
    SLICE_X5Y59          FDRE (Setup_fdre_C_D)       -0.269     3.644    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          3.644    
                         arrival time                          -1.245    
  -------------------------------------------------------------------
                         slack                                  2.399    

Slack (MET) :             2.411ns  (required time - arrival time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.913ns  (MaxDelay Path 3.913ns)
  Data Path Delay:        1.455ns  (logic 0.518ns (35.611%)  route 0.937ns (64.389%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.913ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y61                                       0.000     0.000 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X6Y61          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.937     1.455    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X14Y62         FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.913     3.913    
    SLICE_X14Y62         FDRE (Setup_fdre_C_D)       -0.047     3.866    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          3.866    
                         arrival time                          -1.455    
  -------------------------------------------------------------------
                         slack                                  2.411    

Slack (MET) :             2.472ns  (required time - arrival time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.913ns  (MaxDelay Path 3.913ns)
  Data Path Delay:        1.346ns  (logic 0.456ns (33.883%)  route 0.890ns (66.117%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.913ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y61                                       0.000     0.000 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X7Y61          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.890     1.346    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X15Y61         FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.913     3.913    
    SLICE_X15Y61         FDRE (Setup_fdre_C_D)       -0.095     3.818    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          3.818    
                         arrival time                          -1.346    
  -------------------------------------------------------------------
                         slack                                  2.472    

Slack (MET) :             2.495ns  (required time - arrival time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.913ns  (MaxDelay Path 3.913ns)
  Data Path Delay:        1.204ns  (logic 0.478ns (39.711%)  route 0.726ns (60.289%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.913ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y61                                       0.000     0.000 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X6Y61          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.726     1.204    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X14Y62         FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.913     3.913    
    SLICE_X14Y62         FDRE (Setup_fdre_C_D)       -0.214     3.699    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          3.699    
                         arrival time                          -1.204    
  -------------------------------------------------------------------
                         slack                                  2.495    

Slack (MET) :             2.503ns  (required time - arrival time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.913ns  (MaxDelay Path 3.913ns)
  Data Path Delay:        1.146ns  (logic 0.419ns (36.553%)  route 0.727ns (63.447%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.913ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y62                                       0.000     0.000 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X9Y62          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.727     1.146    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[9]
    SLICE_X15Y62         FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.913     3.913    
    SLICE_X15Y62         FDRE (Setup_fdre_C_D)       -0.264     3.649    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          3.649    
                         arrival time                          -1.146    
  -------------------------------------------------------------------
                         slack                                  2.503    

Slack (MET) :             2.504ns  (required time - arrival time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.913ns  (MaxDelay Path 3.913ns)
  Data Path Delay:        1.140ns  (logic 0.478ns (41.924%)  route 0.662ns (58.076%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.913ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y57                                       0.000     0.000 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X8Y57          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.662     1.140    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X4Y57          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.913     3.913    
    SLICE_X4Y57          FDRE (Setup_fdre_C_D)       -0.269     3.644    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          3.644    
                         arrival time                          -1.140    
  -------------------------------------------------------------------
                         slack                                  2.504    

Slack (MET) :             2.505ns  (required time - arrival time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.913ns  (MaxDelay Path 3.913ns)
  Data Path Delay:        1.141ns  (logic 0.419ns (36.722%)  route 0.722ns (63.278%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.913ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y61                                       0.000     0.000 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X7Y61          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.722     1.141    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X15Y62         FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.913     3.913    
    SLICE_X15Y62         FDRE (Setup_fdre_C_D)       -0.267     3.646    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          3.646    
                         arrival time                          -1.141    
  -------------------------------------------------------------------
                         slack                                  2.505    

Slack (MET) :             2.506ns  (required time - arrival time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.913ns  (MaxDelay Path 3.913ns)
  Data Path Delay:        1.314ns  (logic 0.518ns (39.416%)  route 0.796ns (60.584%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.913ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y60                                      0.000     0.000 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X14Y60         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.796     1.314    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[10]
    SLICE_X15Y61         FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.913     3.913    
    SLICE_X15Y61         FDRE (Setup_fdre_C_D)       -0.093     3.820    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                          3.820    
                         arrival time                          -1.314    
  -------------------------------------------------------------------
                         slack                                  2.506    

Slack (MET) :             2.518ns  (required time - arrival time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Path Group:             clk_out1_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.913ns  (MaxDelay Path 3.913ns)
  Data Path Delay:        1.175ns  (logic 0.419ns (35.665%)  route 0.756ns (64.335%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.913ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y62                                       0.000     0.000 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X9Y62          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.756     1.175    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X14Y62         FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.913     3.913    
    SLICE_X14Y62         FDRE (Setup_fdre_C_D)       -0.220     3.693    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          3.693    
                         arrival time                          -1.175    
  -------------------------------------------------------------------
                         slack                                  2.518    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_bd_DAW_clk_wiz_0_0
  To Clock:  clk_out2_bd_DAW_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       14.199ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.199ns  (required time - arrival time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.652ns  (MaxDelay Path 15.652ns)
  Data Path Delay:        1.188ns  (logic 0.419ns (35.270%)  route 0.769ns (64.730%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.652ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y58                                       0.000     0.000 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X7Y58          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.769     1.188    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X7Y59          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.652    15.652    
    SLICE_X7Y59          FDRE (Setup_fdre_C_D)       -0.265    15.387    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         15.387    
                         arrival time                          -1.188    
  -------------------------------------------------------------------
                         slack                                 14.199    

Slack (MET) :             14.319ns  (required time - arrival time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.652ns  (MaxDelay Path 15.652ns)
  Data Path Delay:        1.286ns  (logic 0.518ns (40.278%)  route 0.768ns (59.722%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.652ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y57                                       0.000     0.000 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X6Y57          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.768     1.286    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X6Y58          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.652    15.652    
    SLICE_X6Y58          FDRE (Setup_fdre_C_D)       -0.047    15.605    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         15.605    
                         arrival time                          -1.286    
  -------------------------------------------------------------------
                         slack                                 14.319    

Slack (MET) :             14.321ns  (required time - arrival time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.652ns  (MaxDelay Path 15.652ns)
  Data Path Delay:        1.236ns  (logic 0.456ns (36.897%)  route 0.780ns (63.103%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.652ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y58                                       0.000     0.000 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X7Y58          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.780     1.236    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[10]
    SLICE_X7Y59          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.652    15.652    
    SLICE_X7Y59          FDRE (Setup_fdre_C_D)       -0.095    15.557    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                         15.557    
                         arrival time                          -1.236    
  -------------------------------------------------------------------
                         slack                                 14.321    

Slack (MET) :             14.339ns  (required time - arrival time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.652ns  (MaxDelay Path 15.652ns)
  Data Path Delay:        1.048ns  (logic 0.419ns (39.990%)  route 0.629ns (60.010%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.652ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y58                                       0.000     0.000 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X7Y58          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.629     1.048    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[9]
    SLICE_X7Y59          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.652    15.652    
    SLICE_X7Y59          FDRE (Setup_fdre_C_D)       -0.265    15.387    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         15.387    
                         arrival time                          -1.048    
  -------------------------------------------------------------------
                         slack                                 14.339    

Slack (MET) :             14.354ns  (required time - arrival time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.652ns  (MaxDelay Path 15.652ns)
  Data Path Delay:        1.084ns  (logic 0.478ns (44.100%)  route 0.606ns (55.900%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.652ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y57                                       0.000     0.000 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X6Y57          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.606     1.084    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X6Y58          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.652    15.652    
    SLICE_X6Y58          FDRE (Setup_fdre_C_D)       -0.214    15.438    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         15.438    
                         arrival time                          -1.084    
  -------------------------------------------------------------------
                         slack                                 14.354    

Slack (MET) :             14.356ns  (required time - arrival time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.652ns  (MaxDelay Path 15.652ns)
  Data Path Delay:        1.080ns  (logic 0.478ns (44.269%)  route 0.602ns (55.731%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.652ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y64                                       0.000     0.000 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X8Y64          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.602     1.080    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X6Y61          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.652    15.652    
    SLICE_X6Y61          FDRE (Setup_fdre_C_D)       -0.216    15.436    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         15.436    
                         arrival time                          -1.080    
  -------------------------------------------------------------------
                         slack                                 14.356    

Slack (MET) :             14.364ns  (required time - arrival time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.652ns  (MaxDelay Path 15.652ns)
  Data Path Delay:        1.024ns  (logic 0.478ns (46.693%)  route 0.546ns (53.307%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.652ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y64                                      0.000     0.000 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X10Y64         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.546     1.024    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X7Y64          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.652    15.652    
    SLICE_X7Y64          FDRE (Setup_fdre_C_D)       -0.264    15.388    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         15.388    
                         arrival time                          -1.024    
  -------------------------------------------------------------------
                         slack                                 14.364    

Slack (MET) :             14.379ns  (required time - arrival time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.652ns  (MaxDelay Path 15.652ns)
  Data Path Delay:        1.228ns  (logic 0.456ns (37.128%)  route 0.772ns (62.872%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.652ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y58                                       0.000     0.000 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X7Y58          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.772     1.228    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X6Y58          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.652    15.652    
    SLICE_X6Y58          FDRE (Setup_fdre_C_D)       -0.045    15.607    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         15.607    
                         arrival time                          -1.228    
  -------------------------------------------------------------------
                         slack                                 14.379    

Slack (MET) :             14.396ns  (required time - arrival time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.652ns  (MaxDelay Path 15.652ns)
  Data Path Delay:        1.153ns  (logic 0.518ns (44.920%)  route 0.635ns (55.080%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.652ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y66                                       0.000     0.000 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X8Y66          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.635     1.153    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[10]
    SLICE_X9Y67          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.652    15.652    
    SLICE_X9Y67          FDRE (Setup_fdre_C_D)       -0.103    15.549    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                         15.549    
                         arrival time                          -1.153    
  -------------------------------------------------------------------
                         slack                                 14.396    

Slack (MET) :             14.407ns  (required time - arrival time)
  Source:                 bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Path Group:             clk_out2_bd_DAW_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.652ns  (MaxDelay Path 15.652ns)
  Data Path Delay:        1.202ns  (logic 0.518ns (43.080%)  route 0.684ns (56.920%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.652ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y64                                       0.000     0.000 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X8Y64          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.684     1.202    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X6Y61          FDRE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.652    15.652    
    SLICE_X6Y61          FDRE (Setup_fdre_C_D)       -0.043    15.609    bd_DAW_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         15.609    
                         arrival time                          -1.202    
  -------------------------------------------------------------------
                         slack                                 14.407    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_bd_DAW_clk_wiz_0_0
  To Clock:  clk_out1_bd_DAW_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       13.086ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.643ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.086ns  (required time - arrival time)
  Source:                 bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.652ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@15.652ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.131ns  (logic 0.456ns (21.401%)  route 1.675ns (78.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.010ns = ( 13.642 - 15.652 ) 
    Source Clock Delay      (SCD):    -2.480ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.539    -2.480    bd_DAW_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X15Y73         FDRE                                         r  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y73         FDRE (Prop_fdre_C_Q)         0.456    -2.024 f  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=75, routed)          1.675    -0.349    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X3Y63          FDCE                                         f  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                     15.652    15.652 r  
    W5                                                0.000    15.652 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.652    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    17.040 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.221    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    10.472 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    12.048    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.139 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.504    13.642    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X3Y63          FDCE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[0]/C
                         clock pessimism             -0.427    13.215    
                         clock uncertainty           -0.074    13.142    
    SLICE_X3Y63          FDCE (Recov_fdce_C_CLR)     -0.405    12.737    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[0]
  -------------------------------------------------------------------
                         required time                         12.737    
                         arrival time                           0.349    
  -------------------------------------------------------------------
                         slack                                 13.086    

Slack (MET) :             13.086ns  (required time - arrival time)
  Source:                 bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.652ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@15.652ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.131ns  (logic 0.456ns (21.401%)  route 1.675ns (78.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.010ns = ( 13.642 - 15.652 ) 
    Source Clock Delay      (SCD):    -2.480ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.539    -2.480    bd_DAW_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X15Y73         FDRE                                         r  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y73         FDRE (Prop_fdre_C_Q)         0.456    -2.024 f  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=75, routed)          1.675    -0.349    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X3Y63          FDCE                                         f  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                     15.652    15.652 r  
    W5                                                0.000    15.652 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.652    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    17.040 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.221    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    10.472 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    12.048    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.139 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.504    13.642    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X3Y63          FDCE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[1]/C
                         clock pessimism             -0.427    13.215    
                         clock uncertainty           -0.074    13.142    
    SLICE_X3Y63          FDCE (Recov_fdce_C_CLR)     -0.405    12.737    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[1]
  -------------------------------------------------------------------
                         required time                         12.737    
                         arrival time                           0.349    
  -------------------------------------------------------------------
                         slack                                 13.086    

Slack (MET) :             13.086ns  (required time - arrival time)
  Source:                 bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.652ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@15.652ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.131ns  (logic 0.456ns (21.401%)  route 1.675ns (78.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.010ns = ( 13.642 - 15.652 ) 
    Source Clock Delay      (SCD):    -2.480ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.539    -2.480    bd_DAW_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X15Y73         FDRE                                         r  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y73         FDRE (Prop_fdre_C_Q)         0.456    -2.024 f  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=75, routed)          1.675    -0.349    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X3Y63          FDCE                                         f  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                     15.652    15.652 r  
    W5                                                0.000    15.652 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.652    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    17.040 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.221    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    10.472 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    12.048    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.139 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.504    13.642    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X3Y63          FDCE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[2]/C
                         clock pessimism             -0.427    13.215    
                         clock uncertainty           -0.074    13.142    
    SLICE_X3Y63          FDCE (Recov_fdce_C_CLR)     -0.405    12.737    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[2]
  -------------------------------------------------------------------
                         required time                         12.737    
                         arrival time                           0.349    
  -------------------------------------------------------------------
                         slack                                 13.086    

Slack (MET) :             13.086ns  (required time - arrival time)
  Source:                 bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.652ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@15.652ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.131ns  (logic 0.456ns (21.401%)  route 1.675ns (78.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.010ns = ( 13.642 - 15.652 ) 
    Source Clock Delay      (SCD):    -2.480ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.539    -2.480    bd_DAW_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X15Y73         FDRE                                         r  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y73         FDRE (Prop_fdre_C_Q)         0.456    -2.024 f  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=75, routed)          1.675    -0.349    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X3Y63          FDCE                                         f  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                     15.652    15.652 r  
    W5                                                0.000    15.652 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.652    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    17.040 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.221    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    10.472 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    12.048    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.139 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.504    13.642    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X3Y63          FDCE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[3]/C
                         clock pessimism             -0.427    13.215    
                         clock uncertainty           -0.074    13.142    
    SLICE_X3Y63          FDCE (Recov_fdce_C_CLR)     -0.405    12.737    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[3]
  -------------------------------------------------------------------
                         required time                         12.737    
                         arrival time                           0.349    
  -------------------------------------------------------------------
                         slack                                 13.086    

Slack (MET) :             13.086ns  (required time - arrival time)
  Source:                 bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.652ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@15.652ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.131ns  (logic 0.456ns (21.401%)  route 1.675ns (78.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.010ns = ( 13.642 - 15.652 ) 
    Source Clock Delay      (SCD):    -2.480ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.539    -2.480    bd_DAW_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X15Y73         FDRE                                         r  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y73         FDRE (Prop_fdre_C_Q)         0.456    -2.024 f  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=75, routed)          1.675    -0.349    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X3Y63          FDCE                                         f  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                     15.652    15.652 r  
    W5                                                0.000    15.652 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.652    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    17.040 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.221    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    10.472 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    12.048    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.139 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.504    13.642    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X3Y63          FDCE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[4]/C
                         clock pessimism             -0.427    13.215    
                         clock uncertainty           -0.074    13.142    
    SLICE_X3Y63          FDCE (Recov_fdce_C_CLR)     -0.405    12.737    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[4]
  -------------------------------------------------------------------
                         required time                         12.737    
                         arrival time                           0.349    
  -------------------------------------------------------------------
                         slack                                 13.086    

Slack (MET) :             13.086ns  (required time - arrival time)
  Source:                 bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.652ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@15.652ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.131ns  (logic 0.456ns (21.401%)  route 1.675ns (78.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.010ns = ( 13.642 - 15.652 ) 
    Source Clock Delay      (SCD):    -2.480ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.539    -2.480    bd_DAW_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X15Y73         FDRE                                         r  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y73         FDRE (Prop_fdre_C_Q)         0.456    -2.024 f  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=75, routed)          1.675    -0.349    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X3Y63          FDCE                                         f  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                     15.652    15.652 r  
    W5                                                0.000    15.652 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.652    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    17.040 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.221    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    10.472 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    12.048    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.139 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.504    13.642    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X3Y63          FDCE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[5]/C
                         clock pessimism             -0.427    13.215    
                         clock uncertainty           -0.074    13.142    
    SLICE_X3Y63          FDCE (Recov_fdce_C_CLR)     -0.405    12.737    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[5]
  -------------------------------------------------------------------
                         required time                         12.737    
                         arrival time                           0.349    
  -------------------------------------------------------------------
                         slack                                 13.086    

Slack (MET) :             13.086ns  (required time - arrival time)
  Source:                 bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.652ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@15.652ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.131ns  (logic 0.456ns (21.401%)  route 1.675ns (78.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.010ns = ( 13.642 - 15.652 ) 
    Source Clock Delay      (SCD):    -2.480ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.539    -2.480    bd_DAW_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X15Y73         FDRE                                         r  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y73         FDRE (Prop_fdre_C_Q)         0.456    -2.024 f  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=75, routed)          1.675    -0.349    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X3Y63          FDCE                                         f  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                     15.652    15.652 r  
    W5                                                0.000    15.652 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.652    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    17.040 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.221    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    10.472 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    12.048    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.139 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.504    13.642    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X3Y63          FDCE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[6]/C
                         clock pessimism             -0.427    13.215    
                         clock uncertainty           -0.074    13.142    
    SLICE_X3Y63          FDCE (Recov_fdce_C_CLR)     -0.405    12.737    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[6]
  -------------------------------------------------------------------
                         required time                         12.737    
                         arrival time                           0.349    
  -------------------------------------------------------------------
                         slack                                 13.086    

Slack (MET) :             13.086ns  (required time - arrival time)
  Source:                 bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.652ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@15.652ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.131ns  (logic 0.456ns (21.401%)  route 1.675ns (78.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.010ns = ( 13.642 - 15.652 ) 
    Source Clock Delay      (SCD):    -2.480ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.539    -2.480    bd_DAW_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X15Y73         FDRE                                         r  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y73         FDRE (Prop_fdre_C_Q)         0.456    -2.024 f  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=75, routed)          1.675    -0.349    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X3Y63          FDCE                                         f  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                     15.652    15.652 r  
    W5                                                0.000    15.652 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.652    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    17.040 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.221    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    10.472 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    12.048    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.139 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.504    13.642    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X3Y63          FDCE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[7]/C
                         clock pessimism             -0.427    13.215    
                         clock uncertainty           -0.074    13.142    
    SLICE_X3Y63          FDCE (Recov_fdce_C_CLR)     -0.405    12.737    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[7]
  -------------------------------------------------------------------
                         required time                         12.737    
                         arrival time                           0.349    
  -------------------------------------------------------------------
                         slack                                 13.086    

Slack (MET) :             13.130ns  (required time - arrival time)
  Source:                 bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FSM_sequential_state_TX_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.652ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@15.652ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.131ns  (logic 0.456ns (21.401%)  route 1.675ns (78.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.010ns = ( 13.642 - 15.652 ) 
    Source Clock Delay      (SCD):    -2.480ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.539    -2.480    bd_DAW_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X15Y73         FDRE                                         r  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y73         FDRE (Prop_fdre_C_Q)         0.456    -2.024 f  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=75, routed)          1.675    -0.349    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X2Y63          FDPE                                         f  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FSM_sequential_state_TX_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                     15.652    15.652 r  
    W5                                                0.000    15.652 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.652    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    17.040 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.221    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    10.472 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    12.048    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.139 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.504    13.642    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X2Y63          FDPE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FSM_sequential_state_TX_reg[0]/C
                         clock pessimism             -0.427    13.215    
                         clock uncertainty           -0.074    13.142    
    SLICE_X2Y63          FDPE (Recov_fdpe_C_PRE)     -0.361    12.781    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FSM_sequential_state_TX_reg[0]
  -------------------------------------------------------------------
                         required time                         12.781    
                         arrival time                           0.349    
  -------------------------------------------------------------------
                         slack                                 13.130    

Slack (MET) :             13.130ns  (required time - arrival time)
  Source:                 bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_stb_reg/CLR
                            (recovery check against rising-edge clock clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.652ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@15.652ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.131ns  (logic 0.456ns (21.401%)  route 1.675ns (78.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.010ns = ( 13.642 - 15.652 ) 
    Source Clock Delay      (SCD):    -2.480ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.539    -2.480    bd_DAW_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X15Y73         FDRE                                         r  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y73         FDRE (Prop_fdre_C_Q)         0.456    -2.024 f  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=75, routed)          1.675    -0.349    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X2Y63          FDCE                                         f  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_stb_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                     15.652    15.652 r  
    W5                                                0.000    15.652 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.652    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    17.040 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.221    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    10.472 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    12.048    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.139 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.504    13.642    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X2Y63          FDCE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_stb_reg/C
                         clock pessimism             -0.427    13.215    
                         clock uncertainty           -0.074    13.142    
    SLICE_X2Y63          FDCE (Recov_fdce_C_CLR)     -0.361    12.781    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_stb_reg
  -------------------------------------------------------------------
                         required time                         12.781    
                         arrival time                           0.349    
  -------------------------------------------------------------------
                         slack                                 13.130    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.643ns  (arrival time - required time)
  Source:                 bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.141ns (23.711%)  route 0.454ns (76.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.552    -0.577    bd_DAW_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X15Y73         FDRE                                         r  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.436 f  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=75, routed)          0.454     0.017    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X14Y68         FDCE                                         f  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.824    -0.344    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X14Y68         FDCE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[0]/C
                         clock pessimism             -0.214    -0.558    
    SLICE_X14Y68         FDCE (Remov_fdce_C_CLR)     -0.067    -0.625    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[0]
  -------------------------------------------------------------------
                         required time                          0.625    
                         arrival time                           0.017    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.643ns  (arrival time - required time)
  Source:                 bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.141ns (23.711%)  route 0.454ns (76.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.552    -0.577    bd_DAW_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X15Y73         FDRE                                         r  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.436 f  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=75, routed)          0.454     0.017    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X14Y68         FDCE                                         f  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.824    -0.344    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X14Y68         FDCE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[1]/C
                         clock pessimism             -0.214    -0.558    
    SLICE_X14Y68         FDCE (Remov_fdce_C_CLR)     -0.067    -0.625    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[1]
  -------------------------------------------------------------------
                         required time                          0.625    
                         arrival time                           0.017    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.643ns  (arrival time - required time)
  Source:                 bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.141ns (23.711%)  route 0.454ns (76.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.552    -0.577    bd_DAW_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X15Y73         FDRE                                         r  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.436 f  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=75, routed)          0.454     0.017    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X14Y68         FDCE                                         f  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.824    -0.344    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X14Y68         FDCE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[2]/C
                         clock pessimism             -0.214    -0.558    
    SLICE_X14Y68         FDCE (Remov_fdce_C_CLR)     -0.067    -0.625    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[2]
  -------------------------------------------------------------------
                         required time                          0.625    
                         arrival time                           0.017    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.643ns  (arrival time - required time)
  Source:                 bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.141ns (23.711%)  route 0.454ns (76.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.552    -0.577    bd_DAW_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X15Y73         FDRE                                         r  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.436 f  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=75, routed)          0.454     0.017    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X14Y68         FDCE                                         f  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.824    -0.344    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X14Y68         FDCE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[3]/C
                         clock pessimism             -0.214    -0.558    
    SLICE_X14Y68         FDCE (Remov_fdce_C_CLR)     -0.067    -0.625    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[3]
  -------------------------------------------------------------------
                         required time                          0.625    
                         arrival time                           0.017    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.643ns  (arrival time - required time)
  Source:                 bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.141ns (23.711%)  route 0.454ns (76.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.552    -0.577    bd_DAW_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X15Y73         FDRE                                         r  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.436 f  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=75, routed)          0.454     0.017    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X14Y68         FDCE                                         f  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.824    -0.344    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X14Y68         FDCE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[4]/C
                         clock pessimism             -0.214    -0.558    
    SLICE_X14Y68         FDCE (Remov_fdce_C_CLR)     -0.067    -0.625    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[4]
  -------------------------------------------------------------------
                         required time                          0.625    
                         arrival time                           0.017    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.643ns  (arrival time - required time)
  Source:                 bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.141ns (23.711%)  route 0.454ns (76.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.552    -0.577    bd_DAW_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X15Y73         FDRE                                         r  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.436 f  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=75, routed)          0.454     0.017    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X14Y68         FDCE                                         f  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.824    -0.344    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X14Y68         FDCE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[5]/C
                         clock pessimism             -0.214    -0.558    
    SLICE_X14Y68         FDCE (Remov_fdce_C_CLR)     -0.067    -0.625    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[5]
  -------------------------------------------------------------------
                         required time                          0.625    
                         arrival time                           0.017    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.643ns  (arrival time - required time)
  Source:                 bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.141ns (23.711%)  route 0.454ns (76.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.552    -0.577    bd_DAW_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X15Y73         FDRE                                         r  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.436 f  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=75, routed)          0.454     0.017    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X14Y68         FDCE                                         f  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.824    -0.344    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X14Y68         FDCE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[6]/C
                         clock pessimism             -0.214    -0.558    
    SLICE_X14Y68         FDCE (Remov_fdce_C_CLR)     -0.067    -0.625    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[6]
  -------------------------------------------------------------------
                         required time                          0.625    
                         arrival time                           0.017    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.643ns  (arrival time - required time)
  Source:                 bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.141ns (23.711%)  route 0.454ns (76.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.552    -0.577    bd_DAW_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X15Y73         FDRE                                         r  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.436 f  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=75, routed)          0.454     0.017    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X14Y68         FDCE                                         f  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.824    -0.344    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X14Y68         FDCE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[7]/C
                         clock pessimism             -0.214    -0.558    
    SLICE_X14Y68         FDCE (Remov_fdce_C_CLR)     -0.067    -0.625    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[7]
  -------------------------------------------------------------------
                         required time                          0.625    
                         arrival time                           0.017    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.710ns  (arrival time - required time)
  Source:                 bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_wr_en_reg/CLR
                            (removal check against rising-edge clock clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.141ns (21.281%)  route 0.522ns (78.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.552    -0.577    bd_DAW_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X15Y73         FDRE                                         r  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.436 f  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=75, routed)          0.522     0.085    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X14Y67         FDCE                                         f  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_wr_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.825    -0.343    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X14Y67         FDCE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_wr_en_reg/C
                         clock pessimism             -0.214    -0.557    
    SLICE_X14Y67         FDCE (Remov_fdce_C_CLR)     -0.067    -0.624    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_wr_en_reg
  -------------------------------------------------------------------
                         required time                          0.624    
                         arrival time                           0.085    
  -------------------------------------------------------------------
                         slack                                  0.710    

Slack (MET) :             0.892ns  (arrival time - required time)
  Source:                 bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Destination:            bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_TX_rd_en_reg/CLR
                            (removal check against rising-edge clock clk_out1_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@7.826ns period=15.652ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out1_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.141ns (15.705%)  route 0.757ns (84.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.552    -0.577    bd_DAW_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X15Y73         FDRE                                         r  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.436 f  bd_DAW_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=75, routed)          0.757     0.321    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X2Y63          FDCE                                         f  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_TX_rd_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out1_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.858    -0.310    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X2Y63          FDCE                                         r  bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_TX_rd_en_reg/C
                         clock pessimism             -0.194    -0.504    
    SLICE_X2Y63          FDCE (Remov_fdce_C_CLR)     -0.067    -0.571    bd_DAW_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_TX_rd_en_reg
  -------------------------------------------------------------------
                         required time                          0.571    
                         arrival time                           0.321    
  -------------------------------------------------------------------
                         slack                                  0.892    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_bd_DAW_clk_wiz_0_0
  To Clock:  clk_out2_bd_DAW_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.483ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.449ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.483ns  (required time - arrival time)
  Source:                 bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Destination:            bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_DX_CHANNEL/shift_reg0_reg_c_21/CLR
                            (recovery check against rising-edge clock clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.913ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@3.913ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.771ns  (logic 0.609ns (21.976%)  route 2.162ns (78.024%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 1.892 - 3.913 ) 
    Source Clock Delay      (SCD):    -2.465ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=768, routed)         1.554    -2.465    bd_DAW_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X11Y61         FDRE                                         r  bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y61         FDRE (Prop_fdre_C_Q)         0.456    -2.009 r  bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=77, routed)          1.036    -0.973    bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_SX_CHANNEL/resetn
    SLICE_X8Y68          LUT1 (Prop_lut1_I0_O)        0.153    -0.820 f  bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_SX_CHANNEL/FSM_onehot_STATUS[1]_i_3/O
                         net (fo=142, routed)         1.126     0.306    bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_DX_CHANNEL/sum_reg[20]_0
    SLICE_X7Y72          FDCE                                         f  bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_DX_CHANNEL/shift_reg0_reg_c_21/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      3.913     3.913 r  
    W5                                                0.000     3.913 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.913    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.301 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.482    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -1.268 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     0.309    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.400 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=768, routed)         1.493     1.892    bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_DX_CHANNEL/aclk
    SLICE_X7Y72          FDCE                                         r  bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_DX_CHANNEL/shift_reg0_reg_c_21/C
                         clock pessimism             -0.427     1.465    
                         clock uncertainty           -0.064     1.401    
    SLICE_X7Y72          FDCE (Recov_fdce_C_CLR)     -0.612     0.789    bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_DX_CHANNEL/shift_reg0_reg_c_21
  -------------------------------------------------------------------
                         required time                          0.789    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.483ns  (required time - arrival time)
  Source:                 bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Destination:            bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_DX_CHANNEL/shift_reg0_reg_c_22/CLR
                            (recovery check against rising-edge clock clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.913ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@3.913ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.771ns  (logic 0.609ns (21.976%)  route 2.162ns (78.024%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 1.892 - 3.913 ) 
    Source Clock Delay      (SCD):    -2.465ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=768, routed)         1.554    -2.465    bd_DAW_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X11Y61         FDRE                                         r  bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y61         FDRE (Prop_fdre_C_Q)         0.456    -2.009 r  bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=77, routed)          1.036    -0.973    bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_SX_CHANNEL/resetn
    SLICE_X8Y68          LUT1 (Prop_lut1_I0_O)        0.153    -0.820 f  bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_SX_CHANNEL/FSM_onehot_STATUS[1]_i_3/O
                         net (fo=142, routed)         1.126     0.306    bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_DX_CHANNEL/sum_reg[20]_0
    SLICE_X7Y72          FDCE                                         f  bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_DX_CHANNEL/shift_reg0_reg_c_22/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      3.913     3.913 r  
    W5                                                0.000     3.913 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.913    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.301 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.482    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -1.268 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     0.309    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.400 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=768, routed)         1.493     1.892    bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_DX_CHANNEL/aclk
    SLICE_X7Y72          FDCE                                         r  bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_DX_CHANNEL/shift_reg0_reg_c_22/C
                         clock pessimism             -0.427     1.465    
                         clock uncertainty           -0.064     1.401    
    SLICE_X7Y72          FDCE (Recov_fdce_C_CLR)     -0.612     0.789    bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_DX_CHANNEL/shift_reg0_reg_c_22
  -------------------------------------------------------------------
                         required time                          0.789    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.483ns  (required time - arrival time)
  Source:                 bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Destination:            bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_DX_CHANNEL/shift_reg0_reg_c_23/CLR
                            (recovery check against rising-edge clock clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.913ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@3.913ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.771ns  (logic 0.609ns (21.976%)  route 2.162ns (78.024%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 1.892 - 3.913 ) 
    Source Clock Delay      (SCD):    -2.465ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=768, routed)         1.554    -2.465    bd_DAW_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X11Y61         FDRE                                         r  bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y61         FDRE (Prop_fdre_C_Q)         0.456    -2.009 r  bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=77, routed)          1.036    -0.973    bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_SX_CHANNEL/resetn
    SLICE_X8Y68          LUT1 (Prop_lut1_I0_O)        0.153    -0.820 f  bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_SX_CHANNEL/FSM_onehot_STATUS[1]_i_3/O
                         net (fo=142, routed)         1.126     0.306    bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_DX_CHANNEL/sum_reg[20]_0
    SLICE_X7Y72          FDCE                                         f  bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_DX_CHANNEL/shift_reg0_reg_c_23/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      3.913     3.913 r  
    W5                                                0.000     3.913 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.913    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.301 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.482    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -1.268 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     0.309    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.400 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=768, routed)         1.493     1.892    bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_DX_CHANNEL/aclk
    SLICE_X7Y72          FDCE                                         r  bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_DX_CHANNEL/shift_reg0_reg_c_23/C
                         clock pessimism             -0.427     1.465    
                         clock uncertainty           -0.064     1.401    
    SLICE_X7Y72          FDCE (Recov_fdce_C_CLR)     -0.612     0.789    bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_DX_CHANNEL/shift_reg0_reg_c_23
  -------------------------------------------------------------------
                         required time                          0.789    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.483ns  (required time - arrival time)
  Source:                 bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Destination:            bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_DX_CHANNEL/shift_reg0_reg_c_24/CLR
                            (recovery check against rising-edge clock clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.913ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@3.913ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.771ns  (logic 0.609ns (21.976%)  route 2.162ns (78.024%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 1.892 - 3.913 ) 
    Source Clock Delay      (SCD):    -2.465ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=768, routed)         1.554    -2.465    bd_DAW_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X11Y61         FDRE                                         r  bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y61         FDRE (Prop_fdre_C_Q)         0.456    -2.009 r  bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=77, routed)          1.036    -0.973    bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_SX_CHANNEL/resetn
    SLICE_X8Y68          LUT1 (Prop_lut1_I0_O)        0.153    -0.820 f  bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_SX_CHANNEL/FSM_onehot_STATUS[1]_i_3/O
                         net (fo=142, routed)         1.126     0.306    bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_DX_CHANNEL/sum_reg[20]_0
    SLICE_X7Y72          FDCE                                         f  bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_DX_CHANNEL/shift_reg0_reg_c_24/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      3.913     3.913 r  
    W5                                                0.000     3.913 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.913    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.301 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.482    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -1.268 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     0.309    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.400 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=768, routed)         1.493     1.892    bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_DX_CHANNEL/aclk
    SLICE_X7Y72          FDCE                                         r  bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_DX_CHANNEL/shift_reg0_reg_c_24/C
                         clock pessimism             -0.427     1.465    
                         clock uncertainty           -0.064     1.401    
    SLICE_X7Y72          FDCE (Recov_fdce_C_CLR)     -0.612     0.789    bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_DX_CHANNEL/shift_reg0_reg_c_24
  -------------------------------------------------------------------
                         required time                          0.789    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.483ns  (required time - arrival time)
  Source:                 bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Destination:            bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_DX_CHANNEL/sum_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.913ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@3.913ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.771ns  (logic 0.609ns (21.976%)  route 2.162ns (78.024%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 1.892 - 3.913 ) 
    Source Clock Delay      (SCD):    -2.465ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=768, routed)         1.554    -2.465    bd_DAW_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X11Y61         FDRE                                         r  bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y61         FDRE (Prop_fdre_C_Q)         0.456    -2.009 r  bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=77, routed)          1.036    -0.973    bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_SX_CHANNEL/resetn
    SLICE_X8Y68          LUT1 (Prop_lut1_I0_O)        0.153    -0.820 f  bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_SX_CHANNEL/FSM_onehot_STATUS[1]_i_3/O
                         net (fo=142, routed)         1.126     0.306    bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_DX_CHANNEL/sum_reg[20]_0
    SLICE_X7Y72          FDCE                                         f  bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_DX_CHANNEL/sum_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      3.913     3.913 r  
    W5                                                0.000     3.913 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.913    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.301 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.482    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -1.268 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     0.309    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.400 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=768, routed)         1.493     1.892    bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_DX_CHANNEL/aclk
    SLICE_X7Y72          FDCE                                         r  bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_DX_CHANNEL/sum_reg[16]/C
                         clock pessimism             -0.427     1.465    
                         clock uncertainty           -0.064     1.401    
    SLICE_X7Y72          FDCE (Recov_fdce_C_CLR)     -0.612     0.789    bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_DX_CHANNEL/sum_reg[16]
  -------------------------------------------------------------------
                         required time                          0.789    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.483ns  (required time - arrival time)
  Source:                 bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Destination:            bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_DX_CHANNEL/sum_reg[17]/CLR
                            (recovery check against rising-edge clock clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.913ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@3.913ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.771ns  (logic 0.609ns (21.976%)  route 2.162ns (78.024%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 1.892 - 3.913 ) 
    Source Clock Delay      (SCD):    -2.465ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=768, routed)         1.554    -2.465    bd_DAW_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X11Y61         FDRE                                         r  bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y61         FDRE (Prop_fdre_C_Q)         0.456    -2.009 r  bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=77, routed)          1.036    -0.973    bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_SX_CHANNEL/resetn
    SLICE_X8Y68          LUT1 (Prop_lut1_I0_O)        0.153    -0.820 f  bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_SX_CHANNEL/FSM_onehot_STATUS[1]_i_3/O
                         net (fo=142, routed)         1.126     0.306    bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_DX_CHANNEL/sum_reg[20]_0
    SLICE_X7Y72          FDCE                                         f  bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_DX_CHANNEL/sum_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      3.913     3.913 r  
    W5                                                0.000     3.913 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.913    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.301 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.482    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -1.268 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     0.309    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.400 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=768, routed)         1.493     1.892    bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_DX_CHANNEL/aclk
    SLICE_X7Y72          FDCE                                         r  bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_DX_CHANNEL/sum_reg[17]/C
                         clock pessimism             -0.427     1.465    
                         clock uncertainty           -0.064     1.401    
    SLICE_X7Y72          FDCE (Recov_fdce_C_CLR)     -0.612     0.789    bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_DX_CHANNEL/sum_reg[17]
  -------------------------------------------------------------------
                         required time                          0.789    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.483ns  (required time - arrival time)
  Source:                 bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Destination:            bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_DX_CHANNEL/sum_reg[18]/CLR
                            (recovery check against rising-edge clock clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.913ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@3.913ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.771ns  (logic 0.609ns (21.976%)  route 2.162ns (78.024%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 1.892 - 3.913 ) 
    Source Clock Delay      (SCD):    -2.465ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=768, routed)         1.554    -2.465    bd_DAW_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X11Y61         FDRE                                         r  bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y61         FDRE (Prop_fdre_C_Q)         0.456    -2.009 r  bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=77, routed)          1.036    -0.973    bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_SX_CHANNEL/resetn
    SLICE_X8Y68          LUT1 (Prop_lut1_I0_O)        0.153    -0.820 f  bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_SX_CHANNEL/FSM_onehot_STATUS[1]_i_3/O
                         net (fo=142, routed)         1.126     0.306    bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_DX_CHANNEL/sum_reg[20]_0
    SLICE_X7Y72          FDCE                                         f  bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_DX_CHANNEL/sum_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      3.913     3.913 r  
    W5                                                0.000     3.913 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.913    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.301 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.482    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -1.268 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     0.309    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.400 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=768, routed)         1.493     1.892    bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_DX_CHANNEL/aclk
    SLICE_X7Y72          FDCE                                         r  bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_DX_CHANNEL/sum_reg[18]/C
                         clock pessimism             -0.427     1.465    
                         clock uncertainty           -0.064     1.401    
    SLICE_X7Y72          FDCE (Recov_fdce_C_CLR)     -0.612     0.789    bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_DX_CHANNEL/sum_reg[18]
  -------------------------------------------------------------------
                         required time                          0.789    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.483ns  (required time - arrival time)
  Source:                 bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Destination:            bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_DX_CHANNEL/sum_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.913ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@3.913ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.771ns  (logic 0.609ns (21.976%)  route 2.162ns (78.024%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 1.892 - 3.913 ) 
    Source Clock Delay      (SCD):    -2.465ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=768, routed)         1.554    -2.465    bd_DAW_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X11Y61         FDRE                                         r  bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y61         FDRE (Prop_fdre_C_Q)         0.456    -2.009 r  bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=77, routed)          1.036    -0.973    bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_SX_CHANNEL/resetn
    SLICE_X8Y68          LUT1 (Prop_lut1_I0_O)        0.153    -0.820 f  bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_SX_CHANNEL/FSM_onehot_STATUS[1]_i_3/O
                         net (fo=142, routed)         1.126     0.306    bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_DX_CHANNEL/sum_reg[20]_0
    SLICE_X7Y72          FDCE                                         f  bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_DX_CHANNEL/sum_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      3.913     3.913 r  
    W5                                                0.000     3.913 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.913    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.301 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.482    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -1.268 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     0.309    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.400 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=768, routed)         1.493     1.892    bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_DX_CHANNEL/aclk
    SLICE_X7Y72          FDCE                                         r  bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_DX_CHANNEL/sum_reg[19]/C
                         clock pessimism             -0.427     1.465    
                         clock uncertainty           -0.064     1.401    
    SLICE_X7Y72          FDCE (Recov_fdce_C_CLR)     -0.612     0.789    bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_DX_CHANNEL/sum_reg[19]
  -------------------------------------------------------------------
                         required time                          0.789    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.517ns  (required time - arrival time)
  Source:                 bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Destination:            bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_SX_CHANNEL/shift_reg0_reg_c_35/CLR
                            (recovery check against rising-edge clock clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.913ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@3.913ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.667ns  (logic 0.609ns (22.832%)  route 2.058ns (77.168%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.091ns = ( 1.822 - 3.913 ) 
    Source Clock Delay      (SCD):    -2.465ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=768, routed)         1.554    -2.465    bd_DAW_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X11Y61         FDRE                                         r  bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y61         FDRE (Prop_fdre_C_Q)         0.456    -2.009 r  bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=77, routed)          1.036    -0.973    bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_SX_CHANNEL/resetn
    SLICE_X8Y68          LUT1 (Prop_lut1_I0_O)        0.153    -0.820 f  bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_SX_CHANNEL/FSM_onehot_STATUS[1]_i_3/O
                         net (fo=142, routed)         1.023     0.202    bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_SX_CHANNEL/resetn_0
    SLICE_X9Y75          FDCE                                         f  bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_SX_CHANNEL/shift_reg0_reg_c_35/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      3.913     3.913 r  
    W5                                                0.000     3.913 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.913    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.301 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.482    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -1.268 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     0.309    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.400 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=768, routed)         1.423     1.822    bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_SX_CHANNEL/aclk
    SLICE_X9Y75          FDCE                                         r  bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_SX_CHANNEL/shift_reg0_reg_c_35/C
                         clock pessimism             -0.427     1.395    
                         clock uncertainty           -0.064     1.331    
    SLICE_X9Y75          FDCE (Recov_fdce_C_CLR)     -0.612     0.719    bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_SX_CHANNEL/shift_reg0_reg_c_35
  -------------------------------------------------------------------
                         required time                          0.719    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.517ns  (required time - arrival time)
  Source:                 bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Destination:            bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_SX_CHANNEL/shift_reg0_reg_c_36/CLR
                            (recovery check against rising-edge clock clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.913ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@3.913ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.667ns  (logic 0.609ns (22.832%)  route 2.058ns (77.168%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.091ns = ( 1.822 - 3.913 ) 
    Source Clock Delay      (SCD):    -2.465ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=768, routed)         1.554    -2.465    bd_DAW_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X11Y61         FDRE                                         r  bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y61         FDRE (Prop_fdre_C_Q)         0.456    -2.009 r  bd_DAW_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=77, routed)          1.036    -0.973    bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_SX_CHANNEL/resetn
    SLICE_X8Y68          LUT1 (Prop_lut1_I0_O)        0.153    -0.820 f  bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_SX_CHANNEL/FSM_onehot_STATUS[1]_i_3/O
                         net (fo=142, routed)         1.023     0.202    bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_SX_CHANNEL/resetn_0
    SLICE_X9Y75          FDCE                                         f  bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_SX_CHANNEL/shift_reg0_reg_c_36/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      3.913     3.913 r  
    W5                                                0.000     3.913 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.913    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.301 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.482    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -1.268 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     0.309    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.400 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=768, routed)         1.423     1.822    bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_SX_CHANNEL/aclk
    SLICE_X9Y75          FDCE                                         r  bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_SX_CHANNEL/shift_reg0_reg_c_36/C
                         clock pessimism             -0.427     1.395    
                         clock uncertainty           -0.064     1.331    
    SLICE_X9Y75          FDCE (Recov_fdce_C_CLR)     -0.612     0.719    bd_DAW_i/AXI4_S_interface_FSM_0/U0/IIR_SX_CHANNEL/shift_reg0_reg_c_36
  -------------------------------------------------------------------
                         required time                          0.719    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.517    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Destination:            bd_DAW_i/debouncer_0/U0/counter_reg[17]/CLR
                            (removal check against rising-edge clock clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.164ns (44.583%)  route 0.204ns (55.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=768, routed)         0.581    -0.548    bd_DAW_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X6Y77          FDRE                                         r  bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.164    -0.384 f  bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=48, routed)          0.204    -0.180    bd_DAW_i/debouncer_0/U0/reset
    SLICE_X7Y76          FDCE                                         f  bd_DAW_i/debouncer_0/U0/counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=768, routed)         0.846    -0.322    bd_DAW_i/debouncer_0/U0/clk
    SLICE_X7Y76          FDCE                                         r  bd_DAW_i/debouncer_0/U0/counter_reg[17]/C
                         clock pessimism             -0.215    -0.537    
    SLICE_X7Y76          FDCE (Remov_fdce_C_CLR)     -0.092    -0.629    bd_DAW_i/debouncer_0/U0/counter_reg[17]
  -------------------------------------------------------------------
                         required time                          0.629    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Destination:            bd_DAW_i/debouncer_0/U0/counter_reg[18]/CLR
                            (removal check against rising-edge clock clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.164ns (44.583%)  route 0.204ns (55.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=768, routed)         0.581    -0.548    bd_DAW_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X6Y77          FDRE                                         r  bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.164    -0.384 f  bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=48, routed)          0.204    -0.180    bd_DAW_i/debouncer_0/U0/reset
    SLICE_X7Y76          FDCE                                         f  bd_DAW_i/debouncer_0/U0/counter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=768, routed)         0.846    -0.322    bd_DAW_i/debouncer_0/U0/clk
    SLICE_X7Y76          FDCE                                         r  bd_DAW_i/debouncer_0/U0/counter_reg[18]/C
                         clock pessimism             -0.215    -0.537    
    SLICE_X7Y76          FDCE (Remov_fdce_C_CLR)     -0.092    -0.629    bd_DAW_i/debouncer_0/U0/counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.629    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.486ns  (arrival time - required time)
  Source:                 bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Destination:            bd_DAW_i/debouncer_1/U0/counter_reg[15]/CLR
                            (removal check against rising-edge clock clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.164ns (38.353%)  route 0.264ns (61.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=768, routed)         0.581    -0.548    bd_DAW_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X6Y77          FDRE                                         r  bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.164    -0.384 f  bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=48, routed)          0.264    -0.121    bd_DAW_i/debouncer_1/U0/reset
    SLICE_X3Y76          FDCE                                         f  bd_DAW_i/debouncer_1/U0/counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=768, routed)         0.848    -0.320    bd_DAW_i/debouncer_1/U0/clk
    SLICE_X3Y76          FDCE                                         r  bd_DAW_i/debouncer_1/U0/counter_reg[15]/C
                         clock pessimism             -0.194    -0.514    
    SLICE_X3Y76          FDCE (Remov_fdce_C_CLR)     -0.092    -0.606    bd_DAW_i/debouncer_1/U0/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.606    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.486    

Slack (MET) :             0.486ns  (arrival time - required time)
  Source:                 bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Destination:            bd_DAW_i/debouncer_1/U0/counter_reg[16]/CLR
                            (removal check against rising-edge clock clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.164ns (38.353%)  route 0.264ns (61.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=768, routed)         0.581    -0.548    bd_DAW_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X6Y77          FDRE                                         r  bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.164    -0.384 f  bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=48, routed)          0.264    -0.121    bd_DAW_i/debouncer_1/U0/reset
    SLICE_X3Y76          FDCE                                         f  bd_DAW_i/debouncer_1/U0/counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=768, routed)         0.848    -0.320    bd_DAW_i/debouncer_1/U0/clk
    SLICE_X3Y76          FDCE                                         r  bd_DAW_i/debouncer_1/U0/counter_reg[16]/C
                         clock pessimism             -0.194    -0.514    
    SLICE_X3Y76          FDCE (Remov_fdce_C_CLR)     -0.092    -0.606    bd_DAW_i/debouncer_1/U0/counter_reg[16]
  -------------------------------------------------------------------
                         required time                          0.606    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.486    

Slack (MET) :             0.486ns  (arrival time - required time)
  Source:                 bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Destination:            bd_DAW_i/debouncer_1/U0/counter_reg[17]/CLR
                            (removal check against rising-edge clock clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.164ns (38.353%)  route 0.264ns (61.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=768, routed)         0.581    -0.548    bd_DAW_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X6Y77          FDRE                                         r  bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.164    -0.384 f  bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=48, routed)          0.264    -0.121    bd_DAW_i/debouncer_1/U0/reset
    SLICE_X3Y76          FDCE                                         f  bd_DAW_i/debouncer_1/U0/counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=768, routed)         0.848    -0.320    bd_DAW_i/debouncer_1/U0/clk
    SLICE_X3Y76          FDCE                                         r  bd_DAW_i/debouncer_1/U0/counter_reg[17]/C
                         clock pessimism             -0.194    -0.514    
    SLICE_X3Y76          FDCE (Remov_fdce_C_CLR)     -0.092    -0.606    bd_DAW_i/debouncer_1/U0/counter_reg[17]
  -------------------------------------------------------------------
                         required time                          0.606    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.486    

Slack (MET) :             0.486ns  (arrival time - required time)
  Source:                 bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Destination:            bd_DAW_i/debouncer_1/U0/counter_reg[18]/CLR
                            (removal check against rising-edge clock clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.164ns (38.353%)  route 0.264ns (61.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=768, routed)         0.581    -0.548    bd_DAW_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X6Y77          FDRE                                         r  bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.164    -0.384 f  bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=48, routed)          0.264    -0.121    bd_DAW_i/debouncer_1/U0/reset
    SLICE_X3Y76          FDCE                                         f  bd_DAW_i/debouncer_1/U0/counter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=768, routed)         0.848    -0.320    bd_DAW_i/debouncer_1/U0/clk
    SLICE_X3Y76          FDCE                                         r  bd_DAW_i/debouncer_1/U0/counter_reg[18]/C
                         clock pessimism             -0.194    -0.514    
    SLICE_X3Y76          FDCE (Remov_fdce_C_CLR)     -0.092    -0.606    bd_DAW_i/debouncer_1/U0/counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.606    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.486    

Slack (MET) :             0.486ns  (arrival time - required time)
  Source:                 bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Destination:            bd_DAW_i/debouncer_1/U0/counter_reg[19]/CLR
                            (removal check against rising-edge clock clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.164ns (38.353%)  route 0.264ns (61.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=768, routed)         0.581    -0.548    bd_DAW_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X6Y77          FDRE                                         r  bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.164    -0.384 f  bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=48, routed)          0.264    -0.121    bd_DAW_i/debouncer_1/U0/reset
    SLICE_X3Y76          FDCE                                         f  bd_DAW_i/debouncer_1/U0/counter_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=768, routed)         0.848    -0.320    bd_DAW_i/debouncer_1/U0/clk
    SLICE_X3Y76          FDCE                                         r  bd_DAW_i/debouncer_1/U0/counter_reg[19]/C
                         clock pessimism             -0.194    -0.514    
    SLICE_X3Y76          FDCE (Remov_fdce_C_CLR)     -0.092    -0.606    bd_DAW_i/debouncer_1/U0/counter_reg[19]
  -------------------------------------------------------------------
                         required time                          0.606    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.486    

Slack (MET) :             0.528ns  (arrival time - required time)
  Source:                 bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Destination:            bd_DAW_i/debouncer_1/U0/counter_reg[11]/CLR
                            (removal check against rising-edge clock clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.164ns (36.491%)  route 0.285ns (63.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=768, routed)         0.581    -0.548    bd_DAW_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X6Y77          FDRE                                         r  bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.164    -0.384 f  bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=48, routed)          0.285    -0.099    bd_DAW_i/debouncer_1/U0/reset
    SLICE_X4Y77          FDCE                                         f  bd_DAW_i/debouncer_1/U0/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=768, routed)         0.849    -0.320    bd_DAW_i/debouncer_1/U0/clk
    SLICE_X4Y77          FDCE                                         r  bd_DAW_i/debouncer_1/U0/counter_reg[11]/C
                         clock pessimism             -0.215    -0.535    
    SLICE_X4Y77          FDCE (Remov_fdce_C_CLR)     -0.092    -0.627    bd_DAW_i/debouncer_1/U0/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.627    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.528ns  (arrival time - required time)
  Source:                 bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Destination:            bd_DAW_i/debouncer_1/U0/counter_reg[12]/CLR
                            (removal check against rising-edge clock clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.164ns (36.491%)  route 0.285ns (63.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=768, routed)         0.581    -0.548    bd_DAW_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X6Y77          FDRE                                         r  bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.164    -0.384 f  bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=48, routed)          0.285    -0.099    bd_DAW_i/debouncer_1/U0/reset
    SLICE_X4Y77          FDCE                                         f  bd_DAW_i/debouncer_1/U0/counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=768, routed)         0.849    -0.320    bd_DAW_i/debouncer_1/U0/clk
    SLICE_X4Y77          FDCE                                         r  bd_DAW_i/debouncer_1/U0/counter_reg[12]/C
                         clock pessimism             -0.215    -0.535    
    SLICE_X4Y77          FDCE (Remov_fdce_C_CLR)     -0.092    -0.627    bd_DAW_i/debouncer_1/U0/counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.627    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.528ns  (arrival time - required time)
  Source:                 bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Destination:            bd_DAW_i/debouncer_1/U0/counter_reg[13]/CLR
                            (removal check against rising-edge clock clk_out2_bd_DAW_clk_wiz_0_0  {rise@0.000ns fall@1.957ns period=3.913ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns - clk_out2_bd_DAW_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.164ns (36.491%)  route 0.285ns (63.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=768, routed)         0.581    -0.548    bd_DAW_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X6Y77          FDRE                                         r  bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.164    -0.384 f  bd_DAW_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=48, routed)          0.285    -0.099    bd_DAW_i/debouncer_1/U0/reset
    SLICE_X4Y77          FDCE                                         f  bd_DAW_i/debouncer_1/U0/counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_DAW_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    bd_DAW_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  bd_DAW_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    bd_DAW_i/clk_wiz_0/inst/clk_in1_bd_DAW_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  bd_DAW_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    bd_DAW_i/clk_wiz_0/inst/clk_out2_bd_DAW_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  bd_DAW_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=768, routed)         0.849    -0.320    bd_DAW_i/debouncer_1/U0/clk
    SLICE_X4Y77          FDCE                                         r  bd_DAW_i/debouncer_1/U0/counter_reg[13]/C
                         clock pessimism             -0.215    -0.535    
    SLICE_X4Y77          FDCE (Remov_fdce_C_CLR)     -0.092    -0.627    bd_DAW_i/debouncer_1/U0/counter_reg[13]
  -------------------------------------------------------------------
                         required time                          0.627    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.528    





