{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 27 14:27:07 2014 " "Info: Processing started: Thu Nov 27 14:27:07 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ALU -c eALU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ALU -c eALU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "pOperator\[4\] pBranch_out 18.909 ns Longest " "Info: Longest tpd from source pin \"pOperator\[4\]\" to destination pin \"pBranch_out\" is 18.909 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.087 ns) 1.087 ns pOperator\[4\] 1 PIN PIN_G16 1 " "Info: 1: + IC(0.000 ns) + CELL(1.087 ns) = 1.087 ns; Loc. = PIN_G16; Fanout = 1; PIN Node = 'pOperator\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pOperator[4] } "NODE_NAME" } } { "eALU.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/alu/ALU/eALU.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.445 ns) + CELL(0.280 ns) 5.812 ns sO\[0\]~1 2 COMB LC_X25_Y29_N9 2 " "Info: 2: + IC(4.445 ns) + CELL(0.280 ns) = 5.812 ns; Loc. = LC_X25_Y29_N9; Fanout = 2; COMB Node = 'sO\[0\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.725 ns" { pOperator[4] sO[0]~1 } "NODE_NAME" } } { "eALU.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/alu/ALU/eALU.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.280 ns) 6.405 ns Equal0~0 3 COMB LC_X25_Y29_N5 65 " "Info: 3: + IC(0.313 ns) + CELL(0.280 ns) = 6.405 ns; Loc. = LC_X25_Y29_N5; Fanout = 65; COMB Node = 'Equal0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.593 ns" { sO[0]~1 Equal0~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1813 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.280 ns) 7.717 ns Add0~236 4 COMB LC_X25_Y28_N1 3 " "Info: 4: + IC(1.032 ns) + CELL(0.280 ns) = 7.717 ns; Loc. = LC_X25_Y28_N1; Fanout = 3; COMB Node = 'Add0~236'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.312 ns" { Equal0~0 Add0~236 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.169 ns) + CELL(0.344 ns) 9.230 ns Add0~45 5 COMB LC_X28_Y27_N1 2 " "Info: 5: + IC(1.169 ns) + CELL(0.344 ns) = 9.230 ns; Loc. = LC_X28_Y27_N1; Fanout = 2; COMB Node = 'Add0~45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.513 ns" { Add0~236 Add0~45 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 9.288 ns Add0~52 6 COMB LC_X28_Y27_N2 2 " "Info: 6: + IC(0.000 ns) + CELL(0.058 ns) = 9.288 ns; Loc. = LC_X28_Y27_N2; Fanout = 2; COMB Node = 'Add0~52'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { Add0~45 Add0~52 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 9.346 ns Add0~59 7 COMB LC_X28_Y27_N3 2 " "Info: 7: + IC(0.000 ns) + CELL(0.058 ns) = 9.346 ns; Loc. = LC_X28_Y27_N3; Fanout = 2; COMB Node = 'Add0~59'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { Add0~52 Add0~59 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.130 ns) 9.476 ns Add0~66 8 COMB LC_X28_Y27_N4 6 " "Info: 8: + IC(0.000 ns) + CELL(0.130 ns) = 9.476 ns; Loc. = LC_X28_Y27_N4; Fanout = 6; COMB Node = 'Add0~66'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.130 ns" { Add0~59 Add0~66 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.142 ns) 9.618 ns Add0~101 9 COMB LC_X28_Y27_N9 6 " "Info: 9: + IC(0.000 ns) + CELL(0.142 ns) = 9.618 ns; Loc. = LC_X28_Y27_N9; Fanout = 6; COMB Node = 'Add0~101'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { Add0~66 Add0~101 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.469 ns) 10.087 ns Add0~106 10 COMB LC_X28_Y26_N0 1 " "Info: 10: + IC(0.000 ns) + CELL(0.469 ns) = 10.087 ns; Loc. = LC_X28_Y26_N0; Fanout = 1; COMB Node = 'Add0~106'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.469 ns" { Add0~101 Add0~106 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.181 ns) + CELL(0.366 ns) 11.634 ns Add0~112 11 COMB LC_X25_Y27_N3 2 " "Info: 11: + IC(1.181 ns) + CELL(0.366 ns) = 11.634 ns; Loc. = LC_X25_Y27_N3; Fanout = 2; COMB Node = 'Add0~112'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { Add0~106 Add0~112 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.330 ns) + CELL(0.366 ns) 12.330 ns Equal1~3 12 COMB LC_X25_Y27_N4 1 " "Info: 12: + IC(0.330 ns) + CELL(0.366 ns) = 12.330 ns; Loc. = LC_X25_Y27_N4; Fanout = 1; COMB Node = 'Equal1~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.696 ns" { Add0~112 Equal1~3 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1813 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.175 ns) + CELL(0.183 ns) 13.688 ns Equal1~4 13 COMB LC_X27_Y28_N7 1 " "Info: 13: + IC(1.175 ns) + CELL(0.183 ns) = 13.688 ns; Loc. = LC_X27_Y28_N7; Fanout = 1; COMB Node = 'Equal1~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.358 ns" { Equal1~3 Equal1~4 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1813 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.780 ns) + CELL(0.366 ns) 14.834 ns pBranch_out~0 14 COMB LC_X29_Y28_N4 1 " "Info: 14: + IC(0.780 ns) + CELL(0.366 ns) = 14.834 ns; Loc. = LC_X29_Y28_N4; Fanout = 1; COMB Node = 'pBranch_out~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.146 ns" { Equal1~4 pBranch_out~0 } "NODE_NAME" } } { "eALU.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/alu/ALU/eALU.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.671 ns) + CELL(2.404 ns) 18.909 ns pBranch_out 15 PIN PIN_G8 0 " "Info: 15: + IC(1.671 ns) + CELL(2.404 ns) = 18.909 ns; Loc. = PIN_G8; Fanout = 0; PIN Node = 'pBranch_out'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.075 ns" { pBranch_out~0 pBranch_out } "NODE_NAME" } } { "eALU.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/alu/ALU/eALU.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.813 ns ( 36.03 % ) " "Info: Total cell delay = 6.813 ns ( 36.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.096 ns ( 63.97 % ) " "Info: Total interconnect delay = 12.096 ns ( 63.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.909 ns" { pOperator[4] sO[0]~1 Equal0~0 Add0~236 Add0~45 Add0~52 Add0~59 Add0~66 Add0~101 Add0~106 Add0~112 Equal1~3 Equal1~4 pBranch_out~0 pBranch_out } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "18.909 ns" { pOperator[4] {} pOperator[4]~out0 {} sO[0]~1 {} Equal0~0 {} Add0~236 {} Add0~45 {} Add0~52 {} Add0~59 {} Add0~66 {} Add0~101 {} Add0~106 {} Add0~112 {} Equal1~3 {} Equal1~4 {} pBranch_out~0 {} pBranch_out {} } { 0.000ns 0.000ns 4.445ns 0.313ns 1.032ns 1.169ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.181ns 0.330ns 1.175ns 0.780ns 1.671ns } { 0.000ns 1.087ns 0.280ns 0.280ns 0.280ns 0.344ns 0.058ns 0.058ns 0.130ns 0.142ns 0.469ns 0.366ns 0.366ns 0.183ns 0.366ns 2.404ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "187 " "Info: Peak virtual memory: 187 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 27 14:27:08 2014 " "Info: Processing ended: Thu Nov 27 14:27:08 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
