{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1762586630485 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762586630485 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov  8 14:23:50 2025 " "Processing started: Sat Nov  8 14:23:50 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1762586630485 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762586630485 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART_Rx_block -c UART_Rx_block " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART_Rx_block -c UART_Rx_block" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762586630485 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1762586630645 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1762586630645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Code/UART_Rx_block.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Code/UART_Rx_block.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Rx_block " "Found entity 1: UART_Rx_block" {  } { { "../../Code/UART_Rx_block.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Code/UART_Rx_block.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762586635705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762586635705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Code/UART_Receiver.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Code/UART_Receiver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Receiver " "Found entity 1: UART_Receiver" {  } { { "../../Code/UART_Receiver.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Code/UART_Receiver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762586635706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762586635706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Code/UART_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Code/UART_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_fifo " "Found entity 1: UART_fifo" {  } { { "../../Code/UART_fifo.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Code/UART_fifo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762586635706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762586635706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Code/UART_detect_done.sv 2 2 " "Found 2 design units, including 2 entities, in source file /home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Code/UART_detect_done.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_detect_done " "Found entity 1: UART_detect_done" {  } { { "../../Code/UART_detect_done.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Code/UART_detect_done.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762586635707 ""} { "Info" "ISGN_ENTITY_NAME" "2 jk_ff " "Found entity 2: jk_ff" {  } { { "../../Code/UART_detect_done.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Code/UART_detect_done.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762586635707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762586635707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Code/UART_baud_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Code/UART_baud_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_baud_generator " "Found entity 1: UART_baud_generator" {  } { { "../../Code/UART_baud_generator.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Code/UART_baud_generator.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762586635707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762586635707 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UART_Rx_block " "Elaborating entity \"UART_Rx_block\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1762586635731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_baud_generator UART_baud_generator:BAUD_GEN_UNIT " "Elaborating entity \"UART_baud_generator\" for hierarchy \"UART_baud_generator:BAUD_GEN_UNIT\"" {  } { { "../../Code/UART_Rx_block.sv" "BAUD_GEN_UNIT" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Code/UART_Rx_block.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762586635733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_fifo UART_fifo:FIFO_UNIT " "Elaborating entity \"UART_fifo\" for hierarchy \"UART_fifo:FIFO_UNIT\"" {  } { { "../../Code/UART_Rx_block.sv" "FIFO_UNIT" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Code/UART_Rx_block.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762586635734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_detect_done UART_detect_done:UART_DETECT_DONE " "Elaborating entity \"UART_detect_done\" for hierarchy \"UART_detect_done:UART_DETECT_DONE\"" {  } { { "../../Code/UART_Rx_block.sv" "UART_DETECT_DONE" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Code/UART_Rx_block.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762586635735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jk_ff UART_detect_done:UART_DETECT_DONE\|jk_ff:DETECT_EN_A " "Elaborating entity \"jk_ff\" for hierarchy \"UART_detect_done:UART_DETECT_DONE\|jk_ff:DETECT_EN_A\"" {  } { { "../../Code/UART_detect_done.sv" "DETECT_EN_A" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Code/UART_detect_done.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762586635735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Receiver UART_Receiver:UART_RX " "Elaborating entity \"UART_Receiver\" for hierarchy \"UART_Receiver:UART_RX\"" {  } { { "../../Code/UART_Rx_block.sv" "UART_RX" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Code/UART_Rx_block.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762586635736 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "UART_Receiver.sv(99) " "Verilog HDL Case Statement information at UART_Receiver.sv(99): all case item expressions in this case statement are onehot" {  } { { "../../Code/UART_Receiver.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Code/UART_Receiver.sv" 99 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1762586635736 "|UART_Rx_block|UART_Receiver:UART_RX"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1762586636063 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_data_a\[0\] GND " "Pin \"o_data_a\[0\]\" is stuck at GND" {  } { { "../../Code/UART_Rx_block.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Code/UART_Rx_block.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762586636069 "|UART_Rx_block|o_data_a[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data_a\[1\] GND " "Pin \"o_data_a\[1\]\" is stuck at GND" {  } { { "../../Code/UART_Rx_block.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Code/UART_Rx_block.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762586636069 "|UART_Rx_block|o_data_a[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data_a\[2\] GND " "Pin \"o_data_a\[2\]\" is stuck at GND" {  } { { "../../Code/UART_Rx_block.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Code/UART_Rx_block.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762586636069 "|UART_Rx_block|o_data_a[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data_a\[3\] GND " "Pin \"o_data_a\[3\]\" is stuck at GND" {  } { { "../../Code/UART_Rx_block.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Code/UART_Rx_block.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762586636069 "|UART_Rx_block|o_data_a[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data_a\[4\] GND " "Pin \"o_data_a\[4\]\" is stuck at GND" {  } { { "../../Code/UART_Rx_block.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Code/UART_Rx_block.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762586636069 "|UART_Rx_block|o_data_a[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data_a\[5\] GND " "Pin \"o_data_a\[5\]\" is stuck at GND" {  } { { "../../Code/UART_Rx_block.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Code/UART_Rx_block.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762586636069 "|UART_Rx_block|o_data_a[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data_a\[6\] GND " "Pin \"o_data_a\[6\]\" is stuck at GND" {  } { { "../../Code/UART_Rx_block.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Code/UART_Rx_block.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762586636069 "|UART_Rx_block|o_data_a[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data_a\[7\] GND " "Pin \"o_data_a\[7\]\" is stuck at GND" {  } { { "../../Code/UART_Rx_block.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Code/UART_Rx_block.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762586636069 "|UART_Rx_block|o_data_a[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data_a\[8\] GND " "Pin \"o_data_a\[8\]\" is stuck at GND" {  } { { "../../Code/UART_Rx_block.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Code/UART_Rx_block.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762586636069 "|UART_Rx_block|o_data_a[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data_a\[9\] GND " "Pin \"o_data_a\[9\]\" is stuck at GND" {  } { { "../../Code/UART_Rx_block.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Code/UART_Rx_block.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762586636069 "|UART_Rx_block|o_data_a[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data_a\[10\] GND " "Pin \"o_data_a\[10\]\" is stuck at GND" {  } { { "../../Code/UART_Rx_block.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Code/UART_Rx_block.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762586636069 "|UART_Rx_block|o_data_a[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data_a\[11\] GND " "Pin \"o_data_a\[11\]\" is stuck at GND" {  } { { "../../Code/UART_Rx_block.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Code/UART_Rx_block.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762586636069 "|UART_Rx_block|o_data_a[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data_a\[12\] GND " "Pin \"o_data_a\[12\]\" is stuck at GND" {  } { { "../../Code/UART_Rx_block.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Code/UART_Rx_block.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762586636069 "|UART_Rx_block|o_data_a[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data_a\[13\] GND " "Pin \"o_data_a\[13\]\" is stuck at GND" {  } { { "../../Code/UART_Rx_block.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Code/UART_Rx_block.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762586636069 "|UART_Rx_block|o_data_a[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data_a\[14\] GND " "Pin \"o_data_a\[14\]\" is stuck at GND" {  } { { "../../Code/UART_Rx_block.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Code/UART_Rx_block.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762586636069 "|UART_Rx_block|o_data_a[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data_a\[15\] GND " "Pin \"o_data_a\[15\]\" is stuck at GND" {  } { { "../../Code/UART_Rx_block.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Code/UART_Rx_block.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762586636069 "|UART_Rx_block|o_data_a[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data_a\[16\] GND " "Pin \"o_data_a\[16\]\" is stuck at GND" {  } { { "../../Code/UART_Rx_block.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Code/UART_Rx_block.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762586636069 "|UART_Rx_block|o_data_a[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data_a\[17\] GND " "Pin \"o_data_a\[17\]\" is stuck at GND" {  } { { "../../Code/UART_Rx_block.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Code/UART_Rx_block.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762586636069 "|UART_Rx_block|o_data_a[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data_a\[18\] GND " "Pin \"o_data_a\[18\]\" is stuck at GND" {  } { { "../../Code/UART_Rx_block.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Code/UART_Rx_block.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762586636069 "|UART_Rx_block|o_data_a[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data_a\[19\] GND " "Pin \"o_data_a\[19\]\" is stuck at GND" {  } { { "../../Code/UART_Rx_block.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Code/UART_Rx_block.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762586636069 "|UART_Rx_block|o_data_a[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data_a\[20\] GND " "Pin \"o_data_a\[20\]\" is stuck at GND" {  } { { "../../Code/UART_Rx_block.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Code/UART_Rx_block.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762586636069 "|UART_Rx_block|o_data_a[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data_a\[21\] GND " "Pin \"o_data_a\[21\]\" is stuck at GND" {  } { { "../../Code/UART_Rx_block.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Code/UART_Rx_block.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762586636069 "|UART_Rx_block|o_data_a[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data_a\[22\] GND " "Pin \"o_data_a\[22\]\" is stuck at GND" {  } { { "../../Code/UART_Rx_block.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Code/UART_Rx_block.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762586636069 "|UART_Rx_block|o_data_a[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data_a\[23\] GND " "Pin \"o_data_a\[23\]\" is stuck at GND" {  } { { "../../Code/UART_Rx_block.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Code/UART_Rx_block.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762586636069 "|UART_Rx_block|o_data_a[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data_a\[24\] GND " "Pin \"o_data_a\[24\]\" is stuck at GND" {  } { { "../../Code/UART_Rx_block.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Code/UART_Rx_block.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762586636069 "|UART_Rx_block|o_data_a[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data_a\[25\] GND " "Pin \"o_data_a\[25\]\" is stuck at GND" {  } { { "../../Code/UART_Rx_block.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Code/UART_Rx_block.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762586636069 "|UART_Rx_block|o_data_a[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data_a\[26\] GND " "Pin \"o_data_a\[26\]\" is stuck at GND" {  } { { "../../Code/UART_Rx_block.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Code/UART_Rx_block.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762586636069 "|UART_Rx_block|o_data_a[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data_a\[27\] GND " "Pin \"o_data_a\[27\]\" is stuck at GND" {  } { { "../../Code/UART_Rx_block.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Code/UART_Rx_block.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762586636069 "|UART_Rx_block|o_data_a[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data_a\[28\] GND " "Pin \"o_data_a\[28\]\" is stuck at GND" {  } { { "../../Code/UART_Rx_block.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Code/UART_Rx_block.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762586636069 "|UART_Rx_block|o_data_a[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data_a\[29\] GND " "Pin \"o_data_a\[29\]\" is stuck at GND" {  } { { "../../Code/UART_Rx_block.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Code/UART_Rx_block.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762586636069 "|UART_Rx_block|o_data_a[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data_a\[30\] GND " "Pin \"o_data_a\[30\]\" is stuck at GND" {  } { { "../../Code/UART_Rx_block.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Code/UART_Rx_block.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762586636069 "|UART_Rx_block|o_data_a[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data_a\[31\] GND " "Pin \"o_data_a\[31\]\" is stuck at GND" {  } { { "../../Code/UART_Rx_block.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Code/UART_Rx_block.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762586636069 "|UART_Rx_block|o_data_a[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data_b\[0\] GND " "Pin \"o_data_b\[0\]\" is stuck at GND" {  } { { "../../Code/UART_Rx_block.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Code/UART_Rx_block.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762586636069 "|UART_Rx_block|o_data_b[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data_b\[1\] GND " "Pin \"o_data_b\[1\]\" is stuck at GND" {  } { { "../../Code/UART_Rx_block.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Code/UART_Rx_block.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762586636069 "|UART_Rx_block|o_data_b[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data_b\[2\] GND " "Pin \"o_data_b\[2\]\" is stuck at GND" {  } { { "../../Code/UART_Rx_block.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Code/UART_Rx_block.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762586636069 "|UART_Rx_block|o_data_b[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data_b\[3\] GND " "Pin \"o_data_b\[3\]\" is stuck at GND" {  } { { "../../Code/UART_Rx_block.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Code/UART_Rx_block.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762586636069 "|UART_Rx_block|o_data_b[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data_b\[4\] GND " "Pin \"o_data_b\[4\]\" is stuck at GND" {  } { { "../../Code/UART_Rx_block.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Code/UART_Rx_block.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762586636069 "|UART_Rx_block|o_data_b[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data_b\[5\] GND " "Pin \"o_data_b\[5\]\" is stuck at GND" {  } { { "../../Code/UART_Rx_block.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Code/UART_Rx_block.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762586636069 "|UART_Rx_block|o_data_b[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data_b\[6\] GND " "Pin \"o_data_b\[6\]\" is stuck at GND" {  } { { "../../Code/UART_Rx_block.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Code/UART_Rx_block.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762586636069 "|UART_Rx_block|o_data_b[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data_b\[7\] GND " "Pin \"o_data_b\[7\]\" is stuck at GND" {  } { { "../../Code/UART_Rx_block.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Code/UART_Rx_block.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762586636069 "|UART_Rx_block|o_data_b[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data_b\[8\] GND " "Pin \"o_data_b\[8\]\" is stuck at GND" {  } { { "../../Code/UART_Rx_block.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Code/UART_Rx_block.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762586636069 "|UART_Rx_block|o_data_b[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data_b\[9\] GND " "Pin \"o_data_b\[9\]\" is stuck at GND" {  } { { "../../Code/UART_Rx_block.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Code/UART_Rx_block.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762586636069 "|UART_Rx_block|o_data_b[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data_b\[10\] GND " "Pin \"o_data_b\[10\]\" is stuck at GND" {  } { { "../../Code/UART_Rx_block.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Code/UART_Rx_block.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762586636069 "|UART_Rx_block|o_data_b[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data_b\[11\] GND " "Pin \"o_data_b\[11\]\" is stuck at GND" {  } { { "../../Code/UART_Rx_block.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Code/UART_Rx_block.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762586636069 "|UART_Rx_block|o_data_b[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data_b\[12\] GND " "Pin \"o_data_b\[12\]\" is stuck at GND" {  } { { "../../Code/UART_Rx_block.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Code/UART_Rx_block.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762586636069 "|UART_Rx_block|o_data_b[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data_b\[13\] GND " "Pin \"o_data_b\[13\]\" is stuck at GND" {  } { { "../../Code/UART_Rx_block.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Code/UART_Rx_block.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762586636069 "|UART_Rx_block|o_data_b[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data_b\[14\] GND " "Pin \"o_data_b\[14\]\" is stuck at GND" {  } { { "../../Code/UART_Rx_block.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Code/UART_Rx_block.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762586636069 "|UART_Rx_block|o_data_b[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data_b\[15\] GND " "Pin \"o_data_b\[15\]\" is stuck at GND" {  } { { "../../Code/UART_Rx_block.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Code/UART_Rx_block.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762586636069 "|UART_Rx_block|o_data_b[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data_b\[16\] GND " "Pin \"o_data_b\[16\]\" is stuck at GND" {  } { { "../../Code/UART_Rx_block.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Code/UART_Rx_block.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762586636069 "|UART_Rx_block|o_data_b[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data_b\[17\] GND " "Pin \"o_data_b\[17\]\" is stuck at GND" {  } { { "../../Code/UART_Rx_block.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Code/UART_Rx_block.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762586636069 "|UART_Rx_block|o_data_b[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data_b\[18\] GND " "Pin \"o_data_b\[18\]\" is stuck at GND" {  } { { "../../Code/UART_Rx_block.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Code/UART_Rx_block.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762586636069 "|UART_Rx_block|o_data_b[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data_b\[19\] GND " "Pin \"o_data_b\[19\]\" is stuck at GND" {  } { { "../../Code/UART_Rx_block.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Code/UART_Rx_block.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762586636069 "|UART_Rx_block|o_data_b[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data_b\[20\] GND " "Pin \"o_data_b\[20\]\" is stuck at GND" {  } { { "../../Code/UART_Rx_block.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Code/UART_Rx_block.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762586636069 "|UART_Rx_block|o_data_b[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data_b\[21\] GND " "Pin \"o_data_b\[21\]\" is stuck at GND" {  } { { "../../Code/UART_Rx_block.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Code/UART_Rx_block.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762586636069 "|UART_Rx_block|o_data_b[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data_b\[22\] GND " "Pin \"o_data_b\[22\]\" is stuck at GND" {  } { { "../../Code/UART_Rx_block.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Code/UART_Rx_block.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762586636069 "|UART_Rx_block|o_data_b[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data_b\[23\] GND " "Pin \"o_data_b\[23\]\" is stuck at GND" {  } { { "../../Code/UART_Rx_block.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Code/UART_Rx_block.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762586636069 "|UART_Rx_block|o_data_b[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data_b\[24\] GND " "Pin \"o_data_b\[24\]\" is stuck at GND" {  } { { "../../Code/UART_Rx_block.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Code/UART_Rx_block.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762586636069 "|UART_Rx_block|o_data_b[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data_b\[25\] GND " "Pin \"o_data_b\[25\]\" is stuck at GND" {  } { { "../../Code/UART_Rx_block.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Code/UART_Rx_block.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762586636069 "|UART_Rx_block|o_data_b[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data_b\[26\] GND " "Pin \"o_data_b\[26\]\" is stuck at GND" {  } { { "../../Code/UART_Rx_block.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Code/UART_Rx_block.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762586636069 "|UART_Rx_block|o_data_b[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data_b\[27\] GND " "Pin \"o_data_b\[27\]\" is stuck at GND" {  } { { "../../Code/UART_Rx_block.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Code/UART_Rx_block.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762586636069 "|UART_Rx_block|o_data_b[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data_b\[28\] GND " "Pin \"o_data_b\[28\]\" is stuck at GND" {  } { { "../../Code/UART_Rx_block.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Code/UART_Rx_block.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762586636069 "|UART_Rx_block|o_data_b[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data_b\[29\] GND " "Pin \"o_data_b\[29\]\" is stuck at GND" {  } { { "../../Code/UART_Rx_block.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Code/UART_Rx_block.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762586636069 "|UART_Rx_block|o_data_b[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data_b\[30\] GND " "Pin \"o_data_b\[30\]\" is stuck at GND" {  } { { "../../Code/UART_Rx_block.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Code/UART_Rx_block.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762586636069 "|UART_Rx_block|o_data_b[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data_b\[31\] GND " "Pin \"o_data_b\[31\]\" is stuck at GND" {  } { { "../../Code/UART_Rx_block.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Code/UART_Rx_block.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762586636069 "|UART_Rx_block|o_data_b[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1762586636069 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1762586636119 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "123 " "123 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1762586636242 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1762586636297 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762586636297 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_rx_data " "No output dependent on input pin \"i_rx_data\"" {  } { { "../../Code/UART_Rx_block.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Code/UART_Rx_block.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1762586636318 "|UART_Rx_block|i_rx_data"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_rx_en " "No output dependent on input pin \"i_rx_en\"" {  } { { "../../Code/UART_Rx_block.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Code/UART_Rx_block.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1762586636318 "|UART_Rx_block|i_rx_en"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1762586636318 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "71 " "Implemented 71 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1762586636318 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1762586636318 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1762586636318 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1762586636318 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 70 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 70 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "489 " "Peak virtual memory: 489 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1762586636323 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov  8 14:23:56 2025 " "Processing ended: Sat Nov  8 14:23:56 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1762586636323 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1762586636323 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1762586636323 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1762586636323 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1762586637485 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762586637485 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov  8 14:23:57 2025 " "Processing started: Sat Nov  8 14:23:57 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1762586637485 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1762586637485 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off UART_Rx_block -c UART_Rx_block " "Command: quartus_fit --read_settings_files=off --write_settings_files=off UART_Rx_block -c UART_Rx_block" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1762586637486 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1762586637559 ""}
{ "Info" "0" "" "Project  = UART_Rx_block" {  } {  } 0 0 "Project  = UART_Rx_block" 0 0 "Fitter" 0 0 1762586637560 ""}
{ "Info" "0" "" "Revision = UART_Rx_block" {  } {  } 0 0 "Revision = UART_Rx_block" 0 0 "Fitter" 0 0 1762586637560 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1762586637658 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1762586637658 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "UART_Rx_block 5CSXFC5D6F31C6 " "Selected device 5CSXFC5D6F31C6 for design \"UART_Rx_block\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1762586637661 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1762586637695 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1762586637695 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1762586637992 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1762586638011 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1762586638059 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "69 69 " "No exact pin location assignment(s) for 69 pins of 69 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1762586638223 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1762586647205 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "i_clk~inputCLKENA0 2 global CLKCTRL_G15 " "i_clk~inputCLKENA0 with 2 fanout uses global clock CLKCTRL_G15" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1762586647417 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1762586647417 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1762586647417 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_ROUTED_THROUGH_CORE_ROUTING_WARNING_WITH_NAME_LOC" "global clock driver i_clk~inputCLKENA0 CLKCTRL_G15 " "Source REFCLK I/O cannot be routed using dedicated clock routing for global clock driver i_clk~inputCLKENA0, placed at CLKCTRL_G15" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad i_clk PIN_AA26 " "Refclk input I/O pad i_clk is placed onto PIN_AA26" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1762586647417 ""}  } {  } 0 16469 "Source REFCLK I/O cannot be routed using dedicated clock routing for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1762586647417 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1762586647417 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1762586647418 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1762586647422 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1762586647422 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1762586647422 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1762586647423 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1762586647423 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1762586647423 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "UART_Rx_block.sdc " "Synopsys Design Constraints File file not found: 'UART_Rx_block.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1762586647999 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1762586647999 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1762586648000 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1762586648000 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1762586648000 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1762586648004 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1762586648004 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1762586648004 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1762586648032 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1762586651998 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1762586652187 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1762586652597 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1762586652865 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1762586653763 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1762586653763 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1762586654307 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X56_Y0 X66_Y10 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10" {  } { { "loc" "" { Generic "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Quartus/UART_RX/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10"} { { 12 { 0 ""} 56 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1762586657941 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1762586657941 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1762586658131 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1762586658131 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1762586658133 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.20 " "Total time spent on timing analysis during the Fitter is 0.20 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1762586659580 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1762586659612 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1762586659904 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1762586659904 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1762586660187 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1762586662326 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Quartus/UART_RX/output_files/UART_Rx_block.fit.smsg " "Generated suppressed messages file /home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Quartus/UART_RX/output_files/UART_Rx_block.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1762586662541 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1773 " "Peak virtual memory: 1773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1762586662826 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov  8 14:24:22 2025 " "Processing ended: Sat Nov  8 14:24:22 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1762586662826 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1762586662826 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1762586662826 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1762586662826 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1762586664043 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762586664044 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov  8 14:24:23 2025 " "Processing started: Sat Nov  8 14:24:23 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1762586664044 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1762586664044 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off UART_Rx_block -c UART_Rx_block " "Command: quartus_asm --read_settings_files=off --write_settings_files=off UART_Rx_block -c UART_Rx_block" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1762586664044 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1762586664454 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1762586668087 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "510 " "Peak virtual memory: 510 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1762586668224 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov  8 14:24:28 2025 " "Processing ended: Sat Nov  8 14:24:28 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1762586668224 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1762586668224 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1762586668224 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1762586668224 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1762586668870 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1762586669319 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762586669319 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov  8 14:24:29 2025 " "Processing started: Sat Nov  8 14:24:29 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1762586669319 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1762586669319 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta UART_Rx_block -c UART_Rx_block " "Command: quartus_sta UART_Rx_block -c UART_Rx_block" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1762586669319 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1762586669346 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1762586669657 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1762586669657 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762586669692 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762586669693 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "UART_Rx_block.sdc " "Synopsys Design Constraints File file not found: 'UART_Rx_block.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1762586670090 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1762586670090 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name i_clk i_clk " "create_clock -period 1.000 -name i_clk i_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1762586670090 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762586670090 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1762586670091 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762586670091 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1762586670091 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1762586670095 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1762586670099 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1762586670099 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.032 " "Worst-case setup slack is -0.032" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762586670100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762586670100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.032              -0.032 i_clk  " "   -0.032              -0.032 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762586670100 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762586670100 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.226 " "Worst-case hold slack is 0.226" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762586670100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762586670100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.226               0.000 i_clk  " "    0.226               0.000 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762586670100 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762586670100 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1762586670100 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1762586670101 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762586670101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762586670101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -1.574 i_clk  " "   -0.394              -1.574 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762586670101 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762586670101 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1762586670103 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1762586670126 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1762586670632 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762586670663 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1762586670664 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1762586670664 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.064 " "Worst-case setup slack is -0.064" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762586670665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762586670665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.064              -0.064 i_clk  " "   -0.064              -0.064 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762586670665 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762586670665 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.210 " "Worst-case hold slack is 0.210" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762586670665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762586670665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.210               0.000 i_clk  " "    0.210               0.000 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762586670665 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762586670665 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1762586670666 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1762586670666 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762586670666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762586670666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -1.717 i_clk  " "   -0.394              -1.717 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762586670666 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762586670666 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1762586670668 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1762586670769 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1762586671181 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762586671207 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.405 " "Worst-case setup slack is 0.405" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762586671208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762586671208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405               0.000 i_clk  " "    0.405               0.000 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762586671208 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762586671208 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.135 " "Worst-case hold slack is 0.135" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762586671208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762586671208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.135               0.000 i_clk  " "    0.135               0.000 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762586671208 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762586671208 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1762586671209 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1762586671209 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1762586671209 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1762586671209 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.086 " "Worst-case minimum pulse width slack is -0.086" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762586671210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762586671210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.086              -0.255 i_clk  " "   -0.086              -0.255 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762586671210 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762586671210 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1762586671211 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762586671306 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.425 " "Worst-case setup slack is 0.425" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762586671307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762586671307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.425               0.000 i_clk  " "    0.425               0.000 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762586671307 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762586671307 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.125 " "Worst-case hold slack is 0.125" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762586671308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762586671308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.125               0.000 i_clk  " "    0.125               0.000 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762586671308 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762586671308 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1762586671308 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1762586671309 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1762586671309 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1762586671309 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.084 " "Worst-case minimum pulse width slack is -0.084" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762586671309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762586671309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.084              -0.250 i_clk  " "   -0.084              -0.250 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762586671309 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762586671309 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1762586672520 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1762586672520 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "834 " "Peak virtual memory: 834 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1762586672544 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov  8 14:24:32 2025 " "Processing ended: Sat Nov  8 14:24:32 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1762586672544 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1762586672544 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1762586672544 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1762586672544 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1762586673809 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762586673809 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov  8 14:24:33 2025 " "Processing started: Sat Nov  8 14:24:33 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1762586673809 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1762586673809 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off UART_Rx_block -c UART_Rx_block " "Command: quartus_eda --read_settings_files=off --write_settings_files=off UART_Rx_block -c UART_Rx_block" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1762586673810 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1762586674257 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "UART_Rx_block.vo /home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Quartus/UART_RX/simulation/questa/ simulation " "Generated file UART_Rx_block.vo in folder \"/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Quartus/UART_RX/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1762586674288 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "663 " "Peak virtual memory: 663 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1762586674310 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov  8 14:24:34 2025 " "Processing ended: Sat Nov  8 14:24:34 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1762586674310 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1762586674310 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1762586674310 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1762586674310 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 85 s " "Quartus Prime Full Compilation was successful. 0 errors, 85 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1762586674981 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1762586683689 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762586683690 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov  8 14:24:43 2025 " "Processing started: Sat Nov  8 14:24:43 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1762586683690 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1762586683690 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp UART_Rx_block -c UART_Rx_block --netlist_type=sgate " "Command: quartus_npp UART_Rx_block -c UART_Rx_block --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1762586683690 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1762586683731 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "482 " "Peak virtual memory: 482 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1762586683746 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov  8 14:24:43 2025 " "Processing ended: Sat Nov  8 14:24:43 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1762586683746 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1762586683746 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1762586683746 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1762586683746 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1762586711218 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762586711218 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov  8 14:25:11 2025 " "Processing started: Sat Nov  8 14:25:11 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1762586711218 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1762586711218 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp UART_Rx_block -c UART_Rx_block --netlist_type=sm_process " "Command: quartus_npp UART_Rx_block -c UART_Rx_block --netlist_type=sm_process" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1762586711218 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1762586711263 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "479 " "Peak virtual memory: 479 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1762586711276 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov  8 14:25:11 2025 " "Processing ended: Sat Nov  8 14:25:11 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1762586711276 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1762586711276 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1762586711276 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1762586711276 ""}
