vhdl xil_defaultlib  \
"../../../bd/design_1/ip/design_1_axi_vdma_0_1/sim/design_1_axi_vdma_0_1.vhd" \
"../../../bd/design_1/ip/design_1_rst_ps7_0_100M_6/sim/design_1_rst_ps7_0_100M_6.vhd" \
"../../../bd/design_1/ip/design_1_v_tc_0_0/sim/design_1_v_tc_0_0.vhd" \

# Do not sort compile order
nosort
