// The memory mover alone, against an AXI RAM. No MAG, no NoC, no mesh.
//
// The relayout test is the one that matters: a word transpose is exactly the
// shape of tile order to entry order, which is the conversion that currently
// costs a vector band and which produced a 1.26e+00 relative error with no
// exception when it was got wrong.
//
// Determinism for GENERATE is checked by SPLITTING the region, because the
// counter is the absolute word address: filling 8 words in one move and the
// same 8 words as two moves of 4 must produce identical bytes.

`default_nettype none
`timescale 1ns/1ps

module mm_mover_tb;
    localparam DW = 256, AW = 34, IDW = 4;

    localparam [33:0] SRC  = 34'h00000;
    localparam [33:0] DST  = 34'h01000;
    localparam [33:0] PADD = 34'h02000;
    localparam [33:0] GEN1 = 34'h03000;
    localparam [33:0] GEN2 = 34'h04000;
    localparam [33:0] TBL  = 34'h05000;
    localparam [33:0] IDXB = 34'h06000;
    localparam [33:0] OUT  = 34'h07000;

    reg clk = 0, resetn = 0;
    always #2 clk = ~clk;

    reg         cfg_en;
    reg  [7:0]  cfg_addr;
    reg  [63:0] cfg_data;
    wire        stat_busy;
    wire [3:0]  stat_fault;
    wire [31:0] stat_done;

    wire [IDW-1:0] awid, arid, bid, rid;
    wire [AW-1:0]  awaddr, araddr;
    wire [7:0]     awlen, arlen;
    wire [2:0]     awsize, arsize;
    wire [1:0]     awburst, arburst, bresp, rresp;
    wire           awvalid, awready, arvalid, arready;
    wire [DW-1:0]  wdata, rdata;
    wire [DW/8-1:0] wstrb;
    wire           wlast, wvalid, wready, bvalid, bready, rlast, rvalid, rready;

    mm_mover #(.DATA_W(DW), .ADDR_W(AW), .ID_W(IDW), .IDX_WORDS(128)) dut (
        .clk(clk), .resetn(resetn),
        .cfg_en(cfg_en), .cfg_addr(cfg_addr), .cfg_data(cfg_data),
        .stat_busy(stat_busy), .stat_fault(stat_fault), .stat_done(stat_done),
        .m_awid(awid), .m_awaddr(awaddr), .m_awlen(awlen), .m_awsize(awsize),
        .m_awburst(awburst), .m_awvalid(awvalid), .m_awready(awready),
        .m_wdata(wdata), .m_wstrb(wstrb), .m_wlast(wlast), .m_wvalid(wvalid),
        .m_wready(wready),
        .m_bid(bid), .m_bresp(bresp), .m_bvalid(bvalid), .m_bready(bready),
        .m_arid(arid), .m_araddr(araddr), .m_arlen(arlen), .m_arsize(arsize),
        .m_arburst(arburst), .m_arvalid(arvalid), .m_arready(arready),
        .m_rid(rid), .m_rdata(rdata), .m_rresp(rresp), .m_rlast(rlast),
        .m_rvalid(rvalid), .m_rready(rready)
    );

    axi_ram #(.DATA_W(DW), .ADDR_W(AW), .ID_W(IDW), .WORDS(4096), .PORTS(1))
    u_ram (
        .clk(clk), .resetn(resetn),
        .s_awid(awid), .s_awaddr(awaddr), .s_awlen(awlen), .s_awsize(awsize),
        .s_awburst(awburst), .s_awvalid(awvalid), .s_awready(awready),
        .s_wdata(wdata), .s_wstrb(wstrb), .s_wlast(wlast), .s_wvalid(wvalid),
        .s_wready(wready),
        .s_bid(bid), .s_bresp(bresp), .s_bvalid(bvalid), .s_bready(bready),
        .s_arid(arid), .s_araddr(araddr), .s_arlen(arlen), .s_arsize(arsize),
        .s_arburst(arburst), .s_arvalid(arvalid), .s_arready(arready),
        .s_rid(rid), .s_rdata(rdata), .s_rresp(rresp), .s_rlast(rlast),
        .s_rvalid(rvalid), .s_rready(rready)
    );

    integer errors = 0, checks = 0, spin;

    task chk(input [255:0] got, input [255:0] want, input [255:0] what,
             input integer where);
        begin
            checks = checks + 1;
            if (got !== want) begin
                errors = errors + 1;
                if (errors < 40)
                    $display("  FAIL %0s [%0d]: got %h want %h",
                             what, where, got[63:0], want[63:0]);
            end
        end
    endtask

    // ---- configuration helpers ------------------------------------------
    task wr(input [7:0] a, input [63:0] d);
        begin
            @(negedge clk);
            cfg_en = 1'b1; cfg_addr = a; cfg_data = d;
            @(negedge clk);
            cfg_en = 1'b0;
        end
    endtask

    // base occupies [43:4] in the register even though ADDR_W is 34, so the
    // six unused bits must be written explicitly or ndim lands six bits low.
    task hdr(input sel, input [33:0] base, input [2:0] ndim);
        begin wr(8'h10, {17'd0, ndim, 6'd0, base, 3'd0, sel}); end
    endtask

    task dim(input sel, input [2:0] d, input [15:0] cnt,
             input signed [31:0] strd, input [1:0] ax, input signed [15:0] astep);
        begin
            wr(8'h18, {12'd0, strd, cnt, d, sel});
            wr(8'h20, {46'd0, astep, ax});
        end
    endtask

    task axbound(input sel, input which, input signed [15:0] ab,
                 input [15:0] ext);
        begin wr(8'h28, {30'd0, ext, ab, which, sel}); end
    endtask

    task go(input [2:0] mode, input [1:0] ew);
        begin
            wr(8'h00, {47'd0, 1'b1, 8'd0, 3'd0, ew, mode});
            @(negedge clk);
            spin = 0;
            while (stat_busy && spin < 200000) begin
                spin = spin + 1;
                @(negedge clk);
            end
            if (spin >= 200000) begin
                errors = errors + 1;
                $display("  FAIL mover never went idle (mode %0d)", mode);
            end
        end
    endtask

    integer i, j, r, w;
    reg [255:0] a, b;
    reg [255:0] gen_ref [0:7];
    integer idxv [0:4];

    initial begin
        cfg_en = 0; cfg_addr = 0; cfg_data = 0;
        for (i = 0; i < 4096; i = i + 1) u_ram.mem[i] = {8{32'hDEAD_0000}} | i;

        // a recognisable source: word n holds n in every lane
        for (i = 0; i < 32; i = i + 1)
            u_ram.mem[(SRC >> 5) + i] = {8{i[31:0]}};
        for (i = 0; i < 16; i = i + 1)
            u_ram.mem[(TBL >> 5) + i] = {8{32'hAA00_0000 | i}};
        // five indices, packed eight to a word
        // lane 0 is the low 32 bits, so index r is word[r*32 +: 32]
        u_ram.mem[IDXB >> 5] = {32'd0, 32'd0, 32'd0,
                                32'd7, 32'd1, 32'd5, 32'd2, 32'd3};
        idxv[0] = 3; idxv[1] = 2; idxv[2] = 5; idxv[3] = 1; idxv[4] = 7;

        repeat (8) @(negedge clk);
        resetn = 1;
        repeat (4) @(negedge clk);

        // ============ 1. COPY as a word transpose: 4x8 -> 8x4 ============
        $display("--- 1. COPY, the relayout shape ---");
        hdr(1'b0, SRC, 3'd2);
        dim(1'b0, 3'd0, 16'd4, 32'sd256, 2'd0, 16'sd0);
        dim(1'b0, 3'd1, 16'd8, 32'sd32,  2'd0, 16'sd0);
        hdr(1'b1, DST, 3'd2);
        dim(1'b1, 3'd0, 16'd4, 32'sd32,  2'd0, 16'sd0);
        dim(1'b1, 3'd1, 16'd8, 32'sd128, 2'd0, 16'sd0);
        go(3'd0, 2'd1);

        for (i = 0; i < 4; i = i + 1)
            for (j = 0; j < 8; j = j + 1)
                chk(u_ram.mem[(DST >> 5) + j*4 + i],
                    u_ram.mem[(SRC >> 5) + i*8 + j], "transposed word", i*8+j);

        // ============ 2. padding: a bound axis clips the source ============
        $display("--- 2. padding via a bound axis ---");
        wr(8'h40, 64'h0000_0000_BEEF_BEEF);
        hdr(1'b0, SRC, 3'd1);
        dim(1'b0, 3'd0, 16'd6, 32'sd32, 2'd1, 16'sd1);
        axbound(1'b0, 1'b0, 16'sd0, 16'd4);
        hdr(1'b1, PADD, 3'd1);
        dim(1'b1, 3'd0, 16'd6, 32'sd32, 2'd0, 16'sd0);
        go(3'd0, 2'd1);

        for (i = 0; i < 6; i = i + 1) begin
            if (i < 4) b = u_ram.mem[(SRC >> 5) + i];
            else       b = {16{16'hBEEF}};
            chk(u_ram.mem[(PADD >> 5) + i], b, "padded element", i);
        end

        // ============ 3. FILL ============
        $display("--- 3. FILL ---");
        wr(8'h40, 64'h0000_0000_0000_1234);
        hdr(1'b1, PADD, 3'd1);
        dim(1'b1, 3'd0, 16'd4, 32'sd32, 2'd0, 16'sd0);
        go(3'd4, 2'd1);
        for (i = 0; i < 4; i = i + 1)
            chk(u_ram.mem[(PADD >> 5) + i], {16{16'h1234}}, "filled word", i);

        // ============ 4. GENERATE, and split determinism ============
        $display("--- 4. GENERATE ---");
        wr(8'h38, 64'h0123_4567_89AB_CDEF);
        hdr(1'b1, GEN1, 3'd1);
        dim(1'b1, 3'd0, 16'd8, 32'sd32, 2'd0, 16'sd0);
        go(3'd3, 2'd1);
        for (i = 0; i < 8; i = i + 1) gen_ref[i] = u_ram.mem[(GEN1 >> 5) + i];

        // same eight words, as two moves of four -- the counter is absolute,
        // so the bytes must be identical
        for (i = 0; i < 8; i = i + 1) u_ram.mem[(GEN1 >> 5) + i] = 256'd0;
        hdr(1'b1, GEN1, 3'd1);
        dim(1'b1, 3'd0, 16'd4, 32'sd32, 2'd0, 16'sd0);
        go(3'd3, 2'd1);
        hdr(1'b1, GEN1 + 34'd128, 3'd1);
        dim(1'b1, 3'd0, 16'd4, 32'sd32, 2'd0, 16'sd0);
        go(3'd3, 2'd1);
        for (i = 0; i < 8; i = i + 1)
            chk(u_ram.mem[(GEN1 >> 5) + i], gen_ref[i], "split determinism", i);

        // a different address must give different bytes
        hdr(1'b1, GEN2, 3'd1);
        dim(1'b1, 3'd0, 16'd8, 32'sd32, 2'd0, 16'sd0);
        go(3'd3, 2'd1);
        checks = checks + 1;
        if (u_ram.mem[GEN2 >> 5] === gen_ref[0]) begin
            errors = errors + 1;
            $display("  FAIL a different address produced the same noise");
        end

        // ============ 5. GATHER ============
        $display("--- 5. GATHER, rows of two words ---");
        wr(8'h30, {8'd0, 16'd5, 6'd0, IDXB});
        wr(8'h50, {16'd0, 16'd2, 32'd64});
        hdr(1'b0, TBL, 3'd1);
        hdr(1'b1, OUT, 3'd2);
        dim(1'b1, 3'd0, 16'd5, 32'sd64, 2'd0, 16'sd0);
        dim(1'b1, 3'd1, 16'd2, 32'sd32, 2'd0, 16'sd0);
        go(3'd2, 2'd1);

        for (r = 0; r < 5; r = r + 1)
            for (w = 0; w < 2; w = w + 1)
                chk(u_ram.mem[(OUT >> 5) + r*2 + w],
                    u_ram.mem[(TBL >> 5) + idxv[r]*2 + w], "gathered word",
                    r*2 + w);

        // ============ 6. faults ============
        $display("--- 6. faults ---");
        hdr(1'b1, DST, 3'd1);
        dim(1'b1, 3'd0, 16'd1, 32'sd32, 2'd0, 16'sd0);
        go(3'd0, 2'd3);
        checks = checks + 1;
        if (stat_fault !== 4'd5) begin
            errors = errors + 1;
            $display("  FAIL ewidth=3 should fault 5, got %0d", stat_fault);
        end

        hdr(1'b1, DST + 34'd8, 3'd1);
        dim(1'b1, 3'd0, 16'd1, 32'sd32, 2'd0, 16'sd0);
        hdr(1'b0, SRC, 3'd1);
        dim(1'b0, 3'd0, 16'd1, 32'sd32, 2'd0, 16'sd0);
        go(3'd0, 2'd1);
        checks = checks + 1;
        if (stat_fault !== 4'd6) begin
            errors = errors + 1;
            $display("  FAIL a misaligned destination should fault 6, got %0d",
                     stat_fault);
        end

        $display("========================================");
        if (errors == 0) $display("  PASS -- %0d checks, 0 errors", checks);
        else             $display("  FAIL -- %0d checks, %0d errors", checks, errors);
        $display("========================================");
        $finish;
    end

    initial begin
        #4000000;
        $display("  FAIL -- watchdog");
        $finish;
    end

endmodule

`default_nettype wire
