intern journal advanc studi comput scienc engin ijascs volum issu feb modular redund mitig techniqu recov error modul haryono jazi eko istiyanto agus harjoko agfianto eko putra doctor program comput scienc depart comput scienc electron faculti mathemat natur scienc gadjah mada univers yogyakarta indonesia abstract hazard radiat lead system fault fault toler requir fault toler system design oper run despit degrad specif modul happen fault toler develop handl problem find robust effici technolog paper will modular redund fmr mitig techniqu recov error modul dynam partial reconfigur technolog today fault toler techniqu implement project robust system increas modul error recov keyword fpga fault toler dynam partial reconfigur introduct fault chang variabl unexpect logic system hardwar failur inabl system perform oper predefin requir system fault chanc failur requir fault toler system fault toler charact system design continu oper despit degrad function specif modul complet failur occur modul fault toler design tripl modular redund tmr triplic modul function tmr modul produc system consid run correct orbit area radiat quot tmr design mitig entir fault occur occur memori time posit modul error result modular redund nmr develop handl tmr problem lead lot resourc full fill gap design creat methodolog call modular redund fmr mitig techniqu recov error modul redund implement recov techniqu modul error degrad system avoid implement recov techniqu error modul degrad minim overcom tmr techniqu design will handl problem radiat bombard error modul time scope project fmr design mitig techniqu dpr technolog assum intern design free fault fault toler aim handl fault caus extern factor hazard radiat paper will design implement test modular redund mitig techniqu recov error modul test design develop handl error happen modul time detect recov error modul design modular redund mitig techniqu recov error modul modular redund fmr techniqu duplic modul time system correct modul correct result three modul error happen modul system toler error dynam partial reconfigur dpr will interrupt system run mitig error modul disturb system dpr fast low power consumpt reconfigur partial area fpga imag design fmr modul ident output modul will voter error detector voter will vote result modul find output error detector role play detect modul error error detect error detector will send data dynam partial reconfigur dpr system dpr will reconfigur modul error intern journal advanc studi comput scienc engin ijascs volum issu feb voter error detector modul modul modul modular redud modul dynam partial reconfigur system modul imag modular redund design voter architectur imag three modul correct fmr will correct result output modul will logic imag voter logic combin imag imag voter fmr result voter will compar modul modul output result voter will fault error modul error detector variabl hold modul error correct array variabl length bit pseudo code configur error detector equal errordetectorvari errordetectorvari equal errordetectorvari errordetectorvari equal errordetectorvari errordetectorvari equal errordetectorvari errordetectorvari equal errordetectorvari errordetectorvari structur dpr imag microblaz microprocessor handl dynam partial configur process bit stream save volatil memori frame data fpga locat configur data check sum error detector will send data error detect trough bus microblaz processor microblaz receiv data error detector microblaz read data partial bitstream memori compact flash data trough icap icap will configur place configur data portion fpga imag structur dpr iii implement recov modul error design expect system will better reliabl detect error modul system recov modul recov step split axi lite bus fpga micro blaze processor memori compact flash icap modul modul modul modul modul error detector voter intern journal advanc studi comput scienc engin ijascs volum issu feb stage check output modul detector unit second error modul detect interrupt dpr system third dpr system will receiv interrupt recov modul error recov dynam partial reconfigur correspond error modul check output modul detector unit put vhdl check voter unit vhdl code code errordetector ftresult errordetector ftresult errordetector ftresult errordetector ftresult errordetector ftresult check result fmr fault toler output output modul output fmr fault toler output recogn error modul error detect action recov error modul microblaz processor check errordetector data regular adjust interv check errordetector depend read address custom intellectu properti fmr fault toler errordetector variabl modul error code data int error_detector_modul int bit get_bit result bit pr_action action dpr error_detector_modul error modul detect error modul check posit bit bit lsb will modul second modul code error_detector_modul convert array easi check error modul dpr flow describ imag error modul recogn microblaz processor will read bit stream compact flash volatil memori error modul modul read bit file second modul read bit file read trough system ace save system ace buffer loop data send data icap xhwicap_devicewrit function write data icap icap will handl rest reconfigur data will place memori locat fpga imag dpr data flow recov error modul test discuss design offer overcom model fault toler develop tmr mitig techniqu nmr tabl comparison design offer tmr mitig techniqu will modul error time happen space handl implement fmr limit toler fault modul nmr develop work three error modul time time oper modul error recov erron will system degrad time overcom nmr implement mitig techniqu mitig recov error modul tabl comparison fault toler techniqu techniqu limit toler fault mitig error modul tmr mitig techniqu error modul nmr tmr scheme three error modul fmr mitig techniqu error modul test fault toler provid direct test hardwar fpga devic larg ion inject power suppli disturb method expens difficult expect environ method partial reconfigur demonstr partial reconfigur effect perform fault inject method thing author chose second fpga microblaz processor compact flash bit bit icap modul modul modul modul modul intern journal advanc studi comput scienc engin ijascs volum issu feb structur test structur dpr describ imag test add comput connect microblaz acquir data test conduct imag imag structur test base fault injector partial reconfigur origin partial bit stream corrupt blank fault inject partial reconfigur chang direct partial bitstream file risk perman damag fpga devic bit extract tool provid xilinx program exe compil window program jbit program chang partial bit dynam reconfigur fpga current choos make blank configur modul test method trough partial reconfigur microblaz processor send command comput microblaz reconfigur blank reconfigur modul modul appli reconfigur blank modul select random analyz data reconfigur blank modul result random reconfigur modul mitig recov modul blank reconfigur correct modul system run second fmr fault toler work expect send data modul modul feedback expect modul time error state fmr correct result speed recov modul error depend size bit stream speed appli calcul real code applic add axi timer dpr system initi start code int status xtmrctr_initi timercounterinst xtmrctr_start timercounterinst methodolog time requir recoveri modul reset timer counter reset period counter will overflow second counter regist variabl recoveri finish recoveri counter regist variabl code implement xtmrctr_reset timercounterinst int startex xtmrctr_gettimercounterreg eaddr get_modul_error_and_recoveri int endex xtmrctr_gettimercounterreg eaddr microblaz processor speed integ repres clock cycl clock cycl tabl speed recov modul includ read file compact flash write icap size modul vari depend number resourc pblock function draw devic plan ahead vari tabl speed recov error modul modul size speed estim power requir fmr calcul xilinx power estim xpe virtex tabl calcul power requir modul microblaz processor lut logic distribut ram flip flop figur power requir modul fmr multipli fmr multipli fmr consid power budget will satisfi budget xpe calcul estim power consumpt decid fault toler implement fpga devic test microblaz processor comput intern journal advanc studi comput scienc engin ijascs volum issu feb tabl iii estim modul xpe test fault inject time time test aim will system stabl fault will system correct result output system detect error recov modul error test fault inject period time second random modul fault inject modul fault inject modul time imag structur modul modul extens ham code calcul decod encod data input data encod output will encod data decod data ham code structur modul voter error detector will work voter compar data output modul valid result error detector detect modul error imag structur modul imag three cycl fmr system inject blank modul second fmr consid corrupt modul send data system system will send modul ham code calcul modul will encod decod output voter voter data send data output third fault toler system detect error system will dpr mitig error modul cycl imag system inject blank modul modul inject blank modul modul corrupt system oper error modul send data system system recoveri modul system encod decod send data voter data voter comput evalu encod decod introduc error bit encod data system correct data error ham code process data system detect error modul continu recoveri error modul modul recov cycl hour system dpr time result system stabl correct error modul output correct data well imag test result fault inject fmr modul encod ext ham code decod ext ham code input output output intern journal advanc studi comput scienc engin ijascs volum issu feb conclus modular redund fmr implement error happen modul system work proper mitig techniqu error modul detect correct fault toler system will degrad modul dpr modular redund mitig techniqu implement speed recov depend size bitsream xilinx power estim compar tmr fmr power consumpt add modul fmr futur studi futur studi will add function modul exampl put modul microblaz processor task implement fault toler real applic board comput micro satellit test analyz behavior fmr real applic scope futur studi will implement fmr real applic base fpga dpr technolog acknowledg project support satellit centr lapan doctor program comput scienc depart comput scienc electron faculti mathemat natur scienc gadjah mada univers acknowledg support project refer avizieni fault toler system ieee transact comput johnson fault toler microprocessor base system ieee micro shinghal dan chandra design analysi fault toler microprocessor base tripl modular intern journal advanc engin technolog kastil straka kotasek methodolog increas reliabl fpga design partial reconfigur workshop manufactur depend multicor architectur nanoscal median anneci bentoutou real time edac system applic board earth observ small satellit ieee transact aerospac electron system karlsson gunneflo lidén torin fault inject techniqu test fault handl mechan proceed ieee intern test confer test faster better sooner ieee comput societi washington usa lopez ongil garcia valdera portela aguirr tomb baena munoz unifi environ fault inject design level base emul nuclear scienc ieee transactuon sterpon violant partial reconfigur base fault inject system evalu seu effect sram base fpgas nuclear scienc ieee transact volum issu kafka analysi applic partial runtim reconfigur fault emul xilinx fpgas design diagnost electron circuit system ddec ieee workshop 