$date
  Thu Apr 14 17:55:48 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module math_real $end
$upscope $end
$scope module tb_msi $end
$var reg 4 ! a[3:0] $end
$var reg 16 " o[15:0] $end
$scope module decoder_inst $end
$var reg 4 # a[3:0] $end
$var reg 16 $ o[15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b0000 !
b0000000000000001 "
b0000 #
b0000000000000001 $
#10000000
b0001 !
b0000000000000010 "
b0001 #
b0000000000000010 $
#20000000
b0010 !
b0000000000000100 "
b0010 #
b0000000000000100 $
#30000000
#40000000
b0011 !
b0000000000001000 "
b0011 #
b0000000000001000 $
#50000000
b0100 !
b0000000000010000 "
b0100 #
b0000000000010000 $
#60000000
b0101 !
b0000000000100000 "
b0101 #
b0000000000100000 $
#70000000
b0110 !
b0000000001000000 "
b0110 #
b0000000001000000 $
#80000000
b0111 !
b0000000010000000 "
b0111 #
b0000000010000000 $
#90000000
b1000 !
b0000000100000000 "
b1000 #
b0000000100000000 $
#100000000
b1001 !
b0000001000000000 "
b1001 #
b0000001000000000 $
#110000000
b1010 !
b0000010000000000 "
b1010 #
b0000010000000000 $
#120000000
b1011 !
b0000100000000000 "
b1011 #
b0000100000000000 $
#130000000
b1100 !
b0001000000000000 "
b1100 #
b0001000000000000 $
#140000000
b1101 !
b0010000000000000 "
b1101 #
b0010000000000000 $
#150000000
b1110 !
b0100000000000000 "
b1110 #
b0100000000000000 $
#160000000
b1111 !
b1000000000000000 "
b1111 #
b1000000000000000 $
