

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Sat Aug 12 18:56:10 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        conv
* Solution:       Fp_apc_d1
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 40.00 ns | 33.795 ns |   5.00 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       56|       56| 2.240 us | 2.240 us |   56|   56|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Loop_Col_Loop_Filter1_Loop  |       54|       54|        22|          3|          1|    12|    yes   |
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     417|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|     32|    2007|    2565|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     642|    -|
|Register         |        0|      -|    1617|     512|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|     32|    3624|    4136|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2060|   2800|  607200|  303600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      1|   ~0   |       1|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |conv_1_fadd_32ns_bkb_U1   |conv_1_fadd_32ns_bkb  |        0|      2|  177|  198|    0|
    |conv_1_fadd_32ns_bkb_U2   |conv_1_fadd_32ns_bkb  |        0|      2|  177|  198|    0|
    |conv_1_fadd_32ns_bkb_U3   |conv_1_fadd_32ns_bkb  |        0|      2|  177|  198|    0|
    |conv_1_fadd_32ns_bkb_U4   |conv_1_fadd_32ns_bkb  |        0|      2|  177|  198|    0|
    |conv_1_fadd_32ns_bkb_U5   |conv_1_fadd_32ns_bkb  |        0|      2|  177|  198|    0|
    |conv_1_fadd_32ns_bkb_U6   |conv_1_fadd_32ns_bkb  |        0|      2|  177|  198|    0|
    |conv_1_fadd_32ns_bkb_U7   |conv_1_fadd_32ns_bkb  |        0|      2|  177|  198|    0|
    |conv_1_fcmp_32ns_dEe_U14  |conv_1_fcmp_32ns_dEe  |        0|      0|    0|   66|    0|
    |conv_1_fmul_32ns_cud_U8   |conv_1_fmul_32ns_cud  |        0|      3|  128|  138|    0|
    |conv_1_fmul_32ns_cud_U9   |conv_1_fmul_32ns_cud  |        0|      3|  128|  138|    0|
    |conv_1_fmul_32ns_cud_U10  |conv_1_fmul_32ns_cud  |        0|      3|  128|  138|    0|
    |conv_1_fmul_32ns_cud_U11  |conv_1_fmul_32ns_cud  |        0|      3|  128|  138|    0|
    |conv_1_fmul_32ns_cud_U12  |conv_1_fmul_32ns_cud  |        0|      3|  128|  138|    0|
    |conv_1_fmul_32ns_cud_U13  |conv_1_fmul_32ns_cud  |        0|      3|  128|  138|    0|
    |conv_1_mux_32_32_eOg_U15  |conv_1_mux_32_32_eOg  |        0|      0|    0|   15|    0|
    |conv_1_mux_32_32_eOg_U16  |conv_1_mux_32_32_eOg  |        0|      0|    0|   15|    0|
    |conv_1_mux_32_32_eOg_U17  |conv_1_mux_32_32_eOg  |        0|      0|    0|   15|    0|
    |conv_1_mux_32_32_eOg_U18  |conv_1_mux_32_32_eOg  |        0|      0|    0|   15|    0|
    |conv_1_mux_32_32_eOg_U19  |conv_1_mux_32_32_eOg  |        0|      0|    0|   15|    0|
    |conv_1_mux_32_32_eOg_U20  |conv_1_mux_32_32_eOg  |        0|      0|    0|   15|    0|
    |conv_1_mux_32_32_eOg_U21  |conv_1_mux_32_32_eOg  |        0|      0|    0|   15|    0|
    |conv_1_mux_32_32_eOg_U22  |conv_1_mux_32_32_eOg  |        0|      0|    0|   15|    0|
    |conv_1_mux_32_32_eOg_U23  |conv_1_mux_32_32_eOg  |        0|      0|    0|   15|    0|
    |conv_1_mux_32_32_eOg_U24  |conv_1_mux_32_32_eOg  |        0|      0|    0|   15|    0|
    |conv_1_mux_32_32_eOg_U25  |conv_1_mux_32_32_eOg  |        0|      0|    0|   15|    0|
    |conv_1_mux_32_32_eOg_U26  |conv_1_mux_32_32_eOg  |        0|      0|    0|   15|    0|
    |conv_1_mux_32_32_eOg_U27  |conv_1_mux_32_32_eOg  |        0|      0|    0|   15|    0|
    |conv_1_mux_32_32_eOg_U28  |conv_1_mux_32_32_eOg  |        0|      0|    0|   15|    0|
    |conv_1_mux_32_32_eOg_U29  |conv_1_mux_32_32_eOg  |        0|      0|    0|   15|    0|
    |conv_1_mux_32_32_eOg_U30  |conv_1_mux_32_32_eOg  |        0|      0|    0|   15|    0|
    |conv_1_mux_32_32_eOg_U31  |conv_1_mux_32_32_eOg  |        0|      0|    0|   15|    0|
    |conv_1_mux_32_32_eOg_U32  |conv_1_mux_32_32_eOg  |        0|      0|    0|   15|    0|
    |conv_1_mux_32_32_eOg_U33  |conv_1_mux_32_32_eOg  |        0|      0|    0|   15|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|     32| 2007| 2565|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln11_fu_887_p2        |     +    |      0|  0|  13|           4|           1|
    |add_ln26_1_fu_859_p2      |     +    |      0|  0|  10|           2|           2|
    |add_ln26_2_fu_837_p2      |     +    |      0|  0|  10|           1|           2|
    |add_ln26_fu_765_p2        |     +    |      0|  0|  10|           1|           2|
    |add_ln34_fu_1227_p2       |     +    |      0|  0|   7|           4|           4|
    |add_ln8_fu_709_p2         |     +    |      0|  0|  13|           4|           1|
    |f_fu_1119_p2              |     +    |      0|  0|  10|           2|           1|
    |r_fu_715_p2               |     +    |      0|  0|  10|           1|           2|
    |sub_ln34_fu_1218_p2       |     -    |      0|  0|   7|           4|           4|
    |and_ln26_fu_759_p2        |    and   |      0|  0|   2|           1|           1|
    |and_ln33_fu_1275_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln11_fu_721_p2       |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln14_fu_753_p2       |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln33_1_fu_1263_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln33_fu_1257_p2      |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln8_fu_703_p2        |   icmp   |      0|  0|   9|           4|           4|
    |or_ln26_3_fu_809_p2       |    or    |      0|  0|   3|           3|           1|
    |or_ln26_4_fu_1025_p2      |    or    |      0|  0|   3|           3|           1|
    |or_ln26_fu_916_p2         |    or    |      0|  0|   3|           3|           1|
    |or_ln33_fu_1269_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln34_fu_771_p2         |    or    |      0|  0|   2|           1|           1|
    |grp_fu_552_p1             |  select  |      0|  0|  32|           1|          32|
    |grp_fu_557_p1             |  select  |      0|  0|  32|           1|          32|
    |grp_fu_561_p1             |  select  |      0|  0|  32|           1|          32|
    |grp_fu_565_p1             |  select  |      0|  0|  32|           1|          32|
    |grp_fu_569_p1             |  select  |      0|  0|  32|           1|          32|
    |grp_fu_573_p1             |  select  |      0|  0|  32|           1|          32|
    |select_ln11_fu_893_p3     |  select  |      0|  0|   4|           1|           1|
    |select_ln26_18_fu_727_p3  |  select  |      0|  0|   2|           1|           1|
    |select_ln26_19_fu_735_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln26_20_fu_843_p3  |  select  |      0|  0|   2|           1|           1|
    |select_ln26_21_fu_871_p3  |  select  |      0|  0|   3|           1|           3|
    |select_ln34_1_fu_785_p3   |  select  |      0|  0|   2|           1|           2|
    |select_ln34_2_fu_851_p3   |  select  |      0|  0|   2|           1|           2|
    |select_ln34_3_fu_879_p3   |  select  |      0|  0|   2|           1|           2|
    |select_ln34_fu_777_p3     |  select  |      0|  0|   2|           1|           1|
    |w_sum_1_fu_1281_p3        |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln26_1_fu_831_p2      |    xor   |      0|  0|   3|           2|           3|
    |xor_ln26_2_fu_865_p2      |    xor   |      0|  0|   3|           2|           3|
    |xor_ln26_fu_747_p2        |    xor   |      0|  0|   2|           1|           2|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 417|          99|         287|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  33|          6|    1|          6|
    |ap_enable_reg_pp0_iter7                    |   9|          2|    1|          2|
    |ap_phi_mux_c_0_phi_fu_493_p4               |   9|          2|    2|          4|
    |ap_phi_mux_f_0_phi_fu_504_p4               |   9|          2|    2|          4|
    |ap_phi_mux_indvar_flatten45_phi_fu_460_p4  |   9|          2|    4|          8|
    |ap_phi_mux_indvar_flatten_phi_fu_482_p4    |   9|          2|    4|          8|
    |ap_phi_mux_r_0_phi_fu_471_p4               |   9|          2|    2|          4|
    |c_0_reg_489                                |   9|          2|    2|          4|
    |f_0_reg_500                                |   9|          2|    2|          4|
    |grp_fu_511_p0                              |  15|          3|   32|         96|
    |grp_fu_511_p1                              |  21|          4|   32|        128|
    |grp_fu_517_p0                              |  15|          3|   32|         96|
    |grp_fu_517_p1                              |  21|          4|   32|        128|
    |grp_fu_523_p0                              |  15|          3|   32|         96|
    |grp_fu_523_p1                              |  21|          4|   32|        128|
    |grp_fu_529_p0                              |  15|          3|   32|         96|
    |grp_fu_529_p1                              |  21|          4|   32|        128|
    |grp_fu_535_p0                              |  15|          3|   32|         96|
    |grp_fu_535_p1                              |  21|          4|   32|        128|
    |grp_fu_541_p0                              |  15|          3|   32|         96|
    |grp_fu_541_p1                              |  21|          4|   32|        128|
    |grp_fu_552_p0                              |  21|          4|   32|        128|
    |grp_fu_557_p0                              |  21|          4|   32|        128|
    |grp_fu_561_p0                              |  21|          4|   32|        128|
    |grp_fu_565_p0                              |  21|          4|   32|        128|
    |grp_fu_569_p0                              |  21|          4|   32|        128|
    |grp_fu_573_p0                              |  21|          4|   32|        128|
    |indvar_flatten45_reg_456                   |   9|          2|    4|          8|
    |indvar_flatten_reg_478                     |   9|          2|    4|          8|
    |input_0_address0                           |  21|          4|    3|         12|
    |input_0_address1                           |  21|          4|    3|         12|
    |input_1_address0                           |  21|          4|    3|         12|
    |input_1_address1                           |  21|          4|    3|         12|
    |input_2_address0                           |  21|          4|    3|         12|
    |input_2_address1                           |  21|          4|    3|         12|
    |input_3_address0                           |  21|          4|    3|         12|
    |input_3_address1                           |  21|          4|    3|         12|
    |r_0_reg_467                                |   9|          2|    2|          4|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 642|        126|  630|       2272|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |add_ln8_reg_1295          |   4|   0|    4|          0|
    |ap_CS_fsm                 |   5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7   |   1|   0|    1|          0|
    |c_0_reg_489               |   2|   0|    2|          0|
    |f_0_reg_500               |   2|   0|    2|          0|
    |f_reg_1567                |   2|   0|    2|          0|
    |icmp_ln8_reg_1291         |   1|   0|    1|          0|
    |indvar_flatten45_reg_456  |   4|   0|    4|          0|
    |indvar_flatten_reg_478    |   4|   0|    4|          0|
    |r_0_reg_467               |   2|   0|    2|          0|
    |reg_661                   |  32|   0|   32|          0|
    |select_ln11_reg_1397      |   4|   0|    4|          0|
    |select_ln26_19_reg_1300   |   2|   0|    2|          0|
    |select_ln34_1_reg_1340    |   2|   0|    2|          0|
    |select_ln34_2_reg_1387    |   2|   0|    2|          0|
    |select_ln34_3_reg_1392    |   2|   0|    2|          0|
    |select_ln34_reg_1315      |   2|   0|    2|          0|
    |tmp_1_0_0_1_reg_1512      |  32|   0|   32|          0|
    |tmp_1_0_1_1_reg_1572      |  32|   0|   32|          0|
    |tmp_1_0_2_1_reg_1632      |  32|   0|   32|          0|
    |tmp_1_0_2_reg_1627        |  32|   0|   32|          0|
    |tmp_1_1_0_1_reg_1532      |  32|   0|   32|          0|
    |tmp_1_1_1_1_reg_1592      |  32|   0|   32|          0|
    |tmp_1_1_1_reg_1587        |  32|   0|   32|          0|
    |tmp_1_1_2_1_reg_1642      |  32|   0|   32|          0|
    |tmp_1_1_2_reg_1637        |  32|   0|   32|          0|
    |tmp_1_1_reg_1527          |  32|   0|   32|          0|
    |tmp_1_2_0_1_reg_1552      |  32|   0|   32|          0|
    |tmp_1_2_1_1_reg_1612      |  32|   0|   32|          0|
    |tmp_1_2_1_reg_1607        |  32|   0|   32|          0|
    |tmp_1_2_2_1_reg_1652      |  32|   0|   32|          0|
    |tmp_1_2_2_reg_1647        |  32|   0|   32|          0|
    |tmp_1_2_reg_1547          |  32|   0|   32|          0|
    |trunc_ln26_reg_1305       |   1|   0|    1|          0|
    |icmp_ln8_reg_1291         |  64|  32|    1|          0|
    |select_ln34_1_reg_1340    |  64|  32|    2|          0|
    |select_ln34_reg_1315      |  64|  32|    2|          0|
    |tmp_1_1_0_1_reg_1532      |  64|  32|   32|          0|
    |tmp_1_1_1_1_reg_1592      |  64|  32|   32|          0|
    |tmp_1_1_1_reg_1587        |  64|  32|   32|          0|
    |tmp_1_1_2_1_reg_1642      |  64|  32|   32|          0|
    |tmp_1_1_2_reg_1637        |  64|  32|   32|          0|
    |tmp_1_1_reg_1527          |  64|  32|   32|          0|
    |tmp_1_2_0_1_reg_1552      |  64|  32|   32|          0|
    |tmp_1_2_1_1_reg_1612      |  64|  32|   32|          0|
    |tmp_1_2_1_reg_1607        |  64|  32|   32|          0|
    |tmp_1_2_2_1_reg_1652      |  64|  32|   32|          0|
    |tmp_1_2_2_reg_1647        |  64|  32|   32|          0|
    |tmp_1_2_reg_1547          |  64|  32|   32|          0|
    |trunc_ln26_reg_1305       |  64|  32|    1|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     |1617| 512|  983|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_start             |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_done              | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_idle              | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_ready             | out |    1| ap_ctrl_hs |    conv_1    | return value |
|input_0_address0     | out |    3|  ap_memory |    input_0   |     array    |
|input_0_ce0          | out |    1|  ap_memory |    input_0   |     array    |
|input_0_q0           |  in |   32|  ap_memory |    input_0   |     array    |
|input_0_address1     | out |    3|  ap_memory |    input_0   |     array    |
|input_0_ce1          | out |    1|  ap_memory |    input_0   |     array    |
|input_0_q1           |  in |   32|  ap_memory |    input_0   |     array    |
|input_1_address0     | out |    3|  ap_memory |    input_1   |     array    |
|input_1_ce0          | out |    1|  ap_memory |    input_1   |     array    |
|input_1_q0           |  in |   32|  ap_memory |    input_1   |     array    |
|input_1_address1     | out |    3|  ap_memory |    input_1   |     array    |
|input_1_ce1          | out |    1|  ap_memory |    input_1   |     array    |
|input_1_q1           |  in |   32|  ap_memory |    input_1   |     array    |
|input_2_address0     | out |    3|  ap_memory |    input_2   |     array    |
|input_2_ce0          | out |    1|  ap_memory |    input_2   |     array    |
|input_2_q0           |  in |   32|  ap_memory |    input_2   |     array    |
|input_2_address1     | out |    3|  ap_memory |    input_2   |     array    |
|input_2_ce1          | out |    1|  ap_memory |    input_2   |     array    |
|input_2_q1           |  in |   32|  ap_memory |    input_2   |     array    |
|input_3_address0     | out |    3|  ap_memory |    input_3   |     array    |
|input_3_ce0          | out |    1|  ap_memory |    input_3   |     array    |
|input_3_q0           |  in |   32|  ap_memory |    input_3   |     array    |
|input_3_address1     | out |    3|  ap_memory |    input_3   |     array    |
|input_3_ce1          | out |    1|  ap_memory |    input_3   |     array    |
|input_3_q1           |  in |   32|  ap_memory |    input_3   |     array    |
|conv_out_0_address0  | out |    3|  ap_memory |  conv_out_0  |     array    |
|conv_out_0_ce0       | out |    1|  ap_memory |  conv_out_0  |     array    |
|conv_out_0_we0       | out |    1|  ap_memory |  conv_out_0  |     array    |
|conv_out_0_d0        | out |   32|  ap_memory |  conv_out_0  |     array    |
|conv_out_1_address0  | out |    3|  ap_memory |  conv_out_1  |     array    |
|conv_out_1_ce0       | out |    1|  ap_memory |  conv_out_1  |     array    |
|conv_out_1_we0       | out |    1|  ap_memory |  conv_out_1  |     array    |
|conv_out_1_d0        | out |   32|  ap_memory |  conv_out_1  |     array    |
+---------------------+-----+-----+------------+--------------+--------------+

