# compile vhdl design source files
vhdl xil_defaultlib  "../../../lab1_clk_div.srcs/sources_1/new/mux_4x1.vhd"

# Do not sort compile order
nosort
