// Seed: 1922792288
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  assign module_1.id_5 = 0;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_5 = 1;
endmodule
module module_1 #(
    parameter id_4 = 32'd31,
    parameter id_6 = 32'd81
) (
    input  wand id_0,
    input  tri  id_1,
    input  tri0 id_2,
    output wand id_3,
    output tri1 _id_4,
    output wand id_5,
    input  tri0 _id_6
);
  logic id_8[id_6 : id_4];
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8,
      id_8
  );
endmodule
