
ECE400_Screen2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007bd4  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001e84  08007ce8  08007ce8  00008ce8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009b6c  08009b6c  0000b1e8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009b6c  08009b6c  0000ab6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009b74  08009b74  0000b1e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009b74  08009b74  0000ab74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009b78  08009b78  0000ab78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e8  20000000  08009b7c  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001298  200001e8  08009d64  0000b1e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001480  08009d64  0000b480  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000b1e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000feac  00000000  00000000  0000b211  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000252d  00000000  00000000  0001b0bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001070  00000000  00000000  0001d5f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  00018ec0  00000000  00000000  0001e660  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   000127a1  00000000  00000000  00037520  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    00093893  00000000  00000000  00049cc1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000043  00000000  00000000  000dd554  2**0
                  CONTENTS, READONLY
 19 .debug_rnglists 00000cc6  00000000  00000000  000dd597  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005708  00000000  00000000  000de260  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  000e3968  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001e8 	.word	0x200001e8
 800012c:	00000000 	.word	0x00000000
 8000130:	08007ccc 	.word	0x08007ccc

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001ec 	.word	0x200001ec
 800014c:	08007ccc 	.word	0x08007ccc

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_frsub>:
 8000a88:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000a8c:	e002      	b.n	8000a94 <__addsf3>
 8000a8e:	bf00      	nop

08000a90 <__aeabi_fsub>:
 8000a90:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000a94 <__addsf3>:
 8000a94:	0042      	lsls	r2, r0, #1
 8000a96:	bf1f      	itttt	ne
 8000a98:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000a9c:	ea92 0f03 	teqne	r2, r3
 8000aa0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000aa4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000aa8:	d06a      	beq.n	8000b80 <__addsf3+0xec>
 8000aaa:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000aae:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ab2:	bfc1      	itttt	gt
 8000ab4:	18d2      	addgt	r2, r2, r3
 8000ab6:	4041      	eorgt	r1, r0
 8000ab8:	4048      	eorgt	r0, r1
 8000aba:	4041      	eorgt	r1, r0
 8000abc:	bfb8      	it	lt
 8000abe:	425b      	neglt	r3, r3
 8000ac0:	2b19      	cmp	r3, #25
 8000ac2:	bf88      	it	hi
 8000ac4:	4770      	bxhi	lr
 8000ac6:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000aca:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ace:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000ad2:	bf18      	it	ne
 8000ad4:	4240      	negne	r0, r0
 8000ad6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000ada:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000ade:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000ae2:	bf18      	it	ne
 8000ae4:	4249      	negne	r1, r1
 8000ae6:	ea92 0f03 	teq	r2, r3
 8000aea:	d03f      	beq.n	8000b6c <__addsf3+0xd8>
 8000aec:	f1a2 0201 	sub.w	r2, r2, #1
 8000af0:	fa41 fc03 	asr.w	ip, r1, r3
 8000af4:	eb10 000c 	adds.w	r0, r0, ip
 8000af8:	f1c3 0320 	rsb	r3, r3, #32
 8000afc:	fa01 f103 	lsl.w	r1, r1, r3
 8000b00:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000b04:	d502      	bpl.n	8000b0c <__addsf3+0x78>
 8000b06:	4249      	negs	r1, r1
 8000b08:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b0c:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000b10:	d313      	bcc.n	8000b3a <__addsf3+0xa6>
 8000b12:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000b16:	d306      	bcc.n	8000b26 <__addsf3+0x92>
 8000b18:	0840      	lsrs	r0, r0, #1
 8000b1a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b1e:	f102 0201 	add.w	r2, r2, #1
 8000b22:	2afe      	cmp	r2, #254	@ 0xfe
 8000b24:	d251      	bcs.n	8000bca <__addsf3+0x136>
 8000b26:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000b2a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b2e:	bf08      	it	eq
 8000b30:	f020 0001 	biceq.w	r0, r0, #1
 8000b34:	ea40 0003 	orr.w	r0, r0, r3
 8000b38:	4770      	bx	lr
 8000b3a:	0049      	lsls	r1, r1, #1
 8000b3c:	eb40 0000 	adc.w	r0, r0, r0
 8000b40:	3a01      	subs	r2, #1
 8000b42:	bf28      	it	cs
 8000b44:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000b48:	d2ed      	bcs.n	8000b26 <__addsf3+0x92>
 8000b4a:	fab0 fc80 	clz	ip, r0
 8000b4e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b52:	ebb2 020c 	subs.w	r2, r2, ip
 8000b56:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b5a:	bfaa      	itet	ge
 8000b5c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b60:	4252      	neglt	r2, r2
 8000b62:	4318      	orrge	r0, r3
 8000b64:	bfbc      	itt	lt
 8000b66:	40d0      	lsrlt	r0, r2
 8000b68:	4318      	orrlt	r0, r3
 8000b6a:	4770      	bx	lr
 8000b6c:	f092 0f00 	teq	r2, #0
 8000b70:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000b74:	bf06      	itte	eq
 8000b76:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000b7a:	3201      	addeq	r2, #1
 8000b7c:	3b01      	subne	r3, #1
 8000b7e:	e7b5      	b.n	8000aec <__addsf3+0x58>
 8000b80:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b84:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b88:	bf18      	it	ne
 8000b8a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b8e:	d021      	beq.n	8000bd4 <__addsf3+0x140>
 8000b90:	ea92 0f03 	teq	r2, r3
 8000b94:	d004      	beq.n	8000ba0 <__addsf3+0x10c>
 8000b96:	f092 0f00 	teq	r2, #0
 8000b9a:	bf08      	it	eq
 8000b9c:	4608      	moveq	r0, r1
 8000b9e:	4770      	bx	lr
 8000ba0:	ea90 0f01 	teq	r0, r1
 8000ba4:	bf1c      	itt	ne
 8000ba6:	2000      	movne	r0, #0
 8000ba8:	4770      	bxne	lr
 8000baa:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000bae:	d104      	bne.n	8000bba <__addsf3+0x126>
 8000bb0:	0040      	lsls	r0, r0, #1
 8000bb2:	bf28      	it	cs
 8000bb4:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000bb8:	4770      	bx	lr
 8000bba:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000bbe:	bf3c      	itt	cc
 8000bc0:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000bc4:	4770      	bxcc	lr
 8000bc6:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000bca:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000bce:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bd2:	4770      	bx	lr
 8000bd4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bd8:	bf16      	itet	ne
 8000bda:	4608      	movne	r0, r1
 8000bdc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000be0:	4601      	movne	r1, r0
 8000be2:	0242      	lsls	r2, r0, #9
 8000be4:	bf06      	itte	eq
 8000be6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bea:	ea90 0f01 	teqeq	r0, r1
 8000bee:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000bf2:	4770      	bx	lr

08000bf4 <__aeabi_ui2f>:
 8000bf4:	f04f 0300 	mov.w	r3, #0
 8000bf8:	e004      	b.n	8000c04 <__aeabi_i2f+0x8>
 8000bfa:	bf00      	nop

08000bfc <__aeabi_i2f>:
 8000bfc:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000c00:	bf48      	it	mi
 8000c02:	4240      	negmi	r0, r0
 8000c04:	ea5f 0c00 	movs.w	ip, r0
 8000c08:	bf08      	it	eq
 8000c0a:	4770      	bxeq	lr
 8000c0c:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000c10:	4601      	mov	r1, r0
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	e01c      	b.n	8000c52 <__aeabi_l2f+0x2a>

08000c18 <__aeabi_ul2f>:
 8000c18:	ea50 0201 	orrs.w	r2, r0, r1
 8000c1c:	bf08      	it	eq
 8000c1e:	4770      	bxeq	lr
 8000c20:	f04f 0300 	mov.w	r3, #0
 8000c24:	e00a      	b.n	8000c3c <__aeabi_l2f+0x14>
 8000c26:	bf00      	nop

08000c28 <__aeabi_l2f>:
 8000c28:	ea50 0201 	orrs.w	r2, r0, r1
 8000c2c:	bf08      	it	eq
 8000c2e:	4770      	bxeq	lr
 8000c30:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000c34:	d502      	bpl.n	8000c3c <__aeabi_l2f+0x14>
 8000c36:	4240      	negs	r0, r0
 8000c38:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c3c:	ea5f 0c01 	movs.w	ip, r1
 8000c40:	bf02      	ittt	eq
 8000c42:	4684      	moveq	ip, r0
 8000c44:	4601      	moveq	r1, r0
 8000c46:	2000      	moveq	r0, #0
 8000c48:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000c4c:	bf08      	it	eq
 8000c4e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000c52:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000c56:	fabc f28c 	clz	r2, ip
 8000c5a:	3a08      	subs	r2, #8
 8000c5c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c60:	db10      	blt.n	8000c84 <__aeabi_l2f+0x5c>
 8000c62:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c66:	4463      	add	r3, ip
 8000c68:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c6c:	f1c2 0220 	rsb	r2, r2, #32
 8000c70:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000c74:	fa20 f202 	lsr.w	r2, r0, r2
 8000c78:	eb43 0002 	adc.w	r0, r3, r2
 8000c7c:	bf08      	it	eq
 8000c7e:	f020 0001 	biceq.w	r0, r0, #1
 8000c82:	4770      	bx	lr
 8000c84:	f102 0220 	add.w	r2, r2, #32
 8000c88:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c8c:	f1c2 0220 	rsb	r2, r2, #32
 8000c90:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000c94:	fa21 f202 	lsr.w	r2, r1, r2
 8000c98:	eb43 0002 	adc.w	r0, r3, r2
 8000c9c:	bf08      	it	eq
 8000c9e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ca2:	4770      	bx	lr

08000ca4 <__aeabi_fmul>:
 8000ca4:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000ca8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cac:	bf1e      	ittt	ne
 8000cae:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cb2:	ea92 0f0c 	teqne	r2, ip
 8000cb6:	ea93 0f0c 	teqne	r3, ip
 8000cba:	d06f      	beq.n	8000d9c <__aeabi_fmul+0xf8>
 8000cbc:	441a      	add	r2, r3
 8000cbe:	ea80 0c01 	eor.w	ip, r0, r1
 8000cc2:	0240      	lsls	r0, r0, #9
 8000cc4:	bf18      	it	ne
 8000cc6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000cca:	d01e      	beq.n	8000d0a <__aeabi_fmul+0x66>
 8000ccc:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000cd0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000cd4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000cd8:	fba0 3101 	umull	r3, r1, r0, r1
 8000cdc:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000ce0:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000ce4:	bf3e      	ittt	cc
 8000ce6:	0049      	lslcc	r1, r1, #1
 8000ce8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000cec:	005b      	lslcc	r3, r3, #1
 8000cee:	ea40 0001 	orr.w	r0, r0, r1
 8000cf2:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000cf6:	2afd      	cmp	r2, #253	@ 0xfd
 8000cf8:	d81d      	bhi.n	8000d36 <__aeabi_fmul+0x92>
 8000cfa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000cfe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d02:	bf08      	it	eq
 8000d04:	f020 0001 	biceq.w	r0, r0, #1
 8000d08:	4770      	bx	lr
 8000d0a:	f090 0f00 	teq	r0, #0
 8000d0e:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000d12:	bf08      	it	eq
 8000d14:	0249      	lsleq	r1, r1, #9
 8000d16:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d1a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d1e:	3a7f      	subs	r2, #127	@ 0x7f
 8000d20:	bfc2      	ittt	gt
 8000d22:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000d26:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d2a:	4770      	bxgt	lr
 8000d2c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d30:	f04f 0300 	mov.w	r3, #0
 8000d34:	3a01      	subs	r2, #1
 8000d36:	dc5d      	bgt.n	8000df4 <__aeabi_fmul+0x150>
 8000d38:	f112 0f19 	cmn.w	r2, #25
 8000d3c:	bfdc      	itt	le
 8000d3e:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000d42:	4770      	bxle	lr
 8000d44:	f1c2 0200 	rsb	r2, r2, #0
 8000d48:	0041      	lsls	r1, r0, #1
 8000d4a:	fa21 f102 	lsr.w	r1, r1, r2
 8000d4e:	f1c2 0220 	rsb	r2, r2, #32
 8000d52:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d56:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d5a:	f140 0000 	adc.w	r0, r0, #0
 8000d5e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d62:	bf08      	it	eq
 8000d64:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d68:	4770      	bx	lr
 8000d6a:	f092 0f00 	teq	r2, #0
 8000d6e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000d72:	bf02      	ittt	eq
 8000d74:	0040      	lsleq	r0, r0, #1
 8000d76:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000d7a:	3a01      	subeq	r2, #1
 8000d7c:	d0f9      	beq.n	8000d72 <__aeabi_fmul+0xce>
 8000d7e:	ea40 000c 	orr.w	r0, r0, ip
 8000d82:	f093 0f00 	teq	r3, #0
 8000d86:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000d8a:	bf02      	ittt	eq
 8000d8c:	0049      	lsleq	r1, r1, #1
 8000d8e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000d92:	3b01      	subeq	r3, #1
 8000d94:	d0f9      	beq.n	8000d8a <__aeabi_fmul+0xe6>
 8000d96:	ea41 010c 	orr.w	r1, r1, ip
 8000d9a:	e78f      	b.n	8000cbc <__aeabi_fmul+0x18>
 8000d9c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000da0:	ea92 0f0c 	teq	r2, ip
 8000da4:	bf18      	it	ne
 8000da6:	ea93 0f0c 	teqne	r3, ip
 8000daa:	d00a      	beq.n	8000dc2 <__aeabi_fmul+0x11e>
 8000dac:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000db0:	bf18      	it	ne
 8000db2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000db6:	d1d8      	bne.n	8000d6a <__aeabi_fmul+0xc6>
 8000db8:	ea80 0001 	eor.w	r0, r0, r1
 8000dbc:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000dc0:	4770      	bx	lr
 8000dc2:	f090 0f00 	teq	r0, #0
 8000dc6:	bf17      	itett	ne
 8000dc8:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000dcc:	4608      	moveq	r0, r1
 8000dce:	f091 0f00 	teqne	r1, #0
 8000dd2:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000dd6:	d014      	beq.n	8000e02 <__aeabi_fmul+0x15e>
 8000dd8:	ea92 0f0c 	teq	r2, ip
 8000ddc:	d101      	bne.n	8000de2 <__aeabi_fmul+0x13e>
 8000dde:	0242      	lsls	r2, r0, #9
 8000de0:	d10f      	bne.n	8000e02 <__aeabi_fmul+0x15e>
 8000de2:	ea93 0f0c 	teq	r3, ip
 8000de6:	d103      	bne.n	8000df0 <__aeabi_fmul+0x14c>
 8000de8:	024b      	lsls	r3, r1, #9
 8000dea:	bf18      	it	ne
 8000dec:	4608      	movne	r0, r1
 8000dee:	d108      	bne.n	8000e02 <__aeabi_fmul+0x15e>
 8000df0:	ea80 0001 	eor.w	r0, r0, r1
 8000df4:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000df8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000dfc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e00:	4770      	bx	lr
 8000e02:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e06:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000e0a:	4770      	bx	lr

08000e0c <__aeabi_fdiv>:
 8000e0c:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000e10:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e14:	bf1e      	ittt	ne
 8000e16:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e1a:	ea92 0f0c 	teqne	r2, ip
 8000e1e:	ea93 0f0c 	teqne	r3, ip
 8000e22:	d069      	beq.n	8000ef8 <__aeabi_fdiv+0xec>
 8000e24:	eba2 0203 	sub.w	r2, r2, r3
 8000e28:	ea80 0c01 	eor.w	ip, r0, r1
 8000e2c:	0249      	lsls	r1, r1, #9
 8000e2e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e32:	d037      	beq.n	8000ea4 <__aeabi_fdiv+0x98>
 8000e34:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000e38:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e3c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e40:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000e44:	428b      	cmp	r3, r1
 8000e46:	bf38      	it	cc
 8000e48:	005b      	lslcc	r3, r3, #1
 8000e4a:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000e4e:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000e52:	428b      	cmp	r3, r1
 8000e54:	bf24      	itt	cs
 8000e56:	1a5b      	subcs	r3, r3, r1
 8000e58:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e5c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e60:	bf24      	itt	cs
 8000e62:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e66:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e6a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000e6e:	bf24      	itt	cs
 8000e70:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000e74:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000e78:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000e7c:	bf24      	itt	cs
 8000e7e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000e82:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000e86:	011b      	lsls	r3, r3, #4
 8000e88:	bf18      	it	ne
 8000e8a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000e8e:	d1e0      	bne.n	8000e52 <__aeabi_fdiv+0x46>
 8000e90:	2afd      	cmp	r2, #253	@ 0xfd
 8000e92:	f63f af50 	bhi.w	8000d36 <__aeabi_fmul+0x92>
 8000e96:	428b      	cmp	r3, r1
 8000e98:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e9c:	bf08      	it	eq
 8000e9e:	f020 0001 	biceq.w	r0, r0, #1
 8000ea2:	4770      	bx	lr
 8000ea4:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000ea8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000eac:	327f      	adds	r2, #127	@ 0x7f
 8000eae:	bfc2      	ittt	gt
 8000eb0:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000eb4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000eb8:	4770      	bxgt	lr
 8000eba:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ebe:	f04f 0300 	mov.w	r3, #0
 8000ec2:	3a01      	subs	r2, #1
 8000ec4:	e737      	b.n	8000d36 <__aeabi_fmul+0x92>
 8000ec6:	f092 0f00 	teq	r2, #0
 8000eca:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000ece:	bf02      	ittt	eq
 8000ed0:	0040      	lsleq	r0, r0, #1
 8000ed2:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000ed6:	3a01      	subeq	r2, #1
 8000ed8:	d0f9      	beq.n	8000ece <__aeabi_fdiv+0xc2>
 8000eda:	ea40 000c 	orr.w	r0, r0, ip
 8000ede:	f093 0f00 	teq	r3, #0
 8000ee2:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ee6:	bf02      	ittt	eq
 8000ee8:	0049      	lsleq	r1, r1, #1
 8000eea:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000eee:	3b01      	subeq	r3, #1
 8000ef0:	d0f9      	beq.n	8000ee6 <__aeabi_fdiv+0xda>
 8000ef2:	ea41 010c 	orr.w	r1, r1, ip
 8000ef6:	e795      	b.n	8000e24 <__aeabi_fdiv+0x18>
 8000ef8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000efc:	ea92 0f0c 	teq	r2, ip
 8000f00:	d108      	bne.n	8000f14 <__aeabi_fdiv+0x108>
 8000f02:	0242      	lsls	r2, r0, #9
 8000f04:	f47f af7d 	bne.w	8000e02 <__aeabi_fmul+0x15e>
 8000f08:	ea93 0f0c 	teq	r3, ip
 8000f0c:	f47f af70 	bne.w	8000df0 <__aeabi_fmul+0x14c>
 8000f10:	4608      	mov	r0, r1
 8000f12:	e776      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f14:	ea93 0f0c 	teq	r3, ip
 8000f18:	d104      	bne.n	8000f24 <__aeabi_fdiv+0x118>
 8000f1a:	024b      	lsls	r3, r1, #9
 8000f1c:	f43f af4c 	beq.w	8000db8 <__aeabi_fmul+0x114>
 8000f20:	4608      	mov	r0, r1
 8000f22:	e76e      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f24:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000f28:	bf18      	it	ne
 8000f2a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000f2e:	d1ca      	bne.n	8000ec6 <__aeabi_fdiv+0xba>
 8000f30:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000f34:	f47f af5c 	bne.w	8000df0 <__aeabi_fmul+0x14c>
 8000f38:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000f3c:	f47f af3c 	bne.w	8000db8 <__aeabi_fmul+0x114>
 8000f40:	e75f      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f42:	bf00      	nop

08000f44 <adc_read_channel>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
static uint32_t adc_read_channel(uint32_t channel, uint32_t sample_time) {
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b086      	sub	sp, #24
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	6078      	str	r0, [r7, #4]
 8000f4c:	6039      	str	r1, [r7, #0]
    ADC_ChannelConfTypeDef sConfig = {0};
 8000f4e:	f107 0308 	add.w	r3, r7, #8
 8000f52:	2200      	movs	r2, #0
 8000f54:	601a      	str	r2, [r3, #0]
 8000f56:	605a      	str	r2, [r3, #4]
 8000f58:	609a      	str	r2, [r3, #8]
    sConfig.Channel = channel;
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	60bb      	str	r3, [r7, #8]
    sConfig.Rank = ADC_REGULAR_RANK_1;
 8000f5e:	2301      	movs	r3, #1
 8000f60:	60fb      	str	r3, [r7, #12]
    sConfig.SamplingTime = sample_time;
 8000f62:	683b      	ldr	r3, [r7, #0]
 8000f64:	613b      	str	r3, [r7, #16]
    HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 8000f66:	f107 0308 	add.w	r3, r7, #8
 8000f6a:	4619      	mov	r1, r3
 8000f6c:	480b      	ldr	r0, [pc, #44]	@ (8000f9c <adc_read_channel+0x58>)
 8000f6e:	f001 fde7 	bl	8002b40 <HAL_ADC_ConfigChannel>

    HAL_ADC_Start(&hadc1);
 8000f72:	480a      	ldr	r0, [pc, #40]	@ (8000f9c <adc_read_channel+0x58>)
 8000f74:	f001 fbf8 	bl	8002768 <HAL_ADC_Start>
    HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8000f78:	f04f 31ff 	mov.w	r1, #4294967295
 8000f7c:	4807      	ldr	r0, [pc, #28]	@ (8000f9c <adc_read_channel+0x58>)
 8000f7e:	f001 fccd 	bl	800291c <HAL_ADC_PollForConversion>
    uint32_t raw = HAL_ADC_GetValue(&hadc1);
 8000f82:	4806      	ldr	r0, [pc, #24]	@ (8000f9c <adc_read_channel+0x58>)
 8000f84:	f001 fdd0 	bl	8002b28 <HAL_ADC_GetValue>
 8000f88:	6178      	str	r0, [r7, #20]
    HAL_ADC_Stop(&hadc1);
 8000f8a:	4804      	ldr	r0, [pc, #16]	@ (8000f9c <adc_read_channel+0x58>)
 8000f8c:	f001 fc9a 	bl	80028c4 <HAL_ADC_Stop>
    return raw;
 8000f90:	697b      	ldr	r3, [r7, #20]
}
 8000f92:	4618      	mov	r0, r3
 8000f94:	3718      	adds	r7, #24
 8000f96:	46bd      	mov	sp, r7
 8000f98:	bd80      	pop	{r7, pc}
 8000f9a:	bf00      	nop
 8000f9c:	20000204 	.word	0x20000204

08000fa0 <get_temp>:

float get_temp(void)
{
 8000fa0:	b590      	push	{r4, r7, lr}
 8000fa2:	b089      	sub	sp, #36	@ 0x24
 8000fa4:	af00      	add	r7, sp, #0
	// Enable the internal temperature sensor + Vrefint
	// On F1, HAL enables TSVREFE when selecting ADC_CHANNEL_TEMPSENSOR/VREFINT,
	// but give it time to stabilize.
	HAL_Delay(10); // ~10 ms stabilization (conservative)
 8000fa6:	200a      	movs	r0, #10
 8000fa8:	f001 fae2 	bl	8002570 <HAL_Delay>

	// 1) Read VREFINT to estimate VDDA
	uint32_t raw_vref = adc_read_channel(ADC_CHANNEL_VREFINT, ADC_SAMPLETIME_239CYCLES_5);
 8000fac:	2107      	movs	r1, #7
 8000fae:	2011      	movs	r0, #17
 8000fb0:	f7ff ffc8 	bl	8000f44 <adc_read_channel>
 8000fb4:	61f8      	str	r0, [r7, #28]
	// Typical VREFINT is ~1.20 V
	const float VREFINT_TYP = 1.20f;
 8000fb6:	4b1f      	ldr	r3, [pc, #124]	@ (8001034 <get_temp+0x94>)
 8000fb8:	61bb      	str	r3, [r7, #24]
	float vdda = VREFINT_TYP * 4095.0f / (float)raw_vref;
 8000fba:	491f      	ldr	r1, [pc, #124]	@ (8001038 <get_temp+0x98>)
 8000fbc:	69b8      	ldr	r0, [r7, #24]
 8000fbe:	f7ff fe71 	bl	8000ca4 <__aeabi_fmul>
 8000fc2:	4603      	mov	r3, r0
 8000fc4:	461c      	mov	r4, r3
 8000fc6:	69f8      	ldr	r0, [r7, #28]
 8000fc8:	f7ff fe14 	bl	8000bf4 <__aeabi_ui2f>
 8000fcc:	4603      	mov	r3, r0
 8000fce:	4619      	mov	r1, r3
 8000fd0:	4620      	mov	r0, r4
 8000fd2:	f7ff ff1b 	bl	8000e0c <__aeabi_fdiv>
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	617b      	str	r3, [r7, #20]

	// 2) Read temperature sensor (requires long sampling time)
	uint32_t raw_temp = adc_read_channel(ADC_CHANNEL_TEMPSENSOR, ADC_SAMPLETIME_239CYCLES_5);
 8000fda:	2107      	movs	r1, #7
 8000fdc:	2010      	movs	r0, #16
 8000fde:	f7ff ffb1 	bl	8000f44 <adc_read_channel>
 8000fe2:	6138      	str	r0, [r7, #16]
	float Vsense = vdda * (float)raw_temp / 4095.0f;
 8000fe4:	6938      	ldr	r0, [r7, #16]
 8000fe6:	f7ff fe05 	bl	8000bf4 <__aeabi_ui2f>
 8000fea:	4603      	mov	r3, r0
 8000fec:	6979      	ldr	r1, [r7, #20]
 8000fee:	4618      	mov	r0, r3
 8000ff0:	f7ff fe58 	bl	8000ca4 <__aeabi_fmul>
 8000ff4:	4603      	mov	r3, r0
 8000ff6:	4910      	ldr	r1, [pc, #64]	@ (8001038 <get_temp+0x98>)
 8000ff8:	4618      	mov	r0, r3
 8000ffa:	f7ff ff07 	bl	8000e0c <__aeabi_fdiv>
 8000ffe:	4603      	mov	r3, r0
 8001000:	60fb      	str	r3, [r7, #12]

	// 3) Convert to C using correct sign
	const float V25 = 1.43f;       // typ at 25C
 8001002:	4b0e      	ldr	r3, [pc, #56]	@ (800103c <get_temp+0x9c>)
 8001004:	60bb      	str	r3, [r7, #8]
	const float AvgSlope = 0.0043f; // 4.3 mV/C (positive constant)
 8001006:	4b0e      	ldr	r3, [pc, #56]	@ (8001040 <get_temp+0xa0>)
 8001008:	607b      	str	r3, [r7, #4]
	float temp_c = 25.0f + (V25 - Vsense) / AvgSlope;
 800100a:	68f9      	ldr	r1, [r7, #12]
 800100c:	68b8      	ldr	r0, [r7, #8]
 800100e:	f7ff fd3f 	bl	8000a90 <__aeabi_fsub>
 8001012:	4603      	mov	r3, r0
 8001014:	6879      	ldr	r1, [r7, #4]
 8001016:	4618      	mov	r0, r3
 8001018:	f7ff fef8 	bl	8000e0c <__aeabi_fdiv>
 800101c:	4603      	mov	r3, r0
 800101e:	4909      	ldr	r1, [pc, #36]	@ (8001044 <get_temp+0xa4>)
 8001020:	4618      	mov	r0, r3
 8001022:	f7ff fd37 	bl	8000a94 <__addsf3>
 8001026:	4603      	mov	r3, r0
 8001028:	603b      	str	r3, [r7, #0]

	return temp_c;
 800102a:	683b      	ldr	r3, [r7, #0]
}
 800102c:	4618      	mov	r0, r3
 800102e:	3724      	adds	r7, #36	@ 0x24
 8001030:	46bd      	mov	sp, r7
 8001032:	bd90      	pop	{r4, r7, pc}
 8001034:	3f99999a 	.word	0x3f99999a
 8001038:	457ff000 	.word	0x457ff000
 800103c:	3fb70a3d 	.word	0x3fb70a3d
 8001040:	3b8ce704 	.word	0x3b8ce704
 8001044:	41c80000 	.word	0x41c80000

08001048 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	b094      	sub	sp, #80	@ 0x50
 800104c:	af08      	add	r7, sp, #32
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800104e:	f001 fa2d 	bl	80024ac <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001052:	f000 f891 	bl	8001178 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001056:	f000 f9fd 	bl	8001454 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800105a:	f000 f9d1 	bl	8001400 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 800105e:	f000 f923 	bl	80012a8 <MX_SPI1_Init>
  MX_ADC1_Init();
 8001062:	f000 f8e3 	bl	800122c <MX_ADC1_Init>
  MX_TIM3_Init();
 8001066:	f000 f955 	bl	8001314 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  Displ_Init(Displ_Orientat_90);		// initialize the display and set the initial display orientation (here is orientaton: 0) - THIS FUNCTION MUST PRECEED ANY OTHER DISPLAY FUNCTION CALL.
 800106a:	2001      	movs	r0, #1
 800106c:	f000 fdfa 	bl	8001c64 <Displ_Init>
  Displ_CLS(MAGENTA);					// after initialization (above) and before turning on backlight (below), you can draw the initial display appearance. (here I'm just clearing display with a black background)
 8001070:	f64f 001f 	movw	r0, #63519	@ 0xf81f
 8001074:	f000 ff38 	bl	8001ee8 <Displ_CLS>
  Displ_BackLight('I');  			// initialize backlight and turn it on at init level
 8001078:	2049      	movs	r0, #73	@ 0x49
 800107a:	f001 f9c3 	bl	8002404 <Displ_BackLight>
  MX_ADC1_Init();
 800107e:	f000 f8d5 	bl	800122c <MX_ADC1_Init>
//  tls_temp = HAL_ADC_GetValue(&hadc1);

  HAL_GPIO_WritePin(DISPL_LED_GPIO_Port, DISPL_LED_Pin, 1);
 8001082:	2201      	movs	r2, #1
 8001084:	2101      	movs	r1, #1
 8001086:	4836      	ldr	r0, [pc, #216]	@ (8001160 <main+0x118>)
 8001088:	f002 f997 	bl	80033ba <HAL_GPIO_WritePin>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  temp = get_temp();
 800108c:	f7ff ff88 	bl	8000fa0 <get_temp>
 8001090:	62b8      	str	r0, [r7, #40]	@ 0x28
	  sprintf(word, "temp: %.2f", temp);
 8001092:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001094:	f7ff f9c8 	bl	8000428 <__aeabi_f2d>
 8001098:	4602      	mov	r2, r0
 800109a:	460b      	mov	r3, r1
 800109c:	4638      	mov	r0, r7
 800109e:	4931      	ldr	r1, [pc, #196]	@ (8001164 <main+0x11c>)
 80010a0:	f004 fcd8 	bl	8005a54 <siprintf>
	  Displ_CString(1, 1, 10, 24, word, Font24, 1, WHITE, BLACK);
 80010a4:	2300      	movs	r3, #0
 80010a6:	9306      	str	r3, [sp, #24]
 80010a8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80010ac:	9305      	str	r3, [sp, #20]
 80010ae:	2301      	movs	r3, #1
 80010b0:	9304      	str	r3, [sp, #16]
 80010b2:	4a2d      	ldr	r2, [pc, #180]	@ (8001168 <main+0x120>)
 80010b4:	ab01      	add	r3, sp, #4
 80010b6:	ca07      	ldmia	r2, {r0, r1, r2}
 80010b8:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80010bc:	463b      	mov	r3, r7
 80010be:	9300      	str	r3, [sp, #0]
 80010c0:	2318      	movs	r3, #24
 80010c2:	220a      	movs	r2, #10
 80010c4:	2101      	movs	r1, #1
 80010c6:	2001      	movs	r0, #1
 80010c8:	f001 f8b0 	bl	800222c <Displ_CString>

	  if(HAL_GPIO_ReadPin(BLUE_B1_GPIO_Port, BLUE_B1_Pin))
 80010cc:	2101      	movs	r1, #1
 80010ce:	4827      	ldr	r0, [pc, #156]	@ (800116c <main+0x124>)
 80010d0:	f002 f95c 	bl	800338c <HAL_GPIO_ReadPin>
 80010d4:	4603      	mov	r3, r0
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d0d8      	beq.n	800108c <main+0x44>
	  {
		  if(relay_on)
 80010da:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d01c      	beq.n	800111c <main+0xd4>
		  {
			  Displ_CString(1, 25, 10, 25+24, "OFF", Font24, 1, WHITE, BLACK);
 80010e2:	2300      	movs	r3, #0
 80010e4:	9306      	str	r3, [sp, #24]
 80010e6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80010ea:	9305      	str	r3, [sp, #20]
 80010ec:	2301      	movs	r3, #1
 80010ee:	9304      	str	r3, [sp, #16]
 80010f0:	4a1d      	ldr	r2, [pc, #116]	@ (8001168 <main+0x120>)
 80010f2:	ab01      	add	r3, sp, #4
 80010f4:	ca07      	ldmia	r2, {r0, r1, r2}
 80010f6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80010fa:	4b1d      	ldr	r3, [pc, #116]	@ (8001170 <main+0x128>)
 80010fc:	9300      	str	r3, [sp, #0]
 80010fe:	2331      	movs	r3, #49	@ 0x31
 8001100:	220a      	movs	r2, #10
 8001102:	2119      	movs	r1, #25
 8001104:	2001      	movs	r0, #1
 8001106:	f001 f891 	bl	800222c <Displ_CString>
			  HAL_GPIO_WritePin(RELAY1_GPIO_Port, RELAY1_Pin, 0);
 800110a:	2200      	movs	r2, #0
 800110c:	2102      	movs	r1, #2
 800110e:	4817      	ldr	r0, [pc, #92]	@ (800116c <main+0x124>)
 8001110:	f002 f953 	bl	80033ba <HAL_GPIO_WritePin>
			  relay_on = 0;
 8001114:	2300      	movs	r3, #0
 8001116:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800111a:	e01c      	b.n	8001156 <main+0x10e>
		  }
		  else
		  {
			  Displ_CString(1, 25, 10, 25+24, " ON", Font24, 1, WHITE, MAGENTA);
 800111c:	f64f 031f 	movw	r3, #63519	@ 0xf81f
 8001120:	9306      	str	r3, [sp, #24]
 8001122:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001126:	9305      	str	r3, [sp, #20]
 8001128:	2301      	movs	r3, #1
 800112a:	9304      	str	r3, [sp, #16]
 800112c:	4a0e      	ldr	r2, [pc, #56]	@ (8001168 <main+0x120>)
 800112e:	ab01      	add	r3, sp, #4
 8001130:	ca07      	ldmia	r2, {r0, r1, r2}
 8001132:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8001136:	4b0f      	ldr	r3, [pc, #60]	@ (8001174 <main+0x12c>)
 8001138:	9300      	str	r3, [sp, #0]
 800113a:	2331      	movs	r3, #49	@ 0x31
 800113c:	220a      	movs	r2, #10
 800113e:	2119      	movs	r1, #25
 8001140:	2001      	movs	r0, #1
 8001142:	f001 f873 	bl	800222c <Displ_CString>
			  HAL_GPIO_WritePin(RELAY1_GPIO_Port, RELAY1_Pin, 1);
 8001146:	2201      	movs	r2, #1
 8001148:	2102      	movs	r1, #2
 800114a:	4808      	ldr	r0, [pc, #32]	@ (800116c <main+0x124>)
 800114c:	f002 f935 	bl	80033ba <HAL_GPIO_WritePin>
			  relay_on = 1;
 8001150:	2301      	movs	r3, #1
 8001152:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		  }
		  HAL_Delay(50);
 8001156:	2032      	movs	r0, #50	@ 0x32
 8001158:	f001 fa0a 	bl	8002570 <HAL_Delay>
	  temp = get_temp();
 800115c:	e796      	b.n	800108c <main+0x44>
 800115e:	bf00      	nop
 8001160:	40011000 	.word	0x40011000
 8001164:	08007ce8 	.word	0x08007ce8
 8001168:	20000000 	.word	0x20000000
 800116c:	40010800 	.word	0x40010800
 8001170:	08007cf4 	.word	0x08007cf4
 8001174:	08007cf8 	.word	0x08007cf8

08001178 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	b094      	sub	sp, #80	@ 0x50
 800117c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800117e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001182:	2228      	movs	r2, #40	@ 0x28
 8001184:	2100      	movs	r1, #0
 8001186:	4618      	mov	r0, r3
 8001188:	f004 fcc9 	bl	8005b1e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800118c:	f107 0314 	add.w	r3, r7, #20
 8001190:	2200      	movs	r2, #0
 8001192:	601a      	str	r2, [r3, #0]
 8001194:	605a      	str	r2, [r3, #4]
 8001196:	609a      	str	r2, [r3, #8]
 8001198:	60da      	str	r2, [r3, #12]
 800119a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800119c:	1d3b      	adds	r3, r7, #4
 800119e:	2200      	movs	r2, #0
 80011a0:	601a      	str	r2, [r3, #0]
 80011a2:	605a      	str	r2, [r3, #4]
 80011a4:	609a      	str	r2, [r3, #8]
 80011a6:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80011a8:	2301      	movs	r3, #1
 80011aa:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80011ac:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 80011b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80011b2:	2300      	movs	r3, #0
 80011b4:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80011b6:	2301      	movs	r3, #1
 80011b8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80011ba:	2302      	movs	r3, #2
 80011bc:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80011be:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80011c2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL2;
 80011c4:	2300      	movs	r3, #0
 80011c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011c8:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80011cc:	4618      	mov	r0, r3
 80011ce:	f002 f92f 	bl	8003430 <HAL_RCC_OscConfig>
 80011d2:	4603      	mov	r3, r0
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d001      	beq.n	80011dc <SystemClock_Config+0x64>
  {
    Error_Handler();
 80011d8:	f000 f9bc 	bl	8001554 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011dc:	230f      	movs	r3, #15
 80011de:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80011e0:	2302      	movs	r3, #2
 80011e2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011e4:	2300      	movs	r3, #0
 80011e6:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80011e8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80011ec:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80011ee:	2300      	movs	r3, #0
 80011f0:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80011f2:	f107 0314 	add.w	r3, r7, #20
 80011f6:	2100      	movs	r1, #0
 80011f8:	4618      	mov	r0, r3
 80011fa:	f002 fb9b 	bl	8003934 <HAL_RCC_ClockConfig>
 80011fe:	4603      	mov	r3, r0
 8001200:	2b00      	cmp	r3, #0
 8001202:	d001      	beq.n	8001208 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8001204:	f000 f9a6 	bl	8001554 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001208:	2302      	movs	r3, #2
 800120a:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 800120c:	2300      	movs	r3, #0
 800120e:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001210:	1d3b      	adds	r3, r7, #4
 8001212:	4618      	mov	r0, r3
 8001214:	f002 fd1c 	bl	8003c50 <HAL_RCCEx_PeriphCLKConfig>
 8001218:	4603      	mov	r3, r0
 800121a:	2b00      	cmp	r3, #0
 800121c:	d001      	beq.n	8001222 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 800121e:	f000 f999 	bl	8001554 <Error_Handler>
  }
}
 8001222:	bf00      	nop
 8001224:	3750      	adds	r7, #80	@ 0x50
 8001226:	46bd      	mov	sp, r7
 8001228:	bd80      	pop	{r7, pc}
	...

0800122c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	b084      	sub	sp, #16
 8001230:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001232:	1d3b      	adds	r3, r7, #4
 8001234:	2200      	movs	r2, #0
 8001236:	601a      	str	r2, [r3, #0]
 8001238:	605a      	str	r2, [r3, #4]
 800123a:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800123c:	4b18      	ldr	r3, [pc, #96]	@ (80012a0 <MX_ADC1_Init+0x74>)
 800123e:	4a19      	ldr	r2, [pc, #100]	@ (80012a4 <MX_ADC1_Init+0x78>)
 8001240:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001242:	4b17      	ldr	r3, [pc, #92]	@ (80012a0 <MX_ADC1_Init+0x74>)
 8001244:	2200      	movs	r2, #0
 8001246:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001248:	4b15      	ldr	r3, [pc, #84]	@ (80012a0 <MX_ADC1_Init+0x74>)
 800124a:	2201      	movs	r2, #1
 800124c:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800124e:	4b14      	ldr	r3, [pc, #80]	@ (80012a0 <MX_ADC1_Init+0x74>)
 8001250:	2200      	movs	r2, #0
 8001252:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001254:	4b12      	ldr	r3, [pc, #72]	@ (80012a0 <MX_ADC1_Init+0x74>)
 8001256:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 800125a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800125c:	4b10      	ldr	r3, [pc, #64]	@ (80012a0 <MX_ADC1_Init+0x74>)
 800125e:	2200      	movs	r2, #0
 8001260:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8001262:	4b0f      	ldr	r3, [pc, #60]	@ (80012a0 <MX_ADC1_Init+0x74>)
 8001264:	2201      	movs	r2, #1
 8001266:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001268:	480d      	ldr	r0, [pc, #52]	@ (80012a0 <MX_ADC1_Init+0x74>)
 800126a:	f001 f9a5 	bl	80025b8 <HAL_ADC_Init>
 800126e:	4603      	mov	r3, r0
 8001270:	2b00      	cmp	r3, #0
 8001272:	d001      	beq.n	8001278 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8001274:	f000 f96e 	bl	8001554 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8001278:	2310      	movs	r3, #16
 800127a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800127c:	2301      	movs	r3, #1
 800127e:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001280:	2300      	movs	r3, #0
 8001282:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001284:	1d3b      	adds	r3, r7, #4
 8001286:	4619      	mov	r1, r3
 8001288:	4805      	ldr	r0, [pc, #20]	@ (80012a0 <MX_ADC1_Init+0x74>)
 800128a:	f001 fc59 	bl	8002b40 <HAL_ADC_ConfigChannel>
 800128e:	4603      	mov	r3, r0
 8001290:	2b00      	cmp	r3, #0
 8001292:	d001      	beq.n	8001298 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8001294:	f000 f95e 	bl	8001554 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001298:	bf00      	nop
 800129a:	3710      	adds	r7, #16
 800129c:	46bd      	mov	sp, r7
 800129e:	bd80      	pop	{r7, pc}
 80012a0:	20000204 	.word	0x20000204
 80012a4:	40012400 	.word	0x40012400

080012a8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80012ac:	4b17      	ldr	r3, [pc, #92]	@ (800130c <MX_SPI1_Init+0x64>)
 80012ae:	4a18      	ldr	r2, [pc, #96]	@ (8001310 <MX_SPI1_Init+0x68>)
 80012b0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80012b2:	4b16      	ldr	r3, [pc, #88]	@ (800130c <MX_SPI1_Init+0x64>)
 80012b4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80012b8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80012ba:	4b14      	ldr	r3, [pc, #80]	@ (800130c <MX_SPI1_Init+0x64>)
 80012bc:	2200      	movs	r2, #0
 80012be:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80012c0:	4b12      	ldr	r3, [pc, #72]	@ (800130c <MX_SPI1_Init+0x64>)
 80012c2:	2200      	movs	r2, #0
 80012c4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80012c6:	4b11      	ldr	r3, [pc, #68]	@ (800130c <MX_SPI1_Init+0x64>)
 80012c8:	2200      	movs	r2, #0
 80012ca:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80012cc:	4b0f      	ldr	r3, [pc, #60]	@ (800130c <MX_SPI1_Init+0x64>)
 80012ce:	2200      	movs	r2, #0
 80012d0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80012d2:	4b0e      	ldr	r3, [pc, #56]	@ (800130c <MX_SPI1_Init+0x64>)
 80012d4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80012d8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80012da:	4b0c      	ldr	r3, [pc, #48]	@ (800130c <MX_SPI1_Init+0x64>)
 80012dc:	2208      	movs	r2, #8
 80012de:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80012e0:	4b0a      	ldr	r3, [pc, #40]	@ (800130c <MX_SPI1_Init+0x64>)
 80012e2:	2200      	movs	r2, #0
 80012e4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80012e6:	4b09      	ldr	r3, [pc, #36]	@ (800130c <MX_SPI1_Init+0x64>)
 80012e8:	2200      	movs	r2, #0
 80012ea:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80012ec:	4b07      	ldr	r3, [pc, #28]	@ (800130c <MX_SPI1_Init+0x64>)
 80012ee:	2200      	movs	r2, #0
 80012f0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80012f2:	4b06      	ldr	r3, [pc, #24]	@ (800130c <MX_SPI1_Init+0x64>)
 80012f4:	220a      	movs	r2, #10
 80012f6:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80012f8:	4804      	ldr	r0, [pc, #16]	@ (800130c <MX_SPI1_Init+0x64>)
 80012fa:	f002 fe15 	bl	8003f28 <HAL_SPI_Init>
 80012fe:	4603      	mov	r3, r0
 8001300:	2b00      	cmp	r3, #0
 8001302:	d001      	beq.n	8001308 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001304:	f000 f926 	bl	8001554 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001308:	bf00      	nop
 800130a:	bd80      	pop	{r7, pc}
 800130c:	20000234 	.word	0x20000234
 8001310:	40013000 	.word	0x40013000

08001314 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	b08e      	sub	sp, #56	@ 0x38
 8001318:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800131a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800131e:	2200      	movs	r2, #0
 8001320:	601a      	str	r2, [r3, #0]
 8001322:	605a      	str	r2, [r3, #4]
 8001324:	609a      	str	r2, [r3, #8]
 8001326:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001328:	f107 0320 	add.w	r3, r7, #32
 800132c:	2200      	movs	r2, #0
 800132e:	601a      	str	r2, [r3, #0]
 8001330:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001332:	1d3b      	adds	r3, r7, #4
 8001334:	2200      	movs	r2, #0
 8001336:	601a      	str	r2, [r3, #0]
 8001338:	605a      	str	r2, [r3, #4]
 800133a:	609a      	str	r2, [r3, #8]
 800133c:	60da      	str	r2, [r3, #12]
 800133e:	611a      	str	r2, [r3, #16]
 8001340:	615a      	str	r2, [r3, #20]
 8001342:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001344:	4b2c      	ldr	r3, [pc, #176]	@ (80013f8 <MX_TIM3_Init+0xe4>)
 8001346:	4a2d      	ldr	r2, [pc, #180]	@ (80013fc <MX_TIM3_Init+0xe8>)
 8001348:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800134a:	4b2b      	ldr	r3, [pc, #172]	@ (80013f8 <MX_TIM3_Init+0xe4>)
 800134c:	2200      	movs	r2, #0
 800134e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001350:	4b29      	ldr	r3, [pc, #164]	@ (80013f8 <MX_TIM3_Init+0xe4>)
 8001352:	2200      	movs	r2, #0
 8001354:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001356:	4b28      	ldr	r3, [pc, #160]	@ (80013f8 <MX_TIM3_Init+0xe4>)
 8001358:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800135c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800135e:	4b26      	ldr	r3, [pc, #152]	@ (80013f8 <MX_TIM3_Init+0xe4>)
 8001360:	2200      	movs	r2, #0
 8001362:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001364:	4b24      	ldr	r3, [pc, #144]	@ (80013f8 <MX_TIM3_Init+0xe4>)
 8001366:	2200      	movs	r2, #0
 8001368:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800136a:	4823      	ldr	r0, [pc, #140]	@ (80013f8 <MX_TIM3_Init+0xe4>)
 800136c:	f003 f85d 	bl	800442a <HAL_TIM_Base_Init>
 8001370:	4603      	mov	r3, r0
 8001372:	2b00      	cmp	r3, #0
 8001374:	d001      	beq.n	800137a <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8001376:	f000 f8ed 	bl	8001554 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800137a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800137e:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001380:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001384:	4619      	mov	r1, r3
 8001386:	481c      	ldr	r0, [pc, #112]	@ (80013f8 <MX_TIM3_Init+0xe4>)
 8001388:	f003 f9b8 	bl	80046fc <HAL_TIM_ConfigClockSource>
 800138c:	4603      	mov	r3, r0
 800138e:	2b00      	cmp	r3, #0
 8001390:	d001      	beq.n	8001396 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8001392:	f000 f8df 	bl	8001554 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001396:	4818      	ldr	r0, [pc, #96]	@ (80013f8 <MX_TIM3_Init+0xe4>)
 8001398:	f003 f896 	bl	80044c8 <HAL_TIM_PWM_Init>
 800139c:	4603      	mov	r3, r0
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d001      	beq.n	80013a6 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 80013a2:	f000 f8d7 	bl	8001554 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013a6:	2300      	movs	r3, #0
 80013a8:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013aa:	2300      	movs	r3, #0
 80013ac:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80013ae:	f107 0320 	add.w	r3, r7, #32
 80013b2:	4619      	mov	r1, r3
 80013b4:	4810      	ldr	r0, [pc, #64]	@ (80013f8 <MX_TIM3_Init+0xe4>)
 80013b6:	f003 fcf5 	bl	8004da4 <HAL_TIMEx_MasterConfigSynchronization>
 80013ba:	4603      	mov	r3, r0
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d001      	beq.n	80013c4 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 80013c0:	f000 f8c8 	bl	8001554 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80013c4:	2360      	movs	r3, #96	@ 0x60
 80013c6:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80013c8:	2300      	movs	r3, #0
 80013ca:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80013cc:	2300      	movs	r3, #0
 80013ce:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80013d0:	2300      	movs	r3, #0
 80013d2:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80013d4:	1d3b      	adds	r3, r7, #4
 80013d6:	2200      	movs	r2, #0
 80013d8:	4619      	mov	r1, r3
 80013da:	4807      	ldr	r0, [pc, #28]	@ (80013f8 <MX_TIM3_Init+0xe4>)
 80013dc:	f003 f8cc 	bl	8004578 <HAL_TIM_PWM_ConfigChannel>
 80013e0:	4603      	mov	r3, r0
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d001      	beq.n	80013ea <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 80013e6:	f000 f8b5 	bl	8001554 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80013ea:	4803      	ldr	r0, [pc, #12]	@ (80013f8 <MX_TIM3_Init+0xe4>)
 80013ec:	f000 f980 	bl	80016f0 <HAL_TIM_MspPostInit>

}
 80013f0:	bf00      	nop
 80013f2:	3738      	adds	r7, #56	@ 0x38
 80013f4:	46bd      	mov	sp, r7
 80013f6:	bd80      	pop	{r7, pc}
 80013f8:	2000028c 	.word	0x2000028c
 80013fc:	40000400 	.word	0x40000400

08001400 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001404:	4b11      	ldr	r3, [pc, #68]	@ (800144c <MX_USART2_UART_Init+0x4c>)
 8001406:	4a12      	ldr	r2, [pc, #72]	@ (8001450 <MX_USART2_UART_Init+0x50>)
 8001408:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800140a:	4b10      	ldr	r3, [pc, #64]	@ (800144c <MX_USART2_UART_Init+0x4c>)
 800140c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001410:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001412:	4b0e      	ldr	r3, [pc, #56]	@ (800144c <MX_USART2_UART_Init+0x4c>)
 8001414:	2200      	movs	r2, #0
 8001416:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001418:	4b0c      	ldr	r3, [pc, #48]	@ (800144c <MX_USART2_UART_Init+0x4c>)
 800141a:	2200      	movs	r2, #0
 800141c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800141e:	4b0b      	ldr	r3, [pc, #44]	@ (800144c <MX_USART2_UART_Init+0x4c>)
 8001420:	2200      	movs	r2, #0
 8001422:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001424:	4b09      	ldr	r3, [pc, #36]	@ (800144c <MX_USART2_UART_Init+0x4c>)
 8001426:	220c      	movs	r2, #12
 8001428:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800142a:	4b08      	ldr	r3, [pc, #32]	@ (800144c <MX_USART2_UART_Init+0x4c>)
 800142c:	2200      	movs	r2, #0
 800142e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001430:	4b06      	ldr	r3, [pc, #24]	@ (800144c <MX_USART2_UART_Init+0x4c>)
 8001432:	2200      	movs	r2, #0
 8001434:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001436:	4805      	ldr	r0, [pc, #20]	@ (800144c <MX_USART2_UART_Init+0x4c>)
 8001438:	f003 fd12 	bl	8004e60 <HAL_UART_Init>
 800143c:	4603      	mov	r3, r0
 800143e:	2b00      	cmp	r3, #0
 8001440:	d001      	beq.n	8001446 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001442:	f000 f887 	bl	8001554 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001446:	bf00      	nop
 8001448:	bd80      	pop	{r7, pc}
 800144a:	bf00      	nop
 800144c:	200002d4 	.word	0x200002d4
 8001450:	40004400 	.word	0x40004400

08001454 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	b088      	sub	sp, #32
 8001458:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800145a:	f107 0310 	add.w	r3, r7, #16
 800145e:	2200      	movs	r2, #0
 8001460:	601a      	str	r2, [r3, #0]
 8001462:	605a      	str	r2, [r3, #4]
 8001464:	609a      	str	r2, [r3, #8]
 8001466:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001468:	4b36      	ldr	r3, [pc, #216]	@ (8001544 <MX_GPIO_Init+0xf0>)
 800146a:	699b      	ldr	r3, [r3, #24]
 800146c:	4a35      	ldr	r2, [pc, #212]	@ (8001544 <MX_GPIO_Init+0xf0>)
 800146e:	f043 0310 	orr.w	r3, r3, #16
 8001472:	6193      	str	r3, [r2, #24]
 8001474:	4b33      	ldr	r3, [pc, #204]	@ (8001544 <MX_GPIO_Init+0xf0>)
 8001476:	699b      	ldr	r3, [r3, #24]
 8001478:	f003 0310 	and.w	r3, r3, #16
 800147c:	60fb      	str	r3, [r7, #12]
 800147e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001480:	4b30      	ldr	r3, [pc, #192]	@ (8001544 <MX_GPIO_Init+0xf0>)
 8001482:	699b      	ldr	r3, [r3, #24]
 8001484:	4a2f      	ldr	r2, [pc, #188]	@ (8001544 <MX_GPIO_Init+0xf0>)
 8001486:	f043 0320 	orr.w	r3, r3, #32
 800148a:	6193      	str	r3, [r2, #24]
 800148c:	4b2d      	ldr	r3, [pc, #180]	@ (8001544 <MX_GPIO_Init+0xf0>)
 800148e:	699b      	ldr	r3, [r3, #24]
 8001490:	f003 0320 	and.w	r3, r3, #32
 8001494:	60bb      	str	r3, [r7, #8]
 8001496:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001498:	4b2a      	ldr	r3, [pc, #168]	@ (8001544 <MX_GPIO_Init+0xf0>)
 800149a:	699b      	ldr	r3, [r3, #24]
 800149c:	4a29      	ldr	r2, [pc, #164]	@ (8001544 <MX_GPIO_Init+0xf0>)
 800149e:	f043 0304 	orr.w	r3, r3, #4
 80014a2:	6193      	str	r3, [r2, #24]
 80014a4:	4b27      	ldr	r3, [pc, #156]	@ (8001544 <MX_GPIO_Init+0xf0>)
 80014a6:	699b      	ldr	r3, [r3, #24]
 80014a8:	f003 0304 	and.w	r3, r3, #4
 80014ac:	607b      	str	r3, [r7, #4]
 80014ae:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014b0:	4b24      	ldr	r3, [pc, #144]	@ (8001544 <MX_GPIO_Init+0xf0>)
 80014b2:	699b      	ldr	r3, [r3, #24]
 80014b4:	4a23      	ldr	r2, [pc, #140]	@ (8001544 <MX_GPIO_Init+0xf0>)
 80014b6:	f043 0308 	orr.w	r3, r3, #8
 80014ba:	6193      	str	r3, [r2, #24]
 80014bc:	4b21      	ldr	r3, [pc, #132]	@ (8001544 <MX_GPIO_Init+0xf0>)
 80014be:	699b      	ldr	r3, [r3, #24]
 80014c0:	f003 0308 	and.w	r3, r3, #8
 80014c4:	603b      	str	r3, [r7, #0]
 80014c6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, DISPL_LED_Pin|DISPL_DC_Pin|DISPL_RST_Pin, GPIO_PIN_RESET);
 80014c8:	2200      	movs	r2, #0
 80014ca:	2107      	movs	r1, #7
 80014cc:	481e      	ldr	r0, [pc, #120]	@ (8001548 <MX_GPIO_Init+0xf4>)
 80014ce:	f001 ff74 	bl	80033ba <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DISPL_CS_GPIO_Port, DISPL_CS_Pin, GPIO_PIN_SET);
 80014d2:	2201      	movs	r2, #1
 80014d4:	2108      	movs	r1, #8
 80014d6:	481c      	ldr	r0, [pc, #112]	@ (8001548 <MX_GPIO_Init+0xf4>)
 80014d8:	f001 ff6f 	bl	80033ba <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80014dc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80014e0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80014e2:	4b1a      	ldr	r3, [pc, #104]	@ (800154c <MX_GPIO_Init+0xf8>)
 80014e4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014e6:	2300      	movs	r3, #0
 80014e8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80014ea:	f107 0310 	add.w	r3, r7, #16
 80014ee:	4619      	mov	r1, r3
 80014f0:	4815      	ldr	r0, [pc, #84]	@ (8001548 <MX_GPIO_Init+0xf4>)
 80014f2:	f001 fdc7 	bl	8003084 <HAL_GPIO_Init>

  /*Configure GPIO pins : DISPL_LED_Pin DISPL_DC_Pin DISPL_RST_Pin DISPL_CS_Pin */
  GPIO_InitStruct.Pin = DISPL_LED_Pin|DISPL_DC_Pin|DISPL_RST_Pin|DISPL_CS_Pin;
 80014f6:	230f      	movs	r3, #15
 80014f8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014fa:	2301      	movs	r3, #1
 80014fc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014fe:	2300      	movs	r3, #0
 8001500:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001502:	2302      	movs	r3, #2
 8001504:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001506:	f107 0310 	add.w	r3, r7, #16
 800150a:	4619      	mov	r1, r3
 800150c:	480e      	ldr	r0, [pc, #56]	@ (8001548 <MX_GPIO_Init+0xf4>)
 800150e:	f001 fdb9 	bl	8003084 <HAL_GPIO_Init>

  /*Configure GPIO pin : BLUE_B1_Pin */
  GPIO_InitStruct.Pin = BLUE_B1_Pin;
 8001512:	2301      	movs	r3, #1
 8001514:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001516:	2300      	movs	r3, #0
 8001518:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800151a:	2302      	movs	r3, #2
 800151c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BLUE_B1_GPIO_Port, &GPIO_InitStruct);
 800151e:	f107 0310 	add.w	r3, r7, #16
 8001522:	4619      	mov	r1, r3
 8001524:	480a      	ldr	r0, [pc, #40]	@ (8001550 <MX_GPIO_Init+0xfc>)
 8001526:	f001 fdad 	bl	8003084 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800152a:	2200      	movs	r2, #0
 800152c:	2100      	movs	r1, #0
 800152e:	2028      	movs	r0, #40	@ 0x28
 8001530:	f001 fd71 	bl	8003016 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001534:	2028      	movs	r0, #40	@ 0x28
 8001536:	f001 fd8a 	bl	800304e <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800153a:	bf00      	nop
 800153c:	3720      	adds	r7, #32
 800153e:	46bd      	mov	sp, r7
 8001540:	bd80      	pop	{r7, pc}
 8001542:	bf00      	nop
 8001544:	40021000 	.word	0x40021000
 8001548:	40011000 	.word	0x40011000
 800154c:	10110000 	.word	0x10110000
 8001550:	40010800 	.word	0x40010800

08001554 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001554:	b480      	push	{r7}
 8001556:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001558:	b672      	cpsid	i
}
 800155a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800155c:	bf00      	nop
 800155e:	e7fd      	b.n	800155c <Error_Handler+0x8>

08001560 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001560:	b480      	push	{r7}
 8001562:	b085      	sub	sp, #20
 8001564:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001566:	4b15      	ldr	r3, [pc, #84]	@ (80015bc <HAL_MspInit+0x5c>)
 8001568:	699b      	ldr	r3, [r3, #24]
 800156a:	4a14      	ldr	r2, [pc, #80]	@ (80015bc <HAL_MspInit+0x5c>)
 800156c:	f043 0301 	orr.w	r3, r3, #1
 8001570:	6193      	str	r3, [r2, #24]
 8001572:	4b12      	ldr	r3, [pc, #72]	@ (80015bc <HAL_MspInit+0x5c>)
 8001574:	699b      	ldr	r3, [r3, #24]
 8001576:	f003 0301 	and.w	r3, r3, #1
 800157a:	60bb      	str	r3, [r7, #8]
 800157c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800157e:	4b0f      	ldr	r3, [pc, #60]	@ (80015bc <HAL_MspInit+0x5c>)
 8001580:	69db      	ldr	r3, [r3, #28]
 8001582:	4a0e      	ldr	r2, [pc, #56]	@ (80015bc <HAL_MspInit+0x5c>)
 8001584:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001588:	61d3      	str	r3, [r2, #28]
 800158a:	4b0c      	ldr	r3, [pc, #48]	@ (80015bc <HAL_MspInit+0x5c>)
 800158c:	69db      	ldr	r3, [r3, #28]
 800158e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001592:	607b      	str	r3, [r7, #4]
 8001594:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001596:	4b0a      	ldr	r3, [pc, #40]	@ (80015c0 <HAL_MspInit+0x60>)
 8001598:	685b      	ldr	r3, [r3, #4]
 800159a:	60fb      	str	r3, [r7, #12]
 800159c:	68fb      	ldr	r3, [r7, #12]
 800159e:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80015a2:	60fb      	str	r3, [r7, #12]
 80015a4:	68fb      	ldr	r3, [r7, #12]
 80015a6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80015aa:	60fb      	str	r3, [r7, #12]
 80015ac:	4a04      	ldr	r2, [pc, #16]	@ (80015c0 <HAL_MspInit+0x60>)
 80015ae:	68fb      	ldr	r3, [r7, #12]
 80015b0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80015b2:	bf00      	nop
 80015b4:	3714      	adds	r7, #20
 80015b6:	46bd      	mov	sp, r7
 80015b8:	bc80      	pop	{r7}
 80015ba:	4770      	bx	lr
 80015bc:	40021000 	.word	0x40021000
 80015c0:	40010000 	.word	0x40010000

080015c4 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80015c4:	b480      	push	{r7}
 80015c6:	b085      	sub	sp, #20
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	6078      	str	r0, [r7, #4]
  if(hadc->Instance==ADC1)
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	4a09      	ldr	r2, [pc, #36]	@ (80015f8 <HAL_ADC_MspInit+0x34>)
 80015d2:	4293      	cmp	r3, r2
 80015d4:	d10b      	bne.n	80015ee <HAL_ADC_MspInit+0x2a>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80015d6:	4b09      	ldr	r3, [pc, #36]	@ (80015fc <HAL_ADC_MspInit+0x38>)
 80015d8:	699b      	ldr	r3, [r3, #24]
 80015da:	4a08      	ldr	r2, [pc, #32]	@ (80015fc <HAL_ADC_MspInit+0x38>)
 80015dc:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80015e0:	6193      	str	r3, [r2, #24]
 80015e2:	4b06      	ldr	r3, [pc, #24]	@ (80015fc <HAL_ADC_MspInit+0x38>)
 80015e4:	699b      	ldr	r3, [r3, #24]
 80015e6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80015ea:	60fb      	str	r3, [r7, #12]
 80015ec:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80015ee:	bf00      	nop
 80015f0:	3714      	adds	r7, #20
 80015f2:	46bd      	mov	sp, r7
 80015f4:	bc80      	pop	{r7}
 80015f6:	4770      	bx	lr
 80015f8:	40012400 	.word	0x40012400
 80015fc:	40021000 	.word	0x40021000

08001600 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	b08a      	sub	sp, #40	@ 0x28
 8001604:	af00      	add	r7, sp, #0
 8001606:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001608:	f107 0314 	add.w	r3, r7, #20
 800160c:	2200      	movs	r2, #0
 800160e:	601a      	str	r2, [r3, #0]
 8001610:	605a      	str	r2, [r3, #4]
 8001612:	609a      	str	r2, [r3, #8]
 8001614:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	4a22      	ldr	r2, [pc, #136]	@ (80016a4 <HAL_SPI_MspInit+0xa4>)
 800161c:	4293      	cmp	r3, r2
 800161e:	d13d      	bne.n	800169c <HAL_SPI_MspInit+0x9c>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001620:	4b21      	ldr	r3, [pc, #132]	@ (80016a8 <HAL_SPI_MspInit+0xa8>)
 8001622:	699b      	ldr	r3, [r3, #24]
 8001624:	4a20      	ldr	r2, [pc, #128]	@ (80016a8 <HAL_SPI_MspInit+0xa8>)
 8001626:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800162a:	6193      	str	r3, [r2, #24]
 800162c:	4b1e      	ldr	r3, [pc, #120]	@ (80016a8 <HAL_SPI_MspInit+0xa8>)
 800162e:	699b      	ldr	r3, [r3, #24]
 8001630:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001634:	613b      	str	r3, [r7, #16]
 8001636:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001638:	4b1b      	ldr	r3, [pc, #108]	@ (80016a8 <HAL_SPI_MspInit+0xa8>)
 800163a:	699b      	ldr	r3, [r3, #24]
 800163c:	4a1a      	ldr	r2, [pc, #104]	@ (80016a8 <HAL_SPI_MspInit+0xa8>)
 800163e:	f043 0308 	orr.w	r3, r3, #8
 8001642:	6193      	str	r3, [r2, #24]
 8001644:	4b18      	ldr	r3, [pc, #96]	@ (80016a8 <HAL_SPI_MspInit+0xa8>)
 8001646:	699b      	ldr	r3, [r3, #24]
 8001648:	f003 0308 	and.w	r3, r3, #8
 800164c:	60fb      	str	r3, [r7, #12]
 800164e:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = DISPL_SCK_Pin|DISPL_MOSI_Pin;
 8001650:	2328      	movs	r3, #40	@ 0x28
 8001652:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001654:	2302      	movs	r3, #2
 8001656:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001658:	2303      	movs	r3, #3
 800165a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800165c:	f107 0314 	add.w	r3, r7, #20
 8001660:	4619      	mov	r1, r3
 8001662:	4812      	ldr	r0, [pc, #72]	@ (80016ac <HAL_SPI_MspInit+0xac>)
 8001664:	f001 fd0e 	bl	8003084 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = TOUCH_MISO_Pin;
 8001668:	2310      	movs	r3, #16
 800166a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800166c:	2300      	movs	r3, #0
 800166e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001670:	2300      	movs	r3, #0
 8001672:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(TOUCH_MISO_GPIO_Port, &GPIO_InitStruct);
 8001674:	f107 0314 	add.w	r3, r7, #20
 8001678:	4619      	mov	r1, r3
 800167a:	480c      	ldr	r0, [pc, #48]	@ (80016ac <HAL_SPI_MspInit+0xac>)
 800167c:	f001 fd02 	bl	8003084 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_SPI1_ENABLE();
 8001680:	4b0b      	ldr	r3, [pc, #44]	@ (80016b0 <HAL_SPI_MspInit+0xb0>)
 8001682:	685b      	ldr	r3, [r3, #4]
 8001684:	627b      	str	r3, [r7, #36]	@ 0x24
 8001686:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001688:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 800168c:	627b      	str	r3, [r7, #36]	@ 0x24
 800168e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001690:	f043 0301 	orr.w	r3, r3, #1
 8001694:	627b      	str	r3, [r7, #36]	@ 0x24
 8001696:	4a06      	ldr	r2, [pc, #24]	@ (80016b0 <HAL_SPI_MspInit+0xb0>)
 8001698:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800169a:	6053      	str	r3, [r2, #4]

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 800169c:	bf00      	nop
 800169e:	3728      	adds	r7, #40	@ 0x28
 80016a0:	46bd      	mov	sp, r7
 80016a2:	bd80      	pop	{r7, pc}
 80016a4:	40013000 	.word	0x40013000
 80016a8:	40021000 	.word	0x40021000
 80016ac:	40010c00 	.word	0x40010c00
 80016b0:	40010000 	.word	0x40010000

080016b4 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80016b4:	b480      	push	{r7}
 80016b6:	b085      	sub	sp, #20
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	4a09      	ldr	r2, [pc, #36]	@ (80016e8 <HAL_TIM_Base_MspInit+0x34>)
 80016c2:	4293      	cmp	r3, r2
 80016c4:	d10b      	bne.n	80016de <HAL_TIM_Base_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80016c6:	4b09      	ldr	r3, [pc, #36]	@ (80016ec <HAL_TIM_Base_MspInit+0x38>)
 80016c8:	69db      	ldr	r3, [r3, #28]
 80016ca:	4a08      	ldr	r2, [pc, #32]	@ (80016ec <HAL_TIM_Base_MspInit+0x38>)
 80016cc:	f043 0302 	orr.w	r3, r3, #2
 80016d0:	61d3      	str	r3, [r2, #28]
 80016d2:	4b06      	ldr	r3, [pc, #24]	@ (80016ec <HAL_TIM_Base_MspInit+0x38>)
 80016d4:	69db      	ldr	r3, [r3, #28]
 80016d6:	f003 0302 	and.w	r3, r3, #2
 80016da:	60fb      	str	r3, [r7, #12]
 80016dc:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 80016de:	bf00      	nop
 80016e0:	3714      	adds	r7, #20
 80016e2:	46bd      	mov	sp, r7
 80016e4:	bc80      	pop	{r7}
 80016e6:	4770      	bx	lr
 80016e8:	40000400 	.word	0x40000400
 80016ec:	40021000 	.word	0x40021000

080016f0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b088      	sub	sp, #32
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016f8:	f107 0310 	add.w	r3, r7, #16
 80016fc:	2200      	movs	r2, #0
 80016fe:	601a      	str	r2, [r3, #0]
 8001700:	605a      	str	r2, [r3, #4]
 8001702:	609a      	str	r2, [r3, #8]
 8001704:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM3)
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	4a0f      	ldr	r2, [pc, #60]	@ (8001748 <HAL_TIM_MspPostInit+0x58>)
 800170c:	4293      	cmp	r3, r2
 800170e:	d117      	bne.n	8001740 <HAL_TIM_MspPostInit+0x50>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001710:	4b0e      	ldr	r3, [pc, #56]	@ (800174c <HAL_TIM_MspPostInit+0x5c>)
 8001712:	699b      	ldr	r3, [r3, #24]
 8001714:	4a0d      	ldr	r2, [pc, #52]	@ (800174c <HAL_TIM_MspPostInit+0x5c>)
 8001716:	f043 0304 	orr.w	r3, r3, #4
 800171a:	6193      	str	r3, [r2, #24]
 800171c:	4b0b      	ldr	r3, [pc, #44]	@ (800174c <HAL_TIM_MspPostInit+0x5c>)
 800171e:	699b      	ldr	r3, [r3, #24]
 8001720:	f003 0304 	and.w	r3, r3, #4
 8001724:	60fb      	str	r3, [r7, #12]
 8001726:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001728:	2340      	movs	r3, #64	@ 0x40
 800172a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800172c:	2302      	movs	r3, #2
 800172e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001730:	2302      	movs	r3, #2
 8001732:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001734:	f107 0310 	add.w	r3, r7, #16
 8001738:	4619      	mov	r1, r3
 800173a:	4805      	ldr	r0, [pc, #20]	@ (8001750 <HAL_TIM_MspPostInit+0x60>)
 800173c:	f001 fca2 	bl	8003084 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001740:	bf00      	nop
 8001742:	3720      	adds	r7, #32
 8001744:	46bd      	mov	sp, r7
 8001746:	bd80      	pop	{r7, pc}
 8001748:	40000400 	.word	0x40000400
 800174c:	40021000 	.word	0x40021000
 8001750:	40010800 	.word	0x40010800

08001754 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	b088      	sub	sp, #32
 8001758:	af00      	add	r7, sp, #0
 800175a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800175c:	f107 0310 	add.w	r3, r7, #16
 8001760:	2200      	movs	r2, #0
 8001762:	601a      	str	r2, [r3, #0]
 8001764:	605a      	str	r2, [r3, #4]
 8001766:	609a      	str	r2, [r3, #8]
 8001768:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	4a15      	ldr	r2, [pc, #84]	@ (80017c4 <HAL_UART_MspInit+0x70>)
 8001770:	4293      	cmp	r3, r2
 8001772:	d123      	bne.n	80017bc <HAL_UART_MspInit+0x68>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001774:	4b14      	ldr	r3, [pc, #80]	@ (80017c8 <HAL_UART_MspInit+0x74>)
 8001776:	69db      	ldr	r3, [r3, #28]
 8001778:	4a13      	ldr	r2, [pc, #76]	@ (80017c8 <HAL_UART_MspInit+0x74>)
 800177a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800177e:	61d3      	str	r3, [r2, #28]
 8001780:	4b11      	ldr	r3, [pc, #68]	@ (80017c8 <HAL_UART_MspInit+0x74>)
 8001782:	69db      	ldr	r3, [r3, #28]
 8001784:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001788:	60fb      	str	r3, [r7, #12]
 800178a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800178c:	4b0e      	ldr	r3, [pc, #56]	@ (80017c8 <HAL_UART_MspInit+0x74>)
 800178e:	699b      	ldr	r3, [r3, #24]
 8001790:	4a0d      	ldr	r2, [pc, #52]	@ (80017c8 <HAL_UART_MspInit+0x74>)
 8001792:	f043 0304 	orr.w	r3, r3, #4
 8001796:	6193      	str	r3, [r2, #24]
 8001798:	4b0b      	ldr	r3, [pc, #44]	@ (80017c8 <HAL_UART_MspInit+0x74>)
 800179a:	699b      	ldr	r3, [r3, #24]
 800179c:	f003 0304 	and.w	r3, r3, #4
 80017a0:	60bb      	str	r3, [r7, #8]
 80017a2:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80017a4:	230c      	movs	r3, #12
 80017a6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017a8:	2302      	movs	r3, #2
 80017aa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017ac:	2302      	movs	r3, #2
 80017ae:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017b0:	f107 0310 	add.w	r3, r7, #16
 80017b4:	4619      	mov	r1, r3
 80017b6:	4805      	ldr	r0, [pc, #20]	@ (80017cc <HAL_UART_MspInit+0x78>)
 80017b8:	f001 fc64 	bl	8003084 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 80017bc:	bf00      	nop
 80017be:	3720      	adds	r7, #32
 80017c0:	46bd      	mov	sp, r7
 80017c2:	bd80      	pop	{r7, pc}
 80017c4:	40004400 	.word	0x40004400
 80017c8:	40021000 	.word	0x40021000
 80017cc:	40010800 	.word	0x40010800

080017d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80017d0:	b480      	push	{r7}
 80017d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80017d4:	bf00      	nop
 80017d6:	e7fd      	b.n	80017d4 <NMI_Handler+0x4>

080017d8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80017d8:	b480      	push	{r7}
 80017da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80017dc:	bf00      	nop
 80017de:	e7fd      	b.n	80017dc <HardFault_Handler+0x4>

080017e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80017e0:	b480      	push	{r7}
 80017e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80017e4:	bf00      	nop
 80017e6:	e7fd      	b.n	80017e4 <MemManage_Handler+0x4>

080017e8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80017e8:	b480      	push	{r7}
 80017ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80017ec:	bf00      	nop
 80017ee:	e7fd      	b.n	80017ec <BusFault_Handler+0x4>

080017f0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80017f0:	b480      	push	{r7}
 80017f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80017f4:	bf00      	nop
 80017f6:	e7fd      	b.n	80017f4 <UsageFault_Handler+0x4>

080017f8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80017f8:	b480      	push	{r7}
 80017fa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80017fc:	bf00      	nop
 80017fe:	46bd      	mov	sp, r7
 8001800:	bc80      	pop	{r7}
 8001802:	4770      	bx	lr

08001804 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001804:	b480      	push	{r7}
 8001806:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001808:	bf00      	nop
 800180a:	46bd      	mov	sp, r7
 800180c:	bc80      	pop	{r7}
 800180e:	4770      	bx	lr

08001810 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001810:	b480      	push	{r7}
 8001812:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001814:	bf00      	nop
 8001816:	46bd      	mov	sp, r7
 8001818:	bc80      	pop	{r7}
 800181a:	4770      	bx	lr

0800181c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001820:	f000 fe8a 	bl	8002538 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001824:	bf00      	nop
 8001826:	bd80      	pop	{r7, pc}

08001828 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 800182c:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001830:	f001 fddc 	bl	80033ec <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001834:	bf00      	nop
 8001836:	bd80      	pop	{r7, pc}

08001838 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001838:	b480      	push	{r7}
 800183a:	af00      	add	r7, sp, #0
  return 1;
 800183c:	2301      	movs	r3, #1
}
 800183e:	4618      	mov	r0, r3
 8001840:	46bd      	mov	sp, r7
 8001842:	bc80      	pop	{r7}
 8001844:	4770      	bx	lr

08001846 <_kill>:

int _kill(int pid, int sig)
{
 8001846:	b580      	push	{r7, lr}
 8001848:	b082      	sub	sp, #8
 800184a:	af00      	add	r7, sp, #0
 800184c:	6078      	str	r0, [r7, #4]
 800184e:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001850:	f004 f9b8 	bl	8005bc4 <__errno>
 8001854:	4603      	mov	r3, r0
 8001856:	2216      	movs	r2, #22
 8001858:	601a      	str	r2, [r3, #0]
  return -1;
 800185a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800185e:	4618      	mov	r0, r3
 8001860:	3708      	adds	r7, #8
 8001862:	46bd      	mov	sp, r7
 8001864:	bd80      	pop	{r7, pc}

08001866 <_exit>:

void _exit (int status)
{
 8001866:	b580      	push	{r7, lr}
 8001868:	b082      	sub	sp, #8
 800186a:	af00      	add	r7, sp, #0
 800186c:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800186e:	f04f 31ff 	mov.w	r1, #4294967295
 8001872:	6878      	ldr	r0, [r7, #4]
 8001874:	f7ff ffe7 	bl	8001846 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001878:	bf00      	nop
 800187a:	e7fd      	b.n	8001878 <_exit+0x12>

0800187c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800187c:	b580      	push	{r7, lr}
 800187e:	b086      	sub	sp, #24
 8001880:	af00      	add	r7, sp, #0
 8001882:	60f8      	str	r0, [r7, #12]
 8001884:	60b9      	str	r1, [r7, #8]
 8001886:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001888:	2300      	movs	r3, #0
 800188a:	617b      	str	r3, [r7, #20]
 800188c:	e00a      	b.n	80018a4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800188e:	f3af 8000 	nop.w
 8001892:	4601      	mov	r1, r0
 8001894:	68bb      	ldr	r3, [r7, #8]
 8001896:	1c5a      	adds	r2, r3, #1
 8001898:	60ba      	str	r2, [r7, #8]
 800189a:	b2ca      	uxtb	r2, r1
 800189c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800189e:	697b      	ldr	r3, [r7, #20]
 80018a0:	3301      	adds	r3, #1
 80018a2:	617b      	str	r3, [r7, #20]
 80018a4:	697a      	ldr	r2, [r7, #20]
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	429a      	cmp	r2, r3
 80018aa:	dbf0      	blt.n	800188e <_read+0x12>
  }

  return len;
 80018ac:	687b      	ldr	r3, [r7, #4]
}
 80018ae:	4618      	mov	r0, r3
 80018b0:	3718      	adds	r7, #24
 80018b2:	46bd      	mov	sp, r7
 80018b4:	bd80      	pop	{r7, pc}

080018b6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80018b6:	b580      	push	{r7, lr}
 80018b8:	b086      	sub	sp, #24
 80018ba:	af00      	add	r7, sp, #0
 80018bc:	60f8      	str	r0, [r7, #12]
 80018be:	60b9      	str	r1, [r7, #8]
 80018c0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018c2:	2300      	movs	r3, #0
 80018c4:	617b      	str	r3, [r7, #20]
 80018c6:	e009      	b.n	80018dc <_write+0x26>
  {
    __io_putchar(*ptr++);
 80018c8:	68bb      	ldr	r3, [r7, #8]
 80018ca:	1c5a      	adds	r2, r3, #1
 80018cc:	60ba      	str	r2, [r7, #8]
 80018ce:	781b      	ldrb	r3, [r3, #0]
 80018d0:	4618      	mov	r0, r3
 80018d2:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018d6:	697b      	ldr	r3, [r7, #20]
 80018d8:	3301      	adds	r3, #1
 80018da:	617b      	str	r3, [r7, #20]
 80018dc:	697a      	ldr	r2, [r7, #20]
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	429a      	cmp	r2, r3
 80018e2:	dbf1      	blt.n	80018c8 <_write+0x12>
  }
  return len;
 80018e4:	687b      	ldr	r3, [r7, #4]
}
 80018e6:	4618      	mov	r0, r3
 80018e8:	3718      	adds	r7, #24
 80018ea:	46bd      	mov	sp, r7
 80018ec:	bd80      	pop	{r7, pc}

080018ee <_close>:

int _close(int file)
{
 80018ee:	b480      	push	{r7}
 80018f0:	b083      	sub	sp, #12
 80018f2:	af00      	add	r7, sp, #0
 80018f4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80018f6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80018fa:	4618      	mov	r0, r3
 80018fc:	370c      	adds	r7, #12
 80018fe:	46bd      	mov	sp, r7
 8001900:	bc80      	pop	{r7}
 8001902:	4770      	bx	lr

08001904 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001904:	b480      	push	{r7}
 8001906:	b083      	sub	sp, #12
 8001908:	af00      	add	r7, sp, #0
 800190a:	6078      	str	r0, [r7, #4]
 800190c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800190e:	683b      	ldr	r3, [r7, #0]
 8001910:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001914:	605a      	str	r2, [r3, #4]
  return 0;
 8001916:	2300      	movs	r3, #0
}
 8001918:	4618      	mov	r0, r3
 800191a:	370c      	adds	r7, #12
 800191c:	46bd      	mov	sp, r7
 800191e:	bc80      	pop	{r7}
 8001920:	4770      	bx	lr

08001922 <_isatty>:

int _isatty(int file)
{
 8001922:	b480      	push	{r7}
 8001924:	b083      	sub	sp, #12
 8001926:	af00      	add	r7, sp, #0
 8001928:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800192a:	2301      	movs	r3, #1
}
 800192c:	4618      	mov	r0, r3
 800192e:	370c      	adds	r7, #12
 8001930:	46bd      	mov	sp, r7
 8001932:	bc80      	pop	{r7}
 8001934:	4770      	bx	lr

08001936 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001936:	b480      	push	{r7}
 8001938:	b085      	sub	sp, #20
 800193a:	af00      	add	r7, sp, #0
 800193c:	60f8      	str	r0, [r7, #12]
 800193e:	60b9      	str	r1, [r7, #8]
 8001940:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001942:	2300      	movs	r3, #0
}
 8001944:	4618      	mov	r0, r3
 8001946:	3714      	adds	r7, #20
 8001948:	46bd      	mov	sp, r7
 800194a:	bc80      	pop	{r7}
 800194c:	4770      	bx	lr
	...

08001950 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	b086      	sub	sp, #24
 8001954:	af00      	add	r7, sp, #0
 8001956:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001958:	4a14      	ldr	r2, [pc, #80]	@ (80019ac <_sbrk+0x5c>)
 800195a:	4b15      	ldr	r3, [pc, #84]	@ (80019b0 <_sbrk+0x60>)
 800195c:	1ad3      	subs	r3, r2, r3
 800195e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001960:	697b      	ldr	r3, [r7, #20]
 8001962:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001964:	4b13      	ldr	r3, [pc, #76]	@ (80019b4 <_sbrk+0x64>)
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	2b00      	cmp	r3, #0
 800196a:	d102      	bne.n	8001972 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800196c:	4b11      	ldr	r3, [pc, #68]	@ (80019b4 <_sbrk+0x64>)
 800196e:	4a12      	ldr	r2, [pc, #72]	@ (80019b8 <_sbrk+0x68>)
 8001970:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001972:	4b10      	ldr	r3, [pc, #64]	@ (80019b4 <_sbrk+0x64>)
 8001974:	681a      	ldr	r2, [r3, #0]
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	4413      	add	r3, r2
 800197a:	693a      	ldr	r2, [r7, #16]
 800197c:	429a      	cmp	r2, r3
 800197e:	d207      	bcs.n	8001990 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001980:	f004 f920 	bl	8005bc4 <__errno>
 8001984:	4603      	mov	r3, r0
 8001986:	220c      	movs	r2, #12
 8001988:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800198a:	f04f 33ff 	mov.w	r3, #4294967295
 800198e:	e009      	b.n	80019a4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001990:	4b08      	ldr	r3, [pc, #32]	@ (80019b4 <_sbrk+0x64>)
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001996:	4b07      	ldr	r3, [pc, #28]	@ (80019b4 <_sbrk+0x64>)
 8001998:	681a      	ldr	r2, [r3, #0]
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	4413      	add	r3, r2
 800199e:	4a05      	ldr	r2, [pc, #20]	@ (80019b4 <_sbrk+0x64>)
 80019a0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80019a2:	68fb      	ldr	r3, [r7, #12]
}
 80019a4:	4618      	mov	r0, r3
 80019a6:	3718      	adds	r7, #24
 80019a8:	46bd      	mov	sp, r7
 80019aa:	bd80      	pop	{r7, pc}
 80019ac:	20005000 	.word	0x20005000
 80019b0:	00000400 	.word	0x00000400
 80019b4:	2000031c 	.word	0x2000031c
 80019b8:	20001480 	.word	0x20001480

080019bc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80019bc:	b480      	push	{r7}
 80019be:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80019c0:	bf00      	nop
 80019c2:	46bd      	mov	sp, r7
 80019c4:	bc80      	pop	{r7}
 80019c6:	4770      	bx	lr

080019c8 <Displ_Select>:

/******************************************
 * @brief	enable display, disabling touch
 * 			device selected if CS low
 ******************************************/
void Displ_Select(void) {
 80019c8:	b580      	push	{r7, lr}
 80019ca:	af00      	add	r7, sp, #0
//	if (TOUCH_SPI==DISPL_SPI){														// if SPI port shared (display <-> touch)
	if (1){
		if (HAL_GPIO_ReadPin(DISPL_CS_GPIO_Port, DISPL_CS_Pin)) {					// if display not yet selected
 80019cc:	2108      	movs	r1, #8
 80019ce:	480d      	ldr	r0, [pc, #52]	@ (8001a04 <Displ_Select+0x3c>)
 80019d0:	f001 fcdc 	bl	800338c <HAL_GPIO_ReadPin>
 80019d4:	4603      	mov	r3, r0
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d011      	beq.n	80019fe <Displ_Select+0x36>
//			HAL_GPIO_WritePin(TOUCH_CS_GPIO_Port, TOUCH_CS_Pin, GPIO_PIN_SET); 		// unselect touch
			SET_DISPL_SPI_BAUDRATE;				   									//change SPI port speed as per display needs
 80019da:	4b0b      	ldr	r3, [pc, #44]	@ (8001a08 <Displ_Select+0x40>)
 80019dc:	681a      	ldr	r2, [r3, #0]
 80019de:	490a      	ldr	r1, [pc, #40]	@ (8001a08 <Displ_Select+0x40>)
 80019e0:	f64f 73c7 	movw	r3, #65479	@ 0xffc7
 80019e4:	4013      	ands	r3, r2
 80019e6:	600b      	str	r3, [r1, #0]
 80019e8:	4b07      	ldr	r3, [pc, #28]	@ (8001a08 <Displ_Select+0x40>)
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	4a06      	ldr	r2, [pc, #24]	@ (8001a08 <Displ_Select+0x40>)
 80019ee:	f043 0308 	orr.w	r3, r3, #8
 80019f2:	6013      	str	r3, [r2, #0]
			HAL_GPIO_WritePin(DISPL_CS_GPIO_Port, DISPL_CS_Pin, GPIO_PIN_RESET);	// select display
 80019f4:	2200      	movs	r2, #0
 80019f6:	2108      	movs	r1, #8
 80019f8:	4802      	ldr	r0, [pc, #8]	@ (8001a04 <Displ_Select+0x3c>)
 80019fa:	f001 fcde 	bl	80033ba <HAL_GPIO_WritePin>
		}
	}
}
 80019fe:	bf00      	nop
 8001a00:	bd80      	pop	{r7, pc}
 8001a02:	bf00      	nop
 8001a04:	40011000 	.word	0x40011000
 8001a08:	40013000 	.word	0x40013000

08001a0c <Displ_Transmit>:
 * @PARAM	DC_Status 	indicates if sending command or data
 * 			data		buffer data to send
 * 			dataSize	number of bytes in "data" to be sent
 * 			isTouchGFXBuffer 1 only when called by touchgfxDisplayDriverTransmitBlock (for byte endian conversion). All other cases 0
 **************************/
void Displ_Transmit(GPIO_PinState DC_Status, uint8_t* data, uint16_t dataSize, uint8_t isTouchGFXBuffer ){
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	b086      	sub	sp, #24
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	6039      	str	r1, [r7, #0]
 8001a14:	4611      	mov	r1, r2
 8001a16:	461a      	mov	r2, r3
 8001a18:	4603      	mov	r3, r0
 8001a1a:	71fb      	strb	r3, [r7, #7]
 8001a1c:	460b      	mov	r3, r1
 8001a1e:	80bb      	strh	r3, [r7, #4]
 8001a20:	4613      	mov	r3, r2
 8001a22:	71bb      	strb	r3, [r7, #6]

	while (!Displ_SpiAvailable) {};  // waiting for a free SPI port. Flag is set to 1 by transmission-complete interrupt callback
 8001a24:	bf00      	nop
 8001a26:	4b33      	ldr	r3, [pc, #204]	@ (8001af4 <Displ_Transmit+0xe8>)
 8001a28:	781b      	ldrb	r3, [r3, #0]
 8001a2a:	b2db      	uxtb	r3, r3
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d0fa      	beq.n	8001a26 <Displ_Transmit+0x1a>

	Displ_Select();
 8001a30:	f7ff ffca 	bl	80019c8 <Displ_Select>
	HAL_GPIO_WritePin(DISPL_DC_GPIO_Port, DISPL_DC_Pin, DC_Status);
 8001a34:	79fb      	ldrb	r3, [r7, #7]
 8001a36:	461a      	mov	r2, r3
 8001a38:	2102      	movs	r1, #2
 8001a3a:	482f      	ldr	r0, [pc, #188]	@ (8001af8 <Displ_Transmit+0xec>)
 8001a3c:	f001 fcbd 	bl	80033ba <HAL_GPIO_WritePin>

	if (isTouchGFXBuffer){
 8001a40:	79bb      	ldrb	r3, [r7, #6]
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d045      	beq.n	8001ad2 <Displ_Transmit+0xc6>
			*data32=__REV16(*data32);
		}
#else
//if display color format is RGB666: convert RGB565 received by TouchGFX and swap bytes

		uint8_t *buf8Pos=dispBuffer1; 							//using a local pointer
 8001a46:	4b2d      	ldr	r3, [pc, #180]	@ (8001afc <Displ_Transmit+0xf0>)
 8001a48:	617b      	str	r3, [r7, #20]

		uint16_t *limit=(uint16_t*)(data+dataSize);
 8001a4a:	88bb      	ldrh	r3, [r7, #4]
 8001a4c:	683a      	ldr	r2, [r7, #0]
 8001a4e:	4413      	add	r3, r2
 8001a50:	60fb      	str	r3, [r7, #12]
		for (uint16_t *data16=(uint16_t*)data; (data16<limit) & ((buf8Pos-dispBuffer1)<(SIZEBUF-3)); data16++) {
 8001a52:	683b      	ldr	r3, [r7, #0]
 8001a54:	613b      	str	r3, [r7, #16]
 8001a56:	e021      	b.n	8001a9c <Displ_Transmit+0x90>

			*(buf8Pos++)=((*data16 & 0xF800)>>8);  // R color
 8001a58:	693b      	ldr	r3, [r7, #16]
 8001a5a:	881b      	ldrh	r3, [r3, #0]
 8001a5c:	121b      	asrs	r3, r3, #8
 8001a5e:	b2da      	uxtb	r2, r3
 8001a60:	697b      	ldr	r3, [r7, #20]
 8001a62:	1c59      	adds	r1, r3, #1
 8001a64:	6179      	str	r1, [r7, #20]
 8001a66:	f022 0207 	bic.w	r2, r2, #7
 8001a6a:	b2d2      	uxtb	r2, r2
 8001a6c:	701a      	strb	r2, [r3, #0]
			*(buf8Pos++)=((*data16 & 0x07E0)>>3);  // G color
 8001a6e:	693b      	ldr	r3, [r7, #16]
 8001a70:	881b      	ldrh	r3, [r3, #0]
 8001a72:	10db      	asrs	r3, r3, #3
 8001a74:	b2da      	uxtb	r2, r3
 8001a76:	697b      	ldr	r3, [r7, #20]
 8001a78:	1c59      	adds	r1, r3, #1
 8001a7a:	6179      	str	r1, [r7, #20]
 8001a7c:	f022 0203 	bic.w	r2, r2, #3
 8001a80:	b2d2      	uxtb	r2, r2
 8001a82:	701a      	strb	r2, [r3, #0]
			*(buf8Pos++)=((*data16 & 0x001F)<<3);  // B color
 8001a84:	693b      	ldr	r3, [r7, #16]
 8001a86:	881b      	ldrh	r3, [r3, #0]
 8001a88:	b2da      	uxtb	r2, r3
 8001a8a:	697b      	ldr	r3, [r7, #20]
 8001a8c:	1c59      	adds	r1, r3, #1
 8001a8e:	6179      	str	r1, [r7, #20]
 8001a90:	00d2      	lsls	r2, r2, #3
 8001a92:	b2d2      	uxtb	r2, r2
 8001a94:	701a      	strb	r2, [r3, #0]
		for (uint16_t *data16=(uint16_t*)data; (data16<limit) & ((buf8Pos-dispBuffer1)<(SIZEBUF-3)); data16++) {
 8001a96:	693b      	ldr	r3, [r7, #16]
 8001a98:	3302      	adds	r3, #2
 8001a9a:	613b      	str	r3, [r7, #16]
 8001a9c:	693a      	ldr	r2, [r7, #16]
 8001a9e:	68fb      	ldr	r3, [r7, #12]
 8001aa0:	429a      	cmp	r2, r3
 8001aa2:	bf34      	ite	cc
 8001aa4:	2301      	movcc	r3, #1
 8001aa6:	2300      	movcs	r3, #0
 8001aa8:	b2da      	uxtb	r2, r3
 8001aaa:	697b      	ldr	r3, [r7, #20]
 8001aac:	4913      	ldr	r1, [pc, #76]	@ (8001afc <Displ_Transmit+0xf0>)
 8001aae:	1a5b      	subs	r3, r3, r1
 8001ab0:	f240 71fc 	movw	r1, #2044	@ 0x7fc
 8001ab4:	428b      	cmp	r3, r1
 8001ab6:	bfd4      	ite	le
 8001ab8:	2301      	movle	r3, #1
 8001aba:	2300      	movgt	r3, #0
 8001abc:	b2db      	uxtb	r3, r3
 8001abe:	4013      	ands	r3, r2
 8001ac0:	b2db      	uxtb	r3, r3
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d1c8      	bne.n	8001a58 <Displ_Transmit+0x4c>
		}

		data=dispBuffer1; 				//data (pointer to data to transfer via SPI) has to point to converted buffer
 8001ac6:	4b0d      	ldr	r3, [pc, #52]	@ (8001afc <Displ_Transmit+0xf0>)
 8001ac8:	603b      	str	r3, [r7, #0]
		dataSize=(buf8Pos-dispBuffer1);	//and dataSize has to contain the converted buffer size
 8001aca:	697b      	ldr	r3, [r7, #20]
 8001acc:	4a0b      	ldr	r2, [pc, #44]	@ (8001afc <Displ_Transmit+0xf0>)
 8001ace:	1a9b      	subs	r3, r3, r2
 8001ad0:	80bb      	strh	r3, [r7, #4]
		HAL_SPI_Transmit_IT(&DISPL_SPI_PORT , data, dataSize);
#else
#ifdef DISPLAY_SPI_DMA_MODE
		if (dataSize<DISPL_DMA_CUTOFF) {
#endif //DISPLAY_SPI_DMA_MODE
			Displ_SpiAvailable=0;
 8001ad2:	4b08      	ldr	r3, [pc, #32]	@ (8001af4 <Displ_Transmit+0xe8>)
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	701a      	strb	r2, [r3, #0]
			HAL_SPI_Transmit(&DISPL_SPI_PORT , data, dataSize, HAL_MAX_DELAY);
 8001ad8:	88ba      	ldrh	r2, [r7, #4]
 8001ada:	f04f 33ff 	mov.w	r3, #4294967295
 8001ade:	6839      	ldr	r1, [r7, #0]
 8001ae0:	4807      	ldr	r0, [pc, #28]	@ (8001b00 <Displ_Transmit+0xf4>)
 8001ae2:	f002 faa5 	bl	8004030 <HAL_SPI_Transmit>
			Displ_SpiAvailable=1;
 8001ae6:	4b03      	ldr	r3, [pc, #12]	@ (8001af4 <Displ_Transmit+0xe8>)
 8001ae8:	2201      	movs	r2, #1
 8001aea:	701a      	strb	r2, [r3, #0]
			Displ_SpiAvailable=0;
			HAL_SPI_Transmit_DMA(&DISPL_SPI_PORT , data, dataSize);
		}
#endif //DISPLAY_SPI_DMA_MODE
#endif //DISPLAY_SPI_INTERRUPT_MODE
	}
 8001aec:	bf00      	nop
 8001aee:	3718      	adds	r7, #24
 8001af0:	46bd      	mov	sp, r7
 8001af2:	bd80      	pop	{r7, pc}
 8001af4:	20000010 	.word	0x20000010
 8001af8:	40011000 	.word	0x40011000
 8001afc:	20000328 	.word	0x20000328
 8001b00:	20000234 	.word	0x20000234

08001b04 <Displ_WriteCommand>:


/**********************************
 * @BRIEF	transmit a byte in a SPI_COMMAND format
 **********************************/
void Displ_WriteCommand(uint8_t cmd){
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b082      	sub	sp, #8
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	71fb      	strb	r3, [r7, #7]
	Displ_Transmit(SPI_COMMAND, &cmd, sizeof(cmd),0);
 8001b0e:	1df9      	adds	r1, r7, #7
 8001b10:	2300      	movs	r3, #0
 8001b12:	2201      	movs	r2, #1
 8001b14:	2000      	movs	r0, #0
 8001b16:	f7ff ff79 	bl	8001a0c <Displ_Transmit>
}
 8001b1a:	bf00      	nop
 8001b1c:	3708      	adds	r7, #8
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	bd80      	pop	{r7, pc}

08001b22 <Displ_WriteData>:
 * @BRIEF	transmit a set of data in a SPI_DATA format
 * @PARAM 	data		buffer data to send
 * 			dataSize	number of bytes in "data" to be sent
 * 			isTouchGFXBuffer 1 only when called by touchgfxDisplayDriverTransmitBlock (for byte endian conversion). All other cases 0
 **********************************/
void Displ_WriteData(uint8_t* buff, size_t buff_size, uint8_t isTouchGFXBuffer){
 8001b22:	b580      	push	{r7, lr}
 8001b24:	b084      	sub	sp, #16
 8001b26:	af00      	add	r7, sp, #0
 8001b28:	60f8      	str	r0, [r7, #12]
 8001b2a:	60b9      	str	r1, [r7, #8]
 8001b2c:	4613      	mov	r3, r2
 8001b2e:	71fb      	strb	r3, [r7, #7]
	if (buff_size==0) return;
 8001b30:	68bb      	ldr	r3, [r7, #8]
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d007      	beq.n	8001b46 <Displ_WriteData+0x24>
	Displ_Transmit(SPI_DATA, buff, buff_size, isTouchGFXBuffer);
 8001b36:	68bb      	ldr	r3, [r7, #8]
 8001b38:	b29a      	uxth	r2, r3
 8001b3a:	79fb      	ldrb	r3, [r7, #7]
 8001b3c:	68f9      	ldr	r1, [r7, #12]
 8001b3e:	2001      	movs	r0, #1
 8001b40:	f7ff ff64 	bl	8001a0c <Displ_Transmit>
 8001b44:	e000      	b.n	8001b48 <Displ_WriteData+0x26>
	if (buff_size==0) return;
 8001b46:	bf00      	nop
}
 8001b48:	3710      	adds	r7, #16
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	bd80      	pop	{r7, pc}
	...

08001b50 <ILI9XXX_Init>:


/**********************************
 * @brief	ILIXXX initialization sequence
 **********************************/
void ILI9XXX_Init(){
 8001b50:	b580      	push	{r7, lr}
 8001b52:	af00      	add	r7, sp, #0
	Displ_Select();
 8001b54:	f7ff ff38 	bl	80019c8 <Displ_Select>

	HAL_GPIO_WritePin(DISPL_RST_GPIO_Port, DISPL_RST_Pin, GPIO_PIN_RESET);
 8001b58:	2200      	movs	r2, #0
 8001b5a:	2104      	movs	r1, #4
 8001b5c:	4819      	ldr	r0, [pc, #100]	@ (8001bc4 <ILI9XXX_Init+0x74>)
 8001b5e:	f001 fc2c 	bl	80033ba <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8001b62:	2001      	movs	r0, #1
 8001b64:	f000 fd04 	bl	8002570 <HAL_Delay>
	HAL_GPIO_WritePin(DISPL_RST_GPIO_Port, DISPL_RST_Pin, GPIO_PIN_SET);
 8001b68:	2201      	movs	r2, #1
 8001b6a:	2104      	movs	r1, #4
 8001b6c:	4815      	ldr	r0, [pc, #84]	@ (8001bc4 <ILI9XXX_Init+0x74>)
 8001b6e:	f001 fc24 	bl	80033ba <HAL_GPIO_WritePin>
	HAL_Delay(150);
 8001b72:	2096      	movs	r0, #150	@ 0x96
 8001b74:	f000 fcfc 	bl	8002570 <HAL_Delay>
		Displ_WriteData(data,3);
	#endif
*/


	Displ_WriteCommand(ILI9XXX_PIXEL_FORMAT);
 8001b78:	203a      	movs	r0, #58	@ 0x3a
 8001b7a:	f7ff ffc3 	bl	8001b04 <Displ_WriteCommand>
#ifdef Z_RGB666
	Displ_WriteData((uint8_t *)"\x66",1,0);		// RGB666
 8001b7e:	2200      	movs	r2, #0
 8001b80:	2101      	movs	r1, #1
 8001b82:	4811      	ldr	r0, [pc, #68]	@ (8001bc8 <ILI9XXX_Init+0x78>)
 8001b84:	f7ff ffcd 	bl	8001b22 <Displ_WriteData>
#endif
#ifdef Z_RGB565
	Displ_WriteData((uint8_t *)"\x55",1,0);		// RGB565
#endif
	Displ_WriteCommand(ILI9XXX_RGB_INTERFACE);
 8001b88:	20b0      	movs	r0, #176	@ 0xb0
 8001b8a:	f7ff ffbb 	bl	8001b04 <Displ_WriteCommand>
	Displ_WriteData((uint8_t *)"\x80",1,0);        // disable MISO pin
 8001b8e:	2200      	movs	r2, #0
 8001b90:	2101      	movs	r1, #1
 8001b92:	480e      	ldr	r0, [pc, #56]	@ (8001bcc <ILI9XXX_Init+0x7c>)
 8001b94:	f7ff ffc5 	bl	8001b22 <Displ_WriteData>

	Displ_WriteCommand(ILI9XXX_RGB_INTERFACE);
 8001b98:	20b0      	movs	r0, #176	@ 0xb0
 8001b9a:	f7ff ffb3 	bl	8001b04 <Displ_WriteCommand>
	Displ_WriteData((uint8_t *)"\x80",1,0);        // disable MISO pin
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	2101      	movs	r1, #1
 8001ba2:	480a      	ldr	r0, [pc, #40]	@ (8001bcc <ILI9XXX_Init+0x7c>)
 8001ba4:	f7ff ffbd 	bl	8001b22 <Displ_WriteData>

	Displ_WriteCommand(ILI9XXX_SLEEP_OUT);
 8001ba8:	2011      	movs	r0, #17
 8001baa:	f7ff ffab 	bl	8001b04 <Displ_WriteCommand>
	HAL_Delay(120);
 8001bae:	2078      	movs	r0, #120	@ 0x78
 8001bb0:	f000 fcde 	bl	8002570 <HAL_Delay>

	Displ_WriteCommand(ILI9XXX_DISPLAY_ON);
 8001bb4:	2029      	movs	r0, #41	@ 0x29
 8001bb6:	f7ff ffa5 	bl	8001b04 <Displ_WriteCommand>
	HAL_Delay(5);
 8001bba:	2005      	movs	r0, #5
 8001bbc:	f000 fcd8 	bl	8002570 <HAL_Delay>

}
 8001bc0:	bf00      	nop
 8001bc2:	bd80      	pop	{r7, pc}
 8001bc4:	40011000 	.word	0x40011000
 8001bc8:	08007cfc 	.word	0x08007cfc
 8001bcc:	08007d00 	.word	0x08007d00

08001bd0 <Displ_SetAddressWindow>:
 * 			information
 * @param  x1,y1,x2,y2 top left and bottom
 * 					   right corner of the area
 * 					   to write
 **********************************************/
void Displ_SetAddressWindow(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2) {
 8001bd0:	b590      	push	{r4, r7, lr}
 8001bd2:	b083      	sub	sp, #12
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	4604      	mov	r4, r0
 8001bd8:	4608      	mov	r0, r1
 8001bda:	4611      	mov	r1, r2
 8001bdc:	461a      	mov	r2, r3
 8001bde:	4623      	mov	r3, r4
 8001be0:	80fb      	strh	r3, [r7, #6]
 8001be2:	4603      	mov	r3, r0
 8001be4:	80bb      	strh	r3, [r7, #4]
 8001be6:	460b      	mov	r3, r1
 8001be8:	807b      	strh	r3, [r7, #2]
 8001bea:	4613      	mov	r3, r2
 8001bec:	803b      	strh	r3, [r7, #0]
	static uint8_t data[4];

	((uint32_t *)data)[0]=(((x2 & 0xFF)<<24) | ((x2 & 0xFF00)<<8) | ((x1 & 0xFF)<<8) | ((x1 & 0xFF00)>>8) );
 8001bee:	887b      	ldrh	r3, [r7, #2]
 8001bf0:	061a      	lsls	r2, r3, #24
 8001bf2:	887b      	ldrh	r3, [r7, #2]
 8001bf4:	021b      	lsls	r3, r3, #8
 8001bf6:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8001bfa:	431a      	orrs	r2, r3
 8001bfc:	88fb      	ldrh	r3, [r7, #6]
 8001bfe:	021b      	lsls	r3, r3, #8
 8001c00:	b29b      	uxth	r3, r3
 8001c02:	4313      	orrs	r3, r2
 8001c04:	88fa      	ldrh	r2, [r7, #6]
 8001c06:	0a12      	lsrs	r2, r2, #8
 8001c08:	b292      	uxth	r2, r2
 8001c0a:	431a      	orrs	r2, r3
 8001c0c:	4b14      	ldr	r3, [pc, #80]	@ (8001c60 <Displ_SetAddressWindow+0x90>)
 8001c0e:	601a      	str	r2, [r3, #0]
	Displ_WriteCommand(ILI9XXX_COLUMN_ADDR);
 8001c10:	202a      	movs	r0, #42	@ 0x2a
 8001c12:	f7ff ff77 	bl	8001b04 <Displ_WriteCommand>
	Displ_WriteData(data, 4,0);
 8001c16:	2200      	movs	r2, #0
 8001c18:	2104      	movs	r1, #4
 8001c1a:	4811      	ldr	r0, [pc, #68]	@ (8001c60 <Displ_SetAddressWindow+0x90>)
 8001c1c:	f7ff ff81 	bl	8001b22 <Displ_WriteData>

	((uint32_t *)data)[0]=(((y2 & 0xFF)<<24) | ((y2 & 0xFF00)<<8) | ((y1 & 0xFF)<<8) | ((y1 & 0xFF00)>>8) );
 8001c20:	883b      	ldrh	r3, [r7, #0]
 8001c22:	061a      	lsls	r2, r3, #24
 8001c24:	883b      	ldrh	r3, [r7, #0]
 8001c26:	021b      	lsls	r3, r3, #8
 8001c28:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8001c2c:	431a      	orrs	r2, r3
 8001c2e:	88bb      	ldrh	r3, [r7, #4]
 8001c30:	021b      	lsls	r3, r3, #8
 8001c32:	b29b      	uxth	r3, r3
 8001c34:	4313      	orrs	r3, r2
 8001c36:	88ba      	ldrh	r2, [r7, #4]
 8001c38:	0a12      	lsrs	r2, r2, #8
 8001c3a:	b292      	uxth	r2, r2
 8001c3c:	431a      	orrs	r2, r3
 8001c3e:	4b08      	ldr	r3, [pc, #32]	@ (8001c60 <Displ_SetAddressWindow+0x90>)
 8001c40:	601a      	str	r2, [r3, #0]
	Displ_WriteCommand(ILI9XXX_PAGE_ADDR);
 8001c42:	202b      	movs	r0, #43	@ 0x2b
 8001c44:	f7ff ff5e 	bl	8001b04 <Displ_WriteCommand>
	Displ_WriteData(data, 4,0);
 8001c48:	2200      	movs	r2, #0
 8001c4a:	2104      	movs	r1, #4
 8001c4c:	4804      	ldr	r0, [pc, #16]	@ (8001c60 <Displ_SetAddressWindow+0x90>)
 8001c4e:	f7ff ff68 	bl	8001b22 <Displ_WriteData>
	Displ_WriteCommand(ILI9XXX_MEMWR);
 8001c52:	202c      	movs	r0, #44	@ 0x2c
 8001c54:	f7ff ff56 	bl	8001b04 <Displ_WriteCommand>
}
 8001c58:	bf00      	nop
 8001c5a:	370c      	adds	r7, #12
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	bd90      	pop	{r4, r7, pc}
 8001c60:	20001328 	.word	0x20001328

08001c64 <Displ_Init>:

/*****************************************************
 * @brief				first display initialization.
 * @param	orientation	display orientation
 *****************************************************/
void Displ_Init(Displ_Orientat_e orientation){
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b082      	sub	sp, #8
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	4603      	mov	r3, r0
 8001c6c:	71fb      	strb	r3, [r7, #7]
//	if (TOUCH_SPI==DISPL_SPI){													// if touch and display share the same SPI port
	if(1){
		HAL_GPIO_WritePin(DISPL_CS_GPIO_Port, DISPL_CS_Pin, GPIO_PIN_SET); 		// unselect display (will be selected at writing time)
 8001c6e:	2201      	movs	r2, #1
 8001c70:	2108      	movs	r1, #8
 8001c72:	4806      	ldr	r0, [pc, #24]	@ (8001c8c <Displ_Init+0x28>)
 8001c74:	f001 fba1 	bl	80033ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(DISPL_CS_GPIO_Port, DISPL_CS_Pin, GPIO_PIN_RESET); 	// select display
		SET_DISPL_SPI_BAUDRATE;
//		HAL_GPIO_WritePin(TOUCH_CS_GPIO_Port, TOUCH_CS_Pin, GPIO_PIN_RESET);	// select touch
//		SET_TOUCH_SPI_BAUDRATE;
	}
	ILI9XXX_Init();
 8001c78:	f7ff ff6a 	bl	8001b50 <ILI9XXX_Init>
	Displ_Orientation(orientation);
 8001c7c:	79fb      	ldrb	r3, [r7, #7]
 8001c7e:	4618      	mov	r0, r3
 8001c80:	f000 f806 	bl	8001c90 <Displ_Orientation>
}
 8001c84:	bf00      	nop
 8001c86:	3708      	adds	r7, #8
 8001c88:	46bd      	mov	sp, r7
 8001c8a:	bd80      	pop	{r7, pc}
 8001c8c:	40011000 	.word	0x40011000

08001c90 <Displ_Orientation>:

/**********************************************
 * @brief		set orientation of the display
 * @param  	m	orientation
 **********************************************/
void Displ_Orientation(Displ_Orientat_e orientation){
 8001c90:	b580      	push	{r7, lr}
 8001c92:	b082      	sub	sp, #8
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	4603      	mov	r3, r0
 8001c98:	71fb      	strb	r3, [r7, #7]
	static uint8_t data[1];
	switch(orientation) {
 8001c9a:	79fb      	ldrb	r3, [r7, #7]
 8001c9c:	2b03      	cmp	r3, #3
 8001c9e:	d83b      	bhi.n	8001d18 <Displ_Orientation+0x88>
 8001ca0:	a201      	add	r2, pc, #4	@ (adr r2, 8001ca8 <Displ_Orientation+0x18>)
 8001ca2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ca6:	bf00      	nop
 8001ca8:	08001cb9 	.word	0x08001cb9
 8001cac:	08001cd1 	.word	0x08001cd1
 8001cb0:	08001ce9 	.word	0x08001ce9
 8001cb4:	08001d01 	.word	0x08001d01
		case Displ_Orientat_0:
			data[0]=ILI9XXX_MADCTL_0DEG;
 8001cb8:	4b1f      	ldr	r3, [pc, #124]	@ (8001d38 <Displ_Orientation+0xa8>)
 8001cba:	2288      	movs	r2, #136	@ 0x88
 8001cbc:	701a      	strb	r2, [r3, #0]
			_height = DISPL_HEIGHT;
 8001cbe:	4b1f      	ldr	r3, [pc, #124]	@ (8001d3c <Displ_Orientation+0xac>)
 8001cc0:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8001cc4:	801a      	strh	r2, [r3, #0]
			_width = DISPL_WIDTH;
 8001cc6:	4b1e      	ldr	r3, [pc, #120]	@ (8001d40 <Displ_Orientation+0xb0>)
 8001cc8:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8001ccc:	801a      	strh	r2, [r3, #0]
			break;
 8001cce:	e023      	b.n	8001d18 <Displ_Orientation+0x88>
		case Displ_Orientat_90:
			data[0]=ILI9XXX_MADCTL_90DEG;
 8001cd0:	4b19      	ldr	r3, [pc, #100]	@ (8001d38 <Displ_Orientation+0xa8>)
 8001cd2:	22e8      	movs	r2, #232	@ 0xe8
 8001cd4:	701a      	strb	r2, [r3, #0]
			_height = DISPL_WIDTH;
 8001cd6:	4b19      	ldr	r3, [pc, #100]	@ (8001d3c <Displ_Orientation+0xac>)
 8001cd8:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8001cdc:	801a      	strh	r2, [r3, #0]
			_width = DISPL_HEIGHT;
 8001cde:	4b18      	ldr	r3, [pc, #96]	@ (8001d40 <Displ_Orientation+0xb0>)
 8001ce0:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8001ce4:	801a      	strh	r2, [r3, #0]
			break;
 8001ce6:	e017      	b.n	8001d18 <Displ_Orientation+0x88>
		case Displ_Orientat_180:
			data[0]=ILI9XXX_MADCTL_180DEG;
 8001ce8:	4b13      	ldr	r3, [pc, #76]	@ (8001d38 <Displ_Orientation+0xa8>)
 8001cea:	2248      	movs	r2, #72	@ 0x48
 8001cec:	701a      	strb	r2, [r3, #0]
			_height = DISPL_HEIGHT;
 8001cee:	4b13      	ldr	r3, [pc, #76]	@ (8001d3c <Displ_Orientation+0xac>)
 8001cf0:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8001cf4:	801a      	strh	r2, [r3, #0]
			_width = DISPL_WIDTH;
 8001cf6:	4b12      	ldr	r3, [pc, #72]	@ (8001d40 <Displ_Orientation+0xb0>)
 8001cf8:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8001cfc:	801a      	strh	r2, [r3, #0]
			break;
 8001cfe:	e00b      	b.n	8001d18 <Displ_Orientation+0x88>
		case Displ_Orientat_270:
			data[0]=ILI9XXX_MADCTL_270DEG;
 8001d00:	4b0d      	ldr	r3, [pc, #52]	@ (8001d38 <Displ_Orientation+0xa8>)
 8001d02:	2228      	movs	r2, #40	@ 0x28
 8001d04:	701a      	strb	r2, [r3, #0]
			_height = DISPL_WIDTH;
 8001d06:	4b0d      	ldr	r3, [pc, #52]	@ (8001d3c <Displ_Orientation+0xac>)
 8001d08:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8001d0c:	801a      	strh	r2, [r3, #0]
			_width = DISPL_HEIGHT;
 8001d0e:	4b0c      	ldr	r3, [pc, #48]	@ (8001d40 <Displ_Orientation+0xb0>)
 8001d10:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8001d14:	801a      	strh	r2, [r3, #0]
			break;
 8001d16:	bf00      	nop
	}
	Displ_WriteCommand(ILI9XXX_MADCTL);
 8001d18:	2036      	movs	r0, #54	@ 0x36
 8001d1a:	f7ff fef3 	bl	8001b04 <Displ_WriteCommand>
	Displ_WriteData(data,1,0);
 8001d1e:	2200      	movs	r2, #0
 8001d20:	2101      	movs	r1, #1
 8001d22:	4805      	ldr	r0, [pc, #20]	@ (8001d38 <Displ_Orientation+0xa8>)
 8001d24:	f7ff fefd 	bl	8001b22 <Displ_WriteData>
	current_orientation = orientation;  //stores active orientation into a global variable for touch routines
 8001d28:	4a06      	ldr	r2, [pc, #24]	@ (8001d44 <Displ_Orientation+0xb4>)
 8001d2a:	79fb      	ldrb	r3, [r7, #7]
 8001d2c:	7013      	strb	r3, [r2, #0]
}
 8001d2e:	bf00      	nop
 8001d30:	3708      	adds	r7, #8
 8001d32:	46bd      	mov	sp, r7
 8001d34:	bd80      	pop	{r7, pc}
 8001d36:	bf00      	nop
 8001d38:	2000132c 	.word	0x2000132c
 8001d3c:	20000324 	.word	0x20000324
 8001d40:	20000322 	.word	0x20000322
 8001d44:	20000320 	.word	0x20000320

08001d48 <Displ_FillArea>:
/*****************************
 * @brief	fill a rectangle with a color
 * @param	x, y	top left corner of the rectangle
 * 			w, h 	width and height of the rectangle
 ******************************/
void Displ_FillArea(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t color) {
 8001d48:	b590      	push	{r4, r7, lr}
 8001d4a:	b08b      	sub	sp, #44	@ 0x2c
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	4604      	mov	r4, r0
 8001d50:	4608      	mov	r0, r1
 8001d52:	4611      	mov	r1, r2
 8001d54:	461a      	mov	r2, r3
 8001d56:	4623      	mov	r3, r4
 8001d58:	80fb      	strh	r3, [r7, #6]
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	80bb      	strh	r3, [r7, #4]
 8001d5e:	460b      	mov	r3, r1
 8001d60:	807b      	strh	r3, [r7, #2]
 8001d62:	4613      	mov	r3, r2
 8001d64:	803b      	strh	r3, [r7, #0]
 * -	swap buffers
 */

	uint32_t k,x1,y1,area,times;

	if((x >= _width) || (y >= _height) || (w == 0) || (h == 0)) return;//
 8001d66:	88fb      	ldrh	r3, [r7, #6]
 8001d68:	4a5a      	ldr	r2, [pc, #360]	@ (8001ed4 <Displ_FillArea+0x18c>)
 8001d6a:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001d6e:	4293      	cmp	r3, r2
 8001d70:	f280 80ab 	bge.w	8001eca <Displ_FillArea+0x182>
 8001d74:	88bb      	ldrh	r3, [r7, #4]
 8001d76:	4a58      	ldr	r2, [pc, #352]	@ (8001ed8 <Displ_FillArea+0x190>)
 8001d78:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001d7c:	4293      	cmp	r3, r2
 8001d7e:	f280 80a4 	bge.w	8001eca <Displ_FillArea+0x182>
 8001d82:	887b      	ldrh	r3, [r7, #2]
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	f000 80a0 	beq.w	8001eca <Displ_FillArea+0x182>
 8001d8a:	883b      	ldrh	r3, [r7, #0]
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	f000 809c 	beq.w	8001eca <Displ_FillArea+0x182>

	x1=x + w - 1;
 8001d92:	88fa      	ldrh	r2, [r7, #6]
 8001d94:	887b      	ldrh	r3, [r7, #2]
 8001d96:	4413      	add	r3, r2
 8001d98:	3b01      	subs	r3, #1
 8001d9a:	623b      	str	r3, [r7, #32]
	if (x1 > _width) {
 8001d9c:	4b4d      	ldr	r3, [pc, #308]	@ (8001ed4 <Displ_FillArea+0x18c>)
 8001d9e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001da2:	461a      	mov	r2, r3
 8001da4:	6a3b      	ldr	r3, [r7, #32]
 8001da6:	4293      	cmp	r3, r2
 8001da8:	d903      	bls.n	8001db2 <Displ_FillArea+0x6a>
		x1=_width;
 8001daa:	4b4a      	ldr	r3, [pc, #296]	@ (8001ed4 <Displ_FillArea+0x18c>)
 8001dac:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001db0:	623b      	str	r3, [r7, #32]
	}

	y1=y + h - 1;
 8001db2:	88ba      	ldrh	r2, [r7, #4]
 8001db4:	883b      	ldrh	r3, [r7, #0]
 8001db6:	4413      	add	r3, r2
 8001db8:	3b01      	subs	r3, #1
 8001dba:	61fb      	str	r3, [r7, #28]
	if (y1 > _height) {
 8001dbc:	4b46      	ldr	r3, [pc, #280]	@ (8001ed8 <Displ_FillArea+0x190>)
 8001dbe:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001dc2:	461a      	mov	r2, r3
 8001dc4:	69fb      	ldr	r3, [r7, #28]
 8001dc6:	4293      	cmp	r3, r2
 8001dc8:	d903      	bls.n	8001dd2 <Displ_FillArea+0x8a>
		y1=_height;
 8001dca:	4b43      	ldr	r3, [pc, #268]	@ (8001ed8 <Displ_FillArea+0x190>)
 8001dcc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001dd0:	61fb      	str	r3, [r7, #28]

#endif
#ifdef Z_RGB666 // setting up dispBuffer in RGB666 format
	uint32_t datasize;

	uint8_t Rbyte=(color & 0xF800)>>8;
 8001dd2:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8001dd4:	121b      	asrs	r3, r3, #8
 8001dd6:	b2db      	uxtb	r3, r3
 8001dd8:	f023 0307 	bic.w	r3, r3, #7
 8001ddc:	75fb      	strb	r3, [r7, #23]
	uint8_t Gbyte=(color & 0x07E0)>>3;
 8001dde:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8001de0:	10db      	asrs	r3, r3, #3
 8001de2:	b2db      	uxtb	r3, r3
 8001de4:	f023 0303 	bic.w	r3, r3, #3
 8001de8:	75bb      	strb	r3, [r7, #22]
	uint8_t Bbyte=(color & 0x001F)<<3;
 8001dea:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8001dec:	b2db      	uxtb	r3, r3
 8001dee:	00db      	lsls	r3, r3, #3
 8001df0:	757b      	strb	r3, [r7, #21]

	area=(((y1-y+1)*(x1-x+1))*3); 		// area to fill in bytes (3 bytes per pixel)
 8001df2:	88bb      	ldrh	r3, [r7, #4]
 8001df4:	69fa      	ldr	r2, [r7, #28]
 8001df6:	1ad3      	subs	r3, r2, r3
 8001df8:	3301      	adds	r3, #1
 8001dfa:	88fa      	ldrh	r2, [r7, #6]
 8001dfc:	6a39      	ldr	r1, [r7, #32]
 8001dfe:	1a8a      	subs	r2, r1, r2
 8001e00:	3201      	adds	r2, #1
 8001e02:	fb03 f202 	mul.w	r2, r3, r2
 8001e06:	4613      	mov	r3, r2
 8001e08:	005b      	lsls	r3, r3, #1
 8001e0a:	4413      	add	r3, r2
 8001e0c:	613b      	str	r3, [r7, #16]
	uint8_t *buf8Pos=dispBuffer; 		//using a local pointer: changing values next
 8001e0e:	4b33      	ldr	r3, [pc, #204]	@ (8001edc <Displ_FillArea+0x194>)
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	61bb      	str	r3, [r7, #24]

	datasize = (area<(SIZEBUF-3) ? area : (SIZEBUF-3));  //as buf8Pos receives 3 bytes each cycle we must be sure that SIZEBUF will be not overridden in the next loop
 8001e14:	693b      	ldr	r3, [r7, #16]
 8001e16:	f240 72fd 	movw	r2, #2045	@ 0x7fd
 8001e1a:	4293      	cmp	r3, r2
 8001e1c:	bf28      	it	cs
 8001e1e:	4613      	movcs	r3, r2
 8001e20:	60fb      	str	r3, [r7, #12]

	k=0;
 8001e22:	2300      	movs	r3, #0
 8001e24:	627b      	str	r3, [r7, #36]	@ 0x24
	while ((buf8Pos-dispBuffer)<=datasize){
 8001e26:	e00e      	b.n	8001e46 <Displ_FillArea+0xfe>
		*(buf8Pos++)=Rbyte;
 8001e28:	69bb      	ldr	r3, [r7, #24]
 8001e2a:	1c5a      	adds	r2, r3, #1
 8001e2c:	61ba      	str	r2, [r7, #24]
 8001e2e:	7dfa      	ldrb	r2, [r7, #23]
 8001e30:	701a      	strb	r2, [r3, #0]
		*(buf8Pos++)=Gbyte;
 8001e32:	69bb      	ldr	r3, [r7, #24]
 8001e34:	1c5a      	adds	r2, r3, #1
 8001e36:	61ba      	str	r2, [r7, #24]
 8001e38:	7dba      	ldrb	r2, [r7, #22]
 8001e3a:	701a      	strb	r2, [r3, #0]
		*(buf8Pos++)=Bbyte;
 8001e3c:	69bb      	ldr	r3, [r7, #24]
 8001e3e:	1c5a      	adds	r2, r3, #1
 8001e40:	61ba      	str	r2, [r7, #24]
 8001e42:	7d7a      	ldrb	r2, [r7, #21]
 8001e44:	701a      	strb	r2, [r3, #0]
	while ((buf8Pos-dispBuffer)<=datasize){
 8001e46:	4b25      	ldr	r3, [pc, #148]	@ (8001edc <Displ_FillArea+0x194>)
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	69ba      	ldr	r2, [r7, #24]
 8001e4c:	1ad3      	subs	r3, r2, r3
 8001e4e:	461a      	mov	r2, r3
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	4293      	cmp	r3, r2
 8001e54:	d2e8      	bcs.n	8001e28 <Displ_FillArea+0xe0>
	}
	datasize=(buf8Pos-dispBuffer);
 8001e56:	4b21      	ldr	r3, [pc, #132]	@ (8001edc <Displ_FillArea+0x194>)
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	69ba      	ldr	r2, [r7, #24]
 8001e5c:	1ad3      	subs	r3, r2, r3
 8001e5e:	60fb      	str	r3, [r7, #12]
#endif

//START WRITING TO DISPLAY
	Displ_SetAddressWindow(x, y, x1, y1);
 8001e60:	6a3b      	ldr	r3, [r7, #32]
 8001e62:	b29a      	uxth	r2, r3
 8001e64:	69fb      	ldr	r3, [r7, #28]
 8001e66:	b29b      	uxth	r3, r3
 8001e68:	88b9      	ldrh	r1, [r7, #4]
 8001e6a:	88f8      	ldrh	r0, [r7, #6]
 8001e6c:	f7ff feb0 	bl	8001bd0 <Displ_SetAddressWindow>
		Displ_WriteData(dispBuffer,SIZEBUF,0);
	}
	Displ_WriteData(dispBuffer,(area<<1)-(times<<BUFLEVEL),0);
#endif
#ifdef Z_RGB666 // transferring RGB666 format dispBuffer
	times=(area/datasize);  					//how many times buffer must be sent via SPI.
 8001e70:	693a      	ldr	r2, [r7, #16]
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e78:	60bb      	str	r3, [r7, #8]
	for  (k=0;k<times;k++) {
 8001e7a:	2300      	movs	r3, #0
 8001e7c:	627b      	str	r3, [r7, #36]	@ 0x24
 8001e7e:	e009      	b.n	8001e94 <Displ_FillArea+0x14c>
		Displ_WriteData(dispBuffer,datasize,0);
 8001e80:	4b16      	ldr	r3, [pc, #88]	@ (8001edc <Displ_FillArea+0x194>)
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	2200      	movs	r2, #0
 8001e86:	68f9      	ldr	r1, [r7, #12]
 8001e88:	4618      	mov	r0, r3
 8001e8a:	f7ff fe4a 	bl	8001b22 <Displ_WriteData>
	for  (k=0;k<times;k++) {
 8001e8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e90:	3301      	adds	r3, #1
 8001e92:	627b      	str	r3, [r7, #36]	@ 0x24
 8001e94:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001e96:	68bb      	ldr	r3, [r7, #8]
 8001e98:	429a      	cmp	r2, r3
 8001e9a:	d3f1      	bcc.n	8001e80 <Displ_FillArea+0x138>
	}
	Displ_WriteData(dispBuffer,(area-times*datasize),0);      //transfer last data frame
 8001e9c:	4b0f      	ldr	r3, [pc, #60]	@ (8001edc <Displ_FillArea+0x194>)
 8001e9e:	6818      	ldr	r0, [r3, #0]
 8001ea0:	68bb      	ldr	r3, [r7, #8]
 8001ea2:	68fa      	ldr	r2, [r7, #12]
 8001ea4:	fb02 f303 	mul.w	r3, r2, r3
 8001ea8:	693a      	ldr	r2, [r7, #16]
 8001eaa:	1ad3      	subs	r3, r2, r3
 8001eac:	2200      	movs	r2, #0
 8001eae:	4619      	mov	r1, r3
 8001eb0:	f7ff fe37 	bl	8001b22 <Displ_WriteData>
#endif

//BUFFER SWAP
	dispBuffer = (dispBuffer==dispBuffer1 ? dispBuffer2 : dispBuffer1); // swapping buffer
 8001eb4:	4b09      	ldr	r3, [pc, #36]	@ (8001edc <Displ_FillArea+0x194>)
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	4a09      	ldr	r2, [pc, #36]	@ (8001ee0 <Displ_FillArea+0x198>)
 8001eba:	4293      	cmp	r3, r2
 8001ebc:	d101      	bne.n	8001ec2 <Displ_FillArea+0x17a>
 8001ebe:	4b09      	ldr	r3, [pc, #36]	@ (8001ee4 <Displ_FillArea+0x19c>)
 8001ec0:	e000      	b.n	8001ec4 <Displ_FillArea+0x17c>
 8001ec2:	4b07      	ldr	r3, [pc, #28]	@ (8001ee0 <Displ_FillArea+0x198>)
 8001ec4:	4a05      	ldr	r2, [pc, #20]	@ (8001edc <Displ_FillArea+0x194>)
 8001ec6:	6013      	str	r3, [r2, #0]
 8001ec8:	e000      	b.n	8001ecc <Displ_FillArea+0x184>
	if((x >= _width) || (y >= _height) || (w == 0) || (h == 0)) return;//
 8001eca:	bf00      	nop

}
 8001ecc:	372c      	adds	r7, #44	@ 0x2c
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	bd90      	pop	{r4, r7, pc}
 8001ed2:	bf00      	nop
 8001ed4:	20000322 	.word	0x20000322
 8001ed8:	20000324 	.word	0x20000324
 8001edc:	20000014 	.word	0x20000014
 8001ee0:	20000328 	.word	0x20000328
 8001ee4:	20000b28 	.word	0x20000b28

08001ee8 <Displ_CLS>:

/*****************
 * @brief	clear display with a color.
 * @param	bgcolor
 *****************/
void Displ_CLS(uint16_t bgcolor){
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	b084      	sub	sp, #16
 8001eec:	af02      	add	r7, sp, #8
 8001eee:	4603      	mov	r3, r0
 8001ef0:	80fb      	strh	r3, [r7, #6]
	Displ_FillArea(0, 0, _width, _height, bgcolor);
 8001ef2:	4b09      	ldr	r3, [pc, #36]	@ (8001f18 <Displ_CLS+0x30>)
 8001ef4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001ef8:	b29a      	uxth	r2, r3
 8001efa:	4b08      	ldr	r3, [pc, #32]	@ (8001f1c <Displ_CLS+0x34>)
 8001efc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001f00:	b299      	uxth	r1, r3
 8001f02:	88fb      	ldrh	r3, [r7, #6]
 8001f04:	9300      	str	r3, [sp, #0]
 8001f06:	460b      	mov	r3, r1
 8001f08:	2100      	movs	r1, #0
 8001f0a:	2000      	movs	r0, #0
 8001f0c:	f7ff ff1c 	bl	8001d48 <Displ_FillArea>
}
 8001f10:	bf00      	nop
 8001f12:	3708      	adds	r7, #8
 8001f14:	46bd      	mov	sp, r7
 8001f16:	bd80      	pop	{r7, pc}
 8001f18:	20000322 	.word	0x20000322
 8001f1c:	20000324 	.word	0x20000324

08001f20 <Displ_WChar>:
 * @brief	display one character on the display
 * @param 	x,y: top left corner of the character to be printed
 * 			ch, font, color, bgcolor: as per parameter name
 * 			size: (1 or 2) single or double wided printing
 **********************/
void Displ_WChar(uint16_t x, uint16_t y, char ch, sFONT font, uint8_t size, uint16_t color, uint16_t bgcolor) {
 8001f20:	b082      	sub	sp, #8
 8001f22:	b590      	push	{r4, r7, lr}
 8001f24:	b08d      	sub	sp, #52	@ 0x34
 8001f26:	af00      	add	r7, sp, #0
 8001f28:	647b      	str	r3, [r7, #68]	@ 0x44
 8001f2a:	4603      	mov	r3, r0
 8001f2c:	80fb      	strh	r3, [r7, #6]
 8001f2e:	460b      	mov	r3, r1
 8001f30:	80bb      	strh	r3, [r7, #4]
 8001f32:	4613      	mov	r3, r2
 8001f34:	70fb      	strb	r3, [r7, #3]
    uint32_t i, b, bytes, j, bufSize, mask;

    const uint8_t *pos;
	uint8_t wsize=font.Width; //printing char width
 8001f36:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8001f3a:	76fb      	strb	r3, [r7, #27]

	if (size==2)
 8001f3c:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 8001f40:	2b02      	cmp	r3, #2
 8001f42:	d102      	bne.n	8001f4a <Displ_WChar+0x2a>
		wsize<<= 1;
 8001f44:	7efb      	ldrb	r3, [r7, #27]
 8001f46:	005b      	lsls	r3, r3, #1
 8001f48:	76fb      	strb	r3, [r7, #27]
	bufSize=0;
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	623b      	str	r3, [r7, #32]
	bytes=font.Height * font.Size ;
 8001f4e:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8001f52:	f897 204c 	ldrb.w	r2, [r7, #76]	@ 0x4c
 8001f56:	fb02 f303 	mul.w	r3, r2, r3
 8001f5a:	617b      	str	r3, [r7, #20]
	pos=font.table+(ch - 32) * bytes ;//that's char position in table
 8001f5c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001f5e:	78fb      	ldrb	r3, [r7, #3]
 8001f60:	3b20      	subs	r3, #32
 8001f62:	4619      	mov	r1, r3
 8001f64:	697b      	ldr	r3, [r7, #20]
 8001f66:	fb01 f303 	mul.w	r3, r1, r3
 8001f6a:	4413      	add	r3, r2
 8001f6c:	613b      	str	r3, [r7, #16]
	switch (font.Size) {
 8001f6e:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 8001f72:	2b02      	cmp	r3, #2
 8001f74:	d005      	beq.n	8001f82 <Displ_WChar+0x62>
 8001f76:	2b03      	cmp	r3, #3
 8001f78:	d107      	bne.n	8001f8a <Displ_WChar+0x6a>
		case 3:
			mask=0x800000;
 8001f7a:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 8001f7e:	61fb      	str	r3, [r7, #28]
			break;
 8001f80:	e005      	b.n	8001f8e <Displ_WChar+0x6e>
		case 2:
			mask=0x8000;
 8001f82:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001f86:	61fb      	str	r3, [r7, #28]
			break;
 8001f88:	e001      	b.n	8001f8e <Displ_WChar+0x6e>
		default:
			mask=0x80;
 8001f8a:	2380      	movs	r3, #128	@ 0x80
 8001f8c:	61fb      	str	r3, [r7, #28]
#endif

#ifdef Z_RGB666
//  setting up char image in RGB666 format

	uint8_t Rcol=(color & 0xF800)>>8;
 8001f8e:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 8001f92:	121b      	asrs	r3, r3, #8
 8001f94:	b2db      	uxtb	r3, r3
 8001f96:	f023 0307 	bic.w	r3, r3, #7
 8001f9a:	73fb      	strb	r3, [r7, #15]
	uint8_t Gcol=(color & 0x07E0)>>3;
 8001f9c:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 8001fa0:	10db      	asrs	r3, r3, #3
 8001fa2:	b2db      	uxtb	r3, r3
 8001fa4:	f023 0303 	bic.w	r3, r3, #3
 8001fa8:	73bb      	strb	r3, [r7, #14]
	uint8_t Bcol=(color & 0x001F)<<3;
 8001faa:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 8001fae:	b2db      	uxtb	r3, r3
 8001fb0:	00db      	lsls	r3, r3, #3
 8001fb2:	737b      	strb	r3, [r7, #13]
	uint8_t Rbak=(bgcolor & 0xF800)>>8;
 8001fb4:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 8001fb8:	121b      	asrs	r3, r3, #8
 8001fba:	b2db      	uxtb	r3, r3
 8001fbc:	f023 0307 	bic.w	r3, r3, #7
 8001fc0:	733b      	strb	r3, [r7, #12]
	uint8_t Gbak=(bgcolor & 0x07E0)>>3;
 8001fc2:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 8001fc6:	10db      	asrs	r3, r3, #3
 8001fc8:	b2db      	uxtb	r3, r3
 8001fca:	f023 0303 	bic.w	r3, r3, #3
 8001fce:	72fb      	strb	r3, [r7, #11]
	uint8_t Bbak=(bgcolor & 0x001F)<<3;
 8001fd0:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 8001fd4:	b2db      	uxtb	r3, r3
 8001fd6:	00db      	lsls	r3, r3, #3
 8001fd8:	72bb      	strb	r3, [r7, #10]

	for(i = 0; i < (bytes); i+=font.Size){
 8001fda:	2300      	movs	r3, #0
 8001fdc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001fde:	e0af      	b.n	8002140 <Displ_WChar+0x220>
		b=0;
 8001fe0:	2300      	movs	r3, #0
 8001fe2:	62bb      	str	r3, [r7, #40]	@ 0x28
		switch (font.Size) {
 8001fe4:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 8001fe8:	2b02      	cmp	r3, #2
 8001fea:	d015      	beq.n	8002018 <Displ_WChar+0xf8>
 8001fec:	2b03      	cmp	r3, #3
 8001fee:	d120      	bne.n	8002032 <Displ_WChar+0x112>
			case 3:
				b=pos[i]<<16 | pos[i+1]<<8 | pos[i+2];
 8001ff0:	693a      	ldr	r2, [r7, #16]
 8001ff2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001ff4:	4413      	add	r3, r2
 8001ff6:	781b      	ldrb	r3, [r3, #0]
 8001ff8:	041a      	lsls	r2, r3, #16
 8001ffa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001ffc:	3301      	adds	r3, #1
 8001ffe:	6939      	ldr	r1, [r7, #16]
 8002000:	440b      	add	r3, r1
 8002002:	781b      	ldrb	r3, [r3, #0]
 8002004:	021b      	lsls	r3, r3, #8
 8002006:	4313      	orrs	r3, r2
 8002008:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800200a:	3202      	adds	r2, #2
 800200c:	6939      	ldr	r1, [r7, #16]
 800200e:	440a      	add	r2, r1
 8002010:	7812      	ldrb	r2, [r2, #0]
 8002012:	4313      	orrs	r3, r2
 8002014:	62bb      	str	r3, [r7, #40]	@ 0x28
				break;
 8002016:	e011      	b.n	800203c <Displ_WChar+0x11c>
			case 2:
				b=pos[i]<<8 | pos[i+1];
 8002018:	693a      	ldr	r2, [r7, #16]
 800201a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800201c:	4413      	add	r3, r2
 800201e:	781b      	ldrb	r3, [r3, #0]
 8002020:	021b      	lsls	r3, r3, #8
 8002022:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002024:	3201      	adds	r2, #1
 8002026:	6939      	ldr	r1, [r7, #16]
 8002028:	440a      	add	r2, r1
 800202a:	7812      	ldrb	r2, [r2, #0]
 800202c:	4313      	orrs	r3, r2
 800202e:	62bb      	str	r3, [r7, #40]	@ 0x28
				break;
 8002030:	e004      	b.n	800203c <Displ_WChar+0x11c>
			default:
				b=pos[i];
 8002032:	693a      	ldr	r2, [r7, #16]
 8002034:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002036:	4413      	add	r3, r2
 8002038:	781b      	ldrb	r3, [r3, #0]
 800203a:	62bb      	str	r3, [r7, #40]	@ 0x28
		}

		for(j = 0; j < font.Width; j++) {
 800203c:	2300      	movs	r3, #0
 800203e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002040:	e072      	b.n	8002128 <Displ_WChar+0x208>
			if((b << j) & mask)  {
 8002042:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002044:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002046:	409a      	lsls	r2, r3
 8002048:	69fb      	ldr	r3, [r7, #28]
 800204a:	4013      	ands	r3, r2
 800204c:	2b00      	cmp	r3, #0
 800204e:	d034      	beq.n	80020ba <Displ_WChar+0x19a>
				dispBuffer[bufSize++] = Rcol;
 8002050:	4b53      	ldr	r3, [pc, #332]	@ (80021a0 <Displ_WChar+0x280>)
 8002052:	681a      	ldr	r2, [r3, #0]
 8002054:	6a3b      	ldr	r3, [r7, #32]
 8002056:	1c59      	adds	r1, r3, #1
 8002058:	6239      	str	r1, [r7, #32]
 800205a:	4413      	add	r3, r2
 800205c:	7bfa      	ldrb	r2, [r7, #15]
 800205e:	701a      	strb	r2, [r3, #0]
				dispBuffer[bufSize++] = Gcol;
 8002060:	4b4f      	ldr	r3, [pc, #316]	@ (80021a0 <Displ_WChar+0x280>)
 8002062:	681a      	ldr	r2, [r3, #0]
 8002064:	6a3b      	ldr	r3, [r7, #32]
 8002066:	1c59      	adds	r1, r3, #1
 8002068:	6239      	str	r1, [r7, #32]
 800206a:	4413      	add	r3, r2
 800206c:	7bba      	ldrb	r2, [r7, #14]
 800206e:	701a      	strb	r2, [r3, #0]
				dispBuffer[bufSize++] = Bcol;
 8002070:	4b4b      	ldr	r3, [pc, #300]	@ (80021a0 <Displ_WChar+0x280>)
 8002072:	681a      	ldr	r2, [r3, #0]
 8002074:	6a3b      	ldr	r3, [r7, #32]
 8002076:	1c59      	adds	r1, r3, #1
 8002078:	6239      	str	r1, [r7, #32]
 800207a:	4413      	add	r3, r2
 800207c:	7b7a      	ldrb	r2, [r7, #13]
 800207e:	701a      	strb	r2, [r3, #0]

				if (size==2){
 8002080:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 8002084:	2b02      	cmp	r3, #2
 8002086:	d14c      	bne.n	8002122 <Displ_WChar+0x202>
					dispBuffer[bufSize++] = Rcol;
 8002088:	4b45      	ldr	r3, [pc, #276]	@ (80021a0 <Displ_WChar+0x280>)
 800208a:	681a      	ldr	r2, [r3, #0]
 800208c:	6a3b      	ldr	r3, [r7, #32]
 800208e:	1c59      	adds	r1, r3, #1
 8002090:	6239      	str	r1, [r7, #32]
 8002092:	4413      	add	r3, r2
 8002094:	7bfa      	ldrb	r2, [r7, #15]
 8002096:	701a      	strb	r2, [r3, #0]
					dispBuffer[bufSize++] = Gcol;
 8002098:	4b41      	ldr	r3, [pc, #260]	@ (80021a0 <Displ_WChar+0x280>)
 800209a:	681a      	ldr	r2, [r3, #0]
 800209c:	6a3b      	ldr	r3, [r7, #32]
 800209e:	1c59      	adds	r1, r3, #1
 80020a0:	6239      	str	r1, [r7, #32]
 80020a2:	4413      	add	r3, r2
 80020a4:	7bba      	ldrb	r2, [r7, #14]
 80020a6:	701a      	strb	r2, [r3, #0]
					dispBuffer[bufSize++] = Bcol;
 80020a8:	4b3d      	ldr	r3, [pc, #244]	@ (80021a0 <Displ_WChar+0x280>)
 80020aa:	681a      	ldr	r2, [r3, #0]
 80020ac:	6a3b      	ldr	r3, [r7, #32]
 80020ae:	1c59      	adds	r1, r3, #1
 80020b0:	6239      	str	r1, [r7, #32]
 80020b2:	4413      	add	r3, r2
 80020b4:	7b7a      	ldrb	r2, [r7, #13]
 80020b6:	701a      	strb	r2, [r3, #0]
 80020b8:	e033      	b.n	8002122 <Displ_WChar+0x202>
				}
			} else {
				dispBuffer[bufSize++] = Rbak;
 80020ba:	4b39      	ldr	r3, [pc, #228]	@ (80021a0 <Displ_WChar+0x280>)
 80020bc:	681a      	ldr	r2, [r3, #0]
 80020be:	6a3b      	ldr	r3, [r7, #32]
 80020c0:	1c59      	adds	r1, r3, #1
 80020c2:	6239      	str	r1, [r7, #32]
 80020c4:	4413      	add	r3, r2
 80020c6:	7b3a      	ldrb	r2, [r7, #12]
 80020c8:	701a      	strb	r2, [r3, #0]
				dispBuffer[bufSize++] = Gbak;
 80020ca:	4b35      	ldr	r3, [pc, #212]	@ (80021a0 <Displ_WChar+0x280>)
 80020cc:	681a      	ldr	r2, [r3, #0]
 80020ce:	6a3b      	ldr	r3, [r7, #32]
 80020d0:	1c59      	adds	r1, r3, #1
 80020d2:	6239      	str	r1, [r7, #32]
 80020d4:	4413      	add	r3, r2
 80020d6:	7afa      	ldrb	r2, [r7, #11]
 80020d8:	701a      	strb	r2, [r3, #0]
				dispBuffer[bufSize++] = Bbak;
 80020da:	4b31      	ldr	r3, [pc, #196]	@ (80021a0 <Displ_WChar+0x280>)
 80020dc:	681a      	ldr	r2, [r3, #0]
 80020de:	6a3b      	ldr	r3, [r7, #32]
 80020e0:	1c59      	adds	r1, r3, #1
 80020e2:	6239      	str	r1, [r7, #32]
 80020e4:	4413      	add	r3, r2
 80020e6:	7aba      	ldrb	r2, [r7, #10]
 80020e8:	701a      	strb	r2, [r3, #0]
				if (size==2) {
 80020ea:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 80020ee:	2b02      	cmp	r3, #2
 80020f0:	d117      	bne.n	8002122 <Displ_WChar+0x202>
					dispBuffer[bufSize++] = Rbak;
 80020f2:	4b2b      	ldr	r3, [pc, #172]	@ (80021a0 <Displ_WChar+0x280>)
 80020f4:	681a      	ldr	r2, [r3, #0]
 80020f6:	6a3b      	ldr	r3, [r7, #32]
 80020f8:	1c59      	adds	r1, r3, #1
 80020fa:	6239      	str	r1, [r7, #32]
 80020fc:	4413      	add	r3, r2
 80020fe:	7b3a      	ldrb	r2, [r7, #12]
 8002100:	701a      	strb	r2, [r3, #0]
					dispBuffer[bufSize++] = Gbak;
 8002102:	4b27      	ldr	r3, [pc, #156]	@ (80021a0 <Displ_WChar+0x280>)
 8002104:	681a      	ldr	r2, [r3, #0]
 8002106:	6a3b      	ldr	r3, [r7, #32]
 8002108:	1c59      	adds	r1, r3, #1
 800210a:	6239      	str	r1, [r7, #32]
 800210c:	4413      	add	r3, r2
 800210e:	7afa      	ldrb	r2, [r7, #11]
 8002110:	701a      	strb	r2, [r3, #0]
					dispBuffer[bufSize++] = Bbak;
 8002112:	4b23      	ldr	r3, [pc, #140]	@ (80021a0 <Displ_WChar+0x280>)
 8002114:	681a      	ldr	r2, [r3, #0]
 8002116:	6a3b      	ldr	r3, [r7, #32]
 8002118:	1c59      	adds	r1, r3, #1
 800211a:	6239      	str	r1, [r7, #32]
 800211c:	4413      	add	r3, r2
 800211e:	7aba      	ldrb	r2, [r7, #10]
 8002120:	701a      	strb	r2, [r3, #0]
		for(j = 0; j < font.Width; j++) {
 8002122:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002124:	3301      	adds	r3, #1
 8002126:	627b      	str	r3, [r7, #36]	@ 0x24
 8002128:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 800212c:	461a      	mov	r2, r3
 800212e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002130:	4293      	cmp	r3, r2
 8002132:	d386      	bcc.n	8002042 <Displ_WChar+0x122>
	for(i = 0; i < (bytes); i+=font.Size){
 8002134:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 8002138:	461a      	mov	r2, r3
 800213a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800213c:	4413      	add	r3, r2
 800213e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002140:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002142:	697b      	ldr	r3, [r7, #20]
 8002144:	429a      	cmp	r2, r3
 8002146:	f4ff af4b 	bcc.w	8001fe0 <Displ_WChar+0xc0>
			}
		}
	}
#endif

	Displ_SetAddressWindow(x, y, x+wsize-1, y+font.Height-1);
 800214a:	7efb      	ldrb	r3, [r7, #27]
 800214c:	b29a      	uxth	r2, r3
 800214e:	88fb      	ldrh	r3, [r7, #6]
 8002150:	4413      	add	r3, r2
 8002152:	b29b      	uxth	r3, r3
 8002154:	3b01      	subs	r3, #1
 8002156:	b29c      	uxth	r4, r3
 8002158:	f8b7 204a 	ldrh.w	r2, [r7, #74]	@ 0x4a
 800215c:	88bb      	ldrh	r3, [r7, #4]
 800215e:	4413      	add	r3, r2
 8002160:	b29b      	uxth	r3, r3
 8002162:	3b01      	subs	r3, #1
 8002164:	b29b      	uxth	r3, r3
 8002166:	88b9      	ldrh	r1, [r7, #4]
 8002168:	88f8      	ldrh	r0, [r7, #6]
 800216a:	4622      	mov	r2, r4
 800216c:	f7ff fd30 	bl	8001bd0 <Displ_SetAddressWindow>
	Displ_WriteData(dispBuffer,bufSize,0);
 8002170:	4b0b      	ldr	r3, [pc, #44]	@ (80021a0 <Displ_WChar+0x280>)
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	2200      	movs	r2, #0
 8002176:	6a39      	ldr	r1, [r7, #32]
 8002178:	4618      	mov	r0, r3
 800217a:	f7ff fcd2 	bl	8001b22 <Displ_WriteData>
	dispBuffer = (dispBuffer==dispBuffer1 ? dispBuffer2 : dispBuffer1); // swapping buffer
 800217e:	4b08      	ldr	r3, [pc, #32]	@ (80021a0 <Displ_WChar+0x280>)
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	4a08      	ldr	r2, [pc, #32]	@ (80021a4 <Displ_WChar+0x284>)
 8002184:	4293      	cmp	r3, r2
 8002186:	d101      	bne.n	800218c <Displ_WChar+0x26c>
 8002188:	4b07      	ldr	r3, [pc, #28]	@ (80021a8 <Displ_WChar+0x288>)
 800218a:	e000      	b.n	800218e <Displ_WChar+0x26e>
 800218c:	4b05      	ldr	r3, [pc, #20]	@ (80021a4 <Displ_WChar+0x284>)
 800218e:	4a04      	ldr	r2, [pc, #16]	@ (80021a0 <Displ_WChar+0x280>)
 8002190:	6013      	str	r3, [r2, #0]

}
 8002192:	bf00      	nop
 8002194:	3734      	adds	r7, #52	@ 0x34
 8002196:	46bd      	mov	sp, r7
 8002198:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 800219c:	b002      	add	sp, #8
 800219e:	4770      	bx	lr
 80021a0:	20000014 	.word	0x20000014
 80021a4:	20000328 	.word	0x20000328
 80021a8:	20000b28 	.word	0x20000b28

080021ac <Displ_WString>:
 * 			font	to bu used
 * 			size	1 (normal), 2 (double width)
 * 			color	font color
 * 			bgcolor	background color
 ************************/
void Displ_WString(uint16_t x, uint16_t y, const char* str, sFONT font, uint8_t size, uint16_t color, uint16_t bgcolor) {
 80021ac:	b082      	sub	sp, #8
 80021ae:	b5f0      	push	{r4, r5, r6, r7, lr}
 80021b0:	b08b      	sub	sp, #44	@ 0x2c
 80021b2:	af06      	add	r7, sp, #24
 80021b4:	603a      	str	r2, [r7, #0]
 80021b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80021b8:	4603      	mov	r3, r0
 80021ba:	80fb      	strh	r3, [r7, #6]
 80021bc:	460b      	mov	r3, r1
 80021be:	80bb      	strh	r3, [r7, #4]
	uint16_t delta=font.Width;
 80021c0:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80021c2:	81fb      	strh	r3, [r7, #14]
	if (size>1)
 80021c4:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 80021c8:	2b01      	cmp	r3, #1
 80021ca:	d922      	bls.n	8002212 <Displ_WString+0x66>
		delta<<=1;
 80021cc:	89fb      	ldrh	r3, [r7, #14]
 80021ce:	005b      	lsls	r3, r3, #1
 80021d0:	81fb      	strh	r3, [r7, #14]

    while(*str) {
 80021d2:	e01e      	b.n	8002212 <Displ_WString+0x66>
                str++;
                continue;
            }
        }
 */
        Displ_WChar(x, y, *str, font, size, color, bgcolor);
 80021d4:	683b      	ldr	r3, [r7, #0]
 80021d6:	781a      	ldrb	r2, [r3, #0]
 80021d8:	88bd      	ldrh	r5, [r7, #4]
 80021da:	88fc      	ldrh	r4, [r7, #6]
 80021dc:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80021e0:	9304      	str	r3, [sp, #16]
 80021e2:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80021e4:	9303      	str	r3, [sp, #12]
 80021e6:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 80021ea:	9302      	str	r3, [sp, #8]
 80021ec:	466e      	mov	r6, sp
 80021ee:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80021f2:	e893 0003 	ldmia.w	r3, {r0, r1}
 80021f6:	e886 0003 	stmia.w	r6, {r0, r1}
 80021fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80021fc:	4629      	mov	r1, r5
 80021fe:	4620      	mov	r0, r4
 8002200:	f7ff fe8e 	bl	8001f20 <Displ_WChar>
        x += delta;
 8002204:	88fa      	ldrh	r2, [r7, #6]
 8002206:	89fb      	ldrh	r3, [r7, #14]
 8002208:	4413      	add	r3, r2
 800220a:	80fb      	strh	r3, [r7, #6]
        str++;
 800220c:	683b      	ldr	r3, [r7, #0]
 800220e:	3301      	adds	r3, #1
 8002210:	603b      	str	r3, [r7, #0]
    while(*str) {
 8002212:	683b      	ldr	r3, [r7, #0]
 8002214:	781b      	ldrb	r3, [r3, #0]
 8002216:	2b00      	cmp	r3, #0
 8002218:	d1dc      	bne.n	80021d4 <Displ_WString+0x28>
    }
}
 800221a:	bf00      	nop
 800221c:	bf00      	nop
 800221e:	3714      	adds	r7, #20
 8002220:	46bd      	mov	sp, r7
 8002222:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8002226:	b002      	add	sp, #8
 8002228:	4770      	bx	lr
	...

0800222c <Displ_CString>:
 * 			font	to bu used
 * 			size	1 (normal), 2 (double width)
 * 			color	font color
 * 			bgcolor	background color
 ************************/
void Displ_CString(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, const char* str, sFONT font, uint8_t size, uint16_t color, uint16_t bgcolor) {
 800222c:	b5b0      	push	{r4, r5, r7, lr}
 800222e:	b08a      	sub	sp, #40	@ 0x28
 8002230:	af06      	add	r7, sp, #24
 8002232:	4604      	mov	r4, r0
 8002234:	4608      	mov	r0, r1
 8002236:	4611      	mov	r1, r2
 8002238:	461a      	mov	r2, r3
 800223a:	4623      	mov	r3, r4
 800223c:	80fb      	strh	r3, [r7, #6]
 800223e:	4603      	mov	r3, r0
 8002240:	80bb      	strh	r3, [r7, #4]
 8002242:	460b      	mov	r3, r1
 8002244:	807b      	strh	r3, [r7, #2]
 8002246:	4613      	mov	r3, r2
 8002248:	803b      	strh	r3, [r7, #0]
	uint16_t x,y;
	uint16_t wsize=font.Width;
 800224a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800224c:	817b      	strh	r3, [r7, #10]
	static uint8_t cambia=0;
	if (size>1)
 800224e:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8002252:	2b01      	cmp	r3, #1
 8002254:	d902      	bls.n	800225c <Displ_CString+0x30>
		wsize<<=1;
 8002256:	897b      	ldrh	r3, [r7, #10]
 8002258:	005b      	lsls	r3, r3, #1
 800225a:	817b      	strh	r3, [r7, #10]
	if ((strlen(str)*wsize)>(x1-x0+1))
 800225c:	6a38      	ldr	r0, [r7, #32]
 800225e:	f7fd ff77 	bl	8000150 <strlen>
 8002262:	4602      	mov	r2, r0
 8002264:	897b      	ldrh	r3, [r7, #10]
 8002266:	fb02 f303 	mul.w	r3, r2, r3
 800226a:	8879      	ldrh	r1, [r7, #2]
 800226c:	88fa      	ldrh	r2, [r7, #6]
 800226e:	1a8a      	subs	r2, r1, r2
 8002270:	3201      	adds	r2, #1
 8002272:	4293      	cmp	r3, r2
 8002274:	d902      	bls.n	800227c <Displ_CString+0x50>
		x=x0;
 8002276:	88fb      	ldrh	r3, [r7, #6]
 8002278:	81fb      	strh	r3, [r7, #14]
 800227a:	e00e      	b.n	800229a <Displ_CString+0x6e>
	else
		x=(x1+x0+1-strlen(str)*wsize) >> 1;
 800227c:	887a      	ldrh	r2, [r7, #2]
 800227e:	88fb      	ldrh	r3, [r7, #6]
 8002280:	4413      	add	r3, r2
 8002282:	461c      	mov	r4, r3
 8002284:	6a38      	ldr	r0, [r7, #32]
 8002286:	f7fd ff63 	bl	8000150 <strlen>
 800228a:	4602      	mov	r2, r0
 800228c:	897b      	ldrh	r3, [r7, #10]
 800228e:	fb02 f303 	mul.w	r3, r2, r3
 8002292:	1ae3      	subs	r3, r4, r3
 8002294:	3301      	adds	r3, #1
 8002296:	085b      	lsrs	r3, r3, #1
 8002298:	81fb      	strh	r3, [r7, #14]
	if (font.Height>(y1-y0+1))
 800229a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800229c:	4619      	mov	r1, r3
 800229e:	883a      	ldrh	r2, [r7, #0]
 80022a0:	88bb      	ldrh	r3, [r7, #4]
 80022a2:	1ad3      	subs	r3, r2, r3
 80022a4:	3301      	adds	r3, #1
 80022a6:	4299      	cmp	r1, r3
 80022a8:	dd02      	ble.n	80022b0 <Displ_CString+0x84>
		y=y0;
 80022aa:	88bb      	ldrh	r3, [r7, #4]
 80022ac:	81bb      	strh	r3, [r7, #12]
 80022ae:	e007      	b.n	80022c0 <Displ_CString+0x94>
	else
		y=(y1+y0+1-font.Height) >> 1;
 80022b0:	883a      	ldrh	r2, [r7, #0]
 80022b2:	88bb      	ldrh	r3, [r7, #4]
 80022b4:	4413      	add	r3, r2
 80022b6:	3301      	adds	r3, #1
 80022b8:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 80022ba:	1a9b      	subs	r3, r3, r2
 80022bc:	105b      	asrs	r3, r3, #1
 80022be:	81bb      	strh	r3, [r7, #12]

	if (x>x0){
 80022c0:	89fa      	ldrh	r2, [r7, #14]
 80022c2:	88fb      	ldrh	r3, [r7, #6]
 80022c4:	429a      	cmp	r2, r3
 80022c6:	d912      	bls.n	80022ee <Displ_CString+0xc2>
		Displ_FillArea(x0,y0,x-x0,y1-y0+1,bgcolor);
 80022c8:	89fa      	ldrh	r2, [r7, #14]
 80022ca:	88fb      	ldrh	r3, [r7, #6]
 80022cc:	1ad3      	subs	r3, r2, r3
 80022ce:	b29c      	uxth	r4, r3
 80022d0:	883a      	ldrh	r2, [r7, #0]
 80022d2:	88bb      	ldrh	r3, [r7, #4]
 80022d4:	1ad3      	subs	r3, r2, r3
 80022d6:	b29b      	uxth	r3, r3
 80022d8:	3301      	adds	r3, #1
 80022da:	b29a      	uxth	r2, r3
 80022dc:	88b9      	ldrh	r1, [r7, #4]
 80022de:	88f8      	ldrh	r0, [r7, #6]
 80022e0:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 80022e2:	9300      	str	r3, [sp, #0]
 80022e4:	4613      	mov	r3, r2
 80022e6:	4622      	mov	r2, r4
 80022e8:	f7ff fd2e 	bl	8001d48 <Displ_FillArea>
 80022ec:	e001      	b.n	80022f2 <Displ_CString+0xc6>
	} else
		x=x0; // fixing here mistake could be due to roundings: x lower than x0.
 80022ee:	88fb      	ldrh	r3, [r7, #6]
 80022f0:	81fb      	strh	r3, [r7, #14]
	if (x1>(strlen(str)*wsize+x0))
 80022f2:	887c      	ldrh	r4, [r7, #2]
 80022f4:	6a38      	ldr	r0, [r7, #32]
 80022f6:	f7fd ff2b 	bl	8000150 <strlen>
 80022fa:	4602      	mov	r2, r0
 80022fc:	897b      	ldrh	r3, [r7, #10]
 80022fe:	fb03 f202 	mul.w	r2, r3, r2
 8002302:	88fb      	ldrh	r3, [r7, #6]
 8002304:	4413      	add	r3, r2
 8002306:	429c      	cmp	r4, r3
 8002308:	d91b      	bls.n	8002342 <Displ_CString+0x116>
		Displ_FillArea(x1-x+x0-1,y0,x-x0+1,y1-y0+1,bgcolor);
 800230a:	887a      	ldrh	r2, [r7, #2]
 800230c:	89fb      	ldrh	r3, [r7, #14]
 800230e:	1ad3      	subs	r3, r2, r3
 8002310:	b29a      	uxth	r2, r3
 8002312:	88fb      	ldrh	r3, [r7, #6]
 8002314:	4413      	add	r3, r2
 8002316:	b29b      	uxth	r3, r3
 8002318:	3b01      	subs	r3, #1
 800231a:	b298      	uxth	r0, r3
 800231c:	89fa      	ldrh	r2, [r7, #14]
 800231e:	88fb      	ldrh	r3, [r7, #6]
 8002320:	1ad3      	subs	r3, r2, r3
 8002322:	b29b      	uxth	r3, r3
 8002324:	3301      	adds	r3, #1
 8002326:	b29c      	uxth	r4, r3
 8002328:	883a      	ldrh	r2, [r7, #0]
 800232a:	88bb      	ldrh	r3, [r7, #4]
 800232c:	1ad3      	subs	r3, r2, r3
 800232e:	b29b      	uxth	r3, r3
 8002330:	3301      	adds	r3, #1
 8002332:	b29a      	uxth	r2, r3
 8002334:	88b9      	ldrh	r1, [r7, #4]
 8002336:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8002338:	9300      	str	r3, [sp, #0]
 800233a:	4613      	mov	r3, r2
 800233c:	4622      	mov	r2, r4
 800233e:	f7ff fd03 	bl	8001d48 <Displ_FillArea>

	if (y>y0){
 8002342:	89ba      	ldrh	r2, [r7, #12]
 8002344:	88bb      	ldrh	r3, [r7, #4]
 8002346:	429a      	cmp	r2, r3
 8002348:	d912      	bls.n	8002370 <Displ_CString+0x144>
		Displ_FillArea(x0,y0,x1-x0+1,y-y0,bgcolor);
 800234a:	887a      	ldrh	r2, [r7, #2]
 800234c:	88fb      	ldrh	r3, [r7, #6]
 800234e:	1ad3      	subs	r3, r2, r3
 8002350:	b29b      	uxth	r3, r3
 8002352:	3301      	adds	r3, #1
 8002354:	b29c      	uxth	r4, r3
 8002356:	89ba      	ldrh	r2, [r7, #12]
 8002358:	88bb      	ldrh	r3, [r7, #4]
 800235a:	1ad3      	subs	r3, r2, r3
 800235c:	b29a      	uxth	r2, r3
 800235e:	88b9      	ldrh	r1, [r7, #4]
 8002360:	88f8      	ldrh	r0, [r7, #6]
 8002362:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8002364:	9300      	str	r3, [sp, #0]
 8002366:	4613      	mov	r3, r2
 8002368:	4622      	mov	r2, r4
 800236a:	f7ff fced 	bl	8001d48 <Displ_FillArea>
 800236e:	e001      	b.n	8002374 <Displ_CString+0x148>
	} else
		y=y0; //same comment as above
 8002370:	88bb      	ldrh	r3, [r7, #4]
 8002372:	81bb      	strh	r3, [r7, #12]
	if (y1>=(font.Height+y0))
 8002374:	883a      	ldrh	r2, [r7, #0]
 8002376:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8002378:	4619      	mov	r1, r3
 800237a:	88bb      	ldrh	r3, [r7, #4]
 800237c:	440b      	add	r3, r1
 800237e:	429a      	cmp	r2, r3
 8002380:	db19      	blt.n	80023b6 <Displ_CString+0x18a>
		Displ_FillArea(x0,y1-y+y0,x1-x0+1,y-y0+1,bgcolor);
 8002382:	883a      	ldrh	r2, [r7, #0]
 8002384:	89bb      	ldrh	r3, [r7, #12]
 8002386:	1ad3      	subs	r3, r2, r3
 8002388:	b29a      	uxth	r2, r3
 800238a:	88bb      	ldrh	r3, [r7, #4]
 800238c:	4413      	add	r3, r2
 800238e:	b299      	uxth	r1, r3
 8002390:	887a      	ldrh	r2, [r7, #2]
 8002392:	88fb      	ldrh	r3, [r7, #6]
 8002394:	1ad3      	subs	r3, r2, r3
 8002396:	b29b      	uxth	r3, r3
 8002398:	3301      	adds	r3, #1
 800239a:	b29c      	uxth	r4, r3
 800239c:	89ba      	ldrh	r2, [r7, #12]
 800239e:	88bb      	ldrh	r3, [r7, #4]
 80023a0:	1ad3      	subs	r3, r2, r3
 80023a2:	b29b      	uxth	r3, r3
 80023a4:	3301      	adds	r3, #1
 80023a6:	b29a      	uxth	r2, r3
 80023a8:	88f8      	ldrh	r0, [r7, #6]
 80023aa:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 80023ac:	9300      	str	r3, [sp, #0]
 80023ae:	4613      	mov	r3, r2
 80023b0:	4622      	mov	r2, r4
 80023b2:	f7ff fcc9 	bl	8001d48 <Displ_FillArea>

	cambia = !cambia;
 80023b6:	4b12      	ldr	r3, [pc, #72]	@ (8002400 <Displ_CString+0x1d4>)
 80023b8:	781b      	ldrb	r3, [r3, #0]
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	bf0c      	ite	eq
 80023be:	2301      	moveq	r3, #1
 80023c0:	2300      	movne	r3, #0
 80023c2:	b2db      	uxtb	r3, r3
 80023c4:	461a      	mov	r2, r3
 80023c6:	4b0e      	ldr	r3, [pc, #56]	@ (8002400 <Displ_CString+0x1d4>)
 80023c8:	701a      	strb	r2, [r3, #0]

	Displ_WString(x, y, str, font, size, color, bgcolor);
 80023ca:	89bd      	ldrh	r5, [r7, #12]
 80023cc:	89fc      	ldrh	r4, [r7, #14]
 80023ce:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 80023d0:	9304      	str	r3, [sp, #16]
 80023d2:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 80023d4:	9303      	str	r3, [sp, #12]
 80023d6:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80023da:	9302      	str	r3, [sp, #8]
 80023dc:	466a      	mov	r2, sp
 80023de:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80023e2:	e893 0003 	ldmia.w	r3, {r0, r1}
 80023e6:	e882 0003 	stmia.w	r2, {r0, r1}
 80023ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023ec:	6a3a      	ldr	r2, [r7, #32]
 80023ee:	4629      	mov	r1, r5
 80023f0:	4620      	mov	r0, r4
 80023f2:	f7ff fedb 	bl	80021ac <Displ_WString>

}
 80023f6:	bf00      	nop
 80023f8:	3710      	adds	r7, #16
 80023fa:	46bd      	mov	sp, r7
 80023fc:	bdb0      	pop	{r4, r5, r7, pc}
 80023fe:	bf00      	nop
 8002400:	2000132d 	.word	0x2000132d

08002404 <Displ_BackLight>:
 *				'0'		set the display level to 0 (off)
 *				'I'		'Initialize'  IT MUST BE in dimming mode
 *              'Q'		do nothing, just return current level
 * @return		current backlight level
 **************************************/
uint32_t  Displ_BackLight(uint8_t cmd) {
 8002404:	b580      	push	{r7, lr}
 8002406:	b082      	sub	sp, #8
 8002408:	af00      	add	r7, sp, #0
 800240a:	4603      	mov	r3, r0
 800240c:	71fb      	strb	r3, [r7, #7]

#ifdef DISPLAY_DIMMING_MODE
	static uint16_t memCCR1=0;  			//it stores CCR1 value while in stand-by
#endif

	switch (cmd) {
 800240e:	79fb      	ldrb	r3, [r7, #7]
 8002410:	2b51      	cmp	r3, #81	@ 0x51
 8002412:	d00a      	beq.n	800242a <Displ_BackLight+0x26>
 8002414:	2b51      	cmp	r3, #81	@ 0x51
 8002416:	dc16      	bgt.n	8002446 <Displ_BackLight+0x42>
 8002418:	2b46      	cmp	r3, #70	@ 0x46
 800241a:	d008      	beq.n	800242e <Displ_BackLight+0x2a>
 800241c:	2b46      	cmp	r3, #70	@ 0x46
 800241e:	dc12      	bgt.n	8002446 <Displ_BackLight+0x42>
 8002420:	2b30      	cmp	r3, #48	@ 0x30
 8002422:	d00a      	beq.n	800243a <Displ_BackLight+0x36>
 8002424:	2b31      	cmp	r3, #49	@ 0x31
 8002426:	d002      	beq.n	800242e <Displ_BackLight+0x2a>
	  	HAL_TIM_PWM_Start(&BKLIT_T, BKLIT_CHANNEL);
		BKLIT_TIMER->BKLIT_CCR=BKLIT_INIT_LEVEL;
		break;
#endif
	default:
		break;
 8002428:	e00d      	b.n	8002446 <Displ_BackLight+0x42>
		__NOP();
 800242a:	bf00      	nop
		break;
 800242c:	e00c      	b.n	8002448 <Displ_BackLight+0x44>
		HAL_GPIO_WritePin(DISPL_LED_GPIO_Port, DISPL_LED_Pin, GPIO_PIN_SET);
 800242e:	2201      	movs	r2, #1
 8002430:	2101      	movs	r1, #1
 8002432:	480a      	ldr	r0, [pc, #40]	@ (800245c <Displ_BackLight+0x58>)
 8002434:	f000 ffc1 	bl	80033ba <HAL_GPIO_WritePin>
		break;
 8002438:	e006      	b.n	8002448 <Displ_BackLight+0x44>
		HAL_GPIO_WritePin(DISPL_LED_GPIO_Port, DISPL_LED_Pin, GPIO_PIN_RESET);
 800243a:	2200      	movs	r2, #0
 800243c:	2101      	movs	r1, #1
 800243e:	4807      	ldr	r0, [pc, #28]	@ (800245c <Displ_BackLight+0x58>)
 8002440:	f000 ffbb 	bl	80033ba <HAL_GPIO_WritePin>
		break;
 8002444:	e000      	b.n	8002448 <Displ_BackLight+0x44>
		break;
 8002446:	bf00      	nop
	}
#ifndef DISPLAY_DIMMING_MODE
	return HAL_GPIO_ReadPin(DISPL_LED_GPIO_Port, DISPL_LED_Pin);
 8002448:	2101      	movs	r1, #1
 800244a:	4804      	ldr	r0, [pc, #16]	@ (800245c <Displ_BackLight+0x58>)
 800244c:	f000 ff9e 	bl	800338c <HAL_GPIO_ReadPin>
 8002450:	4603      	mov	r3, r0
#else
	return (BKLIT_TIMER->BKLIT_CCR);
#endif
}
 8002452:	4618      	mov	r0, r3
 8002454:	3708      	adds	r7, #8
 8002456:	46bd      	mov	sp, r7
 8002458:	bd80      	pop	{r7, pc}
 800245a:	bf00      	nop
 800245c:	40011000 	.word	0x40011000

08002460 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002460:	f7ff faac 	bl	80019bc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002464:	480b      	ldr	r0, [pc, #44]	@ (8002494 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8002466:	490c      	ldr	r1, [pc, #48]	@ (8002498 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002468:	4a0c      	ldr	r2, [pc, #48]	@ (800249c <LoopFillZerobss+0x16>)
  movs r3, #0
 800246a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800246c:	e002      	b.n	8002474 <LoopCopyDataInit>

0800246e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800246e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002470:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002472:	3304      	adds	r3, #4

08002474 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002474:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002476:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002478:	d3f9      	bcc.n	800246e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800247a:	4a09      	ldr	r2, [pc, #36]	@ (80024a0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800247c:	4c09      	ldr	r4, [pc, #36]	@ (80024a4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800247e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002480:	e001      	b.n	8002486 <LoopFillZerobss>

08002482 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002482:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002484:	3204      	adds	r2, #4

08002486 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002486:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002488:	d3fb      	bcc.n	8002482 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800248a:	f003 fba1 	bl	8005bd0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800248e:	f7fe fddb 	bl	8001048 <main>
  bx lr
 8002492:	4770      	bx	lr
  ldr r0, =_sdata
 8002494:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002498:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 800249c:	08009b7c 	.word	0x08009b7c
  ldr r2, =_sbss
 80024a0:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 80024a4:	20001480 	.word	0x20001480

080024a8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80024a8:	e7fe      	b.n	80024a8 <ADC1_2_IRQHandler>
	...

080024ac <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80024b0:	4b08      	ldr	r3, [pc, #32]	@ (80024d4 <HAL_Init+0x28>)
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	4a07      	ldr	r2, [pc, #28]	@ (80024d4 <HAL_Init+0x28>)
 80024b6:	f043 0310 	orr.w	r3, r3, #16
 80024ba:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80024bc:	2003      	movs	r0, #3
 80024be:	f000 fd9f 	bl	8003000 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80024c2:	2000      	movs	r0, #0
 80024c4:	f000 f808 	bl	80024d8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80024c8:	f7ff f84a 	bl	8001560 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80024cc:	2300      	movs	r3, #0
}
 80024ce:	4618      	mov	r0, r3
 80024d0:	bd80      	pop	{r7, pc}
 80024d2:	bf00      	nop
 80024d4:	40022000 	.word	0x40022000

080024d8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80024d8:	b580      	push	{r7, lr}
 80024da:	b082      	sub	sp, #8
 80024dc:	af00      	add	r7, sp, #0
 80024de:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80024e0:	4b12      	ldr	r3, [pc, #72]	@ (800252c <HAL_InitTick+0x54>)
 80024e2:	681a      	ldr	r2, [r3, #0]
 80024e4:	4b12      	ldr	r3, [pc, #72]	@ (8002530 <HAL_InitTick+0x58>)
 80024e6:	781b      	ldrb	r3, [r3, #0]
 80024e8:	4619      	mov	r1, r3
 80024ea:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80024ee:	fbb3 f3f1 	udiv	r3, r3, r1
 80024f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80024f6:	4618      	mov	r0, r3
 80024f8:	f000 fdb7 	bl	800306a <HAL_SYSTICK_Config>
 80024fc:	4603      	mov	r3, r0
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d001      	beq.n	8002506 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002502:	2301      	movs	r3, #1
 8002504:	e00e      	b.n	8002524 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	2b0f      	cmp	r3, #15
 800250a:	d80a      	bhi.n	8002522 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800250c:	2200      	movs	r2, #0
 800250e:	6879      	ldr	r1, [r7, #4]
 8002510:	f04f 30ff 	mov.w	r0, #4294967295
 8002514:	f000 fd7f 	bl	8003016 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002518:	4a06      	ldr	r2, [pc, #24]	@ (8002534 <HAL_InitTick+0x5c>)
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800251e:	2300      	movs	r3, #0
 8002520:	e000      	b.n	8002524 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002522:	2301      	movs	r3, #1
}
 8002524:	4618      	mov	r0, r3
 8002526:	3708      	adds	r7, #8
 8002528:	46bd      	mov	sp, r7
 800252a:	bd80      	pop	{r7, pc}
 800252c:	2000000c 	.word	0x2000000c
 8002530:	2000001c 	.word	0x2000001c
 8002534:	20000018 	.word	0x20000018

08002538 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002538:	b480      	push	{r7}
 800253a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800253c:	4b05      	ldr	r3, [pc, #20]	@ (8002554 <HAL_IncTick+0x1c>)
 800253e:	781b      	ldrb	r3, [r3, #0]
 8002540:	461a      	mov	r2, r3
 8002542:	4b05      	ldr	r3, [pc, #20]	@ (8002558 <HAL_IncTick+0x20>)
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	4413      	add	r3, r2
 8002548:	4a03      	ldr	r2, [pc, #12]	@ (8002558 <HAL_IncTick+0x20>)
 800254a:	6013      	str	r3, [r2, #0]
}
 800254c:	bf00      	nop
 800254e:	46bd      	mov	sp, r7
 8002550:	bc80      	pop	{r7}
 8002552:	4770      	bx	lr
 8002554:	2000001c 	.word	0x2000001c
 8002558:	20001330 	.word	0x20001330

0800255c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800255c:	b480      	push	{r7}
 800255e:	af00      	add	r7, sp, #0
  return uwTick;
 8002560:	4b02      	ldr	r3, [pc, #8]	@ (800256c <HAL_GetTick+0x10>)
 8002562:	681b      	ldr	r3, [r3, #0]
}
 8002564:	4618      	mov	r0, r3
 8002566:	46bd      	mov	sp, r7
 8002568:	bc80      	pop	{r7}
 800256a:	4770      	bx	lr
 800256c:	20001330 	.word	0x20001330

08002570 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002570:	b580      	push	{r7, lr}
 8002572:	b084      	sub	sp, #16
 8002574:	af00      	add	r7, sp, #0
 8002576:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002578:	f7ff fff0 	bl	800255c <HAL_GetTick>
 800257c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002588:	d005      	beq.n	8002596 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800258a:	4b0a      	ldr	r3, [pc, #40]	@ (80025b4 <HAL_Delay+0x44>)
 800258c:	781b      	ldrb	r3, [r3, #0]
 800258e:	461a      	mov	r2, r3
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	4413      	add	r3, r2
 8002594:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002596:	bf00      	nop
 8002598:	f7ff ffe0 	bl	800255c <HAL_GetTick>
 800259c:	4602      	mov	r2, r0
 800259e:	68bb      	ldr	r3, [r7, #8]
 80025a0:	1ad3      	subs	r3, r2, r3
 80025a2:	68fa      	ldr	r2, [r7, #12]
 80025a4:	429a      	cmp	r2, r3
 80025a6:	d8f7      	bhi.n	8002598 <HAL_Delay+0x28>
  {
  }
}
 80025a8:	bf00      	nop
 80025aa:	bf00      	nop
 80025ac:	3710      	adds	r7, #16
 80025ae:	46bd      	mov	sp, r7
 80025b0:	bd80      	pop	{r7, pc}
 80025b2:	bf00      	nop
 80025b4:	2000001c 	.word	0x2000001c

080025b8 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b086      	sub	sp, #24
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80025c0:	2300      	movs	r3, #0
 80025c2:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80025c4:	2300      	movs	r3, #0
 80025c6:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80025c8:	2300      	movs	r3, #0
 80025ca:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80025cc:	2300      	movs	r3, #0
 80025ce:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d101      	bne.n	80025da <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80025d6:	2301      	movs	r3, #1
 80025d8:	e0be      	b.n	8002758 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	689b      	ldr	r3, [r3, #8]
 80025de:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d109      	bne.n	80025fc <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	2200      	movs	r2, #0
 80025ec:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	2200      	movs	r2, #0
 80025f2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80025f6:	6878      	ldr	r0, [r7, #4]
 80025f8:	f7fe ffe4 	bl	80015c4 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80025fc:	6878      	ldr	r0, [r7, #4]
 80025fe:	f000 fbf1 	bl	8002de4 <ADC_ConversionStop_Disable>
 8002602:	4603      	mov	r3, r0
 8002604:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800260a:	f003 0310 	and.w	r3, r3, #16
 800260e:	2b00      	cmp	r3, #0
 8002610:	f040 8099 	bne.w	8002746 <HAL_ADC_Init+0x18e>
 8002614:	7dfb      	ldrb	r3, [r7, #23]
 8002616:	2b00      	cmp	r3, #0
 8002618:	f040 8095 	bne.w	8002746 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002620:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002624:	f023 0302 	bic.w	r3, r3, #2
 8002628:	f043 0202 	orr.w	r2, r3, #2
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002638:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	7b1b      	ldrb	r3, [r3, #12]
 800263e:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002640:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002642:	68ba      	ldr	r2, [r7, #8]
 8002644:	4313      	orrs	r3, r2
 8002646:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	689b      	ldr	r3, [r3, #8]
 800264c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002650:	d003      	beq.n	800265a <HAL_ADC_Init+0xa2>
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	689b      	ldr	r3, [r3, #8]
 8002656:	2b01      	cmp	r3, #1
 8002658:	d102      	bne.n	8002660 <HAL_ADC_Init+0xa8>
 800265a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800265e:	e000      	b.n	8002662 <HAL_ADC_Init+0xaa>
 8002660:	2300      	movs	r3, #0
 8002662:	693a      	ldr	r2, [r7, #16]
 8002664:	4313      	orrs	r3, r2
 8002666:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	7d1b      	ldrb	r3, [r3, #20]
 800266c:	2b01      	cmp	r3, #1
 800266e:	d119      	bne.n	80026a4 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	7b1b      	ldrb	r3, [r3, #12]
 8002674:	2b00      	cmp	r3, #0
 8002676:	d109      	bne.n	800268c <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	699b      	ldr	r3, [r3, #24]
 800267c:	3b01      	subs	r3, #1
 800267e:	035a      	lsls	r2, r3, #13
 8002680:	693b      	ldr	r3, [r7, #16]
 8002682:	4313      	orrs	r3, r2
 8002684:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002688:	613b      	str	r3, [r7, #16]
 800268a:	e00b      	b.n	80026a4 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002690:	f043 0220 	orr.w	r2, r3, #32
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800269c:	f043 0201 	orr.w	r2, r3, #1
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	685b      	ldr	r3, [r3, #4]
 80026aa:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	693a      	ldr	r2, [r7, #16]
 80026b4:	430a      	orrs	r2, r1
 80026b6:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	689a      	ldr	r2, [r3, #8]
 80026be:	4b28      	ldr	r3, [pc, #160]	@ (8002760 <HAL_ADC_Init+0x1a8>)
 80026c0:	4013      	ands	r3, r2
 80026c2:	687a      	ldr	r2, [r7, #4]
 80026c4:	6812      	ldr	r2, [r2, #0]
 80026c6:	68b9      	ldr	r1, [r7, #8]
 80026c8:	430b      	orrs	r3, r1
 80026ca:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	689b      	ldr	r3, [r3, #8]
 80026d0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80026d4:	d003      	beq.n	80026de <HAL_ADC_Init+0x126>
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	689b      	ldr	r3, [r3, #8]
 80026da:	2b01      	cmp	r3, #1
 80026dc:	d104      	bne.n	80026e8 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	691b      	ldr	r3, [r3, #16]
 80026e2:	3b01      	subs	r3, #1
 80026e4:	051b      	lsls	r3, r3, #20
 80026e6:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026ee:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	68fa      	ldr	r2, [r7, #12]
 80026f8:	430a      	orrs	r2, r1
 80026fa:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	689a      	ldr	r2, [r3, #8]
 8002702:	4b18      	ldr	r3, [pc, #96]	@ (8002764 <HAL_ADC_Init+0x1ac>)
 8002704:	4013      	ands	r3, r2
 8002706:	68ba      	ldr	r2, [r7, #8]
 8002708:	429a      	cmp	r2, r3
 800270a:	d10b      	bne.n	8002724 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	2200      	movs	r2, #0
 8002710:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002716:	f023 0303 	bic.w	r3, r3, #3
 800271a:	f043 0201 	orr.w	r2, r3, #1
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002722:	e018      	b.n	8002756 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002728:	f023 0312 	bic.w	r3, r3, #18
 800272c:	f043 0210 	orr.w	r2, r3, #16
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002738:	f043 0201 	orr.w	r2, r3, #1
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002740:	2301      	movs	r3, #1
 8002742:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002744:	e007      	b.n	8002756 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800274a:	f043 0210 	orr.w	r2, r3, #16
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8002752:	2301      	movs	r3, #1
 8002754:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002756:	7dfb      	ldrb	r3, [r7, #23]
}
 8002758:	4618      	mov	r0, r3
 800275a:	3718      	adds	r7, #24
 800275c:	46bd      	mov	sp, r7
 800275e:	bd80      	pop	{r7, pc}
 8002760:	ffe1f7fd 	.word	0xffe1f7fd
 8002764:	ff1f0efe 	.word	0xff1f0efe

08002768 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002768:	b580      	push	{r7, lr}
 800276a:	b084      	sub	sp, #16
 800276c:	af00      	add	r7, sp, #0
 800276e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002770:	2300      	movs	r3, #0
 8002772:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800277a:	2b01      	cmp	r3, #1
 800277c:	d101      	bne.n	8002782 <HAL_ADC_Start+0x1a>
 800277e:	2302      	movs	r3, #2
 8002780:	e098      	b.n	80028b4 <HAL_ADC_Start+0x14c>
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	2201      	movs	r2, #1
 8002786:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 800278a:	6878      	ldr	r0, [r7, #4]
 800278c:	f000 fad0 	bl	8002d30 <ADC_Enable>
 8002790:	4603      	mov	r3, r0
 8002792:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8002794:	7bfb      	ldrb	r3, [r7, #15]
 8002796:	2b00      	cmp	r3, #0
 8002798:	f040 8087 	bne.w	80028aa <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027a0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80027a4:	f023 0301 	bic.w	r3, r3, #1
 80027a8:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	4a41      	ldr	r2, [pc, #260]	@ (80028bc <HAL_ADC_Start+0x154>)
 80027b6:	4293      	cmp	r3, r2
 80027b8:	d105      	bne.n	80027c6 <HAL_ADC_Start+0x5e>
 80027ba:	4b41      	ldr	r3, [pc, #260]	@ (80028c0 <HAL_ADC_Start+0x158>)
 80027bc:	685b      	ldr	r3, [r3, #4]
 80027be:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d115      	bne.n	80027f2 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027ca:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	685b      	ldr	r3, [r3, #4]
 80027d8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d026      	beq.n	800282e <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027e4:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80027e8:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80027f0:	e01d      	b.n	800282e <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027f6:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	4a2f      	ldr	r2, [pc, #188]	@ (80028c0 <HAL_ADC_Start+0x158>)
 8002804:	4293      	cmp	r3, r2
 8002806:	d004      	beq.n	8002812 <HAL_ADC_Start+0xaa>
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	4a2b      	ldr	r2, [pc, #172]	@ (80028bc <HAL_ADC_Start+0x154>)
 800280e:	4293      	cmp	r3, r2
 8002810:	d10d      	bne.n	800282e <HAL_ADC_Start+0xc6>
 8002812:	4b2b      	ldr	r3, [pc, #172]	@ (80028c0 <HAL_ADC_Start+0x158>)
 8002814:	685b      	ldr	r3, [r3, #4]
 8002816:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800281a:	2b00      	cmp	r3, #0
 800281c:	d007      	beq.n	800282e <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002822:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002826:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002832:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002836:	2b00      	cmp	r3, #0
 8002838:	d006      	beq.n	8002848 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800283e:	f023 0206 	bic.w	r2, r3, #6
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002846:	e002      	b.n	800284e <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	2200      	movs	r2, #0
 800284c:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	2200      	movs	r2, #0
 8002852:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	f06f 0202 	mvn.w	r2, #2
 800285e:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	689b      	ldr	r3, [r3, #8]
 8002866:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 800286a:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 800286e:	d113      	bne.n	8002898 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002874:	4a11      	ldr	r2, [pc, #68]	@ (80028bc <HAL_ADC_Start+0x154>)
 8002876:	4293      	cmp	r3, r2
 8002878:	d105      	bne.n	8002886 <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 800287a:	4b11      	ldr	r3, [pc, #68]	@ (80028c0 <HAL_ADC_Start+0x158>)
 800287c:	685b      	ldr	r3, [r3, #4]
 800287e:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002882:	2b00      	cmp	r3, #0
 8002884:	d108      	bne.n	8002898 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	689a      	ldr	r2, [r3, #8]
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8002894:	609a      	str	r2, [r3, #8]
 8002896:	e00c      	b.n	80028b2 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	689a      	ldr	r2, [r3, #8]
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 80028a6:	609a      	str	r2, [r3, #8]
 80028a8:	e003      	b.n	80028b2 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	2200      	movs	r2, #0
 80028ae:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 80028b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80028b4:	4618      	mov	r0, r3
 80028b6:	3710      	adds	r7, #16
 80028b8:	46bd      	mov	sp, r7
 80028ba:	bd80      	pop	{r7, pc}
 80028bc:	40012800 	.word	0x40012800
 80028c0:	40012400 	.word	0x40012400

080028c4 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 80028c4:	b580      	push	{r7, lr}
 80028c6:	b084      	sub	sp, #16
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80028cc:	2300      	movs	r3, #0
 80028ce:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80028d6:	2b01      	cmp	r3, #1
 80028d8:	d101      	bne.n	80028de <HAL_ADC_Stop+0x1a>
 80028da:	2302      	movs	r3, #2
 80028dc:	e01a      	b.n	8002914 <HAL_ADC_Stop+0x50>
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	2201      	movs	r2, #1
 80028e2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80028e6:	6878      	ldr	r0, [r7, #4]
 80028e8:	f000 fa7c 	bl	8002de4 <ADC_ConversionStop_Disable>
 80028ec:	4603      	mov	r3, r0
 80028ee:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80028f0:	7bfb      	ldrb	r3, [r7, #15]
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d109      	bne.n	800290a <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028fa:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80028fe:	f023 0301 	bic.w	r3, r3, #1
 8002902:	f043 0201 	orr.w	r2, r3, #1
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	2200      	movs	r2, #0
 800290e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002912:	7bfb      	ldrb	r3, [r7, #15]
}
 8002914:	4618      	mov	r0, r3
 8002916:	3710      	adds	r7, #16
 8002918:	46bd      	mov	sp, r7
 800291a:	bd80      	pop	{r7, pc}

0800291c <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 800291c:	b590      	push	{r4, r7, lr}
 800291e:	b087      	sub	sp, #28
 8002920:	af00      	add	r7, sp, #0
 8002922:	6078      	str	r0, [r7, #4]
 8002924:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002926:	2300      	movs	r3, #0
 8002928:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 800292a:	2300      	movs	r3, #0
 800292c:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 800292e:	2300      	movs	r3, #0
 8002930:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8002932:	f7ff fe13 	bl	800255c <HAL_GetTick>
 8002936:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	689b      	ldr	r3, [r3, #8]
 800293e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002942:	2b00      	cmp	r3, #0
 8002944:	d00b      	beq.n	800295e <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800294a:	f043 0220 	orr.w	r2, r3, #32
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	2200      	movs	r2, #0
 8002956:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    return HAL_ERROR;
 800295a:	2301      	movs	r3, #1
 800295c:	e0d3      	b.n	8002b06 <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	685b      	ldr	r3, [r3, #4]
 8002964:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002968:	2b00      	cmp	r3, #0
 800296a:	d131      	bne.n	80029d0 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002972:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8002976:	2b00      	cmp	r3, #0
 8002978:	d12a      	bne.n	80029d0 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 800297a:	e021      	b.n	80029c0 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 800297c:	683b      	ldr	r3, [r7, #0]
 800297e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002982:	d01d      	beq.n	80029c0 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8002984:	683b      	ldr	r3, [r7, #0]
 8002986:	2b00      	cmp	r3, #0
 8002988:	d007      	beq.n	800299a <HAL_ADC_PollForConversion+0x7e>
 800298a:	f7ff fde7 	bl	800255c <HAL_GetTick>
 800298e:	4602      	mov	r2, r0
 8002990:	697b      	ldr	r3, [r7, #20]
 8002992:	1ad3      	subs	r3, r2, r3
 8002994:	683a      	ldr	r2, [r7, #0]
 8002996:	429a      	cmp	r2, r3
 8002998:	d212      	bcs.n	80029c0 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	f003 0302 	and.w	r3, r3, #2
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d10b      	bne.n	80029c0 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029ac:	f043 0204 	orr.w	r2, r3, #4
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	629a      	str	r2, [r3, #40]	@ 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	2200      	movs	r2, #0
 80029b8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
            
            return HAL_TIMEOUT;
 80029bc:	2303      	movs	r3, #3
 80029be:	e0a2      	b.n	8002b06 <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f003 0302 	and.w	r3, r3, #2
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d0d6      	beq.n	800297c <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80029ce:	e070      	b.n	8002ab2 <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 80029d0:	4b4f      	ldr	r3, [pc, #316]	@ (8002b10 <HAL_ADC_PollForConversion+0x1f4>)
 80029d2:	681c      	ldr	r4, [r3, #0]
 80029d4:	2002      	movs	r0, #2
 80029d6:	f001 f9f1 	bl	8003dbc <HAL_RCCEx_GetPeriphCLKFreq>
 80029da:	4603      	mov	r3, r0
 80029dc:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	6919      	ldr	r1, [r3, #16]
 80029e6:	4b4b      	ldr	r3, [pc, #300]	@ (8002b14 <HAL_ADC_PollForConversion+0x1f8>)
 80029e8:	400b      	ands	r3, r1
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d118      	bne.n	8002a20 <HAL_ADC_PollForConversion+0x104>
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	68d9      	ldr	r1, [r3, #12]
 80029f4:	4b48      	ldr	r3, [pc, #288]	@ (8002b18 <HAL_ADC_PollForConversion+0x1fc>)
 80029f6:	400b      	ands	r3, r1
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d111      	bne.n	8002a20 <HAL_ADC_PollForConversion+0x104>
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	6919      	ldr	r1, [r3, #16]
 8002a02:	4b46      	ldr	r3, [pc, #280]	@ (8002b1c <HAL_ADC_PollForConversion+0x200>)
 8002a04:	400b      	ands	r3, r1
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d108      	bne.n	8002a1c <HAL_ADC_PollForConversion+0x100>
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	68d9      	ldr	r1, [r3, #12]
 8002a10:	4b43      	ldr	r3, [pc, #268]	@ (8002b20 <HAL_ADC_PollForConversion+0x204>)
 8002a12:	400b      	ands	r3, r1
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d101      	bne.n	8002a1c <HAL_ADC_PollForConversion+0x100>
 8002a18:	2314      	movs	r3, #20
 8002a1a:	e020      	b.n	8002a5e <HAL_ADC_PollForConversion+0x142>
 8002a1c:	2329      	movs	r3, #41	@ 0x29
 8002a1e:	e01e      	b.n	8002a5e <HAL_ADC_PollForConversion+0x142>
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	6919      	ldr	r1, [r3, #16]
 8002a26:	4b3d      	ldr	r3, [pc, #244]	@ (8002b1c <HAL_ADC_PollForConversion+0x200>)
 8002a28:	400b      	ands	r3, r1
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d106      	bne.n	8002a3c <HAL_ADC_PollForConversion+0x120>
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	68d9      	ldr	r1, [r3, #12]
 8002a34:	4b3a      	ldr	r3, [pc, #232]	@ (8002b20 <HAL_ADC_PollForConversion+0x204>)
 8002a36:	400b      	ands	r3, r1
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d00d      	beq.n	8002a58 <HAL_ADC_PollForConversion+0x13c>
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	6919      	ldr	r1, [r3, #16]
 8002a42:	4b38      	ldr	r3, [pc, #224]	@ (8002b24 <HAL_ADC_PollForConversion+0x208>)
 8002a44:	400b      	ands	r3, r1
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d108      	bne.n	8002a5c <HAL_ADC_PollForConversion+0x140>
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	68d9      	ldr	r1, [r3, #12]
 8002a50:	4b34      	ldr	r3, [pc, #208]	@ (8002b24 <HAL_ADC_PollForConversion+0x208>)
 8002a52:	400b      	ands	r3, r1
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d101      	bne.n	8002a5c <HAL_ADC_PollForConversion+0x140>
 8002a58:	2354      	movs	r3, #84	@ 0x54
 8002a5a:	e000      	b.n	8002a5e <HAL_ADC_PollForConversion+0x142>
 8002a5c:	23fc      	movs	r3, #252	@ 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8002a5e:	fb02 f303 	mul.w	r3, r2, r3
 8002a62:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002a64:	e021      	b.n	8002aaa <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8002a66:	683b      	ldr	r3, [r7, #0]
 8002a68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a6c:	d01a      	beq.n	8002aa4 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8002a6e:	683b      	ldr	r3, [r7, #0]
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d007      	beq.n	8002a84 <HAL_ADC_PollForConversion+0x168>
 8002a74:	f7ff fd72 	bl	800255c <HAL_GetTick>
 8002a78:	4602      	mov	r2, r0
 8002a7a:	697b      	ldr	r3, [r7, #20]
 8002a7c:	1ad3      	subs	r3, r2, r3
 8002a7e:	683a      	ldr	r2, [r7, #0]
 8002a80:	429a      	cmp	r2, r3
 8002a82:	d20f      	bcs.n	8002aa4 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	693a      	ldr	r2, [r7, #16]
 8002a88:	429a      	cmp	r2, r3
 8002a8a:	d90b      	bls.n	8002aa4 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a90:	f043 0204 	orr.w	r2, r3, #4
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	629a      	str	r2, [r3, #40]	@ 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	2200      	movs	r2, #0
 8002a9c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

            return HAL_TIMEOUT;
 8002aa0:	2303      	movs	r3, #3
 8002aa2:	e030      	b.n	8002b06 <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	3301      	adds	r3, #1
 8002aa8:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	693a      	ldr	r2, [r7, #16]
 8002aae:	429a      	cmp	r2, r3
 8002ab0:	d8d9      	bhi.n	8002a66 <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	f06f 0212 	mvn.w	r2, #18
 8002aba:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ac0:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	629a      	str	r2, [r3, #40]	@ 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	689b      	ldr	r3, [r3, #8]
 8002ace:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8002ad2:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8002ad6:	d115      	bne.n	8002b04 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d111      	bne.n	8002b04 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ae4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	629a      	str	r2, [r3, #40]	@ 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002af0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d105      	bne.n	8002b04 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002afc:	f043 0201 	orr.w	r2, r3, #1
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	629a      	str	r2, [r3, #40]	@ 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002b04:	2300      	movs	r3, #0
}
 8002b06:	4618      	mov	r0, r3
 8002b08:	371c      	adds	r7, #28
 8002b0a:	46bd      	mov	sp, r7
 8002b0c:	bd90      	pop	{r4, r7, pc}
 8002b0e:	bf00      	nop
 8002b10:	2000000c 	.word	0x2000000c
 8002b14:	24924924 	.word	0x24924924
 8002b18:	00924924 	.word	0x00924924
 8002b1c:	12492492 	.word	0x12492492
 8002b20:	00492492 	.word	0x00492492
 8002b24:	00249249 	.word	0x00249249

08002b28 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8002b28:	b480      	push	{r7}
 8002b2a:	b083      	sub	sp, #12
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8002b36:	4618      	mov	r0, r3
 8002b38:	370c      	adds	r7, #12
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	bc80      	pop	{r7}
 8002b3e:	4770      	bx	lr

08002b40 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002b40:	b480      	push	{r7}
 8002b42:	b085      	sub	sp, #20
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	6078      	str	r0, [r7, #4]
 8002b48:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002b4a:	2300      	movs	r3, #0
 8002b4c:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8002b4e:	2300      	movs	r3, #0
 8002b50:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002b58:	2b01      	cmp	r3, #1
 8002b5a:	d101      	bne.n	8002b60 <HAL_ADC_ConfigChannel+0x20>
 8002b5c:	2302      	movs	r3, #2
 8002b5e:	e0dc      	b.n	8002d1a <HAL_ADC_ConfigChannel+0x1da>
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	2201      	movs	r2, #1
 8002b64:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002b68:	683b      	ldr	r3, [r7, #0]
 8002b6a:	685b      	ldr	r3, [r3, #4]
 8002b6c:	2b06      	cmp	r3, #6
 8002b6e:	d81c      	bhi.n	8002baa <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002b76:	683b      	ldr	r3, [r7, #0]
 8002b78:	685a      	ldr	r2, [r3, #4]
 8002b7a:	4613      	mov	r3, r2
 8002b7c:	009b      	lsls	r3, r3, #2
 8002b7e:	4413      	add	r3, r2
 8002b80:	3b05      	subs	r3, #5
 8002b82:	221f      	movs	r2, #31
 8002b84:	fa02 f303 	lsl.w	r3, r2, r3
 8002b88:	43db      	mvns	r3, r3
 8002b8a:	4019      	ands	r1, r3
 8002b8c:	683b      	ldr	r3, [r7, #0]
 8002b8e:	6818      	ldr	r0, [r3, #0]
 8002b90:	683b      	ldr	r3, [r7, #0]
 8002b92:	685a      	ldr	r2, [r3, #4]
 8002b94:	4613      	mov	r3, r2
 8002b96:	009b      	lsls	r3, r3, #2
 8002b98:	4413      	add	r3, r2
 8002b9a:	3b05      	subs	r3, #5
 8002b9c:	fa00 f203 	lsl.w	r2, r0, r3
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	430a      	orrs	r2, r1
 8002ba6:	635a      	str	r2, [r3, #52]	@ 0x34
 8002ba8:	e03c      	b.n	8002c24 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002baa:	683b      	ldr	r3, [r7, #0]
 8002bac:	685b      	ldr	r3, [r3, #4]
 8002bae:	2b0c      	cmp	r3, #12
 8002bb0:	d81c      	bhi.n	8002bec <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002bb8:	683b      	ldr	r3, [r7, #0]
 8002bba:	685a      	ldr	r2, [r3, #4]
 8002bbc:	4613      	mov	r3, r2
 8002bbe:	009b      	lsls	r3, r3, #2
 8002bc0:	4413      	add	r3, r2
 8002bc2:	3b23      	subs	r3, #35	@ 0x23
 8002bc4:	221f      	movs	r2, #31
 8002bc6:	fa02 f303 	lsl.w	r3, r2, r3
 8002bca:	43db      	mvns	r3, r3
 8002bcc:	4019      	ands	r1, r3
 8002bce:	683b      	ldr	r3, [r7, #0]
 8002bd0:	6818      	ldr	r0, [r3, #0]
 8002bd2:	683b      	ldr	r3, [r7, #0]
 8002bd4:	685a      	ldr	r2, [r3, #4]
 8002bd6:	4613      	mov	r3, r2
 8002bd8:	009b      	lsls	r3, r3, #2
 8002bda:	4413      	add	r3, r2
 8002bdc:	3b23      	subs	r3, #35	@ 0x23
 8002bde:	fa00 f203 	lsl.w	r2, r0, r3
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	430a      	orrs	r2, r1
 8002be8:	631a      	str	r2, [r3, #48]	@ 0x30
 8002bea:	e01b      	b.n	8002c24 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002bf2:	683b      	ldr	r3, [r7, #0]
 8002bf4:	685a      	ldr	r2, [r3, #4]
 8002bf6:	4613      	mov	r3, r2
 8002bf8:	009b      	lsls	r3, r3, #2
 8002bfa:	4413      	add	r3, r2
 8002bfc:	3b41      	subs	r3, #65	@ 0x41
 8002bfe:	221f      	movs	r2, #31
 8002c00:	fa02 f303 	lsl.w	r3, r2, r3
 8002c04:	43db      	mvns	r3, r3
 8002c06:	4019      	ands	r1, r3
 8002c08:	683b      	ldr	r3, [r7, #0]
 8002c0a:	6818      	ldr	r0, [r3, #0]
 8002c0c:	683b      	ldr	r3, [r7, #0]
 8002c0e:	685a      	ldr	r2, [r3, #4]
 8002c10:	4613      	mov	r3, r2
 8002c12:	009b      	lsls	r3, r3, #2
 8002c14:	4413      	add	r3, r2
 8002c16:	3b41      	subs	r3, #65	@ 0x41
 8002c18:	fa00 f203 	lsl.w	r2, r0, r3
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	430a      	orrs	r2, r1
 8002c22:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002c24:	683b      	ldr	r3, [r7, #0]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	2b09      	cmp	r3, #9
 8002c2a:	d91c      	bls.n	8002c66 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	68d9      	ldr	r1, [r3, #12]
 8002c32:	683b      	ldr	r3, [r7, #0]
 8002c34:	681a      	ldr	r2, [r3, #0]
 8002c36:	4613      	mov	r3, r2
 8002c38:	005b      	lsls	r3, r3, #1
 8002c3a:	4413      	add	r3, r2
 8002c3c:	3b1e      	subs	r3, #30
 8002c3e:	2207      	movs	r2, #7
 8002c40:	fa02 f303 	lsl.w	r3, r2, r3
 8002c44:	43db      	mvns	r3, r3
 8002c46:	4019      	ands	r1, r3
 8002c48:	683b      	ldr	r3, [r7, #0]
 8002c4a:	6898      	ldr	r0, [r3, #8]
 8002c4c:	683b      	ldr	r3, [r7, #0]
 8002c4e:	681a      	ldr	r2, [r3, #0]
 8002c50:	4613      	mov	r3, r2
 8002c52:	005b      	lsls	r3, r3, #1
 8002c54:	4413      	add	r3, r2
 8002c56:	3b1e      	subs	r3, #30
 8002c58:	fa00 f203 	lsl.w	r2, r0, r3
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	430a      	orrs	r2, r1
 8002c62:	60da      	str	r2, [r3, #12]
 8002c64:	e019      	b.n	8002c9a <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	6919      	ldr	r1, [r3, #16]
 8002c6c:	683b      	ldr	r3, [r7, #0]
 8002c6e:	681a      	ldr	r2, [r3, #0]
 8002c70:	4613      	mov	r3, r2
 8002c72:	005b      	lsls	r3, r3, #1
 8002c74:	4413      	add	r3, r2
 8002c76:	2207      	movs	r2, #7
 8002c78:	fa02 f303 	lsl.w	r3, r2, r3
 8002c7c:	43db      	mvns	r3, r3
 8002c7e:	4019      	ands	r1, r3
 8002c80:	683b      	ldr	r3, [r7, #0]
 8002c82:	6898      	ldr	r0, [r3, #8]
 8002c84:	683b      	ldr	r3, [r7, #0]
 8002c86:	681a      	ldr	r2, [r3, #0]
 8002c88:	4613      	mov	r3, r2
 8002c8a:	005b      	lsls	r3, r3, #1
 8002c8c:	4413      	add	r3, r2
 8002c8e:	fa00 f203 	lsl.w	r2, r0, r3
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	430a      	orrs	r2, r1
 8002c98:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002c9a:	683b      	ldr	r3, [r7, #0]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	2b10      	cmp	r3, #16
 8002ca0:	d003      	beq.n	8002caa <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002ca2:	683b      	ldr	r3, [r7, #0]
 8002ca4:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002ca6:	2b11      	cmp	r3, #17
 8002ca8:	d132      	bne.n	8002d10 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	4a1d      	ldr	r2, [pc, #116]	@ (8002d24 <HAL_ADC_ConfigChannel+0x1e4>)
 8002cb0:	4293      	cmp	r3, r2
 8002cb2:	d125      	bne.n	8002d00 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	689b      	ldr	r3, [r3, #8]
 8002cba:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d126      	bne.n	8002d10 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	689a      	ldr	r2, [r3, #8]
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8002cd0:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002cd2:	683b      	ldr	r3, [r7, #0]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	2b10      	cmp	r3, #16
 8002cd8:	d11a      	bne.n	8002d10 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002cda:	4b13      	ldr	r3, [pc, #76]	@ (8002d28 <HAL_ADC_ConfigChannel+0x1e8>)
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	4a13      	ldr	r2, [pc, #76]	@ (8002d2c <HAL_ADC_ConfigChannel+0x1ec>)
 8002ce0:	fba2 2303 	umull	r2, r3, r2, r3
 8002ce4:	0c9a      	lsrs	r2, r3, #18
 8002ce6:	4613      	mov	r3, r2
 8002ce8:	009b      	lsls	r3, r3, #2
 8002cea:	4413      	add	r3, r2
 8002cec:	005b      	lsls	r3, r3, #1
 8002cee:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002cf0:	e002      	b.n	8002cf8 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8002cf2:	68bb      	ldr	r3, [r7, #8]
 8002cf4:	3b01      	subs	r3, #1
 8002cf6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002cf8:	68bb      	ldr	r3, [r7, #8]
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d1f9      	bne.n	8002cf2 <HAL_ADC_ConfigChannel+0x1b2>
 8002cfe:	e007      	b.n	8002d10 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d04:	f043 0220 	orr.w	r2, r3, #32
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002d0c:	2301      	movs	r3, #1
 8002d0e:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	2200      	movs	r2, #0
 8002d14:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002d18:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d1a:	4618      	mov	r0, r3
 8002d1c:	3714      	adds	r7, #20
 8002d1e:	46bd      	mov	sp, r7
 8002d20:	bc80      	pop	{r7}
 8002d22:	4770      	bx	lr
 8002d24:	40012400 	.word	0x40012400
 8002d28:	2000000c 	.word	0x2000000c
 8002d2c:	431bde83 	.word	0x431bde83

08002d30 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002d30:	b580      	push	{r7, lr}
 8002d32:	b084      	sub	sp, #16
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002d38:	2300      	movs	r3, #0
 8002d3a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002d3c:	2300      	movs	r3, #0
 8002d3e:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	689b      	ldr	r3, [r3, #8]
 8002d46:	f003 0301 	and.w	r3, r3, #1
 8002d4a:	2b01      	cmp	r3, #1
 8002d4c:	d040      	beq.n	8002dd0 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	689a      	ldr	r2, [r3, #8]
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	f042 0201 	orr.w	r2, r2, #1
 8002d5c:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002d5e:	4b1f      	ldr	r3, [pc, #124]	@ (8002ddc <ADC_Enable+0xac>)
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	4a1f      	ldr	r2, [pc, #124]	@ (8002de0 <ADC_Enable+0xb0>)
 8002d64:	fba2 2303 	umull	r2, r3, r2, r3
 8002d68:	0c9b      	lsrs	r3, r3, #18
 8002d6a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002d6c:	e002      	b.n	8002d74 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8002d6e:	68bb      	ldr	r3, [r7, #8]
 8002d70:	3b01      	subs	r3, #1
 8002d72:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002d74:	68bb      	ldr	r3, [r7, #8]
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d1f9      	bne.n	8002d6e <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002d7a:	f7ff fbef 	bl	800255c <HAL_GetTick>
 8002d7e:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002d80:	e01f      	b.n	8002dc2 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002d82:	f7ff fbeb 	bl	800255c <HAL_GetTick>
 8002d86:	4602      	mov	r2, r0
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	1ad3      	subs	r3, r2, r3
 8002d8c:	2b02      	cmp	r3, #2
 8002d8e:	d918      	bls.n	8002dc2 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	689b      	ldr	r3, [r3, #8]
 8002d96:	f003 0301 	and.w	r3, r3, #1
 8002d9a:	2b01      	cmp	r3, #1
 8002d9c:	d011      	beq.n	8002dc2 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002da2:	f043 0210 	orr.w	r2, r3, #16
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002dae:	f043 0201 	orr.w	r2, r3, #1
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	2200      	movs	r2, #0
 8002dba:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8002dbe:	2301      	movs	r3, #1
 8002dc0:	e007      	b.n	8002dd2 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	689b      	ldr	r3, [r3, #8]
 8002dc8:	f003 0301 	and.w	r3, r3, #1
 8002dcc:	2b01      	cmp	r3, #1
 8002dce:	d1d8      	bne.n	8002d82 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002dd0:	2300      	movs	r3, #0
}
 8002dd2:	4618      	mov	r0, r3
 8002dd4:	3710      	adds	r7, #16
 8002dd6:	46bd      	mov	sp, r7
 8002dd8:	bd80      	pop	{r7, pc}
 8002dda:	bf00      	nop
 8002ddc:	2000000c 	.word	0x2000000c
 8002de0:	431bde83 	.word	0x431bde83

08002de4 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002de4:	b580      	push	{r7, lr}
 8002de6:	b084      	sub	sp, #16
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002dec:	2300      	movs	r3, #0
 8002dee:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	689b      	ldr	r3, [r3, #8]
 8002df6:	f003 0301 	and.w	r3, r3, #1
 8002dfa:	2b01      	cmp	r3, #1
 8002dfc:	d12e      	bne.n	8002e5c <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	689a      	ldr	r2, [r3, #8]
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	f022 0201 	bic.w	r2, r2, #1
 8002e0c:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002e0e:	f7ff fba5 	bl	800255c <HAL_GetTick>
 8002e12:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002e14:	e01b      	b.n	8002e4e <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002e16:	f7ff fba1 	bl	800255c <HAL_GetTick>
 8002e1a:	4602      	mov	r2, r0
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	1ad3      	subs	r3, r2, r3
 8002e20:	2b02      	cmp	r3, #2
 8002e22:	d914      	bls.n	8002e4e <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	689b      	ldr	r3, [r3, #8]
 8002e2a:	f003 0301 	and.w	r3, r3, #1
 8002e2e:	2b01      	cmp	r3, #1
 8002e30:	d10d      	bne.n	8002e4e <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e36:	f043 0210 	orr.w	r2, r3, #16
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e42:	f043 0201 	orr.w	r2, r3, #1
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8002e4a:	2301      	movs	r3, #1
 8002e4c:	e007      	b.n	8002e5e <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	689b      	ldr	r3, [r3, #8]
 8002e54:	f003 0301 	and.w	r3, r3, #1
 8002e58:	2b01      	cmp	r3, #1
 8002e5a:	d0dc      	beq.n	8002e16 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002e5c:	2300      	movs	r3, #0
}
 8002e5e:	4618      	mov	r0, r3
 8002e60:	3710      	adds	r7, #16
 8002e62:	46bd      	mov	sp, r7
 8002e64:	bd80      	pop	{r7, pc}
	...

08002e68 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e68:	b480      	push	{r7}
 8002e6a:	b085      	sub	sp, #20
 8002e6c:	af00      	add	r7, sp, #0
 8002e6e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	f003 0307 	and.w	r3, r3, #7
 8002e76:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002e78:	4b0c      	ldr	r3, [pc, #48]	@ (8002eac <__NVIC_SetPriorityGrouping+0x44>)
 8002e7a:	68db      	ldr	r3, [r3, #12]
 8002e7c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002e7e:	68ba      	ldr	r2, [r7, #8]
 8002e80:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002e84:	4013      	ands	r3, r2
 8002e86:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002e8c:	68bb      	ldr	r3, [r7, #8]
 8002e8e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002e90:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002e94:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002e98:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002e9a:	4a04      	ldr	r2, [pc, #16]	@ (8002eac <__NVIC_SetPriorityGrouping+0x44>)
 8002e9c:	68bb      	ldr	r3, [r7, #8]
 8002e9e:	60d3      	str	r3, [r2, #12]
}
 8002ea0:	bf00      	nop
 8002ea2:	3714      	adds	r7, #20
 8002ea4:	46bd      	mov	sp, r7
 8002ea6:	bc80      	pop	{r7}
 8002ea8:	4770      	bx	lr
 8002eaa:	bf00      	nop
 8002eac:	e000ed00 	.word	0xe000ed00

08002eb0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002eb0:	b480      	push	{r7}
 8002eb2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002eb4:	4b04      	ldr	r3, [pc, #16]	@ (8002ec8 <__NVIC_GetPriorityGrouping+0x18>)
 8002eb6:	68db      	ldr	r3, [r3, #12]
 8002eb8:	0a1b      	lsrs	r3, r3, #8
 8002eba:	f003 0307 	and.w	r3, r3, #7
}
 8002ebe:	4618      	mov	r0, r3
 8002ec0:	46bd      	mov	sp, r7
 8002ec2:	bc80      	pop	{r7}
 8002ec4:	4770      	bx	lr
 8002ec6:	bf00      	nop
 8002ec8:	e000ed00 	.word	0xe000ed00

08002ecc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ecc:	b480      	push	{r7}
 8002ece:	b083      	sub	sp, #12
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	4603      	mov	r3, r0
 8002ed4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ed6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	db0b      	blt.n	8002ef6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002ede:	79fb      	ldrb	r3, [r7, #7]
 8002ee0:	f003 021f 	and.w	r2, r3, #31
 8002ee4:	4906      	ldr	r1, [pc, #24]	@ (8002f00 <__NVIC_EnableIRQ+0x34>)
 8002ee6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002eea:	095b      	lsrs	r3, r3, #5
 8002eec:	2001      	movs	r0, #1
 8002eee:	fa00 f202 	lsl.w	r2, r0, r2
 8002ef2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002ef6:	bf00      	nop
 8002ef8:	370c      	adds	r7, #12
 8002efa:	46bd      	mov	sp, r7
 8002efc:	bc80      	pop	{r7}
 8002efe:	4770      	bx	lr
 8002f00:	e000e100 	.word	0xe000e100

08002f04 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002f04:	b480      	push	{r7}
 8002f06:	b083      	sub	sp, #12
 8002f08:	af00      	add	r7, sp, #0
 8002f0a:	4603      	mov	r3, r0
 8002f0c:	6039      	str	r1, [r7, #0]
 8002f0e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f10:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	db0a      	blt.n	8002f2e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f18:	683b      	ldr	r3, [r7, #0]
 8002f1a:	b2da      	uxtb	r2, r3
 8002f1c:	490c      	ldr	r1, [pc, #48]	@ (8002f50 <__NVIC_SetPriority+0x4c>)
 8002f1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f22:	0112      	lsls	r2, r2, #4
 8002f24:	b2d2      	uxtb	r2, r2
 8002f26:	440b      	add	r3, r1
 8002f28:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002f2c:	e00a      	b.n	8002f44 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f2e:	683b      	ldr	r3, [r7, #0]
 8002f30:	b2da      	uxtb	r2, r3
 8002f32:	4908      	ldr	r1, [pc, #32]	@ (8002f54 <__NVIC_SetPriority+0x50>)
 8002f34:	79fb      	ldrb	r3, [r7, #7]
 8002f36:	f003 030f 	and.w	r3, r3, #15
 8002f3a:	3b04      	subs	r3, #4
 8002f3c:	0112      	lsls	r2, r2, #4
 8002f3e:	b2d2      	uxtb	r2, r2
 8002f40:	440b      	add	r3, r1
 8002f42:	761a      	strb	r2, [r3, #24]
}
 8002f44:	bf00      	nop
 8002f46:	370c      	adds	r7, #12
 8002f48:	46bd      	mov	sp, r7
 8002f4a:	bc80      	pop	{r7}
 8002f4c:	4770      	bx	lr
 8002f4e:	bf00      	nop
 8002f50:	e000e100 	.word	0xe000e100
 8002f54:	e000ed00 	.word	0xe000ed00

08002f58 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002f58:	b480      	push	{r7}
 8002f5a:	b089      	sub	sp, #36	@ 0x24
 8002f5c:	af00      	add	r7, sp, #0
 8002f5e:	60f8      	str	r0, [r7, #12]
 8002f60:	60b9      	str	r1, [r7, #8]
 8002f62:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	f003 0307 	and.w	r3, r3, #7
 8002f6a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002f6c:	69fb      	ldr	r3, [r7, #28]
 8002f6e:	f1c3 0307 	rsb	r3, r3, #7
 8002f72:	2b04      	cmp	r3, #4
 8002f74:	bf28      	it	cs
 8002f76:	2304      	movcs	r3, #4
 8002f78:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002f7a:	69fb      	ldr	r3, [r7, #28]
 8002f7c:	3304      	adds	r3, #4
 8002f7e:	2b06      	cmp	r3, #6
 8002f80:	d902      	bls.n	8002f88 <NVIC_EncodePriority+0x30>
 8002f82:	69fb      	ldr	r3, [r7, #28]
 8002f84:	3b03      	subs	r3, #3
 8002f86:	e000      	b.n	8002f8a <NVIC_EncodePriority+0x32>
 8002f88:	2300      	movs	r3, #0
 8002f8a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f8c:	f04f 32ff 	mov.w	r2, #4294967295
 8002f90:	69bb      	ldr	r3, [r7, #24]
 8002f92:	fa02 f303 	lsl.w	r3, r2, r3
 8002f96:	43da      	mvns	r2, r3
 8002f98:	68bb      	ldr	r3, [r7, #8]
 8002f9a:	401a      	ands	r2, r3
 8002f9c:	697b      	ldr	r3, [r7, #20]
 8002f9e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002fa0:	f04f 31ff 	mov.w	r1, #4294967295
 8002fa4:	697b      	ldr	r3, [r7, #20]
 8002fa6:	fa01 f303 	lsl.w	r3, r1, r3
 8002faa:	43d9      	mvns	r1, r3
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002fb0:	4313      	orrs	r3, r2
         );
}
 8002fb2:	4618      	mov	r0, r3
 8002fb4:	3724      	adds	r7, #36	@ 0x24
 8002fb6:	46bd      	mov	sp, r7
 8002fb8:	bc80      	pop	{r7}
 8002fba:	4770      	bx	lr

08002fbc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002fbc:	b580      	push	{r7, lr}
 8002fbe:	b082      	sub	sp, #8
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	3b01      	subs	r3, #1
 8002fc8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002fcc:	d301      	bcc.n	8002fd2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002fce:	2301      	movs	r3, #1
 8002fd0:	e00f      	b.n	8002ff2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002fd2:	4a0a      	ldr	r2, [pc, #40]	@ (8002ffc <SysTick_Config+0x40>)
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	3b01      	subs	r3, #1
 8002fd8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002fda:	210f      	movs	r1, #15
 8002fdc:	f04f 30ff 	mov.w	r0, #4294967295
 8002fe0:	f7ff ff90 	bl	8002f04 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002fe4:	4b05      	ldr	r3, [pc, #20]	@ (8002ffc <SysTick_Config+0x40>)
 8002fe6:	2200      	movs	r2, #0
 8002fe8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002fea:	4b04      	ldr	r3, [pc, #16]	@ (8002ffc <SysTick_Config+0x40>)
 8002fec:	2207      	movs	r2, #7
 8002fee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002ff0:	2300      	movs	r3, #0
}
 8002ff2:	4618      	mov	r0, r3
 8002ff4:	3708      	adds	r7, #8
 8002ff6:	46bd      	mov	sp, r7
 8002ff8:	bd80      	pop	{r7, pc}
 8002ffa:	bf00      	nop
 8002ffc:	e000e010 	.word	0xe000e010

08003000 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003000:	b580      	push	{r7, lr}
 8003002:	b082      	sub	sp, #8
 8003004:	af00      	add	r7, sp, #0
 8003006:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003008:	6878      	ldr	r0, [r7, #4]
 800300a:	f7ff ff2d 	bl	8002e68 <__NVIC_SetPriorityGrouping>
}
 800300e:	bf00      	nop
 8003010:	3708      	adds	r7, #8
 8003012:	46bd      	mov	sp, r7
 8003014:	bd80      	pop	{r7, pc}

08003016 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003016:	b580      	push	{r7, lr}
 8003018:	b086      	sub	sp, #24
 800301a:	af00      	add	r7, sp, #0
 800301c:	4603      	mov	r3, r0
 800301e:	60b9      	str	r1, [r7, #8]
 8003020:	607a      	str	r2, [r7, #4]
 8003022:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003024:	2300      	movs	r3, #0
 8003026:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003028:	f7ff ff42 	bl	8002eb0 <__NVIC_GetPriorityGrouping>
 800302c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800302e:	687a      	ldr	r2, [r7, #4]
 8003030:	68b9      	ldr	r1, [r7, #8]
 8003032:	6978      	ldr	r0, [r7, #20]
 8003034:	f7ff ff90 	bl	8002f58 <NVIC_EncodePriority>
 8003038:	4602      	mov	r2, r0
 800303a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800303e:	4611      	mov	r1, r2
 8003040:	4618      	mov	r0, r3
 8003042:	f7ff ff5f 	bl	8002f04 <__NVIC_SetPriority>
}
 8003046:	bf00      	nop
 8003048:	3718      	adds	r7, #24
 800304a:	46bd      	mov	sp, r7
 800304c:	bd80      	pop	{r7, pc}

0800304e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800304e:	b580      	push	{r7, lr}
 8003050:	b082      	sub	sp, #8
 8003052:	af00      	add	r7, sp, #0
 8003054:	4603      	mov	r3, r0
 8003056:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003058:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800305c:	4618      	mov	r0, r3
 800305e:	f7ff ff35 	bl	8002ecc <__NVIC_EnableIRQ>
}
 8003062:	bf00      	nop
 8003064:	3708      	adds	r7, #8
 8003066:	46bd      	mov	sp, r7
 8003068:	bd80      	pop	{r7, pc}

0800306a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800306a:	b580      	push	{r7, lr}
 800306c:	b082      	sub	sp, #8
 800306e:	af00      	add	r7, sp, #0
 8003070:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003072:	6878      	ldr	r0, [r7, #4]
 8003074:	f7ff ffa2 	bl	8002fbc <SysTick_Config>
 8003078:	4603      	mov	r3, r0
}
 800307a:	4618      	mov	r0, r3
 800307c:	3708      	adds	r7, #8
 800307e:	46bd      	mov	sp, r7
 8003080:	bd80      	pop	{r7, pc}
	...

08003084 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003084:	b480      	push	{r7}
 8003086:	b08b      	sub	sp, #44	@ 0x2c
 8003088:	af00      	add	r7, sp, #0
 800308a:	6078      	str	r0, [r7, #4]
 800308c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800308e:	2300      	movs	r3, #0
 8003090:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003092:	2300      	movs	r3, #0
 8003094:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003096:	e169      	b.n	800336c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003098:	2201      	movs	r2, #1
 800309a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800309c:	fa02 f303 	lsl.w	r3, r2, r3
 80030a0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80030a2:	683b      	ldr	r3, [r7, #0]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	69fa      	ldr	r2, [r7, #28]
 80030a8:	4013      	ands	r3, r2
 80030aa:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80030ac:	69ba      	ldr	r2, [r7, #24]
 80030ae:	69fb      	ldr	r3, [r7, #28]
 80030b0:	429a      	cmp	r2, r3
 80030b2:	f040 8158 	bne.w	8003366 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80030b6:	683b      	ldr	r3, [r7, #0]
 80030b8:	685b      	ldr	r3, [r3, #4]
 80030ba:	4a9a      	ldr	r2, [pc, #616]	@ (8003324 <HAL_GPIO_Init+0x2a0>)
 80030bc:	4293      	cmp	r3, r2
 80030be:	d05e      	beq.n	800317e <HAL_GPIO_Init+0xfa>
 80030c0:	4a98      	ldr	r2, [pc, #608]	@ (8003324 <HAL_GPIO_Init+0x2a0>)
 80030c2:	4293      	cmp	r3, r2
 80030c4:	d875      	bhi.n	80031b2 <HAL_GPIO_Init+0x12e>
 80030c6:	4a98      	ldr	r2, [pc, #608]	@ (8003328 <HAL_GPIO_Init+0x2a4>)
 80030c8:	4293      	cmp	r3, r2
 80030ca:	d058      	beq.n	800317e <HAL_GPIO_Init+0xfa>
 80030cc:	4a96      	ldr	r2, [pc, #600]	@ (8003328 <HAL_GPIO_Init+0x2a4>)
 80030ce:	4293      	cmp	r3, r2
 80030d0:	d86f      	bhi.n	80031b2 <HAL_GPIO_Init+0x12e>
 80030d2:	4a96      	ldr	r2, [pc, #600]	@ (800332c <HAL_GPIO_Init+0x2a8>)
 80030d4:	4293      	cmp	r3, r2
 80030d6:	d052      	beq.n	800317e <HAL_GPIO_Init+0xfa>
 80030d8:	4a94      	ldr	r2, [pc, #592]	@ (800332c <HAL_GPIO_Init+0x2a8>)
 80030da:	4293      	cmp	r3, r2
 80030dc:	d869      	bhi.n	80031b2 <HAL_GPIO_Init+0x12e>
 80030de:	4a94      	ldr	r2, [pc, #592]	@ (8003330 <HAL_GPIO_Init+0x2ac>)
 80030e0:	4293      	cmp	r3, r2
 80030e2:	d04c      	beq.n	800317e <HAL_GPIO_Init+0xfa>
 80030e4:	4a92      	ldr	r2, [pc, #584]	@ (8003330 <HAL_GPIO_Init+0x2ac>)
 80030e6:	4293      	cmp	r3, r2
 80030e8:	d863      	bhi.n	80031b2 <HAL_GPIO_Init+0x12e>
 80030ea:	4a92      	ldr	r2, [pc, #584]	@ (8003334 <HAL_GPIO_Init+0x2b0>)
 80030ec:	4293      	cmp	r3, r2
 80030ee:	d046      	beq.n	800317e <HAL_GPIO_Init+0xfa>
 80030f0:	4a90      	ldr	r2, [pc, #576]	@ (8003334 <HAL_GPIO_Init+0x2b0>)
 80030f2:	4293      	cmp	r3, r2
 80030f4:	d85d      	bhi.n	80031b2 <HAL_GPIO_Init+0x12e>
 80030f6:	2b12      	cmp	r3, #18
 80030f8:	d82a      	bhi.n	8003150 <HAL_GPIO_Init+0xcc>
 80030fa:	2b12      	cmp	r3, #18
 80030fc:	d859      	bhi.n	80031b2 <HAL_GPIO_Init+0x12e>
 80030fe:	a201      	add	r2, pc, #4	@ (adr r2, 8003104 <HAL_GPIO_Init+0x80>)
 8003100:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003104:	0800317f 	.word	0x0800317f
 8003108:	08003159 	.word	0x08003159
 800310c:	0800316b 	.word	0x0800316b
 8003110:	080031ad 	.word	0x080031ad
 8003114:	080031b3 	.word	0x080031b3
 8003118:	080031b3 	.word	0x080031b3
 800311c:	080031b3 	.word	0x080031b3
 8003120:	080031b3 	.word	0x080031b3
 8003124:	080031b3 	.word	0x080031b3
 8003128:	080031b3 	.word	0x080031b3
 800312c:	080031b3 	.word	0x080031b3
 8003130:	080031b3 	.word	0x080031b3
 8003134:	080031b3 	.word	0x080031b3
 8003138:	080031b3 	.word	0x080031b3
 800313c:	080031b3 	.word	0x080031b3
 8003140:	080031b3 	.word	0x080031b3
 8003144:	080031b3 	.word	0x080031b3
 8003148:	08003161 	.word	0x08003161
 800314c:	08003175 	.word	0x08003175
 8003150:	4a79      	ldr	r2, [pc, #484]	@ (8003338 <HAL_GPIO_Init+0x2b4>)
 8003152:	4293      	cmp	r3, r2
 8003154:	d013      	beq.n	800317e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003156:	e02c      	b.n	80031b2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003158:	683b      	ldr	r3, [r7, #0]
 800315a:	68db      	ldr	r3, [r3, #12]
 800315c:	623b      	str	r3, [r7, #32]
          break;
 800315e:	e029      	b.n	80031b4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003160:	683b      	ldr	r3, [r7, #0]
 8003162:	68db      	ldr	r3, [r3, #12]
 8003164:	3304      	adds	r3, #4
 8003166:	623b      	str	r3, [r7, #32]
          break;
 8003168:	e024      	b.n	80031b4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800316a:	683b      	ldr	r3, [r7, #0]
 800316c:	68db      	ldr	r3, [r3, #12]
 800316e:	3308      	adds	r3, #8
 8003170:	623b      	str	r3, [r7, #32]
          break;
 8003172:	e01f      	b.n	80031b4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003174:	683b      	ldr	r3, [r7, #0]
 8003176:	68db      	ldr	r3, [r3, #12]
 8003178:	330c      	adds	r3, #12
 800317a:	623b      	str	r3, [r7, #32]
          break;
 800317c:	e01a      	b.n	80031b4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800317e:	683b      	ldr	r3, [r7, #0]
 8003180:	689b      	ldr	r3, [r3, #8]
 8003182:	2b00      	cmp	r3, #0
 8003184:	d102      	bne.n	800318c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003186:	2304      	movs	r3, #4
 8003188:	623b      	str	r3, [r7, #32]
          break;
 800318a:	e013      	b.n	80031b4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800318c:	683b      	ldr	r3, [r7, #0]
 800318e:	689b      	ldr	r3, [r3, #8]
 8003190:	2b01      	cmp	r3, #1
 8003192:	d105      	bne.n	80031a0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003194:	2308      	movs	r3, #8
 8003196:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	69fa      	ldr	r2, [r7, #28]
 800319c:	611a      	str	r2, [r3, #16]
          break;
 800319e:	e009      	b.n	80031b4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80031a0:	2308      	movs	r3, #8
 80031a2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	69fa      	ldr	r2, [r7, #28]
 80031a8:	615a      	str	r2, [r3, #20]
          break;
 80031aa:	e003      	b.n	80031b4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80031ac:	2300      	movs	r3, #0
 80031ae:	623b      	str	r3, [r7, #32]
          break;
 80031b0:	e000      	b.n	80031b4 <HAL_GPIO_Init+0x130>
          break;
 80031b2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80031b4:	69bb      	ldr	r3, [r7, #24]
 80031b6:	2bff      	cmp	r3, #255	@ 0xff
 80031b8:	d801      	bhi.n	80031be <HAL_GPIO_Init+0x13a>
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	e001      	b.n	80031c2 <HAL_GPIO_Init+0x13e>
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	3304      	adds	r3, #4
 80031c2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80031c4:	69bb      	ldr	r3, [r7, #24]
 80031c6:	2bff      	cmp	r3, #255	@ 0xff
 80031c8:	d802      	bhi.n	80031d0 <HAL_GPIO_Init+0x14c>
 80031ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031cc:	009b      	lsls	r3, r3, #2
 80031ce:	e002      	b.n	80031d6 <HAL_GPIO_Init+0x152>
 80031d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031d2:	3b08      	subs	r3, #8
 80031d4:	009b      	lsls	r3, r3, #2
 80031d6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80031d8:	697b      	ldr	r3, [r7, #20]
 80031da:	681a      	ldr	r2, [r3, #0]
 80031dc:	210f      	movs	r1, #15
 80031de:	693b      	ldr	r3, [r7, #16]
 80031e0:	fa01 f303 	lsl.w	r3, r1, r3
 80031e4:	43db      	mvns	r3, r3
 80031e6:	401a      	ands	r2, r3
 80031e8:	6a39      	ldr	r1, [r7, #32]
 80031ea:	693b      	ldr	r3, [r7, #16]
 80031ec:	fa01 f303 	lsl.w	r3, r1, r3
 80031f0:	431a      	orrs	r2, r3
 80031f2:	697b      	ldr	r3, [r7, #20]
 80031f4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80031f6:	683b      	ldr	r3, [r7, #0]
 80031f8:	685b      	ldr	r3, [r3, #4]
 80031fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80031fe:	2b00      	cmp	r3, #0
 8003200:	f000 80b1 	beq.w	8003366 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003204:	4b4d      	ldr	r3, [pc, #308]	@ (800333c <HAL_GPIO_Init+0x2b8>)
 8003206:	699b      	ldr	r3, [r3, #24]
 8003208:	4a4c      	ldr	r2, [pc, #304]	@ (800333c <HAL_GPIO_Init+0x2b8>)
 800320a:	f043 0301 	orr.w	r3, r3, #1
 800320e:	6193      	str	r3, [r2, #24]
 8003210:	4b4a      	ldr	r3, [pc, #296]	@ (800333c <HAL_GPIO_Init+0x2b8>)
 8003212:	699b      	ldr	r3, [r3, #24]
 8003214:	f003 0301 	and.w	r3, r3, #1
 8003218:	60bb      	str	r3, [r7, #8]
 800321a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800321c:	4a48      	ldr	r2, [pc, #288]	@ (8003340 <HAL_GPIO_Init+0x2bc>)
 800321e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003220:	089b      	lsrs	r3, r3, #2
 8003222:	3302      	adds	r3, #2
 8003224:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003228:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800322a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800322c:	f003 0303 	and.w	r3, r3, #3
 8003230:	009b      	lsls	r3, r3, #2
 8003232:	220f      	movs	r2, #15
 8003234:	fa02 f303 	lsl.w	r3, r2, r3
 8003238:	43db      	mvns	r3, r3
 800323a:	68fa      	ldr	r2, [r7, #12]
 800323c:	4013      	ands	r3, r2
 800323e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	4a40      	ldr	r2, [pc, #256]	@ (8003344 <HAL_GPIO_Init+0x2c0>)
 8003244:	4293      	cmp	r3, r2
 8003246:	d013      	beq.n	8003270 <HAL_GPIO_Init+0x1ec>
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	4a3f      	ldr	r2, [pc, #252]	@ (8003348 <HAL_GPIO_Init+0x2c4>)
 800324c:	4293      	cmp	r3, r2
 800324e:	d00d      	beq.n	800326c <HAL_GPIO_Init+0x1e8>
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	4a3e      	ldr	r2, [pc, #248]	@ (800334c <HAL_GPIO_Init+0x2c8>)
 8003254:	4293      	cmp	r3, r2
 8003256:	d007      	beq.n	8003268 <HAL_GPIO_Init+0x1e4>
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	4a3d      	ldr	r2, [pc, #244]	@ (8003350 <HAL_GPIO_Init+0x2cc>)
 800325c:	4293      	cmp	r3, r2
 800325e:	d101      	bne.n	8003264 <HAL_GPIO_Init+0x1e0>
 8003260:	2303      	movs	r3, #3
 8003262:	e006      	b.n	8003272 <HAL_GPIO_Init+0x1ee>
 8003264:	2304      	movs	r3, #4
 8003266:	e004      	b.n	8003272 <HAL_GPIO_Init+0x1ee>
 8003268:	2302      	movs	r3, #2
 800326a:	e002      	b.n	8003272 <HAL_GPIO_Init+0x1ee>
 800326c:	2301      	movs	r3, #1
 800326e:	e000      	b.n	8003272 <HAL_GPIO_Init+0x1ee>
 8003270:	2300      	movs	r3, #0
 8003272:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003274:	f002 0203 	and.w	r2, r2, #3
 8003278:	0092      	lsls	r2, r2, #2
 800327a:	4093      	lsls	r3, r2
 800327c:	68fa      	ldr	r2, [r7, #12]
 800327e:	4313      	orrs	r3, r2
 8003280:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003282:	492f      	ldr	r1, [pc, #188]	@ (8003340 <HAL_GPIO_Init+0x2bc>)
 8003284:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003286:	089b      	lsrs	r3, r3, #2
 8003288:	3302      	adds	r3, #2
 800328a:	68fa      	ldr	r2, [r7, #12]
 800328c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003290:	683b      	ldr	r3, [r7, #0]
 8003292:	685b      	ldr	r3, [r3, #4]
 8003294:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003298:	2b00      	cmp	r3, #0
 800329a:	d006      	beq.n	80032aa <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800329c:	4b2d      	ldr	r3, [pc, #180]	@ (8003354 <HAL_GPIO_Init+0x2d0>)
 800329e:	689a      	ldr	r2, [r3, #8]
 80032a0:	492c      	ldr	r1, [pc, #176]	@ (8003354 <HAL_GPIO_Init+0x2d0>)
 80032a2:	69bb      	ldr	r3, [r7, #24]
 80032a4:	4313      	orrs	r3, r2
 80032a6:	608b      	str	r3, [r1, #8]
 80032a8:	e006      	b.n	80032b8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80032aa:	4b2a      	ldr	r3, [pc, #168]	@ (8003354 <HAL_GPIO_Init+0x2d0>)
 80032ac:	689a      	ldr	r2, [r3, #8]
 80032ae:	69bb      	ldr	r3, [r7, #24]
 80032b0:	43db      	mvns	r3, r3
 80032b2:	4928      	ldr	r1, [pc, #160]	@ (8003354 <HAL_GPIO_Init+0x2d0>)
 80032b4:	4013      	ands	r3, r2
 80032b6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80032b8:	683b      	ldr	r3, [r7, #0]
 80032ba:	685b      	ldr	r3, [r3, #4]
 80032bc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d006      	beq.n	80032d2 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80032c4:	4b23      	ldr	r3, [pc, #140]	@ (8003354 <HAL_GPIO_Init+0x2d0>)
 80032c6:	68da      	ldr	r2, [r3, #12]
 80032c8:	4922      	ldr	r1, [pc, #136]	@ (8003354 <HAL_GPIO_Init+0x2d0>)
 80032ca:	69bb      	ldr	r3, [r7, #24]
 80032cc:	4313      	orrs	r3, r2
 80032ce:	60cb      	str	r3, [r1, #12]
 80032d0:	e006      	b.n	80032e0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80032d2:	4b20      	ldr	r3, [pc, #128]	@ (8003354 <HAL_GPIO_Init+0x2d0>)
 80032d4:	68da      	ldr	r2, [r3, #12]
 80032d6:	69bb      	ldr	r3, [r7, #24]
 80032d8:	43db      	mvns	r3, r3
 80032da:	491e      	ldr	r1, [pc, #120]	@ (8003354 <HAL_GPIO_Init+0x2d0>)
 80032dc:	4013      	ands	r3, r2
 80032de:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80032e0:	683b      	ldr	r3, [r7, #0]
 80032e2:	685b      	ldr	r3, [r3, #4]
 80032e4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d006      	beq.n	80032fa <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80032ec:	4b19      	ldr	r3, [pc, #100]	@ (8003354 <HAL_GPIO_Init+0x2d0>)
 80032ee:	685a      	ldr	r2, [r3, #4]
 80032f0:	4918      	ldr	r1, [pc, #96]	@ (8003354 <HAL_GPIO_Init+0x2d0>)
 80032f2:	69bb      	ldr	r3, [r7, #24]
 80032f4:	4313      	orrs	r3, r2
 80032f6:	604b      	str	r3, [r1, #4]
 80032f8:	e006      	b.n	8003308 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80032fa:	4b16      	ldr	r3, [pc, #88]	@ (8003354 <HAL_GPIO_Init+0x2d0>)
 80032fc:	685a      	ldr	r2, [r3, #4]
 80032fe:	69bb      	ldr	r3, [r7, #24]
 8003300:	43db      	mvns	r3, r3
 8003302:	4914      	ldr	r1, [pc, #80]	@ (8003354 <HAL_GPIO_Init+0x2d0>)
 8003304:	4013      	ands	r3, r2
 8003306:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003308:	683b      	ldr	r3, [r7, #0]
 800330a:	685b      	ldr	r3, [r3, #4]
 800330c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003310:	2b00      	cmp	r3, #0
 8003312:	d021      	beq.n	8003358 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003314:	4b0f      	ldr	r3, [pc, #60]	@ (8003354 <HAL_GPIO_Init+0x2d0>)
 8003316:	681a      	ldr	r2, [r3, #0]
 8003318:	490e      	ldr	r1, [pc, #56]	@ (8003354 <HAL_GPIO_Init+0x2d0>)
 800331a:	69bb      	ldr	r3, [r7, #24]
 800331c:	4313      	orrs	r3, r2
 800331e:	600b      	str	r3, [r1, #0]
 8003320:	e021      	b.n	8003366 <HAL_GPIO_Init+0x2e2>
 8003322:	bf00      	nop
 8003324:	10320000 	.word	0x10320000
 8003328:	10310000 	.word	0x10310000
 800332c:	10220000 	.word	0x10220000
 8003330:	10210000 	.word	0x10210000
 8003334:	10120000 	.word	0x10120000
 8003338:	10110000 	.word	0x10110000
 800333c:	40021000 	.word	0x40021000
 8003340:	40010000 	.word	0x40010000
 8003344:	40010800 	.word	0x40010800
 8003348:	40010c00 	.word	0x40010c00
 800334c:	40011000 	.word	0x40011000
 8003350:	40011400 	.word	0x40011400
 8003354:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003358:	4b0b      	ldr	r3, [pc, #44]	@ (8003388 <HAL_GPIO_Init+0x304>)
 800335a:	681a      	ldr	r2, [r3, #0]
 800335c:	69bb      	ldr	r3, [r7, #24]
 800335e:	43db      	mvns	r3, r3
 8003360:	4909      	ldr	r1, [pc, #36]	@ (8003388 <HAL_GPIO_Init+0x304>)
 8003362:	4013      	ands	r3, r2
 8003364:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8003366:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003368:	3301      	adds	r3, #1
 800336a:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800336c:	683b      	ldr	r3, [r7, #0]
 800336e:	681a      	ldr	r2, [r3, #0]
 8003370:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003372:	fa22 f303 	lsr.w	r3, r2, r3
 8003376:	2b00      	cmp	r3, #0
 8003378:	f47f ae8e 	bne.w	8003098 <HAL_GPIO_Init+0x14>
  }
}
 800337c:	bf00      	nop
 800337e:	bf00      	nop
 8003380:	372c      	adds	r7, #44	@ 0x2c
 8003382:	46bd      	mov	sp, r7
 8003384:	bc80      	pop	{r7}
 8003386:	4770      	bx	lr
 8003388:	40010400 	.word	0x40010400

0800338c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800338c:	b480      	push	{r7}
 800338e:	b085      	sub	sp, #20
 8003390:	af00      	add	r7, sp, #0
 8003392:	6078      	str	r0, [r7, #4]
 8003394:	460b      	mov	r3, r1
 8003396:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	689a      	ldr	r2, [r3, #8]
 800339c:	887b      	ldrh	r3, [r7, #2]
 800339e:	4013      	ands	r3, r2
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d002      	beq.n	80033aa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80033a4:	2301      	movs	r3, #1
 80033a6:	73fb      	strb	r3, [r7, #15]
 80033a8:	e001      	b.n	80033ae <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80033aa:	2300      	movs	r3, #0
 80033ac:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80033ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80033b0:	4618      	mov	r0, r3
 80033b2:	3714      	adds	r7, #20
 80033b4:	46bd      	mov	sp, r7
 80033b6:	bc80      	pop	{r7}
 80033b8:	4770      	bx	lr

080033ba <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80033ba:	b480      	push	{r7}
 80033bc:	b083      	sub	sp, #12
 80033be:	af00      	add	r7, sp, #0
 80033c0:	6078      	str	r0, [r7, #4]
 80033c2:	460b      	mov	r3, r1
 80033c4:	807b      	strh	r3, [r7, #2]
 80033c6:	4613      	mov	r3, r2
 80033c8:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80033ca:	787b      	ldrb	r3, [r7, #1]
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d003      	beq.n	80033d8 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80033d0:	887a      	ldrh	r2, [r7, #2]
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80033d6:	e003      	b.n	80033e0 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80033d8:	887b      	ldrh	r3, [r7, #2]
 80033da:	041a      	lsls	r2, r3, #16
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	611a      	str	r2, [r3, #16]
}
 80033e0:	bf00      	nop
 80033e2:	370c      	adds	r7, #12
 80033e4:	46bd      	mov	sp, r7
 80033e6:	bc80      	pop	{r7}
 80033e8:	4770      	bx	lr
	...

080033ec <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80033ec:	b580      	push	{r7, lr}
 80033ee:	b082      	sub	sp, #8
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	4603      	mov	r3, r0
 80033f4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80033f6:	4b08      	ldr	r3, [pc, #32]	@ (8003418 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80033f8:	695a      	ldr	r2, [r3, #20]
 80033fa:	88fb      	ldrh	r3, [r7, #6]
 80033fc:	4013      	ands	r3, r2
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d006      	beq.n	8003410 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003402:	4a05      	ldr	r2, [pc, #20]	@ (8003418 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003404:	88fb      	ldrh	r3, [r7, #6]
 8003406:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003408:	88fb      	ldrh	r3, [r7, #6]
 800340a:	4618      	mov	r0, r3
 800340c:	f000 f806 	bl	800341c <HAL_GPIO_EXTI_Callback>
  }
}
 8003410:	bf00      	nop
 8003412:	3708      	adds	r7, #8
 8003414:	46bd      	mov	sp, r7
 8003416:	bd80      	pop	{r7, pc}
 8003418:	40010400 	.word	0x40010400

0800341c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800341c:	b480      	push	{r7}
 800341e:	b083      	sub	sp, #12
 8003420:	af00      	add	r7, sp, #0
 8003422:	4603      	mov	r3, r0
 8003424:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8003426:	bf00      	nop
 8003428:	370c      	adds	r7, #12
 800342a:	46bd      	mov	sp, r7
 800342c:	bc80      	pop	{r7}
 800342e:	4770      	bx	lr

08003430 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003430:	b580      	push	{r7, lr}
 8003432:	b086      	sub	sp, #24
 8003434:	af00      	add	r7, sp, #0
 8003436:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	2b00      	cmp	r3, #0
 800343c:	d101      	bne.n	8003442 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800343e:	2301      	movs	r3, #1
 8003440:	e272      	b.n	8003928 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	f003 0301 	and.w	r3, r3, #1
 800344a:	2b00      	cmp	r3, #0
 800344c:	f000 8087 	beq.w	800355e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003450:	4b92      	ldr	r3, [pc, #584]	@ (800369c <HAL_RCC_OscConfig+0x26c>)
 8003452:	685b      	ldr	r3, [r3, #4]
 8003454:	f003 030c 	and.w	r3, r3, #12
 8003458:	2b04      	cmp	r3, #4
 800345a:	d00c      	beq.n	8003476 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800345c:	4b8f      	ldr	r3, [pc, #572]	@ (800369c <HAL_RCC_OscConfig+0x26c>)
 800345e:	685b      	ldr	r3, [r3, #4]
 8003460:	f003 030c 	and.w	r3, r3, #12
 8003464:	2b08      	cmp	r3, #8
 8003466:	d112      	bne.n	800348e <HAL_RCC_OscConfig+0x5e>
 8003468:	4b8c      	ldr	r3, [pc, #560]	@ (800369c <HAL_RCC_OscConfig+0x26c>)
 800346a:	685b      	ldr	r3, [r3, #4]
 800346c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003470:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003474:	d10b      	bne.n	800348e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003476:	4b89      	ldr	r3, [pc, #548]	@ (800369c <HAL_RCC_OscConfig+0x26c>)
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800347e:	2b00      	cmp	r3, #0
 8003480:	d06c      	beq.n	800355c <HAL_RCC_OscConfig+0x12c>
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	685b      	ldr	r3, [r3, #4]
 8003486:	2b00      	cmp	r3, #0
 8003488:	d168      	bne.n	800355c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800348a:	2301      	movs	r3, #1
 800348c:	e24c      	b.n	8003928 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	685b      	ldr	r3, [r3, #4]
 8003492:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003496:	d106      	bne.n	80034a6 <HAL_RCC_OscConfig+0x76>
 8003498:	4b80      	ldr	r3, [pc, #512]	@ (800369c <HAL_RCC_OscConfig+0x26c>)
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	4a7f      	ldr	r2, [pc, #508]	@ (800369c <HAL_RCC_OscConfig+0x26c>)
 800349e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80034a2:	6013      	str	r3, [r2, #0]
 80034a4:	e02e      	b.n	8003504 <HAL_RCC_OscConfig+0xd4>
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	685b      	ldr	r3, [r3, #4]
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d10c      	bne.n	80034c8 <HAL_RCC_OscConfig+0x98>
 80034ae:	4b7b      	ldr	r3, [pc, #492]	@ (800369c <HAL_RCC_OscConfig+0x26c>)
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	4a7a      	ldr	r2, [pc, #488]	@ (800369c <HAL_RCC_OscConfig+0x26c>)
 80034b4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80034b8:	6013      	str	r3, [r2, #0]
 80034ba:	4b78      	ldr	r3, [pc, #480]	@ (800369c <HAL_RCC_OscConfig+0x26c>)
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	4a77      	ldr	r2, [pc, #476]	@ (800369c <HAL_RCC_OscConfig+0x26c>)
 80034c0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80034c4:	6013      	str	r3, [r2, #0]
 80034c6:	e01d      	b.n	8003504 <HAL_RCC_OscConfig+0xd4>
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	685b      	ldr	r3, [r3, #4]
 80034cc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80034d0:	d10c      	bne.n	80034ec <HAL_RCC_OscConfig+0xbc>
 80034d2:	4b72      	ldr	r3, [pc, #456]	@ (800369c <HAL_RCC_OscConfig+0x26c>)
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	4a71      	ldr	r2, [pc, #452]	@ (800369c <HAL_RCC_OscConfig+0x26c>)
 80034d8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80034dc:	6013      	str	r3, [r2, #0]
 80034de:	4b6f      	ldr	r3, [pc, #444]	@ (800369c <HAL_RCC_OscConfig+0x26c>)
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	4a6e      	ldr	r2, [pc, #440]	@ (800369c <HAL_RCC_OscConfig+0x26c>)
 80034e4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80034e8:	6013      	str	r3, [r2, #0]
 80034ea:	e00b      	b.n	8003504 <HAL_RCC_OscConfig+0xd4>
 80034ec:	4b6b      	ldr	r3, [pc, #428]	@ (800369c <HAL_RCC_OscConfig+0x26c>)
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	4a6a      	ldr	r2, [pc, #424]	@ (800369c <HAL_RCC_OscConfig+0x26c>)
 80034f2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80034f6:	6013      	str	r3, [r2, #0]
 80034f8:	4b68      	ldr	r3, [pc, #416]	@ (800369c <HAL_RCC_OscConfig+0x26c>)
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	4a67      	ldr	r2, [pc, #412]	@ (800369c <HAL_RCC_OscConfig+0x26c>)
 80034fe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003502:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	685b      	ldr	r3, [r3, #4]
 8003508:	2b00      	cmp	r3, #0
 800350a:	d013      	beq.n	8003534 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800350c:	f7ff f826 	bl	800255c <HAL_GetTick>
 8003510:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003512:	e008      	b.n	8003526 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003514:	f7ff f822 	bl	800255c <HAL_GetTick>
 8003518:	4602      	mov	r2, r0
 800351a:	693b      	ldr	r3, [r7, #16]
 800351c:	1ad3      	subs	r3, r2, r3
 800351e:	2b64      	cmp	r3, #100	@ 0x64
 8003520:	d901      	bls.n	8003526 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003522:	2303      	movs	r3, #3
 8003524:	e200      	b.n	8003928 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003526:	4b5d      	ldr	r3, [pc, #372]	@ (800369c <HAL_RCC_OscConfig+0x26c>)
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800352e:	2b00      	cmp	r3, #0
 8003530:	d0f0      	beq.n	8003514 <HAL_RCC_OscConfig+0xe4>
 8003532:	e014      	b.n	800355e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003534:	f7ff f812 	bl	800255c <HAL_GetTick>
 8003538:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800353a:	e008      	b.n	800354e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800353c:	f7ff f80e 	bl	800255c <HAL_GetTick>
 8003540:	4602      	mov	r2, r0
 8003542:	693b      	ldr	r3, [r7, #16]
 8003544:	1ad3      	subs	r3, r2, r3
 8003546:	2b64      	cmp	r3, #100	@ 0x64
 8003548:	d901      	bls.n	800354e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800354a:	2303      	movs	r3, #3
 800354c:	e1ec      	b.n	8003928 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800354e:	4b53      	ldr	r3, [pc, #332]	@ (800369c <HAL_RCC_OscConfig+0x26c>)
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003556:	2b00      	cmp	r3, #0
 8003558:	d1f0      	bne.n	800353c <HAL_RCC_OscConfig+0x10c>
 800355a:	e000      	b.n	800355e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800355c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	f003 0302 	and.w	r3, r3, #2
 8003566:	2b00      	cmp	r3, #0
 8003568:	d063      	beq.n	8003632 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800356a:	4b4c      	ldr	r3, [pc, #304]	@ (800369c <HAL_RCC_OscConfig+0x26c>)
 800356c:	685b      	ldr	r3, [r3, #4]
 800356e:	f003 030c 	and.w	r3, r3, #12
 8003572:	2b00      	cmp	r3, #0
 8003574:	d00b      	beq.n	800358e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003576:	4b49      	ldr	r3, [pc, #292]	@ (800369c <HAL_RCC_OscConfig+0x26c>)
 8003578:	685b      	ldr	r3, [r3, #4]
 800357a:	f003 030c 	and.w	r3, r3, #12
 800357e:	2b08      	cmp	r3, #8
 8003580:	d11c      	bne.n	80035bc <HAL_RCC_OscConfig+0x18c>
 8003582:	4b46      	ldr	r3, [pc, #280]	@ (800369c <HAL_RCC_OscConfig+0x26c>)
 8003584:	685b      	ldr	r3, [r3, #4]
 8003586:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800358a:	2b00      	cmp	r3, #0
 800358c:	d116      	bne.n	80035bc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800358e:	4b43      	ldr	r3, [pc, #268]	@ (800369c <HAL_RCC_OscConfig+0x26c>)
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	f003 0302 	and.w	r3, r3, #2
 8003596:	2b00      	cmp	r3, #0
 8003598:	d005      	beq.n	80035a6 <HAL_RCC_OscConfig+0x176>
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	691b      	ldr	r3, [r3, #16]
 800359e:	2b01      	cmp	r3, #1
 80035a0:	d001      	beq.n	80035a6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80035a2:	2301      	movs	r3, #1
 80035a4:	e1c0      	b.n	8003928 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80035a6:	4b3d      	ldr	r3, [pc, #244]	@ (800369c <HAL_RCC_OscConfig+0x26c>)
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	695b      	ldr	r3, [r3, #20]
 80035b2:	00db      	lsls	r3, r3, #3
 80035b4:	4939      	ldr	r1, [pc, #228]	@ (800369c <HAL_RCC_OscConfig+0x26c>)
 80035b6:	4313      	orrs	r3, r2
 80035b8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80035ba:	e03a      	b.n	8003632 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	691b      	ldr	r3, [r3, #16]
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d020      	beq.n	8003606 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80035c4:	4b36      	ldr	r3, [pc, #216]	@ (80036a0 <HAL_RCC_OscConfig+0x270>)
 80035c6:	2201      	movs	r2, #1
 80035c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035ca:	f7fe ffc7 	bl	800255c <HAL_GetTick>
 80035ce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80035d0:	e008      	b.n	80035e4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80035d2:	f7fe ffc3 	bl	800255c <HAL_GetTick>
 80035d6:	4602      	mov	r2, r0
 80035d8:	693b      	ldr	r3, [r7, #16]
 80035da:	1ad3      	subs	r3, r2, r3
 80035dc:	2b02      	cmp	r3, #2
 80035de:	d901      	bls.n	80035e4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80035e0:	2303      	movs	r3, #3
 80035e2:	e1a1      	b.n	8003928 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80035e4:	4b2d      	ldr	r3, [pc, #180]	@ (800369c <HAL_RCC_OscConfig+0x26c>)
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	f003 0302 	and.w	r3, r3, #2
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d0f0      	beq.n	80035d2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80035f0:	4b2a      	ldr	r3, [pc, #168]	@ (800369c <HAL_RCC_OscConfig+0x26c>)
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	695b      	ldr	r3, [r3, #20]
 80035fc:	00db      	lsls	r3, r3, #3
 80035fe:	4927      	ldr	r1, [pc, #156]	@ (800369c <HAL_RCC_OscConfig+0x26c>)
 8003600:	4313      	orrs	r3, r2
 8003602:	600b      	str	r3, [r1, #0]
 8003604:	e015      	b.n	8003632 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003606:	4b26      	ldr	r3, [pc, #152]	@ (80036a0 <HAL_RCC_OscConfig+0x270>)
 8003608:	2200      	movs	r2, #0
 800360a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800360c:	f7fe ffa6 	bl	800255c <HAL_GetTick>
 8003610:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003612:	e008      	b.n	8003626 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003614:	f7fe ffa2 	bl	800255c <HAL_GetTick>
 8003618:	4602      	mov	r2, r0
 800361a:	693b      	ldr	r3, [r7, #16]
 800361c:	1ad3      	subs	r3, r2, r3
 800361e:	2b02      	cmp	r3, #2
 8003620:	d901      	bls.n	8003626 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003622:	2303      	movs	r3, #3
 8003624:	e180      	b.n	8003928 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003626:	4b1d      	ldr	r3, [pc, #116]	@ (800369c <HAL_RCC_OscConfig+0x26c>)
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	f003 0302 	and.w	r3, r3, #2
 800362e:	2b00      	cmp	r3, #0
 8003630:	d1f0      	bne.n	8003614 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	f003 0308 	and.w	r3, r3, #8
 800363a:	2b00      	cmp	r3, #0
 800363c:	d03a      	beq.n	80036b4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	699b      	ldr	r3, [r3, #24]
 8003642:	2b00      	cmp	r3, #0
 8003644:	d019      	beq.n	800367a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003646:	4b17      	ldr	r3, [pc, #92]	@ (80036a4 <HAL_RCC_OscConfig+0x274>)
 8003648:	2201      	movs	r2, #1
 800364a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800364c:	f7fe ff86 	bl	800255c <HAL_GetTick>
 8003650:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003652:	e008      	b.n	8003666 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003654:	f7fe ff82 	bl	800255c <HAL_GetTick>
 8003658:	4602      	mov	r2, r0
 800365a:	693b      	ldr	r3, [r7, #16]
 800365c:	1ad3      	subs	r3, r2, r3
 800365e:	2b02      	cmp	r3, #2
 8003660:	d901      	bls.n	8003666 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003662:	2303      	movs	r3, #3
 8003664:	e160      	b.n	8003928 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003666:	4b0d      	ldr	r3, [pc, #52]	@ (800369c <HAL_RCC_OscConfig+0x26c>)
 8003668:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800366a:	f003 0302 	and.w	r3, r3, #2
 800366e:	2b00      	cmp	r3, #0
 8003670:	d0f0      	beq.n	8003654 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003672:	2001      	movs	r0, #1
 8003674:	f000 face 	bl	8003c14 <RCC_Delay>
 8003678:	e01c      	b.n	80036b4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800367a:	4b0a      	ldr	r3, [pc, #40]	@ (80036a4 <HAL_RCC_OscConfig+0x274>)
 800367c:	2200      	movs	r2, #0
 800367e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003680:	f7fe ff6c 	bl	800255c <HAL_GetTick>
 8003684:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003686:	e00f      	b.n	80036a8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003688:	f7fe ff68 	bl	800255c <HAL_GetTick>
 800368c:	4602      	mov	r2, r0
 800368e:	693b      	ldr	r3, [r7, #16]
 8003690:	1ad3      	subs	r3, r2, r3
 8003692:	2b02      	cmp	r3, #2
 8003694:	d908      	bls.n	80036a8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003696:	2303      	movs	r3, #3
 8003698:	e146      	b.n	8003928 <HAL_RCC_OscConfig+0x4f8>
 800369a:	bf00      	nop
 800369c:	40021000 	.word	0x40021000
 80036a0:	42420000 	.word	0x42420000
 80036a4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80036a8:	4b92      	ldr	r3, [pc, #584]	@ (80038f4 <HAL_RCC_OscConfig+0x4c4>)
 80036aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036ac:	f003 0302 	and.w	r3, r3, #2
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d1e9      	bne.n	8003688 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	f003 0304 	and.w	r3, r3, #4
 80036bc:	2b00      	cmp	r3, #0
 80036be:	f000 80a6 	beq.w	800380e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80036c2:	2300      	movs	r3, #0
 80036c4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80036c6:	4b8b      	ldr	r3, [pc, #556]	@ (80038f4 <HAL_RCC_OscConfig+0x4c4>)
 80036c8:	69db      	ldr	r3, [r3, #28]
 80036ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d10d      	bne.n	80036ee <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80036d2:	4b88      	ldr	r3, [pc, #544]	@ (80038f4 <HAL_RCC_OscConfig+0x4c4>)
 80036d4:	69db      	ldr	r3, [r3, #28]
 80036d6:	4a87      	ldr	r2, [pc, #540]	@ (80038f4 <HAL_RCC_OscConfig+0x4c4>)
 80036d8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80036dc:	61d3      	str	r3, [r2, #28]
 80036de:	4b85      	ldr	r3, [pc, #532]	@ (80038f4 <HAL_RCC_OscConfig+0x4c4>)
 80036e0:	69db      	ldr	r3, [r3, #28]
 80036e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80036e6:	60bb      	str	r3, [r7, #8]
 80036e8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80036ea:	2301      	movs	r3, #1
 80036ec:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036ee:	4b82      	ldr	r3, [pc, #520]	@ (80038f8 <HAL_RCC_OscConfig+0x4c8>)
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d118      	bne.n	800372c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80036fa:	4b7f      	ldr	r3, [pc, #508]	@ (80038f8 <HAL_RCC_OscConfig+0x4c8>)
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	4a7e      	ldr	r2, [pc, #504]	@ (80038f8 <HAL_RCC_OscConfig+0x4c8>)
 8003700:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003704:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003706:	f7fe ff29 	bl	800255c <HAL_GetTick>
 800370a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800370c:	e008      	b.n	8003720 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800370e:	f7fe ff25 	bl	800255c <HAL_GetTick>
 8003712:	4602      	mov	r2, r0
 8003714:	693b      	ldr	r3, [r7, #16]
 8003716:	1ad3      	subs	r3, r2, r3
 8003718:	2b64      	cmp	r3, #100	@ 0x64
 800371a:	d901      	bls.n	8003720 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800371c:	2303      	movs	r3, #3
 800371e:	e103      	b.n	8003928 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003720:	4b75      	ldr	r3, [pc, #468]	@ (80038f8 <HAL_RCC_OscConfig+0x4c8>)
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003728:	2b00      	cmp	r3, #0
 800372a:	d0f0      	beq.n	800370e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	68db      	ldr	r3, [r3, #12]
 8003730:	2b01      	cmp	r3, #1
 8003732:	d106      	bne.n	8003742 <HAL_RCC_OscConfig+0x312>
 8003734:	4b6f      	ldr	r3, [pc, #444]	@ (80038f4 <HAL_RCC_OscConfig+0x4c4>)
 8003736:	6a1b      	ldr	r3, [r3, #32]
 8003738:	4a6e      	ldr	r2, [pc, #440]	@ (80038f4 <HAL_RCC_OscConfig+0x4c4>)
 800373a:	f043 0301 	orr.w	r3, r3, #1
 800373e:	6213      	str	r3, [r2, #32]
 8003740:	e02d      	b.n	800379e <HAL_RCC_OscConfig+0x36e>
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	68db      	ldr	r3, [r3, #12]
 8003746:	2b00      	cmp	r3, #0
 8003748:	d10c      	bne.n	8003764 <HAL_RCC_OscConfig+0x334>
 800374a:	4b6a      	ldr	r3, [pc, #424]	@ (80038f4 <HAL_RCC_OscConfig+0x4c4>)
 800374c:	6a1b      	ldr	r3, [r3, #32]
 800374e:	4a69      	ldr	r2, [pc, #420]	@ (80038f4 <HAL_RCC_OscConfig+0x4c4>)
 8003750:	f023 0301 	bic.w	r3, r3, #1
 8003754:	6213      	str	r3, [r2, #32]
 8003756:	4b67      	ldr	r3, [pc, #412]	@ (80038f4 <HAL_RCC_OscConfig+0x4c4>)
 8003758:	6a1b      	ldr	r3, [r3, #32]
 800375a:	4a66      	ldr	r2, [pc, #408]	@ (80038f4 <HAL_RCC_OscConfig+0x4c4>)
 800375c:	f023 0304 	bic.w	r3, r3, #4
 8003760:	6213      	str	r3, [r2, #32]
 8003762:	e01c      	b.n	800379e <HAL_RCC_OscConfig+0x36e>
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	68db      	ldr	r3, [r3, #12]
 8003768:	2b05      	cmp	r3, #5
 800376a:	d10c      	bne.n	8003786 <HAL_RCC_OscConfig+0x356>
 800376c:	4b61      	ldr	r3, [pc, #388]	@ (80038f4 <HAL_RCC_OscConfig+0x4c4>)
 800376e:	6a1b      	ldr	r3, [r3, #32]
 8003770:	4a60      	ldr	r2, [pc, #384]	@ (80038f4 <HAL_RCC_OscConfig+0x4c4>)
 8003772:	f043 0304 	orr.w	r3, r3, #4
 8003776:	6213      	str	r3, [r2, #32]
 8003778:	4b5e      	ldr	r3, [pc, #376]	@ (80038f4 <HAL_RCC_OscConfig+0x4c4>)
 800377a:	6a1b      	ldr	r3, [r3, #32]
 800377c:	4a5d      	ldr	r2, [pc, #372]	@ (80038f4 <HAL_RCC_OscConfig+0x4c4>)
 800377e:	f043 0301 	orr.w	r3, r3, #1
 8003782:	6213      	str	r3, [r2, #32]
 8003784:	e00b      	b.n	800379e <HAL_RCC_OscConfig+0x36e>
 8003786:	4b5b      	ldr	r3, [pc, #364]	@ (80038f4 <HAL_RCC_OscConfig+0x4c4>)
 8003788:	6a1b      	ldr	r3, [r3, #32]
 800378a:	4a5a      	ldr	r2, [pc, #360]	@ (80038f4 <HAL_RCC_OscConfig+0x4c4>)
 800378c:	f023 0301 	bic.w	r3, r3, #1
 8003790:	6213      	str	r3, [r2, #32]
 8003792:	4b58      	ldr	r3, [pc, #352]	@ (80038f4 <HAL_RCC_OscConfig+0x4c4>)
 8003794:	6a1b      	ldr	r3, [r3, #32]
 8003796:	4a57      	ldr	r2, [pc, #348]	@ (80038f4 <HAL_RCC_OscConfig+0x4c4>)
 8003798:	f023 0304 	bic.w	r3, r3, #4
 800379c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	68db      	ldr	r3, [r3, #12]
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d015      	beq.n	80037d2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80037a6:	f7fe fed9 	bl	800255c <HAL_GetTick>
 80037aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80037ac:	e00a      	b.n	80037c4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80037ae:	f7fe fed5 	bl	800255c <HAL_GetTick>
 80037b2:	4602      	mov	r2, r0
 80037b4:	693b      	ldr	r3, [r7, #16]
 80037b6:	1ad3      	subs	r3, r2, r3
 80037b8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80037bc:	4293      	cmp	r3, r2
 80037be:	d901      	bls.n	80037c4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80037c0:	2303      	movs	r3, #3
 80037c2:	e0b1      	b.n	8003928 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80037c4:	4b4b      	ldr	r3, [pc, #300]	@ (80038f4 <HAL_RCC_OscConfig+0x4c4>)
 80037c6:	6a1b      	ldr	r3, [r3, #32]
 80037c8:	f003 0302 	and.w	r3, r3, #2
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d0ee      	beq.n	80037ae <HAL_RCC_OscConfig+0x37e>
 80037d0:	e014      	b.n	80037fc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80037d2:	f7fe fec3 	bl	800255c <HAL_GetTick>
 80037d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80037d8:	e00a      	b.n	80037f0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80037da:	f7fe febf 	bl	800255c <HAL_GetTick>
 80037de:	4602      	mov	r2, r0
 80037e0:	693b      	ldr	r3, [r7, #16]
 80037e2:	1ad3      	subs	r3, r2, r3
 80037e4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80037e8:	4293      	cmp	r3, r2
 80037ea:	d901      	bls.n	80037f0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80037ec:	2303      	movs	r3, #3
 80037ee:	e09b      	b.n	8003928 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80037f0:	4b40      	ldr	r3, [pc, #256]	@ (80038f4 <HAL_RCC_OscConfig+0x4c4>)
 80037f2:	6a1b      	ldr	r3, [r3, #32]
 80037f4:	f003 0302 	and.w	r3, r3, #2
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d1ee      	bne.n	80037da <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80037fc:	7dfb      	ldrb	r3, [r7, #23]
 80037fe:	2b01      	cmp	r3, #1
 8003800:	d105      	bne.n	800380e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003802:	4b3c      	ldr	r3, [pc, #240]	@ (80038f4 <HAL_RCC_OscConfig+0x4c4>)
 8003804:	69db      	ldr	r3, [r3, #28]
 8003806:	4a3b      	ldr	r2, [pc, #236]	@ (80038f4 <HAL_RCC_OscConfig+0x4c4>)
 8003808:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800380c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	69db      	ldr	r3, [r3, #28]
 8003812:	2b00      	cmp	r3, #0
 8003814:	f000 8087 	beq.w	8003926 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003818:	4b36      	ldr	r3, [pc, #216]	@ (80038f4 <HAL_RCC_OscConfig+0x4c4>)
 800381a:	685b      	ldr	r3, [r3, #4]
 800381c:	f003 030c 	and.w	r3, r3, #12
 8003820:	2b08      	cmp	r3, #8
 8003822:	d061      	beq.n	80038e8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	69db      	ldr	r3, [r3, #28]
 8003828:	2b02      	cmp	r3, #2
 800382a:	d146      	bne.n	80038ba <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800382c:	4b33      	ldr	r3, [pc, #204]	@ (80038fc <HAL_RCC_OscConfig+0x4cc>)
 800382e:	2200      	movs	r2, #0
 8003830:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003832:	f7fe fe93 	bl	800255c <HAL_GetTick>
 8003836:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003838:	e008      	b.n	800384c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800383a:	f7fe fe8f 	bl	800255c <HAL_GetTick>
 800383e:	4602      	mov	r2, r0
 8003840:	693b      	ldr	r3, [r7, #16]
 8003842:	1ad3      	subs	r3, r2, r3
 8003844:	2b02      	cmp	r3, #2
 8003846:	d901      	bls.n	800384c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003848:	2303      	movs	r3, #3
 800384a:	e06d      	b.n	8003928 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800384c:	4b29      	ldr	r3, [pc, #164]	@ (80038f4 <HAL_RCC_OscConfig+0x4c4>)
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003854:	2b00      	cmp	r3, #0
 8003856:	d1f0      	bne.n	800383a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	6a1b      	ldr	r3, [r3, #32]
 800385c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003860:	d108      	bne.n	8003874 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003862:	4b24      	ldr	r3, [pc, #144]	@ (80038f4 <HAL_RCC_OscConfig+0x4c4>)
 8003864:	685b      	ldr	r3, [r3, #4]
 8003866:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	689b      	ldr	r3, [r3, #8]
 800386e:	4921      	ldr	r1, [pc, #132]	@ (80038f4 <HAL_RCC_OscConfig+0x4c4>)
 8003870:	4313      	orrs	r3, r2
 8003872:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003874:	4b1f      	ldr	r3, [pc, #124]	@ (80038f4 <HAL_RCC_OscConfig+0x4c4>)
 8003876:	685b      	ldr	r3, [r3, #4]
 8003878:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	6a19      	ldr	r1, [r3, #32]
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003884:	430b      	orrs	r3, r1
 8003886:	491b      	ldr	r1, [pc, #108]	@ (80038f4 <HAL_RCC_OscConfig+0x4c4>)
 8003888:	4313      	orrs	r3, r2
 800388a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800388c:	4b1b      	ldr	r3, [pc, #108]	@ (80038fc <HAL_RCC_OscConfig+0x4cc>)
 800388e:	2201      	movs	r2, #1
 8003890:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003892:	f7fe fe63 	bl	800255c <HAL_GetTick>
 8003896:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003898:	e008      	b.n	80038ac <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800389a:	f7fe fe5f 	bl	800255c <HAL_GetTick>
 800389e:	4602      	mov	r2, r0
 80038a0:	693b      	ldr	r3, [r7, #16]
 80038a2:	1ad3      	subs	r3, r2, r3
 80038a4:	2b02      	cmp	r3, #2
 80038a6:	d901      	bls.n	80038ac <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80038a8:	2303      	movs	r3, #3
 80038aa:	e03d      	b.n	8003928 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80038ac:	4b11      	ldr	r3, [pc, #68]	@ (80038f4 <HAL_RCC_OscConfig+0x4c4>)
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d0f0      	beq.n	800389a <HAL_RCC_OscConfig+0x46a>
 80038b8:	e035      	b.n	8003926 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80038ba:	4b10      	ldr	r3, [pc, #64]	@ (80038fc <HAL_RCC_OscConfig+0x4cc>)
 80038bc:	2200      	movs	r2, #0
 80038be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038c0:	f7fe fe4c 	bl	800255c <HAL_GetTick>
 80038c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80038c6:	e008      	b.n	80038da <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80038c8:	f7fe fe48 	bl	800255c <HAL_GetTick>
 80038cc:	4602      	mov	r2, r0
 80038ce:	693b      	ldr	r3, [r7, #16]
 80038d0:	1ad3      	subs	r3, r2, r3
 80038d2:	2b02      	cmp	r3, #2
 80038d4:	d901      	bls.n	80038da <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80038d6:	2303      	movs	r3, #3
 80038d8:	e026      	b.n	8003928 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80038da:	4b06      	ldr	r3, [pc, #24]	@ (80038f4 <HAL_RCC_OscConfig+0x4c4>)
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d1f0      	bne.n	80038c8 <HAL_RCC_OscConfig+0x498>
 80038e6:	e01e      	b.n	8003926 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	69db      	ldr	r3, [r3, #28]
 80038ec:	2b01      	cmp	r3, #1
 80038ee:	d107      	bne.n	8003900 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80038f0:	2301      	movs	r3, #1
 80038f2:	e019      	b.n	8003928 <HAL_RCC_OscConfig+0x4f8>
 80038f4:	40021000 	.word	0x40021000
 80038f8:	40007000 	.word	0x40007000
 80038fc:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003900:	4b0b      	ldr	r3, [pc, #44]	@ (8003930 <HAL_RCC_OscConfig+0x500>)
 8003902:	685b      	ldr	r3, [r3, #4]
 8003904:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	6a1b      	ldr	r3, [r3, #32]
 8003910:	429a      	cmp	r2, r3
 8003912:	d106      	bne.n	8003922 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800391e:	429a      	cmp	r2, r3
 8003920:	d001      	beq.n	8003926 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003922:	2301      	movs	r3, #1
 8003924:	e000      	b.n	8003928 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003926:	2300      	movs	r3, #0
}
 8003928:	4618      	mov	r0, r3
 800392a:	3718      	adds	r7, #24
 800392c:	46bd      	mov	sp, r7
 800392e:	bd80      	pop	{r7, pc}
 8003930:	40021000 	.word	0x40021000

08003934 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003934:	b580      	push	{r7, lr}
 8003936:	b084      	sub	sp, #16
 8003938:	af00      	add	r7, sp, #0
 800393a:	6078      	str	r0, [r7, #4]
 800393c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	2b00      	cmp	r3, #0
 8003942:	d101      	bne.n	8003948 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003944:	2301      	movs	r3, #1
 8003946:	e0d0      	b.n	8003aea <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003948:	4b6a      	ldr	r3, [pc, #424]	@ (8003af4 <HAL_RCC_ClockConfig+0x1c0>)
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	f003 0307 	and.w	r3, r3, #7
 8003950:	683a      	ldr	r2, [r7, #0]
 8003952:	429a      	cmp	r2, r3
 8003954:	d910      	bls.n	8003978 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003956:	4b67      	ldr	r3, [pc, #412]	@ (8003af4 <HAL_RCC_ClockConfig+0x1c0>)
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	f023 0207 	bic.w	r2, r3, #7
 800395e:	4965      	ldr	r1, [pc, #404]	@ (8003af4 <HAL_RCC_ClockConfig+0x1c0>)
 8003960:	683b      	ldr	r3, [r7, #0]
 8003962:	4313      	orrs	r3, r2
 8003964:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003966:	4b63      	ldr	r3, [pc, #396]	@ (8003af4 <HAL_RCC_ClockConfig+0x1c0>)
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	f003 0307 	and.w	r3, r3, #7
 800396e:	683a      	ldr	r2, [r7, #0]
 8003970:	429a      	cmp	r2, r3
 8003972:	d001      	beq.n	8003978 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003974:	2301      	movs	r3, #1
 8003976:	e0b8      	b.n	8003aea <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	f003 0302 	and.w	r3, r3, #2
 8003980:	2b00      	cmp	r3, #0
 8003982:	d020      	beq.n	80039c6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	f003 0304 	and.w	r3, r3, #4
 800398c:	2b00      	cmp	r3, #0
 800398e:	d005      	beq.n	800399c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003990:	4b59      	ldr	r3, [pc, #356]	@ (8003af8 <HAL_RCC_ClockConfig+0x1c4>)
 8003992:	685b      	ldr	r3, [r3, #4]
 8003994:	4a58      	ldr	r2, [pc, #352]	@ (8003af8 <HAL_RCC_ClockConfig+0x1c4>)
 8003996:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800399a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	f003 0308 	and.w	r3, r3, #8
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d005      	beq.n	80039b4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80039a8:	4b53      	ldr	r3, [pc, #332]	@ (8003af8 <HAL_RCC_ClockConfig+0x1c4>)
 80039aa:	685b      	ldr	r3, [r3, #4]
 80039ac:	4a52      	ldr	r2, [pc, #328]	@ (8003af8 <HAL_RCC_ClockConfig+0x1c4>)
 80039ae:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80039b2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80039b4:	4b50      	ldr	r3, [pc, #320]	@ (8003af8 <HAL_RCC_ClockConfig+0x1c4>)
 80039b6:	685b      	ldr	r3, [r3, #4]
 80039b8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	689b      	ldr	r3, [r3, #8]
 80039c0:	494d      	ldr	r1, [pc, #308]	@ (8003af8 <HAL_RCC_ClockConfig+0x1c4>)
 80039c2:	4313      	orrs	r3, r2
 80039c4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	f003 0301 	and.w	r3, r3, #1
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d040      	beq.n	8003a54 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	685b      	ldr	r3, [r3, #4]
 80039d6:	2b01      	cmp	r3, #1
 80039d8:	d107      	bne.n	80039ea <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80039da:	4b47      	ldr	r3, [pc, #284]	@ (8003af8 <HAL_RCC_ClockConfig+0x1c4>)
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d115      	bne.n	8003a12 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80039e6:	2301      	movs	r3, #1
 80039e8:	e07f      	b.n	8003aea <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	685b      	ldr	r3, [r3, #4]
 80039ee:	2b02      	cmp	r3, #2
 80039f0:	d107      	bne.n	8003a02 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80039f2:	4b41      	ldr	r3, [pc, #260]	@ (8003af8 <HAL_RCC_ClockConfig+0x1c4>)
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d109      	bne.n	8003a12 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80039fe:	2301      	movs	r3, #1
 8003a00:	e073      	b.n	8003aea <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a02:	4b3d      	ldr	r3, [pc, #244]	@ (8003af8 <HAL_RCC_ClockConfig+0x1c4>)
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	f003 0302 	and.w	r3, r3, #2
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d101      	bne.n	8003a12 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a0e:	2301      	movs	r3, #1
 8003a10:	e06b      	b.n	8003aea <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003a12:	4b39      	ldr	r3, [pc, #228]	@ (8003af8 <HAL_RCC_ClockConfig+0x1c4>)
 8003a14:	685b      	ldr	r3, [r3, #4]
 8003a16:	f023 0203 	bic.w	r2, r3, #3
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	685b      	ldr	r3, [r3, #4]
 8003a1e:	4936      	ldr	r1, [pc, #216]	@ (8003af8 <HAL_RCC_ClockConfig+0x1c4>)
 8003a20:	4313      	orrs	r3, r2
 8003a22:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003a24:	f7fe fd9a 	bl	800255c <HAL_GetTick>
 8003a28:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a2a:	e00a      	b.n	8003a42 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003a2c:	f7fe fd96 	bl	800255c <HAL_GetTick>
 8003a30:	4602      	mov	r2, r0
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	1ad3      	subs	r3, r2, r3
 8003a36:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a3a:	4293      	cmp	r3, r2
 8003a3c:	d901      	bls.n	8003a42 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003a3e:	2303      	movs	r3, #3
 8003a40:	e053      	b.n	8003aea <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a42:	4b2d      	ldr	r3, [pc, #180]	@ (8003af8 <HAL_RCC_ClockConfig+0x1c4>)
 8003a44:	685b      	ldr	r3, [r3, #4]
 8003a46:	f003 020c 	and.w	r2, r3, #12
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	685b      	ldr	r3, [r3, #4]
 8003a4e:	009b      	lsls	r3, r3, #2
 8003a50:	429a      	cmp	r2, r3
 8003a52:	d1eb      	bne.n	8003a2c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003a54:	4b27      	ldr	r3, [pc, #156]	@ (8003af4 <HAL_RCC_ClockConfig+0x1c0>)
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	f003 0307 	and.w	r3, r3, #7
 8003a5c:	683a      	ldr	r2, [r7, #0]
 8003a5e:	429a      	cmp	r2, r3
 8003a60:	d210      	bcs.n	8003a84 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a62:	4b24      	ldr	r3, [pc, #144]	@ (8003af4 <HAL_RCC_ClockConfig+0x1c0>)
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	f023 0207 	bic.w	r2, r3, #7
 8003a6a:	4922      	ldr	r1, [pc, #136]	@ (8003af4 <HAL_RCC_ClockConfig+0x1c0>)
 8003a6c:	683b      	ldr	r3, [r7, #0]
 8003a6e:	4313      	orrs	r3, r2
 8003a70:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a72:	4b20      	ldr	r3, [pc, #128]	@ (8003af4 <HAL_RCC_ClockConfig+0x1c0>)
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	f003 0307 	and.w	r3, r3, #7
 8003a7a:	683a      	ldr	r2, [r7, #0]
 8003a7c:	429a      	cmp	r2, r3
 8003a7e:	d001      	beq.n	8003a84 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003a80:	2301      	movs	r3, #1
 8003a82:	e032      	b.n	8003aea <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	f003 0304 	and.w	r3, r3, #4
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d008      	beq.n	8003aa2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003a90:	4b19      	ldr	r3, [pc, #100]	@ (8003af8 <HAL_RCC_ClockConfig+0x1c4>)
 8003a92:	685b      	ldr	r3, [r3, #4]
 8003a94:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	68db      	ldr	r3, [r3, #12]
 8003a9c:	4916      	ldr	r1, [pc, #88]	@ (8003af8 <HAL_RCC_ClockConfig+0x1c4>)
 8003a9e:	4313      	orrs	r3, r2
 8003aa0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	f003 0308 	and.w	r3, r3, #8
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d009      	beq.n	8003ac2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003aae:	4b12      	ldr	r3, [pc, #72]	@ (8003af8 <HAL_RCC_ClockConfig+0x1c4>)
 8003ab0:	685b      	ldr	r3, [r3, #4]
 8003ab2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	691b      	ldr	r3, [r3, #16]
 8003aba:	00db      	lsls	r3, r3, #3
 8003abc:	490e      	ldr	r1, [pc, #56]	@ (8003af8 <HAL_RCC_ClockConfig+0x1c4>)
 8003abe:	4313      	orrs	r3, r2
 8003ac0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003ac2:	f000 f821 	bl	8003b08 <HAL_RCC_GetSysClockFreq>
 8003ac6:	4602      	mov	r2, r0
 8003ac8:	4b0b      	ldr	r3, [pc, #44]	@ (8003af8 <HAL_RCC_ClockConfig+0x1c4>)
 8003aca:	685b      	ldr	r3, [r3, #4]
 8003acc:	091b      	lsrs	r3, r3, #4
 8003ace:	f003 030f 	and.w	r3, r3, #15
 8003ad2:	490a      	ldr	r1, [pc, #40]	@ (8003afc <HAL_RCC_ClockConfig+0x1c8>)
 8003ad4:	5ccb      	ldrb	r3, [r1, r3]
 8003ad6:	fa22 f303 	lsr.w	r3, r2, r3
 8003ada:	4a09      	ldr	r2, [pc, #36]	@ (8003b00 <HAL_RCC_ClockConfig+0x1cc>)
 8003adc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003ade:	4b09      	ldr	r3, [pc, #36]	@ (8003b04 <HAL_RCC_ClockConfig+0x1d0>)
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	4618      	mov	r0, r3
 8003ae4:	f7fe fcf8 	bl	80024d8 <HAL_InitTick>

  return HAL_OK;
 8003ae8:	2300      	movs	r3, #0
}
 8003aea:	4618      	mov	r0, r3
 8003aec:	3710      	adds	r7, #16
 8003aee:	46bd      	mov	sp, r7
 8003af0:	bd80      	pop	{r7, pc}
 8003af2:	bf00      	nop
 8003af4:	40022000 	.word	0x40022000
 8003af8:	40021000 	.word	0x40021000
 8003afc:	080097bc 	.word	0x080097bc
 8003b00:	2000000c 	.word	0x2000000c
 8003b04:	20000018 	.word	0x20000018

08003b08 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003b08:	b480      	push	{r7}
 8003b0a:	b087      	sub	sp, #28
 8003b0c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003b0e:	2300      	movs	r3, #0
 8003b10:	60fb      	str	r3, [r7, #12]
 8003b12:	2300      	movs	r3, #0
 8003b14:	60bb      	str	r3, [r7, #8]
 8003b16:	2300      	movs	r3, #0
 8003b18:	617b      	str	r3, [r7, #20]
 8003b1a:	2300      	movs	r3, #0
 8003b1c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003b1e:	2300      	movs	r3, #0
 8003b20:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003b22:	4b1e      	ldr	r3, [pc, #120]	@ (8003b9c <HAL_RCC_GetSysClockFreq+0x94>)
 8003b24:	685b      	ldr	r3, [r3, #4]
 8003b26:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	f003 030c 	and.w	r3, r3, #12
 8003b2e:	2b04      	cmp	r3, #4
 8003b30:	d002      	beq.n	8003b38 <HAL_RCC_GetSysClockFreq+0x30>
 8003b32:	2b08      	cmp	r3, #8
 8003b34:	d003      	beq.n	8003b3e <HAL_RCC_GetSysClockFreq+0x36>
 8003b36:	e027      	b.n	8003b88 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003b38:	4b19      	ldr	r3, [pc, #100]	@ (8003ba0 <HAL_RCC_GetSysClockFreq+0x98>)
 8003b3a:	613b      	str	r3, [r7, #16]
      break;
 8003b3c:	e027      	b.n	8003b8e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	0c9b      	lsrs	r3, r3, #18
 8003b42:	f003 030f 	and.w	r3, r3, #15
 8003b46:	4a17      	ldr	r2, [pc, #92]	@ (8003ba4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003b48:	5cd3      	ldrb	r3, [r2, r3]
 8003b4a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d010      	beq.n	8003b78 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003b56:	4b11      	ldr	r3, [pc, #68]	@ (8003b9c <HAL_RCC_GetSysClockFreq+0x94>)
 8003b58:	685b      	ldr	r3, [r3, #4]
 8003b5a:	0c5b      	lsrs	r3, r3, #17
 8003b5c:	f003 0301 	and.w	r3, r3, #1
 8003b60:	4a11      	ldr	r2, [pc, #68]	@ (8003ba8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003b62:	5cd3      	ldrb	r3, [r2, r3]
 8003b64:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	4a0d      	ldr	r2, [pc, #52]	@ (8003ba0 <HAL_RCC_GetSysClockFreq+0x98>)
 8003b6a:	fb03 f202 	mul.w	r2, r3, r2
 8003b6e:	68bb      	ldr	r3, [r7, #8]
 8003b70:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b74:	617b      	str	r3, [r7, #20]
 8003b76:	e004      	b.n	8003b82 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	4a0c      	ldr	r2, [pc, #48]	@ (8003bac <HAL_RCC_GetSysClockFreq+0xa4>)
 8003b7c:	fb02 f303 	mul.w	r3, r2, r3
 8003b80:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003b82:	697b      	ldr	r3, [r7, #20]
 8003b84:	613b      	str	r3, [r7, #16]
      break;
 8003b86:	e002      	b.n	8003b8e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003b88:	4b05      	ldr	r3, [pc, #20]	@ (8003ba0 <HAL_RCC_GetSysClockFreq+0x98>)
 8003b8a:	613b      	str	r3, [r7, #16]
      break;
 8003b8c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003b8e:	693b      	ldr	r3, [r7, #16]
}
 8003b90:	4618      	mov	r0, r3
 8003b92:	371c      	adds	r7, #28
 8003b94:	46bd      	mov	sp, r7
 8003b96:	bc80      	pop	{r7}
 8003b98:	4770      	bx	lr
 8003b9a:	bf00      	nop
 8003b9c:	40021000 	.word	0x40021000
 8003ba0:	007a1200 	.word	0x007a1200
 8003ba4:	080097d4 	.word	0x080097d4
 8003ba8:	080097e4 	.word	0x080097e4
 8003bac:	003d0900 	.word	0x003d0900

08003bb0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003bb0:	b480      	push	{r7}
 8003bb2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003bb4:	4b02      	ldr	r3, [pc, #8]	@ (8003bc0 <HAL_RCC_GetHCLKFreq+0x10>)
 8003bb6:	681b      	ldr	r3, [r3, #0]
}
 8003bb8:	4618      	mov	r0, r3
 8003bba:	46bd      	mov	sp, r7
 8003bbc:	bc80      	pop	{r7}
 8003bbe:	4770      	bx	lr
 8003bc0:	2000000c 	.word	0x2000000c

08003bc4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003bc4:	b580      	push	{r7, lr}
 8003bc6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003bc8:	f7ff fff2 	bl	8003bb0 <HAL_RCC_GetHCLKFreq>
 8003bcc:	4602      	mov	r2, r0
 8003bce:	4b05      	ldr	r3, [pc, #20]	@ (8003be4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003bd0:	685b      	ldr	r3, [r3, #4]
 8003bd2:	0a1b      	lsrs	r3, r3, #8
 8003bd4:	f003 0307 	and.w	r3, r3, #7
 8003bd8:	4903      	ldr	r1, [pc, #12]	@ (8003be8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003bda:	5ccb      	ldrb	r3, [r1, r3]
 8003bdc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003be0:	4618      	mov	r0, r3
 8003be2:	bd80      	pop	{r7, pc}
 8003be4:	40021000 	.word	0x40021000
 8003be8:	080097cc 	.word	0x080097cc

08003bec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003bec:	b580      	push	{r7, lr}
 8003bee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003bf0:	f7ff ffde 	bl	8003bb0 <HAL_RCC_GetHCLKFreq>
 8003bf4:	4602      	mov	r2, r0
 8003bf6:	4b05      	ldr	r3, [pc, #20]	@ (8003c0c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003bf8:	685b      	ldr	r3, [r3, #4]
 8003bfa:	0adb      	lsrs	r3, r3, #11
 8003bfc:	f003 0307 	and.w	r3, r3, #7
 8003c00:	4903      	ldr	r1, [pc, #12]	@ (8003c10 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003c02:	5ccb      	ldrb	r3, [r1, r3]
 8003c04:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003c08:	4618      	mov	r0, r3
 8003c0a:	bd80      	pop	{r7, pc}
 8003c0c:	40021000 	.word	0x40021000
 8003c10:	080097cc 	.word	0x080097cc

08003c14 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003c14:	b480      	push	{r7}
 8003c16:	b085      	sub	sp, #20
 8003c18:	af00      	add	r7, sp, #0
 8003c1a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003c1c:	4b0a      	ldr	r3, [pc, #40]	@ (8003c48 <RCC_Delay+0x34>)
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	4a0a      	ldr	r2, [pc, #40]	@ (8003c4c <RCC_Delay+0x38>)
 8003c22:	fba2 2303 	umull	r2, r3, r2, r3
 8003c26:	0a5b      	lsrs	r3, r3, #9
 8003c28:	687a      	ldr	r2, [r7, #4]
 8003c2a:	fb02 f303 	mul.w	r3, r2, r3
 8003c2e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003c30:	bf00      	nop
  }
  while (Delay --);
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	1e5a      	subs	r2, r3, #1
 8003c36:	60fa      	str	r2, [r7, #12]
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d1f9      	bne.n	8003c30 <RCC_Delay+0x1c>
}
 8003c3c:	bf00      	nop
 8003c3e:	bf00      	nop
 8003c40:	3714      	adds	r7, #20
 8003c42:	46bd      	mov	sp, r7
 8003c44:	bc80      	pop	{r7}
 8003c46:	4770      	bx	lr
 8003c48:	2000000c 	.word	0x2000000c
 8003c4c:	10624dd3 	.word	0x10624dd3

08003c50 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003c50:	b580      	push	{r7, lr}
 8003c52:	b086      	sub	sp, #24
 8003c54:	af00      	add	r7, sp, #0
 8003c56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003c58:	2300      	movs	r3, #0
 8003c5a:	613b      	str	r3, [r7, #16]
 8003c5c:	2300      	movs	r3, #0
 8003c5e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	f003 0301 	and.w	r3, r3, #1
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d07d      	beq.n	8003d68 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8003c6c:	2300      	movs	r3, #0
 8003c6e:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003c70:	4b4f      	ldr	r3, [pc, #316]	@ (8003db0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c72:	69db      	ldr	r3, [r3, #28]
 8003c74:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d10d      	bne.n	8003c98 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003c7c:	4b4c      	ldr	r3, [pc, #304]	@ (8003db0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c7e:	69db      	ldr	r3, [r3, #28]
 8003c80:	4a4b      	ldr	r2, [pc, #300]	@ (8003db0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c82:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003c86:	61d3      	str	r3, [r2, #28]
 8003c88:	4b49      	ldr	r3, [pc, #292]	@ (8003db0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c8a:	69db      	ldr	r3, [r3, #28]
 8003c8c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c90:	60bb      	str	r3, [r7, #8]
 8003c92:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003c94:	2301      	movs	r3, #1
 8003c96:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c98:	4b46      	ldr	r3, [pc, #280]	@ (8003db4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d118      	bne.n	8003cd6 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003ca4:	4b43      	ldr	r3, [pc, #268]	@ (8003db4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	4a42      	ldr	r2, [pc, #264]	@ (8003db4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003caa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003cae:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003cb0:	f7fe fc54 	bl	800255c <HAL_GetTick>
 8003cb4:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cb6:	e008      	b.n	8003cca <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003cb8:	f7fe fc50 	bl	800255c <HAL_GetTick>
 8003cbc:	4602      	mov	r2, r0
 8003cbe:	693b      	ldr	r3, [r7, #16]
 8003cc0:	1ad3      	subs	r3, r2, r3
 8003cc2:	2b64      	cmp	r3, #100	@ 0x64
 8003cc4:	d901      	bls.n	8003cca <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8003cc6:	2303      	movs	r3, #3
 8003cc8:	e06d      	b.n	8003da6 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cca:	4b3a      	ldr	r3, [pc, #232]	@ (8003db4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d0f0      	beq.n	8003cb8 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003cd6:	4b36      	ldr	r3, [pc, #216]	@ (8003db0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003cd8:	6a1b      	ldr	r3, [r3, #32]
 8003cda:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003cde:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d02e      	beq.n	8003d44 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	685b      	ldr	r3, [r3, #4]
 8003cea:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003cee:	68fa      	ldr	r2, [r7, #12]
 8003cf0:	429a      	cmp	r2, r3
 8003cf2:	d027      	beq.n	8003d44 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003cf4:	4b2e      	ldr	r3, [pc, #184]	@ (8003db0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003cf6:	6a1b      	ldr	r3, [r3, #32]
 8003cf8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003cfc:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003cfe:	4b2e      	ldr	r3, [pc, #184]	@ (8003db8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003d00:	2201      	movs	r2, #1
 8003d02:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003d04:	4b2c      	ldr	r3, [pc, #176]	@ (8003db8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003d06:	2200      	movs	r2, #0
 8003d08:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003d0a:	4a29      	ldr	r2, [pc, #164]	@ (8003db0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	f003 0301 	and.w	r3, r3, #1
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d014      	beq.n	8003d44 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d1a:	f7fe fc1f 	bl	800255c <HAL_GetTick>
 8003d1e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d20:	e00a      	b.n	8003d38 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d22:	f7fe fc1b 	bl	800255c <HAL_GetTick>
 8003d26:	4602      	mov	r2, r0
 8003d28:	693b      	ldr	r3, [r7, #16]
 8003d2a:	1ad3      	subs	r3, r2, r3
 8003d2c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d30:	4293      	cmp	r3, r2
 8003d32:	d901      	bls.n	8003d38 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003d34:	2303      	movs	r3, #3
 8003d36:	e036      	b.n	8003da6 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d38:	4b1d      	ldr	r3, [pc, #116]	@ (8003db0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d3a:	6a1b      	ldr	r3, [r3, #32]
 8003d3c:	f003 0302 	and.w	r3, r3, #2
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d0ee      	beq.n	8003d22 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003d44:	4b1a      	ldr	r3, [pc, #104]	@ (8003db0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d46:	6a1b      	ldr	r3, [r3, #32]
 8003d48:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	685b      	ldr	r3, [r3, #4]
 8003d50:	4917      	ldr	r1, [pc, #92]	@ (8003db0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d52:	4313      	orrs	r3, r2
 8003d54:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003d56:	7dfb      	ldrb	r3, [r7, #23]
 8003d58:	2b01      	cmp	r3, #1
 8003d5a:	d105      	bne.n	8003d68 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003d5c:	4b14      	ldr	r3, [pc, #80]	@ (8003db0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d5e:	69db      	ldr	r3, [r3, #28]
 8003d60:	4a13      	ldr	r2, [pc, #76]	@ (8003db0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d62:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003d66:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	f003 0302 	and.w	r3, r3, #2
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d008      	beq.n	8003d86 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003d74:	4b0e      	ldr	r3, [pc, #56]	@ (8003db0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d76:	685b      	ldr	r3, [r3, #4]
 8003d78:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	689b      	ldr	r3, [r3, #8]
 8003d80:	490b      	ldr	r1, [pc, #44]	@ (8003db0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d82:	4313      	orrs	r3, r2
 8003d84:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	f003 0310 	and.w	r3, r3, #16
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d008      	beq.n	8003da4 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003d92:	4b07      	ldr	r3, [pc, #28]	@ (8003db0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d94:	685b      	ldr	r3, [r3, #4]
 8003d96:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	68db      	ldr	r3, [r3, #12]
 8003d9e:	4904      	ldr	r1, [pc, #16]	@ (8003db0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003da0:	4313      	orrs	r3, r2
 8003da2:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003da4:	2300      	movs	r3, #0
}
 8003da6:	4618      	mov	r0, r3
 8003da8:	3718      	adds	r7, #24
 8003daa:	46bd      	mov	sp, r7
 8003dac:	bd80      	pop	{r7, pc}
 8003dae:	bf00      	nop
 8003db0:	40021000 	.word	0x40021000
 8003db4:	40007000 	.word	0x40007000
 8003db8:	42420440 	.word	0x42420440

08003dbc <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8003dbc:	b580      	push	{r7, lr}
 8003dbe:	b088      	sub	sp, #32
 8003dc0:	af00      	add	r7, sp, #0
 8003dc2:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8003dc4:	2300      	movs	r3, #0
 8003dc6:	617b      	str	r3, [r7, #20]
 8003dc8:	2300      	movs	r3, #0
 8003dca:	61fb      	str	r3, [r7, #28]
 8003dcc:	2300      	movs	r3, #0
 8003dce:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8003dd0:	2300      	movs	r3, #0
 8003dd2:	60fb      	str	r3, [r7, #12]
 8003dd4:	2300      	movs	r3, #0
 8003dd6:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	2b10      	cmp	r3, #16
 8003ddc:	d00a      	beq.n	8003df4 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	2b10      	cmp	r3, #16
 8003de2:	f200 808a 	bhi.w	8003efa <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	2b01      	cmp	r3, #1
 8003dea:	d045      	beq.n	8003e78 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	2b02      	cmp	r3, #2
 8003df0:	d075      	beq.n	8003ede <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8003df2:	e082      	b.n	8003efa <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8003df4:	4b46      	ldr	r3, [pc, #280]	@ (8003f10 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003df6:	685b      	ldr	r3, [r3, #4]
 8003df8:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8003dfa:	4b45      	ldr	r3, [pc, #276]	@ (8003f10 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d07b      	beq.n	8003efe <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	0c9b      	lsrs	r3, r3, #18
 8003e0a:	f003 030f 	and.w	r3, r3, #15
 8003e0e:	4a41      	ldr	r2, [pc, #260]	@ (8003f14 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8003e10:	5cd3      	ldrb	r3, [r2, r3]
 8003e12:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d015      	beq.n	8003e4a <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003e1e:	4b3c      	ldr	r3, [pc, #240]	@ (8003f10 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003e20:	685b      	ldr	r3, [r3, #4]
 8003e22:	0c5b      	lsrs	r3, r3, #17
 8003e24:	f003 0301 	and.w	r3, r3, #1
 8003e28:	4a3b      	ldr	r2, [pc, #236]	@ (8003f18 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 8003e2a:	5cd3      	ldrb	r3, [r2, r3]
 8003e2c:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d00d      	beq.n	8003e54 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8003e38:	4a38      	ldr	r2, [pc, #224]	@ (8003f1c <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8003e3a:	697b      	ldr	r3, [r7, #20]
 8003e3c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003e40:	693b      	ldr	r3, [r7, #16]
 8003e42:	fb02 f303 	mul.w	r3, r2, r3
 8003e46:	61fb      	str	r3, [r7, #28]
 8003e48:	e004      	b.n	8003e54 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003e4a:	693b      	ldr	r3, [r7, #16]
 8003e4c:	4a34      	ldr	r2, [pc, #208]	@ (8003f20 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8003e4e:	fb02 f303 	mul.w	r3, r2, r3
 8003e52:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8003e54:	4b2e      	ldr	r3, [pc, #184]	@ (8003f10 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003e56:	685b      	ldr	r3, [r3, #4]
 8003e58:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003e5c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003e60:	d102      	bne.n	8003e68 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 8003e62:	69fb      	ldr	r3, [r7, #28]
 8003e64:	61bb      	str	r3, [r7, #24]
      break;
 8003e66:	e04a      	b.n	8003efe <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 8003e68:	69fb      	ldr	r3, [r7, #28]
 8003e6a:	005b      	lsls	r3, r3, #1
 8003e6c:	4a2d      	ldr	r2, [pc, #180]	@ (8003f24 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8003e6e:	fba2 2303 	umull	r2, r3, r2, r3
 8003e72:	085b      	lsrs	r3, r3, #1
 8003e74:	61bb      	str	r3, [r7, #24]
      break;
 8003e76:	e042      	b.n	8003efe <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 8003e78:	4b25      	ldr	r3, [pc, #148]	@ (8003f10 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003e7a:	6a1b      	ldr	r3, [r3, #32]
 8003e7c:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003e84:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003e88:	d108      	bne.n	8003e9c <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	f003 0302 	and.w	r3, r3, #2
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d003      	beq.n	8003e9c <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8003e94:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003e98:	61bb      	str	r3, [r7, #24]
 8003e9a:	e01f      	b.n	8003edc <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003ea2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003ea6:	d109      	bne.n	8003ebc <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8003ea8:	4b19      	ldr	r3, [pc, #100]	@ (8003f10 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003eaa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003eac:	f003 0302 	and.w	r3, r3, #2
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d003      	beq.n	8003ebc <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8003eb4:	f649 4340 	movw	r3, #40000	@ 0x9c40
 8003eb8:	61bb      	str	r3, [r7, #24]
 8003eba:	e00f      	b.n	8003edc <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003ec2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003ec6:	d11c      	bne.n	8003f02 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8003ec8:	4b11      	ldr	r3, [pc, #68]	@ (8003f10 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d016      	beq.n	8003f02 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8003ed4:	f24f 4324 	movw	r3, #62500	@ 0xf424
 8003ed8:	61bb      	str	r3, [r7, #24]
      break;
 8003eda:	e012      	b.n	8003f02 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8003edc:	e011      	b.n	8003f02 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8003ede:	f7ff fe85 	bl	8003bec <HAL_RCC_GetPCLK2Freq>
 8003ee2:	4602      	mov	r2, r0
 8003ee4:	4b0a      	ldr	r3, [pc, #40]	@ (8003f10 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003ee6:	685b      	ldr	r3, [r3, #4]
 8003ee8:	0b9b      	lsrs	r3, r3, #14
 8003eea:	f003 0303 	and.w	r3, r3, #3
 8003eee:	3301      	adds	r3, #1
 8003ef0:	005b      	lsls	r3, r3, #1
 8003ef2:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ef6:	61bb      	str	r3, [r7, #24]
      break;
 8003ef8:	e004      	b.n	8003f04 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8003efa:	bf00      	nop
 8003efc:	e002      	b.n	8003f04 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8003efe:	bf00      	nop
 8003f00:	e000      	b.n	8003f04 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8003f02:	bf00      	nop
    }
  }
  return (frequency);
 8003f04:	69bb      	ldr	r3, [r7, #24]
}
 8003f06:	4618      	mov	r0, r3
 8003f08:	3720      	adds	r7, #32
 8003f0a:	46bd      	mov	sp, r7
 8003f0c:	bd80      	pop	{r7, pc}
 8003f0e:	bf00      	nop
 8003f10:	40021000 	.word	0x40021000
 8003f14:	080097e8 	.word	0x080097e8
 8003f18:	080097f8 	.word	0x080097f8
 8003f1c:	007a1200 	.word	0x007a1200
 8003f20:	003d0900 	.word	0x003d0900
 8003f24:	aaaaaaab 	.word	0xaaaaaaab

08003f28 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003f28:	b580      	push	{r7, lr}
 8003f2a:	b082      	sub	sp, #8
 8003f2c:	af00      	add	r7, sp, #0
 8003f2e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d101      	bne.n	8003f3a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003f36:	2301      	movs	r3, #1
 8003f38:	e076      	b.n	8004028 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d108      	bne.n	8003f54 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	685b      	ldr	r3, [r3, #4]
 8003f46:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003f4a:	d009      	beq.n	8003f60 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	2200      	movs	r2, #0
 8003f50:	61da      	str	r2, [r3, #28]
 8003f52:	e005      	b.n	8003f60 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	2200      	movs	r2, #0
 8003f58:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	2200      	movs	r2, #0
 8003f5e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	2200      	movs	r2, #0
 8003f64:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003f6c:	b2db      	uxtb	r3, r3
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d106      	bne.n	8003f80 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	2200      	movs	r2, #0
 8003f76:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003f7a:	6878      	ldr	r0, [r7, #4]
 8003f7c:	f7fd fb40 	bl	8001600 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	2202      	movs	r2, #2
 8003f84:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	681a      	ldr	r2, [r3, #0]
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003f96:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	685b      	ldr	r3, [r3, #4]
 8003f9c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	689b      	ldr	r3, [r3, #8]
 8003fa4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003fa8:	431a      	orrs	r2, r3
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	68db      	ldr	r3, [r3, #12]
 8003fae:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003fb2:	431a      	orrs	r2, r3
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	691b      	ldr	r3, [r3, #16]
 8003fb8:	f003 0302 	and.w	r3, r3, #2
 8003fbc:	431a      	orrs	r2, r3
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	695b      	ldr	r3, [r3, #20]
 8003fc2:	f003 0301 	and.w	r3, r3, #1
 8003fc6:	431a      	orrs	r2, r3
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	699b      	ldr	r3, [r3, #24]
 8003fcc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003fd0:	431a      	orrs	r2, r3
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	69db      	ldr	r3, [r3, #28]
 8003fd6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003fda:	431a      	orrs	r2, r3
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	6a1b      	ldr	r3, [r3, #32]
 8003fe0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003fe4:	ea42 0103 	orr.w	r1, r2, r3
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fec:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	430a      	orrs	r2, r1
 8003ff6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	699b      	ldr	r3, [r3, #24]
 8003ffc:	0c1a      	lsrs	r2, r3, #16
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	f002 0204 	and.w	r2, r2, #4
 8004006:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	69da      	ldr	r2, [r3, #28]
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004016:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	2200      	movs	r2, #0
 800401c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	2201      	movs	r2, #1
 8004022:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8004026:	2300      	movs	r3, #0
}
 8004028:	4618      	mov	r0, r3
 800402a:	3708      	adds	r7, #8
 800402c:	46bd      	mov	sp, r7
 800402e:	bd80      	pop	{r7, pc}

08004030 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004030:	b580      	push	{r7, lr}
 8004032:	b088      	sub	sp, #32
 8004034:	af00      	add	r7, sp, #0
 8004036:	60f8      	str	r0, [r7, #12]
 8004038:	60b9      	str	r1, [r7, #8]
 800403a:	603b      	str	r3, [r7, #0]
 800403c:	4613      	mov	r3, r2
 800403e:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004040:	f7fe fa8c 	bl	800255c <HAL_GetTick>
 8004044:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8004046:	88fb      	ldrh	r3, [r7, #6]
 8004048:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004050:	b2db      	uxtb	r3, r3
 8004052:	2b01      	cmp	r3, #1
 8004054:	d001      	beq.n	800405a <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8004056:	2302      	movs	r3, #2
 8004058:	e12a      	b.n	80042b0 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 800405a:	68bb      	ldr	r3, [r7, #8]
 800405c:	2b00      	cmp	r3, #0
 800405e:	d002      	beq.n	8004066 <HAL_SPI_Transmit+0x36>
 8004060:	88fb      	ldrh	r3, [r7, #6]
 8004062:	2b00      	cmp	r3, #0
 8004064:	d101      	bne.n	800406a <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8004066:	2301      	movs	r3, #1
 8004068:	e122      	b.n	80042b0 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004070:	2b01      	cmp	r3, #1
 8004072:	d101      	bne.n	8004078 <HAL_SPI_Transmit+0x48>
 8004074:	2302      	movs	r3, #2
 8004076:	e11b      	b.n	80042b0 <HAL_SPI_Transmit+0x280>
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	2201      	movs	r2, #1
 800407c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	2203      	movs	r2, #3
 8004084:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	2200      	movs	r2, #0
 800408c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	68ba      	ldr	r2, [r7, #8]
 8004092:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	88fa      	ldrh	r2, [r7, #6]
 8004098:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	88fa      	ldrh	r2, [r7, #6]
 800409e:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	2200      	movs	r2, #0
 80040a4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	2200      	movs	r2, #0
 80040aa:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	2200      	movs	r2, #0
 80040b0:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	2200      	movs	r2, #0
 80040b6:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	2200      	movs	r2, #0
 80040bc:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	689b      	ldr	r3, [r3, #8]
 80040c2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80040c6:	d10f      	bne.n	80040e8 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	681a      	ldr	r2, [r3, #0]
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80040d6:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	681a      	ldr	r2, [r3, #0]
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80040e6:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80040f2:	2b40      	cmp	r3, #64	@ 0x40
 80040f4:	d007      	beq.n	8004106 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	681a      	ldr	r2, [r3, #0]
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004104:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	68db      	ldr	r3, [r3, #12]
 800410a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800410e:	d152      	bne.n	80041b6 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	685b      	ldr	r3, [r3, #4]
 8004114:	2b00      	cmp	r3, #0
 8004116:	d002      	beq.n	800411e <HAL_SPI_Transmit+0xee>
 8004118:	8b7b      	ldrh	r3, [r7, #26]
 800411a:	2b01      	cmp	r3, #1
 800411c:	d145      	bne.n	80041aa <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004122:	881a      	ldrh	r2, [r3, #0]
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800412e:	1c9a      	adds	r2, r3, #2
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004138:	b29b      	uxth	r3, r3
 800413a:	3b01      	subs	r3, #1
 800413c:	b29a      	uxth	r2, r3
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004142:	e032      	b.n	80041aa <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	689b      	ldr	r3, [r3, #8]
 800414a:	f003 0302 	and.w	r3, r3, #2
 800414e:	2b02      	cmp	r3, #2
 8004150:	d112      	bne.n	8004178 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004156:	881a      	ldrh	r2, [r3, #0]
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004162:	1c9a      	adds	r2, r3, #2
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800416c:	b29b      	uxth	r3, r3
 800416e:	3b01      	subs	r3, #1
 8004170:	b29a      	uxth	r2, r3
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004176:	e018      	b.n	80041aa <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004178:	f7fe f9f0 	bl	800255c <HAL_GetTick>
 800417c:	4602      	mov	r2, r0
 800417e:	69fb      	ldr	r3, [r7, #28]
 8004180:	1ad3      	subs	r3, r2, r3
 8004182:	683a      	ldr	r2, [r7, #0]
 8004184:	429a      	cmp	r2, r3
 8004186:	d803      	bhi.n	8004190 <HAL_SPI_Transmit+0x160>
 8004188:	683b      	ldr	r3, [r7, #0]
 800418a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800418e:	d102      	bne.n	8004196 <HAL_SPI_Transmit+0x166>
 8004190:	683b      	ldr	r3, [r7, #0]
 8004192:	2b00      	cmp	r3, #0
 8004194:	d109      	bne.n	80041aa <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	2201      	movs	r2, #1
 800419a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	2200      	movs	r2, #0
 80041a2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80041a6:	2303      	movs	r3, #3
 80041a8:	e082      	b.n	80042b0 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80041ae:	b29b      	uxth	r3, r3
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d1c7      	bne.n	8004144 <HAL_SPI_Transmit+0x114>
 80041b4:	e053      	b.n	800425e <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	685b      	ldr	r3, [r3, #4]
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d002      	beq.n	80041c4 <HAL_SPI_Transmit+0x194>
 80041be:	8b7b      	ldrh	r3, [r7, #26]
 80041c0:	2b01      	cmp	r3, #1
 80041c2:	d147      	bne.n	8004254 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	330c      	adds	r3, #12
 80041ce:	7812      	ldrb	r2, [r2, #0]
 80041d0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041d6:	1c5a      	adds	r2, r3, #1
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80041e0:	b29b      	uxth	r3, r3
 80041e2:	3b01      	subs	r3, #1
 80041e4:	b29a      	uxth	r2, r3
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 80041ea:	e033      	b.n	8004254 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	689b      	ldr	r3, [r3, #8]
 80041f2:	f003 0302 	and.w	r3, r3, #2
 80041f6:	2b02      	cmp	r3, #2
 80041f8:	d113      	bne.n	8004222 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	330c      	adds	r3, #12
 8004204:	7812      	ldrb	r2, [r2, #0]
 8004206:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800420c:	1c5a      	adds	r2, r3, #1
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004216:	b29b      	uxth	r3, r3
 8004218:	3b01      	subs	r3, #1
 800421a:	b29a      	uxth	r2, r3
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004220:	e018      	b.n	8004254 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004222:	f7fe f99b 	bl	800255c <HAL_GetTick>
 8004226:	4602      	mov	r2, r0
 8004228:	69fb      	ldr	r3, [r7, #28]
 800422a:	1ad3      	subs	r3, r2, r3
 800422c:	683a      	ldr	r2, [r7, #0]
 800422e:	429a      	cmp	r2, r3
 8004230:	d803      	bhi.n	800423a <HAL_SPI_Transmit+0x20a>
 8004232:	683b      	ldr	r3, [r7, #0]
 8004234:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004238:	d102      	bne.n	8004240 <HAL_SPI_Transmit+0x210>
 800423a:	683b      	ldr	r3, [r7, #0]
 800423c:	2b00      	cmp	r3, #0
 800423e:	d109      	bne.n	8004254 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	2201      	movs	r2, #1
 8004244:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	2200      	movs	r2, #0
 800424c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004250:	2303      	movs	r3, #3
 8004252:	e02d      	b.n	80042b0 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004258:	b29b      	uxth	r3, r3
 800425a:	2b00      	cmp	r3, #0
 800425c:	d1c6      	bne.n	80041ec <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800425e:	69fa      	ldr	r2, [r7, #28]
 8004260:	6839      	ldr	r1, [r7, #0]
 8004262:	68f8      	ldr	r0, [r7, #12]
 8004264:	f000 f8b0 	bl	80043c8 <SPI_EndRxTxTransaction>
 8004268:	4603      	mov	r3, r0
 800426a:	2b00      	cmp	r3, #0
 800426c:	d002      	beq.n	8004274 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	2220      	movs	r2, #32
 8004272:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	689b      	ldr	r3, [r3, #8]
 8004278:	2b00      	cmp	r3, #0
 800427a:	d10a      	bne.n	8004292 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800427c:	2300      	movs	r3, #0
 800427e:	617b      	str	r3, [r7, #20]
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	68db      	ldr	r3, [r3, #12]
 8004286:	617b      	str	r3, [r7, #20]
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	689b      	ldr	r3, [r3, #8]
 800428e:	617b      	str	r3, [r7, #20]
 8004290:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	2201      	movs	r2, #1
 8004296:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	2200      	movs	r2, #0
 800429e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d001      	beq.n	80042ae <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 80042aa:	2301      	movs	r3, #1
 80042ac:	e000      	b.n	80042b0 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 80042ae:	2300      	movs	r3, #0
  }
}
 80042b0:	4618      	mov	r0, r3
 80042b2:	3720      	adds	r7, #32
 80042b4:	46bd      	mov	sp, r7
 80042b6:	bd80      	pop	{r7, pc}

080042b8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80042b8:	b580      	push	{r7, lr}
 80042ba:	b088      	sub	sp, #32
 80042bc:	af00      	add	r7, sp, #0
 80042be:	60f8      	str	r0, [r7, #12]
 80042c0:	60b9      	str	r1, [r7, #8]
 80042c2:	603b      	str	r3, [r7, #0]
 80042c4:	4613      	mov	r3, r2
 80042c6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80042c8:	f7fe f948 	bl	800255c <HAL_GetTick>
 80042cc:	4602      	mov	r2, r0
 80042ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042d0:	1a9b      	subs	r3, r3, r2
 80042d2:	683a      	ldr	r2, [r7, #0]
 80042d4:	4413      	add	r3, r2
 80042d6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80042d8:	f7fe f940 	bl	800255c <HAL_GetTick>
 80042dc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80042de:	4b39      	ldr	r3, [pc, #228]	@ (80043c4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	015b      	lsls	r3, r3, #5
 80042e4:	0d1b      	lsrs	r3, r3, #20
 80042e6:	69fa      	ldr	r2, [r7, #28]
 80042e8:	fb02 f303 	mul.w	r3, r2, r3
 80042ec:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80042ee:	e054      	b.n	800439a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80042f0:	683b      	ldr	r3, [r7, #0]
 80042f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042f6:	d050      	beq.n	800439a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80042f8:	f7fe f930 	bl	800255c <HAL_GetTick>
 80042fc:	4602      	mov	r2, r0
 80042fe:	69bb      	ldr	r3, [r7, #24]
 8004300:	1ad3      	subs	r3, r2, r3
 8004302:	69fa      	ldr	r2, [r7, #28]
 8004304:	429a      	cmp	r2, r3
 8004306:	d902      	bls.n	800430e <SPI_WaitFlagStateUntilTimeout+0x56>
 8004308:	69fb      	ldr	r3, [r7, #28]
 800430a:	2b00      	cmp	r3, #0
 800430c:	d13d      	bne.n	800438a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	685a      	ldr	r2, [r3, #4]
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800431c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	685b      	ldr	r3, [r3, #4]
 8004322:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004326:	d111      	bne.n	800434c <SPI_WaitFlagStateUntilTimeout+0x94>
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	689b      	ldr	r3, [r3, #8]
 800432c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004330:	d004      	beq.n	800433c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	689b      	ldr	r3, [r3, #8]
 8004336:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800433a:	d107      	bne.n	800434c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	681a      	ldr	r2, [r3, #0]
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800434a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004350:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004354:	d10f      	bne.n	8004376 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	681a      	ldr	r2, [r3, #0]
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004364:	601a      	str	r2, [r3, #0]
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	681a      	ldr	r2, [r3, #0]
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004374:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	2201      	movs	r2, #1
 800437a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	2200      	movs	r2, #0
 8004382:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8004386:	2303      	movs	r3, #3
 8004388:	e017      	b.n	80043ba <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800438a:	697b      	ldr	r3, [r7, #20]
 800438c:	2b00      	cmp	r3, #0
 800438e:	d101      	bne.n	8004394 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004390:	2300      	movs	r3, #0
 8004392:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004394:	697b      	ldr	r3, [r7, #20]
 8004396:	3b01      	subs	r3, #1
 8004398:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	689a      	ldr	r2, [r3, #8]
 80043a0:	68bb      	ldr	r3, [r7, #8]
 80043a2:	4013      	ands	r3, r2
 80043a4:	68ba      	ldr	r2, [r7, #8]
 80043a6:	429a      	cmp	r2, r3
 80043a8:	bf0c      	ite	eq
 80043aa:	2301      	moveq	r3, #1
 80043ac:	2300      	movne	r3, #0
 80043ae:	b2db      	uxtb	r3, r3
 80043b0:	461a      	mov	r2, r3
 80043b2:	79fb      	ldrb	r3, [r7, #7]
 80043b4:	429a      	cmp	r2, r3
 80043b6:	d19b      	bne.n	80042f0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80043b8:	2300      	movs	r3, #0
}
 80043ba:	4618      	mov	r0, r3
 80043bc:	3720      	adds	r7, #32
 80043be:	46bd      	mov	sp, r7
 80043c0:	bd80      	pop	{r7, pc}
 80043c2:	bf00      	nop
 80043c4:	2000000c 	.word	0x2000000c

080043c8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80043c8:	b580      	push	{r7, lr}
 80043ca:	b086      	sub	sp, #24
 80043cc:	af02      	add	r7, sp, #8
 80043ce:	60f8      	str	r0, [r7, #12]
 80043d0:	60b9      	str	r1, [r7, #8]
 80043d2:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	9300      	str	r3, [sp, #0]
 80043d8:	68bb      	ldr	r3, [r7, #8]
 80043da:	2201      	movs	r2, #1
 80043dc:	2102      	movs	r1, #2
 80043de:	68f8      	ldr	r0, [r7, #12]
 80043e0:	f7ff ff6a 	bl	80042b8 <SPI_WaitFlagStateUntilTimeout>
 80043e4:	4603      	mov	r3, r0
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d007      	beq.n	80043fa <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043ee:	f043 0220 	orr.w	r2, r3, #32
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80043f6:	2303      	movs	r3, #3
 80043f8:	e013      	b.n	8004422 <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	9300      	str	r3, [sp, #0]
 80043fe:	68bb      	ldr	r3, [r7, #8]
 8004400:	2200      	movs	r2, #0
 8004402:	2180      	movs	r1, #128	@ 0x80
 8004404:	68f8      	ldr	r0, [r7, #12]
 8004406:	f7ff ff57 	bl	80042b8 <SPI_WaitFlagStateUntilTimeout>
 800440a:	4603      	mov	r3, r0
 800440c:	2b00      	cmp	r3, #0
 800440e:	d007      	beq.n	8004420 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004414:	f043 0220 	orr.w	r2, r3, #32
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800441c:	2303      	movs	r3, #3
 800441e:	e000      	b.n	8004422 <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 8004420:	2300      	movs	r3, #0
}
 8004422:	4618      	mov	r0, r3
 8004424:	3710      	adds	r7, #16
 8004426:	46bd      	mov	sp, r7
 8004428:	bd80      	pop	{r7, pc}

0800442a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800442a:	b580      	push	{r7, lr}
 800442c:	b082      	sub	sp, #8
 800442e:	af00      	add	r7, sp, #0
 8004430:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	2b00      	cmp	r3, #0
 8004436:	d101      	bne.n	800443c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004438:	2301      	movs	r3, #1
 800443a:	e041      	b.n	80044c0 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004442:	b2db      	uxtb	r3, r3
 8004444:	2b00      	cmp	r3, #0
 8004446:	d106      	bne.n	8004456 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	2200      	movs	r2, #0
 800444c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004450:	6878      	ldr	r0, [r7, #4]
 8004452:	f7fd f92f 	bl	80016b4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	2202      	movs	r2, #2
 800445a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681a      	ldr	r2, [r3, #0]
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	3304      	adds	r3, #4
 8004466:	4619      	mov	r1, r3
 8004468:	4610      	mov	r0, r2
 800446a:	f000 fa0f 	bl	800488c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	2201      	movs	r2, #1
 8004472:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	2201      	movs	r2, #1
 800447a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	2201      	movs	r2, #1
 8004482:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	2201      	movs	r2, #1
 800448a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	2201      	movs	r2, #1
 8004492:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	2201      	movs	r2, #1
 800449a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	2201      	movs	r2, #1
 80044a2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	2201      	movs	r2, #1
 80044aa:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	2201      	movs	r2, #1
 80044b2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	2201      	movs	r2, #1
 80044ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80044be:	2300      	movs	r3, #0
}
 80044c0:	4618      	mov	r0, r3
 80044c2:	3708      	adds	r7, #8
 80044c4:	46bd      	mov	sp, r7
 80044c6:	bd80      	pop	{r7, pc}

080044c8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80044c8:	b580      	push	{r7, lr}
 80044ca:	b082      	sub	sp, #8
 80044cc:	af00      	add	r7, sp, #0
 80044ce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d101      	bne.n	80044da <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80044d6:	2301      	movs	r3, #1
 80044d8:	e041      	b.n	800455e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80044e0:	b2db      	uxtb	r3, r3
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d106      	bne.n	80044f4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	2200      	movs	r2, #0
 80044ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80044ee:	6878      	ldr	r0, [r7, #4]
 80044f0:	f000 f839 	bl	8004566 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	2202      	movs	r2, #2
 80044f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681a      	ldr	r2, [r3, #0]
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	3304      	adds	r3, #4
 8004504:	4619      	mov	r1, r3
 8004506:	4610      	mov	r0, r2
 8004508:	f000 f9c0 	bl	800488c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	2201      	movs	r2, #1
 8004510:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	2201      	movs	r2, #1
 8004518:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	2201      	movs	r2, #1
 8004520:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	2201      	movs	r2, #1
 8004528:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	2201      	movs	r2, #1
 8004530:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	2201      	movs	r2, #1
 8004538:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	2201      	movs	r2, #1
 8004540:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	2201      	movs	r2, #1
 8004548:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	2201      	movs	r2, #1
 8004550:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	2201      	movs	r2, #1
 8004558:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800455c:	2300      	movs	r3, #0
}
 800455e:	4618      	mov	r0, r3
 8004560:	3708      	adds	r7, #8
 8004562:	46bd      	mov	sp, r7
 8004564:	bd80      	pop	{r7, pc}

08004566 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004566:	b480      	push	{r7}
 8004568:	b083      	sub	sp, #12
 800456a:	af00      	add	r7, sp, #0
 800456c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800456e:	bf00      	nop
 8004570:	370c      	adds	r7, #12
 8004572:	46bd      	mov	sp, r7
 8004574:	bc80      	pop	{r7}
 8004576:	4770      	bx	lr

08004578 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004578:	b580      	push	{r7, lr}
 800457a:	b086      	sub	sp, #24
 800457c:	af00      	add	r7, sp, #0
 800457e:	60f8      	str	r0, [r7, #12]
 8004580:	60b9      	str	r1, [r7, #8]
 8004582:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004584:	2300      	movs	r3, #0
 8004586:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800458e:	2b01      	cmp	r3, #1
 8004590:	d101      	bne.n	8004596 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004592:	2302      	movs	r3, #2
 8004594:	e0ae      	b.n	80046f4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	2201      	movs	r2, #1
 800459a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	2b0c      	cmp	r3, #12
 80045a2:	f200 809f 	bhi.w	80046e4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80045a6:	a201      	add	r2, pc, #4	@ (adr r2, 80045ac <HAL_TIM_PWM_ConfigChannel+0x34>)
 80045a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045ac:	080045e1 	.word	0x080045e1
 80045b0:	080046e5 	.word	0x080046e5
 80045b4:	080046e5 	.word	0x080046e5
 80045b8:	080046e5 	.word	0x080046e5
 80045bc:	08004621 	.word	0x08004621
 80045c0:	080046e5 	.word	0x080046e5
 80045c4:	080046e5 	.word	0x080046e5
 80045c8:	080046e5 	.word	0x080046e5
 80045cc:	08004663 	.word	0x08004663
 80045d0:	080046e5 	.word	0x080046e5
 80045d4:	080046e5 	.word	0x080046e5
 80045d8:	080046e5 	.word	0x080046e5
 80045dc:	080046a3 	.word	0x080046a3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	68b9      	ldr	r1, [r7, #8]
 80045e6:	4618      	mov	r0, r3
 80045e8:	f000 f9be 	bl	8004968 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	699a      	ldr	r2, [r3, #24]
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	f042 0208 	orr.w	r2, r2, #8
 80045fa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	699a      	ldr	r2, [r3, #24]
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	f022 0204 	bic.w	r2, r2, #4
 800460a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	6999      	ldr	r1, [r3, #24]
 8004612:	68bb      	ldr	r3, [r7, #8]
 8004614:	691a      	ldr	r2, [r3, #16]
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	430a      	orrs	r2, r1
 800461c:	619a      	str	r2, [r3, #24]
      break;
 800461e:	e064      	b.n	80046ea <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	68b9      	ldr	r1, [r7, #8]
 8004626:	4618      	mov	r0, r3
 8004628:	f000 fa04 	bl	8004a34 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	699a      	ldr	r2, [r3, #24]
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800463a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	699a      	ldr	r2, [r3, #24]
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800464a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	6999      	ldr	r1, [r3, #24]
 8004652:	68bb      	ldr	r3, [r7, #8]
 8004654:	691b      	ldr	r3, [r3, #16]
 8004656:	021a      	lsls	r2, r3, #8
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	430a      	orrs	r2, r1
 800465e:	619a      	str	r2, [r3, #24]
      break;
 8004660:	e043      	b.n	80046ea <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	68b9      	ldr	r1, [r7, #8]
 8004668:	4618      	mov	r0, r3
 800466a:	f000 fa4d 	bl	8004b08 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	69da      	ldr	r2, [r3, #28]
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	f042 0208 	orr.w	r2, r2, #8
 800467c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	69da      	ldr	r2, [r3, #28]
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	f022 0204 	bic.w	r2, r2, #4
 800468c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	69d9      	ldr	r1, [r3, #28]
 8004694:	68bb      	ldr	r3, [r7, #8]
 8004696:	691a      	ldr	r2, [r3, #16]
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	430a      	orrs	r2, r1
 800469e:	61da      	str	r2, [r3, #28]
      break;
 80046a0:	e023      	b.n	80046ea <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	68b9      	ldr	r1, [r7, #8]
 80046a8:	4618      	mov	r0, r3
 80046aa:	f000 fa97 	bl	8004bdc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	69da      	ldr	r2, [r3, #28]
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80046bc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	69da      	ldr	r2, [r3, #28]
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80046cc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	69d9      	ldr	r1, [r3, #28]
 80046d4:	68bb      	ldr	r3, [r7, #8]
 80046d6:	691b      	ldr	r3, [r3, #16]
 80046d8:	021a      	lsls	r2, r3, #8
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	430a      	orrs	r2, r1
 80046e0:	61da      	str	r2, [r3, #28]
      break;
 80046e2:	e002      	b.n	80046ea <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80046e4:	2301      	movs	r3, #1
 80046e6:	75fb      	strb	r3, [r7, #23]
      break;
 80046e8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	2200      	movs	r2, #0
 80046ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80046f2:	7dfb      	ldrb	r3, [r7, #23]
}
 80046f4:	4618      	mov	r0, r3
 80046f6:	3718      	adds	r7, #24
 80046f8:	46bd      	mov	sp, r7
 80046fa:	bd80      	pop	{r7, pc}

080046fc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80046fc:	b580      	push	{r7, lr}
 80046fe:	b084      	sub	sp, #16
 8004700:	af00      	add	r7, sp, #0
 8004702:	6078      	str	r0, [r7, #4]
 8004704:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004706:	2300      	movs	r3, #0
 8004708:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004710:	2b01      	cmp	r3, #1
 8004712:	d101      	bne.n	8004718 <HAL_TIM_ConfigClockSource+0x1c>
 8004714:	2302      	movs	r3, #2
 8004716:	e0b4      	b.n	8004882 <HAL_TIM_ConfigClockSource+0x186>
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	2201      	movs	r2, #1
 800471c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	2202      	movs	r2, #2
 8004724:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	689b      	ldr	r3, [r3, #8]
 800472e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004730:	68bb      	ldr	r3, [r7, #8]
 8004732:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004736:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004738:	68bb      	ldr	r3, [r7, #8]
 800473a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800473e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	68ba      	ldr	r2, [r7, #8]
 8004746:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004748:	683b      	ldr	r3, [r7, #0]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004750:	d03e      	beq.n	80047d0 <HAL_TIM_ConfigClockSource+0xd4>
 8004752:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004756:	f200 8087 	bhi.w	8004868 <HAL_TIM_ConfigClockSource+0x16c>
 800475a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800475e:	f000 8086 	beq.w	800486e <HAL_TIM_ConfigClockSource+0x172>
 8004762:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004766:	d87f      	bhi.n	8004868 <HAL_TIM_ConfigClockSource+0x16c>
 8004768:	2b70      	cmp	r3, #112	@ 0x70
 800476a:	d01a      	beq.n	80047a2 <HAL_TIM_ConfigClockSource+0xa6>
 800476c:	2b70      	cmp	r3, #112	@ 0x70
 800476e:	d87b      	bhi.n	8004868 <HAL_TIM_ConfigClockSource+0x16c>
 8004770:	2b60      	cmp	r3, #96	@ 0x60
 8004772:	d050      	beq.n	8004816 <HAL_TIM_ConfigClockSource+0x11a>
 8004774:	2b60      	cmp	r3, #96	@ 0x60
 8004776:	d877      	bhi.n	8004868 <HAL_TIM_ConfigClockSource+0x16c>
 8004778:	2b50      	cmp	r3, #80	@ 0x50
 800477a:	d03c      	beq.n	80047f6 <HAL_TIM_ConfigClockSource+0xfa>
 800477c:	2b50      	cmp	r3, #80	@ 0x50
 800477e:	d873      	bhi.n	8004868 <HAL_TIM_ConfigClockSource+0x16c>
 8004780:	2b40      	cmp	r3, #64	@ 0x40
 8004782:	d058      	beq.n	8004836 <HAL_TIM_ConfigClockSource+0x13a>
 8004784:	2b40      	cmp	r3, #64	@ 0x40
 8004786:	d86f      	bhi.n	8004868 <HAL_TIM_ConfigClockSource+0x16c>
 8004788:	2b30      	cmp	r3, #48	@ 0x30
 800478a:	d064      	beq.n	8004856 <HAL_TIM_ConfigClockSource+0x15a>
 800478c:	2b30      	cmp	r3, #48	@ 0x30
 800478e:	d86b      	bhi.n	8004868 <HAL_TIM_ConfigClockSource+0x16c>
 8004790:	2b20      	cmp	r3, #32
 8004792:	d060      	beq.n	8004856 <HAL_TIM_ConfigClockSource+0x15a>
 8004794:	2b20      	cmp	r3, #32
 8004796:	d867      	bhi.n	8004868 <HAL_TIM_ConfigClockSource+0x16c>
 8004798:	2b00      	cmp	r3, #0
 800479a:	d05c      	beq.n	8004856 <HAL_TIM_ConfigClockSource+0x15a>
 800479c:	2b10      	cmp	r3, #16
 800479e:	d05a      	beq.n	8004856 <HAL_TIM_ConfigClockSource+0x15a>
 80047a0:	e062      	b.n	8004868 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80047a6:	683b      	ldr	r3, [r7, #0]
 80047a8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80047aa:	683b      	ldr	r3, [r7, #0]
 80047ac:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80047ae:	683b      	ldr	r3, [r7, #0]
 80047b0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80047b2:	f000 fad8 	bl	8004d66 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	689b      	ldr	r3, [r3, #8]
 80047bc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80047be:	68bb      	ldr	r3, [r7, #8]
 80047c0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80047c4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	68ba      	ldr	r2, [r7, #8]
 80047cc:	609a      	str	r2, [r3, #8]
      break;
 80047ce:	e04f      	b.n	8004870 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80047d4:	683b      	ldr	r3, [r7, #0]
 80047d6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80047d8:	683b      	ldr	r3, [r7, #0]
 80047da:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80047dc:	683b      	ldr	r3, [r7, #0]
 80047de:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80047e0:	f000 fac1 	bl	8004d66 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	689a      	ldr	r2, [r3, #8]
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80047f2:	609a      	str	r2, [r3, #8]
      break;
 80047f4:	e03c      	b.n	8004870 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80047fa:	683b      	ldr	r3, [r7, #0]
 80047fc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80047fe:	683b      	ldr	r3, [r7, #0]
 8004800:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004802:	461a      	mov	r2, r3
 8004804:	f000 fa38 	bl	8004c78 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	2150      	movs	r1, #80	@ 0x50
 800480e:	4618      	mov	r0, r3
 8004810:	f000 fa8f 	bl	8004d32 <TIM_ITRx_SetConfig>
      break;
 8004814:	e02c      	b.n	8004870 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800481a:	683b      	ldr	r3, [r7, #0]
 800481c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800481e:	683b      	ldr	r3, [r7, #0]
 8004820:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004822:	461a      	mov	r2, r3
 8004824:	f000 fa56 	bl	8004cd4 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	2160      	movs	r1, #96	@ 0x60
 800482e:	4618      	mov	r0, r3
 8004830:	f000 fa7f 	bl	8004d32 <TIM_ITRx_SetConfig>
      break;
 8004834:	e01c      	b.n	8004870 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800483a:	683b      	ldr	r3, [r7, #0]
 800483c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800483e:	683b      	ldr	r3, [r7, #0]
 8004840:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004842:	461a      	mov	r2, r3
 8004844:	f000 fa18 	bl	8004c78 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	2140      	movs	r1, #64	@ 0x40
 800484e:	4618      	mov	r0, r3
 8004850:	f000 fa6f 	bl	8004d32 <TIM_ITRx_SetConfig>
      break;
 8004854:	e00c      	b.n	8004870 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681a      	ldr	r2, [r3, #0]
 800485a:	683b      	ldr	r3, [r7, #0]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	4619      	mov	r1, r3
 8004860:	4610      	mov	r0, r2
 8004862:	f000 fa66 	bl	8004d32 <TIM_ITRx_SetConfig>
      break;
 8004866:	e003      	b.n	8004870 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004868:	2301      	movs	r3, #1
 800486a:	73fb      	strb	r3, [r7, #15]
      break;
 800486c:	e000      	b.n	8004870 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800486e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	2201      	movs	r2, #1
 8004874:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	2200      	movs	r2, #0
 800487c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004880:	7bfb      	ldrb	r3, [r7, #15]
}
 8004882:	4618      	mov	r0, r3
 8004884:	3710      	adds	r7, #16
 8004886:	46bd      	mov	sp, r7
 8004888:	bd80      	pop	{r7, pc}
	...

0800488c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800488c:	b480      	push	{r7}
 800488e:	b085      	sub	sp, #20
 8004890:	af00      	add	r7, sp, #0
 8004892:	6078      	str	r0, [r7, #4]
 8004894:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	4a2f      	ldr	r2, [pc, #188]	@ (800495c <TIM_Base_SetConfig+0xd0>)
 80048a0:	4293      	cmp	r3, r2
 80048a2:	d00b      	beq.n	80048bc <TIM_Base_SetConfig+0x30>
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80048aa:	d007      	beq.n	80048bc <TIM_Base_SetConfig+0x30>
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	4a2c      	ldr	r2, [pc, #176]	@ (8004960 <TIM_Base_SetConfig+0xd4>)
 80048b0:	4293      	cmp	r3, r2
 80048b2:	d003      	beq.n	80048bc <TIM_Base_SetConfig+0x30>
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	4a2b      	ldr	r2, [pc, #172]	@ (8004964 <TIM_Base_SetConfig+0xd8>)
 80048b8:	4293      	cmp	r3, r2
 80048ba:	d108      	bne.n	80048ce <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80048c2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80048c4:	683b      	ldr	r3, [r7, #0]
 80048c6:	685b      	ldr	r3, [r3, #4]
 80048c8:	68fa      	ldr	r2, [r7, #12]
 80048ca:	4313      	orrs	r3, r2
 80048cc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	4a22      	ldr	r2, [pc, #136]	@ (800495c <TIM_Base_SetConfig+0xd0>)
 80048d2:	4293      	cmp	r3, r2
 80048d4:	d00b      	beq.n	80048ee <TIM_Base_SetConfig+0x62>
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80048dc:	d007      	beq.n	80048ee <TIM_Base_SetConfig+0x62>
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	4a1f      	ldr	r2, [pc, #124]	@ (8004960 <TIM_Base_SetConfig+0xd4>)
 80048e2:	4293      	cmp	r3, r2
 80048e4:	d003      	beq.n	80048ee <TIM_Base_SetConfig+0x62>
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	4a1e      	ldr	r2, [pc, #120]	@ (8004964 <TIM_Base_SetConfig+0xd8>)
 80048ea:	4293      	cmp	r3, r2
 80048ec:	d108      	bne.n	8004900 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80048f4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80048f6:	683b      	ldr	r3, [r7, #0]
 80048f8:	68db      	ldr	r3, [r3, #12]
 80048fa:	68fa      	ldr	r2, [r7, #12]
 80048fc:	4313      	orrs	r3, r2
 80048fe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004906:	683b      	ldr	r3, [r7, #0]
 8004908:	695b      	ldr	r3, [r3, #20]
 800490a:	4313      	orrs	r3, r2
 800490c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	68fa      	ldr	r2, [r7, #12]
 8004912:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004914:	683b      	ldr	r3, [r7, #0]
 8004916:	689a      	ldr	r2, [r3, #8]
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800491c:	683b      	ldr	r3, [r7, #0]
 800491e:	681a      	ldr	r2, [r3, #0]
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	4a0d      	ldr	r2, [pc, #52]	@ (800495c <TIM_Base_SetConfig+0xd0>)
 8004928:	4293      	cmp	r3, r2
 800492a:	d103      	bne.n	8004934 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800492c:	683b      	ldr	r3, [r7, #0]
 800492e:	691a      	ldr	r2, [r3, #16]
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	2201      	movs	r2, #1
 8004938:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	691b      	ldr	r3, [r3, #16]
 800493e:	f003 0301 	and.w	r3, r3, #1
 8004942:	2b00      	cmp	r3, #0
 8004944:	d005      	beq.n	8004952 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	691b      	ldr	r3, [r3, #16]
 800494a:	f023 0201 	bic.w	r2, r3, #1
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	611a      	str	r2, [r3, #16]
  }
}
 8004952:	bf00      	nop
 8004954:	3714      	adds	r7, #20
 8004956:	46bd      	mov	sp, r7
 8004958:	bc80      	pop	{r7}
 800495a:	4770      	bx	lr
 800495c:	40012c00 	.word	0x40012c00
 8004960:	40000400 	.word	0x40000400
 8004964:	40000800 	.word	0x40000800

08004968 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004968:	b480      	push	{r7}
 800496a:	b087      	sub	sp, #28
 800496c:	af00      	add	r7, sp, #0
 800496e:	6078      	str	r0, [r7, #4]
 8004970:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	6a1b      	ldr	r3, [r3, #32]
 8004976:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	6a1b      	ldr	r3, [r3, #32]
 800497c:	f023 0201 	bic.w	r2, r3, #1
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	685b      	ldr	r3, [r3, #4]
 8004988:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	699b      	ldr	r3, [r3, #24]
 800498e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004996:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	f023 0303 	bic.w	r3, r3, #3
 800499e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80049a0:	683b      	ldr	r3, [r7, #0]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	68fa      	ldr	r2, [r7, #12]
 80049a6:	4313      	orrs	r3, r2
 80049a8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80049aa:	697b      	ldr	r3, [r7, #20]
 80049ac:	f023 0302 	bic.w	r3, r3, #2
 80049b0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80049b2:	683b      	ldr	r3, [r7, #0]
 80049b4:	689b      	ldr	r3, [r3, #8]
 80049b6:	697a      	ldr	r2, [r7, #20]
 80049b8:	4313      	orrs	r3, r2
 80049ba:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	4a1c      	ldr	r2, [pc, #112]	@ (8004a30 <TIM_OC1_SetConfig+0xc8>)
 80049c0:	4293      	cmp	r3, r2
 80049c2:	d10c      	bne.n	80049de <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80049c4:	697b      	ldr	r3, [r7, #20]
 80049c6:	f023 0308 	bic.w	r3, r3, #8
 80049ca:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80049cc:	683b      	ldr	r3, [r7, #0]
 80049ce:	68db      	ldr	r3, [r3, #12]
 80049d0:	697a      	ldr	r2, [r7, #20]
 80049d2:	4313      	orrs	r3, r2
 80049d4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80049d6:	697b      	ldr	r3, [r7, #20]
 80049d8:	f023 0304 	bic.w	r3, r3, #4
 80049dc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	4a13      	ldr	r2, [pc, #76]	@ (8004a30 <TIM_OC1_SetConfig+0xc8>)
 80049e2:	4293      	cmp	r3, r2
 80049e4:	d111      	bne.n	8004a0a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80049e6:	693b      	ldr	r3, [r7, #16]
 80049e8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80049ec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80049ee:	693b      	ldr	r3, [r7, #16]
 80049f0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80049f4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80049f6:	683b      	ldr	r3, [r7, #0]
 80049f8:	695b      	ldr	r3, [r3, #20]
 80049fa:	693a      	ldr	r2, [r7, #16]
 80049fc:	4313      	orrs	r3, r2
 80049fe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004a00:	683b      	ldr	r3, [r7, #0]
 8004a02:	699b      	ldr	r3, [r3, #24]
 8004a04:	693a      	ldr	r2, [r7, #16]
 8004a06:	4313      	orrs	r3, r2
 8004a08:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	693a      	ldr	r2, [r7, #16]
 8004a0e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	68fa      	ldr	r2, [r7, #12]
 8004a14:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004a16:	683b      	ldr	r3, [r7, #0]
 8004a18:	685a      	ldr	r2, [r3, #4]
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	697a      	ldr	r2, [r7, #20]
 8004a22:	621a      	str	r2, [r3, #32]
}
 8004a24:	bf00      	nop
 8004a26:	371c      	adds	r7, #28
 8004a28:	46bd      	mov	sp, r7
 8004a2a:	bc80      	pop	{r7}
 8004a2c:	4770      	bx	lr
 8004a2e:	bf00      	nop
 8004a30:	40012c00 	.word	0x40012c00

08004a34 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004a34:	b480      	push	{r7}
 8004a36:	b087      	sub	sp, #28
 8004a38:	af00      	add	r7, sp, #0
 8004a3a:	6078      	str	r0, [r7, #4]
 8004a3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	6a1b      	ldr	r3, [r3, #32]
 8004a42:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	6a1b      	ldr	r3, [r3, #32]
 8004a48:	f023 0210 	bic.w	r2, r3, #16
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	685b      	ldr	r3, [r3, #4]
 8004a54:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	699b      	ldr	r3, [r3, #24]
 8004a5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004a62:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004a6a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004a6c:	683b      	ldr	r3, [r7, #0]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	021b      	lsls	r3, r3, #8
 8004a72:	68fa      	ldr	r2, [r7, #12]
 8004a74:	4313      	orrs	r3, r2
 8004a76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004a78:	697b      	ldr	r3, [r7, #20]
 8004a7a:	f023 0320 	bic.w	r3, r3, #32
 8004a7e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004a80:	683b      	ldr	r3, [r7, #0]
 8004a82:	689b      	ldr	r3, [r3, #8]
 8004a84:	011b      	lsls	r3, r3, #4
 8004a86:	697a      	ldr	r2, [r7, #20]
 8004a88:	4313      	orrs	r3, r2
 8004a8a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	4a1d      	ldr	r2, [pc, #116]	@ (8004b04 <TIM_OC2_SetConfig+0xd0>)
 8004a90:	4293      	cmp	r3, r2
 8004a92:	d10d      	bne.n	8004ab0 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004a94:	697b      	ldr	r3, [r7, #20]
 8004a96:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004a9a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004a9c:	683b      	ldr	r3, [r7, #0]
 8004a9e:	68db      	ldr	r3, [r3, #12]
 8004aa0:	011b      	lsls	r3, r3, #4
 8004aa2:	697a      	ldr	r2, [r7, #20]
 8004aa4:	4313      	orrs	r3, r2
 8004aa6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004aa8:	697b      	ldr	r3, [r7, #20]
 8004aaa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004aae:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	4a14      	ldr	r2, [pc, #80]	@ (8004b04 <TIM_OC2_SetConfig+0xd0>)
 8004ab4:	4293      	cmp	r3, r2
 8004ab6:	d113      	bne.n	8004ae0 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004ab8:	693b      	ldr	r3, [r7, #16]
 8004aba:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004abe:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004ac0:	693b      	ldr	r3, [r7, #16]
 8004ac2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004ac6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004ac8:	683b      	ldr	r3, [r7, #0]
 8004aca:	695b      	ldr	r3, [r3, #20]
 8004acc:	009b      	lsls	r3, r3, #2
 8004ace:	693a      	ldr	r2, [r7, #16]
 8004ad0:	4313      	orrs	r3, r2
 8004ad2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004ad4:	683b      	ldr	r3, [r7, #0]
 8004ad6:	699b      	ldr	r3, [r3, #24]
 8004ad8:	009b      	lsls	r3, r3, #2
 8004ada:	693a      	ldr	r2, [r7, #16]
 8004adc:	4313      	orrs	r3, r2
 8004ade:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	693a      	ldr	r2, [r7, #16]
 8004ae4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	68fa      	ldr	r2, [r7, #12]
 8004aea:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004aec:	683b      	ldr	r3, [r7, #0]
 8004aee:	685a      	ldr	r2, [r3, #4]
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	697a      	ldr	r2, [r7, #20]
 8004af8:	621a      	str	r2, [r3, #32]
}
 8004afa:	bf00      	nop
 8004afc:	371c      	adds	r7, #28
 8004afe:	46bd      	mov	sp, r7
 8004b00:	bc80      	pop	{r7}
 8004b02:	4770      	bx	lr
 8004b04:	40012c00 	.word	0x40012c00

08004b08 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004b08:	b480      	push	{r7}
 8004b0a:	b087      	sub	sp, #28
 8004b0c:	af00      	add	r7, sp, #0
 8004b0e:	6078      	str	r0, [r7, #4]
 8004b10:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	6a1b      	ldr	r3, [r3, #32]
 8004b16:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	6a1b      	ldr	r3, [r3, #32]
 8004b1c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	685b      	ldr	r3, [r3, #4]
 8004b28:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	69db      	ldr	r3, [r3, #28]
 8004b2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004b36:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	f023 0303 	bic.w	r3, r3, #3
 8004b3e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004b40:	683b      	ldr	r3, [r7, #0]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	68fa      	ldr	r2, [r7, #12]
 8004b46:	4313      	orrs	r3, r2
 8004b48:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004b4a:	697b      	ldr	r3, [r7, #20]
 8004b4c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004b50:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004b52:	683b      	ldr	r3, [r7, #0]
 8004b54:	689b      	ldr	r3, [r3, #8]
 8004b56:	021b      	lsls	r3, r3, #8
 8004b58:	697a      	ldr	r2, [r7, #20]
 8004b5a:	4313      	orrs	r3, r2
 8004b5c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	4a1d      	ldr	r2, [pc, #116]	@ (8004bd8 <TIM_OC3_SetConfig+0xd0>)
 8004b62:	4293      	cmp	r3, r2
 8004b64:	d10d      	bne.n	8004b82 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004b66:	697b      	ldr	r3, [r7, #20]
 8004b68:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004b6c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004b6e:	683b      	ldr	r3, [r7, #0]
 8004b70:	68db      	ldr	r3, [r3, #12]
 8004b72:	021b      	lsls	r3, r3, #8
 8004b74:	697a      	ldr	r2, [r7, #20]
 8004b76:	4313      	orrs	r3, r2
 8004b78:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004b7a:	697b      	ldr	r3, [r7, #20]
 8004b7c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004b80:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	4a14      	ldr	r2, [pc, #80]	@ (8004bd8 <TIM_OC3_SetConfig+0xd0>)
 8004b86:	4293      	cmp	r3, r2
 8004b88:	d113      	bne.n	8004bb2 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004b8a:	693b      	ldr	r3, [r7, #16]
 8004b8c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004b90:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004b92:	693b      	ldr	r3, [r7, #16]
 8004b94:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004b98:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004b9a:	683b      	ldr	r3, [r7, #0]
 8004b9c:	695b      	ldr	r3, [r3, #20]
 8004b9e:	011b      	lsls	r3, r3, #4
 8004ba0:	693a      	ldr	r2, [r7, #16]
 8004ba2:	4313      	orrs	r3, r2
 8004ba4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004ba6:	683b      	ldr	r3, [r7, #0]
 8004ba8:	699b      	ldr	r3, [r3, #24]
 8004baa:	011b      	lsls	r3, r3, #4
 8004bac:	693a      	ldr	r2, [r7, #16]
 8004bae:	4313      	orrs	r3, r2
 8004bb0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	693a      	ldr	r2, [r7, #16]
 8004bb6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	68fa      	ldr	r2, [r7, #12]
 8004bbc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004bbe:	683b      	ldr	r3, [r7, #0]
 8004bc0:	685a      	ldr	r2, [r3, #4]
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	697a      	ldr	r2, [r7, #20]
 8004bca:	621a      	str	r2, [r3, #32]
}
 8004bcc:	bf00      	nop
 8004bce:	371c      	adds	r7, #28
 8004bd0:	46bd      	mov	sp, r7
 8004bd2:	bc80      	pop	{r7}
 8004bd4:	4770      	bx	lr
 8004bd6:	bf00      	nop
 8004bd8:	40012c00 	.word	0x40012c00

08004bdc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004bdc:	b480      	push	{r7}
 8004bde:	b087      	sub	sp, #28
 8004be0:	af00      	add	r7, sp, #0
 8004be2:	6078      	str	r0, [r7, #4]
 8004be4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	6a1b      	ldr	r3, [r3, #32]
 8004bea:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	6a1b      	ldr	r3, [r3, #32]
 8004bf0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	685b      	ldr	r3, [r3, #4]
 8004bfc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	69db      	ldr	r3, [r3, #28]
 8004c02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004c0a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004c12:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004c14:	683b      	ldr	r3, [r7, #0]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	021b      	lsls	r3, r3, #8
 8004c1a:	68fa      	ldr	r2, [r7, #12]
 8004c1c:	4313      	orrs	r3, r2
 8004c1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004c20:	693b      	ldr	r3, [r7, #16]
 8004c22:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004c26:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004c28:	683b      	ldr	r3, [r7, #0]
 8004c2a:	689b      	ldr	r3, [r3, #8]
 8004c2c:	031b      	lsls	r3, r3, #12
 8004c2e:	693a      	ldr	r2, [r7, #16]
 8004c30:	4313      	orrs	r3, r2
 8004c32:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	4a0f      	ldr	r2, [pc, #60]	@ (8004c74 <TIM_OC4_SetConfig+0x98>)
 8004c38:	4293      	cmp	r3, r2
 8004c3a:	d109      	bne.n	8004c50 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004c3c:	697b      	ldr	r3, [r7, #20]
 8004c3e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004c42:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004c44:	683b      	ldr	r3, [r7, #0]
 8004c46:	695b      	ldr	r3, [r3, #20]
 8004c48:	019b      	lsls	r3, r3, #6
 8004c4a:	697a      	ldr	r2, [r7, #20]
 8004c4c:	4313      	orrs	r3, r2
 8004c4e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	697a      	ldr	r2, [r7, #20]
 8004c54:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	68fa      	ldr	r2, [r7, #12]
 8004c5a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004c5c:	683b      	ldr	r3, [r7, #0]
 8004c5e:	685a      	ldr	r2, [r3, #4]
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	693a      	ldr	r2, [r7, #16]
 8004c68:	621a      	str	r2, [r3, #32]
}
 8004c6a:	bf00      	nop
 8004c6c:	371c      	adds	r7, #28
 8004c6e:	46bd      	mov	sp, r7
 8004c70:	bc80      	pop	{r7}
 8004c72:	4770      	bx	lr
 8004c74:	40012c00 	.word	0x40012c00

08004c78 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004c78:	b480      	push	{r7}
 8004c7a:	b087      	sub	sp, #28
 8004c7c:	af00      	add	r7, sp, #0
 8004c7e:	60f8      	str	r0, [r7, #12]
 8004c80:	60b9      	str	r1, [r7, #8]
 8004c82:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	6a1b      	ldr	r3, [r3, #32]
 8004c88:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	6a1b      	ldr	r3, [r3, #32]
 8004c8e:	f023 0201 	bic.w	r2, r3, #1
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	699b      	ldr	r3, [r3, #24]
 8004c9a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004c9c:	693b      	ldr	r3, [r7, #16]
 8004c9e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004ca2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	011b      	lsls	r3, r3, #4
 8004ca8:	693a      	ldr	r2, [r7, #16]
 8004caa:	4313      	orrs	r3, r2
 8004cac:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004cae:	697b      	ldr	r3, [r7, #20]
 8004cb0:	f023 030a 	bic.w	r3, r3, #10
 8004cb4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004cb6:	697a      	ldr	r2, [r7, #20]
 8004cb8:	68bb      	ldr	r3, [r7, #8]
 8004cba:	4313      	orrs	r3, r2
 8004cbc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	693a      	ldr	r2, [r7, #16]
 8004cc2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	697a      	ldr	r2, [r7, #20]
 8004cc8:	621a      	str	r2, [r3, #32]
}
 8004cca:	bf00      	nop
 8004ccc:	371c      	adds	r7, #28
 8004cce:	46bd      	mov	sp, r7
 8004cd0:	bc80      	pop	{r7}
 8004cd2:	4770      	bx	lr

08004cd4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004cd4:	b480      	push	{r7}
 8004cd6:	b087      	sub	sp, #28
 8004cd8:	af00      	add	r7, sp, #0
 8004cda:	60f8      	str	r0, [r7, #12]
 8004cdc:	60b9      	str	r1, [r7, #8]
 8004cde:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	6a1b      	ldr	r3, [r3, #32]
 8004ce4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	6a1b      	ldr	r3, [r3, #32]
 8004cea:	f023 0210 	bic.w	r2, r3, #16
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	699b      	ldr	r3, [r3, #24]
 8004cf6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004cf8:	693b      	ldr	r3, [r7, #16]
 8004cfa:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004cfe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	031b      	lsls	r3, r3, #12
 8004d04:	693a      	ldr	r2, [r7, #16]
 8004d06:	4313      	orrs	r3, r2
 8004d08:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004d0a:	697b      	ldr	r3, [r7, #20]
 8004d0c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004d10:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004d12:	68bb      	ldr	r3, [r7, #8]
 8004d14:	011b      	lsls	r3, r3, #4
 8004d16:	697a      	ldr	r2, [r7, #20]
 8004d18:	4313      	orrs	r3, r2
 8004d1a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	693a      	ldr	r2, [r7, #16]
 8004d20:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	697a      	ldr	r2, [r7, #20]
 8004d26:	621a      	str	r2, [r3, #32]
}
 8004d28:	bf00      	nop
 8004d2a:	371c      	adds	r7, #28
 8004d2c:	46bd      	mov	sp, r7
 8004d2e:	bc80      	pop	{r7}
 8004d30:	4770      	bx	lr

08004d32 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004d32:	b480      	push	{r7}
 8004d34:	b085      	sub	sp, #20
 8004d36:	af00      	add	r7, sp, #0
 8004d38:	6078      	str	r0, [r7, #4]
 8004d3a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	689b      	ldr	r3, [r3, #8]
 8004d40:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004d48:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004d4a:	683a      	ldr	r2, [r7, #0]
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	4313      	orrs	r3, r2
 8004d50:	f043 0307 	orr.w	r3, r3, #7
 8004d54:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	68fa      	ldr	r2, [r7, #12]
 8004d5a:	609a      	str	r2, [r3, #8]
}
 8004d5c:	bf00      	nop
 8004d5e:	3714      	adds	r7, #20
 8004d60:	46bd      	mov	sp, r7
 8004d62:	bc80      	pop	{r7}
 8004d64:	4770      	bx	lr

08004d66 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004d66:	b480      	push	{r7}
 8004d68:	b087      	sub	sp, #28
 8004d6a:	af00      	add	r7, sp, #0
 8004d6c:	60f8      	str	r0, [r7, #12]
 8004d6e:	60b9      	str	r1, [r7, #8]
 8004d70:	607a      	str	r2, [r7, #4]
 8004d72:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	689b      	ldr	r3, [r3, #8]
 8004d78:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004d7a:	697b      	ldr	r3, [r7, #20]
 8004d7c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004d80:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004d82:	683b      	ldr	r3, [r7, #0]
 8004d84:	021a      	lsls	r2, r3, #8
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	431a      	orrs	r2, r3
 8004d8a:	68bb      	ldr	r3, [r7, #8]
 8004d8c:	4313      	orrs	r3, r2
 8004d8e:	697a      	ldr	r2, [r7, #20]
 8004d90:	4313      	orrs	r3, r2
 8004d92:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	697a      	ldr	r2, [r7, #20]
 8004d98:	609a      	str	r2, [r3, #8]
}
 8004d9a:	bf00      	nop
 8004d9c:	371c      	adds	r7, #28
 8004d9e:	46bd      	mov	sp, r7
 8004da0:	bc80      	pop	{r7}
 8004da2:	4770      	bx	lr

08004da4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004da4:	b480      	push	{r7}
 8004da6:	b085      	sub	sp, #20
 8004da8:	af00      	add	r7, sp, #0
 8004daa:	6078      	str	r0, [r7, #4]
 8004dac:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004db4:	2b01      	cmp	r3, #1
 8004db6:	d101      	bne.n	8004dbc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004db8:	2302      	movs	r3, #2
 8004dba:	e046      	b.n	8004e4a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	2201      	movs	r2, #1
 8004dc0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	2202      	movs	r2, #2
 8004dc8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	685b      	ldr	r3, [r3, #4]
 8004dd2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	689b      	ldr	r3, [r3, #8]
 8004dda:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004de2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004de4:	683b      	ldr	r3, [r7, #0]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	68fa      	ldr	r2, [r7, #12]
 8004dea:	4313      	orrs	r3, r2
 8004dec:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	68fa      	ldr	r2, [r7, #12]
 8004df4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	4a16      	ldr	r2, [pc, #88]	@ (8004e54 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004dfc:	4293      	cmp	r3, r2
 8004dfe:	d00e      	beq.n	8004e1e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e08:	d009      	beq.n	8004e1e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	4a12      	ldr	r2, [pc, #72]	@ (8004e58 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004e10:	4293      	cmp	r3, r2
 8004e12:	d004      	beq.n	8004e1e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	4a10      	ldr	r2, [pc, #64]	@ (8004e5c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004e1a:	4293      	cmp	r3, r2
 8004e1c:	d10c      	bne.n	8004e38 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004e1e:	68bb      	ldr	r3, [r7, #8]
 8004e20:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004e24:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004e26:	683b      	ldr	r3, [r7, #0]
 8004e28:	685b      	ldr	r3, [r3, #4]
 8004e2a:	68ba      	ldr	r2, [r7, #8]
 8004e2c:	4313      	orrs	r3, r2
 8004e2e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	68ba      	ldr	r2, [r7, #8]
 8004e36:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	2201      	movs	r2, #1
 8004e3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	2200      	movs	r2, #0
 8004e44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004e48:	2300      	movs	r3, #0
}
 8004e4a:	4618      	mov	r0, r3
 8004e4c:	3714      	adds	r7, #20
 8004e4e:	46bd      	mov	sp, r7
 8004e50:	bc80      	pop	{r7}
 8004e52:	4770      	bx	lr
 8004e54:	40012c00 	.word	0x40012c00
 8004e58:	40000400 	.word	0x40000400
 8004e5c:	40000800 	.word	0x40000800

08004e60 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004e60:	b580      	push	{r7, lr}
 8004e62:	b082      	sub	sp, #8
 8004e64:	af00      	add	r7, sp, #0
 8004e66:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d101      	bne.n	8004e72 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004e6e:	2301      	movs	r3, #1
 8004e70:	e042      	b.n	8004ef8 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004e78:	b2db      	uxtb	r3, r3
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d106      	bne.n	8004e8c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	2200      	movs	r2, #0
 8004e82:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004e86:	6878      	ldr	r0, [r7, #4]
 8004e88:	f7fc fc64 	bl	8001754 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	2224      	movs	r2, #36	@ 0x24
 8004e90:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	68da      	ldr	r2, [r3, #12]
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004ea2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004ea4:	6878      	ldr	r0, [r7, #4]
 8004ea6:	f000 f82b 	bl	8004f00 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	691a      	ldr	r2, [r3, #16]
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004eb8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	695a      	ldr	r2, [r3, #20]
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004ec8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	68da      	ldr	r2, [r3, #12]
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004ed8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	2200      	movs	r2, #0
 8004ede:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	2220      	movs	r2, #32
 8004ee4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	2220      	movs	r2, #32
 8004eec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	2200      	movs	r2, #0
 8004ef4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004ef6:	2300      	movs	r3, #0
}
 8004ef8:	4618      	mov	r0, r3
 8004efa:	3708      	adds	r7, #8
 8004efc:	46bd      	mov	sp, r7
 8004efe:	bd80      	pop	{r7, pc}

08004f00 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004f00:	b580      	push	{r7, lr}
 8004f02:	b084      	sub	sp, #16
 8004f04:	af00      	add	r7, sp, #0
 8004f06:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	691b      	ldr	r3, [r3, #16]
 8004f0e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	68da      	ldr	r2, [r3, #12]
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	430a      	orrs	r2, r1
 8004f1c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	689a      	ldr	r2, [r3, #8]
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	691b      	ldr	r3, [r3, #16]
 8004f26:	431a      	orrs	r2, r3
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	695b      	ldr	r3, [r3, #20]
 8004f2c:	4313      	orrs	r3, r2
 8004f2e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	68db      	ldr	r3, [r3, #12]
 8004f36:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8004f3a:	f023 030c 	bic.w	r3, r3, #12
 8004f3e:	687a      	ldr	r2, [r7, #4]
 8004f40:	6812      	ldr	r2, [r2, #0]
 8004f42:	68b9      	ldr	r1, [r7, #8]
 8004f44:	430b      	orrs	r3, r1
 8004f46:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	695b      	ldr	r3, [r3, #20]
 8004f4e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	699a      	ldr	r2, [r3, #24]
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	430a      	orrs	r2, r1
 8004f5c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	4a2c      	ldr	r2, [pc, #176]	@ (8005014 <UART_SetConfig+0x114>)
 8004f64:	4293      	cmp	r3, r2
 8004f66:	d103      	bne.n	8004f70 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004f68:	f7fe fe40 	bl	8003bec <HAL_RCC_GetPCLK2Freq>
 8004f6c:	60f8      	str	r0, [r7, #12]
 8004f6e:	e002      	b.n	8004f76 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004f70:	f7fe fe28 	bl	8003bc4 <HAL_RCC_GetPCLK1Freq>
 8004f74:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004f76:	68fa      	ldr	r2, [r7, #12]
 8004f78:	4613      	mov	r3, r2
 8004f7a:	009b      	lsls	r3, r3, #2
 8004f7c:	4413      	add	r3, r2
 8004f7e:	009a      	lsls	r2, r3, #2
 8004f80:	441a      	add	r2, r3
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	685b      	ldr	r3, [r3, #4]
 8004f86:	009b      	lsls	r3, r3, #2
 8004f88:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f8c:	4a22      	ldr	r2, [pc, #136]	@ (8005018 <UART_SetConfig+0x118>)
 8004f8e:	fba2 2303 	umull	r2, r3, r2, r3
 8004f92:	095b      	lsrs	r3, r3, #5
 8004f94:	0119      	lsls	r1, r3, #4
 8004f96:	68fa      	ldr	r2, [r7, #12]
 8004f98:	4613      	mov	r3, r2
 8004f9a:	009b      	lsls	r3, r3, #2
 8004f9c:	4413      	add	r3, r2
 8004f9e:	009a      	lsls	r2, r3, #2
 8004fa0:	441a      	add	r2, r3
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	685b      	ldr	r3, [r3, #4]
 8004fa6:	009b      	lsls	r3, r3, #2
 8004fa8:	fbb2 f2f3 	udiv	r2, r2, r3
 8004fac:	4b1a      	ldr	r3, [pc, #104]	@ (8005018 <UART_SetConfig+0x118>)
 8004fae:	fba3 0302 	umull	r0, r3, r3, r2
 8004fb2:	095b      	lsrs	r3, r3, #5
 8004fb4:	2064      	movs	r0, #100	@ 0x64
 8004fb6:	fb00 f303 	mul.w	r3, r0, r3
 8004fba:	1ad3      	subs	r3, r2, r3
 8004fbc:	011b      	lsls	r3, r3, #4
 8004fbe:	3332      	adds	r3, #50	@ 0x32
 8004fc0:	4a15      	ldr	r2, [pc, #84]	@ (8005018 <UART_SetConfig+0x118>)
 8004fc2:	fba2 2303 	umull	r2, r3, r2, r3
 8004fc6:	095b      	lsrs	r3, r3, #5
 8004fc8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004fcc:	4419      	add	r1, r3
 8004fce:	68fa      	ldr	r2, [r7, #12]
 8004fd0:	4613      	mov	r3, r2
 8004fd2:	009b      	lsls	r3, r3, #2
 8004fd4:	4413      	add	r3, r2
 8004fd6:	009a      	lsls	r2, r3, #2
 8004fd8:	441a      	add	r2, r3
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	685b      	ldr	r3, [r3, #4]
 8004fde:	009b      	lsls	r3, r3, #2
 8004fe0:	fbb2 f2f3 	udiv	r2, r2, r3
 8004fe4:	4b0c      	ldr	r3, [pc, #48]	@ (8005018 <UART_SetConfig+0x118>)
 8004fe6:	fba3 0302 	umull	r0, r3, r3, r2
 8004fea:	095b      	lsrs	r3, r3, #5
 8004fec:	2064      	movs	r0, #100	@ 0x64
 8004fee:	fb00 f303 	mul.w	r3, r0, r3
 8004ff2:	1ad3      	subs	r3, r2, r3
 8004ff4:	011b      	lsls	r3, r3, #4
 8004ff6:	3332      	adds	r3, #50	@ 0x32
 8004ff8:	4a07      	ldr	r2, [pc, #28]	@ (8005018 <UART_SetConfig+0x118>)
 8004ffa:	fba2 2303 	umull	r2, r3, r2, r3
 8004ffe:	095b      	lsrs	r3, r3, #5
 8005000:	f003 020f 	and.w	r2, r3, #15
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	440a      	add	r2, r1
 800500a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800500c:	bf00      	nop
 800500e:	3710      	adds	r7, #16
 8005010:	46bd      	mov	sp, r7
 8005012:	bd80      	pop	{r7, pc}
 8005014:	40013800 	.word	0x40013800
 8005018:	51eb851f 	.word	0x51eb851f

0800501c <__cvt>:
 800501c:	2b00      	cmp	r3, #0
 800501e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005022:	461d      	mov	r5, r3
 8005024:	bfbb      	ittet	lt
 8005026:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 800502a:	461d      	movlt	r5, r3
 800502c:	2300      	movge	r3, #0
 800502e:	232d      	movlt	r3, #45	@ 0x2d
 8005030:	b088      	sub	sp, #32
 8005032:	4614      	mov	r4, r2
 8005034:	bfb8      	it	lt
 8005036:	4614      	movlt	r4, r2
 8005038:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800503a:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 800503c:	7013      	strb	r3, [r2, #0]
 800503e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005040:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8005044:	f023 0820 	bic.w	r8, r3, #32
 8005048:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800504c:	d005      	beq.n	800505a <__cvt+0x3e>
 800504e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8005052:	d100      	bne.n	8005056 <__cvt+0x3a>
 8005054:	3601      	adds	r6, #1
 8005056:	2302      	movs	r3, #2
 8005058:	e000      	b.n	800505c <__cvt+0x40>
 800505a:	2303      	movs	r3, #3
 800505c:	aa07      	add	r2, sp, #28
 800505e:	9204      	str	r2, [sp, #16]
 8005060:	aa06      	add	r2, sp, #24
 8005062:	e9cd a202 	strd	sl, r2, [sp, #8]
 8005066:	e9cd 3600 	strd	r3, r6, [sp]
 800506a:	4622      	mov	r2, r4
 800506c:	462b      	mov	r3, r5
 800506e:	f000 fe8b 	bl	8005d88 <_dtoa_r>
 8005072:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8005076:	4607      	mov	r7, r0
 8005078:	d119      	bne.n	80050ae <__cvt+0x92>
 800507a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800507c:	07db      	lsls	r3, r3, #31
 800507e:	d50e      	bpl.n	800509e <__cvt+0x82>
 8005080:	eb00 0906 	add.w	r9, r0, r6
 8005084:	2200      	movs	r2, #0
 8005086:	2300      	movs	r3, #0
 8005088:	4620      	mov	r0, r4
 800508a:	4629      	mov	r1, r5
 800508c:	f7fb fc8c 	bl	80009a8 <__aeabi_dcmpeq>
 8005090:	b108      	cbz	r0, 8005096 <__cvt+0x7a>
 8005092:	f8cd 901c 	str.w	r9, [sp, #28]
 8005096:	2230      	movs	r2, #48	@ 0x30
 8005098:	9b07      	ldr	r3, [sp, #28]
 800509a:	454b      	cmp	r3, r9
 800509c:	d31e      	bcc.n	80050dc <__cvt+0xc0>
 800509e:	4638      	mov	r0, r7
 80050a0:	9b07      	ldr	r3, [sp, #28]
 80050a2:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 80050a4:	1bdb      	subs	r3, r3, r7
 80050a6:	6013      	str	r3, [r2, #0]
 80050a8:	b008      	add	sp, #32
 80050aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80050ae:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80050b2:	eb00 0906 	add.w	r9, r0, r6
 80050b6:	d1e5      	bne.n	8005084 <__cvt+0x68>
 80050b8:	7803      	ldrb	r3, [r0, #0]
 80050ba:	2b30      	cmp	r3, #48	@ 0x30
 80050bc:	d10a      	bne.n	80050d4 <__cvt+0xb8>
 80050be:	2200      	movs	r2, #0
 80050c0:	2300      	movs	r3, #0
 80050c2:	4620      	mov	r0, r4
 80050c4:	4629      	mov	r1, r5
 80050c6:	f7fb fc6f 	bl	80009a8 <__aeabi_dcmpeq>
 80050ca:	b918      	cbnz	r0, 80050d4 <__cvt+0xb8>
 80050cc:	f1c6 0601 	rsb	r6, r6, #1
 80050d0:	f8ca 6000 	str.w	r6, [sl]
 80050d4:	f8da 3000 	ldr.w	r3, [sl]
 80050d8:	4499      	add	r9, r3
 80050da:	e7d3      	b.n	8005084 <__cvt+0x68>
 80050dc:	1c59      	adds	r1, r3, #1
 80050de:	9107      	str	r1, [sp, #28]
 80050e0:	701a      	strb	r2, [r3, #0]
 80050e2:	e7d9      	b.n	8005098 <__cvt+0x7c>

080050e4 <__exponent>:
 80050e4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80050e6:	2900      	cmp	r1, #0
 80050e8:	bfb6      	itet	lt
 80050ea:	232d      	movlt	r3, #45	@ 0x2d
 80050ec:	232b      	movge	r3, #43	@ 0x2b
 80050ee:	4249      	neglt	r1, r1
 80050f0:	2909      	cmp	r1, #9
 80050f2:	7002      	strb	r2, [r0, #0]
 80050f4:	7043      	strb	r3, [r0, #1]
 80050f6:	dd29      	ble.n	800514c <__exponent+0x68>
 80050f8:	f10d 0307 	add.w	r3, sp, #7
 80050fc:	461d      	mov	r5, r3
 80050fe:	270a      	movs	r7, #10
 8005100:	fbb1 f6f7 	udiv	r6, r1, r7
 8005104:	461a      	mov	r2, r3
 8005106:	fb07 1416 	mls	r4, r7, r6, r1
 800510a:	3430      	adds	r4, #48	@ 0x30
 800510c:	f802 4c01 	strb.w	r4, [r2, #-1]
 8005110:	460c      	mov	r4, r1
 8005112:	2c63      	cmp	r4, #99	@ 0x63
 8005114:	4631      	mov	r1, r6
 8005116:	f103 33ff 	add.w	r3, r3, #4294967295
 800511a:	dcf1      	bgt.n	8005100 <__exponent+0x1c>
 800511c:	3130      	adds	r1, #48	@ 0x30
 800511e:	1e94      	subs	r4, r2, #2
 8005120:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005124:	4623      	mov	r3, r4
 8005126:	1c41      	adds	r1, r0, #1
 8005128:	42ab      	cmp	r3, r5
 800512a:	d30a      	bcc.n	8005142 <__exponent+0x5e>
 800512c:	f10d 0309 	add.w	r3, sp, #9
 8005130:	1a9b      	subs	r3, r3, r2
 8005132:	42ac      	cmp	r4, r5
 8005134:	bf88      	it	hi
 8005136:	2300      	movhi	r3, #0
 8005138:	3302      	adds	r3, #2
 800513a:	4403      	add	r3, r0
 800513c:	1a18      	subs	r0, r3, r0
 800513e:	b003      	add	sp, #12
 8005140:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005142:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005146:	f801 6f01 	strb.w	r6, [r1, #1]!
 800514a:	e7ed      	b.n	8005128 <__exponent+0x44>
 800514c:	2330      	movs	r3, #48	@ 0x30
 800514e:	3130      	adds	r1, #48	@ 0x30
 8005150:	7083      	strb	r3, [r0, #2]
 8005152:	70c1      	strb	r1, [r0, #3]
 8005154:	1d03      	adds	r3, r0, #4
 8005156:	e7f1      	b.n	800513c <__exponent+0x58>

08005158 <_printf_float>:
 8005158:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800515c:	b091      	sub	sp, #68	@ 0x44
 800515e:	460c      	mov	r4, r1
 8005160:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8005164:	4616      	mov	r6, r2
 8005166:	461f      	mov	r7, r3
 8005168:	4605      	mov	r5, r0
 800516a:	f000 fce1 	bl	8005b30 <_localeconv_r>
 800516e:	6803      	ldr	r3, [r0, #0]
 8005170:	4618      	mov	r0, r3
 8005172:	9308      	str	r3, [sp, #32]
 8005174:	f7fa ffec 	bl	8000150 <strlen>
 8005178:	2300      	movs	r3, #0
 800517a:	930e      	str	r3, [sp, #56]	@ 0x38
 800517c:	f8d8 3000 	ldr.w	r3, [r8]
 8005180:	9009      	str	r0, [sp, #36]	@ 0x24
 8005182:	3307      	adds	r3, #7
 8005184:	f023 0307 	bic.w	r3, r3, #7
 8005188:	f103 0208 	add.w	r2, r3, #8
 800518c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005190:	f8d4 b000 	ldr.w	fp, [r4]
 8005194:	f8c8 2000 	str.w	r2, [r8]
 8005198:	e9d3 8900 	ldrd	r8, r9, [r3]
 800519c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80051a0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80051a2:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 80051a6:	f04f 32ff 	mov.w	r2, #4294967295
 80051aa:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80051ae:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80051b2:	4b9c      	ldr	r3, [pc, #624]	@ (8005424 <_printf_float+0x2cc>)
 80051b4:	f7fb fc2a 	bl	8000a0c <__aeabi_dcmpun>
 80051b8:	bb70      	cbnz	r0, 8005218 <_printf_float+0xc0>
 80051ba:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80051be:	f04f 32ff 	mov.w	r2, #4294967295
 80051c2:	4b98      	ldr	r3, [pc, #608]	@ (8005424 <_printf_float+0x2cc>)
 80051c4:	f7fb fc04 	bl	80009d0 <__aeabi_dcmple>
 80051c8:	bb30      	cbnz	r0, 8005218 <_printf_float+0xc0>
 80051ca:	2200      	movs	r2, #0
 80051cc:	2300      	movs	r3, #0
 80051ce:	4640      	mov	r0, r8
 80051d0:	4649      	mov	r1, r9
 80051d2:	f7fb fbf3 	bl	80009bc <__aeabi_dcmplt>
 80051d6:	b110      	cbz	r0, 80051de <_printf_float+0x86>
 80051d8:	232d      	movs	r3, #45	@ 0x2d
 80051da:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80051de:	4a92      	ldr	r2, [pc, #584]	@ (8005428 <_printf_float+0x2d0>)
 80051e0:	4b92      	ldr	r3, [pc, #584]	@ (800542c <_printf_float+0x2d4>)
 80051e2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80051e6:	bf8c      	ite	hi
 80051e8:	4690      	movhi	r8, r2
 80051ea:	4698      	movls	r8, r3
 80051ec:	2303      	movs	r3, #3
 80051ee:	f04f 0900 	mov.w	r9, #0
 80051f2:	6123      	str	r3, [r4, #16]
 80051f4:	f02b 0304 	bic.w	r3, fp, #4
 80051f8:	6023      	str	r3, [r4, #0]
 80051fa:	4633      	mov	r3, r6
 80051fc:	4621      	mov	r1, r4
 80051fe:	4628      	mov	r0, r5
 8005200:	9700      	str	r7, [sp, #0]
 8005202:	aa0f      	add	r2, sp, #60	@ 0x3c
 8005204:	f000 f9d4 	bl	80055b0 <_printf_common>
 8005208:	3001      	adds	r0, #1
 800520a:	f040 8090 	bne.w	800532e <_printf_float+0x1d6>
 800520e:	f04f 30ff 	mov.w	r0, #4294967295
 8005212:	b011      	add	sp, #68	@ 0x44
 8005214:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005218:	4642      	mov	r2, r8
 800521a:	464b      	mov	r3, r9
 800521c:	4640      	mov	r0, r8
 800521e:	4649      	mov	r1, r9
 8005220:	f7fb fbf4 	bl	8000a0c <__aeabi_dcmpun>
 8005224:	b148      	cbz	r0, 800523a <_printf_float+0xe2>
 8005226:	464b      	mov	r3, r9
 8005228:	2b00      	cmp	r3, #0
 800522a:	bfb8      	it	lt
 800522c:	232d      	movlt	r3, #45	@ 0x2d
 800522e:	4a80      	ldr	r2, [pc, #512]	@ (8005430 <_printf_float+0x2d8>)
 8005230:	bfb8      	it	lt
 8005232:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8005236:	4b7f      	ldr	r3, [pc, #508]	@ (8005434 <_printf_float+0x2dc>)
 8005238:	e7d3      	b.n	80051e2 <_printf_float+0x8a>
 800523a:	6863      	ldr	r3, [r4, #4]
 800523c:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8005240:	1c5a      	adds	r2, r3, #1
 8005242:	d13f      	bne.n	80052c4 <_printf_float+0x16c>
 8005244:	2306      	movs	r3, #6
 8005246:	6063      	str	r3, [r4, #4]
 8005248:	2200      	movs	r2, #0
 800524a:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 800524e:	6023      	str	r3, [r4, #0]
 8005250:	9206      	str	r2, [sp, #24]
 8005252:	aa0e      	add	r2, sp, #56	@ 0x38
 8005254:	e9cd a204 	strd	sl, r2, [sp, #16]
 8005258:	aa0d      	add	r2, sp, #52	@ 0x34
 800525a:	9203      	str	r2, [sp, #12]
 800525c:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8005260:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8005264:	6863      	ldr	r3, [r4, #4]
 8005266:	4642      	mov	r2, r8
 8005268:	9300      	str	r3, [sp, #0]
 800526a:	4628      	mov	r0, r5
 800526c:	464b      	mov	r3, r9
 800526e:	910a      	str	r1, [sp, #40]	@ 0x28
 8005270:	f7ff fed4 	bl	800501c <__cvt>
 8005274:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005276:	4680      	mov	r8, r0
 8005278:	2947      	cmp	r1, #71	@ 0x47
 800527a:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800527c:	d128      	bne.n	80052d0 <_printf_float+0x178>
 800527e:	1cc8      	adds	r0, r1, #3
 8005280:	db02      	blt.n	8005288 <_printf_float+0x130>
 8005282:	6863      	ldr	r3, [r4, #4]
 8005284:	4299      	cmp	r1, r3
 8005286:	dd40      	ble.n	800530a <_printf_float+0x1b2>
 8005288:	f1aa 0a02 	sub.w	sl, sl, #2
 800528c:	fa5f fa8a 	uxtb.w	sl, sl
 8005290:	4652      	mov	r2, sl
 8005292:	3901      	subs	r1, #1
 8005294:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8005298:	910d      	str	r1, [sp, #52]	@ 0x34
 800529a:	f7ff ff23 	bl	80050e4 <__exponent>
 800529e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80052a0:	4681      	mov	r9, r0
 80052a2:	1813      	adds	r3, r2, r0
 80052a4:	2a01      	cmp	r2, #1
 80052a6:	6123      	str	r3, [r4, #16]
 80052a8:	dc02      	bgt.n	80052b0 <_printf_float+0x158>
 80052aa:	6822      	ldr	r2, [r4, #0]
 80052ac:	07d2      	lsls	r2, r2, #31
 80052ae:	d501      	bpl.n	80052b4 <_printf_float+0x15c>
 80052b0:	3301      	adds	r3, #1
 80052b2:	6123      	str	r3, [r4, #16]
 80052b4:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d09e      	beq.n	80051fa <_printf_float+0xa2>
 80052bc:	232d      	movs	r3, #45	@ 0x2d
 80052be:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80052c2:	e79a      	b.n	80051fa <_printf_float+0xa2>
 80052c4:	2947      	cmp	r1, #71	@ 0x47
 80052c6:	d1bf      	bne.n	8005248 <_printf_float+0xf0>
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d1bd      	bne.n	8005248 <_printf_float+0xf0>
 80052cc:	2301      	movs	r3, #1
 80052ce:	e7ba      	b.n	8005246 <_printf_float+0xee>
 80052d0:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80052d4:	d9dc      	bls.n	8005290 <_printf_float+0x138>
 80052d6:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80052da:	d118      	bne.n	800530e <_printf_float+0x1b6>
 80052dc:	2900      	cmp	r1, #0
 80052de:	6863      	ldr	r3, [r4, #4]
 80052e0:	dd0b      	ble.n	80052fa <_printf_float+0x1a2>
 80052e2:	6121      	str	r1, [r4, #16]
 80052e4:	b913      	cbnz	r3, 80052ec <_printf_float+0x194>
 80052e6:	6822      	ldr	r2, [r4, #0]
 80052e8:	07d0      	lsls	r0, r2, #31
 80052ea:	d502      	bpl.n	80052f2 <_printf_float+0x19a>
 80052ec:	3301      	adds	r3, #1
 80052ee:	440b      	add	r3, r1
 80052f0:	6123      	str	r3, [r4, #16]
 80052f2:	f04f 0900 	mov.w	r9, #0
 80052f6:	65a1      	str	r1, [r4, #88]	@ 0x58
 80052f8:	e7dc      	b.n	80052b4 <_printf_float+0x15c>
 80052fa:	b913      	cbnz	r3, 8005302 <_printf_float+0x1aa>
 80052fc:	6822      	ldr	r2, [r4, #0]
 80052fe:	07d2      	lsls	r2, r2, #31
 8005300:	d501      	bpl.n	8005306 <_printf_float+0x1ae>
 8005302:	3302      	adds	r3, #2
 8005304:	e7f4      	b.n	80052f0 <_printf_float+0x198>
 8005306:	2301      	movs	r3, #1
 8005308:	e7f2      	b.n	80052f0 <_printf_float+0x198>
 800530a:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800530e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005310:	4299      	cmp	r1, r3
 8005312:	db05      	blt.n	8005320 <_printf_float+0x1c8>
 8005314:	6823      	ldr	r3, [r4, #0]
 8005316:	6121      	str	r1, [r4, #16]
 8005318:	07d8      	lsls	r0, r3, #31
 800531a:	d5ea      	bpl.n	80052f2 <_printf_float+0x19a>
 800531c:	1c4b      	adds	r3, r1, #1
 800531e:	e7e7      	b.n	80052f0 <_printf_float+0x198>
 8005320:	2900      	cmp	r1, #0
 8005322:	bfcc      	ite	gt
 8005324:	2201      	movgt	r2, #1
 8005326:	f1c1 0202 	rsble	r2, r1, #2
 800532a:	4413      	add	r3, r2
 800532c:	e7e0      	b.n	80052f0 <_printf_float+0x198>
 800532e:	6823      	ldr	r3, [r4, #0]
 8005330:	055a      	lsls	r2, r3, #21
 8005332:	d407      	bmi.n	8005344 <_printf_float+0x1ec>
 8005334:	6923      	ldr	r3, [r4, #16]
 8005336:	4642      	mov	r2, r8
 8005338:	4631      	mov	r1, r6
 800533a:	4628      	mov	r0, r5
 800533c:	47b8      	blx	r7
 800533e:	3001      	adds	r0, #1
 8005340:	d12b      	bne.n	800539a <_printf_float+0x242>
 8005342:	e764      	b.n	800520e <_printf_float+0xb6>
 8005344:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005348:	f240 80dc 	bls.w	8005504 <_printf_float+0x3ac>
 800534c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005350:	2200      	movs	r2, #0
 8005352:	2300      	movs	r3, #0
 8005354:	f7fb fb28 	bl	80009a8 <__aeabi_dcmpeq>
 8005358:	2800      	cmp	r0, #0
 800535a:	d033      	beq.n	80053c4 <_printf_float+0x26c>
 800535c:	2301      	movs	r3, #1
 800535e:	4631      	mov	r1, r6
 8005360:	4628      	mov	r0, r5
 8005362:	4a35      	ldr	r2, [pc, #212]	@ (8005438 <_printf_float+0x2e0>)
 8005364:	47b8      	blx	r7
 8005366:	3001      	adds	r0, #1
 8005368:	f43f af51 	beq.w	800520e <_printf_float+0xb6>
 800536c:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8005370:	4543      	cmp	r3, r8
 8005372:	db02      	blt.n	800537a <_printf_float+0x222>
 8005374:	6823      	ldr	r3, [r4, #0]
 8005376:	07d8      	lsls	r0, r3, #31
 8005378:	d50f      	bpl.n	800539a <_printf_float+0x242>
 800537a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800537e:	4631      	mov	r1, r6
 8005380:	4628      	mov	r0, r5
 8005382:	47b8      	blx	r7
 8005384:	3001      	adds	r0, #1
 8005386:	f43f af42 	beq.w	800520e <_printf_float+0xb6>
 800538a:	f04f 0900 	mov.w	r9, #0
 800538e:	f108 38ff 	add.w	r8, r8, #4294967295
 8005392:	f104 0a1a 	add.w	sl, r4, #26
 8005396:	45c8      	cmp	r8, r9
 8005398:	dc09      	bgt.n	80053ae <_printf_float+0x256>
 800539a:	6823      	ldr	r3, [r4, #0]
 800539c:	079b      	lsls	r3, r3, #30
 800539e:	f100 8102 	bmi.w	80055a6 <_printf_float+0x44e>
 80053a2:	68e0      	ldr	r0, [r4, #12]
 80053a4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80053a6:	4298      	cmp	r0, r3
 80053a8:	bfb8      	it	lt
 80053aa:	4618      	movlt	r0, r3
 80053ac:	e731      	b.n	8005212 <_printf_float+0xba>
 80053ae:	2301      	movs	r3, #1
 80053b0:	4652      	mov	r2, sl
 80053b2:	4631      	mov	r1, r6
 80053b4:	4628      	mov	r0, r5
 80053b6:	47b8      	blx	r7
 80053b8:	3001      	adds	r0, #1
 80053ba:	f43f af28 	beq.w	800520e <_printf_float+0xb6>
 80053be:	f109 0901 	add.w	r9, r9, #1
 80053c2:	e7e8      	b.n	8005396 <_printf_float+0x23e>
 80053c4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	dc38      	bgt.n	800543c <_printf_float+0x2e4>
 80053ca:	2301      	movs	r3, #1
 80053cc:	4631      	mov	r1, r6
 80053ce:	4628      	mov	r0, r5
 80053d0:	4a19      	ldr	r2, [pc, #100]	@ (8005438 <_printf_float+0x2e0>)
 80053d2:	47b8      	blx	r7
 80053d4:	3001      	adds	r0, #1
 80053d6:	f43f af1a 	beq.w	800520e <_printf_float+0xb6>
 80053da:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 80053de:	ea59 0303 	orrs.w	r3, r9, r3
 80053e2:	d102      	bne.n	80053ea <_printf_float+0x292>
 80053e4:	6823      	ldr	r3, [r4, #0]
 80053e6:	07d9      	lsls	r1, r3, #31
 80053e8:	d5d7      	bpl.n	800539a <_printf_float+0x242>
 80053ea:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80053ee:	4631      	mov	r1, r6
 80053f0:	4628      	mov	r0, r5
 80053f2:	47b8      	blx	r7
 80053f4:	3001      	adds	r0, #1
 80053f6:	f43f af0a 	beq.w	800520e <_printf_float+0xb6>
 80053fa:	f04f 0a00 	mov.w	sl, #0
 80053fe:	f104 0b1a 	add.w	fp, r4, #26
 8005402:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005404:	425b      	negs	r3, r3
 8005406:	4553      	cmp	r3, sl
 8005408:	dc01      	bgt.n	800540e <_printf_float+0x2b6>
 800540a:	464b      	mov	r3, r9
 800540c:	e793      	b.n	8005336 <_printf_float+0x1de>
 800540e:	2301      	movs	r3, #1
 8005410:	465a      	mov	r2, fp
 8005412:	4631      	mov	r1, r6
 8005414:	4628      	mov	r0, r5
 8005416:	47b8      	blx	r7
 8005418:	3001      	adds	r0, #1
 800541a:	f43f aef8 	beq.w	800520e <_printf_float+0xb6>
 800541e:	f10a 0a01 	add.w	sl, sl, #1
 8005422:	e7ee      	b.n	8005402 <_printf_float+0x2aa>
 8005424:	7fefffff 	.word	0x7fefffff
 8005428:	080097fe 	.word	0x080097fe
 800542c:	080097fa 	.word	0x080097fa
 8005430:	08009806 	.word	0x08009806
 8005434:	08009802 	.word	0x08009802
 8005438:	0800980a 	.word	0x0800980a
 800543c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800543e:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8005442:	4553      	cmp	r3, sl
 8005444:	bfa8      	it	ge
 8005446:	4653      	movge	r3, sl
 8005448:	2b00      	cmp	r3, #0
 800544a:	4699      	mov	r9, r3
 800544c:	dc36      	bgt.n	80054bc <_printf_float+0x364>
 800544e:	f04f 0b00 	mov.w	fp, #0
 8005452:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005456:	f104 021a 	add.w	r2, r4, #26
 800545a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800545c:	930a      	str	r3, [sp, #40]	@ 0x28
 800545e:	eba3 0309 	sub.w	r3, r3, r9
 8005462:	455b      	cmp	r3, fp
 8005464:	dc31      	bgt.n	80054ca <_printf_float+0x372>
 8005466:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005468:	459a      	cmp	sl, r3
 800546a:	dc3a      	bgt.n	80054e2 <_printf_float+0x38a>
 800546c:	6823      	ldr	r3, [r4, #0]
 800546e:	07da      	lsls	r2, r3, #31
 8005470:	d437      	bmi.n	80054e2 <_printf_float+0x38a>
 8005472:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005474:	ebaa 0903 	sub.w	r9, sl, r3
 8005478:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800547a:	ebaa 0303 	sub.w	r3, sl, r3
 800547e:	4599      	cmp	r9, r3
 8005480:	bfa8      	it	ge
 8005482:	4699      	movge	r9, r3
 8005484:	f1b9 0f00 	cmp.w	r9, #0
 8005488:	dc33      	bgt.n	80054f2 <_printf_float+0x39a>
 800548a:	f04f 0800 	mov.w	r8, #0
 800548e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005492:	f104 0b1a 	add.w	fp, r4, #26
 8005496:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005498:	ebaa 0303 	sub.w	r3, sl, r3
 800549c:	eba3 0309 	sub.w	r3, r3, r9
 80054a0:	4543      	cmp	r3, r8
 80054a2:	f77f af7a 	ble.w	800539a <_printf_float+0x242>
 80054a6:	2301      	movs	r3, #1
 80054a8:	465a      	mov	r2, fp
 80054aa:	4631      	mov	r1, r6
 80054ac:	4628      	mov	r0, r5
 80054ae:	47b8      	blx	r7
 80054b0:	3001      	adds	r0, #1
 80054b2:	f43f aeac 	beq.w	800520e <_printf_float+0xb6>
 80054b6:	f108 0801 	add.w	r8, r8, #1
 80054ba:	e7ec      	b.n	8005496 <_printf_float+0x33e>
 80054bc:	4642      	mov	r2, r8
 80054be:	4631      	mov	r1, r6
 80054c0:	4628      	mov	r0, r5
 80054c2:	47b8      	blx	r7
 80054c4:	3001      	adds	r0, #1
 80054c6:	d1c2      	bne.n	800544e <_printf_float+0x2f6>
 80054c8:	e6a1      	b.n	800520e <_printf_float+0xb6>
 80054ca:	2301      	movs	r3, #1
 80054cc:	4631      	mov	r1, r6
 80054ce:	4628      	mov	r0, r5
 80054d0:	920a      	str	r2, [sp, #40]	@ 0x28
 80054d2:	47b8      	blx	r7
 80054d4:	3001      	adds	r0, #1
 80054d6:	f43f ae9a 	beq.w	800520e <_printf_float+0xb6>
 80054da:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80054dc:	f10b 0b01 	add.w	fp, fp, #1
 80054e0:	e7bb      	b.n	800545a <_printf_float+0x302>
 80054e2:	4631      	mov	r1, r6
 80054e4:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80054e8:	4628      	mov	r0, r5
 80054ea:	47b8      	blx	r7
 80054ec:	3001      	adds	r0, #1
 80054ee:	d1c0      	bne.n	8005472 <_printf_float+0x31a>
 80054f0:	e68d      	b.n	800520e <_printf_float+0xb6>
 80054f2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80054f4:	464b      	mov	r3, r9
 80054f6:	4631      	mov	r1, r6
 80054f8:	4628      	mov	r0, r5
 80054fa:	4442      	add	r2, r8
 80054fc:	47b8      	blx	r7
 80054fe:	3001      	adds	r0, #1
 8005500:	d1c3      	bne.n	800548a <_printf_float+0x332>
 8005502:	e684      	b.n	800520e <_printf_float+0xb6>
 8005504:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8005508:	f1ba 0f01 	cmp.w	sl, #1
 800550c:	dc01      	bgt.n	8005512 <_printf_float+0x3ba>
 800550e:	07db      	lsls	r3, r3, #31
 8005510:	d536      	bpl.n	8005580 <_printf_float+0x428>
 8005512:	2301      	movs	r3, #1
 8005514:	4642      	mov	r2, r8
 8005516:	4631      	mov	r1, r6
 8005518:	4628      	mov	r0, r5
 800551a:	47b8      	blx	r7
 800551c:	3001      	adds	r0, #1
 800551e:	f43f ae76 	beq.w	800520e <_printf_float+0xb6>
 8005522:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005526:	4631      	mov	r1, r6
 8005528:	4628      	mov	r0, r5
 800552a:	47b8      	blx	r7
 800552c:	3001      	adds	r0, #1
 800552e:	f43f ae6e 	beq.w	800520e <_printf_float+0xb6>
 8005532:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005536:	2200      	movs	r2, #0
 8005538:	2300      	movs	r3, #0
 800553a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800553e:	f7fb fa33 	bl	80009a8 <__aeabi_dcmpeq>
 8005542:	b9c0      	cbnz	r0, 8005576 <_printf_float+0x41e>
 8005544:	4653      	mov	r3, sl
 8005546:	f108 0201 	add.w	r2, r8, #1
 800554a:	4631      	mov	r1, r6
 800554c:	4628      	mov	r0, r5
 800554e:	47b8      	blx	r7
 8005550:	3001      	adds	r0, #1
 8005552:	d10c      	bne.n	800556e <_printf_float+0x416>
 8005554:	e65b      	b.n	800520e <_printf_float+0xb6>
 8005556:	2301      	movs	r3, #1
 8005558:	465a      	mov	r2, fp
 800555a:	4631      	mov	r1, r6
 800555c:	4628      	mov	r0, r5
 800555e:	47b8      	blx	r7
 8005560:	3001      	adds	r0, #1
 8005562:	f43f ae54 	beq.w	800520e <_printf_float+0xb6>
 8005566:	f108 0801 	add.w	r8, r8, #1
 800556a:	45d0      	cmp	r8, sl
 800556c:	dbf3      	blt.n	8005556 <_printf_float+0x3fe>
 800556e:	464b      	mov	r3, r9
 8005570:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8005574:	e6e0      	b.n	8005338 <_printf_float+0x1e0>
 8005576:	f04f 0800 	mov.w	r8, #0
 800557a:	f104 0b1a 	add.w	fp, r4, #26
 800557e:	e7f4      	b.n	800556a <_printf_float+0x412>
 8005580:	2301      	movs	r3, #1
 8005582:	4642      	mov	r2, r8
 8005584:	e7e1      	b.n	800554a <_printf_float+0x3f2>
 8005586:	2301      	movs	r3, #1
 8005588:	464a      	mov	r2, r9
 800558a:	4631      	mov	r1, r6
 800558c:	4628      	mov	r0, r5
 800558e:	47b8      	blx	r7
 8005590:	3001      	adds	r0, #1
 8005592:	f43f ae3c 	beq.w	800520e <_printf_float+0xb6>
 8005596:	f108 0801 	add.w	r8, r8, #1
 800559a:	68e3      	ldr	r3, [r4, #12]
 800559c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800559e:	1a5b      	subs	r3, r3, r1
 80055a0:	4543      	cmp	r3, r8
 80055a2:	dcf0      	bgt.n	8005586 <_printf_float+0x42e>
 80055a4:	e6fd      	b.n	80053a2 <_printf_float+0x24a>
 80055a6:	f04f 0800 	mov.w	r8, #0
 80055aa:	f104 0919 	add.w	r9, r4, #25
 80055ae:	e7f4      	b.n	800559a <_printf_float+0x442>

080055b0 <_printf_common>:
 80055b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80055b4:	4616      	mov	r6, r2
 80055b6:	4698      	mov	r8, r3
 80055b8:	688a      	ldr	r2, [r1, #8]
 80055ba:	690b      	ldr	r3, [r1, #16]
 80055bc:	4607      	mov	r7, r0
 80055be:	4293      	cmp	r3, r2
 80055c0:	bfb8      	it	lt
 80055c2:	4613      	movlt	r3, r2
 80055c4:	6033      	str	r3, [r6, #0]
 80055c6:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80055ca:	460c      	mov	r4, r1
 80055cc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80055d0:	b10a      	cbz	r2, 80055d6 <_printf_common+0x26>
 80055d2:	3301      	adds	r3, #1
 80055d4:	6033      	str	r3, [r6, #0]
 80055d6:	6823      	ldr	r3, [r4, #0]
 80055d8:	0699      	lsls	r1, r3, #26
 80055da:	bf42      	ittt	mi
 80055dc:	6833      	ldrmi	r3, [r6, #0]
 80055de:	3302      	addmi	r3, #2
 80055e0:	6033      	strmi	r3, [r6, #0]
 80055e2:	6825      	ldr	r5, [r4, #0]
 80055e4:	f015 0506 	ands.w	r5, r5, #6
 80055e8:	d106      	bne.n	80055f8 <_printf_common+0x48>
 80055ea:	f104 0a19 	add.w	sl, r4, #25
 80055ee:	68e3      	ldr	r3, [r4, #12]
 80055f0:	6832      	ldr	r2, [r6, #0]
 80055f2:	1a9b      	subs	r3, r3, r2
 80055f4:	42ab      	cmp	r3, r5
 80055f6:	dc2b      	bgt.n	8005650 <_printf_common+0xa0>
 80055f8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80055fc:	6822      	ldr	r2, [r4, #0]
 80055fe:	3b00      	subs	r3, #0
 8005600:	bf18      	it	ne
 8005602:	2301      	movne	r3, #1
 8005604:	0692      	lsls	r2, r2, #26
 8005606:	d430      	bmi.n	800566a <_printf_common+0xba>
 8005608:	4641      	mov	r1, r8
 800560a:	4638      	mov	r0, r7
 800560c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005610:	47c8      	blx	r9
 8005612:	3001      	adds	r0, #1
 8005614:	d023      	beq.n	800565e <_printf_common+0xae>
 8005616:	6823      	ldr	r3, [r4, #0]
 8005618:	6922      	ldr	r2, [r4, #16]
 800561a:	f003 0306 	and.w	r3, r3, #6
 800561e:	2b04      	cmp	r3, #4
 8005620:	bf14      	ite	ne
 8005622:	2500      	movne	r5, #0
 8005624:	6833      	ldreq	r3, [r6, #0]
 8005626:	f04f 0600 	mov.w	r6, #0
 800562a:	bf08      	it	eq
 800562c:	68e5      	ldreq	r5, [r4, #12]
 800562e:	f104 041a 	add.w	r4, r4, #26
 8005632:	bf08      	it	eq
 8005634:	1aed      	subeq	r5, r5, r3
 8005636:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800563a:	bf08      	it	eq
 800563c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005640:	4293      	cmp	r3, r2
 8005642:	bfc4      	itt	gt
 8005644:	1a9b      	subgt	r3, r3, r2
 8005646:	18ed      	addgt	r5, r5, r3
 8005648:	42b5      	cmp	r5, r6
 800564a:	d11a      	bne.n	8005682 <_printf_common+0xd2>
 800564c:	2000      	movs	r0, #0
 800564e:	e008      	b.n	8005662 <_printf_common+0xb2>
 8005650:	2301      	movs	r3, #1
 8005652:	4652      	mov	r2, sl
 8005654:	4641      	mov	r1, r8
 8005656:	4638      	mov	r0, r7
 8005658:	47c8      	blx	r9
 800565a:	3001      	adds	r0, #1
 800565c:	d103      	bne.n	8005666 <_printf_common+0xb6>
 800565e:	f04f 30ff 	mov.w	r0, #4294967295
 8005662:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005666:	3501      	adds	r5, #1
 8005668:	e7c1      	b.n	80055ee <_printf_common+0x3e>
 800566a:	2030      	movs	r0, #48	@ 0x30
 800566c:	18e1      	adds	r1, r4, r3
 800566e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005672:	1c5a      	adds	r2, r3, #1
 8005674:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005678:	4422      	add	r2, r4
 800567a:	3302      	adds	r3, #2
 800567c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005680:	e7c2      	b.n	8005608 <_printf_common+0x58>
 8005682:	2301      	movs	r3, #1
 8005684:	4622      	mov	r2, r4
 8005686:	4641      	mov	r1, r8
 8005688:	4638      	mov	r0, r7
 800568a:	47c8      	blx	r9
 800568c:	3001      	adds	r0, #1
 800568e:	d0e6      	beq.n	800565e <_printf_common+0xae>
 8005690:	3601      	adds	r6, #1
 8005692:	e7d9      	b.n	8005648 <_printf_common+0x98>

08005694 <_printf_i>:
 8005694:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005698:	7e0f      	ldrb	r7, [r1, #24]
 800569a:	4691      	mov	r9, r2
 800569c:	2f78      	cmp	r7, #120	@ 0x78
 800569e:	4680      	mov	r8, r0
 80056a0:	460c      	mov	r4, r1
 80056a2:	469a      	mov	sl, r3
 80056a4:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80056a6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80056aa:	d807      	bhi.n	80056bc <_printf_i+0x28>
 80056ac:	2f62      	cmp	r7, #98	@ 0x62
 80056ae:	d80a      	bhi.n	80056c6 <_printf_i+0x32>
 80056b0:	2f00      	cmp	r7, #0
 80056b2:	f000 80d1 	beq.w	8005858 <_printf_i+0x1c4>
 80056b6:	2f58      	cmp	r7, #88	@ 0x58
 80056b8:	f000 80b8 	beq.w	800582c <_printf_i+0x198>
 80056bc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80056c0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80056c4:	e03a      	b.n	800573c <_printf_i+0xa8>
 80056c6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80056ca:	2b15      	cmp	r3, #21
 80056cc:	d8f6      	bhi.n	80056bc <_printf_i+0x28>
 80056ce:	a101      	add	r1, pc, #4	@ (adr r1, 80056d4 <_printf_i+0x40>)
 80056d0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80056d4:	0800572d 	.word	0x0800572d
 80056d8:	08005741 	.word	0x08005741
 80056dc:	080056bd 	.word	0x080056bd
 80056e0:	080056bd 	.word	0x080056bd
 80056e4:	080056bd 	.word	0x080056bd
 80056e8:	080056bd 	.word	0x080056bd
 80056ec:	08005741 	.word	0x08005741
 80056f0:	080056bd 	.word	0x080056bd
 80056f4:	080056bd 	.word	0x080056bd
 80056f8:	080056bd 	.word	0x080056bd
 80056fc:	080056bd 	.word	0x080056bd
 8005700:	0800583f 	.word	0x0800583f
 8005704:	0800576b 	.word	0x0800576b
 8005708:	080057f9 	.word	0x080057f9
 800570c:	080056bd 	.word	0x080056bd
 8005710:	080056bd 	.word	0x080056bd
 8005714:	08005861 	.word	0x08005861
 8005718:	080056bd 	.word	0x080056bd
 800571c:	0800576b 	.word	0x0800576b
 8005720:	080056bd 	.word	0x080056bd
 8005724:	080056bd 	.word	0x080056bd
 8005728:	08005801 	.word	0x08005801
 800572c:	6833      	ldr	r3, [r6, #0]
 800572e:	1d1a      	adds	r2, r3, #4
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	6032      	str	r2, [r6, #0]
 8005734:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005738:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800573c:	2301      	movs	r3, #1
 800573e:	e09c      	b.n	800587a <_printf_i+0x1e6>
 8005740:	6833      	ldr	r3, [r6, #0]
 8005742:	6820      	ldr	r0, [r4, #0]
 8005744:	1d19      	adds	r1, r3, #4
 8005746:	6031      	str	r1, [r6, #0]
 8005748:	0606      	lsls	r6, r0, #24
 800574a:	d501      	bpl.n	8005750 <_printf_i+0xbc>
 800574c:	681d      	ldr	r5, [r3, #0]
 800574e:	e003      	b.n	8005758 <_printf_i+0xc4>
 8005750:	0645      	lsls	r5, r0, #25
 8005752:	d5fb      	bpl.n	800574c <_printf_i+0xb8>
 8005754:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005758:	2d00      	cmp	r5, #0
 800575a:	da03      	bge.n	8005764 <_printf_i+0xd0>
 800575c:	232d      	movs	r3, #45	@ 0x2d
 800575e:	426d      	negs	r5, r5
 8005760:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005764:	230a      	movs	r3, #10
 8005766:	4858      	ldr	r0, [pc, #352]	@ (80058c8 <_printf_i+0x234>)
 8005768:	e011      	b.n	800578e <_printf_i+0xfa>
 800576a:	6821      	ldr	r1, [r4, #0]
 800576c:	6833      	ldr	r3, [r6, #0]
 800576e:	0608      	lsls	r0, r1, #24
 8005770:	f853 5b04 	ldr.w	r5, [r3], #4
 8005774:	d402      	bmi.n	800577c <_printf_i+0xe8>
 8005776:	0649      	lsls	r1, r1, #25
 8005778:	bf48      	it	mi
 800577a:	b2ad      	uxthmi	r5, r5
 800577c:	2f6f      	cmp	r7, #111	@ 0x6f
 800577e:	6033      	str	r3, [r6, #0]
 8005780:	bf14      	ite	ne
 8005782:	230a      	movne	r3, #10
 8005784:	2308      	moveq	r3, #8
 8005786:	4850      	ldr	r0, [pc, #320]	@ (80058c8 <_printf_i+0x234>)
 8005788:	2100      	movs	r1, #0
 800578a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800578e:	6866      	ldr	r6, [r4, #4]
 8005790:	2e00      	cmp	r6, #0
 8005792:	60a6      	str	r6, [r4, #8]
 8005794:	db05      	blt.n	80057a2 <_printf_i+0x10e>
 8005796:	6821      	ldr	r1, [r4, #0]
 8005798:	432e      	orrs	r6, r5
 800579a:	f021 0104 	bic.w	r1, r1, #4
 800579e:	6021      	str	r1, [r4, #0]
 80057a0:	d04b      	beq.n	800583a <_printf_i+0x1a6>
 80057a2:	4616      	mov	r6, r2
 80057a4:	fbb5 f1f3 	udiv	r1, r5, r3
 80057a8:	fb03 5711 	mls	r7, r3, r1, r5
 80057ac:	5dc7      	ldrb	r7, [r0, r7]
 80057ae:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80057b2:	462f      	mov	r7, r5
 80057b4:	42bb      	cmp	r3, r7
 80057b6:	460d      	mov	r5, r1
 80057b8:	d9f4      	bls.n	80057a4 <_printf_i+0x110>
 80057ba:	2b08      	cmp	r3, #8
 80057bc:	d10b      	bne.n	80057d6 <_printf_i+0x142>
 80057be:	6823      	ldr	r3, [r4, #0]
 80057c0:	07df      	lsls	r7, r3, #31
 80057c2:	d508      	bpl.n	80057d6 <_printf_i+0x142>
 80057c4:	6923      	ldr	r3, [r4, #16]
 80057c6:	6861      	ldr	r1, [r4, #4]
 80057c8:	4299      	cmp	r1, r3
 80057ca:	bfde      	ittt	le
 80057cc:	2330      	movle	r3, #48	@ 0x30
 80057ce:	f806 3c01 	strble.w	r3, [r6, #-1]
 80057d2:	f106 36ff 	addle.w	r6, r6, #4294967295
 80057d6:	1b92      	subs	r2, r2, r6
 80057d8:	6122      	str	r2, [r4, #16]
 80057da:	464b      	mov	r3, r9
 80057dc:	4621      	mov	r1, r4
 80057de:	4640      	mov	r0, r8
 80057e0:	f8cd a000 	str.w	sl, [sp]
 80057e4:	aa03      	add	r2, sp, #12
 80057e6:	f7ff fee3 	bl	80055b0 <_printf_common>
 80057ea:	3001      	adds	r0, #1
 80057ec:	d14a      	bne.n	8005884 <_printf_i+0x1f0>
 80057ee:	f04f 30ff 	mov.w	r0, #4294967295
 80057f2:	b004      	add	sp, #16
 80057f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80057f8:	6823      	ldr	r3, [r4, #0]
 80057fa:	f043 0320 	orr.w	r3, r3, #32
 80057fe:	6023      	str	r3, [r4, #0]
 8005800:	2778      	movs	r7, #120	@ 0x78
 8005802:	4832      	ldr	r0, [pc, #200]	@ (80058cc <_printf_i+0x238>)
 8005804:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005808:	6823      	ldr	r3, [r4, #0]
 800580a:	6831      	ldr	r1, [r6, #0]
 800580c:	061f      	lsls	r7, r3, #24
 800580e:	f851 5b04 	ldr.w	r5, [r1], #4
 8005812:	d402      	bmi.n	800581a <_printf_i+0x186>
 8005814:	065f      	lsls	r7, r3, #25
 8005816:	bf48      	it	mi
 8005818:	b2ad      	uxthmi	r5, r5
 800581a:	6031      	str	r1, [r6, #0]
 800581c:	07d9      	lsls	r1, r3, #31
 800581e:	bf44      	itt	mi
 8005820:	f043 0320 	orrmi.w	r3, r3, #32
 8005824:	6023      	strmi	r3, [r4, #0]
 8005826:	b11d      	cbz	r5, 8005830 <_printf_i+0x19c>
 8005828:	2310      	movs	r3, #16
 800582a:	e7ad      	b.n	8005788 <_printf_i+0xf4>
 800582c:	4826      	ldr	r0, [pc, #152]	@ (80058c8 <_printf_i+0x234>)
 800582e:	e7e9      	b.n	8005804 <_printf_i+0x170>
 8005830:	6823      	ldr	r3, [r4, #0]
 8005832:	f023 0320 	bic.w	r3, r3, #32
 8005836:	6023      	str	r3, [r4, #0]
 8005838:	e7f6      	b.n	8005828 <_printf_i+0x194>
 800583a:	4616      	mov	r6, r2
 800583c:	e7bd      	b.n	80057ba <_printf_i+0x126>
 800583e:	6833      	ldr	r3, [r6, #0]
 8005840:	6825      	ldr	r5, [r4, #0]
 8005842:	1d18      	adds	r0, r3, #4
 8005844:	6961      	ldr	r1, [r4, #20]
 8005846:	6030      	str	r0, [r6, #0]
 8005848:	062e      	lsls	r6, r5, #24
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	d501      	bpl.n	8005852 <_printf_i+0x1be>
 800584e:	6019      	str	r1, [r3, #0]
 8005850:	e002      	b.n	8005858 <_printf_i+0x1c4>
 8005852:	0668      	lsls	r0, r5, #25
 8005854:	d5fb      	bpl.n	800584e <_printf_i+0x1ba>
 8005856:	8019      	strh	r1, [r3, #0]
 8005858:	2300      	movs	r3, #0
 800585a:	4616      	mov	r6, r2
 800585c:	6123      	str	r3, [r4, #16]
 800585e:	e7bc      	b.n	80057da <_printf_i+0x146>
 8005860:	6833      	ldr	r3, [r6, #0]
 8005862:	2100      	movs	r1, #0
 8005864:	1d1a      	adds	r2, r3, #4
 8005866:	6032      	str	r2, [r6, #0]
 8005868:	681e      	ldr	r6, [r3, #0]
 800586a:	6862      	ldr	r2, [r4, #4]
 800586c:	4630      	mov	r0, r6
 800586e:	f000 f9d6 	bl	8005c1e <memchr>
 8005872:	b108      	cbz	r0, 8005878 <_printf_i+0x1e4>
 8005874:	1b80      	subs	r0, r0, r6
 8005876:	6060      	str	r0, [r4, #4]
 8005878:	6863      	ldr	r3, [r4, #4]
 800587a:	6123      	str	r3, [r4, #16]
 800587c:	2300      	movs	r3, #0
 800587e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005882:	e7aa      	b.n	80057da <_printf_i+0x146>
 8005884:	4632      	mov	r2, r6
 8005886:	4649      	mov	r1, r9
 8005888:	4640      	mov	r0, r8
 800588a:	6923      	ldr	r3, [r4, #16]
 800588c:	47d0      	blx	sl
 800588e:	3001      	adds	r0, #1
 8005890:	d0ad      	beq.n	80057ee <_printf_i+0x15a>
 8005892:	6823      	ldr	r3, [r4, #0]
 8005894:	079b      	lsls	r3, r3, #30
 8005896:	d413      	bmi.n	80058c0 <_printf_i+0x22c>
 8005898:	68e0      	ldr	r0, [r4, #12]
 800589a:	9b03      	ldr	r3, [sp, #12]
 800589c:	4298      	cmp	r0, r3
 800589e:	bfb8      	it	lt
 80058a0:	4618      	movlt	r0, r3
 80058a2:	e7a6      	b.n	80057f2 <_printf_i+0x15e>
 80058a4:	2301      	movs	r3, #1
 80058a6:	4632      	mov	r2, r6
 80058a8:	4649      	mov	r1, r9
 80058aa:	4640      	mov	r0, r8
 80058ac:	47d0      	blx	sl
 80058ae:	3001      	adds	r0, #1
 80058b0:	d09d      	beq.n	80057ee <_printf_i+0x15a>
 80058b2:	3501      	adds	r5, #1
 80058b4:	68e3      	ldr	r3, [r4, #12]
 80058b6:	9903      	ldr	r1, [sp, #12]
 80058b8:	1a5b      	subs	r3, r3, r1
 80058ba:	42ab      	cmp	r3, r5
 80058bc:	dcf2      	bgt.n	80058a4 <_printf_i+0x210>
 80058be:	e7eb      	b.n	8005898 <_printf_i+0x204>
 80058c0:	2500      	movs	r5, #0
 80058c2:	f104 0619 	add.w	r6, r4, #25
 80058c6:	e7f5      	b.n	80058b4 <_printf_i+0x220>
 80058c8:	0800980c 	.word	0x0800980c
 80058cc:	0800981d 	.word	0x0800981d

080058d0 <std>:
 80058d0:	2300      	movs	r3, #0
 80058d2:	b510      	push	{r4, lr}
 80058d4:	4604      	mov	r4, r0
 80058d6:	e9c0 3300 	strd	r3, r3, [r0]
 80058da:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80058de:	6083      	str	r3, [r0, #8]
 80058e0:	8181      	strh	r1, [r0, #12]
 80058e2:	6643      	str	r3, [r0, #100]	@ 0x64
 80058e4:	81c2      	strh	r2, [r0, #14]
 80058e6:	6183      	str	r3, [r0, #24]
 80058e8:	4619      	mov	r1, r3
 80058ea:	2208      	movs	r2, #8
 80058ec:	305c      	adds	r0, #92	@ 0x5c
 80058ee:	f000 f916 	bl	8005b1e <memset>
 80058f2:	4b0d      	ldr	r3, [pc, #52]	@ (8005928 <std+0x58>)
 80058f4:	6224      	str	r4, [r4, #32]
 80058f6:	6263      	str	r3, [r4, #36]	@ 0x24
 80058f8:	4b0c      	ldr	r3, [pc, #48]	@ (800592c <std+0x5c>)
 80058fa:	62a3      	str	r3, [r4, #40]	@ 0x28
 80058fc:	4b0c      	ldr	r3, [pc, #48]	@ (8005930 <std+0x60>)
 80058fe:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005900:	4b0c      	ldr	r3, [pc, #48]	@ (8005934 <std+0x64>)
 8005902:	6323      	str	r3, [r4, #48]	@ 0x30
 8005904:	4b0c      	ldr	r3, [pc, #48]	@ (8005938 <std+0x68>)
 8005906:	429c      	cmp	r4, r3
 8005908:	d006      	beq.n	8005918 <std+0x48>
 800590a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800590e:	4294      	cmp	r4, r2
 8005910:	d002      	beq.n	8005918 <std+0x48>
 8005912:	33d0      	adds	r3, #208	@ 0xd0
 8005914:	429c      	cmp	r4, r3
 8005916:	d105      	bne.n	8005924 <std+0x54>
 8005918:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800591c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005920:	f000 b97a 	b.w	8005c18 <__retarget_lock_init_recursive>
 8005924:	bd10      	pop	{r4, pc}
 8005926:	bf00      	nop
 8005928:	08005a99 	.word	0x08005a99
 800592c:	08005abb 	.word	0x08005abb
 8005930:	08005af3 	.word	0x08005af3
 8005934:	08005b17 	.word	0x08005b17
 8005938:	20001334 	.word	0x20001334

0800593c <stdio_exit_handler>:
 800593c:	4a02      	ldr	r2, [pc, #8]	@ (8005948 <stdio_exit_handler+0xc>)
 800593e:	4903      	ldr	r1, [pc, #12]	@ (800594c <stdio_exit_handler+0x10>)
 8005940:	4803      	ldr	r0, [pc, #12]	@ (8005950 <stdio_exit_handler+0x14>)
 8005942:	f000 b869 	b.w	8005a18 <_fwalk_sglue>
 8005946:	bf00      	nop
 8005948:	20000020 	.word	0x20000020
 800594c:	080075d1 	.word	0x080075d1
 8005950:	20000030 	.word	0x20000030

08005954 <cleanup_stdio>:
 8005954:	6841      	ldr	r1, [r0, #4]
 8005956:	4b0c      	ldr	r3, [pc, #48]	@ (8005988 <cleanup_stdio+0x34>)
 8005958:	b510      	push	{r4, lr}
 800595a:	4299      	cmp	r1, r3
 800595c:	4604      	mov	r4, r0
 800595e:	d001      	beq.n	8005964 <cleanup_stdio+0x10>
 8005960:	f001 fe36 	bl	80075d0 <_fflush_r>
 8005964:	68a1      	ldr	r1, [r4, #8]
 8005966:	4b09      	ldr	r3, [pc, #36]	@ (800598c <cleanup_stdio+0x38>)
 8005968:	4299      	cmp	r1, r3
 800596a:	d002      	beq.n	8005972 <cleanup_stdio+0x1e>
 800596c:	4620      	mov	r0, r4
 800596e:	f001 fe2f 	bl	80075d0 <_fflush_r>
 8005972:	68e1      	ldr	r1, [r4, #12]
 8005974:	4b06      	ldr	r3, [pc, #24]	@ (8005990 <cleanup_stdio+0x3c>)
 8005976:	4299      	cmp	r1, r3
 8005978:	d004      	beq.n	8005984 <cleanup_stdio+0x30>
 800597a:	4620      	mov	r0, r4
 800597c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005980:	f001 be26 	b.w	80075d0 <_fflush_r>
 8005984:	bd10      	pop	{r4, pc}
 8005986:	bf00      	nop
 8005988:	20001334 	.word	0x20001334
 800598c:	2000139c 	.word	0x2000139c
 8005990:	20001404 	.word	0x20001404

08005994 <global_stdio_init.part.0>:
 8005994:	b510      	push	{r4, lr}
 8005996:	4b0b      	ldr	r3, [pc, #44]	@ (80059c4 <global_stdio_init.part.0+0x30>)
 8005998:	4c0b      	ldr	r4, [pc, #44]	@ (80059c8 <global_stdio_init.part.0+0x34>)
 800599a:	4a0c      	ldr	r2, [pc, #48]	@ (80059cc <global_stdio_init.part.0+0x38>)
 800599c:	4620      	mov	r0, r4
 800599e:	601a      	str	r2, [r3, #0]
 80059a0:	2104      	movs	r1, #4
 80059a2:	2200      	movs	r2, #0
 80059a4:	f7ff ff94 	bl	80058d0 <std>
 80059a8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80059ac:	2201      	movs	r2, #1
 80059ae:	2109      	movs	r1, #9
 80059b0:	f7ff ff8e 	bl	80058d0 <std>
 80059b4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80059b8:	2202      	movs	r2, #2
 80059ba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80059be:	2112      	movs	r1, #18
 80059c0:	f7ff bf86 	b.w	80058d0 <std>
 80059c4:	2000146c 	.word	0x2000146c
 80059c8:	20001334 	.word	0x20001334
 80059cc:	0800593d 	.word	0x0800593d

080059d0 <__sfp_lock_acquire>:
 80059d0:	4801      	ldr	r0, [pc, #4]	@ (80059d8 <__sfp_lock_acquire+0x8>)
 80059d2:	f000 b922 	b.w	8005c1a <__retarget_lock_acquire_recursive>
 80059d6:	bf00      	nop
 80059d8:	20001475 	.word	0x20001475

080059dc <__sfp_lock_release>:
 80059dc:	4801      	ldr	r0, [pc, #4]	@ (80059e4 <__sfp_lock_release+0x8>)
 80059de:	f000 b91d 	b.w	8005c1c <__retarget_lock_release_recursive>
 80059e2:	bf00      	nop
 80059e4:	20001475 	.word	0x20001475

080059e8 <__sinit>:
 80059e8:	b510      	push	{r4, lr}
 80059ea:	4604      	mov	r4, r0
 80059ec:	f7ff fff0 	bl	80059d0 <__sfp_lock_acquire>
 80059f0:	6a23      	ldr	r3, [r4, #32]
 80059f2:	b11b      	cbz	r3, 80059fc <__sinit+0x14>
 80059f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80059f8:	f7ff bff0 	b.w	80059dc <__sfp_lock_release>
 80059fc:	4b04      	ldr	r3, [pc, #16]	@ (8005a10 <__sinit+0x28>)
 80059fe:	6223      	str	r3, [r4, #32]
 8005a00:	4b04      	ldr	r3, [pc, #16]	@ (8005a14 <__sinit+0x2c>)
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d1f5      	bne.n	80059f4 <__sinit+0xc>
 8005a08:	f7ff ffc4 	bl	8005994 <global_stdio_init.part.0>
 8005a0c:	e7f2      	b.n	80059f4 <__sinit+0xc>
 8005a0e:	bf00      	nop
 8005a10:	08005955 	.word	0x08005955
 8005a14:	2000146c 	.word	0x2000146c

08005a18 <_fwalk_sglue>:
 8005a18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005a1c:	4607      	mov	r7, r0
 8005a1e:	4688      	mov	r8, r1
 8005a20:	4614      	mov	r4, r2
 8005a22:	2600      	movs	r6, #0
 8005a24:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005a28:	f1b9 0901 	subs.w	r9, r9, #1
 8005a2c:	d505      	bpl.n	8005a3a <_fwalk_sglue+0x22>
 8005a2e:	6824      	ldr	r4, [r4, #0]
 8005a30:	2c00      	cmp	r4, #0
 8005a32:	d1f7      	bne.n	8005a24 <_fwalk_sglue+0xc>
 8005a34:	4630      	mov	r0, r6
 8005a36:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005a3a:	89ab      	ldrh	r3, [r5, #12]
 8005a3c:	2b01      	cmp	r3, #1
 8005a3e:	d907      	bls.n	8005a50 <_fwalk_sglue+0x38>
 8005a40:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005a44:	3301      	adds	r3, #1
 8005a46:	d003      	beq.n	8005a50 <_fwalk_sglue+0x38>
 8005a48:	4629      	mov	r1, r5
 8005a4a:	4638      	mov	r0, r7
 8005a4c:	47c0      	blx	r8
 8005a4e:	4306      	orrs	r6, r0
 8005a50:	3568      	adds	r5, #104	@ 0x68
 8005a52:	e7e9      	b.n	8005a28 <_fwalk_sglue+0x10>

08005a54 <siprintf>:
 8005a54:	b40e      	push	{r1, r2, r3}
 8005a56:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005a5a:	b510      	push	{r4, lr}
 8005a5c:	2400      	movs	r4, #0
 8005a5e:	b09d      	sub	sp, #116	@ 0x74
 8005a60:	ab1f      	add	r3, sp, #124	@ 0x7c
 8005a62:	9002      	str	r0, [sp, #8]
 8005a64:	9006      	str	r0, [sp, #24]
 8005a66:	9107      	str	r1, [sp, #28]
 8005a68:	9104      	str	r1, [sp, #16]
 8005a6a:	4809      	ldr	r0, [pc, #36]	@ (8005a90 <siprintf+0x3c>)
 8005a6c:	4909      	ldr	r1, [pc, #36]	@ (8005a94 <siprintf+0x40>)
 8005a6e:	f853 2b04 	ldr.w	r2, [r3], #4
 8005a72:	9105      	str	r1, [sp, #20]
 8005a74:	6800      	ldr	r0, [r0, #0]
 8005a76:	a902      	add	r1, sp, #8
 8005a78:	9301      	str	r3, [sp, #4]
 8005a7a:	941b      	str	r4, [sp, #108]	@ 0x6c
 8005a7c:	f001 fc2c 	bl	80072d8 <_svfiprintf_r>
 8005a80:	9b02      	ldr	r3, [sp, #8]
 8005a82:	701c      	strb	r4, [r3, #0]
 8005a84:	b01d      	add	sp, #116	@ 0x74
 8005a86:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005a8a:	b003      	add	sp, #12
 8005a8c:	4770      	bx	lr
 8005a8e:	bf00      	nop
 8005a90:	2000002c 	.word	0x2000002c
 8005a94:	ffff0208 	.word	0xffff0208

08005a98 <__sread>:
 8005a98:	b510      	push	{r4, lr}
 8005a9a:	460c      	mov	r4, r1
 8005a9c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005aa0:	f000 f86c 	bl	8005b7c <_read_r>
 8005aa4:	2800      	cmp	r0, #0
 8005aa6:	bfab      	itete	ge
 8005aa8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005aaa:	89a3      	ldrhlt	r3, [r4, #12]
 8005aac:	181b      	addge	r3, r3, r0
 8005aae:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005ab2:	bfac      	ite	ge
 8005ab4:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005ab6:	81a3      	strhlt	r3, [r4, #12]
 8005ab8:	bd10      	pop	{r4, pc}

08005aba <__swrite>:
 8005aba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005abe:	461f      	mov	r7, r3
 8005ac0:	898b      	ldrh	r3, [r1, #12]
 8005ac2:	4605      	mov	r5, r0
 8005ac4:	05db      	lsls	r3, r3, #23
 8005ac6:	460c      	mov	r4, r1
 8005ac8:	4616      	mov	r6, r2
 8005aca:	d505      	bpl.n	8005ad8 <__swrite+0x1e>
 8005acc:	2302      	movs	r3, #2
 8005ace:	2200      	movs	r2, #0
 8005ad0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005ad4:	f000 f840 	bl	8005b58 <_lseek_r>
 8005ad8:	89a3      	ldrh	r3, [r4, #12]
 8005ada:	4632      	mov	r2, r6
 8005adc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005ae0:	81a3      	strh	r3, [r4, #12]
 8005ae2:	4628      	mov	r0, r5
 8005ae4:	463b      	mov	r3, r7
 8005ae6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005aea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005aee:	f000 b857 	b.w	8005ba0 <_write_r>

08005af2 <__sseek>:
 8005af2:	b510      	push	{r4, lr}
 8005af4:	460c      	mov	r4, r1
 8005af6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005afa:	f000 f82d 	bl	8005b58 <_lseek_r>
 8005afe:	1c43      	adds	r3, r0, #1
 8005b00:	89a3      	ldrh	r3, [r4, #12]
 8005b02:	bf15      	itete	ne
 8005b04:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005b06:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005b0a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005b0e:	81a3      	strheq	r3, [r4, #12]
 8005b10:	bf18      	it	ne
 8005b12:	81a3      	strhne	r3, [r4, #12]
 8005b14:	bd10      	pop	{r4, pc}

08005b16 <__sclose>:
 8005b16:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005b1a:	f000 b80d 	b.w	8005b38 <_close_r>

08005b1e <memset>:
 8005b1e:	4603      	mov	r3, r0
 8005b20:	4402      	add	r2, r0
 8005b22:	4293      	cmp	r3, r2
 8005b24:	d100      	bne.n	8005b28 <memset+0xa>
 8005b26:	4770      	bx	lr
 8005b28:	f803 1b01 	strb.w	r1, [r3], #1
 8005b2c:	e7f9      	b.n	8005b22 <memset+0x4>
	...

08005b30 <_localeconv_r>:
 8005b30:	4800      	ldr	r0, [pc, #0]	@ (8005b34 <_localeconv_r+0x4>)
 8005b32:	4770      	bx	lr
 8005b34:	2000016c 	.word	0x2000016c

08005b38 <_close_r>:
 8005b38:	b538      	push	{r3, r4, r5, lr}
 8005b3a:	2300      	movs	r3, #0
 8005b3c:	4d05      	ldr	r5, [pc, #20]	@ (8005b54 <_close_r+0x1c>)
 8005b3e:	4604      	mov	r4, r0
 8005b40:	4608      	mov	r0, r1
 8005b42:	602b      	str	r3, [r5, #0]
 8005b44:	f7fb fed3 	bl	80018ee <_close>
 8005b48:	1c43      	adds	r3, r0, #1
 8005b4a:	d102      	bne.n	8005b52 <_close_r+0x1a>
 8005b4c:	682b      	ldr	r3, [r5, #0]
 8005b4e:	b103      	cbz	r3, 8005b52 <_close_r+0x1a>
 8005b50:	6023      	str	r3, [r4, #0]
 8005b52:	bd38      	pop	{r3, r4, r5, pc}
 8005b54:	20001470 	.word	0x20001470

08005b58 <_lseek_r>:
 8005b58:	b538      	push	{r3, r4, r5, lr}
 8005b5a:	4604      	mov	r4, r0
 8005b5c:	4608      	mov	r0, r1
 8005b5e:	4611      	mov	r1, r2
 8005b60:	2200      	movs	r2, #0
 8005b62:	4d05      	ldr	r5, [pc, #20]	@ (8005b78 <_lseek_r+0x20>)
 8005b64:	602a      	str	r2, [r5, #0]
 8005b66:	461a      	mov	r2, r3
 8005b68:	f7fb fee5 	bl	8001936 <_lseek>
 8005b6c:	1c43      	adds	r3, r0, #1
 8005b6e:	d102      	bne.n	8005b76 <_lseek_r+0x1e>
 8005b70:	682b      	ldr	r3, [r5, #0]
 8005b72:	b103      	cbz	r3, 8005b76 <_lseek_r+0x1e>
 8005b74:	6023      	str	r3, [r4, #0]
 8005b76:	bd38      	pop	{r3, r4, r5, pc}
 8005b78:	20001470 	.word	0x20001470

08005b7c <_read_r>:
 8005b7c:	b538      	push	{r3, r4, r5, lr}
 8005b7e:	4604      	mov	r4, r0
 8005b80:	4608      	mov	r0, r1
 8005b82:	4611      	mov	r1, r2
 8005b84:	2200      	movs	r2, #0
 8005b86:	4d05      	ldr	r5, [pc, #20]	@ (8005b9c <_read_r+0x20>)
 8005b88:	602a      	str	r2, [r5, #0]
 8005b8a:	461a      	mov	r2, r3
 8005b8c:	f7fb fe76 	bl	800187c <_read>
 8005b90:	1c43      	adds	r3, r0, #1
 8005b92:	d102      	bne.n	8005b9a <_read_r+0x1e>
 8005b94:	682b      	ldr	r3, [r5, #0]
 8005b96:	b103      	cbz	r3, 8005b9a <_read_r+0x1e>
 8005b98:	6023      	str	r3, [r4, #0]
 8005b9a:	bd38      	pop	{r3, r4, r5, pc}
 8005b9c:	20001470 	.word	0x20001470

08005ba0 <_write_r>:
 8005ba0:	b538      	push	{r3, r4, r5, lr}
 8005ba2:	4604      	mov	r4, r0
 8005ba4:	4608      	mov	r0, r1
 8005ba6:	4611      	mov	r1, r2
 8005ba8:	2200      	movs	r2, #0
 8005baa:	4d05      	ldr	r5, [pc, #20]	@ (8005bc0 <_write_r+0x20>)
 8005bac:	602a      	str	r2, [r5, #0]
 8005bae:	461a      	mov	r2, r3
 8005bb0:	f7fb fe81 	bl	80018b6 <_write>
 8005bb4:	1c43      	adds	r3, r0, #1
 8005bb6:	d102      	bne.n	8005bbe <_write_r+0x1e>
 8005bb8:	682b      	ldr	r3, [r5, #0]
 8005bba:	b103      	cbz	r3, 8005bbe <_write_r+0x1e>
 8005bbc:	6023      	str	r3, [r4, #0]
 8005bbe:	bd38      	pop	{r3, r4, r5, pc}
 8005bc0:	20001470 	.word	0x20001470

08005bc4 <__errno>:
 8005bc4:	4b01      	ldr	r3, [pc, #4]	@ (8005bcc <__errno+0x8>)
 8005bc6:	6818      	ldr	r0, [r3, #0]
 8005bc8:	4770      	bx	lr
 8005bca:	bf00      	nop
 8005bcc:	2000002c 	.word	0x2000002c

08005bd0 <__libc_init_array>:
 8005bd0:	b570      	push	{r4, r5, r6, lr}
 8005bd2:	2600      	movs	r6, #0
 8005bd4:	4d0c      	ldr	r5, [pc, #48]	@ (8005c08 <__libc_init_array+0x38>)
 8005bd6:	4c0d      	ldr	r4, [pc, #52]	@ (8005c0c <__libc_init_array+0x3c>)
 8005bd8:	1b64      	subs	r4, r4, r5
 8005bda:	10a4      	asrs	r4, r4, #2
 8005bdc:	42a6      	cmp	r6, r4
 8005bde:	d109      	bne.n	8005bf4 <__libc_init_array+0x24>
 8005be0:	f002 f874 	bl	8007ccc <_init>
 8005be4:	2600      	movs	r6, #0
 8005be6:	4d0a      	ldr	r5, [pc, #40]	@ (8005c10 <__libc_init_array+0x40>)
 8005be8:	4c0a      	ldr	r4, [pc, #40]	@ (8005c14 <__libc_init_array+0x44>)
 8005bea:	1b64      	subs	r4, r4, r5
 8005bec:	10a4      	asrs	r4, r4, #2
 8005bee:	42a6      	cmp	r6, r4
 8005bf0:	d105      	bne.n	8005bfe <__libc_init_array+0x2e>
 8005bf2:	bd70      	pop	{r4, r5, r6, pc}
 8005bf4:	f855 3b04 	ldr.w	r3, [r5], #4
 8005bf8:	4798      	blx	r3
 8005bfa:	3601      	adds	r6, #1
 8005bfc:	e7ee      	b.n	8005bdc <__libc_init_array+0xc>
 8005bfe:	f855 3b04 	ldr.w	r3, [r5], #4
 8005c02:	4798      	blx	r3
 8005c04:	3601      	adds	r6, #1
 8005c06:	e7f2      	b.n	8005bee <__libc_init_array+0x1e>
 8005c08:	08009b74 	.word	0x08009b74
 8005c0c:	08009b74 	.word	0x08009b74
 8005c10:	08009b74 	.word	0x08009b74
 8005c14:	08009b78 	.word	0x08009b78

08005c18 <__retarget_lock_init_recursive>:
 8005c18:	4770      	bx	lr

08005c1a <__retarget_lock_acquire_recursive>:
 8005c1a:	4770      	bx	lr

08005c1c <__retarget_lock_release_recursive>:
 8005c1c:	4770      	bx	lr

08005c1e <memchr>:
 8005c1e:	4603      	mov	r3, r0
 8005c20:	b510      	push	{r4, lr}
 8005c22:	b2c9      	uxtb	r1, r1
 8005c24:	4402      	add	r2, r0
 8005c26:	4293      	cmp	r3, r2
 8005c28:	4618      	mov	r0, r3
 8005c2a:	d101      	bne.n	8005c30 <memchr+0x12>
 8005c2c:	2000      	movs	r0, #0
 8005c2e:	e003      	b.n	8005c38 <memchr+0x1a>
 8005c30:	7804      	ldrb	r4, [r0, #0]
 8005c32:	3301      	adds	r3, #1
 8005c34:	428c      	cmp	r4, r1
 8005c36:	d1f6      	bne.n	8005c26 <memchr+0x8>
 8005c38:	bd10      	pop	{r4, pc}
	...

08005c3c <__assert_func>:
 8005c3c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005c3e:	4614      	mov	r4, r2
 8005c40:	461a      	mov	r2, r3
 8005c42:	4b09      	ldr	r3, [pc, #36]	@ (8005c68 <__assert_func+0x2c>)
 8005c44:	4605      	mov	r5, r0
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	68d8      	ldr	r0, [r3, #12]
 8005c4a:	b14c      	cbz	r4, 8005c60 <__assert_func+0x24>
 8005c4c:	4b07      	ldr	r3, [pc, #28]	@ (8005c6c <__assert_func+0x30>)
 8005c4e:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005c52:	9100      	str	r1, [sp, #0]
 8005c54:	462b      	mov	r3, r5
 8005c56:	4906      	ldr	r1, [pc, #24]	@ (8005c70 <__assert_func+0x34>)
 8005c58:	f001 fce2 	bl	8007620 <fiprintf>
 8005c5c:	f001 fd2a 	bl	80076b4 <abort>
 8005c60:	4b04      	ldr	r3, [pc, #16]	@ (8005c74 <__assert_func+0x38>)
 8005c62:	461c      	mov	r4, r3
 8005c64:	e7f3      	b.n	8005c4e <__assert_func+0x12>
 8005c66:	bf00      	nop
 8005c68:	2000002c 	.word	0x2000002c
 8005c6c:	0800982e 	.word	0x0800982e
 8005c70:	0800983b 	.word	0x0800983b
 8005c74:	08009869 	.word	0x08009869

08005c78 <quorem>:
 8005c78:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c7c:	6903      	ldr	r3, [r0, #16]
 8005c7e:	690c      	ldr	r4, [r1, #16]
 8005c80:	4607      	mov	r7, r0
 8005c82:	42a3      	cmp	r3, r4
 8005c84:	db7e      	blt.n	8005d84 <quorem+0x10c>
 8005c86:	3c01      	subs	r4, #1
 8005c88:	00a3      	lsls	r3, r4, #2
 8005c8a:	f100 0514 	add.w	r5, r0, #20
 8005c8e:	f101 0814 	add.w	r8, r1, #20
 8005c92:	9300      	str	r3, [sp, #0]
 8005c94:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005c98:	9301      	str	r3, [sp, #4]
 8005c9a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005c9e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005ca2:	3301      	adds	r3, #1
 8005ca4:	429a      	cmp	r2, r3
 8005ca6:	fbb2 f6f3 	udiv	r6, r2, r3
 8005caa:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005cae:	d32e      	bcc.n	8005d0e <quorem+0x96>
 8005cb0:	f04f 0a00 	mov.w	sl, #0
 8005cb4:	46c4      	mov	ip, r8
 8005cb6:	46ae      	mov	lr, r5
 8005cb8:	46d3      	mov	fp, sl
 8005cba:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005cbe:	b298      	uxth	r0, r3
 8005cc0:	fb06 a000 	mla	r0, r6, r0, sl
 8005cc4:	0c1b      	lsrs	r3, r3, #16
 8005cc6:	0c02      	lsrs	r2, r0, #16
 8005cc8:	fb06 2303 	mla	r3, r6, r3, r2
 8005ccc:	f8de 2000 	ldr.w	r2, [lr]
 8005cd0:	b280      	uxth	r0, r0
 8005cd2:	b292      	uxth	r2, r2
 8005cd4:	1a12      	subs	r2, r2, r0
 8005cd6:	445a      	add	r2, fp
 8005cd8:	f8de 0000 	ldr.w	r0, [lr]
 8005cdc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005ce0:	b29b      	uxth	r3, r3
 8005ce2:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8005ce6:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8005cea:	b292      	uxth	r2, r2
 8005cec:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8005cf0:	45e1      	cmp	r9, ip
 8005cf2:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8005cf6:	f84e 2b04 	str.w	r2, [lr], #4
 8005cfa:	d2de      	bcs.n	8005cba <quorem+0x42>
 8005cfc:	9b00      	ldr	r3, [sp, #0]
 8005cfe:	58eb      	ldr	r3, [r5, r3]
 8005d00:	b92b      	cbnz	r3, 8005d0e <quorem+0x96>
 8005d02:	9b01      	ldr	r3, [sp, #4]
 8005d04:	3b04      	subs	r3, #4
 8005d06:	429d      	cmp	r5, r3
 8005d08:	461a      	mov	r2, r3
 8005d0a:	d32f      	bcc.n	8005d6c <quorem+0xf4>
 8005d0c:	613c      	str	r4, [r7, #16]
 8005d0e:	4638      	mov	r0, r7
 8005d10:	f001 f97e 	bl	8007010 <__mcmp>
 8005d14:	2800      	cmp	r0, #0
 8005d16:	db25      	blt.n	8005d64 <quorem+0xec>
 8005d18:	4629      	mov	r1, r5
 8005d1a:	2000      	movs	r0, #0
 8005d1c:	f858 2b04 	ldr.w	r2, [r8], #4
 8005d20:	f8d1 c000 	ldr.w	ip, [r1]
 8005d24:	fa1f fe82 	uxth.w	lr, r2
 8005d28:	fa1f f38c 	uxth.w	r3, ip
 8005d2c:	eba3 030e 	sub.w	r3, r3, lr
 8005d30:	4403      	add	r3, r0
 8005d32:	0c12      	lsrs	r2, r2, #16
 8005d34:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8005d38:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8005d3c:	b29b      	uxth	r3, r3
 8005d3e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005d42:	45c1      	cmp	r9, r8
 8005d44:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005d48:	f841 3b04 	str.w	r3, [r1], #4
 8005d4c:	d2e6      	bcs.n	8005d1c <quorem+0xa4>
 8005d4e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005d52:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005d56:	b922      	cbnz	r2, 8005d62 <quorem+0xea>
 8005d58:	3b04      	subs	r3, #4
 8005d5a:	429d      	cmp	r5, r3
 8005d5c:	461a      	mov	r2, r3
 8005d5e:	d30b      	bcc.n	8005d78 <quorem+0x100>
 8005d60:	613c      	str	r4, [r7, #16]
 8005d62:	3601      	adds	r6, #1
 8005d64:	4630      	mov	r0, r6
 8005d66:	b003      	add	sp, #12
 8005d68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d6c:	6812      	ldr	r2, [r2, #0]
 8005d6e:	3b04      	subs	r3, #4
 8005d70:	2a00      	cmp	r2, #0
 8005d72:	d1cb      	bne.n	8005d0c <quorem+0x94>
 8005d74:	3c01      	subs	r4, #1
 8005d76:	e7c6      	b.n	8005d06 <quorem+0x8e>
 8005d78:	6812      	ldr	r2, [r2, #0]
 8005d7a:	3b04      	subs	r3, #4
 8005d7c:	2a00      	cmp	r2, #0
 8005d7e:	d1ef      	bne.n	8005d60 <quorem+0xe8>
 8005d80:	3c01      	subs	r4, #1
 8005d82:	e7ea      	b.n	8005d5a <quorem+0xe2>
 8005d84:	2000      	movs	r0, #0
 8005d86:	e7ee      	b.n	8005d66 <quorem+0xee>

08005d88 <_dtoa_r>:
 8005d88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d8c:	4614      	mov	r4, r2
 8005d8e:	461d      	mov	r5, r3
 8005d90:	69c7      	ldr	r7, [r0, #28]
 8005d92:	b097      	sub	sp, #92	@ 0x5c
 8005d94:	4681      	mov	r9, r0
 8005d96:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8005d9a:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8005d9c:	b97f      	cbnz	r7, 8005dbe <_dtoa_r+0x36>
 8005d9e:	2010      	movs	r0, #16
 8005da0:	f000 fe0e 	bl	80069c0 <malloc>
 8005da4:	4602      	mov	r2, r0
 8005da6:	f8c9 001c 	str.w	r0, [r9, #28]
 8005daa:	b920      	cbnz	r0, 8005db6 <_dtoa_r+0x2e>
 8005dac:	21ef      	movs	r1, #239	@ 0xef
 8005dae:	4bac      	ldr	r3, [pc, #688]	@ (8006060 <_dtoa_r+0x2d8>)
 8005db0:	48ac      	ldr	r0, [pc, #688]	@ (8006064 <_dtoa_r+0x2dc>)
 8005db2:	f7ff ff43 	bl	8005c3c <__assert_func>
 8005db6:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8005dba:	6007      	str	r7, [r0, #0]
 8005dbc:	60c7      	str	r7, [r0, #12]
 8005dbe:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005dc2:	6819      	ldr	r1, [r3, #0]
 8005dc4:	b159      	cbz	r1, 8005dde <_dtoa_r+0x56>
 8005dc6:	685a      	ldr	r2, [r3, #4]
 8005dc8:	2301      	movs	r3, #1
 8005dca:	4093      	lsls	r3, r2
 8005dcc:	604a      	str	r2, [r1, #4]
 8005dce:	608b      	str	r3, [r1, #8]
 8005dd0:	4648      	mov	r0, r9
 8005dd2:	f000 feeb 	bl	8006bac <_Bfree>
 8005dd6:	2200      	movs	r2, #0
 8005dd8:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005ddc:	601a      	str	r2, [r3, #0]
 8005dde:	1e2b      	subs	r3, r5, #0
 8005de0:	bfaf      	iteee	ge
 8005de2:	2300      	movge	r3, #0
 8005de4:	2201      	movlt	r2, #1
 8005de6:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8005dea:	9307      	strlt	r3, [sp, #28]
 8005dec:	bfa8      	it	ge
 8005dee:	6033      	strge	r3, [r6, #0]
 8005df0:	f8dd 801c 	ldr.w	r8, [sp, #28]
 8005df4:	4b9c      	ldr	r3, [pc, #624]	@ (8006068 <_dtoa_r+0x2e0>)
 8005df6:	bfb8      	it	lt
 8005df8:	6032      	strlt	r2, [r6, #0]
 8005dfa:	ea33 0308 	bics.w	r3, r3, r8
 8005dfe:	d112      	bne.n	8005e26 <_dtoa_r+0x9e>
 8005e00:	f242 730f 	movw	r3, #9999	@ 0x270f
 8005e04:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8005e06:	6013      	str	r3, [r2, #0]
 8005e08:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8005e0c:	4323      	orrs	r3, r4
 8005e0e:	f000 855e 	beq.w	80068ce <_dtoa_r+0xb46>
 8005e12:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005e14:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800606c <_dtoa_r+0x2e4>
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	f000 8560 	beq.w	80068de <_dtoa_r+0xb56>
 8005e1e:	f10a 0303 	add.w	r3, sl, #3
 8005e22:	f000 bd5a 	b.w	80068da <_dtoa_r+0xb52>
 8005e26:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005e2a:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8005e2e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005e32:	2200      	movs	r2, #0
 8005e34:	2300      	movs	r3, #0
 8005e36:	f7fa fdb7 	bl	80009a8 <__aeabi_dcmpeq>
 8005e3a:	4607      	mov	r7, r0
 8005e3c:	b158      	cbz	r0, 8005e56 <_dtoa_r+0xce>
 8005e3e:	2301      	movs	r3, #1
 8005e40:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8005e42:	6013      	str	r3, [r2, #0]
 8005e44:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005e46:	b113      	cbz	r3, 8005e4e <_dtoa_r+0xc6>
 8005e48:	4b89      	ldr	r3, [pc, #548]	@ (8006070 <_dtoa_r+0x2e8>)
 8005e4a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8005e4c:	6013      	str	r3, [r2, #0]
 8005e4e:	f8df a224 	ldr.w	sl, [pc, #548]	@ 8006074 <_dtoa_r+0x2ec>
 8005e52:	f000 bd44 	b.w	80068de <_dtoa_r+0xb56>
 8005e56:	ab14      	add	r3, sp, #80	@ 0x50
 8005e58:	9301      	str	r3, [sp, #4]
 8005e5a:	ab15      	add	r3, sp, #84	@ 0x54
 8005e5c:	9300      	str	r3, [sp, #0]
 8005e5e:	4648      	mov	r0, r9
 8005e60:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8005e64:	f001 f984 	bl	8007170 <__d2b>
 8005e68:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8005e6c:	9003      	str	r0, [sp, #12]
 8005e6e:	2e00      	cmp	r6, #0
 8005e70:	d078      	beq.n	8005f64 <_dtoa_r+0x1dc>
 8005e72:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005e76:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005e78:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8005e7c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005e80:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8005e84:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8005e88:	9712      	str	r7, [sp, #72]	@ 0x48
 8005e8a:	4619      	mov	r1, r3
 8005e8c:	2200      	movs	r2, #0
 8005e8e:	4b7a      	ldr	r3, [pc, #488]	@ (8006078 <_dtoa_r+0x2f0>)
 8005e90:	f7fa f96a 	bl	8000168 <__aeabi_dsub>
 8005e94:	a36c      	add	r3, pc, #432	@ (adr r3, 8006048 <_dtoa_r+0x2c0>)
 8005e96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e9a:	f7fa fb1d 	bl	80004d8 <__aeabi_dmul>
 8005e9e:	a36c      	add	r3, pc, #432	@ (adr r3, 8006050 <_dtoa_r+0x2c8>)
 8005ea0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ea4:	f7fa f962 	bl	800016c <__adddf3>
 8005ea8:	4604      	mov	r4, r0
 8005eaa:	4630      	mov	r0, r6
 8005eac:	460d      	mov	r5, r1
 8005eae:	f7fa faa9 	bl	8000404 <__aeabi_i2d>
 8005eb2:	a369      	add	r3, pc, #420	@ (adr r3, 8006058 <_dtoa_r+0x2d0>)
 8005eb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005eb8:	f7fa fb0e 	bl	80004d8 <__aeabi_dmul>
 8005ebc:	4602      	mov	r2, r0
 8005ebe:	460b      	mov	r3, r1
 8005ec0:	4620      	mov	r0, r4
 8005ec2:	4629      	mov	r1, r5
 8005ec4:	f7fa f952 	bl	800016c <__adddf3>
 8005ec8:	4604      	mov	r4, r0
 8005eca:	460d      	mov	r5, r1
 8005ecc:	f7fa fdb4 	bl	8000a38 <__aeabi_d2iz>
 8005ed0:	2200      	movs	r2, #0
 8005ed2:	4607      	mov	r7, r0
 8005ed4:	2300      	movs	r3, #0
 8005ed6:	4620      	mov	r0, r4
 8005ed8:	4629      	mov	r1, r5
 8005eda:	f7fa fd6f 	bl	80009bc <__aeabi_dcmplt>
 8005ede:	b140      	cbz	r0, 8005ef2 <_dtoa_r+0x16a>
 8005ee0:	4638      	mov	r0, r7
 8005ee2:	f7fa fa8f 	bl	8000404 <__aeabi_i2d>
 8005ee6:	4622      	mov	r2, r4
 8005ee8:	462b      	mov	r3, r5
 8005eea:	f7fa fd5d 	bl	80009a8 <__aeabi_dcmpeq>
 8005eee:	b900      	cbnz	r0, 8005ef2 <_dtoa_r+0x16a>
 8005ef0:	3f01      	subs	r7, #1
 8005ef2:	2f16      	cmp	r7, #22
 8005ef4:	d854      	bhi.n	8005fa0 <_dtoa_r+0x218>
 8005ef6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005efa:	4b60      	ldr	r3, [pc, #384]	@ (800607c <_dtoa_r+0x2f4>)
 8005efc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005f00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f04:	f7fa fd5a 	bl	80009bc <__aeabi_dcmplt>
 8005f08:	2800      	cmp	r0, #0
 8005f0a:	d04b      	beq.n	8005fa4 <_dtoa_r+0x21c>
 8005f0c:	2300      	movs	r3, #0
 8005f0e:	3f01      	subs	r7, #1
 8005f10:	930f      	str	r3, [sp, #60]	@ 0x3c
 8005f12:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005f14:	1b9b      	subs	r3, r3, r6
 8005f16:	1e5a      	subs	r2, r3, #1
 8005f18:	bf49      	itett	mi
 8005f1a:	f1c3 0301 	rsbmi	r3, r3, #1
 8005f1e:	2300      	movpl	r3, #0
 8005f20:	9304      	strmi	r3, [sp, #16]
 8005f22:	2300      	movmi	r3, #0
 8005f24:	9209      	str	r2, [sp, #36]	@ 0x24
 8005f26:	bf54      	ite	pl
 8005f28:	9304      	strpl	r3, [sp, #16]
 8005f2a:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8005f2c:	2f00      	cmp	r7, #0
 8005f2e:	db3b      	blt.n	8005fa8 <_dtoa_r+0x220>
 8005f30:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f32:	970e      	str	r7, [sp, #56]	@ 0x38
 8005f34:	443b      	add	r3, r7
 8005f36:	9309      	str	r3, [sp, #36]	@ 0x24
 8005f38:	2300      	movs	r3, #0
 8005f3a:	930a      	str	r3, [sp, #40]	@ 0x28
 8005f3c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005f3e:	2b09      	cmp	r3, #9
 8005f40:	d865      	bhi.n	800600e <_dtoa_r+0x286>
 8005f42:	2b05      	cmp	r3, #5
 8005f44:	bfc4      	itt	gt
 8005f46:	3b04      	subgt	r3, #4
 8005f48:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8005f4a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005f4c:	bfc8      	it	gt
 8005f4e:	2400      	movgt	r4, #0
 8005f50:	f1a3 0302 	sub.w	r3, r3, #2
 8005f54:	bfd8      	it	le
 8005f56:	2401      	movle	r4, #1
 8005f58:	2b03      	cmp	r3, #3
 8005f5a:	d864      	bhi.n	8006026 <_dtoa_r+0x29e>
 8005f5c:	e8df f003 	tbb	[pc, r3]
 8005f60:	2c385553 	.word	0x2c385553
 8005f64:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8005f68:	441e      	add	r6, r3
 8005f6a:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8005f6e:	2b20      	cmp	r3, #32
 8005f70:	bfc1      	itttt	gt
 8005f72:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8005f76:	fa08 f803 	lslgt.w	r8, r8, r3
 8005f7a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8005f7e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8005f82:	bfd6      	itet	le
 8005f84:	f1c3 0320 	rsble	r3, r3, #32
 8005f88:	ea48 0003 	orrgt.w	r0, r8, r3
 8005f8c:	fa04 f003 	lslle.w	r0, r4, r3
 8005f90:	f7fa fa28 	bl	80003e4 <__aeabi_ui2d>
 8005f94:	2201      	movs	r2, #1
 8005f96:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8005f9a:	3e01      	subs	r6, #1
 8005f9c:	9212      	str	r2, [sp, #72]	@ 0x48
 8005f9e:	e774      	b.n	8005e8a <_dtoa_r+0x102>
 8005fa0:	2301      	movs	r3, #1
 8005fa2:	e7b5      	b.n	8005f10 <_dtoa_r+0x188>
 8005fa4:	900f      	str	r0, [sp, #60]	@ 0x3c
 8005fa6:	e7b4      	b.n	8005f12 <_dtoa_r+0x18a>
 8005fa8:	9b04      	ldr	r3, [sp, #16]
 8005faa:	1bdb      	subs	r3, r3, r7
 8005fac:	9304      	str	r3, [sp, #16]
 8005fae:	427b      	negs	r3, r7
 8005fb0:	930a      	str	r3, [sp, #40]	@ 0x28
 8005fb2:	2300      	movs	r3, #0
 8005fb4:	930e      	str	r3, [sp, #56]	@ 0x38
 8005fb6:	e7c1      	b.n	8005f3c <_dtoa_r+0x1b4>
 8005fb8:	2301      	movs	r3, #1
 8005fba:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005fbc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005fbe:	eb07 0b03 	add.w	fp, r7, r3
 8005fc2:	f10b 0301 	add.w	r3, fp, #1
 8005fc6:	2b01      	cmp	r3, #1
 8005fc8:	9308      	str	r3, [sp, #32]
 8005fca:	bfb8      	it	lt
 8005fcc:	2301      	movlt	r3, #1
 8005fce:	e006      	b.n	8005fde <_dtoa_r+0x256>
 8005fd0:	2301      	movs	r3, #1
 8005fd2:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005fd4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	dd28      	ble.n	800602c <_dtoa_r+0x2a4>
 8005fda:	469b      	mov	fp, r3
 8005fdc:	9308      	str	r3, [sp, #32]
 8005fde:	2100      	movs	r1, #0
 8005fe0:	2204      	movs	r2, #4
 8005fe2:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8005fe6:	f102 0514 	add.w	r5, r2, #20
 8005fea:	429d      	cmp	r5, r3
 8005fec:	d926      	bls.n	800603c <_dtoa_r+0x2b4>
 8005fee:	6041      	str	r1, [r0, #4]
 8005ff0:	4648      	mov	r0, r9
 8005ff2:	f000 fd9b 	bl	8006b2c <_Balloc>
 8005ff6:	4682      	mov	sl, r0
 8005ff8:	2800      	cmp	r0, #0
 8005ffa:	d143      	bne.n	8006084 <_dtoa_r+0x2fc>
 8005ffc:	4602      	mov	r2, r0
 8005ffe:	f240 11af 	movw	r1, #431	@ 0x1af
 8006002:	4b1f      	ldr	r3, [pc, #124]	@ (8006080 <_dtoa_r+0x2f8>)
 8006004:	e6d4      	b.n	8005db0 <_dtoa_r+0x28>
 8006006:	2300      	movs	r3, #0
 8006008:	e7e3      	b.n	8005fd2 <_dtoa_r+0x24a>
 800600a:	2300      	movs	r3, #0
 800600c:	e7d5      	b.n	8005fba <_dtoa_r+0x232>
 800600e:	2401      	movs	r4, #1
 8006010:	2300      	movs	r3, #0
 8006012:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006014:	9320      	str	r3, [sp, #128]	@ 0x80
 8006016:	f04f 3bff 	mov.w	fp, #4294967295
 800601a:	2200      	movs	r2, #0
 800601c:	2312      	movs	r3, #18
 800601e:	f8cd b020 	str.w	fp, [sp, #32]
 8006022:	9221      	str	r2, [sp, #132]	@ 0x84
 8006024:	e7db      	b.n	8005fde <_dtoa_r+0x256>
 8006026:	2301      	movs	r3, #1
 8006028:	930b      	str	r3, [sp, #44]	@ 0x2c
 800602a:	e7f4      	b.n	8006016 <_dtoa_r+0x28e>
 800602c:	f04f 0b01 	mov.w	fp, #1
 8006030:	465b      	mov	r3, fp
 8006032:	f8cd b020 	str.w	fp, [sp, #32]
 8006036:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 800603a:	e7d0      	b.n	8005fde <_dtoa_r+0x256>
 800603c:	3101      	adds	r1, #1
 800603e:	0052      	lsls	r2, r2, #1
 8006040:	e7d1      	b.n	8005fe6 <_dtoa_r+0x25e>
 8006042:	bf00      	nop
 8006044:	f3af 8000 	nop.w
 8006048:	636f4361 	.word	0x636f4361
 800604c:	3fd287a7 	.word	0x3fd287a7
 8006050:	8b60c8b3 	.word	0x8b60c8b3
 8006054:	3fc68a28 	.word	0x3fc68a28
 8006058:	509f79fb 	.word	0x509f79fb
 800605c:	3fd34413 	.word	0x3fd34413
 8006060:	08009877 	.word	0x08009877
 8006064:	0800988e 	.word	0x0800988e
 8006068:	7ff00000 	.word	0x7ff00000
 800606c:	08009873 	.word	0x08009873
 8006070:	0800980b 	.word	0x0800980b
 8006074:	0800980a 	.word	0x0800980a
 8006078:	3ff80000 	.word	0x3ff80000
 800607c:	080099a0 	.word	0x080099a0
 8006080:	080098e6 	.word	0x080098e6
 8006084:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006088:	6018      	str	r0, [r3, #0]
 800608a:	9b08      	ldr	r3, [sp, #32]
 800608c:	2b0e      	cmp	r3, #14
 800608e:	f200 80a1 	bhi.w	80061d4 <_dtoa_r+0x44c>
 8006092:	2c00      	cmp	r4, #0
 8006094:	f000 809e 	beq.w	80061d4 <_dtoa_r+0x44c>
 8006098:	2f00      	cmp	r7, #0
 800609a:	dd33      	ble.n	8006104 <_dtoa_r+0x37c>
 800609c:	4b9c      	ldr	r3, [pc, #624]	@ (8006310 <_dtoa_r+0x588>)
 800609e:	f007 020f 	and.w	r2, r7, #15
 80060a2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80060a6:	05f8      	lsls	r0, r7, #23
 80060a8:	e9d3 3400 	ldrd	r3, r4, [r3]
 80060ac:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 80060b0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80060b4:	d516      	bpl.n	80060e4 <_dtoa_r+0x35c>
 80060b6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80060ba:	4b96      	ldr	r3, [pc, #600]	@ (8006314 <_dtoa_r+0x58c>)
 80060bc:	2603      	movs	r6, #3
 80060be:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80060c2:	f7fa fb33 	bl	800072c <__aeabi_ddiv>
 80060c6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80060ca:	f004 040f 	and.w	r4, r4, #15
 80060ce:	4d91      	ldr	r5, [pc, #580]	@ (8006314 <_dtoa_r+0x58c>)
 80060d0:	b954      	cbnz	r4, 80060e8 <_dtoa_r+0x360>
 80060d2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80060d6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80060da:	f7fa fb27 	bl	800072c <__aeabi_ddiv>
 80060de:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80060e2:	e028      	b.n	8006136 <_dtoa_r+0x3ae>
 80060e4:	2602      	movs	r6, #2
 80060e6:	e7f2      	b.n	80060ce <_dtoa_r+0x346>
 80060e8:	07e1      	lsls	r1, r4, #31
 80060ea:	d508      	bpl.n	80060fe <_dtoa_r+0x376>
 80060ec:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80060f0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80060f4:	f7fa f9f0 	bl	80004d8 <__aeabi_dmul>
 80060f8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80060fc:	3601      	adds	r6, #1
 80060fe:	1064      	asrs	r4, r4, #1
 8006100:	3508      	adds	r5, #8
 8006102:	e7e5      	b.n	80060d0 <_dtoa_r+0x348>
 8006104:	f000 80af 	beq.w	8006266 <_dtoa_r+0x4de>
 8006108:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800610c:	427c      	negs	r4, r7
 800610e:	4b80      	ldr	r3, [pc, #512]	@ (8006310 <_dtoa_r+0x588>)
 8006110:	f004 020f 	and.w	r2, r4, #15
 8006114:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006118:	e9d3 2300 	ldrd	r2, r3, [r3]
 800611c:	f7fa f9dc 	bl	80004d8 <__aeabi_dmul>
 8006120:	2602      	movs	r6, #2
 8006122:	2300      	movs	r3, #0
 8006124:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006128:	4d7a      	ldr	r5, [pc, #488]	@ (8006314 <_dtoa_r+0x58c>)
 800612a:	1124      	asrs	r4, r4, #4
 800612c:	2c00      	cmp	r4, #0
 800612e:	f040 808f 	bne.w	8006250 <_dtoa_r+0x4c8>
 8006132:	2b00      	cmp	r3, #0
 8006134:	d1d3      	bne.n	80060de <_dtoa_r+0x356>
 8006136:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 800613a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800613c:	2b00      	cmp	r3, #0
 800613e:	f000 8094 	beq.w	800626a <_dtoa_r+0x4e2>
 8006142:	2200      	movs	r2, #0
 8006144:	4620      	mov	r0, r4
 8006146:	4629      	mov	r1, r5
 8006148:	4b73      	ldr	r3, [pc, #460]	@ (8006318 <_dtoa_r+0x590>)
 800614a:	f7fa fc37 	bl	80009bc <__aeabi_dcmplt>
 800614e:	2800      	cmp	r0, #0
 8006150:	f000 808b 	beq.w	800626a <_dtoa_r+0x4e2>
 8006154:	9b08      	ldr	r3, [sp, #32]
 8006156:	2b00      	cmp	r3, #0
 8006158:	f000 8087 	beq.w	800626a <_dtoa_r+0x4e2>
 800615c:	f1bb 0f00 	cmp.w	fp, #0
 8006160:	dd34      	ble.n	80061cc <_dtoa_r+0x444>
 8006162:	4620      	mov	r0, r4
 8006164:	2200      	movs	r2, #0
 8006166:	4629      	mov	r1, r5
 8006168:	4b6c      	ldr	r3, [pc, #432]	@ (800631c <_dtoa_r+0x594>)
 800616a:	f7fa f9b5 	bl	80004d8 <__aeabi_dmul>
 800616e:	465c      	mov	r4, fp
 8006170:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006174:	f107 38ff 	add.w	r8, r7, #4294967295
 8006178:	3601      	adds	r6, #1
 800617a:	4630      	mov	r0, r6
 800617c:	f7fa f942 	bl	8000404 <__aeabi_i2d>
 8006180:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006184:	f7fa f9a8 	bl	80004d8 <__aeabi_dmul>
 8006188:	2200      	movs	r2, #0
 800618a:	4b65      	ldr	r3, [pc, #404]	@ (8006320 <_dtoa_r+0x598>)
 800618c:	f7f9 ffee 	bl	800016c <__adddf3>
 8006190:	4605      	mov	r5, r0
 8006192:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8006196:	2c00      	cmp	r4, #0
 8006198:	d16a      	bne.n	8006270 <_dtoa_r+0x4e8>
 800619a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800619e:	2200      	movs	r2, #0
 80061a0:	4b60      	ldr	r3, [pc, #384]	@ (8006324 <_dtoa_r+0x59c>)
 80061a2:	f7f9 ffe1 	bl	8000168 <__aeabi_dsub>
 80061a6:	4602      	mov	r2, r0
 80061a8:	460b      	mov	r3, r1
 80061aa:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80061ae:	462a      	mov	r2, r5
 80061b0:	4633      	mov	r3, r6
 80061b2:	f7fa fc21 	bl	80009f8 <__aeabi_dcmpgt>
 80061b6:	2800      	cmp	r0, #0
 80061b8:	f040 8298 	bne.w	80066ec <_dtoa_r+0x964>
 80061bc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80061c0:	462a      	mov	r2, r5
 80061c2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80061c6:	f7fa fbf9 	bl	80009bc <__aeabi_dcmplt>
 80061ca:	bb38      	cbnz	r0, 800621c <_dtoa_r+0x494>
 80061cc:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80061d0:	e9cd 3406 	strd	r3, r4, [sp, #24]
 80061d4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	f2c0 8157 	blt.w	800648a <_dtoa_r+0x702>
 80061dc:	2f0e      	cmp	r7, #14
 80061de:	f300 8154 	bgt.w	800648a <_dtoa_r+0x702>
 80061e2:	4b4b      	ldr	r3, [pc, #300]	@ (8006310 <_dtoa_r+0x588>)
 80061e4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80061e8:	e9d3 3400 	ldrd	r3, r4, [r3]
 80061ec:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80061f0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	f280 80e5 	bge.w	80063c2 <_dtoa_r+0x63a>
 80061f8:	9b08      	ldr	r3, [sp, #32]
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	f300 80e1 	bgt.w	80063c2 <_dtoa_r+0x63a>
 8006200:	d10c      	bne.n	800621c <_dtoa_r+0x494>
 8006202:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006206:	2200      	movs	r2, #0
 8006208:	4b46      	ldr	r3, [pc, #280]	@ (8006324 <_dtoa_r+0x59c>)
 800620a:	f7fa f965 	bl	80004d8 <__aeabi_dmul>
 800620e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006212:	f7fa fbe7 	bl	80009e4 <__aeabi_dcmpge>
 8006216:	2800      	cmp	r0, #0
 8006218:	f000 8266 	beq.w	80066e8 <_dtoa_r+0x960>
 800621c:	2400      	movs	r4, #0
 800621e:	4625      	mov	r5, r4
 8006220:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006222:	4656      	mov	r6, sl
 8006224:	ea6f 0803 	mvn.w	r8, r3
 8006228:	2700      	movs	r7, #0
 800622a:	4621      	mov	r1, r4
 800622c:	4648      	mov	r0, r9
 800622e:	f000 fcbd 	bl	8006bac <_Bfree>
 8006232:	2d00      	cmp	r5, #0
 8006234:	f000 80bd 	beq.w	80063b2 <_dtoa_r+0x62a>
 8006238:	b12f      	cbz	r7, 8006246 <_dtoa_r+0x4be>
 800623a:	42af      	cmp	r7, r5
 800623c:	d003      	beq.n	8006246 <_dtoa_r+0x4be>
 800623e:	4639      	mov	r1, r7
 8006240:	4648      	mov	r0, r9
 8006242:	f000 fcb3 	bl	8006bac <_Bfree>
 8006246:	4629      	mov	r1, r5
 8006248:	4648      	mov	r0, r9
 800624a:	f000 fcaf 	bl	8006bac <_Bfree>
 800624e:	e0b0      	b.n	80063b2 <_dtoa_r+0x62a>
 8006250:	07e2      	lsls	r2, r4, #31
 8006252:	d505      	bpl.n	8006260 <_dtoa_r+0x4d8>
 8006254:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006258:	f7fa f93e 	bl	80004d8 <__aeabi_dmul>
 800625c:	2301      	movs	r3, #1
 800625e:	3601      	adds	r6, #1
 8006260:	1064      	asrs	r4, r4, #1
 8006262:	3508      	adds	r5, #8
 8006264:	e762      	b.n	800612c <_dtoa_r+0x3a4>
 8006266:	2602      	movs	r6, #2
 8006268:	e765      	b.n	8006136 <_dtoa_r+0x3ae>
 800626a:	46b8      	mov	r8, r7
 800626c:	9c08      	ldr	r4, [sp, #32]
 800626e:	e784      	b.n	800617a <_dtoa_r+0x3f2>
 8006270:	4b27      	ldr	r3, [pc, #156]	@ (8006310 <_dtoa_r+0x588>)
 8006272:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006274:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006278:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800627c:	4454      	add	r4, sl
 800627e:	2900      	cmp	r1, #0
 8006280:	d054      	beq.n	800632c <_dtoa_r+0x5a4>
 8006282:	2000      	movs	r0, #0
 8006284:	4928      	ldr	r1, [pc, #160]	@ (8006328 <_dtoa_r+0x5a0>)
 8006286:	f7fa fa51 	bl	800072c <__aeabi_ddiv>
 800628a:	4633      	mov	r3, r6
 800628c:	462a      	mov	r2, r5
 800628e:	f7f9 ff6b 	bl	8000168 <__aeabi_dsub>
 8006292:	4656      	mov	r6, sl
 8006294:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006298:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800629c:	f7fa fbcc 	bl	8000a38 <__aeabi_d2iz>
 80062a0:	4605      	mov	r5, r0
 80062a2:	f7fa f8af 	bl	8000404 <__aeabi_i2d>
 80062a6:	4602      	mov	r2, r0
 80062a8:	460b      	mov	r3, r1
 80062aa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80062ae:	f7f9 ff5b 	bl	8000168 <__aeabi_dsub>
 80062b2:	4602      	mov	r2, r0
 80062b4:	460b      	mov	r3, r1
 80062b6:	3530      	adds	r5, #48	@ 0x30
 80062b8:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80062bc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80062c0:	f806 5b01 	strb.w	r5, [r6], #1
 80062c4:	f7fa fb7a 	bl	80009bc <__aeabi_dcmplt>
 80062c8:	2800      	cmp	r0, #0
 80062ca:	d172      	bne.n	80063b2 <_dtoa_r+0x62a>
 80062cc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80062d0:	2000      	movs	r0, #0
 80062d2:	4911      	ldr	r1, [pc, #68]	@ (8006318 <_dtoa_r+0x590>)
 80062d4:	f7f9 ff48 	bl	8000168 <__aeabi_dsub>
 80062d8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80062dc:	f7fa fb6e 	bl	80009bc <__aeabi_dcmplt>
 80062e0:	2800      	cmp	r0, #0
 80062e2:	f040 80b4 	bne.w	800644e <_dtoa_r+0x6c6>
 80062e6:	42a6      	cmp	r6, r4
 80062e8:	f43f af70 	beq.w	80061cc <_dtoa_r+0x444>
 80062ec:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80062f0:	2200      	movs	r2, #0
 80062f2:	4b0a      	ldr	r3, [pc, #40]	@ (800631c <_dtoa_r+0x594>)
 80062f4:	f7fa f8f0 	bl	80004d8 <__aeabi_dmul>
 80062f8:	2200      	movs	r2, #0
 80062fa:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80062fe:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006302:	4b06      	ldr	r3, [pc, #24]	@ (800631c <_dtoa_r+0x594>)
 8006304:	f7fa f8e8 	bl	80004d8 <__aeabi_dmul>
 8006308:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800630c:	e7c4      	b.n	8006298 <_dtoa_r+0x510>
 800630e:	bf00      	nop
 8006310:	080099a0 	.word	0x080099a0
 8006314:	08009978 	.word	0x08009978
 8006318:	3ff00000 	.word	0x3ff00000
 800631c:	40240000 	.word	0x40240000
 8006320:	401c0000 	.word	0x401c0000
 8006324:	40140000 	.word	0x40140000
 8006328:	3fe00000 	.word	0x3fe00000
 800632c:	4631      	mov	r1, r6
 800632e:	4628      	mov	r0, r5
 8006330:	f7fa f8d2 	bl	80004d8 <__aeabi_dmul>
 8006334:	4656      	mov	r6, sl
 8006336:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800633a:	9413      	str	r4, [sp, #76]	@ 0x4c
 800633c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006340:	f7fa fb7a 	bl	8000a38 <__aeabi_d2iz>
 8006344:	4605      	mov	r5, r0
 8006346:	f7fa f85d 	bl	8000404 <__aeabi_i2d>
 800634a:	4602      	mov	r2, r0
 800634c:	460b      	mov	r3, r1
 800634e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006352:	f7f9 ff09 	bl	8000168 <__aeabi_dsub>
 8006356:	4602      	mov	r2, r0
 8006358:	460b      	mov	r3, r1
 800635a:	3530      	adds	r5, #48	@ 0x30
 800635c:	f806 5b01 	strb.w	r5, [r6], #1
 8006360:	42a6      	cmp	r6, r4
 8006362:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006366:	f04f 0200 	mov.w	r2, #0
 800636a:	d124      	bne.n	80063b6 <_dtoa_r+0x62e>
 800636c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006370:	4bae      	ldr	r3, [pc, #696]	@ (800662c <_dtoa_r+0x8a4>)
 8006372:	f7f9 fefb 	bl	800016c <__adddf3>
 8006376:	4602      	mov	r2, r0
 8006378:	460b      	mov	r3, r1
 800637a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800637e:	f7fa fb3b 	bl	80009f8 <__aeabi_dcmpgt>
 8006382:	2800      	cmp	r0, #0
 8006384:	d163      	bne.n	800644e <_dtoa_r+0x6c6>
 8006386:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800638a:	2000      	movs	r0, #0
 800638c:	49a7      	ldr	r1, [pc, #668]	@ (800662c <_dtoa_r+0x8a4>)
 800638e:	f7f9 feeb 	bl	8000168 <__aeabi_dsub>
 8006392:	4602      	mov	r2, r0
 8006394:	460b      	mov	r3, r1
 8006396:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800639a:	f7fa fb0f 	bl	80009bc <__aeabi_dcmplt>
 800639e:	2800      	cmp	r0, #0
 80063a0:	f43f af14 	beq.w	80061cc <_dtoa_r+0x444>
 80063a4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80063a6:	1e73      	subs	r3, r6, #1
 80063a8:	9313      	str	r3, [sp, #76]	@ 0x4c
 80063aa:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80063ae:	2b30      	cmp	r3, #48	@ 0x30
 80063b0:	d0f8      	beq.n	80063a4 <_dtoa_r+0x61c>
 80063b2:	4647      	mov	r7, r8
 80063b4:	e03b      	b.n	800642e <_dtoa_r+0x6a6>
 80063b6:	4b9e      	ldr	r3, [pc, #632]	@ (8006630 <_dtoa_r+0x8a8>)
 80063b8:	f7fa f88e 	bl	80004d8 <__aeabi_dmul>
 80063bc:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80063c0:	e7bc      	b.n	800633c <_dtoa_r+0x5b4>
 80063c2:	4656      	mov	r6, sl
 80063c4:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 80063c8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80063cc:	4620      	mov	r0, r4
 80063ce:	4629      	mov	r1, r5
 80063d0:	f7fa f9ac 	bl	800072c <__aeabi_ddiv>
 80063d4:	f7fa fb30 	bl	8000a38 <__aeabi_d2iz>
 80063d8:	4680      	mov	r8, r0
 80063da:	f7fa f813 	bl	8000404 <__aeabi_i2d>
 80063de:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80063e2:	f7fa f879 	bl	80004d8 <__aeabi_dmul>
 80063e6:	4602      	mov	r2, r0
 80063e8:	460b      	mov	r3, r1
 80063ea:	4620      	mov	r0, r4
 80063ec:	4629      	mov	r1, r5
 80063ee:	f7f9 febb 	bl	8000168 <__aeabi_dsub>
 80063f2:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80063f6:	9d08      	ldr	r5, [sp, #32]
 80063f8:	f806 4b01 	strb.w	r4, [r6], #1
 80063fc:	eba6 040a 	sub.w	r4, r6, sl
 8006400:	42a5      	cmp	r5, r4
 8006402:	4602      	mov	r2, r0
 8006404:	460b      	mov	r3, r1
 8006406:	d133      	bne.n	8006470 <_dtoa_r+0x6e8>
 8006408:	f7f9 feb0 	bl	800016c <__adddf3>
 800640c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006410:	4604      	mov	r4, r0
 8006412:	460d      	mov	r5, r1
 8006414:	f7fa faf0 	bl	80009f8 <__aeabi_dcmpgt>
 8006418:	b9c0      	cbnz	r0, 800644c <_dtoa_r+0x6c4>
 800641a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800641e:	4620      	mov	r0, r4
 8006420:	4629      	mov	r1, r5
 8006422:	f7fa fac1 	bl	80009a8 <__aeabi_dcmpeq>
 8006426:	b110      	cbz	r0, 800642e <_dtoa_r+0x6a6>
 8006428:	f018 0f01 	tst.w	r8, #1
 800642c:	d10e      	bne.n	800644c <_dtoa_r+0x6c4>
 800642e:	4648      	mov	r0, r9
 8006430:	9903      	ldr	r1, [sp, #12]
 8006432:	f000 fbbb 	bl	8006bac <_Bfree>
 8006436:	2300      	movs	r3, #0
 8006438:	7033      	strb	r3, [r6, #0]
 800643a:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800643c:	3701      	adds	r7, #1
 800643e:	601f      	str	r7, [r3, #0]
 8006440:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006442:	2b00      	cmp	r3, #0
 8006444:	f000 824b 	beq.w	80068de <_dtoa_r+0xb56>
 8006448:	601e      	str	r6, [r3, #0]
 800644a:	e248      	b.n	80068de <_dtoa_r+0xb56>
 800644c:	46b8      	mov	r8, r7
 800644e:	4633      	mov	r3, r6
 8006450:	461e      	mov	r6, r3
 8006452:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006456:	2a39      	cmp	r2, #57	@ 0x39
 8006458:	d106      	bne.n	8006468 <_dtoa_r+0x6e0>
 800645a:	459a      	cmp	sl, r3
 800645c:	d1f8      	bne.n	8006450 <_dtoa_r+0x6c8>
 800645e:	2230      	movs	r2, #48	@ 0x30
 8006460:	f108 0801 	add.w	r8, r8, #1
 8006464:	f88a 2000 	strb.w	r2, [sl]
 8006468:	781a      	ldrb	r2, [r3, #0]
 800646a:	3201      	adds	r2, #1
 800646c:	701a      	strb	r2, [r3, #0]
 800646e:	e7a0      	b.n	80063b2 <_dtoa_r+0x62a>
 8006470:	2200      	movs	r2, #0
 8006472:	4b6f      	ldr	r3, [pc, #444]	@ (8006630 <_dtoa_r+0x8a8>)
 8006474:	f7fa f830 	bl	80004d8 <__aeabi_dmul>
 8006478:	2200      	movs	r2, #0
 800647a:	2300      	movs	r3, #0
 800647c:	4604      	mov	r4, r0
 800647e:	460d      	mov	r5, r1
 8006480:	f7fa fa92 	bl	80009a8 <__aeabi_dcmpeq>
 8006484:	2800      	cmp	r0, #0
 8006486:	d09f      	beq.n	80063c8 <_dtoa_r+0x640>
 8006488:	e7d1      	b.n	800642e <_dtoa_r+0x6a6>
 800648a:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800648c:	2a00      	cmp	r2, #0
 800648e:	f000 80ea 	beq.w	8006666 <_dtoa_r+0x8de>
 8006492:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8006494:	2a01      	cmp	r2, #1
 8006496:	f300 80cd 	bgt.w	8006634 <_dtoa_r+0x8ac>
 800649a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800649c:	2a00      	cmp	r2, #0
 800649e:	f000 80c1 	beq.w	8006624 <_dtoa_r+0x89c>
 80064a2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80064a6:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80064a8:	9e04      	ldr	r6, [sp, #16]
 80064aa:	9a04      	ldr	r2, [sp, #16]
 80064ac:	2101      	movs	r1, #1
 80064ae:	441a      	add	r2, r3
 80064b0:	9204      	str	r2, [sp, #16]
 80064b2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80064b4:	4648      	mov	r0, r9
 80064b6:	441a      	add	r2, r3
 80064b8:	9209      	str	r2, [sp, #36]	@ 0x24
 80064ba:	f000 fc2b 	bl	8006d14 <__i2b>
 80064be:	4605      	mov	r5, r0
 80064c0:	b166      	cbz	r6, 80064dc <_dtoa_r+0x754>
 80064c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	dd09      	ble.n	80064dc <_dtoa_r+0x754>
 80064c8:	42b3      	cmp	r3, r6
 80064ca:	bfa8      	it	ge
 80064cc:	4633      	movge	r3, r6
 80064ce:	9a04      	ldr	r2, [sp, #16]
 80064d0:	1af6      	subs	r6, r6, r3
 80064d2:	1ad2      	subs	r2, r2, r3
 80064d4:	9204      	str	r2, [sp, #16]
 80064d6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80064d8:	1ad3      	subs	r3, r2, r3
 80064da:	9309      	str	r3, [sp, #36]	@ 0x24
 80064dc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80064de:	b30b      	cbz	r3, 8006524 <_dtoa_r+0x79c>
 80064e0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	f000 80c6 	beq.w	8006674 <_dtoa_r+0x8ec>
 80064e8:	2c00      	cmp	r4, #0
 80064ea:	f000 80c0 	beq.w	800666e <_dtoa_r+0x8e6>
 80064ee:	4629      	mov	r1, r5
 80064f0:	4622      	mov	r2, r4
 80064f2:	4648      	mov	r0, r9
 80064f4:	f000 fcc6 	bl	8006e84 <__pow5mult>
 80064f8:	9a03      	ldr	r2, [sp, #12]
 80064fa:	4601      	mov	r1, r0
 80064fc:	4605      	mov	r5, r0
 80064fe:	4648      	mov	r0, r9
 8006500:	f000 fc1e 	bl	8006d40 <__multiply>
 8006504:	9903      	ldr	r1, [sp, #12]
 8006506:	4680      	mov	r8, r0
 8006508:	4648      	mov	r0, r9
 800650a:	f000 fb4f 	bl	8006bac <_Bfree>
 800650e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006510:	1b1b      	subs	r3, r3, r4
 8006512:	930a      	str	r3, [sp, #40]	@ 0x28
 8006514:	f000 80b1 	beq.w	800667a <_dtoa_r+0x8f2>
 8006518:	4641      	mov	r1, r8
 800651a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800651c:	4648      	mov	r0, r9
 800651e:	f000 fcb1 	bl	8006e84 <__pow5mult>
 8006522:	9003      	str	r0, [sp, #12]
 8006524:	2101      	movs	r1, #1
 8006526:	4648      	mov	r0, r9
 8006528:	f000 fbf4 	bl	8006d14 <__i2b>
 800652c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800652e:	4604      	mov	r4, r0
 8006530:	2b00      	cmp	r3, #0
 8006532:	f000 81d8 	beq.w	80068e6 <_dtoa_r+0xb5e>
 8006536:	461a      	mov	r2, r3
 8006538:	4601      	mov	r1, r0
 800653a:	4648      	mov	r0, r9
 800653c:	f000 fca2 	bl	8006e84 <__pow5mult>
 8006540:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006542:	4604      	mov	r4, r0
 8006544:	2b01      	cmp	r3, #1
 8006546:	f300 809f 	bgt.w	8006688 <_dtoa_r+0x900>
 800654a:	9b06      	ldr	r3, [sp, #24]
 800654c:	2b00      	cmp	r3, #0
 800654e:	f040 8097 	bne.w	8006680 <_dtoa_r+0x8f8>
 8006552:	9b07      	ldr	r3, [sp, #28]
 8006554:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006558:	2b00      	cmp	r3, #0
 800655a:	f040 8093 	bne.w	8006684 <_dtoa_r+0x8fc>
 800655e:	9b07      	ldr	r3, [sp, #28]
 8006560:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006564:	0d1b      	lsrs	r3, r3, #20
 8006566:	051b      	lsls	r3, r3, #20
 8006568:	b133      	cbz	r3, 8006578 <_dtoa_r+0x7f0>
 800656a:	9b04      	ldr	r3, [sp, #16]
 800656c:	3301      	adds	r3, #1
 800656e:	9304      	str	r3, [sp, #16]
 8006570:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006572:	3301      	adds	r3, #1
 8006574:	9309      	str	r3, [sp, #36]	@ 0x24
 8006576:	2301      	movs	r3, #1
 8006578:	930a      	str	r3, [sp, #40]	@ 0x28
 800657a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800657c:	2b00      	cmp	r3, #0
 800657e:	f000 81b8 	beq.w	80068f2 <_dtoa_r+0xb6a>
 8006582:	6923      	ldr	r3, [r4, #16]
 8006584:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006588:	6918      	ldr	r0, [r3, #16]
 800658a:	f000 fb77 	bl	8006c7c <__hi0bits>
 800658e:	f1c0 0020 	rsb	r0, r0, #32
 8006592:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006594:	4418      	add	r0, r3
 8006596:	f010 001f 	ands.w	r0, r0, #31
 800659a:	f000 8082 	beq.w	80066a2 <_dtoa_r+0x91a>
 800659e:	f1c0 0320 	rsb	r3, r0, #32
 80065a2:	2b04      	cmp	r3, #4
 80065a4:	dd73      	ble.n	800668e <_dtoa_r+0x906>
 80065a6:	9b04      	ldr	r3, [sp, #16]
 80065a8:	f1c0 001c 	rsb	r0, r0, #28
 80065ac:	4403      	add	r3, r0
 80065ae:	9304      	str	r3, [sp, #16]
 80065b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80065b2:	4406      	add	r6, r0
 80065b4:	4403      	add	r3, r0
 80065b6:	9309      	str	r3, [sp, #36]	@ 0x24
 80065b8:	9b04      	ldr	r3, [sp, #16]
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	dd05      	ble.n	80065ca <_dtoa_r+0x842>
 80065be:	461a      	mov	r2, r3
 80065c0:	4648      	mov	r0, r9
 80065c2:	9903      	ldr	r1, [sp, #12]
 80065c4:	f000 fcb8 	bl	8006f38 <__lshift>
 80065c8:	9003      	str	r0, [sp, #12]
 80065ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	dd05      	ble.n	80065dc <_dtoa_r+0x854>
 80065d0:	4621      	mov	r1, r4
 80065d2:	461a      	mov	r2, r3
 80065d4:	4648      	mov	r0, r9
 80065d6:	f000 fcaf 	bl	8006f38 <__lshift>
 80065da:	4604      	mov	r4, r0
 80065dc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d061      	beq.n	80066a6 <_dtoa_r+0x91e>
 80065e2:	4621      	mov	r1, r4
 80065e4:	9803      	ldr	r0, [sp, #12]
 80065e6:	f000 fd13 	bl	8007010 <__mcmp>
 80065ea:	2800      	cmp	r0, #0
 80065ec:	da5b      	bge.n	80066a6 <_dtoa_r+0x91e>
 80065ee:	2300      	movs	r3, #0
 80065f0:	220a      	movs	r2, #10
 80065f2:	4648      	mov	r0, r9
 80065f4:	9903      	ldr	r1, [sp, #12]
 80065f6:	f000 fafb 	bl	8006bf0 <__multadd>
 80065fa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80065fc:	f107 38ff 	add.w	r8, r7, #4294967295
 8006600:	9003      	str	r0, [sp, #12]
 8006602:	2b00      	cmp	r3, #0
 8006604:	f000 8177 	beq.w	80068f6 <_dtoa_r+0xb6e>
 8006608:	4629      	mov	r1, r5
 800660a:	2300      	movs	r3, #0
 800660c:	220a      	movs	r2, #10
 800660e:	4648      	mov	r0, r9
 8006610:	f000 faee 	bl	8006bf0 <__multadd>
 8006614:	f1bb 0f00 	cmp.w	fp, #0
 8006618:	4605      	mov	r5, r0
 800661a:	dc6f      	bgt.n	80066fc <_dtoa_r+0x974>
 800661c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800661e:	2b02      	cmp	r3, #2
 8006620:	dc49      	bgt.n	80066b6 <_dtoa_r+0x92e>
 8006622:	e06b      	b.n	80066fc <_dtoa_r+0x974>
 8006624:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006626:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800662a:	e73c      	b.n	80064a6 <_dtoa_r+0x71e>
 800662c:	3fe00000 	.word	0x3fe00000
 8006630:	40240000 	.word	0x40240000
 8006634:	9b08      	ldr	r3, [sp, #32]
 8006636:	1e5c      	subs	r4, r3, #1
 8006638:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800663a:	42a3      	cmp	r3, r4
 800663c:	db09      	blt.n	8006652 <_dtoa_r+0x8ca>
 800663e:	1b1c      	subs	r4, r3, r4
 8006640:	9b08      	ldr	r3, [sp, #32]
 8006642:	2b00      	cmp	r3, #0
 8006644:	f6bf af30 	bge.w	80064a8 <_dtoa_r+0x720>
 8006648:	9b04      	ldr	r3, [sp, #16]
 800664a:	9a08      	ldr	r2, [sp, #32]
 800664c:	1a9e      	subs	r6, r3, r2
 800664e:	2300      	movs	r3, #0
 8006650:	e72b      	b.n	80064aa <_dtoa_r+0x722>
 8006652:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006654:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006656:	1ae3      	subs	r3, r4, r3
 8006658:	441a      	add	r2, r3
 800665a:	940a      	str	r4, [sp, #40]	@ 0x28
 800665c:	9e04      	ldr	r6, [sp, #16]
 800665e:	2400      	movs	r4, #0
 8006660:	9b08      	ldr	r3, [sp, #32]
 8006662:	920e      	str	r2, [sp, #56]	@ 0x38
 8006664:	e721      	b.n	80064aa <_dtoa_r+0x722>
 8006666:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006668:	9e04      	ldr	r6, [sp, #16]
 800666a:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800666c:	e728      	b.n	80064c0 <_dtoa_r+0x738>
 800666e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8006672:	e751      	b.n	8006518 <_dtoa_r+0x790>
 8006674:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006676:	9903      	ldr	r1, [sp, #12]
 8006678:	e750      	b.n	800651c <_dtoa_r+0x794>
 800667a:	f8cd 800c 	str.w	r8, [sp, #12]
 800667e:	e751      	b.n	8006524 <_dtoa_r+0x79c>
 8006680:	2300      	movs	r3, #0
 8006682:	e779      	b.n	8006578 <_dtoa_r+0x7f0>
 8006684:	9b06      	ldr	r3, [sp, #24]
 8006686:	e777      	b.n	8006578 <_dtoa_r+0x7f0>
 8006688:	2300      	movs	r3, #0
 800668a:	930a      	str	r3, [sp, #40]	@ 0x28
 800668c:	e779      	b.n	8006582 <_dtoa_r+0x7fa>
 800668e:	d093      	beq.n	80065b8 <_dtoa_r+0x830>
 8006690:	9a04      	ldr	r2, [sp, #16]
 8006692:	331c      	adds	r3, #28
 8006694:	441a      	add	r2, r3
 8006696:	9204      	str	r2, [sp, #16]
 8006698:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800669a:	441e      	add	r6, r3
 800669c:	441a      	add	r2, r3
 800669e:	9209      	str	r2, [sp, #36]	@ 0x24
 80066a0:	e78a      	b.n	80065b8 <_dtoa_r+0x830>
 80066a2:	4603      	mov	r3, r0
 80066a4:	e7f4      	b.n	8006690 <_dtoa_r+0x908>
 80066a6:	9b08      	ldr	r3, [sp, #32]
 80066a8:	46b8      	mov	r8, r7
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	dc20      	bgt.n	80066f0 <_dtoa_r+0x968>
 80066ae:	469b      	mov	fp, r3
 80066b0:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80066b2:	2b02      	cmp	r3, #2
 80066b4:	dd1e      	ble.n	80066f4 <_dtoa_r+0x96c>
 80066b6:	f1bb 0f00 	cmp.w	fp, #0
 80066ba:	f47f adb1 	bne.w	8006220 <_dtoa_r+0x498>
 80066be:	4621      	mov	r1, r4
 80066c0:	465b      	mov	r3, fp
 80066c2:	2205      	movs	r2, #5
 80066c4:	4648      	mov	r0, r9
 80066c6:	f000 fa93 	bl	8006bf0 <__multadd>
 80066ca:	4601      	mov	r1, r0
 80066cc:	4604      	mov	r4, r0
 80066ce:	9803      	ldr	r0, [sp, #12]
 80066d0:	f000 fc9e 	bl	8007010 <__mcmp>
 80066d4:	2800      	cmp	r0, #0
 80066d6:	f77f ada3 	ble.w	8006220 <_dtoa_r+0x498>
 80066da:	4656      	mov	r6, sl
 80066dc:	2331      	movs	r3, #49	@ 0x31
 80066de:	f108 0801 	add.w	r8, r8, #1
 80066e2:	f806 3b01 	strb.w	r3, [r6], #1
 80066e6:	e59f      	b.n	8006228 <_dtoa_r+0x4a0>
 80066e8:	46b8      	mov	r8, r7
 80066ea:	9c08      	ldr	r4, [sp, #32]
 80066ec:	4625      	mov	r5, r4
 80066ee:	e7f4      	b.n	80066da <_dtoa_r+0x952>
 80066f0:	f8dd b020 	ldr.w	fp, [sp, #32]
 80066f4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	f000 8101 	beq.w	80068fe <_dtoa_r+0xb76>
 80066fc:	2e00      	cmp	r6, #0
 80066fe:	dd05      	ble.n	800670c <_dtoa_r+0x984>
 8006700:	4629      	mov	r1, r5
 8006702:	4632      	mov	r2, r6
 8006704:	4648      	mov	r0, r9
 8006706:	f000 fc17 	bl	8006f38 <__lshift>
 800670a:	4605      	mov	r5, r0
 800670c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800670e:	2b00      	cmp	r3, #0
 8006710:	d05c      	beq.n	80067cc <_dtoa_r+0xa44>
 8006712:	4648      	mov	r0, r9
 8006714:	6869      	ldr	r1, [r5, #4]
 8006716:	f000 fa09 	bl	8006b2c <_Balloc>
 800671a:	4606      	mov	r6, r0
 800671c:	b928      	cbnz	r0, 800672a <_dtoa_r+0x9a2>
 800671e:	4602      	mov	r2, r0
 8006720:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8006724:	4b80      	ldr	r3, [pc, #512]	@ (8006928 <_dtoa_r+0xba0>)
 8006726:	f7ff bb43 	b.w	8005db0 <_dtoa_r+0x28>
 800672a:	692a      	ldr	r2, [r5, #16]
 800672c:	f105 010c 	add.w	r1, r5, #12
 8006730:	3202      	adds	r2, #2
 8006732:	0092      	lsls	r2, r2, #2
 8006734:	300c      	adds	r0, #12
 8006736:	f000 ffaf 	bl	8007698 <memcpy>
 800673a:	2201      	movs	r2, #1
 800673c:	4631      	mov	r1, r6
 800673e:	4648      	mov	r0, r9
 8006740:	f000 fbfa 	bl	8006f38 <__lshift>
 8006744:	462f      	mov	r7, r5
 8006746:	4605      	mov	r5, r0
 8006748:	f10a 0301 	add.w	r3, sl, #1
 800674c:	9304      	str	r3, [sp, #16]
 800674e:	eb0a 030b 	add.w	r3, sl, fp
 8006752:	930a      	str	r3, [sp, #40]	@ 0x28
 8006754:	9b06      	ldr	r3, [sp, #24]
 8006756:	f003 0301 	and.w	r3, r3, #1
 800675a:	9309      	str	r3, [sp, #36]	@ 0x24
 800675c:	9b04      	ldr	r3, [sp, #16]
 800675e:	4621      	mov	r1, r4
 8006760:	9803      	ldr	r0, [sp, #12]
 8006762:	f103 3bff 	add.w	fp, r3, #4294967295
 8006766:	f7ff fa87 	bl	8005c78 <quorem>
 800676a:	4603      	mov	r3, r0
 800676c:	4639      	mov	r1, r7
 800676e:	3330      	adds	r3, #48	@ 0x30
 8006770:	9006      	str	r0, [sp, #24]
 8006772:	9803      	ldr	r0, [sp, #12]
 8006774:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006776:	f000 fc4b 	bl	8007010 <__mcmp>
 800677a:	462a      	mov	r2, r5
 800677c:	9008      	str	r0, [sp, #32]
 800677e:	4621      	mov	r1, r4
 8006780:	4648      	mov	r0, r9
 8006782:	f000 fc61 	bl	8007048 <__mdiff>
 8006786:	68c2      	ldr	r2, [r0, #12]
 8006788:	4606      	mov	r6, r0
 800678a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800678c:	bb02      	cbnz	r2, 80067d0 <_dtoa_r+0xa48>
 800678e:	4601      	mov	r1, r0
 8006790:	9803      	ldr	r0, [sp, #12]
 8006792:	f000 fc3d 	bl	8007010 <__mcmp>
 8006796:	4602      	mov	r2, r0
 8006798:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800679a:	4631      	mov	r1, r6
 800679c:	4648      	mov	r0, r9
 800679e:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 80067a2:	f000 fa03 	bl	8006bac <_Bfree>
 80067a6:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80067a8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80067aa:	9e04      	ldr	r6, [sp, #16]
 80067ac:	ea42 0103 	orr.w	r1, r2, r3
 80067b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80067b2:	4319      	orrs	r1, r3
 80067b4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80067b6:	d10d      	bne.n	80067d4 <_dtoa_r+0xa4c>
 80067b8:	2b39      	cmp	r3, #57	@ 0x39
 80067ba:	d027      	beq.n	800680c <_dtoa_r+0xa84>
 80067bc:	9a08      	ldr	r2, [sp, #32]
 80067be:	2a00      	cmp	r2, #0
 80067c0:	dd01      	ble.n	80067c6 <_dtoa_r+0xa3e>
 80067c2:	9b06      	ldr	r3, [sp, #24]
 80067c4:	3331      	adds	r3, #49	@ 0x31
 80067c6:	f88b 3000 	strb.w	r3, [fp]
 80067ca:	e52e      	b.n	800622a <_dtoa_r+0x4a2>
 80067cc:	4628      	mov	r0, r5
 80067ce:	e7b9      	b.n	8006744 <_dtoa_r+0x9bc>
 80067d0:	2201      	movs	r2, #1
 80067d2:	e7e2      	b.n	800679a <_dtoa_r+0xa12>
 80067d4:	9908      	ldr	r1, [sp, #32]
 80067d6:	2900      	cmp	r1, #0
 80067d8:	db04      	blt.n	80067e4 <_dtoa_r+0xa5c>
 80067da:	9820      	ldr	r0, [sp, #128]	@ 0x80
 80067dc:	4301      	orrs	r1, r0
 80067de:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80067e0:	4301      	orrs	r1, r0
 80067e2:	d120      	bne.n	8006826 <_dtoa_r+0xa9e>
 80067e4:	2a00      	cmp	r2, #0
 80067e6:	ddee      	ble.n	80067c6 <_dtoa_r+0xa3e>
 80067e8:	2201      	movs	r2, #1
 80067ea:	9903      	ldr	r1, [sp, #12]
 80067ec:	4648      	mov	r0, r9
 80067ee:	9304      	str	r3, [sp, #16]
 80067f0:	f000 fba2 	bl	8006f38 <__lshift>
 80067f4:	4621      	mov	r1, r4
 80067f6:	9003      	str	r0, [sp, #12]
 80067f8:	f000 fc0a 	bl	8007010 <__mcmp>
 80067fc:	2800      	cmp	r0, #0
 80067fe:	9b04      	ldr	r3, [sp, #16]
 8006800:	dc02      	bgt.n	8006808 <_dtoa_r+0xa80>
 8006802:	d1e0      	bne.n	80067c6 <_dtoa_r+0xa3e>
 8006804:	07da      	lsls	r2, r3, #31
 8006806:	d5de      	bpl.n	80067c6 <_dtoa_r+0xa3e>
 8006808:	2b39      	cmp	r3, #57	@ 0x39
 800680a:	d1da      	bne.n	80067c2 <_dtoa_r+0xa3a>
 800680c:	2339      	movs	r3, #57	@ 0x39
 800680e:	f88b 3000 	strb.w	r3, [fp]
 8006812:	4633      	mov	r3, r6
 8006814:	461e      	mov	r6, r3
 8006816:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800681a:	3b01      	subs	r3, #1
 800681c:	2a39      	cmp	r2, #57	@ 0x39
 800681e:	d04e      	beq.n	80068be <_dtoa_r+0xb36>
 8006820:	3201      	adds	r2, #1
 8006822:	701a      	strb	r2, [r3, #0]
 8006824:	e501      	b.n	800622a <_dtoa_r+0x4a2>
 8006826:	2a00      	cmp	r2, #0
 8006828:	dd03      	ble.n	8006832 <_dtoa_r+0xaaa>
 800682a:	2b39      	cmp	r3, #57	@ 0x39
 800682c:	d0ee      	beq.n	800680c <_dtoa_r+0xa84>
 800682e:	3301      	adds	r3, #1
 8006830:	e7c9      	b.n	80067c6 <_dtoa_r+0xa3e>
 8006832:	9a04      	ldr	r2, [sp, #16]
 8006834:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006836:	f802 3c01 	strb.w	r3, [r2, #-1]
 800683a:	428a      	cmp	r2, r1
 800683c:	d028      	beq.n	8006890 <_dtoa_r+0xb08>
 800683e:	2300      	movs	r3, #0
 8006840:	220a      	movs	r2, #10
 8006842:	9903      	ldr	r1, [sp, #12]
 8006844:	4648      	mov	r0, r9
 8006846:	f000 f9d3 	bl	8006bf0 <__multadd>
 800684a:	42af      	cmp	r7, r5
 800684c:	9003      	str	r0, [sp, #12]
 800684e:	f04f 0300 	mov.w	r3, #0
 8006852:	f04f 020a 	mov.w	r2, #10
 8006856:	4639      	mov	r1, r7
 8006858:	4648      	mov	r0, r9
 800685a:	d107      	bne.n	800686c <_dtoa_r+0xae4>
 800685c:	f000 f9c8 	bl	8006bf0 <__multadd>
 8006860:	4607      	mov	r7, r0
 8006862:	4605      	mov	r5, r0
 8006864:	9b04      	ldr	r3, [sp, #16]
 8006866:	3301      	adds	r3, #1
 8006868:	9304      	str	r3, [sp, #16]
 800686a:	e777      	b.n	800675c <_dtoa_r+0x9d4>
 800686c:	f000 f9c0 	bl	8006bf0 <__multadd>
 8006870:	4629      	mov	r1, r5
 8006872:	4607      	mov	r7, r0
 8006874:	2300      	movs	r3, #0
 8006876:	220a      	movs	r2, #10
 8006878:	4648      	mov	r0, r9
 800687a:	f000 f9b9 	bl	8006bf0 <__multadd>
 800687e:	4605      	mov	r5, r0
 8006880:	e7f0      	b.n	8006864 <_dtoa_r+0xadc>
 8006882:	f1bb 0f00 	cmp.w	fp, #0
 8006886:	bfcc      	ite	gt
 8006888:	465e      	movgt	r6, fp
 800688a:	2601      	movle	r6, #1
 800688c:	2700      	movs	r7, #0
 800688e:	4456      	add	r6, sl
 8006890:	2201      	movs	r2, #1
 8006892:	9903      	ldr	r1, [sp, #12]
 8006894:	4648      	mov	r0, r9
 8006896:	9304      	str	r3, [sp, #16]
 8006898:	f000 fb4e 	bl	8006f38 <__lshift>
 800689c:	4621      	mov	r1, r4
 800689e:	9003      	str	r0, [sp, #12]
 80068a0:	f000 fbb6 	bl	8007010 <__mcmp>
 80068a4:	2800      	cmp	r0, #0
 80068a6:	dcb4      	bgt.n	8006812 <_dtoa_r+0xa8a>
 80068a8:	d102      	bne.n	80068b0 <_dtoa_r+0xb28>
 80068aa:	9b04      	ldr	r3, [sp, #16]
 80068ac:	07db      	lsls	r3, r3, #31
 80068ae:	d4b0      	bmi.n	8006812 <_dtoa_r+0xa8a>
 80068b0:	4633      	mov	r3, r6
 80068b2:	461e      	mov	r6, r3
 80068b4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80068b8:	2a30      	cmp	r2, #48	@ 0x30
 80068ba:	d0fa      	beq.n	80068b2 <_dtoa_r+0xb2a>
 80068bc:	e4b5      	b.n	800622a <_dtoa_r+0x4a2>
 80068be:	459a      	cmp	sl, r3
 80068c0:	d1a8      	bne.n	8006814 <_dtoa_r+0xa8c>
 80068c2:	2331      	movs	r3, #49	@ 0x31
 80068c4:	f108 0801 	add.w	r8, r8, #1
 80068c8:	f88a 3000 	strb.w	r3, [sl]
 80068cc:	e4ad      	b.n	800622a <_dtoa_r+0x4a2>
 80068ce:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80068d0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800692c <_dtoa_r+0xba4>
 80068d4:	b11b      	cbz	r3, 80068de <_dtoa_r+0xb56>
 80068d6:	f10a 0308 	add.w	r3, sl, #8
 80068da:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80068dc:	6013      	str	r3, [r2, #0]
 80068de:	4650      	mov	r0, sl
 80068e0:	b017      	add	sp, #92	@ 0x5c
 80068e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80068e6:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80068e8:	2b01      	cmp	r3, #1
 80068ea:	f77f ae2e 	ble.w	800654a <_dtoa_r+0x7c2>
 80068ee:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80068f0:	930a      	str	r3, [sp, #40]	@ 0x28
 80068f2:	2001      	movs	r0, #1
 80068f4:	e64d      	b.n	8006592 <_dtoa_r+0x80a>
 80068f6:	f1bb 0f00 	cmp.w	fp, #0
 80068fa:	f77f aed9 	ble.w	80066b0 <_dtoa_r+0x928>
 80068fe:	4656      	mov	r6, sl
 8006900:	4621      	mov	r1, r4
 8006902:	9803      	ldr	r0, [sp, #12]
 8006904:	f7ff f9b8 	bl	8005c78 <quorem>
 8006908:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800690c:	f806 3b01 	strb.w	r3, [r6], #1
 8006910:	eba6 020a 	sub.w	r2, r6, sl
 8006914:	4593      	cmp	fp, r2
 8006916:	ddb4      	ble.n	8006882 <_dtoa_r+0xafa>
 8006918:	2300      	movs	r3, #0
 800691a:	220a      	movs	r2, #10
 800691c:	4648      	mov	r0, r9
 800691e:	9903      	ldr	r1, [sp, #12]
 8006920:	f000 f966 	bl	8006bf0 <__multadd>
 8006924:	9003      	str	r0, [sp, #12]
 8006926:	e7eb      	b.n	8006900 <_dtoa_r+0xb78>
 8006928:	080098e6 	.word	0x080098e6
 800692c:	0800986a 	.word	0x0800986a

08006930 <_free_r>:
 8006930:	b538      	push	{r3, r4, r5, lr}
 8006932:	4605      	mov	r5, r0
 8006934:	2900      	cmp	r1, #0
 8006936:	d040      	beq.n	80069ba <_free_r+0x8a>
 8006938:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800693c:	1f0c      	subs	r4, r1, #4
 800693e:	2b00      	cmp	r3, #0
 8006940:	bfb8      	it	lt
 8006942:	18e4      	addlt	r4, r4, r3
 8006944:	f000 f8e6 	bl	8006b14 <__malloc_lock>
 8006948:	4a1c      	ldr	r2, [pc, #112]	@ (80069bc <_free_r+0x8c>)
 800694a:	6813      	ldr	r3, [r2, #0]
 800694c:	b933      	cbnz	r3, 800695c <_free_r+0x2c>
 800694e:	6063      	str	r3, [r4, #4]
 8006950:	6014      	str	r4, [r2, #0]
 8006952:	4628      	mov	r0, r5
 8006954:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006958:	f000 b8e2 	b.w	8006b20 <__malloc_unlock>
 800695c:	42a3      	cmp	r3, r4
 800695e:	d908      	bls.n	8006972 <_free_r+0x42>
 8006960:	6820      	ldr	r0, [r4, #0]
 8006962:	1821      	adds	r1, r4, r0
 8006964:	428b      	cmp	r3, r1
 8006966:	bf01      	itttt	eq
 8006968:	6819      	ldreq	r1, [r3, #0]
 800696a:	685b      	ldreq	r3, [r3, #4]
 800696c:	1809      	addeq	r1, r1, r0
 800696e:	6021      	streq	r1, [r4, #0]
 8006970:	e7ed      	b.n	800694e <_free_r+0x1e>
 8006972:	461a      	mov	r2, r3
 8006974:	685b      	ldr	r3, [r3, #4]
 8006976:	b10b      	cbz	r3, 800697c <_free_r+0x4c>
 8006978:	42a3      	cmp	r3, r4
 800697a:	d9fa      	bls.n	8006972 <_free_r+0x42>
 800697c:	6811      	ldr	r1, [r2, #0]
 800697e:	1850      	adds	r0, r2, r1
 8006980:	42a0      	cmp	r0, r4
 8006982:	d10b      	bne.n	800699c <_free_r+0x6c>
 8006984:	6820      	ldr	r0, [r4, #0]
 8006986:	4401      	add	r1, r0
 8006988:	1850      	adds	r0, r2, r1
 800698a:	4283      	cmp	r3, r0
 800698c:	6011      	str	r1, [r2, #0]
 800698e:	d1e0      	bne.n	8006952 <_free_r+0x22>
 8006990:	6818      	ldr	r0, [r3, #0]
 8006992:	685b      	ldr	r3, [r3, #4]
 8006994:	4408      	add	r0, r1
 8006996:	6010      	str	r0, [r2, #0]
 8006998:	6053      	str	r3, [r2, #4]
 800699a:	e7da      	b.n	8006952 <_free_r+0x22>
 800699c:	d902      	bls.n	80069a4 <_free_r+0x74>
 800699e:	230c      	movs	r3, #12
 80069a0:	602b      	str	r3, [r5, #0]
 80069a2:	e7d6      	b.n	8006952 <_free_r+0x22>
 80069a4:	6820      	ldr	r0, [r4, #0]
 80069a6:	1821      	adds	r1, r4, r0
 80069a8:	428b      	cmp	r3, r1
 80069aa:	bf01      	itttt	eq
 80069ac:	6819      	ldreq	r1, [r3, #0]
 80069ae:	685b      	ldreq	r3, [r3, #4]
 80069b0:	1809      	addeq	r1, r1, r0
 80069b2:	6021      	streq	r1, [r4, #0]
 80069b4:	6063      	str	r3, [r4, #4]
 80069b6:	6054      	str	r4, [r2, #4]
 80069b8:	e7cb      	b.n	8006952 <_free_r+0x22>
 80069ba:	bd38      	pop	{r3, r4, r5, pc}
 80069bc:	2000147c 	.word	0x2000147c

080069c0 <malloc>:
 80069c0:	4b02      	ldr	r3, [pc, #8]	@ (80069cc <malloc+0xc>)
 80069c2:	4601      	mov	r1, r0
 80069c4:	6818      	ldr	r0, [r3, #0]
 80069c6:	f000 b825 	b.w	8006a14 <_malloc_r>
 80069ca:	bf00      	nop
 80069cc:	2000002c 	.word	0x2000002c

080069d0 <sbrk_aligned>:
 80069d0:	b570      	push	{r4, r5, r6, lr}
 80069d2:	4e0f      	ldr	r6, [pc, #60]	@ (8006a10 <sbrk_aligned+0x40>)
 80069d4:	460c      	mov	r4, r1
 80069d6:	6831      	ldr	r1, [r6, #0]
 80069d8:	4605      	mov	r5, r0
 80069da:	b911      	cbnz	r1, 80069e2 <sbrk_aligned+0x12>
 80069dc:	f000 fe4c 	bl	8007678 <_sbrk_r>
 80069e0:	6030      	str	r0, [r6, #0]
 80069e2:	4621      	mov	r1, r4
 80069e4:	4628      	mov	r0, r5
 80069e6:	f000 fe47 	bl	8007678 <_sbrk_r>
 80069ea:	1c43      	adds	r3, r0, #1
 80069ec:	d103      	bne.n	80069f6 <sbrk_aligned+0x26>
 80069ee:	f04f 34ff 	mov.w	r4, #4294967295
 80069f2:	4620      	mov	r0, r4
 80069f4:	bd70      	pop	{r4, r5, r6, pc}
 80069f6:	1cc4      	adds	r4, r0, #3
 80069f8:	f024 0403 	bic.w	r4, r4, #3
 80069fc:	42a0      	cmp	r0, r4
 80069fe:	d0f8      	beq.n	80069f2 <sbrk_aligned+0x22>
 8006a00:	1a21      	subs	r1, r4, r0
 8006a02:	4628      	mov	r0, r5
 8006a04:	f000 fe38 	bl	8007678 <_sbrk_r>
 8006a08:	3001      	adds	r0, #1
 8006a0a:	d1f2      	bne.n	80069f2 <sbrk_aligned+0x22>
 8006a0c:	e7ef      	b.n	80069ee <sbrk_aligned+0x1e>
 8006a0e:	bf00      	nop
 8006a10:	20001478 	.word	0x20001478

08006a14 <_malloc_r>:
 8006a14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006a18:	1ccd      	adds	r5, r1, #3
 8006a1a:	f025 0503 	bic.w	r5, r5, #3
 8006a1e:	3508      	adds	r5, #8
 8006a20:	2d0c      	cmp	r5, #12
 8006a22:	bf38      	it	cc
 8006a24:	250c      	movcc	r5, #12
 8006a26:	2d00      	cmp	r5, #0
 8006a28:	4606      	mov	r6, r0
 8006a2a:	db01      	blt.n	8006a30 <_malloc_r+0x1c>
 8006a2c:	42a9      	cmp	r1, r5
 8006a2e:	d904      	bls.n	8006a3a <_malloc_r+0x26>
 8006a30:	230c      	movs	r3, #12
 8006a32:	6033      	str	r3, [r6, #0]
 8006a34:	2000      	movs	r0, #0
 8006a36:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006a3a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006b10 <_malloc_r+0xfc>
 8006a3e:	f000 f869 	bl	8006b14 <__malloc_lock>
 8006a42:	f8d8 3000 	ldr.w	r3, [r8]
 8006a46:	461c      	mov	r4, r3
 8006a48:	bb44      	cbnz	r4, 8006a9c <_malloc_r+0x88>
 8006a4a:	4629      	mov	r1, r5
 8006a4c:	4630      	mov	r0, r6
 8006a4e:	f7ff ffbf 	bl	80069d0 <sbrk_aligned>
 8006a52:	1c43      	adds	r3, r0, #1
 8006a54:	4604      	mov	r4, r0
 8006a56:	d158      	bne.n	8006b0a <_malloc_r+0xf6>
 8006a58:	f8d8 4000 	ldr.w	r4, [r8]
 8006a5c:	4627      	mov	r7, r4
 8006a5e:	2f00      	cmp	r7, #0
 8006a60:	d143      	bne.n	8006aea <_malloc_r+0xd6>
 8006a62:	2c00      	cmp	r4, #0
 8006a64:	d04b      	beq.n	8006afe <_malloc_r+0xea>
 8006a66:	6823      	ldr	r3, [r4, #0]
 8006a68:	4639      	mov	r1, r7
 8006a6a:	4630      	mov	r0, r6
 8006a6c:	eb04 0903 	add.w	r9, r4, r3
 8006a70:	f000 fe02 	bl	8007678 <_sbrk_r>
 8006a74:	4581      	cmp	r9, r0
 8006a76:	d142      	bne.n	8006afe <_malloc_r+0xea>
 8006a78:	6821      	ldr	r1, [r4, #0]
 8006a7a:	4630      	mov	r0, r6
 8006a7c:	1a6d      	subs	r5, r5, r1
 8006a7e:	4629      	mov	r1, r5
 8006a80:	f7ff ffa6 	bl	80069d0 <sbrk_aligned>
 8006a84:	3001      	adds	r0, #1
 8006a86:	d03a      	beq.n	8006afe <_malloc_r+0xea>
 8006a88:	6823      	ldr	r3, [r4, #0]
 8006a8a:	442b      	add	r3, r5
 8006a8c:	6023      	str	r3, [r4, #0]
 8006a8e:	f8d8 3000 	ldr.w	r3, [r8]
 8006a92:	685a      	ldr	r2, [r3, #4]
 8006a94:	bb62      	cbnz	r2, 8006af0 <_malloc_r+0xdc>
 8006a96:	f8c8 7000 	str.w	r7, [r8]
 8006a9a:	e00f      	b.n	8006abc <_malloc_r+0xa8>
 8006a9c:	6822      	ldr	r2, [r4, #0]
 8006a9e:	1b52      	subs	r2, r2, r5
 8006aa0:	d420      	bmi.n	8006ae4 <_malloc_r+0xd0>
 8006aa2:	2a0b      	cmp	r2, #11
 8006aa4:	d917      	bls.n	8006ad6 <_malloc_r+0xc2>
 8006aa6:	1961      	adds	r1, r4, r5
 8006aa8:	42a3      	cmp	r3, r4
 8006aaa:	6025      	str	r5, [r4, #0]
 8006aac:	bf18      	it	ne
 8006aae:	6059      	strne	r1, [r3, #4]
 8006ab0:	6863      	ldr	r3, [r4, #4]
 8006ab2:	bf08      	it	eq
 8006ab4:	f8c8 1000 	streq.w	r1, [r8]
 8006ab8:	5162      	str	r2, [r4, r5]
 8006aba:	604b      	str	r3, [r1, #4]
 8006abc:	4630      	mov	r0, r6
 8006abe:	f000 f82f 	bl	8006b20 <__malloc_unlock>
 8006ac2:	f104 000b 	add.w	r0, r4, #11
 8006ac6:	1d23      	adds	r3, r4, #4
 8006ac8:	f020 0007 	bic.w	r0, r0, #7
 8006acc:	1ac2      	subs	r2, r0, r3
 8006ace:	bf1c      	itt	ne
 8006ad0:	1a1b      	subne	r3, r3, r0
 8006ad2:	50a3      	strne	r3, [r4, r2]
 8006ad4:	e7af      	b.n	8006a36 <_malloc_r+0x22>
 8006ad6:	6862      	ldr	r2, [r4, #4]
 8006ad8:	42a3      	cmp	r3, r4
 8006ada:	bf0c      	ite	eq
 8006adc:	f8c8 2000 	streq.w	r2, [r8]
 8006ae0:	605a      	strne	r2, [r3, #4]
 8006ae2:	e7eb      	b.n	8006abc <_malloc_r+0xa8>
 8006ae4:	4623      	mov	r3, r4
 8006ae6:	6864      	ldr	r4, [r4, #4]
 8006ae8:	e7ae      	b.n	8006a48 <_malloc_r+0x34>
 8006aea:	463c      	mov	r4, r7
 8006aec:	687f      	ldr	r7, [r7, #4]
 8006aee:	e7b6      	b.n	8006a5e <_malloc_r+0x4a>
 8006af0:	461a      	mov	r2, r3
 8006af2:	685b      	ldr	r3, [r3, #4]
 8006af4:	42a3      	cmp	r3, r4
 8006af6:	d1fb      	bne.n	8006af0 <_malloc_r+0xdc>
 8006af8:	2300      	movs	r3, #0
 8006afa:	6053      	str	r3, [r2, #4]
 8006afc:	e7de      	b.n	8006abc <_malloc_r+0xa8>
 8006afe:	230c      	movs	r3, #12
 8006b00:	4630      	mov	r0, r6
 8006b02:	6033      	str	r3, [r6, #0]
 8006b04:	f000 f80c 	bl	8006b20 <__malloc_unlock>
 8006b08:	e794      	b.n	8006a34 <_malloc_r+0x20>
 8006b0a:	6005      	str	r5, [r0, #0]
 8006b0c:	e7d6      	b.n	8006abc <_malloc_r+0xa8>
 8006b0e:	bf00      	nop
 8006b10:	2000147c 	.word	0x2000147c

08006b14 <__malloc_lock>:
 8006b14:	4801      	ldr	r0, [pc, #4]	@ (8006b1c <__malloc_lock+0x8>)
 8006b16:	f7ff b880 	b.w	8005c1a <__retarget_lock_acquire_recursive>
 8006b1a:	bf00      	nop
 8006b1c:	20001474 	.word	0x20001474

08006b20 <__malloc_unlock>:
 8006b20:	4801      	ldr	r0, [pc, #4]	@ (8006b28 <__malloc_unlock+0x8>)
 8006b22:	f7ff b87b 	b.w	8005c1c <__retarget_lock_release_recursive>
 8006b26:	bf00      	nop
 8006b28:	20001474 	.word	0x20001474

08006b2c <_Balloc>:
 8006b2c:	b570      	push	{r4, r5, r6, lr}
 8006b2e:	69c6      	ldr	r6, [r0, #28]
 8006b30:	4604      	mov	r4, r0
 8006b32:	460d      	mov	r5, r1
 8006b34:	b976      	cbnz	r6, 8006b54 <_Balloc+0x28>
 8006b36:	2010      	movs	r0, #16
 8006b38:	f7ff ff42 	bl	80069c0 <malloc>
 8006b3c:	4602      	mov	r2, r0
 8006b3e:	61e0      	str	r0, [r4, #28]
 8006b40:	b920      	cbnz	r0, 8006b4c <_Balloc+0x20>
 8006b42:	216b      	movs	r1, #107	@ 0x6b
 8006b44:	4b17      	ldr	r3, [pc, #92]	@ (8006ba4 <_Balloc+0x78>)
 8006b46:	4818      	ldr	r0, [pc, #96]	@ (8006ba8 <_Balloc+0x7c>)
 8006b48:	f7ff f878 	bl	8005c3c <__assert_func>
 8006b4c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006b50:	6006      	str	r6, [r0, #0]
 8006b52:	60c6      	str	r6, [r0, #12]
 8006b54:	69e6      	ldr	r6, [r4, #28]
 8006b56:	68f3      	ldr	r3, [r6, #12]
 8006b58:	b183      	cbz	r3, 8006b7c <_Balloc+0x50>
 8006b5a:	69e3      	ldr	r3, [r4, #28]
 8006b5c:	68db      	ldr	r3, [r3, #12]
 8006b5e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006b62:	b9b8      	cbnz	r0, 8006b94 <_Balloc+0x68>
 8006b64:	2101      	movs	r1, #1
 8006b66:	fa01 f605 	lsl.w	r6, r1, r5
 8006b6a:	1d72      	adds	r2, r6, #5
 8006b6c:	4620      	mov	r0, r4
 8006b6e:	0092      	lsls	r2, r2, #2
 8006b70:	f000 fda7 	bl	80076c2 <_calloc_r>
 8006b74:	b160      	cbz	r0, 8006b90 <_Balloc+0x64>
 8006b76:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006b7a:	e00e      	b.n	8006b9a <_Balloc+0x6e>
 8006b7c:	2221      	movs	r2, #33	@ 0x21
 8006b7e:	2104      	movs	r1, #4
 8006b80:	4620      	mov	r0, r4
 8006b82:	f000 fd9e 	bl	80076c2 <_calloc_r>
 8006b86:	69e3      	ldr	r3, [r4, #28]
 8006b88:	60f0      	str	r0, [r6, #12]
 8006b8a:	68db      	ldr	r3, [r3, #12]
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d1e4      	bne.n	8006b5a <_Balloc+0x2e>
 8006b90:	2000      	movs	r0, #0
 8006b92:	bd70      	pop	{r4, r5, r6, pc}
 8006b94:	6802      	ldr	r2, [r0, #0]
 8006b96:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006b9a:	2300      	movs	r3, #0
 8006b9c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006ba0:	e7f7      	b.n	8006b92 <_Balloc+0x66>
 8006ba2:	bf00      	nop
 8006ba4:	08009877 	.word	0x08009877
 8006ba8:	080098f7 	.word	0x080098f7

08006bac <_Bfree>:
 8006bac:	b570      	push	{r4, r5, r6, lr}
 8006bae:	69c6      	ldr	r6, [r0, #28]
 8006bb0:	4605      	mov	r5, r0
 8006bb2:	460c      	mov	r4, r1
 8006bb4:	b976      	cbnz	r6, 8006bd4 <_Bfree+0x28>
 8006bb6:	2010      	movs	r0, #16
 8006bb8:	f7ff ff02 	bl	80069c0 <malloc>
 8006bbc:	4602      	mov	r2, r0
 8006bbe:	61e8      	str	r0, [r5, #28]
 8006bc0:	b920      	cbnz	r0, 8006bcc <_Bfree+0x20>
 8006bc2:	218f      	movs	r1, #143	@ 0x8f
 8006bc4:	4b08      	ldr	r3, [pc, #32]	@ (8006be8 <_Bfree+0x3c>)
 8006bc6:	4809      	ldr	r0, [pc, #36]	@ (8006bec <_Bfree+0x40>)
 8006bc8:	f7ff f838 	bl	8005c3c <__assert_func>
 8006bcc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006bd0:	6006      	str	r6, [r0, #0]
 8006bd2:	60c6      	str	r6, [r0, #12]
 8006bd4:	b13c      	cbz	r4, 8006be6 <_Bfree+0x3a>
 8006bd6:	69eb      	ldr	r3, [r5, #28]
 8006bd8:	6862      	ldr	r2, [r4, #4]
 8006bda:	68db      	ldr	r3, [r3, #12]
 8006bdc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006be0:	6021      	str	r1, [r4, #0]
 8006be2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006be6:	bd70      	pop	{r4, r5, r6, pc}
 8006be8:	08009877 	.word	0x08009877
 8006bec:	080098f7 	.word	0x080098f7

08006bf0 <__multadd>:
 8006bf0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006bf4:	4607      	mov	r7, r0
 8006bf6:	460c      	mov	r4, r1
 8006bf8:	461e      	mov	r6, r3
 8006bfa:	2000      	movs	r0, #0
 8006bfc:	690d      	ldr	r5, [r1, #16]
 8006bfe:	f101 0c14 	add.w	ip, r1, #20
 8006c02:	f8dc 3000 	ldr.w	r3, [ip]
 8006c06:	3001      	adds	r0, #1
 8006c08:	b299      	uxth	r1, r3
 8006c0a:	fb02 6101 	mla	r1, r2, r1, r6
 8006c0e:	0c1e      	lsrs	r6, r3, #16
 8006c10:	0c0b      	lsrs	r3, r1, #16
 8006c12:	fb02 3306 	mla	r3, r2, r6, r3
 8006c16:	b289      	uxth	r1, r1
 8006c18:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006c1c:	4285      	cmp	r5, r0
 8006c1e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006c22:	f84c 1b04 	str.w	r1, [ip], #4
 8006c26:	dcec      	bgt.n	8006c02 <__multadd+0x12>
 8006c28:	b30e      	cbz	r6, 8006c6e <__multadd+0x7e>
 8006c2a:	68a3      	ldr	r3, [r4, #8]
 8006c2c:	42ab      	cmp	r3, r5
 8006c2e:	dc19      	bgt.n	8006c64 <__multadd+0x74>
 8006c30:	6861      	ldr	r1, [r4, #4]
 8006c32:	4638      	mov	r0, r7
 8006c34:	3101      	adds	r1, #1
 8006c36:	f7ff ff79 	bl	8006b2c <_Balloc>
 8006c3a:	4680      	mov	r8, r0
 8006c3c:	b928      	cbnz	r0, 8006c4a <__multadd+0x5a>
 8006c3e:	4602      	mov	r2, r0
 8006c40:	21ba      	movs	r1, #186	@ 0xba
 8006c42:	4b0c      	ldr	r3, [pc, #48]	@ (8006c74 <__multadd+0x84>)
 8006c44:	480c      	ldr	r0, [pc, #48]	@ (8006c78 <__multadd+0x88>)
 8006c46:	f7fe fff9 	bl	8005c3c <__assert_func>
 8006c4a:	6922      	ldr	r2, [r4, #16]
 8006c4c:	f104 010c 	add.w	r1, r4, #12
 8006c50:	3202      	adds	r2, #2
 8006c52:	0092      	lsls	r2, r2, #2
 8006c54:	300c      	adds	r0, #12
 8006c56:	f000 fd1f 	bl	8007698 <memcpy>
 8006c5a:	4621      	mov	r1, r4
 8006c5c:	4638      	mov	r0, r7
 8006c5e:	f7ff ffa5 	bl	8006bac <_Bfree>
 8006c62:	4644      	mov	r4, r8
 8006c64:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006c68:	3501      	adds	r5, #1
 8006c6a:	615e      	str	r6, [r3, #20]
 8006c6c:	6125      	str	r5, [r4, #16]
 8006c6e:	4620      	mov	r0, r4
 8006c70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006c74:	080098e6 	.word	0x080098e6
 8006c78:	080098f7 	.word	0x080098f7

08006c7c <__hi0bits>:
 8006c7c:	4603      	mov	r3, r0
 8006c7e:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8006c82:	bf3a      	itte	cc
 8006c84:	0403      	lslcc	r3, r0, #16
 8006c86:	2010      	movcc	r0, #16
 8006c88:	2000      	movcs	r0, #0
 8006c8a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006c8e:	bf3c      	itt	cc
 8006c90:	021b      	lslcc	r3, r3, #8
 8006c92:	3008      	addcc	r0, #8
 8006c94:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006c98:	bf3c      	itt	cc
 8006c9a:	011b      	lslcc	r3, r3, #4
 8006c9c:	3004      	addcc	r0, #4
 8006c9e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006ca2:	bf3c      	itt	cc
 8006ca4:	009b      	lslcc	r3, r3, #2
 8006ca6:	3002      	addcc	r0, #2
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	db05      	blt.n	8006cb8 <__hi0bits+0x3c>
 8006cac:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8006cb0:	f100 0001 	add.w	r0, r0, #1
 8006cb4:	bf08      	it	eq
 8006cb6:	2020      	moveq	r0, #32
 8006cb8:	4770      	bx	lr

08006cba <__lo0bits>:
 8006cba:	6803      	ldr	r3, [r0, #0]
 8006cbc:	4602      	mov	r2, r0
 8006cbe:	f013 0007 	ands.w	r0, r3, #7
 8006cc2:	d00b      	beq.n	8006cdc <__lo0bits+0x22>
 8006cc4:	07d9      	lsls	r1, r3, #31
 8006cc6:	d421      	bmi.n	8006d0c <__lo0bits+0x52>
 8006cc8:	0798      	lsls	r0, r3, #30
 8006cca:	bf49      	itett	mi
 8006ccc:	085b      	lsrmi	r3, r3, #1
 8006cce:	089b      	lsrpl	r3, r3, #2
 8006cd0:	2001      	movmi	r0, #1
 8006cd2:	6013      	strmi	r3, [r2, #0]
 8006cd4:	bf5c      	itt	pl
 8006cd6:	2002      	movpl	r0, #2
 8006cd8:	6013      	strpl	r3, [r2, #0]
 8006cda:	4770      	bx	lr
 8006cdc:	b299      	uxth	r1, r3
 8006cde:	b909      	cbnz	r1, 8006ce4 <__lo0bits+0x2a>
 8006ce0:	2010      	movs	r0, #16
 8006ce2:	0c1b      	lsrs	r3, r3, #16
 8006ce4:	b2d9      	uxtb	r1, r3
 8006ce6:	b909      	cbnz	r1, 8006cec <__lo0bits+0x32>
 8006ce8:	3008      	adds	r0, #8
 8006cea:	0a1b      	lsrs	r3, r3, #8
 8006cec:	0719      	lsls	r1, r3, #28
 8006cee:	bf04      	itt	eq
 8006cf0:	091b      	lsreq	r3, r3, #4
 8006cf2:	3004      	addeq	r0, #4
 8006cf4:	0799      	lsls	r1, r3, #30
 8006cf6:	bf04      	itt	eq
 8006cf8:	089b      	lsreq	r3, r3, #2
 8006cfa:	3002      	addeq	r0, #2
 8006cfc:	07d9      	lsls	r1, r3, #31
 8006cfe:	d403      	bmi.n	8006d08 <__lo0bits+0x4e>
 8006d00:	085b      	lsrs	r3, r3, #1
 8006d02:	f100 0001 	add.w	r0, r0, #1
 8006d06:	d003      	beq.n	8006d10 <__lo0bits+0x56>
 8006d08:	6013      	str	r3, [r2, #0]
 8006d0a:	4770      	bx	lr
 8006d0c:	2000      	movs	r0, #0
 8006d0e:	4770      	bx	lr
 8006d10:	2020      	movs	r0, #32
 8006d12:	4770      	bx	lr

08006d14 <__i2b>:
 8006d14:	b510      	push	{r4, lr}
 8006d16:	460c      	mov	r4, r1
 8006d18:	2101      	movs	r1, #1
 8006d1a:	f7ff ff07 	bl	8006b2c <_Balloc>
 8006d1e:	4602      	mov	r2, r0
 8006d20:	b928      	cbnz	r0, 8006d2e <__i2b+0x1a>
 8006d22:	f240 1145 	movw	r1, #325	@ 0x145
 8006d26:	4b04      	ldr	r3, [pc, #16]	@ (8006d38 <__i2b+0x24>)
 8006d28:	4804      	ldr	r0, [pc, #16]	@ (8006d3c <__i2b+0x28>)
 8006d2a:	f7fe ff87 	bl	8005c3c <__assert_func>
 8006d2e:	2301      	movs	r3, #1
 8006d30:	6144      	str	r4, [r0, #20]
 8006d32:	6103      	str	r3, [r0, #16]
 8006d34:	bd10      	pop	{r4, pc}
 8006d36:	bf00      	nop
 8006d38:	080098e6 	.word	0x080098e6
 8006d3c:	080098f7 	.word	0x080098f7

08006d40 <__multiply>:
 8006d40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d44:	4617      	mov	r7, r2
 8006d46:	690a      	ldr	r2, [r1, #16]
 8006d48:	693b      	ldr	r3, [r7, #16]
 8006d4a:	4689      	mov	r9, r1
 8006d4c:	429a      	cmp	r2, r3
 8006d4e:	bfa2      	ittt	ge
 8006d50:	463b      	movge	r3, r7
 8006d52:	460f      	movge	r7, r1
 8006d54:	4699      	movge	r9, r3
 8006d56:	693d      	ldr	r5, [r7, #16]
 8006d58:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006d5c:	68bb      	ldr	r3, [r7, #8]
 8006d5e:	6879      	ldr	r1, [r7, #4]
 8006d60:	eb05 060a 	add.w	r6, r5, sl
 8006d64:	42b3      	cmp	r3, r6
 8006d66:	b085      	sub	sp, #20
 8006d68:	bfb8      	it	lt
 8006d6a:	3101      	addlt	r1, #1
 8006d6c:	f7ff fede 	bl	8006b2c <_Balloc>
 8006d70:	b930      	cbnz	r0, 8006d80 <__multiply+0x40>
 8006d72:	4602      	mov	r2, r0
 8006d74:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8006d78:	4b40      	ldr	r3, [pc, #256]	@ (8006e7c <__multiply+0x13c>)
 8006d7a:	4841      	ldr	r0, [pc, #260]	@ (8006e80 <__multiply+0x140>)
 8006d7c:	f7fe ff5e 	bl	8005c3c <__assert_func>
 8006d80:	f100 0414 	add.w	r4, r0, #20
 8006d84:	4623      	mov	r3, r4
 8006d86:	2200      	movs	r2, #0
 8006d88:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8006d8c:	4573      	cmp	r3, lr
 8006d8e:	d320      	bcc.n	8006dd2 <__multiply+0x92>
 8006d90:	f107 0814 	add.w	r8, r7, #20
 8006d94:	f109 0114 	add.w	r1, r9, #20
 8006d98:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8006d9c:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8006da0:	9302      	str	r3, [sp, #8]
 8006da2:	1beb      	subs	r3, r5, r7
 8006da4:	3b15      	subs	r3, #21
 8006da6:	f023 0303 	bic.w	r3, r3, #3
 8006daa:	3304      	adds	r3, #4
 8006dac:	3715      	adds	r7, #21
 8006dae:	42bd      	cmp	r5, r7
 8006db0:	bf38      	it	cc
 8006db2:	2304      	movcc	r3, #4
 8006db4:	9301      	str	r3, [sp, #4]
 8006db6:	9b02      	ldr	r3, [sp, #8]
 8006db8:	9103      	str	r1, [sp, #12]
 8006dba:	428b      	cmp	r3, r1
 8006dbc:	d80c      	bhi.n	8006dd8 <__multiply+0x98>
 8006dbe:	2e00      	cmp	r6, #0
 8006dc0:	dd03      	ble.n	8006dca <__multiply+0x8a>
 8006dc2:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d055      	beq.n	8006e76 <__multiply+0x136>
 8006dca:	6106      	str	r6, [r0, #16]
 8006dcc:	b005      	add	sp, #20
 8006dce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006dd2:	f843 2b04 	str.w	r2, [r3], #4
 8006dd6:	e7d9      	b.n	8006d8c <__multiply+0x4c>
 8006dd8:	f8b1 a000 	ldrh.w	sl, [r1]
 8006ddc:	f1ba 0f00 	cmp.w	sl, #0
 8006de0:	d01f      	beq.n	8006e22 <__multiply+0xe2>
 8006de2:	46c4      	mov	ip, r8
 8006de4:	46a1      	mov	r9, r4
 8006de6:	2700      	movs	r7, #0
 8006de8:	f85c 2b04 	ldr.w	r2, [ip], #4
 8006dec:	f8d9 3000 	ldr.w	r3, [r9]
 8006df0:	fa1f fb82 	uxth.w	fp, r2
 8006df4:	b29b      	uxth	r3, r3
 8006df6:	fb0a 330b 	mla	r3, sl, fp, r3
 8006dfa:	443b      	add	r3, r7
 8006dfc:	f8d9 7000 	ldr.w	r7, [r9]
 8006e00:	0c12      	lsrs	r2, r2, #16
 8006e02:	0c3f      	lsrs	r7, r7, #16
 8006e04:	fb0a 7202 	mla	r2, sl, r2, r7
 8006e08:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8006e0c:	b29b      	uxth	r3, r3
 8006e0e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006e12:	4565      	cmp	r5, ip
 8006e14:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8006e18:	f849 3b04 	str.w	r3, [r9], #4
 8006e1c:	d8e4      	bhi.n	8006de8 <__multiply+0xa8>
 8006e1e:	9b01      	ldr	r3, [sp, #4]
 8006e20:	50e7      	str	r7, [r4, r3]
 8006e22:	9b03      	ldr	r3, [sp, #12]
 8006e24:	3104      	adds	r1, #4
 8006e26:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8006e2a:	f1b9 0f00 	cmp.w	r9, #0
 8006e2e:	d020      	beq.n	8006e72 <__multiply+0x132>
 8006e30:	4647      	mov	r7, r8
 8006e32:	46a4      	mov	ip, r4
 8006e34:	f04f 0a00 	mov.w	sl, #0
 8006e38:	6823      	ldr	r3, [r4, #0]
 8006e3a:	f8b7 b000 	ldrh.w	fp, [r7]
 8006e3e:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8006e42:	b29b      	uxth	r3, r3
 8006e44:	fb09 220b 	mla	r2, r9, fp, r2
 8006e48:	4452      	add	r2, sl
 8006e4a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006e4e:	f84c 3b04 	str.w	r3, [ip], #4
 8006e52:	f857 3b04 	ldr.w	r3, [r7], #4
 8006e56:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006e5a:	f8bc 3000 	ldrh.w	r3, [ip]
 8006e5e:	42bd      	cmp	r5, r7
 8006e60:	fb09 330a 	mla	r3, r9, sl, r3
 8006e64:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8006e68:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006e6c:	d8e5      	bhi.n	8006e3a <__multiply+0xfa>
 8006e6e:	9a01      	ldr	r2, [sp, #4]
 8006e70:	50a3      	str	r3, [r4, r2]
 8006e72:	3404      	adds	r4, #4
 8006e74:	e79f      	b.n	8006db6 <__multiply+0x76>
 8006e76:	3e01      	subs	r6, #1
 8006e78:	e7a1      	b.n	8006dbe <__multiply+0x7e>
 8006e7a:	bf00      	nop
 8006e7c:	080098e6 	.word	0x080098e6
 8006e80:	080098f7 	.word	0x080098f7

08006e84 <__pow5mult>:
 8006e84:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006e88:	4615      	mov	r5, r2
 8006e8a:	f012 0203 	ands.w	r2, r2, #3
 8006e8e:	4607      	mov	r7, r0
 8006e90:	460e      	mov	r6, r1
 8006e92:	d007      	beq.n	8006ea4 <__pow5mult+0x20>
 8006e94:	4c25      	ldr	r4, [pc, #148]	@ (8006f2c <__pow5mult+0xa8>)
 8006e96:	3a01      	subs	r2, #1
 8006e98:	2300      	movs	r3, #0
 8006e9a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006e9e:	f7ff fea7 	bl	8006bf0 <__multadd>
 8006ea2:	4606      	mov	r6, r0
 8006ea4:	10ad      	asrs	r5, r5, #2
 8006ea6:	d03d      	beq.n	8006f24 <__pow5mult+0xa0>
 8006ea8:	69fc      	ldr	r4, [r7, #28]
 8006eaa:	b97c      	cbnz	r4, 8006ecc <__pow5mult+0x48>
 8006eac:	2010      	movs	r0, #16
 8006eae:	f7ff fd87 	bl	80069c0 <malloc>
 8006eb2:	4602      	mov	r2, r0
 8006eb4:	61f8      	str	r0, [r7, #28]
 8006eb6:	b928      	cbnz	r0, 8006ec4 <__pow5mult+0x40>
 8006eb8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8006ebc:	4b1c      	ldr	r3, [pc, #112]	@ (8006f30 <__pow5mult+0xac>)
 8006ebe:	481d      	ldr	r0, [pc, #116]	@ (8006f34 <__pow5mult+0xb0>)
 8006ec0:	f7fe febc 	bl	8005c3c <__assert_func>
 8006ec4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006ec8:	6004      	str	r4, [r0, #0]
 8006eca:	60c4      	str	r4, [r0, #12]
 8006ecc:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8006ed0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006ed4:	b94c      	cbnz	r4, 8006eea <__pow5mult+0x66>
 8006ed6:	f240 2171 	movw	r1, #625	@ 0x271
 8006eda:	4638      	mov	r0, r7
 8006edc:	f7ff ff1a 	bl	8006d14 <__i2b>
 8006ee0:	2300      	movs	r3, #0
 8006ee2:	4604      	mov	r4, r0
 8006ee4:	f8c8 0008 	str.w	r0, [r8, #8]
 8006ee8:	6003      	str	r3, [r0, #0]
 8006eea:	f04f 0900 	mov.w	r9, #0
 8006eee:	07eb      	lsls	r3, r5, #31
 8006ef0:	d50a      	bpl.n	8006f08 <__pow5mult+0x84>
 8006ef2:	4631      	mov	r1, r6
 8006ef4:	4622      	mov	r2, r4
 8006ef6:	4638      	mov	r0, r7
 8006ef8:	f7ff ff22 	bl	8006d40 <__multiply>
 8006efc:	4680      	mov	r8, r0
 8006efe:	4631      	mov	r1, r6
 8006f00:	4638      	mov	r0, r7
 8006f02:	f7ff fe53 	bl	8006bac <_Bfree>
 8006f06:	4646      	mov	r6, r8
 8006f08:	106d      	asrs	r5, r5, #1
 8006f0a:	d00b      	beq.n	8006f24 <__pow5mult+0xa0>
 8006f0c:	6820      	ldr	r0, [r4, #0]
 8006f0e:	b938      	cbnz	r0, 8006f20 <__pow5mult+0x9c>
 8006f10:	4622      	mov	r2, r4
 8006f12:	4621      	mov	r1, r4
 8006f14:	4638      	mov	r0, r7
 8006f16:	f7ff ff13 	bl	8006d40 <__multiply>
 8006f1a:	6020      	str	r0, [r4, #0]
 8006f1c:	f8c0 9000 	str.w	r9, [r0]
 8006f20:	4604      	mov	r4, r0
 8006f22:	e7e4      	b.n	8006eee <__pow5mult+0x6a>
 8006f24:	4630      	mov	r0, r6
 8006f26:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006f2a:	bf00      	nop
 8006f2c:	0800996c 	.word	0x0800996c
 8006f30:	08009877 	.word	0x08009877
 8006f34:	080098f7 	.word	0x080098f7

08006f38 <__lshift>:
 8006f38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006f3c:	460c      	mov	r4, r1
 8006f3e:	4607      	mov	r7, r0
 8006f40:	4691      	mov	r9, r2
 8006f42:	6923      	ldr	r3, [r4, #16]
 8006f44:	6849      	ldr	r1, [r1, #4]
 8006f46:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006f4a:	68a3      	ldr	r3, [r4, #8]
 8006f4c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006f50:	f108 0601 	add.w	r6, r8, #1
 8006f54:	42b3      	cmp	r3, r6
 8006f56:	db0b      	blt.n	8006f70 <__lshift+0x38>
 8006f58:	4638      	mov	r0, r7
 8006f5a:	f7ff fde7 	bl	8006b2c <_Balloc>
 8006f5e:	4605      	mov	r5, r0
 8006f60:	b948      	cbnz	r0, 8006f76 <__lshift+0x3e>
 8006f62:	4602      	mov	r2, r0
 8006f64:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8006f68:	4b27      	ldr	r3, [pc, #156]	@ (8007008 <__lshift+0xd0>)
 8006f6a:	4828      	ldr	r0, [pc, #160]	@ (800700c <__lshift+0xd4>)
 8006f6c:	f7fe fe66 	bl	8005c3c <__assert_func>
 8006f70:	3101      	adds	r1, #1
 8006f72:	005b      	lsls	r3, r3, #1
 8006f74:	e7ee      	b.n	8006f54 <__lshift+0x1c>
 8006f76:	2300      	movs	r3, #0
 8006f78:	f100 0114 	add.w	r1, r0, #20
 8006f7c:	f100 0210 	add.w	r2, r0, #16
 8006f80:	4618      	mov	r0, r3
 8006f82:	4553      	cmp	r3, sl
 8006f84:	db33      	blt.n	8006fee <__lshift+0xb6>
 8006f86:	6920      	ldr	r0, [r4, #16]
 8006f88:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006f8c:	f104 0314 	add.w	r3, r4, #20
 8006f90:	f019 091f 	ands.w	r9, r9, #31
 8006f94:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006f98:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006f9c:	d02b      	beq.n	8006ff6 <__lshift+0xbe>
 8006f9e:	468a      	mov	sl, r1
 8006fa0:	2200      	movs	r2, #0
 8006fa2:	f1c9 0e20 	rsb	lr, r9, #32
 8006fa6:	6818      	ldr	r0, [r3, #0]
 8006fa8:	fa00 f009 	lsl.w	r0, r0, r9
 8006fac:	4310      	orrs	r0, r2
 8006fae:	f84a 0b04 	str.w	r0, [sl], #4
 8006fb2:	f853 2b04 	ldr.w	r2, [r3], #4
 8006fb6:	459c      	cmp	ip, r3
 8006fb8:	fa22 f20e 	lsr.w	r2, r2, lr
 8006fbc:	d8f3      	bhi.n	8006fa6 <__lshift+0x6e>
 8006fbe:	ebac 0304 	sub.w	r3, ip, r4
 8006fc2:	3b15      	subs	r3, #21
 8006fc4:	f023 0303 	bic.w	r3, r3, #3
 8006fc8:	3304      	adds	r3, #4
 8006fca:	f104 0015 	add.w	r0, r4, #21
 8006fce:	4560      	cmp	r0, ip
 8006fd0:	bf88      	it	hi
 8006fd2:	2304      	movhi	r3, #4
 8006fd4:	50ca      	str	r2, [r1, r3]
 8006fd6:	b10a      	cbz	r2, 8006fdc <__lshift+0xa4>
 8006fd8:	f108 0602 	add.w	r6, r8, #2
 8006fdc:	3e01      	subs	r6, #1
 8006fde:	4638      	mov	r0, r7
 8006fe0:	4621      	mov	r1, r4
 8006fe2:	612e      	str	r6, [r5, #16]
 8006fe4:	f7ff fde2 	bl	8006bac <_Bfree>
 8006fe8:	4628      	mov	r0, r5
 8006fea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006fee:	f842 0f04 	str.w	r0, [r2, #4]!
 8006ff2:	3301      	adds	r3, #1
 8006ff4:	e7c5      	b.n	8006f82 <__lshift+0x4a>
 8006ff6:	3904      	subs	r1, #4
 8006ff8:	f853 2b04 	ldr.w	r2, [r3], #4
 8006ffc:	459c      	cmp	ip, r3
 8006ffe:	f841 2f04 	str.w	r2, [r1, #4]!
 8007002:	d8f9      	bhi.n	8006ff8 <__lshift+0xc0>
 8007004:	e7ea      	b.n	8006fdc <__lshift+0xa4>
 8007006:	bf00      	nop
 8007008:	080098e6 	.word	0x080098e6
 800700c:	080098f7 	.word	0x080098f7

08007010 <__mcmp>:
 8007010:	4603      	mov	r3, r0
 8007012:	690a      	ldr	r2, [r1, #16]
 8007014:	6900      	ldr	r0, [r0, #16]
 8007016:	b530      	push	{r4, r5, lr}
 8007018:	1a80      	subs	r0, r0, r2
 800701a:	d10e      	bne.n	800703a <__mcmp+0x2a>
 800701c:	3314      	adds	r3, #20
 800701e:	3114      	adds	r1, #20
 8007020:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007024:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007028:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800702c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007030:	4295      	cmp	r5, r2
 8007032:	d003      	beq.n	800703c <__mcmp+0x2c>
 8007034:	d205      	bcs.n	8007042 <__mcmp+0x32>
 8007036:	f04f 30ff 	mov.w	r0, #4294967295
 800703a:	bd30      	pop	{r4, r5, pc}
 800703c:	42a3      	cmp	r3, r4
 800703e:	d3f3      	bcc.n	8007028 <__mcmp+0x18>
 8007040:	e7fb      	b.n	800703a <__mcmp+0x2a>
 8007042:	2001      	movs	r0, #1
 8007044:	e7f9      	b.n	800703a <__mcmp+0x2a>
	...

08007048 <__mdiff>:
 8007048:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800704c:	4689      	mov	r9, r1
 800704e:	4606      	mov	r6, r0
 8007050:	4611      	mov	r1, r2
 8007052:	4648      	mov	r0, r9
 8007054:	4614      	mov	r4, r2
 8007056:	f7ff ffdb 	bl	8007010 <__mcmp>
 800705a:	1e05      	subs	r5, r0, #0
 800705c:	d112      	bne.n	8007084 <__mdiff+0x3c>
 800705e:	4629      	mov	r1, r5
 8007060:	4630      	mov	r0, r6
 8007062:	f7ff fd63 	bl	8006b2c <_Balloc>
 8007066:	4602      	mov	r2, r0
 8007068:	b928      	cbnz	r0, 8007076 <__mdiff+0x2e>
 800706a:	f240 2137 	movw	r1, #567	@ 0x237
 800706e:	4b3e      	ldr	r3, [pc, #248]	@ (8007168 <__mdiff+0x120>)
 8007070:	483e      	ldr	r0, [pc, #248]	@ (800716c <__mdiff+0x124>)
 8007072:	f7fe fde3 	bl	8005c3c <__assert_func>
 8007076:	2301      	movs	r3, #1
 8007078:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800707c:	4610      	mov	r0, r2
 800707e:	b003      	add	sp, #12
 8007080:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007084:	bfbc      	itt	lt
 8007086:	464b      	movlt	r3, r9
 8007088:	46a1      	movlt	r9, r4
 800708a:	4630      	mov	r0, r6
 800708c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007090:	bfba      	itte	lt
 8007092:	461c      	movlt	r4, r3
 8007094:	2501      	movlt	r5, #1
 8007096:	2500      	movge	r5, #0
 8007098:	f7ff fd48 	bl	8006b2c <_Balloc>
 800709c:	4602      	mov	r2, r0
 800709e:	b918      	cbnz	r0, 80070a8 <__mdiff+0x60>
 80070a0:	f240 2145 	movw	r1, #581	@ 0x245
 80070a4:	4b30      	ldr	r3, [pc, #192]	@ (8007168 <__mdiff+0x120>)
 80070a6:	e7e3      	b.n	8007070 <__mdiff+0x28>
 80070a8:	f100 0b14 	add.w	fp, r0, #20
 80070ac:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80070b0:	f109 0310 	add.w	r3, r9, #16
 80070b4:	60c5      	str	r5, [r0, #12]
 80070b6:	f04f 0c00 	mov.w	ip, #0
 80070ba:	f109 0514 	add.w	r5, r9, #20
 80070be:	46d9      	mov	r9, fp
 80070c0:	6926      	ldr	r6, [r4, #16]
 80070c2:	f104 0e14 	add.w	lr, r4, #20
 80070c6:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80070ca:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80070ce:	9301      	str	r3, [sp, #4]
 80070d0:	9b01      	ldr	r3, [sp, #4]
 80070d2:	f85e 0b04 	ldr.w	r0, [lr], #4
 80070d6:	f853 af04 	ldr.w	sl, [r3, #4]!
 80070da:	b281      	uxth	r1, r0
 80070dc:	9301      	str	r3, [sp, #4]
 80070de:	fa1f f38a 	uxth.w	r3, sl
 80070e2:	1a5b      	subs	r3, r3, r1
 80070e4:	0c00      	lsrs	r0, r0, #16
 80070e6:	4463      	add	r3, ip
 80070e8:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80070ec:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80070f0:	b29b      	uxth	r3, r3
 80070f2:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80070f6:	4576      	cmp	r6, lr
 80070f8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80070fc:	f849 3b04 	str.w	r3, [r9], #4
 8007100:	d8e6      	bhi.n	80070d0 <__mdiff+0x88>
 8007102:	1b33      	subs	r3, r6, r4
 8007104:	3b15      	subs	r3, #21
 8007106:	f023 0303 	bic.w	r3, r3, #3
 800710a:	3415      	adds	r4, #21
 800710c:	3304      	adds	r3, #4
 800710e:	42a6      	cmp	r6, r4
 8007110:	bf38      	it	cc
 8007112:	2304      	movcc	r3, #4
 8007114:	441d      	add	r5, r3
 8007116:	445b      	add	r3, fp
 8007118:	461e      	mov	r6, r3
 800711a:	462c      	mov	r4, r5
 800711c:	4544      	cmp	r4, r8
 800711e:	d30e      	bcc.n	800713e <__mdiff+0xf6>
 8007120:	f108 0103 	add.w	r1, r8, #3
 8007124:	1b49      	subs	r1, r1, r5
 8007126:	f021 0103 	bic.w	r1, r1, #3
 800712a:	3d03      	subs	r5, #3
 800712c:	45a8      	cmp	r8, r5
 800712e:	bf38      	it	cc
 8007130:	2100      	movcc	r1, #0
 8007132:	440b      	add	r3, r1
 8007134:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007138:	b199      	cbz	r1, 8007162 <__mdiff+0x11a>
 800713a:	6117      	str	r7, [r2, #16]
 800713c:	e79e      	b.n	800707c <__mdiff+0x34>
 800713e:	46e6      	mov	lr, ip
 8007140:	f854 1b04 	ldr.w	r1, [r4], #4
 8007144:	fa1f fc81 	uxth.w	ip, r1
 8007148:	44f4      	add	ip, lr
 800714a:	0c08      	lsrs	r0, r1, #16
 800714c:	4471      	add	r1, lr
 800714e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8007152:	b289      	uxth	r1, r1
 8007154:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007158:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800715c:	f846 1b04 	str.w	r1, [r6], #4
 8007160:	e7dc      	b.n	800711c <__mdiff+0xd4>
 8007162:	3f01      	subs	r7, #1
 8007164:	e7e6      	b.n	8007134 <__mdiff+0xec>
 8007166:	bf00      	nop
 8007168:	080098e6 	.word	0x080098e6
 800716c:	080098f7 	.word	0x080098f7

08007170 <__d2b>:
 8007170:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8007174:	2101      	movs	r1, #1
 8007176:	4690      	mov	r8, r2
 8007178:	4699      	mov	r9, r3
 800717a:	9e08      	ldr	r6, [sp, #32]
 800717c:	f7ff fcd6 	bl	8006b2c <_Balloc>
 8007180:	4604      	mov	r4, r0
 8007182:	b930      	cbnz	r0, 8007192 <__d2b+0x22>
 8007184:	4602      	mov	r2, r0
 8007186:	f240 310f 	movw	r1, #783	@ 0x30f
 800718a:	4b23      	ldr	r3, [pc, #140]	@ (8007218 <__d2b+0xa8>)
 800718c:	4823      	ldr	r0, [pc, #140]	@ (800721c <__d2b+0xac>)
 800718e:	f7fe fd55 	bl	8005c3c <__assert_func>
 8007192:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007196:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800719a:	b10d      	cbz	r5, 80071a0 <__d2b+0x30>
 800719c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80071a0:	9301      	str	r3, [sp, #4]
 80071a2:	f1b8 0300 	subs.w	r3, r8, #0
 80071a6:	d024      	beq.n	80071f2 <__d2b+0x82>
 80071a8:	4668      	mov	r0, sp
 80071aa:	9300      	str	r3, [sp, #0]
 80071ac:	f7ff fd85 	bl	8006cba <__lo0bits>
 80071b0:	e9dd 1200 	ldrd	r1, r2, [sp]
 80071b4:	b1d8      	cbz	r0, 80071ee <__d2b+0x7e>
 80071b6:	f1c0 0320 	rsb	r3, r0, #32
 80071ba:	fa02 f303 	lsl.w	r3, r2, r3
 80071be:	430b      	orrs	r3, r1
 80071c0:	40c2      	lsrs	r2, r0
 80071c2:	6163      	str	r3, [r4, #20]
 80071c4:	9201      	str	r2, [sp, #4]
 80071c6:	9b01      	ldr	r3, [sp, #4]
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	bf0c      	ite	eq
 80071cc:	2201      	moveq	r2, #1
 80071ce:	2202      	movne	r2, #2
 80071d0:	61a3      	str	r3, [r4, #24]
 80071d2:	6122      	str	r2, [r4, #16]
 80071d4:	b1ad      	cbz	r5, 8007202 <__d2b+0x92>
 80071d6:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80071da:	4405      	add	r5, r0
 80071dc:	6035      	str	r5, [r6, #0]
 80071de:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80071e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80071e4:	6018      	str	r0, [r3, #0]
 80071e6:	4620      	mov	r0, r4
 80071e8:	b002      	add	sp, #8
 80071ea:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 80071ee:	6161      	str	r1, [r4, #20]
 80071f0:	e7e9      	b.n	80071c6 <__d2b+0x56>
 80071f2:	a801      	add	r0, sp, #4
 80071f4:	f7ff fd61 	bl	8006cba <__lo0bits>
 80071f8:	9b01      	ldr	r3, [sp, #4]
 80071fa:	2201      	movs	r2, #1
 80071fc:	6163      	str	r3, [r4, #20]
 80071fe:	3020      	adds	r0, #32
 8007200:	e7e7      	b.n	80071d2 <__d2b+0x62>
 8007202:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8007206:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800720a:	6030      	str	r0, [r6, #0]
 800720c:	6918      	ldr	r0, [r3, #16]
 800720e:	f7ff fd35 	bl	8006c7c <__hi0bits>
 8007212:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007216:	e7e4      	b.n	80071e2 <__d2b+0x72>
 8007218:	080098e6 	.word	0x080098e6
 800721c:	080098f7 	.word	0x080098f7

08007220 <__ssputs_r>:
 8007220:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007224:	461f      	mov	r7, r3
 8007226:	688e      	ldr	r6, [r1, #8]
 8007228:	4682      	mov	sl, r0
 800722a:	42be      	cmp	r6, r7
 800722c:	460c      	mov	r4, r1
 800722e:	4690      	mov	r8, r2
 8007230:	680b      	ldr	r3, [r1, #0]
 8007232:	d82d      	bhi.n	8007290 <__ssputs_r+0x70>
 8007234:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007238:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800723c:	d026      	beq.n	800728c <__ssputs_r+0x6c>
 800723e:	6965      	ldr	r5, [r4, #20]
 8007240:	6909      	ldr	r1, [r1, #16]
 8007242:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007246:	eba3 0901 	sub.w	r9, r3, r1
 800724a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800724e:	1c7b      	adds	r3, r7, #1
 8007250:	444b      	add	r3, r9
 8007252:	106d      	asrs	r5, r5, #1
 8007254:	429d      	cmp	r5, r3
 8007256:	bf38      	it	cc
 8007258:	461d      	movcc	r5, r3
 800725a:	0553      	lsls	r3, r2, #21
 800725c:	d527      	bpl.n	80072ae <__ssputs_r+0x8e>
 800725e:	4629      	mov	r1, r5
 8007260:	f7ff fbd8 	bl	8006a14 <_malloc_r>
 8007264:	4606      	mov	r6, r0
 8007266:	b360      	cbz	r0, 80072c2 <__ssputs_r+0xa2>
 8007268:	464a      	mov	r2, r9
 800726a:	6921      	ldr	r1, [r4, #16]
 800726c:	f000 fa14 	bl	8007698 <memcpy>
 8007270:	89a3      	ldrh	r3, [r4, #12]
 8007272:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007276:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800727a:	81a3      	strh	r3, [r4, #12]
 800727c:	6126      	str	r6, [r4, #16]
 800727e:	444e      	add	r6, r9
 8007280:	6026      	str	r6, [r4, #0]
 8007282:	463e      	mov	r6, r7
 8007284:	6165      	str	r5, [r4, #20]
 8007286:	eba5 0509 	sub.w	r5, r5, r9
 800728a:	60a5      	str	r5, [r4, #8]
 800728c:	42be      	cmp	r6, r7
 800728e:	d900      	bls.n	8007292 <__ssputs_r+0x72>
 8007290:	463e      	mov	r6, r7
 8007292:	4632      	mov	r2, r6
 8007294:	4641      	mov	r1, r8
 8007296:	6820      	ldr	r0, [r4, #0]
 8007298:	f000 f9d4 	bl	8007644 <memmove>
 800729c:	2000      	movs	r0, #0
 800729e:	68a3      	ldr	r3, [r4, #8]
 80072a0:	1b9b      	subs	r3, r3, r6
 80072a2:	60a3      	str	r3, [r4, #8]
 80072a4:	6823      	ldr	r3, [r4, #0]
 80072a6:	4433      	add	r3, r6
 80072a8:	6023      	str	r3, [r4, #0]
 80072aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80072ae:	462a      	mov	r2, r5
 80072b0:	f000 fa2d 	bl	800770e <_realloc_r>
 80072b4:	4606      	mov	r6, r0
 80072b6:	2800      	cmp	r0, #0
 80072b8:	d1e0      	bne.n	800727c <__ssputs_r+0x5c>
 80072ba:	4650      	mov	r0, sl
 80072bc:	6921      	ldr	r1, [r4, #16]
 80072be:	f7ff fb37 	bl	8006930 <_free_r>
 80072c2:	230c      	movs	r3, #12
 80072c4:	f8ca 3000 	str.w	r3, [sl]
 80072c8:	89a3      	ldrh	r3, [r4, #12]
 80072ca:	f04f 30ff 	mov.w	r0, #4294967295
 80072ce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80072d2:	81a3      	strh	r3, [r4, #12]
 80072d4:	e7e9      	b.n	80072aa <__ssputs_r+0x8a>
	...

080072d8 <_svfiprintf_r>:
 80072d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072dc:	4698      	mov	r8, r3
 80072de:	898b      	ldrh	r3, [r1, #12]
 80072e0:	4607      	mov	r7, r0
 80072e2:	061b      	lsls	r3, r3, #24
 80072e4:	460d      	mov	r5, r1
 80072e6:	4614      	mov	r4, r2
 80072e8:	b09d      	sub	sp, #116	@ 0x74
 80072ea:	d510      	bpl.n	800730e <_svfiprintf_r+0x36>
 80072ec:	690b      	ldr	r3, [r1, #16]
 80072ee:	b973      	cbnz	r3, 800730e <_svfiprintf_r+0x36>
 80072f0:	2140      	movs	r1, #64	@ 0x40
 80072f2:	f7ff fb8f 	bl	8006a14 <_malloc_r>
 80072f6:	6028      	str	r0, [r5, #0]
 80072f8:	6128      	str	r0, [r5, #16]
 80072fa:	b930      	cbnz	r0, 800730a <_svfiprintf_r+0x32>
 80072fc:	230c      	movs	r3, #12
 80072fe:	603b      	str	r3, [r7, #0]
 8007300:	f04f 30ff 	mov.w	r0, #4294967295
 8007304:	b01d      	add	sp, #116	@ 0x74
 8007306:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800730a:	2340      	movs	r3, #64	@ 0x40
 800730c:	616b      	str	r3, [r5, #20]
 800730e:	2300      	movs	r3, #0
 8007310:	9309      	str	r3, [sp, #36]	@ 0x24
 8007312:	2320      	movs	r3, #32
 8007314:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007318:	2330      	movs	r3, #48	@ 0x30
 800731a:	f04f 0901 	mov.w	r9, #1
 800731e:	f8cd 800c 	str.w	r8, [sp, #12]
 8007322:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 80074bc <_svfiprintf_r+0x1e4>
 8007326:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800732a:	4623      	mov	r3, r4
 800732c:	469a      	mov	sl, r3
 800732e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007332:	b10a      	cbz	r2, 8007338 <_svfiprintf_r+0x60>
 8007334:	2a25      	cmp	r2, #37	@ 0x25
 8007336:	d1f9      	bne.n	800732c <_svfiprintf_r+0x54>
 8007338:	ebba 0b04 	subs.w	fp, sl, r4
 800733c:	d00b      	beq.n	8007356 <_svfiprintf_r+0x7e>
 800733e:	465b      	mov	r3, fp
 8007340:	4622      	mov	r2, r4
 8007342:	4629      	mov	r1, r5
 8007344:	4638      	mov	r0, r7
 8007346:	f7ff ff6b 	bl	8007220 <__ssputs_r>
 800734a:	3001      	adds	r0, #1
 800734c:	f000 80a7 	beq.w	800749e <_svfiprintf_r+0x1c6>
 8007350:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007352:	445a      	add	r2, fp
 8007354:	9209      	str	r2, [sp, #36]	@ 0x24
 8007356:	f89a 3000 	ldrb.w	r3, [sl]
 800735a:	2b00      	cmp	r3, #0
 800735c:	f000 809f 	beq.w	800749e <_svfiprintf_r+0x1c6>
 8007360:	2300      	movs	r3, #0
 8007362:	f04f 32ff 	mov.w	r2, #4294967295
 8007366:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800736a:	f10a 0a01 	add.w	sl, sl, #1
 800736e:	9304      	str	r3, [sp, #16]
 8007370:	9307      	str	r3, [sp, #28]
 8007372:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007376:	931a      	str	r3, [sp, #104]	@ 0x68
 8007378:	4654      	mov	r4, sl
 800737a:	2205      	movs	r2, #5
 800737c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007380:	484e      	ldr	r0, [pc, #312]	@ (80074bc <_svfiprintf_r+0x1e4>)
 8007382:	f7fe fc4c 	bl	8005c1e <memchr>
 8007386:	9a04      	ldr	r2, [sp, #16]
 8007388:	b9d8      	cbnz	r0, 80073c2 <_svfiprintf_r+0xea>
 800738a:	06d0      	lsls	r0, r2, #27
 800738c:	bf44      	itt	mi
 800738e:	2320      	movmi	r3, #32
 8007390:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007394:	0711      	lsls	r1, r2, #28
 8007396:	bf44      	itt	mi
 8007398:	232b      	movmi	r3, #43	@ 0x2b
 800739a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800739e:	f89a 3000 	ldrb.w	r3, [sl]
 80073a2:	2b2a      	cmp	r3, #42	@ 0x2a
 80073a4:	d015      	beq.n	80073d2 <_svfiprintf_r+0xfa>
 80073a6:	4654      	mov	r4, sl
 80073a8:	2000      	movs	r0, #0
 80073aa:	f04f 0c0a 	mov.w	ip, #10
 80073ae:	9a07      	ldr	r2, [sp, #28]
 80073b0:	4621      	mov	r1, r4
 80073b2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80073b6:	3b30      	subs	r3, #48	@ 0x30
 80073b8:	2b09      	cmp	r3, #9
 80073ba:	d94b      	bls.n	8007454 <_svfiprintf_r+0x17c>
 80073bc:	b1b0      	cbz	r0, 80073ec <_svfiprintf_r+0x114>
 80073be:	9207      	str	r2, [sp, #28]
 80073c0:	e014      	b.n	80073ec <_svfiprintf_r+0x114>
 80073c2:	eba0 0308 	sub.w	r3, r0, r8
 80073c6:	fa09 f303 	lsl.w	r3, r9, r3
 80073ca:	4313      	orrs	r3, r2
 80073cc:	46a2      	mov	sl, r4
 80073ce:	9304      	str	r3, [sp, #16]
 80073d0:	e7d2      	b.n	8007378 <_svfiprintf_r+0xa0>
 80073d2:	9b03      	ldr	r3, [sp, #12]
 80073d4:	1d19      	adds	r1, r3, #4
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	9103      	str	r1, [sp, #12]
 80073da:	2b00      	cmp	r3, #0
 80073dc:	bfbb      	ittet	lt
 80073de:	425b      	neglt	r3, r3
 80073e0:	f042 0202 	orrlt.w	r2, r2, #2
 80073e4:	9307      	strge	r3, [sp, #28]
 80073e6:	9307      	strlt	r3, [sp, #28]
 80073e8:	bfb8      	it	lt
 80073ea:	9204      	strlt	r2, [sp, #16]
 80073ec:	7823      	ldrb	r3, [r4, #0]
 80073ee:	2b2e      	cmp	r3, #46	@ 0x2e
 80073f0:	d10a      	bne.n	8007408 <_svfiprintf_r+0x130>
 80073f2:	7863      	ldrb	r3, [r4, #1]
 80073f4:	2b2a      	cmp	r3, #42	@ 0x2a
 80073f6:	d132      	bne.n	800745e <_svfiprintf_r+0x186>
 80073f8:	9b03      	ldr	r3, [sp, #12]
 80073fa:	3402      	adds	r4, #2
 80073fc:	1d1a      	adds	r2, r3, #4
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	9203      	str	r2, [sp, #12]
 8007402:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007406:	9305      	str	r3, [sp, #20]
 8007408:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 80074c0 <_svfiprintf_r+0x1e8>
 800740c:	2203      	movs	r2, #3
 800740e:	4650      	mov	r0, sl
 8007410:	7821      	ldrb	r1, [r4, #0]
 8007412:	f7fe fc04 	bl	8005c1e <memchr>
 8007416:	b138      	cbz	r0, 8007428 <_svfiprintf_r+0x150>
 8007418:	2240      	movs	r2, #64	@ 0x40
 800741a:	9b04      	ldr	r3, [sp, #16]
 800741c:	eba0 000a 	sub.w	r0, r0, sl
 8007420:	4082      	lsls	r2, r0
 8007422:	4313      	orrs	r3, r2
 8007424:	3401      	adds	r4, #1
 8007426:	9304      	str	r3, [sp, #16]
 8007428:	f814 1b01 	ldrb.w	r1, [r4], #1
 800742c:	2206      	movs	r2, #6
 800742e:	4825      	ldr	r0, [pc, #148]	@ (80074c4 <_svfiprintf_r+0x1ec>)
 8007430:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007434:	f7fe fbf3 	bl	8005c1e <memchr>
 8007438:	2800      	cmp	r0, #0
 800743a:	d036      	beq.n	80074aa <_svfiprintf_r+0x1d2>
 800743c:	4b22      	ldr	r3, [pc, #136]	@ (80074c8 <_svfiprintf_r+0x1f0>)
 800743e:	bb1b      	cbnz	r3, 8007488 <_svfiprintf_r+0x1b0>
 8007440:	9b03      	ldr	r3, [sp, #12]
 8007442:	3307      	adds	r3, #7
 8007444:	f023 0307 	bic.w	r3, r3, #7
 8007448:	3308      	adds	r3, #8
 800744a:	9303      	str	r3, [sp, #12]
 800744c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800744e:	4433      	add	r3, r6
 8007450:	9309      	str	r3, [sp, #36]	@ 0x24
 8007452:	e76a      	b.n	800732a <_svfiprintf_r+0x52>
 8007454:	460c      	mov	r4, r1
 8007456:	2001      	movs	r0, #1
 8007458:	fb0c 3202 	mla	r2, ip, r2, r3
 800745c:	e7a8      	b.n	80073b0 <_svfiprintf_r+0xd8>
 800745e:	2300      	movs	r3, #0
 8007460:	f04f 0c0a 	mov.w	ip, #10
 8007464:	4619      	mov	r1, r3
 8007466:	3401      	adds	r4, #1
 8007468:	9305      	str	r3, [sp, #20]
 800746a:	4620      	mov	r0, r4
 800746c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007470:	3a30      	subs	r2, #48	@ 0x30
 8007472:	2a09      	cmp	r2, #9
 8007474:	d903      	bls.n	800747e <_svfiprintf_r+0x1a6>
 8007476:	2b00      	cmp	r3, #0
 8007478:	d0c6      	beq.n	8007408 <_svfiprintf_r+0x130>
 800747a:	9105      	str	r1, [sp, #20]
 800747c:	e7c4      	b.n	8007408 <_svfiprintf_r+0x130>
 800747e:	4604      	mov	r4, r0
 8007480:	2301      	movs	r3, #1
 8007482:	fb0c 2101 	mla	r1, ip, r1, r2
 8007486:	e7f0      	b.n	800746a <_svfiprintf_r+0x192>
 8007488:	ab03      	add	r3, sp, #12
 800748a:	9300      	str	r3, [sp, #0]
 800748c:	462a      	mov	r2, r5
 800748e:	4638      	mov	r0, r7
 8007490:	4b0e      	ldr	r3, [pc, #56]	@ (80074cc <_svfiprintf_r+0x1f4>)
 8007492:	a904      	add	r1, sp, #16
 8007494:	f7fd fe60 	bl	8005158 <_printf_float>
 8007498:	1c42      	adds	r2, r0, #1
 800749a:	4606      	mov	r6, r0
 800749c:	d1d6      	bne.n	800744c <_svfiprintf_r+0x174>
 800749e:	89ab      	ldrh	r3, [r5, #12]
 80074a0:	065b      	lsls	r3, r3, #25
 80074a2:	f53f af2d 	bmi.w	8007300 <_svfiprintf_r+0x28>
 80074a6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80074a8:	e72c      	b.n	8007304 <_svfiprintf_r+0x2c>
 80074aa:	ab03      	add	r3, sp, #12
 80074ac:	9300      	str	r3, [sp, #0]
 80074ae:	462a      	mov	r2, r5
 80074b0:	4638      	mov	r0, r7
 80074b2:	4b06      	ldr	r3, [pc, #24]	@ (80074cc <_svfiprintf_r+0x1f4>)
 80074b4:	a904      	add	r1, sp, #16
 80074b6:	f7fe f8ed 	bl	8005694 <_printf_i>
 80074ba:	e7ed      	b.n	8007498 <_svfiprintf_r+0x1c0>
 80074bc:	08009950 	.word	0x08009950
 80074c0:	08009956 	.word	0x08009956
 80074c4:	0800995a 	.word	0x0800995a
 80074c8:	08005159 	.word	0x08005159
 80074cc:	08007221 	.word	0x08007221

080074d0 <__sflush_r>:
 80074d0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80074d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80074d6:	0716      	lsls	r6, r2, #28
 80074d8:	4605      	mov	r5, r0
 80074da:	460c      	mov	r4, r1
 80074dc:	d454      	bmi.n	8007588 <__sflush_r+0xb8>
 80074de:	684b      	ldr	r3, [r1, #4]
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	dc02      	bgt.n	80074ea <__sflush_r+0x1a>
 80074e4:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	dd48      	ble.n	800757c <__sflush_r+0xac>
 80074ea:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80074ec:	2e00      	cmp	r6, #0
 80074ee:	d045      	beq.n	800757c <__sflush_r+0xac>
 80074f0:	2300      	movs	r3, #0
 80074f2:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80074f6:	682f      	ldr	r7, [r5, #0]
 80074f8:	6a21      	ldr	r1, [r4, #32]
 80074fa:	602b      	str	r3, [r5, #0]
 80074fc:	d030      	beq.n	8007560 <__sflush_r+0x90>
 80074fe:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007500:	89a3      	ldrh	r3, [r4, #12]
 8007502:	0759      	lsls	r1, r3, #29
 8007504:	d505      	bpl.n	8007512 <__sflush_r+0x42>
 8007506:	6863      	ldr	r3, [r4, #4]
 8007508:	1ad2      	subs	r2, r2, r3
 800750a:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800750c:	b10b      	cbz	r3, 8007512 <__sflush_r+0x42>
 800750e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007510:	1ad2      	subs	r2, r2, r3
 8007512:	2300      	movs	r3, #0
 8007514:	4628      	mov	r0, r5
 8007516:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007518:	6a21      	ldr	r1, [r4, #32]
 800751a:	47b0      	blx	r6
 800751c:	1c43      	adds	r3, r0, #1
 800751e:	89a3      	ldrh	r3, [r4, #12]
 8007520:	d106      	bne.n	8007530 <__sflush_r+0x60>
 8007522:	6829      	ldr	r1, [r5, #0]
 8007524:	291d      	cmp	r1, #29
 8007526:	d82b      	bhi.n	8007580 <__sflush_r+0xb0>
 8007528:	4a28      	ldr	r2, [pc, #160]	@ (80075cc <__sflush_r+0xfc>)
 800752a:	40ca      	lsrs	r2, r1
 800752c:	07d6      	lsls	r6, r2, #31
 800752e:	d527      	bpl.n	8007580 <__sflush_r+0xb0>
 8007530:	2200      	movs	r2, #0
 8007532:	6062      	str	r2, [r4, #4]
 8007534:	6922      	ldr	r2, [r4, #16]
 8007536:	04d9      	lsls	r1, r3, #19
 8007538:	6022      	str	r2, [r4, #0]
 800753a:	d504      	bpl.n	8007546 <__sflush_r+0x76>
 800753c:	1c42      	adds	r2, r0, #1
 800753e:	d101      	bne.n	8007544 <__sflush_r+0x74>
 8007540:	682b      	ldr	r3, [r5, #0]
 8007542:	b903      	cbnz	r3, 8007546 <__sflush_r+0x76>
 8007544:	6560      	str	r0, [r4, #84]	@ 0x54
 8007546:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007548:	602f      	str	r7, [r5, #0]
 800754a:	b1b9      	cbz	r1, 800757c <__sflush_r+0xac>
 800754c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007550:	4299      	cmp	r1, r3
 8007552:	d002      	beq.n	800755a <__sflush_r+0x8a>
 8007554:	4628      	mov	r0, r5
 8007556:	f7ff f9eb 	bl	8006930 <_free_r>
 800755a:	2300      	movs	r3, #0
 800755c:	6363      	str	r3, [r4, #52]	@ 0x34
 800755e:	e00d      	b.n	800757c <__sflush_r+0xac>
 8007560:	2301      	movs	r3, #1
 8007562:	4628      	mov	r0, r5
 8007564:	47b0      	blx	r6
 8007566:	4602      	mov	r2, r0
 8007568:	1c50      	adds	r0, r2, #1
 800756a:	d1c9      	bne.n	8007500 <__sflush_r+0x30>
 800756c:	682b      	ldr	r3, [r5, #0]
 800756e:	2b00      	cmp	r3, #0
 8007570:	d0c6      	beq.n	8007500 <__sflush_r+0x30>
 8007572:	2b1d      	cmp	r3, #29
 8007574:	d001      	beq.n	800757a <__sflush_r+0xaa>
 8007576:	2b16      	cmp	r3, #22
 8007578:	d11d      	bne.n	80075b6 <__sflush_r+0xe6>
 800757a:	602f      	str	r7, [r5, #0]
 800757c:	2000      	movs	r0, #0
 800757e:	e021      	b.n	80075c4 <__sflush_r+0xf4>
 8007580:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007584:	b21b      	sxth	r3, r3
 8007586:	e01a      	b.n	80075be <__sflush_r+0xee>
 8007588:	690f      	ldr	r7, [r1, #16]
 800758a:	2f00      	cmp	r7, #0
 800758c:	d0f6      	beq.n	800757c <__sflush_r+0xac>
 800758e:	0793      	lsls	r3, r2, #30
 8007590:	bf18      	it	ne
 8007592:	2300      	movne	r3, #0
 8007594:	680e      	ldr	r6, [r1, #0]
 8007596:	bf08      	it	eq
 8007598:	694b      	ldreq	r3, [r1, #20]
 800759a:	1bf6      	subs	r6, r6, r7
 800759c:	600f      	str	r7, [r1, #0]
 800759e:	608b      	str	r3, [r1, #8]
 80075a0:	2e00      	cmp	r6, #0
 80075a2:	ddeb      	ble.n	800757c <__sflush_r+0xac>
 80075a4:	4633      	mov	r3, r6
 80075a6:	463a      	mov	r2, r7
 80075a8:	4628      	mov	r0, r5
 80075aa:	6a21      	ldr	r1, [r4, #32]
 80075ac:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 80075b0:	47e0      	blx	ip
 80075b2:	2800      	cmp	r0, #0
 80075b4:	dc07      	bgt.n	80075c6 <__sflush_r+0xf6>
 80075b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80075ba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80075be:	f04f 30ff 	mov.w	r0, #4294967295
 80075c2:	81a3      	strh	r3, [r4, #12]
 80075c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80075c6:	4407      	add	r7, r0
 80075c8:	1a36      	subs	r6, r6, r0
 80075ca:	e7e9      	b.n	80075a0 <__sflush_r+0xd0>
 80075cc:	20400001 	.word	0x20400001

080075d0 <_fflush_r>:
 80075d0:	b538      	push	{r3, r4, r5, lr}
 80075d2:	690b      	ldr	r3, [r1, #16]
 80075d4:	4605      	mov	r5, r0
 80075d6:	460c      	mov	r4, r1
 80075d8:	b913      	cbnz	r3, 80075e0 <_fflush_r+0x10>
 80075da:	2500      	movs	r5, #0
 80075dc:	4628      	mov	r0, r5
 80075de:	bd38      	pop	{r3, r4, r5, pc}
 80075e0:	b118      	cbz	r0, 80075ea <_fflush_r+0x1a>
 80075e2:	6a03      	ldr	r3, [r0, #32]
 80075e4:	b90b      	cbnz	r3, 80075ea <_fflush_r+0x1a>
 80075e6:	f7fe f9ff 	bl	80059e8 <__sinit>
 80075ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	d0f3      	beq.n	80075da <_fflush_r+0xa>
 80075f2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80075f4:	07d0      	lsls	r0, r2, #31
 80075f6:	d404      	bmi.n	8007602 <_fflush_r+0x32>
 80075f8:	0599      	lsls	r1, r3, #22
 80075fa:	d402      	bmi.n	8007602 <_fflush_r+0x32>
 80075fc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80075fe:	f7fe fb0c 	bl	8005c1a <__retarget_lock_acquire_recursive>
 8007602:	4628      	mov	r0, r5
 8007604:	4621      	mov	r1, r4
 8007606:	f7ff ff63 	bl	80074d0 <__sflush_r>
 800760a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800760c:	4605      	mov	r5, r0
 800760e:	07da      	lsls	r2, r3, #31
 8007610:	d4e4      	bmi.n	80075dc <_fflush_r+0xc>
 8007612:	89a3      	ldrh	r3, [r4, #12]
 8007614:	059b      	lsls	r3, r3, #22
 8007616:	d4e1      	bmi.n	80075dc <_fflush_r+0xc>
 8007618:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800761a:	f7fe faff 	bl	8005c1c <__retarget_lock_release_recursive>
 800761e:	e7dd      	b.n	80075dc <_fflush_r+0xc>

08007620 <fiprintf>:
 8007620:	b40e      	push	{r1, r2, r3}
 8007622:	b503      	push	{r0, r1, lr}
 8007624:	4601      	mov	r1, r0
 8007626:	ab03      	add	r3, sp, #12
 8007628:	4805      	ldr	r0, [pc, #20]	@ (8007640 <fiprintf+0x20>)
 800762a:	f853 2b04 	ldr.w	r2, [r3], #4
 800762e:	6800      	ldr	r0, [r0, #0]
 8007630:	9301      	str	r3, [sp, #4]
 8007632:	f000 f8cf 	bl	80077d4 <_vfiprintf_r>
 8007636:	b002      	add	sp, #8
 8007638:	f85d eb04 	ldr.w	lr, [sp], #4
 800763c:	b003      	add	sp, #12
 800763e:	4770      	bx	lr
 8007640:	2000002c 	.word	0x2000002c

08007644 <memmove>:
 8007644:	4288      	cmp	r0, r1
 8007646:	b510      	push	{r4, lr}
 8007648:	eb01 0402 	add.w	r4, r1, r2
 800764c:	d902      	bls.n	8007654 <memmove+0x10>
 800764e:	4284      	cmp	r4, r0
 8007650:	4623      	mov	r3, r4
 8007652:	d807      	bhi.n	8007664 <memmove+0x20>
 8007654:	1e43      	subs	r3, r0, #1
 8007656:	42a1      	cmp	r1, r4
 8007658:	d008      	beq.n	800766c <memmove+0x28>
 800765a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800765e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007662:	e7f8      	b.n	8007656 <memmove+0x12>
 8007664:	4601      	mov	r1, r0
 8007666:	4402      	add	r2, r0
 8007668:	428a      	cmp	r2, r1
 800766a:	d100      	bne.n	800766e <memmove+0x2a>
 800766c:	bd10      	pop	{r4, pc}
 800766e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007672:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007676:	e7f7      	b.n	8007668 <memmove+0x24>

08007678 <_sbrk_r>:
 8007678:	b538      	push	{r3, r4, r5, lr}
 800767a:	2300      	movs	r3, #0
 800767c:	4d05      	ldr	r5, [pc, #20]	@ (8007694 <_sbrk_r+0x1c>)
 800767e:	4604      	mov	r4, r0
 8007680:	4608      	mov	r0, r1
 8007682:	602b      	str	r3, [r5, #0]
 8007684:	f7fa f964 	bl	8001950 <_sbrk>
 8007688:	1c43      	adds	r3, r0, #1
 800768a:	d102      	bne.n	8007692 <_sbrk_r+0x1a>
 800768c:	682b      	ldr	r3, [r5, #0]
 800768e:	b103      	cbz	r3, 8007692 <_sbrk_r+0x1a>
 8007690:	6023      	str	r3, [r4, #0]
 8007692:	bd38      	pop	{r3, r4, r5, pc}
 8007694:	20001470 	.word	0x20001470

08007698 <memcpy>:
 8007698:	440a      	add	r2, r1
 800769a:	4291      	cmp	r1, r2
 800769c:	f100 33ff 	add.w	r3, r0, #4294967295
 80076a0:	d100      	bne.n	80076a4 <memcpy+0xc>
 80076a2:	4770      	bx	lr
 80076a4:	b510      	push	{r4, lr}
 80076a6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80076aa:	4291      	cmp	r1, r2
 80076ac:	f803 4f01 	strb.w	r4, [r3, #1]!
 80076b0:	d1f9      	bne.n	80076a6 <memcpy+0xe>
 80076b2:	bd10      	pop	{r4, pc}

080076b4 <abort>:
 80076b4:	2006      	movs	r0, #6
 80076b6:	b508      	push	{r3, lr}
 80076b8:	f000 fa60 	bl	8007b7c <raise>
 80076bc:	2001      	movs	r0, #1
 80076be:	f7fa f8d2 	bl	8001866 <_exit>

080076c2 <_calloc_r>:
 80076c2:	b570      	push	{r4, r5, r6, lr}
 80076c4:	fba1 5402 	umull	r5, r4, r1, r2
 80076c8:	b934      	cbnz	r4, 80076d8 <_calloc_r+0x16>
 80076ca:	4629      	mov	r1, r5
 80076cc:	f7ff f9a2 	bl	8006a14 <_malloc_r>
 80076d0:	4606      	mov	r6, r0
 80076d2:	b928      	cbnz	r0, 80076e0 <_calloc_r+0x1e>
 80076d4:	4630      	mov	r0, r6
 80076d6:	bd70      	pop	{r4, r5, r6, pc}
 80076d8:	220c      	movs	r2, #12
 80076da:	2600      	movs	r6, #0
 80076dc:	6002      	str	r2, [r0, #0]
 80076de:	e7f9      	b.n	80076d4 <_calloc_r+0x12>
 80076e0:	462a      	mov	r2, r5
 80076e2:	4621      	mov	r1, r4
 80076e4:	f7fe fa1b 	bl	8005b1e <memset>
 80076e8:	e7f4      	b.n	80076d4 <_calloc_r+0x12>

080076ea <__ascii_mbtowc>:
 80076ea:	b082      	sub	sp, #8
 80076ec:	b901      	cbnz	r1, 80076f0 <__ascii_mbtowc+0x6>
 80076ee:	a901      	add	r1, sp, #4
 80076f0:	b142      	cbz	r2, 8007704 <__ascii_mbtowc+0x1a>
 80076f2:	b14b      	cbz	r3, 8007708 <__ascii_mbtowc+0x1e>
 80076f4:	7813      	ldrb	r3, [r2, #0]
 80076f6:	600b      	str	r3, [r1, #0]
 80076f8:	7812      	ldrb	r2, [r2, #0]
 80076fa:	1e10      	subs	r0, r2, #0
 80076fc:	bf18      	it	ne
 80076fe:	2001      	movne	r0, #1
 8007700:	b002      	add	sp, #8
 8007702:	4770      	bx	lr
 8007704:	4610      	mov	r0, r2
 8007706:	e7fb      	b.n	8007700 <__ascii_mbtowc+0x16>
 8007708:	f06f 0001 	mvn.w	r0, #1
 800770c:	e7f8      	b.n	8007700 <__ascii_mbtowc+0x16>

0800770e <_realloc_r>:
 800770e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007712:	4607      	mov	r7, r0
 8007714:	4614      	mov	r4, r2
 8007716:	460d      	mov	r5, r1
 8007718:	b921      	cbnz	r1, 8007724 <_realloc_r+0x16>
 800771a:	4611      	mov	r1, r2
 800771c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007720:	f7ff b978 	b.w	8006a14 <_malloc_r>
 8007724:	b92a      	cbnz	r2, 8007732 <_realloc_r+0x24>
 8007726:	f7ff f903 	bl	8006930 <_free_r>
 800772a:	4625      	mov	r5, r4
 800772c:	4628      	mov	r0, r5
 800772e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007732:	f000 fa3f 	bl	8007bb4 <_malloc_usable_size_r>
 8007736:	4284      	cmp	r4, r0
 8007738:	4606      	mov	r6, r0
 800773a:	d802      	bhi.n	8007742 <_realloc_r+0x34>
 800773c:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007740:	d8f4      	bhi.n	800772c <_realloc_r+0x1e>
 8007742:	4621      	mov	r1, r4
 8007744:	4638      	mov	r0, r7
 8007746:	f7ff f965 	bl	8006a14 <_malloc_r>
 800774a:	4680      	mov	r8, r0
 800774c:	b908      	cbnz	r0, 8007752 <_realloc_r+0x44>
 800774e:	4645      	mov	r5, r8
 8007750:	e7ec      	b.n	800772c <_realloc_r+0x1e>
 8007752:	42b4      	cmp	r4, r6
 8007754:	4622      	mov	r2, r4
 8007756:	4629      	mov	r1, r5
 8007758:	bf28      	it	cs
 800775a:	4632      	movcs	r2, r6
 800775c:	f7ff ff9c 	bl	8007698 <memcpy>
 8007760:	4629      	mov	r1, r5
 8007762:	4638      	mov	r0, r7
 8007764:	f7ff f8e4 	bl	8006930 <_free_r>
 8007768:	e7f1      	b.n	800774e <_realloc_r+0x40>

0800776a <__ascii_wctomb>:
 800776a:	4603      	mov	r3, r0
 800776c:	4608      	mov	r0, r1
 800776e:	b141      	cbz	r1, 8007782 <__ascii_wctomb+0x18>
 8007770:	2aff      	cmp	r2, #255	@ 0xff
 8007772:	d904      	bls.n	800777e <__ascii_wctomb+0x14>
 8007774:	228a      	movs	r2, #138	@ 0x8a
 8007776:	f04f 30ff 	mov.w	r0, #4294967295
 800777a:	601a      	str	r2, [r3, #0]
 800777c:	4770      	bx	lr
 800777e:	2001      	movs	r0, #1
 8007780:	700a      	strb	r2, [r1, #0]
 8007782:	4770      	bx	lr

08007784 <__sfputc_r>:
 8007784:	6893      	ldr	r3, [r2, #8]
 8007786:	b410      	push	{r4}
 8007788:	3b01      	subs	r3, #1
 800778a:	2b00      	cmp	r3, #0
 800778c:	6093      	str	r3, [r2, #8]
 800778e:	da07      	bge.n	80077a0 <__sfputc_r+0x1c>
 8007790:	6994      	ldr	r4, [r2, #24]
 8007792:	42a3      	cmp	r3, r4
 8007794:	db01      	blt.n	800779a <__sfputc_r+0x16>
 8007796:	290a      	cmp	r1, #10
 8007798:	d102      	bne.n	80077a0 <__sfputc_r+0x1c>
 800779a:	bc10      	pop	{r4}
 800779c:	f000 b932 	b.w	8007a04 <__swbuf_r>
 80077a0:	6813      	ldr	r3, [r2, #0]
 80077a2:	1c58      	adds	r0, r3, #1
 80077a4:	6010      	str	r0, [r2, #0]
 80077a6:	7019      	strb	r1, [r3, #0]
 80077a8:	4608      	mov	r0, r1
 80077aa:	bc10      	pop	{r4}
 80077ac:	4770      	bx	lr

080077ae <__sfputs_r>:
 80077ae:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80077b0:	4606      	mov	r6, r0
 80077b2:	460f      	mov	r7, r1
 80077b4:	4614      	mov	r4, r2
 80077b6:	18d5      	adds	r5, r2, r3
 80077b8:	42ac      	cmp	r4, r5
 80077ba:	d101      	bne.n	80077c0 <__sfputs_r+0x12>
 80077bc:	2000      	movs	r0, #0
 80077be:	e007      	b.n	80077d0 <__sfputs_r+0x22>
 80077c0:	463a      	mov	r2, r7
 80077c2:	4630      	mov	r0, r6
 80077c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80077c8:	f7ff ffdc 	bl	8007784 <__sfputc_r>
 80077cc:	1c43      	adds	r3, r0, #1
 80077ce:	d1f3      	bne.n	80077b8 <__sfputs_r+0xa>
 80077d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080077d4 <_vfiprintf_r>:
 80077d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077d8:	460d      	mov	r5, r1
 80077da:	4614      	mov	r4, r2
 80077dc:	4698      	mov	r8, r3
 80077de:	4606      	mov	r6, r0
 80077e0:	b09d      	sub	sp, #116	@ 0x74
 80077e2:	b118      	cbz	r0, 80077ec <_vfiprintf_r+0x18>
 80077e4:	6a03      	ldr	r3, [r0, #32]
 80077e6:	b90b      	cbnz	r3, 80077ec <_vfiprintf_r+0x18>
 80077e8:	f7fe f8fe 	bl	80059e8 <__sinit>
 80077ec:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80077ee:	07d9      	lsls	r1, r3, #31
 80077f0:	d405      	bmi.n	80077fe <_vfiprintf_r+0x2a>
 80077f2:	89ab      	ldrh	r3, [r5, #12]
 80077f4:	059a      	lsls	r2, r3, #22
 80077f6:	d402      	bmi.n	80077fe <_vfiprintf_r+0x2a>
 80077f8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80077fa:	f7fe fa0e 	bl	8005c1a <__retarget_lock_acquire_recursive>
 80077fe:	89ab      	ldrh	r3, [r5, #12]
 8007800:	071b      	lsls	r3, r3, #28
 8007802:	d501      	bpl.n	8007808 <_vfiprintf_r+0x34>
 8007804:	692b      	ldr	r3, [r5, #16]
 8007806:	b99b      	cbnz	r3, 8007830 <_vfiprintf_r+0x5c>
 8007808:	4629      	mov	r1, r5
 800780a:	4630      	mov	r0, r6
 800780c:	f000 f938 	bl	8007a80 <__swsetup_r>
 8007810:	b170      	cbz	r0, 8007830 <_vfiprintf_r+0x5c>
 8007812:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007814:	07dc      	lsls	r4, r3, #31
 8007816:	d504      	bpl.n	8007822 <_vfiprintf_r+0x4e>
 8007818:	f04f 30ff 	mov.w	r0, #4294967295
 800781c:	b01d      	add	sp, #116	@ 0x74
 800781e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007822:	89ab      	ldrh	r3, [r5, #12]
 8007824:	0598      	lsls	r0, r3, #22
 8007826:	d4f7      	bmi.n	8007818 <_vfiprintf_r+0x44>
 8007828:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800782a:	f7fe f9f7 	bl	8005c1c <__retarget_lock_release_recursive>
 800782e:	e7f3      	b.n	8007818 <_vfiprintf_r+0x44>
 8007830:	2300      	movs	r3, #0
 8007832:	9309      	str	r3, [sp, #36]	@ 0x24
 8007834:	2320      	movs	r3, #32
 8007836:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800783a:	2330      	movs	r3, #48	@ 0x30
 800783c:	f04f 0901 	mov.w	r9, #1
 8007840:	f8cd 800c 	str.w	r8, [sp, #12]
 8007844:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 80079f0 <_vfiprintf_r+0x21c>
 8007848:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800784c:	4623      	mov	r3, r4
 800784e:	469a      	mov	sl, r3
 8007850:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007854:	b10a      	cbz	r2, 800785a <_vfiprintf_r+0x86>
 8007856:	2a25      	cmp	r2, #37	@ 0x25
 8007858:	d1f9      	bne.n	800784e <_vfiprintf_r+0x7a>
 800785a:	ebba 0b04 	subs.w	fp, sl, r4
 800785e:	d00b      	beq.n	8007878 <_vfiprintf_r+0xa4>
 8007860:	465b      	mov	r3, fp
 8007862:	4622      	mov	r2, r4
 8007864:	4629      	mov	r1, r5
 8007866:	4630      	mov	r0, r6
 8007868:	f7ff ffa1 	bl	80077ae <__sfputs_r>
 800786c:	3001      	adds	r0, #1
 800786e:	f000 80a7 	beq.w	80079c0 <_vfiprintf_r+0x1ec>
 8007872:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007874:	445a      	add	r2, fp
 8007876:	9209      	str	r2, [sp, #36]	@ 0x24
 8007878:	f89a 3000 	ldrb.w	r3, [sl]
 800787c:	2b00      	cmp	r3, #0
 800787e:	f000 809f 	beq.w	80079c0 <_vfiprintf_r+0x1ec>
 8007882:	2300      	movs	r3, #0
 8007884:	f04f 32ff 	mov.w	r2, #4294967295
 8007888:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800788c:	f10a 0a01 	add.w	sl, sl, #1
 8007890:	9304      	str	r3, [sp, #16]
 8007892:	9307      	str	r3, [sp, #28]
 8007894:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007898:	931a      	str	r3, [sp, #104]	@ 0x68
 800789a:	4654      	mov	r4, sl
 800789c:	2205      	movs	r2, #5
 800789e:	f814 1b01 	ldrb.w	r1, [r4], #1
 80078a2:	4853      	ldr	r0, [pc, #332]	@ (80079f0 <_vfiprintf_r+0x21c>)
 80078a4:	f7fe f9bb 	bl	8005c1e <memchr>
 80078a8:	9a04      	ldr	r2, [sp, #16]
 80078aa:	b9d8      	cbnz	r0, 80078e4 <_vfiprintf_r+0x110>
 80078ac:	06d1      	lsls	r1, r2, #27
 80078ae:	bf44      	itt	mi
 80078b0:	2320      	movmi	r3, #32
 80078b2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80078b6:	0713      	lsls	r3, r2, #28
 80078b8:	bf44      	itt	mi
 80078ba:	232b      	movmi	r3, #43	@ 0x2b
 80078bc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80078c0:	f89a 3000 	ldrb.w	r3, [sl]
 80078c4:	2b2a      	cmp	r3, #42	@ 0x2a
 80078c6:	d015      	beq.n	80078f4 <_vfiprintf_r+0x120>
 80078c8:	4654      	mov	r4, sl
 80078ca:	2000      	movs	r0, #0
 80078cc:	f04f 0c0a 	mov.w	ip, #10
 80078d0:	9a07      	ldr	r2, [sp, #28]
 80078d2:	4621      	mov	r1, r4
 80078d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80078d8:	3b30      	subs	r3, #48	@ 0x30
 80078da:	2b09      	cmp	r3, #9
 80078dc:	d94b      	bls.n	8007976 <_vfiprintf_r+0x1a2>
 80078de:	b1b0      	cbz	r0, 800790e <_vfiprintf_r+0x13a>
 80078e0:	9207      	str	r2, [sp, #28]
 80078e2:	e014      	b.n	800790e <_vfiprintf_r+0x13a>
 80078e4:	eba0 0308 	sub.w	r3, r0, r8
 80078e8:	fa09 f303 	lsl.w	r3, r9, r3
 80078ec:	4313      	orrs	r3, r2
 80078ee:	46a2      	mov	sl, r4
 80078f0:	9304      	str	r3, [sp, #16]
 80078f2:	e7d2      	b.n	800789a <_vfiprintf_r+0xc6>
 80078f4:	9b03      	ldr	r3, [sp, #12]
 80078f6:	1d19      	adds	r1, r3, #4
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	9103      	str	r1, [sp, #12]
 80078fc:	2b00      	cmp	r3, #0
 80078fe:	bfbb      	ittet	lt
 8007900:	425b      	neglt	r3, r3
 8007902:	f042 0202 	orrlt.w	r2, r2, #2
 8007906:	9307      	strge	r3, [sp, #28]
 8007908:	9307      	strlt	r3, [sp, #28]
 800790a:	bfb8      	it	lt
 800790c:	9204      	strlt	r2, [sp, #16]
 800790e:	7823      	ldrb	r3, [r4, #0]
 8007910:	2b2e      	cmp	r3, #46	@ 0x2e
 8007912:	d10a      	bne.n	800792a <_vfiprintf_r+0x156>
 8007914:	7863      	ldrb	r3, [r4, #1]
 8007916:	2b2a      	cmp	r3, #42	@ 0x2a
 8007918:	d132      	bne.n	8007980 <_vfiprintf_r+0x1ac>
 800791a:	9b03      	ldr	r3, [sp, #12]
 800791c:	3402      	adds	r4, #2
 800791e:	1d1a      	adds	r2, r3, #4
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	9203      	str	r2, [sp, #12]
 8007924:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007928:	9305      	str	r3, [sp, #20]
 800792a:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 80079f4 <_vfiprintf_r+0x220>
 800792e:	2203      	movs	r2, #3
 8007930:	4650      	mov	r0, sl
 8007932:	7821      	ldrb	r1, [r4, #0]
 8007934:	f7fe f973 	bl	8005c1e <memchr>
 8007938:	b138      	cbz	r0, 800794a <_vfiprintf_r+0x176>
 800793a:	2240      	movs	r2, #64	@ 0x40
 800793c:	9b04      	ldr	r3, [sp, #16]
 800793e:	eba0 000a 	sub.w	r0, r0, sl
 8007942:	4082      	lsls	r2, r0
 8007944:	4313      	orrs	r3, r2
 8007946:	3401      	adds	r4, #1
 8007948:	9304      	str	r3, [sp, #16]
 800794a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800794e:	2206      	movs	r2, #6
 8007950:	4829      	ldr	r0, [pc, #164]	@ (80079f8 <_vfiprintf_r+0x224>)
 8007952:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007956:	f7fe f962 	bl	8005c1e <memchr>
 800795a:	2800      	cmp	r0, #0
 800795c:	d03f      	beq.n	80079de <_vfiprintf_r+0x20a>
 800795e:	4b27      	ldr	r3, [pc, #156]	@ (80079fc <_vfiprintf_r+0x228>)
 8007960:	bb1b      	cbnz	r3, 80079aa <_vfiprintf_r+0x1d6>
 8007962:	9b03      	ldr	r3, [sp, #12]
 8007964:	3307      	adds	r3, #7
 8007966:	f023 0307 	bic.w	r3, r3, #7
 800796a:	3308      	adds	r3, #8
 800796c:	9303      	str	r3, [sp, #12]
 800796e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007970:	443b      	add	r3, r7
 8007972:	9309      	str	r3, [sp, #36]	@ 0x24
 8007974:	e76a      	b.n	800784c <_vfiprintf_r+0x78>
 8007976:	460c      	mov	r4, r1
 8007978:	2001      	movs	r0, #1
 800797a:	fb0c 3202 	mla	r2, ip, r2, r3
 800797e:	e7a8      	b.n	80078d2 <_vfiprintf_r+0xfe>
 8007980:	2300      	movs	r3, #0
 8007982:	f04f 0c0a 	mov.w	ip, #10
 8007986:	4619      	mov	r1, r3
 8007988:	3401      	adds	r4, #1
 800798a:	9305      	str	r3, [sp, #20]
 800798c:	4620      	mov	r0, r4
 800798e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007992:	3a30      	subs	r2, #48	@ 0x30
 8007994:	2a09      	cmp	r2, #9
 8007996:	d903      	bls.n	80079a0 <_vfiprintf_r+0x1cc>
 8007998:	2b00      	cmp	r3, #0
 800799a:	d0c6      	beq.n	800792a <_vfiprintf_r+0x156>
 800799c:	9105      	str	r1, [sp, #20]
 800799e:	e7c4      	b.n	800792a <_vfiprintf_r+0x156>
 80079a0:	4604      	mov	r4, r0
 80079a2:	2301      	movs	r3, #1
 80079a4:	fb0c 2101 	mla	r1, ip, r1, r2
 80079a8:	e7f0      	b.n	800798c <_vfiprintf_r+0x1b8>
 80079aa:	ab03      	add	r3, sp, #12
 80079ac:	9300      	str	r3, [sp, #0]
 80079ae:	462a      	mov	r2, r5
 80079b0:	4630      	mov	r0, r6
 80079b2:	4b13      	ldr	r3, [pc, #76]	@ (8007a00 <_vfiprintf_r+0x22c>)
 80079b4:	a904      	add	r1, sp, #16
 80079b6:	f7fd fbcf 	bl	8005158 <_printf_float>
 80079ba:	4607      	mov	r7, r0
 80079bc:	1c78      	adds	r0, r7, #1
 80079be:	d1d6      	bne.n	800796e <_vfiprintf_r+0x19a>
 80079c0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80079c2:	07d9      	lsls	r1, r3, #31
 80079c4:	d405      	bmi.n	80079d2 <_vfiprintf_r+0x1fe>
 80079c6:	89ab      	ldrh	r3, [r5, #12]
 80079c8:	059a      	lsls	r2, r3, #22
 80079ca:	d402      	bmi.n	80079d2 <_vfiprintf_r+0x1fe>
 80079cc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80079ce:	f7fe f925 	bl	8005c1c <__retarget_lock_release_recursive>
 80079d2:	89ab      	ldrh	r3, [r5, #12]
 80079d4:	065b      	lsls	r3, r3, #25
 80079d6:	f53f af1f 	bmi.w	8007818 <_vfiprintf_r+0x44>
 80079da:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80079dc:	e71e      	b.n	800781c <_vfiprintf_r+0x48>
 80079de:	ab03      	add	r3, sp, #12
 80079e0:	9300      	str	r3, [sp, #0]
 80079e2:	462a      	mov	r2, r5
 80079e4:	4630      	mov	r0, r6
 80079e6:	4b06      	ldr	r3, [pc, #24]	@ (8007a00 <_vfiprintf_r+0x22c>)
 80079e8:	a904      	add	r1, sp, #16
 80079ea:	f7fd fe53 	bl	8005694 <_printf_i>
 80079ee:	e7e4      	b.n	80079ba <_vfiprintf_r+0x1e6>
 80079f0:	08009950 	.word	0x08009950
 80079f4:	08009956 	.word	0x08009956
 80079f8:	0800995a 	.word	0x0800995a
 80079fc:	08005159 	.word	0x08005159
 8007a00:	080077af 	.word	0x080077af

08007a04 <__swbuf_r>:
 8007a04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a06:	460e      	mov	r6, r1
 8007a08:	4614      	mov	r4, r2
 8007a0a:	4605      	mov	r5, r0
 8007a0c:	b118      	cbz	r0, 8007a16 <__swbuf_r+0x12>
 8007a0e:	6a03      	ldr	r3, [r0, #32]
 8007a10:	b90b      	cbnz	r3, 8007a16 <__swbuf_r+0x12>
 8007a12:	f7fd ffe9 	bl	80059e8 <__sinit>
 8007a16:	69a3      	ldr	r3, [r4, #24]
 8007a18:	60a3      	str	r3, [r4, #8]
 8007a1a:	89a3      	ldrh	r3, [r4, #12]
 8007a1c:	071a      	lsls	r2, r3, #28
 8007a1e:	d501      	bpl.n	8007a24 <__swbuf_r+0x20>
 8007a20:	6923      	ldr	r3, [r4, #16]
 8007a22:	b943      	cbnz	r3, 8007a36 <__swbuf_r+0x32>
 8007a24:	4621      	mov	r1, r4
 8007a26:	4628      	mov	r0, r5
 8007a28:	f000 f82a 	bl	8007a80 <__swsetup_r>
 8007a2c:	b118      	cbz	r0, 8007a36 <__swbuf_r+0x32>
 8007a2e:	f04f 37ff 	mov.w	r7, #4294967295
 8007a32:	4638      	mov	r0, r7
 8007a34:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007a36:	6823      	ldr	r3, [r4, #0]
 8007a38:	6922      	ldr	r2, [r4, #16]
 8007a3a:	b2f6      	uxtb	r6, r6
 8007a3c:	1a98      	subs	r0, r3, r2
 8007a3e:	6963      	ldr	r3, [r4, #20]
 8007a40:	4637      	mov	r7, r6
 8007a42:	4283      	cmp	r3, r0
 8007a44:	dc05      	bgt.n	8007a52 <__swbuf_r+0x4e>
 8007a46:	4621      	mov	r1, r4
 8007a48:	4628      	mov	r0, r5
 8007a4a:	f7ff fdc1 	bl	80075d0 <_fflush_r>
 8007a4e:	2800      	cmp	r0, #0
 8007a50:	d1ed      	bne.n	8007a2e <__swbuf_r+0x2a>
 8007a52:	68a3      	ldr	r3, [r4, #8]
 8007a54:	3b01      	subs	r3, #1
 8007a56:	60a3      	str	r3, [r4, #8]
 8007a58:	6823      	ldr	r3, [r4, #0]
 8007a5a:	1c5a      	adds	r2, r3, #1
 8007a5c:	6022      	str	r2, [r4, #0]
 8007a5e:	701e      	strb	r6, [r3, #0]
 8007a60:	6962      	ldr	r2, [r4, #20]
 8007a62:	1c43      	adds	r3, r0, #1
 8007a64:	429a      	cmp	r2, r3
 8007a66:	d004      	beq.n	8007a72 <__swbuf_r+0x6e>
 8007a68:	89a3      	ldrh	r3, [r4, #12]
 8007a6a:	07db      	lsls	r3, r3, #31
 8007a6c:	d5e1      	bpl.n	8007a32 <__swbuf_r+0x2e>
 8007a6e:	2e0a      	cmp	r6, #10
 8007a70:	d1df      	bne.n	8007a32 <__swbuf_r+0x2e>
 8007a72:	4621      	mov	r1, r4
 8007a74:	4628      	mov	r0, r5
 8007a76:	f7ff fdab 	bl	80075d0 <_fflush_r>
 8007a7a:	2800      	cmp	r0, #0
 8007a7c:	d0d9      	beq.n	8007a32 <__swbuf_r+0x2e>
 8007a7e:	e7d6      	b.n	8007a2e <__swbuf_r+0x2a>

08007a80 <__swsetup_r>:
 8007a80:	b538      	push	{r3, r4, r5, lr}
 8007a82:	4b29      	ldr	r3, [pc, #164]	@ (8007b28 <__swsetup_r+0xa8>)
 8007a84:	4605      	mov	r5, r0
 8007a86:	6818      	ldr	r0, [r3, #0]
 8007a88:	460c      	mov	r4, r1
 8007a8a:	b118      	cbz	r0, 8007a94 <__swsetup_r+0x14>
 8007a8c:	6a03      	ldr	r3, [r0, #32]
 8007a8e:	b90b      	cbnz	r3, 8007a94 <__swsetup_r+0x14>
 8007a90:	f7fd ffaa 	bl	80059e8 <__sinit>
 8007a94:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007a98:	0719      	lsls	r1, r3, #28
 8007a9a:	d422      	bmi.n	8007ae2 <__swsetup_r+0x62>
 8007a9c:	06da      	lsls	r2, r3, #27
 8007a9e:	d407      	bmi.n	8007ab0 <__swsetup_r+0x30>
 8007aa0:	2209      	movs	r2, #9
 8007aa2:	602a      	str	r2, [r5, #0]
 8007aa4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007aa8:	f04f 30ff 	mov.w	r0, #4294967295
 8007aac:	81a3      	strh	r3, [r4, #12]
 8007aae:	e033      	b.n	8007b18 <__swsetup_r+0x98>
 8007ab0:	0758      	lsls	r0, r3, #29
 8007ab2:	d512      	bpl.n	8007ada <__swsetup_r+0x5a>
 8007ab4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007ab6:	b141      	cbz	r1, 8007aca <__swsetup_r+0x4a>
 8007ab8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007abc:	4299      	cmp	r1, r3
 8007abe:	d002      	beq.n	8007ac6 <__swsetup_r+0x46>
 8007ac0:	4628      	mov	r0, r5
 8007ac2:	f7fe ff35 	bl	8006930 <_free_r>
 8007ac6:	2300      	movs	r3, #0
 8007ac8:	6363      	str	r3, [r4, #52]	@ 0x34
 8007aca:	89a3      	ldrh	r3, [r4, #12]
 8007acc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007ad0:	81a3      	strh	r3, [r4, #12]
 8007ad2:	2300      	movs	r3, #0
 8007ad4:	6063      	str	r3, [r4, #4]
 8007ad6:	6923      	ldr	r3, [r4, #16]
 8007ad8:	6023      	str	r3, [r4, #0]
 8007ada:	89a3      	ldrh	r3, [r4, #12]
 8007adc:	f043 0308 	orr.w	r3, r3, #8
 8007ae0:	81a3      	strh	r3, [r4, #12]
 8007ae2:	6923      	ldr	r3, [r4, #16]
 8007ae4:	b94b      	cbnz	r3, 8007afa <__swsetup_r+0x7a>
 8007ae6:	89a3      	ldrh	r3, [r4, #12]
 8007ae8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007aec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007af0:	d003      	beq.n	8007afa <__swsetup_r+0x7a>
 8007af2:	4621      	mov	r1, r4
 8007af4:	4628      	mov	r0, r5
 8007af6:	f000 f88a 	bl	8007c0e <__smakebuf_r>
 8007afa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007afe:	f013 0201 	ands.w	r2, r3, #1
 8007b02:	d00a      	beq.n	8007b1a <__swsetup_r+0x9a>
 8007b04:	2200      	movs	r2, #0
 8007b06:	60a2      	str	r2, [r4, #8]
 8007b08:	6962      	ldr	r2, [r4, #20]
 8007b0a:	4252      	negs	r2, r2
 8007b0c:	61a2      	str	r2, [r4, #24]
 8007b0e:	6922      	ldr	r2, [r4, #16]
 8007b10:	b942      	cbnz	r2, 8007b24 <__swsetup_r+0xa4>
 8007b12:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007b16:	d1c5      	bne.n	8007aa4 <__swsetup_r+0x24>
 8007b18:	bd38      	pop	{r3, r4, r5, pc}
 8007b1a:	0799      	lsls	r1, r3, #30
 8007b1c:	bf58      	it	pl
 8007b1e:	6962      	ldrpl	r2, [r4, #20]
 8007b20:	60a2      	str	r2, [r4, #8]
 8007b22:	e7f4      	b.n	8007b0e <__swsetup_r+0x8e>
 8007b24:	2000      	movs	r0, #0
 8007b26:	e7f7      	b.n	8007b18 <__swsetup_r+0x98>
 8007b28:	2000002c 	.word	0x2000002c

08007b2c <_raise_r>:
 8007b2c:	291f      	cmp	r1, #31
 8007b2e:	b538      	push	{r3, r4, r5, lr}
 8007b30:	4605      	mov	r5, r0
 8007b32:	460c      	mov	r4, r1
 8007b34:	d904      	bls.n	8007b40 <_raise_r+0x14>
 8007b36:	2316      	movs	r3, #22
 8007b38:	6003      	str	r3, [r0, #0]
 8007b3a:	f04f 30ff 	mov.w	r0, #4294967295
 8007b3e:	bd38      	pop	{r3, r4, r5, pc}
 8007b40:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8007b42:	b112      	cbz	r2, 8007b4a <_raise_r+0x1e>
 8007b44:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007b48:	b94b      	cbnz	r3, 8007b5e <_raise_r+0x32>
 8007b4a:	4628      	mov	r0, r5
 8007b4c:	f000 f830 	bl	8007bb0 <_getpid_r>
 8007b50:	4622      	mov	r2, r4
 8007b52:	4601      	mov	r1, r0
 8007b54:	4628      	mov	r0, r5
 8007b56:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007b5a:	f000 b817 	b.w	8007b8c <_kill_r>
 8007b5e:	2b01      	cmp	r3, #1
 8007b60:	d00a      	beq.n	8007b78 <_raise_r+0x4c>
 8007b62:	1c59      	adds	r1, r3, #1
 8007b64:	d103      	bne.n	8007b6e <_raise_r+0x42>
 8007b66:	2316      	movs	r3, #22
 8007b68:	6003      	str	r3, [r0, #0]
 8007b6a:	2001      	movs	r0, #1
 8007b6c:	e7e7      	b.n	8007b3e <_raise_r+0x12>
 8007b6e:	2100      	movs	r1, #0
 8007b70:	4620      	mov	r0, r4
 8007b72:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8007b76:	4798      	blx	r3
 8007b78:	2000      	movs	r0, #0
 8007b7a:	e7e0      	b.n	8007b3e <_raise_r+0x12>

08007b7c <raise>:
 8007b7c:	4b02      	ldr	r3, [pc, #8]	@ (8007b88 <raise+0xc>)
 8007b7e:	4601      	mov	r1, r0
 8007b80:	6818      	ldr	r0, [r3, #0]
 8007b82:	f7ff bfd3 	b.w	8007b2c <_raise_r>
 8007b86:	bf00      	nop
 8007b88:	2000002c 	.word	0x2000002c

08007b8c <_kill_r>:
 8007b8c:	b538      	push	{r3, r4, r5, lr}
 8007b8e:	2300      	movs	r3, #0
 8007b90:	4d06      	ldr	r5, [pc, #24]	@ (8007bac <_kill_r+0x20>)
 8007b92:	4604      	mov	r4, r0
 8007b94:	4608      	mov	r0, r1
 8007b96:	4611      	mov	r1, r2
 8007b98:	602b      	str	r3, [r5, #0]
 8007b9a:	f7f9 fe54 	bl	8001846 <_kill>
 8007b9e:	1c43      	adds	r3, r0, #1
 8007ba0:	d102      	bne.n	8007ba8 <_kill_r+0x1c>
 8007ba2:	682b      	ldr	r3, [r5, #0]
 8007ba4:	b103      	cbz	r3, 8007ba8 <_kill_r+0x1c>
 8007ba6:	6023      	str	r3, [r4, #0]
 8007ba8:	bd38      	pop	{r3, r4, r5, pc}
 8007baa:	bf00      	nop
 8007bac:	20001470 	.word	0x20001470

08007bb0 <_getpid_r>:
 8007bb0:	f7f9 be42 	b.w	8001838 <_getpid>

08007bb4 <_malloc_usable_size_r>:
 8007bb4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007bb8:	1f18      	subs	r0, r3, #4
 8007bba:	2b00      	cmp	r3, #0
 8007bbc:	bfbc      	itt	lt
 8007bbe:	580b      	ldrlt	r3, [r1, r0]
 8007bc0:	18c0      	addlt	r0, r0, r3
 8007bc2:	4770      	bx	lr

08007bc4 <__swhatbuf_r>:
 8007bc4:	b570      	push	{r4, r5, r6, lr}
 8007bc6:	460c      	mov	r4, r1
 8007bc8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007bcc:	4615      	mov	r5, r2
 8007bce:	2900      	cmp	r1, #0
 8007bd0:	461e      	mov	r6, r3
 8007bd2:	b096      	sub	sp, #88	@ 0x58
 8007bd4:	da0c      	bge.n	8007bf0 <__swhatbuf_r+0x2c>
 8007bd6:	89a3      	ldrh	r3, [r4, #12]
 8007bd8:	2100      	movs	r1, #0
 8007bda:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007bde:	bf14      	ite	ne
 8007be0:	2340      	movne	r3, #64	@ 0x40
 8007be2:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007be6:	2000      	movs	r0, #0
 8007be8:	6031      	str	r1, [r6, #0]
 8007bea:	602b      	str	r3, [r5, #0]
 8007bec:	b016      	add	sp, #88	@ 0x58
 8007bee:	bd70      	pop	{r4, r5, r6, pc}
 8007bf0:	466a      	mov	r2, sp
 8007bf2:	f000 f849 	bl	8007c88 <_fstat_r>
 8007bf6:	2800      	cmp	r0, #0
 8007bf8:	dbed      	blt.n	8007bd6 <__swhatbuf_r+0x12>
 8007bfa:	9901      	ldr	r1, [sp, #4]
 8007bfc:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007c00:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007c04:	4259      	negs	r1, r3
 8007c06:	4159      	adcs	r1, r3
 8007c08:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007c0c:	e7eb      	b.n	8007be6 <__swhatbuf_r+0x22>

08007c0e <__smakebuf_r>:
 8007c0e:	898b      	ldrh	r3, [r1, #12]
 8007c10:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007c12:	079d      	lsls	r5, r3, #30
 8007c14:	4606      	mov	r6, r0
 8007c16:	460c      	mov	r4, r1
 8007c18:	d507      	bpl.n	8007c2a <__smakebuf_r+0x1c>
 8007c1a:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007c1e:	6023      	str	r3, [r4, #0]
 8007c20:	6123      	str	r3, [r4, #16]
 8007c22:	2301      	movs	r3, #1
 8007c24:	6163      	str	r3, [r4, #20]
 8007c26:	b003      	add	sp, #12
 8007c28:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007c2a:	466a      	mov	r2, sp
 8007c2c:	ab01      	add	r3, sp, #4
 8007c2e:	f7ff ffc9 	bl	8007bc4 <__swhatbuf_r>
 8007c32:	9f00      	ldr	r7, [sp, #0]
 8007c34:	4605      	mov	r5, r0
 8007c36:	4639      	mov	r1, r7
 8007c38:	4630      	mov	r0, r6
 8007c3a:	f7fe feeb 	bl	8006a14 <_malloc_r>
 8007c3e:	b948      	cbnz	r0, 8007c54 <__smakebuf_r+0x46>
 8007c40:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007c44:	059a      	lsls	r2, r3, #22
 8007c46:	d4ee      	bmi.n	8007c26 <__smakebuf_r+0x18>
 8007c48:	f023 0303 	bic.w	r3, r3, #3
 8007c4c:	f043 0302 	orr.w	r3, r3, #2
 8007c50:	81a3      	strh	r3, [r4, #12]
 8007c52:	e7e2      	b.n	8007c1a <__smakebuf_r+0xc>
 8007c54:	89a3      	ldrh	r3, [r4, #12]
 8007c56:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007c5a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007c5e:	81a3      	strh	r3, [r4, #12]
 8007c60:	9b01      	ldr	r3, [sp, #4]
 8007c62:	6020      	str	r0, [r4, #0]
 8007c64:	b15b      	cbz	r3, 8007c7e <__smakebuf_r+0x70>
 8007c66:	4630      	mov	r0, r6
 8007c68:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007c6c:	f000 f81e 	bl	8007cac <_isatty_r>
 8007c70:	b128      	cbz	r0, 8007c7e <__smakebuf_r+0x70>
 8007c72:	89a3      	ldrh	r3, [r4, #12]
 8007c74:	f023 0303 	bic.w	r3, r3, #3
 8007c78:	f043 0301 	orr.w	r3, r3, #1
 8007c7c:	81a3      	strh	r3, [r4, #12]
 8007c7e:	89a3      	ldrh	r3, [r4, #12]
 8007c80:	431d      	orrs	r5, r3
 8007c82:	81a5      	strh	r5, [r4, #12]
 8007c84:	e7cf      	b.n	8007c26 <__smakebuf_r+0x18>
	...

08007c88 <_fstat_r>:
 8007c88:	b538      	push	{r3, r4, r5, lr}
 8007c8a:	2300      	movs	r3, #0
 8007c8c:	4d06      	ldr	r5, [pc, #24]	@ (8007ca8 <_fstat_r+0x20>)
 8007c8e:	4604      	mov	r4, r0
 8007c90:	4608      	mov	r0, r1
 8007c92:	4611      	mov	r1, r2
 8007c94:	602b      	str	r3, [r5, #0]
 8007c96:	f7f9 fe35 	bl	8001904 <_fstat>
 8007c9a:	1c43      	adds	r3, r0, #1
 8007c9c:	d102      	bne.n	8007ca4 <_fstat_r+0x1c>
 8007c9e:	682b      	ldr	r3, [r5, #0]
 8007ca0:	b103      	cbz	r3, 8007ca4 <_fstat_r+0x1c>
 8007ca2:	6023      	str	r3, [r4, #0]
 8007ca4:	bd38      	pop	{r3, r4, r5, pc}
 8007ca6:	bf00      	nop
 8007ca8:	20001470 	.word	0x20001470

08007cac <_isatty_r>:
 8007cac:	b538      	push	{r3, r4, r5, lr}
 8007cae:	2300      	movs	r3, #0
 8007cb0:	4d05      	ldr	r5, [pc, #20]	@ (8007cc8 <_isatty_r+0x1c>)
 8007cb2:	4604      	mov	r4, r0
 8007cb4:	4608      	mov	r0, r1
 8007cb6:	602b      	str	r3, [r5, #0]
 8007cb8:	f7f9 fe33 	bl	8001922 <_isatty>
 8007cbc:	1c43      	adds	r3, r0, #1
 8007cbe:	d102      	bne.n	8007cc6 <_isatty_r+0x1a>
 8007cc0:	682b      	ldr	r3, [r5, #0]
 8007cc2:	b103      	cbz	r3, 8007cc6 <_isatty_r+0x1a>
 8007cc4:	6023      	str	r3, [r4, #0]
 8007cc6:	bd38      	pop	{r3, r4, r5, pc}
 8007cc8:	20001470 	.word	0x20001470

08007ccc <_init>:
 8007ccc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007cce:	bf00      	nop
 8007cd0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007cd2:	bc08      	pop	{r3}
 8007cd4:	469e      	mov	lr, r3
 8007cd6:	4770      	bx	lr

08007cd8 <_fini>:
 8007cd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007cda:	bf00      	nop
 8007cdc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007cde:	bc08      	pop	{r3}
 8007ce0:	469e      	mov	lr, r3
 8007ce2:	4770      	bx	lr
