
//-----------------------------------------------------
// This is my second Verilog Design
// Design Name : first_counter
// File Name : first_counter.v
// Function : This is a 4 bit up-counter with
// Synchronous active high reset and

module sine_gen (input clock,input res , output reg [4:0] counter_out, output reg[13:0] sin_out); // End of port list

always @ (posedge res)
begin 
    counter_out <=5'b0000;
    sin_out <=  14'b00000_00000_0000;
end // End of Block COUNTER

always @ (posedge clock)
begin 
  if (counter_out != 29) 
      counter_out = counter_out + 1;  
  else
      counter_out = 0;

case (counter_out) 
0:  sin_out <=  14'b10011_01010_0111; // DEC =1703
1:  sin_out <=  14'b10110_10000_0100; // DEC =3332
2:  sin_out <=  14'b11001_01100_1111; // DEC =4815
3:  sin_out <=  14'b11011_11100_1000; // DEC =6088
4:  sin_out <=  14'b11101_11011_0110; // DEC =7094
5:  sin_out <=  14'b11111_00110_1111; // DEC =7791
6:  sin_out <=  14'b11111_11101_0011; // DEC =8147
7:  sin_out <=  14'b11111_11101_0011; // DEC =8147
8:  sin_out <=  14'b11111_00110_1111; // DEC =7791
9:  sin_out <=  14'b11101_11011_0110; // DEC =7094
10:  sin_out <=  14'b11011_11100_1000; // DEC =6088
11:  sin_out <=  14'b11001_01100_1111; // DEC =4815
12:  sin_out <=  14'b10110_10000_0100; // DEC =3332
13:  sin_out <=  14'b10011_01010_0111; // DEC =1703
14:  sin_out <=  14'b10000_00000_0000; // DEC =0
15:  sin_out <=  14'b01100_10101_1001; // DEC =-1703
16:  sin_out <=  14'b01001_01111_1100; // DEC =-3332
17:  sin_out <=  14'b00110_10011_0001; // DEC =-4815
18:  sin_out <=  14'b00100_00011_1000; // DEC =-6088
19:  sin_out <=  14'b00010_00100_1010; // DEC =-7094
20:  sin_out <=  14'b00000_11001_0001; // DEC =-7791
21:  sin_out <=  14'b00000_00010_1101; // DEC =-8147
22:  sin_out <=  14'b00000_00010_1101; // DEC =-8147
23:  sin_out <=  14'b00000_11001_0001; // DEC =-7791
24:  sin_out <=  14'b00010_00100_1010; // DEC =-7094
25:  sin_out <=  14'b00100_00011_1000; // DEC =-6088
26:  sin_out <=  14'b00110_10011_0001; // DEC =-4815
27:  sin_out <=  14'b01001_01111_1100; // DEC =-3332
28:  sin_out <=  14'b01100_10101_1001; // DEC =-1703
  default : sin_out <=  14'b00000_00000_0000;
endcase 
      

end // End of Block COUNTER

endmodule // End of Module counter

