<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - 6.4 - dev/pci/drm/radeon/radeon_legacy_crtc.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../index.html">top level</a> - <a href="index.html">dev/pci/drm/radeon</a> - radeon_legacy_crtc.c<span style="font-size: 80%;"> (source / <a href="radeon_legacy_crtc.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">6.4</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">502</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2018-10-19 03:25:38</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">19</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Legend:</td>
            <td class="headerValueLeg">            Lines:
            <span class="coverLegendCov">hit</span>
            <span class="coverLegendNoCov">not hit</span>
</td>
            <td></td>
          </tr>
          <tr><td><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*</a>
<span class="lineNum">       2 </span>            :  * Copyright 2007-8 Advanced Micro Devices, Inc.
<span class="lineNum">       3 </span>            :  * Copyright 2008 Red Hat Inc.
<span class="lineNum">       4 </span>            :  *
<span class="lineNum">       5 </span>            :  * Permission is hereby granted, free of charge, to any person obtaining a
<span class="lineNum">       6 </span>            :  * copy of this software and associated documentation files (the &quot;Software&quot;),
<span class="lineNum">       7 </span>            :  * to deal in the Software without restriction, including without limitation
<span class="lineNum">       8 </span>            :  * the rights to use, copy, modify, merge, publish, distribute, sublicense,
<span class="lineNum">       9 </span>            :  * and/or sell copies of the Software, and to permit persons to whom the
<span class="lineNum">      10 </span>            :  * Software is furnished to do so, subject to the following conditions:
<span class="lineNum">      11 </span>            :  *
<span class="lineNum">      12 </span>            :  * The above copyright notice and this permission notice shall be included in
<span class="lineNum">      13 </span>            :  * all copies or substantial portions of the Software.
<span class="lineNum">      14 </span>            :  *
<span class="lineNum">      15 </span>            :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
<span class="lineNum">      16 </span>            :  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
<span class="lineNum">      17 </span>            :  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
<span class="lineNum">      18 </span>            :  * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
<span class="lineNum">      19 </span>            :  * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
<span class="lineNum">      20 </span>            :  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
<span class="lineNum">      21 </span>            :  * OTHER DEALINGS IN THE SOFTWARE.
<span class="lineNum">      22 </span>            :  *
<span class="lineNum">      23 </span>            :  * Authors: Dave Airlie
<span class="lineNum">      24 </span>            :  *          Alex Deucher
<span class="lineNum">      25 </span>            :  */
<span class="lineNum">      26 </span>            : #include &lt;dev/pci/drm/drmP.h&gt;
<span class="lineNum">      27 </span>            : #include &lt;dev/pci/drm/drm_crtc_helper.h&gt;
<span class="lineNum">      28 </span>            : #include &lt;dev/pci/drm/radeon_drm.h&gt;
<span class="lineNum">      29 </span>            : #include &lt;dev/pci/drm/drm_fixed.h&gt;
<span class="lineNum">      30 </span>            : #include &quot;radeon.h&quot;
<a name="31"><span class="lineNum">      31 </span>            : #include &quot;atom.h&quot;</a>
<span class="lineNum">      32 </span>            : 
<span class="lineNum">      33 </span><span class="lineNoCov">          0 : static void radeon_overscan_setup(struct drm_crtc *crtc,</span>
<span class="lineNum">      34 </span>            :                                   struct drm_display_mode *mode)
<span class="lineNum">      35 </span>            : {
<span class="lineNum">      36 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;dev;</span>
<span class="lineNum">      37 </span><span class="lineNoCov">          0 :         struct radeon_device *rdev = dev-&gt;dev_private;</span>
<span class="lineNum">      38 </span><span class="lineNoCov">          0 :         struct radeon_crtc *radeon_crtc = to_radeon_crtc(crtc);</span>
<span class="lineNum">      39 </span>            : 
<span class="lineNum">      40 </span><span class="lineNoCov">          0 :         WREG32(RADEON_OVR_CLR + radeon_crtc-&gt;crtc_offset, 0);</span>
<span class="lineNum">      41 </span><span class="lineNoCov">          0 :         WREG32(RADEON_OVR_WID_LEFT_RIGHT + radeon_crtc-&gt;crtc_offset, 0);</span>
<span class="lineNum">      42 </span><span class="lineNoCov">          0 :         WREG32(RADEON_OVR_WID_TOP_BOTTOM + radeon_crtc-&gt;crtc_offset, 0);</span>
<a name="43"><span class="lineNum">      43 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">      44 </span>            : 
<span class="lineNum">      45 </span><span class="lineNoCov">          0 : static void radeon_legacy_rmx_mode_set(struct drm_crtc *crtc,</span>
<span class="lineNum">      46 </span>            :                                        struct drm_display_mode *mode)
<span class="lineNum">      47 </span>            : {
<span class="lineNum">      48 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;dev;</span>
<span class="lineNum">      49 </span><span class="lineNoCov">          0 :         struct radeon_device *rdev = dev-&gt;dev_private;</span>
<span class="lineNum">      50 </span><span class="lineNoCov">          0 :         struct radeon_crtc *radeon_crtc = to_radeon_crtc(crtc);</span>
<span class="lineNum">      51 </span><span class="lineNoCov">          0 :         int xres = mode-&gt;hdisplay;</span>
<span class="lineNum">      52 </span><span class="lineNoCov">          0 :         int yres = mode-&gt;vdisplay;</span>
<span class="lineNum">      53 </span>            :         bool hscale = true, vscale = true;
<span class="lineNum">      54 </span>            :         int hsync_wid;
<span class="lineNum">      55 </span>            :         int vsync_wid;
<span class="lineNum">      56 </span>            :         int hsync_start;
<span class="lineNum">      57 </span>            :         int blank_width;
<span class="lineNum">      58 </span>            :         u32 scale, inc, crtc_more_cntl;
<span class="lineNum">      59 </span>            :         u32 fp_horz_stretch, fp_vert_stretch, fp_horz_vert_active;
<span class="lineNum">      60 </span>            :         u32 fp_h_sync_strt_wid, fp_crtc_h_total_disp;
<span class="lineNum">      61 </span>            :         u32 fp_v_sync_strt_wid, fp_crtc_v_total_disp;
<span class="lineNum">      62 </span><span class="lineNoCov">          0 :         struct drm_display_mode *native_mode = &amp;radeon_crtc-&gt;native_mode;</span>
<span class="lineNum">      63 </span>            : 
<span class="lineNum">      64 </span><span class="lineNoCov">          0 :         fp_vert_stretch = RREG32(RADEON_FP_VERT_STRETCH) &amp;</span>
<span class="lineNum">      65 </span>            :                 (RADEON_VERT_STRETCH_RESERVED |
<span class="lineNum">      66 </span>            :                  RADEON_VERT_AUTO_RATIO_INC);
<span class="lineNum">      67 </span><span class="lineNoCov">          0 :         fp_horz_stretch = RREG32(RADEON_FP_HORZ_STRETCH) &amp;</span>
<span class="lineNum">      68 </span>            :                 (RADEON_HORZ_FP_LOOP_STRETCH |
<span class="lineNum">      69 </span>            :                  RADEON_HORZ_AUTO_RATIO_INC);
<span class="lineNum">      70 </span>            : 
<span class="lineNum">      71 </span>            :         crtc_more_cntl = 0;
<span class="lineNum">      72 </span><span class="lineNoCov">          0 :         if ((rdev-&gt;family == CHIP_RS100) ||</span>
<span class="lineNum">      73 </span><span class="lineNoCov">          0 :             (rdev-&gt;family == CHIP_RS200)) {</span>
<span class="lineNum">      74 </span>            :                 /* This is to workaround the asic bug for RMX, some versions
<span class="lineNum">      75 </span>            :                    of BIOS dosen't have this register initialized correctly. */
<span class="lineNum">      76 </span>            :                 crtc_more_cntl |= RADEON_CRTC_H_CUTOFF_ACTIVE_EN;
<span class="lineNum">      77 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">      78 </span>            : 
<span class="lineNum">      79 </span>            : 
<span class="lineNum">      80 </span><span class="lineNoCov">          0 :         fp_crtc_h_total_disp = ((((mode-&gt;crtc_htotal / 8) - 1) &amp; 0x3ff)</span>
<span class="lineNum">      81 </span><span class="lineNoCov">          0 :                                 | ((((mode-&gt;crtc_hdisplay / 8) - 1) &amp; 0x1ff) &lt;&lt; 16));</span>
<span class="lineNum">      82 </span>            : 
<span class="lineNum">      83 </span><span class="lineNoCov">          0 :         hsync_wid = (mode-&gt;crtc_hsync_end - mode-&gt;crtc_hsync_start) / 8;</span>
<span class="lineNum">      84 </span><span class="lineNoCov">          0 :         if (!hsync_wid)</span>
<span class="lineNum">      85 </span>            :                 hsync_wid = 1;
<span class="lineNum">      86 </span><span class="lineNoCov">          0 :         hsync_start = mode-&gt;crtc_hsync_start - 8;</span>
<span class="lineNum">      87 </span>            : 
<span class="lineNum">      88 </span><span class="lineNoCov">          0 :         fp_h_sync_strt_wid = ((hsync_start &amp; 0x1fff)</span>
<span class="lineNum">      89 </span><span class="lineNoCov">          0 :                               | ((hsync_wid &amp; 0x3f) &lt;&lt; 16)</span>
<span class="lineNum">      90 </span><span class="lineNoCov">          0 :                               | ((mode-&gt;flags &amp; DRM_MODE_FLAG_NHSYNC)</span>
<span class="lineNum">      91 </span>            :                                  ? RADEON_CRTC_H_SYNC_POL
<span class="lineNum">      92 </span>            :                                  : 0));
<span class="lineNum">      93 </span>            : 
<span class="lineNum">      94 </span><span class="lineNoCov">          0 :         fp_crtc_v_total_disp = (((mode-&gt;crtc_vtotal - 1) &amp; 0xffff)</span>
<span class="lineNum">      95 </span><span class="lineNoCov">          0 :                                 | ((mode-&gt;crtc_vdisplay - 1) &lt;&lt; 16));</span>
<span class="lineNum">      96 </span>            : 
<span class="lineNum">      97 </span><span class="lineNoCov">          0 :         vsync_wid = mode-&gt;crtc_vsync_end - mode-&gt;crtc_vsync_start;</span>
<span class="lineNum">      98 </span><span class="lineNoCov">          0 :         if (!vsync_wid)</span>
<span class="lineNum">      99 </span>            :                 vsync_wid = 1;
<span class="lineNum">     100 </span>            : 
<span class="lineNum">     101 </span><span class="lineNoCov">          0 :         fp_v_sync_strt_wid = (((mode-&gt;crtc_vsync_start - 1) &amp; 0xfff)</span>
<span class="lineNum">     102 </span><span class="lineNoCov">          0 :                               | ((vsync_wid &amp; 0x1f) &lt;&lt; 16)</span>
<span class="lineNum">     103 </span><span class="lineNoCov">          0 :                               | ((mode-&gt;flags &amp; DRM_MODE_FLAG_NVSYNC)</span>
<span class="lineNum">     104 </span>            :                                  ? RADEON_CRTC_V_SYNC_POL
<span class="lineNum">     105 </span>            :                                  : 0));
<span class="lineNum">     106 </span>            : 
<span class="lineNum">     107 </span>            :         fp_horz_vert_active = 0;
<span class="lineNum">     108 </span>            : 
<span class="lineNum">     109 </span><span class="lineNoCov">          0 :         if (native_mode-&gt;hdisplay == 0 ||</span>
<span class="lineNum">     110 </span><span class="lineNoCov">          0 :             native_mode-&gt;vdisplay == 0) {</span>
<span class="lineNum">     111 </span>            :                 hscale = false;
<span class="lineNum">     112 </span>            :                 vscale = false;
<span class="lineNum">     113 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">     114 </span><span class="lineNoCov">          0 :                 if (xres &gt; native_mode-&gt;hdisplay)</span>
<span class="lineNum">     115 </span><span class="lineNoCov">          0 :                         xres = native_mode-&gt;hdisplay;</span>
<span class="lineNum">     116 </span><span class="lineNoCov">          0 :                 if (yres &gt; native_mode-&gt;vdisplay)</span>
<span class="lineNum">     117 </span><span class="lineNoCov">          0 :                         yres = native_mode-&gt;vdisplay;</span>
<span class="lineNum">     118 </span>            : 
<span class="lineNum">     119 </span><span class="lineNoCov">          0 :                 if (xres == native_mode-&gt;hdisplay)</span>
<span class="lineNum">     120 </span><span class="lineNoCov">          0 :                         hscale = false;</span>
<span class="lineNum">     121 </span><span class="lineNoCov">          0 :                 if (yres == native_mode-&gt;vdisplay)</span>
<span class="lineNum">     122 </span><span class="lineNoCov">          0 :                         vscale = false;</span>
<span class="lineNum">     123 </span>            :         }
<span class="lineNum">     124 </span>            : 
<span class="lineNum">     125 </span><span class="lineNoCov">          0 :         switch (radeon_crtc-&gt;rmx_type) {</span>
<span class="lineNum">     126 </span>            :         case RMX_FULL:
<span class="lineNum">     127 </span>            :         case RMX_ASPECT:
<span class="lineNum">     128 </span><span class="lineNoCov">          0 :                 if (!hscale)</span>
<span class="lineNum">     129 </span><span class="lineNoCov">          0 :                         fp_horz_stretch |= ((xres/8-1) &lt;&lt; 16);</span>
<span class="lineNum">     130 </span>            :                 else {
<span class="lineNum">     131 </span><span class="lineNoCov">          0 :                         inc = (fp_horz_stretch &amp; RADEON_HORZ_AUTO_RATIO_INC) ? 1 : 0;</span>
<span class="lineNum">     132 </span><span class="lineNoCov">          0 :                         scale = ((xres + inc) * RADEON_HORZ_STRETCH_RATIO_MAX)</span>
<span class="lineNum">     133 </span><span class="lineNoCov">          0 :                                 / native_mode-&gt;hdisplay + 1;</span>
<span class="lineNum">     134 </span><span class="lineNoCov">          0 :                         fp_horz_stretch |= (((scale) &amp; RADEON_HORZ_STRETCH_RATIO_MASK) |</span>
<span class="lineNum">     135 </span><span class="lineNoCov">          0 :                                         RADEON_HORZ_STRETCH_BLEND |</span>
<span class="lineNum">     136 </span><span class="lineNoCov">          0 :                                         RADEON_HORZ_STRETCH_ENABLE |</span>
<span class="lineNum">     137 </span><span class="lineNoCov">          0 :                                         ((native_mode-&gt;hdisplay/8-1) &lt;&lt; 16));</span>
<span class="lineNum">     138 </span>            :                 }
<span class="lineNum">     139 </span>            : 
<span class="lineNum">     140 </span><span class="lineNoCov">          0 :                 if (!vscale)</span>
<span class="lineNum">     141 </span><span class="lineNoCov">          0 :                         fp_vert_stretch |= ((yres-1) &lt;&lt; 12);</span>
<span class="lineNum">     142 </span>            :                 else {
<span class="lineNum">     143 </span><span class="lineNoCov">          0 :                         inc = (fp_vert_stretch &amp; RADEON_VERT_AUTO_RATIO_INC) ? 1 : 0;</span>
<span class="lineNum">     144 </span><span class="lineNoCov">          0 :                         scale = ((yres + inc) * RADEON_VERT_STRETCH_RATIO_MAX)</span>
<span class="lineNum">     145 </span><span class="lineNoCov">          0 :                                 / native_mode-&gt;vdisplay + 1;</span>
<span class="lineNum">     146 </span><span class="lineNoCov">          0 :                         fp_vert_stretch |= (((scale) &amp; RADEON_VERT_STRETCH_RATIO_MASK) |</span>
<span class="lineNum">     147 </span><span class="lineNoCov">          0 :                                         RADEON_VERT_STRETCH_ENABLE |</span>
<span class="lineNum">     148 </span><span class="lineNoCov">          0 :                                         RADEON_VERT_STRETCH_BLEND |</span>
<span class="lineNum">     149 </span><span class="lineNoCov">          0 :                                         ((native_mode-&gt;vdisplay-1) &lt;&lt; 12));</span>
<span class="lineNum">     150 </span>            :                 }
<span class="lineNum">     151 </span>            :                 break;
<span class="lineNum">     152 </span>            :         case RMX_CENTER:
<span class="lineNum">     153 </span><span class="lineNoCov">          0 :                 fp_horz_stretch |= ((xres/8-1) &lt;&lt; 16);</span>
<span class="lineNum">     154 </span><span class="lineNoCov">          0 :                 fp_vert_stretch |= ((yres-1) &lt;&lt; 12);</span>
<span class="lineNum">     155 </span>            : 
<span class="lineNum">     156 </span><span class="lineNoCov">          0 :                 crtc_more_cntl |= (RADEON_CRTC_AUTO_HORZ_CENTER_EN |</span>
<span class="lineNum">     157 </span>            :                                 RADEON_CRTC_AUTO_VERT_CENTER_EN);
<span class="lineNum">     158 </span>            : 
<span class="lineNum">     159 </span><span class="lineNoCov">          0 :                 blank_width = (mode-&gt;crtc_hblank_end - mode-&gt;crtc_hblank_start) / 8;</span>
<span class="lineNum">     160 </span><span class="lineNoCov">          0 :                 if (blank_width &gt; 110)</span>
<span class="lineNum">     161 </span>            :                         blank_width = 110;
<span class="lineNum">     162 </span>            : 
<span class="lineNum">     163 </span><span class="lineNoCov">          0 :                 fp_crtc_h_total_disp = (((blank_width) &amp; 0x3ff)</span>
<span class="lineNum">     164 </span><span class="lineNoCov">          0 :                                 | ((((mode-&gt;crtc_hdisplay / 8) - 1) &amp; 0x1ff) &lt;&lt; 16));</span>
<span class="lineNum">     165 </span>            : 
<span class="lineNum">     166 </span><span class="lineNoCov">          0 :                 hsync_wid = (mode-&gt;crtc_hsync_end - mode-&gt;crtc_hsync_start) / 8;</span>
<span class="lineNum">     167 </span><span class="lineNoCov">          0 :                 if (!hsync_wid)</span>
<span class="lineNum">     168 </span>            :                         hsync_wid = 1;
<span class="lineNum">     169 </span>            : 
<span class="lineNum">     170 </span><span class="lineNoCov">          0 :                 fp_h_sync_strt_wid = ((((mode-&gt;crtc_hsync_start - mode-&gt;crtc_hblank_start) / 8) &amp; 0x1fff)</span>
<span class="lineNum">     171 </span><span class="lineNoCov">          0 :                                 | ((hsync_wid &amp; 0x3f) &lt;&lt; 16)</span>
<span class="lineNum">     172 </span><span class="lineNoCov">          0 :                                 | ((mode-&gt;flags &amp; DRM_MODE_FLAG_NHSYNC)</span>
<span class="lineNum">     173 </span>            :                                         ? RADEON_CRTC_H_SYNC_POL
<span class="lineNum">     174 </span>            :                                         : 0));
<span class="lineNum">     175 </span>            : 
<span class="lineNum">     176 </span><span class="lineNoCov">          0 :                 fp_crtc_v_total_disp = (((mode-&gt;crtc_vblank_end - mode-&gt;crtc_vblank_start) &amp; 0xffff)</span>
<span class="lineNum">     177 </span><span class="lineNoCov">          0 :                                 | ((mode-&gt;crtc_vdisplay - 1) &lt;&lt; 16));</span>
<span class="lineNum">     178 </span>            : 
<span class="lineNum">     179 </span><span class="lineNoCov">          0 :                 vsync_wid = mode-&gt;crtc_vsync_end - mode-&gt;crtc_vsync_start;</span>
<span class="lineNum">     180 </span><span class="lineNoCov">          0 :                 if (!vsync_wid)</span>
<span class="lineNum">     181 </span>            :                         vsync_wid = 1;
<span class="lineNum">     182 </span>            : 
<span class="lineNum">     183 </span><span class="lineNoCov">          0 :                 fp_v_sync_strt_wid = ((((mode-&gt;crtc_vsync_start - mode-&gt;crtc_vblank_start) &amp; 0xfff)</span>
<span class="lineNum">     184 </span><span class="lineNoCov">          0 :                                         | ((vsync_wid &amp; 0x1f) &lt;&lt; 16)</span>
<span class="lineNum">     185 </span><span class="lineNoCov">          0 :                                         | ((mode-&gt;flags &amp; DRM_MODE_FLAG_NVSYNC)</span>
<span class="lineNum">     186 </span>            :                                                 ? RADEON_CRTC_V_SYNC_POL
<span class="lineNum">     187 </span>            :                                                 : 0)));
<span class="lineNum">     188 </span>            : 
<span class="lineNum">     189 </span><span class="lineNoCov">          0 :                 fp_horz_vert_active = (((native_mode-&gt;vdisplay) &amp; 0xfff) |</span>
<span class="lineNum">     190 </span><span class="lineNoCov">          0 :                                 (((native_mode-&gt;hdisplay / 8) &amp; 0x1ff) &lt;&lt; 16));</span>
<span class="lineNum">     191 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     192 </span>            :         case RMX_OFF:
<span class="lineNum">     193 </span>            :         default:
<span class="lineNum">     194 </span><span class="lineNoCov">          0 :                 fp_horz_stretch |= ((xres/8-1) &lt;&lt; 16);</span>
<span class="lineNum">     195 </span><span class="lineNoCov">          0 :                 fp_vert_stretch |= ((yres-1) &lt;&lt; 12);</span>
<span class="lineNum">     196 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     197 </span>            :         }
<span class="lineNum">     198 </span>            : 
<span class="lineNum">     199 </span><span class="lineNoCov">          0 :         WREG32(RADEON_FP_HORZ_STRETCH,      fp_horz_stretch);</span>
<span class="lineNum">     200 </span><span class="lineNoCov">          0 :         WREG32(RADEON_FP_VERT_STRETCH,      fp_vert_stretch);</span>
<span class="lineNum">     201 </span><span class="lineNoCov">          0 :         WREG32(RADEON_CRTC_MORE_CNTL,       crtc_more_cntl);</span>
<span class="lineNum">     202 </span><span class="lineNoCov">          0 :         WREG32(RADEON_FP_HORZ_VERT_ACTIVE,  fp_horz_vert_active);</span>
<span class="lineNum">     203 </span><span class="lineNoCov">          0 :         WREG32(RADEON_FP_H_SYNC_STRT_WID,   fp_h_sync_strt_wid);</span>
<span class="lineNum">     204 </span><span class="lineNoCov">          0 :         WREG32(RADEON_FP_V_SYNC_STRT_WID,   fp_v_sync_strt_wid);</span>
<span class="lineNum">     205 </span><span class="lineNoCov">          0 :         WREG32(RADEON_FP_CRTC_H_TOTAL_DISP, fp_crtc_h_total_disp);</span>
<span class="lineNum">     206 </span><span class="lineNoCov">          0 :         WREG32(RADEON_FP_CRTC_V_TOTAL_DISP, fp_crtc_v_total_disp);</span>
<a name="207"><span class="lineNum">     207 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     208 </span>            : 
<span class="lineNum">     209 </span><span class="lineNoCov">          0 : static void radeon_pll_wait_for_read_update_complete(struct drm_device *dev)</span>
<span class="lineNum">     210 </span>            : {
<span class="lineNum">     211 </span><span class="lineNoCov">          0 :         struct radeon_device *rdev = dev-&gt;dev_private;</span>
<span class="lineNum">     212 </span>            :         int i = 0;
<span class="lineNum">     213 </span>            : 
<span class="lineNum">     214 </span>            :         /* FIXME: Certain revisions of R300 can't recover here.  Not sure of
<span class="lineNum">     215 </span>            :            the cause yet, but this workaround will mask the problem for now.
<span class="lineNum">     216 </span>            :            Other chips usually will pass at the very first test, so the
<span class="lineNum">     217 </span>            :            workaround shouldn't have any effect on them. */
<span class="lineNum">     218 </span><span class="lineNoCov">          0 :         for (i = 0;</span>
<span class="lineNum">     219 </span><span class="lineNoCov">          0 :              (i &lt; 10000 &amp;&amp;</span>
<span class="lineNum">     220 </span><span class="lineNoCov">          0 :               RREG32_PLL(RADEON_PPLL_REF_DIV) &amp; RADEON_PPLL_ATOMIC_UPDATE_R);</span>
<span class="lineNum">     221 </span><span class="lineNoCov">          0 :              i++);</span>
<a name="222"><span class="lineNum">     222 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     223 </span>            : 
<span class="lineNum">     224 </span><span class="lineNoCov">          0 : static void radeon_pll_write_update(struct drm_device *dev)</span>
<span class="lineNum">     225 </span>            : {
<span class="lineNum">     226 </span><span class="lineNoCov">          0 :         struct radeon_device *rdev = dev-&gt;dev_private;</span>
<span class="lineNum">     227 </span>            : 
<span class="lineNum">     228 </span><span class="lineNoCov">          0 :         while (RREG32_PLL(RADEON_PPLL_REF_DIV) &amp; RADEON_PPLL_ATOMIC_UPDATE_R);</span>
<span class="lineNum">     229 </span>            : 
<span class="lineNum">     230 </span><span class="lineNoCov">          0 :         WREG32_PLL_P(RADEON_PPLL_REF_DIV,</span>
<span class="lineNum">     231 </span>            :                            RADEON_PPLL_ATOMIC_UPDATE_W,
<span class="lineNum">     232 </span>            :                            ~(RADEON_PPLL_ATOMIC_UPDATE_W));
<a name="233"><span class="lineNum">     233 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     234 </span>            : 
<span class="lineNum">     235 </span><span class="lineNoCov">          0 : static void radeon_pll2_wait_for_read_update_complete(struct drm_device *dev)</span>
<span class="lineNum">     236 </span>            : {
<span class="lineNum">     237 </span><span class="lineNoCov">          0 :         struct radeon_device *rdev = dev-&gt;dev_private;</span>
<span class="lineNum">     238 </span>            :         int i = 0;
<span class="lineNum">     239 </span>            : 
<span class="lineNum">     240 </span>            : 
<span class="lineNum">     241 </span>            :         /* FIXME: Certain revisions of R300 can't recover here.  Not sure of
<span class="lineNum">     242 </span>            :            the cause yet, but this workaround will mask the problem for now.
<span class="lineNum">     243 </span>            :            Other chips usually will pass at the very first test, so the
<span class="lineNum">     244 </span>            :            workaround shouldn't have any effect on them. */
<span class="lineNum">     245 </span><span class="lineNoCov">          0 :         for (i = 0;</span>
<span class="lineNum">     246 </span><span class="lineNoCov">          0 :              (i &lt; 10000 &amp;&amp;</span>
<span class="lineNum">     247 </span><span class="lineNoCov">          0 :               RREG32_PLL(RADEON_P2PLL_REF_DIV) &amp; RADEON_P2PLL_ATOMIC_UPDATE_R);</span>
<span class="lineNum">     248 </span><span class="lineNoCov">          0 :              i++);</span>
<a name="249"><span class="lineNum">     249 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     250 </span>            : 
<span class="lineNum">     251 </span><span class="lineNoCov">          0 : static void radeon_pll2_write_update(struct drm_device *dev)</span>
<span class="lineNum">     252 </span>            : {
<span class="lineNum">     253 </span><span class="lineNoCov">          0 :         struct radeon_device *rdev = dev-&gt;dev_private;</span>
<span class="lineNum">     254 </span>            : 
<span class="lineNum">     255 </span><span class="lineNoCov">          0 :         while (RREG32_PLL(RADEON_P2PLL_REF_DIV) &amp; RADEON_P2PLL_ATOMIC_UPDATE_R);</span>
<span class="lineNum">     256 </span>            : 
<span class="lineNum">     257 </span><span class="lineNoCov">          0 :         WREG32_PLL_P(RADEON_P2PLL_REF_DIV,</span>
<span class="lineNum">     258 </span>            :                            RADEON_P2PLL_ATOMIC_UPDATE_W,
<span class="lineNum">     259 </span>            :                            ~(RADEON_P2PLL_ATOMIC_UPDATE_W));
<a name="260"><span class="lineNum">     260 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     261 </span>            : 
<span class="lineNum">     262 </span><span class="lineNoCov">          0 : static uint8_t radeon_compute_pll_gain(uint16_t ref_freq, uint16_t ref_div,</span>
<span class="lineNum">     263 </span>            :                                        uint16_t fb_div)
<span class="lineNum">     264 </span>            : {
<span class="lineNum">     265 </span>            :         unsigned int vcoFreq;
<span class="lineNum">     266 </span>            : 
<span class="lineNum">     267 </span><span class="lineNoCov">          0 :         if (!ref_div)</span>
<span class="lineNum">     268 </span><span class="lineNoCov">          0 :                 return 1;</span>
<span class="lineNum">     269 </span>            : 
<span class="lineNum">     270 </span><span class="lineNoCov">          0 :         vcoFreq = ((unsigned)ref_freq * fb_div) / ref_div;</span>
<span class="lineNum">     271 </span>            : 
<span class="lineNum">     272 </span>            :         /*
<span class="lineNum">     273 </span>            :          * This is horribly crude: the VCO frequency range is divided into
<span class="lineNum">     274 </span>            :          * 3 parts, each part having a fixed PLL gain value.
<span class="lineNum">     275 </span>            :          */
<span class="lineNum">     276 </span><span class="lineNoCov">          0 :         if (vcoFreq &gt;= 30000)</span>
<span class="lineNum">     277 </span>            :                 /*
<span class="lineNum">     278 </span>            :                  * [300..max] MHz : 7
<span class="lineNum">     279 </span>            :                  */
<span class="lineNum">     280 </span><span class="lineNoCov">          0 :                 return 7;</span>
<span class="lineNum">     281 </span><span class="lineNoCov">          0 :         else if (vcoFreq &gt;= 18000)</span>
<span class="lineNum">     282 </span>            :                 /*
<span class="lineNum">     283 </span>            :                  * [180..300) MHz : 4
<span class="lineNum">     284 </span>            :                  */
<span class="lineNum">     285 </span><span class="lineNoCov">          0 :                 return 4;</span>
<span class="lineNum">     286 </span>            :         else
<span class="lineNum">     287 </span>            :                 /*
<span class="lineNum">     288 </span>            :                  * [0..180) MHz : 1
<span class="lineNum">     289 </span>            :                  */
<span class="lineNum">     290 </span><span class="lineNoCov">          0 :                 return 1;</span>
<a name="291"><span class="lineNum">     291 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     292 </span>            : 
<span class="lineNum">     293 </span><span class="lineNoCov">          0 : static void radeon_crtc_dpms(struct drm_crtc *crtc, int mode)</span>
<span class="lineNum">     294 </span>            : {
<span class="lineNum">     295 </span><span class="lineNoCov">          0 :         struct radeon_crtc *radeon_crtc = to_radeon_crtc(crtc);</span>
<span class="lineNum">     296 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;dev;</span>
<span class="lineNum">     297 </span><span class="lineNoCov">          0 :         struct radeon_device *rdev = dev-&gt;dev_private;</span>
<span class="lineNum">     298 </span>            :         uint32_t crtc_ext_cntl = 0;
<span class="lineNum">     299 </span>            :         uint32_t mask;
<span class="lineNum">     300 </span>            : 
<span class="lineNum">     301 </span><span class="lineNoCov">          0 :         if (radeon_crtc-&gt;crtc_id)</span>
<span class="lineNum">     302 </span><span class="lineNoCov">          0 :                 mask = (RADEON_CRTC2_DISP_DIS |</span>
<span class="lineNum">     303 </span>            :                         RADEON_CRTC2_VSYNC_DIS |
<span class="lineNum">     304 </span>            :                         RADEON_CRTC2_HSYNC_DIS |
<span class="lineNum">     305 </span>            :                         RADEON_CRTC2_DISP_REQ_EN_B);
<span class="lineNum">     306 </span>            :         else
<span class="lineNum">     307 </span>            :                 mask = (RADEON_CRTC_DISPLAY_DIS |
<span class="lineNum">     308 </span>            :                         RADEON_CRTC_VSYNC_DIS |
<span class="lineNum">     309 </span>            :                         RADEON_CRTC_HSYNC_DIS);
<span class="lineNum">     310 </span>            : 
<span class="lineNum">     311 </span>            :         /*
<span class="lineNum">     312 </span>            :          * On all dual CRTC GPUs this bit controls the CRTC of the primary DAC.
<span class="lineNum">     313 </span>            :          * Therefore it is set in the DAC DMPS function.
<span class="lineNum">     314 </span>            :          * This is different for GPU's with a single CRTC but a primary and a
<span class="lineNum">     315 </span>            :          * TV DAC: here it controls the single CRTC no matter where it is
<span class="lineNum">     316 </span>            :          * routed. Therefore we set it here.
<span class="lineNum">     317 </span>            :          */
<span class="lineNum">     318 </span><span class="lineNoCov">          0 :         if (rdev-&gt;flags &amp; RADEON_SINGLE_CRTC)</span>
<span class="lineNum">     319 </span><span class="lineNoCov">          0 :                 crtc_ext_cntl = RADEON_CRTC_CRT_ON;</span>
<span class="lineNum">     320 </span>            :         
<span class="lineNum">     321 </span><span class="lineNoCov">          0 :         switch (mode) {</span>
<span class="lineNum">     322 </span>            :         case DRM_MODE_DPMS_ON:
<span class="lineNum">     323 </span><span class="lineNoCov">          0 :                 radeon_crtc-&gt;enabled = true;</span>
<span class="lineNum">     324 </span>            :                 /* adjust pm to dpms changes BEFORE enabling crtcs */
<span class="lineNum">     325 </span><span class="lineNoCov">          0 :                 radeon_pm_compute_clocks(rdev);</span>
<span class="lineNum">     326 </span><span class="lineNoCov">          0 :                 if (radeon_crtc-&gt;crtc_id)</span>
<span class="lineNum">     327 </span><span class="lineNoCov">          0 :                         WREG32_P(RADEON_CRTC2_GEN_CNTL, RADEON_CRTC2_EN, ~(RADEON_CRTC2_EN | mask));</span>
<span class="lineNum">     328 </span>            :                 else {
<span class="lineNum">     329 </span><span class="lineNoCov">          0 :                         WREG32_P(RADEON_CRTC_GEN_CNTL, RADEON_CRTC_EN, ~(RADEON_CRTC_EN |</span>
<span class="lineNum">     330 </span>            :                                                                          RADEON_CRTC_DISP_REQ_EN_B));
<span class="lineNum">     331 </span><span class="lineNoCov">          0 :                         WREG32_P(RADEON_CRTC_EXT_CNTL, crtc_ext_cntl, ~(mask | crtc_ext_cntl));</span>
<span class="lineNum">     332 </span>            :                 }
<span class="lineNum">     333 </span><span class="lineNoCov">          0 :                 drm_vblank_post_modeset(dev, radeon_crtc-&gt;crtc_id);</span>
<span class="lineNum">     334 </span>            :                 /* Make sure vblank interrupt is still enabled if needed */
<span class="lineNum">     335 </span><span class="lineNoCov">          0 :                 radeon_irq_set(rdev);</span>
<span class="lineNum">     336 </span><span class="lineNoCov">          0 :                 radeon_crtc_load_lut(crtc);</span>
<span class="lineNum">     337 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     338 </span>            :         case DRM_MODE_DPMS_STANDBY:
<span class="lineNum">     339 </span>            :         case DRM_MODE_DPMS_SUSPEND:
<span class="lineNum">     340 </span>            :         case DRM_MODE_DPMS_OFF:
<span class="lineNum">     341 </span><span class="lineNoCov">          0 :                 drm_vblank_pre_modeset(dev, radeon_crtc-&gt;crtc_id);</span>
<span class="lineNum">     342 </span><span class="lineNoCov">          0 :                 if (radeon_crtc-&gt;crtc_id)</span>
<span class="lineNum">     343 </span><span class="lineNoCov">          0 :                         WREG32_P(RADEON_CRTC2_GEN_CNTL, mask, ~(RADEON_CRTC2_EN | mask));</span>
<span class="lineNum">     344 </span>            :                 else {
<span class="lineNum">     345 </span><span class="lineNoCov">          0 :                         WREG32_P(RADEON_CRTC_GEN_CNTL, RADEON_CRTC_DISP_REQ_EN_B, ~(RADEON_CRTC_EN |</span>
<span class="lineNum">     346 </span>            :                                                                                     RADEON_CRTC_DISP_REQ_EN_B));
<span class="lineNum">     347 </span><span class="lineNoCov">          0 :                         WREG32_P(RADEON_CRTC_EXT_CNTL, mask, ~(mask | crtc_ext_cntl));</span>
<span class="lineNum">     348 </span>            :                 }
<span class="lineNum">     349 </span><span class="lineNoCov">          0 :                 radeon_crtc-&gt;enabled = false;</span>
<span class="lineNum">     350 </span>            :                 /* adjust pm to dpms changes AFTER disabling crtcs */
<span class="lineNum">     351 </span><span class="lineNoCov">          0 :                 radeon_pm_compute_clocks(rdev);</span>
<span class="lineNum">     352 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     353 </span>            :         }
<a name="354"><span class="lineNum">     354 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     355 </span>            : 
<span class="lineNum">     356 </span><span class="lineNoCov">          0 : int radeon_crtc_set_base(struct drm_crtc *crtc, int x, int y,</span>
<span class="lineNum">     357 </span>            :                          struct drm_framebuffer *old_fb)
<span class="lineNum">     358 </span>            : {
<span class="lineNum">     359 </span><span class="lineNoCov">          0 :         return radeon_crtc_do_set_base(crtc, old_fb, x, y, 0);</span>
<a name="360"><span class="lineNum">     360 </span>            : }</a>
<span class="lineNum">     361 </span>            : 
<span class="lineNum">     362 </span><span class="lineNoCov">          0 : int radeon_crtc_set_base_atomic(struct drm_crtc *crtc,</span>
<span class="lineNum">     363 </span>            :                                 struct drm_framebuffer *fb,
<span class="lineNum">     364 </span>            :                                 int x, int y, enum mode_set_atomic state)
<span class="lineNum">     365 </span>            : {
<span class="lineNum">     366 </span><span class="lineNoCov">          0 :         return radeon_crtc_do_set_base(crtc, fb, x, y, 1);</span>
<a name="367"><span class="lineNum">     367 </span>            : }</a>
<span class="lineNum">     368 </span>            : 
<span class="lineNum">     369 </span><span class="lineNoCov">          0 : int radeon_crtc_do_set_base(struct drm_crtc *crtc,</span>
<span class="lineNum">     370 </span>            :                          struct drm_framebuffer *fb,
<span class="lineNum">     371 </span>            :                          int x, int y, int atomic)
<span class="lineNum">     372 </span>            : {
<span class="lineNum">     373 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;dev;</span>
<span class="lineNum">     374 </span><span class="lineNoCov">          0 :         struct radeon_device *rdev = dev-&gt;dev_private;</span>
<span class="lineNum">     375 </span><span class="lineNoCov">          0 :         struct radeon_crtc *radeon_crtc = to_radeon_crtc(crtc);</span>
<span class="lineNum">     376 </span>            :         struct radeon_framebuffer *radeon_fb;
<span class="lineNum">     377 </span>            :         struct drm_framebuffer *target_fb;
<span class="lineNum">     378 </span>            :         struct drm_gem_object *obj;
<span class="lineNum">     379 </span>            :         struct radeon_bo *rbo;
<span class="lineNum">     380 </span><span class="lineNoCov">          0 :         uint64_t base;</span>
<span class="lineNum">     381 </span>            :         uint32_t crtc_offset, crtc_offset_cntl, crtc_tile_x0_y0 = 0;
<span class="lineNum">     382 </span>            :         uint32_t crtc_pitch, pitch_pixels;
<span class="lineNum">     383 </span><span class="lineNoCov">          0 :         uint32_t tiling_flags;</span>
<span class="lineNum">     384 </span>            :         int format;
<span class="lineNum">     385 </span>            :         uint32_t gen_cntl_reg, gen_cntl_val;
<span class="lineNum">     386 </span>            :         int r;
<span class="lineNum">     387 </span>            : 
<span class="lineNum">     388 </span>            :         DRM_DEBUG_KMS(&quot;\n&quot;);
<span class="lineNum">     389 </span>            :         /* no fb bound */
<span class="lineNum">     390 </span><span class="lineNoCov">          0 :         if (!atomic &amp;&amp; !crtc-&gt;primary-&gt;fb) {</span>
<span class="lineNum">     391 </span>            :                 DRM_DEBUG_KMS(&quot;No FB bound\n&quot;);
<span class="lineNum">     392 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">     393 </span>            :         }
<span class="lineNum">     394 </span>            : 
<span class="lineNum">     395 </span><span class="lineNoCov">          0 :         if (atomic) {</span>
<span class="lineNum">     396 </span><span class="lineNoCov">          0 :                 radeon_fb = to_radeon_framebuffer(fb);</span>
<span class="lineNum">     397 </span>            :                 target_fb = fb;
<span class="lineNum">     398 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     399 </span>            :         else {
<span class="lineNum">     400 </span><span class="lineNoCov">          0 :                 radeon_fb = to_radeon_framebuffer(crtc-&gt;primary-&gt;fb);</span>
<span class="lineNum">     401 </span>            :                 target_fb = crtc-&gt;primary-&gt;fb;
<span class="lineNum">     402 </span>            :         }
<span class="lineNum">     403 </span>            : 
<span class="lineNum">     404 </span><span class="lineNoCov">          0 :         switch (target_fb-&gt;bits_per_pixel) {</span>
<span class="lineNum">     405 </span>            :         case 8:
<span class="lineNum">     406 </span>            :                 format = 2;
<span class="lineNum">     407 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     408 </span>            :         case 15:      /*  555 */
<span class="lineNum">     409 </span>            :                 format = 3;
<span class="lineNum">     410 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     411 </span>            :         case 16:      /*  565 */
<span class="lineNum">     412 </span>            :                 format = 4;
<span class="lineNum">     413 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     414 </span>            :         case 24:      /*  RGB */
<span class="lineNum">     415 </span>            :                 format = 5;
<span class="lineNum">     416 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     417 </span>            :         case 32:      /* xRGB */
<span class="lineNum">     418 </span>            :                 format = 6;
<span class="lineNum">     419 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     420 </span>            :         default:
<span class="lineNum">     421 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">     422 </span>            :         }
<span class="lineNum">     423 </span>            : 
<span class="lineNum">     424 </span>            :         /* Pin framebuffer &amp; get tilling informations */
<span class="lineNum">     425 </span><span class="lineNoCov">          0 :         obj = radeon_fb-&gt;obj;</span>
<span class="lineNum">     426 </span><span class="lineNoCov">          0 :         rbo = gem_to_radeon_bo(obj);</span>
<span class="lineNum">     427 </span>            : retry:
<span class="lineNum">     428 </span><span class="lineNoCov">          0 :         r = radeon_bo_reserve(rbo, false);</span>
<span class="lineNum">     429 </span><span class="lineNoCov">          0 :         if (unlikely(r != 0))</span>
<span class="lineNum">     430 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">     431 </span>            :         /* Only 27 bit offset for legacy CRTC */
<span class="lineNum">     432 </span><span class="lineNoCov">          0 :         r = radeon_bo_pin_restricted(rbo, RADEON_GEM_DOMAIN_VRAM, 1 &lt;&lt; 27,</span>
<span class="lineNum">     433 </span>            :                                      &amp;base);
<span class="lineNum">     434 </span><span class="lineNoCov">          0 :         if (unlikely(r != 0)) {</span>
<span class="lineNum">     435 </span><span class="lineNoCov">          0 :                 radeon_bo_unreserve(rbo);</span>
<span class="lineNum">     436 </span>            : 
<span class="lineNum">     437 </span>            :                 /* On old GPU like RN50 with little vram pining can fails because
<span class="lineNum">     438 </span>            :                  * current fb is taking all space needed. So instead of unpining
<span class="lineNum">     439 </span>            :                  * the old buffer after pining the new one, first unpin old one
<span class="lineNum">     440 </span>            :                  * and then retry pining new one.
<span class="lineNum">     441 </span>            :                  *
<span class="lineNum">     442 </span>            :                  * As only master can set mode only master can pin and it is
<span class="lineNum">     443 </span>            :                  * unlikely the master client will race with itself especialy
<span class="lineNum">     444 </span>            :                  * on those old gpu with single crtc.
<span class="lineNum">     445 </span>            :                  *
<span class="lineNum">     446 </span>            :                  * We don't shutdown the display controller because new buffer
<span class="lineNum">     447 </span>            :                  * will end up in same spot.
<span class="lineNum">     448 </span>            :                  */
<span class="lineNum">     449 </span><span class="lineNoCov">          0 :                 if (!atomic &amp;&amp; fb &amp;&amp; fb != crtc-&gt;primary-&gt;fb) {</span>
<span class="lineNum">     450 </span>            :                         struct radeon_bo *old_rbo;
<span class="lineNum">     451 </span>            :                         unsigned long nsize, osize;
<span class="lineNum">     452 </span>            : 
<span class="lineNum">     453 </span><span class="lineNoCov">          0 :                         old_rbo = gem_to_radeon_bo(to_radeon_framebuffer(fb)-&gt;obj);</span>
<span class="lineNum">     454 </span><span class="lineNoCov">          0 :                         osize = radeon_bo_size(old_rbo);</span>
<span class="lineNum">     455 </span><span class="lineNoCov">          0 :                         nsize = radeon_bo_size(rbo);</span>
<span class="lineNum">     456 </span><span class="lineNoCov">          0 :                         if (nsize &lt;= osize &amp;&amp; !radeon_bo_reserve(old_rbo, false)) {</span>
<span class="lineNum">     457 </span><span class="lineNoCov">          0 :                                 radeon_bo_unpin(old_rbo);</span>
<span class="lineNum">     458 </span><span class="lineNoCov">          0 :                                 radeon_bo_unreserve(old_rbo);</span>
<span class="lineNum">     459 </span>            :                                 fb = NULL;
<span class="lineNum">     460 </span><span class="lineNoCov">          0 :                                 goto retry;</span>
<span class="lineNum">     461 </span>            :                         }
<span class="lineNum">     462 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">     463 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">     464 </span>            :         }
<span class="lineNum">     465 </span><span class="lineNoCov">          0 :         radeon_bo_get_tiling_flags(rbo, &amp;tiling_flags, NULL);</span>
<span class="lineNum">     466 </span><span class="lineNoCov">          0 :         radeon_bo_unreserve(rbo);</span>
<span class="lineNum">     467 </span><span class="lineNoCov">          0 :         if (tiling_flags &amp; RADEON_TILING_MICRO)</span>
<span class="lineNum">     468 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;trying to scanout microtiled buffer\n&quot;);</span>
<span class="lineNum">     469 </span>            : 
<span class="lineNum">     470 </span>            :         /* if scanout was in GTT this really wouldn't work */
<span class="lineNum">     471 </span>            :         /* crtc offset is from display base addr not FB location */
<span class="lineNum">     472 </span><span class="lineNoCov">          0 :         radeon_crtc-&gt;legacy_display_base_addr = rdev-&gt;mc.vram_start;</span>
<span class="lineNum">     473 </span>            : 
<span class="lineNum">     474 </span><span class="lineNoCov">          0 :         base -= radeon_crtc-&gt;legacy_display_base_addr;</span>
<span class="lineNum">     475 </span>            : 
<span class="lineNum">     476 </span>            :         crtc_offset_cntl = 0;
<span class="lineNum">     477 </span>            : 
<span class="lineNum">     478 </span><span class="lineNoCov">          0 :         pitch_pixels = target_fb-&gt;pitches[0] / (target_fb-&gt;bits_per_pixel / 8);</span>
<span class="lineNum">     479 </span><span class="lineNoCov">          0 :         crtc_pitch  = (((pitch_pixels * target_fb-&gt;bits_per_pixel) +</span>
<span class="lineNum">     480 </span><span class="lineNoCov">          0 :                         ((target_fb-&gt;bits_per_pixel * 8) - 1)) /</span>
<span class="lineNum">     481 </span>            :                        (target_fb-&gt;bits_per_pixel * 8));
<span class="lineNum">     482 </span><span class="lineNoCov">          0 :         crtc_pitch |= crtc_pitch &lt;&lt; 16;</span>
<span class="lineNum">     483 </span>            : 
<span class="lineNum">     484 </span>            :         crtc_offset_cntl |= RADEON_CRTC_GUI_TRIG_OFFSET_LEFT_EN;
<span class="lineNum">     485 </span><span class="lineNoCov">          0 :         if (tiling_flags &amp; RADEON_TILING_MACRO) {</span>
<span class="lineNum">     486 </span><span class="lineNoCov">          0 :                 if (ASIC_IS_R300(rdev))</span>
<span class="lineNum">     487 </span><span class="lineNoCov">          0 :                         crtc_offset_cntl |= (R300_CRTC_X_Y_MODE_EN |</span>
<span class="lineNum">     488 </span>            :                                              R300_CRTC_MICRO_TILE_BUFFER_DIS |
<span class="lineNum">     489 </span>            :                                              R300_CRTC_MACRO_TILE_EN);
<span class="lineNum">     490 </span>            :                 else
<span class="lineNum">     491 </span>            :                         crtc_offset_cntl |= RADEON_CRTC_TILE_EN;
<span class="lineNum">     492 </span>            :         } else {
<span class="lineNum">     493 </span><span class="lineNoCov">          0 :                 if (ASIC_IS_R300(rdev))</span>
<span class="lineNum">     494 </span><span class="lineNoCov">          0 :                         crtc_offset_cntl &amp;= ~(R300_CRTC_X_Y_MODE_EN |</span>
<span class="lineNum">     495 </span>            :                                               R300_CRTC_MICRO_TILE_BUFFER_DIS |
<span class="lineNum">     496 </span>            :                                               R300_CRTC_MACRO_TILE_EN);
<span class="lineNum">     497 </span>            :                 else
<span class="lineNum">     498 </span>            :                         crtc_offset_cntl &amp;= ~RADEON_CRTC_TILE_EN;
<span class="lineNum">     499 </span>            :         }
<span class="lineNum">     500 </span>            : 
<span class="lineNum">     501 </span><span class="lineNoCov">          0 :         if (tiling_flags &amp; RADEON_TILING_MACRO) {</span>
<span class="lineNum">     502 </span><span class="lineNoCov">          0 :                 if (ASIC_IS_R300(rdev)) {</span>
<span class="lineNum">     503 </span><span class="lineNoCov">          0 :                         crtc_tile_x0_y0 = x | (y &lt;&lt; 16);</span>
<span class="lineNum">     504 </span><span class="lineNoCov">          0 :                         base &amp;= ~0x7ff;</span>
<span class="lineNum">     505 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">     506 </span><span class="lineNoCov">          0 :                         int byteshift = target_fb-&gt;bits_per_pixel &gt;&gt; 4;</span>
<span class="lineNum">     507 </span><span class="lineNoCov">          0 :                         int tile_addr = (((y &gt;&gt; 3) * pitch_pixels +  x) &gt;&gt; (8 - byteshift)) &lt;&lt; 11;</span>
<span class="lineNum">     508 </span><span class="lineNoCov">          0 :                         base += tile_addr + ((x &lt;&lt; byteshift) % 256) + ((y % 8) &lt;&lt; 8);</span>
<span class="lineNum">     509 </span><span class="lineNoCov">          0 :                         crtc_offset_cntl |= (y % 16);</span>
<span class="lineNum">     510 </span>            :                 }
<span class="lineNum">     511 </span>            :         } else {
<span class="lineNum">     512 </span><span class="lineNoCov">          0 :                 int offset = y * pitch_pixels + x;</span>
<span class="lineNum">     513 </span><span class="lineNoCov">          0 :                 switch (target_fb-&gt;bits_per_pixel) {</span>
<span class="lineNum">     514 </span>            :                 case 8:
<span class="lineNum">     515 </span>            :                         offset *= 1;
<span class="lineNum">     516 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     517 </span>            :                 case 15:
<span class="lineNum">     518 </span>            :                 case 16:
<span class="lineNum">     519 </span><span class="lineNoCov">          0 :                         offset *= 2;</span>
<span class="lineNum">     520 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     521 </span>            :                 case 24:
<span class="lineNum">     522 </span><span class="lineNoCov">          0 :                         offset *= 3;</span>
<span class="lineNum">     523 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     524 </span>            :                 case 32:
<span class="lineNum">     525 </span><span class="lineNoCov">          0 :                         offset *= 4;</span>
<span class="lineNum">     526 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     527 </span>            :                 default:
<span class="lineNum">     528 </span><span class="lineNoCov">          0 :                         return false;</span>
<span class="lineNum">     529 </span>            :                 }
<span class="lineNum">     530 </span><span class="lineNoCov">          0 :                 base += offset;</span>
<span class="lineNum">     531 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     532 </span>            : 
<span class="lineNum">     533 </span><span class="lineNoCov">          0 :         base &amp;= ~7;</span>
<span class="lineNum">     534 </span>            : 
<span class="lineNum">     535 </span><span class="lineNoCov">          0 :         if (radeon_crtc-&gt;crtc_id == 1)</span>
<span class="lineNum">     536 </span><span class="lineNoCov">          0 :                 gen_cntl_reg = RADEON_CRTC2_GEN_CNTL;</span>
<span class="lineNum">     537 </span>            :         else
<span class="lineNum">     538 </span>            :                 gen_cntl_reg = RADEON_CRTC_GEN_CNTL;
<span class="lineNum">     539 </span>            : 
<span class="lineNum">     540 </span><span class="lineNoCov">          0 :         gen_cntl_val = RREG32(gen_cntl_reg);</span>
<span class="lineNum">     541 </span><span class="lineNoCov">          0 :         gen_cntl_val &amp;= ~(0xf &lt;&lt; 8);</span>
<span class="lineNum">     542 </span><span class="lineNoCov">          0 :         gen_cntl_val |= (format &lt;&lt; 8);</span>
<span class="lineNum">     543 </span><span class="lineNoCov">          0 :         gen_cntl_val &amp;= ~RADEON_CRTC_VSTAT_MODE_MASK;</span>
<span class="lineNum">     544 </span><span class="lineNoCov">          0 :         WREG32(gen_cntl_reg, gen_cntl_val);</span>
<span class="lineNum">     545 </span>            : 
<span class="lineNum">     546 </span><span class="lineNoCov">          0 :         crtc_offset = (u32)base;</span>
<span class="lineNum">     547 </span>            : 
<span class="lineNum">     548 </span><span class="lineNoCov">          0 :         WREG32(RADEON_DISPLAY_BASE_ADDR + radeon_crtc-&gt;crtc_offset, radeon_crtc-&gt;legacy_display_base_addr);</span>
<span class="lineNum">     549 </span>            : 
<span class="lineNum">     550 </span><span class="lineNoCov">          0 :         if (ASIC_IS_R300(rdev)) {</span>
<span class="lineNum">     551 </span><span class="lineNoCov">          0 :                 if (radeon_crtc-&gt;crtc_id)</span>
<span class="lineNum">     552 </span><span class="lineNoCov">          0 :                         WREG32(R300_CRTC2_TILE_X0_Y0, crtc_tile_x0_y0);</span>
<span class="lineNum">     553 </span>            :                 else
<span class="lineNum">     554 </span><span class="lineNoCov">          0 :                         WREG32(R300_CRTC_TILE_X0_Y0, crtc_tile_x0_y0);</span>
<span class="lineNum">     555 </span>            :         }
<span class="lineNum">     556 </span><span class="lineNoCov">          0 :         WREG32(RADEON_CRTC_OFFSET_CNTL + radeon_crtc-&gt;crtc_offset, crtc_offset_cntl);</span>
<span class="lineNum">     557 </span><span class="lineNoCov">          0 :         WREG32(RADEON_CRTC_OFFSET + radeon_crtc-&gt;crtc_offset, crtc_offset);</span>
<span class="lineNum">     558 </span><span class="lineNoCov">          0 :         WREG32(RADEON_CRTC_PITCH + radeon_crtc-&gt;crtc_offset, crtc_pitch);</span>
<span class="lineNum">     559 </span>            : 
<span class="lineNum">     560 </span><span class="lineNoCov">          0 :         if (!atomic &amp;&amp; fb &amp;&amp; fb != crtc-&gt;primary-&gt;fb) {</span>
<span class="lineNum">     561 </span><span class="lineNoCov">          0 :                 radeon_fb = to_radeon_framebuffer(fb);</span>
<span class="lineNum">     562 </span><span class="lineNoCov">          0 :                 rbo = gem_to_radeon_bo(radeon_fb-&gt;obj);</span>
<span class="lineNum">     563 </span><span class="lineNoCov">          0 :                 r = radeon_bo_reserve(rbo, false);</span>
<span class="lineNum">     564 </span><span class="lineNoCov">          0 :                 if (unlikely(r != 0))</span>
<span class="lineNum">     565 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">     566 </span><span class="lineNoCov">          0 :                 radeon_bo_unpin(rbo);</span>
<span class="lineNum">     567 </span><span class="lineNoCov">          0 :                 radeon_bo_unreserve(rbo);</span>
<span class="lineNum">     568 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     569 </span>            : 
<span class="lineNum">     570 </span>            :         /* Bytes per pixel may have changed */
<span class="lineNum">     571 </span><span class="lineNoCov">          0 :         radeon_bandwidth_update(rdev);</span>
<span class="lineNum">     572 </span>            : 
<span class="lineNum">     573 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="574"><span class="lineNum">     574 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     575 </span>            : 
<span class="lineNum">     576 </span><span class="lineNoCov">          0 : static bool radeon_set_crtc_timing(struct drm_crtc *crtc, struct drm_display_mode *mode)</span>
<span class="lineNum">     577 </span>            : {
<span class="lineNum">     578 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;dev;</span>
<span class="lineNum">     579 </span><span class="lineNoCov">          0 :         struct radeon_device *rdev = dev-&gt;dev_private;</span>
<span class="lineNum">     580 </span><span class="lineNoCov">          0 :         struct radeon_crtc *radeon_crtc = to_radeon_crtc(crtc);</span>
<span class="lineNum">     581 </span>            :         struct drm_encoder *encoder;
<span class="lineNum">     582 </span>            :         int format;
<span class="lineNum">     583 </span>            :         int hsync_start;
<span class="lineNum">     584 </span>            :         int hsync_wid;
<span class="lineNum">     585 </span>            :         int vsync_wid;
<span class="lineNum">     586 </span><span class="lineNoCov">          0 :         uint32_t crtc_h_total_disp;</span>
<span class="lineNum">     587 </span><span class="lineNoCov">          0 :         uint32_t crtc_h_sync_strt_wid;</span>
<span class="lineNum">     588 </span><span class="lineNoCov">          0 :         uint32_t crtc_v_total_disp;</span>
<span class="lineNum">     589 </span><span class="lineNoCov">          0 :         uint32_t crtc_v_sync_strt_wid;</span>
<span class="lineNum">     590 </span>            :         bool is_tv = false;
<span class="lineNum">     591 </span>            : 
<span class="lineNum">     592 </span>            :         DRM_DEBUG_KMS(&quot;\n&quot;);
<span class="lineNum">     593 </span><span class="lineNoCov">          0 :         list_for_each_entry(encoder, &amp;dev-&gt;mode_config.encoder_list, head) {</span>
<span class="lineNum">     594 </span><span class="lineNoCov">          0 :                 if (encoder-&gt;crtc == crtc) {</span>
<span class="lineNum">     595 </span><span class="lineNoCov">          0 :                         struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);</span>
<span class="lineNum">     596 </span><span class="lineNoCov">          0 :                         if (radeon_encoder-&gt;active_device &amp; ATOM_DEVICE_TV_SUPPORT) {</span>
<span class="lineNum">     597 </span>            :                                 is_tv = true;
<span class="lineNum">     598 </span>            :                                 DRM_INFO(&quot;crtc %d is connected to a TV\n&quot;, radeon_crtc-&gt;crtc_id);
<span class="lineNum">     599 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">     600 </span>            :                         }
<span class="lineNum">     601 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">     602 </span>            :         }
<span class="lineNum">     603 </span>            : 
<span class="lineNum">     604 </span><span class="lineNoCov">          0 :         switch (crtc-&gt;primary-&gt;fb-&gt;bits_per_pixel) {</span>
<span class="lineNum">     605 </span>            :         case 8:
<span class="lineNum">     606 </span>            :                 format = 2;
<span class="lineNum">     607 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     608 </span>            :         case 15:      /*  555 */
<span class="lineNum">     609 </span>            :                 format = 3;
<span class="lineNum">     610 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     611 </span>            :         case 16:      /*  565 */
<span class="lineNum">     612 </span>            :                 format = 4;
<span class="lineNum">     613 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     614 </span>            :         case 24:      /*  RGB */
<span class="lineNum">     615 </span>            :                 format = 5;
<span class="lineNum">     616 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     617 </span>            :         case 32:      /* xRGB */
<span class="lineNum">     618 </span>            :                 format = 6;
<span class="lineNum">     619 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     620 </span>            :         default:
<span class="lineNum">     621 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">     622 </span>            :         }
<span class="lineNum">     623 </span>            : 
<span class="lineNum">     624 </span><span class="lineNoCov">          0 :         crtc_h_total_disp = ((((mode-&gt;crtc_htotal / 8) - 1) &amp; 0x3ff)</span>
<span class="lineNum">     625 </span><span class="lineNoCov">          0 :                              | ((((mode-&gt;crtc_hdisplay / 8) - 1) &amp; 0x1ff) &lt;&lt; 16));</span>
<span class="lineNum">     626 </span>            : 
<span class="lineNum">     627 </span><span class="lineNoCov">          0 :         hsync_wid = (mode-&gt;crtc_hsync_end - mode-&gt;crtc_hsync_start) / 8;</span>
<span class="lineNum">     628 </span><span class="lineNoCov">          0 :         if (!hsync_wid)</span>
<span class="lineNum">     629 </span>            :                 hsync_wid = 1;
<span class="lineNum">     630 </span><span class="lineNoCov">          0 :         hsync_start = mode-&gt;crtc_hsync_start - 8;</span>
<span class="lineNum">     631 </span>            : 
<span class="lineNum">     632 </span><span class="lineNoCov">          0 :         crtc_h_sync_strt_wid = ((hsync_start &amp; 0x1fff)</span>
<span class="lineNum">     633 </span><span class="lineNoCov">          0 :                                 | ((hsync_wid &amp; 0x3f) &lt;&lt; 16)</span>
<span class="lineNum">     634 </span><span class="lineNoCov">          0 :                                 | ((mode-&gt;flags &amp; DRM_MODE_FLAG_NHSYNC)</span>
<span class="lineNum">     635 </span>            :                                    ? RADEON_CRTC_H_SYNC_POL
<span class="lineNum">     636 </span>            :                                    : 0));
<span class="lineNum">     637 </span>            : 
<span class="lineNum">     638 </span>            :         /* This works for double scan mode. */
<span class="lineNum">     639 </span><span class="lineNoCov">          0 :         crtc_v_total_disp = (((mode-&gt;crtc_vtotal - 1) &amp; 0xffff)</span>
<span class="lineNum">     640 </span><span class="lineNoCov">          0 :                              | ((mode-&gt;crtc_vdisplay - 1) &lt;&lt; 16));</span>
<span class="lineNum">     641 </span>            : 
<span class="lineNum">     642 </span><span class="lineNoCov">          0 :         vsync_wid = mode-&gt;crtc_vsync_end - mode-&gt;crtc_vsync_start;</span>
<span class="lineNum">     643 </span><span class="lineNoCov">          0 :         if (!vsync_wid)</span>
<span class="lineNum">     644 </span>            :                 vsync_wid = 1;
<span class="lineNum">     645 </span>            : 
<span class="lineNum">     646 </span><span class="lineNoCov">          0 :         crtc_v_sync_strt_wid = (((mode-&gt;crtc_vsync_start - 1) &amp; 0xfff)</span>
<span class="lineNum">     647 </span><span class="lineNoCov">          0 :                                 | ((vsync_wid &amp; 0x1f) &lt;&lt; 16)</span>
<span class="lineNum">     648 </span><span class="lineNoCov">          0 :                                 | ((mode-&gt;flags &amp; DRM_MODE_FLAG_NVSYNC)</span>
<span class="lineNum">     649 </span>            :                                    ? RADEON_CRTC_V_SYNC_POL
<span class="lineNum">     650 </span>            :                                    : 0));
<span class="lineNum">     651 </span>            : 
<span class="lineNum">     652 </span><span class="lineNoCov">          0 :         if (radeon_crtc-&gt;crtc_id) {</span>
<span class="lineNum">     653 </span>            :                 uint32_t crtc2_gen_cntl;
<span class="lineNum">     654 </span>            :                 uint32_t disp2_merge_cntl;
<span class="lineNum">     655 </span>            : 
<span class="lineNum">     656 </span>            :                 /* if TV DAC is enabled for another crtc and keep it enabled */
<span class="lineNum">     657 </span><span class="lineNoCov">          0 :                 crtc2_gen_cntl = RREG32(RADEON_CRTC2_GEN_CNTL) &amp; 0x00718080;</span>
<span class="lineNum">     658 </span><span class="lineNoCov">          0 :                 crtc2_gen_cntl |= ((format &lt;&lt; 8)</span>
<span class="lineNum">     659 </span><span class="lineNoCov">          0 :                                    | RADEON_CRTC2_VSYNC_DIS</span>
<span class="lineNum">     660 </span><span class="lineNoCov">          0 :                                    | RADEON_CRTC2_HSYNC_DIS</span>
<span class="lineNum">     661 </span><span class="lineNoCov">          0 :                                    | RADEON_CRTC2_DISP_DIS</span>
<span class="lineNum">     662 </span><span class="lineNoCov">          0 :                                    | RADEON_CRTC2_DISP_REQ_EN_B</span>
<span class="lineNum">     663 </span><span class="lineNoCov">          0 :                                    | ((mode-&gt;flags &amp; DRM_MODE_FLAG_DBLSCAN)</span>
<span class="lineNum">     664 </span>            :                                       ? RADEON_CRTC2_DBL_SCAN_EN
<span class="lineNum">     665 </span>            :                                       : 0)
<span class="lineNum">     666 </span><span class="lineNoCov">          0 :                                    | ((mode-&gt;flags &amp; DRM_MODE_FLAG_CSYNC)</span>
<span class="lineNum">     667 </span>            :                                       ? RADEON_CRTC2_CSYNC_EN
<span class="lineNum">     668 </span>            :                                       : 0)
<span class="lineNum">     669 </span><span class="lineNoCov">          0 :                                    | ((mode-&gt;flags &amp; DRM_MODE_FLAG_INTERLACE)</span>
<span class="lineNum">     670 </span>            :                                       ? RADEON_CRTC2_INTERLACE_EN
<span class="lineNum">     671 </span>            :                                       : 0));
<span class="lineNum">     672 </span>            : 
<span class="lineNum">     673 </span>            :                 /* rs4xx chips seem to like to have the crtc enabled when the timing is set */
<span class="lineNum">     674 </span><span class="lineNoCov">          0 :                 if ((rdev-&gt;family == CHIP_RS400) || (rdev-&gt;family == CHIP_RS480))</span>
<span class="lineNum">     675 </span><span class="lineNoCov">          0 :                         crtc2_gen_cntl |= RADEON_CRTC2_EN;</span>
<span class="lineNum">     676 </span>            : 
<span class="lineNum">     677 </span><span class="lineNoCov">          0 :                 disp2_merge_cntl = RREG32(RADEON_DISP2_MERGE_CNTL);</span>
<span class="lineNum">     678 </span><span class="lineNoCov">          0 :                 disp2_merge_cntl &amp;= ~RADEON_DISP2_RGB_OFFSET_EN;</span>
<span class="lineNum">     679 </span>            : 
<span class="lineNum">     680 </span><span class="lineNoCov">          0 :                 WREG32(RADEON_DISP2_MERGE_CNTL, disp2_merge_cntl);</span>
<span class="lineNum">     681 </span><span class="lineNoCov">          0 :                 WREG32(RADEON_CRTC2_GEN_CNTL, crtc2_gen_cntl);</span>
<span class="lineNum">     682 </span>            : 
<span class="lineNum">     683 </span><span class="lineNoCov">          0 :                 WREG32(RADEON_FP_H2_SYNC_STRT_WID, crtc_h_sync_strt_wid);</span>
<span class="lineNum">     684 </span><span class="lineNoCov">          0 :                 WREG32(RADEON_FP_V2_SYNC_STRT_WID, crtc_v_sync_strt_wid);</span>
<span class="lineNum">     685 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">     686 </span>            :                 uint32_t crtc_gen_cntl;
<span class="lineNum">     687 </span>            :                 uint32_t crtc_ext_cntl;
<span class="lineNum">     688 </span>            :                 uint32_t disp_merge_cntl;
<span class="lineNum">     689 </span>            : 
<span class="lineNum">     690 </span><span class="lineNoCov">          0 :                 crtc_gen_cntl = RREG32(RADEON_CRTC_GEN_CNTL) &amp; 0x00718000;</span>
<span class="lineNum">     691 </span><span class="lineNoCov">          0 :                 crtc_gen_cntl |= (RADEON_CRTC_EXT_DISP_EN</span>
<span class="lineNum">     692 </span><span class="lineNoCov">          0 :                                  | (format &lt;&lt; 8)</span>
<span class="lineNum">     693 </span><span class="lineNoCov">          0 :                                  | RADEON_CRTC_DISP_REQ_EN_B</span>
<span class="lineNum">     694 </span><span class="lineNoCov">          0 :                                  | ((mode-&gt;flags &amp; DRM_MODE_FLAG_DBLSCAN)</span>
<span class="lineNum">     695 </span>            :                                     ? RADEON_CRTC_DBL_SCAN_EN
<span class="lineNum">     696 </span>            :                                     : 0)
<span class="lineNum">     697 </span><span class="lineNoCov">          0 :                                  | ((mode-&gt;flags &amp; DRM_MODE_FLAG_CSYNC)</span>
<span class="lineNum">     698 </span>            :                                     ? RADEON_CRTC_CSYNC_EN
<span class="lineNum">     699 </span>            :                                     : 0)
<span class="lineNum">     700 </span><span class="lineNoCov">          0 :                                  | ((mode-&gt;flags &amp; DRM_MODE_FLAG_INTERLACE)</span>
<span class="lineNum">     701 </span>            :                                     ? RADEON_CRTC_INTERLACE_EN
<span class="lineNum">     702 </span>            :                                     : 0));
<span class="lineNum">     703 </span>            : 
<span class="lineNum">     704 </span>            :                 /* rs4xx chips seem to like to have the crtc enabled when the timing is set */
<span class="lineNum">     705 </span><span class="lineNoCov">          0 :                 if ((rdev-&gt;family == CHIP_RS400) || (rdev-&gt;family == CHIP_RS480))</span>
<span class="lineNum">     706 </span><span class="lineNoCov">          0 :                         crtc_gen_cntl |= RADEON_CRTC_EN;</span>
<span class="lineNum">     707 </span>            : 
<span class="lineNum">     708 </span><span class="lineNoCov">          0 :                 crtc_ext_cntl = RREG32(RADEON_CRTC_EXT_CNTL);</span>
<span class="lineNum">     709 </span><span class="lineNoCov">          0 :                 crtc_ext_cntl |= (RADEON_XCRT_CNT_EN |</span>
<span class="lineNum">     710 </span>            :                                   RADEON_CRTC_VSYNC_DIS |
<span class="lineNum">     711 </span>            :                                   RADEON_CRTC_HSYNC_DIS |
<span class="lineNum">     712 </span>            :                                   RADEON_CRTC_DISPLAY_DIS);
<span class="lineNum">     713 </span>            : 
<span class="lineNum">     714 </span><span class="lineNoCov">          0 :                 disp_merge_cntl = RREG32(RADEON_DISP_MERGE_CNTL);</span>
<span class="lineNum">     715 </span><span class="lineNoCov">          0 :                 disp_merge_cntl &amp;= ~RADEON_DISP_RGB_OFFSET_EN;</span>
<span class="lineNum">     716 </span>            : 
<span class="lineNum">     717 </span><span class="lineNoCov">          0 :                 WREG32(RADEON_DISP_MERGE_CNTL, disp_merge_cntl);</span>
<span class="lineNum">     718 </span><span class="lineNoCov">          0 :                 WREG32(RADEON_CRTC_GEN_CNTL, crtc_gen_cntl);</span>
<span class="lineNum">     719 </span><span class="lineNoCov">          0 :                 WREG32(RADEON_CRTC_EXT_CNTL, crtc_ext_cntl);</span>
<span class="lineNum">     720 </span>            :         }
<span class="lineNum">     721 </span>            : 
<span class="lineNum">     722 </span><span class="lineNoCov">          0 :         if (is_tv)</span>
<span class="lineNum">     723 </span><span class="lineNoCov">          0 :                 radeon_legacy_tv_adjust_crtc_reg(encoder, &amp;crtc_h_total_disp,</span>
<span class="lineNum">     724 </span>            :                                                  &amp;crtc_h_sync_strt_wid, &amp;crtc_v_total_disp,
<span class="lineNum">     725 </span>            :                                                  &amp;crtc_v_sync_strt_wid);
<span class="lineNum">     726 </span>            : 
<span class="lineNum">     727 </span><span class="lineNoCov">          0 :         WREG32(RADEON_CRTC_H_TOTAL_DISP + radeon_crtc-&gt;crtc_offset, crtc_h_total_disp);</span>
<span class="lineNum">     728 </span><span class="lineNoCov">          0 :         WREG32(RADEON_CRTC_H_SYNC_STRT_WID + radeon_crtc-&gt;crtc_offset, crtc_h_sync_strt_wid);</span>
<span class="lineNum">     729 </span><span class="lineNoCov">          0 :         WREG32(RADEON_CRTC_V_TOTAL_DISP + radeon_crtc-&gt;crtc_offset, crtc_v_total_disp);</span>
<span class="lineNum">     730 </span><span class="lineNoCov">          0 :         WREG32(RADEON_CRTC_V_SYNC_STRT_WID + radeon_crtc-&gt;crtc_offset, crtc_v_sync_strt_wid);</span>
<span class="lineNum">     731 </span>            : 
<span class="lineNum">     732 </span><span class="lineNoCov">          0 :         return true;</span>
<a name="733"><span class="lineNum">     733 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     734 </span>            : 
<span class="lineNum">     735 </span><span class="lineNoCov">          0 : static void radeon_set_pll(struct drm_crtc *crtc, struct drm_display_mode *mode)</span>
<span class="lineNum">     736 </span>            : {
<span class="lineNum">     737 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;dev;</span>
<span class="lineNum">     738 </span><span class="lineNoCov">          0 :         struct radeon_device *rdev = dev-&gt;dev_private;</span>
<span class="lineNum">     739 </span><span class="lineNoCov">          0 :         struct radeon_crtc *radeon_crtc = to_radeon_crtc(crtc);</span>
<span class="lineNum">     740 </span>            :         struct drm_encoder *encoder;
<span class="lineNum">     741 </span><span class="lineNoCov">          0 :         uint32_t feedback_div = 0;</span>
<span class="lineNum">     742 </span><span class="lineNoCov">          0 :         uint32_t frac_fb_div = 0;</span>
<span class="lineNum">     743 </span><span class="lineNoCov">          0 :         uint32_t reference_div = 0;</span>
<span class="lineNum">     744 </span><span class="lineNoCov">          0 :         uint32_t post_divider = 0;</span>
<span class="lineNum">     745 </span><span class="lineNoCov">          0 :         uint32_t freq = 0;</span>
<span class="lineNum">     746 </span>            :         uint8_t pll_gain;
<span class="lineNum">     747 </span>            :         bool use_bios_divs = false;
<span class="lineNum">     748 </span>            :         /* PLL registers */
<span class="lineNum">     749 </span><span class="lineNoCov">          0 :         uint32_t pll_ref_div = 0;</span>
<span class="lineNum">     750 </span><span class="lineNoCov">          0 :         uint32_t pll_fb_post_div = 0;</span>
<span class="lineNum">     751 </span><span class="lineNoCov">          0 :         uint32_t htotal_cntl = 0;</span>
<span class="lineNum">     752 </span>            :         bool is_tv = false;
<span class="lineNum">     753 </span>            :         struct radeon_pll *pll;
<span class="lineNum">     754 </span>            : 
<span class="lineNum">     755 </span><span class="lineNoCov">          0 :         struct {</span>
<span class="lineNum">     756 </span>            :                 int divider;
<span class="lineNum">     757 </span>            :                 int bitvalue;
<span class="lineNum">     758 </span><span class="lineNoCov">          0 :         } *post_div, post_divs[]   = {</span>
<span class="lineNum">     759 </span>            :                 /* From RAGE 128 VR/RAGE 128 GL Register
<span class="lineNum">     760 </span>            :                  * Reference Manual (Technical Reference
<span class="lineNum">     761 </span>            :                  * Manual P/N RRG-G04100-C Rev. 0.04), page
<span class="lineNum">     762 </span>            :                  * 3-17 (PLL_DIV_[3:0]).
<span class="lineNum">     763 </span>            :                  */
<span class="lineNum">     764 </span>            :                 {  1, 0 },              /* VCLK_SRC                 */
<span class="lineNum">     765 </span>            :                 {  2, 1 },              /* VCLK_SRC/2               */
<span class="lineNum">     766 </span>            :                 {  4, 2 },              /* VCLK_SRC/4               */
<span class="lineNum">     767 </span>            :                 {  8, 3 },              /* VCLK_SRC/8               */
<span class="lineNum">     768 </span>            :                 {  3, 4 },              /* VCLK_SRC/3               */
<span class="lineNum">     769 </span>            :                 { 16, 5 },              /* VCLK_SRC/16              */
<span class="lineNum">     770 </span>            :                 {  6, 6 },              /* VCLK_SRC/6               */
<span class="lineNum">     771 </span>            :                 { 12, 7 },              /* VCLK_SRC/12              */
<span class="lineNum">     772 </span>            :                 {  0, 0 }
<span class="lineNum">     773 </span>            :         };
<span class="lineNum">     774 </span>            : 
<span class="lineNum">     775 </span><span class="lineNoCov">          0 :         if (radeon_crtc-&gt;crtc_id)</span>
<span class="lineNum">     776 </span><span class="lineNoCov">          0 :                 pll = &amp;rdev-&gt;clock.p2pll;</span>
<span class="lineNum">     777 </span>            :         else
<span class="lineNum">     778 </span><span class="lineNoCov">          0 :                 pll = &amp;rdev-&gt;clock.p1pll;</span>
<span class="lineNum">     779 </span>            : 
<span class="lineNum">     780 </span><span class="lineNoCov">          0 :         pll-&gt;flags = RADEON_PLL_LEGACY;</span>
<span class="lineNum">     781 </span>            : 
<span class="lineNum">     782 </span><span class="lineNoCov">          0 :         if (mode-&gt;clock &gt; 200000) /* range limits??? */</span>
<span class="lineNum">     783 </span><span class="lineNoCov">          0 :                 pll-&gt;flags |= RADEON_PLL_PREFER_HIGH_FB_DIV;</span>
<span class="lineNum">     784 </span>            :         else
<span class="lineNum">     785 </span><span class="lineNoCov">          0 :                 pll-&gt;flags |= RADEON_PLL_PREFER_LOW_REF_DIV;</span>
<span class="lineNum">     786 </span>            : 
<span class="lineNum">     787 </span><span class="lineNoCov">          0 :         list_for_each_entry(encoder, &amp;dev-&gt;mode_config.encoder_list, head) {</span>
<span class="lineNum">     788 </span><span class="lineNoCov">          0 :                 if (encoder-&gt;crtc == crtc) {</span>
<span class="lineNum">     789 </span><span class="lineNoCov">          0 :                         struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);</span>
<span class="lineNum">     790 </span>            : 
<span class="lineNum">     791 </span><span class="lineNoCov">          0 :                         if (radeon_encoder-&gt;active_device &amp; ATOM_DEVICE_TV_SUPPORT) {</span>
<span class="lineNum">     792 </span>            :                                 is_tv = true;
<span class="lineNum">     793 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">     794 </span>            :                         }
<span class="lineNum">     795 </span>            : 
<span class="lineNum">     796 </span><span class="lineNoCov">          0 :                         if (encoder-&gt;encoder_type != DRM_MODE_ENCODER_DAC)</span>
<span class="lineNum">     797 </span><span class="lineNoCov">          0 :                                 pll-&gt;flags |= RADEON_PLL_NO_ODD_POST_DIV;</span>
<span class="lineNum">     798 </span><span class="lineNoCov">          0 :                         if (encoder-&gt;encoder_type == DRM_MODE_ENCODER_LVDS) {</span>
<span class="lineNum">     799 </span><span class="lineNoCov">          0 :                                 if (!rdev-&gt;is_atom_bios) {</span>
<span class="lineNum">     800 </span>            :                                         struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
<span class="lineNum">     801 </span><span class="lineNoCov">          0 :                                         struct radeon_encoder_lvds *lvds = (struct radeon_encoder_lvds *)radeon_encoder-&gt;enc_priv;</span>
<span class="lineNum">     802 </span><span class="lineNoCov">          0 :                                         if (lvds) {</span>
<span class="lineNum">     803 </span><span class="lineNoCov">          0 :                                                 if (lvds-&gt;use_bios_dividers) {</span>
<span class="lineNum">     804 </span><span class="lineNoCov">          0 :                                                         pll_ref_div = lvds-&gt;panel_ref_divider;</span>
<span class="lineNum">     805 </span><span class="lineNoCov">          0 :                                                         pll_fb_post_div   = (lvds-&gt;panel_fb_divider |</span>
<span class="lineNum">     806 </span><span class="lineNoCov">          0 :                                                                              (lvds-&gt;panel_post_divider &lt;&lt; 16));</span>
<span class="lineNum">     807 </span><span class="lineNoCov">          0 :                                                         htotal_cntl  = 0;</span>
<span class="lineNum">     808 </span>            :                                                         use_bios_divs = true;
<span class="lineNum">     809 </span><span class="lineNoCov">          0 :                                                 }</span>
<span class="lineNum">     810 </span>            :                                         }
<span class="lineNum">     811 </span><span class="lineNoCov">          0 :                                 }</span>
<span class="lineNum">     812 </span><span class="lineNoCov">          0 :                                 pll-&gt;flags |= RADEON_PLL_USE_REF_DIV;</span>
<span class="lineNum">     813 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">     814 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">     815 </span>            :         }
<span class="lineNum">     816 </span>            : 
<span class="lineNum">     817 </span>            :         DRM_DEBUG_KMS(&quot;\n&quot;);
<span class="lineNum">     818 </span>            : 
<span class="lineNum">     819 </span><span class="lineNoCov">          0 :         if (!use_bios_divs) {</span>
<span class="lineNum">     820 </span><span class="lineNoCov">          0 :                 radeon_compute_pll_legacy(pll, mode-&gt;clock,</span>
<span class="lineNum">     821 </span>            :                                           &amp;freq, &amp;feedback_div, &amp;frac_fb_div,
<span class="lineNum">     822 </span>            :                                           &amp;reference_div, &amp;post_divider);
<span class="lineNum">     823 </span>            : 
<span class="lineNum">     824 </span><span class="lineNoCov">          0 :                 for (post_div = &amp;post_divs[0]; post_div-&gt;divider; ++post_div) {</span>
<span class="lineNum">     825 </span><span class="lineNoCov">          0 :                         if (post_div-&gt;divider == post_divider)</span>
<span class="lineNum">     826 </span>            :                                 break;
<span class="lineNum">     827 </span>            :                 }
<span class="lineNum">     828 </span>            : 
<span class="lineNum">     829 </span><span class="lineNoCov">          0 :                 if (!post_div-&gt;divider)</span>
<span class="lineNum">     830 </span><span class="lineNoCov">          0 :                         post_div = &amp;post_divs[0];</span>
<span class="lineNum">     831 </span>            : 
<span class="lineNum">     832 </span>            :                 DRM_DEBUG_KMS(&quot;dc=%u, fd=%d, rd=%d, pd=%d\n&quot;,
<span class="lineNum">     833 </span>            :                           (unsigned)freq,
<span class="lineNum">     834 </span>            :                           feedback_div,
<span class="lineNum">     835 </span>            :                           reference_div,
<span class="lineNum">     836 </span>            :                           post_divider);
<span class="lineNum">     837 </span>            : 
<span class="lineNum">     838 </span><span class="lineNoCov">          0 :                 pll_ref_div   = reference_div;</span>
<span class="lineNum">     839 </span>            : #if defined(__powerpc__) &amp;&amp; (0) /* TODO */
<span class="lineNum">     840 </span>            :                 /* apparently programming this otherwise causes a hang??? */
<span class="lineNum">     841 </span>            :                 if (info-&gt;MacModel == RADEON_MAC_IBOOK)
<span class="lineNum">     842 </span>            :                         pll_fb_post_div = 0x000600ad;
<span class="lineNum">     843 </span>            :                 else
<span class="lineNum">     844 </span>            : #endif
<span class="lineNum">     845 </span><span class="lineNoCov">          0 :                         pll_fb_post_div     = (feedback_div | (post_div-&gt;bitvalue &lt;&lt; 16));</span>
<span class="lineNum">     846 </span>            : 
<span class="lineNum">     847 </span><span class="lineNoCov">          0 :                 htotal_cntl    = mode-&gt;htotal &amp; 0x7;</span>
<span class="lineNum">     848 </span>            : 
<span class="lineNum">     849 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     850 </span>            : 
<span class="lineNum">     851 </span><span class="lineNoCov">          0 :         pll_gain = radeon_compute_pll_gain(pll-&gt;reference_freq,</span>
<span class="lineNum">     852 </span><span class="lineNoCov">          0 :                                            pll_ref_div &amp; 0x3ff,</span>
<span class="lineNum">     853 </span><span class="lineNoCov">          0 :                                            pll_fb_post_div &amp; 0x7ff);</span>
<span class="lineNum">     854 </span>            : 
<span class="lineNum">     855 </span><span class="lineNoCov">          0 :         if (radeon_crtc-&gt;crtc_id) {</span>
<span class="lineNum">     856 </span><span class="lineNoCov">          0 :                 uint32_t pixclks_cntl = ((RREG32_PLL(RADEON_PIXCLKS_CNTL) &amp;</span>
<span class="lineNum">     857 </span><span class="lineNoCov">          0 :                                           ~(RADEON_PIX2CLK_SRC_SEL_MASK)) |</span>
<span class="lineNum">     858 </span>            :                                          RADEON_PIX2CLK_SRC_SEL_P2PLLCLK);
<span class="lineNum">     859 </span>            : 
<span class="lineNum">     860 </span><span class="lineNoCov">          0 :                 if (is_tv) {</span>
<span class="lineNum">     861 </span><span class="lineNoCov">          0 :                         radeon_legacy_tv_adjust_pll2(encoder, &amp;htotal_cntl,</span>
<span class="lineNum">     862 </span>            :                                                      &amp;pll_ref_div, &amp;pll_fb_post_div,
<span class="lineNum">     863 </span>            :                                                      &amp;pixclks_cntl);
<span class="lineNum">     864 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">     865 </span>            : 
<span class="lineNum">     866 </span><span class="lineNoCov">          0 :                 WREG32_PLL_P(RADEON_PIXCLKS_CNTL,</span>
<span class="lineNum">     867 </span>            :                              RADEON_PIX2CLK_SRC_SEL_CPUCLK,
<span class="lineNum">     868 </span>            :                              ~(RADEON_PIX2CLK_SRC_SEL_MASK));
<span class="lineNum">     869 </span>            : 
<span class="lineNum">     870 </span><span class="lineNoCov">          0 :                 WREG32_PLL_P(RADEON_P2PLL_CNTL,</span>
<span class="lineNum">     871 </span>            :                              RADEON_P2PLL_RESET
<span class="lineNum">     872 </span>            :                              | RADEON_P2PLL_ATOMIC_UPDATE_EN
<span class="lineNum">     873 </span>            :                              | ((uint32_t)pll_gain &lt;&lt; RADEON_P2PLL_PVG_SHIFT),
<span class="lineNum">     874 </span>            :                              ~(RADEON_P2PLL_RESET
<span class="lineNum">     875 </span>            :                                | RADEON_P2PLL_ATOMIC_UPDATE_EN
<span class="lineNum">     876 </span>            :                                | RADEON_P2PLL_PVG_MASK));
<span class="lineNum">     877 </span>            : 
<span class="lineNum">     878 </span><span class="lineNoCov">          0 :                 WREG32_PLL_P(RADEON_P2PLL_REF_DIV,</span>
<span class="lineNum">     879 </span>            :                              pll_ref_div,
<span class="lineNum">     880 </span>            :                              ~RADEON_P2PLL_REF_DIV_MASK);
<span class="lineNum">     881 </span>            : 
<span class="lineNum">     882 </span><span class="lineNoCov">          0 :                 WREG32_PLL_P(RADEON_P2PLL_DIV_0,</span>
<span class="lineNum">     883 </span>            :                              pll_fb_post_div,
<span class="lineNum">     884 </span>            :                              ~RADEON_P2PLL_FB0_DIV_MASK);
<span class="lineNum">     885 </span>            : 
<span class="lineNum">     886 </span><span class="lineNoCov">          0 :                 WREG32_PLL_P(RADEON_P2PLL_DIV_0,</span>
<span class="lineNum">     887 </span>            :                              pll_fb_post_div,
<span class="lineNum">     888 </span>            :                              ~RADEON_P2PLL_POST0_DIV_MASK);
<span class="lineNum">     889 </span>            : 
<span class="lineNum">     890 </span><span class="lineNoCov">          0 :                 radeon_pll2_write_update(dev);</span>
<span class="lineNum">     891 </span><span class="lineNoCov">          0 :                 radeon_pll2_wait_for_read_update_complete(dev);</span>
<span class="lineNum">     892 </span>            : 
<span class="lineNum">     893 </span><span class="lineNoCov">          0 :                 WREG32_PLL(RADEON_HTOTAL2_CNTL, htotal_cntl);</span>
<span class="lineNum">     894 </span>            : 
<span class="lineNum">     895 </span><span class="lineNoCov">          0 :                 WREG32_PLL_P(RADEON_P2PLL_CNTL,</span>
<span class="lineNum">     896 </span>            :                              0,
<span class="lineNum">     897 </span>            :                              ~(RADEON_P2PLL_RESET
<span class="lineNum">     898 </span>            :                                | RADEON_P2PLL_SLEEP
<span class="lineNum">     899 </span>            :                                | RADEON_P2PLL_ATOMIC_UPDATE_EN));
<span class="lineNum">     900 </span>            : 
<span class="lineNum">     901 </span>            :                 DRM_DEBUG_KMS(&quot;Wrote2: 0x%08x 0x%08x 0x%08x (0x%08x)\n&quot;,
<span class="lineNum">     902 </span>            :                           (unsigned)pll_ref_div,
<span class="lineNum">     903 </span>            :                           (unsigned)pll_fb_post_div,
<span class="lineNum">     904 </span>            :                           (unsigned)htotal_cntl,
<span class="lineNum">     905 </span>            :                           RREG32_PLL(RADEON_P2PLL_CNTL));
<span class="lineNum">     906 </span>            :                 DRM_DEBUG_KMS(&quot;Wrote2: rd=%u, fd=%u, pd=%u\n&quot;,
<span class="lineNum">     907 </span>            :                           (unsigned)pll_ref_div &amp; RADEON_P2PLL_REF_DIV_MASK,
<span class="lineNum">     908 </span>            :                           (unsigned)pll_fb_post_div &amp; RADEON_P2PLL_FB0_DIV_MASK,
<span class="lineNum">     909 </span>            :                           (unsigned)((pll_fb_post_div &amp;
<span class="lineNum">     910 </span>            :                                       RADEON_P2PLL_POST0_DIV_MASK) &gt;&gt; 16));
<span class="lineNum">     911 </span>            : 
<span class="lineNum">     912 </span><span class="lineNoCov">          0 :                 mdelay(50); /* Let the clock to lock */</span>
<span class="lineNum">     913 </span>            : 
<span class="lineNum">     914 </span><span class="lineNoCov">          0 :                 WREG32_PLL_P(RADEON_PIXCLKS_CNTL,</span>
<span class="lineNum">     915 </span>            :                              RADEON_PIX2CLK_SRC_SEL_P2PLLCLK,
<span class="lineNum">     916 </span>            :                              ~(RADEON_PIX2CLK_SRC_SEL_MASK));
<span class="lineNum">     917 </span>            : 
<span class="lineNum">     918 </span><span class="lineNoCov">          0 :                 WREG32_PLL(RADEON_PIXCLKS_CNTL, pixclks_cntl);</span>
<span class="lineNum">     919 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">     920 </span><span class="lineNoCov">          0 :                 uint32_t pixclks_cntl;</span>
<span class="lineNum">     921 </span>            : 
<span class="lineNum">     922 </span>            : 
<span class="lineNum">     923 </span><span class="lineNoCov">          0 :                 if (is_tv) {</span>
<span class="lineNum">     924 </span><span class="lineNoCov">          0 :                         pixclks_cntl = RREG32_PLL(RADEON_PIXCLKS_CNTL);</span>
<span class="lineNum">     925 </span><span class="lineNoCov">          0 :                         radeon_legacy_tv_adjust_pll1(encoder, &amp;htotal_cntl, &amp;pll_ref_div,</span>
<span class="lineNum">     926 </span>            :                                                      &amp;pll_fb_post_div, &amp;pixclks_cntl);
<span class="lineNum">     927 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">     928 </span>            : 
<span class="lineNum">     929 </span><span class="lineNoCov">          0 :                 if (rdev-&gt;flags &amp; RADEON_IS_MOBILITY) {</span>
<span class="lineNum">     930 </span>            :                         /* A temporal workaround for the occasional blanking on certain laptop panels.
<span class="lineNum">     931 </span>            :                            This appears to related to the PLL divider registers (fail to lock?).
<span class="lineNum">     932 </span>            :                            It occurs even when all dividers are the same with their old settings.
<span class="lineNum">     933 </span>            :                            In this case we really don't need to fiddle with PLL registers.
<span class="lineNum">     934 </span>            :                            By doing this we can avoid the blanking problem with some panels.
<span class="lineNum">     935 </span>            :                         */
<span class="lineNum">     936 </span><span class="lineNoCov">          0 :                         if ((pll_ref_div == (RREG32_PLL(RADEON_PPLL_REF_DIV) &amp; RADEON_PPLL_REF_DIV_MASK)) &amp;&amp;</span>
<span class="lineNum">     937 </span><span class="lineNoCov">          0 :                             (pll_fb_post_div == (RREG32_PLL(RADEON_PPLL_DIV_3) &amp;</span>
<span class="lineNum">     938 </span>            :                                                  (RADEON_PPLL_POST3_DIV_MASK | RADEON_PPLL_FB3_DIV_MASK)))) {
<span class="lineNum">     939 </span><span class="lineNoCov">          0 :                                 WREG32_P(RADEON_CLOCK_CNTL_INDEX,</span>
<span class="lineNum">     940 </span>            :                                          RADEON_PLL_DIV_SEL,
<span class="lineNum">     941 </span>            :                                          ~(RADEON_PLL_DIV_SEL));
<span class="lineNum">     942 </span><span class="lineNoCov">          0 :                                 r100_pll_errata_after_index(rdev);</span>
<span class="lineNum">     943 </span><span class="lineNoCov">          0 :                                 return;</span>
<span class="lineNum">     944 </span>            :                         }
<span class="lineNum">     945 </span>            :                 }
<span class="lineNum">     946 </span>            : 
<span class="lineNum">     947 </span><span class="lineNoCov">          0 :                 WREG32_PLL_P(RADEON_VCLK_ECP_CNTL,</span>
<span class="lineNum">     948 </span>            :                              RADEON_VCLK_SRC_SEL_CPUCLK,
<span class="lineNum">     949 </span>            :                              ~(RADEON_VCLK_SRC_SEL_MASK));
<span class="lineNum">     950 </span><span class="lineNoCov">          0 :                 WREG32_PLL_P(RADEON_PPLL_CNTL,</span>
<span class="lineNum">     951 </span>            :                              RADEON_PPLL_RESET
<span class="lineNum">     952 </span>            :                              | RADEON_PPLL_ATOMIC_UPDATE_EN
<span class="lineNum">     953 </span>            :                              | RADEON_PPLL_VGA_ATOMIC_UPDATE_EN
<span class="lineNum">     954 </span>            :                              | ((uint32_t)pll_gain &lt;&lt; RADEON_PPLL_PVG_SHIFT),
<span class="lineNum">     955 </span>            :                              ~(RADEON_PPLL_RESET
<span class="lineNum">     956 </span>            :                                | RADEON_PPLL_ATOMIC_UPDATE_EN
<span class="lineNum">     957 </span>            :                                | RADEON_PPLL_VGA_ATOMIC_UPDATE_EN
<span class="lineNum">     958 </span>            :                                | RADEON_PPLL_PVG_MASK));
<span class="lineNum">     959 </span>            : 
<span class="lineNum">     960 </span><span class="lineNoCov">          0 :                 WREG32_P(RADEON_CLOCK_CNTL_INDEX,</span>
<span class="lineNum">     961 </span>            :                          RADEON_PLL_DIV_SEL,
<span class="lineNum">     962 </span>            :                          ~(RADEON_PLL_DIV_SEL));
<span class="lineNum">     963 </span><span class="lineNoCov">          0 :                 r100_pll_errata_after_index(rdev);</span>
<span class="lineNum">     964 </span>            : 
<span class="lineNum">     965 </span><span class="lineNoCov">          0 :                 if (ASIC_IS_R300(rdev) ||</span>
<span class="lineNum">     966 </span><span class="lineNoCov">          0 :                     (rdev-&gt;family == CHIP_RS300) ||</span>
<span class="lineNum">     967 </span><span class="lineNoCov">          0 :                     (rdev-&gt;family == CHIP_RS400) ||</span>
<span class="lineNum">     968 </span>            :                     (rdev-&gt;family == CHIP_RS480)) {
<span class="lineNum">     969 </span><span class="lineNoCov">          0 :                         if (pll_ref_div &amp; R300_PPLL_REF_DIV_ACC_MASK) {</span>
<span class="lineNum">     970 </span>            :                                 /* When restoring console mode, use saved PPLL_REF_DIV
<span class="lineNum">     971 </span>            :                                  * setting.
<span class="lineNum">     972 </span>            :                                  */
<span class="lineNum">     973 </span><span class="lineNoCov">          0 :                                 WREG32_PLL_P(RADEON_PPLL_REF_DIV,</span>
<span class="lineNum">     974 </span>            :                                              pll_ref_div,
<span class="lineNum">     975 </span>            :                                              0);
<span class="lineNum">     976 </span><span class="lineNoCov">          0 :                         } else {</span>
<span class="lineNum">     977 </span>            :                                 /* R300 uses ref_div_acc field as real ref divider */
<span class="lineNum">     978 </span><span class="lineNoCov">          0 :                                 WREG32_PLL_P(RADEON_PPLL_REF_DIV,</span>
<span class="lineNum">     979 </span>            :                                              (pll_ref_div &lt;&lt; R300_PPLL_REF_DIV_ACC_SHIFT),
<span class="lineNum">     980 </span>            :                                              ~R300_PPLL_REF_DIV_ACC_MASK);
<span class="lineNum">     981 </span>            :                         }
<span class="lineNum">     982 </span>            :                 } else
<span class="lineNum">     983 </span><span class="lineNoCov">          0 :                         WREG32_PLL_P(RADEON_PPLL_REF_DIV,</span>
<span class="lineNum">     984 </span>            :                                      pll_ref_div,
<span class="lineNum">     985 </span>            :                                      ~RADEON_PPLL_REF_DIV_MASK);
<span class="lineNum">     986 </span>            : 
<span class="lineNum">     987 </span><span class="lineNoCov">          0 :                 WREG32_PLL_P(RADEON_PPLL_DIV_3,</span>
<span class="lineNum">     988 </span>            :                              pll_fb_post_div,
<span class="lineNum">     989 </span>            :                              ~RADEON_PPLL_FB3_DIV_MASK);
<span class="lineNum">     990 </span>            : 
<span class="lineNum">     991 </span><span class="lineNoCov">          0 :                 WREG32_PLL_P(RADEON_PPLL_DIV_3,</span>
<span class="lineNum">     992 </span>            :                              pll_fb_post_div,
<span class="lineNum">     993 </span>            :                              ~RADEON_PPLL_POST3_DIV_MASK);
<span class="lineNum">     994 </span>            : 
<span class="lineNum">     995 </span><span class="lineNoCov">          0 :                 radeon_pll_write_update(dev);</span>
<span class="lineNum">     996 </span><span class="lineNoCov">          0 :                 radeon_pll_wait_for_read_update_complete(dev);</span>
<span class="lineNum">     997 </span>            : 
<span class="lineNum">     998 </span><span class="lineNoCov">          0 :                 WREG32_PLL(RADEON_HTOTAL_CNTL, htotal_cntl);</span>
<span class="lineNum">     999 </span>            : 
<span class="lineNum">    1000 </span><span class="lineNoCov">          0 :                 WREG32_PLL_P(RADEON_PPLL_CNTL,</span>
<span class="lineNum">    1001 </span>            :                              0,
<span class="lineNum">    1002 </span>            :                              ~(RADEON_PPLL_RESET
<span class="lineNum">    1003 </span>            :                                | RADEON_PPLL_SLEEP
<span class="lineNum">    1004 </span>            :                                | RADEON_PPLL_ATOMIC_UPDATE_EN
<span class="lineNum">    1005 </span>            :                                | RADEON_PPLL_VGA_ATOMIC_UPDATE_EN));
<span class="lineNum">    1006 </span>            : 
<span class="lineNum">    1007 </span>            :                 DRM_DEBUG_KMS(&quot;Wrote: 0x%08x 0x%08x 0x%08x (0x%08x)\n&quot;,
<span class="lineNum">    1008 </span>            :                           pll_ref_div,
<span class="lineNum">    1009 </span>            :                           pll_fb_post_div,
<span class="lineNum">    1010 </span>            :                           (unsigned)htotal_cntl,
<span class="lineNum">    1011 </span>            :                           RREG32_PLL(RADEON_PPLL_CNTL));
<span class="lineNum">    1012 </span>            :                 DRM_DEBUG_KMS(&quot;Wrote: rd=%d, fd=%d, pd=%d\n&quot;,
<span class="lineNum">    1013 </span>            :                           pll_ref_div &amp; RADEON_PPLL_REF_DIV_MASK,
<span class="lineNum">    1014 </span>            :                           pll_fb_post_div &amp; RADEON_PPLL_FB3_DIV_MASK,
<span class="lineNum">    1015 </span>            :                           (pll_fb_post_div &amp; RADEON_PPLL_POST3_DIV_MASK) &gt;&gt; 16);
<span class="lineNum">    1016 </span>            : 
<span class="lineNum">    1017 </span><span class="lineNoCov">          0 :                 mdelay(50); /* Let the clock to lock */</span>
<span class="lineNum">    1018 </span>            : 
<span class="lineNum">    1019 </span><span class="lineNoCov">          0 :                 WREG32_PLL_P(RADEON_VCLK_ECP_CNTL,</span>
<span class="lineNum">    1020 </span>            :                              RADEON_VCLK_SRC_SEL_PPLLCLK,
<span class="lineNum">    1021 </span>            :                              ~(RADEON_VCLK_SRC_SEL_MASK));
<span class="lineNum">    1022 </span>            : 
<span class="lineNum">    1023 </span><span class="lineNoCov">          0 :                 if (is_tv)</span>
<span class="lineNum">    1024 </span><span class="lineNoCov">          0 :                         WREG32_PLL(RADEON_PIXCLKS_CNTL, pixclks_cntl);</span>
<span class="lineNum">    1025 </span><span class="lineNoCov">          0 :         }</span>
<a name="1026"><span class="lineNum">    1026 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1027 </span>            : 
<span class="lineNum">    1028 </span><span class="lineNoCov">          0 : static bool radeon_crtc_mode_fixup(struct drm_crtc *crtc,</span>
<span class="lineNum">    1029 </span>            :                                    const struct drm_display_mode *mode,
<span class="lineNum">    1030 </span>            :                                    struct drm_display_mode *adjusted_mode)
<span class="lineNum">    1031 </span>            : {
<span class="lineNum">    1032 </span><span class="lineNoCov">          0 :         if (!radeon_crtc_scaling_mode_fixup(crtc, mode, adjusted_mode))</span>
<span class="lineNum">    1033 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">    1034 </span><span class="lineNoCov">          0 :         return true;</span>
<a name="1035"><span class="lineNum">    1035 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1036 </span>            : 
<span class="lineNum">    1037 </span><span class="lineNoCov">          0 : static int radeon_crtc_mode_set(struct drm_crtc *crtc,</span>
<span class="lineNum">    1038 </span>            :                                  struct drm_display_mode *mode,
<span class="lineNum">    1039 </span>            :                                  struct drm_display_mode *adjusted_mode,
<span class="lineNum">    1040 </span>            :                                  int x, int y, struct drm_framebuffer *old_fb)
<span class="lineNum">    1041 </span>            : {
<span class="lineNum">    1042 </span><span class="lineNoCov">          0 :         struct radeon_crtc *radeon_crtc = to_radeon_crtc(crtc);</span>
<span class="lineNum">    1043 </span>            : 
<span class="lineNum">    1044 </span>            :         /* TODO TV */
<span class="lineNum">    1045 </span><span class="lineNoCov">          0 :         radeon_crtc_set_base(crtc, x, y, old_fb);</span>
<span class="lineNum">    1046 </span><span class="lineNoCov">          0 :         radeon_set_crtc_timing(crtc, adjusted_mode);</span>
<span class="lineNum">    1047 </span><span class="lineNoCov">          0 :         radeon_set_pll(crtc, adjusted_mode);</span>
<span class="lineNum">    1048 </span><span class="lineNoCov">          0 :         radeon_overscan_setup(crtc, adjusted_mode);</span>
<span class="lineNum">    1049 </span><span class="lineNoCov">          0 :         if (radeon_crtc-&gt;crtc_id == 0) {</span>
<span class="lineNum">    1050 </span><span class="lineNoCov">          0 :                 radeon_legacy_rmx_mode_set(crtc, adjusted_mode);</span>
<span class="lineNum">    1051 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    1052 </span><span class="lineNoCov">          0 :                 if (radeon_crtc-&gt;rmx_type != RMX_OFF) {</span>
<span class="lineNum">    1053 </span>            :                         /* FIXME: only first crtc has rmx what should we
<span class="lineNum">    1054 </span>            :                          * do ?
<span class="lineNum">    1055 </span>            :                          */
<span class="lineNum">    1056 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;Mode need scaling but only first crtc can do that.\n&quot;);</span>
<span class="lineNum">    1057 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    1058 </span>            :         }
<span class="lineNum">    1059 </span><span class="lineNoCov">          0 :         radeon_cursor_reset(crtc);</span>
<span class="lineNum">    1060 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="1061"><span class="lineNum">    1061 </span>            : }</a>
<span class="lineNum">    1062 </span>            : 
<span class="lineNum">    1063 </span><span class="lineNoCov">          0 : static void radeon_crtc_prepare(struct drm_crtc *crtc)</span>
<span class="lineNum">    1064 </span>            : {
<span class="lineNum">    1065 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;dev;</span>
<span class="lineNum">    1066 </span>            :         struct drm_crtc *crtci;
<span class="lineNum">    1067 </span>            : 
<span class="lineNum">    1068 </span>            :         /*
<span class="lineNum">    1069 </span>            :         * The hardware wedges sometimes if you reconfigure one CRTC
<span class="lineNum">    1070 </span>            :         * whilst another is running (see fdo bug #24611).
<span class="lineNum">    1071 </span>            :         */
<span class="lineNum">    1072 </span><span class="lineNoCov">          0 :         list_for_each_entry(crtci, &amp;dev-&gt;mode_config.crtc_list, head)</span>
<span class="lineNum">    1073 </span><span class="lineNoCov">          0 :                 radeon_crtc_dpms(crtci, DRM_MODE_DPMS_OFF);</span>
<a name="1074"><span class="lineNum">    1074 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1075 </span>            : 
<span class="lineNum">    1076 </span><span class="lineNoCov">          0 : static void radeon_crtc_commit(struct drm_crtc *crtc)</span>
<span class="lineNum">    1077 </span>            : {
<span class="lineNum">    1078 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;dev;</span>
<span class="lineNum">    1079 </span>            :         struct drm_crtc *crtci;
<span class="lineNum">    1080 </span>            : 
<span class="lineNum">    1081 </span>            :         /*
<span class="lineNum">    1082 </span>            :         * Reenable the CRTCs that should be running.
<span class="lineNum">    1083 </span>            :         */
<span class="lineNum">    1084 </span><span class="lineNoCov">          0 :         list_for_each_entry(crtci, &amp;dev-&gt;mode_config.crtc_list, head) {</span>
<span class="lineNum">    1085 </span><span class="lineNoCov">          0 :                 if (crtci-&gt;enabled)</span>
<span class="lineNum">    1086 </span><span class="lineNoCov">          0 :                         radeon_crtc_dpms(crtci, DRM_MODE_DPMS_ON);</span>
<span class="lineNum">    1087 </span>            :         }
<a name="1088"><span class="lineNum">    1088 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1089 </span>            : 
<span class="lineNum">    1090 </span><span class="lineNoCov">          0 : static void radeon_crtc_disable(struct drm_crtc *crtc)</span>
<span class="lineNum">    1091 </span>            : {
<span class="lineNum">    1092 </span><span class="lineNoCov">          0 :         radeon_crtc_dpms(crtc, DRM_MODE_DPMS_OFF);</span>
<span class="lineNum">    1093 </span><span class="lineNoCov">          0 :         if (crtc-&gt;primary-&gt;fb) {</span>
<span class="lineNum">    1094 </span>            :                 int r;
<span class="lineNum">    1095 </span>            :                 struct radeon_framebuffer *radeon_fb;
<span class="lineNum">    1096 </span>            :                 struct radeon_bo *rbo;
<span class="lineNum">    1097 </span>            : 
<span class="lineNum">    1098 </span><span class="lineNoCov">          0 :                 radeon_fb = to_radeon_framebuffer(crtc-&gt;primary-&gt;fb);</span>
<span class="lineNum">    1099 </span><span class="lineNoCov">          0 :                 rbo = gem_to_radeon_bo(radeon_fb-&gt;obj);</span>
<span class="lineNum">    1100 </span><span class="lineNoCov">          0 :                 r = radeon_bo_reserve(rbo, false);</span>
<span class="lineNum">    1101 </span><span class="lineNoCov">          0 :                 if (unlikely(r))</span>
<span class="lineNum">    1102 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;failed to reserve rbo before unpin\n&quot;);</span>
<span class="lineNum">    1103 </span>            :                 else {
<span class="lineNum">    1104 </span><span class="lineNoCov">          0 :                         radeon_bo_unpin(rbo);</span>
<span class="lineNum">    1105 </span><span class="lineNoCov">          0 :                         radeon_bo_unreserve(rbo);</span>
<span class="lineNum">    1106 </span>            :                 }
<span class="lineNum">    1107 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1108 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1109 </span>            : 
<span class="lineNum">    1110 </span>            : static const struct drm_crtc_helper_funcs legacy_helper_funcs = {
<span class="lineNum">    1111 </span>            :         .dpms = radeon_crtc_dpms,
<span class="lineNum">    1112 </span>            :         .mode_fixup = radeon_crtc_mode_fixup,
<span class="lineNum">    1113 </span>            :         .mode_set = radeon_crtc_mode_set,
<span class="lineNum">    1114 </span>            :         .mode_set_base = radeon_crtc_set_base,
<span class="lineNum">    1115 </span>            :         .mode_set_base_atomic = radeon_crtc_set_base_atomic,
<span class="lineNum">    1116 </span>            :         .prepare = radeon_crtc_prepare,
<span class="lineNum">    1117 </span>            :         .commit = radeon_crtc_commit,
<span class="lineNum">    1118 </span>            :         .load_lut = radeon_crtc_load_lut,
<span class="lineNum">    1119 </span>            :         .disable = radeon_crtc_disable
<span class="lineNum">    1120 </span>            : };
<a name="1121"><span class="lineNum">    1121 </span>            : </a>
<span class="lineNum">    1122 </span>            : 
<span class="lineNum">    1123 </span><span class="lineNoCov">          0 : void radeon_legacy_init_crtc(struct drm_device *dev,</span>
<span class="lineNum">    1124 </span>            :                                struct radeon_crtc *radeon_crtc)
<span class="lineNum">    1125 </span>            : {
<span class="lineNum">    1126 </span><span class="lineNoCov">          0 :         if (radeon_crtc-&gt;crtc_id == 1)</span>
<span class="lineNum">    1127 </span><span class="lineNoCov">          0 :                 radeon_crtc-&gt;crtc_offset = RADEON_CRTC2_H_TOTAL_DISP - RADEON_CRTC_H_TOTAL_DISP;</span>
<span class="lineNum">    1128 </span><span class="lineNoCov">          0 :         drm_crtc_helper_add(&amp;radeon_crtc-&gt;base, &amp;legacy_helper_funcs);</span>
<span class="lineNum">    1129 </span><span class="lineNoCov">          0 : }</span>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.13</a></td></tr>
  </table>
  <br>

</body>
</html>
