./sim_define.v

../../src/rtl/myCPU/pipeline/rev01/alu.sv
../../src/rtl/myCPU/pipeline/rev01/PCSrc_logic.sv
../../src/rtl/myCPU/pipeline/rev01/hazard_unit.sv
../../src/rtl/myCPU/pipeline/rev01/ASYNC_RAM_DP_WBE.v
../../src/rtl/myCPU/pipeline/rev01/aludec.sv
../../src/rtl/myCPU/pipeline/rev01/branch_logic.sv
../../src/rtl/myCPU/pipeline/rev01/controller.sv
../../src/rtl/myCPU/pipeline/rev01/datapath.sv
../../src/rtl/myCPU/pipeline/rev01/maindec.sv
../../src/rtl/myCPU/pipeline/rev01/reg_file_async.v
../../src/rtl/myCPU/pipeline/rev01/riscvsingle.sv
../../src/rtl/myCPU/pipeline/rev01/RV32I_System.v

../../src/rtl/myCPU/pipeline/rev01/building_blocks/adder.sv
../../src/rtl/myCPU/pipeline/rev01/building_blocks/be_logic.sv
../../src/rtl/myCPU/pipeline/rev01/building_blocks/extend.sv
../../src/rtl/myCPU/pipeline/rev01/building_blocks/flopenr.sv
../../src/rtl/myCPU/pipeline/rev01/building_blocks/flopenr_clr.sv
../../src/rtl/myCPU/pipeline/rev01/building_blocks/flopr.sv
../../src/rtl/myCPU/pipeline/rev01/building_blocks/mux2.sv
../../src/rtl/myCPU/pipeline/rev01/building_blocks/mux3.sv

../../testbench/c_tests_tb.v
