TimeQuest Timing Analyzer report for DE0_Nano
Fri Apr 15 02:03:32 2016
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 14. Slow 1200mV 85C Model Setup: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'
 15. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Setup: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'
 17. Slow 1200mV 85C Model Hold: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'
 18. Slow 1200mV 85C Model Hold: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'
 19. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 20. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 21. Slow 1200mV 85C Model Recovery: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'
 22. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 23. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 24. Slow 1200mV 85C Model Recovery: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'
 25. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 26. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 27. Slow 1200mV 85C Model Removal: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'
 28. Slow 1200mV 85C Model Removal: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 30. Slow 1200mV 85C Model Minimum Pulse Width: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'
 31. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 32. Slow 1200mV 85C Model Minimum Pulse Width: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'
 33. Setup Times
 34. Hold Times
 35. Clock to Output Times
 36. Minimum Clock to Output Times
 37. Propagation Delay
 38. Minimum Propagation Delay
 39. Output Enable Times
 40. Minimum Output Enable Times
 41. Output Disable Times
 42. Minimum Output Disable Times
 43. Slow 1200mV 85C Model Metastability Summary
 44. Slow 1200mV 0C Model Fmax Summary
 45. Slow 1200mV 0C Model Setup Summary
 46. Slow 1200mV 0C Model Hold Summary
 47. Slow 1200mV 0C Model Recovery Summary
 48. Slow 1200mV 0C Model Removal Summary
 49. Slow 1200mV 0C Model Minimum Pulse Width Summary
 50. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 51. Slow 1200mV 0C Model Setup: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'
 52. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 53. Slow 1200mV 0C Model Setup: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'
 54. Slow 1200mV 0C Model Hold: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'
 55. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 56. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 57. Slow 1200mV 0C Model Hold: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'
 58. Slow 1200mV 0C Model Recovery: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'
 59. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 60. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 61. Slow 1200mV 0C Model Recovery: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'
 62. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 63. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 64. Slow 1200mV 0C Model Removal: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'
 65. Slow 1200mV 0C Model Removal: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'
 66. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 67. Slow 1200mV 0C Model Minimum Pulse Width: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'
 68. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 69. Slow 1200mV 0C Model Minimum Pulse Width: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'
 70. Setup Times
 71. Hold Times
 72. Clock to Output Times
 73. Minimum Clock to Output Times
 74. Propagation Delay
 75. Minimum Propagation Delay
 76. Output Enable Times
 77. Minimum Output Enable Times
 78. Output Disable Times
 79. Minimum Output Disable Times
 80. Slow 1200mV 0C Model Metastability Summary
 81. Fast 1200mV 0C Model Setup Summary
 82. Fast 1200mV 0C Model Hold Summary
 83. Fast 1200mV 0C Model Recovery Summary
 84. Fast 1200mV 0C Model Removal Summary
 85. Fast 1200mV 0C Model Minimum Pulse Width Summary
 86. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 87. Fast 1200mV 0C Model Setup: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'
 88. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 89. Fast 1200mV 0C Model Setup: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'
 90. Fast 1200mV 0C Model Hold: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'
 91. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 92. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 93. Fast 1200mV 0C Model Hold: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'
 94. Fast 1200mV 0C Model Recovery: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'
 95. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
 96. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 97. Fast 1200mV 0C Model Recovery: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'
 98. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 99. Fast 1200mV 0C Model Removal: 'CLOCK_50'
100. Fast 1200mV 0C Model Removal: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'
101. Fast 1200mV 0C Model Removal: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'
102. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
103. Fast 1200mV 0C Model Minimum Pulse Width: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'
104. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
105. Fast 1200mV 0C Model Minimum Pulse Width: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'
106. Setup Times
107. Hold Times
108. Clock to Output Times
109. Minimum Clock to Output Times
110. Propagation Delay
111. Minimum Propagation Delay
112. Output Enable Times
113. Minimum Output Enable Times
114. Output Disable Times
115. Minimum Output Disable Times
116. Fast 1200mV 0C Model Metastability Summary
117. Multicorner Timing Analysis Summary
118. Setup Times
119. Hold Times
120. Clock to Output Times
121. Minimum Clock to Output Times
122. Propagation Delay
123. Minimum Propagation Delay
124. Board Trace Model Assignments
125. Input Transition Times
126. Signal Integrity Metrics (Slow 1200mv 0c Model)
127. Signal Integrity Metrics (Slow 1200mv 85c Model)
128. Signal Integrity Metrics (Fast 1200mv 0c Model)
129. Setup Transfers
130. Hold Transfers
131. Recovery Transfers
132. Removal Transfers
133. Report TCCS
134. Report RSKM
135. Unconstrained Paths
136. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name      ; DE0_Nano                                           ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE22F17C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.27        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  27.3%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------+
; SDC File List                                                                                      ;
+----------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                  ; Status ; Read at                  ;
+----------------------------------------------------------------+--------+--------------------------+
; DE0_LT24_SOPC/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Fri Apr 15 02:03:23 2016 ;
; DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.sdc       ; OK     ; Fri Apr 15 02:03:23 2016 ;
; DE0_Nano.SDC                                                   ; OK     ; Fri Apr 15 02:03:23 2016 ;
+----------------------------------------------------------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                ;
+--------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------+------------------------------------------------+
; Clock Name                                 ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                       ; Targets                                        ;
+--------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------+------------------------------------------------+
; altera_reserved_tck                        ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                              ; { altera_reserved_tck }                        ;
; CLOCK_50                                   ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                              ; { CLOCK_50 }                                   ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Generated ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|inclk[0] ; { DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] } ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[1] ; Generated ; 20.000  ; 50.0 MHz  ; -5.000 ; 5.000  ; 50.00      ; 1         ; 1           ; -90.0 ;        ;           ;            ; false    ; CLOCK_50 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|inclk[0] ; { DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[1] } ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Generated ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|inclk[0] ; { DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] } ;
+--------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------+------------------------------------------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                               ;
+------------+-----------------+--------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                 ; Note ;
+------------+-----------------+--------------------------------------------+------+
; 58.6 MHz   ; 58.6 MHz        ; CLOCK_50                                   ;      ;
; 76.63 MHz  ; 76.63 MHz       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;      ;
; 120.71 MHz ; 120.71 MHz      ; altera_reserved_tck                        ;      ;
; 177.3 MHz  ; 177.3 MHz       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ;      ;
+------------+-----------------+--------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                 ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; CLOCK_50                                   ; 2.934  ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 6.950  ; 0.000         ;
; altera_reserved_tck                        ; 45.858 ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 94.360 ; 0.000         ;
+--------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                 ;
+--------------------------------------------+-------+---------------+
; Clock                                      ; Slack ; End Point TNS ;
+--------------------------------------------+-------+---------------+
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.306 ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.356 ; 0.000         ;
; CLOCK_50                                   ; 0.357 ; 0.000         ;
; altera_reserved_tck                        ; 0.358 ; 0.000         ;
+--------------------------------------------+-------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                              ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 14.697 ; 0.000         ;
; CLOCK_50                                   ; 16.170 ; 0.000         ;
; altera_reserved_tck                        ; 47.856 ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 96.335 ; 0.000         ;
+--------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                              ;
+--------------------------------------------+-------+---------------+
; Clock                                      ; Slack ; End Point TNS ;
+--------------------------------------------+-------+---------------+
; altera_reserved_tck                        ; 0.884 ; 0.000         ;
; CLOCK_50                                   ; 2.672 ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 2.757 ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 3.491 ; 0.000         ;
+--------------------------------------------+-------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                   ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; CLOCK_50                                   ; 9.485  ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 9.659  ; 0.000         ;
; altera_reserved_tck                        ; 49.523 ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 49.746 ; 0.000         ;
+--------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                              ;
+-------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.934 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a12~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.211      ; 17.305     ;
; 2.970 ; LT24_buffer:lt24_buf|posX[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a12~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.211      ; 17.269     ;
; 2.993 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a5~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.211      ; 17.246     ;
; 2.993 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a8~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.210      ; 17.245     ;
; 3.029 ; LT24_buffer:lt24_buf|posX[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a5~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.211      ; 17.210     ;
; 3.029 ; LT24_buffer:lt24_buf|posX[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a8~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.210      ; 17.209     ;
; 3.035 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a11~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.176      ; 17.169     ;
; 3.040 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a14~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.211      ; 17.199     ;
; 3.071 ; LT24_buffer:lt24_buf|posX[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a11~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.176      ; 17.133     ;
; 3.072 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a12~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.211      ; 17.167     ;
; 3.076 ; LT24_buffer:lt24_buf|posX[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a14~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.211      ; 17.163     ;
; 3.089 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a12~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.211      ; 17.150     ;
; 3.095 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a6~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.210      ; 17.143     ;
; 3.101 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a4~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.209      ; 17.136     ;
; 3.131 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a5~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.211      ; 17.108     ;
; 3.131 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a8~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.210      ; 17.107     ;
; 3.131 ; LT24_buffer:lt24_buf|posX[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a6~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.210      ; 17.107     ;
; 3.137 ; LT24_buffer:lt24_buf|posX[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a4~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.209      ; 17.100     ;
; 3.141 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a13~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.207      ; 17.094     ;
; 3.141 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a9~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.206      ; 17.093     ;
; 3.148 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a5~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.211      ; 17.091     ;
; 3.148 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a8~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.210      ; 17.090     ;
; 3.169 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a7~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.203      ; 17.062     ;
; 3.173 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a11~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.176      ; 17.031     ;
; 3.177 ; LT24_buffer:lt24_buf|posX[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a13~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.207      ; 17.058     ;
; 3.177 ; LT24_buffer:lt24_buf|posX[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a9~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.206      ; 17.057     ;
; 3.178 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a14~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.211      ; 17.061     ;
; 3.190 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a11~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.176      ; 17.014     ;
; 3.195 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a14~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.211      ; 17.044     ;
; 3.205 ; LT24_buffer:lt24_buf|posX[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a7~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.203      ; 17.026     ;
; 3.226 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a3~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.210      ; 17.012     ;
; 3.233 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a6~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.210      ; 17.005     ;
; 3.237 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a2~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.208      ; 16.999     ;
; 3.239 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a4~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.209      ; 16.998     ;
; 3.247 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.208      ; 16.989     ;
; 3.250 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a6~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.210      ; 16.988     ;
; 3.256 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a4~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.209      ; 16.981     ;
; 3.262 ; LT24_buffer:lt24_buf|posX[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a3~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.210      ; 16.976     ;
; 3.273 ; LT24_buffer:lt24_buf|posX[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a2~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.208      ; 16.963     ;
; 3.279 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a13~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.207      ; 16.956     ;
; 3.279 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a9~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.206      ; 16.955     ;
; 3.283 ; LT24_buffer:lt24_buf|posX[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.208      ; 16.953     ;
; 3.296 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a1~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.206      ; 16.938     ;
; 3.296 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a13~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.207      ; 16.939     ;
; 3.296 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a9~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.206      ; 16.938     ;
; 3.307 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a7~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.203      ; 16.924     ;
; 3.324 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a7~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.203      ; 16.907     ;
; 3.332 ; LT24_buffer:lt24_buf|posX[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a1~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.206      ; 16.902     ;
; 3.364 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a3~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.210      ; 16.874     ;
; 3.375 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a2~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.208      ; 16.861     ;
; 3.381 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a3~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.210      ; 16.857     ;
; 3.385 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.208      ; 16.851     ;
; 3.392 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a2~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.208      ; 16.844     ;
; 3.396 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a10~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.202      ; 16.834     ;
; 3.402 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.208      ; 16.834     ;
; 3.432 ; LT24_buffer:lt24_buf|posX[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a10~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.202      ; 16.798     ;
; 3.434 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a1~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.206      ; 16.800     ;
; 3.451 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a1~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.206      ; 16.783     ;
; 3.534 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a10~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.202      ; 16.696     ;
; 3.551 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a10~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.202      ; 16.679     ;
; 3.752 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a15~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.200      ; 16.476     ;
; 3.788 ; LT24_buffer:lt24_buf|posX[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a15~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.200      ; 16.440     ;
; 3.890 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a15~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.200      ; 16.338     ;
; 3.907 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a15~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.200      ; 16.321     ;
; 4.040 ; LT24_buffer:lt24_buf|posX[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a12~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.211      ; 16.199     ;
; 4.099 ; LT24_buffer:lt24_buf|posX[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a5~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.211      ; 16.140     ;
; 4.099 ; LT24_buffer:lt24_buf|posX[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a8~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.210      ; 16.139     ;
; 4.133 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a5~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.203      ; 16.098     ;
; 4.133 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a8~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.202      ; 16.097     ;
; 4.141 ; LT24_buffer:lt24_buf|posX[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a11~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.176      ; 16.063     ;
; 4.146 ; LT24_buffer:lt24_buf|posX[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a14~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.211      ; 16.093     ;
; 4.201 ; LT24_buffer:lt24_buf|posX[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a6~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.210      ; 16.037     ;
; 4.207 ; LT24_buffer:lt24_buf|posX[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a4~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.209      ; 16.030     ;
; 4.228 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a11~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.168      ; 15.968     ;
; 4.247 ; LT24_buffer:lt24_buf|posX[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a13~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.207      ; 15.988     ;
; 4.247 ; LT24_buffer:lt24_buf|posX[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a9~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.206      ; 15.987     ;
; 4.252 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a5~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.203      ; 15.979     ;
; 4.252 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a8~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.202      ; 15.978     ;
; 4.275 ; LT24_buffer:lt24_buf|posX[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a7~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.203      ; 15.956     ;
; 4.280 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a5~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.203      ; 15.951     ;
; 4.280 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a8~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.202      ; 15.950     ;
; 4.282 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a14~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.203      ; 15.949     ;
; 4.283 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a12~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.203      ; 15.948     ;
; 4.288 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a6~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.202      ; 15.942     ;
; 4.332 ; LT24_buffer:lt24_buf|posX[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a3~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.210      ; 15.906     ;
; 4.340 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a4~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.201      ; 15.889     ;
; 4.343 ; LT24_buffer:lt24_buf|posX[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a2~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.208      ; 15.893     ;
; 4.347 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a11~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.168      ; 15.849     ;
; 4.353 ; LT24_buffer:lt24_buf|posX[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.208      ; 15.883     ;
; 4.362 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a7~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.195      ; 15.861     ;
; 4.375 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a11~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.168      ; 15.821     ;
; 4.401 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a14~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.203      ; 15.830     ;
; 4.402 ; LT24_buffer:lt24_buf|posX[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a1~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.206      ; 15.832     ;
; 4.402 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a12~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.203      ; 15.829     ;
; 4.407 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a6~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.202      ; 15.823     ;
; 4.429 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a14~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.203      ; 15.802     ;
; 4.430 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a12~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.203      ; 15.801     ;
; 4.435 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a6~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.202      ; 15.795     ;
; 4.436 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a1~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.198      ; 15.790     ;
; 4.454 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a2~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.200      ; 15.774     ;
+-------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                      ; To Node                                                                                                                                                   ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 6.950 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[30]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.058     ; 12.987     ;
; 6.950 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[24]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.058     ; 12.987     ;
; 6.950 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[25]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.058     ; 12.987     ;
; 6.950 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[28]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.058     ; 12.987     ;
; 6.984 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[15]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.050     ; 12.961     ;
; 7.168 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mem_stall                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.058     ; 12.769     ;
; 7.184 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[30]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.058     ; 12.753     ;
; 7.184 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[24]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.058     ; 12.753     ;
; 7.184 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[25]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.058     ; 12.753     ;
; 7.184 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[28]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.058     ; 12.753     ;
; 7.204 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[31]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.048     ; 12.743     ;
; 7.204 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[6]~reg0                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.048     ; 12.743     ;
; 7.204 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[21]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.048     ; 12.743     ;
; 7.204 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[11]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.048     ; 12.743     ;
; 7.204 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[22]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.048     ; 12.743     ;
; 7.204 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[23]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.048     ; 12.743     ;
; 7.204 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[29]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.048     ; 12.743     ;
; 7.204 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[16]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.048     ; 12.743     ;
; 7.216 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[30]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.058     ; 12.721     ;
; 7.216 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[24]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.058     ; 12.721     ;
; 7.216 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[25]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.058     ; 12.721     ;
; 7.216 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[28]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.058     ; 12.721     ;
; 7.216 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[30]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.058     ; 12.721     ;
; 7.216 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[24]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.058     ; 12.721     ;
; 7.216 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[25]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.058     ; 12.721     ;
; 7.216 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[28]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.058     ; 12.721     ;
; 7.218 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[15]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.050     ; 12.727     ;
; 7.241 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[0]~reg0                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.049     ; 12.705     ;
; 7.241 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[3]~reg0                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.049     ; 12.705     ;
; 7.241 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[5]~reg0                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.049     ; 12.705     ;
; 7.241 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[2]~reg0                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.049     ; 12.705     ;
; 7.241 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[10]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.049     ; 12.705     ;
; 7.241 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[20]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.049     ; 12.705     ;
; 7.241 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[14]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.049     ; 12.705     ;
; 7.241 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[27]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.049     ; 12.705     ;
; 7.241 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[26]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.049     ; 12.705     ;
; 7.250 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[15]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.050     ; 12.695     ;
; 7.250 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[15]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.050     ; 12.695     ;
; 7.322 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[15] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[30]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.058     ; 12.615     ;
; 7.322 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[15] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[24]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.058     ; 12.615     ;
; 7.322 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[15] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[25]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.058     ; 12.615     ;
; 7.322 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[15] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[28]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.058     ; 12.615     ;
; 7.339 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[30]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.058     ; 12.598     ;
; 7.339 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[24]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.058     ; 12.598     ;
; 7.339 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[25]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.058     ; 12.598     ;
; 7.339 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[28]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.058     ; 12.598     ;
; 7.356 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[15] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[15]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.050     ; 12.589     ;
; 7.372 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|last_channel[12] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.072     ; 12.551     ;
; 7.372 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|last_dest_id[0]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.072     ; 12.551     ;
; 7.373 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[15]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.050     ; 12.572     ;
; 7.378 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_offset_field[1]                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.049     ; 12.568     ;
; 7.381 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[19]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.049     ; 12.565     ;
; 7.381 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[7]~reg0                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.049     ; 12.565     ;
; 7.381 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[4]~reg0                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.049     ; 12.565     ;
; 7.381 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[1]~reg0                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.049     ; 12.565     ;
; 7.381 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[8]~reg0                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.049     ; 12.565     ;
; 7.381 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[9]~reg0                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.049     ; 12.565     ;
; 7.381 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[18]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.049     ; 12.565     ;
; 7.381 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[12]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.049     ; 12.565     ;
; 7.381 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[13]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.049     ; 12.565     ;
; 7.381 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[17]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.049     ; 12.565     ;
; 7.402 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mem_stall                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.058     ; 12.535     ;
; 7.414 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[30]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.058     ; 12.523     ;
; 7.414 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[24]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.058     ; 12.523     ;
; 7.414 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[25]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.058     ; 12.523     ;
; 7.414 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[28]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.058     ; 12.523     ;
; 7.434 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mem_stall                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.058     ; 12.503     ;
; 7.434 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mem_stall                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.058     ; 12.503     ;
; 7.438 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[31]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.048     ; 12.509     ;
; 7.438 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[6]~reg0                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.048     ; 12.509     ;
; 7.438 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[21]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.048     ; 12.509     ;
; 7.438 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[11]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.048     ; 12.509     ;
; 7.438 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[22]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.048     ; 12.509     ;
; 7.438 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[23]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.048     ; 12.509     ;
; 7.438 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[29]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.048     ; 12.509     ;
; 7.438 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[16]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.048     ; 12.509     ;
; 7.448 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[15]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.050     ; 12.497     ;
; 7.466 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_rd_addr_offset[2]                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.073     ; 12.456     ;
; 7.466 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_rd_addr_offset[1]                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.073     ; 12.456     ;
; 7.466 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_rd_addr_offset[0]                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.073     ; 12.456     ;
; 7.470 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[31]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.048     ; 12.477     ;
; 7.470 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[6]~reg0                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.048     ; 12.477     ;
; 7.470 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[21]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.048     ; 12.477     ;
; 7.470 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[11]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.048     ; 12.477     ;
; 7.470 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[22]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.048     ; 12.477     ;
; 7.470 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[23]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.048     ; 12.477     ;
; 7.470 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[29]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.048     ; 12.477     ;
; 7.470 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[16]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.048     ; 12.477     ;
; 7.470 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[31]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.048     ; 12.477     ;
; 7.470 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[6]~reg0                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.048     ; 12.477     ;
; 7.470 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[21]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.048     ; 12.477     ;
; 7.470 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[11]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.048     ; 12.477     ;
; 7.470 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[22]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.048     ; 12.477     ;
; 7.470 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[23]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.048     ; 12.477     ;
; 7.470 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[29]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.048     ; 12.477     ;
; 7.470 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[16]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.048     ; 12.477     ;
; 7.471 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[30]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.058     ; 12.466     ;
; 7.471 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[24]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.058     ; 12.466     ;
; 7.471 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[25]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.058     ; 12.466     ;
; 7.471 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[28]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.058     ; 12.466     ;
+-------+--------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 45.858 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.207      ; 4.344      ;
; 45.956 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.225      ; 4.264      ;
; 46.068 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.222      ; 4.149      ;
; 46.112 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.222      ; 4.105      ;
; 46.986 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.210      ; 3.219      ;
; 47.025 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.222      ; 3.192      ;
; 47.069 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.226      ; 3.152      ;
; 47.310 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.222      ; 2.907      ;
; 47.399 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.205      ; 2.801      ;
; 47.573 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.212      ; 2.634      ;
; 47.621 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.209      ; 2.583      ;
; 47.634 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.222      ; 2.583      ;
; 47.829 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 2.359      ;
; 47.932 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.210      ; 2.273      ;
; 47.946 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 2.243      ;
; 48.022 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.206      ; 2.179      ;
; 48.107 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.198      ; 2.086      ;
; 48.160 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.222      ; 2.057      ;
; 48.256 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.221      ; 1.960      ;
; 48.455 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.210      ; 1.750      ;
; 48.470 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.208      ; 1.733      ;
; 48.493 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.198      ; 1.700      ;
; 49.350 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[0]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.210      ; 0.855      ;
; 95.453 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.479      ;
; 95.453 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.479      ;
; 95.497 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.422      ;
; 95.536 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 4.412      ;
; 95.536 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 4.412      ;
; 95.545 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.374      ;
; 95.613 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.309      ;
; 95.682 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.237      ;
; 95.685 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.234      ;
; 95.686 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.233      ;
; 95.688 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.231      ;
; 95.689 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.230      ;
; 95.690 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.229      ;
; 95.705 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.222      ;
; 95.705 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.222      ;
; 95.805 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.113      ;
; 95.841 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.077      ;
; 95.841 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.077      ;
; 95.841 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.077      ;
; 95.841 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.077      ;
; 95.841 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.077      ;
; 95.851 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.069      ;
; 95.870 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.063      ;
; 95.879 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.046      ;
; 95.881 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.038      ;
; 95.898 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.039      ;
; 95.899 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.025      ;
; 95.899 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.021      ;
; 95.925 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.994      ;
; 95.925 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.994      ;
; 95.925 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.012      ;
; 95.947 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.977      ;
; 95.963 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.959      ;
; 95.963 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.959      ;
; 95.998 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.939      ;
; 96.008 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.927      ;
; 96.008 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.927      ;
; 96.017 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.928      ;
; 96.046 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.892      ;
; 96.046 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.892      ;
; 96.049 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.871      ;
; 96.050 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.870      ;
; 96.053 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.867      ;
; 96.054 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.866      ;
; 96.055 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.865      ;
; 96.055 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.865      ;
; 96.077 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.850      ;
; 96.077 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.850      ;
; 96.077 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.850      ;
; 96.097 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.827      ;
; 96.098 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.826      ;
; 96.101 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.823      ;
; 96.102 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.822      ;
; 96.103 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.821      ;
; 96.103 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.821      ;
; 96.124 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.795      ;
; 96.124 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.795      ;
; 96.124 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.795      ;
; 96.124 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.795      ;
; 96.124 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.795      ;
; 96.124 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.795      ;
; 96.156 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.764      ;
; 96.156 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.764      ;
; 96.156 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.764      ;
; 96.156 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.764      ;
; 96.156 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.764      ;
; 96.156 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.764      ;
; 96.156 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.764      ;
; 96.156 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.764      ;
; 96.156 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.764      ;
; 96.159 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.760      ;
; 96.166 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.751      ;
; 96.175 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.748      ;
; 96.183 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.731      ;
; 96.183 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.731      ;
; 96.204 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.715      ;
; 96.207 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.725      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                    ;
+--------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                      ; To Node                                                                         ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 94.360 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_is_running   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 5.571      ;
; 94.370 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_is_running   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 5.561      ;
; 94.495 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_is_running   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 5.436      ;
; 94.503 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 5.428      ;
; 94.503 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[16] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 5.428      ;
; 94.503 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 5.428      ;
; 94.503 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[19] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 5.428      ;
; 94.503 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[21] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 5.428      ;
; 94.503 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[20] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 5.428      ;
; 94.503 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[22] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 5.428      ;
; 94.503 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[23] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 5.428      ;
; 94.503 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[27] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 5.428      ;
; 94.503 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[24] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 5.428      ;
; 94.503 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[25] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 5.428      ;
; 94.503 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[26] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 5.428      ;
; 94.503 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[30] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 5.428      ;
; 94.503 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[28] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 5.428      ;
; 94.503 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[29] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 5.428      ;
; 94.503 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[31] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 5.428      ;
; 94.505 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 5.427      ;
; 94.505 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 5.427      ;
; 94.505 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 5.427      ;
; 94.505 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 5.427      ;
; 94.505 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[4]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 5.427      ;
; 94.505 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[5]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 5.427      ;
; 94.505 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[6]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 5.427      ;
; 94.505 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 5.427      ;
; 94.505 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[9]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 5.427      ;
; 94.505 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[10] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 5.427      ;
; 94.505 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[11] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 5.427      ;
; 94.505 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 5.427      ;
; 94.505 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 5.427      ;
; 94.505 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 5.427      ;
; 94.505 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[15] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 5.427      ;
; 94.505 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[8]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 5.427      ;
; 94.513 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 5.418      ;
; 94.513 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[16] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 5.418      ;
; 94.513 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 5.418      ;
; 94.513 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[19] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 5.418      ;
; 94.513 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[21] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 5.418      ;
; 94.513 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[20] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 5.418      ;
; 94.513 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[22] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 5.418      ;
; 94.513 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[23] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 5.418      ;
; 94.513 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[27] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 5.418      ;
; 94.513 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[24] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 5.418      ;
; 94.513 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[25] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 5.418      ;
; 94.513 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[26] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 5.418      ;
; 94.513 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[30] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 5.418      ;
; 94.513 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[28] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 5.418      ;
; 94.513 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[29] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 5.418      ;
; 94.513 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[31] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 5.418      ;
; 94.515 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 5.417      ;
; 94.515 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 5.417      ;
; 94.515 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 5.417      ;
; 94.515 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 5.417      ;
; 94.515 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[4]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 5.417      ;
; 94.515 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[5]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 5.417      ;
; 94.515 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[6]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 5.417      ;
; 94.515 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 5.417      ;
; 94.515 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[9]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 5.417      ;
; 94.515 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[10] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 5.417      ;
; 94.515 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[11] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 5.417      ;
; 94.515 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 5.417      ;
; 94.515 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 5.417      ;
; 94.515 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 5.417      ;
; 94.515 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[15] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 5.417      ;
; 94.515 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[8]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 5.417      ;
; 94.638 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 5.293      ;
; 94.638 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[16] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 5.293      ;
; 94.638 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 5.293      ;
; 94.638 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[19] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 5.293      ;
; 94.638 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[21] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 5.293      ;
; 94.638 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[20] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 5.293      ;
; 94.638 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[22] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 5.293      ;
; 94.638 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[23] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 5.293      ;
; 94.638 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[27] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 5.293      ;
; 94.638 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[24] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 5.293      ;
; 94.638 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[25] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 5.293      ;
; 94.638 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[26] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 5.293      ;
; 94.638 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[30] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 5.293      ;
; 94.638 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[28] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 5.293      ;
; 94.638 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[29] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 5.293      ;
; 94.638 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[31] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 5.293      ;
; 94.640 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 5.292      ;
; 94.640 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 5.292      ;
; 94.640 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 5.292      ;
; 94.640 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 5.292      ;
; 94.640 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[4]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 5.292      ;
; 94.640 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[5]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 5.292      ;
; 94.640 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[6]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 5.292      ;
; 94.640 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 5.292      ;
; 94.640 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[9]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 5.292      ;
; 94.640 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[10] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 5.292      ;
; 94.640 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[11] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 5.292      ;
; 94.640 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 5.292      ;
; 94.640 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 5.292      ;
; 94.640 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 5.292      ;
; 94.640 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[15] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 5.292      ;
; 94.640 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[8]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 5.292      ;
; 94.659 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_is_running   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 5.272      ;
+--------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                                                                              ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.306 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_line[3]                                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_data_module:DE0_LT24_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_address_reg0                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 0.874      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|M_bht_ptr_unfiltered[4]                                                                                                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_bht_module:DE0_LT24_SOPC_CPU_bht|altsyncram:the_altsyncram|altsyncram_s1h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.375      ; 0.874      ;
; 0.313 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 0.881      ;
; 0.315 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 0.883      ;
; 0.316 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.378      ; 0.881      ;
; 0.320 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.378      ; 0.885      ;
; 0.320 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mem_baddr[22]                                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_tag_module:DE0_LT24_SOPC_CPU_dc_tag|altsyncram:the_altsyncram|altsyncram_qmg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.382      ; 0.889      ;
; 0.322 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mem_baddr[13]                                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_tag_module:DE0_LT24_SOPC_CPU_dc_tag|altsyncram:the_altsyncram|altsyncram_qmg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.382      ; 0.891      ;
; 0.323 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[11]                                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.384      ; 0.894      ;
; 0.324 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 0.892      ;
; 0.325 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|M_bht_ptr_unfiltered[0]                                                                                                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_bht_module:DE0_LT24_SOPC_CPU_bht|altsyncram:the_altsyncram|altsyncram_s1h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.379      ; 0.891      ;
; 0.325 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mem_baddr[12]                                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_tag_module:DE0_LT24_SOPC_CPU_dc_tag|altsyncram:the_altsyncram|altsyncram_qmg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.382      ; 0.894      ;
; 0.326 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mem_baddr[23]                                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_tag_module:DE0_LT24_SOPC_CPU_dc_tag|altsyncram:the_altsyncram|altsyncram_qmg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.382      ; 0.895      ;
; 0.327 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.378      ; 0.892      ;
; 0.329 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[7]                                                                                                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.384      ; 0.900      ;
; 0.329 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_xfer_wr_data[16]                                                                                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_victim_module:DE0_LT24_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.394      ; 0.910      ;
; 0.331 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[3]                                                                                                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.382      ; 0.900      ;
; 0.331 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[12]                                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.384      ; 0.902      ;
; 0.331 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_line[1]                                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_data_module:DE0_LT24_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_address_reg0                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 0.899      ;
; 0.331 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_xfer_wr_data[22]                                                                                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_victim_module:DE0_LT24_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.394      ; 0.912      ;
; 0.333 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|M_bht_ptr_unfiltered[7]                                                                                                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_bht_module:DE0_LT24_SOPC_CPU_bht|altsyncram:the_altsyncram|altsyncram_s1h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.383      ; 0.903      ;
; 0.335 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_valid_bits[4]                                                                                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.377      ; 0.899      ;
; 0.336 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[14]                                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.384      ; 0.907      ;
; 0.336 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_valid_bits[5]                                                                                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.377      ; 0.900      ;
; 0.337 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 0.905      ;
; 0.338 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_xfer_wr_data[20]                                                                                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_victim_module:DE0_LT24_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.386      ; 0.911      ;
; 0.339 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_xfer_wr_data[26]                                                                                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_victim_module:DE0_LT24_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.386      ; 0.912      ;
; 0.341 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mem_baddr[11]                                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_tag_module:DE0_LT24_SOPC_CPU_dc_tag|altsyncram:the_altsyncram|altsyncram_qmg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.382      ; 0.910      ;
; 0.342 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_valid_bits[7]                                                                                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.377      ; 0.906      ;
; 0.342 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_dp_offset[1]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_data_module:DE0_LT24_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_address_reg0                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.380      ; 0.909      ;
; 0.348 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 0.916      ;
; 0.351 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[8]                                                                                                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.384      ; 0.922      ;
; 0.352 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[13]                                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.384      ; 0.923      ;
; 0.352 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_valid_bits[6]                                                                                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.377      ; 0.916      ;
; 0.353 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_valid_bits[1]                                                                                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.377      ; 0.917      ;
; 0.354 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_valid_bits[2]                                                                                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.377      ; 0.918      ;
; 0.356 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_busy_s1_agent_rsp_fifo|mem_used[1]                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_busy_s1_agent_rsp_fifo|mem_used[1]                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_busy_s1_agent_rsp_fifo|mem_used[0]                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_busy_s1_agent_rsp_fifo|mem_used[0]                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_busy_s1_agent_rsp_fifo|mem[0][108]                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_busy_s1_agent_rsp_fifo|mem[0][108]                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_busy_s1_agent_rsp_fifo|mem[1][108]                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_busy_s1_agent_rsp_fifo|mem[1][108]                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_cmd[3]                                                                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_cmd[3]                                                                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|m_state.000000001                                                                                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|m_state.000000001                                                                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|active_cs_n                                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|active_cs_n                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_cmd[2]                                                                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_cmd[2]                                                                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_cmd[0]                                                                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_cmd[0]                                                                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_cmd[1]                                                                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_cmd[1]                                                                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_refs[2]                                                                                                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_refs[2]                                                                                                                                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_refs[0]                                                                                                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_refs[0]                                                                                                                                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_refs[1]                                                                                                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_refs[1]                                                                                                                                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_next.000                                                                                                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_next.000                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_state.000                                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_state.000                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_next.101                                                                                                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_next.101                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_state.101                                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_state.101                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|init_done                                                                                                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|init_done                                                                                                                                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_offset_field[1]                                                                                                                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_offset_field[1]                                                                                                                                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_st_bypass_delayed_started                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_st_bypass_delayed_started                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][108]                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][108]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][108]                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][108]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_ctrl_avalon_slave_0_agent_rsp_fifo|mem[0][108]                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_ctrl_avalon_slave_0_agent_rsp_fifo|mem[0][108]                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_ctrl_avalon_slave_0_agent_rsp_fifo|mem[1][108]                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_ctrl_avalon_slave_0_agent_rsp_fifo|mem[1][108]                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|rvalid                                                                                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|rvalid                                                                                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|ac                                                                                                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|ac                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_nios2_ocimem:the_DE0_LT24_SOPC_CPU_nios2_ocimem|jtag_ram_wr                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_nios2_ocimem:the_DE0_LT24_SOPC_CPU_nios2_ocimem|jtag_ram_wr                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|woverflow                                                                                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|woverflow                                                                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|pause_irq                                                                                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|pause_irq                                                                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[0]                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_ctrl_avalon_slave_0_translator|wait_latency_counter[1]                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_ctrl_avalon_slave_0_translator|wait_latency_counter[1]                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_nios2_ocimem:the_DE0_LT24_SOPC_CPU_nios2_ocimem|jtag_rd                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_nios2_ocimem:the_DE0_LT24_SOPC_CPU_nios2_ocimem|jtag_rd                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_wr_active                                                                                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_wr_active                                                                                                                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wr_data_cnt[2]                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wr_data_cnt[2]                                                                                                                                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wr_data_cnt[1]                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wr_data_cnt[1]                                                                                                                                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_rd_data_first                                                                                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_rd_data_first                                                                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_write~reg0                                                                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_write~reg0                                                                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_rd_addr_offset[2]                                                                                                                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_rd_addr_offset[2]                                                                                                                                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_rd_addr_offset[1]                                                                                                                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_rd_addr_offset[1]                                                                                                                                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|has_pending_responses                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|has_pending_responses                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_read~reg0                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_read~reg0                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[0]                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[0]                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_rd_addr_cnt[1]                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_rd_addr_cnt[1]                                                                                                                                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_rd_addr_cnt[2]                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_rd_addr_cnt[2]                                                                                                                                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_touch_busy_s1_translator|wait_latency_counter[1]                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_touch_busy_s1_translator|wait_latency_counter[1]                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_PENIRQ_N:lt24_touch_penirq_n|edge_capture                                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_PENIRQ_N:lt24_touch_penirq_n|edge_capture                                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_PENIRQ_N:lt24_touch_penirq_n|irq_mask                                                                                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_PENIRQ_N:lt24_touch_penirq_n|irq_mask                                                                                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_LCD_RSTN:lt24_lcd_rstn|data_out                                                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_LCD_RSTN:lt24_lcd_rstn|data_out                                                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_lcd_rstn_s1_agent_rsp_fifo|mem_used[0]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_lcd_rstn_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_lcd_rstn_s1_agent_rsp_fifo|mem_used[1]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_lcd_rstn_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_lcd_rstn_s1_translator|wait_latency_counter[1]                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_lcd_rstn_s1_translator|wait_latency_counter[1]                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                 ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.356 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[0]                                                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[0]                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[1]                                                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[1]                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_ctrl_avalon_slave_0_translator|wait_latency_counter[1]                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_ctrl_avalon_slave_0_translator|wait_latency_counter[1]                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[1][107]                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[1][107]                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[1][108]                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[1][108]                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rdata_fifo|mem_used[1]                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rdata_fifo|mem_used[1]                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rdata_fifo|mem_used[0]                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rdata_fifo|mem_used[0]                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][108]                                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][108]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][9]                                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][9]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][13]                                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][13]                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][0]                                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][0]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][1]                                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][1]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][3]                                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][3]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][4]                                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][4]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][5]                                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][5]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][12]                                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][12]                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][7]                                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][7]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][15]                                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][15]                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][2]                                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][2]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][10]                                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][10]                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|timeout_occurred                                                                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|timeout_occurred                                                                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][11]                                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][11]                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][6]                                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][6]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][14]                                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][14]                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][8]                                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][8]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]                                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[0]                                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[0]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][107]                                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][107]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][108]                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][108]                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[0][0]                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[0][0]                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[1][0]                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[1][0]                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[1]                                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[1]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[0]                                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[0]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][107]                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][107]                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.360 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_ctrl_avalon_slave_0_translator|wait_latency_counter[0]                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_ctrl_avalon_slave_0_translator|wait_latency_counter[0]                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.580      ;
; 0.360 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[0]                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[0]                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.580      ;
; 0.360 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[0]                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[0]                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.580      ;
; 0.369 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_KEY:key|readdata[0]                                                                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.589      ;
; 0.371 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.592      ;
; 0.372 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[20]                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[4]                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[5]                                                                                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[5]                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[2]                                                                                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[2]                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[11]                                                                                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[11]                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_KEY:key|readdata[0]                                                                                                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[0]                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.592      ;
; 0.373 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[0]                                                                                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[0]                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[23]                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[7]                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[15]                                                                                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[15]                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[0][0]                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.593      ;
; 0.374 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[3]                                                                                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[3]                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.594      ;
; 0.374 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[22]                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[6]                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.594      ;
; 0.375 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[13]                                                                                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[13]                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.595      ;
; 0.376 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.596      ;
; 0.378 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[10]                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][10]                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.598      ;
; 0.379 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][108]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.599      ;
; 0.380 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[10]                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.600      ;
; 0.381 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.602      ;
; 0.385 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.605      ;
; 0.389 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[9]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.609      ;
; 0.390 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[4]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.610      ;
; 0.391 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[13]                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][13]                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.611      ;
; 0.391 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[8]                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][8]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.611      ;
; 0.392 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[7]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.612      ;
; 0.392 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[0]                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][0]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.612      ;
; 0.392 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[3]                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][3]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.612      ;
; 0.392 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[14]                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][14]                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.612      ;
; 0.393 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[4]                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][4]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.613      ;
; 0.393 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[15]                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][15]                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.613      ;
; 0.394 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[8]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.614      ;
; 0.394 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[7]                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][7]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.614      ;
; 0.398 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rdata_fifo|mem_used[0]                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rdata_fifo|mem_used[1]                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.618      ;
; 0.414 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[0]                                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[1]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.634      ;
; 0.477 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LED_Controller:led_ctrl|LED_reg[3]                                                                                                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.697      ;
; 0.479 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][14]                                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.699      ;
; 0.501 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[27]                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[11]                                                                                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.721      ;
; 0.503 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][12]                                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.723      ;
; 0.510 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[1]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.731      ;
; 0.513 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[6]                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][6]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.733      ;
; 0.514 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.734      ;
; 0.515 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][7]                                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.735      ;
; 0.515 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.735      ;
; 0.516 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[9]                                                                                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[9]                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.736      ;
; 0.517 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[1]                                                                                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[1]                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.737      ;
; 0.517 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[12]                                                                                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[12]                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.737      ;
; 0.517 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[8]                                                                                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[8]                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.737      ;
; 0.522 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][1]                                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.742      ;
; 0.531 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[31]                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[31]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.750      ;
; 0.532 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[27]                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[27]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.751      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rsp_fifo|mem[1][108]                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rsp_fifo|mem[1][108]                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rsp_fifo|mem[1][108]                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rsp_fifo|mem[1][108]                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_cmd_width_adapter|address_reg[1]                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_cmd_width_adapter|address_reg[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rdata_fifo|mem[0][0]                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rdata_fifo|mem[0][0]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rdata_fifo|mem[1][0]                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rdata_fifo|mem[1][0]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rdata_fifo|mem_used[0]                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rdata_fifo|mem_used[0]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rdata_fifo|mem_used[1]                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rdata_fifo|mem_used[1]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT_Avalon:lt_avalon|read_data[0]                                                                                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT_Avalon:lt_avalon|read_data[0]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rdata_fifo|mem[1][0]                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rdata_fifo|mem[1][0]                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rdata_fifo|mem[1][1]                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rdata_fifo|mem[1][1]                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_ALT_PLL:alt_pll|pfdena_reg                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_ALT_PLL:alt_pll|pfdena_reg                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rdata_fifo|mem_used[0]                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rdata_fifo|mem_used[0]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rdata_fifo|mem_used[1]                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rdata_fifo|mem_used[1]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT_Avalon:lt_avalon|MySPI:surf|SPI_data[7]                                                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT_Avalon:lt_avalon|MySPI:surf|SPI_data[7]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT_Avalon:lt_avalon|MySPI:surf|SPI_state.S_Addr_11                                                                                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT_Avalon:lt_avalon|MySPI:surf|SPI_state.S_Addr_11                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT_Avalon:lt_avalon|MySPI:surf|SPI_counter[1]                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT_Avalon:lt_avalon|MySPI:surf|SPI_counter[1]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT_Avalon:lt_avalon|MySPI:surf|SPI_state.S_Data_11                                                                                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT_Avalon:lt_avalon|MySPI:surf|SPI_state.S_Data_11                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_fefifo_3dc:read_state|b_non_empty  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_fefifo_3dc:read_state|b_non_empty  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_o57:rdptr_g|counter3a2 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_o57:rdptr_g|counter3a2 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_o57:rdptr_g|counter3a3 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_o57:rdptr_g|counter3a3 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_o57:rdptr_g|counter3a0 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_o57:rdptr_g|counter3a0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_o57:rdptr_g|counter3a1 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_o57:rdptr_g|counter3a1 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rsp_fifo|mem_used[0]                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rsp_fifo|mem_used[0]                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rsp_fifo|mem[1][90]                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rsp_fifo|mem[1][90]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rsp_fifo|mem[1][87]                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rsp_fifo|mem[1][87]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rsp_fifo|mem[1][54]                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rsp_fifo|mem[1][54]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rsp_fifo|mem[1][57]                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rsp_fifo|mem[1][57]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rsp_fifo|mem[1][55]                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rsp_fifo|mem[1][55]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rsp_fifo|mem[1][19]                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rsp_fifo|mem[1][19]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[8]                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[8]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[14]                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[14]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[6]                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[6]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[11]                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[11]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[10]                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[10]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[2]                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[2]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[15]                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[15]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[7]                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[7]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[12]                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[12]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[5]                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[5]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[4]                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[4]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[3]                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[3]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[1]                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[1]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[0]                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[0]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[13]                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[13]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[9]                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[9]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[9]                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[9]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][9]                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][9]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[13]                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[13]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][13]                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][13]                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[0]                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[0]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[1]                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[1]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[3]                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[3]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[4]                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[4]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[5]                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[5]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[12]                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[12]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][12]                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][12]                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[7]                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[7]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][7]                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][7]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[15]                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[15]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][15]                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][15]                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][0]                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][0]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[2]                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[2]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[10]                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[10]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][10]                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][10]                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][1]                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][1]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[11]                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[11]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][11]                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][11]                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[6]                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[6]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][6]                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][6]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[14]                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[14]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][14]                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][14]                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem_used[0]                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem_used[0]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem_used[1]                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem_used[1]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[8]                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[8]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem_used[0]                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem_used[0]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem_used[1]                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem_used[1]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[1][89]                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[1][89]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_cmd_width_adapter|use_reg                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_cmd_width_adapter|use_reg                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_cmd_width_adapter|count[0]                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_cmd_width_adapter|count[0]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[1][90]                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[1][90]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][5]                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][5]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[1][87]                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[1][87]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][8]                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][8]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][4]                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][4]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][3]                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][3]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][2]                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][2]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[1][54]                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[1][54]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[1][57]                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[1][57]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[1][55]                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[1][55]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_cmd_width_adapter|address_reg[1]                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_cmd_width_adapter|address_reg[1]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[1][19]                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[1][19]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_int_s1_agent_rsp_fifo|mem[1][108]                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_int_s1_agent_rsp_fifo|mem[1][108]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_int_s1_agent_rsp_fifo|mem_used[1]                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_int_s1_agent_rsp_fifo|mem_used[1]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_int_s1_agent_rsp_fifo|mem_used[0]                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_int_s1_agent_rsp_fifo|mem_used[0]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_int_s1_agent_rdata_fifo|mem_used[0]                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_int_s1_agent_rdata_fifo|mem_used[0]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_int_s1_agent_rdata_fifo|mem_used[1]                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_int_s1_agent_rdata_fifo|mem_used[1]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_int_s1_agent_rdata_fifo|mem[0][0]                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_int_s1_agent_rdata_fifo|mem[0][0]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_Gsensor_int:gsensor_int|irq_mask                                                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_Gsensor_int:gsensor_int|irq_mask                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_int_s1_agent_rsp_fifo|mem[1][107]                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_int_s1_agent_rsp_fifo|mem[1][107]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_int_s1_agent_rdata_fifo|mem[1][0]                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_int_s1_agent_rdata_fifo|mem[1][0]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.358 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.361 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.580      ;
; 0.371 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.590      ;
; 0.373 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.591      ;
; 0.373 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.375 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.376 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.595      ;
; 0.378 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.597      ;
; 0.379 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.598      ;
; 0.380 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.599      ;
; 0.380 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.599      ;
; 0.380 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.599      ;
; 0.380 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.599      ;
; 0.380 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[20]                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.598      ;
; 0.381 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[12]                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.599      ;
; 0.381 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[6]                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.599      ;
; 0.381 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[28]                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.382 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.601      ;
; 0.382 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.600      ;
; 0.382 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.600      ;
; 0.382 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.601      ;
; 0.382 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.601      ;
; 0.382 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.601      ;
; 0.382 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[18]                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.600      ;
; 0.384 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.603      ;
; 0.386 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.605      ;
; 0.387 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.606      ;
; 0.389 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.608      ;
; 0.393 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5]                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.612      ;
; 0.393 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.611      ;
; 0.394 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.613      ;
; 0.395 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.613      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.615      ;
; 0.397 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[14]                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.615      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.620      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.623      ;
; 0.405 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.623      ;
; 0.406 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.624      ;
; 0.406 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.625      ;
; 0.409 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.627      ;
; 0.479 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[5]                                                                                                                                                                                                                                                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[4]                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.698      ;
; 0.480 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[2]                                                                                                                                                                                                                                                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[1]                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.699      ;
; 0.480 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[11]                                                                                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[10]                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.699      ;
; 0.480 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.698      ;
; 0.480 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.698      ;
; 0.484 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.703      ;
; 0.484 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.703      ;
; 0.485 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.704      ;
; 0.486 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[30]                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.705      ;
; 0.487 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[10]                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.705      ;
; 0.487 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[9]                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.705      ;
; 0.488 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.707      ;
; 0.488 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[3]                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.706      ;
; 0.488 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[24]                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.706      ;
; 0.489 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[13]                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.707      ;
; 0.489 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[19]                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.707      ;
; 0.491 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.710      ;
; 0.496 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.715      ;
; 0.499 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[33]                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.718      ;
; 0.500 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[4]                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.718      ;
; 0.500 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[17]                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.718      ;
; 0.505 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.723      ;
; 0.507 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.726      ;
; 0.509 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.727      ;
; 0.510 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.729      ;
; 0.516 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                                                                                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.735      ;
; 0.516 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.735      ;
; 0.516 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.734      ;
; 0.517 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.736      ;
; 0.517 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.736      ;
; 0.517 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.736      ;
; 0.518 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.737      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                              ; To Node                                                                                                                                                                                                                                                                                                                                             ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 14.697 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[15]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.167     ; 4.939      ;
; 14.697 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[15]~_Duplicate_1                                                                                                                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.166     ; 4.940      ;
; 14.697 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[14]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.167     ; 4.939      ;
; 14.697 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[13]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.167     ; 4.939      ;
; 14.697 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[12]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.167     ; 4.939      ;
; 14.697 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[11]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.167     ; 4.939      ;
; 14.697 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[10]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.167     ; 4.939      ;
; 14.697 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[9]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.167     ; 4.939      ;
; 14.697 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[8]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.167     ; 4.939      ;
; 14.697 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[7]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.167     ; 4.939      ;
; 14.697 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[6]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.167     ; 4.939      ;
; 14.697 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[5]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.167     ; 4.939      ;
; 14.697 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[4]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.167     ; 4.939      ;
; 14.697 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[3]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.167     ; 4.939      ;
; 14.697 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[2]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.167     ; 4.939      ;
; 14.697 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[1]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.167     ; 4.939      ;
; 14.697 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[0]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.167     ; 4.939      ;
; 14.697 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[15]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.167     ; 4.939      ;
; 14.697 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[14]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.167     ; 4.939      ;
; 14.697 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[13]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.167     ; 4.939      ;
; 14.697 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[12]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.167     ; 4.939      ;
; 14.697 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[11]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.167     ; 4.939      ;
; 14.697 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[10]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.167     ; 4.939      ;
; 14.697 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[9]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.167     ; 4.939      ;
; 14.697 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[8]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.167     ; 4.939      ;
; 14.697 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[7]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.167     ; 4.939      ;
; 14.697 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[6]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.167     ; 4.939      ;
; 14.697 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[5]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.167     ; 4.939      ;
; 14.697 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[4]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.167     ; 4.939      ;
; 14.697 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[3]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.167     ; 4.939      ;
; 14.697 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[2]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.167     ; 4.939      ;
; 14.697 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[1]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.167     ; 4.939      ;
; 14.697 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[0]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.167     ; 4.939      ;
; 14.697 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[14]~_Duplicate_1                                                                                                                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.166     ; 4.940      ;
; 14.697 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[13]~_Duplicate_1                                                                                                                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.166     ; 4.940      ;
; 14.697 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[12]~_Duplicate_1                                                                                                                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.166     ; 4.940      ;
; 14.697 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[11]~_Duplicate_1                                                                                                                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.166     ; 4.940      ;
; 14.697 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[10]~_Duplicate_1                                                                                                                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.166     ; 4.940      ;
; 14.697 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[9]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.166     ; 4.940      ;
; 14.697 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[8]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.166     ; 4.940      ;
; 14.697 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[7]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.166     ; 4.940      ;
; 14.697 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[6]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.166     ; 4.940      ;
; 14.697 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[5]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.166     ; 4.940      ;
; 14.697 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[4]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.166     ; 4.940      ;
; 14.697 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[3]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.166     ; 4.940      ;
; 14.697 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[2]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.166     ; 4.940      ;
; 14.697 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[1]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.166     ; 4.940      ;
; 14.697 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[0]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.166     ; 4.940      ;
; 14.697 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[31]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.166     ; 4.940      ;
; 14.697 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[30]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.166     ; 4.940      ;
; 14.697 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[29]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.166     ; 4.940      ;
; 14.697 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[28]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.166     ; 4.940      ;
; 14.697 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[27]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.166     ; 4.940      ;
; 14.697 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[26]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.166     ; 4.940      ;
; 14.697 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[25]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.166     ; 4.940      ;
; 14.697 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[24]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.166     ; 4.940      ;
; 14.697 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[23]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.166     ; 4.940      ;
; 14.697 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[22]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.166     ; 4.940      ;
; 14.697 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[21]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.166     ; 4.940      ;
; 14.697 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[20]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.166     ; 4.940      ;
; 14.697 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[19]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.166     ; 4.940      ;
; 14.697 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[18]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.166     ; 4.940      ;
; 14.697 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[17]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.166     ; 4.940      ;
; 14.697 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[16]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.166     ; 4.940      ;
; 14.697 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.166     ; 4.940      ;
; 14.697 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.166     ; 4.940      ;
; 14.697 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.166     ; 4.940      ;
; 14.697 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.166     ; 4.940      ;
; 14.697 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.166     ; 4.940      ;
; 14.697 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.166     ; 4.940      ;
; 14.697 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.166     ; 4.940      ;
; 14.697 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.166     ; 4.940      ;
; 14.697 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.166     ; 4.940      ;
; 14.697 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.166     ; 4.940      ;
; 14.697 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.166     ; 4.940      ;
; 14.697 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.166     ; 4.940      ;
; 14.697 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.166     ; 4.940      ;
; 14.697 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.166     ; 4.940      ;
; 14.697 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.166     ; 4.940      ;
; 14.697 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.166     ; 4.940      ;
; 14.697 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.167     ; 4.939      ;
; 14.697 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.167     ; 4.939      ;
; 14.697 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.167     ; 4.939      ;
; 14.697 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.167     ; 4.939      ;
; 14.697 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.167     ; 4.939      ;
; 14.697 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.167     ; 4.939      ;
; 14.697 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.167     ; 4.939      ;
; 14.697 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.167     ; 4.939      ;
; 14.697 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.167     ; 4.939      ;
; 14.697 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.167     ; 4.939      ;
; 14.697 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.167     ; 4.939      ;
; 14.697 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.167     ; 4.939      ;
; 14.697 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.167     ; 4.939      ;
; 14.697 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.167     ; 4.939      ;
; 14.697 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.167     ; 4.939      ;
; 14.697 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.167     ; 4.939      ;
; 14.697 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.167     ; 4.939      ;
; 14.697 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.167     ; 4.939      ;
; 14.697 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.167     ; 4.939      ;
; 14.697 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.167     ; 4.939      ;
+--------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                      ; To Node                                                                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.170 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.772      ;
; 16.170 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.772      ;
; 16.170 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.772      ;
; 16.170 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.772      ;
; 16.170 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 3.765      ;
; 16.170 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 3.765      ;
; 16.170 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.772      ;
; 16.170 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.772      ;
; 16.170 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 3.765      ;
; 16.170 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.771      ;
; 16.170 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.772      ;
; 16.170 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 3.765      ;
; 16.170 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 3.765      ;
; 16.170 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.772      ;
; 16.170 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.772      ;
; 16.170 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.772      ;
; 16.170 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.772      ;
; 16.170 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 3.765      ;
; 16.170 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.772      ;
; 16.170 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.772      ;
; 16.170 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.772      ;
; 16.170 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.772      ;
; 16.171 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.769      ;
; 16.171 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.769      ;
; 16.171 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.769      ;
; 16.171 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.769      ;
; 16.171 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.769      ;
; 16.171 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.769      ;
; 16.171 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.769      ;
; 16.177 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.764      ;
; 16.177 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.764      ;
; 16.177 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.764      ;
; 16.177 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.764      ;
; 16.177 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.764      ;
; 16.177 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.764      ;
; 16.177 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.764      ;
; 16.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[73]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 3.750      ;
; 16.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rsp_fifo|mem[1][55]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 3.750      ;
; 16.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rsp_fifo|mem[1][57]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 3.750      ;
; 16.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 3.750      ;
; 16.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rsp_fifo|mem[1][54]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 3.750      ;
; 16.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 3.750      ;
; 16.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 3.750      ;
; 16.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 3.750      ;
; 16.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rsp_fifo|mem[1][87]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 3.750      ;
; 16.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 3.750      ;
; 16.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rsp_fifo|mem[1][90]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 3.750      ;
; 16.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 3.750      ;
; 16.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 3.750      ;
; 16.189 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.750      ;
; 16.190 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 3.748      ;
; 16.190 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 3.748      ;
; 16.190 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 3.748      ;
; 16.190 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 3.748      ;
; 16.190 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 3.748      ;
; 16.190 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_ALT_PLL:alt_pll|pfdena_reg                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 3.748      ;
; 16.190 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rsp_fifo|mem[1][108]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 3.748      ;
; 16.195 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.745      ;
; 16.195 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.745      ;
; 16.195 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.745      ;
; 16.195 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.745      ;
; 16.195 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.745      ;
; 16.195 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.745      ;
; 16.195 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.745      ;
; 16.195 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.745      ;
; 16.196 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.745      ;
; 16.196 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.745      ;
; 16.196 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.745      ;
; 16.196 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.745      ;
; 16.232 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.708      ;
; 16.232 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.708      ;
; 16.232 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.708      ;
; 16.232 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.708      ;
; 16.232 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.708      ;
; 16.232 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.708      ;
; 16.232 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.708      ;
; 16.290 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|CMD_START                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 3.642      ;
; 16.290 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_WRITE                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 3.642      ;
; 16.290 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gsensor_int_s1_translator|waitrequest_reset_override                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 3.642      ;
; 16.290 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 3.642      ;
; 16.290 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 3.642      ;
; 16.425 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_rdbuw|dffe7a[3]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 3.501      ;
; 16.425 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_rdbuw|dffe7a[2]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 3.501      ;
; 16.425 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_rdbuw|dffe7a[1]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 3.501      ;
; 16.425 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_rdbuw|dffe7a[0]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 3.501      ;
; 16.425 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_rs_dbwp|dffe7a[3]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 3.501      ;
; 16.425 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_rs_dbwp|dffe7a[2]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 3.501      ;
; 16.425 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_rs_dbwp|dffe7a[1]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 3.501      ;
; 16.425 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_rs_dbwp|dffe7a[0]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 3.501      ;
; 16.425 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe12a[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 3.501      ;
; 16.425 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe12a[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 3.501      ;
; 16.425 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe12a[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 3.501      ;
; 16.425 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe11a[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 3.501      ;
; 16.425 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe10a[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 3.501      ;
; 16.426 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe12a[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 3.500      ;
; 16.426 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe9a[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 3.500      ;
; 16.436 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_fefifo_3dc:read_state|b_non_empty                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.497      ;
; 16.436 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|altdpram:fiforam|xraddr[1]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 3.496      ;
; 16.436 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_fefifo_3dc:read_state|b_one                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.497      ;
; 16.436 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|rdptrrg[2]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.497      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.856 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 2.333      ;
; 47.856 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|tdo                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 2.333      ;
; 48.566 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.210      ; 1.639      ;
; 96.506 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.407      ;
; 96.506 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.407      ;
; 96.506 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.407      ;
; 96.506 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.407      ;
; 96.506 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.407      ;
; 96.550 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.363      ;
; 96.550 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.363      ;
; 96.550 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.363      ;
; 96.550 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.363      ;
; 96.945 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.973      ;
; 96.945 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.973      ;
; 96.945 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.973      ;
; 96.945 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.973      ;
; 96.945 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.973      ;
; 96.963 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.954      ;
; 96.989 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.929      ;
; 96.989 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.929      ;
; 96.989 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.929      ;
; 96.989 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.929      ;
; 97.023 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.892      ;
; 97.023 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.892      ;
; 97.023 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.892      ;
; 97.023 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.892      ;
; 97.343 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.585      ;
; 97.343 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.585      ;
; 97.343 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.585      ;
; 97.536 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.378      ;
; 97.538 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.389      ;
; 97.538 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.389      ;
; 97.538 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.389      ;
; 97.546 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|tck_t_dav                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.373      ;
; 97.566 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[0]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.352      ;
; 97.566 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[9]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.352      ;
; 97.566 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[10]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.352      ;
; 97.566 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[8]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.352      ;
; 97.566 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[7]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.352      ;
; 97.566 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[6]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.352      ;
; 97.566 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[5]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.352      ;
; 97.566 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[4]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.352      ;
; 97.566 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[3]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.352      ;
; 97.566 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[2]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.352      ;
; 97.566 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[1]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.352      ;
; 97.566 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[9]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.352      ;
; 97.566 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[0]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.352      ;
; 97.579 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.350      ;
; 97.579 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.350      ;
; 97.584 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.333      ;
; 97.584 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|state                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.333      ;
; 97.590 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[1]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.331      ;
; 97.590 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[8]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.331      ;
; 97.590 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[4]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.331      ;
; 97.590 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[3]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.331      ;
; 97.590 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[2]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.331      ;
; 97.590 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[1]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.331      ;
; 97.590 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[2]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.331      ;
; 97.590 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[3]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.331      ;
; 97.590 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[4]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.331      ;
; 97.590 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[5]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.331      ;
; 97.590 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[6]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.331      ;
; 97.590 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[7]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.331      ;
; 97.632 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.286      ;
; 97.723 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.211      ;
; 97.723 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.211      ;
; 97.723 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.211      ;
; 97.723 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.211      ;
; 97.803 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.115      ;
; 97.803 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.115      ;
; 97.803 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.115      ;
; 97.803 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.115      ;
; 97.830 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.090      ;
; 97.830 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[7]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.090      ;
; 97.830 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[6]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.090      ;
; 97.830 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[5]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.090      ;
; 97.830 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.090      ;
; 97.830 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write_valid                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.090      ;
; 97.830 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|read_req                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.090      ;
; 97.830 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|read                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.090      ;
; 97.830 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[0]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.090      ;
; 97.971 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.942      ;
; 98.374 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.556      ;
; 98.374 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.556      ;
; 98.474 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.460      ;
; 98.474 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.460      ;
; 98.474 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.460      ;
; 98.474 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.460      ;
; 98.474 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.460      ;
; 98.474 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.460      ;
; 98.474 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.460      ;
; 98.474 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.460      ;
; 98.474 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.460      ;
; 98.474 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.460      ;
; 98.474 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.460      ;
; 98.474 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.460      ;
; 98.702 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.231      ;
; 98.702 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.231      ;
; 98.702 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.231      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                      ; To Node                                                                                                                                                                                                                                 ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 96.335 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.076     ; 3.584      ;
; 96.335 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.076     ; 3.584      ;
; 96.335 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.076     ; 3.584      ;
; 96.335 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.076     ; 3.584      ;
; 96.335 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.076     ; 3.584      ;
; 96.335 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.076     ; 3.584      ;
; 96.345 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.075     ; 3.575      ;
; 96.345 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.075     ; 3.575      ;
; 96.345 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.079     ; 3.571      ;
; 96.345 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.079     ; 3.571      ;
; 96.345 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.079     ; 3.571      ;
; 96.345 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][108]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.075     ; 3.575      ;
; 96.353 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|control_register[1]                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.075     ; 3.567      ;
; 96.353 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|control_register[0]                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.075     ; 3.567      ;
; 96.353 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|control_register[2]                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.075     ; 3.567      ;
; 96.353 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|control_register[3]                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.075     ; 3.567      ;
; 96.711 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|waitrequest_reset_override                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.078     ; 3.206      ;
; 96.711 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.078     ; 3.206      ;
; 96.711 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.078     ; 3.206      ;
; 96.711 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.079     ; 3.205      ;
; 96.711 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.078     ; 3.206      ;
; 96.711 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][107]                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.078     ; 3.206      ;
; 96.711 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][107]                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.078     ; 3.206      ;
; 96.711 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.078     ; 3.206      ;
; 96.711 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[0]                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.078     ; 3.206      ;
; 96.711 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[1]                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.078     ; 3.206      ;
; 96.711 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|read_latency_shift_reg[0]                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.078     ; 3.206      ;
; 96.711 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[1]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.078     ; 3.206      ;
; 96.711 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[0]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.078     ; 3.206      ;
; 96.711 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.078     ; 3.206      ;
; 96.711 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.078     ; 3.206      ;
; 96.711 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[1][0]                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.078     ; 3.206      ;
; 96.711 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.079     ; 3.205      ;
; 96.711 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.079     ; 3.205      ;
; 96.711 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_KEY:key|readdata[0]                                                                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.079     ; 3.205      ;
; 96.711 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[0]                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.079     ; 3.205      ;
; 96.711 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[0][0]                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.078     ; 3.206      ;
; 96.711 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.078     ; 3.206      ;
; 96.711 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][108]                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.078     ; 3.206      ;
; 96.711 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][108]                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.078     ; 3.206      ;
; 96.711 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.078     ; 3.206      ;
; 96.718 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[1]                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.074     ; 3.203      ;
; 96.718 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[0]                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.074     ; 3.203      ;
; 96.718 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.074     ; 3.203      ;
; 96.718 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.074     ; 3.203      ;
; 96.718 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.074     ; 3.203      ;
; 96.718 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.074     ; 3.203      ;
; 96.718 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.076     ; 3.201      ;
; 96.718 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[8]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.076     ; 3.201      ;
; 96.718 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.077     ; 3.200      ;
; 96.718 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|force_reload                                                                                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.074     ; 3.203      ;
; 96.718 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[0]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.076     ; 3.201      ;
; 96.718 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[1]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.076     ; 3.201      ;
; 96.718 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[2]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.077     ; 3.200      ;
; 96.718 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[3]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.076     ; 3.201      ;
; 96.718 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.076     ; 3.201      ;
; 96.718 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[4]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.076     ; 3.201      ;
; 96.718 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[5]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.076     ; 3.201      ;
; 96.718 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.076     ; 3.201      ;
; 96.718 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[6]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.076     ; 3.201      ;
; 96.718 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.075     ; 3.202      ;
; 96.718 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[7]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.075     ; 3.202      ;
; 96.718 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.076     ; 3.201      ;
; 96.718 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[9]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.076     ; 3.201      ;
; 96.718 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[11]                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.076     ; 3.201      ;
; 96.718 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[12]                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.076     ; 3.201      ;
; 96.718 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[13]                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.076     ; 3.201      ;
; 96.718 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[14]                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.076     ; 3.201      ;
; 96.718 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.075     ; 3.202      ;
; 96.718 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[15]                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.075     ; 3.202      ;
; 96.718 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[24]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.074     ; 3.203      ;
; 96.718 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][8]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.074     ; 3.203      ;
; 96.718 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[14]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.074     ; 3.203      ;
; 96.718 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[30]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.076     ; 3.201      ;
; 96.718 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[22]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.074     ; 3.203      ;
; 96.718 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[6]                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.074     ; 3.203      ;
; 96.718 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[27]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.076     ; 3.201      ;
; 96.718 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][11]                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.074     ; 3.203      ;
; 96.718 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|delayed_unxcounter_is_zeroxx0                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.074     ; 3.203      ;
; 96.718 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|timeout_occurred                                                                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.074     ; 3.203      ;
; 96.718 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[26]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.074     ; 3.203      ;
; 96.718 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][10]                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.074     ; 3.203      ;
; 96.718 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[18]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.076     ; 3.201      ;
; 96.718 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[31]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.076     ; 3.201      ;
; 96.718 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[23]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.074     ; 3.203      ;
; 96.718 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[7]                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.074     ; 3.203      ;
; 96.718 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[7]                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.074     ; 3.203      ;
; 96.718 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[28]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.076     ; 3.201      ;
; 96.718 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][12]                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.074     ; 3.203      ;
; 96.718 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[5]                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.074     ; 3.203      ;
; 96.718 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[21]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.074     ; 3.203      ;
; 96.718 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[5]                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.074     ; 3.203      ;
; 96.718 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[5]                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.074     ; 3.203      ;
; 96.718 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][5]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.074     ; 3.203      ;
; 96.718 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[20]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.074     ; 3.203      ;
; 96.718 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[4]                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.074     ; 3.203      ;
; 96.718 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[19]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.076     ; 3.201      ;
; 96.718 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][3]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.074     ; 3.203      ;
; 96.718 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][1]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.074     ; 3.203      ;
; 96.718 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[16]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.076     ; 3.201      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.884  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.103      ;
; 0.884  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.103      ;
; 0.884  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.103      ;
; 1.088  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.308      ;
; 1.088  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.308      ;
; 1.088  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.308      ;
; 1.088  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.308      ;
; 1.088  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.308      ;
; 1.088  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.308      ;
; 1.088  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.308      ;
; 1.088  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.308      ;
; 1.088  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.308      ;
; 1.088  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.308      ;
; 1.088  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.308      ;
; 1.088  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.308      ;
; 1.224  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.440      ;
; 1.224  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.440      ;
; 1.585  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.783      ;
; 1.742  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.947      ;
; 1.742  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[7]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.947      ;
; 1.742  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[6]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.947      ;
; 1.742  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[5]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.947      ;
; 1.742  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.947      ;
; 1.742  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write_valid                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.947      ;
; 1.742  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|read_req                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.947      ;
; 1.742  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|read                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.947      ;
; 1.742  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[0]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.947      ;
; 1.745  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.963      ;
; 1.745  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.963      ;
; 1.745  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.963      ;
; 1.745  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.963      ;
; 1.782  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.985      ;
; 1.782  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.985      ;
; 1.782  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.985      ;
; 1.782  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.985      ;
; 1.954  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 2.169      ;
; 1.954  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 2.169      ;
; 1.974  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 2.173      ;
; 1.978  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.181      ;
; 1.993  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.206      ;
; 1.993  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.206      ;
; 1.993  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.206      ;
; 1.996  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[1]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 2.203      ;
; 1.996  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[8]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 2.203      ;
; 1.996  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[4]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 2.203      ;
; 1.996  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[3]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 2.203      ;
; 1.996  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[2]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 2.203      ;
; 1.996  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[1]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 2.203      ;
; 1.996  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[2]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 2.203      ;
; 1.996  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[3]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 2.203      ;
; 1.996  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[4]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 2.203      ;
; 1.996  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[5]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 2.203      ;
; 1.996  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[6]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 2.203      ;
; 1.996  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[7]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 2.203      ;
; 1.998  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.201      ;
; 1.998  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|state                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.201      ;
; 1.999  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[0]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.202      ;
; 1.999  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[9]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.202      ;
; 1.999  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[10]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.202      ;
; 1.999  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[8]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.202      ;
; 1.999  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[7]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.202      ;
; 1.999  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[6]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.202      ;
; 1.999  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[5]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.202      ;
; 1.999  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[4]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.202      ;
; 1.999  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[3]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.202      ;
; 1.999  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[2]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.202      ;
; 1.999  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[1]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.202      ;
; 1.999  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[9]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.202      ;
; 1.999  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[0]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.202      ;
; 2.020  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|tck_t_dav                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 2.224      ;
; 2.213  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.427      ;
; 2.213  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.427      ;
; 2.213  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.427      ;
; 2.495  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 2.699      ;
; 2.495  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 2.699      ;
; 2.495  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 2.699      ;
; 2.495  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 2.699      ;
; 2.511  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 2.713      ;
; 2.515  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 2.715      ;
; 2.515  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 2.715      ;
; 2.515  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 2.715      ;
; 2.515  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 2.715      ;
; 2.525  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.728      ;
; 2.525  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.728      ;
; 2.525  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.728      ;
; 2.525  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.728      ;
; 2.525  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.728      ;
; 2.908  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 3.107      ;
; 2.908  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 3.107      ;
; 2.908  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 3.107      ;
; 2.908  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 3.107      ;
; 2.938  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 3.136      ;
; 2.938  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 3.136      ;
; 2.938  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 3.136      ;
; 2.938  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 3.136      ;
; 2.938  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 3.136      ;
; 50.990 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.336      ; 1.503      ;
; 51.705 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.319      ; 2.201      ;
; 51.705 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|tdo                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.319      ; 2.201      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                      ; To Node                                                                                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.672 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|spi_clk                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.275      ; 3.104      ;
; 2.876 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gsensor_int_s1_translator|wait_latency_counter[1]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 3.093      ;
; 2.876 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gsensor_int_s1_translator|wait_latency_counter[0]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 3.093      ;
; 2.876 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 3.093      ;
; 2.876 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gsensor_int_s1_translator|read_latency_shift_reg[0]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 3.093      ;
; 2.876 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_int_s1_agent_rsp_fifo|mem[1][107]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 3.093      ;
; 2.876 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 3.095      ;
; 2.876 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 3.093      ;
; 2.876 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_Gsensor_int:gsensor_int|irq_mask                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 3.093      ;
; 2.876 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_Gsensor_int:gsensor_int|edge_capture                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 3.093      ;
; 2.876 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gsensor_int_s1_translator|av_readdata_pre[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 3.093      ;
; 2.876 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 3.092      ;
; 2.876 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 3.093      ;
; 2.876 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 3.092      ;
; 2.877 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_int_s1_agent_rsp_fifo|mem_used[0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 3.093      ;
; 2.877 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_int_s1_agent_rsp_fifo|mem_used[1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 3.093      ;
; 2.877 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 3.093      ;
; 2.877 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 3.094      ;
; 2.877 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 3.094      ;
; 2.877 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 3.094      ;
; 2.877 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_int_s1_agent_rdata_fifo|mem_used[1]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 3.093      ;
; 2.877 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_int_s1_agent_rdata_fifo|mem_used[0]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 3.093      ;
; 2.877 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 3.094      ;
; 2.877 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_int_s1_agent_rsp_fifo|mem[0][107]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 3.093      ;
; 2.877 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 3.094      ;
; 2.877 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_Gsensor_int:gsensor_int|d1_data_in                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 3.094      ;
; 2.877 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_Gsensor_int:gsensor_int|d2_data_in                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 3.094      ;
; 2.877 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_Gsensor_int:gsensor_int|readdata[0]                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 3.094      ;
; 2.877 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_int_s1_agent_rdata_fifo|mem[1][0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 3.093      ;
; 2.877 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_int_s1_agent_rdata_fifo|mem[0][0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 3.093      ;
; 2.877 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 3.093      ;
; 2.877 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_int_s1_agent_rsp_fifo|mem[1][108]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 3.093      ;
; 2.877 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_int_s1_agent_rsp_fifo|mem[0][108]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 3.093      ;
; 2.880 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 3.093      ;
; 2.881 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 3.096      ;
; 2.881 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rsp_fifo|mem[0][108]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 3.096      ;
; 2.881 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 3.096      ;
; 2.881 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[0][0]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 3.097      ;
; 2.881 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[1][0]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 3.097      ;
; 2.881 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 3.096      ;
; 2.881 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[0][1]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 3.097      ;
; 2.881 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[1][1]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 3.097      ;
; 2.881 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 3.096      ;
; 2.881 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[0][3]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 3.097      ;
; 2.881 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[1][3]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 3.097      ;
; 2.881 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 3.096      ;
; 2.881 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[0][4]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 3.097      ;
; 2.881 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[1][4]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 3.097      ;
; 2.881 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 3.096      ;
; 2.881 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[0][5]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 3.097      ;
; 2.881 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[1][5]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 3.097      ;
; 2.881 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 3.096      ;
; 2.881 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[0][7]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 3.097      ;
; 2.881 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[1][7]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 3.097      ;
; 2.881 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 3.096      ;
; 2.881 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[0][2]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 3.097      ;
; 2.881 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[1][2]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 3.097      ;
; 2.881 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 3.096      ;
; 2.881 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[0][6]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 3.097      ;
; 2.881 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[1][6]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 3.097      ;
; 2.881 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 3.099      ;
; 2.881 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rsp_fifo|mem_used[1]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 3.100      ;
; 2.881 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem_used[0]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 3.097      ;
; 2.881 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem_used[1]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 3.097      ;
; 2.881 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rsp_fifo|mem[0][107]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 3.096      ;
; 2.881 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rsp_fifo|mem[1][107]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 3.100      ;
; 2.881 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 3.100      ;
; 2.881 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gsensor_spi_slave_translator|read_latency_shift_reg[0]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 3.100      ;
; 2.881 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 3.100      ;
; 2.881 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 3.097      ;
; 2.881 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 3.100      ;
; 2.891 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 3.111      ;
; 2.891 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rsp_fifo|mem[1][108]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 3.113      ;
; 2.891 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rsp_fifo|mem[1][108]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 3.112      ;
; 2.891 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 3.107      ;
; 2.891 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rdata_fifo|mem[0][0]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 3.111      ;
; 2.891 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 3.111      ;
; 2.891 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rdata_fifo|mem[1][0]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 3.111      ;
; 2.891 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_LCD_RSTN:lt24_buffer_flag|data_out                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 3.113      ;
; 2.891 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_buffer_flag_s1_translator|av_readdata_pre[0]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 3.113      ;
; 2.891 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 3.111      ;
; 2.891 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rdata_fifo|mem_used[0]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 3.111      ;
; 2.891 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rdata_fifo|mem_used[1]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 3.111      ;
; 2.891 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_buffer_flag_s1_translator|wait_latency_counter[1]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 3.113      ;
; 2.891 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_buffer_flag_s1_translator|wait_latency_counter[0]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 3.113      ;
; 2.891 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 3.111      ;
; 2.891 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 3.107      ;
; 2.891 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 3.107      ;
; 2.891 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt_avalon_avalon_slave_translator|av_readdata_pre[1]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 3.107      ;
; 2.891 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 3.107      ;
; 2.891 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt_avalon_avalon_slave_translator|av_readdata_pre[3]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 3.107      ;
; 2.891 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 3.107      ;
; 2.891 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 3.107      ;
; 2.891 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt_avalon_avalon_slave_translator|av_readdata_pre[5]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 3.112      ;
; 2.891 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 3.107      ;
; 2.891 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt_avalon_avalon_slave_translator|av_readdata_pre[7]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 3.107      ;
; 2.891 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 3.107      ;
; 2.891 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt_avalon_avalon_slave_translator|av_readdata_pre[2]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 3.107      ;
; 2.891 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 3.107      ;
; 2.891 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt_avalon_avalon_slave_agent_rdata_fifo|mem[1][6]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 3.109      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                      ; To Node                                                                                                                                                                                                                                 ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 2.757 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[8]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 2.995      ;
; 2.757 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 2.994      ;
; 2.757 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[2]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 2.995      ;
; 2.757 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0]                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 2.996      ;
; 2.757 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 2.996      ;
; 2.757 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[2]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 2.994      ;
; 2.757 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 2.996      ;
; 2.757 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 2.996      ;
; 2.757 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[4]                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 2.996      ;
; 2.757 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[5]                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 2.996      ;
; 2.757 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[6]                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 2.996      ;
; 2.757 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 2.996      ;
; 2.757 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[9]                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 2.996      ;
; 2.757 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[10]                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 2.995      ;
; 2.757 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[10]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 2.996      ;
; 2.757 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[11]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 2.996      ;
; 2.757 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 2.993      ;
; 2.757 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 2.996      ;
; 2.757 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 2.996      ;
; 2.757 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 2.996      ;
; 2.757 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[15]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 2.996      ;
; 2.757 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[16]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 2.995      ;
; 2.757 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[1]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 2.995      ;
; 2.757 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 2.995      ;
; 2.757 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 2.995      ;
; 2.757 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[3]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 2.995      ;
; 2.757 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[19]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 2.995      ;
; 2.757 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[5]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 2.995      ;
; 2.757 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[4]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 2.995      ;
; 2.757 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[20]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 2.995      ;
; 2.757 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[21]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 2.995      ;
; 2.757 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[6]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 2.995      ;
; 2.757 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[22]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 2.995      ;
; 2.757 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[7]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 2.995      ;
; 2.757 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[23]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 2.995      ;
; 2.757 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[11]                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 2.995      ;
; 2.757 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[24]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 2.995      ;
; 2.757 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[9]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 2.995      ;
; 2.757 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[25]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 2.995      ;
; 2.757 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[10]                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 2.995      ;
; 2.757 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[26]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 2.995      ;
; 2.757 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[27]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 2.995      ;
; 2.757 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[14]                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 2.995      ;
; 2.757 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[12]                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 2.995      ;
; 2.757 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[28]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 2.995      ;
; 2.757 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[13]                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 2.995      ;
; 2.757 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[29]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 2.995      ;
; 2.757 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[30]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 2.995      ;
; 2.757 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[15]                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 2.995      ;
; 2.757 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[31]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 2.995      ;
; 2.757 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[8]                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 2.996      ;
; 2.757 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[11]                                                                                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 2.994      ;
; 2.757 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[11]                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 2.994      ;
; 2.757 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][11]                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 2.994      ;
; 2.757 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[2]                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 2.994      ;
; 2.757 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[3]                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 2.994      ;
; 2.757 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][1]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 2.994      ;
; 2.757 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[17]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 2.994      ;
; 2.757 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[1]                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 2.994      ;
; 2.757 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[1]                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 2.994      ;
; 2.757 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[1]                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 2.994      ;
; 2.757 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[0]                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 2.994      ;
; 2.758 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 2.996      ;
; 2.758 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 2.996      ;
; 2.758 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 2.996      ;
; 2.758 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|read_latency_shift_reg[0]                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 2.996      ;
; 2.758 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[1]                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.083      ; 2.998      ;
; 2.758 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[0]                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.083      ; 2.998      ;
; 2.758 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][107]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 2.996      ;
; 2.758 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 2.997      ;
; 2.758 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][107]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 2.996      ;
; 2.758 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 2.996      ;
; 2.758 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[1]                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 2.996      ;
; 2.758 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[0]                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 2.996      ;
; 2.758 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[0]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 2.996      ;
; 2.758 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.083      ; 2.998      ;
; 2.758 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.083      ; 2.998      ;
; 2.758 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 2.997      ;
; 2.758 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 2.997      ;
; 2.758 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 2.997      ;
; 2.758 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 2.995      ;
; 2.758 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[8]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 2.995      ;
; 2.758 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 2.997      ;
; 2.758 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 2.994      ;
; 2.758 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|force_reload                                                                                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 2.997      ;
; 2.758 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[0]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 2.995      ;
; 2.758 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[1]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 2.995      ;
; 2.758 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[3]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 2.995      ;
; 2.758 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 2.995      ;
; 2.758 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[4]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 2.995      ;
; 2.758 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[5]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 2.995      ;
; 2.758 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 2.995      ;
; 2.758 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[6]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 2.995      ;
; 2.758 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 2.996      ;
; 2.758 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[7]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 2.996      ;
; 2.758 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 2.995      ;
; 2.758 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[9]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 2.995      ;
; 2.758 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[11]                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 2.995      ;
; 2.758 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[12]                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 2.995      ;
; 2.758 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[13]                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 2.995      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                              ; To Node                                                                                                                                                                                                                                                               ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 3.491 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[15]                                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 3.734      ;
; 3.491 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[10]                                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 3.734      ;
; 3.491 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 3.729      ;
; 3.491 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.733      ;
; 3.491 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|av_waitrequest                                                                                                                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 3.734      ;
; 3.491 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 3.734      ;
; 3.491 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 3.734      ;
; 3.491 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 3.734      ;
; 3.491 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_ctrl_avalon_slave_0_translator|av_readdata_pre[0]                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.733      ;
; 3.491 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|read_0                                                                                                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 3.734      ;
; 3.491 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.733      ;
; 3.491 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.733      ;
; 3.491 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.733      ;
; 3.491 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.733      ;
; 3.491 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.733      ;
; 3.491 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.733      ;
; 3.491 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.733      ;
; 3.491 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|fifo_wr                                                                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 3.734      ;
; 3.491 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.733      ;
; 3.491 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.733      ;
; 3.491 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 3.734      ;
; 3.491 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[18]                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 3.734      ;
; 3.491 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.733      ;
; 3.491 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.733      ;
; 3.491 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.733      ;
; 3.491 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 3.732      ;
; 3.491 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.733      ;
; 3.491 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.733      ;
; 3.491 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 3.734      ;
; 3.491 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 3.734      ;
; 3.491 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|woverflow                                                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 3.734      ;
; 3.491 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 3.734      ;
; 3.491 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.733      ;
; 3.491 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 3.734      ;
; 3.491 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[22]                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 3.734      ;
; 3.491 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 3.735      ;
; 3.491 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 3.732      ;
; 3.491 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.733      ;
; 3.491 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0]                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 3.731      ;
; 3.491 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1]                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 3.731      ;
; 3.491 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2]                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 3.731      ;
; 3.491 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3]                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 3.731      ;
; 3.491 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4]                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 3.731      ;
; 3.491 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 3.731      ;
; 3.491 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 3.731      ;
; 3.491 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 3.731      ;
; 3.491 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 3.731      ;
; 3.491 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 3.731      ;
; 3.491 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 3.731      ;
; 3.491 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 3.731      ;
; 3.491 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 3.734      ;
; 3.491 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.733      ;
; 3.491 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 3.734      ;
; 3.491 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[17]                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 3.729      ;
; 3.491 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 3.734      ;
; 3.491 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 3.734      ;
; 3.491 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[10]                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 3.734      ;
; 3.491 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[10]                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 3.734      ;
; 3.491 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 3.734      ;
; 3.491 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 3.734      ;
; 3.491 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 3.734      ;
; 3.491 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2]                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 3.734      ;
; 3.491 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 3.732      ;
; 3.491 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 3.732      ;
; 3.491 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_touch_spi_spi_control_port_translator|av_readdata_pre[2]                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 3.732      ;
; 3.491 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 3.732      ;
; 3.491 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.733      ;
; 3.491 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.733      ;
; 3.491 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 3.734      ;
; 3.491 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 3.734      ;
; 3.491 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[15]                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 3.734      ;
; 3.491 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|rvalid                                                                                                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 3.734      ;
; 3.491 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[15]                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 3.734      ;
; 3.491 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 3.734      ;
; 3.491 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 3.734      ;
; 3.491 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[31]                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 3.734      ;
; 3.491 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 3.734      ;
; 3.491 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 3.732      ;
; 3.491 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7]                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 3.734      ;
; 3.491 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[12]                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 3.734      ;
; 3.491 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[28]                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 3.730      ;
; 3.491 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5]                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.733      ;
; 3.491 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 3.732      ;
; 3.491 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.733      ;
; 3.491 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.733      ;
; 3.491 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 3.732      ;
; 3.491 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 3.732      ;
; 3.491 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_touch_spi_spi_control_port_translator|av_readdata_pre[3]                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 3.732      ;
; 3.491 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 3.732      ;
; 3.491 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 3.732      ;
; 3.491 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[3]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 3.732      ;
; 3.491 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3]                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.733      ;
; 3.491 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.733      ;
; 3.491 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.733      ;
; 3.491 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|ien_AE                                                                                                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 3.734      ;
; 3.491 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1]                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 3.734      ;
; 3.491 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 3.735      ;
; 3.491 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 3.735      ;
; 3.491 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 3.734      ;
; 3.491 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 3.734      ;
+-------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                    ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                                                                 ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a12~porta_address_reg0 ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a12~porta_bytena_reg0  ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a12~porta_we_reg       ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a14~porta_address_reg0 ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a14~porta_bytena_reg0  ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a14~porta_datain_reg0  ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a14~porta_we_reg       ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a4~porta_address_reg0  ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a4~porta_bytena_reg0   ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a4~porta_we_reg        ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a6~porta_address_reg0  ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a6~porta_bytena_reg0   ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a6~porta_datain_reg0   ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a6~porta_we_reg        ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a10~porta_address_reg0 ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a10~porta_bytena_reg0  ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a10~porta_datain_reg0  ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a10~porta_we_reg       ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a9~porta_address_reg0  ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a9~porta_bytena_reg0   ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a9~porta_datain_reg0   ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a9~porta_we_reg        ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_l022:auto_generated|ram_block1a12~porta_address_reg0               ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_l022:auto_generated|ram_block1a12~porta_bytena_reg0                ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_l022:auto_generated|ram_block1a12~porta_datain_reg0                ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_l022:auto_generated|ram_block1a12~porta_we_reg                     ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_l022:auto_generated|ram_block1a8~porta_address_reg0                ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_l022:auto_generated|ram_block1a8~porta_bytena_reg0                 ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_l022:auto_generated|ram_block1a8~porta_datain_reg0                 ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_l022:auto_generated|ram_block1a8~porta_we_reg                      ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a0~porta_address_reg0  ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a0~porta_bytena_reg0   ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a0~porta_we_reg        ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a11~porta_address_reg0 ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a11~porta_bytena_reg0  ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a11~porta_datain_reg0  ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a11~porta_we_reg       ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a13~porta_address_reg0 ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a13~porta_bytena_reg0  ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a13~porta_datain_reg0  ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a13~porta_we_reg       ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a15~porta_address_reg0 ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a15~porta_bytena_reg0  ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a15~porta_datain_reg0  ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a15~porta_we_reg       ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_l022:auto_generated|ram_block1a2~porta_address_reg0                ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_l022:auto_generated|ram_block1a2~porta_bytena_reg0                 ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_l022:auto_generated|ram_block1a2~porta_datain_reg0                 ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_l022:auto_generated|ram_block1a2~porta_we_reg                      ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_l022:auto_generated|ram_block1a4~porta_address_reg0                ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_l022:auto_generated|ram_block1a4~porta_bytena_reg0                 ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_l022:auto_generated|ram_block1a4~porta_datain_reg0                 ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_l022:auto_generated|ram_block1a4~porta_we_reg                      ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_l022:auto_generated|ram_block1a6~porta_address_reg0                ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_l022:auto_generated|ram_block1a6~porta_bytena_reg0                 ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_l022:auto_generated|ram_block1a6~porta_datain_reg0                 ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_l022:auto_generated|ram_block1a6~porta_we_reg                      ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a1~porta_address_reg0  ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a1~porta_bytena_reg0   ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a1~porta_datain_reg0   ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a1~porta_we_reg        ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a5~porta_address_reg0  ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a5~porta_bytena_reg0   ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a5~porta_datain_reg0   ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a5~porta_we_reg        ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a7~porta_address_reg0  ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a7~porta_bytena_reg0   ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a7~porta_datain_reg0   ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a7~porta_we_reg        ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a8~porta_address_reg0  ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a8~porta_bytena_reg0   ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a8~porta_datain_reg0   ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a8~porta_we_reg        ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a2~porta_address_reg0  ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a2~porta_bytena_reg0   ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a2~porta_datain_reg0   ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a2~porta_we_reg        ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a3~porta_address_reg0  ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a3~porta_bytena_reg0   ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a3~porta_datain_reg0   ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a3~porta_we_reg        ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_l022:auto_generated|ram_block1a0~porta_address_reg0                ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_l022:auto_generated|ram_block1a0~porta_bytena_reg0                 ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_l022:auto_generated|ram_block1a0~porta_datain_reg0                 ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_l022:auto_generated|ram_block1a0~porta_we_reg                      ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_l022:auto_generated|ram_block1a10~porta_address_reg0               ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_l022:auto_generated|ram_block1a10~porta_bytena_reg0                ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_l022:auto_generated|ram_block1a10~porta_datain_reg0                ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_l022:auto_generated|ram_block1a10~porta_we_reg                     ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_l022:auto_generated|ram_block1a14~porta_address_reg0               ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_l022:auto_generated|ram_block1a14~porta_bytena_reg0                ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_l022:auto_generated|ram_block1a14~porta_datain_reg0                ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_l022:auto_generated|ram_block1a14~porta_we_reg                     ;
; 9.498 ; 9.728        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a12~portb_address_reg0 ;
; 9.498 ; 9.728        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a14~portb_address_reg0 ;
; 9.498 ; 9.728        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a4~portb_address_reg0  ;
; 9.498 ; 9.728        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a6~portb_address_reg0  ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------+----------------+-----------------+--------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                      ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------+----------------+-----------------+--------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.659 ; 9.953        ; 0.294          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[0]                                                                                                                                                                                                                                                                                ;
; 9.659 ; 9.953        ; 0.294          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[10]                                                                                                                                                                                                                                                                               ;
; 9.659 ; 9.953        ; 0.294          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[11]                                                                                                                                                                                                                                                                               ;
; 9.659 ; 9.953        ; 0.294          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[12]                                                                                                                                                                                                                                                                               ;
; 9.659 ; 9.953        ; 0.294          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[13]                                                                                                                                                                                                                                                                               ;
; 9.659 ; 9.953        ; 0.294          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[14]                                                                                                                                                                                                                                                                               ;
; 9.659 ; 9.953        ; 0.294          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[15]                                                                                                                                                                                                                                                                               ;
; 9.659 ; 9.953        ; 0.294          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[1]                                                                                                                                                                                                                                                                                ;
; 9.659 ; 9.953        ; 0.294          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[2]                                                                                                                                                                                                                                                                                ;
; 9.659 ; 9.953        ; 0.294          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[3]                                                                                                                                                                                                                                                                                ;
; 9.659 ; 9.953        ; 0.294          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[4]                                                                                                                                                                                                                                                                                ;
; 9.659 ; 9.953        ; 0.294          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[5]                                                                                                                                                                                                                                                                                ;
; 9.659 ; 9.953        ; 0.294          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[6]                                                                                                                                                                                                                                                                                ;
; 9.659 ; 9.953        ; 0.294          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[7]                                                                                                                                                                                                                                                                                ;
; 9.659 ; 9.953        ; 0.294          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[8]                                                                                                                                                                                                                                                                                ;
; 9.659 ; 9.953        ; 0.294          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[9]                                                                                                                                                                                                                                                                                ;
; 9.659 ; 9.953        ; 0.294          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[0]                                                                                                                                                                                                                                                                                ;
; 9.659 ; 9.953        ; 0.294          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[10]                                                                                                                                                                                                                                                                               ;
; 9.659 ; 9.953        ; 0.294          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[11]                                                                                                                                                                                                                                                                               ;
; 9.659 ; 9.953        ; 0.294          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[12]                                                                                                                                                                                                                                                                               ;
; 9.659 ; 9.953        ; 0.294          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[13]                                                                                                                                                                                                                                                                               ;
; 9.659 ; 9.953        ; 0.294          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[14]                                                                                                                                                                                                                                                                               ;
; 9.659 ; 9.953        ; 0.294          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[15]                                                                                                                                                                                                                                                                               ;
; 9.659 ; 9.953        ; 0.294          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[1]                                                                                                                                                                                                                                                                                ;
; 9.659 ; 9.953        ; 0.294          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[2]                                                                                                                                                                                                                                                                                ;
; 9.659 ; 9.953        ; 0.294          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[3]                                                                                                                                                                                                                                                                                ;
; 9.659 ; 9.953        ; 0.294          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[4]                                                                                                                                                                                                                                                                                ;
; 9.659 ; 9.953        ; 0.294          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[5]                                                                                                                                                                                                                                                                                ;
; 9.659 ; 9.953        ; 0.294          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[6]                                                                                                                                                                                                                                                                                ;
; 9.659 ; 9.953        ; 0.294          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[7]                                                                                                                                                                                                                                                                                ;
; 9.659 ; 9.953        ; 0.294          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[8]                                                                                                                                                                                                                                                                                ;
; 9.659 ; 9.953        ; 0.294          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[9]                                                                                                                                                                                                                                                                                ;
; 9.659 ; 9.953        ; 0.294          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ;
; 9.659 ; 9.953        ; 0.294          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ;
; 9.659 ; 9.953        ; 0.294          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ;
; 9.659 ; 9.953        ; 0.294          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ;
; 9.659 ; 9.953        ; 0.294          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ;
; 9.659 ; 9.953        ; 0.294          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ;
; 9.659 ; 9.953        ; 0.294          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ;
; 9.659 ; 9.953        ; 0.294          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ;
; 9.659 ; 9.953        ; 0.294          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ;
; 9.659 ; 9.953        ; 0.294          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ;
; 9.659 ; 9.953        ; 0.294          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ;
; 9.659 ; 9.953        ; 0.294          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ;
; 9.659 ; 9.953        ; 0.294          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ;
; 9.659 ; 9.953        ; 0.294          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ;
; 9.659 ; 9.953        ; 0.294          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ;
; 9.659 ; 9.953        ; 0.294          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ;
; 9.659 ; 9.953        ; 0.294          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ;
; 9.659 ; 9.953        ; 0.294          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ;
; 9.659 ; 9.953        ; 0.294          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ;
; 9.659 ; 9.953        ; 0.294          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ;
; 9.659 ; 9.953        ; 0.294          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ;
; 9.659 ; 9.953        ; 0.294          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ;
; 9.659 ; 9.953        ; 0.294          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ;
; 9.659 ; 9.953        ; 0.294          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ;
; 9.659 ; 9.953        ; 0.294          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ;
; 9.659 ; 9.953        ; 0.294          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ;
; 9.659 ; 9.953        ; 0.294          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ;
; 9.659 ; 9.953        ; 0.294          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ;
; 9.659 ; 9.953        ; 0.294          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ;
; 9.659 ; 9.953        ; 0.294          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ;
; 9.659 ; 9.953        ; 0.294          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ;
; 9.659 ; 9.953        ; 0.294          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ;
; 9.662 ; 9.956        ; 0.294          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[16]                                                                                                                                                                                                                                                                               ;
; 9.662 ; 9.956        ; 0.294          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[17]                                                                                                                                                                                                                                                                               ;
; 9.662 ; 9.956        ; 0.294          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[18]                                                                                                                                                                                                                                                                               ;
; 9.662 ; 9.956        ; 0.294          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[19]                                                                                                                                                                                                                                                                               ;
; 9.662 ; 9.956        ; 0.294          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[20]                                                                                                                                                                                                                                                                               ;
; 9.662 ; 9.956        ; 0.294          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[21]                                                                                                                                                                                                                                                                               ;
; 9.662 ; 9.956        ; 0.294          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[22]                                                                                                                                                                                                                                                                               ;
; 9.662 ; 9.956        ; 0.294          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[23]                                                                                                                                                                                                                                                                               ;
; 9.662 ; 9.956        ; 0.294          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[24]                                                                                                                                                                                                                                                                               ;
; 9.662 ; 9.956        ; 0.294          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[25]                                                                                                                                                                                                                                                                               ;
; 9.662 ; 9.956        ; 0.294          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[26]                                                                                                                                                                                                                                                                               ;
; 9.662 ; 9.956        ; 0.294          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[27]                                                                                                                                                                                                                                                                               ;
; 9.662 ; 9.956        ; 0.294          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[28]                                                                                                                                                                                                                                                                               ;
; 9.662 ; 9.956        ; 0.294          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[29]                                                                                                                                                                                                                                                                               ;
; 9.662 ; 9.956        ; 0.294          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[30]                                                                                                                                                                                                                                                                               ;
; 9.662 ; 9.956        ; 0.294          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[31]                                                                                                                                                                                                                                                                               ;
; 9.662 ; 9.956        ; 0.294          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[0]~_Duplicate_1                                                                                                                                                                                                                                                                   ;
; 9.662 ; 9.956        ; 0.294          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[10]~_Duplicate_1                                                                                                                                                                                                                                                                  ;
; 9.662 ; 9.956        ; 0.294          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[11]~_Duplicate_1                                                                                                                                                                                                                                                                  ;
; 9.662 ; 9.956        ; 0.294          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[12]~_Duplicate_1                                                                                                                                                                                                                                                                  ;
; 9.662 ; 9.956        ; 0.294          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[13]~_Duplicate_1                                                                                                                                                                                                                                                                  ;
; 9.662 ; 9.956        ; 0.294          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[14]~_Duplicate_1                                                                                                                                                                                                                                                                  ;
; 9.662 ; 9.956        ; 0.294          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[15]~_Duplicate_1                                                                                                                                                                                                                                                                  ;
; 9.662 ; 9.956        ; 0.294          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[1]~_Duplicate_1                                                                                                                                                                                                                                                                   ;
; 9.662 ; 9.956        ; 0.294          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[2]~_Duplicate_1                                                                                                                                                                                                                                                                   ;
; 9.662 ; 9.956        ; 0.294          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[3]~_Duplicate_1                                                                                                                                                                                                                                                                   ;
; 9.662 ; 9.956        ; 0.294          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[4]~_Duplicate_1                                                                                                                                                                                                                                                                   ;
; 9.662 ; 9.956        ; 0.294          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[5]~_Duplicate_1                                                                                                                                                                                                                                                                   ;
; 9.662 ; 9.956        ; 0.294          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[6]~_Duplicate_1                                                                                                                                                                                                                                                                   ;
; 9.662 ; 9.956        ; 0.294          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[7]~_Duplicate_1                                                                                                                                                                                                                                                                   ;
; 9.662 ; 9.956        ; 0.294          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[8]~_Duplicate_1                                                                                                                                                                                                                                                                   ;
; 9.662 ; 9.956        ; 0.294          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[9]~_Duplicate_1                                                                                                                                                                                                                                                                   ;
; 9.662 ; 9.956        ; 0.294          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ;
; 9.662 ; 9.956        ; 0.294          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ;
; 9.662 ; 9.956        ; 0.294          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ;
; 9.662 ; 9.956        ; 0.294          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ;
+-------+--------------+----------------+-----------------+--------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                          ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|tdo                                                                                                                                                                                                                              ;
; 49.524 ; 49.740       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                   ;
; 49.569 ; 49.753       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|read                                                                                                                                                                                                                             ;
; 49.569 ; 49.753       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|read_req                                                                                                                                                                                                                         ;
; 49.569 ; 49.753       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                      ;
; 49.569 ; 49.753       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                      ;
; 49.569 ; 49.753       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                      ;
; 49.569 ; 49.753       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                      ;
; 49.569 ; 49.753       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                      ;
; 49.569 ; 49.753       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                      ;
; 49.569 ; 49.753       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                      ;
; 49.569 ; 49.753       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                      ;
; 49.569 ; 49.753       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                         ;
; 49.569 ; 49.753       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                         ;
; 49.569 ; 49.753       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                         ;
; 49.569 ; 49.753       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                         ;
; 49.569 ; 49.753       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                         ;
; 49.569 ; 49.753       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                         ;
; 49.569 ; 49.753       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                         ;
; 49.569 ; 49.753       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                         ;
; 49.569 ; 49.753       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write                                                                                                                                                                                                                            ;
; 49.569 ; 49.753       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                    ;
; 49.569 ; 49.753       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                      ;
; 49.569 ; 49.753       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                                             ;
; 49.569 ; 49.753       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                                        ;
; 49.569 ; 49.753       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                                                                                        ;
; 49.569 ; 49.753       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                                                                                                                        ;
; 49.569 ; 49.753       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                                                                                                                                        ;
; 49.569 ; 49.753       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                                                                                                                        ;
; 49.569 ; 49.753       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                                                        ;
; 49.569 ; 49.753       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                                                                        ;
; 49.569 ; 49.753       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                                        ;
; 49.569 ; 49.753       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                                                                                                                        ;
; 49.569 ; 49.753       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                                                                          ;
; 49.569 ; 49.753       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                                                                                                                          ;
; 49.569 ; 49.753       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                                                                                                                                                                                                                                                                          ;
; 49.569 ; 49.753       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                                          ;
; 49.570 ; 49.754       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|DRsize.000                                                   ;
; 49.570 ; 49.754       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|DRsize.010                                                   ;
; 49.570 ; 49.754       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|DRsize.100                                                   ;
; 49.570 ; 49.754       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.570 ; 49.754       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.570 ; 49.754       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;
; 49.570 ; 49.754       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;
; 49.570 ; 49.754       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|ir_out[0]                                                    ;
; 49.570 ; 49.754       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|ir_out[1]                                                    ;
; 49.570 ; 49.754       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[0]                                                        ;
; 49.570 ; 49.754       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[10]                                                       ;
; 49.570 ; 49.754       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[11]                                                       ;
; 49.570 ; 49.754       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[12]                                                       ;
; 49.570 ; 49.754       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[13]                                                       ;
; 49.570 ; 49.754       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[14]                                                       ;
; 49.570 ; 49.754       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[15]                                                       ;
; 49.570 ; 49.754       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[16]                                                       ;
; 49.570 ; 49.754       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[17]                                                       ;
; 49.570 ; 49.754       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[18]                                                       ;
; 49.570 ; 49.754       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[19]                                                       ;
; 49.570 ; 49.754       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[1]                                                        ;
; 49.570 ; 49.754       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[20]                                                       ;
; 49.570 ; 49.754       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[21]                                                       ;
; 49.570 ; 49.754       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[22]                                                       ;
; 49.570 ; 49.754       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[23]                                                       ;
; 49.570 ; 49.754       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[24]                                                       ;
; 49.570 ; 49.754       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[25]                                                       ;
; 49.570 ; 49.754       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[26]                                                       ;
; 49.570 ; 49.754       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[27]                                                       ;
; 49.570 ; 49.754       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[28]                                                       ;
; 49.570 ; 49.754       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[29]                                                       ;
; 49.570 ; 49.754       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[2]                                                        ;
; 49.570 ; 49.754       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[30]                                                       ;
; 49.570 ; 49.754       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[35]                                                       ;
; 49.570 ; 49.754       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[3]                                                        ;
; 49.570 ; 49.754       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[4]                                                        ;
; 49.570 ; 49.754       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[5]                                                        ;
; 49.570 ; 49.754       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[6]                                                        ;
; 49.570 ; 49.754       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[8]                                                        ;
; 49.570 ; 49.754       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[9]                                                        ;
; 49.570 ; 49.754       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                         ;
; 49.570 ; 49.754       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                         ;
; 49.570 ; 49.754       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                         ;
; 49.570 ; 49.754       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                         ;
; 49.570 ; 49.754       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                         ;
; 49.570 ; 49.754       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                         ;
; 49.570 ; 49.754       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                         ;
; 49.570 ; 49.754       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                         ;
; 49.570 ; 49.754       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                         ;
; 49.570 ; 49.754       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                         ;
; 49.570 ; 49.754       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                        ;
; 49.570 ; 49.754       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                      ;
; 49.570 ; 49.754       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                     ;
; 49.570 ; 49.754       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                      ;
; 49.570 ; 49.754       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                                                                                                                                                        ;
; 49.570 ; 49.754       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[10]                                                                                                                                                                                                                                                                                       ;
; 49.570 ; 49.754       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[11]                                                                                                                                                                                                                                                                                       ;
; 49.570 ; 49.754       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[12]                                                                                                                                                                                                                                                                                       ;
; 49.570 ; 49.754       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[1]                                                                                                                                                                                                                                                                                        ;
; 49.570 ; 49.754       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[2]                                                                                                                                                                                                                                                                                        ;
; 49.570 ; 49.754       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[3]                                                                                                                                                                                                                                                                                        ;
; 49.570 ; 49.754       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[4]                                                                                                                                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                      ; Clock Edge ; Target                                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[0]                                                                                                                       ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[16]                                                                                                                      ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[17]                                                                                                                      ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[18]                                                                                                                      ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[19]                                                                                                                      ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[1]                                                                                                                       ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[27]                                                                                                                      ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[28]                                                                                                                      ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[29]                                                                                                                      ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[2]                                                                                                                       ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[30]                                                                                                                      ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[31]                                                                                                                      ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[3]                                                                                                                       ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[16]                                                                                                                      ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17]                                                                                                                      ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18]                                                                                                                      ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[19]                                                                                                                      ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[20]                                                                                                                      ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[21]                                                                                                                      ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[22]                                                                                                                      ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[23]                                                                                                                      ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[24]                                                                                                                      ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[25]                                                                                                                      ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[26]                                                                                                                      ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[27]                                                                                                                      ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[28]                                                                                                                      ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[29]                                                                                                                      ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[30]                                                                                                                      ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[31]                                                                                                                      ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[10]                                                                                                                     ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[11]                                                                                                                     ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[12]                                                                                                                     ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[13]                                                                                                                     ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[14]                                                                                                                     ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[15]                                                                                                                     ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[1]                                                                                                                      ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[2]                                                                                                                      ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[3]                                                                                                                      ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[4]                                                                                                                      ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[5]                                                                                                                      ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[6]                                                                                                                      ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[7]                                                                                                                      ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[8]                                                                                                                      ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[9]                                                                                                                      ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[10]                                                                                                                     ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[11]                                                                                                                              ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[12]                                                                                                                              ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[13]                                                                                                                              ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[15]                                                                                                                              ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[1]                                                                                                                               ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[8]                                                                                                                               ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][14]                                                        ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][15]                                                        ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][2]                                                         ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][4]                                                         ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][6]                                                         ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][7]                                                         ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][11]                                                        ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][12]                                                        ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][13]                                                        ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][14]                                                        ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][15]                                                        ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][1]                                                         ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][2]                                                         ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][4]                                                         ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][6]                                                         ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][7]                                                         ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][8]                                                         ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]  ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10] ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11] ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12] ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13] ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14] ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]  ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]  ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]  ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65] ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107] ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]  ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]  ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]  ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]  ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]  ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]   ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]   ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]   ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]   ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]   ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]   ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[11]                                            ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[12]                                            ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[13]                                            ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[14]                                            ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[15]                                            ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[1]                                             ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[4]                                             ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[6]                                             ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                          ;
+---------------------+---------------------+--------+-------+------------+--------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall  ; Clock Edge ; Clock Reference                            ;
+---------------------+---------------------+--------+-------+------------+--------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; 2.875  ; 3.430 ; Rise       ; CLOCK_50                                   ;
;  GPIO_2[0]          ; CLOCK_50            ; 2.399  ; 3.017 ; Rise       ; CLOCK_50                                   ;
;  GPIO_2[2]          ; CLOCK_50            ; 2.002  ; 2.559 ; Rise       ; CLOCK_50                                   ;
;  GPIO_2[3]          ; CLOCK_50            ; 2.875  ; 3.430 ; Rise       ; CLOCK_50                                   ;
; G_SENSOR_INT        ; CLOCK_50            ; -0.062 ; 0.242 ; Rise       ; CLOCK_50                                   ;
; KEY[*]              ; CLOCK_50            ; 4.264  ; 4.560 ; Rise       ; CLOCK_50                                   ;
;  KEY[1]             ; CLOCK_50            ; 4.264  ; 4.560 ; Rise       ; CLOCK_50                                   ;
; DRAM_DQ[*]          ; CLOCK_50            ; 1.086  ; 1.337 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.086  ; 1.337 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.086  ; 1.337 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.051  ; 1.301 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.080  ; 1.331 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.074  ; 1.325 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.073  ; 1.324 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.073  ; 1.324 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.052  ; 1.302 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.049  ; 1.299 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.049  ; 1.299 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.049  ; 1.299 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.049  ; 1.299 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.052  ; 1.302 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.049  ; 1.299 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.049  ; 1.299 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.074  ; 1.325 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; LT24_ADC_BUSY       ; CLOCK_50            ; 1.895  ; 2.104 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; LT24_ADC_DOUT       ; CLOCK_50            ; 4.144  ; 4.681 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; LT24_ADC_PENIRQ_N   ; CLOCK_50            ; 2.707  ; 2.939 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; KEY[*]              ; CLOCK_50            ; 4.354  ; 4.915 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ;
;  KEY[0]             ; CLOCK_50            ; 4.354  ; 4.915 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ;
; altera_reserved_tdi ; altera_reserved_tck ; 2.417  ; 2.679 ; Rise       ; altera_reserved_tck                        ;
; altera_reserved_tms ; altera_reserved_tck ; 8.260  ; 8.586 ; Rise       ; altera_reserved_tck                        ;
+---------------------+---------------------+--------+-------+------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                            ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                            ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; -1.537 ; -2.057 ; Rise       ; CLOCK_50                                   ;
;  GPIO_2[0]          ; CLOCK_50            ; -1.783 ; -2.375 ; Rise       ; CLOCK_50                                   ;
;  GPIO_2[2]          ; CLOCK_50            ; -1.609 ; -2.146 ; Rise       ; CLOCK_50                                   ;
;  GPIO_2[3]          ; CLOCK_50            ; -1.537 ; -2.057 ; Rise       ; CLOCK_50                                   ;
; G_SENSOR_INT        ; CLOCK_50            ; 0.723  ; 0.471  ; Rise       ; CLOCK_50                                   ;
; KEY[*]              ; CLOCK_50            ; -0.721 ; -0.823 ; Rise       ; CLOCK_50                                   ;
;  KEY[1]             ; CLOCK_50            ; -0.721 ; -0.823 ; Rise       ; CLOCK_50                                   ;
; DRAM_DQ[*]          ; CLOCK_50            ; -0.523 ; -0.774 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -0.558 ; -0.809 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -0.558 ; -0.809 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -0.525 ; -0.776 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -0.551 ; -0.802 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -0.545 ; -0.796 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -0.544 ; -0.795 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -0.544 ; -0.795 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -0.526 ; -0.777 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -0.523 ; -0.774 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -0.523 ; -0.774 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -0.523 ; -0.774 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -0.523 ; -0.774 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -0.526 ; -0.777 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -0.523 ; -0.774 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -0.523 ; -0.774 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -0.545 ; -0.796 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; LT24_ADC_BUSY       ; CLOCK_50            ; -1.284 ; -1.487 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; LT24_ADC_DOUT       ; CLOCK_50            ; -3.441 ; -3.951 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; LT24_ADC_PENIRQ_N   ; CLOCK_50            ; -1.639 ; -1.841 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; KEY[*]              ; CLOCK_50            ; -3.642 ; -4.180 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ;
;  KEY[0]             ; CLOCK_50            ; -3.642 ; -4.180 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.973  ; 0.762  ; Rise       ; altera_reserved_tck                        ;
; altera_reserved_tms ; altera_reserved_tck ; -0.935 ; -1.126 ; Rise       ; altera_reserved_tck                        ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                 ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                            ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; 7.481  ; 7.381  ; Rise       ; CLOCK_50                                   ;
;  GPIO_2[1]          ; CLOCK_50            ; 5.831  ; 5.798  ; Rise       ; CLOCK_50                                   ;
;  GPIO_2[5]          ; CLOCK_50            ; 7.481  ; 7.381  ; Rise       ; CLOCK_50                                   ;
; I2C_SCLK            ; CLOCK_50            ; 9.291  ; 9.155  ; Rise       ; CLOCK_50                                   ;
; LT24_CS_N           ; CLOCK_50            ; 7.922  ; 7.871  ; Rise       ; CLOCK_50                                   ;
; LT24_D[*]           ; CLOCK_50            ; 14.824 ; 14.920 ; Rise       ; CLOCK_50                                   ;
;  LT24_D[0]          ; CLOCK_50            ; 14.502 ; 14.422 ; Rise       ; CLOCK_50                                   ;
;  LT24_D[1]          ; CLOCK_50            ; 14.037 ; 13.932 ; Rise       ; CLOCK_50                                   ;
;  LT24_D[2]          ; CLOCK_50            ; 13.121 ; 13.093 ; Rise       ; CLOCK_50                                   ;
;  LT24_D[3]          ; CLOCK_50            ; 13.284 ; 13.247 ; Rise       ; CLOCK_50                                   ;
;  LT24_D[4]          ; CLOCK_50            ; 13.414 ; 13.422 ; Rise       ; CLOCK_50                                   ;
;  LT24_D[5]          ; CLOCK_50            ; 13.145 ; 13.131 ; Rise       ; CLOCK_50                                   ;
;  LT24_D[6]          ; CLOCK_50            ; 14.026 ; 14.052 ; Rise       ; CLOCK_50                                   ;
;  LT24_D[7]          ; CLOCK_50            ; 14.144 ; 14.131 ; Rise       ; CLOCK_50                                   ;
;  LT24_D[8]          ; CLOCK_50            ; 14.709 ; 14.619 ; Rise       ; CLOCK_50                                   ;
;  LT24_D[9]          ; CLOCK_50            ; 14.065 ; 14.052 ; Rise       ; CLOCK_50                                   ;
;  LT24_D[10]         ; CLOCK_50            ; 13.502 ; 13.485 ; Rise       ; CLOCK_50                                   ;
;  LT24_D[11]         ; CLOCK_50            ; 13.652 ; 13.626 ; Rise       ; CLOCK_50                                   ;
;  LT24_D[12]         ; CLOCK_50            ; 14.393 ; 14.389 ; Rise       ; CLOCK_50                                   ;
;  LT24_D[13]         ; CLOCK_50            ; 14.315 ; 14.340 ; Rise       ; CLOCK_50                                   ;
;  LT24_D[14]         ; CLOCK_50            ; 14.824 ; 14.920 ; Rise       ; CLOCK_50                                   ;
;  LT24_D[15]         ; CLOCK_50            ; 13.991 ; 14.042 ; Rise       ; CLOCK_50                                   ;
; LT24_RS             ; CLOCK_50            ; 12.953 ; 12.712 ; Rise       ; CLOCK_50                                   ;
; LT24_WR_N           ; CLOCK_50            ; 7.442  ; 7.445  ; Rise       ; CLOCK_50                                   ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 2.947  ; 2.862  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 2.947  ; 2.862  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 2.831  ; 2.744  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 2.831  ; 2.744  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 2.830  ; 2.743  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 2.832  ; 2.745  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 2.829  ; 2.742  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 2.830  ; 2.743  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 2.828  ; 2.741  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 2.819  ; 2.737  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 2.947  ; 2.862  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 2.939  ; 2.854  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 2.941  ; 2.856  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 2.818  ; 2.736  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 2.830  ; 2.743  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 2.829  ; 2.742  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 2.830  ; 2.743  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 2.946  ; 2.861  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 4.851  ; 4.487  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 2.948  ; 2.863  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 2.934  ; 2.849  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 2.934  ; 2.849  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 2.829  ; 2.742  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 2.814  ; 2.732  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 2.947  ; 2.862  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 2.948  ; 2.863  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 2.948  ; 2.863  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 2.828  ; 2.741  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 2.831  ; 2.744  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 2.831  ; 2.744  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 2.831  ; 2.744  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 2.831  ; 2.744  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 2.828  ; 2.741  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 2.831  ; 2.744  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 2.831  ; 2.744  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 2.947  ; 2.862  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 2.828  ; 2.741  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 2.828  ; 2.741  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 2.828  ; 2.741  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 2.946  ; 2.861  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 2.943  ; 2.858  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; LT24_ADC_CS_N       ; CLOCK_50            ; 5.055  ; 4.913  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; LT24_ADC_DCLK       ; CLOCK_50            ; 4.382  ; 4.387  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; LT24_ADC_DIN        ; CLOCK_50            ; 4.347  ; 4.316  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; LT24_CS_N           ; CLOCK_50            ; 12.709 ; 12.432 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; LT24_D[*]           ; CLOCK_50            ; 7.282  ; 7.432  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[0]          ; CLOCK_50            ; 6.613  ; 6.700  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[1]          ; CLOCK_50            ; 6.746  ; 6.896  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[2]          ; CLOCK_50            ; 5.819  ; 5.868  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[3]          ; CLOCK_50            ; 6.828  ; 6.927  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[4]          ; CLOCK_50            ; 6.001  ; 6.129  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[5]          ; CLOCK_50            ; 7.081  ; 7.206  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[6]          ; CLOCK_50            ; 6.171  ; 6.208  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[7]          ; CLOCK_50            ; 6.755  ; 6.824  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[8]          ; CLOCK_50            ; 7.282  ; 7.263  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[9]          ; CLOCK_50            ; 6.592  ; 6.686  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[10]         ; CLOCK_50            ; 6.220  ; 6.303  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[11]         ; CLOCK_50            ; 6.205  ; 6.251  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[12]         ; CLOCK_50            ; 6.897  ; 6.946  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[13]         ; CLOCK_50            ; 6.759  ; 6.830  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[14]         ; CLOCK_50            ; 7.258  ; 7.432  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[15]         ; CLOCK_50            ; 6.336  ; 6.467  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; LT24_RESET_N        ; CLOCK_50            ; 4.667  ; 4.744  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; LT24_RS             ; CLOCK_50            ; 8.408  ; 8.202  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; LT24_WR_N           ; CLOCK_50            ; 12.686 ; 12.427 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.477 ;        ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.576 ; Fall       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[1] ;
; LED[*]              ; CLOCK_50            ; 6.075  ; 6.118  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ;
;  LED[0]             ; CLOCK_50            ; 4.736  ; 4.808  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ;
;  LED[1]             ; CLOCK_50            ; 4.684  ; 4.713  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ;
;  LED[2]             ; CLOCK_50            ; 4.732  ; 4.777  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ;
;  LED[3]             ; CLOCK_50            ; 6.075  ; 6.118  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ;
;  LED[4]             ; CLOCK_50            ; 3.826  ; 3.787  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ;
;  LED[5]             ; CLOCK_50            ; 5.695  ; 5.406  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ;
;  LED[6]             ; CLOCK_50            ; 3.963  ; 3.937  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ;
; altera_reserved_tdo ; altera_reserved_tck ; 11.185 ; 11.731 ; Fall       ; altera_reserved_tck                        ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                         ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                            ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; 5.633  ; 5.599  ; Rise       ; CLOCK_50                                   ;
;  GPIO_2[1]          ; CLOCK_50            ; 5.633  ; 5.599  ; Rise       ; CLOCK_50                                   ;
;  GPIO_2[5]          ; CLOCK_50            ; 6.476  ; 6.317  ; Rise       ; CLOCK_50                                   ;
; I2C_SCLK            ; CLOCK_50            ; 8.961  ; 8.827  ; Rise       ; CLOCK_50                                   ;
; LT24_CS_N           ; CLOCK_50            ; 7.479  ; 7.488  ; Rise       ; CLOCK_50                                   ;
; LT24_D[*]           ; CLOCK_50            ; 6.917  ; 6.806  ; Rise       ; CLOCK_50                                   ;
;  LT24_D[0]          ; CLOCK_50            ; 7.579  ; 7.655  ; Rise       ; CLOCK_50                                   ;
;  LT24_D[1]          ; CLOCK_50            ; 7.420  ; 7.432  ; Rise       ; CLOCK_50                                   ;
;  LT24_D[2]          ; CLOCK_50            ; 6.917  ; 6.806  ; Rise       ; CLOCK_50                                   ;
;  LT24_D[3]          ; CLOCK_50            ; 7.467  ; 7.408  ; Rise       ; CLOCK_50                                   ;
;  LT24_D[4]          ; CLOCK_50            ; 7.303  ; 7.265  ; Rise       ; CLOCK_50                                   ;
;  LT24_D[5]          ; CLOCK_50            ; 7.717  ; 7.609  ; Rise       ; CLOCK_50                                   ;
;  LT24_D[6]          ; CLOCK_50            ; 7.791  ; 7.681  ; Rise       ; CLOCK_50                                   ;
;  LT24_D[7]          ; CLOCK_50            ; 8.092  ; 8.040  ; Rise       ; CLOCK_50                                   ;
;  LT24_D[8]          ; CLOCK_50            ; 8.545  ; 8.411  ; Rise       ; CLOCK_50                                   ;
;  LT24_D[9]          ; CLOCK_50            ; 7.929  ; 7.872  ; Rise       ; CLOCK_50                                   ;
;  LT24_D[10]         ; CLOCK_50            ; 7.488  ; 7.437  ; Rise       ; CLOCK_50                                   ;
;  LT24_D[11]         ; CLOCK_50            ; 7.767  ; 7.728  ; Rise       ; CLOCK_50                                   ;
;  LT24_D[12]         ; CLOCK_50            ; 8.390  ; 8.357  ; Rise       ; CLOCK_50                                   ;
;  LT24_D[13]         ; CLOCK_50            ; 8.308  ; 8.306  ; Rise       ; CLOCK_50                                   ;
;  LT24_D[14]         ; CLOCK_50            ; 8.900  ; 8.978  ; Rise       ; CLOCK_50                                   ;
;  LT24_D[15]         ; CLOCK_50            ; 8.097  ; 8.131  ; Rise       ; CLOCK_50                                   ;
; LT24_RS             ; CLOCK_50            ; 9.559  ; 9.313  ; Rise       ; CLOCK_50                                   ;
; LT24_WR_N           ; CLOCK_50            ; 6.834  ; 6.867  ; Rise       ; CLOCK_50                                   ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 2.416  ; 2.334  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 2.545  ; 2.460  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 2.430  ; 2.343  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 2.430  ; 2.343  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 2.429  ; 2.342  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 2.431  ; 2.344  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 2.428  ; 2.341  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 2.429  ; 2.342  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 2.427  ; 2.340  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 2.417  ; 2.335  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 2.545  ; 2.460  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 2.537  ; 2.452  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 2.539  ; 2.454  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 2.416  ; 2.334  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 2.428  ; 2.341  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 2.428  ; 2.341  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 2.429  ; 2.342  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 2.544  ; 2.459  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 4.450  ; 4.086  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 2.412  ; 2.330  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 2.533  ; 2.448  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 2.533  ; 2.448  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 2.428  ; 2.341  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 2.412  ; 2.330  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 2.545  ; 2.460  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 2.546  ; 2.461  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 2.546  ; 2.461  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 2.427  ; 2.340  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 2.430  ; 2.343  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 2.430  ; 2.343  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 2.430  ; 2.343  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 2.430  ; 2.343  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 2.427  ; 2.340  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 2.430  ; 2.343  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 2.430  ; 2.343  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 2.545  ; 2.460  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 2.427  ; 2.340  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 2.427  ; 2.340  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 2.427  ; 2.340  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 2.544  ; 2.459  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 2.541  ; 2.456  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; LT24_ADC_CS_N       ; CLOCK_50            ; 4.061  ; 3.966  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; LT24_ADC_DCLK       ; CLOCK_50            ; 3.849  ; 3.850  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; LT24_ADC_DIN        ; CLOCK_50            ; 3.815  ; 3.781  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; LT24_CS_N           ; CLOCK_50            ; 5.909  ; 5.861  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; LT24_D[*]           ; CLOCK_50            ; 5.226  ; 5.270  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[0]          ; CLOCK_50            ; 5.987  ; 6.068  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[1]          ; CLOCK_50            ; 6.052  ; 6.180  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[2]          ; CLOCK_50            ; 5.226  ; 5.270  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[3]          ; CLOCK_50            ; 6.166  ; 6.239  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[4]          ; CLOCK_50            ; 5.338  ; 5.444  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[5]          ; CLOCK_50            ; 6.390  ; 6.471  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[6]          ; CLOCK_50            ; 5.563  ; 5.597  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[7]          ; CLOCK_50            ; 6.062  ; 6.111  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[8]          ; CLOCK_50            ; 6.567  ; 6.532  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[9]          ; CLOCK_50            ; 5.912  ; 5.980  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[10]         ; CLOCK_50            ; 5.551  ; 5.614  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[11]         ; CLOCK_50            ; 5.600  ; 5.641  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[12]         ; CLOCK_50            ; 6.262  ; 6.307  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[13]         ; CLOCK_50            ; 6.124  ; 6.192  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[14]         ; CLOCK_50            ; 6.608  ; 6.774  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[15]         ; CLOCK_50            ; 5.721  ; 5.844  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; LT24_RESET_N        ; CLOCK_50            ; 4.125  ; 4.196  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; LT24_RS             ; CLOCK_50            ; 7.794  ; 7.581  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; LT24_WR_N           ; CLOCK_50            ; 5.891  ; 5.939  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.927 ;        ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -3.025 ; Fall       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[1] ;
; LED[*]              ; CLOCK_50            ; 3.317  ; 3.276  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ;
;  LED[0]             ; CLOCK_50            ; 4.187  ; 4.253  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ;
;  LED[1]             ; CLOCK_50            ; 4.138  ; 4.162  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ;
;  LED[2]             ; CLOCK_50            ; 4.184  ; 4.224  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ;
;  LED[3]             ; CLOCK_50            ; 5.473  ; 5.511  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ;
;  LED[4]             ; CLOCK_50            ; 3.317  ; 3.276  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ;
;  LED[5]             ; CLOCK_50            ; 5.188  ; 4.896  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ;
;  LED[6]             ; CLOCK_50            ; 3.444  ; 3.416  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ;
; altera_reserved_tdo ; altera_reserved_tck ; 8.944  ; 9.490  ; Fall       ; altera_reserved_tck                        ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; GPIO_2[3]  ; GPIO_2[1]   ; 6.021 ; 5.901 ; 6.548 ; 6.428 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; GPIO_2[3]  ; GPIO_2[1]   ; 5.820 ; 5.700 ; 6.335 ; 6.215 ;
+------------+-------------+-------+-------+-------+-------+


+-----------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                 ;
+--------------+------------+-------+-------+------------+--------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                            ;
+--------------+------------+-------+-------+------------+--------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.647 ; 2.519 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.763 ; 2.641 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.763 ; 2.641 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.653 ; 2.520 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.647 ; 2.527 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.776 ; 2.654 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.777 ; 2.655 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.777 ; 2.655 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.652 ; 2.519 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.655 ; 2.522 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.655 ; 2.522 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.655 ; 2.522 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.655 ; 2.522 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.652 ; 2.519 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.655 ; 2.522 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.655 ; 2.522 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.776 ; 2.654 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
+--------------+------------+-------+-------+------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                         ;
+--------------+------------+-------+-------+------------+--------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                            ;
+--------------+------------+-------+-------+------------+--------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.247 ; 2.120 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.364 ; 2.242 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.364 ; 2.242 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.254 ; 2.121 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.247 ; 2.127 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.376 ; 2.254 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.377 ; 2.255 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.377 ; 2.255 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.253 ; 2.120 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.256 ; 2.123 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.256 ; 2.123 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.256 ; 2.123 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.256 ; 2.123 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.253 ; 2.120 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.256 ; 2.123 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.256 ; 2.123 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.376 ; 2.254 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
+--------------+------------+-------+-------+------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                        ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                            ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.553     ; 2.686     ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.699     ; 2.821     ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.699     ; 2.821     ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.554     ; 2.687     ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.585     ; 2.705     ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.712     ; 2.834     ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.713     ; 2.835     ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.713     ; 2.835     ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.553     ; 2.686     ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.556     ; 2.689     ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.556     ; 2.689     ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.556     ; 2.689     ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.556     ; 2.689     ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.553     ; 2.686     ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.556     ; 2.689     ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.556     ; 2.689     ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.712     ; 2.834     ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                            ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.153     ; 2.286     ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.297     ; 2.419     ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.297     ; 2.419     ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.154     ; 2.287     ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.182     ; 2.302     ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.309     ; 2.431     ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.310     ; 2.432     ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.310     ; 2.432     ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.153     ; 2.286     ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.156     ; 2.289     ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.156     ; 2.289     ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.156     ; 2.289     ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.156     ; 2.289     ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.153     ; 2.286     ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.156     ; 2.289     ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.156     ; 2.289     ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.309     ; 2.431     ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 48
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 33.258 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                ;
+------------+-----------------+--------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                 ; Note ;
+------------+-----------------+--------------------------------------------+------+
; 65.63 MHz  ; 65.63 MHz       ; CLOCK_50                                   ;      ;
; 85.2 MHz   ; 85.2 MHz        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;      ;
; 137.32 MHz ; 137.32 MHz      ; altera_reserved_tck                        ;      ;
; 198.14 MHz ; 198.14 MHz      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ;      ;
+------------+-----------------+--------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                  ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; CLOCK_50                                   ; 4.764  ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 8.263  ; 0.000         ;
; altera_reserved_tck                        ; 46.359 ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 94.953 ; 0.000         ;
+--------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                  ;
+--------------------------------------------+-------+---------------+
; Clock                                      ; Slack ; End Point TNS ;
+--------------------------------------------+-------+---------------+
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.295 ; 0.000         ;
; CLOCK_50                                   ; 0.311 ; 0.000         ;
; altera_reserved_tck                        ; 0.311 ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.312 ; 0.000         ;
+--------------------------------------------+-------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                               ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 15.225 ; 0.000         ;
; CLOCK_50                                   ; 16.580 ; 0.000         ;
; altera_reserved_tck                        ; 48.143 ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 96.753 ; 0.000         ;
+--------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                               ;
+--------------------------------------------+-------+---------------+
; Clock                                      ; Slack ; End Point TNS ;
+--------------------------------------------+-------+---------------+
; altera_reserved_tck                        ; 0.789 ; 0.000         ;
; CLOCK_50                                   ; 2.357 ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 2.478 ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 3.148 ; 0.000         ;
+--------------------------------------------+-------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                    ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; CLOCK_50                                   ; 9.486  ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 9.687  ; 0.000         ;
; altera_reserved_tck                        ; 49.481 ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 49.743 ; 0.000         ;
+--------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                               ;
+-------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 4.764 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a12~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.183      ; 15.439     ;
; 4.793 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a5~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.185      ; 15.412     ;
; 4.795 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a11~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.153      ; 15.378     ;
; 4.803 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a8~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.185      ; 15.402     ;
; 4.818 ; LT24_buffer:lt24_buf|posX[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a12~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.183      ; 15.385     ;
; 4.847 ; LT24_buffer:lt24_buf|posX[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a5~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.185      ; 15.358     ;
; 4.848 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a14~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.183      ; 15.355     ;
; 4.849 ; LT24_buffer:lt24_buf|posX[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a11~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.153      ; 15.324     ;
; 4.857 ; LT24_buffer:lt24_buf|posX[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a8~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.185      ; 15.348     ;
; 4.884 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a12~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.183      ; 15.319     ;
; 4.888 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a6~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.182      ; 15.314     ;
; 4.895 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a4~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.181      ; 15.306     ;
; 4.902 ; LT24_buffer:lt24_buf|posX[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a14~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.183      ; 15.301     ;
; 4.913 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a5~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.185      ; 15.292     ;
; 4.915 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a11~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.153      ; 15.258     ;
; 4.920 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a12~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.183      ; 15.283     ;
; 4.923 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a9~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.178      ; 15.275     ;
; 4.923 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a8~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.185      ; 15.282     ;
; 4.925 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a13~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.180      ; 15.275     ;
; 4.941 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a7~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.178      ; 15.257     ;
; 4.942 ; LT24_buffer:lt24_buf|posX[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a6~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.182      ; 15.260     ;
; 4.949 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a5~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.185      ; 15.256     ;
; 4.949 ; LT24_buffer:lt24_buf|posX[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a4~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.181      ; 15.252     ;
; 4.951 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a11~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.153      ; 15.222     ;
; 4.959 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a8~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.185      ; 15.246     ;
; 4.968 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a14~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.183      ; 15.235     ;
; 4.977 ; LT24_buffer:lt24_buf|posX[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a9~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.178      ; 15.221     ;
; 4.979 ; LT24_buffer:lt24_buf|posX[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a13~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.180      ; 15.221     ;
; 4.984 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a3~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.184      ; 15.220     ;
; 4.995 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a2~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.182      ; 15.207     ;
; 4.995 ; LT24_buffer:lt24_buf|posX[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a7~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.178      ; 15.203     ;
; 5.000 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.180      ; 15.200     ;
; 5.004 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a14~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.183      ; 15.199     ;
; 5.008 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a6~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.182      ; 15.194     ;
; 5.015 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a4~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.181      ; 15.186     ;
; 5.038 ; LT24_buffer:lt24_buf|posX[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a3~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.184      ; 15.166     ;
; 5.043 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a9~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.178      ; 15.155     ;
; 5.044 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a6~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.182      ; 15.158     ;
; 5.045 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a1~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.180      ; 15.155     ;
; 5.045 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a13~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.180      ; 15.155     ;
; 5.049 ; LT24_buffer:lt24_buf|posX[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a2~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.182      ; 15.153     ;
; 5.051 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a4~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.181      ; 15.150     ;
; 5.054 ; LT24_buffer:lt24_buf|posX[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.180      ; 15.146     ;
; 5.061 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a7~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.178      ; 15.137     ;
; 5.079 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a9~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.178      ; 15.119     ;
; 5.081 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a13~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.180      ; 15.119     ;
; 5.097 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a7~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.178      ; 15.101     ;
; 5.099 ; LT24_buffer:lt24_buf|posX[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a1~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.180      ; 15.101     ;
; 5.104 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a3~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.184      ; 15.100     ;
; 5.115 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a2~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.182      ; 15.087     ;
; 5.120 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.180      ; 15.080     ;
; 5.132 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a10~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.176      ; 15.064     ;
; 5.140 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a3~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.184      ; 15.064     ;
; 5.151 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a2~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.182      ; 15.051     ;
; 5.156 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.180      ; 15.044     ;
; 5.165 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a1~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.180      ; 15.035     ;
; 5.186 ; LT24_buffer:lt24_buf|posX[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a10~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.176      ; 15.010     ;
; 5.201 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a1~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.180      ; 14.999     ;
; 5.252 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a10~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.176      ; 14.944     ;
; 5.288 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a10~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.176      ; 14.908     ;
; 5.489 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a15~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.175      ; 14.706     ;
; 5.543 ; LT24_buffer:lt24_buf|posX[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a15~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.175      ; 14.652     ;
; 5.609 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a15~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.175      ; 14.586     ;
; 5.645 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a15~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.175      ; 14.550     ;
; 5.753 ; LT24_buffer:lt24_buf|posX[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a12~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.183      ; 14.450     ;
; 5.782 ; LT24_buffer:lt24_buf|posX[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a5~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.185      ; 14.423     ;
; 5.784 ; LT24_buffer:lt24_buf|posX[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a11~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.153      ; 14.389     ;
; 5.792 ; LT24_buffer:lt24_buf|posX[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a8~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.185      ; 14.413     ;
; 5.837 ; LT24_buffer:lt24_buf|posX[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a14~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.183      ; 14.366     ;
; 5.848 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a5~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.176      ; 14.348     ;
; 5.858 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a8~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.176      ; 14.338     ;
; 5.877 ; LT24_buffer:lt24_buf|posX[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a6~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.182      ; 14.325     ;
; 5.884 ; LT24_buffer:lt24_buf|posX[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a4~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.181      ; 14.317     ;
; 5.911 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a11~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.144      ; 14.253     ;
; 5.912 ; LT24_buffer:lt24_buf|posX[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a9~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.178      ; 14.286     ;
; 5.914 ; LT24_buffer:lt24_buf|posX[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a13~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.180      ; 14.286     ;
; 5.930 ; LT24_buffer:lt24_buf|posX[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a7~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.178      ; 14.268     ;
; 5.950 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a5~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.176      ; 14.246     ;
; 5.960 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a8~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.176      ; 14.236     ;
; 5.970 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a5~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.176      ; 14.226     ;
; 5.973 ; LT24_buffer:lt24_buf|posX[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a3~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.184      ; 14.231     ;
; 5.980 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a8~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.176      ; 14.216     ;
; 5.984 ; LT24_buffer:lt24_buf|posX[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a2~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.182      ; 14.218     ;
; 5.989 ; LT24_buffer:lt24_buf|posX[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.180      ; 14.211     ;
; 6.001 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a12~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.174      ; 14.193     ;
; 6.005 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a14~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.174      ; 14.189     ;
; 6.010 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a6~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.173      ; 14.183     ;
; 6.013 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a11~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.144      ; 14.151     ;
; 6.033 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a11~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.144      ; 14.131     ;
; 6.034 ; LT24_buffer:lt24_buf|posX[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a1~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.180      ; 14.166     ;
; 6.050 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a4~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.172      ; 14.142     ;
; 6.071 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a7~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.169      ; 14.118     ;
; 6.100 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a1~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.171      ; 14.091     ;
; 6.103 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a12~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.174      ; 14.091     ;
; 6.107 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a14~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.174      ; 14.087     ;
; 6.112 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a6~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.173      ; 14.081     ;
; 6.121 ; LT24_buffer:lt24_buf|posX[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a10~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.176      ; 14.075     ;
; 6.123 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a12~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.174      ; 14.071     ;
; 6.127 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a14~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.174      ; 14.067     ;
; 6.132 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a6~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.173      ; 14.061     ;
+-------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                      ; To Node                                                                                                                                                   ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 8.263 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[30]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.049     ; 11.683     ;
; 8.263 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[24]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.049     ; 11.683     ;
; 8.263 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[25]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.049     ; 11.683     ;
; 8.263 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[28]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.049     ; 11.683     ;
; 8.297 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[15]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.041     ; 11.657     ;
; 8.463 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[30]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.049     ; 11.483     ;
; 8.463 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[24]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.049     ; 11.483     ;
; 8.463 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[25]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.049     ; 11.483     ;
; 8.463 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[28]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.049     ; 11.483     ;
; 8.492 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mem_stall                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.050     ; 11.453     ;
; 8.495 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[31]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.040     ; 11.460     ;
; 8.495 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[6]~reg0                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.040     ; 11.460     ;
; 8.495 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[21]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.040     ; 11.460     ;
; 8.495 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[11]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.040     ; 11.460     ;
; 8.495 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[22]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.040     ; 11.460     ;
; 8.495 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[23]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.040     ; 11.460     ;
; 8.495 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[29]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.040     ; 11.460     ;
; 8.495 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[16]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.040     ; 11.460     ;
; 8.497 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[15]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.041     ; 11.457     ;
; 8.497 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[30]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.049     ; 11.449     ;
; 8.497 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[24]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.049     ; 11.449     ;
; 8.497 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[25]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.049     ; 11.449     ;
; 8.497 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[28]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.049     ; 11.449     ;
; 8.507 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[30]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.049     ; 11.439     ;
; 8.507 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[24]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.049     ; 11.439     ;
; 8.507 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[25]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.049     ; 11.439     ;
; 8.507 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[28]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.049     ; 11.439     ;
; 8.523 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[0]~reg0                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.040     ; 11.432     ;
; 8.523 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[3]~reg0                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.040     ; 11.432     ;
; 8.523 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[5]~reg0                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.040     ; 11.432     ;
; 8.523 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[2]~reg0                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.040     ; 11.432     ;
; 8.523 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[10]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.040     ; 11.432     ;
; 8.523 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[20]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.040     ; 11.432     ;
; 8.523 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[14]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.040     ; 11.432     ;
; 8.523 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[27]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.040     ; 11.432     ;
; 8.523 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[26]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.040     ; 11.432     ;
; 8.531 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[15]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.041     ; 11.423     ;
; 8.541 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[15]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.041     ; 11.413     ;
; 8.568 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|last_channel[12] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.063     ; 11.364     ;
; 8.568 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|last_dest_id[0]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.063     ; 11.364     ;
; 8.603 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[30]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.049     ; 11.343     ;
; 8.603 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[24]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.049     ; 11.343     ;
; 8.603 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[25]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.049     ; 11.343     ;
; 8.603 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[28]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.049     ; 11.343     ;
; 8.622 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[15] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[30]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.049     ; 11.324     ;
; 8.622 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[15] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[24]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.049     ; 11.324     ;
; 8.622 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[15] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[25]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.049     ; 11.324     ;
; 8.622 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[15] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[28]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.049     ; 11.324     ;
; 8.637 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[15]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.041     ; 11.317     ;
; 8.648 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[19]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.040     ; 11.307     ;
; 8.648 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[7]~reg0                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.040     ; 11.307     ;
; 8.648 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[4]~reg0                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.040     ; 11.307     ;
; 8.648 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[1]~reg0                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.040     ; 11.307     ;
; 8.648 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[8]~reg0                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.040     ; 11.307     ;
; 8.648 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[9]~reg0                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.040     ; 11.307     ;
; 8.648 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[18]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.040     ; 11.307     ;
; 8.648 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[12]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.040     ; 11.307     ;
; 8.648 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[13]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.040     ; 11.307     ;
; 8.648 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[17]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.040     ; 11.307     ;
; 8.656 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[15] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[15]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.041     ; 11.298     ;
; 8.666 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_offset_field[1]                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.040     ; 11.289     ;
; 8.680 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[30]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.049     ; 11.266     ;
; 8.680 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[24]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.049     ; 11.266     ;
; 8.680 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[25]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.049     ; 11.266     ;
; 8.680 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[28]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.049     ; 11.266     ;
; 8.692 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mem_stall                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.050     ; 11.253     ;
; 8.695 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[31]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.040     ; 11.260     ;
; 8.695 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[6]~reg0                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.040     ; 11.260     ;
; 8.695 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[21]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.040     ; 11.260     ;
; 8.695 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[11]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.040     ; 11.260     ;
; 8.695 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[22]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.040     ; 11.260     ;
; 8.695 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[23]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.040     ; 11.260     ;
; 8.695 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[29]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.040     ; 11.260     ;
; 8.695 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[16]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.040     ; 11.260     ;
; 8.714 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[15]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.041     ; 11.240     ;
; 8.723 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[0]~reg0                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.040     ; 11.232     ;
; 8.723 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[3]~reg0                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.040     ; 11.232     ;
; 8.723 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[5]~reg0                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.040     ; 11.232     ;
; 8.723 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[2]~reg0                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.040     ; 11.232     ;
; 8.723 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[10]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.040     ; 11.232     ;
; 8.723 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[20]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.040     ; 11.232     ;
; 8.723 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[14]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.040     ; 11.232     ;
; 8.723 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[27]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.040     ; 11.232     ;
; 8.723 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[26]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.040     ; 11.232     ;
; 8.726 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mem_stall                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.050     ; 11.219     ;
; 8.729 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[31]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.040     ; 11.226     ;
; 8.729 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[6]~reg0                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.040     ; 11.226     ;
; 8.729 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[21]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.040     ; 11.226     ;
; 8.729 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[11]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.040     ; 11.226     ;
; 8.729 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[22]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.040     ; 11.226     ;
; 8.729 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[23]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.040     ; 11.226     ;
; 8.729 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[29]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.040     ; 11.226     ;
; 8.729 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[16]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.040     ; 11.226     ;
; 8.736 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mem_stall                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.050     ; 11.209     ;
; 8.739 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[30]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.049     ; 11.207     ;
; 8.739 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[24]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.049     ; 11.207     ;
; 8.739 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[25]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.049     ; 11.207     ;
; 8.739 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[28]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.049     ; 11.207     ;
; 8.739 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[31]~reg0                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.040     ; 11.216     ;
; 8.739 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[6]~reg0                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.040     ; 11.216     ;
+-------+--------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.359 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.255      ; 3.891      ;
; 46.446 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.271      ; 3.820      ;
; 46.551 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 3.712      ;
; 46.592 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 3.671      ;
; 47.367 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.257      ; 2.885      ;
; 47.404 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 2.859      ;
; 47.460 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 2.805      ;
; 47.627 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.266      ; 2.634      ;
; 47.731 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.253      ; 2.517      ;
; 47.882 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.259      ; 2.372      ;
; 47.950 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.266      ; 2.311      ;
; 47.952 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.254      ; 2.297      ;
; 48.110 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 2.127      ;
; 48.234 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.257      ; 2.018      ;
; 48.247 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 1.990      ;
; 48.285 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.253      ; 1.963      ;
; 48.382 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.246      ; 1.859      ;
; 48.427 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 1.836      ;
; 48.498 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.265      ; 1.762      ;
; 48.682 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.257      ; 1.570      ;
; 48.683 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.252      ; 1.564      ;
; 48.738 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.246      ; 1.503      ;
; 49.499 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[0]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.257      ; 0.753      ;
; 95.906 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.032      ;
; 95.906 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.032      ;
; 95.931 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.998      ;
; 95.974 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.955      ;
; 95.999 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.952      ;
; 95.999 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.952      ;
; 96.068 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.862      ;
; 96.097 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.832      ;
; 96.099 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.830      ;
; 96.103 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.826      ;
; 96.103 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.826      ;
; 96.104 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.825      ;
; 96.104 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.825      ;
; 96.143 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.791      ;
; 96.143 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.791      ;
; 96.209 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.720      ;
; 96.249 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.680      ;
; 96.249 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.680      ;
; 96.249 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.680      ;
; 96.249 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.680      ;
; 96.249 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.680      ;
; 96.270 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.659      ;
; 96.286 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.643      ;
; 96.289 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.653      ;
; 96.299 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.634      ;
; 96.318 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.609      ;
; 96.318 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.609      ;
; 96.328 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.605      ;
; 96.329 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.600      ;
; 96.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.588      ;
; 96.367 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.576      ;
; 96.371 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.559      ;
; 96.371 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.559      ;
; 96.371 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.562      ;
; 96.411 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.529      ;
; 96.411 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.529      ;
; 96.412 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.536      ;
; 96.413 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.530      ;
; 96.452 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.477      ;
; 96.454 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.475      ;
; 96.458 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.471      ;
; 96.458 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.471      ;
; 96.459 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.470      ;
; 96.459 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.470      ;
; 96.464 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.479      ;
; 96.464 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.479      ;
; 96.465 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.472      ;
; 96.465 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.472      ;
; 96.465 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.472      ;
; 96.492 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.437      ;
; 96.492 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.437      ;
; 96.492 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.437      ;
; 96.492 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.437      ;
; 96.492 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.437      ;
; 96.492 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.437      ;
; 96.494 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.439      ;
; 96.496 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.437      ;
; 96.500 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.433      ;
; 96.500 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.433      ;
; 96.501 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.432      ;
; 96.501 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.432      ;
; 96.531 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.398      ;
; 96.531 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.398      ;
; 96.531 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.398      ;
; 96.531 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.398      ;
; 96.531 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.398      ;
; 96.531 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.398      ;
; 96.531 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.398      ;
; 96.531 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.398      ;
; 96.531 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.398      ;
; 96.552 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.376      ;
; 96.555 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.378      ;
; 96.564 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.365      ;
; 96.566 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.357      ;
; 96.566 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.357      ;
; 96.586 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.348      ;
; 96.586 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.348      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                     ;
+--------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                      ; To Node                                                                         ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 94.953 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_is_running   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.986      ;
; 94.972 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_is_running   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.967      ;
; 95.068 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_is_running   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.871      ;
; 95.087 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.852      ;
; 95.087 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[16] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.852      ;
; 95.087 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.852      ;
; 95.087 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[19] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.852      ;
; 95.087 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[21] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.852      ;
; 95.087 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[20] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.852      ;
; 95.087 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[22] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.852      ;
; 95.087 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[23] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.852      ;
; 95.087 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[27] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.852      ;
; 95.087 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[24] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.852      ;
; 95.087 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[25] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.852      ;
; 95.087 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[26] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.852      ;
; 95.087 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[30] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.852      ;
; 95.087 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[28] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.852      ;
; 95.087 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[29] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.852      ;
; 95.087 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[31] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.852      ;
; 95.088 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.851      ;
; 95.088 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.851      ;
; 95.088 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.851      ;
; 95.088 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.851      ;
; 95.088 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[4]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.851      ;
; 95.088 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[5]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.851      ;
; 95.088 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[6]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.851      ;
; 95.088 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.851      ;
; 95.088 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[9]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.851      ;
; 95.088 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[10] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.851      ;
; 95.088 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[11] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.851      ;
; 95.088 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.851      ;
; 95.088 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.851      ;
; 95.088 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.851      ;
; 95.088 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[15] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.851      ;
; 95.088 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[8]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.851      ;
; 95.106 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.833      ;
; 95.106 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[16] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.833      ;
; 95.106 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.833      ;
; 95.106 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[19] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.833      ;
; 95.106 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[21] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.833      ;
; 95.106 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[20] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.833      ;
; 95.106 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[22] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.833      ;
; 95.106 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[23] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.833      ;
; 95.106 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[27] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.833      ;
; 95.106 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[24] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.833      ;
; 95.106 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[25] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.833      ;
; 95.106 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[26] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.833      ;
; 95.106 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[30] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.833      ;
; 95.106 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[28] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.833      ;
; 95.106 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[29] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.833      ;
; 95.106 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[31] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.833      ;
; 95.107 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.832      ;
; 95.107 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.832      ;
; 95.107 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.832      ;
; 95.107 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.832      ;
; 95.107 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[4]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.832      ;
; 95.107 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[5]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.832      ;
; 95.107 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[6]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.832      ;
; 95.107 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.832      ;
; 95.107 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[9]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.832      ;
; 95.107 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[10] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.832      ;
; 95.107 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[11] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.832      ;
; 95.107 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.832      ;
; 95.107 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.832      ;
; 95.107 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.832      ;
; 95.107 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[15] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.832      ;
; 95.107 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[8]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.832      ;
; 95.199 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_is_running   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.740      ;
; 95.207 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.732      ;
; 95.207 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[16] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.732      ;
; 95.207 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.732      ;
; 95.207 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[19] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.732      ;
; 95.207 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[21] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.732      ;
; 95.207 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[20] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.732      ;
; 95.207 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[22] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.732      ;
; 95.207 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[23] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.732      ;
; 95.207 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[27] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.732      ;
; 95.207 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[24] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.732      ;
; 95.207 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[25] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.732      ;
; 95.207 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[26] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.732      ;
; 95.207 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[30] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.732      ;
; 95.207 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[28] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.732      ;
; 95.207 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[29] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.732      ;
; 95.207 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[31] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.732      ;
; 95.208 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.731      ;
; 95.208 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.731      ;
; 95.208 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.731      ;
; 95.208 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.731      ;
; 95.208 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[4]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.731      ;
; 95.208 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[5]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.731      ;
; 95.208 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[6]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.731      ;
; 95.208 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.731      ;
; 95.208 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[9]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.731      ;
; 95.208 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[10] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.731      ;
; 95.208 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[11] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.731      ;
; 95.208 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.731      ;
; 95.208 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.731      ;
; 95.208 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.731      ;
; 95.208 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[15] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.731      ;
; 95.208 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[8]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.731      ;
+--------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                                                                              ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.295 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mem_baddr[22]                                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_tag_module:DE0_LT24_SOPC_CPU_dc_tag|altsyncram:the_altsyncram|altsyncram_qmg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.342      ; 0.806      ;
; 0.297 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mem_baddr[13]                                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_tag_module:DE0_LT24_SOPC_CPU_dc_tag|altsyncram:the_altsyncram|altsyncram_qmg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.342      ; 0.808      ;
; 0.299 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_line[3]                                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_data_module:DE0_LT24_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_address_reg0                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.339      ; 0.807      ;
; 0.300 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|M_bht_ptr_unfiltered[4]                                                                                                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_bht_module:DE0_LT24_SOPC_CPU_bht|altsyncram:the_altsyncram|altsyncram_s1h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.334      ; 0.803      ;
; 0.303 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mem_baddr[12]                                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_tag_module:DE0_LT24_SOPC_CPU_dc_tag|altsyncram:the_altsyncram|altsyncram_qmg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.342      ; 0.814      ;
; 0.304 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mem_baddr[23]                                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_tag_module:DE0_LT24_SOPC_CPU_dc_tag|altsyncram:the_altsyncram|altsyncram_qmg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.342      ; 0.815      ;
; 0.305 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.340      ; 0.814      ;
; 0.307 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.340      ; 0.816      ;
; 0.310 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[11]                                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.344      ; 0.823      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[8]                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[8]                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[14]                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[14]                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[6]                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[6]                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[11]                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[11]                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[10]                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[10]                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[2]                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[2]                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[15]                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[15]                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[7]                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[7]                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[12]                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[12]                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[5]                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[5]                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[4]                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[4]                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[3]                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[3]                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[1]                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[1]                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[0]                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[0]                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[13]                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[13]                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[9]                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[9]                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_ld_bypass_delayed_started                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_ld_bypass_delayed_started                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_fill_has_started                                                                                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_fill_has_started                                                                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_rd_data_cnt[1]                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_rd_data_cnt[1]                                                                                                                                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_rd_data_cnt[2]                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_rd_data_cnt[2]                                                                                                                                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][108]                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][108]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][108]                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][108]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_ctrl_avalon_slave_0_agent_rsp_fifo|mem[0][108]                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_ctrl_avalon_slave_0_agent_rsp_fifo|mem[0][108]                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_ctrl_avalon_slave_0_agent_rsp_fifo|mem[1][108]                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_ctrl_avalon_slave_0_agent_rsp_fifo|mem[1][108]                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|rvalid                                                                                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|rvalid                                                                                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_nios2_ocimem:the_DE0_LT24_SOPC_CPU_nios2_ocimem|jtag_ram_wr                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_nios2_ocimem:the_DE0_LT24_SOPC_CPU_nios2_ocimem|jtag_ram_wr                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|woverflow                                                                                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|woverflow                                                                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[0]                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_ctrl_avalon_slave_0_translator|wait_latency_counter[1]                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_ctrl_avalon_slave_0_translator|wait_latency_counter[1]                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_nios2_ocimem:the_DE0_LT24_SOPC_CPU_nios2_ocimem|jtag_rd                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_nios2_ocimem:the_DE0_LT24_SOPC_CPU_nios2_ocimem|jtag_rd                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_wr_active                                                                                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_wr_active                                                                                                                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wr_data_cnt[2]                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wr_data_cnt[2]                                                                                                                                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wr_data_cnt[1]                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wr_data_cnt[1]                                                                                                                                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_rd_data_first                                                                                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_rd_data_first                                                                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_write~reg0                                                                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_write~reg0                                                                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_rd_addr_offset[2]                                                                                                                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_rd_addr_offset[2]                                                                                                                                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_rd_addr_offset[1]                                                                                                                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_rd_addr_offset[1]                                                                                                                                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|has_pending_responses                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|has_pending_responses                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_read~reg0                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_read~reg0                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[0]                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[0]                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_rd_addr_cnt[1]                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_rd_addr_cnt[1]                                                                                                                                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_rd_addr_cnt[2]                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_rd_addr_cnt[2]                                                                                                                                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_touch_busy_s1_translator|wait_latency_counter[1]                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_touch_busy_s1_translator|wait_latency_counter[1]                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_busy_s1_agent_rsp_fifo|mem_used[1]                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_busy_s1_agent_rsp_fifo|mem_used[1]                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_busy_s1_agent_rsp_fifo|mem_used[0]                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_busy_s1_agent_rsp_fifo|mem_used[0]                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_PENIRQ_N:lt24_touch_penirq_n|edge_capture                                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_PENIRQ_N:lt24_touch_penirq_n|edge_capture                                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_PENIRQ_N:lt24_touch_penirq_n|irq_mask                                                                                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_PENIRQ_N:lt24_touch_penirq_n|irq_mask                                                                                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_touch_penirq_n_s1_translator|wait_latency_counter[1]                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_touch_penirq_n_s1_translator|wait_latency_counter[1]                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_penirq_n_s1_agent_rsp_fifo|mem_used[0]                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_penirq_n_s1_agent_rsp_fifo|mem_used[0]                                                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_penirq_n_s1_agent_rsp_fifo|mem_used[1]                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_penirq_n_s1_agent_rsp_fifo|mem_used[1]                                                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_LCD_RSTN:lt24_lcd_rstn|data_out                                                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_LCD_RSTN:lt24_lcd_rstn|data_out                                                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_lcd_rstn_s1_agent_rsp_fifo|mem_used[0]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_lcd_rstn_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_lcd_rstn_s1_agent_rsp_fifo|mem_used[1]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_lcd_rstn_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_lcd_rstn_s1_translator|wait_latency_counter[1]                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_lcd_rstn_s1_translator|wait_latency_counter[1]                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_spi_spi_control_port_agent_rsp_fifo|mem_used[1]                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_spi_spi_control_port_agent_rsp_fifo|mem_used[1]                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_spi_spi_control_port_agent_rsp_fifo|mem_used[0]                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_spi_spi_control_port_agent_rsp_fifo|mem_used[0]                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_spi_spi_control_port_agent_rsp_fifo|mem[0][108]                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_spi_spi_control_port_agent_rsp_fifo|mem[0][108]                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_spi_spi_control_port_agent_rsp_fifo|mem[1][108]                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_spi_spi_control_port_agent_rsp_fifo|mem[1][108]                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_busy_s1_agent_rsp_fifo|mem[0][108]                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_busy_s1_agent_rsp_fifo|mem[0][108]                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_busy_s1_agent_rsp_fifo|mem[1][108]                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_busy_s1_agent_rsp_fifo|mem[1][108]                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_penirq_n_s1_agent_rsp_fifo|mem[0][108]                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_penirq_n_s1_agent_rsp_fifo|mem[0][108]                                                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_penirq_n_s1_agent_rsp_fifo|mem[1][108]                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_penirq_n_s1_agent_rsp_fifo|mem[1][108]                                                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_lcd_rstn_s1_agent_rsp_fifo|mem[0][108]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_lcd_rstn_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_lcd_rstn_s1_agent_rsp_fifo|mem[1][108]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_lcd_rstn_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|MISO_reg                                                                                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|MISO_reg                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|SCLK_reg                                                                                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|SCLK_reg                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|transmitting                                                                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|transmitting                                                                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_cmd[3]                                                                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_cmd[3]                                                                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|m_state.000100000                                                                                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|m_state.000100000                                                                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|m_next.010000000                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|m_next.010000000                                                                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|m_count[1]                                                                                                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|m_count[1]                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|refresh_request                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|refresh_request                                                                                                                                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|m_state.000000001                                                                                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|m_state.000000001                                                                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|active_cs_n                                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|active_cs_n                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|ack_refresh_request                                                                                                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|ack_refresh_request                                                                                                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rsp_fifo|mem[1][108]                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rsp_fifo|mem[1][108]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rsp_fifo|mem[1][108]                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rsp_fifo|mem[1][108]                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rsp_fifo|mem[1][89]                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rsp_fifo|mem[1][89]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rsp_fifo|mem_used[1]                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rsp_fifo|mem_used[1]                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rsp_fifo|mem_used[0]                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rsp_fifo|mem_used[0]                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_cmd_width_adapter|use_reg                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_cmd_width_adapter|use_reg                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_cmd_width_adapter|count[0]                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_cmd_width_adapter|count[0]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_cmd_width_adapter|address_reg[1]                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_cmd_width_adapter|address_reg[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[1][0]                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[1][0]                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rdata_fifo|mem[0][0]                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rdata_fifo|mem[0][0]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rdata_fifo|mem[1][0]                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rdata_fifo|mem[1][0]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_LCD_RSTN:lt24_buffer_flag|data_out                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_LCD_RSTN:lt24_buffer_flag|data_out                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rdata_fifo|mem_used[0]                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rdata_fifo|mem_used[0]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rdata_fifo|mem_used[1]                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rdata_fifo|mem_used[1]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_buffer_flag_s1_translator|wait_latency_counter[1]                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_buffer_flag_s1_translator|wait_latency_counter[1]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT_Avalon:lt_avalon|read_data[0]                                                                                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT_Avalon:lt_avalon|read_data[0]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_ALT_PLL:alt_pll|pfdena_reg                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_ALT_PLL:alt_pll|pfdena_reg                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[1][3]                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[1][3]                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[1][4]                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[1][4]                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[1][5]                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[1][5]                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[1][7]                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[1][7]                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[1][2]                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[1][2]                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT_Avalon:lt_avalon|MySPI:surf|SPI_state.S_Addr_11                                                                                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT_Avalon:lt_avalon|MySPI:surf|SPI_state.S_Addr_11                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT_Avalon:lt_avalon|MySPI:surf|SPI_counter[1]                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT_Avalon:lt_avalon|MySPI:surf|SPI_counter[1]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[1][6]                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[1][6]                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_fefifo_3dc:read_state|b_non_empty  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_fefifo_3dc:read_state|b_non_empty  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_o57:rdptr_g|counter3a2 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_o57:rdptr_g|counter3a2 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_o57:rdptr_g|counter3a3 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_o57:rdptr_g|counter3a3 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_o57:rdptr_g|counter3a0 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_o57:rdptr_g|counter3a0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_o57:rdptr_g|counter3a1 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_o57:rdptr_g|counter3a1 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rsp_fifo|mem[1][19]                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rsp_fifo|mem[1][19]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[8]                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[8]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[10]                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[10]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[12]                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[12]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[3]                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[3]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[1]                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[1]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[0]                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[0]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[13]                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[13]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[9]                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[9]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][9]                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][9]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[13]                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[13]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][13]                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][13]                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[0]                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[0]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[1]                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[1]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[3]                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[3]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[4]                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[4]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[5]                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[5]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[12]                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[12]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][12]                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][12]                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[7]                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[7]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][7]                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][7]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[15]                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[15]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][15]                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][15]                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][0]                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][0]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[2]                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[2]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[10]                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[10]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][10]                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][10]                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][1]                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][1]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[11]                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[11]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][11]                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][11]                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[6]                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[6]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][6]                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][6]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[14]                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[14]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][14]                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][14]                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem_used[0]                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem_used[0]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem_used[1]                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem_used[1]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[8]                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[8]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][5]                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][5]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[1][87]                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[1][87]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][8]                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][8]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][4]                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][4]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][3]                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][3]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][2]                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][2]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[1][54]                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[1][54]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[1][57]                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[1][57]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[1][55]                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[1][55]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_cmd_width_adapter|address_reg[1]                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_cmd_width_adapter|address_reg[1]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[1][19]                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[1][19]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_int_s1_agent_rsp_fifo|mem[1][108]                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_int_s1_agent_rsp_fifo|mem[1][108]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_int_s1_agent_rsp_fifo|mem_used[1]                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_int_s1_agent_rsp_fifo|mem_used[1]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_int_s1_agent_rsp_fifo|mem_used[0]                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_int_s1_agent_rsp_fifo|mem_used[0]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_int_s1_agent_rdata_fifo|mem_used[0]                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_int_s1_agent_rdata_fifo|mem_used[0]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_int_s1_agent_rdata_fifo|mem_used[1]                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_int_s1_agent_rdata_fifo|mem_used[1]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_int_s1_agent_rdata_fifo|mem[0][0]                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_int_s1_agent_rdata_fifo|mem[0][0]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_Gsensor_int:gsensor_int|irq_mask                                                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_Gsensor_int:gsensor_int|irq_mask                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_int_s1_agent_rsp_fifo|mem[1][107]                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_int_s1_agent_rsp_fifo|mem[1][107]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_int_s1_agent_rdata_fifo|mem[1][0]                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_int_s1_agent_rdata_fifo|mem[1][0]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rsp_fifo|mem[1][108]                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rsp_fifo|mem[1][108]                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt_avalon_avalon_slave_agent_rsp_fifo|mem[1][108]                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt_avalon_avalon_slave_agent_rsp_fifo|mem[1][108]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][9]                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][9]                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][13]                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][13]                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|s_readdata[0]                                                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|s_readdata[0]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rsp_fifo|mem_used[0]                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rsp_fifo|mem_used[0]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rsp_fifo|mem_used[1]                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rsp_fifo|mem_used[1]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rsp_fifo|mem[1][107]                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rsp_fifo|mem[1][107]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt_avalon_avalon_slave_agent_rdata_fifo|mem[1][0]                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt_avalon_avalon_slave_agent_rdata_fifo|mem[1][0]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rdata_fifo|mem[1][0]                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rdata_fifo|mem[1][0]                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt_avalon_avalon_slave_agent_rdata_fifo|mem[1][1]                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt_avalon_avalon_slave_agent_rdata_fifo|mem[1][1]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rdata_fifo|mem[1][1]                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rdata_fifo|mem[1][1]                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.311 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.319 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.519      ;
; 0.330 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.530      ;
; 0.336 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.536      ;
; 0.337 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.338 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.340 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.540      ;
; 0.340 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.540      ;
; 0.343 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[6]                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.543      ;
; 0.343 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[20]                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.543      ;
; 0.344 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.544      ;
; 0.344 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.544      ;
; 0.344 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.544      ;
; 0.344 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[12]                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.544      ;
; 0.345 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.545      ;
; 0.345 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.545      ;
; 0.345 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.545      ;
; 0.345 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.545      ;
; 0.345 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.545      ;
; 0.345 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.545      ;
; 0.345 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[18]                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.545      ;
; 0.346 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.546      ;
; 0.346 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.546      ;
; 0.346 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.546      ;
; 0.346 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[28]                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.545      ;
; 0.348 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.548      ;
; 0.349 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5]                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.550      ;
; 0.351 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.551      ;
; 0.352 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.552      ;
; 0.354 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.554      ;
; 0.356 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.556      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.556      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[14]                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.558      ;
; 0.359 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.558      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.559      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.559      ;
; 0.360 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.559      ;
; 0.363 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.563      ;
; 0.363 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.563      ;
; 0.369 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.569      ;
; 0.427 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.627      ;
; 0.428 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.628      ;
; 0.431 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[5]                                                                                                                                                                                                                                                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[4]                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.631      ;
; 0.431 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.631      ;
; 0.431 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.631      ;
; 0.432 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[2]                                                                                                                                                                                                                                                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[1]                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.632      ;
; 0.433 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[11]                                                                                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[10]                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.633      ;
; 0.436 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.636      ;
; 0.436 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[10]                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.636      ;
; 0.436 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[9]                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.636      ;
; 0.437 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[3]                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.637      ;
; 0.437 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[30]                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.636      ;
; 0.438 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[24]                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.638      ;
; 0.439 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.639      ;
; 0.439 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[13]                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.639      ;
; 0.439 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[19]                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.639      ;
; 0.442 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.642      ;
; 0.447 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.647      ;
; 0.449 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[4]                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.649      ;
; 0.449 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[33]                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.649      ;
; 0.449 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[17]                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.649      ;
; 0.455 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.655      ;
; 0.456 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.656      ;
; 0.457 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.657      ;
; 0.458 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.658      ;
; 0.464 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.664      ;
; 0.464 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.664      ;
; 0.465 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.665      ;
; 0.466 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                                                                                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.665      ;
; 0.466 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.666      ;
; 0.466 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.666      ;
; 0.467 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.667      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                 ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_ctrl_avalon_slave_0_translator|wait_latency_counter[1]                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_ctrl_avalon_slave_0_translator|wait_latency_counter[1]                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[1][107]                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[1][107]                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[1][108]                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[1][108]                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rdata_fifo|mem_used[1]                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rdata_fifo|mem_used[1]                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rdata_fifo|mem_used[0]                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rdata_fifo|mem_used[0]                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][108]                                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][108]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][9]                                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][9]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][13]                                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][13]                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][0]                                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][0]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][1]                                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][1]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][3]                                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][3]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][4]                                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][4]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][5]                                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][5]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][12]                                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][12]                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][7]                                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][7]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][15]                                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][15]                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][2]                                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][2]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][10]                                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][10]                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|timeout_occurred                                                                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|timeout_occurred                                                                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][11]                                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][11]                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][6]                                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][6]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][14]                                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][14]                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][8]                                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][8]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]                                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[0]                                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[0]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[0]                                                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[0]                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[1]                                                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[1]                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][107]                                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][107]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][108]                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][108]                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[0][0]                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[0][0]                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[1][0]                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[1][0]                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[1]                                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[1]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[0]                                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[0]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][107]                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][107]                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.320 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_ctrl_avalon_slave_0_translator|wait_latency_counter[0]                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_ctrl_avalon_slave_0_translator|wait_latency_counter[0]                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[0]                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[0]                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[0]                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[0]                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.519      ;
; 0.330 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_KEY:key|readdata[0]                                                                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.529      ;
; 0.336 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.535      ;
; 0.339 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[20]                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[4]                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[5]                                                                                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[5]                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[2]                                                                                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[2]                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[11]                                                                                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[11]                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[0][0]                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_KEY:key|readdata[0]                                                                                                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[0]                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.538      ;
; 0.340 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[0]                                                                                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[0]                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[3]                                                                                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[3]                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[23]                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[7]                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[15]                                                                                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[15]                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.539      ;
; 0.341 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[13]                                                                                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[13]                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[22]                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[6]                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.540      ;
; 0.344 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.543      ;
; 0.345 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][108]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[10]                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][10]                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.544      ;
; 0.346 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[10]                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.545      ;
; 0.347 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[9]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.546      ;
; 0.348 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[4]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.547      ;
; 0.355 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[8]                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][8]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.554      ;
; 0.356 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[7]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.556      ;
; 0.356 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[13]                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][13]                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.555      ;
; 0.356 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[3]                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][3]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.555      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[0]                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][0]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.556      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[15]                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][15]                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.556      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[14]                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][14]                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.556      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[8]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.557      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[4]                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][4]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.557      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[7]                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][7]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.557      ;
; 0.362 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rdata_fifo|mem_used[0]                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rdata_fifo|mem_used[1]                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.561      ;
; 0.376 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[0]                                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[1]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.575      ;
; 0.431 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LED_Controller:led_ctrl|LED_reg[3]                                                                                                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.630      ;
; 0.434 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][14]                                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.633      ;
; 0.460 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[1]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.660      ;
; 0.462 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[27]                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[11]                                                                                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.661      ;
; 0.465 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][12]                                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 0.663      ;
; 0.465 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.664      ;
; 0.466 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[9]                                                                                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[9]                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.665      ;
; 0.466 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.665      ;
; 0.467 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[1]                                                                                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[1]                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.666      ;
; 0.467 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[12]                                                                                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[12]                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.666      ;
; 0.467 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[8]                                                                                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[8]                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.666      ;
; 0.471 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[6]                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][6]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.670      ;
; 0.477 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][7]                                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.676      ;
; 0.480 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][1]                                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 0.678      ;
; 0.481 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[15]                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.681      ;
; 0.484 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[6]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.683      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                              ; To Node                                                                                                                                                                                                                                                                                                                                             ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 15.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[15]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.159     ; 4.435      ;
; 15.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[14]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.159     ; 4.435      ;
; 15.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[13]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.159     ; 4.435      ;
; 15.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[12]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.159     ; 4.435      ;
; 15.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[11]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.159     ; 4.435      ;
; 15.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[10]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.159     ; 4.435      ;
; 15.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[9]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.159     ; 4.435      ;
; 15.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[8]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.159     ; 4.435      ;
; 15.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[7]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.159     ; 4.435      ;
; 15.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[6]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.159     ; 4.435      ;
; 15.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[5]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.159     ; 4.435      ;
; 15.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[4]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.159     ; 4.435      ;
; 15.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[3]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.159     ; 4.435      ;
; 15.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[2]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.159     ; 4.435      ;
; 15.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[1]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.159     ; 4.435      ;
; 15.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[0]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.159     ; 4.435      ;
; 15.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[15]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.159     ; 4.435      ;
; 15.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[14]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.159     ; 4.435      ;
; 15.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[13]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.159     ; 4.435      ;
; 15.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[12]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.159     ; 4.435      ;
; 15.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[11]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.159     ; 4.435      ;
; 15.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[10]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.159     ; 4.435      ;
; 15.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[9]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.159     ; 4.435      ;
; 15.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[8]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.159     ; 4.435      ;
; 15.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[7]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.159     ; 4.435      ;
; 15.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[6]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.159     ; 4.435      ;
; 15.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[5]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.159     ; 4.435      ;
; 15.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[4]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.159     ; 4.435      ;
; 15.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[3]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.159     ; 4.435      ;
; 15.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[2]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.159     ; 4.435      ;
; 15.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[1]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.159     ; 4.435      ;
; 15.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[0]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.159     ; 4.435      ;
; 15.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.159     ; 4.435      ;
; 15.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.159     ; 4.435      ;
; 15.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.159     ; 4.435      ;
; 15.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.159     ; 4.435      ;
; 15.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.159     ; 4.435      ;
; 15.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.159     ; 4.435      ;
; 15.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.159     ; 4.435      ;
; 15.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.159     ; 4.435      ;
; 15.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.159     ; 4.435      ;
; 15.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.159     ; 4.435      ;
; 15.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.159     ; 4.435      ;
; 15.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.159     ; 4.435      ;
; 15.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.159     ; 4.435      ;
; 15.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.159     ; 4.435      ;
; 15.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.159     ; 4.435      ;
; 15.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.159     ; 4.435      ;
; 15.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.159     ; 4.435      ;
; 15.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.159     ; 4.435      ;
; 15.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.159     ; 4.435      ;
; 15.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.159     ; 4.435      ;
; 15.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.159     ; 4.435      ;
; 15.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.159     ; 4.435      ;
; 15.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.159     ; 4.435      ;
; 15.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.159     ; 4.435      ;
; 15.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.159     ; 4.435      ;
; 15.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.159     ; 4.435      ;
; 15.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.159     ; 4.435      ;
; 15.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.159     ; 4.435      ;
; 15.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.159     ; 4.435      ;
; 15.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.159     ; 4.435      ;
; 15.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.159     ; 4.435      ;
; 15.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.159     ; 4.435      ;
; 15.226 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[15]~_Duplicate_1                                                                                                                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.157     ; 4.436      ;
; 15.226 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[14]~_Duplicate_1                                                                                                                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.157     ; 4.436      ;
; 15.226 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[13]~_Duplicate_1                                                                                                                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.157     ; 4.436      ;
; 15.226 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[12]~_Duplicate_1                                                                                                                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.157     ; 4.436      ;
; 15.226 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[11]~_Duplicate_1                                                                                                                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.157     ; 4.436      ;
; 15.226 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[10]~_Duplicate_1                                                                                                                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.157     ; 4.436      ;
; 15.226 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[9]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.157     ; 4.436      ;
; 15.226 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[8]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.157     ; 4.436      ;
; 15.226 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[7]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.157     ; 4.436      ;
; 15.226 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[6]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.157     ; 4.436      ;
; 15.226 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[5]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.157     ; 4.436      ;
; 15.226 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[4]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.157     ; 4.436      ;
; 15.226 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[3]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.157     ; 4.436      ;
; 15.226 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[2]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.157     ; 4.436      ;
; 15.226 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[1]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.157     ; 4.436      ;
; 15.226 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[0]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.157     ; 4.436      ;
; 15.226 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[31]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.157     ; 4.436      ;
; 15.226 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[30]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.157     ; 4.436      ;
; 15.226 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[29]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.157     ; 4.436      ;
; 15.226 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[28]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.157     ; 4.436      ;
; 15.226 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[27]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.157     ; 4.436      ;
; 15.226 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[26]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.157     ; 4.436      ;
; 15.226 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[25]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.157     ; 4.436      ;
; 15.226 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[24]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.157     ; 4.436      ;
; 15.226 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[23]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.157     ; 4.436      ;
; 15.226 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[22]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.157     ; 4.436      ;
; 15.226 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[21]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.157     ; 4.436      ;
; 15.226 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[20]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.157     ; 4.436      ;
; 15.226 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[19]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.157     ; 4.436      ;
; 15.226 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[18]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.157     ; 4.436      ;
; 15.226 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[17]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.157     ; 4.436      ;
; 15.226 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[16]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.157     ; 4.436      ;
; 15.226 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.157     ; 4.436      ;
; 15.226 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.157     ; 4.436      ;
; 15.226 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.157     ; 4.436      ;
; 15.226 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.157     ; 4.436      ;
+--------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                      ; To Node                                                                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.580 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 3.367      ;
; 16.580 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 3.367      ;
; 16.580 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 3.367      ;
; 16.580 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 3.367      ;
; 16.580 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 3.367      ;
; 16.580 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 3.367      ;
; 16.580 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 3.366      ;
; 16.580 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 3.367      ;
; 16.580 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 3.367      ;
; 16.580 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 3.367      ;
; 16.580 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 3.367      ;
; 16.580 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 3.367      ;
; 16.580 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 3.367      ;
; 16.580 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 3.367      ;
; 16.580 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 3.367      ;
; 16.580 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 3.367      ;
; 16.581 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 3.364      ;
; 16.581 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.360      ;
; 16.581 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.360      ;
; 16.581 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.360      ;
; 16.581 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 3.364      ;
; 16.581 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.360      ;
; 16.581 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.360      ;
; 16.581 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 3.364      ;
; 16.581 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 3.364      ;
; 16.581 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 3.364      ;
; 16.581 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.360      ;
; 16.581 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 3.364      ;
; 16.581 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 3.364      ;
; 16.589 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 3.357      ;
; 16.589 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 3.357      ;
; 16.589 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 3.357      ;
; 16.589 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 3.357      ;
; 16.589 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 3.357      ;
; 16.589 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 3.357      ;
; 16.589 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 3.357      ;
; 16.597 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 3.346      ;
; 16.597 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 3.346      ;
; 16.597 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 3.346      ;
; 16.597 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 3.346      ;
; 16.597 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 3.346      ;
; 16.598 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[73]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 3.346      ;
; 16.598 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rsp_fifo|mem[1][55]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 3.346      ;
; 16.598 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rsp_fifo|mem[1][57]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 3.346      ;
; 16.598 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 3.346      ;
; 16.598 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rsp_fifo|mem[1][54]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 3.346      ;
; 16.598 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rsp_fifo|mem[1][87]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 3.346      ;
; 16.598 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 3.346      ;
; 16.598 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rsp_fifo|mem[1][90]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 3.346      ;
; 16.598 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 3.347      ;
; 16.598 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 3.345      ;
; 16.598 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 3.345      ;
; 16.598 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 3.345      ;
; 16.598 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 3.345      ;
; 16.598 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 3.345      ;
; 16.598 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_ALT_PLL:alt_pll|pfdena_reg                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 3.345      ;
; 16.598 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rsp_fifo|mem[1][108]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 3.345      ;
; 16.605 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 3.340      ;
; 16.605 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 3.340      ;
; 16.605 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 3.340      ;
; 16.605 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 3.340      ;
; 16.605 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 3.340      ;
; 16.605 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 3.340      ;
; 16.605 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 3.340      ;
; 16.605 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 3.340      ;
; 16.606 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 3.340      ;
; 16.606 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 3.340      ;
; 16.606 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 3.340      ;
; 16.606 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 3.340      ;
; 16.635 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 3.311      ;
; 16.635 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 3.310      ;
; 16.635 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 3.310      ;
; 16.635 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 3.310      ;
; 16.635 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 3.311      ;
; 16.635 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 3.310      ;
; 16.635 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 3.310      ;
; 16.702 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|CMD_START                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.238      ;
; 16.702 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_WRITE                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.238      ;
; 16.702 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gsensor_int_s1_translator|waitrequest_reset_override                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.238      ;
; 16.702 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.238      ;
; 16.702 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.238      ;
; 16.813 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe12a[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.121      ;
; 16.813 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe9a[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.121      ;
; 16.814 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_rdbuw|dffe7a[3]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 3.121      ;
; 16.814 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_rdbuw|dffe7a[2]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 3.121      ;
; 16.814 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_rdbuw|dffe7a[1]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 3.121      ;
; 16.814 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_rdbuw|dffe7a[0]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 3.121      ;
; 16.814 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_rs_dbwp|dffe7a[3]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 3.121      ;
; 16.814 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_rs_dbwp|dffe7a[2]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 3.121      ;
; 16.814 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_rs_dbwp|dffe7a[1]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 3.121      ;
; 16.814 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_rs_dbwp|dffe7a[0]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 3.121      ;
; 16.814 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe12a[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 3.121      ;
; 16.814 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe12a[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 3.121      ;
; 16.814 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe12a[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 3.121      ;
; 16.814 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe11a[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 3.121      ;
; 16.814 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe10a[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 3.121      ;
; 16.821 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_fefifo_3dc:read_state|b_non_empty                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.118      ;
; 16.821 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|altdpram:fiforam|xraddr[1]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.118      ;
; 16.821 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_fefifo_3dc:read_state|b_one                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.118      ;
; 16.821 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|rdptrrg[2]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.118      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.143 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 2.094      ;
; 48.143 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|tdo                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 2.094      ;
; 48.776 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.257      ; 1.476      ;
; 96.860 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.061      ;
; 96.860 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.061      ;
; 96.860 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.061      ;
; 96.860 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.061      ;
; 96.860 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.061      ;
; 96.897 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.025      ;
; 96.897 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.025      ;
; 96.897 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.025      ;
; 96.897 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.025      ;
; 97.250 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.675      ;
; 97.250 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.675      ;
; 97.250 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.675      ;
; 97.250 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.675      ;
; 97.250 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.675      ;
; 97.275 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.650      ;
; 97.287 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.639      ;
; 97.287 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.639      ;
; 97.287 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.639      ;
; 97.287 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.639      ;
; 97.313 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.610      ;
; 97.313 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.610      ;
; 97.313 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.610      ;
; 97.313 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.610      ;
; 97.600 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.334      ;
; 97.600 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.334      ;
; 97.600 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.334      ;
; 97.791 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.142      ;
; 97.791 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.142      ;
; 97.791 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.142      ;
; 97.794 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.128      ;
; 97.805 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|tck_t_dav                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.121      ;
; 97.824 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[0]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.100      ;
; 97.824 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[9]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.100      ;
; 97.824 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[10]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.100      ;
; 97.824 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[8]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.100      ;
; 97.824 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[7]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.100      ;
; 97.824 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[6]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.100      ;
; 97.824 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[5]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.100      ;
; 97.824 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[4]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.100      ;
; 97.824 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[3]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.100      ;
; 97.824 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[2]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.100      ;
; 97.824 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[1]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.100      ;
; 97.824 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[9]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.100      ;
; 97.824 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[0]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.100      ;
; 97.827 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.108      ;
; 97.827 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.108      ;
; 97.830 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.094      ;
; 97.830 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|state                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.094      ;
; 97.833 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[1]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.095      ;
; 97.833 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[8]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.095      ;
; 97.833 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[4]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.095      ;
; 97.833 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[3]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.095      ;
; 97.833 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[2]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.095      ;
; 97.833 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[1]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.095      ;
; 97.833 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[2]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.095      ;
; 97.833 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[3]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.095      ;
; 97.833 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[4]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.095      ;
; 97.833 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[5]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.095      ;
; 97.833 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[6]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.095      ;
; 97.833 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[7]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.095      ;
; 97.859 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.066      ;
; 97.966 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.974      ;
; 97.966 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.974      ;
; 97.966 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.974      ;
; 97.966 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.974      ;
; 98.020 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.906      ;
; 98.020 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.906      ;
; 98.020 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.906      ;
; 98.020 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.906      ;
; 98.051 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.875      ;
; 98.051 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[7]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.875      ;
; 98.051 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[6]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.875      ;
; 98.051 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[5]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.875      ;
; 98.051 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.875      ;
; 98.051 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write_valid                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.875      ;
; 98.051 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|read_req                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.875      ;
; 98.051 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|read                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.875      ;
; 98.051 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[0]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.875      ;
; 98.194 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.728      ;
; 98.538 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.397      ;
; 98.538 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.397      ;
; 98.644 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.295      ;
; 98.644 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.295      ;
; 98.644 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.295      ;
; 98.644 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.295      ;
; 98.644 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.295      ;
; 98.644 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.295      ;
; 98.644 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.295      ;
; 98.644 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.295      ;
; 98.644 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.295      ;
; 98.644 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.295      ;
; 98.644 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.295      ;
; 98.644 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.295      ;
; 98.834 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.105      ;
; 98.834 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.105      ;
; 98.834 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.105      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                      ; To Node                                                                                                                                                                                                                                 ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 96.753 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.068     ; 3.174      ;
; 96.753 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.068     ; 3.174      ;
; 96.753 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.068     ; 3.174      ;
; 96.754 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.066     ; 3.175      ;
; 96.754 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.066     ; 3.175      ;
; 96.754 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.066     ; 3.175      ;
; 96.754 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.066     ; 3.175      ;
; 96.754 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.066     ; 3.175      ;
; 96.754 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.066     ; 3.175      ;
; 96.756 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 3.175      ;
; 96.756 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 3.175      ;
; 96.756 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|control_register[1]                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.065     ; 3.174      ;
; 96.756 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|control_register[0]                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.065     ; 3.174      ;
; 96.756 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|control_register[2]                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.065     ; 3.174      ;
; 96.756 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|control_register[3]                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.065     ; 3.174      ;
; 96.756 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][108]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 3.175      ;
; 97.077 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|waitrequest_reset_override                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.068     ; 2.850      ;
; 97.077 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.068     ; 2.850      ;
; 97.077 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.068     ; 2.850      ;
; 97.077 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.068     ; 2.850      ;
; 97.077 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][107]                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.068     ; 2.850      ;
; 97.077 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][107]                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.068     ; 2.850      ;
; 97.077 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[0]                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.068     ; 2.850      ;
; 97.077 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[1]                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.068     ; 2.850      ;
; 97.077 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|read_latency_shift_reg[0]                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.068     ; 2.850      ;
; 97.077 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.068     ; 2.850      ;
; 97.077 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.068     ; 2.850      ;
; 97.077 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_KEY:key|readdata[0]                                                                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.068     ; 2.850      ;
; 97.077 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[0]                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.068     ; 2.850      ;
; 97.077 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][108]                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.068     ; 2.850      ;
; 97.077 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][108]                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.068     ; 2.850      ;
; 97.078 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.067     ; 2.850      ;
; 97.078 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.067     ; 2.850      ;
; 97.078 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[1]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.067     ; 2.850      ;
; 97.078 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[0]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.067     ; 2.850      ;
; 97.078 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.067     ; 2.850      ;
; 97.078 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.067     ; 2.850      ;
; 97.078 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[1][0]                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.067     ; 2.850      ;
; 97.078 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[0][0]                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.067     ; 2.850      ;
; 97.078 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.067     ; 2.850      ;
; 97.078 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.067     ; 2.850      ;
; 97.084 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[8]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.065     ; 2.846      ;
; 97.084 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[2]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.065     ; 2.846      ;
; 97.084 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0]                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 2.847      ;
; 97.084 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 2.847      ;
; 97.084 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 2.847      ;
; 97.084 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 2.847      ;
; 97.084 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[4]                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 2.847      ;
; 97.084 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[5]                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 2.847      ;
; 97.084 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[6]                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 2.847      ;
; 97.084 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 2.847      ;
; 97.084 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[7]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 2.847      ;
; 97.084 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 2.847      ;
; 97.084 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[9]                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 2.847      ;
; 97.084 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[10]                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.065     ; 2.846      ;
; 97.084 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[10]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 2.847      ;
; 97.084 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[11]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 2.847      ;
; 97.084 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.067     ; 2.844      ;
; 97.084 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 2.847      ;
; 97.084 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 2.847      ;
; 97.084 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 2.847      ;
; 97.084 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 2.847      ;
; 97.084 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[15]                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 2.847      ;
; 97.084 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[15]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 2.847      ;
; 97.084 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[1]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.065     ; 2.846      ;
; 97.084 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[3]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.065     ; 2.846      ;
; 97.084 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[5]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.065     ; 2.846      ;
; 97.084 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[4]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.065     ; 2.846      ;
; 97.084 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[6]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.065     ; 2.846      ;
; 97.084 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[7]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.065     ; 2.846      ;
; 97.084 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[11]                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.065     ; 2.846      ;
; 97.084 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[9]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.065     ; 2.846      ;
; 97.084 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[10]                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.065     ; 2.846      ;
; 97.084 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[14]                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.065     ; 2.846      ;
; 97.084 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[12]                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.065     ; 2.846      ;
; 97.084 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[13]                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.065     ; 2.846      ;
; 97.084 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[15]                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.065     ; 2.846      ;
; 97.084 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[8]                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 2.847      ;
; 97.085 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 2.846      ;
; 97.085 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 2.846      ;
; 97.085 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 2.846      ;
; 97.085 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|read_latency_shift_reg[0]                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 2.846      ;
; 97.085 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[1]                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 2.848      ;
; 97.085 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[0]                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 2.848      ;
; 97.085 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][107]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 2.846      ;
; 97.085 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][107]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 2.846      ;
; 97.085 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 2.846      ;
; 97.085 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[1]                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 2.846      ;
; 97.085 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[0]                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 2.846      ;
; 97.085 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[0]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 2.846      ;
; 97.085 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 2.848      ;
; 97.085 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 2.848      ;
; 97.085 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.065     ; 2.845      ;
; 97.085 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[8]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.065     ; 2.845      ;
; 97.085 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.066     ; 2.844      ;
; 97.085 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.065     ; 2.845      ;
; 97.085 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[0]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.065     ; 2.845      ;
; 97.085 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[1]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.065     ; 2.845      ;
; 97.085 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[2]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.066     ; 2.844      ;
; 97.085 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[3]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.065     ; 2.845      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.789  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.989      ;
; 0.789  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.989      ;
; 0.789  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.989      ;
; 0.994  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.194      ;
; 0.994  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.194      ;
; 0.994  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.194      ;
; 0.994  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.194      ;
; 0.994  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.194      ;
; 0.994  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.194      ;
; 0.994  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.194      ;
; 0.994  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.194      ;
; 0.994  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.194      ;
; 0.994  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.194      ;
; 0.994  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.194      ;
; 0.994  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.194      ;
; 1.107  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.303      ;
; 1.107  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.303      ;
; 1.435  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.618      ;
; 1.585  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.784      ;
; 1.585  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.784      ;
; 1.585  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.784      ;
; 1.585  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.784      ;
; 1.585  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.772      ;
; 1.585  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[7]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.772      ;
; 1.585  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[6]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.772      ;
; 1.585  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[5]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.772      ;
; 1.585  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.772      ;
; 1.585  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write_valid                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.772      ;
; 1.585  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|read_req                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.772      ;
; 1.585  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|read                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.772      ;
; 1.585  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[0]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.772      ;
; 1.620  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.807      ;
; 1.620  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.807      ;
; 1.620  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.807      ;
; 1.620  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.807      ;
; 1.782  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.978      ;
; 1.782  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.978      ;
; 1.782  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.967      ;
; 1.800  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.983      ;
; 1.814  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[1]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 2.003      ;
; 1.814  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[8]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 2.003      ;
; 1.814  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[4]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 2.003      ;
; 1.814  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[3]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 2.003      ;
; 1.814  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[2]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 2.003      ;
; 1.814  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[1]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 2.003      ;
; 1.814  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[2]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 2.003      ;
; 1.814  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[3]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 2.003      ;
; 1.814  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[4]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 2.003      ;
; 1.814  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[5]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 2.003      ;
; 1.814  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[6]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 2.003      ;
; 1.814  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[7]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 2.003      ;
; 1.816  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 2.010      ;
; 1.816  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 2.010      ;
; 1.816  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 2.010      ;
; 1.821  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 2.005      ;
; 1.821  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|state                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 2.005      ;
; 1.827  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[0]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 2.012      ;
; 1.827  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[9]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 2.012      ;
; 1.827  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[10]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 2.012      ;
; 1.827  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[8]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 2.012      ;
; 1.827  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[7]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 2.012      ;
; 1.827  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[6]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 2.012      ;
; 1.827  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[5]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 2.012      ;
; 1.827  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[4]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 2.012      ;
; 1.827  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[3]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 2.012      ;
; 1.827  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[2]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 2.012      ;
; 1.827  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[1]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 2.012      ;
; 1.827  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[9]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 2.012      ;
; 1.827  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[0]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 2.012      ;
; 1.844  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|tck_t_dav                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 2.030      ;
; 2.026  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 2.221      ;
; 2.026  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 2.221      ;
; 2.026  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 2.221      ;
; 2.273  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 2.459      ;
; 2.273  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 2.459      ;
; 2.273  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 2.459      ;
; 2.273  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 2.459      ;
; 2.277  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 2.462      ;
; 2.299  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 2.482      ;
; 2.299  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 2.482      ;
; 2.299  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 2.482      ;
; 2.299  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 2.482      ;
; 2.307  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 2.492      ;
; 2.307  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 2.492      ;
; 2.307  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 2.492      ;
; 2.307  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 2.492      ;
; 2.307  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 2.492      ;
; 2.651  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 2.833      ;
; 2.651  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 2.833      ;
; 2.651  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 2.833      ;
; 2.651  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 2.833      ;
; 2.685  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 2.866      ;
; 2.685  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 2.866      ;
; 2.685  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 2.866      ;
; 2.685  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 2.866      ;
; 2.685  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 2.866      ;
; 50.834 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.372      ; 1.370      ;
; 51.484 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.357      ; 2.005      ;
; 51.484 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|tdo                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.357      ; 2.005      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                      ; To Node                                                                                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|spi_clk                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.286      ; 2.787      ;
; 2.580 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gsensor_int_s1_translator|wait_latency_counter[1]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.778      ;
; 2.580 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gsensor_int_s1_translator|wait_latency_counter[0]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.778      ;
; 2.580 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_int_s1_agent_rsp_fifo|mem_used[0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 2.777      ;
; 2.580 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_int_s1_agent_rsp_fifo|mem_used[1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 2.777      ;
; 2.580 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.778      ;
; 2.580 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gsensor_int_s1_translator|read_latency_shift_reg[0]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.778      ;
; 2.580 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 2.777      ;
; 2.580 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.778      ;
; 2.580 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.778      ;
; 2.580 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.778      ;
; 2.580 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_int_s1_agent_rdata_fifo|mem_used[1]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 2.777      ;
; 2.580 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_int_s1_agent_rdata_fifo|mem_used[0]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 2.777      ;
; 2.580 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_int_s1_agent_rsp_fifo|mem[1][107]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.778      ;
; 2.580 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.779      ;
; 2.580 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.778      ;
; 2.580 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_int_s1_agent_rsp_fifo|mem[0][107]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 2.777      ;
; 2.580 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.778      ;
; 2.580 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.778      ;
; 2.580 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_Gsensor_int:gsensor_int|irq_mask                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.778      ;
; 2.580 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_Gsensor_int:gsensor_int|d1_data_in                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.778      ;
; 2.580 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_Gsensor_int:gsensor_int|d2_data_in                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.778      ;
; 2.580 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_Gsensor_int:gsensor_int|edge_capture                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.778      ;
; 2.580 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_Gsensor_int:gsensor_int|readdata[0]                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.778      ;
; 2.580 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gsensor_int_s1_translator|av_readdata_pre[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.778      ;
; 2.580 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_int_s1_agent_rdata_fifo|mem[1][0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 2.777      ;
; 2.580 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_int_s1_agent_rdata_fifo|mem[0][0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 2.777      ;
; 2.580 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.776      ;
; 2.580 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.778      ;
; 2.580 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 2.777      ;
; 2.580 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_int_s1_agent_rsp_fifo|mem[1][108]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 2.777      ;
; 2.580 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_int_s1_agent_rsp_fifo|mem[0][108]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 2.777      ;
; 2.580 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.776      ;
; 2.583 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.781      ;
; 2.584 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 2.779      ;
; 2.584 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rsp_fifo|mem[0][108]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 2.779      ;
; 2.584 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 2.779      ;
; 2.584 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[0][0]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 2.779      ;
; 2.584 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[1][0]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.780      ;
; 2.584 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 2.779      ;
; 2.584 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[0][1]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 2.779      ;
; 2.584 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[1][1]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 2.779      ;
; 2.584 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 2.779      ;
; 2.584 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[0][3]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 2.779      ;
; 2.584 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[1][3]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.780      ;
; 2.584 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 2.779      ;
; 2.584 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[0][4]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 2.779      ;
; 2.584 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[1][4]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.780      ;
; 2.584 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 2.779      ;
; 2.584 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[0][5]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 2.779      ;
; 2.584 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[1][5]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.780      ;
; 2.584 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 2.779      ;
; 2.584 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[0][7]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 2.779      ;
; 2.584 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[1][7]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.780      ;
; 2.584 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 2.779      ;
; 2.584 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[0][2]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 2.779      ;
; 2.584 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[1][2]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.780      ;
; 2.584 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 2.779      ;
; 2.584 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[0][6]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 2.779      ;
; 2.584 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[1][6]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.780      ;
; 2.584 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rsp_fifo|mem_used[1]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.782      ;
; 2.584 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem_used[0]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 2.779      ;
; 2.584 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem_used[1]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 2.779      ;
; 2.584 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rsp_fifo|mem[0][107]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 2.779      ;
; 2.584 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 2.776      ;
; 2.584 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rsp_fifo|mem[1][107]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.782      ;
; 2.584 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.782      ;
; 2.584 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gsensor_spi_slave_translator|read_latency_shift_reg[0]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.782      ;
; 2.584 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.782      ;
; 2.584 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 2.779      ;
; 2.584 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.782      ;
; 2.592 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|clk_cnt[4]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 2.787      ;
; 2.592 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|clk_cnt[5]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 2.787      ;
; 2.592 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|clk_cnt[6]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 2.787      ;
; 2.592 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|clk_cnt[7]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 2.787      ;
; 2.592 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|clk_cnt[3]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 2.787      ;
; 2.592 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|clk_cnt[2]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 2.787      ;
; 2.592 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|clk_cnt[1]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 2.787      ;
; 2.592 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|clk_cnt[0]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 2.787      ;
; 2.593 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.792      ;
; 2.593 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rsp_fifo|mem[1][108]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 2.794      ;
; 2.593 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rdata_fifo|mem[0][0]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.792      ;
; 2.593 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.792      ;
; 2.593 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rdata_fifo|mem[1][0]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.792      ;
; 2.593 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_LCD_RSTN:lt24_buffer_flag|data_out                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 2.794      ;
; 2.593 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_buffer_flag_s1_translator|av_readdata_pre[0]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 2.794      ;
; 2.593 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.792      ;
; 2.593 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rdata_fifo|mem_used[0]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.792      ;
; 2.593 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rdata_fifo|mem_used[1]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.792      ;
; 2.593 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_buffer_flag_s1_translator|wait_latency_counter[1]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 2.794      ;
; 2.593 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_buffer_flag_s1_translator|wait_latency_counter[0]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 2.794      ;
; 2.593 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.792      ;
; 2.593 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt_avalon_avalon_slave_agent_rdata_fifo|mem[1][6]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 2.790      ;
; 2.593 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 2.790      ;
; 2.593 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 2.794      ;
; 2.593 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 2.794      ;
; 2.593 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 2.794      ;
; 2.593 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 2.794      ;
; 2.593 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 2.794      ;
; 2.593 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 2.794      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                      ; To Node                                                                                                                                                                                                                                 ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 2.478 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.075      ; 2.697      ;
; 2.478 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.075      ; 2.697      ;
; 2.478 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.075      ; 2.697      ;
; 2.478 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.075      ; 2.697      ;
; 2.478 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.075      ; 2.697      ;
; 2.478 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|force_reload                                                                                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.075      ; 2.697      ;
; 2.478 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[0]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.075      ; 2.697      ;
; 2.478 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[24]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.075      ; 2.697      ;
; 2.478 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[22]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.075      ; 2.697      ;
; 2.478 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[6]                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.075      ; 2.697      ;
; 2.478 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|delayed_unxcounter_is_zeroxx0                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.075      ; 2.697      ;
; 2.478 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|timeout_occurred                                                                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.075      ; 2.697      ;
; 2.478 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[10]                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.076      ; 2.698      ;
; 2.478 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][10]                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.076      ; 2.698      ;
; 2.478 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.076      ; 2.698      ;
; 2.478 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[2]                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.075      ; 2.697      ;
; 2.478 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[2]                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.075      ; 2.697      ;
; 2.478 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][5]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.076      ; 2.698      ;
; 2.478 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.076      ; 2.698      ;
; 2.478 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[20]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.075      ; 2.697      ;
; 2.478 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[4]                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.075      ; 2.697      ;
; 2.478 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[3]                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.075      ; 2.697      ;
; 2.478 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[3]                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.075      ; 2.697      ;
; 2.478 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][3]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.075      ; 2.697      ;
; 2.478 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[0]                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.075      ; 2.697      ;
; 2.478 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[0]                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.075      ; 2.697      ;
; 2.478 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][0]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.075      ; 2.697      ;
; 2.478 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][9]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.076      ; 2.698      ;
; 2.478 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.076      ; 2.698      ;
; 2.479 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.074      ; 2.697      ;
; 2.479 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.074      ; 2.697      ;
; 2.479 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.074      ; 2.697      ;
; 2.479 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|read_latency_shift_reg[0]                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.074      ; 2.697      ;
; 2.479 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[1]                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.076      ; 2.699      ;
; 2.479 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[0]                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.076      ; 2.699      ;
; 2.479 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][107]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.074      ; 2.697      ;
; 2.479 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][107]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.074      ; 2.697      ;
; 2.479 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.074      ; 2.697      ;
; 2.479 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[1]                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.074      ; 2.697      ;
; 2.479 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[0]                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.074      ; 2.697      ;
; 2.479 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[0]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.074      ; 2.697      ;
; 2.479 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.076      ; 2.699      ;
; 2.479 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.076      ; 2.699      ;
; 2.479 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 2.696      ;
; 2.479 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0]                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.075      ; 2.698      ;
; 2.479 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.075      ; 2.698      ;
; 2.479 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.075      ; 2.698      ;
; 2.479 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.075      ; 2.698      ;
; 2.479 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[4]                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.075      ; 2.698      ;
; 2.479 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[5]                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.075      ; 2.698      ;
; 2.479 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[6]                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.075      ; 2.698      ;
; 2.479 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.075      ; 2.698      ;
; 2.479 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[7]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.075      ; 2.698      ;
; 2.479 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.075      ; 2.698      ;
; 2.479 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[9]                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.075      ; 2.698      ;
; 2.479 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[10]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.075      ; 2.698      ;
; 2.479 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[11]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.075      ; 2.698      ;
; 2.479 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.075      ; 2.698      ;
; 2.479 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.075      ; 2.698      ;
; 2.479 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.075      ; 2.698      ;
; 2.479 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.075      ; 2.698      ;
; 2.479 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[15]                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.075      ; 2.698      ;
; 2.479 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[15]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.075      ; 2.698      ;
; 2.479 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[16]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.074      ; 2.697      ;
; 2.479 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.074      ; 2.697      ;
; 2.479 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.074      ; 2.697      ;
; 2.479 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[19]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.074      ; 2.697      ;
; 2.479 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[20]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.074      ; 2.697      ;
; 2.479 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[21]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.074      ; 2.697      ;
; 2.479 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[22]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.074      ; 2.697      ;
; 2.479 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[23]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.074      ; 2.697      ;
; 2.479 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[24]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.074      ; 2.697      ;
; 2.479 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[25]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.074      ; 2.697      ;
; 2.479 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[26]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.074      ; 2.697      ;
; 2.479 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[27]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.074      ; 2.697      ;
; 2.479 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[28]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.074      ; 2.697      ;
; 2.479 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[29]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.074      ; 2.697      ;
; 2.479 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[30]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.074      ; 2.697      ;
; 2.479 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[31]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.074      ; 2.697      ;
; 2.479 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_is_running                                                                                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.074      ; 2.697      ;
; 2.479 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[8]                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.075      ; 2.698      ;
; 2.479 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[8]                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.075      ; 2.698      ;
; 2.479 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[8]                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.076      ; 2.699      ;
; 2.479 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[8]                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.076      ; 2.699      ;
; 2.479 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][8]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.076      ; 2.699      ;
; 2.479 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][8]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.076      ; 2.699      ;
; 2.479 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.075      ; 2.698      ;
; 2.479 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[30]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 2.696      ;
; 2.479 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[14]                                                                                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.075      ; 2.698      ;
; 2.479 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[14]                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.075      ; 2.698      ;
; 2.479 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][14]                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.075      ; 2.698      ;
; 2.479 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][14]                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.075      ; 2.698      ;
; 2.479 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.075      ; 2.698      ;
; 2.479 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[6]                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.075      ; 2.698      ;
; 2.479 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[6]                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.075      ; 2.698      ;
; 2.479 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][6]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.075      ; 2.698      ;
; 2.479 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][6]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.075      ; 2.698      ;
; 2.479 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.075      ; 2.698      ;
; 2.479 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[27]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 2.696      ;
; 2.479 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[11]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.075      ; 2.698      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                              ; To Node                                                                                                                                                                                                                                                               ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 3.148 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 3.366      ;
; 3.148 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[18]                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 3.366      ;
; 3.148 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 3.366      ;
; 3.148 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 3.366      ;
; 3.148 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[22]                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 3.366      ;
; 3.148 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 3.366      ;
; 3.148 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 3.366      ;
; 3.148 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 3.366      ;
; 3.148 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 3.366      ;
; 3.149 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[0][108]                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 3.366      ;
; 3.149 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[15]                                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 3.366      ;
; 3.149 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[10]                                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 3.366      ;
; 3.149 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 3.362      ;
; 3.149 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 3.366      ;
; 3.149 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|av_waitrequest                                                                                                                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 3.366      ;
; 3.149 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 3.366      ;
; 3.149 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 3.366      ;
; 3.149 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 3.366      ;
; 3.149 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_ctrl_avalon_slave_0_translator|av_readdata_pre[0]                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 3.365      ;
; 3.149 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|read_0                                                                                                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 3.366      ;
; 3.149 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|rst2                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 3.361      ;
; 3.149 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write1                                                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 3.361      ;
; 3.149 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 3.363      ;
; 3.149 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 3.363      ;
; 3.149 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 3.363      ;
; 3.149 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 3.363      ;
; 3.149 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 3.363      ;
; 3.149 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|t_dav                                                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 3.361      ;
; 3.149 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write2                                                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 3.361      ;
; 3.149 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|t_ena                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 3.361      ;
; 3.149 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 3.363      ;
; 3.149 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 3.363      ;
; 3.149 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 3.363      ;
; 3.149 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 3.365      ;
; 3.149 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 3.365      ;
; 3.149 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 3.365      ;
; 3.149 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 3.365      ;
; 3.149 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 3.365      ;
; 3.149 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 3.365      ;
; 3.149 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 3.365      ;
; 3.149 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|fifo_wr                                                                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 3.366      ;
; 3.149 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 3.365      ;
; 3.149 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 3.365      ;
; 3.149 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 3.365      ;
; 3.149 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 3.365      ;
; 3.149 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_ctrl_avalon_slave_0_translator|wait_latency_counter[0]                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 3.365      ;
; 3.149 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_ctrl_avalon_slave_0_translator|wait_latency_counter[1]                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 3.365      ;
; 3.149 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_ctrl_avalon_slave_0_translator|read_latency_shift_reg[0]                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 3.365      ;
; 3.149 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 3.364      ;
; 3.149 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 3.364      ;
; 3.149 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 3.364      ;
; 3.149 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 3.366      ;
; 3.149 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 3.365      ;
; 3.149 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 3.365      ;
; 3.149 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 3.364      ;
; 3.149 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 3.367      ;
; 3.149 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 3.367      ;
; 3.149 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate1                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 3.361      ;
; 3.149 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate2                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 3.361      ;
; 3.149 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|t_pause                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 3.361      ;
; 3.149 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|data_to_cpu[8]                                                                                                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 3.366      ;
; 3.149 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_touch_spi_spi_control_port_translator|av_readdata_pre[8]                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 3.366      ;
; 3.149 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 3.366      ;
; 3.149 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 3.365      ;
; 3.149 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 3.366      ;
; 3.149 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 3.366      ;
; 3.149 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|woverflow                                                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 3.366      ;
; 3.149 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 3.365      ;
; 3.149 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 3.367      ;
; 3.149 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 3.365      ;
; 3.149 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 3.366      ;
; 3.149 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 3.366      ;
; 3.149 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_touch_spi_spi_control_port_translator|av_readdata_pre[6]                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 3.366      ;
; 3.149 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0]                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 3.363      ;
; 3.149 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1]                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 3.363      ;
; 3.149 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2]                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 3.363      ;
; 3.149 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3]                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 3.363      ;
; 3.149 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4]                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 3.363      ;
; 3.149 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 3.363      ;
; 3.149 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 3.363      ;
; 3.149 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 3.363      ;
; 3.149 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 3.363      ;
; 3.149 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 3.363      ;
; 3.149 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 3.363      ;
; 3.149 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 3.363      ;
; 3.149 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6]                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 3.366      ;
; 3.149 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 3.365      ;
; 3.149 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[17]                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 3.361      ;
; 3.149 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 3.366      ;
; 3.149 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 3.366      ;
; 3.149 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[10]                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 3.366      ;
; 3.149 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[10]                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 3.366      ;
; 3.149 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 3.366      ;
; 3.149 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 3.366      ;
; 3.149 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 3.366      ;
; 3.149 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2]                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 3.366      ;
; 3.149 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 3.365      ;
; 3.149 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 3.365      ;
; 3.149 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_touch_spi_spi_control_port_translator|av_readdata_pre[2]                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 3.365      ;
; 3.149 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 3.365      ;
+-------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                     ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                                                                 ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a0~porta_address_reg0  ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a0~porta_we_reg        ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a10~porta_address_reg0 ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a10~porta_we_reg       ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a4~porta_address_reg0  ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a4~porta_we_reg        ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a6~porta_address_reg0  ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a6~porta_we_reg        ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a9~porta_address_reg0  ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a9~porta_we_reg        ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a13~porta_address_reg0 ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a13~porta_we_reg       ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a0~porta_bytena_reg0   ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a10~porta_bytena_reg0  ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a10~porta_datain_reg0  ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a4~porta_bytena_reg0   ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a6~porta_bytena_reg0   ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a6~porta_datain_reg0   ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a9~porta_bytena_reg0   ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a9~porta_datain_reg0   ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a12~porta_address_reg0 ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a12~porta_we_reg       ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a13~porta_bytena_reg0  ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a13~porta_datain_reg0  ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a14~porta_address_reg0 ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a14~porta_we_reg       ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_l022:auto_generated|ram_block1a2~porta_address_reg0                ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_l022:auto_generated|ram_block1a2~porta_we_reg                      ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_l022:auto_generated|ram_block1a4~porta_address_reg0                ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_l022:auto_generated|ram_block1a4~porta_we_reg                      ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_l022:auto_generated|ram_block1a8~porta_address_reg0                ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_l022:auto_generated|ram_block1a8~porta_we_reg                      ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a11~porta_address_reg0 ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a11~porta_we_reg       ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a15~porta_address_reg0 ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a15~porta_we_reg       ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a1~porta_address_reg0  ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a1~porta_we_reg        ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a2~porta_address_reg0  ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a2~porta_we_reg        ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a7~porta_address_reg0  ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a7~porta_we_reg        ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_l022:auto_generated|ram_block1a10~porta_address_reg0               ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_l022:auto_generated|ram_block1a10~porta_we_reg                     ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_l022:auto_generated|ram_block1a12~porta_address_reg0               ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_l022:auto_generated|ram_block1a12~porta_we_reg                     ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_l022:auto_generated|ram_block1a14~porta_address_reg0               ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_l022:auto_generated|ram_block1a14~porta_we_reg                     ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_l022:auto_generated|ram_block1a6~porta_address_reg0                ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_l022:auto_generated|ram_block1a6~porta_we_reg                      ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a12~porta_bytena_reg0  ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a14~porta_bytena_reg0  ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a14~porta_datain_reg0  ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a3~porta_address_reg0  ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a3~porta_we_reg        ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a5~porta_address_reg0  ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a5~porta_we_reg        ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a8~porta_address_reg0  ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a8~porta_we_reg        ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_l022:auto_generated|ram_block1a0~porta_address_reg0                ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_l022:auto_generated|ram_block1a0~porta_we_reg                      ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_l022:auto_generated|ram_block1a2~porta_bytena_reg0                 ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_l022:auto_generated|ram_block1a2~porta_datain_reg0                 ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_l022:auto_generated|ram_block1a4~porta_bytena_reg0                 ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_l022:auto_generated|ram_block1a4~porta_datain_reg0                 ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_l022:auto_generated|ram_block1a8~porta_bytena_reg0                 ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_l022:auto_generated|ram_block1a8~porta_datain_reg0                 ;
; 9.492 ; 9.722        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a11~porta_bytena_reg0  ;
; 9.492 ; 9.722        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a11~porta_datain_reg0  ;
; 9.492 ; 9.722        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a15~porta_bytena_reg0  ;
; 9.492 ; 9.722        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a15~porta_datain_reg0  ;
; 9.492 ; 9.722        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a1~porta_bytena_reg0   ;
; 9.492 ; 9.722        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a1~porta_datain_reg0   ;
; 9.492 ; 9.722        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a2~porta_bytena_reg0   ;
; 9.492 ; 9.722        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a2~porta_datain_reg0   ;
; 9.492 ; 9.722        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a7~porta_bytena_reg0   ;
; 9.492 ; 9.722        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a7~porta_datain_reg0   ;
; 9.492 ; 9.722        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_l022:auto_generated|ram_block1a10~porta_bytena_reg0                ;
; 9.492 ; 9.722        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_l022:auto_generated|ram_block1a10~porta_datain_reg0                ;
; 9.492 ; 9.722        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_l022:auto_generated|ram_block1a12~porta_bytena_reg0                ;
; 9.492 ; 9.722        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_l022:auto_generated|ram_block1a12~porta_datain_reg0                ;
; 9.492 ; 9.722        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_l022:auto_generated|ram_block1a14~porta_bytena_reg0                ;
; 9.492 ; 9.722        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_l022:auto_generated|ram_block1a14~porta_datain_reg0                ;
; 9.492 ; 9.722        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_l022:auto_generated|ram_block1a6~porta_bytena_reg0                 ;
; 9.492 ; 9.722        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_l022:auto_generated|ram_block1a6~porta_datain_reg0                 ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a3~porta_bytena_reg0   ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a3~porta_datain_reg0   ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a5~porta_bytena_reg0   ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a5~porta_datain_reg0   ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a8~porta_bytena_reg0   ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a8~porta_datain_reg0   ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_l022:auto_generated|ram_block1a0~porta_bytena_reg0                 ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_l022:auto_generated|ram_block1a0~porta_datain_reg0                 ;
; 9.495 ; 9.725        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a0~portb_address_reg0  ;
; 9.495 ; 9.725        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a10~portb_address_reg0 ;
; 9.495 ; 9.725        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a4~portb_address_reg0  ;
; 9.495 ; 9.725        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a6~portb_address_reg0  ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+--------------+----------------+-----------------+--------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                      ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------+----------------+-----------------+--------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.687 ; 9.958        ; 0.271          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[16]                                                                                                                                                                                                                                                                               ;
; 9.687 ; 9.958        ; 0.271          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[17]                                                                                                                                                                                                                                                                               ;
; 9.687 ; 9.958        ; 0.271          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[18]                                                                                                                                                                                                                                                                               ;
; 9.687 ; 9.958        ; 0.271          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[19]                                                                                                                                                                                                                                                                               ;
; 9.687 ; 9.958        ; 0.271          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[20]                                                                                                                                                                                                                                                                               ;
; 9.687 ; 9.958        ; 0.271          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[21]                                                                                                                                                                                                                                                                               ;
; 9.687 ; 9.958        ; 0.271          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[22]                                                                                                                                                                                                                                                                               ;
; 9.687 ; 9.958        ; 0.271          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[23]                                                                                                                                                                                                                                                                               ;
; 9.687 ; 9.958        ; 0.271          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[24]                                                                                                                                                                                                                                                                               ;
; 9.687 ; 9.958        ; 0.271          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[25]                                                                                                                                                                                                                                                                               ;
; 9.687 ; 9.958        ; 0.271          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[26]                                                                                                                                                                                                                                                                               ;
; 9.687 ; 9.958        ; 0.271          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[27]                                                                                                                                                                                                                                                                               ;
; 9.687 ; 9.958        ; 0.271          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[28]                                                                                                                                                                                                                                                                               ;
; 9.687 ; 9.958        ; 0.271          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[29]                                                                                                                                                                                                                                                                               ;
; 9.687 ; 9.958        ; 0.271          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[30]                                                                                                                                                                                                                                                                               ;
; 9.687 ; 9.958        ; 0.271          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[31]                                                                                                                                                                                                                                                                               ;
; 9.687 ; 9.958        ; 0.271          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[0]~_Duplicate_1                                                                                                                                                                                                                                                                   ;
; 9.687 ; 9.958        ; 0.271          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[10]~_Duplicate_1                                                                                                                                                                                                                                                                  ;
; 9.687 ; 9.958        ; 0.271          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[11]~_Duplicate_1                                                                                                                                                                                                                                                                  ;
; 9.687 ; 9.958        ; 0.271          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[12]~_Duplicate_1                                                                                                                                                                                                                                                                  ;
; 9.687 ; 9.958        ; 0.271          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[13]~_Duplicate_1                                                                                                                                                                                                                                                                  ;
; 9.687 ; 9.958        ; 0.271          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[14]~_Duplicate_1                                                                                                                                                                                                                                                                  ;
; 9.687 ; 9.958        ; 0.271          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[15]~_Duplicate_1                                                                                                                                                                                                                                                                  ;
; 9.687 ; 9.958        ; 0.271          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[1]~_Duplicate_1                                                                                                                                                                                                                                                                   ;
; 9.687 ; 9.958        ; 0.271          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[2]~_Duplicate_1                                                                                                                                                                                                                                                                   ;
; 9.687 ; 9.958        ; 0.271          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[3]~_Duplicate_1                                                                                                                                                                                                                                                                   ;
; 9.687 ; 9.958        ; 0.271          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[4]~_Duplicate_1                                                                                                                                                                                                                                                                   ;
; 9.687 ; 9.958        ; 0.271          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[5]~_Duplicate_1                                                                                                                                                                                                                                                                   ;
; 9.687 ; 9.958        ; 0.271          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[6]~_Duplicate_1                                                                                                                                                                                                                                                                   ;
; 9.687 ; 9.958        ; 0.271          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[7]~_Duplicate_1                                                                                                                                                                                                                                                                   ;
; 9.687 ; 9.958        ; 0.271          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[8]~_Duplicate_1                                                                                                                                                                                                                                                                   ;
; 9.687 ; 9.958        ; 0.271          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[9]~_Duplicate_1                                                                                                                                                                                                                                                                   ;
; 9.687 ; 9.958        ; 0.271          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ;
; 9.687 ; 9.958        ; 0.271          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ;
; 9.687 ; 9.958        ; 0.271          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ;
; 9.687 ; 9.958        ; 0.271          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ;
; 9.687 ; 9.958        ; 0.271          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ;
; 9.687 ; 9.958        ; 0.271          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ;
; 9.687 ; 9.958        ; 0.271          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ;
; 9.687 ; 9.958        ; 0.271          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ;
; 9.687 ; 9.958        ; 0.271          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ;
; 9.687 ; 9.958        ; 0.271          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ;
; 9.687 ; 9.958        ; 0.271          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ;
; 9.687 ; 9.958        ; 0.271          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ;
; 9.687 ; 9.958        ; 0.271          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ;
; 9.687 ; 9.958        ; 0.271          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ;
; 9.687 ; 9.958        ; 0.271          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ;
; 9.687 ; 9.958        ; 0.271          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ;
; 9.688 ; 9.959        ; 0.271          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[0]                                                                                                                                                                                                                                                                                ;
; 9.688 ; 9.959        ; 0.271          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[10]                                                                                                                                                                                                                                                                               ;
; 9.688 ; 9.959        ; 0.271          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[11]                                                                                                                                                                                                                                                                               ;
; 9.688 ; 9.959        ; 0.271          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[12]                                                                                                                                                                                                                                                                               ;
; 9.688 ; 9.959        ; 0.271          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[13]                                                                                                                                                                                                                                                                               ;
; 9.688 ; 9.959        ; 0.271          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[14]                                                                                                                                                                                                                                                                               ;
; 9.688 ; 9.959        ; 0.271          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[15]                                                                                                                                                                                                                                                                               ;
; 9.688 ; 9.959        ; 0.271          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[1]                                                                                                                                                                                                                                                                                ;
; 9.688 ; 9.959        ; 0.271          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[2]                                                                                                                                                                                                                                                                                ;
; 9.688 ; 9.959        ; 0.271          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[3]                                                                                                                                                                                                                                                                                ;
; 9.688 ; 9.959        ; 0.271          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[4]                                                                                                                                                                                                                                                                                ;
; 9.688 ; 9.959        ; 0.271          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[5]                                                                                                                                                                                                                                                                                ;
; 9.688 ; 9.959        ; 0.271          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[6]                                                                                                                                                                                                                                                                                ;
; 9.688 ; 9.959        ; 0.271          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[7]                                                                                                                                                                                                                                                                                ;
; 9.688 ; 9.959        ; 0.271          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[8]                                                                                                                                                                                                                                                                                ;
; 9.688 ; 9.959        ; 0.271          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[9]                                                                                                                                                                                                                                                                                ;
; 9.688 ; 9.959        ; 0.271          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[0]                                                                                                                                                                                                                                                                                ;
; 9.688 ; 9.959        ; 0.271          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[10]                                                                                                                                                                                                                                                                               ;
; 9.688 ; 9.959        ; 0.271          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[11]                                                                                                                                                                                                                                                                               ;
; 9.688 ; 9.959        ; 0.271          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[12]                                                                                                                                                                                                                                                                               ;
; 9.688 ; 9.959        ; 0.271          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[13]                                                                                                                                                                                                                                                                               ;
; 9.688 ; 9.959        ; 0.271          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[14]                                                                                                                                                                                                                                                                               ;
; 9.688 ; 9.959        ; 0.271          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[15]                                                                                                                                                                                                                                                                               ;
; 9.688 ; 9.959        ; 0.271          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[1]                                                                                                                                                                                                                                                                                ;
; 9.688 ; 9.959        ; 0.271          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[2]                                                                                                                                                                                                                                                                                ;
; 9.688 ; 9.959        ; 0.271          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[3]                                                                                                                                                                                                                                                                                ;
; 9.688 ; 9.959        ; 0.271          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[4]                                                                                                                                                                                                                                                                                ;
; 9.688 ; 9.959        ; 0.271          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[5]                                                                                                                                                                                                                                                                                ;
; 9.688 ; 9.959        ; 0.271          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[6]                                                                                                                                                                                                                                                                                ;
; 9.688 ; 9.959        ; 0.271          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[7]                                                                                                                                                                                                                                                                                ;
; 9.688 ; 9.959        ; 0.271          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[8]                                                                                                                                                                                                                                                                                ;
; 9.688 ; 9.959        ; 0.271          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[9]                                                                                                                                                                                                                                                                                ;
; 9.688 ; 9.959        ; 0.271          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ;
; 9.688 ; 9.959        ; 0.271          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ;
; 9.688 ; 9.959        ; 0.271          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ;
; 9.688 ; 9.959        ; 0.271          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ;
; 9.688 ; 9.959        ; 0.271          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ;
; 9.688 ; 9.959        ; 0.271          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ;
; 9.688 ; 9.959        ; 0.271          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ;
; 9.688 ; 9.959        ; 0.271          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ;
; 9.688 ; 9.959        ; 0.271          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ;
; 9.688 ; 9.959        ; 0.271          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ;
; 9.688 ; 9.959        ; 0.271          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ;
; 9.688 ; 9.959        ; 0.271          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ;
; 9.688 ; 9.959        ; 0.271          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ;
; 9.688 ; 9.959        ; 0.271          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ;
; 9.688 ; 9.959        ; 0.271          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ;
; 9.688 ; 9.959        ; 0.271          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ;
; 9.688 ; 9.959        ; 0.271          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ;
; 9.688 ; 9.959        ; 0.271          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ;
; 9.688 ; 9.959        ; 0.271          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ;
; 9.688 ; 9.959        ; 0.271          ; Low Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ;
+-------+--------------+----------------+-----------------+--------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.481 ; 49.697       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                          ;
; 49.481 ; 49.697       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|tdo                                                                                                                                                                                                                              ;
; 49.482 ; 49.698       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                   ;
; 49.521 ; 49.705       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[0]                                                        ;
; 49.521 ; 49.705       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[15]                                                       ;
; 49.521 ; 49.705       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[35]                                                       ;
; 49.521 ; 49.705       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]                                                                                            ;
; 49.521 ; 49.705       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]                                                                                            ;
; 49.521 ; 49.705       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]                                                                                            ;
; 49.521 ; 49.705       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]                                                                                            ;
; 49.521 ; 49.705       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                            ;
; 49.522 ; 49.706       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|DRsize.000                                                   ;
; 49.522 ; 49.706       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|DRsize.010                                                   ;
; 49.522 ; 49.706       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|DRsize.100                                                   ;
; 49.522 ; 49.706       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.522 ; 49.706       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.522 ; 49.706       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;
; 49.522 ; 49.706       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;
; 49.522 ; 49.706       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|ir_out[0]                                                    ;
; 49.522 ; 49.706       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|ir_out[1]                                                    ;
; 49.522 ; 49.706       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[10]                                                       ;
; 49.522 ; 49.706       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[11]                                                       ;
; 49.522 ; 49.706       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[12]                                                       ;
; 49.522 ; 49.706       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[13]                                                       ;
; 49.522 ; 49.706       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[14]                                                       ;
; 49.522 ; 49.706       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[16]                                                       ;
; 49.522 ; 49.706       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[17]                                                       ;
; 49.522 ; 49.706       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[18]                                                       ;
; 49.522 ; 49.706       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[19]                                                       ;
; 49.522 ; 49.706       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[1]                                                        ;
; 49.522 ; 49.706       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[20]                                                       ;
; 49.522 ; 49.706       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[21]                                                       ;
; 49.522 ; 49.706       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[22]                                                       ;
; 49.522 ; 49.706       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[23]                                                       ;
; 49.522 ; 49.706       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[24]                                                       ;
; 49.522 ; 49.706       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[25]                                                       ;
; 49.522 ; 49.706       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[26]                                                       ;
; 49.522 ; 49.706       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[27]                                                       ;
; 49.522 ; 49.706       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[28]                                                       ;
; 49.522 ; 49.706       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[29]                                                       ;
; 49.522 ; 49.706       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[2]                                                        ;
; 49.522 ; 49.706       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[30]                                                       ;
; 49.522 ; 49.706       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[36]                                                       ;
; 49.522 ; 49.706       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[37]                                                       ;
; 49.522 ; 49.706       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[3]                                                        ;
; 49.522 ; 49.706       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[4]                                                        ;
; 49.522 ; 49.706       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[5]                                                        ;
; 49.522 ; 49.706       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[6]                                                        ;
; 49.522 ; 49.706       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[8]                                                        ;
; 49.522 ; 49.706       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[9]                                                        ;
; 49.522 ; 49.706       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                         ;
; 49.522 ; 49.706       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                         ;
; 49.522 ; 49.706       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                         ;
; 49.522 ; 49.706       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                         ;
; 49.522 ; 49.706       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                         ;
; 49.522 ; 49.706       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                         ;
; 49.522 ; 49.706       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                         ;
; 49.522 ; 49.706       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                         ;
; 49.522 ; 49.706       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                         ;
; 49.522 ; 49.706       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                         ;
; 49.522 ; 49.706       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|state                                                                                                                                                                                                                            ;
; 49.522 ; 49.706       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                        ;
; 49.522 ; 49.706       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                      ;
; 49.522 ; 49.706       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                     ;
; 49.522 ; 49.706       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                      ;
; 49.522 ; 49.706       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                  ;
; 49.522 ; 49.706       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                                        ;
; 49.522 ; 49.706       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                                                                                        ;
; 49.522 ; 49.706       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                                                                                                                        ;
; 49.522 ; 49.706       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                                                                                                                                        ;
; 49.522 ; 49.706       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                                                                                                                        ;
; 49.522 ; 49.706       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                    ;
; 49.522 ; 49.706       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                    ;
; 49.522 ; 49.706       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                    ;
; 49.522 ; 49.706       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                    ;
; 49.522 ; 49.706       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                    ;
; 49.522 ; 49.706       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                    ;
; 49.522 ; 49.706       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                    ;
; 49.522 ; 49.706       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                    ;
; 49.522 ; 49.706       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                  ;
; 49.522 ; 49.706       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                  ;
; 49.522 ; 49.706       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                  ;
; 49.522 ; 49.706       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                        ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[31]                                                       ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[32]                                                       ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[33]                                                       ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[34]                                                       ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                                                        ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                                                                        ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                                        ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                                                                                                                        ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                               ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                  ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                  ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                  ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                  ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                       ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                       ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                         ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                         ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                      ; Clock Edge ; Target                                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.743 ; 49.959       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[0]                                                                                                                                                          ;
; 49.743 ; 49.959       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[16]                                                                                                                                                         ;
; 49.743 ; 49.959       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[17]                                                                                                                                                         ;
; 49.743 ; 49.959       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[18]                                                                                                                                                         ;
; 49.743 ; 49.959       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[19]                                                                                                                                                         ;
; 49.743 ; 49.959       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[1]                                                                                                                                                          ;
; 49.743 ; 49.959       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[27]                                                                                                                                                         ;
; 49.743 ; 49.959       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[28]                                                                                                                                                         ;
; 49.743 ; 49.959       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[29]                                                                                                                                                         ;
; 49.743 ; 49.959       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[2]                                                                                                                                                          ;
; 49.743 ; 49.959       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[30]                                                                                                                                                         ;
; 49.743 ; 49.959       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[31]                                                                                                                                                         ;
; 49.743 ; 49.959       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[3]                                                                                                                                                          ;
; 49.743 ; 49.959       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[16]                                                                                                                                                         ;
; 49.743 ; 49.959       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17]                                                                                                                                                         ;
; 49.743 ; 49.959       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18]                                                                                                                                                         ;
; 49.743 ; 49.959       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[19]                                                                                                                                                         ;
; 49.743 ; 49.959       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[20]                                                                                                                                                         ;
; 49.743 ; 49.959       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[21]                                                                                                                                                         ;
; 49.743 ; 49.959       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[22]                                                                                                                                                         ;
; 49.743 ; 49.959       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[23]                                                                                                                                                         ;
; 49.743 ; 49.959       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[24]                                                                                                                                                         ;
; 49.743 ; 49.959       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[25]                                                                                                                                                         ;
; 49.743 ; 49.959       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[26]                                                                                                                                                         ;
; 49.743 ; 49.959       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[27]                                                                                                                                                         ;
; 49.743 ; 49.959       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[28]                                                                                                                                                         ;
; 49.743 ; 49.959       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[29]                                                                                                                                                         ;
; 49.743 ; 49.959       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[30]                                                                                                                                                         ;
; 49.743 ; 49.959       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[31]                                                                                                                                                         ;
; 49.743 ; 49.959       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[11]                                                                                                                                                                 ;
; 49.743 ; 49.959       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[1]                                                                                                                                                                  ;
; 49.743 ; 49.959       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][11]                                                                                           ;
; 49.743 ; 49.959       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][1]                                                                                            ;
; 49.743 ; 49.959       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[11]                                                                               ;
; 49.743 ; 49.959       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[1]                                                                                ;
; 49.744 ; 49.960       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_KEY:key|readdata[0]                                                                                                                                                                      ;
; 49.744 ; 49.960       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[15]                                                                                                                                                        ;
; 49.744 ; 49.960       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[2]                                                                                                                                                         ;
; 49.744 ; 49.960       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[7]                                                                                                                                                         ;
; 49.744 ; 49.960       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[12]                                                                                                                                                                 ;
; 49.744 ; 49.960       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[13]                                                                                                                                                                 ;
; 49.744 ; 49.960       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[15]                                                                                                                                                                 ;
; 49.744 ; 49.960       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[8]                                                                                                                                                                  ;
; 49.744 ; 49.960       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[0][0]                                                                                              ;
; 49.744 ; 49.960       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[1][0]                                                                                              ;
; 49.744 ; 49.960       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[0]                                                                                            ;
; 49.744 ; 49.960       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[1]                                                                                            ;
; 49.744 ; 49.960       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]                                                                                              ;
; 49.744 ; 49.960       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                                              ;
; 49.744 ; 49.960       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][0]                                                                                            ;
; 49.744 ; 49.960       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][10]                                                                                           ;
; 49.744 ; 49.960       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][11]                                                                                           ;
; 49.744 ; 49.960       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][12]                                                                                           ;
; 49.744 ; 49.960       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][13]                                                                                           ;
; 49.744 ; 49.960       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][14]                                                                                           ;
; 49.744 ; 49.960       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][15]                                                                                           ;
; 49.744 ; 49.960       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][1]                                                                                            ;
; 49.744 ; 49.960       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][2]                                                                                            ;
; 49.744 ; 49.960       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][3]                                                                                            ;
; 49.744 ; 49.960       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][4]                                                                                            ;
; 49.744 ; 49.960       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][5]                                                                                            ;
; 49.744 ; 49.960       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][6]                                                                                            ;
; 49.744 ; 49.960       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][7]                                                                                            ;
; 49.744 ; 49.960       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][8]                                                                                            ;
; 49.744 ; 49.960       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][9]                                                                                            ;
; 49.744 ; 49.960       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][12]                                                                                           ;
; 49.744 ; 49.960       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][13]                                                                                           ;
; 49.744 ; 49.960       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][14]                                                                                           ;
; 49.744 ; 49.960       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][15]                                                                                           ;
; 49.744 ; 49.960       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][2]                                                                                            ;
; 49.744 ; 49.960       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][4]                                                                                            ;
; 49.744 ; 49.960       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][6]                                                                                            ;
; 49.744 ; 49.960       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][7]                                                                                            ;
; 49.744 ; 49.960       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][8]                                                                                            ;
; 49.744 ; 49.960       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[0]                                                                                          ;
; 49.744 ; 49.960       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[1]                                                                                          ;
; 49.744 ; 49.960       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                    ;
; 49.744 ; 49.960       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                   ;
; 49.744 ; 49.960       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                    ;
; 49.744 ; 49.960       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                    ;
; 49.744 ; 49.960       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                    ;
; 49.744 ; 49.960       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                    ;
; 49.744 ; 49.960       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                    ;
; 49.744 ; 49.960       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;
; 49.744 ; 49.960       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                    ;
; 49.744 ; 49.960       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                     ;
; 49.744 ; 49.960       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                     ;
; 49.744 ; 49.960       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                     ;
; 49.744 ; 49.960       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;
; 49.744 ; 49.960       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;
; 49.744 ; 49.960       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ;
; 49.744 ; 49.960       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                    ;
; 49.744 ; 49.960       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;
; 49.744 ; 49.960       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;
; 49.744 ; 49.960       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;
; 49.744 ; 49.960       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ;
; 49.744 ; 49.960       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                    ;
; 49.744 ; 49.960       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                     ;
; 49.744 ; 49.960       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                     ;
; 49.744 ; 49.960       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                     ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                          ;
+---------------------+---------------------+--------+-------+------------+--------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall  ; Clock Edge ; Clock Reference                            ;
+---------------------+---------------------+--------+-------+------------+--------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; 2.509  ; 2.980 ; Rise       ; CLOCK_50                                   ;
;  GPIO_2[0]          ; CLOCK_50            ; 2.093  ; 2.605 ; Rise       ; CLOCK_50                                   ;
;  GPIO_2[2]          ; CLOCK_50            ; 1.753  ; 2.187 ; Rise       ; CLOCK_50                                   ;
;  GPIO_2[3]          ; CLOCK_50            ; 2.509  ; 2.980 ; Rise       ; CLOCK_50                                   ;
; G_SENSOR_INT        ; CLOCK_50            ; -0.037 ; 0.279 ; Rise       ; CLOCK_50                                   ;
; KEY[*]              ; CLOCK_50            ; 3.911  ; 4.148 ; Rise       ; CLOCK_50                                   ;
;  KEY[1]             ; CLOCK_50            ; 3.911  ; 4.148 ; Rise       ; CLOCK_50                                   ;
; DRAM_DQ[*]          ; CLOCK_50            ; 0.955  ; 1.200 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 0.955  ; 1.200 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 0.955  ; 1.200 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 0.922  ; 1.169 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 0.948  ; 1.193 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 0.943  ; 1.188 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 0.940  ; 1.185 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 0.940  ; 1.185 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 0.922  ; 1.169 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 0.920  ; 1.167 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 0.919  ; 1.166 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 0.919  ; 1.166 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 0.919  ; 1.166 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 0.923  ; 1.170 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 0.919  ; 1.166 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 0.919  ; 1.166 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 0.943  ; 1.188 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; LT24_ADC_BUSY       ; CLOCK_50            ; 1.673  ; 1.899 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; LT24_ADC_DOUT       ; CLOCK_50            ; 3.595  ; 4.026 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; LT24_ADC_PENIRQ_N   ; CLOCK_50            ; 2.399  ; 2.655 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; KEY[*]              ; CLOCK_50            ; 3.795  ; 4.257 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ;
;  KEY[0]             ; CLOCK_50            ; 3.795  ; 4.257 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ;
; altera_reserved_tdi ; altera_reserved_tck ; 2.483  ; 2.717 ; Rise       ; altera_reserved_tck                        ;
; altera_reserved_tms ; altera_reserved_tck ; 8.056  ; 8.393 ; Rise       ; altera_reserved_tck                        ;
+---------------------+---------------------+--------+-------+------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                            ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                            ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; -1.301 ; -1.750 ; Rise       ; CLOCK_50                                   ;
;  GPIO_2[0]          ; CLOCK_50            ; -1.541 ; -2.043 ; Rise       ; CLOCK_50                                   ;
;  GPIO_2[2]          ; CLOCK_50            ; -1.406 ; -1.826 ; Rise       ; CLOCK_50                                   ;
;  GPIO_2[3]          ; CLOCK_50            ; -1.301 ; -1.750 ; Rise       ; CLOCK_50                                   ;
; G_SENSOR_INT        ; CLOCK_50            ; 0.636  ; 0.361  ; Rise       ; CLOCK_50                                   ;
; KEY[*]              ; CLOCK_50            ; -0.651 ; -0.822 ; Rise       ; CLOCK_50                                   ;
;  KEY[1]             ; CLOCK_50            ; -0.651 ; -0.822 ; Rise       ; CLOCK_50                                   ;
; DRAM_DQ[*]          ; CLOCK_50            ; -0.449 ; -0.696 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -0.483 ; -0.728 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -0.483 ; -0.728 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -0.452 ; -0.699 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -0.475 ; -0.720 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -0.469 ; -0.714 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -0.466 ; -0.711 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -0.466 ; -0.711 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -0.453 ; -0.700 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -0.450 ; -0.697 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -0.449 ; -0.696 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -0.449 ; -0.696 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -0.449 ; -0.696 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -0.453 ; -0.700 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -0.449 ; -0.696 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -0.449 ; -0.696 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -0.469 ; -0.714 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; LT24_ADC_BUSY       ; CLOCK_50            ; -1.128 ; -1.350 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; LT24_ADC_DOUT       ; CLOCK_50            ; -2.973 ; -3.384 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; LT24_ADC_PENIRQ_N   ; CLOCK_50            ; -1.436 ; -1.678 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; KEY[*]              ; CLOCK_50            ; -3.165 ; -3.610 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ;
;  KEY[0]             ; CLOCK_50            ; -3.165 ; -3.610 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.751  ; 0.508  ; Rise       ; altera_reserved_tck                        ;
; altera_reserved_tms ; altera_reserved_tck ; -1.164 ; -1.383 ; Rise       ; altera_reserved_tck                        ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                 ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                            ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; 6.745  ; 6.617  ; Rise       ; CLOCK_50                                   ;
;  GPIO_2[1]          ; CLOCK_50            ; 5.256  ; 5.186  ; Rise       ; CLOCK_50                                   ;
;  GPIO_2[5]          ; CLOCK_50            ; 6.745  ; 6.617  ; Rise       ; CLOCK_50                                   ;
; I2C_SCLK            ; CLOCK_50            ; 8.411  ; 8.228  ; Rise       ; CLOCK_50                                   ;
; LT24_CS_N           ; CLOCK_50            ; 7.127  ; 6.995  ; Rise       ; CLOCK_50                                   ;
; LT24_D[*]           ; CLOCK_50            ; 13.347 ; 13.274 ; Rise       ; CLOCK_50                                   ;
;  LT24_D[0]          ; CLOCK_50            ; 13.086 ; 12.918 ; Rise       ; CLOCK_50                                   ;
;  LT24_D[1]          ; CLOCK_50            ; 12.648 ; 12.483 ; Rise       ; CLOCK_50                                   ;
;  LT24_D[2]          ; CLOCK_50            ; 11.819 ; 11.731 ; Rise       ; CLOCK_50                                   ;
;  LT24_D[3]          ; CLOCK_50            ; 11.962 ; 11.871 ; Rise       ; CLOCK_50                                   ;
;  LT24_D[4]          ; CLOCK_50            ; 12.061 ; 11.996 ; Rise       ; CLOCK_50                                   ;
;  LT24_D[5]          ; CLOCK_50            ; 11.846 ; 11.734 ; Rise       ; CLOCK_50                                   ;
;  LT24_D[6]          ; CLOCK_50            ; 12.609 ; 12.550 ; Rise       ; CLOCK_50                                   ;
;  LT24_D[7]          ; CLOCK_50            ; 12.742 ; 12.639 ; Rise       ; CLOCK_50                                   ;
;  LT24_D[8]          ; CLOCK_50            ; 13.251 ; 13.118 ; Rise       ; CLOCK_50                                   ;
;  LT24_D[9]          ; CLOCK_50            ; 12.634 ; 12.489 ; Rise       ; CLOCK_50                                   ;
;  LT24_D[10]         ; CLOCK_50            ; 12.110 ; 11.991 ; Rise       ; CLOCK_50                                   ;
;  LT24_D[11]         ; CLOCK_50            ; 12.267 ; 12.135 ; Rise       ; CLOCK_50                                   ;
;  LT24_D[12]         ; CLOCK_50            ; 12.946 ; 12.810 ; Rise       ; CLOCK_50                                   ;
;  LT24_D[13]         ; CLOCK_50            ; 12.907 ; 12.792 ; Rise       ; CLOCK_50                                   ;
;  LT24_D[14]         ; CLOCK_50            ; 13.347 ; 13.274 ; Rise       ; CLOCK_50                                   ;
;  LT24_D[15]         ; CLOCK_50            ; 12.613 ; 12.555 ; Rise       ; CLOCK_50                                   ;
; LT24_RS             ; CLOCK_50            ; 11.599 ; 11.231 ; Rise       ; CLOCK_50                                   ;
; LT24_WR_N           ; CLOCK_50            ; 6.709  ; 6.625  ; Rise       ; CLOCK_50                                   ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 2.645  ; 2.551  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 2.645  ; 2.551  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 2.568  ; 2.493  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 2.568  ; 2.493  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 2.567  ; 2.492  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 2.570  ; 2.495  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 2.566  ; 2.491  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 2.567  ; 2.492  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 2.565  ; 2.490  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 2.562  ; 2.490  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 2.645  ; 2.551  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 2.636  ; 2.542  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 2.639  ; 2.545  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 2.560  ; 2.488  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 2.568  ; 2.493  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 2.567  ; 2.492  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 2.568  ; 2.493  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 2.645  ; 2.551  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 4.335  ; 3.922  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 2.648  ; 2.554  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 2.631  ; 2.537  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 2.631  ; 2.537  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 2.566  ; 2.491  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 2.556  ; 2.484  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 2.645  ; 2.551  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 2.648  ; 2.554  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 2.648  ; 2.554  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 2.565  ; 2.490  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 2.568  ; 2.493  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 2.569  ; 2.494  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 2.569  ; 2.494  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 2.569  ; 2.494  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 2.565  ; 2.490  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 2.569  ; 2.494  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 2.569  ; 2.494  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 2.645  ; 2.551  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 2.565  ; 2.490  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 2.565  ; 2.490  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 2.565  ; 2.490  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 2.645  ; 2.551  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 2.641  ; 2.547  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; LT24_ADC_CS_N       ; CLOCK_50            ; 4.572  ; 4.407  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; LT24_ADC_DCLK       ; CLOCK_50            ; 4.017  ; 3.983  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; LT24_ADC_DIN        ; CLOCK_50            ; 3.991  ; 3.899  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; LT24_CS_N           ; CLOCK_50            ; 11.438 ; 11.233 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; LT24_D[*]           ; CLOCK_50            ; 6.678  ; 6.617  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[0]          ; CLOCK_50            ; 6.084  ; 6.074  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[1]          ; CLOCK_50            ; 6.171  ; 6.219  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[2]          ; CLOCK_50            ; 5.344  ; 5.307  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[3]          ; CLOCK_50            ; 6.261  ; 6.244  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[4]          ; CLOCK_50            ; 5.510  ; 5.518  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[5]          ; CLOCK_50            ; 6.508  ; 6.459  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[6]          ; CLOCK_50            ; 5.663  ; 5.580  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[7]          ; CLOCK_50            ; 6.218  ; 6.159  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[8]          ; CLOCK_50            ; 6.678  ; 6.596  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[9]          ; CLOCK_50            ; 6.024  ; 5.932  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[10]         ; CLOCK_50            ; 5.679  ; 5.618  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[11]         ; CLOCK_50            ; 5.671  ; 5.579  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[12]         ; CLOCK_50            ; 6.304  ; 6.208  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[13]         ; CLOCK_50            ; 6.213  ; 6.130  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[14]         ; CLOCK_50            ; 6.626  ; 6.617  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[15]         ; CLOCK_50            ; 5.824  ; 5.809  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; LT24_RESET_N        ; CLOCK_50            ; 4.245  ; 4.239  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; LT24_RS             ; CLOCK_50            ; 7.636  ; 7.211  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; LT24_WR_N           ; CLOCK_50            ; 11.431 ; 11.244 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.686 ;        ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.795 ; Fall       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[1] ;
; LED[*]              ; CLOCK_50            ; 5.601  ; 5.501  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ;
;  LED[0]             ; CLOCK_50            ; 4.354  ; 4.341  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ;
;  LED[1]             ; CLOCK_50            ; 4.305  ; 4.255  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ;
;  LED[2]             ; CLOCK_50            ; 4.345  ; 4.327  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ;
;  LED[3]             ; CLOCK_50            ; 5.601  ; 5.501  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ;
;  LED[4]             ; CLOCK_50            ; 3.472  ; 3.388  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ;
;  LED[5]             ; CLOCK_50            ; 5.136  ; 4.727  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ;
;  LED[6]             ; CLOCK_50            ; 3.635  ; 3.566  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ;
; altera_reserved_tdo ; altera_reserved_tck ; 10.415 ; 10.843 ; Fall       ; altera_reserved_tck                        ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                         ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                            ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; 5.069  ; 4.999  ; Rise       ; CLOCK_50                                   ;
;  GPIO_2[1]          ; CLOCK_50            ; 5.069  ; 4.999  ; Rise       ; CLOCK_50                                   ;
;  GPIO_2[5]          ; CLOCK_50            ; 5.830  ; 5.641  ; Rise       ; CLOCK_50                                   ;
; I2C_SCLK            ; CLOCK_50            ; 8.100  ; 7.920  ; Rise       ; CLOCK_50                                   ;
; LT24_CS_N           ; CLOCK_50            ; 6.727  ; 6.646  ; Rise       ; CLOCK_50                                   ;
; LT24_D[*]           ; CLOCK_50            ; 6.251  ; 6.111  ; Rise       ; CLOCK_50                                   ;
;  LT24_D[0]          ; CLOCK_50            ; 6.855  ; 6.860  ; Rise       ; CLOCK_50                                   ;
;  LT24_D[1]          ; CLOCK_50            ; 6.707  ; 6.682  ; Rise       ; CLOCK_50                                   ;
;  LT24_D[2]          ; CLOCK_50            ; 6.251  ; 6.111  ; Rise       ; CLOCK_50                                   ;
;  LT24_D[3]          ; CLOCK_50            ; 6.748  ; 6.632  ; Rise       ; CLOCK_50                                   ;
;  LT24_D[4]          ; CLOCK_50            ; 6.593  ; 6.521  ; Rise       ; CLOCK_50                                   ;
;  LT24_D[5]          ; CLOCK_50            ; 6.957  ; 6.801  ; Rise       ; CLOCK_50                                   ;
;  LT24_D[6]          ; CLOCK_50            ; 7.032  ; 6.887  ; Rise       ; CLOCK_50                                   ;
;  LT24_D[7]          ; CLOCK_50            ; 7.328  ; 7.216  ; Rise       ; CLOCK_50                                   ;
;  LT24_D[8]          ; CLOCK_50            ; 7.736  ; 7.596  ; Rise       ; CLOCK_50                                   ;
;  LT24_D[9]          ; CLOCK_50            ; 7.145  ; 6.994  ; Rise       ; CLOCK_50                                   ;
;  LT24_D[10]         ; CLOCK_50            ; 6.732  ; 6.607  ; Rise       ; CLOCK_50                                   ;
;  LT24_D[11]         ; CLOCK_50            ; 6.986  ; 6.871  ; Rise       ; CLOCK_50                                   ;
;  LT24_D[12]         ; CLOCK_50            ; 7.562  ; 7.434  ; Rise       ; CLOCK_50                                   ;
;  LT24_D[13]         ; CLOCK_50            ; 7.520  ; 7.416  ; Rise       ; CLOCK_50                                   ;
;  LT24_D[14]         ; CLOCK_50            ; 8.029  ; 7.970  ; Rise       ; CLOCK_50                                   ;
;  LT24_D[15]         ; CLOCK_50            ; 7.325  ; 7.279  ; Rise       ; CLOCK_50                                   ;
; LT24_RS             ; CLOCK_50            ; 8.569  ; 8.178  ; Rise       ; CLOCK_50                                   ;
; LT24_WR_N           ; CLOCK_50            ; 6.167  ; 6.108  ; Rise       ; CLOCK_50                                   ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 2.204  ; 2.132  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 2.288  ; 2.194  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 2.214  ; 2.138  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 2.214  ; 2.138  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 2.213  ; 2.137  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 2.216  ; 2.140  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 2.212  ; 2.136  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 2.213  ; 2.137  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 2.211  ; 2.135  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 2.206  ; 2.134  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 2.288  ; 2.194  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 2.280  ; 2.186  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 2.283  ; 2.189  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 2.204  ; 2.132  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 2.213  ; 2.137  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 2.213  ; 2.137  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 2.214  ; 2.138  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 2.289  ; 2.195  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 3.981  ; 3.567  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 2.200  ; 2.128  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 2.276  ; 2.182  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 2.276  ; 2.182  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 2.212  ; 2.136  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 2.200  ; 2.128  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 2.288  ; 2.194  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 2.291  ; 2.197  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 2.291  ; 2.197  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 2.212  ; 2.136  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 2.214  ; 2.138  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 2.215  ; 2.139  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 2.215  ; 2.139  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 2.215  ; 2.139  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 2.211  ; 2.135  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 2.215  ; 2.139  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 2.215  ; 2.139  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 2.288  ; 2.194  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 2.211  ; 2.135  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 2.211  ; 2.135  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 2.211  ; 2.135  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 2.289  ; 2.195  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 2.285  ; 2.191  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; LT24_ADC_CS_N       ; CLOCK_50            ; 3.684  ; 3.533  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; LT24_ADC_DCLK       ; CLOCK_50            ; 3.530  ; 3.494  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; LT24_ADC_DIN        ; CLOCK_50            ; 3.505  ; 3.414  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; LT24_CS_N           ; CLOCK_50            ; 5.398  ; 5.253  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; LT24_D[*]           ; CLOCK_50            ; 4.804  ; 4.765  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[0]          ; CLOCK_50            ; 5.514  ; 5.500  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[1]          ; CLOCK_50            ; 5.540  ; 5.572  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[2]          ; CLOCK_50            ; 4.804  ; 4.765  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[3]          ; CLOCK_50            ; 5.656  ; 5.623  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[4]          ; CLOCK_50            ; 4.905  ; 4.898  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[5]          ; CLOCK_50            ; 5.877  ; 5.796  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[6]          ; CLOCK_50            ; 5.109  ; 5.026  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[7]          ; CLOCK_50            ; 5.584  ; 5.514  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[8]          ; CLOCK_50            ; 6.027  ; 5.933  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[9]          ; CLOCK_50            ; 5.403  ; 5.295  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[10]         ; CLOCK_50            ; 5.068  ; 4.994  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[11]         ; CLOCK_50            ; 5.117  ; 5.027  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[12]         ; CLOCK_50            ; 5.725  ; 5.630  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[13]         ; CLOCK_50            ; 5.634  ; 5.554  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[14]         ; CLOCK_50            ; 6.034  ; 6.023  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[15]         ; CLOCK_50            ; 5.264  ; 5.247  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; LT24_RESET_N        ; CLOCK_50            ; 3.750  ; 3.741  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; LT24_RS             ; CLOCK_50            ; 7.075  ; 6.652  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; LT24_WR_N           ; CLOCK_50            ; 5.357  ; 5.348  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -3.097 ;        ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -3.205 ; Fall       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[1] ;
; LED[*]              ; CLOCK_50            ; 3.008  ; 2.924  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ;
;  LED[0]             ; CLOCK_50            ; 3.854  ; 3.837  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ;
;  LED[1]             ; CLOCK_50            ; 3.807  ; 3.756  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ;
;  LED[2]             ; CLOCK_50            ; 3.845  ; 3.825  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ;
;  LED[3]             ; CLOCK_50            ; 5.051  ; 4.951  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ;
;  LED[4]             ; CLOCK_50            ; 3.008  ; 2.924  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ;
;  LED[5]             ; CLOCK_50            ; 4.674  ; 4.263  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ;
;  LED[6]             ; CLOCK_50            ; 3.162  ; 3.092  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ;
; altera_reserved_tdo ; altera_reserved_tck ; 8.188  ; 8.618  ; Fall       ; altera_reserved_tck                        ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; GPIO_2[3]  ; GPIO_2[1]   ; 5.298 ; 5.187 ; 5.734 ; 5.623 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; GPIO_2[3]  ; GPIO_2[1]   ; 5.126 ; 5.015 ; 5.553 ; 5.442 ;
+------------+-------------+-------+-------+-------+-------+


+-----------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                 ;
+--------------+------------+-------+-------+------------+--------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                            ;
+--------------+------------+-------+-------+------------+--------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.398 ; 2.275 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.477 ; 2.335 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.477 ; 2.335 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.401 ; 2.276 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.398 ; 2.287 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.491 ; 2.349 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.494 ; 2.352 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.494 ; 2.352 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.400 ; 2.275 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.403 ; 2.278 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.404 ; 2.279 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.404 ; 2.279 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.404 ; 2.279 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.400 ; 2.275 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.404 ; 2.279 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.404 ; 2.279 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.491 ; 2.349 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
+--------------+------------+-------+-------+------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                         ;
+--------------+------------+-------+-------+------------+--------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                            ;
+--------------+------------+-------+-------+------------+--------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.044 ; 1.923 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.124 ; 1.982 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.124 ; 1.982 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.049 ; 1.924 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.044 ; 1.933 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.136 ; 1.994 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.139 ; 1.997 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.139 ; 1.997 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.049 ; 1.924 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.051 ; 1.926 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.052 ; 1.927 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.052 ; 1.927 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.052 ; 1.927 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.048 ; 1.923 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.052 ; 1.927 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.052 ; 1.927 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.136 ; 1.994 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
+--------------+------------+-------+-------+------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                        ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                            ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.306     ; 2.431     ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.390     ; 2.532     ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.390     ; 2.532     ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.307     ; 2.432     ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.342     ; 2.453     ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.404     ; 2.546     ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.407     ; 2.549     ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.407     ; 2.549     ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.306     ; 2.431     ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.309     ; 2.434     ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.310     ; 2.435     ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.310     ; 2.435     ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.310     ; 2.435     ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.306     ; 2.431     ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.310     ; 2.435     ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.310     ; 2.435     ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.404     ; 2.546     ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                            ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.953     ; 2.078     ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.035     ; 2.177     ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.035     ; 2.177     ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.954     ; 2.079     ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.986     ; 2.097     ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.047     ; 2.189     ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.050     ; 2.192     ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.050     ; 2.192     ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.954     ; 2.079     ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.956     ; 2.081     ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.957     ; 2.082     ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.957     ; 2.082     ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.957     ; 2.082     ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.953     ; 2.078     ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.957     ; 2.082     ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.957     ; 2.082     ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.047     ; 2.189     ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 48
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 33.911 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                  ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; CLOCK_50                                   ; 10.387 ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 12.334 ; 0.000         ;
; altera_reserved_tck                        ; 47.895 ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 96.717 ; 0.000         ;
+--------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                  ;
+--------------------------------------------+-------+---------------+
; Clock                                      ; Slack ; End Point TNS ;
+--------------------------------------------+-------+---------------+
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.147 ; 0.000         ;
; CLOCK_50                                   ; 0.167 ; 0.000         ;
; altera_reserved_tck                        ; 0.186 ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.187 ; 0.000         ;
+--------------------------------------------+-------+---------------+


+---------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                               ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 16.835 ; 0.000         ;
; CLOCK_50                                   ; 17.705 ; 0.000         ;
; altera_reserved_tck                        ; 49.042 ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 97.803 ; 0.000         ;
+--------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                               ;
+--------------------------------------------+-------+---------------+
; Clock                                      ; Slack ; End Point TNS ;
+--------------------------------------------+-------+---------------+
; altera_reserved_tck                        ; 0.494 ; 0.000         ;
; CLOCK_50                                   ; 1.471 ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 1.594 ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 2.055 ; 0.000         ;
+--------------------------------------------+-------+---------------+


+---------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                    ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; CLOCK_50                                   ; 9.206  ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 9.748  ; 0.000         ;
; altera_reserved_tck                        ; 49.303 ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 49.781 ; 0.000         ;
+--------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                ;
+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 10.387 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a12~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.119      ; 9.741      ;
; 10.395 ; LT24_buffer:lt24_buf|posX[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a12~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.119      ; 9.733      ;
; 10.420 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a5~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.124      ; 9.713      ;
; 10.425 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a8~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.123      ; 9.707      ;
; 10.428 ; LT24_buffer:lt24_buf|posX[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a5~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.124      ; 9.705      ;
; 10.433 ; LT24_buffer:lt24_buf|posX[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a8~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.123      ; 9.699      ;
; 10.436 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a11~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.098      ; 9.671      ;
; 10.444 ; LT24_buffer:lt24_buf|posX[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a11~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.098      ; 9.663      ;
; 10.452 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a14~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.119      ; 9.676      ;
; 10.460 ; LT24_buffer:lt24_buf|posX[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a14~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.119      ; 9.668      ;
; 10.464 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a12~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.119      ; 9.664      ;
; 10.465 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a4~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.117      ; 9.661      ;
; 10.466 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a12~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.119      ; 9.662      ;
; 10.470 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a6~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.118      ; 9.657      ;
; 10.473 ; LT24_buffer:lt24_buf|posX[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a4~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.117      ; 9.653      ;
; 10.478 ; LT24_buffer:lt24_buf|posX[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a6~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.118      ; 9.649      ;
; 10.497 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a5~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.124      ; 9.636      ;
; 10.499 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a5~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.124      ; 9.634      ;
; 10.502 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a8~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.123      ; 9.630      ;
; 10.504 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a8~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.123      ; 9.628      ;
; 10.512 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a9~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.114      ; 9.611      ;
; 10.513 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a11~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.098      ; 9.594      ;
; 10.515 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a11~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.098      ; 9.592      ;
; 10.520 ; LT24_buffer:lt24_buf|posX[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a9~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.114      ; 9.603      ;
; 10.521 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a13~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.116      ; 9.604      ;
; 10.522 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a7~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.117      ; 9.604      ;
; 10.529 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a14~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.119      ; 9.599      ;
; 10.529 ; LT24_buffer:lt24_buf|posX[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a13~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.116      ; 9.596      ;
; 10.530 ; LT24_buffer:lt24_buf|posX[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a7~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.117      ; 9.596      ;
; 10.531 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a14~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.119      ; 9.597      ;
; 10.542 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a4~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.117      ; 9.584      ;
; 10.544 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a4~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.117      ; 9.582      ;
; 10.546 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a3~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.122      ; 9.585      ;
; 10.547 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a6~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.118      ; 9.580      ;
; 10.549 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a6~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.118      ; 9.578      ;
; 10.554 ; LT24_buffer:lt24_buf|posX[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a3~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.122      ; 9.577      ;
; 10.563 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a2~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.121      ; 9.567      ;
; 10.565 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.117      ; 9.561      ;
; 10.571 ; LT24_buffer:lt24_buf|posX[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a2~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.121      ; 9.559      ;
; 10.573 ; LT24_buffer:lt24_buf|posX[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.117      ; 9.553      ;
; 10.589 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a9~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.114      ; 9.534      ;
; 10.591 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a9~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.114      ; 9.532      ;
; 10.595 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a1~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.119      ; 9.533      ;
; 10.598 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a13~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.116      ; 9.527      ;
; 10.599 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a7~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.117      ; 9.527      ;
; 10.600 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a13~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.116      ; 9.525      ;
; 10.601 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a7~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.117      ; 9.525      ;
; 10.603 ; LT24_buffer:lt24_buf|posX[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a1~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.119      ; 9.525      ;
; 10.623 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a3~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.122      ; 9.508      ;
; 10.625 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a3~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.122      ; 9.506      ;
; 10.640 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a2~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.121      ; 9.490      ;
; 10.642 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a2~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.121      ; 9.488      ;
; 10.642 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.117      ; 9.484      ;
; 10.644 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.117      ; 9.482      ;
; 10.647 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a10~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.113      ; 9.475      ;
; 10.655 ; LT24_buffer:lt24_buf|posX[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a10~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.113      ; 9.467      ;
; 10.672 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a1~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.119      ; 9.456      ;
; 10.674 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a1~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.119      ; 9.454      ;
; 10.724 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a10~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.113      ; 9.398      ;
; 10.726 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a10~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.113      ; 9.396      ;
; 10.893 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a15~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.114      ; 9.230      ;
; 10.901 ; LT24_buffer:lt24_buf|posX[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a15~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.114      ; 9.222      ;
; 10.970 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a15~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.114      ; 9.153      ;
; 10.972 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a15~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.114      ; 9.151      ;
; 11.022 ; LT24_buffer:lt24_buf|posX[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a12~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.119      ; 9.106      ;
; 11.055 ; LT24_buffer:lt24_buf|posX[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a5~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.124      ; 9.078      ;
; 11.060 ; LT24_buffer:lt24_buf|posX[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a8~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.123      ; 9.072      ;
; 11.071 ; LT24_buffer:lt24_buf|posX[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a11~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.098      ; 9.036      ;
; 11.087 ; LT24_buffer:lt24_buf|posX[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a14~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.119      ; 9.041      ;
; 11.100 ; LT24_buffer:lt24_buf|posX[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a4~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.117      ; 9.026      ;
; 11.105 ; LT24_buffer:lt24_buf|posX[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a6~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.118      ; 9.022      ;
; 11.118 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a5~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.113      ; 9.004      ;
; 11.123 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a8~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.112      ; 8.998      ;
; 11.144 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a11~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.087      ; 8.952      ;
; 11.147 ; LT24_buffer:lt24_buf|posX[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a9~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.114      ; 8.976      ;
; 11.156 ; LT24_buffer:lt24_buf|posX[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a13~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.116      ; 8.969      ;
; 11.157 ; LT24_buffer:lt24_buf|posX[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a7~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.117      ; 8.969      ;
; 11.171 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a14~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.108      ; 8.946      ;
; 11.178 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a6~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.107      ; 8.938      ;
; 11.181 ; LT24_buffer:lt24_buf|posX[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a3~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.122      ; 8.950      ;
; 11.186 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a5~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.113      ; 8.936      ;
; 11.191 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a12~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.108      ; 8.926      ;
; 11.191 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a8~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.112      ; 8.930      ;
; 11.198 ; LT24_buffer:lt24_buf|posX[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a2~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.121      ; 8.932      ;
; 11.200 ; LT24_buffer:lt24_buf|posX[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.117      ; 8.926      ;
; 11.203 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a5~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.113      ; 8.919      ;
; 11.208 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a8~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.112      ; 8.913      ;
; 11.209 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a4~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.106      ; 8.906      ;
; 11.212 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a11~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.087      ; 8.884      ;
; 11.229 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a11~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.087      ; 8.867      ;
; 11.230 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a7~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.106      ; 8.885      ;
; 11.230 ; LT24_buffer:lt24_buf|posX[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a1~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.119      ; 8.898      ;
; 11.239 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a14~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.108      ; 8.878      ;
; 11.246 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a6~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.107      ; 8.870      ;
; 11.256 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a14~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.108      ; 8.861      ;
; 11.259 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a12~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.108      ; 8.858      ;
; 11.263 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a6~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.107      ; 8.853      ;
; 11.276 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a12~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.108      ; 8.841      ;
; 11.277 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a4~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.106      ; 8.838      ;
; 11.282 ; LT24_buffer:lt24_buf|posX[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a10~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.113      ; 8.840      ;
+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                      ; To Node                                                                          ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 12.334 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[30]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.031     ; 7.622      ;
; 12.334 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[24]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.031     ; 7.622      ;
; 12.334 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[25]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.031     ; 7.622      ;
; 12.334 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[28]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.031     ; 7.622      ;
; 12.366 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[15]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.025     ; 7.596      ;
; 12.388 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mem_stall               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.031     ; 7.568      ;
; 12.447 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[30]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.031     ; 7.509      ;
; 12.447 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[24]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.031     ; 7.509      ;
; 12.447 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[25]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.031     ; 7.509      ;
; 12.447 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[28]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.031     ; 7.509      ;
; 12.461 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[15] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[30]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.031     ; 7.495      ;
; 12.461 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[15] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[24]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.031     ; 7.495      ;
; 12.461 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[15] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[25]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.031     ; 7.495      ;
; 12.461 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[15] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[28]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.031     ; 7.495      ;
; 12.465 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[30]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.031     ; 7.491      ;
; 12.465 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[24]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.031     ; 7.491      ;
; 12.465 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[25]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.031     ; 7.491      ;
; 12.465 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[28]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.031     ; 7.491      ;
; 12.467 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[30]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.031     ; 7.489      ;
; 12.467 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[24]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.031     ; 7.489      ;
; 12.467 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[25]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.031     ; 7.489      ;
; 12.467 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[28]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.031     ; 7.489      ;
; 12.479 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[15]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.025     ; 7.483      ;
; 12.493 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[15] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[15]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.025     ; 7.469      ;
; 12.497 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[15]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.025     ; 7.465      ;
; 12.499 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[15]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.025     ; 7.463      ;
; 12.501 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mem_stall               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.031     ; 7.455      ;
; 12.504 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[31]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.024     ; 7.459      ;
; 12.504 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[6]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.024     ; 7.459      ;
; 12.504 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[21]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.024     ; 7.459      ;
; 12.504 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[11]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.024     ; 7.459      ;
; 12.504 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[22]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.024     ; 7.459      ;
; 12.504 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[23]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.024     ; 7.459      ;
; 12.504 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[29]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.024     ; 7.459      ;
; 12.504 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[16]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.024     ; 7.459      ;
; 12.515 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[15] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mem_stall               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.031     ; 7.441      ;
; 12.519 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mem_stall               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.031     ; 7.437      ;
; 12.521 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mem_stall               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.031     ; 7.435      ;
; 12.523 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[0]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.024     ; 7.440      ;
; 12.523 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[3]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.024     ; 7.440      ;
; 12.523 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[5]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.024     ; 7.440      ;
; 12.523 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[2]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.024     ; 7.440      ;
; 12.523 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[10]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.024     ; 7.440      ;
; 12.523 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[20]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.024     ; 7.440      ;
; 12.523 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[14]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.024     ; 7.440      ;
; 12.523 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[27]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.024     ; 7.440      ;
; 12.523 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[26]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.024     ; 7.440      ;
; 12.527 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[30]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.031     ; 7.429      ;
; 12.527 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[24]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.031     ; 7.429      ;
; 12.527 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[25]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.031     ; 7.429      ;
; 12.527 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[28]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.031     ; 7.429      ;
; 12.559 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[15]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.025     ; 7.403      ;
; 12.569 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[30]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.031     ; 7.387      ;
; 12.569 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[24]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.031     ; 7.387      ;
; 12.569 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[25]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.031     ; 7.387      ;
; 12.569 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[28]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.031     ; 7.387      ;
; 12.572 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_offset_field[1] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.024     ; 7.391      ;
; 12.581 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mem_stall               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.031     ; 7.375      ;
; 12.601 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[15]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.025     ; 7.361      ;
; 12.607 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[19]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.024     ; 7.356      ;
; 12.607 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[7]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.024     ; 7.356      ;
; 12.607 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[4]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.024     ; 7.356      ;
; 12.607 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[1]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.024     ; 7.356      ;
; 12.607 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[8]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.024     ; 7.356      ;
; 12.607 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[9]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.024     ; 7.356      ;
; 12.607 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[18]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.024     ; 7.356      ;
; 12.607 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[12]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.024     ; 7.356      ;
; 12.607 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[13]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.024     ; 7.356      ;
; 12.607 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[17]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.024     ; 7.356      ;
; 12.608 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[30]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.031     ; 7.348      ;
; 12.608 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[24]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.031     ; 7.348      ;
; 12.608 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[25]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.031     ; 7.348      ;
; 12.608 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[28]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.031     ; 7.348      ;
; 12.617 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[31]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.024     ; 7.346      ;
; 12.617 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[6]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.024     ; 7.346      ;
; 12.617 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[21]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.024     ; 7.346      ;
; 12.617 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[11]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.024     ; 7.346      ;
; 12.617 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[22]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.024     ; 7.346      ;
; 12.617 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[23]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.024     ; 7.346      ;
; 12.617 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[29]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.024     ; 7.346      ;
; 12.617 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[16]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.024     ; 7.346      ;
; 12.618 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_rd_addr_offset[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.043     ; 7.326      ;
; 12.618 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_rd_addr_offset[1] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.043     ; 7.326      ;
; 12.618 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_rd_addr_offset[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.043     ; 7.326      ;
; 12.623 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mem_stall               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.031     ; 7.333      ;
; 12.631 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[15] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[31]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.024     ; 7.332      ;
; 12.631 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[15] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[6]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.024     ; 7.332      ;
; 12.631 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[15] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[21]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.024     ; 7.332      ;
; 12.631 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[15] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[11]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.024     ; 7.332      ;
; 12.631 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[15] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[22]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.024     ; 7.332      ;
; 12.631 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[15] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[23]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.024     ; 7.332      ;
; 12.631 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[15] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[29]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.024     ; 7.332      ;
; 12.631 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[15] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[16]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.024     ; 7.332      ;
; 12.635 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[31]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.024     ; 7.328      ;
; 12.635 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[6]~reg0       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.024     ; 7.328      ;
; 12.635 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[21]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.024     ; 7.328      ;
; 12.635 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[11]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.024     ; 7.328      ;
; 12.635 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[22]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.024     ; 7.328      ;
; 12.635 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[23]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.024     ; 7.328      ;
; 12.635 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[29]~reg0      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.024     ; 7.328      ;
+--------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.895 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 2.537      ;
; 47.937 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.458      ; 2.508      ;
; 48.031 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.455      ; 2.411      ;
; 48.056 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.455      ; 2.386      ;
; 48.556 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 1.879      ;
; 48.563 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.455      ; 1.879      ;
; 48.637 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.459      ; 1.809      ;
; 48.786 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.456      ; 1.657      ;
; 48.860 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 1.571      ;
; 48.925 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.450      ; 1.512      ;
; 48.955 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.456      ; 1.488      ;
; 48.965 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 1.467      ;
; 49.109 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 1.315      ;
; 49.150 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 1.275      ;
; 49.170 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 1.265      ;
; 49.191 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 1.241      ;
; 49.202 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 1.226      ;
; 49.275 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.455      ; 1.167      ;
; 49.308 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.453      ; 1.132      ;
; 49.436 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 0.994      ;
; 49.456 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 0.972      ;
; 49.461 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 0.974      ;
; 49.963 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[0]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 0.472      ;
; 97.295 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.655      ;
; 97.295 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.655      ;
; 97.370 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.574      ;
; 97.376 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.585      ;
; 97.376 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.585      ;
; 97.396 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.548      ;
; 97.424 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.520      ;
; 97.480 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.474      ;
; 97.485 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.463      ;
; 97.500 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.446      ;
; 97.500 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.446      ;
; 97.519 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.425      ;
; 97.522 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.422      ;
; 97.523 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.421      ;
; 97.524 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.420      ;
; 97.525 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.419      ;
; 97.525 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.419      ;
; 97.525 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.420      ;
; 97.533 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.415      ;
; 97.553 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.392      ;
; 97.561 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.387      ;
; 97.567 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.387      ;
; 97.587 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.357      ;
; 97.587 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.357      ;
; 97.587 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.357      ;
; 97.587 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.357      ;
; 97.587 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.357      ;
; 97.587 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.357      ;
; 97.594 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.347      ;
; 97.594 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.347      ;
; 97.598 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.356      ;
; 97.608 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.336      ;
; 97.641 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.303      ;
; 97.641 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.303      ;
; 97.648 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.297      ;
; 97.651 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.294      ;
; 97.652 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.307      ;
; 97.653 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.292      ;
; 97.654 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.291      ;
; 97.654 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.291      ;
; 97.655 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.290      ;
; 97.656 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.292      ;
; 97.659 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.289      ;
; 97.661 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.287      ;
; 97.662 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.286      ;
; 97.662 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.286      ;
; 97.663 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.285      ;
; 97.675 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.277      ;
; 97.675 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.277      ;
; 97.711 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.234      ;
; 97.711 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.234      ;
; 97.711 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.234      ;
; 97.711 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.234      ;
; 97.711 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.234      ;
; 97.711 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.234      ;
; 97.719 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.230      ;
; 97.719 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.230      ;
; 97.719 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.230      ;
; 97.722 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.233      ;
; 97.722 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.233      ;
; 97.723 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.231      ;
; 97.733 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.215      ;
; 97.735 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.207      ;
; 97.736 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.209      ;
; 97.736 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.209      ;
; 97.736 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.209      ;
; 97.736 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.209      ;
; 97.736 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.209      ;
; 97.736 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.209      ;
; 97.736 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.209      ;
; 97.736 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.209      ;
; 97.736 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.209      ;
; 97.736 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.209      ;
; 97.744 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.204      ;
; 97.750 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.197      ;
; 97.756 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.198      ;
; 97.762 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.183      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                     ;
+--------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                      ; To Node                                                                         ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 96.717 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_is_running   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 3.234      ;
; 96.727 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_is_running   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 3.224      ;
; 96.784 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 3.166      ;
; 96.784 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[16] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 3.166      ;
; 96.784 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 3.166      ;
; 96.784 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[19] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 3.166      ;
; 96.784 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[21] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 3.166      ;
; 96.784 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[20] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 3.166      ;
; 96.784 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[22] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 3.166      ;
; 96.784 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[23] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 3.166      ;
; 96.784 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[27] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 3.166      ;
; 96.784 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[24] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 3.166      ;
; 96.784 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[25] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 3.166      ;
; 96.784 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[26] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 3.166      ;
; 96.784 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[30] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 3.166      ;
; 96.784 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[28] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 3.166      ;
; 96.784 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[29] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 3.166      ;
; 96.784 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[31] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 3.166      ;
; 96.786 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 3.165      ;
; 96.786 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 3.165      ;
; 96.786 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 3.165      ;
; 96.786 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 3.165      ;
; 96.786 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[4]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 3.165      ;
; 96.786 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[5]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 3.165      ;
; 96.786 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[6]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 3.165      ;
; 96.786 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 3.165      ;
; 96.786 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[9]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 3.165      ;
; 96.786 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[10] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 3.165      ;
; 96.786 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[11] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 3.165      ;
; 96.786 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 3.165      ;
; 96.786 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 3.165      ;
; 96.786 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 3.165      ;
; 96.786 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[15] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 3.165      ;
; 96.786 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[8]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 3.165      ;
; 96.794 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 3.156      ;
; 96.794 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[16] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 3.156      ;
; 96.794 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 3.156      ;
; 96.794 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[19] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 3.156      ;
; 96.794 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[21] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 3.156      ;
; 96.794 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[20] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 3.156      ;
; 96.794 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[22] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 3.156      ;
; 96.794 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[23] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 3.156      ;
; 96.794 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[27] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 3.156      ;
; 96.794 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[24] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 3.156      ;
; 96.794 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[25] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 3.156      ;
; 96.794 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[26] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 3.156      ;
; 96.794 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[30] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 3.156      ;
; 96.794 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[28] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 3.156      ;
; 96.794 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[29] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 3.156      ;
; 96.794 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[31] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 3.156      ;
; 96.796 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 3.155      ;
; 96.796 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 3.155      ;
; 96.796 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 3.155      ;
; 96.796 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 3.155      ;
; 96.796 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[4]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 3.155      ;
; 96.796 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[5]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 3.155      ;
; 96.796 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[6]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 3.155      ;
; 96.796 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 3.155      ;
; 96.796 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[9]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 3.155      ;
; 96.796 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[10] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 3.155      ;
; 96.796 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[11] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 3.155      ;
; 96.796 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 3.155      ;
; 96.796 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 3.155      ;
; 96.796 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 3.155      ;
; 96.796 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[15] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 3.155      ;
; 96.796 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[8]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 3.155      ;
; 96.803 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_is_running   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 3.148      ;
; 96.870 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 3.080      ;
; 96.870 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[16] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 3.080      ;
; 96.870 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 3.080      ;
; 96.870 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[19] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 3.080      ;
; 96.870 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[21] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 3.080      ;
; 96.870 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[20] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 3.080      ;
; 96.870 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[22] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 3.080      ;
; 96.870 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[23] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 3.080      ;
; 96.870 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[27] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 3.080      ;
; 96.870 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[24] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 3.080      ;
; 96.870 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[25] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 3.080      ;
; 96.870 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[26] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 3.080      ;
; 96.870 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[30] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 3.080      ;
; 96.870 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[28] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 3.080      ;
; 96.870 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[29] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 3.080      ;
; 96.870 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[31] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 3.080      ;
; 96.872 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 3.079      ;
; 96.872 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 3.079      ;
; 96.872 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 3.079      ;
; 96.872 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 3.079      ;
; 96.872 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[4]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 3.079      ;
; 96.872 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[5]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 3.079      ;
; 96.872 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[6]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 3.079      ;
; 96.872 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 3.079      ;
; 96.872 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[9]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 3.079      ;
; 96.872 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[10] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 3.079      ;
; 96.872 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[11] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 3.079      ;
; 96.872 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 3.079      ;
; 96.872 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 3.079      ;
; 96.872 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 3.079      ;
; 96.872 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[15] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 3.079      ;
; 96.872 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[8]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 3.079      ;
; 96.891 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_is_running   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 3.060      ;
+--------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                                                                              ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.147 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mem_baddr[22]                                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_tag_module:DE0_LT24_SOPC_CPU_dc_tag|altsyncram:the_altsyncram|altsyncram_qmg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 0.471      ;
; 0.148 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mem_baddr[13]                                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_tag_module:DE0_LT24_SOPC_CPU_dc_tag|altsyncram:the_altsyncram|altsyncram_qmg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 0.472      ;
; 0.149 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mem_baddr[12]                                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_tag_module:DE0_LT24_SOPC_CPU_dc_tag|altsyncram:the_altsyncram|altsyncram_qmg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 0.473      ;
; 0.150 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mem_baddr[23]                                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_tag_module:DE0_LT24_SOPC_CPU_dc_tag|altsyncram:the_altsyncram|altsyncram_qmg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 0.474      ;
; 0.152 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_line[3]                                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_data_module:DE0_LT24_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_address_reg0                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 0.476      ;
; 0.153 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|M_bht_ptr_unfiltered[4]                                                                                                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_bht_module:DE0_LT24_SOPC_CPU_bht|altsyncram:the_altsyncram|altsyncram_s1h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.216      ; 0.473      ;
; 0.155 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.477      ;
; 0.156 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.481      ;
; 0.156 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mem_baddr[11]                                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_tag_module:DE0_LT24_SOPC_CPU_dc_tag|altsyncram:the_altsyncram|altsyncram_qmg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 0.480      ;
; 0.157 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.482      ;
; 0.157 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.479      ;
; 0.157 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[11]                                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.223      ; 0.484      ;
; 0.158 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|M_bht_ptr_unfiltered[0]                                                                                                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_bht_module:DE0_LT24_SOPC_CPU_bht|altsyncram:the_altsyncram|altsyncram_s1h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.480      ;
; 0.159 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[7]                                                                                                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.223      ; 0.486      ;
; 0.160 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_xfer_wr_data[20]                                                                                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_victim_module:DE0_LT24_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.224      ; 0.488      ;
; 0.160 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_xfer_wr_data[26]                                                                                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_victim_module:DE0_LT24_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.224      ; 0.488      ;
; 0.161 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[3]                                                                                                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 0.485      ;
; 0.161 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[12]                                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.223      ; 0.488      ;
; 0.162 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.487      ;
; 0.162 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.484      ;
; 0.165 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.490      ;
; 0.165 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[14]                                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.223      ; 0.492      ;
; 0.166 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_xfer_wr_data[16]                                                                                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_victim_module:DE0_LT24_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.229      ; 0.499      ;
; 0.167 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|M_bht_ptr_unfiltered[7]                                                                                                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_bht_module:DE0_LT24_SOPC_CPU_bht|altsyncram:the_altsyncram|altsyncram_s1h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.492      ;
; 0.168 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_line[1]                                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_data_module:DE0_LT24_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_address_reg0                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 0.492      ;
; 0.168 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_xfer_wr_data[22]                                                                                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_victim_module:DE0_LT24_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.229      ; 0.501      ;
; 0.172 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[13]                                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.223      ; 0.499      ;
; 0.172 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_dp_offset[1]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_data_module:DE0_LT24_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_address_reg0                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.219      ; 0.495      ;
; 0.173 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[8]                                                                                                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.223      ; 0.500      ;
; 0.173 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_valid_bits[4]                                                                                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.215      ; 0.492      ;
; 0.175 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.500      ;
; 0.175 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_valid_bits[5]                                                                                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.215      ; 0.494      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_valid_bits[7]                                                                                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.215      ; 0.498      ;
; 0.180 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_dp_offset[0]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_data_module:DE0_LT24_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_address_reg0                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.219      ; 0.503      ;
; 0.180 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_line[0]                                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_data_module:DE0_LT24_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_address_reg0                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 0.504      ;
; 0.185 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.510      ;
; 0.185 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_valid_bits[6]                                                                                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.215      ; 0.504      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_valid_bits[0]                                                                                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.215      ; 0.505      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_valid_bits[1]                                                                                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.215      ; 0.505      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_valid_bits[2]                                                                                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.215      ; 0.505      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][108]                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][108]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][108]                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][108]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_ctrl_avalon_slave_0_agent_rsp_fifo|mem[0][108]                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_ctrl_avalon_slave_0_agent_rsp_fifo|mem[0][108]                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_ctrl_avalon_slave_0_agent_rsp_fifo|mem[1][108]                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_ctrl_avalon_slave_0_agent_rsp_fifo|mem[1][108]                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|rvalid                                                                                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|rvalid                                                                                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|woverflow                                                                                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|woverflow                                                                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[0]                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_ctrl_avalon_slave_0_translator|wait_latency_counter[1]                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_ctrl_avalon_slave_0_translator|wait_latency_counter[1]                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wr_data_cnt[2]                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wr_data_cnt[2]                                                                                                                                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wr_data_cnt[1]                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wr_data_cnt[1]                                                                                                                                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_write~reg0                                                                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_write~reg0                                                                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_read~reg0                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_read~reg0                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_rd_addr_cnt[1]                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_rd_addr_cnt[1]                                                                                                                                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_rd_addr_cnt[2]                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_rd_addr_cnt[2]                                                                                                                                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_touch_busy_s1_translator|wait_latency_counter[1]                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_touch_busy_s1_translator|wait_latency_counter[1]                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_PENIRQ_N:lt24_touch_penirq_n|edge_capture                                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_PENIRQ_N:lt24_touch_penirq_n|edge_capture                                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_spi_spi_control_port_agent_rsp_fifo|mem_used[1]                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_spi_spi_control_port_agent_rsp_fifo|mem_used[1]                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_spi_spi_control_port_agent_rsp_fifo|mem_used[0]                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_spi_spi_control_port_agent_rsp_fifo|mem_used[0]                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_spi_spi_control_port_agent_rsp_fifo|mem[0][108]                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_spi_spi_control_port_agent_rsp_fifo|mem[0][108]                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_spi_spi_control_port_agent_rsp_fifo|mem[1][108]                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_spi_spi_control_port_agent_rsp_fifo|mem[1][108]                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|DE0_LT24_SOPC_SDRAM_input_efifo_module:the_DE0_LT24_SOPC_SDRAM_input_efifo_module|rd_address                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|DE0_LT24_SOPC_SDRAM_input_efifo_module:the_DE0_LT24_SOPC_SDRAM_input_efifo_module|rd_address                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|hbreak_enabled                                                                                                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|hbreak_enabled                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem_used[0]                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem_used[0]                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|has_pending_responses                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|has_pending_responses                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|pending_response_count[0]                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|pending_response_count[0]                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|DE0_LT24_SOPC_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|DE0_LT24_SOPC_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|latched_oci_tb_hbreak_req                                                                                                                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|latched_oci_tb_hbreak_req                                                                                                                                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_nios2_oci_debug:the_DE0_LT24_SOPC_CPU_nios2_oci_debug|jtag_break                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_nios2_oci_debug:the_DE0_LT24_SOPC_CPU_nios2_oci_debug|jtag_break                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_nios2_oci_debug:the_DE0_LT24_SOPC_CPU_nios2_oci_debug|break_on_reset                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_nios2_oci_debug:the_DE0_LT24_SOPC_CPU_nios2_oci_debug|break_on_reset                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[8]                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[8]                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[14]                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[14]                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[6]                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[6]                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[11]                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[11]                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[10]                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[10]                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[2]                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[2]                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[15]                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[15]                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[7]                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[7]                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[12]                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[12]                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[5]                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[5]                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[4]                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[4]                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[3]                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[3]                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[1]                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[1]                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[0]                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[0]                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[13]                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[13]                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[9]                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[9]                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|DE0_LT24_SOPC_SDRAM_input_efifo_module:the_DE0_LT24_SOPC_SDRAM_input_efifo_module|wr_address                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|DE0_LT24_SOPC_SDRAM_input_efifo_module:the_DE0_LT24_SOPC_SDRAM_input_efifo_module|wr_address                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|use_reg                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|use_reg                                                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|count[0]                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|count[0]                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.167 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|clk_cnt[0]                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|spi_clk                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.475      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[14]                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[14]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[6]                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[6]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[11]                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[11]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[2]                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[2]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[15]                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[15]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[7]                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[7]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[5]                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[5]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[4]                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[4]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[9]                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[9]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem_used[0]                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem_used[0]                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem_used[1]                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem_used[1]                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][9]                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][9]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][13]                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][13]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][12]                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][12]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][7]                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][7]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][15]                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][15]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][0]                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][0]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][10]                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][10]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][1]                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][1]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][11]                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][11]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][6]                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][6]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][14]                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][14]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][5]                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][5]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[1][87]                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[1][87]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][8]                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][8]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][4]                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][4]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][3]                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][3]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][2]                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][2]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[1][54]                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[1][54]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[1][57]                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[1][57]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[1][55]                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[1][55]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_cmd_width_adapter|address_reg[1]                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_cmd_width_adapter|address_reg[1]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[1][19]                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[1][19]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_Gsensor_int:gsensor_int|irq_mask                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_Gsensor_int:gsensor_int|irq_mask                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_int_s1_agent_rsp_fifo|mem[1][107]                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_int_s1_agent_rsp_fifo|mem[1][107]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rsp_fifo|mem[1][108]                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rsp_fifo|mem[1][108]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt_avalon_avalon_slave_agent_rsp_fifo|mem[1][108]                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt_avalon_avalon_slave_agent_rsp_fifo|mem[1][108]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][9]                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][9]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][13]                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][13]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|s_readdata[0]                                                                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|s_readdata[0]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rdata_fifo|mem[0][0]                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rdata_fifo|mem[0][0]                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rdata_fifo|mem[1][0]                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rdata_fifo|mem[1][0]                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rsp_fifo|mem_used[0]                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rsp_fifo|mem_used[0]                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rsp_fifo|mem_used[1]                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rsp_fifo|mem_used[1]                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rdata_fifo|mem_used[0]                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rdata_fifo|mem_used[0]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rdata_fifo|mem_used[1]                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rdata_fifo|mem_used[1]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rsp_fifo|mem[1][107]                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rsp_fifo|mem[1][107]                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT_Avalon:lt_avalon|read_data[0]                                                                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT_Avalon:lt_avalon|read_data[0]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rdata_fifo|mem[1][0]                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rdata_fifo|mem[1][0]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rdata_fifo|mem[1][1]                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rdata_fifo|mem[1][1]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rdata_fifo|mem_used[0]                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rdata_fifo|mem_used[0]                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rdata_fifo|mem_used[1]                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rdata_fifo|mem_used[1]                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rsp_fifo|mem[1][107]                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rsp_fifo|mem[1][107]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][12]                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][12]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT_Avalon:lt_avalon|MySPI:surf|SPI_data[7]                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT_Avalon:lt_avalon|MySPI:surf|SPI_data[7]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][7]                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][7]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][15]                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][15]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][0]                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][0]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][10]                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][10]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][1]                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][1]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][11]                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][11]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT_Avalon:lt_avalon|MySPI:surf|SPI_state.S_Data_11                                                                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT_Avalon:lt_avalon|MySPI:surf|SPI_state.S_Data_11                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt_avalon_avalon_slave_translator|wait_latency_counter[1]                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt_avalon_avalon_slave_translator|wait_latency_counter[1]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_tc6:wrptr_g|counter6a[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_tc6:wrptr_g|counter6a[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_tc6:wrptr_g|counter6a[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_tc6:wrptr_g|counter6a[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_tc6:wrptr_g|counter6a[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_tc6:wrptr_g|counter6a[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_tc6:wrptr_g|counter6a[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_tc6:wrptr_g|counter6a[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|REG_RW                                                                                                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|REG_RW                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rsp_fifo|mem_used[1]                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rsp_fifo|mem_used[1]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rsp_fifo|mem_used[0]                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rsp_fifo|mem_used[0]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem_used[0]                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem_used[0]                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem_used[1]                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem_used[1]                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rsp_fifo|mem[1][107]                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rsp_fifo|mem[1][107]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][6]                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][6]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][14]                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][14]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][5]                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][5]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rsp_fifo|mem[1][90]                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rsp_fifo|mem[1][90]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rsp_fifo|mem[1][87]                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rsp_fifo|mem[1][87]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][8]                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][8]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][4]                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][4]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][2]                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][2]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][3]                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][3]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rsp_fifo|mem[1][54]                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rsp_fifo|mem[1][54]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rsp_fifo|mem[1][57]                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rsp_fifo|mem[1][57]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rsp_fifo|mem[1][55]                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rsp_fifo|mem[1][55]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[8]                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[8]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[10]                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[10]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[12]                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[12]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[3]                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[3]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[1]                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[0]                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[13]                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[13]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[9]                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[9]                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[13]                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[13]                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[0]                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[0]                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[1]                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[1]                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.186 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.195 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.196 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[6]                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[20]                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.198 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[12]                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[28]                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.199 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[18]                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.200 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.319      ;
; 0.202 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.322      ;
; 0.203 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.323      ;
; 0.203 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.324      ;
; 0.204 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.324      ;
; 0.205 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.325      ;
; 0.206 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.327      ;
; 0.206 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.325      ;
; 0.207 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5]                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.327      ;
; 0.208 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[14]                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.328      ;
; 0.209 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.329      ;
; 0.210 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.330      ;
; 0.212 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.332      ;
; 0.214 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.333      ;
; 0.215 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.334      ;
; 0.215 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.335      ;
; 0.216 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.335      ;
; 0.251 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[5]                                                                                                                                                                                                                                                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[4]                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.372      ;
; 0.252 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[11]                                                                                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[10]                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.373      ;
; 0.253 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[2]                                                                                                                                                                                                                                                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[1]                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.374      ;
; 0.254 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.373      ;
; 0.255 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.374      ;
; 0.257 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.377      ;
; 0.257 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.378      ;
; 0.257 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.377      ;
; 0.257 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[9]                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.377      ;
; 0.258 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.379      ;
; 0.258 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[10]                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.378      ;
; 0.258 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[3]                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.378      ;
; 0.258 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[30]                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.378      ;
; 0.259 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[24]                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.379      ;
; 0.260 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.380      ;
; 0.260 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[13]                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.380      ;
; 0.260 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[19]                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.380      ;
; 0.264 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.385      ;
; 0.265 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.385      ;
; 0.265 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.385      ;
; 0.265 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[4]                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.385      ;
; 0.265 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[33]                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.385      ;
; 0.265 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[17]                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.385      ;
; 0.267 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.386      ;
; 0.267 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.388      ;
; 0.267 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.386      ;
; 0.268 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                                                                                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.387      ;
; 0.268 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|DRsize.000                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.388      ;
; 0.269 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|DRsize.010                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[15]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.388      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                 ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_ctrl_avalon_slave_0_translator|wait_latency_counter[1]                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_ctrl_avalon_slave_0_translator|wait_latency_counter[1]                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[1][107]                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[1][107]                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[1][108]                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[1][108]                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rdata_fifo|mem_used[1]                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rdata_fifo|mem_used[1]                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rdata_fifo|mem_used[0]                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rdata_fifo|mem_used[0]                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][9]                                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][9]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][0]                                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][0]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][1]                                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][1]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][3]                                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][3]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][4]                                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][4]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][5]                                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][5]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][7]                                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][7]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][2]                                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][2]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][10]                                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][10]                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][11]                                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][11]                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][6]                                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][6]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][14]                                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][14]                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[0]                                                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[0]                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[1]                                                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[1]                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][108]                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][108]                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[0][0]                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[0][0]                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[1][0]                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[1][0]                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[1]                                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[1]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[0]                                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[0]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][107]                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][107]                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][108]                                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][108]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][13]                                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][13]                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][12]                                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][12]                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][15]                                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][15]                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|timeout_occurred                                                                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|timeout_occurred                                                                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][8]                                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][8]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]                                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[0]                                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[0]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][107]                                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][107]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.194 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_ctrl_avalon_slave_0_translator|wait_latency_counter[0]                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_ctrl_avalon_slave_0_translator|wait_latency_counter[0]                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[0]                                                                                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[0]                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[5]                                                                                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[5]                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[2]                                                                                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[2]                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[11]                                                                                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[11]                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[0]                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[0]                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[3]                                                                                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[3]                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[20]                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[4]                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[15]                                                                                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[15]                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[0]                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[0]                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[0][0]                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_KEY:key|readdata[0]                                                                                                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[0]                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.314      ;
; 0.196 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[23]                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[7]                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[22]                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[6]                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[10]                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][10]                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.317      ;
; 0.198 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[13]                                                                                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[13]                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.317      ;
; 0.199 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[10]                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][108]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_KEY:key|readdata[0]                                                                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.318      ;
; 0.202 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.322      ;
; 0.205 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[14]                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][14]                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[8]                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][8]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.324      ;
; 0.205 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[7]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[0]                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][0]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[4]                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][4]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[13]                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][13]                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.325      ;
; 0.206 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[15]                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][15]                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.325      ;
; 0.207 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[8]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.327      ;
; 0.207 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[3]                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][3]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.327      ;
; 0.207 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[7]                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][7]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.327      ;
; 0.207 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.327      ;
; 0.209 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rdata_fifo|mem_used[0]                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rdata_fifo|mem_used[1]                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.329      ;
; 0.209 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[9]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.329      ;
; 0.209 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[4]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.329      ;
; 0.218 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[0]                                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[1]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.338      ;
; 0.253 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LED_Controller:led_ctrl|LED_reg[3]                                                                                                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.373      ;
; 0.255 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][14]                                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.375      ;
; 0.259 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[27]                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[11]                                                                                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.378      ;
; 0.260 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][12]                                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.380      ;
; 0.265 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][7]                                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.385      ;
; 0.265 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[6]                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][6]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.385      ;
; 0.266 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][1]                                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.386      ;
; 0.266 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.386      ;
; 0.267 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[1]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 0.388      ;
; 0.267 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.387      ;
; 0.269 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[9]                                                                                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[9]                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[1]                                                                                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[1]                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.389      ;
; 0.270 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[8]                                                                                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[8]                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.389      ;
; 0.271 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[12]                                                                                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[12]                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.390      ;
; 0.276 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[31]                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[31]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.395      ;
; 0.276 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[27]                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[27]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.395      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                              ; To Node                                                                                                                                                                                                                                                                                                                                             ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 16.835 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wr_data_cnt[0]                                                                                                                                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.043     ; 3.109      ;
; 16.835 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wr_data_cnt[2]                                                                                                                                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.043     ; 3.109      ;
; 16.835 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wr_data_cnt[1]                                                                                                                                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.043     ; 3.109      ;
; 16.835 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wr_data_cnt[3]                                                                                                                                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.043     ; 3.109      ;
; 16.847 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[15]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.087     ; 2.938      ;
; 16.847 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[14]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.087     ; 2.938      ;
; 16.847 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[13]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.087     ; 2.938      ;
; 16.847 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[12]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.087     ; 2.938      ;
; 16.847 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[11]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.087     ; 2.938      ;
; 16.847 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[10]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.087     ; 2.938      ;
; 16.847 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[9]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.087     ; 2.938      ;
; 16.847 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[8]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.087     ; 2.938      ;
; 16.847 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[7]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.087     ; 2.938      ;
; 16.847 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[6]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.087     ; 2.938      ;
; 16.847 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[5]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.087     ; 2.938      ;
; 16.847 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[4]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.087     ; 2.938      ;
; 16.847 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[3]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.087     ; 2.938      ;
; 16.847 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[2]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.087     ; 2.938      ;
; 16.847 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[1]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.087     ; 2.938      ;
; 16.847 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[0]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.087     ; 2.938      ;
; 16.847 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[15]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.087     ; 2.938      ;
; 16.847 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[14]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.087     ; 2.938      ;
; 16.847 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[13]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.087     ; 2.938      ;
; 16.847 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[12]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.087     ; 2.938      ;
; 16.847 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[11]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.087     ; 2.938      ;
; 16.847 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[10]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.087     ; 2.938      ;
; 16.847 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[9]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.087     ; 2.938      ;
; 16.847 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[8]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.087     ; 2.938      ;
; 16.847 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[7]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.087     ; 2.938      ;
; 16.847 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[6]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.087     ; 2.938      ;
; 16.847 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[5]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.087     ; 2.938      ;
; 16.847 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[4]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.087     ; 2.938      ;
; 16.847 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[3]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.087     ; 2.938      ;
; 16.847 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[2]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.087     ; 2.938      ;
; 16.847 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[1]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.087     ; 2.938      ;
; 16.847 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[0]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.087     ; 2.938      ;
; 16.847 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.087     ; 2.938      ;
; 16.847 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.087     ; 2.938      ;
; 16.847 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.087     ; 2.938      ;
; 16.847 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.087     ; 2.938      ;
; 16.847 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.087     ; 2.938      ;
; 16.847 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.087     ; 2.938      ;
; 16.847 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.087     ; 2.938      ;
; 16.847 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.087     ; 2.938      ;
; 16.847 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.087     ; 2.938      ;
; 16.847 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.087     ; 2.938      ;
; 16.847 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.087     ; 2.938      ;
; 16.847 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.087     ; 2.938      ;
; 16.847 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.087     ; 2.938      ;
; 16.847 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.087     ; 2.938      ;
; 16.847 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.087     ; 2.938      ;
; 16.847 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.087     ; 2.938      ;
; 16.847 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.087     ; 2.938      ;
; 16.847 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.087     ; 2.938      ;
; 16.847 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.087     ; 2.938      ;
; 16.847 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.087     ; 2.938      ;
; 16.847 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.087     ; 2.938      ;
; 16.847 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.087     ; 2.938      ;
; 16.847 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.087     ; 2.938      ;
; 16.847 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.087     ; 2.938      ;
; 16.847 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.087     ; 2.938      ;
; 16.847 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.087     ; 2.938      ;
; 16.847 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.087     ; 2.938      ;
; 16.847 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.087     ; 2.938      ;
; 16.847 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.087     ; 2.938      ;
; 16.847 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.087     ; 2.938      ;
; 16.847 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.087     ; 2.938      ;
; 16.847 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.087     ; 2.938      ;
; 16.848 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[15]~_Duplicate_1                                                                                                                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.085     ; 2.939      ;
; 16.848 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[14]~_Duplicate_1                                                                                                                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.085     ; 2.939      ;
; 16.848 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[13]~_Duplicate_1                                                                                                                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.085     ; 2.939      ;
; 16.848 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[12]~_Duplicate_1                                                                                                                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.085     ; 2.939      ;
; 16.848 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[11]~_Duplicate_1                                                                                                                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.085     ; 2.939      ;
; 16.848 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[10]~_Duplicate_1                                                                                                                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.085     ; 2.939      ;
; 16.848 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[9]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.085     ; 2.939      ;
; 16.848 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[8]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.085     ; 2.939      ;
; 16.848 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[7]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.085     ; 2.939      ;
; 16.848 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[6]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.085     ; 2.939      ;
; 16.848 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[5]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.085     ; 2.939      ;
; 16.848 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[4]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.085     ; 2.939      ;
; 16.848 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[3]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.085     ; 2.939      ;
; 16.848 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[2]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.085     ; 2.939      ;
; 16.848 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[1]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.085     ; 2.939      ;
; 16.848 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[0]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.085     ; 2.939      ;
; 16.848 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[31]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.085     ; 2.939      ;
; 16.848 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[30]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.085     ; 2.939      ;
; 16.848 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[29]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.085     ; 2.939      ;
; 16.848 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[28]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.085     ; 2.939      ;
; 16.848 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[27]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.085     ; 2.939      ;
; 16.848 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[26]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.085     ; 2.939      ;
; 16.848 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[25]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.085     ; 2.939      ;
; 16.848 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[24]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.085     ; 2.939      ;
; 16.848 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[23]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.085     ; 2.939      ;
; 16.848 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[22]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.085     ; 2.939      ;
; 16.848 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[21]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.085     ; 2.939      ;
; 16.848 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[20]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.085     ; 2.939      ;
; 16.848 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[19]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.085     ; 2.939      ;
; 16.848 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[18]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.085     ; 2.939      ;
; 16.848 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[17]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.085     ; 2.939      ;
; 16.848 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[16]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.085     ; 2.939      ;
+--------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                      ; To Node                                                                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.705 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 2.251      ;
; 17.705 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 2.251      ;
; 17.705 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 2.251      ;
; 17.705 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 2.251      ;
; 17.705 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 2.250      ;
; 17.705 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 2.250      ;
; 17.705 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 2.251      ;
; 17.705 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 2.250      ;
; 17.705 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 2.250      ;
; 17.705 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 2.250      ;
; 17.705 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 2.251      ;
; 17.705 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 2.251      ;
; 17.705 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 2.250      ;
; 17.705 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 2.250      ;
; 17.705 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 2.251      ;
; 17.706 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.248      ;
; 17.706 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 2.249      ;
; 17.706 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.248      ;
; 17.706 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.248      ;
; 17.706 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.248      ;
; 17.706 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.248      ;
; 17.706 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.248      ;
; 17.706 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.248      ;
; 17.707 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.244      ;
; 17.707 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.244      ;
; 17.707 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.244      ;
; 17.707 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.244      ;
; 17.707 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.244      ;
; 17.707 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.244      ;
; 17.713 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 2.242      ;
; 17.713 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 2.242      ;
; 17.713 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 2.242      ;
; 17.713 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 2.242      ;
; 17.713 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 2.242      ;
; 17.713 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 2.242      ;
; 17.713 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 2.242      ;
; 17.714 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.239      ;
; 17.715 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[73]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.238      ;
; 17.715 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rsp_fifo|mem[1][55]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.238      ;
; 17.715 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rsp_fifo|mem[1][57]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.238      ;
; 17.715 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.238      ;
; 17.715 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rsp_fifo|mem[1][54]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.238      ;
; 17.715 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rsp_fifo|mem[1][87]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.238      ;
; 17.715 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.238      ;
; 17.715 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rsp_fifo|mem[1][90]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.238      ;
; 17.716 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.237      ;
; 17.716 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.237      ;
; 17.716 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.237      ;
; 17.716 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.237      ;
; 17.716 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.237      ;
; 17.716 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.237      ;
; 17.716 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.237      ;
; 17.716 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.237      ;
; 17.716 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.237      ;
; 17.716 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.237      ;
; 17.716 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_ALT_PLL:alt_pll|pfdena_reg                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.237      ;
; 17.716 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rsp_fifo|mem[1][108]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.237      ;
; 17.722 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 2.233      ;
; 17.722 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 2.233      ;
; 17.722 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 2.233      ;
; 17.722 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 2.233      ;
; 17.722 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 2.233      ;
; 17.722 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 2.233      ;
; 17.722 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 2.233      ;
; 17.722 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 2.233      ;
; 17.722 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 2.233      ;
; 17.722 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 2.233      ;
; 17.722 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 2.233      ;
; 17.722 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 2.233      ;
; 17.741 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.213      ;
; 17.741 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.213      ;
; 17.741 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.213      ;
; 17.741 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.213      ;
; 17.741 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.213      ;
; 17.742 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 2.213      ;
; 17.742 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 2.213      ;
; 17.788 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|CMD_START                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.162      ;
; 17.788 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_WRITE                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.162      ;
; 17.788 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gsensor_int_s1_translator|waitrequest_reset_override                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.162      ;
; 17.788 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.162      ;
; 17.788 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.162      ;
; 17.855 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe12a[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.093      ;
; 17.855 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe9a[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.093      ;
; 17.856 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_rdbuw|dffe7a[3]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.093      ;
; 17.856 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_rdbuw|dffe7a[2]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.093      ;
; 17.856 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_rdbuw|dffe7a[1]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.093      ;
; 17.856 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_rdbuw|dffe7a[0]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.093      ;
; 17.856 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_rs_dbwp|dffe7a[3]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.093      ;
; 17.856 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_rs_dbwp|dffe7a[2]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.093      ;
; 17.856 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_rs_dbwp|dffe7a[1]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.093      ;
; 17.856 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_rs_dbwp|dffe7a[0]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.093      ;
; 17.856 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe12a[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.093      ;
; 17.856 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe12a[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.093      ;
; 17.856 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe12a[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.093      ;
; 17.856 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe11a[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.093      ;
; 17.856 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe10a[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.093      ;
; 17.860 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe12a[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.091      ;
; 17.860 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe11a[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.091      ;
; 17.860 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe10a[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.091      ;
; 17.860 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe12a[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.091      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.042 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 1.383      ;
; 49.042 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|tdo                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 1.383      ;
; 49.488 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 0.947      ;
; 97.917 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.020      ;
; 97.917 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.020      ;
; 97.917 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.020      ;
; 97.917 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.020      ;
; 97.917 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.020      ;
; 97.942 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.996      ;
; 97.942 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.996      ;
; 97.942 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.996      ;
; 97.942 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.996      ;
; 98.178 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.763      ;
; 98.178 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.763      ;
; 98.178 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.763      ;
; 98.178 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.763      ;
; 98.178 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.763      ;
; 98.198 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.740      ;
; 98.198 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.740      ;
; 98.198 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.740      ;
; 98.198 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.740      ;
; 98.203 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.739      ;
; 98.203 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.739      ;
; 98.203 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.739      ;
; 98.203 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.739      ;
; 98.212 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.728      ;
; 98.405 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.542      ;
; 98.405 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.542      ;
; 98.405 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.542      ;
; 98.504 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.442      ;
; 98.504 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.442      ;
; 98.504 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.442      ;
; 98.504 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.434      ;
; 98.529 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|tck_t_dav                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.413      ;
; 98.535 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.413      ;
; 98.535 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.413      ;
; 98.540 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[0]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.402      ;
; 98.540 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[9]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.402      ;
; 98.540 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[10]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.402      ;
; 98.540 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[8]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.402      ;
; 98.540 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[7]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.402      ;
; 98.540 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[6]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.402      ;
; 98.540 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[5]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.402      ;
; 98.540 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[4]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.402      ;
; 98.540 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[3]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.402      ;
; 98.540 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[2]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.402      ;
; 98.540 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[1]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.402      ;
; 98.540 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[9]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.402      ;
; 98.540 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[0]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.402      ;
; 98.558 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.383      ;
; 98.558 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|state                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.383      ;
; 98.574 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[1]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.371      ;
; 98.574 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[8]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.371      ;
; 98.574 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[4]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.371      ;
; 98.574 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[3]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.371      ;
; 98.574 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[2]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.371      ;
; 98.574 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[1]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.371      ;
; 98.574 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[2]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.371      ;
; 98.574 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[3]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.371      ;
; 98.574 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[4]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.371      ;
; 98.574 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[5]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.371      ;
; 98.574 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[6]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.371      ;
; 98.574 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[7]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.371      ;
; 98.620 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.321      ;
; 98.692 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.259      ;
; 98.692 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.259      ;
; 98.692 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.259      ;
; 98.692 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.259      ;
; 98.700 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.241      ;
; 98.700 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.241      ;
; 98.700 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.241      ;
; 98.700 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.241      ;
; 98.713 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.230      ;
; 98.713 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[7]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.230      ;
; 98.713 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[6]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.230      ;
; 98.713 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[5]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.230      ;
; 98.713 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.230      ;
; 98.713 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write_valid                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.230      ;
; 98.713 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|read_req                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.230      ;
; 98.713 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|read                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.230      ;
; 98.713 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[0]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.230      ;
; 98.798 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.139      ;
; 99.064 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.885      ;
; 99.064 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.885      ;
; 99.124 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.827      ;
; 99.124 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.827      ;
; 99.124 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.827      ;
; 99.124 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.827      ;
; 99.124 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.827      ;
; 99.124 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.827      ;
; 99.124 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.827      ;
; 99.124 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.827      ;
; 99.124 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.827      ;
; 99.124 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.827      ;
; 99.124 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.827      ;
; 99.124 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.827      ;
; 99.264 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.687      ;
; 99.264 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.687      ;
; 99.264 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.687      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                      ; To Node                                                                                                                                                                                                                                 ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 97.803 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.045     ; 2.139      ;
; 97.803 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.045     ; 2.139      ;
; 97.803 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.045     ; 2.139      ;
; 97.803 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.045     ; 2.139      ;
; 97.803 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.045     ; 2.139      ;
; 97.803 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.045     ; 2.139      ;
; 97.810 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.043     ; 2.134      ;
; 97.810 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.043     ; 2.134      ;
; 97.810 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][108]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.043     ; 2.134      ;
; 97.811 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.046     ; 2.130      ;
; 97.811 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.046     ; 2.130      ;
; 97.811 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.046     ; 2.130      ;
; 97.816 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|control_register[1]                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.043     ; 2.128      ;
; 97.816 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|control_register[0]                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.043     ; 2.128      ;
; 97.816 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|control_register[2]                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.043     ; 2.128      ;
; 97.816 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|control_register[3]                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.043     ; 2.128      ;
; 98.024 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|waitrequest_reset_override                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.046     ; 1.917      ;
; 98.024 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.046     ; 1.917      ;
; 98.024 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.046     ; 1.917      ;
; 98.024 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.046     ; 1.917      ;
; 98.024 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.046     ; 1.917      ;
; 98.024 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][107]                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.046     ; 1.917      ;
; 98.024 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][107]                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.046     ; 1.917      ;
; 98.024 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.046     ; 1.917      ;
; 98.024 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[0]                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.046     ; 1.917      ;
; 98.024 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[1]                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.046     ; 1.917      ;
; 98.024 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|read_latency_shift_reg[0]                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.046     ; 1.917      ;
; 98.024 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[1]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.046     ; 1.917      ;
; 98.024 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[0]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.046     ; 1.917      ;
; 98.024 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.046     ; 1.917      ;
; 98.024 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.046     ; 1.917      ;
; 98.024 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[1][0]                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.046     ; 1.917      ;
; 98.024 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.046     ; 1.917      ;
; 98.024 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.046     ; 1.917      ;
; 98.024 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_KEY:key|readdata[0]                                                                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.046     ; 1.917      ;
; 98.024 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[0]                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.046     ; 1.917      ;
; 98.024 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[0][0]                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.046     ; 1.917      ;
; 98.024 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.046     ; 1.917      ;
; 98.024 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][108]                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.046     ; 1.917      ;
; 98.024 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][108]                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.046     ; 1.917      ;
; 98.024 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.046     ; 1.917      ;
; 98.030 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[1]                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.042     ; 1.915      ;
; 98.030 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[0]                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.042     ; 1.915      ;
; 98.030 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.042     ; 1.915      ;
; 98.030 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.042     ; 1.915      ;
; 98.030 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.044     ; 1.913      ;
; 98.030 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[8]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.044     ; 1.913      ;
; 98.030 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.045     ; 1.912      ;
; 98.030 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[0]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.044     ; 1.913      ;
; 98.030 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[1]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.044     ; 1.913      ;
; 98.030 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[3]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.044     ; 1.913      ;
; 98.030 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.044     ; 1.913      ;
; 98.030 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[4]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.044     ; 1.913      ;
; 98.030 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[5]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.044     ; 1.913      ;
; 98.030 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.044     ; 1.913      ;
; 98.030 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[6]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.044     ; 1.913      ;
; 98.030 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.043     ; 1.914      ;
; 98.030 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[7]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.043     ; 1.914      ;
; 98.030 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.044     ; 1.913      ;
; 98.030 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[9]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.044     ; 1.913      ;
; 98.030 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[11]                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.044     ; 1.913      ;
; 98.030 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.046     ; 1.911      ;
; 98.030 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[12]                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.044     ; 1.913      ;
; 98.030 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[13]                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.044     ; 1.913      ;
; 98.030 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[14]                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.044     ; 1.913      ;
; 98.030 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.043     ; 1.914      ;
; 98.030 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[15]                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.043     ; 1.914      ;
; 98.030 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[8]                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.042     ; 1.915      ;
; 98.030 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][8]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.042     ; 1.915      ;
; 98.030 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.042     ; 1.915      ;
; 98.030 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[14]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.042     ; 1.915      ;
; 98.030 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[14]                                                                                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.042     ; 1.915      ;
; 98.030 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][14]                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.042     ; 1.915      ;
; 98.030 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.042     ; 1.915      ;
; 98.030 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[6]                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.042     ; 1.915      ;
; 98.030 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.042     ; 1.915      ;
; 98.030 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[11]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.042     ; 1.915      ;
; 98.030 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][11]                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.042     ; 1.915      ;
; 98.030 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.042     ; 1.915      ;
; 98.030 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[10]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.042     ; 1.915      ;
; 98.030 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[26]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.042     ; 1.915      ;
; 98.030 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[10]                                                                                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.042     ; 1.915      ;
; 98.030 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][10]                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.042     ; 1.915      ;
; 98.030 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.042     ; 1.915      ;
; 98.030 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[15]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.042     ; 1.915      ;
; 98.030 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.042     ; 1.915      ;
; 98.030 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[23]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.042     ; 1.915      ;
; 98.030 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[7]                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.042     ; 1.915      ;
; 98.030 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[7]                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.042     ; 1.915      ;
; 98.030 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.042     ; 1.915      ;
; 98.030 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[12]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.042     ; 1.915      ;
; 98.030 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][12]                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.042     ; 1.915      ;
; 98.030 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.042     ; 1.915      ;
; 98.030 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[5]                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.042     ; 1.915      ;
; 98.030 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[21]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.042     ; 1.915      ;
; 98.030 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[5]                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.042     ; 1.915      ;
; 98.030 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[5]                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.042     ; 1.915      ;
; 98.030 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][5]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.042     ; 1.915      ;
; 98.030 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[4]                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.042     ; 1.915      ;
; 98.030 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.042     ; 1.915      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.494  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.614      ;
; 0.494  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.614      ;
; 0.494  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.614      ;
; 0.586  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.707      ;
; 0.586  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.707      ;
; 0.586  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.707      ;
; 0.586  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.707      ;
; 0.586  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.707      ;
; 0.586  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.707      ;
; 0.586  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.707      ;
; 0.586  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.707      ;
; 0.586  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.707      ;
; 0.586  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.707      ;
; 0.586  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.707      ;
; 0.586  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.707      ;
; 0.677  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.795      ;
; 0.677  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.795      ;
; 0.873  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.022      ; 0.979      ;
; 0.953  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.073      ;
; 0.953  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.073      ;
; 0.953  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.073      ;
; 0.953  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.073      ;
; 0.963  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 1.075      ;
; 0.963  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[7]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 1.075      ;
; 0.963  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[6]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 1.075      ;
; 0.963  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[5]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 1.075      ;
; 0.963  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 1.075      ;
; 0.963  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write_valid                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 1.075      ;
; 0.963  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|read_req                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 1.075      ;
; 0.963  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|read                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 1.075      ;
; 0.963  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[0]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 1.075      ;
; 0.983  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 1.092      ;
; 0.983  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 1.092      ;
; 0.983  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 1.092      ;
; 0.983  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 1.092      ;
; 1.074  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.184      ;
; 1.088  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[1]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 1.202      ;
; 1.088  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[8]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 1.202      ;
; 1.088  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[4]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 1.202      ;
; 1.088  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[3]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 1.202      ;
; 1.088  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[2]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 1.202      ;
; 1.088  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[1]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 1.202      ;
; 1.088  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[2]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 1.202      ;
; 1.088  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[3]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 1.202      ;
; 1.088  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[4]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 1.202      ;
; 1.088  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[5]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 1.202      ;
; 1.088  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[6]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 1.202      ;
; 1.088  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[7]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 1.202      ;
; 1.099  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.216      ;
; 1.099  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.216      ;
; 1.105  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.215      ;
; 1.105  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|state                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.215      ;
; 1.109  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[0]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.219      ;
; 1.109  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[9]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.219      ;
; 1.109  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[10]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.219      ;
; 1.109  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[8]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.219      ;
; 1.109  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[7]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.219      ;
; 1.109  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[6]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.219      ;
; 1.109  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[5]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.219      ;
; 1.109  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[4]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.219      ;
; 1.109  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[3]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.219      ;
; 1.109  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[2]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.219      ;
; 1.109  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[1]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.219      ;
; 1.109  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[9]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.219      ;
; 1.109  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[0]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.219      ;
; 1.117  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|tck_t_dav                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 1.228      ;
; 1.120  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.235      ;
; 1.120  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.235      ;
; 1.120  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.235      ;
; 1.126  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.022      ; 1.232      ;
; 1.234  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.350      ;
; 1.234  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.350      ;
; 1.234  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.350      ;
; 1.371  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.481      ;
; 1.380  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.490      ;
; 1.380  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.490      ;
; 1.380  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.490      ;
; 1.380  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.490      ;
; 1.395  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 1.504      ;
; 1.395  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 1.504      ;
; 1.395  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 1.504      ;
; 1.395  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 1.504      ;
; 1.395  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 1.504      ;
; 1.402  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.023      ; 1.509      ;
; 1.402  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.023      ; 1.509      ;
; 1.402  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.023      ; 1.509      ;
; 1.402  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.023      ; 1.509      ;
; 1.591  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.023      ; 1.698      ;
; 1.591  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.023      ; 1.698      ;
; 1.591  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.023      ; 1.698      ;
; 1.591  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.023      ; 1.698      ;
; 1.606  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.022      ; 1.712      ;
; 1.606  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.022      ; 1.712      ;
; 1.606  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.022      ; 1.712      ;
; 1.606  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.022      ; 1.712      ;
; 1.606  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.022      ; 1.712      ;
; 50.202 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.525      ; 0.831      ;
; 50.597 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.514      ; 1.215      ;
; 50.597 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|tdo                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.514      ; 1.215      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                      ; To Node                                                                                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.471 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|spi_clk                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 1.778      ;
; 1.648 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gsensor_int_s1_translator|wait_latency_counter[1]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.770      ;
; 1.648 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gsensor_int_s1_translator|wait_latency_counter[0]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.770      ;
; 1.648 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.770      ;
; 1.648 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gsensor_int_s1_translator|read_latency_shift_reg[0]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.770      ;
; 1.648 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_int_s1_agent_rsp_fifo|mem[1][107]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.770      ;
; 1.648 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 1.771      ;
; 1.648 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.770      ;
; 1.648 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_Gsensor_int:gsensor_int|irq_mask                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.770      ;
; 1.648 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_Gsensor_int:gsensor_int|edge_capture                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.770      ;
; 1.648 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gsensor_int_s1_translator|av_readdata_pre[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.770      ;
; 1.648 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.770      ;
; 1.649 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_int_s1_agent_rsp_fifo|mem_used[0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.770      ;
; 1.649 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_int_s1_agent_rsp_fifo|mem_used[1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.770      ;
; 1.649 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.770      ;
; 1.649 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.771      ;
; 1.649 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.771      ;
; 1.649 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.771      ;
; 1.649 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_int_s1_agent_rdata_fifo|mem_used[1]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.770      ;
; 1.649 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_int_s1_agent_rdata_fifo|mem_used[0]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.770      ;
; 1.649 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.771      ;
; 1.649 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_int_s1_agent_rsp_fifo|mem[0][107]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.770      ;
; 1.649 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.771      ;
; 1.649 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_Gsensor_int:gsensor_int|d1_data_in                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.771      ;
; 1.649 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_Gsensor_int:gsensor_int|d2_data_in                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.771      ;
; 1.649 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_Gsensor_int:gsensor_int|readdata[0]                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.771      ;
; 1.649 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_int_s1_agent_rdata_fifo|mem[1][0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.770      ;
; 1.649 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_int_s1_agent_rdata_fifo|mem[0][0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.770      ;
; 1.649 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.769      ;
; 1.649 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.770      ;
; 1.649 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_int_s1_agent_rsp_fifo|mem[1][108]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.770      ;
; 1.649 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_int_s1_agent_rsp_fifo|mem[0][108]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.770      ;
; 1.649 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.769      ;
; 1.652 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.769      ;
; 1.652 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rsp_fifo|mem[0][108]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.769      ;
; 1.652 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.769      ;
; 1.652 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[0][0]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.770      ;
; 1.652 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[1][0]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.770      ;
; 1.652 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.769      ;
; 1.652 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[0][1]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.770      ;
; 1.652 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[1][1]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.770      ;
; 1.652 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.769      ;
; 1.652 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[0][3]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.770      ;
; 1.652 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[1][3]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.770      ;
; 1.652 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.769      ;
; 1.652 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[0][4]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.770      ;
; 1.652 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[1][4]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.770      ;
; 1.652 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.769      ;
; 1.652 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[0][5]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.770      ;
; 1.652 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[1][5]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.770      ;
; 1.652 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.769      ;
; 1.652 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[0][7]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.770      ;
; 1.652 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[1][7]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.770      ;
; 1.652 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.769      ;
; 1.652 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[0][2]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.770      ;
; 1.652 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[1][2]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.770      ;
; 1.652 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.769      ;
; 1.652 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[0][6]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.770      ;
; 1.652 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[1][6]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.770      ;
; 1.652 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.772      ;
; 1.652 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rsp_fifo|mem_used[1]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.773      ;
; 1.652 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem_used[0]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.770      ;
; 1.652 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem_used[1]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.770      ;
; 1.652 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rsp_fifo|mem[0][107]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.769      ;
; 1.652 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.031      ; 1.767      ;
; 1.652 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rsp_fifo|mem[1][107]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.773      ;
; 1.652 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.773      ;
; 1.652 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gsensor_spi_slave_translator|read_latency_shift_reg[0]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.773      ;
; 1.652 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.773      ;
; 1.652 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.770      ;
; 1.652 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.773      ;
; 1.657 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.783      ;
; 1.657 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.783      ;
; 1.657 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.783      ;
; 1.657 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.783      ;
; 1.657 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.783      ;
; 1.657 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.783      ;
; 1.657 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.783      ;
; 1.658 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.779      ;
; 1.658 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rsp_fifo|mem[0][108]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.780      ;
; 1.658 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rsp_fifo|mem[1][108]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.780      ;
; 1.658 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rsp_fifo|mem[1][108]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.780      ;
; 1.658 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt_avalon_avalon_slave_agent_rsp_fifo|mem[0][108]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.775      ;
; 1.658 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt_avalon_avalon_slave_agent_rsp_fifo|mem[1][108]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.775      ;
; 1.658 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rdata_fifo|mem[0][0]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.779      ;
; 1.658 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.779      ;
; 1.658 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rdata_fifo|mem[1][0]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.779      ;
; 1.658 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_LCD_RSTN:lt24_buffer_flag|data_out                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.780      ;
; 1.658 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_buffer_flag_s1_translator|av_readdata_pre[0]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.780      ;
; 1.658 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.779      ;
; 1.658 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rsp_fifo|mem_used[0]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.780      ;
; 1.658 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rsp_fifo|mem_used[1]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.780      ;
; 1.658 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rsp_fifo|mem[0][107]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.780      ;
; 1.658 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rdata_fifo|mem_used[0]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.779      ;
; 1.658 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rdata_fifo|mem_used[1]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.779      ;
; 1.658 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rsp_fifo|mem[1][107]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.780      ;
; 1.658 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_buffer_flag_s1_translator|wait_latency_counter[1]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.780      ;
; 1.658 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_buffer_flag_s1_translator|read_latency_shift_reg[0]                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.780      ;
; 1.658 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.780      ;
; 1.658 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_buffer_flag_s1_translator|wait_latency_counter[0]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.780      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                      ; To Node                                                                                                                                                                                                                                 ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 1.594 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0]                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.052      ; 1.730      ;
; 1.594 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.052      ; 1.730      ;
; 1.594 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.052      ; 1.730      ;
; 1.594 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.052      ; 1.730      ;
; 1.594 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[4]                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.052      ; 1.730      ;
; 1.594 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[5]                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.052      ; 1.730      ;
; 1.594 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[6]                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.052      ; 1.730      ;
; 1.594 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.052      ; 1.730      ;
; 1.594 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[9]                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.052      ; 1.730      ;
; 1.594 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[10]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.052      ; 1.730      ;
; 1.594 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[11]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.052      ; 1.730      ;
; 1.594 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.052      ; 1.730      ;
; 1.594 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.052      ; 1.730      ;
; 1.594 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.052      ; 1.730      ;
; 1.594 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[15]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.052      ; 1.730      ;
; 1.594 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[8]                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.052      ; 1.730      ;
; 1.594 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[14]                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.052      ; 1.730      ;
; 1.594 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][14]                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.052      ; 1.730      ;
; 1.594 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[6]                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.052      ; 1.730      ;
; 1.594 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][6]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.052      ; 1.730      ;
; 1.594 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][6]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.052      ; 1.730      ;
; 1.594 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[10]                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.053      ; 1.731      ;
; 1.594 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][10]                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.053      ; 1.731      ;
; 1.594 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.053      ; 1.731      ;
; 1.594 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][2]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.052      ; 1.730      ;
; 1.594 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[7]                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.052      ; 1.730      ;
; 1.594 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][7]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.052      ; 1.730      ;
; 1.594 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][7]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.052      ; 1.730      ;
; 1.594 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][5]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.053      ; 1.731      ;
; 1.594 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.053      ; 1.731      ;
; 1.594 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[4]                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.052      ; 1.730      ;
; 1.594 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][4]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.052      ; 1.730      ;
; 1.594 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][4]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.052      ; 1.730      ;
; 1.594 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][9]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.053      ; 1.731      ;
; 1.594 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.053      ; 1.731      ;
; 1.595 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.051      ; 1.730      ;
; 1.595 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.051      ; 1.730      ;
; 1.595 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.051      ; 1.730      ;
; 1.595 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|read_latency_shift_reg[0]                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.051      ; 1.730      ;
; 1.595 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[1]                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.052      ; 1.731      ;
; 1.595 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[0]                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.052      ; 1.731      ;
; 1.595 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][107]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.051      ; 1.730      ;
; 1.595 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.051      ; 1.730      ;
; 1.595 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][107]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.051      ; 1.730      ;
; 1.595 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.051      ; 1.730      ;
; 1.595 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[1]                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.051      ; 1.730      ;
; 1.595 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[0]                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.051      ; 1.730      ;
; 1.595 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[0]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.051      ; 1.730      ;
; 1.595 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.052      ; 1.731      ;
; 1.595 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.052      ; 1.731      ;
; 1.595 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.052      ; 1.731      ;
; 1.595 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.052      ; 1.731      ;
; 1.595 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.052      ; 1.731      ;
; 1.595 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.050      ; 1.729      ;
; 1.595 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[8]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.050      ; 1.729      ;
; 1.595 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[8]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.050      ; 1.729      ;
; 1.595 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.051      ; 1.730      ;
; 1.595 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 1.728      ;
; 1.595 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|force_reload                                                                                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.052      ; 1.731      ;
; 1.595 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 1.728      ;
; 1.595 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[2]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.050      ; 1.729      ;
; 1.595 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[0]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.050      ; 1.729      ;
; 1.595 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[1]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.050      ; 1.729      ;
; 1.595 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[2]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 1.728      ;
; 1.595 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[3]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.050      ; 1.729      ;
; 1.595 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.050      ; 1.729      ;
; 1.595 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[4]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.050      ; 1.729      ;
; 1.595 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[5]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.050      ; 1.729      ;
; 1.595 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.050      ; 1.729      ;
; 1.595 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[6]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.050      ; 1.729      ;
; 1.595 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.051      ; 1.730      ;
; 1.595 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[7]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.051      ; 1.730      ;
; 1.595 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.050      ; 1.729      ;
; 1.595 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[9]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.050      ; 1.729      ;
; 1.595 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[10]                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.050      ; 1.729      ;
; 1.595 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[11]                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.050      ; 1.729      ;
; 1.595 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.047      ; 1.726      ;
; 1.595 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[12]                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.050      ; 1.729      ;
; 1.595 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[13]                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.050      ; 1.729      ;
; 1.595 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[14]                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.050      ; 1.729      ;
; 1.595 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.051      ; 1.730      ;
; 1.595 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[15]                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.051      ; 1.730      ;
; 1.595 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[0]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.052      ; 1.731      ;
; 1.595 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[1]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.050      ; 1.729      ;
; 1.595 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[3]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.050      ; 1.729      ;
; 1.595 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[5]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.050      ; 1.729      ;
; 1.595 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[4]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.050      ; 1.729      ;
; 1.595 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[6]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.050      ; 1.729      ;
; 1.595 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[7]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.050      ; 1.729      ;
; 1.595 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[11]                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.050      ; 1.729      ;
; 1.595 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[9]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.050      ; 1.729      ;
; 1.595 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[10]                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.050      ; 1.729      ;
; 1.595 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[14]                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.050      ; 1.729      ;
; 1.595 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[12]                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.050      ; 1.729      ;
; 1.595 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[13]                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.050      ; 1.729      ;
; 1.595 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[15]                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.050      ; 1.729      ;
; 1.595 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_is_running                                                                                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.051      ; 1.730      ;
; 1.595 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[8]                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.052      ; 1.731      ;
; 1.595 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[24]                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.052      ; 1.731      ;
; 1.595 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[8]                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.052      ; 1.731      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                              ; To Node                                                                                                                                                                                                                                                               ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 2.055 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|rst2                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 2.185      ;
; 2.055 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write1                                                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 2.185      ;
; 2.055 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|t_dav                                                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 2.185      ;
; 2.055 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write2                                                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 2.185      ;
; 2.055 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|t_ena                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 2.185      ;
; 2.055 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 2.190      ;
; 2.055 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[18]                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 2.190      ;
; 2.055 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate1                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 2.185      ;
; 2.055 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate2                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 2.185      ;
; 2.055 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|t_pause                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 2.185      ;
; 2.055 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 2.190      ;
; 2.055 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 2.190      ;
; 2.055 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[22]                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 2.190      ;
; 2.055 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0]                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 2.187      ;
; 2.055 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1]                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 2.187      ;
; 2.055 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2]                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 2.187      ;
; 2.055 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3]                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 2.187      ;
; 2.055 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4]                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 2.187      ;
; 2.055 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 2.187      ;
; 2.055 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 2.187      ;
; 2.055 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 2.187      ;
; 2.055 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 2.187      ;
; 2.055 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 2.187      ;
; 2.055 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 2.187      ;
; 2.055 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 2.187      ;
; 2.055 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 2.190      ;
; 2.055 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 2.190      ;
; 2.055 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 2.190      ;
; 2.055 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 2.190      ;
; 2.056 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[0][108]                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 2.190      ;
; 2.056 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[15]                                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 2.191      ;
; 2.056 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[10]                                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 2.190      ;
; 2.056 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 2.186      ;
; 2.056 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 2.190      ;
; 2.056 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|av_waitrequest                                                                                                                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 2.191      ;
; 2.056 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 2.191      ;
; 2.056 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 2.191      ;
; 2.056 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 2.191      ;
; 2.056 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_ctrl_avalon_slave_0_translator|av_readdata_pre[0]                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 2.190      ;
; 2.056 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|read_0                                                                                                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 2.191      ;
; 2.056 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 2.187      ;
; 2.056 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 2.187      ;
; 2.056 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 2.187      ;
; 2.056 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 2.187      ;
; 2.056 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 2.187      ;
; 2.056 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 2.187      ;
; 2.056 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 2.187      ;
; 2.056 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 2.187      ;
; 2.056 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 2.190      ;
; 2.056 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 2.190      ;
; 2.056 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 2.190      ;
; 2.056 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 2.190      ;
; 2.056 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 2.190      ;
; 2.056 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 2.190      ;
; 2.056 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 2.190      ;
; 2.056 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|fifo_wr                                                                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 2.191      ;
; 2.056 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 2.190      ;
; 2.056 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 2.190      ;
; 2.056 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 2.189      ;
; 2.056 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 2.189      ;
; 2.056 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_ctrl_avalon_slave_0_translator|wait_latency_counter[0]                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 2.189      ;
; 2.056 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_ctrl_avalon_slave_0_translator|wait_latency_counter[1]                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 2.189      ;
; 2.056 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_ctrl_avalon_slave_0_translator|read_latency_shift_reg[0]                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 2.189      ;
; 2.056 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 2.188      ;
; 2.056 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 2.188      ;
; 2.056 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 2.188      ;
; 2.056 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 2.190      ;
; 2.056 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 2.190      ;
; 2.056 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 2.190      ;
; 2.056 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 2.189      ;
; 2.056 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 2.191      ;
; 2.056 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 2.191      ;
; 2.056 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|data_to_cpu[8]                                                                                                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 2.190      ;
; 2.056 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_touch_spi_spi_control_port_translator|av_readdata_pre[8]                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 2.190      ;
; 2.056 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 2.190      ;
; 2.056 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 2.190      ;
; 2.056 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 2.190      ;
; 2.056 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 2.190      ;
; 2.056 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|woverflow                                                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 2.191      ;
; 2.056 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 2.190      ;
; 2.056 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 2.191      ;
; 2.056 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 2.189      ;
; 2.056 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 2.190      ;
; 2.056 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 2.190      ;
; 2.056 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_touch_spi_spi_control_port_translator|av_readdata_pre[6]                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 2.190      ;
; 2.056 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6]                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 2.190      ;
; 2.056 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 2.190      ;
; 2.056 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[17]                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 2.186      ;
; 2.056 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 2.190      ;
; 2.056 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 2.190      ;
; 2.056 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[10]                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 2.190      ;
; 2.056 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[10]                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 2.190      ;
; 2.056 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 2.190      ;
; 2.056 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 2.190      ;
; 2.056 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 2.190      ;
; 2.056 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2]                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 2.190      ;
; 2.056 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 2.189      ;
; 2.056 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 2.189      ;
; 2.056 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_touch_spi_spi_control_port_translator|av_readdata_pre[2]                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 2.189      ;
; 2.056 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 2.189      ;
+-------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                     ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                                                                 ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a12~porta_address_reg0 ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a12~porta_we_reg       ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a13~porta_address_reg0 ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a13~porta_we_reg       ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a14~porta_address_reg0 ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a14~porta_we_reg       ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a4~porta_address_reg0  ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a4~porta_we_reg        ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a6~porta_address_reg0  ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a6~porta_we_reg        ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a0~porta_address_reg0  ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a0~porta_we_reg        ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a10~porta_address_reg0 ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a10~porta_we_reg       ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a9~porta_address_reg0  ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a9~porta_we_reg        ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a11~porta_address_reg0 ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a11~porta_we_reg       ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a12~porta_bytena_reg0  ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a13~porta_bytena_reg0  ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a13~porta_datain_reg0  ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a14~porta_bytena_reg0  ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a14~porta_datain_reg0  ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a4~porta_bytena_reg0   ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a6~porta_bytena_reg0   ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a6~porta_datain_reg0   ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_l022:auto_generated|ram_block1a12~porta_address_reg0               ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_l022:auto_generated|ram_block1a12~porta_we_reg                     ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_l022:auto_generated|ram_block1a2~porta_address_reg0                ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_l022:auto_generated|ram_block1a2~porta_we_reg                      ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_l022:auto_generated|ram_block1a4~porta_address_reg0                ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_l022:auto_generated|ram_block1a4~porta_we_reg                      ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a0~porta_bytena_reg0   ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a10~porta_bytena_reg0  ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a10~porta_datain_reg0  ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a14~portb_address_reg0 ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a15~porta_address_reg0 ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a15~porta_we_reg       ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a1~porta_address_reg0  ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a1~porta_we_reg        ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a3~porta_address_reg0  ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a3~porta_we_reg        ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a5~porta_address_reg0  ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a5~porta_we_reg        ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a7~porta_address_reg0  ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a7~porta_we_reg        ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a8~porta_address_reg0  ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a8~porta_we_reg        ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a9~porta_bytena_reg0   ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a9~porta_datain_reg0   ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_l022:auto_generated|ram_block1a0~porta_address_reg0                ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_l022:auto_generated|ram_block1a0~porta_we_reg                      ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_l022:auto_generated|ram_block1a10~porta_address_reg0               ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_l022:auto_generated|ram_block1a10~porta_we_reg                     ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_l022:auto_generated|ram_block1a14~porta_address_reg0               ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_l022:auto_generated|ram_block1a14~porta_we_reg                     ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_l022:auto_generated|ram_block1a6~porta_address_reg0                ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_l022:auto_generated|ram_block1a6~porta_we_reg                      ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_l022:auto_generated|ram_block1a8~porta_address_reg0                ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_l022:auto_generated|ram_block1a8~porta_we_reg                      ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a10~portb_address_reg0 ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a11~porta_bytena_reg0  ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a11~porta_datain_reg0  ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a12~portb_address_reg0 ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a13~portb_address_reg0 ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a2~porta_address_reg0  ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a2~porta_we_reg        ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a4~portb_address_reg0  ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a6~portb_address_reg0  ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_l022:auto_generated|ram_block1a12~porta_bytena_reg0                ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_l022:auto_generated|ram_block1a12~porta_datain_reg0                ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_l022:auto_generated|ram_block1a2~porta_bytena_reg0                 ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_l022:auto_generated|ram_block1a2~porta_datain_reg0                 ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_l022:auto_generated|ram_block1a4~porta_bytena_reg0                 ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_l022:auto_generated|ram_block1a4~porta_datain_reg0                 ;
; 9.211 ; 9.441        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a0~portb_address_reg0  ;
; 9.211 ; 9.441        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a14~portb_datain_reg0  ;
; 9.211 ; 9.441        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a15~porta_bytena_reg0  ;
; 9.211 ; 9.441        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a15~porta_datain_reg0  ;
; 9.211 ; 9.441        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a1~porta_bytena_reg0   ;
; 9.211 ; 9.441        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a1~porta_datain_reg0   ;
; 9.211 ; 9.441        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a3~porta_bytena_reg0   ;
; 9.211 ; 9.441        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a3~porta_datain_reg0   ;
; 9.211 ; 9.441        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a5~porta_bytena_reg0   ;
; 9.211 ; 9.441        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a5~porta_datain_reg0   ;
; 9.211 ; 9.441        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a7~porta_bytena_reg0   ;
; 9.211 ; 9.441        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a7~porta_datain_reg0   ;
; 9.211 ; 9.441        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a8~porta_bytena_reg0   ;
; 9.211 ; 9.441        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a8~porta_datain_reg0   ;
; 9.211 ; 9.441        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_0e22:auto_generated|ram_block1a9~portb_address_reg0  ;
; 9.211 ; 9.441        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_l022:auto_generated|ram_block1a0~porta_bytena_reg0                 ;
; 9.211 ; 9.441        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_l022:auto_generated|ram_block1a0~porta_datain_reg0                 ;
; 9.211 ; 9.441        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_l022:auto_generated|ram_block1a10~porta_bytena_reg0                ;
; 9.211 ; 9.441        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_l022:auto_generated|ram_block1a10~porta_datain_reg0                ;
; 9.211 ; 9.441        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_l022:auto_generated|ram_block1a12~portb_address_reg0               ;
; 9.211 ; 9.441        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_l022:auto_generated|ram_block1a14~porta_bytena_reg0                ;
; 9.211 ; 9.441        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_l022:auto_generated|ram_block1a14~porta_datain_reg0                ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                      ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.748 ; 9.978        ; 0.230          ; Low Pulse Width  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_data_module:DE0_LT24_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a17~porta_address_reg0                                                                                                                                          ;
; 9.748 ; 9.978        ; 0.230          ; Low Pulse Width  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_data_module:DE0_LT24_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a17~porta_we_reg                                                                                                                                                ;
; 9.749 ; 9.979        ; 0.230          ; Low Pulse Width  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_bht_module:DE0_LT24_SOPC_CPU_bht|altsyncram:the_altsyncram|altsyncram_s1h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                   ;
; 9.749 ; 9.979        ; 0.230          ; Low Pulse Width  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_bht_module:DE0_LT24_SOPC_CPU_bht|altsyncram:the_altsyncram|altsyncram_s1h1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                         ;
; 9.749 ; 9.979        ; 0.230          ; Low Pulse Width  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_data_module:DE0_LT24_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_address_reg0                                                                                                                                           ;
; 9.749 ; 9.979        ; 0.230          ; Low Pulse Width  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_data_module:DE0_LT24_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_we_reg                                                                                                                                                 ;
; 9.749 ; 9.979        ; 0.230          ; Low Pulse Width  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_data_module:DE0_LT24_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                                           ;
; 9.749 ; 9.979        ; 0.230          ; Low Pulse Width  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_data_module:DE0_LT24_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_we_reg                                                                                                                                                 ;
; 9.749 ; 9.979        ; 0.230          ; Low Pulse Width  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_nios2_ocimem:the_DE0_LT24_SOPC_CPU_nios2_ocimem|DE0_LT24_SOPC_CPU_ociram_sp_ram_module:DE0_LT24_SOPC_CPU_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_6q81:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.749 ; 9.979        ; 0.230          ; Low Pulse Width  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_nios2_ocimem:the_DE0_LT24_SOPC_CPU_nios2_ocimem|DE0_LT24_SOPC_CPU_ociram_sp_ram_module:DE0_LT24_SOPC_CPU_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_6q81:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.749 ; 9.979        ; 0.230          ; Low Pulse Width  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_nios2_ocimem:the_DE0_LT24_SOPC_CPU_nios2_ocimem|DE0_LT24_SOPC_CPU_ociram_sp_ram_module:DE0_LT24_SOPC_CPU_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_6q81:auto_generated|ram_block1a8~porta_address_reg0 ;
; 9.749 ; 9.979        ; 0.230          ; Low Pulse Width  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_nios2_ocimem:the_DE0_LT24_SOPC_CPU_nios2_ocimem|DE0_LT24_SOPC_CPU_ociram_sp_ram_module:DE0_LT24_SOPC_CPU_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_6q81:auto_generated|ram_block1a8~porta_we_reg       ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_bht_module:DE0_LT24_SOPC_CPU_bht|altsyncram:the_altsyncram|altsyncram_s1h1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                   ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_bht_module:DE0_LT24_SOPC_CPU_bht|altsyncram:the_altsyncram|altsyncram_s1h1:auto_generated|ram_block1a0~portb_re_reg                                                                                                                                                         ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_victim_module:DE0_LT24_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                       ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_victim_module:DE0_LT24_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                             ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_data_module:DE0_LT24_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                           ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_data_module:DE0_LT24_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                 ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_data_module:DE0_LT24_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a17~porta_datain_reg0                                                                                                                                           ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                             ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                   ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|D_bht_data[0]                                                                                                                                                                                                                                                                                 ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|D_bht_data[1]                                                                                                                                                                                                                                                                                 ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                 ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                                       ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_bht_module:DE0_LT24_SOPC_CPU_bht|altsyncram:the_altsyncram|altsyncram_s1h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                    ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_tag_module:DE0_LT24_SOPC_CPU_dc_tag|altsyncram:the_altsyncram|altsyncram_qmg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                             ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_tag_module:DE0_LT24_SOPC_CPU_dc_tag|altsyncram:the_altsyncram|altsyncram_qmg1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                   ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_victim_module:DE0_LT24_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                       ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_victim_module:DE0_LT24_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~portb_re_reg                                                                                                                                             ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_data_module:DE0_LT24_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_datain_reg0                                                                                                                                            ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_data_module:DE0_LT24_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                                                            ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                             ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~portb_re_reg                                                                                                                                                   ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_nios2_ocimem:the_DE0_LT24_SOPC_CPU_nios2_ocimem|DE0_LT24_SOPC_CPU_ociram_sp_ram_module:DE0_LT24_SOPC_CPU_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_6q81:auto_generated|ram_block1a0~porta_bytena_reg0  ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_nios2_ocimem:the_DE0_LT24_SOPC_CPU_nios2_ocimem|DE0_LT24_SOPC_CPU_ociram_sp_ram_module:DE0_LT24_SOPC_CPU_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_6q81:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_nios2_ocimem:the_DE0_LT24_SOPC_CPU_nios2_ocimem|DE0_LT24_SOPC_CPU_ociram_sp_ram_module:DE0_LT24_SOPC_CPU_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_6q81:auto_generated|ram_block1a8~porta_bytena_reg0  ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_nios2_ocimem:the_DE0_LT24_SOPC_CPU_nios2_ocimem|DE0_LT24_SOPC_CPU_ociram_sp_ram_module:DE0_LT24_SOPC_CPU_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_6q81:auto_generated|ram_block1a8~porta_datain_reg0  ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_register_bank_a_module:DE0_LT24_SOPC_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_sfg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                           ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_register_bank_a_module:DE0_LT24_SOPC_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_sfg1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                 ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_data_module:DE0_LT24_SOPC_CPU_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|ram_block1a17~porta_address_reg0                                                                                                                                          ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_data_module:DE0_LT24_SOPC_CPU_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|ram_block1a17~porta_we_reg                                                                                                                                                ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_tag_module:DE0_LT24_SOPC_CPU_dc_tag|altsyncram:the_altsyncram|altsyncram_qmg1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                             ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_victim_module:DE0_LT24_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                        ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_data_module:DE0_LT24_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                            ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_data_module:DE0_LT24_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~portb_address_reg0                                                                                                                                           ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_data_module:DE0_LT24_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~portb_re_reg                                                                                                                                                 ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_data_module:DE0_LT24_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~portb_address_reg0                                                                                                                                           ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_data_module:DE0_LT24_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~portb_re_reg                                                                                                                                                 ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                              ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_register_bank_a_module:DE0_LT24_SOPC_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_sfg1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                           ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_register_bank_b_module:DE0_LT24_SOPC_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_tfg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                           ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_register_bank_b_module:DE0_LT24_SOPC_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_tfg1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                 ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_datain_reg0                                                                  ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                 ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                                       ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_data_module:DE0_LT24_SOPC_CPU_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                           ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_data_module:DE0_LT24_SOPC_CPU_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                 ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_tag_module:DE0_LT24_SOPC_CPU_dc_tag|altsyncram:the_altsyncram|altsyncram_qmg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                              ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_data_module:DE0_LT24_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                           ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_data_module:DE0_LT24_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~portb_re_reg                                                                                                                                                 ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_data_module:DE0_LT24_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a17~portb_address_reg0                                                                                                                                          ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_data_module:DE0_LT24_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a17~portb_re_reg                                                                                                                                                ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_register_bank_a_module:DE0_LT24_SOPC_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_sfg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                            ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_register_bank_b_module:DE0_LT24_SOPC_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_tfg1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                           ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~portb_address_reg0                                                                 ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                              ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                              ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                              ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                              ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                              ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                              ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                              ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                              ;
; 9.754 ; 9.984        ; 0.230          ; Low Pulse Width  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_data_module:DE0_LT24_SOPC_CPU_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|ram_block1a17~porta_datain_reg0                                                                                                                                           ;
; 9.754 ; 9.984        ; 0.230          ; Low Pulse Width  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_register_bank_b_module:DE0_LT24_SOPC_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_tfg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                            ;
; 9.754 ; 9.984        ; 0.230          ; Low Pulse Width  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_datain_reg0                                                                  ;
; 9.755 ; 9.985        ; 0.230          ; Low Pulse Width  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_data_module:DE0_LT24_SOPC_CPU_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                            ;
; 9.755 ; 9.985        ; 0.230          ; Low Pulse Width  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~portb_address_reg0                                                                 ;
; 9.756 ; 9.986        ; 0.230          ; Low Pulse Width  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_data_module:DE0_LT24_SOPC_CPU_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                           ;
; 9.756 ; 9.986        ; 0.230          ; Low Pulse Width  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_data_module:DE0_LT24_SOPC_CPU_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|ram_block1a17~portb_address_reg0                                                                                                                                          ;
; 9.780 ; 10.010       ; 0.230          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_data_module:DE0_LT24_SOPC_CPU_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                           ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_ctrl_dc_addr_inv                                                                                                                                                                                                                                                                            ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_ctrl_dc_index_inv                                                                                                                                                                                                                                                                           ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_ctrl_ld_bypass                                                                                                                                                                                                                                                                              ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_ctrl_ld_st_bypass                                                                                                                                                                                                                                                                           ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_ctrl_st                                                                                                                                                                                                                                                                                     ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_ctrl_st_bypass                                                                                                                                                                                                                                                                              ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_fill_active                                                                                                                                                                                                                                                                              ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_fill_need_extra_stall                                                                                                                                                                                                                                                                    ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_hit                                                                                                                                                                                                                                                                                      ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_rd_last_transfer_d1                                                                                                                                                                                                                                                                      ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_st_data[19]                                                                                                                                                                                                                                                                              ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_st_data[21]                                                                                                                                                                                                                                                                              ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_st_data[23]                                                                                                                                                                                                                                                                              ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_valid_st_bypass_hit                                                                                                                                                                                                                                                                      ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_valid_st_cache_hit                                                                                                                                                                                                                                                                       ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_want_fill                                                                                                                                                                                                                                                                                ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_active                                                                                                                                                                                                                                                                                ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_xfer_rd_addr_active                                                                                                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.303 ; 49.519       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                    ;
; 49.303 ; 49.519       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|tdo                                                                                                                                                                        ;
; 49.304 ; 49.520       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                             ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[4]                                                                                                                                                                                                                                  ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[5]                                                                                                                                                                                                                                  ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[6]                                                                                                                                                                                                                                  ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[7]                                                                                                                                                                                                                                  ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[8]                                                                                                                                                                                                                                  ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[9]                                                                                                                                                                                                                                  ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                            ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                            ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                            ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[0]  ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[10] ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[11] ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[12] ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[13] ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[14] ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[15] ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[35] ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[36] ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[37] ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[8]  ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[9]  ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[0]                                                                                                                                                                   ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[1]                                                                                                                                                                   ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[2]                                                                                                                                                                   ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[3]                                                                                                                                                                   ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[4]                                                                                                                                                                   ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[5]                                                                                                                                                                   ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[6]                                                                                                                                                                   ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[7]                                                                                                                                                                   ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[8]                                                                                                                                                                   ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[9]                                                                                                                                                                   ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|read                                                                                                                                                                       ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|read_req                                                                                                                                                                   ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|state                                                                                                                                                                      ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                  ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[10]                                                                                                                                                               ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                            ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[0]                                                                                                                                                                   ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[5]                                                                                                                                                                   ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[6]                                                                                                                                                                   ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[7]                                                                                                                                                                   ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write                                                                                                                                                                      ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                              ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write_valid                                                                                                                                                                ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                                                                                                  ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[10]                                                                                                                                                                                                                                 ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[11]                                                                                                                                                                                                                                 ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[12]                                                                                                                                                                                                                                 ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[1]                                                                                                                                                                                                                                  ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[2]                                                                                                                                                                                                                                  ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[3]                                                                                                                                                                                                                                  ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                         ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                              ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                              ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                              ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                              ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                   ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                   ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                   ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                   ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                   ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                   ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                     ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                     ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                     ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                  ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                  ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                  ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                  ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                  ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                  ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                  ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                  ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                  ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                  ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]                                      ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]                                      ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]                                      ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]                                      ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                      ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                            ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                              ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                              ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                              ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                              ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                              ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                             ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                             ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                             ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                             ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                             ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                             ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                              ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                              ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                              ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                      ; Clock Edge ; Target                                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.781 ; 49.997       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_is_running                                                                                                                                                           ;
; 49.781 ; 49.997       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[16]                                                                                                                                                         ;
; 49.781 ; 49.997       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[18]                                                                                                                                                         ;
; 49.781 ; 49.997       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[19]                                                                                                                                                         ;
; 49.781 ; 49.997       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[20]                                                                                                                                                         ;
; 49.781 ; 49.997       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[22]                                                                                                                                                         ;
; 49.781 ; 49.997       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[24]                                                                                                                                                         ;
; 49.781 ; 49.997       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[27]                                                                                                                                                         ;
; 49.781 ; 49.997       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[28]                                                                                                                                                         ;
; 49.781 ; 49.997       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[29]                                                                                                                                                         ;
; 49.781 ; 49.997       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[30]                                                                                                                                                         ;
; 49.781 ; 49.997       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[31]                                                                                                                                                         ;
; 49.781 ; 49.997       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|delayed_unxcounter_is_zeroxx0                                                                                                                                                ;
; 49.781 ; 49.997       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|force_reload                                                                                                                                                                 ;
; 49.781 ; 49.997       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0]                                                                                                                                                          ;
; 49.781 ; 49.997       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[10]                                                                                                                                                         ;
; 49.781 ; 49.997       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[11]                                                                                                                                                         ;
; 49.781 ; 49.997       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12]                                                                                                                                                         ;
; 49.781 ; 49.997       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13]                                                                                                                                                         ;
; 49.781 ; 49.997       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14]                                                                                                                                                         ;
; 49.781 ; 49.997       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[15]                                                                                                                                                         ;
; 49.781 ; 49.997       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]                                                                                                                                                          ;
; 49.781 ; 49.997       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]                                                                                                                                                          ;
; 49.781 ; 49.997       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]                                                                                                                                                          ;
; 49.781 ; 49.997       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[4]                                                                                                                                                          ;
; 49.781 ; 49.997       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[5]                                                                                                                                                          ;
; 49.781 ; 49.997       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[6]                                                                                                                                                          ;
; 49.781 ; 49.997       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]                                                                                                                                                          ;
; 49.781 ; 49.997       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[8]                                                                                                                                                          ;
; 49.781 ; 49.997       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[9]                                                                                                                                                          ;
; 49.781 ; 49.997       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[10]                                                                                                                                                        ;
; 49.781 ; 49.997       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[11]                                                                                                                                                        ;
; 49.781 ; 49.997       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[12]                                                                                                                                                        ;
; 49.781 ; 49.997       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[13]                                                                                                                                                        ;
; 49.781 ; 49.997       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[14]                                                                                                                                                        ;
; 49.781 ; 49.997       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[15]                                                                                                                                                        ;
; 49.781 ; 49.997       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[1]                                                                                                                                                         ;
; 49.781 ; 49.997       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[2]                                                                                                                                                         ;
; 49.781 ; 49.997       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[3]                                                                                                                                                         ;
; 49.781 ; 49.997       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[4]                                                                                                                                                         ;
; 49.781 ; 49.997       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[5]                                                                                                                                                         ;
; 49.781 ; 49.997       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[6]                                                                                                                                                         ;
; 49.781 ; 49.997       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[7]                                                                                                                                                         ;
; 49.781 ; 49.997       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[8]                                                                                                                                                         ;
; 49.781 ; 49.997       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[9]                                                                                                                                                         ;
; 49.781 ; 49.997       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[10]                                                                                                                                                        ;
; 49.781 ; 49.997       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[2]                                                                                                                                                         ;
; 49.781 ; 49.997       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[4]                                                                                                                                                                  ;
; 49.781 ; 49.997       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[6]                                                                                                                                                                  ;
; 49.781 ; 49.997       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|timeout_occurred                                                                                                                                                             ;
; 49.781 ; 49.997       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][107]                                                                                            ;
; 49.781 ; 49.997       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][108]                                                                                            ;
; 49.781 ; 49.997       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][107]                                                                                            ;
; 49.781 ; 49.997       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[0]                                                                                            ;
; 49.781 ; 49.997       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]                                                                                            ;
; 49.781 ; 49.997       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                    ;
; 49.781 ; 49.997       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;
; 49.781 ; 49.997       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                    ;
; 49.781 ; 49.997       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                    ;
; 49.781 ; 49.997       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                    ;
; 49.781 ; 49.997       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;
; 49.781 ; 49.997       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|read_latency_shift_reg[0]                                                                         ;
; 49.781 ; 49.997       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[0]                                                                           ;
; 49.781 ; 49.997       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[1]                                                                           ;
; 49.782 ; 49.998       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_KEY:key|readdata[0]                                                                                                                                                                      ;
; 49.782 ; 49.998       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|control_register[0]                                                                                                                                                          ;
; 49.782 ; 49.998       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|control_register[1]                                                                                                                                                          ;
; 49.782 ; 49.998       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|control_register[2]                                                                                                                                                          ;
; 49.782 ; 49.998       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|control_register[3]                                                                                                                                                          ;
; 49.782 ; 49.998       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[0]                                                                                                                                                          ;
; 49.782 ; 49.998       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[10]                                                                                                                                                         ;
; 49.782 ; 49.998       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[11]                                                                                                                                                         ;
; 49.782 ; 49.998       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[12]                                                                                                                                                         ;
; 49.782 ; 49.998       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[13]                                                                                                                                                         ;
; 49.782 ; 49.998       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[14]                                                                                                                                                         ;
; 49.782 ; 49.998       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[15]                                                                                                                                                         ;
; 49.782 ; 49.998       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[17]                                                                                                                                                         ;
; 49.782 ; 49.998       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[1]                                                                                                                                                          ;
; 49.782 ; 49.998       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[21]                                                                                                                                                         ;
; 49.782 ; 49.998       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[23]                                                                                                                                                         ;
; 49.782 ; 49.998       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[25]                                                                                                                                                         ;
; 49.782 ; 49.998       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[26]                                                                                                                                                         ;
; 49.782 ; 49.998       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[2]                                                                                                                                                          ;
; 49.782 ; 49.998       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[3]                                                                                                                                                          ;
; 49.782 ; 49.998       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[4]                                                                                                                                                          ;
; 49.782 ; 49.998       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[5]                                                                                                                                                          ;
; 49.782 ; 49.998       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[6]                                                                                                                                                          ;
; 49.782 ; 49.998       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[7]                                                                                                                                                          ;
; 49.782 ; 49.998       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[8]                                                                                                                                                          ;
; 49.782 ; 49.998       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[9]                                                                                                                                                          ;
; 49.782 ; 49.998       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[16]                                                                                                                                                         ;
; 49.782 ; 49.998       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17]                                                                                                                                                         ;
; 49.782 ; 49.998       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18]                                                                                                                                                         ;
; 49.782 ; 49.998       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[19]                                                                                                                                                         ;
; 49.782 ; 49.998       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[20]                                                                                                                                                         ;
; 49.782 ; 49.998       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[21]                                                                                                                                                         ;
; 49.782 ; 49.998       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[22]                                                                                                                                                         ;
; 49.782 ; 49.998       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[23]                                                                                                                                                         ;
; 49.782 ; 49.998       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[24]                                                                                                                                                         ;
; 49.782 ; 49.998       ; 0.216          ; High Pulse Width ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Rise       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[25]                                                                                                                                                         ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                          ;
+---------------------+---------------------+--------+-------+------------+--------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall  ; Clock Edge ; Clock Reference                            ;
+---------------------+---------------------+--------+-------+------------+--------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; 1.571  ; 2.394 ; Rise       ; CLOCK_50                                   ;
;  GPIO_2[0]          ; CLOCK_50            ; 1.355  ; 2.229 ; Rise       ; CLOCK_50                                   ;
;  GPIO_2[2]          ; CLOCK_50            ; 1.115  ; 1.928 ; Rise       ; CLOCK_50                                   ;
;  GPIO_2[3]          ; CLOCK_50            ; 1.571  ; 2.394 ; Rise       ; CLOCK_50                                   ;
; G_SENSOR_INT        ; CLOCK_50            ; -0.075 ; 0.474 ; Rise       ; CLOCK_50                                   ;
; KEY[*]              ; CLOCK_50            ; 2.521  ; 3.147 ; Rise       ; CLOCK_50                                   ;
;  KEY[1]             ; CLOCK_50            ; 2.521  ; 3.147 ; Rise       ; CLOCK_50                                   ;
; DRAM_DQ[*]          ; CLOCK_50            ; 0.624  ; 1.175 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 0.624  ; 1.175 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 0.624  ; 1.175 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 0.607  ; 1.156 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 0.619  ; 1.170 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 0.614  ; 1.165 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 0.611  ; 1.162 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 0.611  ; 1.162 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 0.608  ; 1.157 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 0.606  ; 1.155 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 0.606  ; 1.155 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 0.606  ; 1.155 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 0.606  ; 1.155 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 0.609  ; 1.158 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 0.606  ; 1.155 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 0.606  ; 1.155 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 0.614  ; 1.165 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; LT24_ADC_BUSY       ; CLOCK_50            ; 1.141  ; 1.618 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; LT24_ADC_DOUT       ; CLOCK_50            ; 2.406  ; 3.180 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; LT24_ADC_PENIRQ_N   ; CLOCK_50            ; 1.606  ; 2.073 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; KEY[*]              ; CLOCK_50            ; 2.533  ; 3.343 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ;
;  KEY[0]             ; CLOCK_50            ; 2.533  ; 3.343 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.972  ; 1.425 ; Rise       ; altera_reserved_tck                        ;
; altera_reserved_tms ; altera_reserved_tck ; 3.740  ; 4.275 ; Rise       ; altera_reserved_tck                        ;
+---------------------+---------------------+--------+-------+------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                            ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                            ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; -0.843 ; -1.631 ; Rise       ; CLOCK_50                                   ;
;  GPIO_2[0]          ; CLOCK_50            ; -1.016 ; -1.833 ; Rise       ; CLOCK_50                                   ;
;  GPIO_2[2]          ; CLOCK_50            ; -0.897 ; -1.693 ; Rise       ; CLOCK_50                                   ;
;  GPIO_2[3]          ; CLOCK_50            ; -0.843 ; -1.631 ; Rise       ; CLOCK_50                                   ;
; G_SENSOR_INT        ; CLOCK_50            ; 0.439  ; -0.069 ; Rise       ; CLOCK_50                                   ;
; KEY[*]              ; CLOCK_50            ; -0.463 ; -0.817 ; Rise       ; CLOCK_50                                   ;
;  KEY[1]             ; CLOCK_50            ; -0.463 ; -0.817 ; Rise       ; CLOCK_50                                   ;
; DRAM_DQ[*]          ; CLOCK_50            ; -0.299 ; -0.848 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -0.316 ; -0.867 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -0.316 ; -0.867 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -0.301 ; -0.850 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -0.311 ; -0.862 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -0.306 ; -0.857 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -0.303 ; -0.854 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -0.303 ; -0.854 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -0.302 ; -0.851 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -0.300 ; -0.849 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -0.300 ; -0.849 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -0.299 ; -0.848 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -0.299 ; -0.848 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -0.303 ; -0.852 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -0.299 ; -0.848 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -0.299 ; -0.848 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -0.306 ; -0.857 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; LT24_ADC_BUSY       ; CLOCK_50            ; -0.784 ; -1.257 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; LT24_ADC_DOUT       ; CLOCK_50            ; -1.994 ; -2.752 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; LT24_ADC_PENIRQ_N   ; CLOCK_50            ; -1.003 ; -1.453 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; KEY[*]              ; CLOCK_50            ; -2.116 ; -2.910 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ;
;  KEY[0]             ; CLOCK_50            ; -2.116 ; -2.910 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.892  ; 0.426  ; Rise       ; altera_reserved_tck                        ;
; altera_reserved_tms ; altera_reserved_tck ; 0.097  ; -0.374 ; Rise       ; altera_reserved_tck                        ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                 ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                            ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; 4.342  ; 4.369  ; Rise       ; CLOCK_50                                   ;
;  GPIO_2[1]          ; CLOCK_50            ; 3.405  ; 3.437  ; Rise       ; CLOCK_50                                   ;
;  GPIO_2[5]          ; CLOCK_50            ; 4.342  ; 4.369  ; Rise       ; CLOCK_50                                   ;
; I2C_SCLK            ; CLOCK_50            ; 5.503  ; 5.486  ; Rise       ; CLOCK_50                                   ;
; LT24_CS_N           ; CLOCK_50            ; 4.602  ; 4.695  ; Rise       ; CLOCK_50                                   ;
; LT24_D[*]           ; CLOCK_50            ; 8.535  ; 8.750  ; Rise       ; CLOCK_50                                   ;
;  LT24_D[0]          ; CLOCK_50            ; 8.379  ; 8.436  ; Rise       ; CLOCK_50                                   ;
;  LT24_D[1]          ; CLOCK_50            ; 8.153  ; 8.195  ; Rise       ; CLOCK_50                                   ;
;  LT24_D[2]          ; CLOCK_50            ; 7.585  ; 7.655  ; Rise       ; CLOCK_50                                   ;
;  LT24_D[3]          ; CLOCK_50            ; 7.699  ; 7.790  ; Rise       ; CLOCK_50                                   ;
;  LT24_D[4]          ; CLOCK_50            ; 7.715  ; 7.847  ; Rise       ; CLOCK_50                                   ;
;  LT24_D[5]          ; CLOCK_50            ; 7.567  ; 7.723  ; Rise       ; CLOCK_50                                   ;
;  LT24_D[6]          ; CLOCK_50            ; 8.032  ; 8.199  ; Rise       ; CLOCK_50                                   ;
;  LT24_D[7]          ; CLOCK_50            ; 8.114  ; 8.308  ; Rise       ; CLOCK_50                                   ;
;  LT24_D[8]          ; CLOCK_50            ; 8.451  ; 8.643  ; Rise       ; CLOCK_50                                   ;
;  LT24_D[9]          ; CLOCK_50            ; 8.056  ; 8.193  ; Rise       ; CLOCK_50                                   ;
;  LT24_D[10]         ; CLOCK_50            ; 7.726  ; 7.839  ; Rise       ; CLOCK_50                                   ;
;  LT24_D[11]         ; CLOCK_50            ; 7.837  ; 7.938  ; Rise       ; CLOCK_50                                   ;
;  LT24_D[12]         ; CLOCK_50            ; 8.281  ; 8.420  ; Rise       ; CLOCK_50                                   ;
;  LT24_D[13]         ; CLOCK_50            ; 8.212  ; 8.385  ; Rise       ; CLOCK_50                                   ;
;  LT24_D[14]         ; CLOCK_50            ; 8.535  ; 8.750  ; Rise       ; CLOCK_50                                   ;
;  LT24_D[15]         ; CLOCK_50            ; 8.080  ; 8.243  ; Rise       ; CLOCK_50                                   ;
; LT24_RS             ; CLOCK_50            ; 7.870  ; 7.730  ; Rise       ; CLOCK_50                                   ;
; LT24_WR_N           ; CLOCK_50            ; 4.366  ; 4.442  ; Rise       ; CLOCK_50                                   ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 1.759  ; 1.687  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 1.759  ; 1.687  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 1.692  ; 1.637  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 1.692  ; 1.637  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 1.692  ; 1.637  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 1.694  ; 1.639  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 1.691  ; 1.636  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 1.692  ; 1.637  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 1.689  ; 1.634  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 1.677  ; 1.626  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 1.759  ; 1.687  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 1.752  ; 1.680  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 1.754  ; 1.682  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 1.676  ; 1.625  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 1.692  ; 1.637  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 1.691  ; 1.636  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 1.692  ; 1.637  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 1.757  ; 1.685  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 3.225  ; 2.931  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 1.762  ; 1.690  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.749  ; 1.677  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.749  ; 1.677  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.691  ; 1.636  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.674  ; 1.623  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.759  ; 1.687  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.762  ; 1.690  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.762  ; 1.690  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.690  ; 1.635  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.692  ; 1.637  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.692  ; 1.637  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.693  ; 1.638  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.693  ; 1.638  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.689  ; 1.634  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.693  ; 1.638  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.693  ; 1.638  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.759  ; 1.687  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 1.689  ; 1.634  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 1.689  ; 1.634  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 1.689  ; 1.634  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 1.757  ; 1.685  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 1.757  ; 1.685  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; LT24_ADC_CS_N       ; CLOCK_50            ; 2.906  ; 2.865  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; LT24_ADC_DCLK       ; CLOCK_50            ; 2.560  ; 2.624  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; LT24_ADC_DIN        ; CLOCK_50            ; 2.519  ; 2.577  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; LT24_CS_N           ; CLOCK_50            ; 7.467  ; 7.214  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; LT24_D[*]           ; CLOCK_50            ; 4.204  ; 4.484  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[0]          ; CLOCK_50            ; 3.840  ; 4.077  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[1]          ; CLOCK_50            ; 3.941  ; 4.222  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[2]          ; CLOCK_50            ; 3.363  ; 3.529  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[3]          ; CLOCK_50            ; 3.923  ; 4.154  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[4]          ; CLOCK_50            ; 3.486  ; 3.692  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[5]          ; CLOCK_50            ; 4.072  ; 4.328  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[6]          ; CLOCK_50            ; 3.545  ; 3.715  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[7]          ; CLOCK_50            ; 3.885  ; 4.136  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[8]          ; CLOCK_50            ; 4.204  ; 4.448  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[9]          ; CLOCK_50            ; 3.788  ; 3.981  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[10]         ; CLOCK_50            ; 3.577  ; 3.763  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[11]         ; CLOCK_50            ; 3.567  ; 3.713  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[12]         ; CLOCK_50            ; 3.987  ; 4.180  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[13]         ; CLOCK_50            ; 3.867  ; 4.091  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[14]         ; CLOCK_50            ; 4.196  ; 4.484  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[15]         ; CLOCK_50            ; 3.693  ; 3.908  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; LT24_RESET_N        ; CLOCK_50            ; 2.747  ; 2.844  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; LT24_RS             ; CLOCK_50            ; 5.255  ; 5.203  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; LT24_WR_N           ; CLOCK_50            ; 7.477  ; 7.178  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -3.500 ;        ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -3.529 ; Fall       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[1] ;
; LED[*]              ; CLOCK_50            ; 3.657  ; 3.701  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ;
;  LED[0]             ; CLOCK_50            ; 2.779  ; 2.890  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ;
;  LED[1]             ; CLOCK_50            ; 2.730  ; 2.826  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ;
;  LED[2]             ; CLOCK_50            ; 2.769  ; 2.881  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ;
;  LED[3]             ; CLOCK_50            ; 3.514  ; 3.701  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ;
;  LED[4]             ; CLOCK_50            ; 2.228  ; 2.231  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ;
;  LED[5]             ; CLOCK_50            ; 3.657  ; 3.462  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ;
;  LED[6]             ; CLOCK_50            ; 2.300  ; 2.342  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ;
; altera_reserved_tdo ; altera_reserved_tck ; 6.539  ; 6.934  ; Fall       ; altera_reserved_tck                        ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                         ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                            ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; 3.290  ; 3.319  ; Rise       ; CLOCK_50                                   ;
;  GPIO_2[1]          ; CLOCK_50            ; 3.290  ; 3.319  ; Rise       ; CLOCK_50                                   ;
;  GPIO_2[5]          ; CLOCK_50            ; 3.763  ; 3.732  ; Rise       ; CLOCK_50                                   ;
; I2C_SCLK            ; CLOCK_50            ; 5.308  ; 5.288  ; Rise       ; CLOCK_50                                   ;
; LT24_CS_N           ; CLOCK_50            ; 4.338  ; 4.456  ; Rise       ; CLOCK_50                                   ;
; LT24_D[*]           ; CLOCK_50            ; 4.008  ; 4.005  ; Rise       ; CLOCK_50                                   ;
;  LT24_D[0]          ; CLOCK_50            ; 4.397  ; 4.553  ; Rise       ; CLOCK_50                                   ;
;  LT24_D[1]          ; CLOCK_50            ; 4.351  ; 4.444  ; Rise       ; CLOCK_50                                   ;
;  LT24_D[2]          ; CLOCK_50            ; 4.008  ; 4.005  ; Rise       ; CLOCK_50                                   ;
;  LT24_D[3]          ; CLOCK_50            ; 4.309  ; 4.398  ; Rise       ; CLOCK_50                                   ;
;  LT24_D[4]          ; CLOCK_50            ; 4.238  ; 4.269  ; Rise       ; CLOCK_50                                   ;
;  LT24_D[5]          ; CLOCK_50            ; 4.454  ; 4.504  ; Rise       ; CLOCK_50                                   ;
;  LT24_D[6]          ; CLOCK_50            ; 4.484  ; 4.498  ; Rise       ; CLOCK_50                                   ;
;  LT24_D[7]          ; CLOCK_50            ; 4.666  ; 4.759  ; Rise       ; CLOCK_50                                   ;
;  LT24_D[8]          ; CLOCK_50            ; 4.944  ; 5.034  ; Rise       ; CLOCK_50                                   ;
;  LT24_D[9]          ; CLOCK_50            ; 4.570  ; 4.606  ; Rise       ; CLOCK_50                                   ;
;  LT24_D[10]         ; CLOCK_50            ; 4.316  ; 4.333  ; Rise       ; CLOCK_50                                   ;
;  LT24_D[11]         ; CLOCK_50            ; 4.465  ; 4.504  ; Rise       ; CLOCK_50                                   ;
;  LT24_D[12]         ; CLOCK_50            ; 4.841  ; 4.905  ; Rise       ; CLOCK_50                                   ;
;  LT24_D[13]         ; CLOCK_50            ; 4.771  ; 4.871  ; Rise       ; CLOCK_50                                   ;
;  LT24_D[14]         ; CLOCK_50            ; 5.139  ; 5.290  ; Rise       ; CLOCK_50                                   ;
;  LT24_D[15]         ; CLOCK_50            ; 4.697  ; 4.799  ; Rise       ; CLOCK_50                                   ;
; LT24_RS             ; CLOCK_50            ; 5.936  ; 5.770  ; Rise       ; CLOCK_50                                   ;
; LT24_WR_N           ; CLOCK_50            ; 4.005  ; 4.097  ; Rise       ; CLOCK_50                                   ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 1.433  ; 1.383  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 1.516  ; 1.445  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 1.450  ; 1.395  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 1.450  ; 1.395  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 1.450  ; 1.395  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 1.451  ; 1.396  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 1.449  ; 1.394  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 1.450  ; 1.395  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 1.447  ; 1.392  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 1.435  ; 1.385  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 1.516  ; 1.445  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 1.509  ; 1.438  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 1.511  ; 1.440  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 1.433  ; 1.383  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 1.449  ; 1.394  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 1.449  ; 1.394  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 1.450  ; 1.395  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 1.515  ; 1.444  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 2.983  ; 2.689  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 1.431  ; 1.381  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.506  ; 1.435  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.506  ; 1.435  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.449  ; 1.394  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.431  ; 1.381  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.516  ; 1.445  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.519  ; 1.448  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.519  ; 1.448  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.448  ; 1.393  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.450  ; 1.395  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.450  ; 1.395  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.450  ; 1.395  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.450  ; 1.395  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.447  ; 1.392  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.450  ; 1.395  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.450  ; 1.395  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.516  ; 1.445  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 1.447  ; 1.392  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 1.447  ; 1.392  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 1.447  ; 1.392  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 1.515  ; 1.444  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 1.514  ; 1.443  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; LT24_ADC_CS_N       ; CLOCK_50            ; 2.320  ; 2.339  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; LT24_ADC_DCLK       ; CLOCK_50            ; 2.238  ; 2.298  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; LT24_ADC_DIN        ; CLOCK_50            ; 2.199  ; 2.252  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; LT24_CS_N           ; CLOCK_50            ; 3.378  ; 3.536  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; LT24_D[*]           ; CLOCK_50            ; 3.009  ; 3.166  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[0]          ; CLOCK_50            ; 3.468  ; 3.694  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[1]          ; CLOCK_50            ; 3.528  ; 3.789  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[2]          ; CLOCK_50            ; 3.009  ; 3.166  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[3]          ; CLOCK_50            ; 3.533  ; 3.742  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[4]          ; CLOCK_50            ; 3.092  ; 3.280  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[5]          ; CLOCK_50            ; 3.661  ; 3.889  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[6]          ; CLOCK_50            ; 3.183  ; 3.345  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[7]          ; CLOCK_50            ; 3.476  ; 3.706  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[8]          ; CLOCK_50            ; 3.781  ; 4.006  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[9]          ; CLOCK_50            ; 3.387  ; 3.558  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[10]         ; CLOCK_50            ; 3.183  ; 3.351  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[11]         ; CLOCK_50            ; 3.209  ; 3.347  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[12]         ; CLOCK_50            ; 3.612  ; 3.794  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[13]         ; CLOCK_50            ; 3.494  ; 3.707  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[14]         ; CLOCK_50            ; 3.813  ; 4.087  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[15]         ; CLOCK_50            ; 3.326  ; 3.532  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; LT24_RESET_N        ; CLOCK_50            ; 2.423  ; 2.513  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; LT24_RS             ; CLOCK_50            ; 4.887  ; 4.826  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; LT24_WR_N           ; CLOCK_50            ; 3.451  ; 3.468  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -3.773 ;        ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -3.803 ; Fall       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[1] ;
; LED[*]              ; CLOCK_50            ; 1.923  ; 1.924  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ;
;  LED[0]             ; CLOCK_50            ; 2.448  ; 2.552  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ;
;  LED[1]             ; CLOCK_50            ; 2.401  ; 2.491  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ;
;  LED[2]             ; CLOCK_50            ; 2.439  ; 2.544  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ;
;  LED[3]             ; CLOCK_50            ; 3.154  ; 3.331  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ;
;  LED[4]             ; CLOCK_50            ; 1.923  ; 1.924  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ;
;  LED[5]             ; CLOCK_50            ; 3.352  ; 3.154  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ;
;  LED[6]             ; CLOCK_50            ; 1.989  ; 2.028  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ;
; altera_reserved_tdo ; altera_reserved_tck ; 5.351  ; 5.748  ; Fall       ; altera_reserved_tck                        ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; GPIO_2[3]  ; GPIO_2[1]   ; 3.536 ; 3.471 ; 4.281 ; 4.216 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; GPIO_2[3]  ; GPIO_2[1]   ; 3.420 ; 3.355 ; 4.160 ; 4.095 ;
+------------+-------------+-------+-------+-------+-------+


+-----------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                 ;
+--------------+------------+-------+-------+------------+--------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                            ;
+--------------+------------+-------+-------+------------+--------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.555 ; 1.490 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.630 ; 1.537 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.630 ; 1.537 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.567 ; 1.493 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.555 ; 1.490 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.640 ; 1.547 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.643 ; 1.550 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.643 ; 1.550 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.566 ; 1.492 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.568 ; 1.494 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.568 ; 1.494 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.569 ; 1.495 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.569 ; 1.495 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.565 ; 1.491 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.569 ; 1.495 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.569 ; 1.495 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.640 ; 1.547 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
+--------------+------------+-------+-------+------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                         ;
+--------------+------------+-------+-------+------------+--------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                            ;
+--------------+------------+-------+-------+------------+--------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.313 ; 1.248 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.388 ; 1.295 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.388 ; 1.295 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.326 ; 1.252 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.313 ; 1.248 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.398 ; 1.305 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.401 ; 1.308 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.401 ; 1.308 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.325 ; 1.251 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.327 ; 1.253 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.327 ; 1.253 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.327 ; 1.253 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.327 ; 1.253 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.324 ; 1.250 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.327 ; 1.253 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.327 ; 1.253 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.398 ; 1.305 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
+--------------+------------+-------+-------+------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                        ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                            ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.510     ; 1.584     ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.569     ; 1.662     ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.569     ; 1.662     ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.512     ; 1.586     ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.522     ; 1.587     ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.579     ; 1.672     ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.582     ; 1.675     ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.582     ; 1.675     ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.511     ; 1.585     ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.513     ; 1.587     ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.513     ; 1.587     ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.514     ; 1.588     ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.514     ; 1.588     ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.510     ; 1.584     ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.514     ; 1.588     ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.514     ; 1.588     ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.579     ; 1.672     ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                            ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.269     ; 1.343     ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.326     ; 1.419     ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.326     ; 1.419     ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.271     ; 1.345     ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.279     ; 1.344     ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.336     ; 1.429     ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.339     ; 1.432     ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.339     ; 1.432     ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.270     ; 1.344     ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.272     ; 1.346     ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.272     ; 1.346     ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.272     ; 1.346     ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.272     ; 1.346     ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.269     ; 1.343     ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.272     ; 1.346     ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.272     ; 1.346     ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.336     ; 1.429     ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 48
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 36.205 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                     ;
+---------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                       ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                            ; 2.934  ; 0.147 ; 14.697   ; 0.494   ; 9.206               ;
;  CLOCK_50                                   ; 2.934  ; 0.167 ; 16.170   ; 1.471   ; 9.206               ;
;  DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 6.950  ; 0.147 ; 14.697   ; 2.055   ; 9.659               ;
;  DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 94.360 ; 0.187 ; 96.335   ; 1.594   ; 49.743              ;
;  altera_reserved_tck                        ; 45.858 ; 0.186 ; 47.856   ; 0.494   ; 49.303              ;
; Design-wide TNS                             ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                   ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  altera_reserved_tck                        ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+---------------------------------------------+--------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                          ;
+---------------------+---------------------+--------+-------+------------+--------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall  ; Clock Edge ; Clock Reference                            ;
+---------------------+---------------------+--------+-------+------------+--------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; 2.875  ; 3.430 ; Rise       ; CLOCK_50                                   ;
;  GPIO_2[0]          ; CLOCK_50            ; 2.399  ; 3.017 ; Rise       ; CLOCK_50                                   ;
;  GPIO_2[2]          ; CLOCK_50            ; 2.002  ; 2.559 ; Rise       ; CLOCK_50                                   ;
;  GPIO_2[3]          ; CLOCK_50            ; 2.875  ; 3.430 ; Rise       ; CLOCK_50                                   ;
; G_SENSOR_INT        ; CLOCK_50            ; -0.037 ; 0.474 ; Rise       ; CLOCK_50                                   ;
; KEY[*]              ; CLOCK_50            ; 4.264  ; 4.560 ; Rise       ; CLOCK_50                                   ;
;  KEY[1]             ; CLOCK_50            ; 4.264  ; 4.560 ; Rise       ; CLOCK_50                                   ;
; DRAM_DQ[*]          ; CLOCK_50            ; 1.086  ; 1.337 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.086  ; 1.337 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.086  ; 1.337 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.051  ; 1.301 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.080  ; 1.331 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.074  ; 1.325 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.073  ; 1.324 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.073  ; 1.324 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.052  ; 1.302 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.049  ; 1.299 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.049  ; 1.299 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.049  ; 1.299 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.049  ; 1.299 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.052  ; 1.302 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.049  ; 1.299 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.049  ; 1.299 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.074  ; 1.325 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; LT24_ADC_BUSY       ; CLOCK_50            ; 1.895  ; 2.104 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; LT24_ADC_DOUT       ; CLOCK_50            ; 4.144  ; 4.681 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; LT24_ADC_PENIRQ_N   ; CLOCK_50            ; 2.707  ; 2.939 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; KEY[*]              ; CLOCK_50            ; 4.354  ; 4.915 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ;
;  KEY[0]             ; CLOCK_50            ; 4.354  ; 4.915 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ;
; altera_reserved_tdi ; altera_reserved_tck ; 2.483  ; 2.717 ; Rise       ; altera_reserved_tck                        ;
; altera_reserved_tms ; altera_reserved_tck ; 8.260  ; 8.586 ; Rise       ; altera_reserved_tck                        ;
+---------------------+---------------------+--------+-------+------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                            ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                            ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; -0.843 ; -1.631 ; Rise       ; CLOCK_50                                   ;
;  GPIO_2[0]          ; CLOCK_50            ; -1.016 ; -1.833 ; Rise       ; CLOCK_50                                   ;
;  GPIO_2[2]          ; CLOCK_50            ; -0.897 ; -1.693 ; Rise       ; CLOCK_50                                   ;
;  GPIO_2[3]          ; CLOCK_50            ; -0.843 ; -1.631 ; Rise       ; CLOCK_50                                   ;
; G_SENSOR_INT        ; CLOCK_50            ; 0.723  ; 0.471  ; Rise       ; CLOCK_50                                   ;
; KEY[*]              ; CLOCK_50            ; -0.463 ; -0.817 ; Rise       ; CLOCK_50                                   ;
;  KEY[1]             ; CLOCK_50            ; -0.463 ; -0.817 ; Rise       ; CLOCK_50                                   ;
; DRAM_DQ[*]          ; CLOCK_50            ; -0.299 ; -0.696 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -0.316 ; -0.728 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -0.316 ; -0.728 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -0.301 ; -0.699 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -0.311 ; -0.720 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -0.306 ; -0.714 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -0.303 ; -0.711 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -0.303 ; -0.711 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -0.302 ; -0.700 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -0.300 ; -0.697 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -0.300 ; -0.696 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -0.299 ; -0.696 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -0.299 ; -0.696 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -0.303 ; -0.700 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -0.299 ; -0.696 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -0.299 ; -0.696 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -0.306 ; -0.714 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; LT24_ADC_BUSY       ; CLOCK_50            ; -0.784 ; -1.257 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; LT24_ADC_DOUT       ; CLOCK_50            ; -1.994 ; -2.752 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; LT24_ADC_PENIRQ_N   ; CLOCK_50            ; -1.003 ; -1.453 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; KEY[*]              ; CLOCK_50            ; -2.116 ; -2.910 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ;
;  KEY[0]             ; CLOCK_50            ; -2.116 ; -2.910 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.973  ; 0.762  ; Rise       ; altera_reserved_tck                        ;
; altera_reserved_tms ; altera_reserved_tck ; 0.097  ; -0.374 ; Rise       ; altera_reserved_tck                        ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                 ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                            ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; 7.481  ; 7.381  ; Rise       ; CLOCK_50                                   ;
;  GPIO_2[1]          ; CLOCK_50            ; 5.831  ; 5.798  ; Rise       ; CLOCK_50                                   ;
;  GPIO_2[5]          ; CLOCK_50            ; 7.481  ; 7.381  ; Rise       ; CLOCK_50                                   ;
; I2C_SCLK            ; CLOCK_50            ; 9.291  ; 9.155  ; Rise       ; CLOCK_50                                   ;
; LT24_CS_N           ; CLOCK_50            ; 7.922  ; 7.871  ; Rise       ; CLOCK_50                                   ;
; LT24_D[*]           ; CLOCK_50            ; 14.824 ; 14.920 ; Rise       ; CLOCK_50                                   ;
;  LT24_D[0]          ; CLOCK_50            ; 14.502 ; 14.422 ; Rise       ; CLOCK_50                                   ;
;  LT24_D[1]          ; CLOCK_50            ; 14.037 ; 13.932 ; Rise       ; CLOCK_50                                   ;
;  LT24_D[2]          ; CLOCK_50            ; 13.121 ; 13.093 ; Rise       ; CLOCK_50                                   ;
;  LT24_D[3]          ; CLOCK_50            ; 13.284 ; 13.247 ; Rise       ; CLOCK_50                                   ;
;  LT24_D[4]          ; CLOCK_50            ; 13.414 ; 13.422 ; Rise       ; CLOCK_50                                   ;
;  LT24_D[5]          ; CLOCK_50            ; 13.145 ; 13.131 ; Rise       ; CLOCK_50                                   ;
;  LT24_D[6]          ; CLOCK_50            ; 14.026 ; 14.052 ; Rise       ; CLOCK_50                                   ;
;  LT24_D[7]          ; CLOCK_50            ; 14.144 ; 14.131 ; Rise       ; CLOCK_50                                   ;
;  LT24_D[8]          ; CLOCK_50            ; 14.709 ; 14.619 ; Rise       ; CLOCK_50                                   ;
;  LT24_D[9]          ; CLOCK_50            ; 14.065 ; 14.052 ; Rise       ; CLOCK_50                                   ;
;  LT24_D[10]         ; CLOCK_50            ; 13.502 ; 13.485 ; Rise       ; CLOCK_50                                   ;
;  LT24_D[11]         ; CLOCK_50            ; 13.652 ; 13.626 ; Rise       ; CLOCK_50                                   ;
;  LT24_D[12]         ; CLOCK_50            ; 14.393 ; 14.389 ; Rise       ; CLOCK_50                                   ;
;  LT24_D[13]         ; CLOCK_50            ; 14.315 ; 14.340 ; Rise       ; CLOCK_50                                   ;
;  LT24_D[14]         ; CLOCK_50            ; 14.824 ; 14.920 ; Rise       ; CLOCK_50                                   ;
;  LT24_D[15]         ; CLOCK_50            ; 13.991 ; 14.042 ; Rise       ; CLOCK_50                                   ;
; LT24_RS             ; CLOCK_50            ; 12.953 ; 12.712 ; Rise       ; CLOCK_50                                   ;
; LT24_WR_N           ; CLOCK_50            ; 7.442  ; 7.445  ; Rise       ; CLOCK_50                                   ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 2.947  ; 2.862  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 2.947  ; 2.862  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 2.831  ; 2.744  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 2.831  ; 2.744  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 2.830  ; 2.743  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 2.832  ; 2.745  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 2.829  ; 2.742  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 2.830  ; 2.743  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 2.828  ; 2.741  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 2.819  ; 2.737  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 2.947  ; 2.862  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 2.939  ; 2.854  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 2.941  ; 2.856  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 2.818  ; 2.736  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 2.830  ; 2.743  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 2.829  ; 2.742  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 2.830  ; 2.743  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 2.946  ; 2.861  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 4.851  ; 4.487  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 2.948  ; 2.863  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 2.934  ; 2.849  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 2.934  ; 2.849  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 2.829  ; 2.742  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 2.814  ; 2.732  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 2.947  ; 2.862  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 2.948  ; 2.863  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 2.948  ; 2.863  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 2.828  ; 2.741  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 2.831  ; 2.744  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 2.831  ; 2.744  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 2.831  ; 2.744  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 2.831  ; 2.744  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 2.828  ; 2.741  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 2.831  ; 2.744  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 2.831  ; 2.744  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 2.947  ; 2.862  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 2.828  ; 2.741  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 2.828  ; 2.741  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 2.828  ; 2.741  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 2.946  ; 2.861  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 2.943  ; 2.858  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; LT24_ADC_CS_N       ; CLOCK_50            ; 5.055  ; 4.913  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; LT24_ADC_DCLK       ; CLOCK_50            ; 4.382  ; 4.387  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; LT24_ADC_DIN        ; CLOCK_50            ; 4.347  ; 4.316  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; LT24_CS_N           ; CLOCK_50            ; 12.709 ; 12.432 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; LT24_D[*]           ; CLOCK_50            ; 7.282  ; 7.432  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[0]          ; CLOCK_50            ; 6.613  ; 6.700  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[1]          ; CLOCK_50            ; 6.746  ; 6.896  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[2]          ; CLOCK_50            ; 5.819  ; 5.868  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[3]          ; CLOCK_50            ; 6.828  ; 6.927  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[4]          ; CLOCK_50            ; 6.001  ; 6.129  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[5]          ; CLOCK_50            ; 7.081  ; 7.206  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[6]          ; CLOCK_50            ; 6.171  ; 6.208  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[7]          ; CLOCK_50            ; 6.755  ; 6.824  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[8]          ; CLOCK_50            ; 7.282  ; 7.263  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[9]          ; CLOCK_50            ; 6.592  ; 6.686  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[10]         ; CLOCK_50            ; 6.220  ; 6.303  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[11]         ; CLOCK_50            ; 6.205  ; 6.251  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[12]         ; CLOCK_50            ; 6.897  ; 6.946  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[13]         ; CLOCK_50            ; 6.759  ; 6.830  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[14]         ; CLOCK_50            ; 7.258  ; 7.432  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[15]         ; CLOCK_50            ; 6.336  ; 6.467  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; LT24_RESET_N        ; CLOCK_50            ; 4.667  ; 4.744  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; LT24_RS             ; CLOCK_50            ; 8.408  ; 8.202  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; LT24_WR_N           ; CLOCK_50            ; 12.686 ; 12.427 ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.477 ;        ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.576 ; Fall       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[1] ;
; LED[*]              ; CLOCK_50            ; 6.075  ; 6.118  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ;
;  LED[0]             ; CLOCK_50            ; 4.736  ; 4.808  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ;
;  LED[1]             ; CLOCK_50            ; 4.684  ; 4.713  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ;
;  LED[2]             ; CLOCK_50            ; 4.732  ; 4.777  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ;
;  LED[3]             ; CLOCK_50            ; 6.075  ; 6.118  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ;
;  LED[4]             ; CLOCK_50            ; 3.826  ; 3.787  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ;
;  LED[5]             ; CLOCK_50            ; 5.695  ; 5.406  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ;
;  LED[6]             ; CLOCK_50            ; 3.963  ; 3.937  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ;
; altera_reserved_tdo ; altera_reserved_tck ; 11.185 ; 11.731 ; Fall       ; altera_reserved_tck                        ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                         ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                            ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; 3.290  ; 3.319  ; Rise       ; CLOCK_50                                   ;
;  GPIO_2[1]          ; CLOCK_50            ; 3.290  ; 3.319  ; Rise       ; CLOCK_50                                   ;
;  GPIO_2[5]          ; CLOCK_50            ; 3.763  ; 3.732  ; Rise       ; CLOCK_50                                   ;
; I2C_SCLK            ; CLOCK_50            ; 5.308  ; 5.288  ; Rise       ; CLOCK_50                                   ;
; LT24_CS_N           ; CLOCK_50            ; 4.338  ; 4.456  ; Rise       ; CLOCK_50                                   ;
; LT24_D[*]           ; CLOCK_50            ; 4.008  ; 4.005  ; Rise       ; CLOCK_50                                   ;
;  LT24_D[0]          ; CLOCK_50            ; 4.397  ; 4.553  ; Rise       ; CLOCK_50                                   ;
;  LT24_D[1]          ; CLOCK_50            ; 4.351  ; 4.444  ; Rise       ; CLOCK_50                                   ;
;  LT24_D[2]          ; CLOCK_50            ; 4.008  ; 4.005  ; Rise       ; CLOCK_50                                   ;
;  LT24_D[3]          ; CLOCK_50            ; 4.309  ; 4.398  ; Rise       ; CLOCK_50                                   ;
;  LT24_D[4]          ; CLOCK_50            ; 4.238  ; 4.269  ; Rise       ; CLOCK_50                                   ;
;  LT24_D[5]          ; CLOCK_50            ; 4.454  ; 4.504  ; Rise       ; CLOCK_50                                   ;
;  LT24_D[6]          ; CLOCK_50            ; 4.484  ; 4.498  ; Rise       ; CLOCK_50                                   ;
;  LT24_D[7]          ; CLOCK_50            ; 4.666  ; 4.759  ; Rise       ; CLOCK_50                                   ;
;  LT24_D[8]          ; CLOCK_50            ; 4.944  ; 5.034  ; Rise       ; CLOCK_50                                   ;
;  LT24_D[9]          ; CLOCK_50            ; 4.570  ; 4.606  ; Rise       ; CLOCK_50                                   ;
;  LT24_D[10]         ; CLOCK_50            ; 4.316  ; 4.333  ; Rise       ; CLOCK_50                                   ;
;  LT24_D[11]         ; CLOCK_50            ; 4.465  ; 4.504  ; Rise       ; CLOCK_50                                   ;
;  LT24_D[12]         ; CLOCK_50            ; 4.841  ; 4.905  ; Rise       ; CLOCK_50                                   ;
;  LT24_D[13]         ; CLOCK_50            ; 4.771  ; 4.871  ; Rise       ; CLOCK_50                                   ;
;  LT24_D[14]         ; CLOCK_50            ; 5.139  ; 5.290  ; Rise       ; CLOCK_50                                   ;
;  LT24_D[15]         ; CLOCK_50            ; 4.697  ; 4.799  ; Rise       ; CLOCK_50                                   ;
; LT24_RS             ; CLOCK_50            ; 5.936  ; 5.770  ; Rise       ; CLOCK_50                                   ;
; LT24_WR_N           ; CLOCK_50            ; 4.005  ; 4.097  ; Rise       ; CLOCK_50                                   ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 1.433  ; 1.383  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 1.516  ; 1.445  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 1.450  ; 1.395  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 1.450  ; 1.395  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 1.450  ; 1.395  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 1.451  ; 1.396  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 1.449  ; 1.394  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 1.450  ; 1.395  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 1.447  ; 1.392  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 1.435  ; 1.385  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 1.516  ; 1.445  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 1.509  ; 1.438  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 1.511  ; 1.440  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 1.433  ; 1.383  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 1.449  ; 1.394  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 1.449  ; 1.394  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 1.450  ; 1.395  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 1.515  ; 1.444  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 2.983  ; 2.689  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 1.431  ; 1.381  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.506  ; 1.435  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.506  ; 1.435  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.449  ; 1.394  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.431  ; 1.381  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.516  ; 1.445  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.519  ; 1.448  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.519  ; 1.448  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.448  ; 1.393  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.450  ; 1.395  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.450  ; 1.395  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.450  ; 1.395  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.450  ; 1.395  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.447  ; 1.392  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.450  ; 1.395  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.450  ; 1.395  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.516  ; 1.445  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 1.447  ; 1.392  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 1.447  ; 1.392  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 1.447  ; 1.392  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 1.515  ; 1.444  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 1.514  ; 1.443  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; LT24_ADC_CS_N       ; CLOCK_50            ; 2.320  ; 2.339  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; LT24_ADC_DCLK       ; CLOCK_50            ; 2.238  ; 2.298  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; LT24_ADC_DIN        ; CLOCK_50            ; 2.199  ; 2.252  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; LT24_CS_N           ; CLOCK_50            ; 3.378  ; 3.536  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; LT24_D[*]           ; CLOCK_50            ; 3.009  ; 3.166  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[0]          ; CLOCK_50            ; 3.468  ; 3.694  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[1]          ; CLOCK_50            ; 3.528  ; 3.789  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[2]          ; CLOCK_50            ; 3.009  ; 3.166  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[3]          ; CLOCK_50            ; 3.533  ; 3.742  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[4]          ; CLOCK_50            ; 3.092  ; 3.280  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[5]          ; CLOCK_50            ; 3.661  ; 3.889  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[6]          ; CLOCK_50            ; 3.183  ; 3.345  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[7]          ; CLOCK_50            ; 3.476  ; 3.706  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[8]          ; CLOCK_50            ; 3.781  ; 4.006  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[9]          ; CLOCK_50            ; 3.387  ; 3.558  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[10]         ; CLOCK_50            ; 3.183  ; 3.351  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[11]         ; CLOCK_50            ; 3.209  ; 3.347  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[12]         ; CLOCK_50            ; 3.612  ; 3.794  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[13]         ; CLOCK_50            ; 3.494  ; 3.707  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[14]         ; CLOCK_50            ; 3.813  ; 4.087  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
;  LT24_D[15]         ; CLOCK_50            ; 3.326  ; 3.532  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; LT24_RESET_N        ; CLOCK_50            ; 2.423  ; 2.513  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; LT24_RS             ; CLOCK_50            ; 4.887  ; 4.826  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; LT24_WR_N           ; CLOCK_50            ; 3.451  ; 3.468  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -3.773 ;        ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -3.803 ; Fall       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[1] ;
; LED[*]              ; CLOCK_50            ; 1.923  ; 1.924  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ;
;  LED[0]             ; CLOCK_50            ; 2.448  ; 2.552  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ;
;  LED[1]             ; CLOCK_50            ; 2.401  ; 2.491  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ;
;  LED[2]             ; CLOCK_50            ; 2.439  ; 2.544  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ;
;  LED[3]             ; CLOCK_50            ; 3.154  ; 3.331  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ;
;  LED[4]             ; CLOCK_50            ; 1.923  ; 1.924  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ;
;  LED[5]             ; CLOCK_50            ; 3.352  ; 3.154  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ;
;  LED[6]             ; CLOCK_50            ; 1.989  ; 2.028  ; Rise       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ;
; altera_reserved_tdo ; altera_reserved_tck ; 5.351  ; 5.748  ; Fall       ; altera_reserved_tck                        ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; GPIO_2[3]  ; GPIO_2[1]   ; 6.021 ; 5.901 ; 6.548 ; 6.428 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; GPIO_2[3]  ; GPIO_2[1]   ; 3.420 ; 3.355 ; 4.160 ; 4.095 ;
+------------+-------------+-------+-------+-------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED[0]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[4]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[5]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[6]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[7]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G_SENSOR_CS_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_CS_N            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_SADDR           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_SCLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_ADC_CS_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_ADC_DCLK       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_ADC_DIN        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[4]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[5]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[6]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[7]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[8]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[9]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[10]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[11]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[12]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[13]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[14]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[15]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_WR_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_RD_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_CS_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_RESET_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_RS             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_LCD_ON         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; SW[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EPCS_DATA0          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_SDAT            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2_IN[0]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2_IN[1]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2_IN[2]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0_IN[0]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0_IN[1]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LT24_ADC_PENIRQ_N   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LT24_ADC_BUSY       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; G_SENSOR_INT        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LT24_ADC_DOUT       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[4]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LED[5]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; LED[6]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; LED[7]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-08 V                   ; 3.1 V               ; -0.0261 V           ; 0.227 V                              ; 0.278 V                              ; 1.5e-09 s                   ; 1.32e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-08 V                  ; 3.1 V              ; -0.0261 V          ; 0.227 V                             ; 0.278 V                             ; 1.5e-09 s                  ; 1.32e-09 s                 ; Yes                       ; Yes                       ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-08 V                   ; 3.1 V               ; -0.0261 V           ; 0.227 V                              ; 0.278 V                              ; 1.5e-09 s                   ; 1.32e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-08 V                  ; 3.1 V              ; -0.0261 V          ; 0.227 V                             ; 0.278 V                             ; 1.5e-09 s                  ; 1.32e-09 s                 ; Yes                       ; Yes                       ;
; G_SENSOR_CS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; ADC_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ADC_SADDR           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ADC_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LT24_ADC_CS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LT24_ADC_DCLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LT24_ADC_DIN        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LT24_D[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LT24_D[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LT24_D[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LT24_D[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LT24_D[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LT24_D[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LT24_D[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LT24_D[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LT24_D[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LT24_D[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LT24_D[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LT24_D[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LT24_D[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LT24_D[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; LT24_D[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LT24_D[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LT24_WR_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LT24_RD_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LT24_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LT24_RESET_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LT24_RS             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; LT24_LCD_ON         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.07e-08 V                   ; 3.12 V              ; -0.0141 V           ; 0.213 V                              ; 0.204 V                              ; 6.63e-10 s                  ; 1.57e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.07e-08 V                  ; 3.12 V             ; -0.0141 V          ; 0.213 V                             ; 0.204 V                             ; 6.63e-10 s                 ; 1.57e-09 s                 ; Yes                       ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[4]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LED[5]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; LED[6]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; LED[7]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.54e-06 V                   ; 3.09 V              ; -0.0134 V           ; 0.121 V                              ; 0.243 V                              ; 1.77e-09 s                  ; 1.7e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.54e-06 V                  ; 3.09 V             ; -0.0134 V          ; 0.121 V                             ; 0.243 V                             ; 1.77e-09 s                 ; 1.7e-09 s                  ; Yes                       ; Yes                       ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.123 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.123 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.54e-06 V                   ; 3.09 V              ; -0.0134 V           ; 0.121 V                              ; 0.243 V                              ; 1.77e-09 s                  ; 1.7e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.54e-06 V                  ; 3.09 V             ; -0.0134 V          ; 0.121 V                             ; 0.243 V                             ; 1.77e-09 s                 ; 1.7e-09 s                  ; Yes                       ; Yes                       ;
; G_SENSOR_CS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; ADC_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ADC_SADDR           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ADC_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LT24_ADC_CS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LT24_ADC_DCLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LT24_ADC_DIN        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LT24_D[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LT24_D[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LT24_D[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LT24_D[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LT24_D[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LT24_D[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LT24_D[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LT24_D[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LT24_D[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LT24_D[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LT24_D[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LT24_D[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LT24_D[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LT24_D[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; LT24_D[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LT24_D[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LT24_WR_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LT24_RD_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LT24_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LT24_RESET_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LT24_RS             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; LT24_LCD_ON         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.88e-06 V                   ; 3.1 V               ; -0.00497 V          ; 0.088 V                              ; 0.154 V                              ; 8.34e-10 s                  ; 1.96e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.88e-06 V                  ; 3.1 V              ; -0.00497 V         ; 0.088 V                             ; 0.154 V                             ; 8.34e-10 s                 ; 1.96e-09 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[4]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LED[5]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LED[6]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; LED[7]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.83e-07 V                   ; 3.49 V              ; -0.0372 V           ; 0.265 V                              ; 0.238 V                              ; 1.3e-09 s                   ; 1.28e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.83e-07 V                  ; 3.49 V             ; -0.0372 V          ; 0.265 V                             ; 0.238 V                             ; 1.3e-09 s                  ; 1.28e-09 s                 ; No                        ; No                        ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.83e-07 V                   ; 3.49 V              ; -0.0372 V           ; 0.265 V                              ; 0.238 V                              ; 1.3e-09 s                   ; 1.28e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.83e-07 V                  ; 3.49 V             ; -0.0372 V          ; 0.265 V                             ; 0.238 V                             ; 1.3e-09 s                  ; 1.28e-09 s                 ; No                        ; No                        ;
; G_SENSOR_CS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ADC_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ADC_SADDR           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ADC_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LT24_ADC_CS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LT24_ADC_DCLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LT24_ADC_DIN        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LT24_D[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LT24_D[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LT24_D[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LT24_D[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LT24_D[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LT24_D[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LT24_D[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LT24_D[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LT24_D[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LT24_D[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LT24_D[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LT24_D[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LT24_D[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LT24_D[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; LT24_D[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LT24_D[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LT24_WR_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LT24_RD_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LT24_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LT24_RESET_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LT24_RS             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LT24_LCD_ON         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.9e-07 V                    ; 3.52 V              ; -0.0234 V           ; 0.372 V                              ; 0.263 V                              ; 5.16e-10 s                  ; 1.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 4.9e-07 V                   ; 3.52 V             ; -0.0234 V          ; 0.372 V                             ; 0.263 V                             ; 5.16e-10 s                 ; 1.44e-09 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                         ;
+--------------------------------------------+--------------------------------------------+------------+------------+----------+----------+
; From Clock                                 ; To Clock                                   ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+--------------------------------------------+--------------------------------------------+------------+------------+----------+----------+
; altera_reserved_tck                        ; altera_reserved_tck                        ; 1821       ; 0          ; 47       ; 2        ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; altera_reserved_tck                        ; false path ; 0          ; 0        ; 0        ;
; CLOCK_50                                   ; CLOCK_50                                   ; 1886798987 ; 0          ; 0        ; 0        ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; CLOCK_50                                   ; 928        ; 0          ; 0        ; 0        ;
; altera_reserved_tck                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; false path ; false path ; 0        ; 0        ;
; CLOCK_50                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 107        ; 0          ; 0        ; 0        ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 512047     ; 0          ; 0        ; 0        ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 28         ; 0          ; 0        ; 0        ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 46         ; 0          ; 0        ; 0        ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 3692       ; 0          ; 0        ; 0        ;
+--------------------------------------------+--------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                          ;
+--------------------------------------------+--------------------------------------------+------------+------------+----------+----------+
; From Clock                                 ; To Clock                                   ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+--------------------------------------------+--------------------------------------------+------------+------------+----------+----------+
; altera_reserved_tck                        ; altera_reserved_tck                        ; 1821       ; 0          ; 47       ; 2        ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; altera_reserved_tck                        ; false path ; 0          ; 0        ; 0        ;
; CLOCK_50                                   ; CLOCK_50                                   ; 1886798987 ; 0          ; 0        ; 0        ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; CLOCK_50                                   ; 928        ; 0          ; 0        ; 0        ;
; altera_reserved_tck                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; false path ; false path ; 0        ; 0        ;
; CLOCK_50                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 107        ; 0          ; 0        ; 0        ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 512047     ; 0          ; 0        ; 0        ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 28         ; 0          ; 0        ; 0        ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 46         ; 0          ; 0        ; 0        ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 3692       ; 0          ; 0        ; 0        ;
+--------------------------------------------+--------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                  ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
; From Clock                                 ; To Clock                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                        ; altera_reserved_tck                        ; 96       ; 0        ; 3        ; 0        ;
; CLOCK_50                                   ; CLOCK_50                                   ; 717      ; 0        ; 0        ; 0        ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; CLOCK_50                                   ; 3        ; 0        ; 0        ; 0        ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 2550     ; 0        ; 0        ; 0        ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 3        ; 0        ; 0        ; 0        ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 284      ; 0        ; 0        ; 0        ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                   ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
; From Clock                                 ; To Clock                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                        ; altera_reserved_tck                        ; 96       ; 0        ; 3        ; 0        ;
; CLOCK_50                                   ; CLOCK_50                                   ; 717      ; 0        ; 0        ; 0        ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; CLOCK_50                                   ; 3        ; 0        ; 0        ; 0        ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 2550     ; 0        ; 0        ; 0        ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 3        ; 0        ; 0        ; 0        ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 284      ; 0        ; 0        ; 0        ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 28    ; 28   ;
; Unconstrained Input Port Paths  ; 165   ; 165  ;
; Unconstrained Output Ports      ; 74    ; 74   ;
; Unconstrained Output Port Paths ; 1224  ; 1224 ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
    Info: Processing started: Fri Apr 15 02:03:19 2016
Info: Command: quartus_sta DE0_Nano -c DE0_Nano
Info: qsta_default_script.tcl version: #11
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity GHVD5181
        Info (332166): set_disable_timing [get_cells -hierarchical QXXQ6833_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_1]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_2]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_3]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_4]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_5]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_6]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_7]
        Info (332166): set_disable_timing [get_cells -hierarchical BITP7563_0]
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_avalon_st_clock_crosser
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity dcfifo_v2j1
        Info (332166): set_false_path -from *write_delay_cycle* -to *dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe9a* 
    Info (332165): Entity pzdyqx_impl
        Info (332166): set_false_path -from [get_keepers {altera_reserved_tdi}] -to [get_keepers {pzdyqx*}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'DE0_LT24_SOPC/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.sdc'
Info (332104): Reading SDC File: 'DE0_Nano.SDC'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|inclk[0]} -duty_cycle 50.00 -name {DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]} {DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]}
    Info (332110): create_generated_clock -source {DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|inclk[0]} -phase -90.00 -duty_cycle 50.00 -name {DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[1]} {DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[1]}
    Info (332110): create_generated_clock -source {DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|inclk[0]} -divide_by 5 -duty_cycle 50.00 -name {DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]} {DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|spi_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|write_delay_cycle[2] is being clocked by DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|spi_clk
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 2.934
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.934               0.000 CLOCK_50 
    Info (332119):     6.950               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] 
    Info (332119):    45.858               0.000 altera_reserved_tck 
    Info (332119):    94.360               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] 
Info (332146): Worst-case hold slack is 0.306
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.306               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] 
    Info (332119):     0.356               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] 
    Info (332119):     0.357               0.000 CLOCK_50 
    Info (332119):     0.358               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 14.697
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.697               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] 
    Info (332119):    16.170               0.000 CLOCK_50 
    Info (332119):    47.856               0.000 altera_reserved_tck 
    Info (332119):    96.335               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] 
Info (332146): Worst-case removal slack is 0.884
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.884               0.000 altera_reserved_tck 
    Info (332119):     2.672               0.000 CLOCK_50 
    Info (332119):     2.757               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] 
    Info (332119):     3.491               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.485
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.485               0.000 CLOCK_50 
    Info (332119):     9.659               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] 
    Info (332119):    49.523               0.000 altera_reserved_tck 
    Info (332119):    49.746               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] 
Info (332114): Report Metastability: Found 48 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 48
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 33.258 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|spi_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|write_delay_cycle[2] is being clocked by DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|spi_clk
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 4.764
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.764               0.000 CLOCK_50 
    Info (332119):     8.263               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] 
    Info (332119):    46.359               0.000 altera_reserved_tck 
    Info (332119):    94.953               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] 
Info (332146): Worst-case hold slack is 0.295
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.295               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] 
    Info (332119):     0.311               0.000 CLOCK_50 
    Info (332119):     0.311               0.000 altera_reserved_tck 
    Info (332119):     0.312               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] 
Info (332146): Worst-case recovery slack is 15.225
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.225               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] 
    Info (332119):    16.580               0.000 CLOCK_50 
    Info (332119):    48.143               0.000 altera_reserved_tck 
    Info (332119):    96.753               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] 
Info (332146): Worst-case removal slack is 0.789
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.789               0.000 altera_reserved_tck 
    Info (332119):     2.357               0.000 CLOCK_50 
    Info (332119):     2.478               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] 
    Info (332119):     3.148               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.486
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.486               0.000 CLOCK_50 
    Info (332119):     9.687               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] 
    Info (332119):    49.481               0.000 altera_reserved_tck 
    Info (332119):    49.743               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] 
Info (332114): Report Metastability: Found 48 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 48
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 33.911 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|spi_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|write_delay_cycle[2] is being clocked by DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|spi_clk
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 10.387
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    10.387               0.000 CLOCK_50 
    Info (332119):    12.334               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] 
    Info (332119):    47.895               0.000 altera_reserved_tck 
    Info (332119):    96.717               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] 
Info (332146): Worst-case hold slack is 0.147
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.147               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] 
    Info (332119):     0.167               0.000 CLOCK_50 
    Info (332119):     0.186               0.000 altera_reserved_tck 
    Info (332119):     0.187               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] 
Info (332146): Worst-case recovery slack is 16.835
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.835               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] 
    Info (332119):    17.705               0.000 CLOCK_50 
    Info (332119):    49.042               0.000 altera_reserved_tck 
    Info (332119):    97.803               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] 
Info (332146): Worst-case removal slack is 0.494
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.494               0.000 altera_reserved_tck 
    Info (332119):     1.471               0.000 CLOCK_50 
    Info (332119):     1.594               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] 
    Info (332119):     2.055               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.206
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.206               0.000 CLOCK_50 
    Info (332119):     9.748               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] 
    Info (332119):    49.303               0.000 altera_reserved_tck 
    Info (332119):    49.781               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] 
Info (332114): Report Metastability: Found 48 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 48
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 36.205 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 824 megabytes
    Info: Processing ended: Fri Apr 15 02:03:32 2016
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:14


