{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1449776242683 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449776242683 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 10 19:37:22 2015 " "Processing started: Thu Dec 10 19:37:22 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449776242683 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1449776242683 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map IRtransceiver -c IRtransceiver --generate_functional_sim_netlist " "Command: quartus_map IRtransceiver -c IRtransceiver --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1449776242683 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1449776242905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/liverpool/elec373/irda/txd_v2/inverter/inverter.v 1 1 " "Found 1 design units, including 1 entities, in source file /liverpool/elec373/irda/txd_v2/inverter/inverter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Inverter " "Found entity 1: Inverter" {  } { { "../TXD_V2/Inverter/Inverter.v" "" { Text "H:/Liverpool/ELEC373/IRDA/TXD_V2/Inverter/Inverter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449776242945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449776242945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/liverpool/elec373/irda/rxd _v2/seg2/seg2.v 1 1 " "Found 1 design units, including 1 entities, in source file /liverpool/elec373/irda/rxd _v2/seg2/seg2.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg2 " "Found entity 1: seg2" {  } { { "../RXD _V2/seg2/seg2.v" "" { Text "H:/Liverpool/ELEC373/IRDA/RXD _V2/seg2/seg2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449776242947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449776242947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/liverpool/elec373/irda/rxd _v2/seg/seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /liverpool/elec373/irda/rxd _v2/seg/seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg " "Found entity 1: seg" {  } { { "../RXD _V2/seg/seg.v" "" { Text "H:/Liverpool/ELEC373/IRDA/RXD _V2/seg/seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449776242948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449776242948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/liverpool/elec373/irda/rxd _v2/rxd_shift/rxd_shift.v 1 1 " "Found 1 design units, including 1 entities, in source file /liverpool/elec373/irda/rxd _v2/rxd_shift/rxd_shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 rxd_shift " "Found entity 1: rxd_shift" {  } { { "../RXD _V2/rxd_shift/rxd_shift.v" "" { Text "H:/Liverpool/ELEC373/IRDA/RXD _V2/rxd_shift/rxd_shift.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449776242949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449776242949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/liverpool/elec373/irda/rxd _v2/rxd_parity/rxd_parity.v 1 1 " "Found 1 design units, including 1 entities, in source file /liverpool/elec373/irda/rxd _v2/rxd_parity/rxd_parity.v" { { "Info" "ISGN_ENTITY_NAME" "1 rxd_parity " "Found entity 1: rxd_parity" {  } { { "../RXD _V2/rxd_parity/rxd_parity.v" "" { Text "H:/Liverpool/ELEC373/IRDA/RXD _V2/rxd_parity/rxd_parity.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449776242951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449776242951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/liverpool/elec373/irda/rxd _v2/rxd_controller/rxd_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /liverpool/elec373/irda/rxd _v2/rxd_controller/rxd_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 rxd_controller " "Found entity 1: rxd_controller" {  } { { "../RXD _V2/rxd_controller/rxd_controller.v" "" { Text "H:/Liverpool/ELEC373/IRDA/RXD _V2/rxd_controller/rxd_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449776242954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449776242954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/liverpool/elec373/irda/rxd _v2/counter/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /liverpool/elec373/irda/rxd _v2/counter/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../RXD _V2/counter/counter.v" "" { Text "H:/Liverpool/ELEC373/IRDA/RXD _V2/counter/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449776242956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449776242956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/liverpool/elec373/irda/rxd _v2/baud_done/baud_done.v 1 1 " "Found 1 design units, including 1 entities, in source file /liverpool/elec373/irda/rxd _v2/baud_done/baud_done.v" { { "Info" "ISGN_ENTITY_NAME" "1 baud_done " "Found entity 1: baud_done" {  } { { "../RXD _V2/baud_done/baud_done.v" "" { Text "H:/Liverpool/ELEC373/IRDA/RXD _V2/baud_done/baud_done.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449776242958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449776242958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/liverpool/elec373/irda/txd_v2/shift.v 1 1 " "Found 1 design units, including 1 entities, in source file /liverpool/elec373/irda/txd_v2/shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift " "Found entity 1: shift" {  } { { "../TXD_V2/shift.v" "" { Text "H:/Liverpool/ELEC373/IRDA/TXD_V2/shift.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449776242959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449776242959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/liverpool/elec373/irda/txd_v2/parity.v 1 1 " "Found 1 design units, including 1 entities, in source file /liverpool/elec373/irda/txd_v2/parity.v" { { "Info" "ISGN_ENTITY_NAME" "1 parity " "Found entity 1: parity" {  } { { "../TXD_V2/parity.v" "" { Text "H:/Liverpool/ELEC373/IRDA/TXD_V2/parity.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449776242961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449776242961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/liverpool/elec373/irda/txd_v2/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /liverpool/elec373/irda/txd_v2/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "../TXD_V2/controller.v" "" { Text "H:/Liverpool/ELEC373/IRDA/TXD_V2/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449776242963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449776242963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/liverpool/elec373/irda/txd_v2/bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /liverpool/elec373/irda/txd_v2/bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit_counter " "Found entity 1: bit_counter" {  } { { "../TXD_V2/bit_counter.v" "" { Text "H:/Liverpool/ELEC373/IRDA/TXD_V2/bit_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449776242964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449776242964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/liverpool/elec373/irda/txd_v2/baud_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /liverpool/elec373/irda/txd_v2/baud_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 baud_counter " "Found entity 1: baud_counter" {  } { { "../TXD_V2/baud_counter.v" "" { Text "H:/Liverpool/ELEC373/IRDA/TXD_V2/baud_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449776242966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449776242966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irtransceiver.bdf 1 1 " "Found 1 design units, including 1 entities, in source file irtransceiver.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 IRtransceiver " "Found entity 1: IRtransceiver" {  } { { "IRtransceiver.bdf" "" { Schematic "H:/Liverpool/ELEC373/IRDA/IRtransceiver/IRtransceiver.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449776242967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449776242967 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "IRtransceiver " "Elaborating entity \"IRtransceiver\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1449776242989 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "shift inst2 " "Block or symbol \"shift\" of instance \"inst2\" overlaps another block or symbol" {  } { { "IRtransceiver.bdf" "" { Schematic "H:/Liverpool/ELEC373/IRDA/IRtransceiver/IRtransceiver.bdf" { { 72 648 808 216 "inst2" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1449776242998 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "counter inst11 " "Block or symbol \"counter\" of instance \"inst11\" overlaps another block or symbol" {  } { { "IRtransceiver.bdf" "" { Schematic "H:/Liverpool/ELEC373/IRDA/IRtransceiver/IRtransceiver.bdf" { { 320 1280 1440 432 "inst11" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1449776242998 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "bit_counter inst12 " "Block or symbol \"bit_counter\" of instance \"inst12\" overlaps another block or symbol" {  } { { "IRtransceiver.bdf" "" { Schematic "H:/Liverpool/ELEC373/IRDA/IRtransceiver/IRtransceiver.bdf" { { 328 648 808 440 "inst12" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1449776242998 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "rxd_controller inst6 " "Block or symbol \"rxd_controller\" of instance \"inst6\" overlaps another block or symbol" {  } { { "IRtransceiver.bdf" "" { Schematic "H:/Liverpool/ELEC373/IRDA/IRtransceiver/IRtransceiver.bdf" { { 184 960 1160 328 "inst6" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1449776242998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rxd_parity rxd_parity:inst8 " "Elaborating entity \"rxd_parity\" for hierarchy \"rxd_parity:inst8\"" {  } { { "IRtransceiver.bdf" "inst8" { Schematic "H:/Liverpool/ELEC373/IRDA/IRtransceiver/IRtransceiver.bdf" { { 248 1536 1744 328 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449776243001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rxd_controller rxd_controller:inst6 " "Elaborating entity \"rxd_controller\" for hierarchy \"rxd_controller:inst6\"" {  } { { "IRtransceiver.bdf" "inst6" { Schematic "H:/Liverpool/ELEC373/IRDA/IRtransceiver/IRtransceiver.bdf" { { 184 960 1160 328 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449776243007 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_in rxd_controller.v(51) " "Verilog HDL Always Construct warning at rxd_controller.v(51): variable \"data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RXD _V2/rxd_controller/rxd_controller.v" "" { Text "H:/Liverpool/ELEC373/IRDA/RXD _V2/rxd_controller/rxd_controller.v" 51 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449776243007 "|IRtransceiver|rxd_controller:inst6"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "done_pulse rxd_controller.v(75) " "Verilog HDL Always Construct warning at rxd_controller.v(75): variable \"done_pulse\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RXD _V2/rxd_controller/rxd_controller.v" "" { Text "H:/Liverpool/ELEC373/IRDA/RXD _V2/rxd_controller/rxd_controller.v" 75 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449776243007 "|IRtransceiver|rxd_controller:inst6"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_in rxd_controller.v(93) " "Verilog HDL Always Construct warning at rxd_controller.v(93): variable \"data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RXD _V2/rxd_controller/rxd_controller.v" "" { Text "H:/Liverpool/ELEC373/IRDA/RXD _V2/rxd_controller/rxd_controller.v" 93 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449776243008 "|IRtransceiver|rxd_controller:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baud_done baud_done:inst5 " "Elaborating entity \"baud_done\" for hierarchy \"baud_done:inst5\"" {  } { { "IRtransceiver.bdf" "inst5" { Schematic "H:/Liverpool/ELEC373/IRDA/IRtransceiver/IRtransceiver.bdf" { { 408 960 1128 488 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449776243010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:inst11 " "Elaborating entity \"counter\" for hierarchy \"counter:inst11\"" {  } { { "IRtransceiver.bdf" "inst11" { Schematic "H:/Liverpool/ELEC373/IRDA/IRtransceiver/IRtransceiver.bdf" { { 320 1280 1440 432 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449776243013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rxd_shift rxd_shift:inst15 " "Elaborating entity \"rxd_shift\" for hierarchy \"rxd_shift:inst15\"" {  } { { "IRtransceiver.bdf" "inst15" { Schematic "H:/Liverpool/ELEC373/IRDA/IRtransceiver/IRtransceiver.bdf" { { 80 1248 1416 192 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449776243016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Inverter Inverter:inst3 " "Elaborating entity \"Inverter\" for hierarchy \"Inverter:inst3\"" {  } { { "IRtransceiver.bdf" "inst3" { Schematic "H:/Liverpool/ELEC373/IRDA/IRtransceiver/IRtransceiver.bdf" { { 232 664 800 312 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449776243022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baud_counter baud_counter:inst4 " "Elaborating entity \"baud_counter\" for hierarchy \"baud_counter:inst4\"" {  } { { "IRtransceiver.bdf" "inst4" { Schematic "H:/Liverpool/ELEC373/IRDA/IRtransceiver/IRtransceiver.bdf" { { 400 304 472 480 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449776243024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:inst " "Elaborating entity \"controller\" for hierarchy \"controller:inst\"" {  } { { "IRtransceiver.bdf" "inst" { Schematic "H:/Liverpool/ELEC373/IRDA/IRtransceiver/IRtransceiver.bdf" { { 176 280 472 320 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449776243028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_counter bit_counter:inst12 " "Elaborating entity \"bit_counter\" for hierarchy \"bit_counter:inst12\"" {  } { { "IRtransceiver.bdf" "inst12" { Schematic "H:/Liverpool/ELEC373/IRDA/IRtransceiver/IRtransceiver.bdf" { { 328 648 808 440 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449776243031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift shift:inst2 " "Elaborating entity \"shift\" for hierarchy \"shift:inst2\"" {  } { { "IRtransceiver.bdf" "inst2" { Schematic "H:/Liverpool/ELEC373/IRDA/IRtransceiver/IRtransceiver.bdf" { { 72 648 808 216 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449776243034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parity parity:inst1 " "Elaborating entity \"parity\" for hierarchy \"parity:inst1\"" {  } { { "IRtransceiver.bdf" "inst1" { Schematic "H:/Liverpool/ELEC373/IRDA/IRtransceiver/IRtransceiver.bdf" { { 40 280 488 120 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449776243039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg2 seg2:inst19 " "Elaborating entity \"seg2\" for hierarchy \"seg2:inst19\"" {  } { { "IRtransceiver.bdf" "inst19" { Schematic "H:/Liverpool/ELEC373/IRDA/IRtransceiver/IRtransceiver.bdf" { { -56 1528 1736 24 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449776243041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg seg:inst18 " "Elaborating entity \"seg\" for hierarchy \"seg:inst18\"" {  } { { "IRtransceiver.bdf" "inst18" { Schematic "H:/Liverpool/ELEC373/IRDA/IRtransceiver/IRtransceiver.bdf" { { 80 1528 1736 160 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449776243044 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "457 " "Peak virtual memory: 457 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449776243126 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 10 19:37:23 2015 " "Processing ended: Thu Dec 10 19:37:23 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449776243126 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449776243126 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449776243126 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449776243126 ""}
