Information: Updating graph... (UID-83)
Warning: Design 'filtro_pipelining' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Information: Updating design information... (UID-85)
Warning: Design 'filtro_pipelining' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : qor
Design : filtro_pipelining
Version: E-2010.12-ICC-SP1
Date   : Wed Mar 16 16:19:00 2011
****************************************


  Timing Path Group 'design_clk'
  -----------------------------------
  Levels of Logic:               2.00
  Critical Path Length:          1.93
  Critical Path Slack:       11335.53
  Critical Path Clk Period:  22676.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        105
  Hierarchical Port Count:       7650
  Leaf Cell Count:               2822
  Buf/Inv Cell Count:             390
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      1739
  Sequential Cell Count:         1083
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:   960246.000000
  Noncombinational Area:
                       1707552.000000
  Net Area:                  0.000000
  Net XLength        :           0.00
  Net YLength        :           0.00
  -----------------------------------
  Cell Area:           2667798.000000
  Design Area:         2667798.000000
  Net Length        :            0.00


  Design Rules
  -----------------------------------
  Total Number of Nets:          3460
  Nets With Violations:             0
  -----------------------------------


  Hostname: zener.ie.itcr.ac.cr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                0.00
  -----------------------------------------
  Overall Compile Time:                0.00
  Overall Compile Wall Clock Time:     0.00

1
