Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Dec 26 21:29:09 2018
| Host         : LAPTOP-0TUK8BNR running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_module_control_sets_placed.rpt
| Design       : top_module
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |    26 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|    16+ |           10 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              98 |           19 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              18 |            3 |
| Yes          | No                    | No                     |             128 |           16 |
| Yes          | No                    | Yes                    |              86 |           18 |
| Yes          | Yes                   | No                     |              60 |            9 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+---------------------------------------------+------------------------------+------------------+----------------+
|      Clock Signal     |                Enable Signal                |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+-----------------------+---------------------------------------------+------------------------------+------------------+----------------+
|  clk_IBUF_BUFG        |                                             | clk_divider/clear            |                3 |             18 |
|  count_reg[9]_i_4_n_0 |                                             |                              |                6 |             18 |
|  count_reg[9]_i_4_n_0 | sensor_2/count                              | sensor_2/count[9]_i_1__0_n_0 |                3 |             20 |
|  count_reg[9]_i_4_n_0 | sensor_1/count                              | sensor_1/count[9]_i_1_n_0    |                3 |             20 |
|  count_reg[9]_i_4_n_0 | sensor_3/count                              | sensor_3/count[9]_i_1__1_n_0 |                3 |             20 |
|  clk_IBUF_BUFG        | traffic_ligths/FSM_onehot_state[10]_i_1_n_0 | clk_reset_IBUF               |                8 |             22 |
|  clk_IBUF_BUFG        | traffic_ligths/count                        | clk_reset_IBUF               |               10 |             64 |
|  clk_IBUF_BUFG        | traffic_ligths/road_1_sum[0]_i_1_n_0        |                              |                8 |             64 |
|  clk_IBUF_BUFG        | traffic_ligths/road_2_sum[0]_i_1_n_0        |                              |                8 |             64 |
|  clk_IBUF_BUFG        |                                             |                              |               13 |             80 |
+-----------------------+---------------------------------------------+------------------------------+------------------+----------------+


