simSeconds 0.053936793429
simTicks 53936762173.43449
finalTick 403135929334560.5
simFreq 1000000000000.0
hostSeconds 206.40290694
hostTickRate 262848060.51455605
hostMemory 52615236.4082
simInsts 110000017.01189001
simOps 122137818.190033
hostInstRate 537108.976865
hostOpRate 596314.537156
system.clk_domain.clock 1000.0
system.cpu_clk_domain.clock 500.0
system.cpu_voltage_domain.voltage 1.0
system.l2.demandHits::switch_cpus.inst 420874.78789100004
system.l2.demandHits::switch_cpus.data 201336.170358
system.l2.demandHits::total 622210.9582490001
system.l2.overallHits::switch_cpus.inst 420874.78789100004
system.l2.overallHits::switch_cpus.data 201336.170358
system.l2.overallHits::total 622210.9582490001
system.l2.demandMisses::cpu.inst 3.0356680000000007
system.l2.demandMisses::cpu.data 3.588336999999999
system.l2.demandMisses::switch_cpus.inst 3378.83312
system.l2.demandMisses::switch_cpus.data 54615.71301299999
system.l2.demandMisses::total 57994.54613300001
system.l2.overallMisses::cpu.inst 3.0356680000000007
system.l2.overallMisses::cpu.data 3.588336999999999
system.l2.overallMisses::switch_cpus.inst 3378.83312
system.l2.overallMisses::switch_cpus.data 54615.71301299999
system.l2.overallMisses::total 57994.54613300001
system.l2.demandMissLatency::switch_cpus.inst 271171943.9425
system.l2.demandMissLatency::switch_cpus.data 4551726431.396501
system.l2.demandMissLatency::total 4822898375.339001
system.l2.overallMissLatency::switch_cpus.inst 271171943.9425
system.l2.overallMissLatency::switch_cpus.data 4551726431.396501
system.l2.overallMissLatency::total 4822898375.339001
system.l2.demandAccesses::cpu.inst 3.0356680000000007
system.l2.demandAccesses::cpu.data 3.588336999999999
system.l2.demandAccesses::switch_cpus.inst 424253.62101100007
system.l2.demandAccesses::switch_cpus.data 255951.88337100003
system.l2.demandAccesses::total 680205.5043820001
system.l2.overallAccesses::cpu.inst 3.0356680000000007
system.l2.overallAccesses::cpu.data 3.588336999999999
system.l2.overallAccesses::switch_cpus.inst 424253.62101100007
system.l2.overallAccesses::switch_cpus.data 255951.88337100003
system.l2.overallAccesses::total 680205.5043820001
system.l2.demandMissRate::cpu.inst 1.0
system.l2.demandMissRate::cpu.data 1.0
system.l2.demandMissRate::switch_cpus.inst 0.01050737086
system.l2.demandMissRate::switch_cpus.data 0.22192433922400004
system.l2.demandMissRate::total 0.103780140264
system.l2.overallMissRate::cpu.inst 1.0
system.l2.overallMissRate::cpu.data 1.0
system.l2.overallMissRate::switch_cpus.inst 0.01050737086
system.l2.overallMissRate::switch_cpus.data 0.22192433922400004
system.l2.overallMissRate::total 0.103780140264
system.l2.demandAvgMissLatency::switch_cpus.inst 80985.62650518511
system.l2.demandAvgMissLatency::switch_cpus.data 83182.55290070023
system.l2.demandAvgMissLatency::total 83022.37966156812
system.l2.overallAvgMissLatency::switch_cpus.inst 80985.62650518511
system.l2.overallAvgMissLatency::switch_cpus.data 83182.55290070023
system.l2.overallAvgMissLatency::total 83022.37966156812
system.l2.blockedCycles::no_mshrs 0.0
system.l2.blockedCycles::no_targets 0.0
system.l2.blockedCauses::no_mshrs 0.0
system.l2.blockedCauses::no_targets 0.0
system.l2.avgBlocked::no_mshrs 0.0
system.l2.avgBlocked::no_targets 0.0
system.l2.demandMshrMisses::switch_cpus.inst 3378.83312
system.l2.demandMshrMisses::switch_cpus.data 54615.71301299999
system.l2.demandMshrMisses::total 57994.54613300001
system.l2.overallMshrMisses::switch_cpus.inst 3378.83312
system.l2.overallMshrMisses::switch_cpus.data 54615.71301299999
system.l2.overallMshrMisses::total 57994.54613300001
system.l2.demandMshrMissLatency::switch_cpus.inst 237383612.74249995
system.l2.demandMshrMissLatency::switch_cpus.data 4005569255.834545
system.l2.demandMshrMissLatency::total 4242952868.577047
system.l2.overallMshrMissLatency::switch_cpus.inst 237383612.74249995
system.l2.overallMshrMissLatency::switch_cpus.data 4005569255.834545
system.l2.overallMshrMissLatency::total 4242952868.577047
system.l2.demandMshrMissRate::switch_cpus.inst 0.01050737086
system.l2.demandMshrMissRate::switch_cpus.data 0.22192433922400004
system.l2.demandMshrMissRate::total 0.103780140264
system.l2.overallMshrMissRate::switch_cpus.inst 0.01050737086
system.l2.overallMshrMissRate::switch_cpus.data 0.22192433922400004
system.l2.overallMshrMissRate::total 0.103780140264
system.l2.demandAvgMshrMissLatency::switch_cpus.inst 70985.62650518508
system.l2.demandAvgMshrMissLatency::switch_cpus.data 73182.55220681966
system.l2.demandAvgMshrMissLatency::total 73022.37899986311
system.l2.overallAvgMshrMissLatency::switch_cpus.inst 70985.62650518508
system.l2.overallAvgMshrMissLatency::switch_cpus.data 73182.55220681966
system.l2.overallAvgMshrMissLatency::total 73022.37899986311
system.l2.replacements 35370.18588699999
system.l2.ReadCleanReq.hits::switch_cpus.inst 420874.78789100004
system.l2.ReadCleanReq.hits::total 420874.78789100004
system.l2.ReadCleanReq.misses::cpu.inst 3.0356680000000007
system.l2.ReadCleanReq.misses::switch_cpus.inst 3378.83312
system.l2.ReadCleanReq.misses::total 3378.83312
system.l2.ReadCleanReq.missLatency::switch_cpus.inst 271171943.9425
system.l2.ReadCleanReq.missLatency::total 271171943.9425
system.l2.ReadCleanReq.accesses::cpu.inst 3.0356680000000007
system.l2.ReadCleanReq.accesses::switch_cpus.inst 424253.62101100007
system.l2.ReadCleanReq.accesses::total 424253.62101100007
system.l2.ReadCleanReq.missRate::cpu.inst 1.0
system.l2.ReadCleanReq.missRate::switch_cpus.inst 0.01050737086
system.l2.ReadCleanReq.missRate::total 0.01050737086
system.l2.ReadCleanReq.avgMissLatency::switch_cpus.inst 80985.62650518511
system.l2.ReadCleanReq.avgMissLatency::total 80985.62650518511
system.l2.ReadCleanReq.mshrMisses::switch_cpus.inst 3378.83312
system.l2.ReadCleanReq.mshrMisses::total 3378.83312
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus.inst 237383612.74249995
system.l2.ReadCleanReq.mshrMissLatency::total 237383612.74249995
system.l2.ReadCleanReq.mshrMissRate::switch_cpus.inst 0.01050737086
system.l2.ReadCleanReq.mshrMissRate::total 0.01050737086
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus.inst 70985.62650518508
system.l2.ReadCleanReq.avgMshrMissLatency::total 70985.62650518508
system.l2.ReadExReq.hits::switch_cpus.data 24389.270420999997
system.l2.ReadExReq.hits::total 24389.270420999997
system.l2.ReadExReq.misses::cpu.data 1.474644
system.l2.ReadExReq.misses::switch_cpus.data 3689.428239
system.l2.ReadExReq.misses::total 3689.428239
system.l2.ReadExReq.missLatency::switch_cpus.data 309542182.628
system.l2.ReadExReq.missLatency::total 309542182.628
system.l2.ReadExReq.accesses::cpu.data 1.474644
system.l2.ReadExReq.accesses::switch_cpus.data 28078.69866
system.l2.ReadExReq.accesses::total 28078.69866
system.l2.ReadExReq.missRate::cpu.data 0.6589170000000001
system.l2.ReadExReq.missRate::switch_cpus.data 0.12114146144200001
system.l2.ReadExReq.missRate::total 0.12114146144200001
system.l2.ReadExReq.avgMissLatency::switch_cpus.data 85260.2089955618
system.l2.ReadExReq.avgMissLatency::total 85260.2089955618
system.l2.ReadExReq.mshrMisses::switch_cpus.data 3689.428239
system.l2.ReadExReq.mshrMisses::total 3689.428239
system.l2.ReadExReq.mshrMissLatency::switch_cpus.data 272647854.80604595
system.l2.ReadExReq.mshrMissLatency::total 272647854.80604595
system.l2.ReadExReq.mshrMissRate::switch_cpus.data 0.12114146144200001
system.l2.ReadExReq.mshrMissRate::total 0.12114146144200001
system.l2.ReadExReq.avgMshrMissLatency::switch_cpus.data 75260.19609560809
system.l2.ReadExReq.avgMshrMissLatency::total 75260.19609560809
system.l2.ReadSharedReq.hits::switch_cpus.data 176946.899937
system.l2.ReadSharedReq.hits::total 176946.899937
system.l2.ReadSharedReq.misses::cpu.data 2.113693
system.l2.ReadSharedReq.misses::switch_cpus.data 50926.28477399999
system.l2.ReadSharedReq.misses::total 50926.28477399999
system.l2.ReadSharedReq.missLatency::switch_cpus.data 4242184248.7685
system.l2.ReadSharedReq.missLatency::total 4242184248.7685
system.l2.ReadSharedReq.accesses::cpu.data 2.113693
system.l2.ReadSharedReq.accesses::switch_cpus.data 227873.184711
system.l2.ReadSharedReq.accesses::total 227873.184711
system.l2.ReadSharedReq.missRate::cpu.data 0.8018810000000001
system.l2.ReadSharedReq.missRate::switch_cpus.data 0.23441228658199997
system.l2.ReadSharedReq.missRate::total 0.23441228658199997
system.l2.ReadSharedReq.avgMissLatency::switch_cpus.data 83135.91202207745
system.l2.ReadSharedReq.avgMissLatency::total 83135.91202207745
system.l2.ReadSharedReq.mshrMisses::switch_cpus.data 50926.28477399999
system.l2.ReadSharedReq.mshrMisses::total 50926.28477399999
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus.data 3732921401.0285006
system.l2.ReadSharedReq.mshrMissLatency::total 3732921401.0285006
system.l2.ReadSharedReq.mshrMissRate::switch_cpus.data 0.23441228658199997
system.l2.ReadSharedReq.mshrMissRate::total 0.23441228658199997
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus.data 73135.91202207746
system.l2.ReadSharedReq.avgMshrMissLatency::total 73135.91202207746
system.l2.WritebackClean.hits::writebacks 424209.829228
system.l2.WritebackClean.hits::total 424209.829228
system.l2.WritebackClean.accesses::writebacks 424209.829228
system.l2.WritebackClean.accesses::total 424209.829228
system.l2.WritebackDirty.hits::writebacks 109628.583935
system.l2.WritebackDirty.hits::total 109628.583935
system.l2.WritebackDirty.accesses::writebacks 109628.583935
system.l2.WritebackDirty.accesses::total 109628.583935
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 53936762173.43449
system.l2.tags.tagsInUse 20913.81017234452
system.l2.tags.totalRefs 1494844.0128010001
system.l2.tags.sampledRefs 63804.503918999995
system.l2.tags.avgRefs 21.364089228074
system.l2.tags.warmupTick 0.0
system.l2.tags.occupancies::cpu.inst 2.8782771228400006
system.l2.tags.occupancies::cpu.data 3.2033758860589994
system.l2.tags.occupancies::switch_cpus.inst 2432.579763117823
system.l2.tags.occupancies::switch_cpus.data 18460.76663832917
system.l2.tags.avgOccs::cpu.inst 8.805567100000001e-05
system.l2.tags.avgOccs::cpu.data 9.784615400000002e-05
system.l2.tags.avgOccs::switch_cpus.inst 0.074236465574
system.l2.tags.avgOccs::switch_cpus.data 0.563377928407
system.l2.tags.avgOccs::total 0.6382388348740001
system.l2.tags.occupanciesTaskId::1024 28418.888661
system.l2.tags.ageTaskId_1024::1 97.12848300000003
system.l2.tags.ageTaskId_1024::2 567.369219
system.l2.tags.ageTaskId_1024::3 6861.912894
system.l2.tags.ratioOccsTaskId::1024 0.8672756069399998
system.l2.tags.tagAccesses 10941391.077256
system.l2.tags.dataAccesses 10941391.077256
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 53936762173.43449
system.mem_ctrls.avgPriority_switch_cpus.inst::samples 3378.83312
system.mem_ctrls.avgPriority_switch_cpus.data::samples 54595.40158700001
system.mem_ctrls.priorityMinLatency 1.875e-08
system.mem_ctrls.priorityMaxLatency 0.006681465588807501
system.mem_ctrls.numReadWriteTurnArounds 445.9800380000001
system.mem_ctrls.numWriteReadTurnArounds 445.9800380000001
system.mem_ctrls.numStayReadState 135192.144173
system.mem_ctrls.numStayWriteState 6914.661924
system.mem_ctrls.readReqs 57994.54613300001
system.mem_ctrls.writeReqs 7371.260277
system.mem_ctrls.readBursts 57994.54613300001
system.mem_ctrls.writeBursts 7371.260277
system.mem_ctrls.servicedByWrQ 20.311426
system.mem_ctrls.mergedWrBursts 0.0
system.mem_ctrls.neitherReadNorWriteReqs 0.0
system.mem_ctrls.avgRdQLen 1.06201289
system.mem_ctrls.avgWrQLen 15.234641779999999
system.mem_ctrls.numRdRetry 0.0
system.mem_ctrls.numWrRetry 0.0
system.mem_ctrls.readPktSize::0 0.0
system.mem_ctrls.readPktSize::1 0.0
system.mem_ctrls.readPktSize::2 0.0
system.mem_ctrls.readPktSize::3 0.0
system.mem_ctrls.readPktSize::4 0.0
system.mem_ctrls.readPktSize::5 0.0
system.mem_ctrls.readPktSize::6 57994.54613300001
system.mem_ctrls.writePktSize::0 0.0
system.mem_ctrls.writePktSize::1 0.0
system.mem_ctrls.writePktSize::2 0.0
system.mem_ctrls.writePktSize::3 0.0
system.mem_ctrls.writePktSize::4 0.0
system.mem_ctrls.writePktSize::5 0.0
system.mem_ctrls.writePktSize::6 7371.260277
system.mem_ctrls.rdQLenPdf::0 50286.915958
system.mem_ctrls.rdQLenPdf::1 6867.4523389999995
system.mem_ctrls.rdQLenPdf::2 755.5513770000001
system.mem_ctrls.rdQLenPdf::3 63.65897400000001
system.mem_ctrls.rdQLenPdf::4 0.656059
system.mem_ctrls.rdQLenPdf::5 0.0
system.mem_ctrls.rdQLenPdf::6 0.0
system.mem_ctrls.rdQLenPdf::7 0.0
system.mem_ctrls.rdQLenPdf::8 0.0
system.mem_ctrls.rdQLenPdf::9 0.0
system.mem_ctrls.rdQLenPdf::10 0.0
system.mem_ctrls.rdQLenPdf::11 0.0
system.mem_ctrls.rdQLenPdf::12 0.0
system.mem_ctrls.rdQLenPdf::13 0.0
system.mem_ctrls.rdQLenPdf::14 0.0
system.mem_ctrls.rdQLenPdf::15 0.0
system.mem_ctrls.rdQLenPdf::16 0.0
system.mem_ctrls.rdQLenPdf::17 0.0
system.mem_ctrls.rdQLenPdf::18 0.0
system.mem_ctrls.rdQLenPdf::19 0.0
system.mem_ctrls.rdQLenPdf::20 0.0
system.mem_ctrls.rdQLenPdf::21 0.0
system.mem_ctrls.rdQLenPdf::22 0.0
system.mem_ctrls.rdQLenPdf::23 0.0
system.mem_ctrls.rdQLenPdf::24 0.0
system.mem_ctrls.rdQLenPdf::25 0.0
system.mem_ctrls.rdQLenPdf::26 0.0
system.mem_ctrls.rdQLenPdf::27 0.0
system.mem_ctrls.rdQLenPdf::28 0.0
system.mem_ctrls.rdQLenPdf::29 0.0
system.mem_ctrls.rdQLenPdf::30 0.0
system.mem_ctrls.rdQLenPdf::31 0.0
system.mem_ctrls.wrQLenPdf::0 0.7098570000000001
system.mem_ctrls.wrQLenPdf::1 0.7538750000000001
system.mem_ctrls.wrQLenPdf::2 0.7538750000000001
system.mem_ctrls.wrQLenPdf::3 0.7538750000000001
system.mem_ctrls.wrQLenPdf::4 0.7538750000000001
system.mem_ctrls.wrQLenPdf::5 0.863807
system.mem_ctrls.wrQLenPdf::6 0.863807
system.mem_ctrls.wrQLenPdf::7 0.764559
system.mem_ctrls.wrQLenPdf::8 0.764559
system.mem_ctrls.wrQLenPdf::9 0.764559
system.mem_ctrls.wrQLenPdf::10 0.86343
system.mem_ctrls.wrQLenPdf::11 0.86343
system.mem_ctrls.wrQLenPdf::12 0.86343
system.mem_ctrls.wrQLenPdf::13 0.86343
system.mem_ctrls.wrQLenPdf::14 0.86343
system.mem_ctrls.wrQLenPdf::15 102.24476100000001
system.mem_ctrls.wrQLenPdf::16 108.22964200000001
system.mem_ctrls.wrQLenPdf::17 429.37748700000003
system.mem_ctrls.wrQLenPdf::18 445.845514
system.mem_ctrls.wrQLenPdf::19 446.6856630000001
system.mem_ctrls.wrQLenPdf::20 447.113149
system.mem_ctrls.wrQLenPdf::21 447.437904
system.mem_ctrls.wrQLenPdf::22 446.99344199999996
system.mem_ctrls.wrQLenPdf::23 447.16650999999996
system.mem_ctrls.wrQLenPdf::24 447.40179800000004
system.mem_ctrls.wrQLenPdf::25 447.8979740000001
system.mem_ctrls.wrQLenPdf::26 447.461254
system.mem_ctrls.wrQLenPdf::27 448.399104
system.mem_ctrls.wrQLenPdf::28 449.113777
system.mem_ctrls.wrQLenPdf::29 454.926441
system.mem_ctrls.wrQLenPdf::30 449.24326700000006
system.mem_ctrls.wrQLenPdf::31 447.4243450000001
system.mem_ctrls.wrQLenPdf::32 446.05799700000006
system.mem_ctrls.wrQLenPdf::33 0.174343
system.mem_ctrls.wrQLenPdf::34 0.002107
system.mem_ctrls.wrQLenPdf::35 0.0
system.mem_ctrls.wrQLenPdf::36 0.0
system.mem_ctrls.wrQLenPdf::37 0.0
system.mem_ctrls.wrQLenPdf::38 0.0
system.mem_ctrls.wrQLenPdf::39 0.0
system.mem_ctrls.wrQLenPdf::40 0.0
system.mem_ctrls.wrQLenPdf::41 0.0
system.mem_ctrls.wrQLenPdf::42 0.0
system.mem_ctrls.wrQLenPdf::43 0.0
system.mem_ctrls.wrQLenPdf::44 0.0
system.mem_ctrls.wrQLenPdf::45 0.0
system.mem_ctrls.wrQLenPdf::46 0.0
system.mem_ctrls.wrQLenPdf::47 0.0
system.mem_ctrls.wrQLenPdf::48 0.0
system.mem_ctrls.wrQLenPdf::49 0.0
system.mem_ctrls.wrQLenPdf::50 0.0
system.mem_ctrls.wrQLenPdf::51 0.0
system.mem_ctrls.wrQLenPdf::52 0.0
system.mem_ctrls.wrQLenPdf::53 0.0
system.mem_ctrls.wrQLenPdf::54 0.0
system.mem_ctrls.wrQLenPdf::55 0.0
system.mem_ctrls.wrQLenPdf::56 0.0
system.mem_ctrls.wrQLenPdf::57 0.0
system.mem_ctrls.wrQLenPdf::58 0.0
system.mem_ctrls.wrQLenPdf::59 0.0
system.mem_ctrls.wrQLenPdf::60 0.0
system.mem_ctrls.wrQLenPdf::61 0.0
system.mem_ctrls.wrQLenPdf::62 0.0
system.mem_ctrls.wrQLenPdf::63 0.0
system.mem_ctrls.bytesReadWrQ 1299.931264
system.mem_ctrls.bytesReadSys 3711650.9525120007
system.mem_ctrls.bytesWrittenSys 471760.657728
system.mem_ctrls.avgRdBWSys 64521560.087861255
system.mem_ctrls.avgWrBWSys 7990272.8082846645
system.mem_ctrls.totGap 53944812205.920006
system.mem_ctrls.avgGap 1514004.62528495
system.mem_ctrls.requestorReadBytes::switch_cpus.inst 216245.31968
system.mem_ctrls.requestorReadBytes::switch_cpus.data 3494105.7015680005
system.mem_ctrls.requestorReadRate::switch_cpus.inst 3736716.8713790877
system.mem_ctrls.requestorReadRate::switch_cpus.data 60761712.896226406
system.mem_ctrls.requestorReadAccesses::switch_cpus.inst 3378.83312
system.mem_ctrls.requestorReadAccesses::switch_cpus.data 54615.71301299999
system.mem_ctrls.requestorReadTotalLat::switch_cpus.inst 98444266.47799999
system.mem_ctrls.requestorReadTotalLat::switch_cpus.data 1756600447.6702502
system.mem_ctrls.requestorReadAvgLat::switch_cpus.inst 29856.74805078
system.mem_ctrls.requestorReadAvgLat::switch_cpus.data 32001.15096643
system.mem_ctrls.dram.bytesRead::cpu.inst 194.28275200000004
system.mem_ctrls.dram.bytesRead::cpu.data 229.65356799999995
system.mem_ctrls.dram.bytesRead::switch_cpus.inst 216245.31968
system.mem_ctrls.dram.bytesRead::switch_cpus.data 3495405.6328319996
system.mem_ctrls.dram.bytesRead::total 3711650.9525120007
system.mem_ctrls.dram.bytesInstRead::cpu.inst 194.28275200000004
system.mem_ctrls.dram.bytesInstRead::switch_cpus.inst 216245.31968
system.mem_ctrls.dram.bytesInstRead::total 216245.31968
system.mem_ctrls.dram.numReads::cpu.inst 3.0356680000000007
system.mem_ctrls.dram.numReads::cpu.data 3.588336999999999
system.mem_ctrls.dram.numReads::switch_cpus.inst 3378.83312
system.mem_ctrls.dram.numReads::switch_cpus.data 54615.71301299999
system.mem_ctrls.dram.numReads::total 57994.54613300001
system.mem_ctrls.dram.bwRead::cpu.inst 38685.36281100001
system.mem_ctrls.dram.bwRead::cpu.data 45061.25709700001
system.mem_ctrls.dram.bwRead::switch_cpus.inst 3736716.9146149997
system.mem_ctrls.dram.bwRead::switch_cpus.data 60784843.167320006
system.mem_ctrls.dram.bwRead::total 64521560.27892401
system.mem_ctrls.dram.bwInstRead::cpu.inst 38685.36281100001
system.mem_ctrls.dram.bwInstRead::switch_cpus.inst 3736716.9146149997
system.mem_ctrls.dram.bwInstRead::total 3736716.9146149997
system.mem_ctrls.dram.bwTotal::cpu.inst 38685.36281100001
system.mem_ctrls.dram.bwTotal::cpu.data 45061.25709700001
system.mem_ctrls.dram.bwTotal::switch_cpus.inst 3736716.9146149997
system.mem_ctrls.dram.bwTotal::switch_cpus.data 60784843.167320006
system.mem_ctrls.dram.bwTotal::total 72511832.936
system.mem_ctrls.dram.readBursts 57974.234707
system.mem_ctrls.dram.writeBursts 7351.663768
system.mem_ctrls.dram.perBankRdBursts::0 3861.511377
system.mem_ctrls.dram.perBankRdBursts::1 3499.3783000000003
system.mem_ctrls.dram.perBankRdBursts::2 3280.8876370000003
system.mem_ctrls.dram.perBankRdBursts::3 3260.397769
system.mem_ctrls.dram.perBankRdBursts::4 3514.954531
system.mem_ctrls.dram.perBankRdBursts::5 3517.689269000001
system.mem_ctrls.dram.perBankRdBursts::6 3761.6038240000003
system.mem_ctrls.dram.perBankRdBursts::7 3593.5841830000004
system.mem_ctrls.dram.perBankRdBursts::8 3435.7976380000005
system.mem_ctrls.dram.perBankRdBursts::9 3569.05585
system.mem_ctrls.dram.perBankRdBursts::10 3650.44087
system.mem_ctrls.dram.perBankRdBursts::11 4068.35878
system.mem_ctrls.dram.perBankRdBursts::12 3728.3405500000003
system.mem_ctrls.dram.perBankRdBursts::13 3778.3862459999996
system.mem_ctrls.dram.perBankRdBursts::14 3714.245269
system.mem_ctrls.dram.perBankRdBursts::15 3739.6026139999994
system.mem_ctrls.dram.perBankWrBursts::0 465.396625
system.mem_ctrls.dram.perBankWrBursts::1 380.7932570000001
system.mem_ctrls.dram.perBankWrBursts::2 388.19959100000005
system.mem_ctrls.dram.perBankWrBursts::3 367.774794
system.mem_ctrls.dram.perBankWrBursts::4 414.154743
system.mem_ctrls.dram.perBankWrBursts::5 390.3844620000001
system.mem_ctrls.dram.perBankWrBursts::6 519.190371
system.mem_ctrls.dram.perBankWrBursts::7 544.194259
system.mem_ctrls.dram.perBankWrBursts::8 425.42322300000006
system.mem_ctrls.dram.perBankWrBursts::9 492.5570180000001
system.mem_ctrls.dram.perBankWrBursts::10 436.392556
system.mem_ctrls.dram.perBankWrBursts::11 590.0525990000001
system.mem_ctrls.dram.perBankWrBursts::12 475.24967100000003
system.mem_ctrls.dram.perBankWrBursts::13 472.167673
system.mem_ctrls.dram.perBankWrBursts::14 488.468044
system.mem_ctrls.dram.perBankWrBursts::15 501.26488199999994
system.mem_ctrls.dram.totQLat 768027813.3920001
system.mem_ctrls.dram.totBusLat 289871173.535
system.mem_ctrls.dram.totMemAccLat 1855044714.1482499
system.mem_ctrls.dram.avgQLat 13105.179956850001
system.mem_ctrls.dram.avgBusLat 5000.0
system.mem_ctrls.dram.avgMemAccLat 31855.179956850003
system.mem_ctrls.dram.readRowHits 34816.273182
system.mem_ctrls.dram.writeRowHits 1602.250625
system.mem_ctrls.dram.readRowHitRate 60.57853988
system.mem_ctrls.dram.writeRowHitRate 16.1190013
system.mem_ctrls.dram.bytesPerActivate::samples 28908.859084999996
system.mem_ctrls.dram.bytesPerActivate::mean 151.235049259601
system.mem_ctrls.dram.bytesPerActivate::gmean 105.15472543523998
system.mem_ctrls.dram.bytesPerActivate::stdev 184.034351906732
system.mem_ctrls.dram.bytesPerActivate::0-127 17727.526892
system.mem_ctrls.dram.bytesPerActivate::128-255 7335.3751680000005
system.mem_ctrls.dram.bytesPerActivate::256-383 1410.6456730000002
system.mem_ctrls.dram.bytesPerActivate::384-511 705.0066500000001
system.mem_ctrls.dram.bytesPerActivate::512-639 495.96975999999995
system.mem_ctrls.dram.bytesPerActivate::640-767 399.811707
system.mem_ctrls.dram.bytesPerActivate::768-895 277.96603300000004
system.mem_ctrls.dram.bytesPerActivate::896-1023 168.861018
system.mem_ctrls.dram.bytesPerActivate::1024-1151 387.69618399999996
system.mem_ctrls.dram.bytesPerActivate::total 28908.859084999996
system.mem_ctrls.dram.dramBytesRead 3710351.021248
system.mem_ctrls.dram.dramBytesWritten 470506.481152
system.mem_ctrls.dram.avgRdBW 64.49842987914101
system.mem_ctrls.dram.avgWrBW 7.966722535932
system.mem_ctrls.dram.peakBW 12800.0
system.mem_ctrls.dram.busUtil 0.5651514000000001
system.mem_ctrls.dram.busUtilRead 0.50337858
system.mem_ctrls.dram.busUtilWrite 0.06066748
system.mem_ctrls.dram.pageHitRate 57.30818666000001
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 53936762173.43449
system.mem_ctrls.dram.rank0.actEnergy 99733864.94022
system.mem_ctrls.dram.rank0.preEnergy 53011795.802954994
system.mem_ctrls.dram.rank0.readEnergy 201990649.19460002
system.mem_ctrls.dram.rank0.writeEnergy 18113859.892440002
system.mem_ctrls.dram.rank0.refreshEnergy 4257787865.4573603
system.mem_ctrls.dram.rank0.actBackEnergy 5468326081.194271
system.mem_ctrls.dram.rank0.preBackEnergy 16106810506.53072
system.mem_ctrls.dram.rank0.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank0.totalEnergy 26205774623.01257
system.mem_ctrls.dram.rank0.averagePower 484.4816910777391
system.mem_ctrls.dram.rank0.totalIdleTime 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 41821716743.69875
system.mem_ctrls.dram.rank0.pwrStateTime::REF 1801094697.74
system.mem_ctrls.dram.rank0.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 10313950731.995749
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.dram.rank1.actEnergy 106664790.18930003
system.mem_ctrls.dram.rank1.preEnergy 56697324.42462
system.mem_ctrls.dram.rank1.readEnergy 211945386.61338
system.mem_ctrls.dram.rank1.writeEnergy 20261824.976520002
system.mem_ctrls.dram.rank1.refreshEnergy 4257787865.4573603
system.mem_ctrls.dram.rank1.actBackEnergy 5467194511.45494
system.mem_ctrls.dram.rank1.preBackEnergy 16107763407.363838
system.mem_ctrls.dram.rank1.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank1.totalEnergy 26228315110.479965
system.mem_ctrls.dram.rank1.averagePower 484.903246549355
system.mem_ctrls.dram.rank1.totalIdleTime 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 41824243744.228004
system.mem_ctrls.dram.rank1.pwrStateTime::REF 1801094697.74
system.mem_ctrls.dram.rank1.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 10311423731.4665
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 53936762173.43449
system.membus.transDist::ReadResp 54305.117894
system.membus.transDist::ReadExReq 3689.428239
system.membus.transDist::ReadExResp 3689.428239
system.membus.transDist::ReadSharedReq 54305.117894
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port 151359.58553300003
system.membus.pktCount::total 151359.58553300003
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port 4183411.6102400003
system.membus.pktSize::total 4183411.6102400003
system.membus.snoops 0.0
system.membus.snoopTraffic 0.0
system.membus.snoopFanout::samples 58009.363863
system.membus.snoopFanout::mean 0.0
system.membus.snoopFanout::stdev 0.0
system.membus.snoopFanout::underflows 0.0
system.membus.snoopFanout::0 58009.363863
system.membus.snoopFanout::1 0.0
system.membus.snoopFanout::overflows 0.0
system.membus.snoopFanout::min_value 0.0
system.membus.snoopFanout::max_value 0.0
system.membus.snoopFanout::total 58009.363863
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 53936762173.43449
system.membus.reqLayer0.occupancy 135835462.31500003
system.membus.reqLayer0.utilization 0.0
system.membus.respLayer1.occupancy 311351096.81525
system.membus.respLayer1.utilization 0.0
system.membus.snoop_filter.totRequests 93365.03940000001
system.membus.snoop_filter.hitSingleRequests 35355.675536999996
system.membus.snoop_filter.hitMultiRequests 0.0
system.membus.snoop_filter.totSnoops 0.0
system.membus.snoop_filter.hitSingleSnoops 0.0
system.membus.snoop_filter.hitMultiSnoops 0.0
system.switch_cpus.numCycles 107873527.67546399
system.switch_cpus.cpi 1.078486561941
system.switch_cpus.ipc 0.941899276964
system.switch_cpus.numWorkItemsStarted 0.0
system.switch_cpus.numWorkItemsCompleted 0.0
system.switch_cpus.instsAdded 115112577.876571
system.switch_cpus.instsIssued 113816827.81195898
system.switch_cpus.squashedInstsIssued 1351.4637690000002
system.switch_cpus.squashedInstsExamined 4043359.367558
system.switch_cpus.squashedOperandsExamined 2821511.0166619997
system.switch_cpus.numIssuedDist::samples 105639666.736482
system.switch_cpus.numIssuedDist::mean 1.088506548732
system.switch_cpus.numIssuedDist::stdev 1.1079620831980002
system.switch_cpus.numIssuedDist::underflows 0.0
system.switch_cpus.numIssuedDist::0 42231008.36477201
system.switch_cpus.numIssuedDist::1 28838490.713905998
system.switch_cpus.numIssuedDist::2 21429907.733095005
system.switch_cpus.numIssuedDist::3 11137581.719542
system.switch_cpus.numIssuedDist::4 1512861.2376010001
system.switch_cpus.numIssuedDist::5 359058.51709000004
system.switch_cpus.numIssuedDist::6 76122.95030800001
system.switch_cpus.numIssuedDist::7 34782.765809000004
system.switch_cpus.numIssuedDist::8 19852.734359000002
system.switch_cpus.numIssuedDist::overflows 0.0
system.switch_cpus.numIssuedDist::min_value 0.0
system.switch_cpus.numIssuedDist::max_value 8.0
system.switch_cpus.numIssuedDist::total 105639666.736482
system.switch_cpus.statFuBusy::No_OpClass 0.0
system.switch_cpus.statFuBusy::IntAlu 0.0
system.switch_cpus.statFuBusy::IntMult 0.0
system.switch_cpus.statFuBusy::IntDiv 0.0
system.switch_cpus.statFuBusy::FloatAdd 0.0
system.switch_cpus.statFuBusy::FloatCmp 0.0
system.switch_cpus.statFuBusy::FloatCvt 0.0
system.switch_cpus.statFuBusy::FloatMult 0.0
system.switch_cpus.statFuBusy::FloatMultAcc 0.0
system.switch_cpus.statFuBusy::FloatDiv 0.0
system.switch_cpus.statFuBusy::FloatMisc 0.0
system.switch_cpus.statFuBusy::FloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdAdd 0.0
system.switch_cpus.statFuBusy::SimdAddAcc 0.0
system.switch_cpus.statFuBusy::SimdAlu 0.0
system.switch_cpus.statFuBusy::SimdCmp 0.0
system.switch_cpus.statFuBusy::SimdCvt 0.0
system.switch_cpus.statFuBusy::SimdMisc 0.0
system.switch_cpus.statFuBusy::SimdMult 0.0
system.switch_cpus.statFuBusy::SimdMultAcc 0.0
system.switch_cpus.statFuBusy::SimdMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdShift 0.0
system.switch_cpus.statFuBusy::SimdShiftAcc 0.0
system.switch_cpus.statFuBusy::SimdDiv 0.0
system.switch_cpus.statFuBusy::SimdSqrt 0.0
system.switch_cpus.statFuBusy::SimdFloatAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatAlu 0.0
system.switch_cpus.statFuBusy::SimdFloatCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatCvt 0.0
system.switch_cpus.statFuBusy::SimdFloatDiv 0.0
system.switch_cpus.statFuBusy::SimdFloatMisc 0.0
system.switch_cpus.statFuBusy::SimdFloatMult 0.0
system.switch_cpus.statFuBusy::SimdFloatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdReduceAlu 0.0
system.switch_cpus.statFuBusy::SimdReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdAes 0.0
system.switch_cpus.statFuBusy::SimdAesMix 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash2 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma3 0.0
system.switch_cpus.statFuBusy::SimdPredAlu 0.0
system.switch_cpus.statFuBusy::Matrix 0.0
system.switch_cpus.statFuBusy::MatrixMov 0.0
system.switch_cpus.statFuBusy::MatrixOP 0.0
system.switch_cpus.statFuBusy::MemRead 14560.611048
system.switch_cpus.statFuBusy::MemWrite 2835.42296
system.switch_cpus.statFuBusy::FloatMemRead 0.0
system.switch_cpus.statFuBusy::FloatMemWrite 0.0
system.switch_cpus.statFuBusy::IprAccess 0.0
system.switch_cpus.statFuBusy::InstPrefetch 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statFuBusy::SimdStridedLoad 0.0
system.switch_cpus.statFuBusy::SimdStridedStore 0.0
system.switch_cpus.statFuBusy::SimdIndexedLoad 0.0
system.switch_cpus.statFuBusy::SimdIndexedStore 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterLoad 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statFuBusy::SimdExt 0.0
system.switch_cpus.statFuBusy::SimdFloatExt 0.0
system.switch_cpus.statFuBusy::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::No_OpClass 581.804527
system.switch_cpus.statIssuedInstType_0::IntAlu 71104263.55080801
system.switch_cpus.statIssuedInstType_0::IntMult 59449.74847299999
system.switch_cpus.statIssuedInstType_0::IntDiv 8799.199716
system.switch_cpus.statIssuedInstType_0::FloatAdd 12.955688
system.switch_cpus.statIssuedInstType_0::FloatCmp 253.573962
system.switch_cpus.statIssuedInstType_0::FloatCvt 190.59011400000003
system.switch_cpus.statIssuedInstType_0::FloatMult 15.152528
system.switch_cpus.statIssuedInstType_0::FloatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::FloatDiv 8.362158
system.switch_cpus.statIssuedInstType_0::FloatMisc 904.1833520000001
system.switch_cpus.statIssuedInstType_0::FloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdAdd 634.854543
system.switch_cpus.statIssuedInstType_0::SimdAddAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdAlu 8949.726633
system.switch_cpus.statIssuedInstType_0::SimdCmp 15373.852971
system.switch_cpus.statIssuedInstType_0::SimdCvt 8.68714
system.switch_cpus.statIssuedInstType_0::SimdMisc 15411.778818
system.switch_cpus.statIssuedInstType_0::SimdMult 0.0
system.switch_cpus.statIssuedInstType_0::SimdMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdShift 176.21354900000003
system.switch_cpus.statIssuedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdDiv 0.0
system.switch_cpus.statIssuedInstType_0::SimdSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatDiv 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMult 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdAes 0.0
system.switch_cpus.statIssuedInstType_0::SimdAesMix 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.statIssuedInstType_0::SimdPredAlu 0.0
system.switch_cpus.statIssuedInstType_0::Matrix 0.0
system.switch_cpus.statIssuedInstType_0::MatrixMov 0.0
system.switch_cpus.statIssuedInstType_0::MatrixOP 0.0
system.switch_cpus.statIssuedInstType_0::MemRead 23908663.790659
system.switch_cpus.statIssuedInstType_0::MemWrite 18693129.786319997
system.switch_cpus.statIssuedInstType_0::FloatMemRead 0.0
system.switch_cpus.statIssuedInstType_0::FloatMemWrite 0.0
system.switch_cpus.statIssuedInstType_0::IprAccess 0.0
system.switch_cpus.statIssuedInstType_0::InstPrefetch 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::total 113816827.81195898
system.switch_cpus.issueRate 1.068921711313
system.switch_cpus.fuBusy 17396.034008000006
system.switch_cpus.fuBusyRate 0.000150813446
system.switch_cpus.intInstQueueReads 332827745.512448
system.switch_cpus.intInstQueueWrites 118901733.37291099
system.switch_cpus.intInstQueueWakeupAccesses 113062199.322898
system.switch_cpus.fpInstQueueReads 0.0
system.switch_cpus.fpInstQueueWrites 0.0
system.switch_cpus.fpInstQueueWakeupAccesses 0.0
system.switch_cpus.vecInstQueueReads 464324.56724800006
system.switch_cpus.vecInstQueueWrites 256076.608278
system.switch_cpus.vecInstQueueWakeupAccesses 226035.72202900003
system.switch_cpus.intAluAccesses 113601379.780961
system.switch_cpus.fpAluAccesses 0.0
system.switch_cpus.vecAluAccesses 232262.260479
system.switch_cpus.numSquashedInsts 328918.719024
system.switch_cpus.numSwp 0.0
system.switch_cpus.timesIdled 326352.48414499994
system.switch_cpus.idleCycles 2233860.938982
system.switch_cpus.MemDepUnit__0.insertedLoads 24255932.713965002
system.switch_cpus.MemDepUnit__0.insertedStores 18859075.601239
system.switch_cpus.MemDepUnit__0.conflictingLoads 7355939.370459
system.switch_cpus.MemDepUnit__0.conflictingStores 807.630464
system.switch_cpus.MemDepUnit__0.MDPLookups 22950697.707468
system.switch_cpus.MemDepUnit__0.bypassedMDPLookups 1305235.006497
system.switch_cpus.MemDepUnit__0.LFSTReads 0.0
system.switch_cpus.MemDepUnit__0.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__0.PHASTMispredictions 6270286.321498998
system.switch_cpus.MemDepUnit__0.PHASTCorrectPredictions 597199.1246330001
system.switch_cpus.MemDepUnit__0.readsPath1 0.0
system.switch_cpus.MemDepUnit__0.readsPath2 0.0
system.switch_cpus.MemDepUnit__0.readsPath3 0.0
system.switch_cpus.MemDepUnit__0.readsPath4 0.0
system.switch_cpus.MemDepUnit__0.readsPath5 0.0
system.switch_cpus.MemDepUnit__0.readsPath6 0.0
system.switch_cpus.MemDepUnit__0.readsPath7 0.0
system.switch_cpus.MemDepUnit__0.readsPath8 0.0
system.switch_cpus.MemDepUnit__0.writesPath1 0.0
system.switch_cpus.MemDepUnit__0.writesPath2 0.0
system.switch_cpus.MemDepUnit__0.writesPath3 0.0
system.switch_cpus.MemDepUnit__0.writesPath4 0.0
system.switch_cpus.MemDepUnit__0.writesPath5 0.0
system.switch_cpus.MemDepUnit__0.writesPath6 0.0
system.switch_cpus.MemDepUnit__0.writesPath7 0.0
system.switch_cpus.MemDepUnit__0.writesPath8 0.0
system.switch_cpus.MemDepUnit__1.insertedLoads 0.0
system.switch_cpus.MemDepUnit__1.insertedStores 0.0
system.switch_cpus.MemDepUnit__1.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__1.conflictingStores 0.0
system.switch_cpus.MemDepUnit__1.MDPLookups 0.0
system.switch_cpus.MemDepUnit__1.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__1.LFSTReads 0.0
system.switch_cpus.MemDepUnit__1.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__1.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__1.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__1.readsPath1 0.0
system.switch_cpus.MemDepUnit__1.readsPath2 0.0
system.switch_cpus.MemDepUnit__1.readsPath3 0.0
system.switch_cpus.MemDepUnit__1.readsPath4 0.0
system.switch_cpus.MemDepUnit__1.readsPath5 0.0
system.switch_cpus.MemDepUnit__1.readsPath6 0.0
system.switch_cpus.MemDepUnit__1.readsPath7 0.0
system.switch_cpus.MemDepUnit__1.readsPath8 0.0
system.switch_cpus.MemDepUnit__1.writesPath1 0.0
system.switch_cpus.MemDepUnit__1.writesPath2 0.0
system.switch_cpus.MemDepUnit__1.writesPath3 0.0
system.switch_cpus.MemDepUnit__1.writesPath4 0.0
system.switch_cpus.MemDepUnit__1.writesPath5 0.0
system.switch_cpus.MemDepUnit__1.writesPath6 0.0
system.switch_cpus.MemDepUnit__1.writesPath7 0.0
system.switch_cpus.MemDepUnit__1.writesPath8 0.0
system.switch_cpus.MemDepUnit__2.insertedLoads 0.0
system.switch_cpus.MemDepUnit__2.insertedStores 0.0
system.switch_cpus.MemDepUnit__2.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__2.conflictingStores 0.0
system.switch_cpus.MemDepUnit__2.MDPLookups 0.0
system.switch_cpus.MemDepUnit__2.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__2.LFSTReads 0.0
system.switch_cpus.MemDepUnit__2.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__2.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__2.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__2.readsPath1 0.0
system.switch_cpus.MemDepUnit__2.readsPath2 0.0
system.switch_cpus.MemDepUnit__2.readsPath3 0.0
system.switch_cpus.MemDepUnit__2.readsPath4 0.0
system.switch_cpus.MemDepUnit__2.readsPath5 0.0
system.switch_cpus.MemDepUnit__2.readsPath6 0.0
system.switch_cpus.MemDepUnit__2.readsPath7 0.0
system.switch_cpus.MemDepUnit__2.readsPath8 0.0
system.switch_cpus.MemDepUnit__2.writesPath1 0.0
system.switch_cpus.MemDepUnit__2.writesPath2 0.0
system.switch_cpus.MemDepUnit__2.writesPath3 0.0
system.switch_cpus.MemDepUnit__2.writesPath4 0.0
system.switch_cpus.MemDepUnit__2.writesPath5 0.0
system.switch_cpus.MemDepUnit__2.writesPath6 0.0
system.switch_cpus.MemDepUnit__2.writesPath7 0.0
system.switch_cpus.MemDepUnit__2.writesPath8 0.0
system.switch_cpus.MemDepUnit__3.insertedLoads 0.0
system.switch_cpus.MemDepUnit__3.insertedStores 0.0
system.switch_cpus.MemDepUnit__3.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__3.conflictingStores 0.0
system.switch_cpus.MemDepUnit__3.MDPLookups 0.0
system.switch_cpus.MemDepUnit__3.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__3.LFSTReads 0.0
system.switch_cpus.MemDepUnit__3.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__3.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__3.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__3.readsPath1 0.0
system.switch_cpus.MemDepUnit__3.readsPath2 0.0
system.switch_cpus.MemDepUnit__3.readsPath3 0.0
system.switch_cpus.MemDepUnit__3.readsPath4 0.0
system.switch_cpus.MemDepUnit__3.readsPath5 0.0
system.switch_cpus.MemDepUnit__3.readsPath6 0.0
system.switch_cpus.MemDepUnit__3.readsPath7 0.0
system.switch_cpus.MemDepUnit__3.readsPath8 0.0
system.switch_cpus.MemDepUnit__3.writesPath1 0.0
system.switch_cpus.MemDepUnit__3.writesPath2 0.0
system.switch_cpus.MemDepUnit__3.writesPath3 0.0
system.switch_cpus.MemDepUnit__3.writesPath4 0.0
system.switch_cpus.MemDepUnit__3.writesPath5 0.0
system.switch_cpus.MemDepUnit__3.writesPath6 0.0
system.switch_cpus.MemDepUnit__3.writesPath7 0.0
system.switch_cpus.MemDepUnit__3.writesPath8 0.0
system.switch_cpus.branchPred.lookups_0::NoBranch 0.0
system.switch_cpus.branchPred.lookups_0::Return 672267.3386199999
system.switch_cpus.branchPred.lookups_0::CallDirect 569478.109811
system.switch_cpus.branchPred.lookups_0::CallIndirect 151898.222224
system.switch_cpus.branchPred.lookups_0::DirectCond 13475816.39876
system.switch_cpus.branchPred.lookups_0::DirectUncond 3397689.8322420004
system.switch_cpus.branchPred.lookups_0::IndirectCond 0.0
system.switch_cpus.branchPred.lookups_0::IndirectUncond 763257.4372429999
system.switch_cpus.branchPred.lookups_0::total 19030407.338899996
system.switch_cpus.branchPred.squashes_0::NoBranch 0.0
system.switch_cpus.branchPred.squashes_0::Return 37542.456785
system.switch_cpus.branchPred.squashes_0::CallDirect 60835.826239
system.switch_cpus.branchPred.squashes_0::CallIndirect 25815.689948000003
system.switch_cpus.branchPred.squashes_0::DirectCond 876564.175149
system.switch_cpus.branchPred.squashes_0::DirectUncond 90912.77307499998
system.switch_cpus.branchPred.squashes_0::IndirectCond 0.0
system.switch_cpus.branchPred.squashes_0::IndirectUncond 8677.736838
system.switch_cpus.branchPred.squashes_0::total 1100348.658034
system.switch_cpus.branchPred.corrected_0::NoBranch 0.0
system.switch_cpus.branchPred.corrected_0::Return 143.84560100000002
system.switch_cpus.branchPred.corrected_0::CallDirect 15078.598179000004
system.switch_cpus.branchPred.corrected_0::CallIndirect 32837.752098
system.switch_cpus.branchPred.corrected_0::DirectCond 308683.514957
system.switch_cpus.branchPred.corrected_0::DirectUncond 20316.469734000002
system.switch_cpus.branchPred.corrected_0::IndirectCond 0.0
system.switch_cpus.branchPred.corrected_0::IndirectUncond 26500.472225999998
system.switch_cpus.branchPred.corrected_0::total 403560.652795
system.switch_cpus.branchPred.earlyResteers_0::NoBranch 0.0
system.switch_cpus.branchPred.earlyResteers_0::Return 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallDirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallIndirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::total 0.0
system.switch_cpus.branchPred.committed_0::NoBranch 0.0
system.switch_cpus.branchPred.committed_0::Return 634724.7850710001
system.switch_cpus.branchPred.committed_0::CallDirect 508642.570779
system.switch_cpus.branchPred.committed_0::CallIndirect 126082.534383
system.switch_cpus.branchPred.committed_0::DirectCond 12599252.268006999
system.switch_cpus.branchPred.committed_0::DirectUncond 3306776.780913
system.switch_cpus.branchPred.committed_0::IndirectCond 0.0
system.switch_cpus.branchPred.committed_0::IndirectUncond 754579.733889
system.switch_cpus.branchPred.committed_0::total 17930058.673042003
system.switch_cpus.branchPred.mispredicted_0::NoBranch 0.0
system.switch_cpus.branchPred.mispredicted_0::Return 94.08696400000001
system.switch_cpus.branchPred.mispredicted_0::CallDirect 9173.461779000001
system.switch_cpus.branchPred.mispredicted_0::CallIndirect 32481.735167000003
system.switch_cpus.branchPred.mispredicted_0::DirectCond 298147.68813799997
system.switch_cpus.branchPred.mispredicted_0::DirectUncond 15523.207435
system.switch_cpus.branchPred.mispredicted_0::IndirectCond 0.0
system.switch_cpus.branchPred.mispredicted_0::IndirectUncond 26411.995307
system.switch_cpus.branchPred.mispredicted_0::total 381832.17479
system.switch_cpus.branchPred.targetProvider_0::NoTarget 8007103.139713001
system.switch_cpus.branchPred.targetProvider_0::BTB 9461963.749108998
system.switch_cpus.branchPred.targetProvider_0::RAS 672267.3386199999
system.switch_cpus.branchPred.targetProvider_0::Indirect 889073.111458
system.switch_cpus.branchPred.targetProvider_0::total 19030407.338899996
system.switch_cpus.branchPred.targetWrong_0::NoBranch 227337.122136
system.switch_cpus.branchPred.targetWrong_0::Return 127589.14782
system.switch_cpus.branchPred.targetWrong_0::CallDirect 143.84560100000002
system.switch_cpus.branchPred.targetWrong_0::CallIndirect 48490.53723800001
system.switch_cpus.branchPred.targetWrong_0::DirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::DirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::total 403560.652795
system.switch_cpus.branchPred.condPredicted 13475816.39876
system.switch_cpus.branchPred.condPredictedTaken 5689734.169256
system.switch_cpus.branchPred.condIncorrect 403560.652795
system.switch_cpus.branchPred.predTakenBTBMiss 89659.008435
system.switch_cpus.branchPred.NotTakenMispredicted 275971.504975
system.switch_cpus.branchPred.TakenMispredicted 127589.14782
system.switch_cpus.branchPred.BTBLookups 19030407.338899996
system.switch_cpus.branchPred.BTBUpdates 216489.43505000003
system.switch_cpus.branchPred.BTBHits 12624720.765261997
system.switch_cpus.branchPred.BTBHitRatio 0.663778425516
system.switch_cpus.branchPred.BTBMispredicted 98628.489855
system.switch_cpus.branchPred.indirectLookups 915155.659467
system.switch_cpus.branchPred.indirectHits 889073.111458
system.switch_cpus.branchPred.indirectMisses 26082.548008999995
system.switch_cpus.branchPred.indirectMispredicted 0.0
system.switch_cpus.branchPred.btb.lookups::NoBranch 0.0
system.switch_cpus.branchPred.btb.lookups::Return 672267.3386199999
system.switch_cpus.branchPred.btb.lookups::CallDirect 569478.109811
system.switch_cpus.branchPred.btb.lookups::CallIndirect 151898.222224
system.switch_cpus.branchPred.btb.lookups::DirectCond 13475816.39876
system.switch_cpus.branchPred.btb.lookups::DirectUncond 3397689.8322420004
system.switch_cpus.branchPred.btb.lookups::IndirectCond 0.0
system.switch_cpus.branchPred.btb.lookups::IndirectUncond 763257.4372429999
system.switch_cpus.branchPred.btb.lookups::total 19030407.338899996
system.switch_cpus.branchPred.btb.misses::NoBranch 0.0
system.switch_cpus.branchPred.btb.misses::Return 672267.3386199999
system.switch_cpus.branchPred.btb.misses::CallDirect 19607.819803000002
system.switch_cpus.branchPred.btb.misses::CallIndirect 151898.222224
system.switch_cpus.branchPred.btb.misses::DirectCond 4769214.908019001
system.switch_cpus.branchPred.btb.misses::DirectUncond 29440.847729000005
system.switch_cpus.branchPred.btb.misses::IndirectCond 0.0
system.switch_cpus.branchPred.btb.misses::IndirectUncond 763257.4372429999
system.switch_cpus.branchPred.btb.misses::total 6405686.573638001
system.switch_cpus.branchPred.btb.updates::NoBranch 0.0
system.switch_cpus.branchPred.btb.updates::Return 0.0
system.switch_cpus.branchPred.btb.updates::CallDirect 15078.598179000004
system.switch_cpus.branchPred.btb.updates::CallIndirect 0.0
system.switch_cpus.branchPred.btb.updates::DirectCond 181094.36713700005
system.switch_cpus.branchPred.btb.updates::DirectUncond 20316.469734000002
system.switch_cpus.branchPred.btb.updates::IndirectCond 0.0
system.switch_cpus.branchPred.btb.updates::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.updates::total 216489.43505000003
system.switch_cpus.branchPred.btb.mispredict::NoBranch 0.0
system.switch_cpus.branchPred.btb.mispredict::Return 0.0
system.switch_cpus.branchPred.btb.mispredict::CallDirect 15078.598179000004
system.switch_cpus.branchPred.btb.mispredict::CallIndirect 0.0
system.switch_cpus.branchPred.btb.mispredict::DirectCond 181094.36713700005
system.switch_cpus.branchPred.btb.mispredict::DirectUncond 20316.469734000002
system.switch_cpus.branchPred.btb.mispredict::IndirectCond 0.0
system.switch_cpus.branchPred.btb.mispredict::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.mispredict::total 216489.43505000003
system.switch_cpus.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 53936762173.43449
system.switch_cpus.branchPred.indirectBranchPred.lookups 915155.659467
system.switch_cpus.branchPred.indirectBranchPred.hits 889073.111458
system.switch_cpus.branchPred.indirectBranchPred.misses 26082.548008999995
system.switch_cpus.branchPred.indirectBranchPred.targetRecords 59338.224324
system.switch_cpus.branchPred.indirectBranchPred.indirectRecords 974493.883791
system.switch_cpus.branchPred.indirectBranchPred.speculativeOverflows 0.0
system.switch_cpus.branchPred.ras.pushes 758918.7888199999
system.switch_cpus.branchPred.ras.pops 758918.854807
system.switch_cpus.branchPred.ras.squashes 124193.972972
system.switch_cpus.branchPred.ras.used 634724.7850710001
system.switch_cpus.branchPred.ras.correct 634630.698107
system.switch_cpus.branchPred.ras.incorrect 94.08696400000001
system.switch_cpus.commit.commitSquashedInsts 4061336.594351
system.switch_cpus.commit.branchMispredicts 368186.242533
system.switch_cpus.commit.numCommittedDist::samples 104122948.821361
system.switch_cpus.commit.numCommittedDist::mean 1.078095208431
system.switch_cpus.commit.numCommittedDist::stdev 1.135950412161
system.switch_cpus.commit.numCommittedDist::underflows 0.0
system.switch_cpus.commit.numCommittedDist::0 44599203.85831899
system.switch_cpus.commit.numCommittedDist::1 27804807.661310997
system.switch_cpus.commit.numCommittedDist::2 11869987.806853002
system.switch_cpus.commit.numCommittedDist::3 19848949.494877998
system.switch_cpus.commit.numCommittedDist::overflows 0.0
system.switch_cpus.commit.numCommittedDist::min_value 0.0
system.switch_cpus.commit.numCommittedDist::max_value 3.0
system.switch_cpus.commit.numCommittedDist::total 104122948.821361
system.switch_cpus.commit.amos 0.0
system.switch_cpus.commit.membars 453.542
system.switch_cpus.commit.functionCalls 634725.1051620002
system.switch_cpus.commit.committedInstType_0::No_OpClass 558.6928480000003
system.switch_cpus.commit.committedInstType_0::IntAlu 69493649.836803
system.switch_cpus.commit.committedInstType_0::IntMult 58555.403343000005
system.switch_cpus.commit.committedInstType_0::IntDiv 8762.419831
system.switch_cpus.commit.committedInstType_0::FloatAdd 11.325063
system.switch_cpus.commit.committedInstType_0::FloatCmp 242.20781800000006
system.switch_cpus.commit.committedInstType_0::FloatCvt 190.59011400000003
system.switch_cpus.commit.committedInstType_0::FloatMult 11.406327
system.switch_cpus.commit.committedInstType_0::FloatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::FloatDiv 7.607229000000001
system.switch_cpus.commit.committedInstType_0::FloatMisc 826.8107640000002
system.switch_cpus.commit.committedInstType_0::FloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdAdd 634.854543
system.switch_cpus.commit.committedInstType_0::SimdAddAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdAlu 8593.752238000001
system.switch_cpus.commit.committedInstType_0::SimdCmp 14255.586
system.switch_cpus.commit.committedInstType_0::SimdCvt 8.68714
system.switch_cpus.commit.committedInstType_0::SimdMisc 15097.886628
system.switch_cpus.commit.committedInstType_0::SimdMult 0.0
system.switch_cpus.commit.committedInstType_0::SimdMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdShift 150.324295
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMult 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdAes 0.0
system.switch_cpus.commit.committedInstType_0::SimdAesMix 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.commit.committedInstType_0::SimdPredAlu 0.0
system.switch_cpus.commit.committedInstType_0::Matrix 0.0
system.switch_cpus.commit.committedInstType_0::MatrixMov 0.0
system.switch_cpus.commit.committedInstType_0::MatrixOP 0.0
system.switch_cpus.commit.committedInstType_0::MemRead 23266654.522869
system.switch_cpus.commit.committedInstType_0::MemWrite 18223419.845798004
system.switch_cpus.commit.committedInstType_0::FloatMemRead 0.0
system.switch_cpus.commit.committedInstType_0::FloatMemWrite 0.0
system.switch_cpus.commit.committedInstType_0::IprAccess 0.0
system.switch_cpus.commit.committedInstType_0::InstPrefetch 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdConfig 0.0
system.switch_cpus.commit.committedInstType_0::total 111091631.75965099
system.switch_cpus.commit.commitEligibleSamples 19848949.494877998
system.switch_cpus.commit.memOrderViolationEvents 0.0
system.switch_cpus.commit.PNDLoadViolations 83.274615
system.switch_cpus.commitStats0.numInsts 100020540.72185402
system.switch_cpus.commitStats0.numOps 111091631.75965099
system.switch_cpus.commitStats0.numInstsNotNOP 99999999.78133999
system.switch_cpus.commitStats0.numOpsNotNOP 111071090.81913699
system.switch_cpus.commitStats0.cpi 1.078486561941
system.switch_cpus.commitStats0.ipc 0.941899276964
system.switch_cpus.commitStats0.numMemRefs 41490074.368667
system.switch_cpus.commitStats0.numFpInsts 0.0
system.switch_cpus.commitStats0.numIntInsts 99947047.961127
system.switch_cpus.commitStats0.numLoadInsts 23266654.522869
system.switch_cpus.commitStats0.numRMWLoadInsts 0.0
system.switch_cpus.commitStats0.numRMWALoadInsts 0.0
system.switch_cpus.commitStats0.numStoreInsts 18222966.303798
system.switch_cpus.commitStats0.numRMWStoreInsts 0.0
system.switch_cpus.commitStats0.numRMWAStoreInsts 0.0
system.switch_cpus.commitStats0.numVecInsts 217602.515916
system.switch_cpus.commitStats0.committedInstType::No_OpClass 558.6928480000003
system.switch_cpus.commitStats0.committedInstType::IntAlu 69493649.836803
system.switch_cpus.commitStats0.committedInstType::IntMult 58555.403343000005
system.switch_cpus.commitStats0.committedInstType::IntDiv 8762.419831
system.switch_cpus.commitStats0.committedInstType::FloatAdd 11.325063
system.switch_cpus.commitStats0.committedInstType::FloatCmp 242.20781800000006
system.switch_cpus.commitStats0.committedInstType::FloatCvt 190.59011400000003
system.switch_cpus.commitStats0.committedInstType::FloatMult 11.406327
system.switch_cpus.commitStats0.committedInstType::FloatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::FloatDiv 7.607229000000001
system.switch_cpus.commitStats0.committedInstType::FloatMisc 826.8107640000002
system.switch_cpus.commitStats0.committedInstType::FloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAdd 634.854543
system.switch_cpus.commitStats0.committedInstType::SimdAddAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAlu 8593.752238000001
system.switch_cpus.commitStats0.committedInstType::SimdCmp 14255.586
system.switch_cpus.commitStats0.committedInstType::SimdCvt 8.68714
system.switch_cpus.commitStats0.committedInstType::SimdMisc 15097.886628
system.switch_cpus.commitStats0.committedInstType::SimdMult 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShift 150.324295
system.switch_cpus.commitStats0.committedInstType::SimdShiftAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCvt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMisc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMult 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAes 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAesMix 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma3 0.0
system.switch_cpus.commitStats0.committedInstType::SimdPredAlu 0.0
system.switch_cpus.commitStats0.committedInstType::Matrix 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixMov 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixOP 0.0
system.switch_cpus.commitStats0.committedInstType::MemRead 23266654.522869
system.switch_cpus.commitStats0.committedInstType::MemWrite 18223419.845798004
system.switch_cpus.commitStats0.committedInstType::FloatMemRead 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMemWrite 0.0
system.switch_cpus.commitStats0.committedInstType::IprAccess 0.0
system.switch_cpus.commitStats0.committedInstType::InstPrefetch 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdConfig 0.0
system.switch_cpus.commitStats0.committedInstType::total 111091631.75965099
system.switch_cpus.commitStats0.committedControl::IsControl 17930058.854683
system.switch_cpus.commitStats0.committedControl::IsDirectControl 16414671.801339999
system.switch_cpus.commitStats0.committedControl::IsIndirectControl 1515387.0533430001
system.switch_cpus.commitStats0.committedControl::IsCondControl 12599252.32113
system.switch_cpus.commitStats0.committedControl::IsUncondControl 5330806.533553
system.switch_cpus.commitStats0.committedControl::IsCall 634725.1051620002
system.switch_cpus.commitStats0.committedControl::IsReturn 634724.7850710001
system.switch_cpus.decode.idleCycles 40812265.45912201
system.switch_cpus.decode.blockedCycles 8391930.141234001
system.switch_cpus.decode.runCycles 55540194.78929601
system.switch_cpus.decode.unblockCycles 526934.582097
system.switch_cpus.decode.squashCycles 368341.764733
system.switch_cpus.decode.branchResolved 9429536.963452002
system.switch_cpus.decode.branchMispred 36255.16751200001
system.switch_cpus.decode.decodedInsts 116273374.38146499
system.switch_cpus.decode.squashedInsts 29234.28153
system.switch_cpus.executeStats0.numInsts 113487909.31445399
system.switch_cpus.executeStats0.numNop 22037.168812000004
system.switch_cpus.executeStats0.numBranches 18255853.571216997
system.switch_cpus.executeStats0.numLoadInsts 23745296.750988
system.switch_cpus.executeStats0.numStoreInsts 18665392.581552997
system.switch_cpus.executeStats0.instRate 1.0660135334690002
system.switch_cpus.executeStats0.numCCRegReads 32840642.429862004
system.switch_cpus.executeStats0.numCCRegWrites 31896180.175499998
system.switch_cpus.executeStats0.numFpRegWrites 0.0
system.switch_cpus.executeStats0.numIntRegReads 117563173.986468
system.switch_cpus.executeStats0.numIntRegWrites 69934245.77192701
system.switch_cpus.executeStats0.numMemRefs 42410689.332541
system.switch_cpus.executeStats0.numMiscRegReads 11300504.702208003
system.switch_cpus.executeStats0.numMiscRegWrites 1349.0739590000003
system.switch_cpus.executeStats0.numVecAluAccesses 0.0
system.switch_cpus.executeStats0.numVecPredRegReads 38628.494290999995
system.switch_cpus.executeStats0.numVecPredRegWrites 13681.765731000001
system.switch_cpus.executeStats0.numVecRegReads 146814.432835
system.switch_cpus.executeStats0.numVecRegWrites 94567.985586
system.switch_cpus.executeStats0.numDiscardedOps 0.0
system.switch_cpus.fetch.predictedBranches 11023304.199187
system.switch_cpus.fetch.cycles 62408823.45063101
system.switch_cpus.fetch.squashCycles 807473.665292
system.switch_cpus.fetch.miscStallCycles 29.647872
system.switch_cpus.fetch.pendingTrapStallCycles 803.8180880000001
system.switch_cpus.fetch.cacheLines 35263314.21342
system.switch_cpus.fetch.icacheSquashes 176172.254821
system.switch_cpus.fetch.nisnDist::samples 105639666.736482
system.switch_cpus.fetch.nisnDist::mean 1.120669999343
system.switch_cpus.fetch.nisnDist::stdev 1.2301515553039999
system.switch_cpus.fetch.nisnDist::underflows 0.0
system.switch_cpus.fetch.nisnDist::0 48323230.196247995
system.switch_cpus.fetch.nisnDist::1 23954845.462539
system.switch_cpus.fetch.nisnDist::2 6673914.736820002
system.switch_cpus.fetch.nisnDist::3 26687676.340875003
system.switch_cpus.fetch.nisnDist::overflows 0.0
system.switch_cpus.fetch.nisnDist::min_value 0.0
system.switch_cpus.fetch.nisnDist::max_value 3.0
system.switch_cpus.fetch.nisnDist::total 105639666.736482
system.switch_cpus.fetchStats0.numInsts 105481375.89853701
system.switch_cpus.fetchStats0.numOps 0.0
system.switch_cpus.fetchStats0.fetchRate 0.9904968962170001
system.switch_cpus.fetchStats0.numBranches 19030407.338899996
system.switch_cpus.fetchStats0.branchRate 0.17806547646600004
system.switch_cpus.fetchStats0.icacheStallCycles 42826251.53524199
system.switch_cpus.fetchStats0.numFetchSuspends 0.0
system.switch_cpus.iew.idleCycles 0.0
system.switch_cpus.iew.squashCycles 368341.764733
system.switch_cpus.iew.blockCycles 1661149.16079
system.switch_cpus.iew.unblockCycles 2204307.9261640003
system.switch_cpus.iew.dispatchedInsts 115136487.782443
system.switch_cpus.iew.dispSquashedInsts 83299.41440100002
system.switch_cpus.iew.dispLoadInsts 24255932.713965002
system.switch_cpus.iew.dispStoreInsts 18859075.601239
system.switch_cpus.iew.dispNonSpecInsts 1872.73706
system.switch_cpus.iew.iqFullEvents 4803.856922000001
system.switch_cpus.iew.lsqFullEvents 2195279.1737180003
system.switch_cpus.iew.predictedTakenIncorrect 180719.975772
system.switch_cpus.iew.predictedNotTakenIncorrect 205232.74353900005
system.switch_cpus.iew.branchMispredicts 385952.71931099996
system.switch_cpus.iew.instsToCommit 113365543.233831
system.switch_cpus.iew.writebackCount 113288235.04492702
system.switch_cpus.iew.producerInst 48145840.42529101
system.switch_cpus.iew.consumerInst 77160673.67521799
system.switch_cpus.iew.wbRate 1.064225692416
system.switch_cpus.iew.wbFanout 0.624021498983
system.switch_cpus.lsq0.forwLoads 76418.67515400003
system.switch_cpus.lsq0.squashedLoads 989277.749566
system.switch_cpus.lsq0.ignoredResponses 69.718463
system.switch_cpus.lsq0.memOrderViolation 203.609209
system.switch_cpus.lsq0.squashedStores 635656.167629
system.switch_cpus.lsq0.rescheduledLoads 24580.631682
system.switch_cpus.lsq0.blockedByCache 293.37687800000003
system.switch_cpus.lsq0.loadToUse::samples 23266654.100522004
system.switch_cpus.lsq0.loadToUse::mean 3.9276496062569994
system.switch_cpus.lsq0.loadToUse::stdev 9.662204267925
system.switch_cpus.lsq0.loadToUse::0-9 22951706.131005995
system.switch_cpus.lsq0.loadToUse::10-19 23098.193565
system.switch_cpus.lsq0.loadToUse::20-29 208773.38884600002
system.switch_cpus.lsq0.loadToUse::30-39 5515.915266
system.switch_cpus.lsq0.loadToUse::40-49 863.458284
system.switch_cpus.lsq0.loadToUse::50-59 1031.6059510000002
system.switch_cpus.lsq0.loadToUse::60-69 3350.131218
system.switch_cpus.lsq0.loadToUse::70-79 345.44470800000005
system.switch_cpus.lsq0.loadToUse::80-89 491.68143200000003
system.switch_cpus.lsq0.loadToUse::90-99 612.4333109999999
system.switch_cpus.lsq0.loadToUse::100-109 676.568329
system.switch_cpus.lsq0.loadToUse::110-119 868.894061
system.switch_cpus.lsq0.loadToUse::120-129 1037.090121
system.switch_cpus.lsq0.loadToUse::130-139 1505.367117
system.switch_cpus.lsq0.loadToUse::140-149 31347.501269
system.switch_cpus.lsq0.loadToUse::150-159 2301.9490440000004
system.switch_cpus.lsq0.loadToUse::160-169 1270.1714140000001
system.switch_cpus.lsq0.loadToUse::170-179 15552.277272000001
system.switch_cpus.lsq0.loadToUse::180-189 1547.7886959999998
system.switch_cpus.lsq0.loadToUse::190-199 815.6798560000001
system.switch_cpus.lsq0.loadToUse::200-209 10820.839819
system.switch_cpus.lsq0.loadToUse::210-219 899.5748669999999
system.switch_cpus.lsq0.loadToUse::220-229 125.833313
system.switch_cpus.lsq0.loadToUse::260-269 49.09896599999999
system.switch_cpus.lsq0.loadToUse::270-279 37.999938
system.switch_cpus.lsq0.loadToUse::280-289 34.64943999999999
system.switch_cpus.lsq0.loadToUse::290-299 87.65900800000001
system.switch_cpus.lsq0.loadToUse::overflows 1797.1466819999998
system.switch_cpus.lsq0.loadToUse::min_value 1.1331069999999999
system.switch_cpus.lsq0.loadToUse::max_value 1000.784721
system.switch_cpus.lsq0.loadToUse::total 23266654.100522004
system.switch_cpus.mmu.alignFaults 0.0
system.switch_cpus.mmu.prefetchFaults 0.0
system.switch_cpus.mmu.domainFaults 0.0
system.switch_cpus.mmu.permsFaults 0.0
system.switch_cpus.mmu.dtb.readHits 0.0
system.switch_cpus.mmu.dtb.readMisses 0.0
system.switch_cpus.mmu.dtb.writeHits 0.0
system.switch_cpus.mmu.dtb.writeMisses 0.0
system.switch_cpus.mmu.dtb.inserts 0.0
system.switch_cpus.mmu.dtb.flushTlb 0.0
system.switch_cpus.mmu.dtb.flushedEntries 0.0
system.switch_cpus.mmu.dtb.readAccesses 0.0
system.switch_cpus.mmu.dtb.writeAccesses 0.0
system.switch_cpus.mmu.dtb.hits 0.0
system.switch_cpus.mmu.dtb.misses 0.0
system.switch_cpus.mmu.dtb.accesses 0.0
system.switch_cpus.mmu.dtb_walker.walks 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 53936762173.43449
system.switch_cpus.mmu.itb.instHits 0.0
system.switch_cpus.mmu.itb.instMisses 0.0
system.switch_cpus.mmu.itb.inserts 0.0
system.switch_cpus.mmu.itb.flushTlb 0.0
system.switch_cpus.mmu.itb.flushedEntries 0.0
system.switch_cpus.mmu.itb.instAccesses 0.0
system.switch_cpus.mmu.itb.hits 0.0
system.switch_cpus.mmu.itb.misses 0.0
system.switch_cpus.mmu.itb.accesses 0.0
system.switch_cpus.mmu.itb_walker.walks 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 53936762173.43449
system.switch_cpus.mmu.l2_shared.instHits 0.0
system.switch_cpus.mmu.l2_shared.instMisses 0.0
system.switch_cpus.mmu.l2_shared.inserts 0.0
system.switch_cpus.mmu.l2_shared.flushTlb 0.0
system.switch_cpus.mmu.l2_shared.flushedEntries 0.0
system.switch_cpus.mmu.l2_shared.instAccesses 0.0
system.switch_cpus.mmu.l2_shared.hits 0.0
system.switch_cpus.mmu.l2_shared.misses 0.0
system.switch_cpus.mmu.l2_shared.accesses 0.0
system.switch_cpus.mmu.stage2_dtb.readHits 0.0
system.switch_cpus.mmu.stage2_dtb.readMisses 0.0
system.switch_cpus.mmu.stage2_dtb.writeHits 0.0
system.switch_cpus.mmu.stage2_dtb.writeMisses 0.0
system.switch_cpus.mmu.stage2_dtb.inserts 0.0
system.switch_cpus.mmu.stage2_dtb.flushTlb 0.0
system.switch_cpus.mmu.stage2_dtb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_dtb.readAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.writeAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.hits 0.0
system.switch_cpus.mmu.stage2_dtb.misses 0.0
system.switch_cpus.mmu.stage2_dtb.accesses 0.0
system.switch_cpus.mmu.stage2_dtb_walker.walks 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 53936762173.43449
system.switch_cpus.mmu.stage2_itb.instHits 0.0
system.switch_cpus.mmu.stage2_itb.instMisses 0.0
system.switch_cpus.mmu.stage2_itb.inserts 0.0
system.switch_cpus.mmu.stage2_itb.flushTlb 0.0
system.switch_cpus.mmu.stage2_itb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_itb.instAccesses 0.0
system.switch_cpus.mmu.stage2_itb.hits 0.0
system.switch_cpus.mmu.stage2_itb.misses 0.0
system.switch_cpus.mmu.stage2_itb.accesses 0.0
system.switch_cpus.mmu.stage2_itb_walker.walks 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 53936762173.43449
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 53936762173.43449
system.switch_cpus.rename.squashCycles 368341.764733
system.switch_cpus.rename.idleCycles 41235765.549959995
system.switch_cpus.rename.blockCycles 4885193.5305240005
system.switch_cpus.rename.serializeStallCycles 325505.203409
system.switch_cpus.rename.runCycles 55614925.93579601
system.switch_cpus.rename.unblockCycles 3209934.7520600003
system.switch_cpus.rename.renamedInsts 115908336.23114601
system.switch_cpus.rename.ROBFullEvents 121671.36592700002
system.switch_cpus.rename.IQFullEvents 26222.257545
system.switch_cpus.rename.LQFullEvents 308736.177754
system.switch_cpus.rename.SQFullEvents 2518600.598227
system.switch_cpus.rename.fullRegistersEvents 120325.47005500001
system.switch_cpus.rename.renamedOperands 115357435.941607
system.switch_cpus.rename.lookups 172853203.95320898
system.switch_cpus.rename.intLookups 120245903.62279299
system.switch_cpus.rename.vecLookups 154733.523614
system.switch_cpus.rename.vecPredLookups 27573.404319000005
system.switch_cpus.rename.committedMaps 110283467.70799202
system.switch_cpus.rename.undoneMaps 5073966.475082001
system.switch_cpus.rename.serializing 12844.602019000002
system.switch_cpus.rename.tempSerializing 771.0764049999999
system.switch_cpus.rename.skidInsts 811456.218903
system.switch_cpus.rob.reads 199426895.42440495
system.switch_cpus.rob.writes 231824654.469953
system.switch_cpus.rob.squashedLoads 1008612.93468
system.switch_cpus.rob.squashedRMWLoads 0.0
system.switch_cpus.rob.squashedRMWALoads 0.0
system.switch_cpus.rob.squashedStores 652284.318677
system.switch_cpus.rob.squashedRMWStores 0.0
system.switch_cpus.rob.squashedRMWAStores 0.0
system.switch_cpus.thread_0.numInsts 99999999.78133999
system.switch_cpus.thread_0.numOps 111071090.81913699
system.switch_cpus.thread_0.numMemRefs 0.0
system.tol2bus.transDist::ReadResp 652127.7021100001
system.tol2bus.transDist::WritebackDirty 116999.844212
system.tol2bus.transDist::WritebackClean 424213.772495
system.tol2bus.transDist::CleanEvict 174345.13022199998
system.tol2bus.transDist::ReadExReq 28078.69866
system.tol2bus.transDist::ReadExResp 28078.69866
system.tol2bus.transDist::ReadCleanReq 424254.517399
system.tol2bus.transDist::ReadSharedReq 227873.184711
system.tol2bus.pktCount::total 2040662.754678
system.tol2bus.pktSize::total 77699063.09196799
system.tol2bus.snoops 35371.082275
system.tol2bus.snoopTraffic 471818.02655999997
system.tol2bus.snoopFanout::samples 715607.7308990001
system.tol2bus.snoopFanout::mean 3.2710048e-05
system.tol2bus.snoopFanout::stdev 0.005185201348
system.tol2bus.snoopFanout::underflows 0.0
system.tol2bus.snoopFanout::0 715585.8889480002
system.tol2bus.snoopFanout::1 21.841950999999998
system.tol2bus.snoopFanout::2 0.0
system.tol2bus.snoopFanout::overflows 0.0
system.tol2bus.snoopFanout::min_value 0.0
system.tol2bus.snoopFanout::max_value 0.9641080000000001
system.tol2bus.snoopFanout::total 715607.7308990001
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 53936762173.43449
system.tol2bus.reqLayer0.occupancy 1214055409.457
system.tol2bus.reqLayer0.utilization 0.0002107
system.tol2bus.respLayer0.occupancy 636498635.858604
system.tol2bus.respLayer0.utilization 0.0
system.tol2bus.respLayer1.occupancy 384059295.065204
system.tol2bus.respLayer1.utilization 0.0
system.tol2bus.snoop_filter.totRequests 1360426.1060539999
system.tol2bus.snoop_filter.hitSingleRequests 680189.259688
system.tol2bus.snoop_filter.hitMultiRequests 7.330849000000001
system.tol2bus.snoop_filter.totSnoops 14.511102
system.tol2bus.snoop_filter.hitSingleSnoops 14.511102
system.tol2bus.snoop_filter.hitMultiSnoops 0.0
system.voltage_domain.voltage 1.0
system.workload.inst.arm 0.0
system.workload.inst.quiesce 0.0
system.l2.writebacks::writebacks 7371.260277
system.l2.writebacks::total 7371.260277
system.l2.tags.occupancies::writebacks 14.382118159809
system.l2.tags.avgOccs::writebacks 0.00043882296700000005
system.l2.tags.ageTaskId_1024::4 20901.238605
system.mem_ctrls.avgPriority_writebacks::samples 7371.260277
system.mem_ctrls.requestorWriteAccesses::writebacks 7371.260277
system.mem_ctrls.requestorWriteAvgLat::writebacks 93020321.56514554
system.mem_ctrls.dram.bytesWritten::writebacks 471760.657728
system.mem_ctrls.dram.bytesWritten::total 471760.657728
system.mem_ctrls.dram.numWrites::writebacks 7371.260277
system.mem_ctrls.dram.numWrites::total 7371.260277
system.mem_ctrls.dram.bwWrite::writebacks 7990272.777467
system.mem_ctrls.dram.bwWrite::total 7990272.777467
system.mem_ctrls.dram.bwTotal::writebacks 7990272.777467
system.membus.transDist::WritebackDirty 7371.260277
system.membus.transDist::CleanEvict 27984.415259999998
system.switch_cpus.lsq0.loadToUse::230-239 31.875342
system.switch_cpus.lsq0.loadToUse::240-249 23.397672
system.l2.InvalidateReq.hits::switch_cpus.data 15.429371000000002
system.l2.InvalidateReq.hits::total 15.429371000000002
system.l2.InvalidateReq.misses::switch_cpus.data 15.477322000000001
system.l2.InvalidateReq.misses::total 15.477322000000001
system.l2.InvalidateReq.accesses::switch_cpus.data 30.247100999999997
system.l2.InvalidateReq.accesses::total 30.247100999999997
system.l2.InvalidateReq.missRate::switch_cpus.data 0.46663385514899997
system.l2.InvalidateReq.missRate::total 0.46663385514899997
system.l2.InvalidateReq.mshrMisses::switch_cpus.data 15.477322000000001
system.l2.InvalidateReq.mshrMisses::total 15.477322000000001
system.l2.InvalidateReq.mshrMissLatency::switch_cpus.data 294878.23299999995
system.l2.InvalidateReq.mshrMissLatency::total 294878.23299999995
system.l2.InvalidateReq.mshrMissRate::switch_cpus.data 0.46663385514899997
system.l2.InvalidateReq.mshrMissRate::total 0.46663385514899997
system.l2.InvalidateReq.avgMshrMissLatency::switch_cpus.data 15945.376904100844
system.l2.InvalidateReq.avgMshrMissLatency::total 15945.376904100844
system.l2.UpgradeReq.hits::switch_cpus.data 0.897141
system.l2.UpgradeReq.hits::total 0.897141
system.l2.UpgradeReq.accesses::switch_cpus.data 0.897141
system.l2.UpgradeReq.accesses::total 0.897141
system.mem_ctrls.rdPerTurnAround::samples 445.9800380000001
system.mem_ctrls.rdPerTurnAround::mean 106.256772327723
system.mem_ctrls.rdPerTurnAround::gmean 67.915404082875
system.mem_ctrls.rdPerTurnAround::stdev 578.430539687208
system.mem_ctrls.rdPerTurnAround::0-1023 442.46939100000003
system.mem_ctrls.rdPerTurnAround::1024-2047 1.101129
system.mem_ctrls.rdPerTurnAround::17408-18431 0.275997
system.mem_ctrls.rdPerTurnAround::total 445.9800380000001
system.mem_ctrls.wrPerTurnAround::samples 445.9800380000001
system.mem_ctrls.wrPerTurnAround::mean 12.143439204121004
system.mem_ctrls.wrPerTurnAround::gmean 12.127111735303
system.mem_ctrls.wrPerTurnAround::stdev 0.6439017623450001
system.mem_ctrls.wrPerTurnAround::16 337.88259700000003
system.mem_ctrls.wrPerTurnAround::17 5.629201000000001
system.mem_ctrls.wrPerTurnAround::18 97.48011100000001
system.mem_ctrls.wrPerTurnAround::19 4.592491
system.mem_ctrls.wrPerTurnAround::total 445.9800380000001
system.mem_ctrls.requestorWriteBytes::writebacks 470506.481152
system.mem_ctrls.requestorWriteRate::writebacks 7966722.64424187
system.mem_ctrls.requestorWriteTotalLat::writebacks 812508172036.6824
system.membus.transDist::InvalidateReq 15.477322000000001
system.switch_cpus.nonSpecInstsAdded 1872.73706
system.switch_cpus.squashedNonSpecRemoved 962.6549049999999
system.switch_cpus.commit.commitNonSpecStalls 910.082155
system.switch_cpus.fetch.icacheWaitRetryStallCycles 23.236199
system.switch_cpus.lsq0.loadToUse::250-259 34.741692
system.tol2bus.transDist::UpgradeReq 0.897141
system.tol2bus.transDist::UpgradeResp 0.897141
system.tol2bus.transDist::InvalidateReq 30.247100999999997
system.tol2bus.transDist::InvalidateResp 30.247100999999997
system.l2.tags.ageTaskId_1024::0 11.55996
system.mem_ctrls.rdPerTurnAround::21504-22527 0.002107
system.mem_ctrls.wrPerTurnAround::20 0.378782
system.mem_ctrls.wrPerTurnAround::21 0.012642
system.mem_ctrls.wrPerTurnAround::24 0.002107
system.mem_ctrls.wrPerTurnAround::26 0.002107
system.mem_ctrls.rdPerTurnAround::18432-19455 0.230323
system.mem_ctrls.rdPerTurnAround::32-63 0.13156
system.mem_ctrls.rdPerTurnAround::64-95 0.58487
system.mem_ctrls.rdPerTurnAround::96-127 0.56342
system.mem_ctrls.rdPerTurnAround::128-159 0.25454
system.mem_ctrls.rdPerTurnAround::160-191 0.08723
system.mem_ctrls.rdPerTurnAround::192-223 0.0286
system.mem_ctrls.rdPerTurnAround::224-255 0.01573
system.mem_ctrls.rdPerTurnAround::256-287 0.00572
system.mem_ctrls.rdPerTurnAround::288-319 0.00572
system.mem_ctrls.rdPerTurnAround::320-351 0.00286
system.mem_ctrls.rdPerTurnAround::352-383 0.00429
system.mem_ctrls.rdPerTurnAround::448-479 0.00143
system.mem_ctrls.rdPerTurnAround::480-511 0.00143
system.mem_ctrls.rdPerTurnAround::576-607 0.00143
system.mem_ctrls.rdPerTurnAround::640-671 0.00143
system.mem_ctrls.rdPerTurnAround::16384-17407 0.227991
CPI 1.0787352791134026

Per-Address PND Load Violations:
