
Loading design for application trce from file wiwisdr_ecp5_test_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-25F
Package:     CABGA256
Performance: 6
Loading device for application trce from file 'sa5p25.nph' in environment: C:/lscc/diamond/3.14/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 55.1.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.14.0.75.2
Tue Jan 28 18:14:13 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o wiwisdr_ecp5_test_impl1.twr -gui -msgset C:/Users/julianstj/Desktop/WorkNotes/Projects/PTP/WiWi/SDR/Software/ECP5_Test/promote.xml wiwisdr_ecp5_test_impl1.ncd wiwisdr_ecp5_test_impl1.prf 
Design file:     wiwisdr_ecp5_test_impl1.ncd
Preference file: wiwisdr_ecp5_test_impl1.prf
Device,speed:    LFE5U-25F,6
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
VCCIO Voltage:
                   3.300 V (Bank 0, defined by PAR)
                   3.300 V (Bank 1, defined by PAR)
                   3.300 V (Bank 2, defined by PAR)
                   3.300 V (Bank 3, defined by PAR)
                   2.500 V (Bank 6, defined by PAR)
                   2.500 V (Bank 7, defined by PAR)



================================================================================
Preference: FREQUENCY NET "dpll_clkout2_c" 8.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: FREQUENCY NET "sdr_txclk_c" 64.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: FREQUENCY NET "int_clk_out" 9.700000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 95.947ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave/addr_reg_1305__i0  (from int_clk_out +)
   Destination:    FF         Data in        wb_dat_i__i4  (to int_clk_out +)

   Delay:               7.406ns  (27.6% logic, 72.4% route), 6 logic levels.

 Constraint Details:

      7.406ns physical path delay i2c_slave/SLICE_68 to SLICE_422 meets
    103.093ns delay constraint less
      0.000ns skew and
     -0.260ns DIN_SET requirement (totaling 103.353ns) by 95.947ns

 Physical Path Details:

      Data path i2c_slave/SLICE_68 to SLICE_422:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R31C40B.CLK to     R31C40B.Q0 i2c_slave/SLICE_68 (from int_clk_out)
ROUTE       110     2.837     R31C40B.Q0 to     R32C30A.C0 wb_adr_o_0
CTOF_DEL    ---     0.236     R32C30A.C0 to     R32C30A.F0 SLICE_871
ROUTE         1     1.081     R32C30A.F0 to     R33C32A.C1 n2843
CTOOFX_DEL  ---     0.401     R33C32A.C1 to   R33C32A.OFX0 i10905/SLICE_495
ROUTE         1     0.000   R33C32A.OFX0 to    R33C32A.FXB n14118
FXTOF_DEL   ---     0.242    R33C32A.FXB to   R33C32A.OFX1 i10905/SLICE_495
ROUTE         1     1.034   R33C32A.OFX1 to     R32C35A.B1 n14121
CTOOFX_DEL  ---     0.401     R32C35A.B1 to   R32C35A.OFX0 mux_859_i5/SLICE_530
ROUTE         1     0.413   R32C35A.OFX0 to     R30C35B.D0 n3016
CTOF_DEL    ---     0.236     R30C35B.D0 to     R30C35B.F0 SLICE_422
ROUTE         1     0.000     R30C35B.F0 to    R30C35B.DI0 data_mux_4 (to int_clk_out)
                  --------
                    7.406   (27.6% logic, 72.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path osch_inst to i2c_slave/SLICE_68:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       195     2.137        OSC.OSC to    R31C40B.CLK int_clk_out
                  --------
                    2.137   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path osch_inst to SLICE_422:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       195     2.137        OSC.OSC to    R30C35B.CLK int_clk_out
                  --------
                    2.137   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 96.060ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave/addr_reg_1305__i0  (from int_clk_out +)
   Destination:    FF         Data in        tx_lvds_test_pattern_i5  (to int_clk_out +)
                   FF                        tx_lvds_test_pattern_i4

   Delay:               7.160ns  (17.2% logic, 82.8% route), 4 logic levels.

 Constraint Details:

      7.160ns physical path delay i2c_slave/SLICE_68 to SLICE_357 meets
    103.093ns delay constraint less
      0.000ns skew and
     -0.127ns CE_SET requirement (totaling 103.220ns) by 96.060ns

 Physical Path Details:

      Data path i2c_slave/SLICE_68 to SLICE_357:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R31C40B.CLK to     R31C40B.Q0 i2c_slave/SLICE_68 (from int_clk_out)
ROUTE       110     2.685     R31C40B.Q0 to     R31C37A.C0 wb_adr_o_0
CTOF_DEL    ---     0.236     R31C37A.C0 to     R31C37A.F0 i2c_slave/SLICE_607
ROUTE         3     1.755     R31C37A.F0 to     R32C38D.C0 i2c_slave/n14386
CTOF_DEL    ---     0.236     R32C38D.C0 to     R32C38D.F0 i2c_slave/SLICE_588
ROUTE         1     0.382     R32C38D.F0 to     R32C38D.C1 i2c_slave/n13286
CTOF_DEL    ---     0.236     R32C38D.C1 to     R32C38D.F1 i2c_slave/SLICE_588
ROUTE         4     1.105     R32C38D.F1 to     R33C36B.CE int_clk_out_enable_69 (to int_clk_out)
                  --------
                    7.160   (17.2% logic, 82.8% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path osch_inst to i2c_slave/SLICE_68:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       195     2.137        OSC.OSC to    R31C40B.CLK int_clk_out
                  --------
                    2.137   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path osch_inst to SLICE_357:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       195     2.137        OSC.OSC to    R33C36B.CLK int_clk_out
                  --------
                    2.137   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 96.060ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave/addr_reg_1305__i0  (from int_clk_out +)
   Destination:    FF         Data in        tx_lvds_test_pattern_i3  (to int_clk_out +)
                   FF                        tx_lvds_test_pattern_i2

   Delay:               7.160ns  (17.2% logic, 82.8% route), 4 logic levels.

 Constraint Details:

      7.160ns physical path delay i2c_slave/SLICE_68 to SLICE_356 meets
    103.093ns delay constraint less
      0.000ns skew and
     -0.127ns CE_SET requirement (totaling 103.220ns) by 96.060ns

 Physical Path Details:

      Data path i2c_slave/SLICE_68 to SLICE_356:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R31C40B.CLK to     R31C40B.Q0 i2c_slave/SLICE_68 (from int_clk_out)
ROUTE       110     2.685     R31C40B.Q0 to     R31C37A.C0 wb_adr_o_0
CTOF_DEL    ---     0.236     R31C37A.C0 to     R31C37A.F0 i2c_slave/SLICE_607
ROUTE         3     1.755     R31C37A.F0 to     R32C38D.C0 i2c_slave/n14386
CTOF_DEL    ---     0.236     R32C38D.C0 to     R32C38D.F0 i2c_slave/SLICE_588
ROUTE         1     0.382     R32C38D.F0 to     R32C38D.C1 i2c_slave/n13286
CTOF_DEL    ---     0.236     R32C38D.C1 to     R32C38D.F1 i2c_slave/SLICE_588
ROUTE         4     1.105     R32C38D.F1 to     R35C35D.CE int_clk_out_enable_69 (to int_clk_out)
                  --------
                    7.160   (17.2% logic, 82.8% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path osch_inst to i2c_slave/SLICE_68:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       195     2.137        OSC.OSC to    R31C40B.CLK int_clk_out
                  --------
                    2.137   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path osch_inst to SLICE_356:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       195     2.137        OSC.OSC to    R35C35D.CLK int_clk_out
                  --------
                    2.137   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 96.220ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave/addr_reg_1305__i0  (from int_clk_out +)
   Destination:    FF         Data in        wb_dat_i__i5  (to int_clk_out +)

   Delay:               7.139ns  (28.6% logic, 71.4% route), 6 logic levels.

 Constraint Details:

      7.139ns physical path delay i2c_slave/SLICE_68 to SLICE_422 meets
    103.093ns delay constraint less
      0.000ns skew and
     -0.266ns DIN_SET requirement (totaling 103.359ns) by 96.220ns

 Physical Path Details:

      Data path i2c_slave/SLICE_68 to SLICE_422:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R31C40B.CLK to     R31C40B.Q0 i2c_slave/SLICE_68 (from int_clk_out)
ROUTE       110     2.780     R31C40B.Q0 to     R33C30D.B0 wb_adr_o_0
CTOF_DEL    ---     0.236     R33C30D.B0 to     R33C30D.F0 SLICE_777
ROUTE         1     0.898     R33C30D.F0 to     R31C32C.C1 n2866
CTOOFX_DEL  ---     0.401     R31C32C.C1 to   R31C32C.OFX0 i10898/SLICE_499
ROUTE         1     0.000   R31C32C.OFX0 to    R31C32C.FXB n14112
FXTOF_DEL   ---     0.242    R31C32C.FXB to   R31C32C.OFX1 i10898/SLICE_499
ROUTE         1     1.007   R31C32C.OFX1 to     R31C35A.A1 n14115
CTOOFX_DEL  ---     0.401     R31C35A.A1 to   R31C35A.OFX0 mux_859_i6/SLICE_521
ROUTE         1     0.413   R31C35A.OFX0 to     R30C35B.D1 n3015
CTOF_DEL    ---     0.236     R30C35B.D1 to     R30C35B.F1 SLICE_422
ROUTE         1     0.000     R30C35B.F1 to    R30C35B.DI1 data_mux_5 (to int_clk_out)
                  --------
                    7.139   (28.6% logic, 71.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path osch_inst to i2c_slave/SLICE_68:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       195     2.137        OSC.OSC to    R31C40B.CLK int_clk_out
                  --------
                    2.137   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path osch_inst to SLICE_422:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       195     2.137        OSC.OSC to    R30C35B.CLK int_clk_out
                  --------
                    2.137   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 96.230ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave/addr_reg_1305__i0  (from int_clk_out +)
   Destination:    FF         Data in        wb_dat_i__i6  (to int_clk_out +)

   Delay:               7.123ns  (28.7% logic, 71.3% route), 6 logic levels.

 Constraint Details:

      7.123ns physical path delay i2c_slave/SLICE_68 to SLICE_423 meets
    103.093ns delay constraint less
      0.000ns skew and
     -0.260ns DIN_SET requirement (totaling 103.353ns) by 96.230ns

 Physical Path Details:

      Data path i2c_slave/SLICE_68 to SLICE_423:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R31C40B.CLK to     R31C40B.Q0 i2c_slave/SLICE_68 (from int_clk_out)
ROUTE       110     2.780     R31C40B.Q0 to     R33C30C.B0 wb_adr_o_0
CTOF_DEL    ---     0.236     R33C30C.B0 to     R33C30C.F0 SLICE_774
ROUTE         1     1.111     R33C30C.F0 to     R31C33A.A0 n2853
CTOOFX_DEL  ---     0.401     R31C33A.A0 to   R31C33A.OFX0 i10889/SLICE_501
ROUTE         1     0.000   R31C33A.OFX0 to    R31C33A.FXB n14103
FXTOF_DEL   ---     0.242    R31C33A.FXB to   R31C33A.OFX1 i10889/SLICE_501
ROUTE         1     0.778   R31C33A.OFX1 to     R31C35C.B1 n14106
CTOOFX_DEL  ---     0.401     R31C35C.B1 to   R31C35C.OFX0 mux_859_i7/SLICE_519
ROUTE         1     0.413   R31C35C.OFX0 to     R30C35D.D0 n3014
CTOF_DEL    ---     0.236     R30C35D.D0 to     R30C35D.F0 SLICE_423
ROUTE         1     0.000     R30C35D.F0 to    R30C35D.DI0 data_mux_6 (to int_clk_out)
                  --------
                    7.123   (28.7% logic, 71.3% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path osch_inst to i2c_slave/SLICE_68:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       195     2.137        OSC.OSC to    R31C40B.CLK int_clk_out
                  --------
                    2.137   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path osch_inst to SLICE_423:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       195     2.137        OSC.OSC to    R30C35D.CLK int_clk_out
                  --------
                    2.137   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 96.242ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave/addr_reg_1305__i3  (from int_clk_out +)
   Destination:    FF         Data in        spi3_test_pattern_i8  (to int_clk_out +)

   Delay:               6.978ns  (21.0% logic, 79.0% route), 5 logic levels.

 Constraint Details:

      6.978ns physical path delay i2c_slave/SLICE_67 to SLICE_738 meets
    103.093ns delay constraint less
      0.000ns skew and
     -0.127ns CE_SET requirement (totaling 103.220ns) by 96.242ns

 Physical Path Details:

      Data path i2c_slave/SLICE_67 to SLICE_738:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R31C40C.CLK to     R31C40C.Q1 i2c_slave/SLICE_67 (from int_clk_out)
ROUTE        17     1.998     R31C40C.Q1 to     R32C40B.A1 wb_adr_o_3
CTOF_DEL    ---     0.236     R32C40B.A1 to     R32C40B.F1 i2c_slave/SLICE_584
ROUTE         1     0.558     R32C40B.F1 to     R32C40B.B0 i2c_slave/n12612
CTOF_DEL    ---     0.236     R32C40B.B0 to     R32C40B.F0 i2c_slave/SLICE_584
ROUTE         1     0.634     R32C40B.F0 to     R32C37D.D1 n12618
CTOF_DEL    ---     0.236     R32C37D.D1 to     R32C37D.F1 SLICE_550
ROUTE         4     0.575     R32C37D.F1 to     R32C37D.A0 int_clk_out_enable_91
CTOF_DEL    ---     0.236     R32C37D.A0 to     R32C37D.F0 SLICE_550
ROUTE         4     1.747     R32C37D.F0 to     R36C27A.CE int_clk_out_enable_92 (to int_clk_out)
                  --------
                    6.978   (21.0% logic, 79.0% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path osch_inst to i2c_slave/SLICE_67:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       195     2.137        OSC.OSC to    R31C40C.CLK int_clk_out
                  --------
                    2.137   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path osch_inst to SLICE_738:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       195     2.137        OSC.OSC to    R36C27A.CLK int_clk_out
                  --------
                    2.137   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 96.242ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave/addr_reg_1305__i0  (from int_clk_out +)
   Destination:    FF         Data in        tx_lvds_test_pattern_i1  (to int_clk_out +)
                   FF                        tx_lvds_test_pattern_i0

   Delay:               6.978ns  (17.7% logic, 82.3% route), 4 logic levels.

 Constraint Details:

      6.978ns physical path delay i2c_slave/SLICE_68 to SLICE_355 meets
    103.093ns delay constraint less
      0.000ns skew and
     -0.127ns CE_SET requirement (totaling 103.220ns) by 96.242ns

 Physical Path Details:

      Data path i2c_slave/SLICE_68 to SLICE_355:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R31C40B.CLK to     R31C40B.Q0 i2c_slave/SLICE_68 (from int_clk_out)
ROUTE       110     2.685     R31C40B.Q0 to     R31C37A.C0 wb_adr_o_0
CTOF_DEL    ---     0.236     R31C37A.C0 to     R31C37A.F0 i2c_slave/SLICE_607
ROUTE         3     1.755     R31C37A.F0 to     R32C38D.C0 i2c_slave/n14386
CTOF_DEL    ---     0.236     R32C38D.C0 to     R32C38D.F0 i2c_slave/SLICE_588
ROUTE         1     0.382     R32C38D.F0 to     R32C38D.C1 i2c_slave/n13286
CTOF_DEL    ---     0.236     R32C38D.C1 to     R32C38D.F1 i2c_slave/SLICE_588
ROUTE         4     0.923     R32C38D.F1 to     R35C35A.CE int_clk_out_enable_69 (to int_clk_out)
                  --------
                    6.978   (17.7% logic, 82.3% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path osch_inst to i2c_slave/SLICE_68:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       195     2.137        OSC.OSC to    R31C40B.CLK int_clk_out
                  --------
                    2.137   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path osch_inst to SLICE_355:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       195     2.137        OSC.OSC to    R35C35A.CLK int_clk_out
                  --------
                    2.137   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 96.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave/addr_reg_1305__i0  (from int_clk_out +)
   Destination:    FF         Data in        tx_lvds_test_pattern_i7  (to int_clk_out +)
                   FF                        tx_lvds_test_pattern_i6

   Delay:               6.916ns  (17.8% logic, 82.2% route), 4 logic levels.

 Constraint Details:

      6.916ns physical path delay i2c_slave/SLICE_68 to SLICE_358 meets
    103.093ns delay constraint less
      0.000ns skew and
     -0.127ns CE_SET requirement (totaling 103.220ns) by 96.304ns

 Physical Path Details:

      Data path i2c_slave/SLICE_68 to SLICE_358:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R31C40B.CLK to     R31C40B.Q0 i2c_slave/SLICE_68 (from int_clk_out)
ROUTE       110     2.685     R31C40B.Q0 to     R31C37A.C0 wb_adr_o_0
CTOF_DEL    ---     0.236     R31C37A.C0 to     R31C37A.F0 i2c_slave/SLICE_607
ROUTE         3     1.755     R31C37A.F0 to     R32C38D.C0 i2c_slave/n14386
CTOF_DEL    ---     0.236     R32C38D.C0 to     R32C38D.F0 i2c_slave/SLICE_588
ROUTE         1     0.382     R32C38D.F0 to     R32C38D.C1 i2c_slave/n13286
CTOF_DEL    ---     0.236     R32C38D.C1 to     R32C38D.F1 i2c_slave/SLICE_588
ROUTE         4     0.861     R32C38D.F1 to     R33C35A.CE int_clk_out_enable_69 (to int_clk_out)
                  --------
                    6.916   (17.8% logic, 82.2% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path osch_inst to i2c_slave/SLICE_68:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       195     2.137        OSC.OSC to    R31C40B.CLK int_clk_out
                  --------
                    2.137   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path osch_inst to SLICE_358:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       195     2.137        OSC.OSC to    R33C35A.CLK int_clk_out
                  --------
                    2.137   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 96.356ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave/addr_reg_1305__i0  (from int_clk_out +)
   Destination:    FF         Data in        spi_test_pattern_enable__i3  (to int_clk_out +)
                   FF                        spi_test_pattern_enable__i2

   Delay:               6.864ns  (18.0% logic, 82.0% route), 4 logic levels.

 Constraint Details:

      6.864ns physical path delay i2c_slave/SLICE_68 to SLICE_275 meets
    103.093ns delay constraint less
      0.000ns skew and
     -0.127ns CE_SET requirement (totaling 103.220ns) by 96.356ns

 Physical Path Details:

      Data path i2c_slave/SLICE_68 to SLICE_275:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R31C40B.CLK to     R31C40B.Q0 i2c_slave/SLICE_68 (from int_clk_out)
ROUTE       110     2.685     R31C40B.Q0 to     R31C37A.C0 wb_adr_o_0
CTOF_DEL    ---     0.236     R31C37A.C0 to     R31C37A.F0 i2c_slave/SLICE_607
ROUTE         3     1.306     R31C37A.F0 to     R34C39D.B1 i2c_slave/n14386
CTOF_DEL    ---     0.236     R34C39D.B1 to     R34C39D.F1 SLICE_551
ROUTE         1     0.778     R34C39D.F1 to     R36C39C.B1 i2c_slave/n14301
CTOF_DEL    ---     0.236     R36C39C.B1 to     R36C39C.F1 i2c_slave/SLICE_610
ROUTE         2     0.862     R36C39C.F1 to     R34C33B.CE int_clk_out_enable_27 (to int_clk_out)
                  --------
                    6.864   (18.0% logic, 82.0% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path osch_inst to i2c_slave/SLICE_68:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       195     2.137        OSC.OSC to    R31C40B.CLK int_clk_out
                  --------
                    2.137   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path osch_inst to SLICE_275:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       195     2.137        OSC.OSC to    R34C33B.CLK int_clk_out
                  --------
                    2.137   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 96.359ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave/addr_reg_1305__i3  (from int_clk_out +)
   Destination:    FF         Data in        spi3_test_pattern_i10  (to int_clk_out +)

   Delay:               6.861ns  (21.4% logic, 78.6% route), 5 logic levels.

 Constraint Details:

      6.861ns physical path delay i2c_slave/SLICE_67 to SLICE_748 meets
    103.093ns delay constraint less
      0.000ns skew and
     -0.127ns CE_SET requirement (totaling 103.220ns) by 96.359ns

 Physical Path Details:

      Data path i2c_slave/SLICE_67 to SLICE_748:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R31C40C.CLK to     R31C40C.Q1 i2c_slave/SLICE_67 (from int_clk_out)
ROUTE        17     1.998     R31C40C.Q1 to     R32C40B.A1 wb_adr_o_3
CTOF_DEL    ---     0.236     R32C40B.A1 to     R32C40B.F1 i2c_slave/SLICE_584
ROUTE         1     0.558     R32C40B.F1 to     R32C40B.B0 i2c_slave/n12612
CTOF_DEL    ---     0.236     R32C40B.B0 to     R32C40B.F0 i2c_slave/SLICE_584
ROUTE         1     0.634     R32C40B.F0 to     R32C37D.D1 n12618
CTOF_DEL    ---     0.236     R32C37D.D1 to     R32C37D.F1 SLICE_550
ROUTE         4     0.575     R32C37D.F1 to     R32C37D.A0 int_clk_out_enable_91
CTOF_DEL    ---     0.236     R32C37D.A0 to     R32C37D.F0 SLICE_550
ROUTE         4     1.630     R32C37D.F0 to     R35C28B.CE int_clk_out_enable_92 (to int_clk_out)
                  --------
                    6.861   (21.4% logic, 78.6% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path osch_inst to i2c_slave/SLICE_67:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       195     2.137        OSC.OSC to    R31C40C.CLK int_clk_out
                  --------
                    2.137   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path osch_inst to SLICE_748:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       195     2.137        OSC.OSC to    R35C28B.CLK int_clk_out
                  --------
                    2.137   (0.0% logic, 100.0% route), 0 logic levels.

Report:  139.938MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "dpll_clkout0_c" 10.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: FREQUENCY NET "second_pll/CLKOP" 200.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: FREQUENCY PORT "dpll_clkout2" 8.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 120.000ns
         The internal maximum frequency of the following component is 200.000 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    PIO        PAD            dpll_clkout2

   Delay:               5.000ns -- based on Minimum Pulse Width

Report:  200.000MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY PORT "dpll_clkout0" 10.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 95.000ns
         The internal maximum frequency of the following component is 200.000 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    PIO        PAD            dpll_clkout0

   Delay:               5.000ns -- based on Minimum Pulse Width

Report:  200.000MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "internal_80MHz" 80.000000 MHz ;
            1332 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 4.400ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP16KD     Port           subg_i_fifo_dc/pdp_ram_0_0_0(ASIC)  (from internal_80MHz +)
   Destination:    FF         Data in        subg_i_spi/shift_reg_i11  (to internal_80MHz +)

   Delay:               8.266ns  (76.2% logic, 23.8% route), 3 logic levels.

 Constraint Details:

      8.266ns physical path delay subg_i_fifo_dc/pdp_ram_0_0_0 to subg_i_spi/SLICE_305 meets
     12.500ns delay constraint less
      0.100ns skew and
     -0.266ns DIN_SET requirement (totaling 12.666ns) by 4.400ns

 Physical Path Details:

      Data path subg_i_fifo_dc/pdp_ram_0_0_0 to subg_i_spi/SLICE_305:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.830 *R_R25C28.CLKB to *_R25C28.DOB11 subg_i_fifo_dc/pdp_ram_0_0_0 (from internal_80MHz)
ROUTE         1     0.957 *_R25C28.DOB11 to     R31C31A.D0 subg_i_fifo_data_out_11
CTOF_DEL    ---     0.236     R31C31A.D0 to     R31C31A.F0 SLICE_717
ROUTE         1     1.007     R31C31A.F0 to     R28C31D.A1 spi1_sck_N_394_11
CTOF_DEL    ---     0.236     R28C31D.A1 to     R28C31D.F1 subg_i_spi/SLICE_305
ROUTE         1     0.000     R28C31D.F1 to    R28C31D.DI1 subg_i_spi/shift_reg_15_N_1126_11 (to internal_80MHz)
                  --------
                    8.266   (76.2% logic, 23.8% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path my_pll/PLLInst_0 to subg_i_fifo_dc/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     2.237 PLL_BL0.CLKOS2 to *R_R25C28.CLKB internal_80MHz
                  --------
                    2.237   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path my_pll/PLLInst_0 to subg_i_spi/SLICE_305:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     2.137 PLL_BL0.CLKOS2 to    R28C31D.CLK internal_80MHz
                  --------
                    2.137   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.493ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP16KD     Port           subg_i_fifo_dc/pdp_ram_0_0_0(ASIC)  (from internal_80MHz +)
   Destination:    FF         Data in        subg_i_spi/shift_reg_i7  (to internal_80MHz +)

   Delay:               8.173ns  (77.1% logic, 22.9% route), 3 logic levels.

 Constraint Details:

      8.173ns physical path delay subg_i_fifo_dc/pdp_ram_0_0_0 to subg_i_spi/SLICE_303 meets
     12.500ns delay constraint less
      0.100ns skew and
     -0.266ns DIN_SET requirement (totaling 12.666ns) by 4.493ns

 Physical Path Details:

      Data path subg_i_fifo_dc/pdp_ram_0_0_0 to subg_i_spi/SLICE_303:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.830 *R_R25C28.CLKB to *R_R25C28.DOB7 subg_i_fifo_dc/pdp_ram_0_0_0 (from internal_80MHz)
ROUTE         1     1.072 *R_R25C28.DOB7 to     R28C30B.C0 subg_i_fifo_data_out_7
CTOF_DEL    ---     0.236     R28C30B.C0 to     R28C30B.F0 SLICE_713
ROUTE         1     0.799     R28C30B.F0 to     R28C31B.A1 spi1_sck_N_394_7
CTOF_DEL    ---     0.236     R28C31B.A1 to     R28C31B.F1 subg_i_spi/SLICE_303
ROUTE         1     0.000     R28C31B.F1 to    R28C31B.DI1 subg_i_spi/shift_reg_15_N_1126_7 (to internal_80MHz)
                  --------
                    8.173   (77.1% logic, 22.9% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path my_pll/PLLInst_0 to subg_i_fifo_dc/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     2.237 PLL_BL0.CLKOS2 to *R_R25C28.CLKB internal_80MHz
                  --------
                    2.237   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path my_pll/PLLInst_0 to subg_i_spi/SLICE_303:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     2.137 PLL_BL0.CLKOS2 to    R28C31B.CLK internal_80MHz
                  --------
                    2.137   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.508ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP16KD     Port           subg_i_fifo_dc/pdp_ram_0_0_0(ASIC)  (from internal_80MHz +)
   Destination:    FF         Data in        subg_i_spi/shift_reg_i9  (to internal_80MHz +)

   Delay:               8.158ns  (77.2% logic, 22.8% route), 3 logic levels.

 Constraint Details:

      8.158ns physical path delay subg_i_fifo_dc/pdp_ram_0_0_0 to subg_i_spi/SLICE_304 meets
     12.500ns delay constraint less
      0.100ns skew and
     -0.266ns DIN_SET requirement (totaling 12.666ns) by 4.508ns

 Physical Path Details:

      Data path subg_i_fifo_dc/pdp_ram_0_0_0 to subg_i_spi/SLICE_304:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.830 *R_R25C28.CLKB to *R_R25C28.DOB9 subg_i_fifo_dc/pdp_ram_0_0_0 (from internal_80MHz)
ROUTE         1     1.179 *R_R25C28.DOB9 to     R28C32D.D0 subg_i_fifo_data_out_9
CTOF_DEL    ---     0.236     R28C32D.D0 to     R28C32D.F0 SLICE_715
ROUTE         1     0.677     R28C32D.F0 to     R28C31C.C1 spi1_sck_N_394_9
CTOF_DEL    ---     0.236     R28C31C.C1 to     R28C31C.F1 subg_i_spi/SLICE_304
ROUTE         1     0.000     R28C31C.F1 to    R28C31C.DI1 subg_i_spi/shift_reg_15_N_1126_9 (to internal_80MHz)
                  --------
                    8.158   (77.2% logic, 22.8% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path my_pll/PLLInst_0 to subg_i_fifo_dc/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     2.237 PLL_BL0.CLKOS2 to *R_R25C28.CLKB internal_80MHz
                  --------
                    2.237   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path my_pll/PLLInst_0 to subg_i_spi/SLICE_304:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     2.137 PLL_BL0.CLKOS2 to    R28C31C.CLK internal_80MHz
                  --------
                    2.137   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.549ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP16KD     Port           subg_q_fifo_dc/pdp_ram_0_0_0(ASIC)  (from internal_80MHz +)
   Destination:    FF         Data in        subg_q_spi/shift_reg_i8  (to internal_80MHz +)

   Delay:               8.111ns  (77.7% logic, 22.3% route), 3 logic levels.

 Constraint Details:

      8.111ns physical path delay subg_q_fifo_dc/pdp_ram_0_0_0 to subg_q_spi/SLICE_332 meets
     12.500ns delay constraint less
      0.100ns skew and
     -0.260ns DIN_SET requirement (totaling 12.660ns) by 4.549ns

 Physical Path Details:

      Data path subg_q_fifo_dc/pdp_ram_0_0_0 to subg_q_spi/SLICE_332:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.830 *R_R25C26.CLKB to *R_R25C26.DOB8 subg_q_fifo_dc/pdp_ram_0_0_0 (from internal_80MHz)
ROUTE         1     1.207 *R_R25C26.DOB8 to     R30C30D.D0 subg_q_fifo_data_out_8
CTOF_DEL    ---     0.236     R30C30D.D0 to     R30C30D.F0 SLICE_727
ROUTE         1     0.602     R30C30D.F0 to     R30C29D.C0 spi2_sck_N_410_8
CTOF_DEL    ---     0.236     R30C29D.C0 to     R30C29D.F0 subg_q_spi/SLICE_332
ROUTE         1     0.000     R30C29D.F0 to    R30C29D.DI0 subg_q_spi/shift_reg_15_N_1126_8 (to internal_80MHz)
                  --------
                    8.111   (77.7% logic, 22.3% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path my_pll/PLLInst_0 to subg_q_fifo_dc/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     2.237 PLL_BL0.CLKOS2 to *R_R25C26.CLKB internal_80MHz
                  --------
                    2.237   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path my_pll/PLLInst_0 to subg_q_spi/SLICE_332:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     2.137 PLL_BL0.CLKOS2 to    R30C29D.CLK internal_80MHz
                  --------
                    2.137   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.550ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP16KD     Port           subg_i_fifo_dc/pdp_ram_0_0_0(ASIC)  (from internal_80MHz +)
   Destination:    FF         Data in        subg_i_spi/shift_reg_i1  (to internal_80MHz +)

   Delay:               8.116ns  (77.6% logic, 22.4% route), 3 logic levels.

 Constraint Details:

      8.116ns physical path delay subg_i_fifo_dc/pdp_ram_0_0_0 to subg_i_spi/SLICE_300 meets
     12.500ns delay constraint less
      0.100ns skew and
     -0.266ns DIN_SET requirement (totaling 12.666ns) by 4.550ns

 Physical Path Details:

      Data path subg_i_fifo_dc/pdp_ram_0_0_0 to subg_i_spi/SLICE_300:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.830 *R_R25C28.CLKB to *R_R25C28.DOB1 subg_i_fifo_dc/pdp_ram_0_0_0 (from internal_80MHz)
ROUTE         1     1.180 *R_R25C28.DOB1 to     R29C31B.D0 subg_i_fifo_data_out_1
CTOF_DEL    ---     0.236     R29C31B.D0 to     R29C31B.F0 SLICE_707
ROUTE         1     0.634     R29C31B.F0 to     R27C30D.D1 spi1_sck_N_394_1
CTOF_DEL    ---     0.236     R27C30D.D1 to     R27C30D.F1 subg_i_spi/SLICE_300
ROUTE         1     0.000     R27C30D.F1 to    R27C30D.DI1 subg_i_spi/shift_reg_15_N_1126_1 (to internal_80MHz)
                  --------
                    8.116   (77.6% logic, 22.4% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path my_pll/PLLInst_0 to subg_i_fifo_dc/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     2.237 PLL_BL0.CLKOS2 to *R_R25C28.CLKB internal_80MHz
                  --------
                    2.237   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path my_pll/PLLInst_0 to subg_i_spi/SLICE_300:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     2.137 PLL_BL0.CLKOS2 to    R27C30D.CLK internal_80MHz
                  --------
                    2.137   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.556ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP16KD     Port           subg_i_fifo_dc/pdp_ram_0_0_0(ASIC)  (from internal_80MHz +)
   Destination:    FF         Data in        subg_i_spi/shift_reg_i14  (to internal_80MHz +)

   Delay:               8.104ns  (77.8% logic, 22.2% route), 3 logic levels.

 Constraint Details:

      8.104ns physical path delay subg_i_fifo_dc/pdp_ram_0_0_0 to SLICE_307 meets
     12.500ns delay constraint less
      0.100ns skew and
     -0.260ns DIN_SET requirement (totaling 12.660ns) by 4.556ns

 Physical Path Details:

      Data path subg_i_fifo_dc/pdp_ram_0_0_0 to SLICE_307:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.830 *R_R25C28.CLKB to *_R25C28.DOB14 subg_i_fifo_dc/pdp_ram_0_0_0 (from internal_80MHz)
ROUTE         1     1.244 *_R25C28.DOB14 to     R27C31B.A1 subg_i_fifo_data_out_14
CTOF_DEL    ---     0.236     R27C31B.A1 to     R27C31B.F1 SLICE_307
ROUTE         1     0.558     R27C31B.F1 to     R27C31B.B0 spi1_sck_N_394_14
CTOF_DEL    ---     0.236     R27C31B.B0 to     R27C31B.F0 SLICE_307
ROUTE         1     0.000     R27C31B.F0 to    R27C31B.DI0 subg_i_spi/shift_reg_15_N_1126_14 (to internal_80MHz)
                  --------
                    8.104   (77.8% logic, 22.2% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path my_pll/PLLInst_0 to subg_i_fifo_dc/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     2.237 PLL_BL0.CLKOS2 to *R_R25C28.CLKB internal_80MHz
                  --------
                    2.237   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path my_pll/PLLInst_0 to SLICE_307:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     2.137 PLL_BL0.CLKOS2 to    R27C31B.CLK internal_80MHz
                  --------
                    2.137   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.556ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP16KD     Port           wifi_q_fifo_dc/pdp_ram_0_0_0(ASIC)  (from internal_80MHz +)
   Destination:    FF         Data in        wifi_q_spi/shift_reg_i1  (to internal_80MHz +)

   Delay:               8.110ns  (77.7% logic, 22.3% route), 3 logic levels.

 Constraint Details:

      8.110ns physical path delay wifi_q_fifo_dc/pdp_ram_0_0_0 to wifi_q_spi/SLICE_477 meets
     12.500ns delay constraint less
      0.100ns skew and
     -0.266ns DIN_SET requirement (totaling 12.666ns) by 4.556ns

 Physical Path Details:

      Data path wifi_q_fifo_dc/pdp_ram_0_0_0 to wifi_q_spi/SLICE_477:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.830 *R_R37C28.CLKB to *R_R37C28.DOB1 wifi_q_fifo_dc/pdp_ram_0_0_0 (from internal_80MHz)
ROUTE         1     1.206 *R_R37C28.DOB1 to     R35C31D.B0 wifi_q_fifo_data_out_1
CTOF_DEL    ---     0.236     R35C31D.B0 to     R35C31D.F0 SLICE_755
ROUTE         1     0.602     R35C31D.F0 to     R35C29B.C1 spi4_sck_N_442_1
CTOF_DEL    ---     0.236     R35C29B.C1 to     R35C29B.F1 wifi_q_spi/SLICE_477
ROUTE         1     0.000     R35C29B.F1 to    R35C29B.DI1 wifi_q_spi/shift_reg_15_N_1126_1 (to internal_80MHz)
                  --------
                    8.110   (77.7% logic, 22.3% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path my_pll/PLLInst_0 to wifi_q_fifo_dc/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     2.237 PLL_BL0.CLKOS2 to *R_R37C28.CLKB internal_80MHz
                  --------
                    2.237   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path my_pll/PLLInst_0 to wifi_q_spi/SLICE_477:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     2.137 PLL_BL0.CLKOS2 to    R35C29B.CLK internal_80MHz
                  --------
                    2.137   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.577ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP16KD     Port           subg_q_fifo_dc/pdp_ram_0_0_0(ASIC)  (from internal_80MHz +)
   Destination:    FF         Data in        subg_q_spi/shift_reg_i14  (to internal_80MHz +)

   Delay:               8.083ns  (78.0% logic, 22.0% route), 3 logic levels.

 Constraint Details:

      8.083ns physical path delay subg_q_fifo_dc/pdp_ram_0_0_0 to SLICE_335 meets
     12.500ns delay constraint less
      0.100ns skew and
     -0.260ns DIN_SET requirement (totaling 12.660ns) by 4.577ns

 Physical Path Details:

      Data path subg_q_fifo_dc/pdp_ram_0_0_0 to SLICE_335:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.830 *R_R25C26.CLKB to *_R25C26.DOB14 subg_q_fifo_dc/pdp_ram_0_0_0 (from internal_80MHz)
ROUTE         1     1.223 *_R25C26.DOB14 to     R29C28B.B1 subg_q_fifo_data_out_14
CTOF_DEL    ---     0.236     R29C28B.B1 to     R29C28B.F1 SLICE_335
ROUTE         1     0.558     R29C28B.F1 to     R29C28B.B0 spi2_sck_N_410_14
CTOF_DEL    ---     0.236     R29C28B.B0 to     R29C28B.F0 SLICE_335
ROUTE         1     0.000     R29C28B.F0 to    R29C28B.DI0 subg_q_spi/shift_reg_15_N_1126_14 (to internal_80MHz)
                  --------
                    8.083   (78.0% logic, 22.0% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path my_pll/PLLInst_0 to subg_q_fifo_dc/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     2.237 PLL_BL0.CLKOS2 to *R_R25C26.CLKB internal_80MHz
                  --------
                    2.237   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path my_pll/PLLInst_0 to SLICE_335:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     2.137 PLL_BL0.CLKOS2 to    R29C28B.CLK internal_80MHz
                  --------
                    2.137   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.617ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP16KD     Port           wifi_i_fifo_dc/pdp_ram_0_0_0(ASIC)  (from internal_80MHz +)
   Destination:    FF         Data in        wifi_i_spi/shift_reg_i9  (to internal_80MHz +)

   Delay:               8.049ns  (78.3% logic, 21.7% route), 3 logic levels.

 Constraint Details:

      8.049ns physical path delay wifi_i_fifo_dc/pdp_ram_0_0_0 to wifi_i_spi/SLICE_453 meets
     12.500ns delay constraint less
      0.100ns skew and
     -0.266ns DIN_SET requirement (totaling 12.666ns) by 4.617ns

 Physical Path Details:

      Data path wifi_i_fifo_dc/pdp_ram_0_0_0 to wifi_i_spi/SLICE_453:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.830 *R_R37C24.CLKB to *R_R37C24.DOB9 wifi_i_fifo_dc/pdp_ram_0_0_0 (from internal_80MHz)
ROUTE         1     1.145 *R_R37C24.DOB9 to     R35C28D.A0 wifi_i_fifo_data_out_9
CTOF_DEL    ---     0.236     R35C28D.A0 to     R35C28D.F0 SLICE_747
ROUTE         1     0.602     R35C28D.F0 to     R35C27B.C1 spi3_sck_N_426_9
CTOF_DEL    ---     0.236     R35C27B.C1 to     R35C27B.F1 wifi_i_spi/SLICE_453
ROUTE         1     0.000     R35C27B.F1 to    R35C27B.DI1 wifi_i_spi/shift_reg_15_N_1126_9 (to internal_80MHz)
                  --------
                    8.049   (78.3% logic, 21.7% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path my_pll/PLLInst_0 to wifi_i_fifo_dc/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     2.237 PLL_BL0.CLKOS2 to *R_R37C24.CLKB internal_80MHz
                  --------
                    2.237   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path my_pll/PLLInst_0 to wifi_i_spi/SLICE_453:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     2.137 PLL_BL0.CLKOS2 to    R35C27B.CLK internal_80MHz
                  --------
                    2.137   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.625ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP16KD     Port           wifi_i_fifo_dc/pdp_ram_0_0_0(ASIC)  (from internal_80MHz +)
   Destination:    FF         Data in        wifi_i_spi/shift_reg_i5  (to internal_80MHz +)

   Delay:               8.041ns  (78.4% logic, 21.6% route), 3 logic levels.

 Constraint Details:

      8.041ns physical path delay wifi_i_fifo_dc/pdp_ram_0_0_0 to wifi_i_spi/SLICE_451 meets
     12.500ns delay constraint less
      0.100ns skew and
     -0.266ns DIN_SET requirement (totaling 12.666ns) by 4.625ns

 Physical Path Details:

      Data path wifi_i_fifo_dc/pdp_ram_0_0_0 to wifi_i_spi/SLICE_451:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.830 *R_R37C24.CLKB to *R_R37C24.DOB5 wifi_i_fifo_dc/pdp_ram_0_0_0 (from internal_80MHz)
ROUTE         1     1.137 *R_R37C24.DOB5 to     R35C27D.B0 wifi_i_fifo_data_out_5
CTOF_DEL    ---     0.236     R35C27D.B0 to     R35C27D.F0 SLICE_703
ROUTE         1     0.602     R35C27D.F0 to     R35C26C.C1 spi3_sck_N_426_5
CTOF_DEL    ---     0.236     R35C26C.C1 to     R35C26C.F1 wifi_i_spi/SLICE_451
ROUTE         1     0.000     R35C26C.F1 to    R35C26C.DI1 wifi_i_spi/shift_reg_15_N_1126_5 (to internal_80MHz)
                  --------
                    8.041   (78.4% logic, 21.6% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path my_pll/PLLInst_0 to wifi_i_fifo_dc/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     2.237 PLL_BL0.CLKOS2 to *R_R37C24.CLKB internal_80MHz
                  --------
                    2.237   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path my_pll/PLLInst_0 to wifi_i_spi/SLICE_451:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     2.137 PLL_BL0.CLKOS2 to    R35C26C.CLK internal_80MHz
                  --------
                    2.137   (0.0% logic, 100.0% route), 0 logic levels.

Report:  123.457MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "internal_64MHz" 64.000000 MHz ;
            356 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 9.861ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              tx_counter_1302__i6  (from internal_64MHz +)
   Destination:    FF         Data in        tx_ddr_data_i30  (to internal_64MHz +)

   Delay:               6.024ns  (24.3% logic, 75.7% route), 5 logic levels.

 Constraint Details:

      6.024ns physical path delay SLICE_16 to SLICE_354 meets
     15.625ns delay constraint less
      0.000ns skew and
     -0.260ns DIN_SET requirement (totaling 15.885ns) by 9.861ns

 Physical Path Details:

      Data path SLICE_16 to SLICE_354:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R18C34D.CLK to     R18C34D.Q1 SLICE_16 (from internal_64MHz)
ROUTE         2     0.792     R18C34D.Q1 to     R18C35C.A0 tx_counter_6
CTOF_DEL    ---     0.236     R18C35C.A0 to     R18C35C.F0 SLICE_668
ROUTE         1     0.382     R18C35C.F0 to     R18C35D.C0 n13230
CTOF_DEL    ---     0.236     R18C35D.C0 to     R18C35D.F0 SLICE_554
ROUTE         2     0.388     R18C35D.F0 to     R18C35C.C1 n13234
CTOF_DEL    ---     0.236     R18C35C.C1 to     R18C35C.F1 SLICE_668
ROUTE        31     2.996     R18C35C.F1 to     R31C34C.C0 n14293
CTOF_DEL    ---     0.236     R31C34C.C0 to     R31C34C.F0 SLICE_354
ROUTE         1     0.000     R31C34C.F0 to    R31C34C.DI0 tx_ddr_data_31_N_175_30 (to internal_64MHz)
                  --------
                    6.024   (24.3% logic, 75.7% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path my_pll/PLLInst_0 to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        23     2.137  PLL_BL0.CLKOP to    R18C34D.CLK internal_64MHz
                  --------
                    2.137   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path my_pll/PLLInst_0 to SLICE_354:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        23     2.137  PLL_BL0.CLKOP to    R31C34C.CLK internal_64MHz
                  --------
                    2.137   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 9.867ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              tx_counter_1302__i6  (from internal_64MHz +)
   Destination:    FF         Data in        tx_ddr_data_i31  (to internal_64MHz +)

   Delay:               6.024ns  (24.3% logic, 75.7% route), 5 logic levels.

 Constraint Details:

      6.024ns physical path delay SLICE_16 to SLICE_354 meets
     15.625ns delay constraint less
      0.000ns skew and
     -0.266ns DIN_SET requirement (totaling 15.891ns) by 9.867ns

 Physical Path Details:

      Data path SLICE_16 to SLICE_354:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R18C34D.CLK to     R18C34D.Q1 SLICE_16 (from internal_64MHz)
ROUTE         2     0.792     R18C34D.Q1 to     R18C35C.A0 tx_counter_6
CTOF_DEL    ---     0.236     R18C35C.A0 to     R18C35C.F0 SLICE_668
ROUTE         1     0.382     R18C35C.F0 to     R18C35D.C0 n13230
CTOF_DEL    ---     0.236     R18C35D.C0 to     R18C35D.F0 SLICE_554
ROUTE         2     0.388     R18C35D.F0 to     R18C35C.C1 n13234
CTOF_DEL    ---     0.236     R18C35C.C1 to     R18C35C.F1 SLICE_668
ROUTE        31     2.996     R18C35C.F1 to     R31C34C.C1 n14293
CTOF_DEL    ---     0.236     R31C34C.C1 to     R31C34C.F1 SLICE_354
ROUTE         1     0.000     R31C34C.F1 to    R31C34C.DI1 tx_ddr_data_31_N_175_31 (to internal_64MHz)
                  --------
                    6.024   (24.3% logic, 75.7% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path my_pll/PLLInst_0 to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        23     2.137  PLL_BL0.CLKOP to    R18C34D.CLK internal_64MHz
                  --------
                    2.137   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path my_pll/PLLInst_0 to SLICE_354:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        23     2.137  PLL_BL0.CLKOP to    R31C34C.CLK internal_64MHz
                  --------
                    2.137   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.032ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              tx_counter_1302__i4  (from internal_64MHz +)
   Destination:    FF         Data in        tx_ddr_data_i30  (to internal_64MHz +)

   Delay:               5.853ns  (25.0% logic, 75.0% route), 5 logic levels.

 Constraint Details:

      5.853ns physical path delay SLICE_18 to SLICE_354 meets
     15.625ns delay constraint less
      0.000ns skew and
     -0.260ns DIN_SET requirement (totaling 15.885ns) by 10.032ns

 Physical Path Details:

      Data path SLICE_18 to SLICE_354:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R18C34C.CLK to     R18C34C.Q1 SLICE_18 (from internal_64MHz)
ROUTE         2     0.621     R18C34C.Q1 to     R18C35C.C0 tx_counter_4
CTOF_DEL    ---     0.236     R18C35C.C0 to     R18C35C.F0 SLICE_668
ROUTE         1     0.382     R18C35C.F0 to     R18C35D.C0 n13230
CTOF_DEL    ---     0.236     R18C35D.C0 to     R18C35D.F0 SLICE_554
ROUTE         2     0.388     R18C35D.F0 to     R18C35C.C1 n13234
CTOF_DEL    ---     0.236     R18C35C.C1 to     R18C35C.F1 SLICE_668
ROUTE        31     2.996     R18C35C.F1 to     R31C34C.C0 n14293
CTOF_DEL    ---     0.236     R31C34C.C0 to     R31C34C.F0 SLICE_354
ROUTE         1     0.000     R31C34C.F0 to    R31C34C.DI0 tx_ddr_data_31_N_175_30 (to internal_64MHz)
                  --------
                    5.853   (25.0% logic, 75.0% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path my_pll/PLLInst_0 to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        23     2.137  PLL_BL0.CLKOP to    R18C34C.CLK internal_64MHz
                  --------
                    2.137   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path my_pll/PLLInst_0 to SLICE_354:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        23     2.137  PLL_BL0.CLKOP to    R31C34C.CLK internal_64MHz
                  --------
                    2.137   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.038ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              tx_counter_1302__i4  (from internal_64MHz +)
   Destination:    FF         Data in        tx_ddr_data_i31  (to internal_64MHz +)

   Delay:               5.853ns  (25.0% logic, 75.0% route), 5 logic levels.

 Constraint Details:

      5.853ns physical path delay SLICE_18 to SLICE_354 meets
     15.625ns delay constraint less
      0.000ns skew and
     -0.266ns DIN_SET requirement (totaling 15.891ns) by 10.038ns

 Physical Path Details:

      Data path SLICE_18 to SLICE_354:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R18C34C.CLK to     R18C34C.Q1 SLICE_18 (from internal_64MHz)
ROUTE         2     0.621     R18C34C.Q1 to     R18C35C.C0 tx_counter_4
CTOF_DEL    ---     0.236     R18C35C.C0 to     R18C35C.F0 SLICE_668
ROUTE         1     0.382     R18C35C.F0 to     R18C35D.C0 n13230
CTOF_DEL    ---     0.236     R18C35D.C0 to     R18C35D.F0 SLICE_554
ROUTE         2     0.388     R18C35D.F0 to     R18C35C.C1 n13234
CTOF_DEL    ---     0.236     R18C35C.C1 to     R18C35C.F1 SLICE_668
ROUTE        31     2.996     R18C35C.F1 to     R31C34C.C1 n14293
CTOF_DEL    ---     0.236     R31C34C.C1 to     R31C34C.F1 SLICE_354
ROUTE         1     0.000     R31C34C.F1 to    R31C34C.DI1 tx_ddr_data_31_N_175_31 (to internal_64MHz)
                  --------
                    5.853   (25.0% logic, 75.0% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path my_pll/PLLInst_0 to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        23     2.137  PLL_BL0.CLKOP to    R18C34C.CLK internal_64MHz
                  --------
                    2.137   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path my_pll/PLLInst_0 to SLICE_354:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        23     2.137  PLL_BL0.CLKOP to    R31C34C.CLK internal_64MHz
                  --------
                    2.137   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.283ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              tx_counter_1302__i6  (from internal_64MHz +)
   Destination:    FF         Data in        tx_ddr_data_i24  (to internal_64MHz +)

   Delay:               5.602ns  (26.2% logic, 73.8% route), 5 logic levels.

 Constraint Details:

      5.602ns physical path delay SLICE_16 to SLICE_351 meets
     15.625ns delay constraint less
      0.000ns skew and
     -0.260ns DIN_SET requirement (totaling 15.885ns) by 10.283ns

 Physical Path Details:

      Data path SLICE_16 to SLICE_351:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R18C34D.CLK to     R18C34D.Q1 SLICE_16 (from internal_64MHz)
ROUTE         2     0.792     R18C34D.Q1 to     R18C35C.A0 tx_counter_6
CTOF_DEL    ---     0.236     R18C35C.A0 to     R18C35C.F0 SLICE_668
ROUTE         1     0.382     R18C35C.F0 to     R18C35D.C0 n13230
CTOF_DEL    ---     0.236     R18C35D.C0 to     R18C35D.F0 SLICE_554
ROUTE         2     0.388     R18C35D.F0 to     R18C35C.C1 n13234
CTOF_DEL    ---     0.236     R18C35C.C1 to     R18C35C.F1 SLICE_668
ROUTE        31     2.574     R18C35C.F1 to     R33C34C.D0 n14293
CTOF_DEL    ---     0.236     R33C34C.D0 to     R33C34C.F0 SLICE_351
ROUTE         1     0.000     R33C34C.F0 to    R33C34C.DI0 tx_ddr_data_31_N_175_24 (to internal_64MHz)
                  --------
                    5.602   (26.2% logic, 73.8% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path my_pll/PLLInst_0 to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        23     2.137  PLL_BL0.CLKOP to    R18C34D.CLK internal_64MHz
                  --------
                    2.137   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path my_pll/PLLInst_0 to SLICE_351:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        23     2.137  PLL_BL0.CLKOP to    R33C34C.CLK internal_64MHz
                  --------
                    2.137   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.289ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              tx_counter_1302__i6  (from internal_64MHz +)
   Destination:    FF         Data in        tx_ddr_data_i25  (to internal_64MHz +)

   Delay:               5.602ns  (26.2% logic, 73.8% route), 5 logic levels.

 Constraint Details:

      5.602ns physical path delay SLICE_16 to SLICE_351 meets
     15.625ns delay constraint less
      0.000ns skew and
     -0.266ns DIN_SET requirement (totaling 15.891ns) by 10.289ns

 Physical Path Details:

      Data path SLICE_16 to SLICE_351:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R18C34D.CLK to     R18C34D.Q1 SLICE_16 (from internal_64MHz)
ROUTE         2     0.792     R18C34D.Q1 to     R18C35C.A0 tx_counter_6
CTOF_DEL    ---     0.236     R18C35C.A0 to     R18C35C.F0 SLICE_668
ROUTE         1     0.382     R18C35C.F0 to     R18C35D.C0 n13230
CTOF_DEL    ---     0.236     R18C35D.C0 to     R18C35D.F0 SLICE_554
ROUTE         2     0.388     R18C35D.F0 to     R18C35C.C1 n13234
CTOF_DEL    ---     0.236     R18C35C.C1 to     R18C35C.F1 SLICE_668
ROUTE        31     2.574     R18C35C.F1 to     R33C34C.D1 n14293
CTOF_DEL    ---     0.236     R33C34C.D1 to     R33C34C.F1 SLICE_351
ROUTE         1     0.000     R33C34C.F1 to    R33C34C.DI1 tx_ddr_data_31_N_175_25 (to internal_64MHz)
                  --------
                    5.602   (26.2% logic, 73.8% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path my_pll/PLLInst_0 to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        23     2.137  PLL_BL0.CLKOP to    R18C34D.CLK internal_64MHz
                  --------
                    2.137   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path my_pll/PLLInst_0 to SLICE_351:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        23     2.137  PLL_BL0.CLKOP to    R33C34C.CLK internal_64MHz
                  --------
                    2.137   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.296ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              tx_counter_1302__i0  (from internal_64MHz +)
   Destination:    FF         Data in        tx_ddr_data_i30  (to internal_64MHz +)

   Delay:               5.589ns  (22.0% logic, 78.0% route), 4 logic levels.

 Constraint Details:

      5.589ns physical path delay SLICE_17 to SLICE_354 meets
     15.625ns delay constraint less
      0.000ns skew and
     -0.260ns DIN_SET requirement (totaling 15.885ns) by 10.296ns

 Physical Path Details:

      Data path SLICE_17 to SLICE_354:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R18C34A.CLK to     R18C34A.Q1 SLICE_17 (from internal_64MHz)
ROUTE         2     0.975     R18C34A.Q1 to     R18C35D.A0 tx_counter_0
CTOF_DEL    ---     0.236     R18C35D.A0 to     R18C35D.F0 SLICE_554
ROUTE         2     0.388     R18C35D.F0 to     R18C35C.C1 n13234
CTOF_DEL    ---     0.236     R18C35C.C1 to     R18C35C.F1 SLICE_668
ROUTE        31     2.996     R18C35C.F1 to     R31C34C.C0 n14293
CTOF_DEL    ---     0.236     R31C34C.C0 to     R31C34C.F0 SLICE_354
ROUTE         1     0.000     R31C34C.F0 to    R31C34C.DI0 tx_ddr_data_31_N_175_30 (to internal_64MHz)
                  --------
                    5.589   (22.0% logic, 78.0% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path my_pll/PLLInst_0 to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        23     2.137  PLL_BL0.CLKOP to    R18C34A.CLK internal_64MHz
                  --------
                    2.137   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path my_pll/PLLInst_0 to SLICE_354:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        23     2.137  PLL_BL0.CLKOP to    R31C34C.CLK internal_64MHz
                  --------
                    2.137   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.302ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              tx_counter_1302__i0  (from internal_64MHz +)
   Destination:    FF         Data in        tx_ddr_data_i31  (to internal_64MHz +)

   Delay:               5.589ns  (22.0% logic, 78.0% route), 4 logic levels.

 Constraint Details:

      5.589ns physical path delay SLICE_17 to SLICE_354 meets
     15.625ns delay constraint less
      0.000ns skew and
     -0.266ns DIN_SET requirement (totaling 15.891ns) by 10.302ns

 Physical Path Details:

      Data path SLICE_17 to SLICE_354:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R18C34A.CLK to     R18C34A.Q1 SLICE_17 (from internal_64MHz)
ROUTE         2     0.975     R18C34A.Q1 to     R18C35D.A0 tx_counter_0
CTOF_DEL    ---     0.236     R18C35D.A0 to     R18C35D.F0 SLICE_554
ROUTE         2     0.388     R18C35D.F0 to     R18C35C.C1 n13234
CTOF_DEL    ---     0.236     R18C35C.C1 to     R18C35C.F1 SLICE_668
ROUTE        31     2.996     R18C35C.F1 to     R31C34C.C1 n14293
CTOF_DEL    ---     0.236     R31C34C.C1 to     R31C34C.F1 SLICE_354
ROUTE         1     0.000     R31C34C.F1 to    R31C34C.DI1 tx_ddr_data_31_N_175_31 (to internal_64MHz)
                  --------
                    5.589   (22.0% logic, 78.0% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path my_pll/PLLInst_0 to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        23     2.137  PLL_BL0.CLKOP to    R18C34A.CLK internal_64MHz
                  --------
                    2.137   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path my_pll/PLLInst_0 to SLICE_354:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        23     2.137  PLL_BL0.CLKOP to    R31C34C.CLK internal_64MHz
                  --------
                    2.137   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.334ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              tx_ddr_data_i31  (from internal_64MHz +)
   Destination:    FF         Data in        tx_ddr_data_inst  (to internal_64MHz +)

   Delay:               5.258ns  (14.4% logic, 85.6% route), 2 logic levels.

 Constraint Details:

      5.258ns physical path delay SLICE_354 to sdr_txdata_MGIOL meets
     15.625ns delay constraint less
     -0.100ns skew and
      0.133ns DO_SET requirement (totaling 15.592ns) by 10.334ns

 Physical Path Details:

      Data path SLICE_354 to sdr_txdata_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R31C34C.CLK to     R31C34C.Q1 SLICE_354 (from internal_64MHz)
ROUTE         1     3.801     R31C34C.Q1 to       R8C2C.C0 tx_ddr_data_31
CTOF_DEL    ---     0.236       R8C2C.C0 to       R8C2C.F0 SLICE_687
ROUTE         1     0.699       R8C2C.F0 to *L_L8A.TXDATA0 tx_ddr_data_31__N_385 (to internal_64MHz)
                  --------
                    5.258   (14.4% logic, 85.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path my_pll/PLLInst_0 to SLICE_354:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        23     2.137  PLL_BL0.CLKOP to    R31C34C.CLK internal_64MHz
                  --------
                    2.137   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path my_pll/PLLInst_0 to sdr_txdata_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        23     2.237  PLL_BL0.CLKOP to    IOL_L8A.CLK internal_64MHz
                  --------
                    2.237   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.338ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              tx_counter_1302__i6  (from internal_64MHz +)
   Destination:    FF         Data in        tx_ddr_data_i12  (to internal_64MHz +)

   Delay:               5.547ns  (26.4% logic, 73.6% route), 5 logic levels.

 Constraint Details:

      5.547ns physical path delay SLICE_16 to SLICE_345 meets
     15.625ns delay constraint less
      0.000ns skew and
     -0.260ns DIN_SET requirement (totaling 15.885ns) by 10.338ns

 Physical Path Details:

      Data path SLICE_16 to SLICE_345:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R18C34D.CLK to     R18C34D.Q1 SLICE_16 (from internal_64MHz)
ROUTE         2     0.792     R18C34D.Q1 to     R18C35C.A0 tx_counter_6
CTOF_DEL    ---     0.236     R18C35C.A0 to     R18C35C.F0 SLICE_668
ROUTE         1     0.382     R18C35C.F0 to     R18C35D.C0 n13230
CTOF_DEL    ---     0.236     R18C35D.C0 to     R18C35D.F0 SLICE_554
ROUTE         2     0.388     R18C35D.F0 to     R18C35C.C1 n13234
CTOF_DEL    ---     0.236     R18C35C.C1 to     R18C35C.F1 SLICE_668
ROUTE        31     2.519     R18C35C.F1 to     R33C36C.C0 n14293
CTOF_DEL    ---     0.236     R33C36C.C0 to     R33C36C.F0 SLICE_345
ROUTE         1     0.000     R33C36C.F0 to    R33C36C.DI0 tx_ddr_data_31_N_175_12 (to internal_64MHz)
                  --------
                    5.547   (26.4% logic, 73.6% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path my_pll/PLLInst_0 to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        23     2.137  PLL_BL0.CLKOP to    R18C34D.CLK internal_64MHz
                  --------
                    2.137   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path my_pll/PLLInst_0 to SLICE_345:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        23     2.137  PLL_BL0.CLKOP to    R33C36C.CLK internal_64MHz
                  --------
                    2.137   (0.0% logic, 100.0% route), 0 logic levels.

Report:  173.491MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY PORT "sdr_rxclk" 64.000000 MHz ;
            2502 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 7.254ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lvds_rx_24_inst/sr_i14  (from sdr_rxclk_c +)
   Destination:    FF         Data in        lvds_rx_24_inst/o_fifo_data_i25  (to sdr_rxclk_c +)
                   FF                        lvds_rx_24_inst/o_fifo_data_i24

   Delay:               8.498ns  (16.5% logic, 83.5% route), 4 logic levels.

 Constraint Details:

      8.498ns physical path delay lvds_rx_24_inst/SLICE_170 to lvds_rx_24_inst/SLICE_414 meets
     15.625ns delay constraint less
      0.000ns skew and
     -0.127ns CE_SET requirement (totaling 15.752ns) by 7.254ns

 Physical Path Details:

      Data path lvds_rx_24_inst/SLICE_170 to lvds_rx_24_inst/SLICE_414:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R38C28D.CLK to     R38C28D.Q0 lvds_rx_24_inst/SLICE_170 (from sdr_rxclk_c)
ROUTE         7     1.313     R38C28D.Q0 to     R39C24A.A0 lvds_rx_24_inst/sr_14
CTOF_DEL    ---     0.236     R39C24A.A0 to     R39C24A.F0 lvds_rx_24_inst/SLICE_865
ROUTE         1     0.739     R39C24A.F0 to     R39C24C.B0 lvds_rx_24_inst/n68
CTOOFX_DEL  ---     0.401     R39C24C.B0 to   R39C24C.OFX0 lvds_rx_24_inst/i22/SLICE_533
ROUTE         6     0.631   R39C24C.OFX0 to     R39C22D.C1 lvds_rx_24_inst/n11
CTOF_DEL    ---     0.236     R39C22D.C1 to     R39C22D.F1 lvds_rx_24_inst/SLICE_631
ROUTE        16     4.417     R39C22D.F1 to     R38C26D.CE lvds_rx_24_inst/sdr_rxclk_c_enable_73 (to sdr_rxclk_c)
                  --------
                    8.498   (16.5% logic, 83.5% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path sdr_rxclk to lvds_rx_24_inst/SLICE_170:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       136     2.391       L1.PADDI to    R38C28D.CLK sdr_rxclk_c
                  --------
                    2.391   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sdr_rxclk to lvds_rx_24_inst/SLICE_414:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       136     2.391       L1.PADDI to    R38C26D.CLK sdr_rxclk_c
                  --------
                    2.391   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 7.254ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lvds_rx_24_inst/sr_i14  (from sdr_rxclk_c +)
   Destination:    FF         Data in        lvds_rx_24_inst/o_fifo_data_i23  (to sdr_rxclk_c +)
                   FF                        lvds_rx_24_inst/o_fifo_data_i22

   Delay:               8.498ns  (16.5% logic, 83.5% route), 4 logic levels.

 Constraint Details:

      8.498ns physical path delay lvds_rx_24_inst/SLICE_170 to lvds_rx_24_inst/SLICE_413 meets
     15.625ns delay constraint less
      0.000ns skew and
     -0.127ns CE_SET requirement (totaling 15.752ns) by 7.254ns

 Physical Path Details:

      Data path lvds_rx_24_inst/SLICE_170 to lvds_rx_24_inst/SLICE_413:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R38C28D.CLK to     R38C28D.Q0 lvds_rx_24_inst/SLICE_170 (from sdr_rxclk_c)
ROUTE         7     1.313     R38C28D.Q0 to     R39C24A.A0 lvds_rx_24_inst/sr_14
CTOF_DEL    ---     0.236     R39C24A.A0 to     R39C24A.F0 lvds_rx_24_inst/SLICE_865
ROUTE         1     0.739     R39C24A.F0 to     R39C24C.B0 lvds_rx_24_inst/n68
CTOOFX_DEL  ---     0.401     R39C24C.B0 to   R39C24C.OFX0 lvds_rx_24_inst/i22/SLICE_533
ROUTE         6     0.631   R39C24C.OFX0 to     R39C22D.C1 lvds_rx_24_inst/n11
CTOF_DEL    ---     0.236     R39C22D.C1 to     R39C22D.F1 lvds_rx_24_inst/SLICE_631
ROUTE        16     4.417     R39C22D.F1 to     R38C26B.CE lvds_rx_24_inst/sdr_rxclk_c_enable_73 (to sdr_rxclk_c)
                  --------
                    8.498   (16.5% logic, 83.5% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path sdr_rxclk to lvds_rx_24_inst/SLICE_170:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       136     2.391       L1.PADDI to    R38C28D.CLK sdr_rxclk_c
                  --------
                    2.391   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sdr_rxclk to lvds_rx_24_inst/SLICE_413:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       136     2.391       L1.PADDI to    R38C26B.CLK sdr_rxclk_c
                  --------
                    2.391   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 7.254ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lvds_rx_24_inst/sr_i14  (from sdr_rxclk_c +)
   Destination:    FF         Data in        lvds_rx_24_inst/o_fifo_data_i19  (to sdr_rxclk_c +)
                   FF                        lvds_rx_24_inst/o_fifo_data_i18

   Delay:               8.498ns  (16.5% logic, 83.5% route), 4 logic levels.

 Constraint Details:

      8.498ns physical path delay lvds_rx_24_inst/SLICE_170 to lvds_rx_24_inst/SLICE_411 meets
     15.625ns delay constraint less
      0.000ns skew and
     -0.127ns CE_SET requirement (totaling 15.752ns) by 7.254ns

 Physical Path Details:

      Data path lvds_rx_24_inst/SLICE_170 to lvds_rx_24_inst/SLICE_411:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R38C28D.CLK to     R38C28D.Q0 lvds_rx_24_inst/SLICE_170 (from sdr_rxclk_c)
ROUTE         7     1.313     R38C28D.Q0 to     R39C24A.A0 lvds_rx_24_inst/sr_14
CTOF_DEL    ---     0.236     R39C24A.A0 to     R39C24A.F0 lvds_rx_24_inst/SLICE_865
ROUTE         1     0.739     R39C24A.F0 to     R39C24C.B0 lvds_rx_24_inst/n68
CTOOFX_DEL  ---     0.401     R39C24C.B0 to   R39C24C.OFX0 lvds_rx_24_inst/i22/SLICE_533
ROUTE         6     0.631   R39C24C.OFX0 to     R39C22D.C1 lvds_rx_24_inst/n11
CTOF_DEL    ---     0.236     R39C22D.C1 to     R39C22D.F1 lvds_rx_24_inst/SLICE_631
ROUTE        16     4.417     R39C22D.F1 to     R40C26C.CE lvds_rx_24_inst/sdr_rxclk_c_enable_73 (to sdr_rxclk_c)
                  --------
                    8.498   (16.5% logic, 83.5% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path sdr_rxclk to lvds_rx_24_inst/SLICE_170:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       136     2.391       L1.PADDI to    R38C28D.CLK sdr_rxclk_c
                  --------
                    2.391   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sdr_rxclk to lvds_rx_24_inst/SLICE_411:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       136     2.391       L1.PADDI to    R40C26C.CLK sdr_rxclk_c
                  --------
                    2.391   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 7.254ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lvds_rx_24_inst/sr_i14  (from sdr_rxclk_c +)
   Destination:    FF         Data in        lvds_rx_24_inst/o_fifo_data_i31  (to sdr_rxclk_c +)
                   FF                        lvds_rx_24_inst/o_fifo_data_i30

   Delay:               8.498ns  (16.5% logic, 83.5% route), 4 logic levels.

 Constraint Details:

      8.498ns physical path delay lvds_rx_24_inst/SLICE_170 to lvds_rx_24_inst/SLICE_417 meets
     15.625ns delay constraint less
      0.000ns skew and
     -0.127ns CE_SET requirement (totaling 15.752ns) by 7.254ns

 Physical Path Details:

      Data path lvds_rx_24_inst/SLICE_170 to lvds_rx_24_inst/SLICE_417:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R38C28D.CLK to     R38C28D.Q0 lvds_rx_24_inst/SLICE_170 (from sdr_rxclk_c)
ROUTE         7     1.313     R38C28D.Q0 to     R39C24A.A0 lvds_rx_24_inst/sr_14
CTOF_DEL    ---     0.236     R39C24A.A0 to     R39C24A.F0 lvds_rx_24_inst/SLICE_865
ROUTE         1     0.739     R39C24A.F0 to     R39C24C.B0 lvds_rx_24_inst/n68
CTOOFX_DEL  ---     0.401     R39C24C.B0 to   R39C24C.OFX0 lvds_rx_24_inst/i22/SLICE_533
ROUTE         6     0.631   R39C24C.OFX0 to     R39C22D.C1 lvds_rx_24_inst/n11
CTOF_DEL    ---     0.236     R39C22D.C1 to     R39C22D.F1 lvds_rx_24_inst/SLICE_631
ROUTE        16     4.417     R39C22D.F1 to     R38C25D.CE lvds_rx_24_inst/sdr_rxclk_c_enable_73 (to sdr_rxclk_c)
                  --------
                    8.498   (16.5% logic, 83.5% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path sdr_rxclk to lvds_rx_24_inst/SLICE_170:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       136     2.391       L1.PADDI to    R38C28D.CLK sdr_rxclk_c
                  --------
                    2.391   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sdr_rxclk to lvds_rx_24_inst/SLICE_417:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       136     2.391       L1.PADDI to    R38C25D.CLK sdr_rxclk_c
                  --------
                    2.391   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 7.254ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lvds_rx_24_inst/sr_i14  (from sdr_rxclk_c +)
   Destination:    FF         Data in        lvds_rx_24_inst/o_fifo_data_i27  (to sdr_rxclk_c +)
                   FF                        lvds_rx_24_inst/o_fifo_data_i26

   Delay:               8.498ns  (16.5% logic, 83.5% route), 4 logic levels.

 Constraint Details:

      8.498ns physical path delay lvds_rx_24_inst/SLICE_170 to lvds_rx_24_inst/SLICE_415 meets
     15.625ns delay constraint less
      0.000ns skew and
     -0.127ns CE_SET requirement (totaling 15.752ns) by 7.254ns

 Physical Path Details:

      Data path lvds_rx_24_inst/SLICE_170 to lvds_rx_24_inst/SLICE_415:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R38C28D.CLK to     R38C28D.Q0 lvds_rx_24_inst/SLICE_170 (from sdr_rxclk_c)
ROUTE         7     1.313     R38C28D.Q0 to     R39C24A.A0 lvds_rx_24_inst/sr_14
CTOF_DEL    ---     0.236     R39C24A.A0 to     R39C24A.F0 lvds_rx_24_inst/SLICE_865
ROUTE         1     0.739     R39C24A.F0 to     R39C24C.B0 lvds_rx_24_inst/n68
CTOOFX_DEL  ---     0.401     R39C24C.B0 to   R39C24C.OFX0 lvds_rx_24_inst/i22/SLICE_533
ROUTE         6     0.631   R39C24C.OFX0 to     R39C22D.C1 lvds_rx_24_inst/n11
CTOF_DEL    ---     0.236     R39C22D.C1 to     R39C22D.F1 lvds_rx_24_inst/SLICE_631
ROUTE        16     4.417     R39C22D.F1 to     R38C26A.CE lvds_rx_24_inst/sdr_rxclk_c_enable_73 (to sdr_rxclk_c)
                  --------
                    8.498   (16.5% logic, 83.5% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path sdr_rxclk to lvds_rx_24_inst/SLICE_170:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       136     2.391       L1.PADDI to    R38C28D.CLK sdr_rxclk_c
                  --------
                    2.391   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sdr_rxclk to lvds_rx_24_inst/SLICE_415:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       136     2.391       L1.PADDI to    R38C26A.CLK sdr_rxclk_c
                  --------
                    2.391   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 7.254ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lvds_rx_24_inst/sr_i14  (from sdr_rxclk_c +)
   Destination:    FF         Data in        lvds_rx_24_inst/o_fifo_data_i11  (to sdr_rxclk_c +)
                   FF                        lvds_rx_24_inst/o_fifo_data_i10

   Delay:               8.498ns  (16.5% logic, 83.5% route), 4 logic levels.

 Constraint Details:

      8.498ns physical path delay lvds_rx_24_inst/SLICE_170 to lvds_rx_24_inst/SLICE_407 meets
     15.625ns delay constraint less
      0.000ns skew and
     -0.127ns CE_SET requirement (totaling 15.752ns) by 7.254ns

 Physical Path Details:

      Data path lvds_rx_24_inst/SLICE_170 to lvds_rx_24_inst/SLICE_407:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R38C28D.CLK to     R38C28D.Q0 lvds_rx_24_inst/SLICE_170 (from sdr_rxclk_c)
ROUTE         7     1.313     R38C28D.Q0 to     R39C24A.A0 lvds_rx_24_inst/sr_14
CTOF_DEL    ---     0.236     R39C24A.A0 to     R39C24A.F0 lvds_rx_24_inst/SLICE_865
ROUTE         1     0.739     R39C24A.F0 to     R39C24C.B0 lvds_rx_24_inst/n68
CTOOFX_DEL  ---     0.401     R39C24C.B0 to   R39C24C.OFX0 lvds_rx_24_inst/i22/SLICE_533
ROUTE         6     0.631   R39C24C.OFX0 to     R39C22D.C1 lvds_rx_24_inst/n11
CTOF_DEL    ---     0.236     R39C22D.C1 to     R39C22D.F1 lvds_rx_24_inst/SLICE_631
ROUTE        16     4.417     R39C22D.F1 to     R38C28A.CE lvds_rx_24_inst/sdr_rxclk_c_enable_73 (to sdr_rxclk_c)
                  --------
                    8.498   (16.5% logic, 83.5% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path sdr_rxclk to lvds_rx_24_inst/SLICE_170:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       136     2.391       L1.PADDI to    R38C28D.CLK sdr_rxclk_c
                  --------
                    2.391   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sdr_rxclk to lvds_rx_24_inst/SLICE_407:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       136     2.391       L1.PADDI to    R38C28A.CLK sdr_rxclk_c
                  --------
                    2.391   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 7.254ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lvds_rx_24_inst/sr_i14  (from sdr_rxclk_c +)
   Destination:    FF         Data in        lvds_rx_24_inst/o_fifo_data_i7  (to sdr_rxclk_c +)
                   FF                        lvds_rx_24_inst/o_fifo_data_i6

   Delay:               8.498ns  (16.5% logic, 83.5% route), 4 logic levels.

 Constraint Details:

      8.498ns physical path delay lvds_rx_24_inst/SLICE_170 to lvds_rx_24_inst/SLICE_405 meets
     15.625ns delay constraint less
      0.000ns skew and
     -0.127ns CE_SET requirement (totaling 15.752ns) by 7.254ns

 Physical Path Details:

      Data path lvds_rx_24_inst/SLICE_170 to lvds_rx_24_inst/SLICE_405:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R38C28D.CLK to     R38C28D.Q0 lvds_rx_24_inst/SLICE_170 (from sdr_rxclk_c)
ROUTE         7     1.313     R38C28D.Q0 to     R39C24A.A0 lvds_rx_24_inst/sr_14
CTOF_DEL    ---     0.236     R39C24A.A0 to     R39C24A.F0 lvds_rx_24_inst/SLICE_865
ROUTE         1     0.739     R39C24A.F0 to     R39C24C.B0 lvds_rx_24_inst/n68
CTOOFX_DEL  ---     0.401     R39C24C.B0 to   R39C24C.OFX0 lvds_rx_24_inst/i22/SLICE_533
ROUTE         6     0.631   R39C24C.OFX0 to     R39C22D.C1 lvds_rx_24_inst/n11
CTOF_DEL    ---     0.236     R39C22D.C1 to     R39C22D.F1 lvds_rx_24_inst/SLICE_631
ROUTE        16     4.417     R39C22D.F1 to     R39C29B.CE lvds_rx_24_inst/sdr_rxclk_c_enable_73 (to sdr_rxclk_c)
                  --------
                    8.498   (16.5% logic, 83.5% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path sdr_rxclk to lvds_rx_24_inst/SLICE_170:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       136     2.391       L1.PADDI to    R38C28D.CLK sdr_rxclk_c
                  --------
                    2.391   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sdr_rxclk to lvds_rx_24_inst/SLICE_405:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       136     2.391       L1.PADDI to    R39C29B.CLK sdr_rxclk_c
                  --------
                    2.391   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 7.254ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lvds_rx_24_inst/sr_i14  (from sdr_rxclk_c +)
   Destination:    FF         Data in        lvds_rx_24_inst/o_fifo_data_i3  (to sdr_rxclk_c +)
                   FF                        lvds_rx_24_inst/o_fifo_data_i2

   Delay:               8.498ns  (16.5% logic, 83.5% route), 4 logic levels.

 Constraint Details:

      8.498ns physical path delay lvds_rx_24_inst/SLICE_170 to lvds_rx_24_inst/SLICE_403 meets
     15.625ns delay constraint less
      0.000ns skew and
     -0.127ns CE_SET requirement (totaling 15.752ns) by 7.254ns

 Physical Path Details:

      Data path lvds_rx_24_inst/SLICE_170 to lvds_rx_24_inst/SLICE_403:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R38C28D.CLK to     R38C28D.Q0 lvds_rx_24_inst/SLICE_170 (from sdr_rxclk_c)
ROUTE         7     1.313     R38C28D.Q0 to     R39C24A.A0 lvds_rx_24_inst/sr_14
CTOF_DEL    ---     0.236     R39C24A.A0 to     R39C24A.F0 lvds_rx_24_inst/SLICE_865
ROUTE         1     0.739     R39C24A.F0 to     R39C24C.B0 lvds_rx_24_inst/n68
CTOOFX_DEL  ---     0.401     R39C24C.B0 to   R39C24C.OFX0 lvds_rx_24_inst/i22/SLICE_533
ROUTE         6     0.631   R39C24C.OFX0 to     R39C22D.C1 lvds_rx_24_inst/n11
CTOF_DEL    ---     0.236     R39C22D.C1 to     R39C22D.F1 lvds_rx_24_inst/SLICE_631
ROUTE        16     4.417     R39C22D.F1 to     R38C29C.CE lvds_rx_24_inst/sdr_rxclk_c_enable_73 (to sdr_rxclk_c)
                  --------
                    8.498   (16.5% logic, 83.5% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path sdr_rxclk to lvds_rx_24_inst/SLICE_170:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       136     2.391       L1.PADDI to    R38C28D.CLK sdr_rxclk_c
                  --------
                    2.391   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sdr_rxclk to lvds_rx_24_inst/SLICE_403:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       136     2.391       L1.PADDI to    R38C29C.CLK sdr_rxclk_c
                  --------
                    2.391   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 7.254ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lvds_rx_24_inst/sr_i14  (from sdr_rxclk_c +)
   Destination:    FF         Data in        lvds_rx_24_inst/o_fifo_data_i29  (to sdr_rxclk_c +)
                   FF                        lvds_rx_24_inst/o_fifo_data_i28

   Delay:               8.498ns  (16.5% logic, 83.5% route), 4 logic levels.

 Constraint Details:

      8.498ns physical path delay lvds_rx_24_inst/SLICE_170 to lvds_rx_24_inst/SLICE_416 meets
     15.625ns delay constraint less
      0.000ns skew and
     -0.127ns CE_SET requirement (totaling 15.752ns) by 7.254ns

 Physical Path Details:

      Data path lvds_rx_24_inst/SLICE_170 to lvds_rx_24_inst/SLICE_416:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R38C28D.CLK to     R38C28D.Q0 lvds_rx_24_inst/SLICE_170 (from sdr_rxclk_c)
ROUTE         7     1.313     R38C28D.Q0 to     R39C24A.A0 lvds_rx_24_inst/sr_14
CTOF_DEL    ---     0.236     R39C24A.A0 to     R39C24A.F0 lvds_rx_24_inst/SLICE_865
ROUTE         1     0.739     R39C24A.F0 to     R39C24C.B0 lvds_rx_24_inst/n68
CTOOFX_DEL  ---     0.401     R39C24C.B0 to   R39C24C.OFX0 lvds_rx_24_inst/i22/SLICE_533
ROUTE         6     0.631   R39C24C.OFX0 to     R39C22D.C1 lvds_rx_24_inst/n11
CTOF_DEL    ---     0.236     R39C22D.C1 to     R39C22D.F1 lvds_rx_24_inst/SLICE_631
ROUTE        16     4.417     R39C22D.F1 to     R38C25C.CE lvds_rx_24_inst/sdr_rxclk_c_enable_73 (to sdr_rxclk_c)
                  --------
                    8.498   (16.5% logic, 83.5% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path sdr_rxclk to lvds_rx_24_inst/SLICE_170:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       136     2.391       L1.PADDI to    R38C28D.CLK sdr_rxclk_c
                  --------
                    2.391   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sdr_rxclk to lvds_rx_24_inst/SLICE_416:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       136     2.391       L1.PADDI to    R38C25C.CLK sdr_rxclk_c
                  --------
                    2.391   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 7.254ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lvds_rx_24_inst/sr_i14  (from sdr_rxclk_c +)
   Destination:    FF         Data in        lvds_rx_24_inst/o_fifo_data_i15  (to sdr_rxclk_c +)
                   FF                        lvds_rx_24_inst/o_fifo_data_i14

   Delay:               8.498ns  (16.5% logic, 83.5% route), 4 logic levels.

 Constraint Details:

      8.498ns physical path delay lvds_rx_24_inst/SLICE_170 to lvds_rx_24_inst/SLICE_409 meets
     15.625ns delay constraint less
      0.000ns skew and
     -0.127ns CE_SET requirement (totaling 15.752ns) by 7.254ns

 Physical Path Details:

      Data path lvds_rx_24_inst/SLICE_170 to lvds_rx_24_inst/SLICE_409:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R38C28D.CLK to     R38C28D.Q0 lvds_rx_24_inst/SLICE_170 (from sdr_rxclk_c)
ROUTE         7     1.313     R38C28D.Q0 to     R39C24A.A0 lvds_rx_24_inst/sr_14
CTOF_DEL    ---     0.236     R39C24A.A0 to     R39C24A.F0 lvds_rx_24_inst/SLICE_865
ROUTE         1     0.739     R39C24A.F0 to     R39C24C.B0 lvds_rx_24_inst/n68
CTOOFX_DEL  ---     0.401     R39C24C.B0 to   R39C24C.OFX0 lvds_rx_24_inst/i22/SLICE_533
ROUTE         6     0.631   R39C24C.OFX0 to     R39C22D.C1 lvds_rx_24_inst/n11
CTOF_DEL    ---     0.236     R39C22D.C1 to     R39C22D.F1 lvds_rx_24_inst/SLICE_631
ROUTE        16     4.417     R39C22D.F1 to     R38C27D.CE lvds_rx_24_inst/sdr_rxclk_c_enable_73 (to sdr_rxclk_c)
                  --------
                    8.498   (16.5% logic, 83.5% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path sdr_rxclk to lvds_rx_24_inst/SLICE_170:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       136     2.391       L1.PADDI to    R38C28D.CLK sdr_rxclk_c
                  --------
                    2.391   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sdr_rxclk to lvds_rx_24_inst/SLICE_409:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       136     2.391       L1.PADDI to    R38C27D.CLK sdr_rxclk_c
                  --------
                    2.391   (0.0% logic, 100.0% route), 0 logic levels.

Report:  119.460MHz is the maximum frequency for this preference.


================================================================================
Preference: CLOCK_TO_OUT ALLPORTS OUTPUT_DELAY 0.000000 ns MIN 0.000000 ns CLKNET "sdr_txclk_c" CLKOUT PORT "sdr_txdata" ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: INPUT_SETUP PORT "sdr_rx_subg" INPUT_DELAY 0.000000 ns HOLD -3.000000 ns CLKPORT "sdr_rxclk" SS ; Setup Analysis.
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 17.392ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            sdr_rx_subg
   Destination:    FF         Data in        subg_iddr  (to sdr_rxclk_c +)
                   FF                        subg_iddr

   Max Data Path Delay:     0.466ns  (93.1% logic, 6.9% route), 1 logic levels.

   Min Clock Path Delay:    2.634ns  (16.2% logic, 83.8% route), 1 logic levels.

 Constraint Details:

      0.466ns delay sdr_rx_subg to sdr_rx_subg_MGIOL less
     15.625ns offset sdr_rx_subg to sdr_rxclk (totaling -15.159ns) meets
      2.634ns delay sdr_rxclk to sdr_rx_subg_MGIOL less
      0.401ns DI_SET requirement (totaling 2.233ns) by 17.392ns

 Physical Path Details:

      Data path sdr_rx_subg to sdr_rx_subg_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.434         F1.PAD to       F1.PADDI sdr_rx_subg
ROUTE         2     0.032       F1.PADDI to    IOL_L14A.DI fpga_ufl_p8_c_c (to sdr_rxclk_c)
                  --------
                    0.466   (93.1% logic, 6.9% route), 1 logic levels.

      Clock path sdr_rxclk to sdr_rx_subg_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.426         L1.PAD to       L1.PADDI sdr_rxclk
ROUTE       136     2.208       L1.PADDI to   IOL_L14A.CLK sdr_rxclk_c
                  --------
                    2.634   (16.2% logic, 83.8% route), 1 logic levels.

Report:   17.392ns is the maximum offset for this preference.


================================================================================
Preference: CLOCK_TO_OUT PORT "fpga_ufl_p7" 4.000000 ns MIN 4.000000 ns CLKPORT "sdr_rxclk" ; Setup Analysis.
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: CLOCK_TO_OUT PORT "fpga_ufl_p8" 4.000000 ns MIN 4.000000 ns CLKPORT "sdr_rxclk" ; Setup Analysis.
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "dpll_clkout2_c" 8.000000 |             |             |
MHz ;                                   |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "sdr_txclk_c" 64.000000   |             |             |
MHz ;                                   |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "int_clk_out" 9.700000    |             |             |
MHz ;                                   |    9.700 MHz|  139.938 MHz|   6  
                                        |             |             |
FREQUENCY NET "dpll_clkout0_c"          |             |             |
10.000000 MHz ;                         |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "second_pll/CLKOP"        |             |             |
200.000000 MHz ;                        |            -|            -|   0  
                                        |             |             |
FREQUENCY PORT "dpll_clkout2" 8.000000  |             |             |
MHz ;                                   |    8.000 MHz|  200.000 MHz|   0  
                                        |             |             |
FREQUENCY PORT "dpll_clkout0" 10.000000 |             |             |
MHz ;                                   |   10.000 MHz|  200.000 MHz|   0  
                                        |             |             |
FREQUENCY NET "internal_80MHz"          |             |             |
80.000000 MHz ;                         |   80.000 MHz|  123.457 MHz|   3  
                                        |             |             |
FREQUENCY NET "internal_64MHz"          |             |             |
64.000000 MHz ;                         |   64.000 MHz|  173.491 MHz|   5  
                                        |             |             |
FREQUENCY PORT "sdr_rxclk" 64.000000    |             |             |
MHz ;                                   |   64.000 MHz|  119.460 MHz|   4  
                                        |             |             |
CLOCK_TO_OUT ALLPORTS OUTPUT_DELAY      |             |             |
0.000000 ns MIN 0.000000 ns CLKNET      |             |             |
"sdr_txclk_c" CLKOUT PORT "sdr_txdata"  |             |             |
;                                       |            -|            -|   0  
                                        |             |             |
INPUT_SETUP PORT "sdr_rx_subg"          |             |             |
INPUT_DELAY 0.000000 ns HOLD -3.000000  |             |             |
ns CLKPORT "sdr_rxclk" SS ; Setup       |             |             |
Analysis.                               |     0.000 ns|    17.392 ns|   1  
                                        |             |             |
CLOCK_TO_OUT PORT "fpga_ufl_p7"         |             |             |
4.000000 ns MIN 4.000000 ns CLKPORT     |             |             |
"sdr_rxclk" ; Setup Analysis.           |            -|            -|   0  
                                        |             |             |
CLOCK_TO_OUT PORT "fpga_ufl_p8"         |             |             |
4.000000 ns MIN 4.000000 ns CLKPORT     |             |             |
"sdr_rxclk" ; Setup Analysis.           |            -|            -|   0  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 7 clocks:

Clock Domain: second_pll/CLKOP   Source: second_pll/PLLInst_0.CLKOP   Loads: 1
   No transfer within this clock domain is found

Clock Domain: sdr_rxclk_c   Source: sdr_rxclk.PAD   Loads: 136
   Covered under: FREQUENCY PORT "sdr_rxclk" 64.000000 MHz ;

   Data transfers from:
   Clock Domain: internal_80MHz   Source: my_pll/PLLInst_0.CLKOS2
      Not reported because source and destination domains are unrelated.

   Clock Domain: int_clk_out   Source: osch_inst.OSC
      Not reported because source and destination domains are unrelated.

Clock Domain: internal_80MHz   Source: my_pll/PLLInst_0.CLKOS2   Loads: 108
   Covered under: FREQUENCY NET "internal_80MHz" 80.000000 MHz ;

   Data transfers from:
   Clock Domain: sdr_rxclk_c   Source: sdr_rxclk.PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: int_clk_out   Source: osch_inst.OSC
      Not reported because source and destination domains are unrelated.

Clock Domain: internal_64MHz   Source: my_pll/PLLInst_0.CLKOP   Loads: 23
   Covered under: FREQUENCY NET "internal_64MHz" 64.000000 MHz ;

   Data transfers from:
   Clock Domain: int_clk_out   Source: osch_inst.OSC
      Not reported because source and destination domains are unrelated.

Clock Domain: int_clk_out   Source: osch_inst.OSC   Loads: 195
   Covered under: FREQUENCY NET "int_clk_out" 9.700000 MHz ;

Clock Domain: dpll_clkout2_c   Source: dpll_clkout2.PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: dpll_clkout0_c   Source: dpll_clkout0.PAD   Loads: 1
   No transfer within this clock domain is found


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 10258 paths, 8 nets, and 4962 connections (96.05% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.14.0.75.2
Tue Jan 28 18:14:13 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o wiwisdr_ecp5_test_impl1.twr -gui -msgset C:/Users/julianstj/Desktop/WorkNotes/Projects/PTP/WiWi/SDR/Software/ECP5_Test/promote.xml wiwisdr_ecp5_test_impl1.ncd wiwisdr_ecp5_test_impl1.prf 
Design file:     wiwisdr_ecp5_test_impl1.ncd
Preference file: wiwisdr_ecp5_test_impl1.prf
Device,speed:    LFE5U-25F,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
VCCIO Voltage:
                   3.300 V (Bank 0, defined by PAR)
                   3.300 V (Bank 1, defined by PAR)
                   3.300 V (Bank 2, defined by PAR)
                   3.300 V (Bank 3, defined by PAR)
                   2.500 V (Bank 6, defined by PAR)
                   2.500 V (Bank 7, defined by PAR)



================================================================================
Preference: FREQUENCY NET "dpll_clkout2_c" 8.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: FREQUENCY NET "sdr_txclk_c" 64.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: FREQUENCY NET "int_clk_out" 9.700000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.177ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave/i2c_slave_inst/sda_i_filter_i2  (from int_clk_out +)
   Destination:    FF         Data in        i2c_slave/i2c_slave_inst/sda_i_filter_i3  (to int_clk_out +)

   Delay:               0.295ns  (55.6% logic, 44.4% route), 1 logic levels.

 Constraint Details:

      0.295ns physical path delay i2c_slave/i2c_slave_inst/SLICE_132 to i2c_slave/i2c_slave_inst/SLICE_132 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.177ns

 Physical Path Details:

      Data path i2c_slave/i2c_slave_inst/SLICE_132 to i2c_slave/i2c_slave_inst/SLICE_132:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R28C18C.CLK to     R28C18C.Q0 i2c_slave/i2c_slave_inst/SLICE_132 (from int_clk_out)
ROUTE         3     0.131     R28C18C.Q0 to     R28C18C.M1 i2c_slave/i2c_slave_inst/sda_i_filter_2 (to int_clk_out)
                  --------
                    0.295   (55.6% logic, 44.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path osch_inst to i2c_slave/i2c_slave_inst/SLICE_132:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       195     0.653        OSC.OSC to    R28C18C.CLK int_clk_out
                  --------
                    0.653   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path osch_inst to i2c_slave/i2c_slave_inst/SLICE_132:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       195     0.653        OSC.OSC to    R28C18C.CLK int_clk_out
                  --------
                    0.653   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.178ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave/addr_reg_1305__i6  (from int_clk_out +)
   Destination:    FF         Data in        i2c_slave/addr_reg_1305__i6  (to int_clk_out +)

   Delay:               0.297ns  (80.8% logic, 19.2% route), 2 logic levels.

 Constraint Details:

      0.297ns physical path delay i2c_slave/SLICE_65 to i2c_slave/SLICE_65 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.178ns

 Physical Path Details:

      Data path i2c_slave/SLICE_65 to i2c_slave/SLICE_65:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R31C41A.CLK to     R31C41A.Q0 i2c_slave/SLICE_65 (from int_clk_out)
ROUTE         7     0.057     R31C41A.Q0 to     R31C41A.D0 wb_adr_o_6
CTOF_DEL    ---     0.076     R31C41A.D0 to     R31C41A.F0 i2c_slave/SLICE_65
ROUTE         1     0.000     R31C41A.F0 to    R31C41A.DI0 i2c_slave/n79 (to int_clk_out)
                  --------
                    0.297   (80.8% logic, 19.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path osch_inst to i2c_slave/SLICE_65:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       195     0.653        OSC.OSC to    R31C41A.CLK int_clk_out
                  --------
                    0.653   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path osch_inst to i2c_slave/SLICE_65:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       195     0.653        OSC.OSC to    R31C41A.CLK int_clk_out
                  --------
                    0.653   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.178ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              my_led/led_12  (from int_clk_out +)
   Destination:    FF         Data in        my_led/led_12  (to int_clk_out +)

   Delay:               0.297ns  (80.8% logic, 19.2% route), 2 logic levels.

 Constraint Details:

      0.297ns physical path delay my_led/SLICE_85 to my_led/SLICE_85 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.178ns

 Physical Path Details:

      Data path my_led/SLICE_85 to my_led/SLICE_85:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R18C23B.CLK to     R18C23B.Q0 my_led/SLICE_85 (from int_clk_out)
ROUTE         2     0.057     R18C23B.Q0 to     R18C23B.D0 fpga_led_c
CTOF_DEL    ---     0.076     R18C23B.D0 to     R18C23B.F0 my_led/SLICE_85
ROUTE         1     0.000     R18C23B.F0 to    R18C23B.DI0 my_led/led_N_536 (to int_clk_out)
                  --------
                    0.297   (80.8% logic, 19.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path osch_inst to my_led/SLICE_85:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       195     0.653        OSC.OSC to    R18C23B.CLK int_clk_out
                  --------
                    0.653   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path osch_inst to my_led/SLICE_85:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       195     0.653        OSC.OSC to    R18C23B.CLK int_clk_out
                  --------
                    0.653   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.178ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave/addr_reg_1305__i14  (from int_clk_out +)
   Destination:    FF         Data in        i2c_slave/addr_reg_1305__i14  (to int_clk_out +)

   Delay:               0.297ns  (80.8% logic, 19.2% route), 2 logic levels.

 Constraint Details:

      0.297ns physical path delay i2c_slave/SLICE_61 to i2c_slave/SLICE_61 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.178ns

 Physical Path Details:

      Data path i2c_slave/SLICE_61 to i2c_slave/SLICE_61:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R31C42A.CLK to     R31C42A.Q0 i2c_slave/SLICE_61 (from int_clk_out)
ROUTE         9     0.057     R31C42A.Q0 to     R31C42A.D0 i2c_slave/wb_adr_o_14
CTOF_DEL    ---     0.076     R31C42A.D0 to     R31C42A.F0 i2c_slave/SLICE_61
ROUTE         1     0.000     R31C42A.F0 to    R31C42A.DI0 i2c_slave/n71 (to int_clk_out)
                  --------
                    0.297   (80.8% logic, 19.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path osch_inst to i2c_slave/SLICE_61:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       195     0.653        OSC.OSC to    R31C42A.CLK int_clk_out
                  --------
                    0.653   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path osch_inst to i2c_slave/SLICE_61:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       195     0.653        OSC.OSC to    R31C42A.CLK int_clk_out
                  --------
                    0.653   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.179ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave/i2c_slave_inst/mode_read_reg_220  (from int_clk_out +)
   Destination:    FF         Data in        i2c_slave/i2c_slave_inst/mode_read_reg_220  (to int_clk_out +)

   Delay:               0.298ns  (80.5% logic, 19.5% route), 2 logic levels.

 Constraint Details:

      0.298ns physical path delay SLICE_181 to SLICE_181 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.179ns

 Physical Path Details:

      Data path SLICE_181 to SLICE_181:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R30C23B.CLK to     R30C23B.Q0 SLICE_181 (from int_clk_out)
ROUTE         5     0.058     R30C23B.Q0 to     R30C23B.D0 mode_read_reg
CTOF_DEL    ---     0.076     R30C23B.D0 to     R30C23B.F0 SLICE_181
ROUTE         1     0.000     R30C23B.F0 to    R30C23B.DI0 n13402 (to int_clk_out)
                  --------
                    0.298   (80.5% logic, 19.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path osch_inst to SLICE_181:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       195     0.653        OSC.OSC to    R30C23B.CLK int_clk_out
                  --------
                    0.653   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path osch_inst to SLICE_181:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       195     0.653        OSC.OSC to    R30C23B.CLK int_clk_out
                  --------
                    0.653   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.179ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave/i2c_slave_inst/bit_count_reg_i3  (from int_clk_out +)
   Destination:    FF         Data in        i2c_slave/i2c_slave_inst/bit_count_reg_i3  (to int_clk_out +)

   Delay:               0.298ns  (80.5% logic, 19.5% route), 2 logic levels.

 Constraint Details:

      0.298ns physical path delay i2c_slave/i2c_slave_inst/SLICE_115 to i2c_slave/i2c_slave_inst/SLICE_115 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.179ns

 Physical Path Details:

      Data path i2c_slave/i2c_slave_inst/SLICE_115 to i2c_slave/i2c_slave_inst/SLICE_115:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R30C20A.CLK to     R30C20A.Q0 i2c_slave/i2c_slave_inst/SLICE_115 (from int_clk_out)
ROUTE         4     0.058     R30C20A.Q0 to     R30C20A.D0 i2c_slave/i2c_slave_inst/bit_count_reg_3
CTOF_DEL    ---     0.076     R30C20A.D0 to     R30C20A.F0 i2c_slave/i2c_slave_inst/SLICE_115
ROUTE         1     0.000     R30C20A.F0 to    R30C20A.DI0 i2c_slave/i2c_slave_inst/n9276 (to int_clk_out)
                  --------
                    0.298   (80.5% logic, 19.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path osch_inst to i2c_slave/i2c_slave_inst/SLICE_115:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       195     0.653        OSC.OSC to    R30C20A.CLK int_clk_out
                  --------
                    0.653   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path osch_inst to i2c_slave/i2c_slave_inst/SLICE_115:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       195     0.653        OSC.OSC to    R30C20A.CLK int_clk_out
                  --------
                    0.653   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.179ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave/addr_reg_1305__i8  (from int_clk_out +)
   Destination:    FF         Data in        i2c_slave/addr_reg_1305__i8  (to int_clk_out +)

   Delay:               0.298ns  (80.5% logic, 19.5% route), 2 logic levels.

 Constraint Details:

      0.298ns physical path delay i2c_slave/SLICE_64 to i2c_slave/SLICE_64 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.179ns

 Physical Path Details:

      Data path i2c_slave/SLICE_64 to i2c_slave/SLICE_64:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R31C41B.CLK to     R31C41B.Q0 i2c_slave/SLICE_64 (from int_clk_out)
ROUTE        17     0.058     R31C41B.Q0 to     R31C41B.D0 wb_adr_o_8
CTOF_DEL    ---     0.076     R31C41B.D0 to     R31C41B.F0 i2c_slave/SLICE_64
ROUTE         1     0.000     R31C41B.F0 to    R31C41B.DI0 i2c_slave/n77 (to int_clk_out)
                  --------
                    0.298   (80.5% logic, 19.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path osch_inst to i2c_slave/SLICE_64:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       195     0.653        OSC.OSC to    R31C41B.CLK int_clk_out
                  --------
                    0.653   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path osch_inst to i2c_slave/SLICE_64:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       195     0.653        OSC.OSC to    R31C41B.CLK int_clk_out
                  --------
                    0.653   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.179ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave/i2c_slave_inst/bit_count_reg_i2  (from int_clk_out +)
   Destination:    FF         Data in        i2c_slave/i2c_slave_inst/bit_count_reg_i2  (to int_clk_out +)

   Delay:               0.298ns  (80.5% logic, 19.5% route), 2 logic levels.

 Constraint Details:

      0.298ns physical path delay i2c_slave/i2c_slave_inst/SLICE_114 to i2c_slave/i2c_slave_inst/SLICE_114 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.179ns

 Physical Path Details:

      Data path i2c_slave/i2c_slave_inst/SLICE_114 to i2c_slave/i2c_slave_inst/SLICE_114:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R30C20B.CLK to     R30C20B.Q0 i2c_slave/i2c_slave_inst/SLICE_114 (from int_clk_out)
ROUTE         5     0.058     R30C20B.Q0 to     R30C20B.D0 i2c_slave/i2c_slave_inst/bit_count_reg_2
CTOF_DEL    ---     0.076     R30C20B.D0 to     R30C20B.F0 i2c_slave/i2c_slave_inst/SLICE_114
ROUTE         1     0.000     R30C20B.F0 to    R30C20B.DI0 i2c_slave/i2c_slave_inst/bit_count_next_2 (to int_clk_out)
                  --------
                    0.298   (80.5% logic, 19.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path osch_inst to i2c_slave/i2c_slave_inst/SLICE_114:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       195     0.653        OSC.OSC to    R30C20B.CLK int_clk_out
                  --------
                    0.653   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path osch_inst to i2c_slave/i2c_slave_inst/SLICE_114:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       195     0.653        OSC.OSC to    R30C20B.CLK int_clk_out
                  --------
                    0.653   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.180ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave/i2c_slave_inst/sda_i_filter_i1  (from int_clk_out +)
   Destination:    FF         Data in        i2c_slave/i2c_slave_inst/sda_i_filter_i2  (to int_clk_out +)

   Delay:               0.298ns  (54.7% logic, 45.3% route), 1 logic levels.

 Constraint Details:

      0.298ns physical path delay i2c_slave/i2c_slave_inst/SLICE_131 to i2c_slave/i2c_slave_inst/SLICE_132 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.180ns

 Physical Path Details:

      Data path i2c_slave/i2c_slave_inst/SLICE_131 to i2c_slave/i2c_slave_inst/SLICE_132:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R28C18B.CLK to     R28C18B.Q1 i2c_slave/i2c_slave_inst/SLICE_131 (from int_clk_out)
ROUTE         3     0.135     R28C18B.Q1 to     R28C18C.M0 i2c_slave/i2c_slave_inst/sda_i_filter_1 (to int_clk_out)
                  --------
                    0.298   (54.7% logic, 45.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path osch_inst to i2c_slave/i2c_slave_inst/SLICE_131:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       195     0.653        OSC.OSC to    R28C18B.CLK int_clk_out
                  --------
                    0.653   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path osch_inst to i2c_slave/i2c_slave_inst/SLICE_132:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       195     0.653        OSC.OSC to    R28C18C.CLK int_clk_out
                  --------
                    0.653   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.182ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave/i2c_slave_inst/scl_i_filter_i0  (from int_clk_out +)
   Destination:    FF         Data in        i2c_slave/i2c_slave_inst/scl_i_filter_i1  (to int_clk_out +)

   Delay:               0.300ns  (54.7% logic, 45.3% route), 1 logic levels.

 Constraint Details:

      0.300ns physical path delay i2c_slave/i2c_slave_inst/SLICE_128 to i2c_slave/i2c_slave_inst/SLICE_128 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.182ns

 Physical Path Details:

      Data path i2c_slave/i2c_slave_inst/SLICE_128 to i2c_slave/i2c_slave_inst/SLICE_128:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R26C23C.CLK to     R26C23C.Q0 i2c_slave/i2c_slave_inst/SLICE_128 (from int_clk_out)
ROUTE         3     0.136     R26C23C.Q0 to     R26C23C.M1 i2c_slave/i2c_slave_inst/scl_i_filter_0 (to int_clk_out)
                  --------
                    0.300   (54.7% logic, 45.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path osch_inst to i2c_slave/i2c_slave_inst/SLICE_128:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       195     0.653        OSC.OSC to    R26C23C.CLK int_clk_out
                  --------
                    0.653   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path osch_inst to i2c_slave/i2c_slave_inst/SLICE_128:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       195     0.653        OSC.OSC to    R26C23C.CLK int_clk_out
                  --------
                    0.653   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: FREQUENCY NET "dpll_clkout0_c" 10.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: FREQUENCY NET "second_pll/CLKOP" 200.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: FREQUENCY PORT "dpll_clkout2" 8.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: FREQUENCY PORT "dpll_clkout0" 10.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: FREQUENCY NET "internal_80MHz" 80.000000 MHz ;
            1332 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              subg_q_fifo_dc/FF_12  (from internal_80MHz +)
   Destination:    FF         Data in        subg_q_fifo_dc/FF_6  (to internal_80MHz +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay subg_q_fifo_dc/SLICE_318 to subg_q_fifo_dc/SLICE_320 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path subg_q_fifo_dc/SLICE_318 to subg_q_fifo_dc/SLICE_320:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R27C29D.CLK to     R27C29D.Q1 subg_q_fifo_dc/SLICE_318 (from internal_80MHz)
ROUTE         1     0.129     R27C29D.Q1 to     R27C29C.M0 subg_q_fifo_dc/w_gcount_r1 (to internal_80MHz)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path my_pll/PLLInst_0 to subg_q_fifo_dc/SLICE_318:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     0.653 PLL_BL0.CLKOS2 to    R27C29D.CLK internal_80MHz
                  --------
                    0.653   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path my_pll/PLLInst_0 to subg_q_fifo_dc/SLICE_320:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     0.653 PLL_BL0.CLKOS2 to    R27C29C.CLK internal_80MHz
                  --------
                    0.653   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              subg_q_fifo_dc/FF_13  (from internal_80MHz +)
   Destination:    FF         Data in        subg_q_fifo_dc/FF_7  (to internal_80MHz +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay subg_q_fifo_dc/SLICE_318 to subg_q_fifo_dc/SLICE_319 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path subg_q_fifo_dc/SLICE_318 to subg_q_fifo_dc/SLICE_319:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R27C29D.CLK to     R27C29D.Q0 subg_q_fifo_dc/SLICE_318 (from internal_80MHz)
ROUTE         1     0.129     R27C29D.Q0 to     R27C29A.M1 subg_q_fifo_dc/w_gcount_r0 (to internal_80MHz)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path my_pll/PLLInst_0 to subg_q_fifo_dc/SLICE_318:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     0.653 PLL_BL0.CLKOS2 to    R27C29D.CLK internal_80MHz
                  --------
                    0.653   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path my_pll/PLLInst_0 to subg_q_fifo_dc/SLICE_319:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     0.653 PLL_BL0.CLKOS2 to    R27C29A.CLK internal_80MHz
                  --------
                    0.653   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              wifi_i_fifo_dc/FF_13  (from internal_80MHz +)
   Destination:    FF         Data in        wifi_i_fifo_dc/FF_7  (to internal_80MHz +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay wifi_i_fifo_dc/SLICE_439 to wifi_i_fifo_dc/SLICE_440 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path wifi_i_fifo_dc/SLICE_439 to wifi_i_fifo_dc/SLICE_440:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R41C27B.CLK to     R41C27B.Q0 wifi_i_fifo_dc/SLICE_439 (from internal_80MHz)
ROUTE         1     0.129     R41C27B.Q0 to     R41C27A.M1 wifi_i_fifo_dc/w_gcount_r0 (to internal_80MHz)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path my_pll/PLLInst_0 to wifi_i_fifo_dc/SLICE_439:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     0.653 PLL_BL0.CLKOS2 to    R41C27B.CLK internal_80MHz
                  --------
                    0.653   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path my_pll/PLLInst_0 to wifi_i_fifo_dc/SLICE_440:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     0.653 PLL_BL0.CLKOS2 to    R41C27A.CLK internal_80MHz
                  --------
                    0.653   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              wifi_q_fifo_dc/FF_13  (from internal_80MHz +)
   Destination:    FF         Data in        wifi_q_fifo_dc/FF_7  (to internal_80MHz +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay wifi_q_fifo_dc/SLICE_467 to wifi_q_fifo_dc/SLICE_468 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path wifi_q_fifo_dc/SLICE_467 to wifi_q_fifo_dc/SLICE_468:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R41C31D.CLK to     R41C31D.Q0 wifi_q_fifo_dc/SLICE_467 (from internal_80MHz)
ROUTE         1     0.129     R41C31D.Q0 to     R41C31A.M1 wifi_q_fifo_dc/w_gcount_r0 (to internal_80MHz)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path my_pll/PLLInst_0 to wifi_q_fifo_dc/SLICE_467:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     0.653 PLL_BL0.CLKOS2 to    R41C31D.CLK internal_80MHz
                  --------
                    0.653   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path my_pll/PLLInst_0 to wifi_q_fifo_dc/SLICE_468:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     0.653 PLL_BL0.CLKOS2 to    R41C31A.CLK internal_80MHz
                  --------
                    0.653   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              subg_q_fifo_dc/FF_11  (from internal_80MHz +)
   Destination:    FF         Data in        subg_q_fifo_dc/FF_5  (to internal_80MHz +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay subg_q_fifo_dc/SLICE_319 to subg_q_fifo_dc/SLICE_320 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path subg_q_fifo_dc/SLICE_319 to subg_q_fifo_dc/SLICE_320:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R27C29A.CLK to     R27C29A.Q0 subg_q_fifo_dc/SLICE_319 (from internal_80MHz)
ROUTE         1     0.129     R27C29A.Q0 to     R27C29C.M1 subg_q_fifo_dc/w_gcount_r2 (to internal_80MHz)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path my_pll/PLLInst_0 to subg_q_fifo_dc/SLICE_319:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     0.653 PLL_BL0.CLKOS2 to    R27C29A.CLK internal_80MHz
                  --------
                    0.653   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path my_pll/PLLInst_0 to subg_q_fifo_dc/SLICE_320:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     0.653 PLL_BL0.CLKOS2 to    R27C29C.CLK internal_80MHz
                  --------
                    0.653   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              subg_i_fifo_dc/FF_13  (from internal_80MHz +)
   Destination:    FF         Data in        subg_i_fifo_dc/FF_7  (to internal_80MHz +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay subg_i_fifo_dc/SLICE_290 to subg_i_fifo_dc/SLICE_291 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path subg_i_fifo_dc/SLICE_290 to subg_i_fifo_dc/SLICE_291:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R23C34B.CLK to     R23C34B.Q0 subg_i_fifo_dc/SLICE_290 (from internal_80MHz)
ROUTE         1     0.129     R23C34B.Q0 to     R23C34C.M1 subg_i_fifo_dc/w_gcount_r0 (to internal_80MHz)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path my_pll/PLLInst_0 to subg_i_fifo_dc/SLICE_290:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     0.653 PLL_BL0.CLKOS2 to    R23C34B.CLK internal_80MHz
                  --------
                    0.653   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path my_pll/PLLInst_0 to subg_i_fifo_dc/SLICE_291:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     0.653 PLL_BL0.CLKOS2 to    R23C34C.CLK internal_80MHz
                  --------
                    0.653   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.178ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              subg_i_spi/bit_counter_i4  (from internal_80MHz +)
   Destination:    FF         Data in        subg_i_spi/bit_counter_i4  (to internal_80MHz +)

   Delay:               0.297ns  (80.8% logic, 19.2% route), 2 logic levels.

 Constraint Details:

      0.297ns physical path delay SLICE_298 to SLICE_298 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.178ns

 Physical Path Details:

      Data path SLICE_298 to SLICE_298:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R24C27A.CLK to     R24C27A.Q0 SLICE_298 (from internal_80MHz)
ROUTE         3     0.057     R24C27A.Q0 to     R24C27A.D0 subg_i_spi/bit_counter_4
CTOF_DEL    ---     0.076     R24C27A.D0 to     R24C27A.F0 SLICE_298
ROUTE         1     0.000     R24C27A.F0 to    R24C27A.DI0 subg_i_spi/bit_counter_5_N_1144_4 (to internal_80MHz)
                  --------
                    0.297   (80.8% logic, 19.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path my_pll/PLLInst_0 to SLICE_298:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     0.653 PLL_BL0.CLKOS2 to    R24C27A.CLK internal_80MHz
                  --------
                    0.653   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path my_pll/PLLInst_0 to SLICE_298:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     0.653 PLL_BL0.CLKOS2 to    R24C27A.CLK internal_80MHz
                  --------
                    0.653   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.178ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              subg_q_spi/bit_counter_i5  (from internal_80MHz +)
   Destination:    FF         Data in        subg_q_spi/bit_counter_i5  (to internal_80MHz +)

   Delay:               0.297ns  (80.8% logic, 19.2% route), 2 logic levels.

 Constraint Details:

      0.297ns physical path delay subg_q_spi/SLICE_327 to subg_q_spi/SLICE_327 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.178ns

 Physical Path Details:

      Data path subg_q_spi/SLICE_327 to subg_q_spi/SLICE_327:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R28C26B.CLK to     R28C26B.Q0 subg_q_spi/SLICE_327 (from internal_80MHz)
ROUTE         2     0.057     R28C26B.Q0 to     R28C26B.D0 subg_q_spi/bit_counter_5
CTOF_DEL    ---     0.076     R28C26B.D0 to     R28C26B.F0 subg_q_spi/SLICE_327
ROUTE         1     0.000     R28C26B.F0 to    R28C26B.DI0 subg_q_spi/n6366 (to internal_80MHz)
                  --------
                    0.297   (80.8% logic, 19.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path my_pll/PLLInst_0 to subg_q_spi/SLICE_327:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     0.653 PLL_BL0.CLKOS2 to    R28C26B.CLK internal_80MHz
                  --------
                    0.653   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path my_pll/PLLInst_0 to subg_q_spi/SLICE_327:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     0.653 PLL_BL0.CLKOS2 to    R28C26B.CLK internal_80MHz
                  --------
                    0.653   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.178ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              wifi_i_spi/bit_counter_i3  (from internal_80MHz +)
   Destination:    FF         Data in        wifi_i_spi/bit_counter_i3  (to internal_80MHz +)

   Delay:               0.297ns  (80.8% logic, 19.2% route), 2 logic levels.

 Constraint Details:

      0.297ns physical path delay wifi_i_spi/SLICE_446 to wifi_i_spi/SLICE_446 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.178ns

 Physical Path Details:

      Data path wifi_i_spi/SLICE_446 to wifi_i_spi/SLICE_446:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R33C24A.CLK to     R33C24A.Q0 wifi_i_spi/SLICE_446 (from internal_80MHz)
ROUTE         4     0.057     R33C24A.Q0 to     R33C24A.D0 wifi_i_spi/bit_counter_3
CTOF_DEL    ---     0.076     R33C24A.D0 to     R33C24A.F0 wifi_i_spi/SLICE_446
ROUTE         1     0.000     R33C24A.F0 to    R33C24A.DI0 wifi_i_spi/n6360 (to internal_80MHz)
                  --------
                    0.297   (80.8% logic, 19.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path my_pll/PLLInst_0 to wifi_i_spi/SLICE_446:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     0.653 PLL_BL0.CLKOS2 to    R33C24A.CLK internal_80MHz
                  --------
                    0.653   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path my_pll/PLLInst_0 to wifi_i_spi/SLICE_446:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     0.653 PLL_BL0.CLKOS2 to    R33C24A.CLK internal_80MHz
                  --------
                    0.653   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.178ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              wifi_q_spi/bit_counter_i3  (from internal_80MHz +)
   Destination:    FF         Data in        wifi_q_spi/bit_counter_i3  (to internal_80MHz +)

   Delay:               0.297ns  (80.8% logic, 19.2% route), 2 logic levels.

 Constraint Details:

      0.297ns physical path delay wifi_q_spi/SLICE_474 to wifi_q_spi/SLICE_474 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.178ns

 Physical Path Details:

      Data path wifi_q_spi/SLICE_474 to wifi_q_spi/SLICE_474:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R19C29B.CLK to     R19C29B.Q0 wifi_q_spi/SLICE_474 (from internal_80MHz)
ROUTE         4     0.057     R19C29B.Q0 to     R19C29B.D0 wifi_q_spi/bit_counter_3
CTOF_DEL    ---     0.076     R19C29B.D0 to     R19C29B.F0 wifi_q_spi/SLICE_474
ROUTE         1     0.000     R19C29B.F0 to    R19C29B.DI0 wifi_q_spi/n6350 (to internal_80MHz)
                  --------
                    0.297   (80.8% logic, 19.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path my_pll/PLLInst_0 to wifi_q_spi/SLICE_474:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     0.653 PLL_BL0.CLKOS2 to    R19C29B.CLK internal_80MHz
                  --------
                    0.653   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path my_pll/PLLInst_0 to wifi_q_spi/SLICE_474:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     0.653 PLL_BL0.CLKOS2 to    R19C29B.CLK internal_80MHz
                  --------
                    0.653   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: FREQUENCY NET "internal_64MHz" 64.000000 MHz ;
            356 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.252ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              tx_ddr_data_i8  (from internal_64MHz +)
   Destination:    FF         Data in        tx_ddr_data_i10  (to internal_64MHz +)

   Delay:               0.371ns  (64.7% logic, 35.3% route), 2 logic levels.

 Constraint Details:

      0.371ns physical path delay SLICE_343 to SLICE_344 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.252ns

 Physical Path Details:

      Data path SLICE_343 to SLICE_344:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R35C36C.CLK to     R35C36C.Q0 SLICE_343 (from internal_64MHz)
ROUTE         1     0.131     R35C36C.Q0 to     R34C36C.D0 tx_ddr_data_8
CTOF_DEL    ---     0.076     R34C36C.D0 to     R34C36C.F0 SLICE_344
ROUTE         1     0.000     R34C36C.F0 to    R34C36C.DI0 tx_ddr_data_31_N_175_10 (to internal_64MHz)
                  --------
                    0.371   (64.7% logic, 35.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path my_pll/PLLInst_0 to SLICE_343:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        23     0.653  PLL_BL0.CLKOP to    R35C36C.CLK internal_64MHz
                  --------
                    0.653   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path my_pll/PLLInst_0 to SLICE_344:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        23     0.653  PLL_BL0.CLKOP to    R34C36C.CLK internal_64MHz
                  --------
                    0.653   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.252ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              tx_ddr_data_i10  (from internal_64MHz +)
   Destination:    FF         Data in        tx_ddr_data_i12  (to internal_64MHz +)

   Delay:               0.371ns  (64.7% logic, 35.3% route), 2 logic levels.

 Constraint Details:

      0.371ns physical path delay SLICE_344 to SLICE_345 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.252ns

 Physical Path Details:

      Data path SLICE_344 to SLICE_345:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R34C36C.CLK to     R34C36C.Q0 SLICE_344 (from internal_64MHz)
ROUTE         1     0.131     R34C36C.Q0 to     R33C36C.D0 tx_ddr_data_10
CTOF_DEL    ---     0.076     R33C36C.D0 to     R33C36C.F0 SLICE_345
ROUTE         1     0.000     R33C36C.F0 to    R33C36C.DI0 tx_ddr_data_31_N_175_12 (to internal_64MHz)
                  --------
                    0.371   (64.7% logic, 35.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path my_pll/PLLInst_0 to SLICE_344:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        23     0.653  PLL_BL0.CLKOP to    R34C36C.CLK internal_64MHz
                  --------
                    0.653   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path my_pll/PLLInst_0 to SLICE_345:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        23     0.653  PLL_BL0.CLKOP to    R33C36C.CLK internal_64MHz
                  --------
                    0.653   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.252ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              tx_ddr_data_i14  (from internal_64MHz +)
   Destination:    FF         Data in        tx_ddr_data_i16  (to internal_64MHz +)

   Delay:               0.371ns  (64.7% logic, 35.3% route), 2 logic levels.

 Constraint Details:

      0.371ns physical path delay SLICE_346 to SLICE_347 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.252ns

 Physical Path Details:

      Data path SLICE_346 to SLICE_347:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R33C36A.CLK to     R33C36A.Q0 SLICE_346 (from internal_64MHz)
ROUTE         1     0.131     R33C36A.Q0 to     R34C36B.D0 tx_ddr_data_14
CTOF_DEL    ---     0.076     R34C36B.D0 to     R34C36B.F0 SLICE_347
ROUTE         1     0.000     R34C36B.F0 to    R34C36B.DI0 tx_ddr_data_31_N_175_16 (to internal_64MHz)
                  --------
                    0.371   (64.7% logic, 35.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path my_pll/PLLInst_0 to SLICE_346:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        23     0.653  PLL_BL0.CLKOP to    R33C36A.CLK internal_64MHz
                  --------
                    0.653   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path my_pll/PLLInst_0 to SLICE_347:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        23     0.653  PLL_BL0.CLKOP to    R34C36B.CLK internal_64MHz
                  --------
                    0.653   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.252ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              tx_ddr_data_i16  (from internal_64MHz +)
   Destination:    FF         Data in        tx_ddr_data_i18  (to internal_64MHz +)

   Delay:               0.371ns  (64.7% logic, 35.3% route), 2 logic levels.

 Constraint Details:

      0.371ns physical path delay SLICE_347 to SLICE_348 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.252ns

 Physical Path Details:

      Data path SLICE_347 to SLICE_348:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R34C36B.CLK to     R34C36B.Q0 SLICE_347 (from internal_64MHz)
ROUTE         1     0.131     R34C36B.Q0 to     R34C35D.D0 tx_ddr_data_16
CTOF_DEL    ---     0.076     R34C35D.D0 to     R34C35D.F0 SLICE_348
ROUTE         1     0.000     R34C35D.F0 to    R34C35D.DI0 tx_ddr_data_31_N_175_18 (to internal_64MHz)
                  --------
                    0.371   (64.7% logic, 35.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path my_pll/PLLInst_0 to SLICE_347:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        23     0.653  PLL_BL0.CLKOP to    R34C36B.CLK internal_64MHz
                  --------
                    0.653   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path my_pll/PLLInst_0 to SLICE_348:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        23     0.653  PLL_BL0.CLKOP to    R34C35D.CLK internal_64MHz
                  --------
                    0.653   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.252ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              tx_ddr_data_i18  (from internal_64MHz +)
   Destination:    FF         Data in        tx_ddr_data_i20  (to internal_64MHz +)

   Delay:               0.371ns  (64.7% logic, 35.3% route), 2 logic levels.

 Constraint Details:

      0.371ns physical path delay SLICE_348 to SLICE_349 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.252ns

 Physical Path Details:

      Data path SLICE_348 to SLICE_349:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R34C35D.CLK to     R34C35D.Q0 SLICE_348 (from internal_64MHz)
ROUTE         1     0.131     R34C35D.Q0 to     R33C35D.D0 tx_ddr_data_18
CTOF_DEL    ---     0.076     R33C35D.D0 to     R33C35D.F0 SLICE_349
ROUTE         1     0.000     R33C35D.F0 to    R33C35D.DI0 tx_ddr_data_31_N_175_20 (to internal_64MHz)
                  --------
                    0.371   (64.7% logic, 35.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path my_pll/PLLInst_0 to SLICE_348:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        23     0.653  PLL_BL0.CLKOP to    R34C35D.CLK internal_64MHz
                  --------
                    0.653   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path my_pll/PLLInst_0 to SLICE_349:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        23     0.653  PLL_BL0.CLKOP to    R33C35D.CLK internal_64MHz
                  --------
                    0.653   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.252ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              tx_ddr_data_i28  (from internal_64MHz +)
   Destination:    FF         Data in        tx_ddr_data_i30  (to internal_64MHz +)

   Delay:               0.371ns  (64.7% logic, 35.3% route), 2 logic levels.

 Constraint Details:

      0.371ns physical path delay SLICE_353 to SLICE_354 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.252ns

 Physical Path Details:

      Data path SLICE_353 to SLICE_354:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R32C34D.CLK to     R32C34D.Q0 SLICE_353 (from internal_64MHz)
ROUTE         1     0.131     R32C34D.Q0 to     R31C34C.D0 tx_ddr_data_28
CTOF_DEL    ---     0.076     R31C34C.D0 to     R31C34C.F0 SLICE_354
ROUTE         1     0.000     R31C34C.F0 to    R31C34C.DI0 tx_ddr_data_31_N_175_30 (to internal_64MHz)
                  --------
                    0.371   (64.7% logic, 35.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path my_pll/PLLInst_0 to SLICE_353:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        23     0.653  PLL_BL0.CLKOP to    R32C34D.CLK internal_64MHz
                  --------
                    0.653   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path my_pll/PLLInst_0 to SLICE_354:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        23     0.653  PLL_BL0.CLKOP to    R31C34C.CLK internal_64MHz
                  --------
                    0.653   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.266ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              tx_ddr_data_i22  (from internal_64MHz +)
   Destination:    FF         Data in        tx_ddr_data_i24  (to internal_64MHz +)

   Delay:               0.385ns  (62.3% logic, 37.7% route), 2 logic levels.

 Constraint Details:

      0.385ns physical path delay SLICE_350 to SLICE_351 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.266ns

 Physical Path Details:

      Data path SLICE_350 to SLICE_351:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R32C34B.CLK to     R32C34B.Q0 SLICE_350 (from internal_64MHz)
ROUTE         1     0.145     R32C34B.Q0 to     R33C34C.C0 tx_ddr_data_22
CTOF_DEL    ---     0.076     R33C34C.C0 to     R33C34C.F0 SLICE_351
ROUTE         1     0.000     R33C34C.F0 to    R33C34C.DI0 tx_ddr_data_31_N_175_24 (to internal_64MHz)
                  --------
                    0.385   (62.3% logic, 37.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path my_pll/PLLInst_0 to SLICE_350:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        23     0.653  PLL_BL0.CLKOP to    R32C34B.CLK internal_64MHz
                  --------
                    0.653   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path my_pll/PLLInst_0 to SLICE_351:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        23     0.653  PLL_BL0.CLKOP to    R33C34C.CLK internal_64MHz
                  --------
                    0.653   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.276ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              tx_counter_1302__i6  (from internal_64MHz +)
   Destination:    FF         Data in        tx_counter_1302__i6  (to internal_64MHz +)

   Delay:               0.395ns  (60.5% logic, 39.5% route), 2 logic levels.

 Constraint Details:

      0.395ns physical path delay SLICE_16 to SLICE_16 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.276ns

 Physical Path Details:

      Data path SLICE_16 to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R18C34D.CLK to     R18C34D.Q1 SLICE_16 (from internal_64MHz)
ROUTE         2     0.156     R18C34D.Q1 to     R18C34D.A1 tx_counter_6
CTOF_DEL    ---     0.076     R18C34D.A1 to     R18C34D.F1 SLICE_16
ROUTE         1     0.000     R18C34D.F1 to    R18C34D.DI1 n39 (to internal_64MHz)
                  --------
                    0.395   (60.5% logic, 39.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path my_pll/PLLInst_0 to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        23     0.653  PLL_BL0.CLKOP to    R18C34D.CLK internal_64MHz
                  --------
                    0.653   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path my_pll/PLLInst_0 to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        23     0.653  PLL_BL0.CLKOP to    R18C34D.CLK internal_64MHz
                  --------
                    0.653   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.276ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              tx_counter_1302__i4  (from internal_64MHz +)
   Destination:    FF         Data in        tx_counter_1302__i4  (to internal_64MHz +)

   Delay:               0.395ns  (60.5% logic, 39.5% route), 2 logic levels.

 Constraint Details:

      0.395ns physical path delay SLICE_18 to SLICE_18 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.276ns

 Physical Path Details:

      Data path SLICE_18 to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R18C34C.CLK to     R18C34C.Q1 SLICE_18 (from internal_64MHz)
ROUTE         2     0.156     R18C34C.Q1 to     R18C34C.A1 tx_counter_4
CTOF_DEL    ---     0.076     R18C34C.A1 to     R18C34C.F1 SLICE_18
ROUTE         1     0.000     R18C34C.F1 to    R18C34C.DI1 n41 (to internal_64MHz)
                  --------
                    0.395   (60.5% logic, 39.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path my_pll/PLLInst_0 to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        23     0.653  PLL_BL0.CLKOP to    R18C34C.CLK internal_64MHz
                  --------
                    0.653   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path my_pll/PLLInst_0 to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        23     0.653  PLL_BL0.CLKOP to    R18C34C.CLK internal_64MHz
                  --------
                    0.653   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.282ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              tx_counter_1302__i2  (from internal_64MHz +)
   Destination:    FF         Data in        tx_counter_1302__i2  (to internal_64MHz +)

   Delay:               0.401ns  (59.6% logic, 40.4% route), 2 logic levels.

 Constraint Details:

      0.401ns physical path delay SLICE_15 to SLICE_15 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.282ns

 Physical Path Details:

      Data path SLICE_15 to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R18C34B.CLK to     R18C34B.Q1 SLICE_15 (from internal_64MHz)
ROUTE         3     0.162     R18C34B.Q1 to     R18C34B.B1 tx_counter_2
CTOF_DEL    ---     0.076     R18C34B.B1 to     R18C34B.F1 SLICE_15
ROUTE         1     0.000     R18C34B.F1 to    R18C34B.DI1 n43 (to internal_64MHz)
                  --------
                    0.401   (59.6% logic, 40.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path my_pll/PLLInst_0 to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        23     0.653  PLL_BL0.CLKOP to    R18C34B.CLK internal_64MHz
                  --------
                    0.653   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path my_pll/PLLInst_0 to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        23     0.653  PLL_BL0.CLKOP to    R18C34B.CLK internal_64MHz
                  --------
                    0.653   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: FREQUENCY PORT "sdr_rxclk" 64.000000 MHz ;
            2502 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              subg_i_fifo_dc/FF_9  (from sdr_rxclk_c +)
   Destination:    FF         Data in        subg_i_fifo_dc/FF_3  (to sdr_rxclk_c +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay subg_i_fifo_dc/SLICE_283 to subg_i_fifo_dc/SLICE_285 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path subg_i_fifo_dc/SLICE_283 to subg_i_fifo_dc/SLICE_285:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R22C35A.CLK to     R22C35A.Q1 subg_i_fifo_dc/SLICE_283 (from sdr_rxclk_c)
ROUTE         1     0.129     R22C35A.Q1 to     R22C35D.M0 subg_i_fifo_dc/r_gcount_w1 (to sdr_rxclk_c)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path sdr_rxclk to subg_i_fifo_dc/SLICE_283:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       136     0.736       L1.PADDI to    R22C35A.CLK sdr_rxclk_c
                  --------
                    0.736   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sdr_rxclk to subg_i_fifo_dc/SLICE_285:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       136     0.736       L1.PADDI to    R22C35D.CLK sdr_rxclk_c
                  --------
                    0.736   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              subg_q_fifo_dc/FF_9  (from sdr_rxclk_c +)
   Destination:    FF         Data in        subg_q_fifo_dc/FF_3  (to sdr_rxclk_c +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay subg_q_fifo_dc/SLICE_311 to subg_q_fifo_dc/SLICE_313 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path subg_q_fifo_dc/SLICE_311 to subg_q_fifo_dc/SLICE_313:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R26C31A.CLK to     R26C31A.Q1 subg_q_fifo_dc/SLICE_311 (from sdr_rxclk_c)
ROUTE         1     0.129     R26C31A.Q1 to     R26C31D.M0 subg_q_fifo_dc/r_gcount_w1 (to sdr_rxclk_c)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path sdr_rxclk to subg_q_fifo_dc/SLICE_311:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       136     0.736       L1.PADDI to    R26C31A.CLK sdr_rxclk_c
                  --------
                    0.736   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sdr_rxclk to subg_q_fifo_dc/SLICE_313:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       136     0.736       L1.PADDI to    R26C31D.CLK sdr_rxclk_c
                  --------
                    0.736   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              wifi_q_fifo_dc/FF_10  (from sdr_rxclk_c +)
   Destination:    FF         Data in        wifi_q_fifo_dc/FF_4  (to sdr_rxclk_c +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay wifi_q_fifo_dc/SLICE_460 to wifi_q_fifo_dc/SLICE_461 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path wifi_q_fifo_dc/SLICE_460 to wifi_q_fifo_dc/SLICE_461:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R40C30B.CLK to     R40C30B.Q0 wifi_q_fifo_dc/SLICE_460 (from sdr_rxclk_c)
ROUTE         1     0.129     R40C30B.Q0 to     R40C30D.M1 wifi_q_fifo_dc/r_gcount_w0 (to sdr_rxclk_c)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path sdr_rxclk to wifi_q_fifo_dc/SLICE_460:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       136     0.736       L1.PADDI to    R40C30B.CLK sdr_rxclk_c
                  --------
                    0.736   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sdr_rxclk to wifi_q_fifo_dc/SLICE_461:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       136     0.736       L1.PADDI to    R40C30D.CLK sdr_rxclk_c
                  --------
                    0.736   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              subg_i_fifo_dc/FF_10  (from sdr_rxclk_c +)
   Destination:    FF         Data in        subg_i_fifo_dc/FF_4  (to sdr_rxclk_c +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay subg_i_fifo_dc/SLICE_283 to subg_i_fifo_dc/SLICE_284 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path subg_i_fifo_dc/SLICE_283 to subg_i_fifo_dc/SLICE_284:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R22C35A.CLK to     R22C35A.Q0 subg_i_fifo_dc/SLICE_283 (from sdr_rxclk_c)
ROUTE         1     0.129     R22C35A.Q0 to     R22C35C.M1 subg_i_fifo_dc/r_gcount_w0 (to sdr_rxclk_c)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path sdr_rxclk to subg_i_fifo_dc/SLICE_283:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       136     0.736       L1.PADDI to    R22C35A.CLK sdr_rxclk_c
                  --------
                    0.736   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sdr_rxclk to subg_i_fifo_dc/SLICE_284:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       136     0.736       L1.PADDI to    R22C35C.CLK sdr_rxclk_c
                  --------
                    0.736   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              subg_q_fifo_dc/FF_8  (from sdr_rxclk_c +)
   Destination:    FF         Data in        subg_q_fifo_dc/FF_2  (to sdr_rxclk_c +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay subg_q_fifo_dc/SLICE_312 to subg_q_fifo_dc/SLICE_313 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path subg_q_fifo_dc/SLICE_312 to subg_q_fifo_dc/SLICE_313:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R26C31C.CLK to     R26C31C.Q0 subg_q_fifo_dc/SLICE_312 (from sdr_rxclk_c)
ROUTE         1     0.129     R26C31C.Q0 to     R26C31D.M1 subg_q_fifo_dc/r_gcount_w2 (to sdr_rxclk_c)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path sdr_rxclk to subg_q_fifo_dc/SLICE_312:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       136     0.736       L1.PADDI to    R26C31C.CLK sdr_rxclk_c
                  --------
                    0.736   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sdr_rxclk to subg_q_fifo_dc/SLICE_313:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       136     0.736       L1.PADDI to    R26C31D.CLK sdr_rxclk_c
                  --------
                    0.736   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              subg_i_fifo_dc/FF_8  (from sdr_rxclk_c +)
   Destination:    FF         Data in        subg_i_fifo_dc/FF_2  (to sdr_rxclk_c +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay subg_i_fifo_dc/SLICE_284 to subg_i_fifo_dc/SLICE_285 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path subg_i_fifo_dc/SLICE_284 to subg_i_fifo_dc/SLICE_285:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R22C35C.CLK to     R22C35C.Q0 subg_i_fifo_dc/SLICE_284 (from sdr_rxclk_c)
ROUTE         1     0.129     R22C35C.Q0 to     R22C35D.M1 subg_i_fifo_dc/r_gcount_w2 (to sdr_rxclk_c)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path sdr_rxclk to subg_i_fifo_dc/SLICE_284:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       136     0.736       L1.PADDI to    R22C35C.CLK sdr_rxclk_c
                  --------
                    0.736   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sdr_rxclk to subg_i_fifo_dc/SLICE_285:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       136     0.736       L1.PADDI to    R22C35D.CLK sdr_rxclk_c
                  --------
                    0.736   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              subg_q_fifo_dc/FF_10  (from sdr_rxclk_c +)
   Destination:    FF         Data in        subg_q_fifo_dc/FF_4  (to sdr_rxclk_c +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay subg_q_fifo_dc/SLICE_311 to subg_q_fifo_dc/SLICE_312 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path subg_q_fifo_dc/SLICE_311 to subg_q_fifo_dc/SLICE_312:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R26C31A.CLK to     R26C31A.Q0 subg_q_fifo_dc/SLICE_311 (from sdr_rxclk_c)
ROUTE         1     0.129     R26C31A.Q0 to     R26C31C.M1 subg_q_fifo_dc/r_gcount_w0 (to sdr_rxclk_c)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path sdr_rxclk to subg_q_fifo_dc/SLICE_311:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       136     0.736       L1.PADDI to    R26C31A.CLK sdr_rxclk_c
                  --------
                    0.736   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sdr_rxclk to subg_q_fifo_dc/SLICE_312:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       136     0.736       L1.PADDI to    R26C31C.CLK sdr_rxclk_c
                  --------
                    0.736   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.176ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lvds_rx_24_inst/sr_i7  (from sdr_rxclk_c +)
   Destination:    FF         Data in        lvds_rx_24_inst/sr_i9  (to sdr_rxclk_c +)

   Delay:               0.294ns  (55.4% logic, 44.6% route), 1 logic levels.

 Constraint Details:

      0.294ns physical path delay lvds_rx_24_inst/SLICE_166 to lvds_rx_24_inst/SLICE_167 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.176ns

 Physical Path Details:

      Data path lvds_rx_24_inst/SLICE_166 to lvds_rx_24_inst/SLICE_167:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R39C28A.CLK to     R39C28A.Q1 lvds_rx_24_inst/SLICE_166 (from sdr_rxclk_c)
ROUTE         4     0.131     R39C28A.Q1 to     R39C28C.M1 lvds_rx_24_inst/sr_7 (to sdr_rxclk_c)
                  --------
                    0.294   (55.4% logic, 44.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path sdr_rxclk to lvds_rx_24_inst/SLICE_166:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       136     0.736       L1.PADDI to    R39C28A.CLK sdr_rxclk_c
                  --------
                    0.736   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sdr_rxclk to lvds_rx_24_inst/SLICE_167:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       136     0.736       L1.PADDI to    R39C28C.CLK sdr_rxclk_c
                  --------
                    0.736   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.177ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lvds_rx_24_inst/sr_i11  (from sdr_rxclk_c +)
   Destination:    FF         Data in        lvds_rx_24_inst/sr_i13  (to sdr_rxclk_c +)

   Delay:               0.295ns  (55.3% logic, 44.7% route), 1 logic levels.

 Constraint Details:

      0.295ns physical path delay lvds_rx_24_inst/SLICE_168 to lvds_rx_24_inst/SLICE_169 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.177ns

 Physical Path Details:

      Data path lvds_rx_24_inst/SLICE_168 to lvds_rx_24_inst/SLICE_169:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R38C27C.CLK to     R38C27C.Q1 lvds_rx_24_inst/SLICE_168 (from sdr_rxclk_c)
ROUTE         4     0.132     R38C27C.Q1 to     R38C27A.M1 lvds_rx_24_inst/sr_11 (to sdr_rxclk_c)
                  --------
                    0.295   (55.3% logic, 44.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path sdr_rxclk to lvds_rx_24_inst/SLICE_168:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       136     0.736       L1.PADDI to    R38C27C.CLK sdr_rxclk_c
                  --------
                    0.736   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sdr_rxclk to lvds_rx_24_inst/SLICE_169:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       136     0.736       L1.PADDI to    R38C27A.CLK sdr_rxclk_c
                  --------
                    0.736   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.178ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lvds_rx_09_inst/sample_count_i6  (from sdr_rxclk_c +)
   Destination:    FF         Data in        lvds_rx_09_inst/sample_count_i6  (to sdr_rxclk_c +)

   Delay:               0.297ns  (80.8% logic, 19.2% route), 2 logic levels.

 Constraint Details:

      0.297ns physical path delay SLICE_214 to SLICE_214 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.178ns

 Physical Path Details:

      Data path SLICE_214 to SLICE_214:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R19C32A.CLK to     R19C32A.Q0 SLICE_214 (from sdr_rxclk_c)
ROUTE         3     0.057     R19C32A.Q0 to     R19C32A.D0 sample_count_6
CTOF_DEL    ---     0.076     R19C32A.D0 to     R19C32A.F0 SLICE_214
ROUTE         1     0.000     R19C32A.F0 to    R19C32A.DI0 lvds_rx_09_inst/sample_count_next_6 (to sdr_rxclk_c)
                  --------
                    0.297   (80.8% logic, 19.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path sdr_rxclk to SLICE_214:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       136     0.736       L1.PADDI to    R19C32A.CLK sdr_rxclk_c
                  --------
                    0.736   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sdr_rxclk to SLICE_214:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       136     0.736       L1.PADDI to    R19C32A.CLK sdr_rxclk_c
                  --------
                    0.736   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: CLOCK_TO_OUT ALLPORTS OUTPUT_DELAY 0.000000 ns MIN 0.000000 ns CLKNET "sdr_txclk_c" CLKOUT PORT "sdr_txdata" ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: INPUT_SETUP PORT "sdr_rx_subg" INPUT_DELAY 0.000000 ns HOLD -3.000000 ns CLKPORT "sdr_rxclk" SS ;
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------

NOTE:  Assuming preference to be OFFSET IN ... BEFORE for hold analysis 


Passed:  The following path meets requirements by 2.042ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            sdr_rx_subg
   Destination:    FF         Data in        subg_iddr  (to sdr_rxclk_c +)
                   FF                        subg_iddr

   Min Data Path Delay:     0.303ns  (95.4% logic, 4.6% route), 1 logic levels.

   Max Clock Path Delay:    1.070ns  (27.1% logic, 72.9% route), 1 logic levels.

 Constraint Details:

      0.303ns delay sdr_rx_subg to sdr_rx_subg_MGIOL plus
      3.000ns hold offset sdr_rx_subg to sdr_rxclk (totaling 3.303ns) meets
      1.070ns delay sdr_rxclk to sdr_rx_subg_MGIOL plus
      0.191ns DI_HLD requirement (totaling 1.261ns) by 2.042ns

 Physical Path Details:

      Data path sdr_rx_subg to sdr_rx_subg_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.289         F1.PAD to       F1.PADDI sdr_rx_subg
ROUTE         2     0.014       F1.PADDI to    IOL_L14A.DI fpga_ufl_p8_c_c (to sdr_rxclk_c)
                  --------
                    0.303   (95.4% logic, 4.6% route), 1 logic levels.

      Clock path sdr_rxclk to sdr_rx_subg_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.290         L1.PAD to       L1.PADDI sdr_rxclk
ROUTE       136     0.780       L1.PADDI to   IOL_L14A.CLK sdr_rxclk_c
                  --------
                    1.070   (27.1% logic, 72.9% route), 1 logic levels.

Report:    0.958ns is the minimum offset for this preference.


================================================================================
Preference: CLOCK_TO_OUT PORT "fpga_ufl_p7" 4.000000 ns MIN 4.000000 ns CLKPORT "sdr_rxclk" ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: CLOCK_TO_OUT PORT "fpga_ufl_p8" 4.000000 ns MIN 4.000000 ns CLKPORT "sdr_rxclk" ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "dpll_clkout2_c" 8.000000 |             |             |
MHz ;                                   |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "sdr_txclk_c" 64.000000   |             |             |
MHz ;                                   |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "int_clk_out" 9.700000    |             |             |
MHz ;                                   |     0.000 ns|     0.177 ns|   1  
                                        |             |             |
FREQUENCY NET "dpll_clkout0_c"          |             |             |
10.000000 MHz ;                         |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "second_pll/CLKOP"        |             |             |
200.000000 MHz ;                        |            -|            -|   0  
                                        |             |             |
FREQUENCY PORT "dpll_clkout2" 8.000000  |             |             |
MHz ;                                   |            -|            -|   0  
                                        |             |             |
FREQUENCY PORT "dpll_clkout0" 10.000000 |             |             |
MHz ;                                   |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "internal_80MHz"          |             |             |
80.000000 MHz ;                         |     0.000 ns|     0.174 ns|   1  
                                        |             |             |
FREQUENCY NET "internal_64MHz"          |             |             |
64.000000 MHz ;                         |     0.000 ns|     0.252 ns|   2  
                                        |             |             |
FREQUENCY PORT "sdr_rxclk" 64.000000    |             |             |
MHz ;                                   |            -|            -|   1  
                                        |             |             |
CLOCK_TO_OUT ALLPORTS OUTPUT_DELAY      |             |             |
0.000000 ns MIN 0.000000 ns CLKNET      |             |             |
"sdr_txclk_c" CLKOUT PORT "sdr_txdata"  |             |             |
;                                       |            -|            -|   0  
                                        |             |             |
INPUT_SETUP PORT "sdr_rx_subg"          |             |             |
INPUT_DELAY 0.000000 ns HOLD -3.000000  |             |             |
ns CLKPORT "sdr_rxclk" SS ;             |     3.000 ns|     0.958 ns|   1  
                                        |             |             |
CLOCK_TO_OUT PORT "fpga_ufl_p7"         |             |             |
4.000000 ns MIN 4.000000 ns CLKPORT     |             |             |
"sdr_rxclk" ;                           |            -|            -|   0  
                                        |             |             |
CLOCK_TO_OUT PORT "fpga_ufl_p8"         |             |             |
4.000000 ns MIN 4.000000 ns CLKPORT     |             |             |
"sdr_rxclk" ;                           |            -|            -|   0  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 7 clocks:

Clock Domain: second_pll/CLKOP   Source: second_pll/PLLInst_0.CLKOP   Loads: 1
   No transfer within this clock domain is found

Clock Domain: sdr_rxclk_c   Source: sdr_rxclk.PAD   Loads: 136
   Covered under: FREQUENCY PORT "sdr_rxclk" 64.000000 MHz ;

   Data transfers from:
   Clock Domain: internal_80MHz   Source: my_pll/PLLInst_0.CLKOS2
      Not reported because source and destination domains are unrelated.

   Clock Domain: int_clk_out   Source: osch_inst.OSC
      Not reported because source and destination domains are unrelated.

Clock Domain: internal_80MHz   Source: my_pll/PLLInst_0.CLKOS2   Loads: 108
   Covered under: FREQUENCY NET "internal_80MHz" 80.000000 MHz ;

   Data transfers from:
   Clock Domain: sdr_rxclk_c   Source: sdr_rxclk.PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: int_clk_out   Source: osch_inst.OSC
      Not reported because source and destination domains are unrelated.

Clock Domain: internal_64MHz   Source: my_pll/PLLInst_0.CLKOP   Loads: 23
   Covered under: FREQUENCY NET "internal_64MHz" 64.000000 MHz ;

   Data transfers from:
   Clock Domain: int_clk_out   Source: osch_inst.OSC
      Not reported because source and destination domains are unrelated.

Clock Domain: int_clk_out   Source: osch_inst.OSC   Loads: 195
   Covered under: FREQUENCY NET "int_clk_out" 9.700000 MHz ;

Clock Domain: dpll_clkout2_c   Source: dpll_clkout2.PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: dpll_clkout0_c   Source: dpll_clkout0.PAD   Loads: 1
   No transfer within this clock domain is found


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 10258 paths, 8 nets, and 4962 connections (96.05% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

