{
	"DESIGN_NAME": "tt_um_kmakise_soc",
	"VERILOG_FILES": ["dir::src/tt_um_kmakise_soc.v", "dir::src/SRAMController.v", "dir::src/UARTReceiver.v", "dir::src/UARTTransmitter.v",
                     "dir::src/CPU/serv_aligner.v","dir::src/CPU/serv_alu.v","dir::src/CPU/serv_bufreg.v","dir::src/CPU/serv_bufreg2.v","dir::src/CPU/serv_compdec.v",
					"dir::src/CPU/serv_csr.v","dir::src/CPU/serv_ctrl.v","dir::src/CPU/serv_debug.v","dir::src/CPU/serv_decode.v",
				"dir::src/CPU/serv_immdec.v","dir::src/CPU/serv_mem_if.v","dir::src/CPU/serv_rf_if.v","dir::src/CPU/serv_rf_ram_if.v","dir::src/CPU/serv_rf_ram.v","dir::src/CPU/serv_rf_top.v",
			"dir::src/CPU/serv_state.v","dir::src/CPU/serv_top.v", "dir::src/CPU/soc_serv_top.v"],
	"EXTRA_VERILOG_MODELS": ["dir::src/RAM32.v"],
  
	"FP_PDN_CHECK_NODES": false,
	"FP_PDN_VOFFSET": 26.32,
	"FP_PDN_CFG": "pdn_cfg.tcl",
	"RUN_MAGIC_WRITE_LEF": true,
	"MAGIC_LEF_WRITE_USE_GDS": true,
	"MAGIC_WRITE_LEF_PINONLY": true,
	"MAGIC_DRC_USE_GDS": false,
	"QUIT_ON_MAGIC_DRC": false,
	"QUIT_ON_KLAYOUT_DRC": false,
	"SYNTH_ABC_BUFFERING": true,
	"RUN_HEURISTIC_DIODE_INSERTION": true,
	"MACROS": {
		"RAM32": {
		  "instances": {
			"ram1": {
			  "location": [10, 10],
			  "orientation": "N"
			}
		  },
		  "gds": ["dir::macro/RAM32.gds"],
		  "lef": ["dir::macro/RAM32.lef"],
		  "nl": ["dir::macro/RAM32.nl.v"],
		  "spef": {
			"min_*": ["dir::macro/RAM32.min_.spef"],
			"nom_*": ["dir::macro/RAM32.nom_.spef"],
			"max_*": ["dir::macro/RAM32.max_.spef"]
		  },
		  "lib": {
			"min_tt_025C_1v80": "dir::macro/RAM32.lib/min_tt_025C_1v80/RAM32__min_tt_025C_1v80.lib",
			"min_ff_n40C_1v95": "dir::macro/RAM32.lib/min_ff_n40C_1v95/RAM32__min_ff_n40C_1v95.lib",
			"max_ff_n40C_1v95": "dir::macro/RAM32.lib/max_ff_n40C_1v95/RAM32__max_ff_n40C_1v95.lib",
			"nom_tt_025C_1v80": "dir::macro/RAM32.lib/nom_tt_025C_1v80/RAM32__nom_tt_025C_1v80.lib",
			"min_ss_100C_1v60": "dir::macro/RAM32.lib/min_ss_100C_1v60/RAM32__min_ss_100C_1v60.lib",
			"max_ss_100C_1v60": "dir::macro/RAM32.lib/max_ss_100C_1v60/RAM32__max_ss_100C_1v60.lib",
			"max_tt_025C_1v80": "dir::macro/RAM32.lib/max_tt_025C_1v80/RAM32__max_tt_025C_1v80.lib",
			"nom_ss_100C_1v60": "dir::macro/RAM32.lib/nom_ss_100C_1v60/RAM32__nom_ss_100C_1v60.lib",
			"nom_ff_n40C_1v95": "dir::macro/RAM32.lib/nom_ff_n40C_1v95/RAM32__nom_ff_n40C_1v95.lib"
		  }
		}
	},
    "GRT_ALLOW_CONGESTION": true,
	"FP_SIZING": "absolute",
	"DIE_AREA": [0, 0, 508.76, 225.76],
	"FP_DEF_TEMPLATE": "dir::tt/def/tt_block_3x2_pg.def",
  
	"//": "MAGIC_DEF_LABELS may cause issues with LVS",
	"MAGIC_DEF_LABELS": false,
  
	"//": "use alternative efabless decap cells to solve LI density issue",
	"DECAP_CELL": [
	  "sky130_fd_sc_hd__decap_3",
	  "sky130_fd_sc_hd__decap_4",
	  "sky130_fd_sc_hd__decap_6",
	  "sky130_fd_sc_hd__decap_8",
	  "sky130_ef_sc_hd__decap_12"
	],
  
	"//": "period is in ns, so 20ns == 50mHz",
	"CLOCK_PERIOD": 40,
	"CLOCK_PORT": "clk",

    "//": "Reduce wasted space",
    "TOP_MARGIN_MULT": 1,
    "BOTTOM_MARGIN_MULT": 1,
    "LEFT_MARGIN_MULT": 6,
    "RIGHT_MARGIN_MULT": 6,
  
	"//": "don't use power rings or met5",
	"DESIGN_IS_CORE": false,
	"RT_MAX_LAYER": "met4"
}