<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Projeto_AC.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALU.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ALU.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Banco_de_Registos.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Banco_de_Registos.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Banco_de_Registos.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MUX_PC.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MUX_PC.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MUX_PC.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MUX_R.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MUX_R.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MUX_R.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Memoria_de_Instrucoes.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Memoria_de_Instrucoes.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Memoria_de_Instrucoes.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PC.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="PC.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="PC.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Periferico_de_Entrada.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Periferico_de_Entrada.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Periferico_de_Entrada.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Periferico_de_Saida.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Periferico_de_Saida.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Periferico_de_Saida.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Placa_Mae.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Placa_Mae.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Placa_Mae.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Processador.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Processador.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Processador.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ROM_de_Descodificacao.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ROM_de_Descodificacao.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ROM_de_Descodificacao.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Registo_Flags.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Registo_Flags.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Registo_Flags.xst"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1709741192" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1709741192">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1709742411" xil_pn:in_ck="-7308150511194927979" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1709742411">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="Banco_de_Registos.vhd"/>
      <outfile xil_pn:name="MUX_PC.vhd"/>
      <outfile xil_pn:name="MUX_R.vhd"/>
      <outfile xil_pn:name="Memoria_de_Dados.vhd"/>
      <outfile xil_pn:name="Memoria_de_Instrucoes.vhd"/>
      <outfile xil_pn:name="NOR_Operando.vhd"/>
      <outfile xil_pn:name="PC.vhd"/>
      <outfile xil_pn:name="Periferico_de_Entrada.vhd"/>
      <outfile xil_pn:name="Periferico_de_Saida.vhd"/>
      <outfile xil_pn:name="Placa_Mae.vhd"/>
      <outfile xil_pn:name="Processador.vhd"/>
      <outfile xil_pn:name="ROM_de_Descodificacao.vhd"/>
      <outfile xil_pn:name="Registo_Flags.vhd"/>
      <outfile xil_pn:name="Test_ALU.vhd"/>
      <outfile xil_pn:name="Test_Banco_de_Registos.vhd"/>
      <outfile xil_pn:name="Test_MUX_R.vhd"/>
      <outfile xil_pn:name="Test_Memoria_de_Instrucoes.vhd"/>
      <outfile xil_pn:name="Test_PC.vhd"/>
      <outfile xil_pn:name="Test_Periferico_de_Entrada.vhd"/>
      <outfile xil_pn:name="Test_Periferico_de_Saida.vhd"/>
      <outfile xil_pn:name="Test_ROM.vhd"/>
      <outfile xil_pn:name="Test_Registo_Flags.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1709741192" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-9044832904953873877" xil_pn:start_ts="1709741192">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1709741192" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="2623569966022418569" xil_pn:start_ts="1709741192">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1709741192" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-6886274870255273930" xil_pn:start_ts="1709741192">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
