$date
	Sun Oct 23 06:50:03 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#667599
b1100 !
1"
#667602
b1100 &
b1100 %
1$
#667603
0"
#667606
b110 &
b110 %
#667610
b11 &
b11 %
#667614
b1010 &
b1010 %
#667618
b101 &
b101 %
#667622
b10000 &
b10000 %
#667626
b1000 &
b1000 %
#667630
b100 &
b100 %
#667634
b10 &
b10 %
#667638
b1 &
1#
b1 %
#667642
b0 &
b0 %
0#
0$
#1743185
b1011 !
1"
#1743186
b1011 &
b1011 %
1$
#1743187
0"
#1743190
b100010 &
b100010 %
#1743194
b10001 &
b10001 %
#1743198
b110100 &
b110100 %
#1743202
b11010 &
b11010 %
#1743206
b1101 &
b1101 %
#1743210
b101000 &
b101000 %
#1743214
b10100 &
b10100 %
#1743218
b1010 &
b1010 %
#1743222
b101 &
b101 %
#1743226
b10000 &
b10000 %
#1743230
b1000 &
b1000 %
#1743234
b100 &
b100 %
#1743238
b10 &
b10 %
#1743242
b1 &
b1 %
1#
#1743246
b0 &
0#
b0 %
0$
#2719578
b100 &
b100 %
1$
b100 !
1"
#2719579
0"
#2719582
b10 &
b10 %
#2719586
b1 &
b1 %
1#
#2719590
b0 &
0#
b0 %
0$
#4500012
