// Seed: 538591512
module module_0 (
    input supply1 id_0,
    output tri0 id_1,
    output wor id_2
);
  id_4(
      id_1
  );
  wire id_5;
  wire id_6, id_7;
  assign id_1 = 1;
  wire id_8;
  reg id_9, id_10;
  wire id_11;
  always
    if (id_0) id_10 <= 1;
    else disable id_12;
endmodule
module module_1 (
    output wand id_0,
    input supply1 id_1
);
  wire id_3;
  real id_4;
  wire id_5, id_6;
  real id_7, id_8;
  assign id_7 = id_4;
  module_0(
      id_1, id_0, id_0
  );
endmodule
