Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date             : Wed May 18 16:32:23 2022
| Host             : ubuntu running 64-bit Ubuntu 16.04.7 LTS
| Command          : report_power -file rocketchip_wrapper_power_routed.rpt -pb rocketchip_wrapper_power_summary_routed.pb -rpx rocketchip_wrapper_power_routed.rpx
| Design           : rocketchip_wrapper
| Device           : xczu9eg-ffvb1156-2-i
| Design State     : routed
| Grade            : industrial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 4.592  |
| Dynamic (W)              | 3.862  |
| Device Static (W)        | 0.730  |
| Effective TJA (C/W)      | 1.0    |
| Max Ambient (C)          | 95.6   |
| Junction Temperature (C) | 29.4   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.114 |        5 |       --- |             --- |
| CLB Logic                |     0.167 |    67120 |       --- |             --- |
|   LUT as Logic           |     0.146 |    37697 |    274080 |           13.75 |
|   LUT as Distributed RAM |     0.015 |     1346 |    144000 |            0.93 |
|   CARRY8                 |     0.003 |      754 |     34260 |            2.20 |
|   Register               |     0.003 |    19932 |    548160 |            3.64 |
|   LUT as Shift Register  |    <0.001 |        2 |    144000 |           <0.01 |
|   BUFG                   |    <0.001 |        1 |        32 |            3.13 |
|   Others                 |     0.000 |      397 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |     1585 |    274080 |            0.58 |
| Signals                  |     0.193 |    54861 |       --- |             --- |
| Block RAM                |     0.081 |       24 |       912 |            2.63 |
| MMCM                     |     0.098 |        0 |       --- |             --- |
| DSPs                     |     0.010 |       15 |      2520 |            0.60 |
| I/O                      |     0.003 |        3 |       328 |            0.91 |
| PS8                      |     3.195 |        1 |       --- |             --- |
| Static Power             |     0.730 |          |           |                 |
|   PS Static              |     0.100 |          |           |                 |
|   PL Static              |     0.630 |          |           |                 |
| Total                    |     4.592 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------------+-------------+-----------+-------------+------------+
| Vccint          |       0.850 |     0.867 |       0.659 |      0.208 |
| Vccint_io       |       0.850 |     0.035 |       0.001 |      0.034 |
| Vccint_xiphy    |       0.850 |     0.002 |       0.000 |      0.002 |
| Vccbram         |       0.850 |     0.009 |       0.006 |      0.003 |
| Vccaux          |       1.800 |     0.247 |       0.054 |      0.193 |
| Vccaux_io       |       1.800 |     0.034 |       0.001 |      0.033 |
| Vcco33          |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18          |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12          |       1.200 |     0.000 |       0.000 |      0.000 |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 |
| VCC_PSINTFP     |       0.850 |     1.486 |       1.451 |      0.036 |
| VCC_PSINTLP     |       0.850 |     0.337 |       0.329 |      0.007 |
| VPS_MGTRAVCC    |       0.850 |     0.190 |       0.189 |      0.001 |
| VCC_PSINTFP_DDR |       0.850 |     0.701 |       0.696 |      0.004 |
| VCC_PSPLL       |       1.200 |     0.073 |       0.071 |      0.002 |
| VPS_MGTRAVTT    |       1.800 |     0.034 |       0.033 |      0.001 |
| VCCO_PSDDR_504  |       1.200 |     0.626 |       0.592 |      0.034 |
| VCC_PSAUX       |       1.800 |     0.002 |       0.000 |      0.002 |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |
| VCC_PSDDR_PLL   |       1.800 |     0.012 |       0.011 |      0.001 |
| VCCO_PSIO0_500  |       1.800 |     0.011 |       0.010 |      0.001 |
| VCCO_PSIO1_501  |       1.800 |     0.008 |       0.008 |      0.001 |
| VCCO_PSIO2_502  |       1.800 |     0.013 |       0.012 |      0.001 |
| VCCO_PSIO3_503  |       3.300 |     0.001 |       0.000 |      0.001 |
| VCC_PSADC       |       1.800 |     0.002 |       0.000 |      0.002 |
| MGTAVcc         |       0.900 |     0.000 |       0.000 |      0.000 |
| MGTAVtt         |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux       |       1.800 |     0.000 |       0.000 |      0.000 |
+-----------------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 1.5                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+------------+------------+-----------------+
| Clock      | Domain     | Constraint (ns) |
+------------+------------+-----------------+
| SYSCLK_P   | SYSCLK_P   |             3.3 |
| host_clk_i | host_clk_i |             6.1 |
+------------+------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------------+-----------+
| Name                                            | Power (W) |
+-------------------------------------------------+-----------+
| rocketchip_wrapper                              |     3.862 |
|   clk_ibufds                                    |     0.003 |
|   system_i                                      |     3.199 |
|     axi_interconnect_0                          |     0.000 |
|     axi_interconnect_1                          |     0.000 |
|     processing_system7_0                        |     3.199 |
|       inst                                      |     3.199 |
|   top                                           |     0.561 |
|     adapter                                     |     0.014 |
|       axi4frag                                  |     0.003 |
|         Queue                                   |     0.001 |
|         Queue_1                                 |     0.001 |
|         Queue_2                                 |    <0.001 |
|       core                                      |     0.011 |
|         Queue                                   |     0.002 |
|         Queue_1                                 |     0.002 |
|           ram_data_reg_0_1_0_5                  |    <0.001 |
|           ram_data_reg_0_1_12_17                |    <0.001 |
|           ram_data_reg_0_1_6_11                 |    <0.001 |
|           ram_extra_reg_0_1_0_5                 |    <0.001 |
|           ram_read_reg_0_1_0_0                  |    <0.001 |
|         bdev_data_fifo                          |    <0.001 |
|           ram_reg_0_15_0_5                      |    <0.001 |
|           ram_reg_0_15_12_17                    |    <0.001 |
|           ram_reg_0_15_6_11                     |    <0.001 |
|         bdev_req_fifo                           |    <0.001 |
|           ram_reg_0_15_0_5                      |    <0.001 |
|           ram_reg_0_15_12_17                    |    <0.001 |
|           ram_reg_0_15_6_11                     |    <0.001 |
|         bdev_resp_fifo                          |     0.001 |
|           ram_reg_0_15_0_5                      |    <0.001 |
|           ram_reg_0_15_12_17                    |    <0.001 |
|           ram_reg_0_15_6_11                     |    <0.001 |
|         bdev_serdes                             |     0.002 |
|         ser_in_fifo                             |    <0.001 |
|           ram_reg_0_15_0_5                      |    <0.001 |
|           ram_reg_0_15_12_17                    |    <0.001 |
|           ram_reg_0_15_6_11                     |    <0.001 |
|         ser_out_fifo                            |     0.001 |
|           ram_reg_0_15_0_5                      |    <0.001 |
|           ram_reg_0_15_12_17                    |    <0.001 |
|           ram_reg_0_15_6_11                     |    <0.001 |
|     target                                      |     0.547 |
|       Queue                                     |    <0.001 |
|         ram_reg_0_1_0_5                         |    <0.001 |
|         ram_reg_0_1_12_17                       |    <0.001 |
|         ram_reg_0_1_6_11                        |    <0.001 |
|       Queue_1                                   |     0.002 |
|         ram_reg_0_1_0_5                         |    <0.001 |
|         ram_reg_0_1_12_17                       |    <0.001 |
|         ram_reg_0_1_6_11                        |    <0.001 |
|       adapter                                   |     0.011 |
|       bh                                        |     0.005 |
|         TLBroadcastTracker                      |     0.001 |
|           o_data                                |     0.001 |
|             ram_data_reg_0_7_0_5                |    <0.001 |
|             ram_data_reg_0_7_12_17              |    <0.001 |
|             ram_data_reg_0_7_18_23              |    <0.001 |
|             ram_data_reg_0_7_24_29              |    <0.001 |
|             ram_data_reg_0_7_6_11               |    <0.001 |
|             ram_mask_reg_0_7_0_5                |    <0.001 |
|         TLBroadcastTracker_1                    |     0.001 |
|           o_data                                |     0.001 |
|             ram_data_reg_0_7_0_5                |    <0.001 |
|             ram_data_reg_0_7_12_17              |    <0.001 |
|             ram_data_reg_0_7_18_23              |    <0.001 |
|             ram_data_reg_0_7_24_29              |    <0.001 |
|             ram_data_reg_0_7_6_11               |    <0.001 |
|             ram_mask_reg_0_7_0_5                |    <0.001 |
|         TLBroadcastTracker_2                    |    <0.001 |
|           o_data                                |    <0.001 |
|             ram_data_reg_0_7_0_5                |    <0.001 |
|             ram_data_reg_0_7_12_17              |    <0.001 |
|             ram_data_reg_0_7_18_23              |    <0.001 |
|             ram_data_reg_0_7_24_29              |    <0.001 |
|             ram_data_reg_0_7_6_11               |    <0.001 |
|             ram_mask_reg_0_7_0_5                |    <0.001 |
|         TLBroadcastTracker_3                    |    <0.001 |
|           o_data                                |    <0.001 |
|             ram_data_reg_0_7_0_5                |    <0.001 |
|             ram_data_reg_0_7_12_17              |    <0.001 |
|             ram_data_reg_0_7_18_23              |    <0.001 |
|             ram_data_reg_0_7_24_29              |    <0.001 |
|             ram_data_reg_0_7_6_11               |    <0.001 |
|             ram_mask_reg_0_7_0_5                |    <0.001 |
|       clint                                     |    <0.001 |
|       controller                                |     0.003 |
|         arbiter                                 |    <0.001 |
|           dataArb                               |    <0.001 |
|           reqArb                                |    <0.001 |
|         frontend                                |     0.002 |
|           Queue                                 |    <0.001 |
|         router                                  |    <0.001 |
|           allocQueue                            |    <0.001 |
|             ram_reg_0_1_0_0                     |    <0.001 |
|           completeArb                           |    <0.001 |
|           completeQueue                         |    <0.001 |
|             ram_reg_0_1_0_0                     |    <0.001 |
|         trackers                                |    <0.001 |
|         trackers_1                              |    <0.001 |
|       debug_1                                   |    <0.001 |
|         dmInner                                 |    <0.001 |
|           dmInner                               |    <0.001 |
|       error                                     |    <0.001 |
|         a                                       |    <0.001 |
|       int_sync_xing_sourcelzy                   |    <0.001 |
|         AsyncResetRegVec_w1_i0                  |    <0.001 |
|           reg_0                                 |    <0.001 |
|         AsyncResetRegVec_w1_i0_1                |    <0.001 |
|           reg_0                                 |    <0.001 |
|         AsyncResetRegVec_w2_i0                  |    <0.001 |
|           reg_0                                 |    <0.001 |
|           reg_1                                 |    <0.001 |
|       mbus                                      |     0.006 |
|         coupler_to_memory_controller_named_axi4 |     0.006 |
|           axi4yank                              |     0.004 |
|             Queue                               |    <0.001 |
|             Queue_1                             |    <0.001 |
|             Queue_10                            |    <0.001 |
|             Queue_11                            |    <0.001 |
|             Queue_12                            |    <0.001 |
|             Queue_13                            |    <0.001 |
|             Queue_14                            |    <0.001 |
|             Queue_15                            |    <0.001 |
|             Queue_16                            |    <0.001 |
|             Queue_17                            |    <0.001 |
|             Queue_18                            |    <0.001 |
|             Queue_19                            |    <0.001 |
|             Queue_2                             |    <0.001 |
|             Queue_20                            |    <0.001 |
|             Queue_21                            |    <0.001 |
|             Queue_22                            |    <0.001 |
|             Queue_23                            |    <0.001 |
|             Queue_24                            |    <0.001 |
|             Queue_25                            |    <0.001 |
|             Queue_26                            |    <0.001 |
|             Queue_27                            |    <0.001 |
|             Queue_28                            |    <0.001 |
|             Queue_29                            |    <0.001 |
|             Queue_3                             |    <0.001 |
|             Queue_30                            |    <0.001 |
|             Queue_31                            |    <0.001 |
|             Queue_32                            |    <0.001 |
|             Queue_33                            |    <0.001 |
|             Queue_34                            |    <0.001 |
|             Queue_35                            |    <0.001 |
|             Queue_36                            |    <0.001 |
|             Queue_37                            |    <0.001 |
|             Queue_38                            |    <0.001 |
|             Queue_39                            |    <0.001 |
|             Queue_4                             |    <0.001 |
|             Queue_40                            |    <0.001 |
|             Queue_41                            |    <0.001 |
|             Queue_42                            |    <0.001 |
|             Queue_43                            |    <0.001 |
|             Queue_44                            |    <0.001 |
|             Queue_45                            |    <0.001 |
|             Queue_46                            |    <0.001 |
|             Queue_47                            |    <0.001 |
|             Queue_48                            |    <0.001 |
|             Queue_49                            |    <0.001 |
|             Queue_5                             |    <0.001 |
|             Queue_50                            |    <0.001 |
|             Queue_51                            |    <0.001 |
|             Queue_52                            |    <0.001 |
|             Queue_53                            |    <0.001 |
|             Queue_54                            |    <0.001 |
|             Queue_55                            |    <0.001 |
|             Queue_56                            |    <0.001 |
|             Queue_57                            |    <0.001 |
|             Queue_58                            |    <0.001 |
|             Queue_59                            |    <0.001 |
|             Queue_6                             |    <0.001 |
|             Queue_60                            |    <0.001 |
|             Queue_61                            |    <0.001 |
|             Queue_62                            |    <0.001 |
|             Queue_63                            |    <0.001 |
|             Queue_7                             |    <0.001 |
|             Queue_8                             |    <0.001 |
|             Queue_9                             |    <0.001 |
|           tl2axi4                               |     0.002 |
|             Queue                               |    <0.001 |
|             Queue_1                             |    <0.001 |
|       pbus                                      |     0.019 |
|         coupler_from_sbus                       |     0.008 |
|           atomics                               |     0.002 |
|           buffer                                |     0.006 |
|             Queue                               |     0.003 |
|               ram_address_reg_0_1_0_5           |    <0.001 |
|               ram_address_reg_0_1_12_17         |    <0.001 |
|               ram_address_reg_0_1_6_11          |    <0.001 |
|               ram_data_reg_0_1_0_5              |    <0.001 |
|               ram_data_reg_0_1_12_17            |    <0.001 |
|               ram_data_reg_0_1_18_23            |    <0.001 |
|               ram_data_reg_0_1_24_29            |    <0.001 |
|               ram_data_reg_0_1_6_11             |    <0.001 |
|               ram_mask_reg_0_1_0_5              |    <0.001 |
|               ram_opcode_reg_0_1_0_2            |    <0.001 |
|               ram_size_reg_0_1_0_2              |    <0.001 |
|               ram_source_reg_0_1_0_2            |    <0.001 |
|             Queue_1                             |     0.003 |
|               ram_data_reg_0_1_0_5              |    <0.001 |
|               ram_data_reg_0_1_12_17            |    <0.001 |
|               ram_data_reg_0_1_18_23            |    <0.001 |
|               ram_data_reg_0_1_24_29            |    <0.001 |
|               ram_data_reg_0_1_6_11             |    <0.001 |
|               ram_opcode_reg_0_1_0_2            |    <0.001 |
|               ram_param_reg_0_1_1_1             |    <0.001 |
|               ram_size_reg_0_1_0_2              |    <0.001 |
|               ram_source_reg_0_1_0_2            |    <0.001 |
|         coupler_to_slave_named_blkdevcontroller |    <0.001 |
|           fragmenter                            |    <0.001 |
|             Repeater                            |    <0.001 |
|         coupler_to_slave_named_bootrom          |    <0.001 |
|           fragmenter                            |    <0.001 |
|             Repeater                            |    <0.001 |
|         coupler_to_slave_named_clint            |    <0.001 |
|           fragmenter                            |    <0.001 |
|             Repeater                            |    <0.001 |
|         coupler_to_slave_named_debug            |    <0.001 |
|           fragmenter                            |    <0.001 |
|             Repeater                            |    <0.001 |
|         coupler_to_slave_named_plic             |    <0.001 |
|           fragmenter                            |    <0.001 |
|             Repeater                            |    <0.001 |
|         periphery_bus_xbar                      |     0.003 |
|         sync_xing                               |     0.006 |
|           Queue                                 |     0.002 |
|             ram_address_reg_0_1_0_5             |    <0.001 |
|             ram_address_reg_0_1_12_17           |    <0.001 |
|             ram_address_reg_0_1_6_11            |    <0.001 |
|             ram_data_reg_0_1_0_5                |    <0.001 |
|             ram_data_reg_0_1_12_17              |    <0.001 |
|             ram_data_reg_0_1_18_23              |    <0.001 |
|             ram_data_reg_0_1_24_29              |    <0.001 |
|             ram_data_reg_0_1_6_11               |    <0.001 |
|             ram_mask_reg_0_1_0_5                |    <0.001 |
|             ram_opcode_reg_0_1_0_2              |    <0.001 |
|             ram_param_reg_0_1_0_2               |    <0.001 |
|             ram_size_reg_0_1_0_2                |    <0.001 |
|             ram_source_reg_0_1_0_2              |    <0.001 |
|           Queue_1                               |     0.003 |
|             ram_data_reg_0_1_0_5                |    <0.001 |
|             ram_data_reg_0_1_12_17              |    <0.001 |
|             ram_data_reg_0_1_18_23              |    <0.001 |
|             ram_data_reg_0_1_24_29              |    <0.001 |
|             ram_data_reg_0_1_6_11               |    <0.001 |
|             ram_error_reg_0_1_0_0               |    <0.001 |
|             ram_opcode_reg_0_1_0_2              |    <0.001 |
|             ram_param_reg_0_1_1_1               |    <0.001 |
|             ram_size_reg_0_1_0_2                |    <0.001 |
|             ram_source_reg_0_1_0_2              |    <0.001 |
|       plic                                      |    <0.001 |
|         LevelGateway_3                          |    <0.001 |
|         Queue                                   |    <0.001 |
|       sbus                                      |     0.005 |
|         coupler_to_slave_named_Error            |     0.002 |
|           buffer                                |     0.002 |
|             Queue                               |    <0.001 |
|               ram_opcode_reg_0_1_0_2            |    <0.001 |
|               ram_size_reg_0_1_0_3              |    <0.001 |
|               ram_source_reg_0_1_0_2            |    <0.001 |
|             Queue_1                             |     0.001 |
|               ram_data_reg_0_1_24_29            |    <0.001 |
|               ram_error_reg_0_1_0_0             |    <0.001 |
|               ram_opcode_reg_0_1_0_2            |    <0.001 |
|               ram_param_reg_0_1_1_1             |    <0.001 |
|               ram_size_reg_0_1_0_3              |    <0.001 |
|               ram_source_reg_0_1_0_2            |    <0.001 |
|         system_bus_xbar                         |     0.004 |
|       tile                                      |     0.493 |
|         core                                    |     0.119 |
|           _T_1997_reg_r1_0_31_0_5               |    <0.001 |
|           _T_1997_reg_r1_0_31_12_17             |    <0.001 |
|           _T_1997_reg_r1_0_31_18_23             |    <0.001 |
|           _T_1997_reg_r1_0_31_24_29             |    <0.001 |
|           _T_1997_reg_r1_0_31_6_11              |    <0.001 |
|           _T_1997_reg_r2_0_31_0_5               |    <0.001 |
|           _T_1997_reg_r2_0_31_12_17             |    <0.001 |
|           _T_1997_reg_r2_0_31_18_23             |    <0.001 |
|           _T_1997_reg_r2_0_31_24_29             |    <0.001 |
|           _T_1997_reg_r2_0_31_6_11              |    <0.001 |
|           _T_2110_reg_r1_0_15_0_0               |    <0.001 |
|           _T_2110_reg_r1_0_15_0_0__0            |    <0.001 |
|           _T_2110_reg_r2_0_15_0_0               |    <0.001 |
|           _T_2110_reg_r2_0_15_0_0__0            |    <0.001 |
|           _T_2113_reg_r1_0_31_0_5               |    <0.001 |
|           _T_2113_reg_r1_0_31_12_17             |    <0.001 |
|           _T_2113_reg_r1_0_31_18_23             |    <0.001 |
|           _T_2113_reg_r1_0_31_24_29             |    <0.001 |
|           _T_2113_reg_r1_0_31_6_11              |    <0.001 |
|           _T_2113_reg_r2_0_31_0_5               |    <0.001 |
|           _T_2113_reg_r2_0_31_12_17             |    <0.001 |
|           _T_2113_reg_r2_0_31_18_23             |    <0.001 |
|           _T_2113_reg_r2_0_31_24_29             |    <0.001 |
|           _T_2113_reg_r2_0_31_6_11              |    <0.001 |
|           _T_2116_reg_r1_0_31_0_5               |    <0.001 |
|           _T_2116_reg_r1_0_31_12_17             |    <0.001 |
|           _T_2116_reg_r1_0_31_18_23             |    <0.001 |
|           _T_2116_reg_r1_0_31_24_29             |    <0.001 |
|           _T_2116_reg_r1_0_31_6_11              |    <0.001 |
|           _T_2116_reg_r2_0_31_0_5               |    <0.001 |
|           _T_2116_reg_r2_0_31_12_17             |    <0.001 |
|           _T_2116_reg_r2_0_31_18_23             |    <0.001 |
|           _T_2116_reg_r2_0_31_24_29             |    <0.001 |
|           _T_2116_reg_r2_0_31_6_11              |    <0.001 |
|           alu                                   |     0.004 |
|           bpu                                   |    <0.001 |
|           csr                                   |     0.023 |
|           div                                   |     0.061 |
|           ibuf                                  |     0.001 |
|         dcache                                  |     0.092 |
|           data                                  |     0.052 |
|           tlb                                   |     0.014 |
|         dcacheArb                               |    <0.001 |
|         fpuOpt                                  |     0.164 |
|           DivSqrtRecFN_small                    |     0.012 |
|             divSqrtRecFNToRaw                   |     0.012 |
|             roundRawFNToRecFN                   |    <0.001 |
|               roundAnyRawFNToRecFN              |    <0.001 |
|           DivSqrtRecFN_small_1                  |     0.006 |
|             divSqrtRecFNToRaw                   |     0.006 |
|             roundRawFNToRecFN                   |    <0.001 |
|               roundAnyRawFNToRecFN              |    <0.001 |
|           FPUFMAPipe                            |     0.070 |
|             fma                                 |     0.064 |
|               roundRawFNToRecFN                 |    <0.001 |
|                 roundAnyRawFNToRecFN            |    <0.001 |
|           fpiu                                  |     0.006 |
|             dcmp                                |    <0.001 |
|           fpmu                                  |     0.002 |
|             RecFNToRecFN                        |     0.000 |
|               RoundAnyRawFNToRecFN              |     0.000 |
|           ifpu                                  |     0.001 |
|             INToRecFN                           |    <0.001 |
|               roundAnyRawFNToRecFN              |    <0.001 |
|             INToRecFN_1                         |    <0.001 |
|               roundAnyRawFNToRecFN              |    <0.001 |
|           sfma                                  |     0.016 |
|             fma                                 |     0.015 |
|               mulAddRecFNToRaw_preMul           |     0.003 |
|               roundRawFNToRecFN                 |     0.001 |
|                 roundAnyRawFNToRecFN            |     0.001 |
|         frontend                                |     0.093 |
|           BTB                                   |     0.012 |
|             _T_1386_reg_0_255_0_0               |    <0.001 |
|             _T_1386_reg_256_511_0_0             |    <0.001 |
|           fq                                    |     0.006 |
|           icache                                |     0.040 |
|           tlb                                   |     0.016 |
|         ptw                                     |     0.014 |
|           arb                                   |    <0.001 |
|         sync_xing                               |     0.010 |
|           Queue                                 |     0.002 |
|             ram_address_reg_0_1_0_5             |    <0.001 |
|             ram_address_reg_0_1_12_17           |    <0.001 |
|             ram_address_reg_0_1_6_11            |    <0.001 |
|             ram_data_reg_0_1_0_5                |    <0.001 |
|             ram_data_reg_0_1_12_17              |    <0.001 |
|             ram_data_reg_0_1_18_23              |    <0.001 |
|             ram_data_reg_0_1_24_29              |    <0.001 |
|             ram_data_reg_0_1_6_11               |    <0.001 |
|             ram_mask_reg_0_1_0_5                |    <0.001 |
|             ram_opcode_reg_0_1_0_2              |    <0.001 |
|             ram_param_reg_0_1_0_2               |    <0.001 |
|             ram_size_reg_0_1_0_3                |    <0.001 |
|             ram_source_reg_0_1_0_0              |    <0.001 |
|             ram_source_reg_0_1_1_1              |    <0.001 |
|           Queue_1                               |     0.005 |
|             ram_data_reg_0_1_0_5                |    <0.001 |
|             ram_data_reg_0_1_12_17              |    <0.001 |
|             ram_data_reg_0_1_18_23              |    <0.001 |
|             ram_data_reg_0_1_24_29              |    <0.001 |
|             ram_data_reg_0_1_6_11               |    <0.001 |
|             ram_error_reg_0_1_0_0               |    <0.001 |
|             ram_opcode_reg_0_1_0_2              |    <0.001 |
|             ram_param_reg_0_1_0_0               |    <0.001 |
|             ram_param_reg_0_1_1_1               |    <0.001 |
|             ram_sink_reg_0_1_0_2                |    <0.001 |
|             ram_size_reg_0_1_0_3                |    <0.001 |
|             ram_source_reg_0_1_0_0              |    <0.001 |
|             ram_source_reg_0_1_1_1              |    <0.001 |
|           Queue_2                               |    <0.001 |
|             ram_address_reg_0_1_0_5             |    <0.001 |
|             ram_address_reg_0_1_12_17           |    <0.001 |
|             ram_address_reg_0_1_6_11            |    <0.001 |
|             ram_param_reg_0_1_0_0               |    <0.001 |
|             ram_param_reg_0_1_1_1               |    <0.001 |
|             ram_size_reg_0_1_0_3                |    <0.001 |
|             ram_source_reg_0_1_1_1              |    <0.001 |
|           Queue_3                               |     0.003 |
|             ram_address_reg_0_1_0_5             |    <0.001 |
|             ram_address_reg_0_1_12_17           |    <0.001 |
|             ram_address_reg_0_1_6_11            |    <0.001 |
|             ram_data_reg_0_1_0_5                |    <0.001 |
|             ram_data_reg_0_1_12_17              |    <0.001 |
|             ram_data_reg_0_1_18_23              |    <0.001 |
|             ram_data_reg_0_1_24_29              |    <0.001 |
|             ram_data_reg_0_1_6_11               |    <0.001 |
|             ram_opcode_reg_0_1_0_2              |    <0.001 |
|             ram_size_reg_0_1_0_3                |    <0.001 |
|             ram_source_reg_0_1_0_0              |    <0.001 |
|             ram_source_reg_0_1_1_1              |    <0.001 |
|           Queue_4                               |    <0.001 |
|             ram_sink_reg_0_1_0_2                |    <0.001 |
|         tlMasterXbar                            |    <0.001 |
+-------------------------------------------------+-----------+


