

================================================================
== Vivado HLS Report for 'write_data'
================================================================
* Date:           Thu Mar 23 13:40:38 2023

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        crVar_17_1
* Solution:       sweepMinNoFilter
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      4.14|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    6|    6|    6|    6|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                  |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- WR_Loop_To_Int  |    4|    4|         2|          1|          1|     4|    yes   |
        +------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     25|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|      85|     21|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     63|
|Register         |        -|      -|      14|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      99|    109|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------+----------------------+---------+-------+----+----+
    |          Instance          |        Module        | BRAM_18K| DSP48E| FF | LUT|
    +----------------------------+----------------------+---------+-------+----+----+
    |axi_algorithm_muxg8j_U2061  |axi_algorithm_muxg8j  |        0|      0|  85|  21|
    +----------------------------+----------------------+---------+-------+----+----+
    |Total                       |                      |        0|      0|  85|  21|
    +----------------------------+----------------------+---------+-------+----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_121_p2                     |     +    |      0|  0|  12|           3|           1|
    |ap_block_pp0_stage0_flag00011001  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_io                |    and   |      0|  0|   2|           1|           1|
    |ap_condition_163                  |    and   |      0|  0|   2|           1|           1|
    |last_assign_fu_127_p2             |   icmp   |      0|  0|   1|           3|           2|
    |tmp_fu_115_p2                     |   icmp   |      0|  0|   2|           3|           4|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  25|          14|          14|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                            |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1              |  15|          3|    1|          3|
    |ap_sig_ioackin_output_AX_ALG_TREADY  |   9|          2|    1|          2|
    |i_reg_100                            |   9|          2|    3|          6|
    |output_AX_ALG_TDATA_blk_n            |   9|          2|    1|          2|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                |  63|         13|    7|         17|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+---+----+-----+-----------+
    |                 Name                | FF| LUT| Bits| Const Bits|
    +-------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                            |  3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |  1|   0|    1|          0|
    |ap_reg_ioackin_output_AX_ALG_TREADY  |  1|   0|    1|          0|
    |buf_0_V_read_cast_reg_150            |  1|   0|   32|         31|
    |i_reg_100                            |  3|   0|    3|          0|
    |last_assign_reg_164                  |  1|   0|    1|          0|
    |tmp_1_reg_169                        |  2|   0|    2|          0|
    |tmp_reg_155                          |  1|   0|    1|          0|
    +-------------------------------------+---+----+-----+-----------+
    |Total                                | 14|   0|   45|         31|
    +-------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object |    C Type    |
+----------------------+-----+-----+------------+---------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs |   write_data  | return value |
|ap_rst                |  in |    1| ap_ctrl_hs |   write_data  | return value |
|ap_start              |  in |    1| ap_ctrl_hs |   write_data  | return value |
|ap_done               | out |    1| ap_ctrl_hs |   write_data  | return value |
|ap_idle               | out |    1| ap_ctrl_hs |   write_data  | return value |
|ap_ready              | out |    1| ap_ctrl_hs |   write_data  | return value |
|buf_0_V_read          |  in |    1|   ap_none  |  buf_0_V_read |    scalar    |
|output_AX_ALG_TDATA   | out |   32|    axis    | output_data_V |    pointer   |
|output_AX_ALG_TVALID  | out |    1|    axis    | output_dest_V |    pointer   |
|output_AX_ALG_TREADY  |  in |    1|    axis    | output_dest_V |    pointer   |
|output_AX_ALG_TDEST   | out |    5|    axis    | output_dest_V |    pointer   |
|output_AX_ALG_TKEEP   | out |    4|    axis    | output_keep_V |    pointer   |
|output_AX_ALG_TSTRB   | out |    4|    axis    | output_strb_V |    pointer   |
|output_AX_ALG_TUSER   | out |    4|    axis    | output_user_V |    pointer   |
|output_AX_ALG_TLAST   | out |    1|    axis    | output_last_V |    pointer   |
|output_AX_ALG_TID     | out |    5|    axis    |  output_id_V  |    pointer   |
+----------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 1
  Pipeline-0: II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (tmp)
	3  / (!tmp)
3 --> 
	2  / true
4 --> 
* FSM state operations: 

 <State 1>: 1.77ns
ST_1: buf_0_V_read_1 (9)  [1/1] 0.00ns
:0  %buf_0_V_read_1 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %buf_0_V_read)

ST_1: buf_0_V_read_cast (10)  [1/1] 0.00ns
:1  %buf_0_V_read_cast = zext i1 %buf_0_V_read_1 to i32

ST_1: StgValue_7 (11)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecInterface(i32* %output_data_V, i4* %output_keep_V, i4* %output_strb_V, i4* %output_user_V, i1* %output_last_V, i5* %output_id_V, i5* %output_dest_V, [5 x i8]* @p_str3, i32 0, i32 0, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: StgValue_8 (12)  [1/1] 1.77ns  loc: ./axi_algorithm.h:253
:3  br label %1


 <State 2>: 4.14ns
ST_2: i (14)  [1/1] 0.00ns
:0  %i = phi i3 [ 0, %0 ], [ %i_1, %2 ]

ST_2: tmp (15)  [1/1] 2.07ns  loc: ./axi_algorithm.h:253
:1  %tmp = icmp eq i3 %i, -4

ST_2: i_1 (16)  [1/1] 2.53ns  loc: ./axi_algorithm.h:253
:2  %i_1 = add i3 %i, 1

ST_2: StgValue_12 (17)  [1/1] 0.00ns  loc: ./axi_algorithm.h:253
:3  br i1 %tmp, label %3, label %2

ST_2: last_assign (23)  [1/1] 2.07ns  loc: ./axi_algorithm.h:256
:4  %last_assign = icmp eq i3 %i, 3

ST_2: tmp_1 (24)  [1/1] 0.00ns  loc: ./axi_algorithm.h:253
:5  %tmp_1 = trunc i3 %i to i2


 <State 3>: 1.96ns
ST_3: empty (19)  [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_3: StgValue_16 (20)  [1/1] 0.00ns  loc: ./axi_algorithm.h:254
:1  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str12) nounwind

ST_3: tmp_2 (21)  [1/1] 0.00ns  loc: ./axi_algorithm.h:254
:2  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str12)

ST_3: StgValue_18 (22)  [1/1] 0.00ns  loc: ./axi_algorithm.h:255
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_3: p_Val2_s (25)  [1/1] 1.96ns  loc: ./axi_algorithm.h:253
:6  %p_Val2_s = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %buf_0_V_read_cast, i32 undef, i32 undef, i32 undef, i2 %tmp_1)

ST_3: StgValue_20 (26)  [1/1] 0.00ns  loc: ./axi_algorithm.h:253
:7  call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %output_data_V, i4* %output_keep_V, i4* %output_strb_V, i4* %output_user_V, i1* %output_last_V, i5* %output_id_V, i5* %output_dest_V, i32 %p_Val2_s, i4 -1, i4 -1, i4 0, i1 %last_assign, i5 0, i5 0)

ST_3: empty_4 (27)  [1/1] 0.00ns  loc: ./axi_algorithm.h:257
:8  %empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str12, i32 %tmp_2)

ST_3: StgValue_22 (28)  [1/1] 0.00ns  loc: ./axi_algorithm.h:253
:9  br label %1


 <State 4>: 0.00ns
ST_4: StgValue_23 (30)  [1/1] 0.00ns  loc: ./axi_algorithm.h:258
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ buf_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
buf_0_V_read_1    (read             ) [ 00000]
buf_0_V_read_cast (zext             ) [ 00110]
StgValue_7        (specinterface    ) [ 00000]
StgValue_8        (br               ) [ 01110]
i                 (phi              ) [ 00100]
tmp               (icmp             ) [ 00110]
i_1               (add              ) [ 01110]
StgValue_12       (br               ) [ 00000]
last_assign       (icmp             ) [ 00110]
tmp_1             (trunc            ) [ 00110]
empty             (speclooptripcount) [ 00000]
StgValue_16       (specloopname     ) [ 00000]
tmp_2             (specregionbegin  ) [ 00000]
StgValue_18       (specpipeline     ) [ 00000]
p_Val2_s          (mux              ) [ 00000]
StgValue_20       (write            ) [ 00000]
empty_4           (specregionend    ) [ 00000]
StgValue_22       (br               ) [ 01110]
StgValue_23       (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="buf_0_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_keep_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_keep_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_strb_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_strb_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_user_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_user_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_last_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_last_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_id_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_id_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_dest_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_dest_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i32.i2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="buf_0_V_read_1_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="buf_0_V_read_1/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="StgValue_20_write_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="0" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="0" index="2" bw="4" slack="0"/>
<pin id="74" dir="0" index="3" bw="4" slack="0"/>
<pin id="75" dir="0" index="4" bw="4" slack="0"/>
<pin id="76" dir="0" index="5" bw="1" slack="0"/>
<pin id="77" dir="0" index="6" bw="5" slack="0"/>
<pin id="78" dir="0" index="7" bw="5" slack="0"/>
<pin id="79" dir="0" index="8" bw="32" slack="0"/>
<pin id="80" dir="0" index="9" bw="1" slack="0"/>
<pin id="81" dir="0" index="10" bw="1" slack="0"/>
<pin id="82" dir="0" index="11" bw="1" slack="0"/>
<pin id="83" dir="0" index="12" bw="1" slack="1"/>
<pin id="84" dir="0" index="13" bw="1" slack="0"/>
<pin id="85" dir="0" index="14" bw="1" slack="0"/>
<pin id="86" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_20/3 "/>
</bind>
</comp>

<comp id="100" class="1005" name="i_reg_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="3" slack="1"/>
<pin id="102" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="104" class="1004" name="i_phi_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="1"/>
<pin id="106" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="107" dir="0" index="2" bw="3" slack="0"/>
<pin id="108" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="buf_0_V_read_cast_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="1" slack="0"/>
<pin id="113" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="buf_0_V_read_cast/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="tmp_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="3" slack="0"/>
<pin id="117" dir="0" index="1" bw="3" slack="0"/>
<pin id="118" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="i_1_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="3" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="last_assign_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="3" slack="0"/>
<pin id="129" dir="0" index="1" bw="3" slack="0"/>
<pin id="130" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="last_assign/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="tmp_1_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="3" slack="0"/>
<pin id="135" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="p_Val2_s_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="2"/>
<pin id="140" dir="0" index="2" bw="1" slack="0"/>
<pin id="141" dir="0" index="3" bw="1" slack="0"/>
<pin id="142" dir="0" index="4" bw="1" slack="0"/>
<pin id="143" dir="0" index="5" bw="2" slack="1"/>
<pin id="144" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="p_Val2_s/3 "/>
</bind>
</comp>

<comp id="150" class="1005" name="buf_0_V_read_cast_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="2"/>
<pin id="152" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="buf_0_V_read_cast "/>
</bind>
</comp>

<comp id="155" class="1005" name="tmp_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="1"/>
<pin id="157" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="159" class="1005" name="i_1_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="3" slack="0"/>
<pin id="161" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="164" class="1005" name="last_assign_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="1"/>
<pin id="166" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="last_assign "/>
</bind>
</comp>

<comp id="169" class="1005" name="tmp_1_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="2" slack="1"/>
<pin id="171" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="68"><net_src comp="16" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="87"><net_src comp="54" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="88"><net_src comp="2" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="70" pin=2"/></net>

<net id="90"><net_src comp="6" pin="0"/><net_sink comp="70" pin=3"/></net>

<net id="91"><net_src comp="8" pin="0"/><net_sink comp="70" pin=4"/></net>

<net id="92"><net_src comp="10" pin="0"/><net_sink comp="70" pin=5"/></net>

<net id="93"><net_src comp="12" pin="0"/><net_sink comp="70" pin=6"/></net>

<net id="94"><net_src comp="14" pin="0"/><net_sink comp="70" pin=7"/></net>

<net id="95"><net_src comp="56" pin="0"/><net_sink comp="70" pin=9"/></net>

<net id="96"><net_src comp="56" pin="0"/><net_sink comp="70" pin=10"/></net>

<net id="97"><net_src comp="58" pin="0"/><net_sink comp="70" pin=11"/></net>

<net id="98"><net_src comp="60" pin="0"/><net_sink comp="70" pin=13"/></net>

<net id="99"><net_src comp="60" pin="0"/><net_sink comp="70" pin=14"/></net>

<net id="103"><net_src comp="28" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="110"><net_src comp="100" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="114"><net_src comp="64" pin="2"/><net_sink comp="111" pin=0"/></net>

<net id="119"><net_src comp="104" pin="4"/><net_sink comp="115" pin=0"/></net>

<net id="120"><net_src comp="30" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="125"><net_src comp="104" pin="4"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="32" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="131"><net_src comp="104" pin="4"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="34" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="136"><net_src comp="104" pin="4"/><net_sink comp="133" pin=0"/></net>

<net id="145"><net_src comp="50" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="146"><net_src comp="52" pin="0"/><net_sink comp="137" pin=2"/></net>

<net id="147"><net_src comp="52" pin="0"/><net_sink comp="137" pin=3"/></net>

<net id="148"><net_src comp="52" pin="0"/><net_sink comp="137" pin=4"/></net>

<net id="149"><net_src comp="137" pin="6"/><net_sink comp="70" pin=8"/></net>

<net id="153"><net_src comp="111" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="158"><net_src comp="115" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="162"><net_src comp="121" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="159" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="167"><net_src comp="127" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="70" pin=12"/></net>

<net id="172"><net_src comp="133" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="137" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_data_V | {3 }
	Port: output_keep_V | {3 }
	Port: output_strb_V | {3 }
	Port: output_user_V | {3 }
	Port: output_last_V | {3 }
	Port: output_id_V | {3 }
	Port: output_dest_V | {3 }
 - Input state : 
	Port: write_data : buf_0_V_read | {1 }
	Port: write_data : output_data_V | {}
	Port: write_data : output_keep_V | {}
	Port: write_data : output_strb_V | {}
	Port: write_data : output_user_V | {}
	Port: write_data : output_last_V | {}
	Port: write_data : output_id_V | {}
	Port: write_data : output_dest_V | {}
  - Chain level:
	State 1
	State 2
		tmp : 1
		i_1 : 1
		StgValue_12 : 2
		last_assign : 1
		tmp_1 : 1
	State 3
		StgValue_20 : 1
		empty_4 : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|    mux   |      p_Val2_s_fu_137      |    85   |    21   |
|----------|---------------------------|---------|---------|
|    add   |         i_1_fu_121        |    0    |    12   |
|----------|---------------------------|---------|---------|
|   icmp   |         tmp_fu_115        |    0    |    1    |
|          |     last_assign_fu_127    |    0    |    1    |
|----------|---------------------------|---------|---------|
|   read   | buf_0_V_read_1_read_fu_64 |    0    |    0    |
|----------|---------------------------|---------|---------|
|   write  |  StgValue_20_write_fu_70  |    0    |    0    |
|----------|---------------------------|---------|---------|
|   zext   |  buf_0_V_read_cast_fu_111 |    0    |    0    |
|----------|---------------------------|---------|---------|
|   trunc  |        tmp_1_fu_133       |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    85   |    35   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|buf_0_V_read_cast_reg_150|   32   |
|       i_1_reg_159       |    3   |
|        i_reg_100        |    3   |
|   last_assign_reg_164   |    1   |
|      tmp_1_reg_169      |    2   |
|       tmp_reg_155       |    1   |
+-------------------------+--------+
|          Total          |   42   |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |   85   |   35   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   42   |    -   |
+-----------+--------+--------+
|   Total   |   127  |   35   |
+-----------+--------+--------+
