// Seed: 624164980
module module_0 ();
  wire id_1;
  module_3 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    input supply0 id_1,
    input wand id_2,
    output supply1 id_3,
    input supply0 id_4
    , id_8,
    input wor id_5,
    input wire id_6
);
  assign id_8 = id_1 == id_2;
  module_0 modCall_1 ();
  logic [-1 'b0 : -1] id_9;
  ;
endmodule
module module_2;
  wire id_1;
  wire id_2, id_3;
  module_0 modCall_1 ();
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  logic [-1 : -1] id_6;
  ;
  assign id_1 = -1'b0;
  wire id_7;
  wire id_8;
endmodule
