
Robotto.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bc54  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000478  0800be24  0800be24  0000ce24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c29c  0800c29c  0000e088  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800c29c  0800c29c  0000d29c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c2a4  0800c2a4  0000e088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c2a4  0800c2a4  0000d2a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c2a8  0800c2a8  0000d2a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000088  20000000  0800c2ac  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00006064  20000088  0800c334  0000e088  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200060ec  0800c334  0000e0ec  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e088  2**0
                  CONTENTS, READONLY
 12 .debug_info   00021406  00000000  00000000  0000e0b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004a19  00000000  00000000  0002f4be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001c48  00000000  00000000  00033ed8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000160e  00000000  00000000  00035b20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029447  00000000  00000000  0003712e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00023e63  00000000  00000000  00060575  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f53f6  00000000  00000000  000843d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001797ce  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000078ec  00000000  00000000  00179814  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000008e  00000000  00000000  00181100  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000088 	.word	0x20000088
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800be0c 	.word	0x0800be0c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000008c 	.word	0x2000008c
 800020c:	0800be0c 	.word	0x0800be0c

08000210 <SEGGER_RTT_ASM_WriteSkipNoLock>:
        //   R4 <Rem>
        //   R5 pRing->pBuffer
        //   R6 pRing (Points to active struct SEGGER_RTT_BUFFER_DOWN)
        //   R7 WrOff
        //
        PUSH     {R4-R7}
 8000210:	b4f0      	push	{r4, r5, r6, r7}
        ADD      R3,R0,R0, LSL #+1
 8000212:	eb00 0340 	add.w	r3, r0, r0, lsl #1
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8000216:	f8df 0088 	ldr.w	r0, [pc, #136]	@ 80002a0 <_Case3+0x6>
        ADD      R0,R0,R3, LSL #+3
 800021a:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
        ADD      R6,R0,#+24
 800021e:	f100 0618 	add.w	r6, r0, #24
        LDR      R0,[R6, #+16]                   // RdOff = pRing->RdOff;
 8000222:	6930      	ldr	r0, [r6, #16]
        LDR      R7,[R6, #+12]                   // WrOff = pRing->WrOff;
 8000224:	68f7      	ldr	r7, [r6, #12]
        LDR      R5,[R6, #+4]                    // pRing->pBuffer
 8000226:	6875      	ldr	r5, [r6, #4]
        CMP      R7,R0
 8000228:	4287      	cmp	r7, r0
        BCC.N    _CheckCase4                     // if (RdOff <= WrOff) {                           => Case 1), 2) or 3)
 800022a:	d332      	bcc.n	8000292 <_CheckCase4>
        //
        // Handling for case 1, later on identical to case 4
        //
        LDR      R3,[R6, #+8]                    //  Avail = pRing->SizeOfBuffer - WrOff - 1u;      => Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
 800022c:	68b3      	ldr	r3, [r6, #8]
        SUBS     R4,R3,R7                        // <Rem> (Used in case we jump into case 2 afterwards)
 800022e:	1bdc      	subs	r4, r3, r7
        SUBS     R3,R4,#+1                       // <Avail>
 8000230:	1e63      	subs	r3, r4, #1
        CMP      R3,R2
 8000232:	4293      	cmp	r3, r2
        BCC.N    _CheckCase2                     // if (Avail >= NumBytes) {  => Case 1)?
 8000234:	d314      	bcc.n	8000260 <_CheckCase2>

08000236 <_Case4>:
_Case4:
        ADDS     R5,R7,R5                        // pBuffer += WrOff
 8000236:	197d      	adds	r5, r7, r5
        ADDS     R0,R2,R7                        // v = WrOff + NumBytes
 8000238:	19d0      	adds	r0, r2, r7
 800023a:	bf00      	nop

0800023c <_LoopCopyStraight>:
        // 2x unrolling for the copy loop that is used most of the time
        // This is a special optimization for small SystemView packets and makes them even faster
        //
        _ALIGN(2)
_LoopCopyStraight:                               // memcpy(pRing->pBuffer + WrOff, pData, NumBytes);
        LDRB     R3,[R1], #+1
 800023c:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 8000240:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000244:	3a01      	subs	r2, #1
        BEQ      _CSDone
 8000246:	d005      	beq.n	8000254 <_CSDone>
        LDRB     R3,[R1], #+1
 8000248:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800024c:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000250:	3a01      	subs	r2, #1
        BNE      _LoopCopyStraight
 8000252:	d1f3      	bne.n	800023c <_LoopCopyStraight>

08000254 <_CSDone>:
_CSDone:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000254:	f3bf 8f5f 	dmb	sy
#endif
        STR      R0,[R6, #+12]                   // pRing->WrOff = WrOff + NumBytes;
 8000258:	60f0      	str	r0, [r6, #12]
        MOVS     R0,#+1
 800025a:	2001      	movs	r0, #1
        POP      {R4-R7}
 800025c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 800025e:	4770      	bx	lr

08000260 <_CheckCase2>:
_CheckCase2:
        ADDS     R0,R0,R3                        // Avail += RdOff; => Space incl. wrap-around
 8000260:	18c0      	adds	r0, r0, r3
        CMP      R0,R2
 8000262:	4290      	cmp	r0, r2
        BCC.N    _Case3                          // if (Avail >= NumBytes) {           => Case 2? => If not, we have case 3) (does not fit)
 8000264:	d319      	bcc.n	800029a <_Case3>
        //
        // Handling for case 2
        //
        ADDS     R0,R7,R5                        // v = pRing->pBuffer + WrOff => Do not change pRing->pBuffer here because 2nd chunk needs org. value
 8000266:	1978      	adds	r0, r7, r5
        SUBS     R2,R2,R4                        // NumBytes -= Rem;  (Rem = pRing->SizeOfBuffer - WrOff; => Space until end of buffer)
 8000268:	1b12      	subs	r2, r2, r4

0800026a <_LoopCopyBeforeWrapAround>:
_LoopCopyBeforeWrapAround:                       // memcpy(pRing->pBuffer + WrOff, pData, Rem); => Copy 1st chunk
        LDRB     R3,[R1], #+1
 800026a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R0], #+1                    // *pDest++ = *pSrc++
 800026e:	f800 3b01 	strb.w	r3, [r0], #1
        SUBS     R4,R4,#+1
 8000272:	3c01      	subs	r4, #1
        BNE      _LoopCopyBeforeWrapAround
 8000274:	d1f9      	bne.n	800026a <_LoopCopyBeforeWrapAround>
        // Special case: First check that assumed RdOff == 0 calculated that last element before wrap-around could not be used
        // But 2nd check (considering space until wrap-around and until RdOff) revealed that RdOff is not 0, so we can use the last element
        // In this case, we may use a copy straight until buffer end anyway without needing to copy 2 chunks
        // Therefore, check if 2nd memcpy is necessary at all
        //
        ADDS     R4,R2,#+0                       // Save <NumBytes> (needed as counter in loop but must be written to <WrOff> after the loop). Also use this inst to update the flags to skip 2nd loop if possible
 8000276:	1c14      	adds	r4, r2, #0
        BEQ.N    _No2ChunkNeeded                 // if (NumBytes) {
 8000278:	d005      	beq.n	8000286 <_No2ChunkNeeded>

0800027a <_LoopCopyAfterWrapAround>:
_LoopCopyAfterWrapAround:                        // memcpy(pRing->pBuffer, pData + Rem, NumBytes);
        LDRB     R3,[R1], #+1                    // pData already points to the next src byte due to copy loop increment before this loop
 800027a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800027e:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000282:	3a01      	subs	r2, #1
        BNE      _LoopCopyAfterWrapAround
 8000284:	d1f9      	bne.n	800027a <_LoopCopyAfterWrapAround>

08000286 <_No2ChunkNeeded>:
_No2ChunkNeeded:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000286:	f3bf 8f5f 	dmb	sy
#endif
        STR      R4,[R6, #+12]                   // pRing->WrOff = NumBytes; => Must be written after copying data because J-Link may read control block asynchronously while writing into buffer
 800028a:	60f4      	str	r4, [r6, #12]
        MOVS     R0,#+1
 800028c:	2001      	movs	r0, #1
        POP      {R4-R7}
 800028e:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 8000290:	4770      	bx	lr

08000292 <_CheckCase4>:
_CheckCase4:
        SUBS     R0,R0,R7
 8000292:	1bc0      	subs	r0, r0, r7
        SUBS     R0,R0,#+1                       // Avail = RdOff - WrOff - 1u;
 8000294:	3801      	subs	r0, #1
        CMP      R0,R2
 8000296:	4290      	cmp	r0, r2
        BCS.N    _Case4                          // if (Avail >= NumBytes) {      => Case 4) == 1) ? => If not, we have case 5) == 3) (does not fit)
 8000298:	d2cd      	bcs.n	8000236 <_Case4>

0800029a <_Case3>:
_Case3:
        MOVS     R0,#+0
 800029a:	2000      	movs	r0, #0
        POP      {R4-R7}
 800029c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 0
 800029e:	4770      	bx	lr
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 80002a0:	20005534 	.word	0x20005534

080002a4 <strcmp>:
 80002a4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80002a8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80002ac:	2a01      	cmp	r2, #1
 80002ae:	bf28      	it	cs
 80002b0:	429a      	cmpcs	r2, r3
 80002b2:	d0f7      	beq.n	80002a4 <strcmp>
 80002b4:	1ad0      	subs	r0, r2, r3
 80002b6:	4770      	bx	lr

080002b8 <strlen>:
 80002b8:	4603      	mov	r3, r0
 80002ba:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002be:	2a00      	cmp	r2, #0
 80002c0:	d1fb      	bne.n	80002ba <strlen+0x2>
 80002c2:	1a18      	subs	r0, r3, r0
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr

080002c8 <__aeabi_uldivmod>:
 80002c8:	b953      	cbnz	r3, 80002e0 <__aeabi_uldivmod+0x18>
 80002ca:	b94a      	cbnz	r2, 80002e0 <__aeabi_uldivmod+0x18>
 80002cc:	2900      	cmp	r1, #0
 80002ce:	bf08      	it	eq
 80002d0:	2800      	cmpeq	r0, #0
 80002d2:	bf1c      	itt	ne
 80002d4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002d8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002dc:	f000 b988 	b.w	80005f0 <__aeabi_idiv0>
 80002e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80002e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e8:	f000 f806 	bl	80002f8 <__udivmoddi4>
 80002ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002f4:	b004      	add	sp, #16
 80002f6:	4770      	bx	lr

080002f8 <__udivmoddi4>:
 80002f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002fc:	9d08      	ldr	r5, [sp, #32]
 80002fe:	468e      	mov	lr, r1
 8000300:	4604      	mov	r4, r0
 8000302:	4688      	mov	r8, r1
 8000304:	2b00      	cmp	r3, #0
 8000306:	d14a      	bne.n	800039e <__udivmoddi4+0xa6>
 8000308:	428a      	cmp	r2, r1
 800030a:	4617      	mov	r7, r2
 800030c:	d962      	bls.n	80003d4 <__udivmoddi4+0xdc>
 800030e:	fab2 f682 	clz	r6, r2
 8000312:	b14e      	cbz	r6, 8000328 <__udivmoddi4+0x30>
 8000314:	f1c6 0320 	rsb	r3, r6, #32
 8000318:	fa01 f806 	lsl.w	r8, r1, r6
 800031c:	fa20 f303 	lsr.w	r3, r0, r3
 8000320:	40b7      	lsls	r7, r6
 8000322:	ea43 0808 	orr.w	r8, r3, r8
 8000326:	40b4      	lsls	r4, r6
 8000328:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800032c:	fa1f fc87 	uxth.w	ip, r7
 8000330:	fbb8 f1fe 	udiv	r1, r8, lr
 8000334:	0c23      	lsrs	r3, r4, #16
 8000336:	fb0e 8811 	mls	r8, lr, r1, r8
 800033a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800033e:	fb01 f20c 	mul.w	r2, r1, ip
 8000342:	429a      	cmp	r2, r3
 8000344:	d909      	bls.n	800035a <__udivmoddi4+0x62>
 8000346:	18fb      	adds	r3, r7, r3
 8000348:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 800034c:	f080 80ea 	bcs.w	8000524 <__udivmoddi4+0x22c>
 8000350:	429a      	cmp	r2, r3
 8000352:	f240 80e7 	bls.w	8000524 <__udivmoddi4+0x22c>
 8000356:	3902      	subs	r1, #2
 8000358:	443b      	add	r3, r7
 800035a:	1a9a      	subs	r2, r3, r2
 800035c:	b2a3      	uxth	r3, r4
 800035e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000362:	fb0e 2210 	mls	r2, lr, r0, r2
 8000366:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800036a:	fb00 fc0c 	mul.w	ip, r0, ip
 800036e:	459c      	cmp	ip, r3
 8000370:	d909      	bls.n	8000386 <__udivmoddi4+0x8e>
 8000372:	18fb      	adds	r3, r7, r3
 8000374:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000378:	f080 80d6 	bcs.w	8000528 <__udivmoddi4+0x230>
 800037c:	459c      	cmp	ip, r3
 800037e:	f240 80d3 	bls.w	8000528 <__udivmoddi4+0x230>
 8000382:	443b      	add	r3, r7
 8000384:	3802      	subs	r0, #2
 8000386:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800038a:	eba3 030c 	sub.w	r3, r3, ip
 800038e:	2100      	movs	r1, #0
 8000390:	b11d      	cbz	r5, 800039a <__udivmoddi4+0xa2>
 8000392:	40f3      	lsrs	r3, r6
 8000394:	2200      	movs	r2, #0
 8000396:	e9c5 3200 	strd	r3, r2, [r5]
 800039a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800039e:	428b      	cmp	r3, r1
 80003a0:	d905      	bls.n	80003ae <__udivmoddi4+0xb6>
 80003a2:	b10d      	cbz	r5, 80003a8 <__udivmoddi4+0xb0>
 80003a4:	e9c5 0100 	strd	r0, r1, [r5]
 80003a8:	2100      	movs	r1, #0
 80003aa:	4608      	mov	r0, r1
 80003ac:	e7f5      	b.n	800039a <__udivmoddi4+0xa2>
 80003ae:	fab3 f183 	clz	r1, r3
 80003b2:	2900      	cmp	r1, #0
 80003b4:	d146      	bne.n	8000444 <__udivmoddi4+0x14c>
 80003b6:	4573      	cmp	r3, lr
 80003b8:	d302      	bcc.n	80003c0 <__udivmoddi4+0xc8>
 80003ba:	4282      	cmp	r2, r0
 80003bc:	f200 8105 	bhi.w	80005ca <__udivmoddi4+0x2d2>
 80003c0:	1a84      	subs	r4, r0, r2
 80003c2:	eb6e 0203 	sbc.w	r2, lr, r3
 80003c6:	2001      	movs	r0, #1
 80003c8:	4690      	mov	r8, r2
 80003ca:	2d00      	cmp	r5, #0
 80003cc:	d0e5      	beq.n	800039a <__udivmoddi4+0xa2>
 80003ce:	e9c5 4800 	strd	r4, r8, [r5]
 80003d2:	e7e2      	b.n	800039a <__udivmoddi4+0xa2>
 80003d4:	2a00      	cmp	r2, #0
 80003d6:	f000 8090 	beq.w	80004fa <__udivmoddi4+0x202>
 80003da:	fab2 f682 	clz	r6, r2
 80003de:	2e00      	cmp	r6, #0
 80003e0:	f040 80a4 	bne.w	800052c <__udivmoddi4+0x234>
 80003e4:	1a8a      	subs	r2, r1, r2
 80003e6:	0c03      	lsrs	r3, r0, #16
 80003e8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003ec:	b280      	uxth	r0, r0
 80003ee:	b2bc      	uxth	r4, r7
 80003f0:	2101      	movs	r1, #1
 80003f2:	fbb2 fcfe 	udiv	ip, r2, lr
 80003f6:	fb0e 221c 	mls	r2, lr, ip, r2
 80003fa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003fe:	fb04 f20c 	mul.w	r2, r4, ip
 8000402:	429a      	cmp	r2, r3
 8000404:	d907      	bls.n	8000416 <__udivmoddi4+0x11e>
 8000406:	18fb      	adds	r3, r7, r3
 8000408:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 800040c:	d202      	bcs.n	8000414 <__udivmoddi4+0x11c>
 800040e:	429a      	cmp	r2, r3
 8000410:	f200 80e0 	bhi.w	80005d4 <__udivmoddi4+0x2dc>
 8000414:	46c4      	mov	ip, r8
 8000416:	1a9b      	subs	r3, r3, r2
 8000418:	fbb3 f2fe 	udiv	r2, r3, lr
 800041c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000420:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000424:	fb02 f404 	mul.w	r4, r2, r4
 8000428:	429c      	cmp	r4, r3
 800042a:	d907      	bls.n	800043c <__udivmoddi4+0x144>
 800042c:	18fb      	adds	r3, r7, r3
 800042e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000432:	d202      	bcs.n	800043a <__udivmoddi4+0x142>
 8000434:	429c      	cmp	r4, r3
 8000436:	f200 80ca 	bhi.w	80005ce <__udivmoddi4+0x2d6>
 800043a:	4602      	mov	r2, r0
 800043c:	1b1b      	subs	r3, r3, r4
 800043e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000442:	e7a5      	b.n	8000390 <__udivmoddi4+0x98>
 8000444:	f1c1 0620 	rsb	r6, r1, #32
 8000448:	408b      	lsls	r3, r1
 800044a:	fa22 f706 	lsr.w	r7, r2, r6
 800044e:	431f      	orrs	r7, r3
 8000450:	fa0e f401 	lsl.w	r4, lr, r1
 8000454:	fa20 f306 	lsr.w	r3, r0, r6
 8000458:	fa2e fe06 	lsr.w	lr, lr, r6
 800045c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000460:	4323      	orrs	r3, r4
 8000462:	fa00 f801 	lsl.w	r8, r0, r1
 8000466:	fa1f fc87 	uxth.w	ip, r7
 800046a:	fbbe f0f9 	udiv	r0, lr, r9
 800046e:	0c1c      	lsrs	r4, r3, #16
 8000470:	fb09 ee10 	mls	lr, r9, r0, lr
 8000474:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000478:	fb00 fe0c 	mul.w	lr, r0, ip
 800047c:	45a6      	cmp	lr, r4
 800047e:	fa02 f201 	lsl.w	r2, r2, r1
 8000482:	d909      	bls.n	8000498 <__udivmoddi4+0x1a0>
 8000484:	193c      	adds	r4, r7, r4
 8000486:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 800048a:	f080 809c 	bcs.w	80005c6 <__udivmoddi4+0x2ce>
 800048e:	45a6      	cmp	lr, r4
 8000490:	f240 8099 	bls.w	80005c6 <__udivmoddi4+0x2ce>
 8000494:	3802      	subs	r0, #2
 8000496:	443c      	add	r4, r7
 8000498:	eba4 040e 	sub.w	r4, r4, lr
 800049c:	fa1f fe83 	uxth.w	lr, r3
 80004a0:	fbb4 f3f9 	udiv	r3, r4, r9
 80004a4:	fb09 4413 	mls	r4, r9, r3, r4
 80004a8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004ac:	fb03 fc0c 	mul.w	ip, r3, ip
 80004b0:	45a4      	cmp	ip, r4
 80004b2:	d908      	bls.n	80004c6 <__udivmoddi4+0x1ce>
 80004b4:	193c      	adds	r4, r7, r4
 80004b6:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80004ba:	f080 8082 	bcs.w	80005c2 <__udivmoddi4+0x2ca>
 80004be:	45a4      	cmp	ip, r4
 80004c0:	d97f      	bls.n	80005c2 <__udivmoddi4+0x2ca>
 80004c2:	3b02      	subs	r3, #2
 80004c4:	443c      	add	r4, r7
 80004c6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004ca:	eba4 040c 	sub.w	r4, r4, ip
 80004ce:	fba0 ec02 	umull	lr, ip, r0, r2
 80004d2:	4564      	cmp	r4, ip
 80004d4:	4673      	mov	r3, lr
 80004d6:	46e1      	mov	r9, ip
 80004d8:	d362      	bcc.n	80005a0 <__udivmoddi4+0x2a8>
 80004da:	d05f      	beq.n	800059c <__udivmoddi4+0x2a4>
 80004dc:	b15d      	cbz	r5, 80004f6 <__udivmoddi4+0x1fe>
 80004de:	ebb8 0203 	subs.w	r2, r8, r3
 80004e2:	eb64 0409 	sbc.w	r4, r4, r9
 80004e6:	fa04 f606 	lsl.w	r6, r4, r6
 80004ea:	fa22 f301 	lsr.w	r3, r2, r1
 80004ee:	431e      	orrs	r6, r3
 80004f0:	40cc      	lsrs	r4, r1
 80004f2:	e9c5 6400 	strd	r6, r4, [r5]
 80004f6:	2100      	movs	r1, #0
 80004f8:	e74f      	b.n	800039a <__udivmoddi4+0xa2>
 80004fa:	fbb1 fcf2 	udiv	ip, r1, r2
 80004fe:	0c01      	lsrs	r1, r0, #16
 8000500:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000504:	b280      	uxth	r0, r0
 8000506:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800050a:	463b      	mov	r3, r7
 800050c:	4638      	mov	r0, r7
 800050e:	463c      	mov	r4, r7
 8000510:	46b8      	mov	r8, r7
 8000512:	46be      	mov	lr, r7
 8000514:	2620      	movs	r6, #32
 8000516:	fbb1 f1f7 	udiv	r1, r1, r7
 800051a:	eba2 0208 	sub.w	r2, r2, r8
 800051e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000522:	e766      	b.n	80003f2 <__udivmoddi4+0xfa>
 8000524:	4601      	mov	r1, r0
 8000526:	e718      	b.n	800035a <__udivmoddi4+0x62>
 8000528:	4610      	mov	r0, r2
 800052a:	e72c      	b.n	8000386 <__udivmoddi4+0x8e>
 800052c:	f1c6 0220 	rsb	r2, r6, #32
 8000530:	fa2e f302 	lsr.w	r3, lr, r2
 8000534:	40b7      	lsls	r7, r6
 8000536:	40b1      	lsls	r1, r6
 8000538:	fa20 f202 	lsr.w	r2, r0, r2
 800053c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000540:	430a      	orrs	r2, r1
 8000542:	fbb3 f8fe 	udiv	r8, r3, lr
 8000546:	b2bc      	uxth	r4, r7
 8000548:	fb0e 3318 	mls	r3, lr, r8, r3
 800054c:	0c11      	lsrs	r1, r2, #16
 800054e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000552:	fb08 f904 	mul.w	r9, r8, r4
 8000556:	40b0      	lsls	r0, r6
 8000558:	4589      	cmp	r9, r1
 800055a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800055e:	b280      	uxth	r0, r0
 8000560:	d93e      	bls.n	80005e0 <__udivmoddi4+0x2e8>
 8000562:	1879      	adds	r1, r7, r1
 8000564:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000568:	d201      	bcs.n	800056e <__udivmoddi4+0x276>
 800056a:	4589      	cmp	r9, r1
 800056c:	d81f      	bhi.n	80005ae <__udivmoddi4+0x2b6>
 800056e:	eba1 0109 	sub.w	r1, r1, r9
 8000572:	fbb1 f9fe 	udiv	r9, r1, lr
 8000576:	fb09 f804 	mul.w	r8, r9, r4
 800057a:	fb0e 1119 	mls	r1, lr, r9, r1
 800057e:	b292      	uxth	r2, r2
 8000580:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000584:	4542      	cmp	r2, r8
 8000586:	d229      	bcs.n	80005dc <__udivmoddi4+0x2e4>
 8000588:	18ba      	adds	r2, r7, r2
 800058a:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 800058e:	d2c4      	bcs.n	800051a <__udivmoddi4+0x222>
 8000590:	4542      	cmp	r2, r8
 8000592:	d2c2      	bcs.n	800051a <__udivmoddi4+0x222>
 8000594:	f1a9 0102 	sub.w	r1, r9, #2
 8000598:	443a      	add	r2, r7
 800059a:	e7be      	b.n	800051a <__udivmoddi4+0x222>
 800059c:	45f0      	cmp	r8, lr
 800059e:	d29d      	bcs.n	80004dc <__udivmoddi4+0x1e4>
 80005a0:	ebbe 0302 	subs.w	r3, lr, r2
 80005a4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005a8:	3801      	subs	r0, #1
 80005aa:	46e1      	mov	r9, ip
 80005ac:	e796      	b.n	80004dc <__udivmoddi4+0x1e4>
 80005ae:	eba7 0909 	sub.w	r9, r7, r9
 80005b2:	4449      	add	r1, r9
 80005b4:	f1a8 0c02 	sub.w	ip, r8, #2
 80005b8:	fbb1 f9fe 	udiv	r9, r1, lr
 80005bc:	fb09 f804 	mul.w	r8, r9, r4
 80005c0:	e7db      	b.n	800057a <__udivmoddi4+0x282>
 80005c2:	4673      	mov	r3, lr
 80005c4:	e77f      	b.n	80004c6 <__udivmoddi4+0x1ce>
 80005c6:	4650      	mov	r0, sl
 80005c8:	e766      	b.n	8000498 <__udivmoddi4+0x1a0>
 80005ca:	4608      	mov	r0, r1
 80005cc:	e6fd      	b.n	80003ca <__udivmoddi4+0xd2>
 80005ce:	443b      	add	r3, r7
 80005d0:	3a02      	subs	r2, #2
 80005d2:	e733      	b.n	800043c <__udivmoddi4+0x144>
 80005d4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d8:	443b      	add	r3, r7
 80005da:	e71c      	b.n	8000416 <__udivmoddi4+0x11e>
 80005dc:	4649      	mov	r1, r9
 80005de:	e79c      	b.n	800051a <__udivmoddi4+0x222>
 80005e0:	eba1 0109 	sub.w	r1, r1, r9
 80005e4:	46c4      	mov	ip, r8
 80005e6:	fbb1 f9fe 	udiv	r9, r1, lr
 80005ea:	fb09 f804 	mul.w	r8, r9, r4
 80005ee:	e7c4      	b.n	800057a <__udivmoddi4+0x282>

080005f0 <__aeabi_idiv0>:
 80005f0:	4770      	bx	lr
 80005f2:	bf00      	nop

080005f4 <ATSM_reset>:

static uint16_t number_of_unexpected_communications = 0;


void ATSM_reset()
{
 80005f4:	b580      	push	{r7, lr}
 80005f6:	af00      	add	r7, sp, #0
	memset(reply_buffer, 0, BUFFER_SIZE);
 80005f8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80005fc:	2100      	movs	r1, #0
 80005fe:	4805      	ldr	r0, [pc, #20]	@ (8000614 <ATSM_reset+0x20>)
 8000600:	f00b fb14 	bl	800bc2c <memset>
	reply_len = 0;
 8000604:	4b04      	ldr	r3, [pc, #16]	@ (8000618 <ATSM_reset+0x24>)
 8000606:	2200      	movs	r2, #0
 8000608:	801a      	strh	r2, [r3, #0]
	latest_answer = AT_ANSWER_ERROR;
 800060a:	4b04      	ldr	r3, [pc, #16]	@ (800061c <ATSM_reset+0x28>)
 800060c:	2201      	movs	r2, #1
 800060e:	701a      	strb	r2, [r3, #0]
}
 8000610:	bf00      	nop
 8000612:	bd80      	pop	{r7, pc}
 8000614:	200000ac 	.word	0x200000ac
 8000618:	200004ac 	.word	0x200004ac
 800061c:	20000000 	.word	0x20000000

08000620 <startNewRequest>:


void startNewRequest(const char* command)
{
 8000620:	b580      	push	{r7, lr}
 8000622:	b082      	sub	sp, #8
 8000624:	af00      	add	r7, sp, #0
 8000626:	6078      	str	r0, [r7, #4]
	ATSM_reset();
 8000628:	f7ff ffe4 	bl	80005f4 <ATSM_reset>
	if(ROBOTTO_OK != SendMessage(command))
 800062c:	6878      	ldr	r0, [r7, #4]
 800062e:	f000 fa81 	bl	8000b34 <SendMessage>
 8000632:	4603      	mov	r3, r0
 8000634:	2b00      	cmp	r3, #0
 8000636:	d006      	beq.n	8000646 <startNewRequest+0x26>
	{
		latest_answer = AT_ANSWER_ERROR;
 8000638:	4b0a      	ldr	r3, [pc, #40]	@ (8000664 <startNewRequest+0x44>)
 800063a:	2201      	movs	r2, #1
 800063c:	701a      	strb	r2, [r3, #0]
		at_status = AT_STATUS_DONE;
 800063e:	4b0a      	ldr	r3, [pc, #40]	@ (8000668 <startNewRequest+0x48>)
 8000640:	2202      	movs	r2, #2
 8000642:	701a      	strb	r2, [r3, #0]
	{
		start_request_tick = xTaskGetTickCount();
		at_status = AT_STATUS_WAITING;
		latest_answer = AT_ANSWER_NONE;
	}
}
 8000644:	e00a      	b.n	800065c <startNewRequest+0x3c>
		start_request_tick = xTaskGetTickCount();
 8000646:	f006 fc91 	bl	8006f6c <xTaskGetTickCount>
 800064a:	4603      	mov	r3, r0
 800064c:	4a07      	ldr	r2, [pc, #28]	@ (800066c <startNewRequest+0x4c>)
 800064e:	6013      	str	r3, [r2, #0]
		at_status = AT_STATUS_WAITING;
 8000650:	4b05      	ldr	r3, [pc, #20]	@ (8000668 <startNewRequest+0x48>)
 8000652:	2201      	movs	r2, #1
 8000654:	701a      	strb	r2, [r3, #0]
		latest_answer = AT_ANSWER_NONE;
 8000656:	4b03      	ldr	r3, [pc, #12]	@ (8000664 <startNewRequest+0x44>)
 8000658:	2200      	movs	r2, #0
 800065a:	701a      	strb	r2, [r3, #0]
}
 800065c:	bf00      	nop
 800065e:	3708      	adds	r7, #8
 8000660:	46bd      	mov	sp, r7
 8000662:	bd80      	pop	{r7, pc}
 8000664:	20000000 	.word	0x20000000
 8000668:	200000a4 	.word	0x200000a4
 800066c:	200000a8 	.word	0x200000a8

08000670 <completeRequest>:

void completeRequest()
{
 8000670:	b480      	push	{r7}
 8000672:	af00      	add	r7, sp, #0
	// latest_answer already updated by the parser during parsing phase.
	at_status = AT_STATUS_IDLE;
 8000674:	4b03      	ldr	r3, [pc, #12]	@ (8000684 <completeRequest+0x14>)
 8000676:	2200      	movs	r2, #0
 8000678:	701a      	strb	r2, [r3, #0]
}
 800067a:	bf00      	nop
 800067c:	46bd      	mov	sp, r7
 800067e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000682:	4770      	bx	lr
 8000684:	200000a4 	.word	0x200000a4

08000688 <checkTimeout>:

void checkTimeout()
{
 8000688:	b580      	push	{r7, lr}
 800068a:	af00      	add	r7, sp, #0
	if( (xTaskGetTickCount() - start_request_tick) > pdMS_TO_TICKS(REQUEST_TIMEOUT_SECONDS * 1000))
 800068c:	f006 fc6e 	bl	8006f6c <xTaskGetTickCount>
 8000690:	4602      	mov	r2, r0
 8000692:	4b07      	ldr	r3, [pc, #28]	@ (80006b0 <checkTimeout+0x28>)
 8000694:	681b      	ldr	r3, [r3, #0]
 8000696:	1ad3      	subs	r3, r2, r3
 8000698:	f242 7210 	movw	r2, #10000	@ 0x2710
 800069c:	4293      	cmp	r3, r2
 800069e:	d905      	bls.n	80006ac <checkTimeout+0x24>
	{
		latest_answer = AT_ANSWER_ERROR;
 80006a0:	4b04      	ldr	r3, [pc, #16]	@ (80006b4 <checkTimeout+0x2c>)
 80006a2:	2201      	movs	r2, #1
 80006a4:	701a      	strb	r2, [r3, #0]
		at_status = AT_STATUS_DONE;
 80006a6:	4b04      	ldr	r3, [pc, #16]	@ (80006b8 <checkTimeout+0x30>)
 80006a8:	2202      	movs	r2, #2
 80006aa:	701a      	strb	r2, [r3, #0]
	}
}
 80006ac:	bf00      	nop
 80006ae:	bd80      	pop	{r7, pc}
 80006b0:	200000a8 	.word	0x200000a8
 80006b4:	20000000 	.word	0x20000000
 80006b8:	200000a4 	.word	0x200000a4

080006bc <ATSM_runRequest>:

ATAnswer ATSM_runRequest(const char* command)
{
 80006bc:	b580      	push	{r7, lr}
 80006be:	b082      	sub	sp, #8
 80006c0:	af00      	add	r7, sp, #0
 80006c2:	6078      	str	r0, [r7, #4]
	if(AT_STATUS_IDLE == at_status)
 80006c4:	4b0b      	ldr	r3, [pc, #44]	@ (80006f4 <ATSM_runRequest+0x38>)
 80006c6:	781b      	ldrb	r3, [r3, #0]
 80006c8:	2b00      	cmp	r3, #0
 80006ca:	d103      	bne.n	80006d4 <ATSM_runRequest+0x18>
	{
		startNewRequest(command);
 80006cc:	6878      	ldr	r0, [r7, #4]
 80006ce:	f7ff ffa7 	bl	8000620 <startNewRequest>
 80006d2:	e008      	b.n	80006e6 <ATSM_runRequest+0x2a>
	}
	else if(AT_STATUS_DONE == at_status)
 80006d4:	4b07      	ldr	r3, [pc, #28]	@ (80006f4 <ATSM_runRequest+0x38>)
 80006d6:	781b      	ldrb	r3, [r3, #0]
 80006d8:	2b02      	cmp	r3, #2
 80006da:	d102      	bne.n	80006e2 <ATSM_runRequest+0x26>
	{
		completeRequest();
 80006dc:	f7ff ffc8 	bl	8000670 <completeRequest>
 80006e0:	e001      	b.n	80006e6 <ATSM_runRequest+0x2a>
	}
	else
	{
		checkTimeout();
 80006e2:	f7ff ffd1 	bl	8000688 <checkTimeout>
	}
	return latest_answer;
 80006e6:	4b04      	ldr	r3, [pc, #16]	@ (80006f8 <ATSM_runRequest+0x3c>)
 80006e8:	781b      	ldrb	r3, [r3, #0]
}
 80006ea:	4618      	mov	r0, r3
 80006ec:	3708      	adds	r7, #8
 80006ee:	46bd      	mov	sp, r7
 80006f0:	bd80      	pop	{r7, pc}
 80006f2:	bf00      	nop
 80006f4:	200000a4 	.word	0x200000a4
 80006f8:	20000000 	.word	0x20000000

080006fc <parseReplyBuffer>:
//////////////////////////////////////////////////
//////////// CALLBACKS FROM IDLE UART ////////////
//////////////////////////////////////////////////

ATStatus parseReplyBuffer()
{
 80006fc:	b580      	push	{r7, lr}
 80006fe:	b0a2      	sub	sp, #136	@ 0x88
 8000700:	af00      	add	r7, sp, #0
	const char *p = (const char *)reply_buffer;
 8000702:	4b37      	ldr	r3, [pc, #220]	@ (80007e0 <parseReplyBuffer+0xe4>)
 8000704:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
	char line[128];
	while (*p != '\0')
 8000708:	e060      	b.n	80007cc <parseReplyBuffer+0xd0>
	{
		// extract one line (until \r or \n)
	    int i = 0;
 800070a:	2300      	movs	r3, #0
 800070c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
	    while (*p != '\0' && *p != '\n' && *p != '\r' && i < (int)(sizeof(line)-1)) {
 8000710:	e00e      	b.n	8000730 <parseReplyBuffer+0x34>
	    	line[i++] = *p++;
 8000712:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8000716:	1c53      	adds	r3, r2, #1
 8000718:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800071c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8000720:	1c59      	adds	r1, r3, #1
 8000722:	f8c7 1080 	str.w	r1, [r7, #128]	@ 0x80
 8000726:	7812      	ldrb	r2, [r2, #0]
 8000728:	3388      	adds	r3, #136	@ 0x88
 800072a:	443b      	add	r3, r7
 800072c:	f803 2c88 	strb.w	r2, [r3, #-136]
	    while (*p != '\0' && *p != '\n' && *p != '\r' && i < (int)(sizeof(line)-1)) {
 8000730:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8000734:	781b      	ldrb	r3, [r3, #0]
 8000736:	2b00      	cmp	r3, #0
 8000738:	d00d      	beq.n	8000756 <parseReplyBuffer+0x5a>
 800073a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800073e:	781b      	ldrb	r3, [r3, #0]
 8000740:	2b0a      	cmp	r3, #10
 8000742:	d008      	beq.n	8000756 <parseReplyBuffer+0x5a>
 8000744:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8000748:	781b      	ldrb	r3, [r3, #0]
 800074a:	2b0d      	cmp	r3, #13
 800074c:	d003      	beq.n	8000756 <parseReplyBuffer+0x5a>
 800074e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8000752:	2b7e      	cmp	r3, #126	@ 0x7e
 8000754:	dddd      	ble.n	8000712 <parseReplyBuffer+0x16>
	    }
	    line[i] = '\0';
 8000756:	463a      	mov	r2, r7
 8000758:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800075c:	4413      	add	r3, r2
 800075e:	2200      	movs	r2, #0
 8000760:	701a      	strb	r2, [r3, #0]

	    // skip CR/LF
	    while (*p == '\r' || *p == '\n')
 8000762:	e004      	b.n	800076e <parseReplyBuffer+0x72>
	    {
	    	p++;
 8000764:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8000768:	3301      	adds	r3, #1
 800076a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
	    while (*p == '\r' || *p == '\n')
 800076e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8000772:	781b      	ldrb	r3, [r3, #0]
 8000774:	2b0d      	cmp	r3, #13
 8000776:	d0f5      	beq.n	8000764 <parseReplyBuffer+0x68>
 8000778:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800077c:	781b      	ldrb	r3, [r3, #0]
 800077e:	2b0a      	cmp	r3, #10
 8000780:	d0f0      	beq.n	8000764 <parseReplyBuffer+0x68>
	    }

	    // ignore empty lines
	    if (i == 0)
 8000782:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8000786:	2b00      	cmp	r3, #0
 8000788:	d01f      	beq.n	80007ca <parseReplyBuffer+0xce>
	    {
	    	continue;
	    }

	    // check minimal match
	    if (strcmp(line, "OK") == 0)
 800078a:	463b      	mov	r3, r7
 800078c:	4915      	ldr	r1, [pc, #84]	@ (80007e4 <parseReplyBuffer+0xe8>)
 800078e:	4618      	mov	r0, r3
 8000790:	f7ff fd88 	bl	80002a4 <strcmp>
 8000794:	4603      	mov	r3, r0
 8000796:	2b00      	cmp	r3, #0
 8000798:	d107      	bne.n	80007aa <parseReplyBuffer+0xae>
	    {
			SEGGER_SYSVIEW_Print("Found line OK, setting latest_answer");
 800079a:	4813      	ldr	r0, [pc, #76]	@ (80007e8 <parseReplyBuffer+0xec>)
 800079c:	f00b f97e 	bl	800ba9c <SEGGER_SYSVIEW_Print>
	    	latest_answer = AT_ANSWER_OK;
 80007a0:	4b12      	ldr	r3, [pc, #72]	@ (80007ec <parseReplyBuffer+0xf0>)
 80007a2:	2202      	movs	r2, #2
 80007a4:	701a      	strb	r2, [r3, #0]
        	return AT_STATUS_DONE;
 80007a6:	2302      	movs	r3, #2
 80007a8:	e016      	b.n	80007d8 <parseReplyBuffer+0xdc>
	    }
	    if (strcmp(line, "ERROR") == 0)
 80007aa:	463b      	mov	r3, r7
 80007ac:	4910      	ldr	r1, [pc, #64]	@ (80007f0 <parseReplyBuffer+0xf4>)
 80007ae:	4618      	mov	r0, r3
 80007b0:	f7ff fd78 	bl	80002a4 <strcmp>
 80007b4:	4603      	mov	r3, r0
 80007b6:	2b00      	cmp	r3, #0
 80007b8:	d108      	bne.n	80007cc <parseReplyBuffer+0xd0>
	    {
			SEGGER_SYSVIEW_Print("Found line ERROR, setting latest_answer");
 80007ba:	480e      	ldr	r0, [pc, #56]	@ (80007f4 <parseReplyBuffer+0xf8>)
 80007bc:	f00b f96e 	bl	800ba9c <SEGGER_SYSVIEW_Print>
	    	latest_answer = AT_ANSWER_ERROR;
 80007c0:	4b0a      	ldr	r3, [pc, #40]	@ (80007ec <parseReplyBuffer+0xf0>)
 80007c2:	2201      	movs	r2, #1
 80007c4:	701a      	strb	r2, [r3, #0]
	        return AT_STATUS_DONE;
 80007c6:	2302      	movs	r3, #2
 80007c8:	e006      	b.n	80007d8 <parseReplyBuffer+0xdc>
	    	continue;
 80007ca:	bf00      	nop
	while (*p != '\0')
 80007cc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80007d0:	781b      	ldrb	r3, [r3, #0]
 80007d2:	2b00      	cmp	r3, #0
 80007d4:	d199      	bne.n	800070a <parseReplyBuffer+0xe>
	    }
	}
	return AT_STATUS_WAITING;
 80007d6:	2301      	movs	r3, #1
}
 80007d8:	4618      	mov	r0, r3
 80007da:	3788      	adds	r7, #136	@ 0x88
 80007dc:	46bd      	mov	sp, r7
 80007de:	bd80      	pop	{r7, pc}
 80007e0:	200000ac 	.word	0x200000ac
 80007e4:	0800be24 	.word	0x0800be24
 80007e8:	0800be28 	.word	0x0800be28
 80007ec:	20000000 	.word	0x20000000
 80007f0:	0800be50 	.word	0x0800be50
 80007f4:	0800be58 	.word	0x0800be58

080007f8 <ATSM_processNewData>:



void ATSM_processNewData()
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	af00      	add	r7, sp, #0
	SEGGER_SYSVIEW_PrintfHost("Process new data: %s", reply_buffer);
 80007fc:	490e      	ldr	r1, [pc, #56]	@ (8000838 <ATSM_processNewData+0x40>)
 80007fe:	480f      	ldr	r0, [pc, #60]	@ (800083c <ATSM_processNewData+0x44>)
 8000800:	f00b f924 	bl	800ba4c <SEGGER_SYSVIEW_PrintfHost>

	if(AT_STATUS_WAITING != at_status)
 8000804:	4b0e      	ldr	r3, [pc, #56]	@ (8000840 <ATSM_processNewData+0x48>)
 8000806:	781b      	ldrb	r3, [r3, #0]
 8000808:	2b01      	cmp	r3, #1
 800080a:	d009      	beq.n	8000820 <ATSM_processNewData+0x28>
	{
		SEGGER_SYSVIEW_Print("unexpected");
 800080c:	480d      	ldr	r0, [pc, #52]	@ (8000844 <ATSM_processNewData+0x4c>)
 800080e:	f00b f945 	bl	800ba9c <SEGGER_SYSVIEW_Print>
		++number_of_unexpected_communications;
 8000812:	4b0d      	ldr	r3, [pc, #52]	@ (8000848 <ATSM_processNewData+0x50>)
 8000814:	881b      	ldrh	r3, [r3, #0]
 8000816:	3301      	adds	r3, #1
 8000818:	b29a      	uxth	r2, r3
 800081a:	4b0b      	ldr	r3, [pc, #44]	@ (8000848 <ATSM_processNewData+0x50>)
 800081c:	801a      	strh	r2, [r3, #0]
	else
	{
		SEGGER_SYSVIEW_Print("expected");
		at_status = parseReplyBuffer();
	}
}
 800081e:	e008      	b.n	8000832 <ATSM_processNewData+0x3a>
		SEGGER_SYSVIEW_Print("expected");
 8000820:	480a      	ldr	r0, [pc, #40]	@ (800084c <ATSM_processNewData+0x54>)
 8000822:	f00b f93b 	bl	800ba9c <SEGGER_SYSVIEW_Print>
		at_status = parseReplyBuffer();
 8000826:	f7ff ff69 	bl	80006fc <parseReplyBuffer>
 800082a:	4603      	mov	r3, r0
 800082c:	461a      	mov	r2, r3
 800082e:	4b04      	ldr	r3, [pc, #16]	@ (8000840 <ATSM_processNewData+0x48>)
 8000830:	701a      	strb	r2, [r3, #0]
}
 8000832:	bf00      	nop
 8000834:	bd80      	pop	{r7, pc}
 8000836:	bf00      	nop
 8000838:	200000ac 	.word	0x200000ac
 800083c:	0800be80 	.word	0x0800be80
 8000840:	200000a4 	.word	0x200000a4
 8000844:	0800be98 	.word	0x0800be98
 8000848:	200004ae 	.word	0x200004ae
 800084c:	0800bea4 	.word	0x0800bea4

08000850 <ATSM_newRecievedData>:

void ATSM_newRecievedData(const uint8_t *data, uint16_t len)
{
 8000850:	b580      	push	{r7, lr}
 8000852:	b082      	sub	sp, #8
 8000854:	af00      	add	r7, sp, #0
 8000856:	6078      	str	r0, [r7, #4]
 8000858:	460b      	mov	r3, r1
 800085a:	807b      	strh	r3, [r7, #2]
	if(reply_len + len >= BUFFER_SIZE -1) // at least 1 termination char should be always present in the buffer
 800085c:	4b0d      	ldr	r3, [pc, #52]	@ (8000894 <ATSM_newRecievedData+0x44>)
 800085e:	881b      	ldrh	r3, [r3, #0]
 8000860:	461a      	mov	r2, r3
 8000862:	887b      	ldrh	r3, [r7, #2]
 8000864:	4413      	add	r3, r2
 8000866:	f240 32fe 	movw	r2, #1022	@ 0x3fe
 800086a:	4293      	cmp	r3, r2
 800086c:	dc0d      	bgt.n	800088a <ATSM_newRecievedData+0x3a>
	{
		// TODO: It happens constantly at the startup. A proper solution should be implemented
		return;
	}
	memcpy(reply_buffer, data, len);
 800086e:	887b      	ldrh	r3, [r7, #2]
 8000870:	461a      	mov	r2, r3
 8000872:	6879      	ldr	r1, [r7, #4]
 8000874:	4808      	ldr	r0, [pc, #32]	@ (8000898 <ATSM_newRecievedData+0x48>)
 8000876:	f00b fa65 	bl	800bd44 <memcpy>
	reply_len += len;
 800087a:	4b06      	ldr	r3, [pc, #24]	@ (8000894 <ATSM_newRecievedData+0x44>)
 800087c:	881a      	ldrh	r2, [r3, #0]
 800087e:	887b      	ldrh	r3, [r7, #2]
 8000880:	4413      	add	r3, r2
 8000882:	b29a      	uxth	r2, r3
 8000884:	4b03      	ldr	r3, [pc, #12]	@ (8000894 <ATSM_newRecievedData+0x44>)
 8000886:	801a      	strh	r2, [r3, #0]
 8000888:	e000      	b.n	800088c <ATSM_newRecievedData+0x3c>
		return;
 800088a:	bf00      	nop
}
 800088c:	3708      	adds	r7, #8
 800088e:	46bd      	mov	sp, r7
 8000890:	bd80      	pop	{r7, pc}
 8000892:	bf00      	nop
 8000894:	200004ac 	.word	0x200004ac
 8000898:	200000ac 	.word	0x200000ac

0800089c <initializeI2CMutexes>:
	[ROBOTTO_DEVICE_RIGHT_ENCODER] 	=	&i2c2_mutex,
	[ROBOTTO_DEVICE_IMU] 			=	&i2c1_mutex,
};

void initializeI2CMutexes()
{
 800089c:	b580      	push	{r7, lr}
 800089e:	af00      	add	r7, sp, #0
	i2c1_mutex = xSemaphoreCreateMutex();
 80008a0:	2001      	movs	r0, #1
 80008a2:	f005 faec 	bl	8005e7e <xQueueCreateMutex>
 80008a6:	4603      	mov	r3, r0
 80008a8:	4a04      	ldr	r2, [pc, #16]	@ (80008bc <initializeI2CMutexes+0x20>)
 80008aa:	6013      	str	r3, [r2, #0]
	i2c2_mutex = xSemaphoreCreateMutex();
 80008ac:	2001      	movs	r0, #1
 80008ae:	f005 fae6 	bl	8005e7e <xQueueCreateMutex>
 80008b2:	4603      	mov	r3, r0
 80008b4:	4a02      	ldr	r2, [pc, #8]	@ (80008c0 <initializeI2CMutexes+0x24>)
 80008b6:	6013      	str	r3, [r2, #0]
}
 80008b8:	bf00      	nop
 80008ba:	bd80      	pop	{r7, pc}
 80008bc:	200004b0 	.word	0x200004b0
 80008c0:	200004b4 	.word	0x200004b4

080008c4 <performInitSteps>:
static const size_t NUMBER_OF_INITIALIZATION_STEPS =
    sizeof(init_commands) / sizeof(init_commands[0]);


NetworkInitializationStatus performInitSteps()
{
 80008c4:	b580      	push	{r7, lr}
 80008c6:	b082      	sub	sp, #8
 80008c8:	af00      	add	r7, sp, #0
	static uint8_t current_command_index = 0;
	static uint8_t command_repetition = 0;

	NetworkInitializationStatus next_status = NET_INIT_IN_PROGRESS;
 80008ca:	2301      	movs	r3, #1
 80008cc:	71fb      	strb	r3, [r7, #7]

	SEGGER_SYSVIEW_PrintfHost("Initialization command index %u, %s", current_command_index, init_commands[current_command_index]);
 80008ce:	4b28      	ldr	r3, [pc, #160]	@ (8000970 <performInitSteps+0xac>)
 80008d0:	781b      	ldrb	r3, [r3, #0]
 80008d2:	4619      	mov	r1, r3
 80008d4:	4b26      	ldr	r3, [pc, #152]	@ (8000970 <performInitSteps+0xac>)
 80008d6:	781b      	ldrb	r3, [r3, #0]
 80008d8:	461a      	mov	r2, r3
 80008da:	4b26      	ldr	r3, [pc, #152]	@ (8000974 <performInitSteps+0xb0>)
 80008dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80008e0:	461a      	mov	r2, r3
 80008e2:	4825      	ldr	r0, [pc, #148]	@ (8000978 <performInitSteps+0xb4>)
 80008e4:	f00b f8b2 	bl	800ba4c <SEGGER_SYSVIEW_PrintfHost>
	if(current_command_index >= NUMBER_OF_INITIALIZATION_STEPS)
 80008e8:	4b21      	ldr	r3, [pc, #132]	@ (8000970 <performInitSteps+0xac>)
 80008ea:	781b      	ldrb	r3, [r3, #0]
 80008ec:	461a      	mov	r2, r3
 80008ee:	2307      	movs	r3, #7
 80008f0:	429a      	cmp	r2, r3
 80008f2:	d302      	bcc.n	80008fa <performInitSteps+0x36>
	{
		next_status = NET_INIT_SUCCESS;
 80008f4:	2302      	movs	r3, #2
 80008f6:	71fb      	strb	r3, [r7, #7]
 80008f8:	e035      	b.n	8000966 <performInitSteps+0xa2>
	}
	else
	{
		ATAnswer answer = ATSM_runRequest(init_commands[current_command_index]);
 80008fa:	4b1d      	ldr	r3, [pc, #116]	@ (8000970 <performInitSteps+0xac>)
 80008fc:	781b      	ldrb	r3, [r3, #0]
 80008fe:	461a      	mov	r2, r3
 8000900:	4b1c      	ldr	r3, [pc, #112]	@ (8000974 <performInitSteps+0xb0>)
 8000902:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000906:	4618      	mov	r0, r3
 8000908:	f7ff fed8 	bl	80006bc <ATSM_runRequest>
 800090c:	4603      	mov	r3, r0
 800090e:	71bb      	strb	r3, [r7, #6]
		if(AT_ANSWER_OK == answer)
 8000910:	79bb      	ldrb	r3, [r7, #6]
 8000912:	2b02      	cmp	r3, #2
 8000914:	d10c      	bne.n	8000930 <performInitSteps+0x6c>
		{
			SEGGER_SYSVIEW_Print("Request Complete OK");
 8000916:	4819      	ldr	r0, [pc, #100]	@ (800097c <performInitSteps+0xb8>)
 8000918:	f00b f8c0 	bl	800ba9c <SEGGER_SYSVIEW_Print>
			++current_command_index;
 800091c:	4b14      	ldr	r3, [pc, #80]	@ (8000970 <performInitSteps+0xac>)
 800091e:	781b      	ldrb	r3, [r3, #0]
 8000920:	3301      	adds	r3, #1
 8000922:	b2da      	uxtb	r2, r3
 8000924:	4b12      	ldr	r3, [pc, #72]	@ (8000970 <performInitSteps+0xac>)
 8000926:	701a      	strb	r2, [r3, #0]
			command_repetition = 0;
 8000928:	4b15      	ldr	r3, [pc, #84]	@ (8000980 <performInitSteps+0xbc>)
 800092a:	2200      	movs	r2, #0
 800092c:	701a      	strb	r2, [r3, #0]
 800092e:	e01a      	b.n	8000966 <performInitSteps+0xa2>
		}
		else if(AT_ANSWER_ERROR == answer)
 8000930:	79bb      	ldrb	r3, [r7, #6]
 8000932:	2b01      	cmp	r3, #1
 8000934:	d117      	bne.n	8000966 <performInitSteps+0xa2>
		{
			SEGGER_SYSVIEW_Print("Request Complete ERROR");
 8000936:	4813      	ldr	r0, [pc, #76]	@ (8000984 <performInitSteps+0xc0>)
 8000938:	f00b f8b0 	bl	800ba9c <SEGGER_SYSVIEW_Print>
			if(command_repetition < MAX_COMMAND_REPETITIONS)
 800093c:	4b10      	ldr	r3, [pc, #64]	@ (8000980 <performInitSteps+0xbc>)
 800093e:	781b      	ldrb	r3, [r3, #0]
 8000940:	2b02      	cmp	r3, #2
 8000942:	d806      	bhi.n	8000952 <performInitSteps+0x8e>
			{
				++command_repetition;
 8000944:	4b0e      	ldr	r3, [pc, #56]	@ (8000980 <performInitSteps+0xbc>)
 8000946:	781b      	ldrb	r3, [r3, #0]
 8000948:	3301      	adds	r3, #1
 800094a:	b2da      	uxtb	r2, r3
 800094c:	4b0c      	ldr	r3, [pc, #48]	@ (8000980 <performInitSteps+0xbc>)
 800094e:	701a      	strb	r2, [r3, #0]
 8000950:	e009      	b.n	8000966 <performInitSteps+0xa2>
			}
			else
			{
				error_description = init_commands[current_command_index];
 8000952:	4b07      	ldr	r3, [pc, #28]	@ (8000970 <performInitSteps+0xac>)
 8000954:	781b      	ldrb	r3, [r3, #0]
 8000956:	461a      	mov	r2, r3
 8000958:	4b06      	ldr	r3, [pc, #24]	@ (8000974 <performInitSteps+0xb0>)
 800095a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800095e:	4a0a      	ldr	r2, [pc, #40]	@ (8000988 <performInitSteps+0xc4>)
 8000960:	6013      	str	r3, [r2, #0]
				next_status = NET_INIT_ERROR;
 8000962:	2303      	movs	r3, #3
 8000964:	71fb      	strb	r3, [r7, #7]
			}
		}
	}
	return next_status;
 8000966:	79fb      	ldrb	r3, [r7, #7]
}
 8000968:	4618      	mov	r0, r3
 800096a:	3708      	adds	r7, #8
 800096c:	46bd      	mov	sp, r7
 800096e:	bd80      	pop	{r7, pc}
 8000970:	200004bd 	.word	0x200004bd
 8000974:	20000004 	.word	0x20000004
 8000978:	0800bf74 	.word	0x0800bf74
 800097c:	0800bf98 	.word	0x0800bf98
 8000980:	200004be 	.word	0x200004be
 8000984:	0800bfac 	.word	0x0800bfac
 8000988:	200004b8 	.word	0x200004b8

0800098c <initNetworkCommunication>:


NetworkInitializationStatus initNetworkCommunication()
{
 800098c:	b580      	push	{r7, lr}
 800098e:	af00      	add	r7, sp, #0
	if(NET_INIT_IDLE == network_initialization_status)
 8000990:	4b0d      	ldr	r3, [pc, #52]	@ (80009c8 <initNetworkCommunication+0x3c>)
 8000992:	781b      	ldrb	r3, [r3, #0]
 8000994:	2b00      	cmp	r3, #0
 8000996:	d108      	bne.n	80009aa <initNetworkCommunication+0x1e>
	{
		SEGGER_SYSVIEW_Print("Activate UART");
 8000998:	480c      	ldr	r0, [pc, #48]	@ (80009cc <initNetworkCommunication+0x40>)
 800099a:	f00b f87f 	bl	800ba9c <SEGGER_SYSVIEW_Print>
		ESP_UART_RxInit();
 800099e:	f000 f867 	bl	8000a70 <ESP_UART_RxInit>
		network_initialization_status = NET_INIT_IN_PROGRESS;
 80009a2:	4b09      	ldr	r3, [pc, #36]	@ (80009c8 <initNetworkCommunication+0x3c>)
 80009a4:	2201      	movs	r2, #1
 80009a6:	701a      	strb	r2, [r3, #0]
 80009a8:	e009      	b.n	80009be <initNetworkCommunication+0x32>
	}
	else if(NET_INIT_IN_PROGRESS == network_initialization_status)
 80009aa:	4b07      	ldr	r3, [pc, #28]	@ (80009c8 <initNetworkCommunication+0x3c>)
 80009ac:	781b      	ldrb	r3, [r3, #0]
 80009ae:	2b01      	cmp	r3, #1
 80009b0:	d105      	bne.n	80009be <initNetworkCommunication+0x32>
	{
		network_initialization_status = performInitSteps();
 80009b2:	f7ff ff87 	bl	80008c4 <performInitSteps>
 80009b6:	4603      	mov	r3, r0
 80009b8:	461a      	mov	r2, r3
 80009ba:	4b03      	ldr	r3, [pc, #12]	@ (80009c8 <initNetworkCommunication+0x3c>)
 80009bc:	701a      	strb	r2, [r3, #0]
	}
	return network_initialization_status;
 80009be:	4b02      	ldr	r3, [pc, #8]	@ (80009c8 <initNetworkCommunication+0x3c>)
 80009c0:	781b      	ldrb	r3, [r3, #0]
}
 80009c2:	4618      	mov	r0, r3
 80009c4:	bd80      	pop	{r7, pc}
 80009c6:	bf00      	nop
 80009c8:	200004bc 	.word	0x200004bc
 80009cc:	0800bfc4 	.word	0x0800bfc4

080009d0 <parseNewDataIfAny>:


void parseNewDataIfAny()
{
 80009d0:	b580      	push	{r7, lr}
 80009d2:	af00      	add	r7, sp, #0
	ESP_UART_fetchAndParseNewData();
 80009d4:	f000 f85a 	bl	8000a8c <ESP_UART_fetchAndParseNewData>
}
 80009d8:	bf00      	nop
 80009da:	bd80      	pop	{r7, pc}

080009dc <getError>:

const char* getError()
{
 80009dc:	b480      	push	{r7}
 80009de:	af00      	add	r7, sp, #0
	return error_description;
 80009e0:	4b03      	ldr	r3, [pc, #12]	@ (80009f0 <getError+0x14>)
 80009e2:	681b      	ldr	r3, [r3, #0]
}
 80009e4:	4618      	mov	r0, r3
 80009e6:	46bd      	mov	sp, r7
 80009e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop
 80009f0:	200004b8 	.word	0x200004b8

080009f4 <UART4_IRQHandler>:

uint8_t esp_uart_dma_rx_buf[ESP_UART_DMA_RX_BUF_SIZE];


void UART4_IRQHandler()
{
 80009f4:	b580      	push	{r7, lr}
 80009f6:	af00      	add	r7, sp, #0
    HAL_UART_IRQHandler(&H_UART_ESP);
 80009f8:	4802      	ldr	r0, [pc, #8]	@ (8000a04 <UART4_IRQHandler+0x10>)
 80009fa:	f003 fce5 	bl	80043c8 <HAL_UART_IRQHandler>
}
 80009fe:	bf00      	nop
 8000a00:	bd80      	pop	{r7, pc}
 8000a02:	bf00      	nop
 8000a04:	20000db4 	.word	0x20000db4

08000a08 <HAL_UARTEx_RxEventCallback>:

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	b084      	sub	sp, #16
 8000a0c:	af00      	add	r7, sp, #0
 8000a0e:	6078      	str	r0, [r7, #4]
 8000a10:	460b      	mov	r3, r1
 8000a12:	807b      	strh	r3, [r7, #2]
	if (huart != &H_UART_ESP)
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	4a13      	ldr	r2, [pc, #76]	@ (8000a64 <HAL_UARTEx_RxEventCallback+0x5c>)
 8000a18:	4293      	cmp	r3, r2
 8000a1a:	d11e      	bne.n	8000a5a <HAL_UARTEx_RxEventCallback+0x52>
	{
		return;
	}

    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8000a1c:	2300      	movs	r3, #0
 8000a1e:	60fb      	str	r3, [r7, #12]
    if (communication_manager_handles != NULL)
 8000a20:	4b11      	ldr	r3, [pc, #68]	@ (8000a68 <HAL_UARTEx_RxEventCallback+0x60>)
 8000a22:	681b      	ldr	r3, [r3, #0]
 8000a24:	2b00      	cmp	r3, #0
 8000a26:	d007      	beq.n	8000a38 <HAL_UARTEx_RxEventCallback+0x30>
    {
       vTaskNotifyGiveFromISR(communication_manager_handles, &xHigherPriorityTaskWoken);
 8000a28:	4b0f      	ldr	r3, [pc, #60]	@ (8000a68 <HAL_UARTEx_RxEventCallback+0x60>)
 8000a2a:	681b      	ldr	r3, [r3, #0]
 8000a2c:	f107 020c 	add.w	r2, r7, #12
 8000a30:	2100      	movs	r1, #0
 8000a32:	4618      	mov	r0, r3
 8000a34:	f007 f84c 	bl	8007ad0 <vTaskGenericNotifyGiveFromISR>
    }
    portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8000a38:	68fb      	ldr	r3, [r7, #12]
 8000a3a:	2b00      	cmp	r3, #0
 8000a3c:	d00a      	beq.n	8000a54 <HAL_UARTEx_RxEventCallback+0x4c>
 8000a3e:	f00a fd1d 	bl	800b47c <SEGGER_SYSVIEW_RecordExitISRToScheduler>
 8000a42:	4b0a      	ldr	r3, [pc, #40]	@ (8000a6c <HAL_UARTEx_RxEventCallback+0x64>)
 8000a44:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000a48:	601a      	str	r2, [r3, #0]
 8000a4a:	f3bf 8f4f 	dsb	sy
 8000a4e:	f3bf 8f6f 	isb	sy
 8000a52:	e003      	b.n	8000a5c <HAL_UARTEx_RxEventCallback+0x54>
 8000a54:	f00a fcf6 	bl	800b444 <SEGGER_SYSVIEW_RecordExitISR>
 8000a58:	e000      	b.n	8000a5c <HAL_UARTEx_RxEventCallback+0x54>
		return;
 8000a5a:	bf00      	nop
}
 8000a5c:	3710      	adds	r7, #16
 8000a5e:	46bd      	mov	sp, r7
 8000a60:	bd80      	pop	{r7, pc}
 8000a62:	bf00      	nop
 8000a64:	20000db4 	.word	0x20000db4
 8000a68:	20000f20 	.word	0x20000f20
 8000a6c:	e000ed04 	.word	0xe000ed04

08000a70 <ESP_UART_RxInit>:


void ESP_UART_RxInit()
{
 8000a70:	b580      	push	{r7, lr}
 8000a72:	af00      	add	r7, sp, #0
	HAL_UARTEx_ReceiveToIdle_DMA(&H_UART_ESP, esp_uart_dma_rx_buf, ESP_UART_DMA_RX_BUF_SIZE);
 8000a74:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000a78:	4902      	ldr	r1, [pc, #8]	@ (8000a84 <ESP_UART_RxInit+0x14>)
 8000a7a:	4803      	ldr	r0, [pc, #12]	@ (8000a88 <ESP_UART_RxInit+0x18>)
 8000a7c:	f003 fc4a 	bl	8004314 <HAL_UARTEx_ReceiveToIdle_DMA>
}
 8000a80:	bf00      	nop
 8000a82:	bd80      	pop	{r7, pc}
 8000a84:	200004c0 	.word	0x200004c0
 8000a88:	20000db4 	.word	0x20000db4

08000a8c <ESP_UART_fetchAndParseNewData>:


void ESP_UART_fetchAndParseNewData()
{
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	b082      	sub	sp, #8
 8000a90:	af00      	add	r7, sp, #0
	static uint16_t tail_ptr = 0;
	uint16_t head_ptr = ESP_UART_DMA_RX_BUF_SIZE - __HAL_DMA_GET_COUNTER(H_UART_ESP.hdmarx);
 8000a92:	4b23      	ldr	r3, [pc, #140]	@ (8000b20 <ESP_UART_fetchAndParseNewData+0x94>)
 8000a94:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000a96:	681b      	ldr	r3, [r3, #0]
 8000a98:	685b      	ldr	r3, [r3, #4]
 8000a9a:	b29b      	uxth	r3, r3
 8000a9c:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
 8000aa0:	80fb      	strh	r3, [r7, #6]

	if (head_ptr == tail_ptr)
 8000aa2:	4b20      	ldr	r3, [pc, #128]	@ (8000b24 <ESP_UART_fetchAndParseNewData+0x98>)
 8000aa4:	881b      	ldrh	r3, [r3, #0]
 8000aa6:	88fa      	ldrh	r2, [r7, #6]
 8000aa8:	429a      	cmp	r2, r3
 8000aaa:	d103      	bne.n	8000ab4 <ESP_UART_fetchAndParseNewData+0x28>
	{
		SEGGER_SYSVIEW_Print("No new data");
 8000aac:	481e      	ldr	r0, [pc, #120]	@ (8000b28 <ESP_UART_fetchAndParseNewData+0x9c>)
 8000aae:	f00a fff5 	bl	800ba9c <SEGGER_SYSVIEW_Print>
		return;
 8000ab2:	e032      	b.n	8000b1a <ESP_UART_fetchAndParseNewData+0x8e>
	}

	SEGGER_SYSVIEW_Print("New data!");
 8000ab4:	481d      	ldr	r0, [pc, #116]	@ (8000b2c <ESP_UART_fetchAndParseNewData+0xa0>)
 8000ab6:	f00a fff1 	bl	800ba9c <SEGGER_SYSVIEW_Print>
	if (head_ptr > tail_ptr)
 8000aba:	4b1a      	ldr	r3, [pc, #104]	@ (8000b24 <ESP_UART_fetchAndParseNewData+0x98>)
 8000abc:	881b      	ldrh	r3, [r3, #0]
 8000abe:	88fa      	ldrh	r2, [r7, #6]
 8000ac0:	429a      	cmp	r2, r3
 8000ac2:	d90f      	bls.n	8000ae4 <ESP_UART_fetchAndParseNewData+0x58>
	{
		uint16_t new_data_length = head_ptr - tail_ptr;
 8000ac4:	4b17      	ldr	r3, [pc, #92]	@ (8000b24 <ESP_UART_fetchAndParseNewData+0x98>)
 8000ac6:	881b      	ldrh	r3, [r3, #0]
 8000ac8:	88fa      	ldrh	r2, [r7, #6]
 8000aca:	1ad3      	subs	r3, r2, r3
 8000acc:	803b      	strh	r3, [r7, #0]
		ATSM_newRecievedData(&esp_uart_dma_rx_buf[tail_ptr], new_data_length);
 8000ace:	4b15      	ldr	r3, [pc, #84]	@ (8000b24 <ESP_UART_fetchAndParseNewData+0x98>)
 8000ad0:	881b      	ldrh	r3, [r3, #0]
 8000ad2:	461a      	mov	r2, r3
 8000ad4:	4b16      	ldr	r3, [pc, #88]	@ (8000b30 <ESP_UART_fetchAndParseNewData+0xa4>)
 8000ad6:	4413      	add	r3, r2
 8000ad8:	883a      	ldrh	r2, [r7, #0]
 8000ada:	4611      	mov	r1, r2
 8000adc:	4618      	mov	r0, r3
 8000ade:	f7ff feb7 	bl	8000850 <ATSM_newRecievedData>
 8000ae2:	e015      	b.n	8000b10 <ESP_UART_fetchAndParseNewData+0x84>
	}
	else
	{
		uint16_t len1 = ESP_UART_DMA_RX_BUF_SIZE - tail_ptr;
 8000ae4:	4b0f      	ldr	r3, [pc, #60]	@ (8000b24 <ESP_UART_fetchAndParseNewData+0x98>)
 8000ae6:	881b      	ldrh	r3, [r3, #0]
 8000ae8:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
 8000aec:	80bb      	strh	r3, [r7, #4]
		ATSM_newRecievedData(&esp_uart_dma_rx_buf[tail_ptr], len1);
 8000aee:	4b0d      	ldr	r3, [pc, #52]	@ (8000b24 <ESP_UART_fetchAndParseNewData+0x98>)
 8000af0:	881b      	ldrh	r3, [r3, #0]
 8000af2:	461a      	mov	r2, r3
 8000af4:	4b0e      	ldr	r3, [pc, #56]	@ (8000b30 <ESP_UART_fetchAndParseNewData+0xa4>)
 8000af6:	4413      	add	r3, r2
 8000af8:	88ba      	ldrh	r2, [r7, #4]
 8000afa:	4611      	mov	r1, r2
 8000afc:	4618      	mov	r0, r3
 8000afe:	f7ff fea7 	bl	8000850 <ATSM_newRecievedData>

	    uint16_t len2 = head_ptr;
 8000b02:	88fb      	ldrh	r3, [r7, #6]
 8000b04:	807b      	strh	r3, [r7, #2]
	    ATSM_newRecievedData(&esp_uart_dma_rx_buf[0], len2);
 8000b06:	887b      	ldrh	r3, [r7, #2]
 8000b08:	4619      	mov	r1, r3
 8000b0a:	4809      	ldr	r0, [pc, #36]	@ (8000b30 <ESP_UART_fetchAndParseNewData+0xa4>)
 8000b0c:	f7ff fea0 	bl	8000850 <ATSM_newRecievedData>
	}

	ATSM_processNewData();
 8000b10:	f7ff fe72 	bl	80007f8 <ATSM_processNewData>

	tail_ptr = head_ptr;
 8000b14:	4a03      	ldr	r2, [pc, #12]	@ (8000b24 <ESP_UART_fetchAndParseNewData+0x98>)
 8000b16:	88fb      	ldrh	r3, [r7, #6]
 8000b18:	8013      	strh	r3, [r2, #0]
}
 8000b1a:	3708      	adds	r7, #8
 8000b1c:	46bd      	mov	sp, r7
 8000b1e:	bd80      	pop	{r7, pc}
 8000b20:	20000db4 	.word	0x20000db4
 8000b24:	200008c0 	.word	0x200008c0
 8000b28:	0800bfd4 	.word	0x0800bfd4
 8000b2c:	0800bfe0 	.word	0x0800bfe0
 8000b30:	200004c0 	.word	0x200004c0

08000b34 <SendMessage>:
static bool complete = true;



RobottoErrorCode SendMessage(const char* message)
{
 8000b34:	b580      	push	{r7, lr}
 8000b36:	b084      	sub	sp, #16
 8000b38:	af00      	add	r7, sp, #0
 8000b3a:	6078      	str	r0, [r7, #4]
	const unsigned int size = strlen(message);
 8000b3c:	6878      	ldr	r0, [r7, #4]
 8000b3e:	f7ff fbbb 	bl	80002b8 <strlen>
 8000b42:	60f8      	str	r0, [r7, #12]

	if (false == complete || NULL == message || size+1 > ESP_UART_DMA_TX_BUF_SIZE)
 8000b44:	4b18      	ldr	r3, [pc, #96]	@ (8000ba8 <SendMessage+0x74>)
 8000b46:	781b      	ldrb	r3, [r3, #0]
 8000b48:	f083 0301 	eor.w	r3, r3, #1
 8000b4c:	b2db      	uxtb	r3, r3
 8000b4e:	2b00      	cmp	r3, #0
 8000b50:	d107      	bne.n	8000b62 <SendMessage+0x2e>
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	2b00      	cmp	r3, #0
 8000b56:	d004      	beq.n	8000b62 <SendMessage+0x2e>
 8000b58:	68fb      	ldr	r3, [r7, #12]
 8000b5a:	3301      	adds	r3, #1
 8000b5c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000b60:	d901      	bls.n	8000b66 <SendMessage+0x32>
	{
		return ROBOTTO_ERROR;
 8000b62:	2301      	movs	r3, #1
 8000b64:	e01b      	b.n	8000b9e <SendMessage+0x6a>
	}
	memcpy(esp_uart_dma_tx_buf, (const uint8_t*)message, size);
 8000b66:	68fa      	ldr	r2, [r7, #12]
 8000b68:	6879      	ldr	r1, [r7, #4]
 8000b6a:	4810      	ldr	r0, [pc, #64]	@ (8000bac <SendMessage+0x78>)
 8000b6c:	f00b f8ea 	bl	800bd44 <memcpy>

	// TODO: this is here only to simplify code, but it should be done in at_state_machine
	esp_uart_dma_tx_buf[size] = '\n';
 8000b70:	4a0e      	ldr	r2, [pc, #56]	@ (8000bac <SendMessage+0x78>)
 8000b72:	68fb      	ldr	r3, [r7, #12]
 8000b74:	4413      	add	r3, r2
 8000b76:	220a      	movs	r2, #10
 8000b78:	701a      	strb	r2, [r3, #0]
	esp_uart_dma_tx_buf[size+1] = '\r';
 8000b7a:	68fb      	ldr	r3, [r7, #12]
 8000b7c:	3301      	adds	r3, #1
 8000b7e:	4a0b      	ldr	r2, [pc, #44]	@ (8000bac <SendMessage+0x78>)
 8000b80:	210d      	movs	r1, #13
 8000b82:	54d1      	strb	r1, [r2, r3]

	complete = false;
 8000b84:	4b08      	ldr	r3, [pc, #32]	@ (8000ba8 <SendMessage+0x74>)
 8000b86:	2200      	movs	r2, #0
 8000b88:	701a      	strb	r2, [r3, #0]

	HAL_UART_Transmit_DMA(&H_UART_ESP, esp_uart_dma_tx_buf, size+1);
 8000b8a:	68fb      	ldr	r3, [r7, #12]
 8000b8c:	b29b      	uxth	r3, r3
 8000b8e:	3301      	adds	r3, #1
 8000b90:	b29b      	uxth	r3, r3
 8000b92:	461a      	mov	r2, r3
 8000b94:	4905      	ldr	r1, [pc, #20]	@ (8000bac <SendMessage+0x78>)
 8000b96:	4806      	ldr	r0, [pc, #24]	@ (8000bb0 <SendMessage+0x7c>)
 8000b98:	f003 fb40 	bl	800421c <HAL_UART_Transmit_DMA>
	return ROBOTTO_OK;
 8000b9c:	2300      	movs	r3, #0
}
 8000b9e:	4618      	mov	r0, r3
 8000ba0:	3710      	adds	r7, #16
 8000ba2:	46bd      	mov	sp, r7
 8000ba4:	bd80      	pop	{r7, pc}
 8000ba6:	bf00      	nop
 8000ba8:	20000020 	.word	0x20000020
 8000bac:	200008c4 	.word	0x200008c4
 8000bb0:	20000db4 	.word	0x20000db4

08000bb4 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 8000bb4:	b480      	push	{r7}
 8000bb6:	b083      	sub	sp, #12
 8000bb8:	af00      	add	r7, sp, #0
 8000bba:	6078      	str	r0, [r7, #4]
    if (huart != &H_UART_ESP)
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	4a06      	ldr	r2, [pc, #24]	@ (8000bd8 <HAL_UART_TxCpltCallback+0x24>)
 8000bc0:	4293      	cmp	r3, r2
 8000bc2:	d103      	bne.n	8000bcc <HAL_UART_TxCpltCallback+0x18>
    {
    	return;
    }

    complete = true;
 8000bc4:	4b05      	ldr	r3, [pc, #20]	@ (8000bdc <HAL_UART_TxCpltCallback+0x28>)
 8000bc6:	2201      	movs	r2, #1
 8000bc8:	701a      	strb	r2, [r3, #0]
 8000bca:	e000      	b.n	8000bce <HAL_UART_TxCpltCallback+0x1a>
    	return;
 8000bcc:	bf00      	nop
}
 8000bce:	370c      	adds	r7, #12
 8000bd0:	46bd      	mov	sp, r7
 8000bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd6:	4770      	bx	lr
 8000bd8:	20000db4 	.word	0x20000db4
 8000bdc:	20000020 	.word	0x20000020

08000be0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000be4:	f000 fd5e 	bl	80016a4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000be8:	f000 f81a 	bl	8000c20 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  traceSTART();
 8000bec:	f008 ffda 	bl	8009ba4 <SEGGER_SYSVIEW_Conf>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000bf0:	f000 f9de 	bl	8000fb0 <MX_GPIO_Init>
  MX_DMA_Init();
 8000bf4:	f000 f9b4 	bl	8000f60 <MX_DMA_Init>
  MX_TIM1_Init();
 8000bf8:	f000 f8dc 	bl	8000db4 <MX_TIM1_Init>
  MX_I2C1_Init();
 8000bfc:	f000 f87e 	bl	8000cfc <MX_I2C1_Init>
  MX_I2C2_Init();
 8000c00:	f000 f8aa 	bl	8000d58 <MX_I2C2_Init>
  MX_UART4_Init();
 8000c04:	f000 f982 	bl	8000f0c <MX_UART4_Init>
  /* USER CODE BEGIN 2 */

	if (setupRobotto() != ROBOTTO_OK)
 8000c08:	f004 fef0 	bl	80059ec <setupRobotto>
 8000c0c:	4603      	mov	r3, r0
 8000c0e:	2b00      	cmp	r3, #0
 8000c10:	d001      	beq.n	8000c16 <main+0x36>
	{
		Error_Handler();
 8000c12:	f000 fa6b 	bl	80010ec <Error_Handler>
	}

	vTaskStartScheduler();
 8000c16:	f006 f829 	bl	8006c6c <vTaskStartScheduler>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
 8000c1a:	bf00      	nop
 8000c1c:	e7fd      	b.n	8000c1a <main+0x3a>
	...

08000c20 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c20:	b580      	push	{r7, lr}
 8000c22:	b094      	sub	sp, #80	@ 0x50
 8000c24:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c26:	f107 031c 	add.w	r3, r7, #28
 8000c2a:	2234      	movs	r2, #52	@ 0x34
 8000c2c:	2100      	movs	r1, #0
 8000c2e:	4618      	mov	r0, r3
 8000c30:	f00a fffc 	bl	800bc2c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c34:	f107 0308 	add.w	r3, r7, #8
 8000c38:	2200      	movs	r2, #0
 8000c3a:	601a      	str	r2, [r3, #0]
 8000c3c:	605a      	str	r2, [r3, #4]
 8000c3e:	609a      	str	r2, [r3, #8]
 8000c40:	60da      	str	r2, [r3, #12]
 8000c42:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c44:	2300      	movs	r3, #0
 8000c46:	607b      	str	r3, [r7, #4]
 8000c48:	4b2a      	ldr	r3, [pc, #168]	@ (8000cf4 <SystemClock_Config+0xd4>)
 8000c4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c4c:	4a29      	ldr	r2, [pc, #164]	@ (8000cf4 <SystemClock_Config+0xd4>)
 8000c4e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000c52:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c54:	4b27      	ldr	r3, [pc, #156]	@ (8000cf4 <SystemClock_Config+0xd4>)
 8000c56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c58:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c5c:	607b      	str	r3, [r7, #4]
 8000c5e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000c60:	2300      	movs	r3, #0
 8000c62:	603b      	str	r3, [r7, #0]
 8000c64:	4b24      	ldr	r3, [pc, #144]	@ (8000cf8 <SystemClock_Config+0xd8>)
 8000c66:	681b      	ldr	r3, [r3, #0]
 8000c68:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000c6c:	4a22      	ldr	r2, [pc, #136]	@ (8000cf8 <SystemClock_Config+0xd8>)
 8000c6e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000c72:	6013      	str	r3, [r2, #0]
 8000c74:	4b20      	ldr	r3, [pc, #128]	@ (8000cf8 <SystemClock_Config+0xd8>)
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000c7c:	603b      	str	r3, [r7, #0]
 8000c7e:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000c80:	2302      	movs	r3, #2
 8000c82:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000c84:	2301      	movs	r3, #1
 8000c86:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000c88:	2310      	movs	r3, #16
 8000c8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c8c:	2302      	movs	r3, #2
 8000c8e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000c90:	2300      	movs	r3, #0
 8000c92:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000c94:	2310      	movs	r3, #16
 8000c96:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000c98:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000c9c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000c9e:	2304      	movs	r3, #4
 8000ca0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000ca2:	2302      	movs	r3, #2
 8000ca4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000ca6:	2302      	movs	r3, #2
 8000ca8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000caa:	f107 031c 	add.w	r3, r7, #28
 8000cae:	4618      	mov	r0, r3
 8000cb0:	f002 f838 	bl	8002d24 <HAL_RCC_OscConfig>
 8000cb4:	4603      	mov	r3, r0
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	d001      	beq.n	8000cbe <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000cba:	f000 fa17 	bl	80010ec <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000cbe:	230f      	movs	r3, #15
 8000cc0:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000cc2:	2302      	movs	r3, #2
 8000cc4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000cc6:	2300      	movs	r3, #0
 8000cc8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000cca:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000cce:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000cd0:	2300      	movs	r3, #0
 8000cd2:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000cd4:	f107 0308 	add.w	r3, r7, #8
 8000cd8:	2102      	movs	r1, #2
 8000cda:	4618      	mov	r0, r3
 8000cdc:	f001 fd2c 	bl	8002738 <HAL_RCC_ClockConfig>
 8000ce0:	4603      	mov	r3, r0
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	d001      	beq.n	8000cea <SystemClock_Config+0xca>
  {
    Error_Handler();
 8000ce6:	f000 fa01 	bl	80010ec <Error_Handler>
  }
}
 8000cea:	bf00      	nop
 8000cec:	3750      	adds	r7, #80	@ 0x50
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	bd80      	pop	{r7, pc}
 8000cf2:	bf00      	nop
 8000cf4:	40023800 	.word	0x40023800
 8000cf8:	40007000 	.word	0x40007000

08000cfc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000d00:	4b12      	ldr	r3, [pc, #72]	@ (8000d4c <MX_I2C1_Init+0x50>)
 8000d02:	4a13      	ldr	r2, [pc, #76]	@ (8000d50 <MX_I2C1_Init+0x54>)
 8000d04:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000d06:	4b11      	ldr	r3, [pc, #68]	@ (8000d4c <MX_I2C1_Init+0x50>)
 8000d08:	4a12      	ldr	r2, [pc, #72]	@ (8000d54 <MX_I2C1_Init+0x58>)
 8000d0a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000d0c:	4b0f      	ldr	r3, [pc, #60]	@ (8000d4c <MX_I2C1_Init+0x50>)
 8000d0e:	2200      	movs	r2, #0
 8000d10:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000d12:	4b0e      	ldr	r3, [pc, #56]	@ (8000d4c <MX_I2C1_Init+0x50>)
 8000d14:	2200      	movs	r2, #0
 8000d16:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000d18:	4b0c      	ldr	r3, [pc, #48]	@ (8000d4c <MX_I2C1_Init+0x50>)
 8000d1a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000d1e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000d20:	4b0a      	ldr	r3, [pc, #40]	@ (8000d4c <MX_I2C1_Init+0x50>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000d26:	4b09      	ldr	r3, [pc, #36]	@ (8000d4c <MX_I2C1_Init+0x50>)
 8000d28:	2200      	movs	r2, #0
 8000d2a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000d2c:	4b07      	ldr	r3, [pc, #28]	@ (8000d4c <MX_I2C1_Init+0x50>)
 8000d2e:	2200      	movs	r2, #0
 8000d30:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000d32:	4b06      	ldr	r3, [pc, #24]	@ (8000d4c <MX_I2C1_Init+0x50>)
 8000d34:	2200      	movs	r2, #0
 8000d36:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000d38:	4804      	ldr	r0, [pc, #16]	@ (8000d4c <MX_I2C1_Init+0x50>)
 8000d3a:	f001 fbb9 	bl	80024b0 <HAL_I2C_Init>
 8000d3e:	4603      	mov	r3, r0
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d001      	beq.n	8000d48 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000d44:	f000 f9d2 	bl	80010ec <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000d48:	bf00      	nop
 8000d4a:	bd80      	pop	{r7, pc}
 8000d4c:	20000cc4 	.word	0x20000cc4
 8000d50:	40005400 	.word	0x40005400
 8000d54:	000186a0 	.word	0x000186a0

08000d58 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000d5c:	4b12      	ldr	r3, [pc, #72]	@ (8000da8 <MX_I2C2_Init+0x50>)
 8000d5e:	4a13      	ldr	r2, [pc, #76]	@ (8000dac <MX_I2C2_Init+0x54>)
 8000d60:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8000d62:	4b11      	ldr	r3, [pc, #68]	@ (8000da8 <MX_I2C2_Init+0x50>)
 8000d64:	4a12      	ldr	r2, [pc, #72]	@ (8000db0 <MX_I2C2_Init+0x58>)
 8000d66:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000d68:	4b0f      	ldr	r3, [pc, #60]	@ (8000da8 <MX_I2C2_Init+0x50>)
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8000d6e:	4b0e      	ldr	r3, [pc, #56]	@ (8000da8 <MX_I2C2_Init+0x50>)
 8000d70:	2200      	movs	r2, #0
 8000d72:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000d74:	4b0c      	ldr	r3, [pc, #48]	@ (8000da8 <MX_I2C2_Init+0x50>)
 8000d76:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000d7a:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000d7c:	4b0a      	ldr	r3, [pc, #40]	@ (8000da8 <MX_I2C2_Init+0x50>)
 8000d7e:	2200      	movs	r2, #0
 8000d80:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8000d82:	4b09      	ldr	r3, [pc, #36]	@ (8000da8 <MX_I2C2_Init+0x50>)
 8000d84:	2200      	movs	r2, #0
 8000d86:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000d88:	4b07      	ldr	r3, [pc, #28]	@ (8000da8 <MX_I2C2_Init+0x50>)
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000d8e:	4b06      	ldr	r3, [pc, #24]	@ (8000da8 <MX_I2C2_Init+0x50>)
 8000d90:	2200      	movs	r2, #0
 8000d92:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000d94:	4804      	ldr	r0, [pc, #16]	@ (8000da8 <MX_I2C2_Init+0x50>)
 8000d96:	f001 fb8b 	bl	80024b0 <HAL_I2C_Init>
 8000d9a:	4603      	mov	r3, r0
 8000d9c:	2b00      	cmp	r3, #0
 8000d9e:	d001      	beq.n	8000da4 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8000da0:	f000 f9a4 	bl	80010ec <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000da4:	bf00      	nop
 8000da6:	bd80      	pop	{r7, pc}
 8000da8:	20000d18 	.word	0x20000d18
 8000dac:	40005800 	.word	0x40005800
 8000db0:	000186a0 	.word	0x000186a0

08000db4 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	b096      	sub	sp, #88	@ 0x58
 8000db8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000dba:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	601a      	str	r2, [r3, #0]
 8000dc2:	605a      	str	r2, [r3, #4]
 8000dc4:	609a      	str	r2, [r3, #8]
 8000dc6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000dc8:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000dcc:	2200      	movs	r2, #0
 8000dce:	601a      	str	r2, [r3, #0]
 8000dd0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000dd2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	601a      	str	r2, [r3, #0]
 8000dda:	605a      	str	r2, [r3, #4]
 8000ddc:	609a      	str	r2, [r3, #8]
 8000dde:	60da      	str	r2, [r3, #12]
 8000de0:	611a      	str	r2, [r3, #16]
 8000de2:	615a      	str	r2, [r3, #20]
 8000de4:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000de6:	1d3b      	adds	r3, r7, #4
 8000de8:	2220      	movs	r2, #32
 8000dea:	2100      	movs	r1, #0
 8000dec:	4618      	mov	r0, r3
 8000dee:	f00a ff1d 	bl	800bc2c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000df2:	4b44      	ldr	r3, [pc, #272]	@ (8000f04 <MX_TIM1_Init+0x150>)
 8000df4:	4a44      	ldr	r2, [pc, #272]	@ (8000f08 <MX_TIM1_Init+0x154>)
 8000df6:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 83;
 8000df8:	4b42      	ldr	r3, [pc, #264]	@ (8000f04 <MX_TIM1_Init+0x150>)
 8000dfa:	2253      	movs	r2, #83	@ 0x53
 8000dfc:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000dfe:	4b41      	ldr	r3, [pc, #260]	@ (8000f04 <MX_TIM1_Init+0x150>)
 8000e00:	2200      	movs	r2, #0
 8000e02:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 499;
 8000e04:	4b3f      	ldr	r3, [pc, #252]	@ (8000f04 <MX_TIM1_Init+0x150>)
 8000e06:	f240 12f3 	movw	r2, #499	@ 0x1f3
 8000e0a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e0c:	4b3d      	ldr	r3, [pc, #244]	@ (8000f04 <MX_TIM1_Init+0x150>)
 8000e0e:	2200      	movs	r2, #0
 8000e10:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000e12:	4b3c      	ldr	r3, [pc, #240]	@ (8000f04 <MX_TIM1_Init+0x150>)
 8000e14:	2200      	movs	r2, #0
 8000e16:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e18:	4b3a      	ldr	r3, [pc, #232]	@ (8000f04 <MX_TIM1_Init+0x150>)
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000e1e:	4839      	ldr	r0, [pc, #228]	@ (8000f04 <MX_TIM1_Init+0x150>)
 8000e20:	f002 fa1e 	bl	8003260 <HAL_TIM_Base_Init>
 8000e24:	4603      	mov	r3, r0
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	d001      	beq.n	8000e2e <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8000e2a:	f000 f95f 	bl	80010ec <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000e2e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000e32:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000e34:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8000e38:	4619      	mov	r1, r3
 8000e3a:	4832      	ldr	r0, [pc, #200]	@ (8000f04 <MX_TIM1_Init+0x150>)
 8000e3c:	f002 fcdc 	bl	80037f8 <HAL_TIM_ConfigClockSource>
 8000e40:	4603      	mov	r3, r0
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	d001      	beq.n	8000e4a <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8000e46:	f000 f951 	bl	80010ec <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000e4a:	482e      	ldr	r0, [pc, #184]	@ (8000f04 <MX_TIM1_Init+0x150>)
 8000e4c:	f002 fac8 	bl	80033e0 <HAL_TIM_PWM_Init>
 8000e50:	4603      	mov	r3, r0
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d001      	beq.n	8000e5a <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8000e56:	f000 f949 	bl	80010ec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e5e:	2300      	movs	r3, #0
 8000e60:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000e62:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000e66:	4619      	mov	r1, r3
 8000e68:	4826      	ldr	r0, [pc, #152]	@ (8000f04 <MX_TIM1_Init+0x150>)
 8000e6a:	f003 f8a5 	bl	8003fb8 <HAL_TIMEx_MasterConfigSynchronization>
 8000e6e:	4603      	mov	r3, r0
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	d001      	beq.n	8000e78 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8000e74:	f000 f93a 	bl	80010ec <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000e78:	2360      	movs	r3, #96	@ 0x60
 8000e7a:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8000e7c:	2300      	movs	r3, #0
 8000e7e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000e80:	2300      	movs	r3, #0
 8000e82:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000e84:	2300      	movs	r3, #0
 8000e86:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000e88:	2300      	movs	r3, #0
 8000e8a:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000e8c:	2300      	movs	r3, #0
 8000e8e:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000e90:	2300      	movs	r3, #0
 8000e92:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000e94:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e98:	2200      	movs	r2, #0
 8000e9a:	4619      	mov	r1, r3
 8000e9c:	4819      	ldr	r0, [pc, #100]	@ (8000f04 <MX_TIM1_Init+0x150>)
 8000e9e:	f002 fbe9 	bl	8003674 <HAL_TIM_PWM_ConfigChannel>
 8000ea2:	4603      	mov	r3, r0
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	d001      	beq.n	8000eac <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8000ea8:	f000 f920 	bl	80010ec <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000eac:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000eb0:	2204      	movs	r2, #4
 8000eb2:	4619      	mov	r1, r3
 8000eb4:	4813      	ldr	r0, [pc, #76]	@ (8000f04 <MX_TIM1_Init+0x150>)
 8000eb6:	f002 fbdd 	bl	8003674 <HAL_TIM_PWM_ConfigChannel>
 8000eba:	4603      	mov	r3, r0
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	d001      	beq.n	8000ec4 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8000ec0:	f000 f914 	bl	80010ec <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000ec8:	2300      	movs	r3, #0
 8000eca:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000ecc:	2300      	movs	r3, #0
 8000ece:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000ed0:	2300      	movs	r3, #0
 8000ed2:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000ed8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000edc:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000ede:	2300      	movs	r3, #0
 8000ee0:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000ee2:	1d3b      	adds	r3, r7, #4
 8000ee4:	4619      	mov	r1, r3
 8000ee6:	4807      	ldr	r0, [pc, #28]	@ (8000f04 <MX_TIM1_Init+0x150>)
 8000ee8:	f003 f8e2 	bl	80040b0 <HAL_TIMEx_ConfigBreakDeadTime>
 8000eec:	4603      	mov	r3, r0
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d001      	beq.n	8000ef6 <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 8000ef2:	f000 f8fb 	bl	80010ec <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000ef6:	4803      	ldr	r0, [pc, #12]	@ (8000f04 <MX_TIM1_Init+0x150>)
 8000ef8:	f000 f9ea 	bl	80012d0 <HAL_TIM_MspPostInit>

}
 8000efc:	bf00      	nop
 8000efe:	3758      	adds	r7, #88	@ 0x58
 8000f00:	46bd      	mov	sp, r7
 8000f02:	bd80      	pop	{r7, pc}
 8000f04:	20000d6c 	.word	0x20000d6c
 8000f08:	40010000 	.word	0x40010000

08000f0c <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8000f10:	4b11      	ldr	r3, [pc, #68]	@ (8000f58 <MX_UART4_Init+0x4c>)
 8000f12:	4a12      	ldr	r2, [pc, #72]	@ (8000f5c <MX_UART4_Init+0x50>)
 8000f14:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8000f16:	4b10      	ldr	r3, [pc, #64]	@ (8000f58 <MX_UART4_Init+0x4c>)
 8000f18:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000f1c:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8000f1e:	4b0e      	ldr	r3, [pc, #56]	@ (8000f58 <MX_UART4_Init+0x4c>)
 8000f20:	2200      	movs	r2, #0
 8000f22:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8000f24:	4b0c      	ldr	r3, [pc, #48]	@ (8000f58 <MX_UART4_Init+0x4c>)
 8000f26:	2200      	movs	r2, #0
 8000f28:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8000f2a:	4b0b      	ldr	r3, [pc, #44]	@ (8000f58 <MX_UART4_Init+0x4c>)
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8000f30:	4b09      	ldr	r3, [pc, #36]	@ (8000f58 <MX_UART4_Init+0x4c>)
 8000f32:	220c      	movs	r2, #12
 8000f34:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000f36:	4b08      	ldr	r3, [pc, #32]	@ (8000f58 <MX_UART4_Init+0x4c>)
 8000f38:	2200      	movs	r2, #0
 8000f3a:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8000f3c:	4b06      	ldr	r3, [pc, #24]	@ (8000f58 <MX_UART4_Init+0x4c>)
 8000f3e:	2200      	movs	r2, #0
 8000f40:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8000f42:	4805      	ldr	r0, [pc, #20]	@ (8000f58 <MX_UART4_Init+0x4c>)
 8000f44:	f003 f91a 	bl	800417c <HAL_UART_Init>
 8000f48:	4603      	mov	r3, r0
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	d001      	beq.n	8000f52 <MX_UART4_Init+0x46>
  {
    Error_Handler();
 8000f4e:	f000 f8cd 	bl	80010ec <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8000f52:	bf00      	nop
 8000f54:	bd80      	pop	{r7, pc}
 8000f56:	bf00      	nop
 8000f58:	20000db4 	.word	0x20000db4
 8000f5c:	40004c00 	.word	0x40004c00

08000f60 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000f60:	b580      	push	{r7, lr}
 8000f62:	b082      	sub	sp, #8
 8000f64:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000f66:	2300      	movs	r3, #0
 8000f68:	607b      	str	r3, [r7, #4]
 8000f6a:	4b10      	ldr	r3, [pc, #64]	@ (8000fac <MX_DMA_Init+0x4c>)
 8000f6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f6e:	4a0f      	ldr	r2, [pc, #60]	@ (8000fac <MX_DMA_Init+0x4c>)
 8000f70:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000f74:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f76:	4b0d      	ldr	r3, [pc, #52]	@ (8000fac <MX_DMA_Init+0x4c>)
 8000f78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f7a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000f7e:	607b      	str	r3, [r7, #4]
 8000f80:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 8000f82:	2200      	movs	r2, #0
 8000f84:	2100      	movs	r1, #0
 8000f86:	200d      	movs	r0, #13
 8000f88:	f000 fc86 	bl	8001898 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8000f8c:	200d      	movs	r0, #13
 8000f8e:	f000 fc9f 	bl	80018d0 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 8000f92:	2200      	movs	r2, #0
 8000f94:	2100      	movs	r1, #0
 8000f96:	200f      	movs	r0, #15
 8000f98:	f000 fc7e 	bl	8001898 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8000f9c:	200f      	movs	r0, #15
 8000f9e:	f000 fc97 	bl	80018d0 <HAL_NVIC_EnableIRQ>

}
 8000fa2:	bf00      	nop
 8000fa4:	3708      	adds	r7, #8
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	bd80      	pop	{r7, pc}
 8000faa:	bf00      	nop
 8000fac:	40023800 	.word	0x40023800

08000fb0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b088      	sub	sp, #32
 8000fb4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fb6:	f107 030c 	add.w	r3, r7, #12
 8000fba:	2200      	movs	r2, #0
 8000fbc:	601a      	str	r2, [r3, #0]
 8000fbe:	605a      	str	r2, [r3, #4]
 8000fc0:	609a      	str	r2, [r3, #8]
 8000fc2:	60da      	str	r2, [r3, #12]
 8000fc4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fc6:	2300      	movs	r3, #0
 8000fc8:	60bb      	str	r3, [r7, #8]
 8000fca:	4b3c      	ldr	r3, [pc, #240]	@ (80010bc <MX_GPIO_Init+0x10c>)
 8000fcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fce:	4a3b      	ldr	r2, [pc, #236]	@ (80010bc <MX_GPIO_Init+0x10c>)
 8000fd0:	f043 0304 	orr.w	r3, r3, #4
 8000fd4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fd6:	4b39      	ldr	r3, [pc, #228]	@ (80010bc <MX_GPIO_Init+0x10c>)
 8000fd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fda:	f003 0304 	and.w	r3, r3, #4
 8000fde:	60bb      	str	r3, [r7, #8]
 8000fe0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	607b      	str	r3, [r7, #4]
 8000fe6:	4b35      	ldr	r3, [pc, #212]	@ (80010bc <MX_GPIO_Init+0x10c>)
 8000fe8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fea:	4a34      	ldr	r2, [pc, #208]	@ (80010bc <MX_GPIO_Init+0x10c>)
 8000fec:	f043 0301 	orr.w	r3, r3, #1
 8000ff0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ff2:	4b32      	ldr	r3, [pc, #200]	@ (80010bc <MX_GPIO_Init+0x10c>)
 8000ff4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ff6:	f003 0301 	and.w	r3, r3, #1
 8000ffa:	607b      	str	r3, [r7, #4]
 8000ffc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ffe:	2300      	movs	r3, #0
 8001000:	603b      	str	r3, [r7, #0]
 8001002:	4b2e      	ldr	r3, [pc, #184]	@ (80010bc <MX_GPIO_Init+0x10c>)
 8001004:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001006:	4a2d      	ldr	r2, [pc, #180]	@ (80010bc <MX_GPIO_Init+0x10c>)
 8001008:	f043 0302 	orr.w	r3, r3, #2
 800100c:	6313      	str	r3, [r2, #48]	@ 0x30
 800100e:	4b2b      	ldr	r3, [pc, #172]	@ (80010bc <MX_GPIO_Init+0x10c>)
 8001010:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001012:	f003 0302 	and.w	r3, r3, #2
 8001016:	603b      	str	r3, [r7, #0]
 8001018:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, ESP_RESET_Pin|MOTOR_L_UP_Pin|MOTOR_L_DOWN_Pin|MOTOR_R_UP_Pin
 800101a:	2200      	movs	r2, #0
 800101c:	f244 010f 	movw	r1, #16399	@ 0x400f
 8001020:	4827      	ldr	r0, [pc, #156]	@ (80010c0 <MX_GPIO_Init+0x110>)
 8001022:	f001 f9f9 	bl	8002418 <HAL_GPIO_WritePin>
                          |MOTOR_R_DOWN_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001026:	2200      	movs	r2, #0
 8001028:	2120      	movs	r1, #32
 800102a:	4826      	ldr	r0, [pc, #152]	@ (80010c4 <MX_GPIO_Init+0x114>)
 800102c:	f001 f9f4 	bl	8002418 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001030:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001034:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001036:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800103a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800103c:	2300      	movs	r3, #0
 800103e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001040:	f107 030c 	add.w	r3, r7, #12
 8001044:	4619      	mov	r1, r3
 8001046:	481e      	ldr	r0, [pc, #120]	@ (80010c0 <MX_GPIO_Init+0x110>)
 8001048:	f001 f852 	bl	80020f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : ESP_RESET_Pin */
  GPIO_InitStruct.Pin = ESP_RESET_Pin;
 800104c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001050:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8001052:	2311      	movs	r3, #17
 8001054:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001056:	2300      	movs	r3, #0
 8001058:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800105a:	2300      	movs	r3, #0
 800105c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(ESP_RESET_GPIO_Port, &GPIO_InitStruct);
 800105e:	f107 030c 	add.w	r3, r7, #12
 8001062:	4619      	mov	r1, r3
 8001064:	4816      	ldr	r0, [pc, #88]	@ (80010c0 <MX_GPIO_Init+0x110>)
 8001066:	f001 f843 	bl	80020f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : MOTOR_L_UP_Pin MOTOR_L_DOWN_Pin MOTOR_R_UP_Pin MOTOR_R_DOWN_Pin */
  GPIO_InitStruct.Pin = MOTOR_L_UP_Pin|MOTOR_L_DOWN_Pin|MOTOR_R_UP_Pin|MOTOR_R_DOWN_Pin;
 800106a:	230f      	movs	r3, #15
 800106c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800106e:	2301      	movs	r3, #1
 8001070:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001072:	2300      	movs	r3, #0
 8001074:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001076:	2300      	movs	r3, #0
 8001078:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800107a:	f107 030c 	add.w	r3, r7, #12
 800107e:	4619      	mov	r1, r3
 8001080:	480f      	ldr	r0, [pc, #60]	@ (80010c0 <MX_GPIO_Init+0x110>)
 8001082:	f001 f835 	bl	80020f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001086:	2320      	movs	r3, #32
 8001088:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800108a:	2301      	movs	r3, #1
 800108c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800108e:	2300      	movs	r3, #0
 8001090:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001092:	2300      	movs	r3, #0
 8001094:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001096:	f107 030c 	add.w	r3, r7, #12
 800109a:	4619      	mov	r1, r3
 800109c:	4809      	ldr	r0, [pc, #36]	@ (80010c4 <MX_GPIO_Init+0x114>)
 800109e:	f001 f827 	bl	80020f0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 7, 0);
 80010a2:	2200      	movs	r2, #0
 80010a4:	2107      	movs	r1, #7
 80010a6:	2028      	movs	r0, #40	@ 0x28
 80010a8:	f000 fbf6 	bl	8001898 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80010ac:	2028      	movs	r0, #40	@ 0x28
 80010ae:	f000 fc0f 	bl	80018d0 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80010b2:	bf00      	nop
 80010b4:	3720      	adds	r7, #32
 80010b6:	46bd      	mov	sp, r7
 80010b8:	bd80      	pop	{r7, pc}
 80010ba:	bf00      	nop
 80010bc:	40023800 	.word	0x40023800
 80010c0:	40020800 	.word	0x40020800
 80010c4:	40020000 	.word	0x40020000

080010c8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b082      	sub	sp, #8
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM7)
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	4a04      	ldr	r2, [pc, #16]	@ (80010e8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80010d6:	4293      	cmp	r3, r2
 80010d8:	d101      	bne.n	80010de <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80010da:	f000 fb05 	bl	80016e8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80010de:	bf00      	nop
 80010e0:	3708      	adds	r7, #8
 80010e2:	46bd      	mov	sp, r7
 80010e4:	bd80      	pop	{r7, pc}
 80010e6:	bf00      	nop
 80010e8:	40001400 	.word	0x40001400

080010ec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80010ec:	b480      	push	{r7}
 80010ee:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80010f0:	b672      	cpsid	i
}
 80010f2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 80010f4:	bf00      	nop
 80010f6:	e7fd      	b.n	80010f4 <Error_Handler+0x8>

080010f8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b082      	sub	sp, #8
 80010fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010fe:	2300      	movs	r3, #0
 8001100:	607b      	str	r3, [r7, #4]
 8001102:	4b12      	ldr	r3, [pc, #72]	@ (800114c <HAL_MspInit+0x54>)
 8001104:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001106:	4a11      	ldr	r2, [pc, #68]	@ (800114c <HAL_MspInit+0x54>)
 8001108:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800110c:	6453      	str	r3, [r2, #68]	@ 0x44
 800110e:	4b0f      	ldr	r3, [pc, #60]	@ (800114c <HAL_MspInit+0x54>)
 8001110:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001112:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001116:	607b      	str	r3, [r7, #4]
 8001118:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800111a:	2300      	movs	r3, #0
 800111c:	603b      	str	r3, [r7, #0]
 800111e:	4b0b      	ldr	r3, [pc, #44]	@ (800114c <HAL_MspInit+0x54>)
 8001120:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001122:	4a0a      	ldr	r2, [pc, #40]	@ (800114c <HAL_MspInit+0x54>)
 8001124:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001128:	6413      	str	r3, [r2, #64]	@ 0x40
 800112a:	4b08      	ldr	r3, [pc, #32]	@ (800114c <HAL_MspInit+0x54>)
 800112c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800112e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001132:	603b      	str	r3, [r7, #0]
 8001134:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001136:	2200      	movs	r2, #0
 8001138:	210f      	movs	r1, #15
 800113a:	f06f 0001 	mvn.w	r0, #1
 800113e:	f000 fbab 	bl	8001898 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001142:	bf00      	nop
 8001144:	3708      	adds	r7, #8
 8001146:	46bd      	mov	sp, r7
 8001148:	bd80      	pop	{r7, pc}
 800114a:	bf00      	nop
 800114c:	40023800 	.word	0x40023800

08001150 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	b08c      	sub	sp, #48	@ 0x30
 8001154:	af00      	add	r7, sp, #0
 8001156:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001158:	f107 031c 	add.w	r3, r7, #28
 800115c:	2200      	movs	r2, #0
 800115e:	601a      	str	r2, [r3, #0]
 8001160:	605a      	str	r2, [r3, #4]
 8001162:	609a      	str	r2, [r3, #8]
 8001164:	60da      	str	r2, [r3, #12]
 8001166:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	4a42      	ldr	r2, [pc, #264]	@ (8001278 <HAL_I2C_MspInit+0x128>)
 800116e:	4293      	cmp	r3, r2
 8001170:	d12c      	bne.n	80011cc <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001172:	2300      	movs	r3, #0
 8001174:	61bb      	str	r3, [r7, #24]
 8001176:	4b41      	ldr	r3, [pc, #260]	@ (800127c <HAL_I2C_MspInit+0x12c>)
 8001178:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800117a:	4a40      	ldr	r2, [pc, #256]	@ (800127c <HAL_I2C_MspInit+0x12c>)
 800117c:	f043 0302 	orr.w	r3, r3, #2
 8001180:	6313      	str	r3, [r2, #48]	@ 0x30
 8001182:	4b3e      	ldr	r3, [pc, #248]	@ (800127c <HAL_I2C_MspInit+0x12c>)
 8001184:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001186:	f003 0302 	and.w	r3, r3, #2
 800118a:	61bb      	str	r3, [r7, #24]
 800118c:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = ENC1_SCL_Pin|ENC1_SDA_Pin;
 800118e:	23c0      	movs	r3, #192	@ 0xc0
 8001190:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001192:	2312      	movs	r3, #18
 8001194:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001196:	2300      	movs	r3, #0
 8001198:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800119a:	2303      	movs	r3, #3
 800119c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800119e:	2304      	movs	r3, #4
 80011a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011a2:	f107 031c 	add.w	r3, r7, #28
 80011a6:	4619      	mov	r1, r3
 80011a8:	4835      	ldr	r0, [pc, #212]	@ (8001280 <HAL_I2C_MspInit+0x130>)
 80011aa:	f000 ffa1 	bl	80020f0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80011ae:	2300      	movs	r3, #0
 80011b0:	617b      	str	r3, [r7, #20]
 80011b2:	4b32      	ldr	r3, [pc, #200]	@ (800127c <HAL_I2C_MspInit+0x12c>)
 80011b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011b6:	4a31      	ldr	r2, [pc, #196]	@ (800127c <HAL_I2C_MspInit+0x12c>)
 80011b8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80011bc:	6413      	str	r3, [r2, #64]	@ 0x40
 80011be:	4b2f      	ldr	r3, [pc, #188]	@ (800127c <HAL_I2C_MspInit+0x12c>)
 80011c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011c2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80011c6:	617b      	str	r3, [r7, #20]
 80011c8:	697b      	ldr	r3, [r7, #20]
    /* USER CODE BEGIN I2C2_MspInit 1 */

    /* USER CODE END I2C2_MspInit 1 */
  }

}
 80011ca:	e050      	b.n	800126e <HAL_I2C_MspInit+0x11e>
  else if(hi2c->Instance==I2C2)
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	4a2c      	ldr	r2, [pc, #176]	@ (8001284 <HAL_I2C_MspInit+0x134>)
 80011d2:	4293      	cmp	r3, r2
 80011d4:	d14b      	bne.n	800126e <HAL_I2C_MspInit+0x11e>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011d6:	2300      	movs	r3, #0
 80011d8:	613b      	str	r3, [r7, #16]
 80011da:	4b28      	ldr	r3, [pc, #160]	@ (800127c <HAL_I2C_MspInit+0x12c>)
 80011dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011de:	4a27      	ldr	r2, [pc, #156]	@ (800127c <HAL_I2C_MspInit+0x12c>)
 80011e0:	f043 0302 	orr.w	r3, r3, #2
 80011e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80011e6:	4b25      	ldr	r3, [pc, #148]	@ (800127c <HAL_I2C_MspInit+0x12c>)
 80011e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011ea:	f003 0302 	and.w	r3, r3, #2
 80011ee:	613b      	str	r3, [r7, #16]
 80011f0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80011f2:	2300      	movs	r3, #0
 80011f4:	60fb      	str	r3, [r7, #12]
 80011f6:	4b21      	ldr	r3, [pc, #132]	@ (800127c <HAL_I2C_MspInit+0x12c>)
 80011f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011fa:	4a20      	ldr	r2, [pc, #128]	@ (800127c <HAL_I2C_MspInit+0x12c>)
 80011fc:	f043 0304 	orr.w	r3, r3, #4
 8001200:	6313      	str	r3, [r2, #48]	@ 0x30
 8001202:	4b1e      	ldr	r3, [pc, #120]	@ (800127c <HAL_I2C_MspInit+0x12c>)
 8001204:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001206:	f003 0304 	and.w	r3, r3, #4
 800120a:	60fb      	str	r3, [r7, #12]
 800120c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ENC2_SCL_Pin;
 800120e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001212:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001214:	2312      	movs	r3, #18
 8001216:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001218:	2300      	movs	r3, #0
 800121a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800121c:	2303      	movs	r3, #3
 800121e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001220:	2304      	movs	r3, #4
 8001222:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ENC2_SCL_GPIO_Port, &GPIO_InitStruct);
 8001224:	f107 031c 	add.w	r3, r7, #28
 8001228:	4619      	mov	r1, r3
 800122a:	4815      	ldr	r0, [pc, #84]	@ (8001280 <HAL_I2C_MspInit+0x130>)
 800122c:	f000 ff60 	bl	80020f0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = ENC2_SDA_Pin;
 8001230:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001234:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001236:	2312      	movs	r3, #18
 8001238:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800123a:	2300      	movs	r3, #0
 800123c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800123e:	2303      	movs	r3, #3
 8001240:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001242:	2304      	movs	r3, #4
 8001244:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ENC2_SDA_GPIO_Port, &GPIO_InitStruct);
 8001246:	f107 031c 	add.w	r3, r7, #28
 800124a:	4619      	mov	r1, r3
 800124c:	480e      	ldr	r0, [pc, #56]	@ (8001288 <HAL_I2C_MspInit+0x138>)
 800124e:	f000 ff4f 	bl	80020f0 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001252:	2300      	movs	r3, #0
 8001254:	60bb      	str	r3, [r7, #8]
 8001256:	4b09      	ldr	r3, [pc, #36]	@ (800127c <HAL_I2C_MspInit+0x12c>)
 8001258:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800125a:	4a08      	ldr	r2, [pc, #32]	@ (800127c <HAL_I2C_MspInit+0x12c>)
 800125c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001260:	6413      	str	r3, [r2, #64]	@ 0x40
 8001262:	4b06      	ldr	r3, [pc, #24]	@ (800127c <HAL_I2C_MspInit+0x12c>)
 8001264:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001266:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800126a:	60bb      	str	r3, [r7, #8]
 800126c:	68bb      	ldr	r3, [r7, #8]
}
 800126e:	bf00      	nop
 8001270:	3730      	adds	r7, #48	@ 0x30
 8001272:	46bd      	mov	sp, r7
 8001274:	bd80      	pop	{r7, pc}
 8001276:	bf00      	nop
 8001278:	40005400 	.word	0x40005400
 800127c:	40023800 	.word	0x40023800
 8001280:	40020400 	.word	0x40020400
 8001284:	40005800 	.word	0x40005800
 8001288:	40020800 	.word	0x40020800

0800128c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800128c:	b480      	push	{r7}
 800128e:	b085      	sub	sp, #20
 8001290:	af00      	add	r7, sp, #0
 8001292:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	4a0b      	ldr	r2, [pc, #44]	@ (80012c8 <HAL_TIM_Base_MspInit+0x3c>)
 800129a:	4293      	cmp	r3, r2
 800129c:	d10d      	bne.n	80012ba <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800129e:	2300      	movs	r3, #0
 80012a0:	60fb      	str	r3, [r7, #12]
 80012a2:	4b0a      	ldr	r3, [pc, #40]	@ (80012cc <HAL_TIM_Base_MspInit+0x40>)
 80012a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80012a6:	4a09      	ldr	r2, [pc, #36]	@ (80012cc <HAL_TIM_Base_MspInit+0x40>)
 80012a8:	f043 0301 	orr.w	r3, r3, #1
 80012ac:	6453      	str	r3, [r2, #68]	@ 0x44
 80012ae:	4b07      	ldr	r3, [pc, #28]	@ (80012cc <HAL_TIM_Base_MspInit+0x40>)
 80012b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80012b2:	f003 0301 	and.w	r3, r3, #1
 80012b6:	60fb      	str	r3, [r7, #12]
 80012b8:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 80012ba:	bf00      	nop
 80012bc:	3714      	adds	r7, #20
 80012be:	46bd      	mov	sp, r7
 80012c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c4:	4770      	bx	lr
 80012c6:	bf00      	nop
 80012c8:	40010000 	.word	0x40010000
 80012cc:	40023800 	.word	0x40023800

080012d0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b088      	sub	sp, #32
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012d8:	f107 030c 	add.w	r3, r7, #12
 80012dc:	2200      	movs	r2, #0
 80012de:	601a      	str	r2, [r3, #0]
 80012e0:	605a      	str	r2, [r3, #4]
 80012e2:	609a      	str	r2, [r3, #8]
 80012e4:	60da      	str	r2, [r3, #12]
 80012e6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	4a12      	ldr	r2, [pc, #72]	@ (8001338 <HAL_TIM_MspPostInit+0x68>)
 80012ee:	4293      	cmp	r3, r2
 80012f0:	d11e      	bne.n	8001330 <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012f2:	2300      	movs	r3, #0
 80012f4:	60bb      	str	r3, [r7, #8]
 80012f6:	4b11      	ldr	r3, [pc, #68]	@ (800133c <HAL_TIM_MspPostInit+0x6c>)
 80012f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012fa:	4a10      	ldr	r2, [pc, #64]	@ (800133c <HAL_TIM_MspPostInit+0x6c>)
 80012fc:	f043 0301 	orr.w	r3, r3, #1
 8001300:	6313      	str	r3, [r2, #48]	@ 0x30
 8001302:	4b0e      	ldr	r3, [pc, #56]	@ (800133c <HAL_TIM_MspPostInit+0x6c>)
 8001304:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001306:	f003 0301 	and.w	r3, r3, #1
 800130a:	60bb      	str	r3, [r7, #8]
 800130c:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = MOTOR_R_PWM_Pin|MOTOR_L_PWM_Pin;
 800130e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001312:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001314:	2302      	movs	r3, #2
 8001316:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001318:	2300      	movs	r3, #0
 800131a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800131c:	2300      	movs	r3, #0
 800131e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001320:	2301      	movs	r3, #1
 8001322:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001324:	f107 030c 	add.w	r3, r7, #12
 8001328:	4619      	mov	r1, r3
 800132a:	4805      	ldr	r0, [pc, #20]	@ (8001340 <HAL_TIM_MspPostInit+0x70>)
 800132c:	f000 fee0 	bl	80020f0 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001330:	bf00      	nop
 8001332:	3720      	adds	r7, #32
 8001334:	46bd      	mov	sp, r7
 8001336:	bd80      	pop	{r7, pc}
 8001338:	40010000 	.word	0x40010000
 800133c:	40023800 	.word	0x40023800
 8001340:	40020000 	.word	0x40020000

08001344 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	b08a      	sub	sp, #40	@ 0x28
 8001348:	af00      	add	r7, sp, #0
 800134a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800134c:	f107 0314 	add.w	r3, r7, #20
 8001350:	2200      	movs	r2, #0
 8001352:	601a      	str	r2, [r3, #0]
 8001354:	605a      	str	r2, [r3, #4]
 8001356:	609a      	str	r2, [r3, #8]
 8001358:	60da      	str	r2, [r3, #12]
 800135a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	4a4c      	ldr	r2, [pc, #304]	@ (8001494 <HAL_UART_MspInit+0x150>)
 8001362:	4293      	cmp	r3, r2
 8001364:	f040 8091 	bne.w	800148a <HAL_UART_MspInit+0x146>
  {
    /* USER CODE BEGIN UART4_MspInit 0 */

    /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8001368:	2300      	movs	r3, #0
 800136a:	613b      	str	r3, [r7, #16]
 800136c:	4b4a      	ldr	r3, [pc, #296]	@ (8001498 <HAL_UART_MspInit+0x154>)
 800136e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001370:	4a49      	ldr	r2, [pc, #292]	@ (8001498 <HAL_UART_MspInit+0x154>)
 8001372:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8001376:	6413      	str	r3, [r2, #64]	@ 0x40
 8001378:	4b47      	ldr	r3, [pc, #284]	@ (8001498 <HAL_UART_MspInit+0x154>)
 800137a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800137c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001380:	613b      	str	r3, [r7, #16]
 8001382:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001384:	2300      	movs	r3, #0
 8001386:	60fb      	str	r3, [r7, #12]
 8001388:	4b43      	ldr	r3, [pc, #268]	@ (8001498 <HAL_UART_MspInit+0x154>)
 800138a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800138c:	4a42      	ldr	r2, [pc, #264]	@ (8001498 <HAL_UART_MspInit+0x154>)
 800138e:	f043 0301 	orr.w	r3, r3, #1
 8001392:	6313      	str	r3, [r2, #48]	@ 0x30
 8001394:	4b40      	ldr	r3, [pc, #256]	@ (8001498 <HAL_UART_MspInit+0x154>)
 8001396:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001398:	f003 0301 	and.w	r3, r3, #1
 800139c:	60fb      	str	r3, [r7, #12]
 800139e:	68fb      	ldr	r3, [r7, #12]
    /**UART4 GPIO Configuration
    PA0-WKUP     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80013a0:	2303      	movs	r3, #3
 80013a2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013a4:	2302      	movs	r3, #2
 80013a6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013a8:	2300      	movs	r3, #0
 80013aa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013ac:	2303      	movs	r3, #3
 80013ae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80013b0:	2308      	movs	r3, #8
 80013b2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013b4:	f107 0314 	add.w	r3, r7, #20
 80013b8:	4619      	mov	r1, r3
 80013ba:	4838      	ldr	r0, [pc, #224]	@ (800149c <HAL_UART_MspInit+0x158>)
 80013bc:	f000 fe98 	bl	80020f0 <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA1_Stream2;
 80013c0:	4b37      	ldr	r3, [pc, #220]	@ (80014a0 <HAL_UART_MspInit+0x15c>)
 80013c2:	4a38      	ldr	r2, [pc, #224]	@ (80014a4 <HAL_UART_MspInit+0x160>)
 80013c4:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Channel = DMA_CHANNEL_4;
 80013c6:	4b36      	ldr	r3, [pc, #216]	@ (80014a0 <HAL_UART_MspInit+0x15c>)
 80013c8:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80013cc:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80013ce:	4b34      	ldr	r3, [pc, #208]	@ (80014a0 <HAL_UART_MspInit+0x15c>)
 80013d0:	2200      	movs	r2, #0
 80013d2:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80013d4:	4b32      	ldr	r3, [pc, #200]	@ (80014a0 <HAL_UART_MspInit+0x15c>)
 80013d6:	2200      	movs	r2, #0
 80013d8:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 80013da:	4b31      	ldr	r3, [pc, #196]	@ (80014a0 <HAL_UART_MspInit+0x15c>)
 80013dc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80013e0:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80013e2:	4b2f      	ldr	r3, [pc, #188]	@ (80014a0 <HAL_UART_MspInit+0x15c>)
 80013e4:	2200      	movs	r2, #0
 80013e6:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80013e8:	4b2d      	ldr	r3, [pc, #180]	@ (80014a0 <HAL_UART_MspInit+0x15c>)
 80013ea:	2200      	movs	r2, #0
 80013ec:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Mode = DMA_CIRCULAR;
 80013ee:	4b2c      	ldr	r3, [pc, #176]	@ (80014a0 <HAL_UART_MspInit+0x15c>)
 80013f0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80013f4:	61da      	str	r2, [r3, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 80013f6:	4b2a      	ldr	r3, [pc, #168]	@ (80014a0 <HAL_UART_MspInit+0x15c>)
 80013f8:	2200      	movs	r2, #0
 80013fa:	621a      	str	r2, [r3, #32]
    hdma_uart4_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80013fc:	4b28      	ldr	r3, [pc, #160]	@ (80014a0 <HAL_UART_MspInit+0x15c>)
 80013fe:	2200      	movs	r2, #0
 8001400:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 8001402:	4827      	ldr	r0, [pc, #156]	@ (80014a0 <HAL_UART_MspInit+0x15c>)
 8001404:	f000 fa72 	bl	80018ec <HAL_DMA_Init>
 8001408:	4603      	mov	r3, r0
 800140a:	2b00      	cmp	r3, #0
 800140c:	d001      	beq.n	8001412 <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 800140e:	f7ff fe6d 	bl	80010ec <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_uart4_rx);
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	4a22      	ldr	r2, [pc, #136]	@ (80014a0 <HAL_UART_MspInit+0x15c>)
 8001416:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001418:	4a21      	ldr	r2, [pc, #132]	@ (80014a0 <HAL_UART_MspInit+0x15c>)
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	6393      	str	r3, [r2, #56]	@ 0x38

    /* UART4_TX Init */
    hdma_uart4_tx.Instance = DMA1_Stream4;
 800141e:	4b22      	ldr	r3, [pc, #136]	@ (80014a8 <HAL_UART_MspInit+0x164>)
 8001420:	4a22      	ldr	r2, [pc, #136]	@ (80014ac <HAL_UART_MspInit+0x168>)
 8001422:	601a      	str	r2, [r3, #0]
    hdma_uart4_tx.Init.Channel = DMA_CHANNEL_4;
 8001424:	4b20      	ldr	r3, [pc, #128]	@ (80014a8 <HAL_UART_MspInit+0x164>)
 8001426:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800142a:	605a      	str	r2, [r3, #4]
    hdma_uart4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800142c:	4b1e      	ldr	r3, [pc, #120]	@ (80014a8 <HAL_UART_MspInit+0x164>)
 800142e:	2240      	movs	r2, #64	@ 0x40
 8001430:	609a      	str	r2, [r3, #8]
    hdma_uart4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001432:	4b1d      	ldr	r3, [pc, #116]	@ (80014a8 <HAL_UART_MspInit+0x164>)
 8001434:	2200      	movs	r2, #0
 8001436:	60da      	str	r2, [r3, #12]
    hdma_uart4_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001438:	4b1b      	ldr	r3, [pc, #108]	@ (80014a8 <HAL_UART_MspInit+0x164>)
 800143a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800143e:	611a      	str	r2, [r3, #16]
    hdma_uart4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001440:	4b19      	ldr	r3, [pc, #100]	@ (80014a8 <HAL_UART_MspInit+0x164>)
 8001442:	2200      	movs	r2, #0
 8001444:	615a      	str	r2, [r3, #20]
    hdma_uart4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001446:	4b18      	ldr	r3, [pc, #96]	@ (80014a8 <HAL_UART_MspInit+0x164>)
 8001448:	2200      	movs	r2, #0
 800144a:	619a      	str	r2, [r3, #24]
    hdma_uart4_tx.Init.Mode = DMA_NORMAL;
 800144c:	4b16      	ldr	r3, [pc, #88]	@ (80014a8 <HAL_UART_MspInit+0x164>)
 800144e:	2200      	movs	r2, #0
 8001450:	61da      	str	r2, [r3, #28]
    hdma_uart4_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001452:	4b15      	ldr	r3, [pc, #84]	@ (80014a8 <HAL_UART_MspInit+0x164>)
 8001454:	2200      	movs	r2, #0
 8001456:	621a      	str	r2, [r3, #32]
    hdma_uart4_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001458:	4b13      	ldr	r3, [pc, #76]	@ (80014a8 <HAL_UART_MspInit+0x164>)
 800145a:	2200      	movs	r2, #0
 800145c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_uart4_tx) != HAL_OK)
 800145e:	4812      	ldr	r0, [pc, #72]	@ (80014a8 <HAL_UART_MspInit+0x164>)
 8001460:	f000 fa44 	bl	80018ec <HAL_DMA_Init>
 8001464:	4603      	mov	r3, r0
 8001466:	2b00      	cmp	r3, #0
 8001468:	d001      	beq.n	800146e <HAL_UART_MspInit+0x12a>
    {
      Error_Handler();
 800146a:	f7ff fe3f 	bl	80010ec <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_uart4_tx);
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	4a0d      	ldr	r2, [pc, #52]	@ (80014a8 <HAL_UART_MspInit+0x164>)
 8001472:	639a      	str	r2, [r3, #56]	@ 0x38
 8001474:	4a0c      	ldr	r2, [pc, #48]	@ (80014a8 <HAL_UART_MspInit+0x164>)
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	6393      	str	r3, [r2, #56]	@ 0x38

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 6, 0);
 800147a:	2200      	movs	r2, #0
 800147c:	2106      	movs	r1, #6
 800147e:	2034      	movs	r0, #52	@ 0x34
 8001480:	f000 fa0a 	bl	8001898 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8001484:	2034      	movs	r0, #52	@ 0x34
 8001486:	f000 fa23 	bl	80018d0 <HAL_NVIC_EnableIRQ>

    /* USER CODE END UART4_MspInit 1 */

  }

}
 800148a:	bf00      	nop
 800148c:	3728      	adds	r7, #40	@ 0x28
 800148e:	46bd      	mov	sp, r7
 8001490:	bd80      	pop	{r7, pc}
 8001492:	bf00      	nop
 8001494:	40004c00 	.word	0x40004c00
 8001498:	40023800 	.word	0x40023800
 800149c:	40020000 	.word	0x40020000
 80014a0:	20000dfc 	.word	0x20000dfc
 80014a4:	40026040 	.word	0x40026040
 80014a8:	20000e5c 	.word	0x20000e5c
 80014ac:	40026070 	.word	0x40026070

080014b0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	b08e      	sub	sp, #56	@ 0x38
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 80014b8:	2300      	movs	r3, #0
 80014ba:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 80014bc:	2300      	movs	r3, #0
 80014be:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM7 clock */
  __HAL_RCC_TIM7_CLK_ENABLE();
 80014c0:	2300      	movs	r3, #0
 80014c2:	60fb      	str	r3, [r7, #12]
 80014c4:	4b33      	ldr	r3, [pc, #204]	@ (8001594 <HAL_InitTick+0xe4>)
 80014c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014c8:	4a32      	ldr	r2, [pc, #200]	@ (8001594 <HAL_InitTick+0xe4>)
 80014ca:	f043 0320 	orr.w	r3, r3, #32
 80014ce:	6413      	str	r3, [r2, #64]	@ 0x40
 80014d0:	4b30      	ldr	r3, [pc, #192]	@ (8001594 <HAL_InitTick+0xe4>)
 80014d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014d4:	f003 0320 	and.w	r3, r3, #32
 80014d8:	60fb      	str	r3, [r7, #12]
 80014da:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80014dc:	f107 0210 	add.w	r2, r7, #16
 80014e0:	f107 0314 	add.w	r3, r7, #20
 80014e4:	4611      	mov	r1, r2
 80014e6:	4618      	mov	r0, r3
 80014e8:	f001 fa40 	bl	800296c <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80014ec:	6a3b      	ldr	r3, [r7, #32]
 80014ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM7 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80014f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d103      	bne.n	80014fe <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80014f6:	f001 fa11 	bl	800291c <HAL_RCC_GetPCLK1Freq>
 80014fa:	6378      	str	r0, [r7, #52]	@ 0x34
 80014fc:	e004      	b.n	8001508 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80014fe:	f001 fa0d 	bl	800291c <HAL_RCC_GetPCLK1Freq>
 8001502:	4603      	mov	r3, r0
 8001504:	005b      	lsls	r3, r3, #1
 8001506:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM7 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001508:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800150a:	4a23      	ldr	r2, [pc, #140]	@ (8001598 <HAL_InitTick+0xe8>)
 800150c:	fba2 2303 	umull	r2, r3, r2, r3
 8001510:	0c9b      	lsrs	r3, r3, #18
 8001512:	3b01      	subs	r3, #1
 8001514:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM7 */
  htim7.Instance = TIM7;
 8001516:	4b21      	ldr	r3, [pc, #132]	@ (800159c <HAL_InitTick+0xec>)
 8001518:	4a21      	ldr	r2, [pc, #132]	@ (80015a0 <HAL_InitTick+0xf0>)
 800151a:	601a      	str	r2, [r3, #0]
   * Period = [(TIM7CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim7.Init.Period = (1000000U / 1000U) - 1U;
 800151c:	4b1f      	ldr	r3, [pc, #124]	@ (800159c <HAL_InitTick+0xec>)
 800151e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001522:	60da      	str	r2, [r3, #12]
  htim7.Init.Prescaler = uwPrescalerValue;
 8001524:	4a1d      	ldr	r2, [pc, #116]	@ (800159c <HAL_InitTick+0xec>)
 8001526:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001528:	6053      	str	r3, [r2, #4]
  htim7.Init.ClockDivision = 0;
 800152a:	4b1c      	ldr	r3, [pc, #112]	@ (800159c <HAL_InitTick+0xec>)
 800152c:	2200      	movs	r2, #0
 800152e:	611a      	str	r2, [r3, #16]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001530:	4b1a      	ldr	r3, [pc, #104]	@ (800159c <HAL_InitTick+0xec>)
 8001532:	2200      	movs	r2, #0
 8001534:	609a      	str	r2, [r3, #8]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001536:	4b19      	ldr	r3, [pc, #100]	@ (800159c <HAL_InitTick+0xec>)
 8001538:	2200      	movs	r2, #0
 800153a:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim7);
 800153c:	4817      	ldr	r0, [pc, #92]	@ (800159c <HAL_InitTick+0xec>)
 800153e:	f001 fe8f 	bl	8003260 <HAL_TIM_Base_Init>
 8001542:	4603      	mov	r3, r0
 8001544:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001548:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800154c:	2b00      	cmp	r3, #0
 800154e:	d11b      	bne.n	8001588 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim7);
 8001550:	4812      	ldr	r0, [pc, #72]	@ (800159c <HAL_InitTick+0xec>)
 8001552:	f001 fed5 	bl	8003300 <HAL_TIM_Base_Start_IT>
 8001556:	4603      	mov	r3, r0
 8001558:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 800155c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001560:	2b00      	cmp	r3, #0
 8001562:	d111      	bne.n	8001588 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM7 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8001564:	2037      	movs	r0, #55	@ 0x37
 8001566:	f000 f9b3 	bl	80018d0 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	2b0f      	cmp	r3, #15
 800156e:	d808      	bhi.n	8001582 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM7_IRQn, TickPriority, 0U);
 8001570:	2200      	movs	r2, #0
 8001572:	6879      	ldr	r1, [r7, #4]
 8001574:	2037      	movs	r0, #55	@ 0x37
 8001576:	f000 f98f 	bl	8001898 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800157a:	4a0a      	ldr	r2, [pc, #40]	@ (80015a4 <HAL_InitTick+0xf4>)
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	6013      	str	r3, [r2, #0]
 8001580:	e002      	b.n	8001588 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8001582:	2301      	movs	r3, #1
 8001584:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001588:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 800158c:	4618      	mov	r0, r3
 800158e:	3738      	adds	r7, #56	@ 0x38
 8001590:	46bd      	mov	sp, r7
 8001592:	bd80      	pop	{r7, pc}
 8001594:	40023800 	.word	0x40023800
 8001598:	431bde83 	.word	0x431bde83
 800159c:	20000ebc 	.word	0x20000ebc
 80015a0:	40001400 	.word	0x40001400
 80015a4:	20000028 	.word	0x20000028

080015a8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80015a8:	b480      	push	{r7}
 80015aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80015ac:	bf00      	nop
 80015ae:	e7fd      	b.n	80015ac <NMI_Handler+0x4>

080015b0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80015b0:	b480      	push	{r7}
 80015b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80015b4:	bf00      	nop
 80015b6:	e7fd      	b.n	80015b4 <HardFault_Handler+0x4>

080015b8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80015b8:	b480      	push	{r7}
 80015ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80015bc:	bf00      	nop
 80015be:	e7fd      	b.n	80015bc <MemManage_Handler+0x4>

080015c0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80015c0:	b480      	push	{r7}
 80015c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80015c4:	bf00      	nop
 80015c6:	e7fd      	b.n	80015c4 <BusFault_Handler+0x4>

080015c8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80015c8:	b480      	push	{r7}
 80015ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80015cc:	bf00      	nop
 80015ce:	e7fd      	b.n	80015cc <UsageFault_Handler+0x4>

080015d0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80015d0:	b480      	push	{r7}
 80015d2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80015d4:	bf00      	nop
 80015d6:	46bd      	mov	sp, r7
 80015d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015dc:	4770      	bx	lr
	...

080015e0 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_rx);
 80015e4:	4802      	ldr	r0, [pc, #8]	@ (80015f0 <DMA1_Stream2_IRQHandler+0x10>)
 80015e6:	f000 fb19 	bl	8001c1c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 80015ea:	bf00      	nop
 80015ec:	bd80      	pop	{r7, pc}
 80015ee:	bf00      	nop
 80015f0:	20000dfc 	.word	0x20000dfc

080015f4 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_tx);
 80015f8:	4802      	ldr	r0, [pc, #8]	@ (8001604 <DMA1_Stream4_IRQHandler+0x10>)
 80015fa:	f000 fb0f 	bl	8001c1c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 80015fe:	bf00      	nop
 8001600:	bd80      	pop	{r7, pc}
 8001602:	bf00      	nop
 8001604:	20000e5c 	.word	0x20000e5c

08001608 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001608:	b580      	push	{r7, lr}
 800160a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 800160c:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001610:	f000 ff36 	bl	8002480 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001614:	bf00      	nop
 8001616:	bd80      	pop	{r7, pc}

08001618 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 800161c:	4802      	ldr	r0, [pc, #8]	@ (8001628 <TIM7_IRQHandler+0x10>)
 800161e:	f001 ff38 	bl	8003492 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8001622:	bf00      	nop
 8001624:	bd80      	pop	{r7, pc}
 8001626:	bf00      	nop
 8001628:	20000ebc 	.word	0x20000ebc

0800162c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800162c:	b480      	push	{r7}
 800162e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001630:	4b06      	ldr	r3, [pc, #24]	@ (800164c <SystemInit+0x20>)
 8001632:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001636:	4a05      	ldr	r2, [pc, #20]	@ (800164c <SystemInit+0x20>)
 8001638:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800163c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001640:	bf00      	nop
 8001642:	46bd      	mov	sp, r7
 8001644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001648:	4770      	bx	lr
 800164a:	bf00      	nop
 800164c:	e000ed00 	.word	0xe000ed00

08001650 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001650:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001688 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001654:	f7ff ffea 	bl	800162c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001658:	480c      	ldr	r0, [pc, #48]	@ (800168c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800165a:	490d      	ldr	r1, [pc, #52]	@ (8001690 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800165c:	4a0d      	ldr	r2, [pc, #52]	@ (8001694 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800165e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001660:	e002      	b.n	8001668 <LoopCopyDataInit>

08001662 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001662:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001664:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001666:	3304      	adds	r3, #4

08001668 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001668:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800166a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800166c:	d3f9      	bcc.n	8001662 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800166e:	4a0a      	ldr	r2, [pc, #40]	@ (8001698 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001670:	4c0a      	ldr	r4, [pc, #40]	@ (800169c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001672:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001674:	e001      	b.n	800167a <LoopFillZerobss>

08001676 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001676:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001678:	3204      	adds	r2, #4

0800167a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800167a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800167c:	d3fb      	bcc.n	8001676 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800167e:	f00a fb3b 	bl	800bcf8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001682:	f7ff faad 	bl	8000be0 <main>
  bx  lr    
 8001686:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001688:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800168c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001690:	20000088 	.word	0x20000088
  ldr r2, =_sidata
 8001694:	0800c2ac 	.word	0x0800c2ac
  ldr r2, =_sbss
 8001698:	20000088 	.word	0x20000088
  ldr r4, =_ebss
 800169c:	200060ec 	.word	0x200060ec

080016a0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80016a0:	e7fe      	b.n	80016a0 <ADC_IRQHandler>
	...

080016a4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80016a8:	4b0e      	ldr	r3, [pc, #56]	@ (80016e4 <HAL_Init+0x40>)
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	4a0d      	ldr	r2, [pc, #52]	@ (80016e4 <HAL_Init+0x40>)
 80016ae:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80016b2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80016b4:	4b0b      	ldr	r3, [pc, #44]	@ (80016e4 <HAL_Init+0x40>)
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	4a0a      	ldr	r2, [pc, #40]	@ (80016e4 <HAL_Init+0x40>)
 80016ba:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80016be:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80016c0:	4b08      	ldr	r3, [pc, #32]	@ (80016e4 <HAL_Init+0x40>)
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	4a07      	ldr	r2, [pc, #28]	@ (80016e4 <HAL_Init+0x40>)
 80016c6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80016ca:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80016cc:	2003      	movs	r0, #3
 80016ce:	f000 f8d8 	bl	8001882 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80016d2:	2000      	movs	r0, #0
 80016d4:	f7ff feec 	bl	80014b0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80016d8:	f7ff fd0e 	bl	80010f8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80016dc:	2300      	movs	r3, #0
}
 80016de:	4618      	mov	r0, r3
 80016e0:	bd80      	pop	{r7, pc}
 80016e2:	bf00      	nop
 80016e4:	40023c00 	.word	0x40023c00

080016e8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80016e8:	b480      	push	{r7}
 80016ea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80016ec:	4b06      	ldr	r3, [pc, #24]	@ (8001708 <HAL_IncTick+0x20>)
 80016ee:	781b      	ldrb	r3, [r3, #0]
 80016f0:	461a      	mov	r2, r3
 80016f2:	4b06      	ldr	r3, [pc, #24]	@ (800170c <HAL_IncTick+0x24>)
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	4413      	add	r3, r2
 80016f8:	4a04      	ldr	r2, [pc, #16]	@ (800170c <HAL_IncTick+0x24>)
 80016fa:	6013      	str	r3, [r2, #0]
}
 80016fc:	bf00      	nop
 80016fe:	46bd      	mov	sp, r7
 8001700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001704:	4770      	bx	lr
 8001706:	bf00      	nop
 8001708:	2000002c 	.word	0x2000002c
 800170c:	20000f04 	.word	0x20000f04

08001710 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001710:	b480      	push	{r7}
 8001712:	af00      	add	r7, sp, #0
  return uwTick;
 8001714:	4b03      	ldr	r3, [pc, #12]	@ (8001724 <HAL_GetTick+0x14>)
 8001716:	681b      	ldr	r3, [r3, #0]
}
 8001718:	4618      	mov	r0, r3
 800171a:	46bd      	mov	sp, r7
 800171c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001720:	4770      	bx	lr
 8001722:	bf00      	nop
 8001724:	20000f04 	.word	0x20000f04

08001728 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001728:	b480      	push	{r7}
 800172a:	b085      	sub	sp, #20
 800172c:	af00      	add	r7, sp, #0
 800172e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	f003 0307 	and.w	r3, r3, #7
 8001736:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001738:	4b0c      	ldr	r3, [pc, #48]	@ (800176c <__NVIC_SetPriorityGrouping+0x44>)
 800173a:	68db      	ldr	r3, [r3, #12]
 800173c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800173e:	68ba      	ldr	r2, [r7, #8]
 8001740:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001744:	4013      	ands	r3, r2
 8001746:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001748:	68fb      	ldr	r3, [r7, #12]
 800174a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800174c:	68bb      	ldr	r3, [r7, #8]
 800174e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001750:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001754:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001758:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800175a:	4a04      	ldr	r2, [pc, #16]	@ (800176c <__NVIC_SetPriorityGrouping+0x44>)
 800175c:	68bb      	ldr	r3, [r7, #8]
 800175e:	60d3      	str	r3, [r2, #12]
}
 8001760:	bf00      	nop
 8001762:	3714      	adds	r7, #20
 8001764:	46bd      	mov	sp, r7
 8001766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176a:	4770      	bx	lr
 800176c:	e000ed00 	.word	0xe000ed00

08001770 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001770:	b480      	push	{r7}
 8001772:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001774:	4b04      	ldr	r3, [pc, #16]	@ (8001788 <__NVIC_GetPriorityGrouping+0x18>)
 8001776:	68db      	ldr	r3, [r3, #12]
 8001778:	0a1b      	lsrs	r3, r3, #8
 800177a:	f003 0307 	and.w	r3, r3, #7
}
 800177e:	4618      	mov	r0, r3
 8001780:	46bd      	mov	sp, r7
 8001782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001786:	4770      	bx	lr
 8001788:	e000ed00 	.word	0xe000ed00

0800178c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800178c:	b480      	push	{r7}
 800178e:	b083      	sub	sp, #12
 8001790:	af00      	add	r7, sp, #0
 8001792:	4603      	mov	r3, r0
 8001794:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001796:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800179a:	2b00      	cmp	r3, #0
 800179c:	db0b      	blt.n	80017b6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800179e:	79fb      	ldrb	r3, [r7, #7]
 80017a0:	f003 021f 	and.w	r2, r3, #31
 80017a4:	4907      	ldr	r1, [pc, #28]	@ (80017c4 <__NVIC_EnableIRQ+0x38>)
 80017a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017aa:	095b      	lsrs	r3, r3, #5
 80017ac:	2001      	movs	r0, #1
 80017ae:	fa00 f202 	lsl.w	r2, r0, r2
 80017b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80017b6:	bf00      	nop
 80017b8:	370c      	adds	r7, #12
 80017ba:	46bd      	mov	sp, r7
 80017bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c0:	4770      	bx	lr
 80017c2:	bf00      	nop
 80017c4:	e000e100 	.word	0xe000e100

080017c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80017c8:	b480      	push	{r7}
 80017ca:	b083      	sub	sp, #12
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	4603      	mov	r3, r0
 80017d0:	6039      	str	r1, [r7, #0]
 80017d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017d8:	2b00      	cmp	r3, #0
 80017da:	db0a      	blt.n	80017f2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017dc:	683b      	ldr	r3, [r7, #0]
 80017de:	b2da      	uxtb	r2, r3
 80017e0:	490c      	ldr	r1, [pc, #48]	@ (8001814 <__NVIC_SetPriority+0x4c>)
 80017e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017e6:	0112      	lsls	r2, r2, #4
 80017e8:	b2d2      	uxtb	r2, r2
 80017ea:	440b      	add	r3, r1
 80017ec:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80017f0:	e00a      	b.n	8001808 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017f2:	683b      	ldr	r3, [r7, #0]
 80017f4:	b2da      	uxtb	r2, r3
 80017f6:	4908      	ldr	r1, [pc, #32]	@ (8001818 <__NVIC_SetPriority+0x50>)
 80017f8:	79fb      	ldrb	r3, [r7, #7]
 80017fa:	f003 030f 	and.w	r3, r3, #15
 80017fe:	3b04      	subs	r3, #4
 8001800:	0112      	lsls	r2, r2, #4
 8001802:	b2d2      	uxtb	r2, r2
 8001804:	440b      	add	r3, r1
 8001806:	761a      	strb	r2, [r3, #24]
}
 8001808:	bf00      	nop
 800180a:	370c      	adds	r7, #12
 800180c:	46bd      	mov	sp, r7
 800180e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001812:	4770      	bx	lr
 8001814:	e000e100 	.word	0xe000e100
 8001818:	e000ed00 	.word	0xe000ed00

0800181c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800181c:	b480      	push	{r7}
 800181e:	b089      	sub	sp, #36	@ 0x24
 8001820:	af00      	add	r7, sp, #0
 8001822:	60f8      	str	r0, [r7, #12]
 8001824:	60b9      	str	r1, [r7, #8]
 8001826:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001828:	68fb      	ldr	r3, [r7, #12]
 800182a:	f003 0307 	and.w	r3, r3, #7
 800182e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001830:	69fb      	ldr	r3, [r7, #28]
 8001832:	f1c3 0307 	rsb	r3, r3, #7
 8001836:	2b04      	cmp	r3, #4
 8001838:	bf28      	it	cs
 800183a:	2304      	movcs	r3, #4
 800183c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800183e:	69fb      	ldr	r3, [r7, #28]
 8001840:	3304      	adds	r3, #4
 8001842:	2b06      	cmp	r3, #6
 8001844:	d902      	bls.n	800184c <NVIC_EncodePriority+0x30>
 8001846:	69fb      	ldr	r3, [r7, #28]
 8001848:	3b03      	subs	r3, #3
 800184a:	e000      	b.n	800184e <NVIC_EncodePriority+0x32>
 800184c:	2300      	movs	r3, #0
 800184e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001850:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001854:	69bb      	ldr	r3, [r7, #24]
 8001856:	fa02 f303 	lsl.w	r3, r2, r3
 800185a:	43da      	mvns	r2, r3
 800185c:	68bb      	ldr	r3, [r7, #8]
 800185e:	401a      	ands	r2, r3
 8001860:	697b      	ldr	r3, [r7, #20]
 8001862:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001864:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001868:	697b      	ldr	r3, [r7, #20]
 800186a:	fa01 f303 	lsl.w	r3, r1, r3
 800186e:	43d9      	mvns	r1, r3
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001874:	4313      	orrs	r3, r2
         );
}
 8001876:	4618      	mov	r0, r3
 8001878:	3724      	adds	r7, #36	@ 0x24
 800187a:	46bd      	mov	sp, r7
 800187c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001880:	4770      	bx	lr

08001882 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001882:	b580      	push	{r7, lr}
 8001884:	b082      	sub	sp, #8
 8001886:	af00      	add	r7, sp, #0
 8001888:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800188a:	6878      	ldr	r0, [r7, #4]
 800188c:	f7ff ff4c 	bl	8001728 <__NVIC_SetPriorityGrouping>
}
 8001890:	bf00      	nop
 8001892:	3708      	adds	r7, #8
 8001894:	46bd      	mov	sp, r7
 8001896:	bd80      	pop	{r7, pc}

08001898 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001898:	b580      	push	{r7, lr}
 800189a:	b086      	sub	sp, #24
 800189c:	af00      	add	r7, sp, #0
 800189e:	4603      	mov	r3, r0
 80018a0:	60b9      	str	r1, [r7, #8]
 80018a2:	607a      	str	r2, [r7, #4]
 80018a4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80018a6:	2300      	movs	r3, #0
 80018a8:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80018aa:	f7ff ff61 	bl	8001770 <__NVIC_GetPriorityGrouping>
 80018ae:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80018b0:	687a      	ldr	r2, [r7, #4]
 80018b2:	68b9      	ldr	r1, [r7, #8]
 80018b4:	6978      	ldr	r0, [r7, #20]
 80018b6:	f7ff ffb1 	bl	800181c <NVIC_EncodePriority>
 80018ba:	4602      	mov	r2, r0
 80018bc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80018c0:	4611      	mov	r1, r2
 80018c2:	4618      	mov	r0, r3
 80018c4:	f7ff ff80 	bl	80017c8 <__NVIC_SetPriority>
}
 80018c8:	bf00      	nop
 80018ca:	3718      	adds	r7, #24
 80018cc:	46bd      	mov	sp, r7
 80018ce:	bd80      	pop	{r7, pc}

080018d0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018d0:	b580      	push	{r7, lr}
 80018d2:	b082      	sub	sp, #8
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	4603      	mov	r3, r0
 80018d8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80018da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018de:	4618      	mov	r0, r3
 80018e0:	f7ff ff54 	bl	800178c <__NVIC_EnableIRQ>
}
 80018e4:	bf00      	nop
 80018e6:	3708      	adds	r7, #8
 80018e8:	46bd      	mov	sp, r7
 80018ea:	bd80      	pop	{r7, pc}

080018ec <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	b086      	sub	sp, #24
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80018f4:	2300      	movs	r3, #0
 80018f6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80018f8:	f7ff ff0a 	bl	8001710 <HAL_GetTick>
 80018fc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	2b00      	cmp	r3, #0
 8001902:	d101      	bne.n	8001908 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001904:	2301      	movs	r3, #1
 8001906:	e099      	b.n	8001a3c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	2202      	movs	r2, #2
 800190c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	2200      	movs	r2, #0
 8001914:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	681a      	ldr	r2, [r3, #0]
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	f022 0201 	bic.w	r2, r2, #1
 8001926:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001928:	e00f      	b.n	800194a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800192a:	f7ff fef1 	bl	8001710 <HAL_GetTick>
 800192e:	4602      	mov	r2, r0
 8001930:	693b      	ldr	r3, [r7, #16]
 8001932:	1ad3      	subs	r3, r2, r3
 8001934:	2b05      	cmp	r3, #5
 8001936:	d908      	bls.n	800194a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	2220      	movs	r2, #32
 800193c:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	2203      	movs	r2, #3
 8001942:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8001946:	2303      	movs	r3, #3
 8001948:	e078      	b.n	8001a3c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	f003 0301 	and.w	r3, r3, #1
 8001954:	2b00      	cmp	r3, #0
 8001956:	d1e8      	bne.n	800192a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001960:	697a      	ldr	r2, [r7, #20]
 8001962:	4b38      	ldr	r3, [pc, #224]	@ (8001a44 <HAL_DMA_Init+0x158>)
 8001964:	4013      	ands	r3, r2
 8001966:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	685a      	ldr	r2, [r3, #4]
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	689b      	ldr	r3, [r3, #8]
 8001970:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001976:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	691b      	ldr	r3, [r3, #16]
 800197c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001982:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	699b      	ldr	r3, [r3, #24]
 8001988:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800198e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	6a1b      	ldr	r3, [r3, #32]
 8001994:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001996:	697a      	ldr	r2, [r7, #20]
 8001998:	4313      	orrs	r3, r2
 800199a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019a0:	2b04      	cmp	r3, #4
 80019a2:	d107      	bne.n	80019b4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019ac:	4313      	orrs	r3, r2
 80019ae:	697a      	ldr	r2, [r7, #20]
 80019b0:	4313      	orrs	r3, r2
 80019b2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	697a      	ldr	r2, [r7, #20]
 80019ba:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	695b      	ldr	r3, [r3, #20]
 80019c2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80019c4:	697b      	ldr	r3, [r7, #20]
 80019c6:	f023 0307 	bic.w	r3, r3, #7
 80019ca:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019d0:	697a      	ldr	r2, [r7, #20]
 80019d2:	4313      	orrs	r3, r2
 80019d4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019da:	2b04      	cmp	r3, #4
 80019dc:	d117      	bne.n	8001a0e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019e2:	697a      	ldr	r2, [r7, #20]
 80019e4:	4313      	orrs	r3, r2
 80019e6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d00e      	beq.n	8001a0e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80019f0:	6878      	ldr	r0, [r7, #4]
 80019f2:	f000 fb01 	bl	8001ff8 <DMA_CheckFifoParam>
 80019f6:	4603      	mov	r3, r0
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d008      	beq.n	8001a0e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	2240      	movs	r2, #64	@ 0x40
 8001a00:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	2201      	movs	r2, #1
 8001a06:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8001a0a:	2301      	movs	r3, #1
 8001a0c:	e016      	b.n	8001a3c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	697a      	ldr	r2, [r7, #20]
 8001a14:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001a16:	6878      	ldr	r0, [r7, #4]
 8001a18:	f000 fab8 	bl	8001f8c <DMA_CalcBaseAndBitshift>
 8001a1c:	4603      	mov	r3, r0
 8001a1e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a24:	223f      	movs	r2, #63	@ 0x3f
 8001a26:	409a      	lsls	r2, r3
 8001a28:	68fb      	ldr	r3, [r7, #12]
 8001a2a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	2200      	movs	r2, #0
 8001a30:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	2201      	movs	r2, #1
 8001a36:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8001a3a:	2300      	movs	r3, #0
}
 8001a3c:	4618      	mov	r0, r3
 8001a3e:	3718      	adds	r7, #24
 8001a40:	46bd      	mov	sp, r7
 8001a42:	bd80      	pop	{r7, pc}
 8001a44:	f010803f 	.word	0xf010803f

08001a48 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b086      	sub	sp, #24
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	60f8      	str	r0, [r7, #12]
 8001a50:	60b9      	str	r1, [r7, #8]
 8001a52:	607a      	str	r2, [r7, #4]
 8001a54:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001a56:	2300      	movs	r3, #0
 8001a58:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001a5a:	68fb      	ldr	r3, [r7, #12]
 8001a5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a5e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8001a66:	2b01      	cmp	r3, #1
 8001a68:	d101      	bne.n	8001a6e <HAL_DMA_Start_IT+0x26>
 8001a6a:	2302      	movs	r3, #2
 8001a6c:	e040      	b.n	8001af0 <HAL_DMA_Start_IT+0xa8>
 8001a6e:	68fb      	ldr	r3, [r7, #12]
 8001a70:	2201      	movs	r2, #1
 8001a72:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001a7c:	b2db      	uxtb	r3, r3
 8001a7e:	2b01      	cmp	r3, #1
 8001a80:	d12f      	bne.n	8001ae2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001a82:	68fb      	ldr	r3, [r7, #12]
 8001a84:	2202      	movs	r2, #2
 8001a86:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001a8a:	68fb      	ldr	r3, [r7, #12]
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001a90:	683b      	ldr	r3, [r7, #0]
 8001a92:	687a      	ldr	r2, [r7, #4]
 8001a94:	68b9      	ldr	r1, [r7, #8]
 8001a96:	68f8      	ldr	r0, [r7, #12]
 8001a98:	f000 fa4a 	bl	8001f30 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001aa0:	223f      	movs	r2, #63	@ 0x3f
 8001aa2:	409a      	lsls	r2, r3
 8001aa4:	693b      	ldr	r3, [r7, #16]
 8001aa6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	681a      	ldr	r2, [r3, #0]
 8001aae:	68fb      	ldr	r3, [r7, #12]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	f042 0216 	orr.w	r2, r2, #22
 8001ab6:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001ab8:	68fb      	ldr	r3, [r7, #12]
 8001aba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d007      	beq.n	8001ad0 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	681a      	ldr	r2, [r3, #0]
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	f042 0208 	orr.w	r2, r2, #8
 8001ace:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	681a      	ldr	r2, [r3, #0]
 8001ad6:	68fb      	ldr	r3, [r7, #12]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	f042 0201 	orr.w	r2, r2, #1
 8001ade:	601a      	str	r2, [r3, #0]
 8001ae0:	e005      	b.n	8001aee <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001ae2:	68fb      	ldr	r3, [r7, #12]
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001aea:	2302      	movs	r3, #2
 8001aec:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001aee:	7dfb      	ldrb	r3, [r7, #23]
}
 8001af0:	4618      	mov	r0, r3
 8001af2:	3718      	adds	r7, #24
 8001af4:	46bd      	mov	sp, r7
 8001af6:	bd80      	pop	{r7, pc}

08001af8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b084      	sub	sp, #16
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b04:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001b06:	f7ff fe03 	bl	8001710 <HAL_GetTick>
 8001b0a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001b12:	b2db      	uxtb	r3, r3
 8001b14:	2b02      	cmp	r3, #2
 8001b16:	d008      	beq.n	8001b2a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	2280      	movs	r2, #128	@ 0x80
 8001b1c:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	2200      	movs	r2, #0
 8001b22:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8001b26:	2301      	movs	r3, #1
 8001b28:	e052      	b.n	8001bd0 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	681a      	ldr	r2, [r3, #0]
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	f022 0216 	bic.w	r2, r2, #22
 8001b38:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	695a      	ldr	r2, [r3, #20]
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001b48:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d103      	bne.n	8001b5a <HAL_DMA_Abort+0x62>
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d007      	beq.n	8001b6a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	681a      	ldr	r2, [r3, #0]
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	f022 0208 	bic.w	r2, r2, #8
 8001b68:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	681a      	ldr	r2, [r3, #0]
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	f022 0201 	bic.w	r2, r2, #1
 8001b78:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001b7a:	e013      	b.n	8001ba4 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001b7c:	f7ff fdc8 	bl	8001710 <HAL_GetTick>
 8001b80:	4602      	mov	r2, r0
 8001b82:	68bb      	ldr	r3, [r7, #8]
 8001b84:	1ad3      	subs	r3, r2, r3
 8001b86:	2b05      	cmp	r3, #5
 8001b88:	d90c      	bls.n	8001ba4 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	2220      	movs	r2, #32
 8001b8e:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	2203      	movs	r2, #3
 8001b94:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8001ba0:	2303      	movs	r3, #3
 8001ba2:	e015      	b.n	8001bd0 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	f003 0301 	and.w	r3, r3, #1
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d1e4      	bne.n	8001b7c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001bb6:	223f      	movs	r2, #63	@ 0x3f
 8001bb8:	409a      	lsls	r2, r3
 8001bba:	68fb      	ldr	r3, [r7, #12]
 8001bbc:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	2201      	movs	r2, #1
 8001bc2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	2200      	movs	r2, #0
 8001bca:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8001bce:	2300      	movs	r3, #0
}
 8001bd0:	4618      	mov	r0, r3
 8001bd2:	3710      	adds	r7, #16
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	bd80      	pop	{r7, pc}

08001bd8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001bd8:	b480      	push	{r7}
 8001bda:	b083      	sub	sp, #12
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001be6:	b2db      	uxtb	r3, r3
 8001be8:	2b02      	cmp	r3, #2
 8001bea:	d004      	beq.n	8001bf6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	2280      	movs	r2, #128	@ 0x80
 8001bf0:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001bf2:	2301      	movs	r3, #1
 8001bf4:	e00c      	b.n	8001c10 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	2205      	movs	r2, #5
 8001bfa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	681a      	ldr	r2, [r3, #0]
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	f022 0201 	bic.w	r2, r2, #1
 8001c0c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001c0e:	2300      	movs	r3, #0
}
 8001c10:	4618      	mov	r0, r3
 8001c12:	370c      	adds	r7, #12
 8001c14:	46bd      	mov	sp, r7
 8001c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c1a:	4770      	bx	lr

08001c1c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	b086      	sub	sp, #24
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001c24:	2300      	movs	r3, #0
 8001c26:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001c28:	4b8e      	ldr	r3, [pc, #568]	@ (8001e64 <HAL_DMA_IRQHandler+0x248>)
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	4a8e      	ldr	r2, [pc, #568]	@ (8001e68 <HAL_DMA_IRQHandler+0x24c>)
 8001c2e:	fba2 2303 	umull	r2, r3, r2, r3
 8001c32:	0a9b      	lsrs	r3, r3, #10
 8001c34:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c3a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001c3c:	693b      	ldr	r3, [r7, #16]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c46:	2208      	movs	r2, #8
 8001c48:	409a      	lsls	r2, r3
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	4013      	ands	r3, r2
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d01a      	beq.n	8001c88 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	f003 0304 	and.w	r3, r3, #4
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d013      	beq.n	8001c88 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	681a      	ldr	r2, [r3, #0]
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	f022 0204 	bic.w	r2, r2, #4
 8001c6e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c74:	2208      	movs	r2, #8
 8001c76:	409a      	lsls	r2, r3
 8001c78:	693b      	ldr	r3, [r7, #16]
 8001c7a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c80:	f043 0201 	orr.w	r2, r3, #1
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c8c:	2201      	movs	r2, #1
 8001c8e:	409a      	lsls	r2, r3
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	4013      	ands	r3, r2
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d012      	beq.n	8001cbe <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	695b      	ldr	r3, [r3, #20]
 8001c9e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d00b      	beq.n	8001cbe <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001caa:	2201      	movs	r2, #1
 8001cac:	409a      	lsls	r2, r3
 8001cae:	693b      	ldr	r3, [r7, #16]
 8001cb0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001cb6:	f043 0202 	orr.w	r2, r3, #2
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001cc2:	2204      	movs	r2, #4
 8001cc4:	409a      	lsls	r2, r3
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	4013      	ands	r3, r2
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d012      	beq.n	8001cf4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	f003 0302 	and.w	r3, r3, #2
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d00b      	beq.n	8001cf4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ce0:	2204      	movs	r2, #4
 8001ce2:	409a      	lsls	r2, r3
 8001ce4:	693b      	ldr	r3, [r7, #16]
 8001ce6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001cec:	f043 0204 	orr.w	r2, r3, #4
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001cf8:	2210      	movs	r2, #16
 8001cfa:	409a      	lsls	r2, r3
 8001cfc:	68fb      	ldr	r3, [r7, #12]
 8001cfe:	4013      	ands	r3, r2
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d043      	beq.n	8001d8c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	f003 0308 	and.w	r3, r3, #8
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d03c      	beq.n	8001d8c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d16:	2210      	movs	r2, #16
 8001d18:	409a      	lsls	r2, r3
 8001d1a:	693b      	ldr	r3, [r7, #16]
 8001d1c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d018      	beq.n	8001d5e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d108      	bne.n	8001d4c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d024      	beq.n	8001d8c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d46:	6878      	ldr	r0, [r7, #4]
 8001d48:	4798      	blx	r3
 8001d4a:	e01f      	b.n	8001d8c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d01b      	beq.n	8001d8c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001d58:	6878      	ldr	r0, [r7, #4]
 8001d5a:	4798      	blx	r3
 8001d5c:	e016      	b.n	8001d8c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d107      	bne.n	8001d7c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	681a      	ldr	r2, [r3, #0]
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	f022 0208 	bic.w	r2, r2, #8
 8001d7a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d003      	beq.n	8001d8c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d88:	6878      	ldr	r0, [r7, #4]
 8001d8a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d90:	2220      	movs	r2, #32
 8001d92:	409a      	lsls	r2, r3
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	4013      	ands	r3, r2
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	f000 808f 	beq.w	8001ebc <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	f003 0310 	and.w	r3, r3, #16
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	f000 8087 	beq.w	8001ebc <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001db2:	2220      	movs	r2, #32
 8001db4:	409a      	lsls	r2, r3
 8001db6:	693b      	ldr	r3, [r7, #16]
 8001db8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001dc0:	b2db      	uxtb	r3, r3
 8001dc2:	2b05      	cmp	r3, #5
 8001dc4:	d136      	bne.n	8001e34 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	681a      	ldr	r2, [r3, #0]
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	f022 0216 	bic.w	r2, r2, #22
 8001dd4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	695a      	ldr	r2, [r3, #20]
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001de4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d103      	bne.n	8001df6 <HAL_DMA_IRQHandler+0x1da>
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d007      	beq.n	8001e06 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	681a      	ldr	r2, [r3, #0]
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	f022 0208 	bic.w	r2, r2, #8
 8001e04:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e0a:	223f      	movs	r2, #63	@ 0x3f
 8001e0c:	409a      	lsls	r2, r3
 8001e0e:	693b      	ldr	r3, [r7, #16]
 8001e10:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	2201      	movs	r2, #1
 8001e16:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d07e      	beq.n	8001f28 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001e2e:	6878      	ldr	r0, [r7, #4]
 8001e30:	4798      	blx	r3
        }
        return;
 8001e32:	e079      	b.n	8001f28 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d01d      	beq.n	8001e7e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d10d      	bne.n	8001e6c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d031      	beq.n	8001ebc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e5c:	6878      	ldr	r0, [r7, #4]
 8001e5e:	4798      	blx	r3
 8001e60:	e02c      	b.n	8001ebc <HAL_DMA_IRQHandler+0x2a0>
 8001e62:	bf00      	nop
 8001e64:	20000024 	.word	0x20000024
 8001e68:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d023      	beq.n	8001ebc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001e78:	6878      	ldr	r0, [r7, #4]
 8001e7a:	4798      	blx	r3
 8001e7c:	e01e      	b.n	8001ebc <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d10f      	bne.n	8001eac <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	681a      	ldr	r2, [r3, #0]
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	f022 0210 	bic.w	r2, r2, #16
 8001e9a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	2201      	movs	r2, #1
 8001ea0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d003      	beq.n	8001ebc <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001eb8:	6878      	ldr	r0, [r7, #4]
 8001eba:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d032      	beq.n	8001f2a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ec8:	f003 0301 	and.w	r3, r3, #1
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d022      	beq.n	8001f16 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	2205      	movs	r2, #5
 8001ed4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	681a      	ldr	r2, [r3, #0]
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	f022 0201 	bic.w	r2, r2, #1
 8001ee6:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8001ee8:	68bb      	ldr	r3, [r7, #8]
 8001eea:	3301      	adds	r3, #1
 8001eec:	60bb      	str	r3, [r7, #8]
 8001eee:	697a      	ldr	r2, [r7, #20]
 8001ef0:	429a      	cmp	r2, r3
 8001ef2:	d307      	bcc.n	8001f04 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	f003 0301 	and.w	r3, r3, #1
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d1f2      	bne.n	8001ee8 <HAL_DMA_IRQHandler+0x2cc>
 8001f02:	e000      	b.n	8001f06 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8001f04:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	2201      	movs	r2, #1
 8001f0a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	2200      	movs	r2, #0
 8001f12:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d005      	beq.n	8001f2a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f22:	6878      	ldr	r0, [r7, #4]
 8001f24:	4798      	blx	r3
 8001f26:	e000      	b.n	8001f2a <HAL_DMA_IRQHandler+0x30e>
        return;
 8001f28:	bf00      	nop
    }
  }
}
 8001f2a:	3718      	adds	r7, #24
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	bd80      	pop	{r7, pc}

08001f30 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001f30:	b480      	push	{r7}
 8001f32:	b085      	sub	sp, #20
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	60f8      	str	r0, [r7, #12]
 8001f38:	60b9      	str	r1, [r7, #8]
 8001f3a:	607a      	str	r2, [r7, #4]
 8001f3c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	681a      	ldr	r2, [r3, #0]
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8001f4c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	683a      	ldr	r2, [r7, #0]
 8001f54:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	689b      	ldr	r3, [r3, #8]
 8001f5a:	2b40      	cmp	r3, #64	@ 0x40
 8001f5c:	d108      	bne.n	8001f70 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	687a      	ldr	r2, [r7, #4]
 8001f64:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	68ba      	ldr	r2, [r7, #8]
 8001f6c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8001f6e:	e007      	b.n	8001f80 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	68ba      	ldr	r2, [r7, #8]
 8001f76:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	687a      	ldr	r2, [r7, #4]
 8001f7e:	60da      	str	r2, [r3, #12]
}
 8001f80:	bf00      	nop
 8001f82:	3714      	adds	r7, #20
 8001f84:	46bd      	mov	sp, r7
 8001f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f8a:	4770      	bx	lr

08001f8c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001f8c:	b480      	push	{r7}
 8001f8e:	b085      	sub	sp, #20
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	b2db      	uxtb	r3, r3
 8001f9a:	3b10      	subs	r3, #16
 8001f9c:	4a14      	ldr	r2, [pc, #80]	@ (8001ff0 <DMA_CalcBaseAndBitshift+0x64>)
 8001f9e:	fba2 2303 	umull	r2, r3, r2, r3
 8001fa2:	091b      	lsrs	r3, r3, #4
 8001fa4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001fa6:	4a13      	ldr	r2, [pc, #76]	@ (8001ff4 <DMA_CalcBaseAndBitshift+0x68>)
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	4413      	add	r3, r2
 8001fac:	781b      	ldrb	r3, [r3, #0]
 8001fae:	461a      	mov	r2, r3
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	2b03      	cmp	r3, #3
 8001fb8:	d909      	bls.n	8001fce <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8001fc2:	f023 0303 	bic.w	r3, r3, #3
 8001fc6:	1d1a      	adds	r2, r3, #4
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	659a      	str	r2, [r3, #88]	@ 0x58
 8001fcc:	e007      	b.n	8001fde <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8001fd6:	f023 0303 	bic.w	r3, r3, #3
 8001fda:	687a      	ldr	r2, [r7, #4]
 8001fdc:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8001fe2:	4618      	mov	r0, r3
 8001fe4:	3714      	adds	r7, #20
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fec:	4770      	bx	lr
 8001fee:	bf00      	nop
 8001ff0:	aaaaaaab 	.word	0xaaaaaaab
 8001ff4:	0800c248 	.word	0x0800c248

08001ff8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8001ff8:	b480      	push	{r7}
 8001ffa:	b085      	sub	sp, #20
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002000:	2300      	movs	r3, #0
 8002002:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002008:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	699b      	ldr	r3, [r3, #24]
 800200e:	2b00      	cmp	r3, #0
 8002010:	d11f      	bne.n	8002052 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002012:	68bb      	ldr	r3, [r7, #8]
 8002014:	2b03      	cmp	r3, #3
 8002016:	d856      	bhi.n	80020c6 <DMA_CheckFifoParam+0xce>
 8002018:	a201      	add	r2, pc, #4	@ (adr r2, 8002020 <DMA_CheckFifoParam+0x28>)
 800201a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800201e:	bf00      	nop
 8002020:	08002031 	.word	0x08002031
 8002024:	08002043 	.word	0x08002043
 8002028:	08002031 	.word	0x08002031
 800202c:	080020c7 	.word	0x080020c7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002034:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002038:	2b00      	cmp	r3, #0
 800203a:	d046      	beq.n	80020ca <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800203c:	2301      	movs	r3, #1
 800203e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002040:	e043      	b.n	80020ca <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002046:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800204a:	d140      	bne.n	80020ce <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800204c:	2301      	movs	r3, #1
 800204e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002050:	e03d      	b.n	80020ce <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	699b      	ldr	r3, [r3, #24]
 8002056:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800205a:	d121      	bne.n	80020a0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800205c:	68bb      	ldr	r3, [r7, #8]
 800205e:	2b03      	cmp	r3, #3
 8002060:	d837      	bhi.n	80020d2 <DMA_CheckFifoParam+0xda>
 8002062:	a201      	add	r2, pc, #4	@ (adr r2, 8002068 <DMA_CheckFifoParam+0x70>)
 8002064:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002068:	08002079 	.word	0x08002079
 800206c:	0800207f 	.word	0x0800207f
 8002070:	08002079 	.word	0x08002079
 8002074:	08002091 	.word	0x08002091
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002078:	2301      	movs	r3, #1
 800207a:	73fb      	strb	r3, [r7, #15]
      break;
 800207c:	e030      	b.n	80020e0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002082:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002086:	2b00      	cmp	r3, #0
 8002088:	d025      	beq.n	80020d6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800208a:	2301      	movs	r3, #1
 800208c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800208e:	e022      	b.n	80020d6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002094:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002098:	d11f      	bne.n	80020da <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800209a:	2301      	movs	r3, #1
 800209c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800209e:	e01c      	b.n	80020da <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80020a0:	68bb      	ldr	r3, [r7, #8]
 80020a2:	2b02      	cmp	r3, #2
 80020a4:	d903      	bls.n	80020ae <DMA_CheckFifoParam+0xb6>
 80020a6:	68bb      	ldr	r3, [r7, #8]
 80020a8:	2b03      	cmp	r3, #3
 80020aa:	d003      	beq.n	80020b4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80020ac:	e018      	b.n	80020e0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80020ae:	2301      	movs	r3, #1
 80020b0:	73fb      	strb	r3, [r7, #15]
      break;
 80020b2:	e015      	b.n	80020e0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020b8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d00e      	beq.n	80020de <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80020c0:	2301      	movs	r3, #1
 80020c2:	73fb      	strb	r3, [r7, #15]
      break;
 80020c4:	e00b      	b.n	80020de <DMA_CheckFifoParam+0xe6>
      break;
 80020c6:	bf00      	nop
 80020c8:	e00a      	b.n	80020e0 <DMA_CheckFifoParam+0xe8>
      break;
 80020ca:	bf00      	nop
 80020cc:	e008      	b.n	80020e0 <DMA_CheckFifoParam+0xe8>
      break;
 80020ce:	bf00      	nop
 80020d0:	e006      	b.n	80020e0 <DMA_CheckFifoParam+0xe8>
      break;
 80020d2:	bf00      	nop
 80020d4:	e004      	b.n	80020e0 <DMA_CheckFifoParam+0xe8>
      break;
 80020d6:	bf00      	nop
 80020d8:	e002      	b.n	80020e0 <DMA_CheckFifoParam+0xe8>
      break;   
 80020da:	bf00      	nop
 80020dc:	e000      	b.n	80020e0 <DMA_CheckFifoParam+0xe8>
      break;
 80020de:	bf00      	nop
    }
  } 
  
  return status; 
 80020e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80020e2:	4618      	mov	r0, r3
 80020e4:	3714      	adds	r7, #20
 80020e6:	46bd      	mov	sp, r7
 80020e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ec:	4770      	bx	lr
 80020ee:	bf00      	nop

080020f0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80020f0:	b480      	push	{r7}
 80020f2:	b089      	sub	sp, #36	@ 0x24
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	6078      	str	r0, [r7, #4]
 80020f8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80020fa:	2300      	movs	r3, #0
 80020fc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80020fe:	2300      	movs	r3, #0
 8002100:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002102:	2300      	movs	r3, #0
 8002104:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002106:	2300      	movs	r3, #0
 8002108:	61fb      	str	r3, [r7, #28]
 800210a:	e165      	b.n	80023d8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800210c:	2201      	movs	r2, #1
 800210e:	69fb      	ldr	r3, [r7, #28]
 8002110:	fa02 f303 	lsl.w	r3, r2, r3
 8002114:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002116:	683b      	ldr	r3, [r7, #0]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	697a      	ldr	r2, [r7, #20]
 800211c:	4013      	ands	r3, r2
 800211e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002120:	693a      	ldr	r2, [r7, #16]
 8002122:	697b      	ldr	r3, [r7, #20]
 8002124:	429a      	cmp	r2, r3
 8002126:	f040 8154 	bne.w	80023d2 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800212a:	683b      	ldr	r3, [r7, #0]
 800212c:	685b      	ldr	r3, [r3, #4]
 800212e:	f003 0303 	and.w	r3, r3, #3
 8002132:	2b01      	cmp	r3, #1
 8002134:	d005      	beq.n	8002142 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002136:	683b      	ldr	r3, [r7, #0]
 8002138:	685b      	ldr	r3, [r3, #4]
 800213a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800213e:	2b02      	cmp	r3, #2
 8002140:	d130      	bne.n	80021a4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	689b      	ldr	r3, [r3, #8]
 8002146:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002148:	69fb      	ldr	r3, [r7, #28]
 800214a:	005b      	lsls	r3, r3, #1
 800214c:	2203      	movs	r2, #3
 800214e:	fa02 f303 	lsl.w	r3, r2, r3
 8002152:	43db      	mvns	r3, r3
 8002154:	69ba      	ldr	r2, [r7, #24]
 8002156:	4013      	ands	r3, r2
 8002158:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800215a:	683b      	ldr	r3, [r7, #0]
 800215c:	68da      	ldr	r2, [r3, #12]
 800215e:	69fb      	ldr	r3, [r7, #28]
 8002160:	005b      	lsls	r3, r3, #1
 8002162:	fa02 f303 	lsl.w	r3, r2, r3
 8002166:	69ba      	ldr	r2, [r7, #24]
 8002168:	4313      	orrs	r3, r2
 800216a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	69ba      	ldr	r2, [r7, #24]
 8002170:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	685b      	ldr	r3, [r3, #4]
 8002176:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002178:	2201      	movs	r2, #1
 800217a:	69fb      	ldr	r3, [r7, #28]
 800217c:	fa02 f303 	lsl.w	r3, r2, r3
 8002180:	43db      	mvns	r3, r3
 8002182:	69ba      	ldr	r2, [r7, #24]
 8002184:	4013      	ands	r3, r2
 8002186:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002188:	683b      	ldr	r3, [r7, #0]
 800218a:	685b      	ldr	r3, [r3, #4]
 800218c:	091b      	lsrs	r3, r3, #4
 800218e:	f003 0201 	and.w	r2, r3, #1
 8002192:	69fb      	ldr	r3, [r7, #28]
 8002194:	fa02 f303 	lsl.w	r3, r2, r3
 8002198:	69ba      	ldr	r2, [r7, #24]
 800219a:	4313      	orrs	r3, r2
 800219c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	69ba      	ldr	r2, [r7, #24]
 80021a2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80021a4:	683b      	ldr	r3, [r7, #0]
 80021a6:	685b      	ldr	r3, [r3, #4]
 80021a8:	f003 0303 	and.w	r3, r3, #3
 80021ac:	2b03      	cmp	r3, #3
 80021ae:	d017      	beq.n	80021e0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	68db      	ldr	r3, [r3, #12]
 80021b4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80021b6:	69fb      	ldr	r3, [r7, #28]
 80021b8:	005b      	lsls	r3, r3, #1
 80021ba:	2203      	movs	r2, #3
 80021bc:	fa02 f303 	lsl.w	r3, r2, r3
 80021c0:	43db      	mvns	r3, r3
 80021c2:	69ba      	ldr	r2, [r7, #24]
 80021c4:	4013      	ands	r3, r2
 80021c6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80021c8:	683b      	ldr	r3, [r7, #0]
 80021ca:	689a      	ldr	r2, [r3, #8]
 80021cc:	69fb      	ldr	r3, [r7, #28]
 80021ce:	005b      	lsls	r3, r3, #1
 80021d0:	fa02 f303 	lsl.w	r3, r2, r3
 80021d4:	69ba      	ldr	r2, [r7, #24]
 80021d6:	4313      	orrs	r3, r2
 80021d8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	69ba      	ldr	r2, [r7, #24]
 80021de:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80021e0:	683b      	ldr	r3, [r7, #0]
 80021e2:	685b      	ldr	r3, [r3, #4]
 80021e4:	f003 0303 	and.w	r3, r3, #3
 80021e8:	2b02      	cmp	r3, #2
 80021ea:	d123      	bne.n	8002234 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80021ec:	69fb      	ldr	r3, [r7, #28]
 80021ee:	08da      	lsrs	r2, r3, #3
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	3208      	adds	r2, #8
 80021f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80021f8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80021fa:	69fb      	ldr	r3, [r7, #28]
 80021fc:	f003 0307 	and.w	r3, r3, #7
 8002200:	009b      	lsls	r3, r3, #2
 8002202:	220f      	movs	r2, #15
 8002204:	fa02 f303 	lsl.w	r3, r2, r3
 8002208:	43db      	mvns	r3, r3
 800220a:	69ba      	ldr	r2, [r7, #24]
 800220c:	4013      	ands	r3, r2
 800220e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002210:	683b      	ldr	r3, [r7, #0]
 8002212:	691a      	ldr	r2, [r3, #16]
 8002214:	69fb      	ldr	r3, [r7, #28]
 8002216:	f003 0307 	and.w	r3, r3, #7
 800221a:	009b      	lsls	r3, r3, #2
 800221c:	fa02 f303 	lsl.w	r3, r2, r3
 8002220:	69ba      	ldr	r2, [r7, #24]
 8002222:	4313      	orrs	r3, r2
 8002224:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002226:	69fb      	ldr	r3, [r7, #28]
 8002228:	08da      	lsrs	r2, r3, #3
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	3208      	adds	r2, #8
 800222e:	69b9      	ldr	r1, [r7, #24]
 8002230:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800223a:	69fb      	ldr	r3, [r7, #28]
 800223c:	005b      	lsls	r3, r3, #1
 800223e:	2203      	movs	r2, #3
 8002240:	fa02 f303 	lsl.w	r3, r2, r3
 8002244:	43db      	mvns	r3, r3
 8002246:	69ba      	ldr	r2, [r7, #24]
 8002248:	4013      	ands	r3, r2
 800224a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800224c:	683b      	ldr	r3, [r7, #0]
 800224e:	685b      	ldr	r3, [r3, #4]
 8002250:	f003 0203 	and.w	r2, r3, #3
 8002254:	69fb      	ldr	r3, [r7, #28]
 8002256:	005b      	lsls	r3, r3, #1
 8002258:	fa02 f303 	lsl.w	r3, r2, r3
 800225c:	69ba      	ldr	r2, [r7, #24]
 800225e:	4313      	orrs	r3, r2
 8002260:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	69ba      	ldr	r2, [r7, #24]
 8002266:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002268:	683b      	ldr	r3, [r7, #0]
 800226a:	685b      	ldr	r3, [r3, #4]
 800226c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002270:	2b00      	cmp	r3, #0
 8002272:	f000 80ae 	beq.w	80023d2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002276:	2300      	movs	r3, #0
 8002278:	60fb      	str	r3, [r7, #12]
 800227a:	4b5d      	ldr	r3, [pc, #372]	@ (80023f0 <HAL_GPIO_Init+0x300>)
 800227c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800227e:	4a5c      	ldr	r2, [pc, #368]	@ (80023f0 <HAL_GPIO_Init+0x300>)
 8002280:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002284:	6453      	str	r3, [r2, #68]	@ 0x44
 8002286:	4b5a      	ldr	r3, [pc, #360]	@ (80023f0 <HAL_GPIO_Init+0x300>)
 8002288:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800228a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800228e:	60fb      	str	r3, [r7, #12]
 8002290:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002292:	4a58      	ldr	r2, [pc, #352]	@ (80023f4 <HAL_GPIO_Init+0x304>)
 8002294:	69fb      	ldr	r3, [r7, #28]
 8002296:	089b      	lsrs	r3, r3, #2
 8002298:	3302      	adds	r3, #2
 800229a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800229e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80022a0:	69fb      	ldr	r3, [r7, #28]
 80022a2:	f003 0303 	and.w	r3, r3, #3
 80022a6:	009b      	lsls	r3, r3, #2
 80022a8:	220f      	movs	r2, #15
 80022aa:	fa02 f303 	lsl.w	r3, r2, r3
 80022ae:	43db      	mvns	r3, r3
 80022b0:	69ba      	ldr	r2, [r7, #24]
 80022b2:	4013      	ands	r3, r2
 80022b4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	4a4f      	ldr	r2, [pc, #316]	@ (80023f8 <HAL_GPIO_Init+0x308>)
 80022ba:	4293      	cmp	r3, r2
 80022bc:	d025      	beq.n	800230a <HAL_GPIO_Init+0x21a>
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	4a4e      	ldr	r2, [pc, #312]	@ (80023fc <HAL_GPIO_Init+0x30c>)
 80022c2:	4293      	cmp	r3, r2
 80022c4:	d01f      	beq.n	8002306 <HAL_GPIO_Init+0x216>
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	4a4d      	ldr	r2, [pc, #308]	@ (8002400 <HAL_GPIO_Init+0x310>)
 80022ca:	4293      	cmp	r3, r2
 80022cc:	d019      	beq.n	8002302 <HAL_GPIO_Init+0x212>
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	4a4c      	ldr	r2, [pc, #304]	@ (8002404 <HAL_GPIO_Init+0x314>)
 80022d2:	4293      	cmp	r3, r2
 80022d4:	d013      	beq.n	80022fe <HAL_GPIO_Init+0x20e>
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	4a4b      	ldr	r2, [pc, #300]	@ (8002408 <HAL_GPIO_Init+0x318>)
 80022da:	4293      	cmp	r3, r2
 80022dc:	d00d      	beq.n	80022fa <HAL_GPIO_Init+0x20a>
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	4a4a      	ldr	r2, [pc, #296]	@ (800240c <HAL_GPIO_Init+0x31c>)
 80022e2:	4293      	cmp	r3, r2
 80022e4:	d007      	beq.n	80022f6 <HAL_GPIO_Init+0x206>
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	4a49      	ldr	r2, [pc, #292]	@ (8002410 <HAL_GPIO_Init+0x320>)
 80022ea:	4293      	cmp	r3, r2
 80022ec:	d101      	bne.n	80022f2 <HAL_GPIO_Init+0x202>
 80022ee:	2306      	movs	r3, #6
 80022f0:	e00c      	b.n	800230c <HAL_GPIO_Init+0x21c>
 80022f2:	2307      	movs	r3, #7
 80022f4:	e00a      	b.n	800230c <HAL_GPIO_Init+0x21c>
 80022f6:	2305      	movs	r3, #5
 80022f8:	e008      	b.n	800230c <HAL_GPIO_Init+0x21c>
 80022fa:	2304      	movs	r3, #4
 80022fc:	e006      	b.n	800230c <HAL_GPIO_Init+0x21c>
 80022fe:	2303      	movs	r3, #3
 8002300:	e004      	b.n	800230c <HAL_GPIO_Init+0x21c>
 8002302:	2302      	movs	r3, #2
 8002304:	e002      	b.n	800230c <HAL_GPIO_Init+0x21c>
 8002306:	2301      	movs	r3, #1
 8002308:	e000      	b.n	800230c <HAL_GPIO_Init+0x21c>
 800230a:	2300      	movs	r3, #0
 800230c:	69fa      	ldr	r2, [r7, #28]
 800230e:	f002 0203 	and.w	r2, r2, #3
 8002312:	0092      	lsls	r2, r2, #2
 8002314:	4093      	lsls	r3, r2
 8002316:	69ba      	ldr	r2, [r7, #24]
 8002318:	4313      	orrs	r3, r2
 800231a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800231c:	4935      	ldr	r1, [pc, #212]	@ (80023f4 <HAL_GPIO_Init+0x304>)
 800231e:	69fb      	ldr	r3, [r7, #28]
 8002320:	089b      	lsrs	r3, r3, #2
 8002322:	3302      	adds	r3, #2
 8002324:	69ba      	ldr	r2, [r7, #24]
 8002326:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800232a:	4b3a      	ldr	r3, [pc, #232]	@ (8002414 <HAL_GPIO_Init+0x324>)
 800232c:	689b      	ldr	r3, [r3, #8]
 800232e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002330:	693b      	ldr	r3, [r7, #16]
 8002332:	43db      	mvns	r3, r3
 8002334:	69ba      	ldr	r2, [r7, #24]
 8002336:	4013      	ands	r3, r2
 8002338:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800233a:	683b      	ldr	r3, [r7, #0]
 800233c:	685b      	ldr	r3, [r3, #4]
 800233e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002342:	2b00      	cmp	r3, #0
 8002344:	d003      	beq.n	800234e <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8002346:	69ba      	ldr	r2, [r7, #24]
 8002348:	693b      	ldr	r3, [r7, #16]
 800234a:	4313      	orrs	r3, r2
 800234c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800234e:	4a31      	ldr	r2, [pc, #196]	@ (8002414 <HAL_GPIO_Init+0x324>)
 8002350:	69bb      	ldr	r3, [r7, #24]
 8002352:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002354:	4b2f      	ldr	r3, [pc, #188]	@ (8002414 <HAL_GPIO_Init+0x324>)
 8002356:	68db      	ldr	r3, [r3, #12]
 8002358:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800235a:	693b      	ldr	r3, [r7, #16]
 800235c:	43db      	mvns	r3, r3
 800235e:	69ba      	ldr	r2, [r7, #24]
 8002360:	4013      	ands	r3, r2
 8002362:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002364:	683b      	ldr	r3, [r7, #0]
 8002366:	685b      	ldr	r3, [r3, #4]
 8002368:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800236c:	2b00      	cmp	r3, #0
 800236e:	d003      	beq.n	8002378 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002370:	69ba      	ldr	r2, [r7, #24]
 8002372:	693b      	ldr	r3, [r7, #16]
 8002374:	4313      	orrs	r3, r2
 8002376:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002378:	4a26      	ldr	r2, [pc, #152]	@ (8002414 <HAL_GPIO_Init+0x324>)
 800237a:	69bb      	ldr	r3, [r7, #24]
 800237c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800237e:	4b25      	ldr	r3, [pc, #148]	@ (8002414 <HAL_GPIO_Init+0x324>)
 8002380:	685b      	ldr	r3, [r3, #4]
 8002382:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002384:	693b      	ldr	r3, [r7, #16]
 8002386:	43db      	mvns	r3, r3
 8002388:	69ba      	ldr	r2, [r7, #24]
 800238a:	4013      	ands	r3, r2
 800238c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800238e:	683b      	ldr	r3, [r7, #0]
 8002390:	685b      	ldr	r3, [r3, #4]
 8002392:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002396:	2b00      	cmp	r3, #0
 8002398:	d003      	beq.n	80023a2 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800239a:	69ba      	ldr	r2, [r7, #24]
 800239c:	693b      	ldr	r3, [r7, #16]
 800239e:	4313      	orrs	r3, r2
 80023a0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80023a2:	4a1c      	ldr	r2, [pc, #112]	@ (8002414 <HAL_GPIO_Init+0x324>)
 80023a4:	69bb      	ldr	r3, [r7, #24]
 80023a6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80023a8:	4b1a      	ldr	r3, [pc, #104]	@ (8002414 <HAL_GPIO_Init+0x324>)
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80023ae:	693b      	ldr	r3, [r7, #16]
 80023b0:	43db      	mvns	r3, r3
 80023b2:	69ba      	ldr	r2, [r7, #24]
 80023b4:	4013      	ands	r3, r2
 80023b6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80023b8:	683b      	ldr	r3, [r7, #0]
 80023ba:	685b      	ldr	r3, [r3, #4]
 80023bc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d003      	beq.n	80023cc <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80023c4:	69ba      	ldr	r2, [r7, #24]
 80023c6:	693b      	ldr	r3, [r7, #16]
 80023c8:	4313      	orrs	r3, r2
 80023ca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80023cc:	4a11      	ldr	r2, [pc, #68]	@ (8002414 <HAL_GPIO_Init+0x324>)
 80023ce:	69bb      	ldr	r3, [r7, #24]
 80023d0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80023d2:	69fb      	ldr	r3, [r7, #28]
 80023d4:	3301      	adds	r3, #1
 80023d6:	61fb      	str	r3, [r7, #28]
 80023d8:	69fb      	ldr	r3, [r7, #28]
 80023da:	2b0f      	cmp	r3, #15
 80023dc:	f67f ae96 	bls.w	800210c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80023e0:	bf00      	nop
 80023e2:	bf00      	nop
 80023e4:	3724      	adds	r7, #36	@ 0x24
 80023e6:	46bd      	mov	sp, r7
 80023e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ec:	4770      	bx	lr
 80023ee:	bf00      	nop
 80023f0:	40023800 	.word	0x40023800
 80023f4:	40013800 	.word	0x40013800
 80023f8:	40020000 	.word	0x40020000
 80023fc:	40020400 	.word	0x40020400
 8002400:	40020800 	.word	0x40020800
 8002404:	40020c00 	.word	0x40020c00
 8002408:	40021000 	.word	0x40021000
 800240c:	40021400 	.word	0x40021400
 8002410:	40021800 	.word	0x40021800
 8002414:	40013c00 	.word	0x40013c00

08002418 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002418:	b480      	push	{r7}
 800241a:	b083      	sub	sp, #12
 800241c:	af00      	add	r7, sp, #0
 800241e:	6078      	str	r0, [r7, #4]
 8002420:	460b      	mov	r3, r1
 8002422:	807b      	strh	r3, [r7, #2]
 8002424:	4613      	mov	r3, r2
 8002426:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002428:	787b      	ldrb	r3, [r7, #1]
 800242a:	2b00      	cmp	r3, #0
 800242c:	d003      	beq.n	8002436 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800242e:	887a      	ldrh	r2, [r7, #2]
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002434:	e003      	b.n	800243e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002436:	887b      	ldrh	r3, [r7, #2]
 8002438:	041a      	lsls	r2, r3, #16
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	619a      	str	r2, [r3, #24]
}
 800243e:	bf00      	nop
 8002440:	370c      	adds	r7, #12
 8002442:	46bd      	mov	sp, r7
 8002444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002448:	4770      	bx	lr

0800244a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800244a:	b480      	push	{r7}
 800244c:	b085      	sub	sp, #20
 800244e:	af00      	add	r7, sp, #0
 8002450:	6078      	str	r0, [r7, #4]
 8002452:	460b      	mov	r3, r1
 8002454:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	695b      	ldr	r3, [r3, #20]
 800245a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800245c:	887a      	ldrh	r2, [r7, #2]
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	4013      	ands	r3, r2
 8002462:	041a      	lsls	r2, r3, #16
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	43d9      	mvns	r1, r3
 8002468:	887b      	ldrh	r3, [r7, #2]
 800246a:	400b      	ands	r3, r1
 800246c:	431a      	orrs	r2, r3
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	619a      	str	r2, [r3, #24]
}
 8002472:	bf00      	nop
 8002474:	3714      	adds	r7, #20
 8002476:	46bd      	mov	sp, r7
 8002478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800247c:	4770      	bx	lr
	...

08002480 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002480:	b580      	push	{r7, lr}
 8002482:	b082      	sub	sp, #8
 8002484:	af00      	add	r7, sp, #0
 8002486:	4603      	mov	r3, r0
 8002488:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800248a:	4b08      	ldr	r3, [pc, #32]	@ (80024ac <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800248c:	695a      	ldr	r2, [r3, #20]
 800248e:	88fb      	ldrh	r3, [r7, #6]
 8002490:	4013      	ands	r3, r2
 8002492:	2b00      	cmp	r3, #0
 8002494:	d006      	beq.n	80024a4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002496:	4a05      	ldr	r2, [pc, #20]	@ (80024ac <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002498:	88fb      	ldrh	r3, [r7, #6]
 800249a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800249c:	88fb      	ldrh	r3, [r7, #6]
 800249e:	4618      	mov	r0, r3
 80024a0:	f003 f910 	bl	80056c4 <HAL_GPIO_EXTI_Callback>
  }
}
 80024a4:	bf00      	nop
 80024a6:	3708      	adds	r7, #8
 80024a8:	46bd      	mov	sp, r7
 80024aa:	bd80      	pop	{r7, pc}
 80024ac:	40013c00 	.word	0x40013c00

080024b0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	b084      	sub	sp, #16
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d101      	bne.n	80024c2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80024be:	2301      	movs	r3, #1
 80024c0:	e12b      	b.n	800271a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80024c8:	b2db      	uxtb	r3, r3
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d106      	bne.n	80024dc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	2200      	movs	r2, #0
 80024d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80024d6:	6878      	ldr	r0, [r7, #4]
 80024d8:	f7fe fe3a 	bl	8001150 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	2224      	movs	r2, #36	@ 0x24
 80024e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	681a      	ldr	r2, [r3, #0]
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	f022 0201 	bic.w	r2, r2, #1
 80024f2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	681a      	ldr	r2, [r3, #0]
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002502:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	681a      	ldr	r2, [r3, #0]
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002512:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002514:	f000 fa02 	bl	800291c <HAL_RCC_GetPCLK1Freq>
 8002518:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	685b      	ldr	r3, [r3, #4]
 800251e:	4a81      	ldr	r2, [pc, #516]	@ (8002724 <HAL_I2C_Init+0x274>)
 8002520:	4293      	cmp	r3, r2
 8002522:	d807      	bhi.n	8002534 <HAL_I2C_Init+0x84>
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	4a80      	ldr	r2, [pc, #512]	@ (8002728 <HAL_I2C_Init+0x278>)
 8002528:	4293      	cmp	r3, r2
 800252a:	bf94      	ite	ls
 800252c:	2301      	movls	r3, #1
 800252e:	2300      	movhi	r3, #0
 8002530:	b2db      	uxtb	r3, r3
 8002532:	e006      	b.n	8002542 <HAL_I2C_Init+0x92>
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	4a7d      	ldr	r2, [pc, #500]	@ (800272c <HAL_I2C_Init+0x27c>)
 8002538:	4293      	cmp	r3, r2
 800253a:	bf94      	ite	ls
 800253c:	2301      	movls	r3, #1
 800253e:	2300      	movhi	r3, #0
 8002540:	b2db      	uxtb	r3, r3
 8002542:	2b00      	cmp	r3, #0
 8002544:	d001      	beq.n	800254a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002546:	2301      	movs	r3, #1
 8002548:	e0e7      	b.n	800271a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	4a78      	ldr	r2, [pc, #480]	@ (8002730 <HAL_I2C_Init+0x280>)
 800254e:	fba2 2303 	umull	r2, r3, r2, r3
 8002552:	0c9b      	lsrs	r3, r3, #18
 8002554:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	685b      	ldr	r3, [r3, #4]
 800255c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	68ba      	ldr	r2, [r7, #8]
 8002566:	430a      	orrs	r2, r1
 8002568:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	6a1b      	ldr	r3, [r3, #32]
 8002570:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	685b      	ldr	r3, [r3, #4]
 8002578:	4a6a      	ldr	r2, [pc, #424]	@ (8002724 <HAL_I2C_Init+0x274>)
 800257a:	4293      	cmp	r3, r2
 800257c:	d802      	bhi.n	8002584 <HAL_I2C_Init+0xd4>
 800257e:	68bb      	ldr	r3, [r7, #8]
 8002580:	3301      	adds	r3, #1
 8002582:	e009      	b.n	8002598 <HAL_I2C_Init+0xe8>
 8002584:	68bb      	ldr	r3, [r7, #8]
 8002586:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800258a:	fb02 f303 	mul.w	r3, r2, r3
 800258e:	4a69      	ldr	r2, [pc, #420]	@ (8002734 <HAL_I2C_Init+0x284>)
 8002590:	fba2 2303 	umull	r2, r3, r2, r3
 8002594:	099b      	lsrs	r3, r3, #6
 8002596:	3301      	adds	r3, #1
 8002598:	687a      	ldr	r2, [r7, #4]
 800259a:	6812      	ldr	r2, [r2, #0]
 800259c:	430b      	orrs	r3, r1
 800259e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	69db      	ldr	r3, [r3, #28]
 80025a6:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80025aa:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	685b      	ldr	r3, [r3, #4]
 80025b2:	495c      	ldr	r1, [pc, #368]	@ (8002724 <HAL_I2C_Init+0x274>)
 80025b4:	428b      	cmp	r3, r1
 80025b6:	d819      	bhi.n	80025ec <HAL_I2C_Init+0x13c>
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	1e59      	subs	r1, r3, #1
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	685b      	ldr	r3, [r3, #4]
 80025c0:	005b      	lsls	r3, r3, #1
 80025c2:	fbb1 f3f3 	udiv	r3, r1, r3
 80025c6:	1c59      	adds	r1, r3, #1
 80025c8:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80025cc:	400b      	ands	r3, r1
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d00a      	beq.n	80025e8 <HAL_I2C_Init+0x138>
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	1e59      	subs	r1, r3, #1
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	685b      	ldr	r3, [r3, #4]
 80025da:	005b      	lsls	r3, r3, #1
 80025dc:	fbb1 f3f3 	udiv	r3, r1, r3
 80025e0:	3301      	adds	r3, #1
 80025e2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80025e6:	e051      	b.n	800268c <HAL_I2C_Init+0x1dc>
 80025e8:	2304      	movs	r3, #4
 80025ea:	e04f      	b.n	800268c <HAL_I2C_Init+0x1dc>
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	689b      	ldr	r3, [r3, #8]
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d111      	bne.n	8002618 <HAL_I2C_Init+0x168>
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	1e58      	subs	r0, r3, #1
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	6859      	ldr	r1, [r3, #4]
 80025fc:	460b      	mov	r3, r1
 80025fe:	005b      	lsls	r3, r3, #1
 8002600:	440b      	add	r3, r1
 8002602:	fbb0 f3f3 	udiv	r3, r0, r3
 8002606:	3301      	adds	r3, #1
 8002608:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800260c:	2b00      	cmp	r3, #0
 800260e:	bf0c      	ite	eq
 8002610:	2301      	moveq	r3, #1
 8002612:	2300      	movne	r3, #0
 8002614:	b2db      	uxtb	r3, r3
 8002616:	e012      	b.n	800263e <HAL_I2C_Init+0x18e>
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	1e58      	subs	r0, r3, #1
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	6859      	ldr	r1, [r3, #4]
 8002620:	460b      	mov	r3, r1
 8002622:	009b      	lsls	r3, r3, #2
 8002624:	440b      	add	r3, r1
 8002626:	0099      	lsls	r1, r3, #2
 8002628:	440b      	add	r3, r1
 800262a:	fbb0 f3f3 	udiv	r3, r0, r3
 800262e:	3301      	adds	r3, #1
 8002630:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002634:	2b00      	cmp	r3, #0
 8002636:	bf0c      	ite	eq
 8002638:	2301      	moveq	r3, #1
 800263a:	2300      	movne	r3, #0
 800263c:	b2db      	uxtb	r3, r3
 800263e:	2b00      	cmp	r3, #0
 8002640:	d001      	beq.n	8002646 <HAL_I2C_Init+0x196>
 8002642:	2301      	movs	r3, #1
 8002644:	e022      	b.n	800268c <HAL_I2C_Init+0x1dc>
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	689b      	ldr	r3, [r3, #8]
 800264a:	2b00      	cmp	r3, #0
 800264c:	d10e      	bne.n	800266c <HAL_I2C_Init+0x1bc>
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	1e58      	subs	r0, r3, #1
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	6859      	ldr	r1, [r3, #4]
 8002656:	460b      	mov	r3, r1
 8002658:	005b      	lsls	r3, r3, #1
 800265a:	440b      	add	r3, r1
 800265c:	fbb0 f3f3 	udiv	r3, r0, r3
 8002660:	3301      	adds	r3, #1
 8002662:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002666:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800266a:	e00f      	b.n	800268c <HAL_I2C_Init+0x1dc>
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	1e58      	subs	r0, r3, #1
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	6859      	ldr	r1, [r3, #4]
 8002674:	460b      	mov	r3, r1
 8002676:	009b      	lsls	r3, r3, #2
 8002678:	440b      	add	r3, r1
 800267a:	0099      	lsls	r1, r3, #2
 800267c:	440b      	add	r3, r1
 800267e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002682:	3301      	adds	r3, #1
 8002684:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002688:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800268c:	6879      	ldr	r1, [r7, #4]
 800268e:	6809      	ldr	r1, [r1, #0]
 8002690:	4313      	orrs	r3, r2
 8002692:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	69da      	ldr	r2, [r3, #28]
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	6a1b      	ldr	r3, [r3, #32]
 80026a6:	431a      	orrs	r2, r3
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	430a      	orrs	r2, r1
 80026ae:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	689b      	ldr	r3, [r3, #8]
 80026b6:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80026ba:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80026be:	687a      	ldr	r2, [r7, #4]
 80026c0:	6911      	ldr	r1, [r2, #16]
 80026c2:	687a      	ldr	r2, [r7, #4]
 80026c4:	68d2      	ldr	r2, [r2, #12]
 80026c6:	4311      	orrs	r1, r2
 80026c8:	687a      	ldr	r2, [r7, #4]
 80026ca:	6812      	ldr	r2, [r2, #0]
 80026cc:	430b      	orrs	r3, r1
 80026ce:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	68db      	ldr	r3, [r3, #12]
 80026d6:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	695a      	ldr	r2, [r3, #20]
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	699b      	ldr	r3, [r3, #24]
 80026e2:	431a      	orrs	r2, r3
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	430a      	orrs	r2, r1
 80026ea:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	681a      	ldr	r2, [r3, #0]
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	f042 0201 	orr.w	r2, r2, #1
 80026fa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	2200      	movs	r2, #0
 8002700:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	2220      	movs	r2, #32
 8002706:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	2200      	movs	r2, #0
 800270e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	2200      	movs	r2, #0
 8002714:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002718:	2300      	movs	r3, #0
}
 800271a:	4618      	mov	r0, r3
 800271c:	3710      	adds	r7, #16
 800271e:	46bd      	mov	sp, r7
 8002720:	bd80      	pop	{r7, pc}
 8002722:	bf00      	nop
 8002724:	000186a0 	.word	0x000186a0
 8002728:	001e847f 	.word	0x001e847f
 800272c:	003d08ff 	.word	0x003d08ff
 8002730:	431bde83 	.word	0x431bde83
 8002734:	10624dd3 	.word	0x10624dd3

08002738 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002738:	b580      	push	{r7, lr}
 800273a:	b084      	sub	sp, #16
 800273c:	af00      	add	r7, sp, #0
 800273e:	6078      	str	r0, [r7, #4]
 8002740:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	2b00      	cmp	r3, #0
 8002746:	d101      	bne.n	800274c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002748:	2301      	movs	r3, #1
 800274a:	e0cc      	b.n	80028e6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800274c:	4b68      	ldr	r3, [pc, #416]	@ (80028f0 <HAL_RCC_ClockConfig+0x1b8>)
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	f003 030f 	and.w	r3, r3, #15
 8002754:	683a      	ldr	r2, [r7, #0]
 8002756:	429a      	cmp	r2, r3
 8002758:	d90c      	bls.n	8002774 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800275a:	4b65      	ldr	r3, [pc, #404]	@ (80028f0 <HAL_RCC_ClockConfig+0x1b8>)
 800275c:	683a      	ldr	r2, [r7, #0]
 800275e:	b2d2      	uxtb	r2, r2
 8002760:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002762:	4b63      	ldr	r3, [pc, #396]	@ (80028f0 <HAL_RCC_ClockConfig+0x1b8>)
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	f003 030f 	and.w	r3, r3, #15
 800276a:	683a      	ldr	r2, [r7, #0]
 800276c:	429a      	cmp	r2, r3
 800276e:	d001      	beq.n	8002774 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002770:	2301      	movs	r3, #1
 8002772:	e0b8      	b.n	80028e6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	f003 0302 	and.w	r3, r3, #2
 800277c:	2b00      	cmp	r3, #0
 800277e:	d020      	beq.n	80027c2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	f003 0304 	and.w	r3, r3, #4
 8002788:	2b00      	cmp	r3, #0
 800278a:	d005      	beq.n	8002798 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800278c:	4b59      	ldr	r3, [pc, #356]	@ (80028f4 <HAL_RCC_ClockConfig+0x1bc>)
 800278e:	689b      	ldr	r3, [r3, #8]
 8002790:	4a58      	ldr	r2, [pc, #352]	@ (80028f4 <HAL_RCC_ClockConfig+0x1bc>)
 8002792:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002796:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	f003 0308 	and.w	r3, r3, #8
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d005      	beq.n	80027b0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80027a4:	4b53      	ldr	r3, [pc, #332]	@ (80028f4 <HAL_RCC_ClockConfig+0x1bc>)
 80027a6:	689b      	ldr	r3, [r3, #8]
 80027a8:	4a52      	ldr	r2, [pc, #328]	@ (80028f4 <HAL_RCC_ClockConfig+0x1bc>)
 80027aa:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80027ae:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80027b0:	4b50      	ldr	r3, [pc, #320]	@ (80028f4 <HAL_RCC_ClockConfig+0x1bc>)
 80027b2:	689b      	ldr	r3, [r3, #8]
 80027b4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	689b      	ldr	r3, [r3, #8]
 80027bc:	494d      	ldr	r1, [pc, #308]	@ (80028f4 <HAL_RCC_ClockConfig+0x1bc>)
 80027be:	4313      	orrs	r3, r2
 80027c0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	f003 0301 	and.w	r3, r3, #1
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d044      	beq.n	8002858 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	685b      	ldr	r3, [r3, #4]
 80027d2:	2b01      	cmp	r3, #1
 80027d4:	d107      	bne.n	80027e6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80027d6:	4b47      	ldr	r3, [pc, #284]	@ (80028f4 <HAL_RCC_ClockConfig+0x1bc>)
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d119      	bne.n	8002816 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80027e2:	2301      	movs	r3, #1
 80027e4:	e07f      	b.n	80028e6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	685b      	ldr	r3, [r3, #4]
 80027ea:	2b02      	cmp	r3, #2
 80027ec:	d003      	beq.n	80027f6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80027f2:	2b03      	cmp	r3, #3
 80027f4:	d107      	bne.n	8002806 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80027f6:	4b3f      	ldr	r3, [pc, #252]	@ (80028f4 <HAL_RCC_ClockConfig+0x1bc>)
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d109      	bne.n	8002816 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002802:	2301      	movs	r3, #1
 8002804:	e06f      	b.n	80028e6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002806:	4b3b      	ldr	r3, [pc, #236]	@ (80028f4 <HAL_RCC_ClockConfig+0x1bc>)
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	f003 0302 	and.w	r3, r3, #2
 800280e:	2b00      	cmp	r3, #0
 8002810:	d101      	bne.n	8002816 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002812:	2301      	movs	r3, #1
 8002814:	e067      	b.n	80028e6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002816:	4b37      	ldr	r3, [pc, #220]	@ (80028f4 <HAL_RCC_ClockConfig+0x1bc>)
 8002818:	689b      	ldr	r3, [r3, #8]
 800281a:	f023 0203 	bic.w	r2, r3, #3
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	685b      	ldr	r3, [r3, #4]
 8002822:	4934      	ldr	r1, [pc, #208]	@ (80028f4 <HAL_RCC_ClockConfig+0x1bc>)
 8002824:	4313      	orrs	r3, r2
 8002826:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002828:	f7fe ff72 	bl	8001710 <HAL_GetTick>
 800282c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800282e:	e00a      	b.n	8002846 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002830:	f7fe ff6e 	bl	8001710 <HAL_GetTick>
 8002834:	4602      	mov	r2, r0
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	1ad3      	subs	r3, r2, r3
 800283a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800283e:	4293      	cmp	r3, r2
 8002840:	d901      	bls.n	8002846 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002842:	2303      	movs	r3, #3
 8002844:	e04f      	b.n	80028e6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002846:	4b2b      	ldr	r3, [pc, #172]	@ (80028f4 <HAL_RCC_ClockConfig+0x1bc>)
 8002848:	689b      	ldr	r3, [r3, #8]
 800284a:	f003 020c 	and.w	r2, r3, #12
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	685b      	ldr	r3, [r3, #4]
 8002852:	009b      	lsls	r3, r3, #2
 8002854:	429a      	cmp	r2, r3
 8002856:	d1eb      	bne.n	8002830 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002858:	4b25      	ldr	r3, [pc, #148]	@ (80028f0 <HAL_RCC_ClockConfig+0x1b8>)
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	f003 030f 	and.w	r3, r3, #15
 8002860:	683a      	ldr	r2, [r7, #0]
 8002862:	429a      	cmp	r2, r3
 8002864:	d20c      	bcs.n	8002880 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002866:	4b22      	ldr	r3, [pc, #136]	@ (80028f0 <HAL_RCC_ClockConfig+0x1b8>)
 8002868:	683a      	ldr	r2, [r7, #0]
 800286a:	b2d2      	uxtb	r2, r2
 800286c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800286e:	4b20      	ldr	r3, [pc, #128]	@ (80028f0 <HAL_RCC_ClockConfig+0x1b8>)
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f003 030f 	and.w	r3, r3, #15
 8002876:	683a      	ldr	r2, [r7, #0]
 8002878:	429a      	cmp	r2, r3
 800287a:	d001      	beq.n	8002880 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800287c:	2301      	movs	r3, #1
 800287e:	e032      	b.n	80028e6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	f003 0304 	and.w	r3, r3, #4
 8002888:	2b00      	cmp	r3, #0
 800288a:	d008      	beq.n	800289e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800288c:	4b19      	ldr	r3, [pc, #100]	@ (80028f4 <HAL_RCC_ClockConfig+0x1bc>)
 800288e:	689b      	ldr	r3, [r3, #8]
 8002890:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	68db      	ldr	r3, [r3, #12]
 8002898:	4916      	ldr	r1, [pc, #88]	@ (80028f4 <HAL_RCC_ClockConfig+0x1bc>)
 800289a:	4313      	orrs	r3, r2
 800289c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	f003 0308 	and.w	r3, r3, #8
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d009      	beq.n	80028be <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80028aa:	4b12      	ldr	r3, [pc, #72]	@ (80028f4 <HAL_RCC_ClockConfig+0x1bc>)
 80028ac:	689b      	ldr	r3, [r3, #8]
 80028ae:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	691b      	ldr	r3, [r3, #16]
 80028b6:	00db      	lsls	r3, r3, #3
 80028b8:	490e      	ldr	r1, [pc, #56]	@ (80028f4 <HAL_RCC_ClockConfig+0x1bc>)
 80028ba:	4313      	orrs	r3, r2
 80028bc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80028be:	f000 f887 	bl	80029d0 <HAL_RCC_GetSysClockFreq>
 80028c2:	4602      	mov	r2, r0
 80028c4:	4b0b      	ldr	r3, [pc, #44]	@ (80028f4 <HAL_RCC_ClockConfig+0x1bc>)
 80028c6:	689b      	ldr	r3, [r3, #8]
 80028c8:	091b      	lsrs	r3, r3, #4
 80028ca:	f003 030f 	and.w	r3, r3, #15
 80028ce:	490a      	ldr	r1, [pc, #40]	@ (80028f8 <HAL_RCC_ClockConfig+0x1c0>)
 80028d0:	5ccb      	ldrb	r3, [r1, r3]
 80028d2:	fa22 f303 	lsr.w	r3, r2, r3
 80028d6:	4a09      	ldr	r2, [pc, #36]	@ (80028fc <HAL_RCC_ClockConfig+0x1c4>)
 80028d8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80028da:	4b09      	ldr	r3, [pc, #36]	@ (8002900 <HAL_RCC_ClockConfig+0x1c8>)
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	4618      	mov	r0, r3
 80028e0:	f7fe fde6 	bl	80014b0 <HAL_InitTick>

  return HAL_OK;
 80028e4:	2300      	movs	r3, #0
}
 80028e6:	4618      	mov	r0, r3
 80028e8:	3710      	adds	r7, #16
 80028ea:	46bd      	mov	sp, r7
 80028ec:	bd80      	pop	{r7, pc}
 80028ee:	bf00      	nop
 80028f0:	40023c00 	.word	0x40023c00
 80028f4:	40023800 	.word	0x40023800
 80028f8:	0800c230 	.word	0x0800c230
 80028fc:	20000024 	.word	0x20000024
 8002900:	20000028 	.word	0x20000028

08002904 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002904:	b480      	push	{r7}
 8002906:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002908:	4b03      	ldr	r3, [pc, #12]	@ (8002918 <HAL_RCC_GetHCLKFreq+0x14>)
 800290a:	681b      	ldr	r3, [r3, #0]
}
 800290c:	4618      	mov	r0, r3
 800290e:	46bd      	mov	sp, r7
 8002910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002914:	4770      	bx	lr
 8002916:	bf00      	nop
 8002918:	20000024 	.word	0x20000024

0800291c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800291c:	b580      	push	{r7, lr}
 800291e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002920:	f7ff fff0 	bl	8002904 <HAL_RCC_GetHCLKFreq>
 8002924:	4602      	mov	r2, r0
 8002926:	4b05      	ldr	r3, [pc, #20]	@ (800293c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002928:	689b      	ldr	r3, [r3, #8]
 800292a:	0a9b      	lsrs	r3, r3, #10
 800292c:	f003 0307 	and.w	r3, r3, #7
 8002930:	4903      	ldr	r1, [pc, #12]	@ (8002940 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002932:	5ccb      	ldrb	r3, [r1, r3]
 8002934:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002938:	4618      	mov	r0, r3
 800293a:	bd80      	pop	{r7, pc}
 800293c:	40023800 	.word	0x40023800
 8002940:	0800c240 	.word	0x0800c240

08002944 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002944:	b580      	push	{r7, lr}
 8002946:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002948:	f7ff ffdc 	bl	8002904 <HAL_RCC_GetHCLKFreq>
 800294c:	4602      	mov	r2, r0
 800294e:	4b05      	ldr	r3, [pc, #20]	@ (8002964 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002950:	689b      	ldr	r3, [r3, #8]
 8002952:	0b5b      	lsrs	r3, r3, #13
 8002954:	f003 0307 	and.w	r3, r3, #7
 8002958:	4903      	ldr	r1, [pc, #12]	@ (8002968 <HAL_RCC_GetPCLK2Freq+0x24>)
 800295a:	5ccb      	ldrb	r3, [r1, r3]
 800295c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002960:	4618      	mov	r0, r3
 8002962:	bd80      	pop	{r7, pc}
 8002964:	40023800 	.word	0x40023800
 8002968:	0800c240 	.word	0x0800c240

0800296c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800296c:	b480      	push	{r7}
 800296e:	b083      	sub	sp, #12
 8002970:	af00      	add	r7, sp, #0
 8002972:	6078      	str	r0, [r7, #4]
 8002974:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	220f      	movs	r2, #15
 800297a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800297c:	4b12      	ldr	r3, [pc, #72]	@ (80029c8 <HAL_RCC_GetClockConfig+0x5c>)
 800297e:	689b      	ldr	r3, [r3, #8]
 8002980:	f003 0203 	and.w	r2, r3, #3
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002988:	4b0f      	ldr	r3, [pc, #60]	@ (80029c8 <HAL_RCC_GetClockConfig+0x5c>)
 800298a:	689b      	ldr	r3, [r3, #8]
 800298c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002994:	4b0c      	ldr	r3, [pc, #48]	@ (80029c8 <HAL_RCC_GetClockConfig+0x5c>)
 8002996:	689b      	ldr	r3, [r3, #8]
 8002998:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80029a0:	4b09      	ldr	r3, [pc, #36]	@ (80029c8 <HAL_RCC_GetClockConfig+0x5c>)
 80029a2:	689b      	ldr	r3, [r3, #8]
 80029a4:	08db      	lsrs	r3, r3, #3
 80029a6:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80029ae:	4b07      	ldr	r3, [pc, #28]	@ (80029cc <HAL_RCC_GetClockConfig+0x60>)
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	f003 020f 	and.w	r2, r3, #15
 80029b6:	683b      	ldr	r3, [r7, #0]
 80029b8:	601a      	str	r2, [r3, #0]
}
 80029ba:	bf00      	nop
 80029bc:	370c      	adds	r7, #12
 80029be:	46bd      	mov	sp, r7
 80029c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c4:	4770      	bx	lr
 80029c6:	bf00      	nop
 80029c8:	40023800 	.word	0x40023800
 80029cc:	40023c00 	.word	0x40023c00

080029d0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80029d0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80029d4:	b0a6      	sub	sp, #152	@ 0x98
 80029d6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80029d8:	2300      	movs	r3, #0
 80029da:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  uint32_t pllvco = 0U;
 80029de:	2300      	movs	r3, #0
 80029e0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  uint32_t pllp = 0U;
 80029e4:	2300      	movs	r3, #0
 80029e6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  uint32_t pllr = 0U;
 80029ea:	2300      	movs	r3, #0
 80029ec:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  uint32_t sysclockfreq = 0U;
 80029f0:	2300      	movs	r3, #0
 80029f2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80029f6:	4bc8      	ldr	r3, [pc, #800]	@ (8002d18 <HAL_RCC_GetSysClockFreq+0x348>)
 80029f8:	689b      	ldr	r3, [r3, #8]
 80029fa:	f003 030c 	and.w	r3, r3, #12
 80029fe:	2b0c      	cmp	r3, #12
 8002a00:	f200 817e 	bhi.w	8002d00 <HAL_RCC_GetSysClockFreq+0x330>
 8002a04:	a201      	add	r2, pc, #4	@ (adr r2, 8002a0c <HAL_RCC_GetSysClockFreq+0x3c>)
 8002a06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a0a:	bf00      	nop
 8002a0c:	08002a41 	.word	0x08002a41
 8002a10:	08002d01 	.word	0x08002d01
 8002a14:	08002d01 	.word	0x08002d01
 8002a18:	08002d01 	.word	0x08002d01
 8002a1c:	08002a49 	.word	0x08002a49
 8002a20:	08002d01 	.word	0x08002d01
 8002a24:	08002d01 	.word	0x08002d01
 8002a28:	08002d01 	.word	0x08002d01
 8002a2c:	08002a51 	.word	0x08002a51
 8002a30:	08002d01 	.word	0x08002d01
 8002a34:	08002d01 	.word	0x08002d01
 8002a38:	08002d01 	.word	0x08002d01
 8002a3c:	08002bbb 	.word	0x08002bbb
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002a40:	4bb6      	ldr	r3, [pc, #728]	@ (8002d1c <HAL_RCC_GetSysClockFreq+0x34c>)
 8002a42:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8002a46:	e15f      	b.n	8002d08 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002a48:	4bb5      	ldr	r3, [pc, #724]	@ (8002d20 <HAL_RCC_GetSysClockFreq+0x350>)
 8002a4a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8002a4e:	e15b      	b.n	8002d08 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002a50:	4bb1      	ldr	r3, [pc, #708]	@ (8002d18 <HAL_RCC_GetSysClockFreq+0x348>)
 8002a52:	685b      	ldr	r3, [r3, #4]
 8002a54:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002a58:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002a5c:	4bae      	ldr	r3, [pc, #696]	@ (8002d18 <HAL_RCC_GetSysClockFreq+0x348>)
 8002a5e:	685b      	ldr	r3, [r3, #4]
 8002a60:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d031      	beq.n	8002acc <HAL_RCC_GetSysClockFreq+0xfc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002a68:	4bab      	ldr	r3, [pc, #684]	@ (8002d18 <HAL_RCC_GetSysClockFreq+0x348>)
 8002a6a:	685b      	ldr	r3, [r3, #4]
 8002a6c:	099b      	lsrs	r3, r3, #6
 8002a6e:	2200      	movs	r2, #0
 8002a70:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002a72:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002a74:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002a76:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002a7a:	663b      	str	r3, [r7, #96]	@ 0x60
 8002a7c:	2300      	movs	r3, #0
 8002a7e:	667b      	str	r3, [r7, #100]	@ 0x64
 8002a80:	4ba7      	ldr	r3, [pc, #668]	@ (8002d20 <HAL_RCC_GetSysClockFreq+0x350>)
 8002a82:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8002a86:	462a      	mov	r2, r5
 8002a88:	fb03 f202 	mul.w	r2, r3, r2
 8002a8c:	2300      	movs	r3, #0
 8002a8e:	4621      	mov	r1, r4
 8002a90:	fb01 f303 	mul.w	r3, r1, r3
 8002a94:	4413      	add	r3, r2
 8002a96:	4aa2      	ldr	r2, [pc, #648]	@ (8002d20 <HAL_RCC_GetSysClockFreq+0x350>)
 8002a98:	4621      	mov	r1, r4
 8002a9a:	fba1 1202 	umull	r1, r2, r1, r2
 8002a9e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8002aa0:	460a      	mov	r2, r1
 8002aa2:	67ba      	str	r2, [r7, #120]	@ 0x78
 8002aa4:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8002aa6:	4413      	add	r3, r2
 8002aa8:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8002aaa:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002aae:	2200      	movs	r2, #0
 8002ab0:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002ab2:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8002ab4:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002ab8:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 8002abc:	f7fd fc04 	bl	80002c8 <__aeabi_uldivmod>
 8002ac0:	4602      	mov	r2, r0
 8002ac2:	460b      	mov	r3, r1
 8002ac4:	4613      	mov	r3, r2
 8002ac6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8002aca:	e064      	b.n	8002b96 <HAL_RCC_GetSysClockFreq+0x1c6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002acc:	4b92      	ldr	r3, [pc, #584]	@ (8002d18 <HAL_RCC_GetSysClockFreq+0x348>)
 8002ace:	685b      	ldr	r3, [r3, #4]
 8002ad0:	099b      	lsrs	r3, r3, #6
 8002ad2:	2200      	movs	r2, #0
 8002ad4:	653b      	str	r3, [r7, #80]	@ 0x50
 8002ad6:	657a      	str	r2, [r7, #84]	@ 0x54
 8002ad8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002ada:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002ade:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002ae0:	2300      	movs	r3, #0
 8002ae2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002ae4:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	@ 0x48
 8002ae8:	4622      	mov	r2, r4
 8002aea:	462b      	mov	r3, r5
 8002aec:	f04f 0000 	mov.w	r0, #0
 8002af0:	f04f 0100 	mov.w	r1, #0
 8002af4:	0159      	lsls	r1, r3, #5
 8002af6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002afa:	0150      	lsls	r0, r2, #5
 8002afc:	4602      	mov	r2, r0
 8002afe:	460b      	mov	r3, r1
 8002b00:	4621      	mov	r1, r4
 8002b02:	1a51      	subs	r1, r2, r1
 8002b04:	6139      	str	r1, [r7, #16]
 8002b06:	4629      	mov	r1, r5
 8002b08:	eb63 0301 	sbc.w	r3, r3, r1
 8002b0c:	617b      	str	r3, [r7, #20]
 8002b0e:	f04f 0200 	mov.w	r2, #0
 8002b12:	f04f 0300 	mov.w	r3, #0
 8002b16:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002b1a:	4659      	mov	r1, fp
 8002b1c:	018b      	lsls	r3, r1, #6
 8002b1e:	4651      	mov	r1, sl
 8002b20:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002b24:	4651      	mov	r1, sl
 8002b26:	018a      	lsls	r2, r1, #6
 8002b28:	4651      	mov	r1, sl
 8002b2a:	ebb2 0801 	subs.w	r8, r2, r1
 8002b2e:	4659      	mov	r1, fp
 8002b30:	eb63 0901 	sbc.w	r9, r3, r1
 8002b34:	f04f 0200 	mov.w	r2, #0
 8002b38:	f04f 0300 	mov.w	r3, #0
 8002b3c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002b40:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002b44:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002b48:	4690      	mov	r8, r2
 8002b4a:	4699      	mov	r9, r3
 8002b4c:	4623      	mov	r3, r4
 8002b4e:	eb18 0303 	adds.w	r3, r8, r3
 8002b52:	60bb      	str	r3, [r7, #8]
 8002b54:	462b      	mov	r3, r5
 8002b56:	eb49 0303 	adc.w	r3, r9, r3
 8002b5a:	60fb      	str	r3, [r7, #12]
 8002b5c:	f04f 0200 	mov.w	r2, #0
 8002b60:	f04f 0300 	mov.w	r3, #0
 8002b64:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002b68:	4629      	mov	r1, r5
 8002b6a:	028b      	lsls	r3, r1, #10
 8002b6c:	4621      	mov	r1, r4
 8002b6e:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002b72:	4621      	mov	r1, r4
 8002b74:	028a      	lsls	r2, r1, #10
 8002b76:	4610      	mov	r0, r2
 8002b78:	4619      	mov	r1, r3
 8002b7a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002b7e:	2200      	movs	r2, #0
 8002b80:	643b      	str	r3, [r7, #64]	@ 0x40
 8002b82:	647a      	str	r2, [r7, #68]	@ 0x44
 8002b84:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8002b88:	f7fd fb9e 	bl	80002c8 <__aeabi_uldivmod>
 8002b8c:	4602      	mov	r2, r0
 8002b8e:	460b      	mov	r3, r1
 8002b90:	4613      	mov	r3, r2
 8002b92:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002b96:	4b60      	ldr	r3, [pc, #384]	@ (8002d18 <HAL_RCC_GetSysClockFreq+0x348>)
 8002b98:	685b      	ldr	r3, [r3, #4]
 8002b9a:	0c1b      	lsrs	r3, r3, #16
 8002b9c:	f003 0303 	and.w	r3, r3, #3
 8002ba0:	3301      	adds	r3, #1
 8002ba2:	005b      	lsls	r3, r3, #1
 8002ba4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

      sysclockfreq = pllvco / pllp;
 8002ba8:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8002bac:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002bb0:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bb4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8002bb8:	e0a6      	b.n	8002d08 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002bba:	4b57      	ldr	r3, [pc, #348]	@ (8002d18 <HAL_RCC_GetSysClockFreq+0x348>)
 8002bbc:	685b      	ldr	r3, [r3, #4]
 8002bbe:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002bc2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002bc6:	4b54      	ldr	r3, [pc, #336]	@ (8002d18 <HAL_RCC_GetSysClockFreq+0x348>)
 8002bc8:	685b      	ldr	r3, [r3, #4]
 8002bca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d02a      	beq.n	8002c28 <HAL_RCC_GetSysClockFreq+0x258>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002bd2:	4b51      	ldr	r3, [pc, #324]	@ (8002d18 <HAL_RCC_GetSysClockFreq+0x348>)
 8002bd4:	685b      	ldr	r3, [r3, #4]
 8002bd6:	099b      	lsrs	r3, r3, #6
 8002bd8:	2200      	movs	r2, #0
 8002bda:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002bdc:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002bde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002be0:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002be4:	2100      	movs	r1, #0
 8002be6:	4b4e      	ldr	r3, [pc, #312]	@ (8002d20 <HAL_RCC_GetSysClockFreq+0x350>)
 8002be8:	fb03 f201 	mul.w	r2, r3, r1
 8002bec:	2300      	movs	r3, #0
 8002bee:	fb00 f303 	mul.w	r3, r0, r3
 8002bf2:	4413      	add	r3, r2
 8002bf4:	4a4a      	ldr	r2, [pc, #296]	@ (8002d20 <HAL_RCC_GetSysClockFreq+0x350>)
 8002bf6:	fba0 1202 	umull	r1, r2, r0, r2
 8002bfa:	677a      	str	r2, [r7, #116]	@ 0x74
 8002bfc:	460a      	mov	r2, r1
 8002bfe:	673a      	str	r2, [r7, #112]	@ 0x70
 8002c00:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8002c02:	4413      	add	r3, r2
 8002c04:	677b      	str	r3, [r7, #116]	@ 0x74
 8002c06:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002c0a:	2200      	movs	r2, #0
 8002c0c:	633b      	str	r3, [r7, #48]	@ 0x30
 8002c0e:	637a      	str	r2, [r7, #52]	@ 0x34
 8002c10:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8002c14:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 8002c18:	f7fd fb56 	bl	80002c8 <__aeabi_uldivmod>
 8002c1c:	4602      	mov	r2, r0
 8002c1e:	460b      	mov	r3, r1
 8002c20:	4613      	mov	r3, r2
 8002c22:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8002c26:	e05b      	b.n	8002ce0 <HAL_RCC_GetSysClockFreq+0x310>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002c28:	4b3b      	ldr	r3, [pc, #236]	@ (8002d18 <HAL_RCC_GetSysClockFreq+0x348>)
 8002c2a:	685b      	ldr	r3, [r3, #4]
 8002c2c:	099b      	lsrs	r3, r3, #6
 8002c2e:	2200      	movs	r2, #0
 8002c30:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002c32:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002c34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c36:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002c3a:	623b      	str	r3, [r7, #32]
 8002c3c:	2300      	movs	r3, #0
 8002c3e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002c40:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002c44:	4642      	mov	r2, r8
 8002c46:	464b      	mov	r3, r9
 8002c48:	f04f 0000 	mov.w	r0, #0
 8002c4c:	f04f 0100 	mov.w	r1, #0
 8002c50:	0159      	lsls	r1, r3, #5
 8002c52:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002c56:	0150      	lsls	r0, r2, #5
 8002c58:	4602      	mov	r2, r0
 8002c5a:	460b      	mov	r3, r1
 8002c5c:	4641      	mov	r1, r8
 8002c5e:	ebb2 0a01 	subs.w	sl, r2, r1
 8002c62:	4649      	mov	r1, r9
 8002c64:	eb63 0b01 	sbc.w	fp, r3, r1
 8002c68:	f04f 0200 	mov.w	r2, #0
 8002c6c:	f04f 0300 	mov.w	r3, #0
 8002c70:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002c74:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002c78:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002c7c:	ebb2 040a 	subs.w	r4, r2, sl
 8002c80:	eb63 050b 	sbc.w	r5, r3, fp
 8002c84:	f04f 0200 	mov.w	r2, #0
 8002c88:	f04f 0300 	mov.w	r3, #0
 8002c8c:	00eb      	lsls	r3, r5, #3
 8002c8e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002c92:	00e2      	lsls	r2, r4, #3
 8002c94:	4614      	mov	r4, r2
 8002c96:	461d      	mov	r5, r3
 8002c98:	4643      	mov	r3, r8
 8002c9a:	18e3      	adds	r3, r4, r3
 8002c9c:	603b      	str	r3, [r7, #0]
 8002c9e:	464b      	mov	r3, r9
 8002ca0:	eb45 0303 	adc.w	r3, r5, r3
 8002ca4:	607b      	str	r3, [r7, #4]
 8002ca6:	f04f 0200 	mov.w	r2, #0
 8002caa:	f04f 0300 	mov.w	r3, #0
 8002cae:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002cb2:	4629      	mov	r1, r5
 8002cb4:	028b      	lsls	r3, r1, #10
 8002cb6:	4621      	mov	r1, r4
 8002cb8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002cbc:	4621      	mov	r1, r4
 8002cbe:	028a      	lsls	r2, r1, #10
 8002cc0:	4610      	mov	r0, r2
 8002cc2:	4619      	mov	r1, r3
 8002cc4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002cc8:	2200      	movs	r2, #0
 8002cca:	61bb      	str	r3, [r7, #24]
 8002ccc:	61fa      	str	r2, [r7, #28]
 8002cce:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002cd2:	f7fd faf9 	bl	80002c8 <__aeabi_uldivmod>
 8002cd6:	4602      	mov	r2, r0
 8002cd8:	460b      	mov	r3, r1
 8002cda:	4613      	mov	r3, r2
 8002cdc:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8002ce0:	4b0d      	ldr	r3, [pc, #52]	@ (8002d18 <HAL_RCC_GetSysClockFreq+0x348>)
 8002ce2:	685b      	ldr	r3, [r3, #4]
 8002ce4:	0f1b      	lsrs	r3, r3, #28
 8002ce6:	f003 0307 	and.w	r3, r3, #7
 8002cea:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

      sysclockfreq = pllvco / pllr;
 8002cee:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8002cf2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002cf6:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cfa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8002cfe:	e003      	b.n	8002d08 <HAL_RCC_GetSysClockFreq+0x338>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002d00:	4b06      	ldr	r3, [pc, #24]	@ (8002d1c <HAL_RCC_GetSysClockFreq+0x34c>)
 8002d02:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8002d06:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002d08:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
}
 8002d0c:	4618      	mov	r0, r3
 8002d0e:	3798      	adds	r7, #152	@ 0x98
 8002d10:	46bd      	mov	sp, r7
 8002d12:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002d16:	bf00      	nop
 8002d18:	40023800 	.word	0x40023800
 8002d1c:	00f42400 	.word	0x00f42400
 8002d20:	017d7840 	.word	0x017d7840

08002d24 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002d24:	b580      	push	{r7, lr}
 8002d26:	b086      	sub	sp, #24
 8002d28:	af00      	add	r7, sp, #0
 8002d2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d101      	bne.n	8002d36 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002d32:	2301      	movs	r3, #1
 8002d34:	e28d      	b.n	8003252 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	f003 0301 	and.w	r3, r3, #1
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	f000 8083 	beq.w	8002e4a <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002d44:	4b94      	ldr	r3, [pc, #592]	@ (8002f98 <HAL_RCC_OscConfig+0x274>)
 8002d46:	689b      	ldr	r3, [r3, #8]
 8002d48:	f003 030c 	and.w	r3, r3, #12
 8002d4c:	2b04      	cmp	r3, #4
 8002d4e:	d019      	beq.n	8002d84 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002d50:	4b91      	ldr	r3, [pc, #580]	@ (8002f98 <HAL_RCC_OscConfig+0x274>)
 8002d52:	689b      	ldr	r3, [r3, #8]
 8002d54:	f003 030c 	and.w	r3, r3, #12
        || \
 8002d58:	2b08      	cmp	r3, #8
 8002d5a:	d106      	bne.n	8002d6a <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002d5c:	4b8e      	ldr	r3, [pc, #568]	@ (8002f98 <HAL_RCC_OscConfig+0x274>)
 8002d5e:	685b      	ldr	r3, [r3, #4]
 8002d60:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002d64:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002d68:	d00c      	beq.n	8002d84 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002d6a:	4b8b      	ldr	r3, [pc, #556]	@ (8002f98 <HAL_RCC_OscConfig+0x274>)
 8002d6c:	689b      	ldr	r3, [r3, #8]
 8002d6e:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002d72:	2b0c      	cmp	r3, #12
 8002d74:	d112      	bne.n	8002d9c <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002d76:	4b88      	ldr	r3, [pc, #544]	@ (8002f98 <HAL_RCC_OscConfig+0x274>)
 8002d78:	685b      	ldr	r3, [r3, #4]
 8002d7a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002d7e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002d82:	d10b      	bne.n	8002d9c <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d84:	4b84      	ldr	r3, [pc, #528]	@ (8002f98 <HAL_RCC_OscConfig+0x274>)
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d05b      	beq.n	8002e48 <HAL_RCC_OscConfig+0x124>
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	685b      	ldr	r3, [r3, #4]
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d157      	bne.n	8002e48 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8002d98:	2301      	movs	r3, #1
 8002d9a:	e25a      	b.n	8003252 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	685b      	ldr	r3, [r3, #4]
 8002da0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002da4:	d106      	bne.n	8002db4 <HAL_RCC_OscConfig+0x90>
 8002da6:	4b7c      	ldr	r3, [pc, #496]	@ (8002f98 <HAL_RCC_OscConfig+0x274>)
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	4a7b      	ldr	r2, [pc, #492]	@ (8002f98 <HAL_RCC_OscConfig+0x274>)
 8002dac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002db0:	6013      	str	r3, [r2, #0]
 8002db2:	e01d      	b.n	8002df0 <HAL_RCC_OscConfig+0xcc>
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	685b      	ldr	r3, [r3, #4]
 8002db8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002dbc:	d10c      	bne.n	8002dd8 <HAL_RCC_OscConfig+0xb4>
 8002dbe:	4b76      	ldr	r3, [pc, #472]	@ (8002f98 <HAL_RCC_OscConfig+0x274>)
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	4a75      	ldr	r2, [pc, #468]	@ (8002f98 <HAL_RCC_OscConfig+0x274>)
 8002dc4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002dc8:	6013      	str	r3, [r2, #0]
 8002dca:	4b73      	ldr	r3, [pc, #460]	@ (8002f98 <HAL_RCC_OscConfig+0x274>)
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	4a72      	ldr	r2, [pc, #456]	@ (8002f98 <HAL_RCC_OscConfig+0x274>)
 8002dd0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002dd4:	6013      	str	r3, [r2, #0]
 8002dd6:	e00b      	b.n	8002df0 <HAL_RCC_OscConfig+0xcc>
 8002dd8:	4b6f      	ldr	r3, [pc, #444]	@ (8002f98 <HAL_RCC_OscConfig+0x274>)
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	4a6e      	ldr	r2, [pc, #440]	@ (8002f98 <HAL_RCC_OscConfig+0x274>)
 8002dde:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002de2:	6013      	str	r3, [r2, #0]
 8002de4:	4b6c      	ldr	r3, [pc, #432]	@ (8002f98 <HAL_RCC_OscConfig+0x274>)
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	4a6b      	ldr	r2, [pc, #428]	@ (8002f98 <HAL_RCC_OscConfig+0x274>)
 8002dea:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002dee:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	685b      	ldr	r3, [r3, #4]
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d013      	beq.n	8002e20 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002df8:	f7fe fc8a 	bl	8001710 <HAL_GetTick>
 8002dfc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002dfe:	e008      	b.n	8002e12 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002e00:	f7fe fc86 	bl	8001710 <HAL_GetTick>
 8002e04:	4602      	mov	r2, r0
 8002e06:	693b      	ldr	r3, [r7, #16]
 8002e08:	1ad3      	subs	r3, r2, r3
 8002e0a:	2b64      	cmp	r3, #100	@ 0x64
 8002e0c:	d901      	bls.n	8002e12 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8002e0e:	2303      	movs	r3, #3
 8002e10:	e21f      	b.n	8003252 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e12:	4b61      	ldr	r3, [pc, #388]	@ (8002f98 <HAL_RCC_OscConfig+0x274>)
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d0f0      	beq.n	8002e00 <HAL_RCC_OscConfig+0xdc>
 8002e1e:	e014      	b.n	8002e4a <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e20:	f7fe fc76 	bl	8001710 <HAL_GetTick>
 8002e24:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002e26:	e008      	b.n	8002e3a <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002e28:	f7fe fc72 	bl	8001710 <HAL_GetTick>
 8002e2c:	4602      	mov	r2, r0
 8002e2e:	693b      	ldr	r3, [r7, #16]
 8002e30:	1ad3      	subs	r3, r2, r3
 8002e32:	2b64      	cmp	r3, #100	@ 0x64
 8002e34:	d901      	bls.n	8002e3a <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8002e36:	2303      	movs	r3, #3
 8002e38:	e20b      	b.n	8003252 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002e3a:	4b57      	ldr	r3, [pc, #348]	@ (8002f98 <HAL_RCC_OscConfig+0x274>)
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d1f0      	bne.n	8002e28 <HAL_RCC_OscConfig+0x104>
 8002e46:	e000      	b.n	8002e4a <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e48:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	f003 0302 	and.w	r3, r3, #2
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d06f      	beq.n	8002f36 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002e56:	4b50      	ldr	r3, [pc, #320]	@ (8002f98 <HAL_RCC_OscConfig+0x274>)
 8002e58:	689b      	ldr	r3, [r3, #8]
 8002e5a:	f003 030c 	and.w	r3, r3, #12
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d017      	beq.n	8002e92 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002e62:	4b4d      	ldr	r3, [pc, #308]	@ (8002f98 <HAL_RCC_OscConfig+0x274>)
 8002e64:	689b      	ldr	r3, [r3, #8]
 8002e66:	f003 030c 	and.w	r3, r3, #12
        || \
 8002e6a:	2b08      	cmp	r3, #8
 8002e6c:	d105      	bne.n	8002e7a <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002e6e:	4b4a      	ldr	r3, [pc, #296]	@ (8002f98 <HAL_RCC_OscConfig+0x274>)
 8002e70:	685b      	ldr	r3, [r3, #4]
 8002e72:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d00b      	beq.n	8002e92 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002e7a:	4b47      	ldr	r3, [pc, #284]	@ (8002f98 <HAL_RCC_OscConfig+0x274>)
 8002e7c:	689b      	ldr	r3, [r3, #8]
 8002e7e:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002e82:	2b0c      	cmp	r3, #12
 8002e84:	d11c      	bne.n	8002ec0 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002e86:	4b44      	ldr	r3, [pc, #272]	@ (8002f98 <HAL_RCC_OscConfig+0x274>)
 8002e88:	685b      	ldr	r3, [r3, #4]
 8002e8a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d116      	bne.n	8002ec0 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002e92:	4b41      	ldr	r3, [pc, #260]	@ (8002f98 <HAL_RCC_OscConfig+0x274>)
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	f003 0302 	and.w	r3, r3, #2
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d005      	beq.n	8002eaa <HAL_RCC_OscConfig+0x186>
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	68db      	ldr	r3, [r3, #12]
 8002ea2:	2b01      	cmp	r3, #1
 8002ea4:	d001      	beq.n	8002eaa <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8002ea6:	2301      	movs	r3, #1
 8002ea8:	e1d3      	b.n	8003252 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002eaa:	4b3b      	ldr	r3, [pc, #236]	@ (8002f98 <HAL_RCC_OscConfig+0x274>)
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	691b      	ldr	r3, [r3, #16]
 8002eb6:	00db      	lsls	r3, r3, #3
 8002eb8:	4937      	ldr	r1, [pc, #220]	@ (8002f98 <HAL_RCC_OscConfig+0x274>)
 8002eba:	4313      	orrs	r3, r2
 8002ebc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002ebe:	e03a      	b.n	8002f36 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	68db      	ldr	r3, [r3, #12]
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d020      	beq.n	8002f0a <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002ec8:	4b34      	ldr	r3, [pc, #208]	@ (8002f9c <HAL_RCC_OscConfig+0x278>)
 8002eca:	2201      	movs	r2, #1
 8002ecc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ece:	f7fe fc1f 	bl	8001710 <HAL_GetTick>
 8002ed2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ed4:	e008      	b.n	8002ee8 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ed6:	f7fe fc1b 	bl	8001710 <HAL_GetTick>
 8002eda:	4602      	mov	r2, r0
 8002edc:	693b      	ldr	r3, [r7, #16]
 8002ede:	1ad3      	subs	r3, r2, r3
 8002ee0:	2b02      	cmp	r3, #2
 8002ee2:	d901      	bls.n	8002ee8 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8002ee4:	2303      	movs	r3, #3
 8002ee6:	e1b4      	b.n	8003252 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ee8:	4b2b      	ldr	r3, [pc, #172]	@ (8002f98 <HAL_RCC_OscConfig+0x274>)
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	f003 0302 	and.w	r3, r3, #2
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d0f0      	beq.n	8002ed6 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ef4:	4b28      	ldr	r3, [pc, #160]	@ (8002f98 <HAL_RCC_OscConfig+0x274>)
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	691b      	ldr	r3, [r3, #16]
 8002f00:	00db      	lsls	r3, r3, #3
 8002f02:	4925      	ldr	r1, [pc, #148]	@ (8002f98 <HAL_RCC_OscConfig+0x274>)
 8002f04:	4313      	orrs	r3, r2
 8002f06:	600b      	str	r3, [r1, #0]
 8002f08:	e015      	b.n	8002f36 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002f0a:	4b24      	ldr	r3, [pc, #144]	@ (8002f9c <HAL_RCC_OscConfig+0x278>)
 8002f0c:	2200      	movs	r2, #0
 8002f0e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f10:	f7fe fbfe 	bl	8001710 <HAL_GetTick>
 8002f14:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002f16:	e008      	b.n	8002f2a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002f18:	f7fe fbfa 	bl	8001710 <HAL_GetTick>
 8002f1c:	4602      	mov	r2, r0
 8002f1e:	693b      	ldr	r3, [r7, #16]
 8002f20:	1ad3      	subs	r3, r2, r3
 8002f22:	2b02      	cmp	r3, #2
 8002f24:	d901      	bls.n	8002f2a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002f26:	2303      	movs	r3, #3
 8002f28:	e193      	b.n	8003252 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002f2a:	4b1b      	ldr	r3, [pc, #108]	@ (8002f98 <HAL_RCC_OscConfig+0x274>)
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	f003 0302 	and.w	r3, r3, #2
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d1f0      	bne.n	8002f18 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	f003 0308 	and.w	r3, r3, #8
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d036      	beq.n	8002fb0 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	695b      	ldr	r3, [r3, #20]
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d016      	beq.n	8002f78 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002f4a:	4b15      	ldr	r3, [pc, #84]	@ (8002fa0 <HAL_RCC_OscConfig+0x27c>)
 8002f4c:	2201      	movs	r2, #1
 8002f4e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f50:	f7fe fbde 	bl	8001710 <HAL_GetTick>
 8002f54:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002f56:	e008      	b.n	8002f6a <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002f58:	f7fe fbda 	bl	8001710 <HAL_GetTick>
 8002f5c:	4602      	mov	r2, r0
 8002f5e:	693b      	ldr	r3, [r7, #16]
 8002f60:	1ad3      	subs	r3, r2, r3
 8002f62:	2b02      	cmp	r3, #2
 8002f64:	d901      	bls.n	8002f6a <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8002f66:	2303      	movs	r3, #3
 8002f68:	e173      	b.n	8003252 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002f6a:	4b0b      	ldr	r3, [pc, #44]	@ (8002f98 <HAL_RCC_OscConfig+0x274>)
 8002f6c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002f6e:	f003 0302 	and.w	r3, r3, #2
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d0f0      	beq.n	8002f58 <HAL_RCC_OscConfig+0x234>
 8002f76:	e01b      	b.n	8002fb0 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002f78:	4b09      	ldr	r3, [pc, #36]	@ (8002fa0 <HAL_RCC_OscConfig+0x27c>)
 8002f7a:	2200      	movs	r2, #0
 8002f7c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f7e:	f7fe fbc7 	bl	8001710 <HAL_GetTick>
 8002f82:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002f84:	e00e      	b.n	8002fa4 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002f86:	f7fe fbc3 	bl	8001710 <HAL_GetTick>
 8002f8a:	4602      	mov	r2, r0
 8002f8c:	693b      	ldr	r3, [r7, #16]
 8002f8e:	1ad3      	subs	r3, r2, r3
 8002f90:	2b02      	cmp	r3, #2
 8002f92:	d907      	bls.n	8002fa4 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8002f94:	2303      	movs	r3, #3
 8002f96:	e15c      	b.n	8003252 <HAL_RCC_OscConfig+0x52e>
 8002f98:	40023800 	.word	0x40023800
 8002f9c:	42470000 	.word	0x42470000
 8002fa0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002fa4:	4b8a      	ldr	r3, [pc, #552]	@ (80031d0 <HAL_RCC_OscConfig+0x4ac>)
 8002fa6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002fa8:	f003 0302 	and.w	r3, r3, #2
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d1ea      	bne.n	8002f86 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	f003 0304 	and.w	r3, r3, #4
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	f000 8097 	beq.w	80030ec <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002fbe:	2300      	movs	r3, #0
 8002fc0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002fc2:	4b83      	ldr	r3, [pc, #524]	@ (80031d0 <HAL_RCC_OscConfig+0x4ac>)
 8002fc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fc6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d10f      	bne.n	8002fee <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002fce:	2300      	movs	r3, #0
 8002fd0:	60bb      	str	r3, [r7, #8]
 8002fd2:	4b7f      	ldr	r3, [pc, #508]	@ (80031d0 <HAL_RCC_OscConfig+0x4ac>)
 8002fd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fd6:	4a7e      	ldr	r2, [pc, #504]	@ (80031d0 <HAL_RCC_OscConfig+0x4ac>)
 8002fd8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002fdc:	6413      	str	r3, [r2, #64]	@ 0x40
 8002fde:	4b7c      	ldr	r3, [pc, #496]	@ (80031d0 <HAL_RCC_OscConfig+0x4ac>)
 8002fe0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fe2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002fe6:	60bb      	str	r3, [r7, #8]
 8002fe8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002fea:	2301      	movs	r3, #1
 8002fec:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002fee:	4b79      	ldr	r3, [pc, #484]	@ (80031d4 <HAL_RCC_OscConfig+0x4b0>)
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d118      	bne.n	800302c <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002ffa:	4b76      	ldr	r3, [pc, #472]	@ (80031d4 <HAL_RCC_OscConfig+0x4b0>)
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	4a75      	ldr	r2, [pc, #468]	@ (80031d4 <HAL_RCC_OscConfig+0x4b0>)
 8003000:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003004:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003006:	f7fe fb83 	bl	8001710 <HAL_GetTick>
 800300a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800300c:	e008      	b.n	8003020 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800300e:	f7fe fb7f 	bl	8001710 <HAL_GetTick>
 8003012:	4602      	mov	r2, r0
 8003014:	693b      	ldr	r3, [r7, #16]
 8003016:	1ad3      	subs	r3, r2, r3
 8003018:	2b02      	cmp	r3, #2
 800301a:	d901      	bls.n	8003020 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 800301c:	2303      	movs	r3, #3
 800301e:	e118      	b.n	8003252 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003020:	4b6c      	ldr	r3, [pc, #432]	@ (80031d4 <HAL_RCC_OscConfig+0x4b0>)
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003028:	2b00      	cmp	r3, #0
 800302a:	d0f0      	beq.n	800300e <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	689b      	ldr	r3, [r3, #8]
 8003030:	2b01      	cmp	r3, #1
 8003032:	d106      	bne.n	8003042 <HAL_RCC_OscConfig+0x31e>
 8003034:	4b66      	ldr	r3, [pc, #408]	@ (80031d0 <HAL_RCC_OscConfig+0x4ac>)
 8003036:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003038:	4a65      	ldr	r2, [pc, #404]	@ (80031d0 <HAL_RCC_OscConfig+0x4ac>)
 800303a:	f043 0301 	orr.w	r3, r3, #1
 800303e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003040:	e01c      	b.n	800307c <HAL_RCC_OscConfig+0x358>
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	689b      	ldr	r3, [r3, #8]
 8003046:	2b05      	cmp	r3, #5
 8003048:	d10c      	bne.n	8003064 <HAL_RCC_OscConfig+0x340>
 800304a:	4b61      	ldr	r3, [pc, #388]	@ (80031d0 <HAL_RCC_OscConfig+0x4ac>)
 800304c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800304e:	4a60      	ldr	r2, [pc, #384]	@ (80031d0 <HAL_RCC_OscConfig+0x4ac>)
 8003050:	f043 0304 	orr.w	r3, r3, #4
 8003054:	6713      	str	r3, [r2, #112]	@ 0x70
 8003056:	4b5e      	ldr	r3, [pc, #376]	@ (80031d0 <HAL_RCC_OscConfig+0x4ac>)
 8003058:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800305a:	4a5d      	ldr	r2, [pc, #372]	@ (80031d0 <HAL_RCC_OscConfig+0x4ac>)
 800305c:	f043 0301 	orr.w	r3, r3, #1
 8003060:	6713      	str	r3, [r2, #112]	@ 0x70
 8003062:	e00b      	b.n	800307c <HAL_RCC_OscConfig+0x358>
 8003064:	4b5a      	ldr	r3, [pc, #360]	@ (80031d0 <HAL_RCC_OscConfig+0x4ac>)
 8003066:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003068:	4a59      	ldr	r2, [pc, #356]	@ (80031d0 <HAL_RCC_OscConfig+0x4ac>)
 800306a:	f023 0301 	bic.w	r3, r3, #1
 800306e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003070:	4b57      	ldr	r3, [pc, #348]	@ (80031d0 <HAL_RCC_OscConfig+0x4ac>)
 8003072:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003074:	4a56      	ldr	r2, [pc, #344]	@ (80031d0 <HAL_RCC_OscConfig+0x4ac>)
 8003076:	f023 0304 	bic.w	r3, r3, #4
 800307a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	689b      	ldr	r3, [r3, #8]
 8003080:	2b00      	cmp	r3, #0
 8003082:	d015      	beq.n	80030b0 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003084:	f7fe fb44 	bl	8001710 <HAL_GetTick>
 8003088:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800308a:	e00a      	b.n	80030a2 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800308c:	f7fe fb40 	bl	8001710 <HAL_GetTick>
 8003090:	4602      	mov	r2, r0
 8003092:	693b      	ldr	r3, [r7, #16]
 8003094:	1ad3      	subs	r3, r2, r3
 8003096:	f241 3288 	movw	r2, #5000	@ 0x1388
 800309a:	4293      	cmp	r3, r2
 800309c:	d901      	bls.n	80030a2 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800309e:	2303      	movs	r3, #3
 80030a0:	e0d7      	b.n	8003252 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80030a2:	4b4b      	ldr	r3, [pc, #300]	@ (80031d0 <HAL_RCC_OscConfig+0x4ac>)
 80030a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80030a6:	f003 0302 	and.w	r3, r3, #2
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d0ee      	beq.n	800308c <HAL_RCC_OscConfig+0x368>
 80030ae:	e014      	b.n	80030da <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80030b0:	f7fe fb2e 	bl	8001710 <HAL_GetTick>
 80030b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80030b6:	e00a      	b.n	80030ce <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80030b8:	f7fe fb2a 	bl	8001710 <HAL_GetTick>
 80030bc:	4602      	mov	r2, r0
 80030be:	693b      	ldr	r3, [r7, #16]
 80030c0:	1ad3      	subs	r3, r2, r3
 80030c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80030c6:	4293      	cmp	r3, r2
 80030c8:	d901      	bls.n	80030ce <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80030ca:	2303      	movs	r3, #3
 80030cc:	e0c1      	b.n	8003252 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80030ce:	4b40      	ldr	r3, [pc, #256]	@ (80031d0 <HAL_RCC_OscConfig+0x4ac>)
 80030d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80030d2:	f003 0302 	and.w	r3, r3, #2
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d1ee      	bne.n	80030b8 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80030da:	7dfb      	ldrb	r3, [r7, #23]
 80030dc:	2b01      	cmp	r3, #1
 80030de:	d105      	bne.n	80030ec <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80030e0:	4b3b      	ldr	r3, [pc, #236]	@ (80031d0 <HAL_RCC_OscConfig+0x4ac>)
 80030e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030e4:	4a3a      	ldr	r2, [pc, #232]	@ (80031d0 <HAL_RCC_OscConfig+0x4ac>)
 80030e6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80030ea:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	699b      	ldr	r3, [r3, #24]
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	f000 80ad 	beq.w	8003250 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80030f6:	4b36      	ldr	r3, [pc, #216]	@ (80031d0 <HAL_RCC_OscConfig+0x4ac>)
 80030f8:	689b      	ldr	r3, [r3, #8]
 80030fa:	f003 030c 	and.w	r3, r3, #12
 80030fe:	2b08      	cmp	r3, #8
 8003100:	d060      	beq.n	80031c4 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	699b      	ldr	r3, [r3, #24]
 8003106:	2b02      	cmp	r3, #2
 8003108:	d145      	bne.n	8003196 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800310a:	4b33      	ldr	r3, [pc, #204]	@ (80031d8 <HAL_RCC_OscConfig+0x4b4>)
 800310c:	2200      	movs	r2, #0
 800310e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003110:	f7fe fafe 	bl	8001710 <HAL_GetTick>
 8003114:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003116:	e008      	b.n	800312a <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003118:	f7fe fafa 	bl	8001710 <HAL_GetTick>
 800311c:	4602      	mov	r2, r0
 800311e:	693b      	ldr	r3, [r7, #16]
 8003120:	1ad3      	subs	r3, r2, r3
 8003122:	2b02      	cmp	r3, #2
 8003124:	d901      	bls.n	800312a <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8003126:	2303      	movs	r3, #3
 8003128:	e093      	b.n	8003252 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800312a:	4b29      	ldr	r3, [pc, #164]	@ (80031d0 <HAL_RCC_OscConfig+0x4ac>)
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003132:	2b00      	cmp	r3, #0
 8003134:	d1f0      	bne.n	8003118 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	69da      	ldr	r2, [r3, #28]
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	6a1b      	ldr	r3, [r3, #32]
 800313e:	431a      	orrs	r2, r3
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003144:	019b      	lsls	r3, r3, #6
 8003146:	431a      	orrs	r2, r3
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800314c:	085b      	lsrs	r3, r3, #1
 800314e:	3b01      	subs	r3, #1
 8003150:	041b      	lsls	r3, r3, #16
 8003152:	431a      	orrs	r2, r3
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003158:	061b      	lsls	r3, r3, #24
 800315a:	431a      	orrs	r2, r3
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003160:	071b      	lsls	r3, r3, #28
 8003162:	491b      	ldr	r1, [pc, #108]	@ (80031d0 <HAL_RCC_OscConfig+0x4ac>)
 8003164:	4313      	orrs	r3, r2
 8003166:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003168:	4b1b      	ldr	r3, [pc, #108]	@ (80031d8 <HAL_RCC_OscConfig+0x4b4>)
 800316a:	2201      	movs	r2, #1
 800316c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800316e:	f7fe facf 	bl	8001710 <HAL_GetTick>
 8003172:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003174:	e008      	b.n	8003188 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003176:	f7fe facb 	bl	8001710 <HAL_GetTick>
 800317a:	4602      	mov	r2, r0
 800317c:	693b      	ldr	r3, [r7, #16]
 800317e:	1ad3      	subs	r3, r2, r3
 8003180:	2b02      	cmp	r3, #2
 8003182:	d901      	bls.n	8003188 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8003184:	2303      	movs	r3, #3
 8003186:	e064      	b.n	8003252 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003188:	4b11      	ldr	r3, [pc, #68]	@ (80031d0 <HAL_RCC_OscConfig+0x4ac>)
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003190:	2b00      	cmp	r3, #0
 8003192:	d0f0      	beq.n	8003176 <HAL_RCC_OscConfig+0x452>
 8003194:	e05c      	b.n	8003250 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003196:	4b10      	ldr	r3, [pc, #64]	@ (80031d8 <HAL_RCC_OscConfig+0x4b4>)
 8003198:	2200      	movs	r2, #0
 800319a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800319c:	f7fe fab8 	bl	8001710 <HAL_GetTick>
 80031a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80031a2:	e008      	b.n	80031b6 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80031a4:	f7fe fab4 	bl	8001710 <HAL_GetTick>
 80031a8:	4602      	mov	r2, r0
 80031aa:	693b      	ldr	r3, [r7, #16]
 80031ac:	1ad3      	subs	r3, r2, r3
 80031ae:	2b02      	cmp	r3, #2
 80031b0:	d901      	bls.n	80031b6 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80031b2:	2303      	movs	r3, #3
 80031b4:	e04d      	b.n	8003252 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80031b6:	4b06      	ldr	r3, [pc, #24]	@ (80031d0 <HAL_RCC_OscConfig+0x4ac>)
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d1f0      	bne.n	80031a4 <HAL_RCC_OscConfig+0x480>
 80031c2:	e045      	b.n	8003250 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	699b      	ldr	r3, [r3, #24]
 80031c8:	2b01      	cmp	r3, #1
 80031ca:	d107      	bne.n	80031dc <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80031cc:	2301      	movs	r3, #1
 80031ce:	e040      	b.n	8003252 <HAL_RCC_OscConfig+0x52e>
 80031d0:	40023800 	.word	0x40023800
 80031d4:	40007000 	.word	0x40007000
 80031d8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80031dc:	4b1f      	ldr	r3, [pc, #124]	@ (800325c <HAL_RCC_OscConfig+0x538>)
 80031de:	685b      	ldr	r3, [r3, #4]
 80031e0:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	699b      	ldr	r3, [r3, #24]
 80031e6:	2b01      	cmp	r3, #1
 80031e8:	d030      	beq.n	800324c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80031f4:	429a      	cmp	r2, r3
 80031f6:	d129      	bne.n	800324c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003202:	429a      	cmp	r2, r3
 8003204:	d122      	bne.n	800324c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003206:	68fa      	ldr	r2, [r7, #12]
 8003208:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800320c:	4013      	ands	r3, r2
 800320e:	687a      	ldr	r2, [r7, #4]
 8003210:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003212:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003214:	4293      	cmp	r3, r2
 8003216:	d119      	bne.n	800324c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003222:	085b      	lsrs	r3, r3, #1
 8003224:	3b01      	subs	r3, #1
 8003226:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003228:	429a      	cmp	r2, r3
 800322a:	d10f      	bne.n	800324c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003236:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003238:	429a      	cmp	r2, r3
 800323a:	d107      	bne.n	800324c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003246:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003248:	429a      	cmp	r2, r3
 800324a:	d001      	beq.n	8003250 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800324c:	2301      	movs	r3, #1
 800324e:	e000      	b.n	8003252 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8003250:	2300      	movs	r3, #0
}
 8003252:	4618      	mov	r0, r3
 8003254:	3718      	adds	r7, #24
 8003256:	46bd      	mov	sp, r7
 8003258:	bd80      	pop	{r7, pc}
 800325a:	bf00      	nop
 800325c:	40023800 	.word	0x40023800

08003260 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003260:	b580      	push	{r7, lr}
 8003262:	b082      	sub	sp, #8
 8003264:	af00      	add	r7, sp, #0
 8003266:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	2b00      	cmp	r3, #0
 800326c:	d101      	bne.n	8003272 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800326e:	2301      	movs	r3, #1
 8003270:	e041      	b.n	80032f6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003278:	b2db      	uxtb	r3, r3
 800327a:	2b00      	cmp	r3, #0
 800327c:	d106      	bne.n	800328c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	2200      	movs	r2, #0
 8003282:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003286:	6878      	ldr	r0, [r7, #4]
 8003288:	f7fe f800 	bl	800128c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	2202      	movs	r2, #2
 8003290:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681a      	ldr	r2, [r3, #0]
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	3304      	adds	r3, #4
 800329c:	4619      	mov	r1, r3
 800329e:	4610      	mov	r0, r2
 80032a0:	f000 fb9a 	bl	80039d8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	2201      	movs	r2, #1
 80032a8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	2201      	movs	r2, #1
 80032b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	2201      	movs	r2, #1
 80032b8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	2201      	movs	r2, #1
 80032c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	2201      	movs	r2, #1
 80032c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	2201      	movs	r2, #1
 80032d0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	2201      	movs	r2, #1
 80032d8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	2201      	movs	r2, #1
 80032e0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	2201      	movs	r2, #1
 80032e8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	2201      	movs	r2, #1
 80032f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80032f4:	2300      	movs	r3, #0
}
 80032f6:	4618      	mov	r0, r3
 80032f8:	3708      	adds	r7, #8
 80032fa:	46bd      	mov	sp, r7
 80032fc:	bd80      	pop	{r7, pc}
	...

08003300 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003300:	b480      	push	{r7}
 8003302:	b085      	sub	sp, #20
 8003304:	af00      	add	r7, sp, #0
 8003306:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800330e:	b2db      	uxtb	r3, r3
 8003310:	2b01      	cmp	r3, #1
 8003312:	d001      	beq.n	8003318 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003314:	2301      	movs	r3, #1
 8003316:	e04e      	b.n	80033b6 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	2202      	movs	r2, #2
 800331c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	68da      	ldr	r2, [r3, #12]
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	f042 0201 	orr.w	r2, r2, #1
 800332e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	4a23      	ldr	r2, [pc, #140]	@ (80033c4 <HAL_TIM_Base_Start_IT+0xc4>)
 8003336:	4293      	cmp	r3, r2
 8003338:	d022      	beq.n	8003380 <HAL_TIM_Base_Start_IT+0x80>
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003342:	d01d      	beq.n	8003380 <HAL_TIM_Base_Start_IT+0x80>
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	4a1f      	ldr	r2, [pc, #124]	@ (80033c8 <HAL_TIM_Base_Start_IT+0xc8>)
 800334a:	4293      	cmp	r3, r2
 800334c:	d018      	beq.n	8003380 <HAL_TIM_Base_Start_IT+0x80>
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	4a1e      	ldr	r2, [pc, #120]	@ (80033cc <HAL_TIM_Base_Start_IT+0xcc>)
 8003354:	4293      	cmp	r3, r2
 8003356:	d013      	beq.n	8003380 <HAL_TIM_Base_Start_IT+0x80>
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	4a1c      	ldr	r2, [pc, #112]	@ (80033d0 <HAL_TIM_Base_Start_IT+0xd0>)
 800335e:	4293      	cmp	r3, r2
 8003360:	d00e      	beq.n	8003380 <HAL_TIM_Base_Start_IT+0x80>
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	4a1b      	ldr	r2, [pc, #108]	@ (80033d4 <HAL_TIM_Base_Start_IT+0xd4>)
 8003368:	4293      	cmp	r3, r2
 800336a:	d009      	beq.n	8003380 <HAL_TIM_Base_Start_IT+0x80>
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	4a19      	ldr	r2, [pc, #100]	@ (80033d8 <HAL_TIM_Base_Start_IT+0xd8>)
 8003372:	4293      	cmp	r3, r2
 8003374:	d004      	beq.n	8003380 <HAL_TIM_Base_Start_IT+0x80>
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	4a18      	ldr	r2, [pc, #96]	@ (80033dc <HAL_TIM_Base_Start_IT+0xdc>)
 800337c:	4293      	cmp	r3, r2
 800337e:	d111      	bne.n	80033a4 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	689b      	ldr	r3, [r3, #8]
 8003386:	f003 0307 	and.w	r3, r3, #7
 800338a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	2b06      	cmp	r3, #6
 8003390:	d010      	beq.n	80033b4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	681a      	ldr	r2, [r3, #0]
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	f042 0201 	orr.w	r2, r2, #1
 80033a0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80033a2:	e007      	b.n	80033b4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	681a      	ldr	r2, [r3, #0]
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	f042 0201 	orr.w	r2, r2, #1
 80033b2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80033b4:	2300      	movs	r3, #0
}
 80033b6:	4618      	mov	r0, r3
 80033b8:	3714      	adds	r7, #20
 80033ba:	46bd      	mov	sp, r7
 80033bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c0:	4770      	bx	lr
 80033c2:	bf00      	nop
 80033c4:	40010000 	.word	0x40010000
 80033c8:	40000400 	.word	0x40000400
 80033cc:	40000800 	.word	0x40000800
 80033d0:	40000c00 	.word	0x40000c00
 80033d4:	40010400 	.word	0x40010400
 80033d8:	40014000 	.word	0x40014000
 80033dc:	40001800 	.word	0x40001800

080033e0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80033e0:	b580      	push	{r7, lr}
 80033e2:	b082      	sub	sp, #8
 80033e4:	af00      	add	r7, sp, #0
 80033e6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d101      	bne.n	80033f2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80033ee:	2301      	movs	r3, #1
 80033f0:	e041      	b.n	8003476 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80033f8:	b2db      	uxtb	r3, r3
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d106      	bne.n	800340c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	2200      	movs	r2, #0
 8003402:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003406:	6878      	ldr	r0, [r7, #4]
 8003408:	f000 f839 	bl	800347e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	2202      	movs	r2, #2
 8003410:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681a      	ldr	r2, [r3, #0]
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	3304      	adds	r3, #4
 800341c:	4619      	mov	r1, r3
 800341e:	4610      	mov	r0, r2
 8003420:	f000 fada 	bl	80039d8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	2201      	movs	r2, #1
 8003428:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	2201      	movs	r2, #1
 8003430:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	2201      	movs	r2, #1
 8003438:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	2201      	movs	r2, #1
 8003440:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	2201      	movs	r2, #1
 8003448:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	2201      	movs	r2, #1
 8003450:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	2201      	movs	r2, #1
 8003458:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	2201      	movs	r2, #1
 8003460:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	2201      	movs	r2, #1
 8003468:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	2201      	movs	r2, #1
 8003470:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003474:	2300      	movs	r3, #0
}
 8003476:	4618      	mov	r0, r3
 8003478:	3708      	adds	r7, #8
 800347a:	46bd      	mov	sp, r7
 800347c:	bd80      	pop	{r7, pc}

0800347e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800347e:	b480      	push	{r7}
 8003480:	b083      	sub	sp, #12
 8003482:	af00      	add	r7, sp, #0
 8003484:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003486:	bf00      	nop
 8003488:	370c      	adds	r7, #12
 800348a:	46bd      	mov	sp, r7
 800348c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003490:	4770      	bx	lr

08003492 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003492:	b580      	push	{r7, lr}
 8003494:	b084      	sub	sp, #16
 8003496:	af00      	add	r7, sp, #0
 8003498:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	68db      	ldr	r3, [r3, #12]
 80034a0:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	691b      	ldr	r3, [r3, #16]
 80034a8:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80034aa:	68bb      	ldr	r3, [r7, #8]
 80034ac:	f003 0302 	and.w	r3, r3, #2
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d020      	beq.n	80034f6 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	f003 0302 	and.w	r3, r3, #2
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d01b      	beq.n	80034f6 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f06f 0202 	mvn.w	r2, #2
 80034c6:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	2201      	movs	r2, #1
 80034cc:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	699b      	ldr	r3, [r3, #24]
 80034d4:	f003 0303 	and.w	r3, r3, #3
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d003      	beq.n	80034e4 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80034dc:	6878      	ldr	r0, [r7, #4]
 80034de:	f000 fa5c 	bl	800399a <HAL_TIM_IC_CaptureCallback>
 80034e2:	e005      	b.n	80034f0 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80034e4:	6878      	ldr	r0, [r7, #4]
 80034e6:	f000 fa4e 	bl	8003986 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80034ea:	6878      	ldr	r0, [r7, #4]
 80034ec:	f000 fa5f 	bl	80039ae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	2200      	movs	r2, #0
 80034f4:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80034f6:	68bb      	ldr	r3, [r7, #8]
 80034f8:	f003 0304 	and.w	r3, r3, #4
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d020      	beq.n	8003542 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	f003 0304 	and.w	r3, r3, #4
 8003506:	2b00      	cmp	r3, #0
 8003508:	d01b      	beq.n	8003542 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	f06f 0204 	mvn.w	r2, #4
 8003512:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	2202      	movs	r2, #2
 8003518:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	699b      	ldr	r3, [r3, #24]
 8003520:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003524:	2b00      	cmp	r3, #0
 8003526:	d003      	beq.n	8003530 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003528:	6878      	ldr	r0, [r7, #4]
 800352a:	f000 fa36 	bl	800399a <HAL_TIM_IC_CaptureCallback>
 800352e:	e005      	b.n	800353c <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003530:	6878      	ldr	r0, [r7, #4]
 8003532:	f000 fa28 	bl	8003986 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003536:	6878      	ldr	r0, [r7, #4]
 8003538:	f000 fa39 	bl	80039ae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	2200      	movs	r2, #0
 8003540:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003542:	68bb      	ldr	r3, [r7, #8]
 8003544:	f003 0308 	and.w	r3, r3, #8
 8003548:	2b00      	cmp	r3, #0
 800354a:	d020      	beq.n	800358e <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	f003 0308 	and.w	r3, r3, #8
 8003552:	2b00      	cmp	r3, #0
 8003554:	d01b      	beq.n	800358e <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	f06f 0208 	mvn.w	r2, #8
 800355e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	2204      	movs	r2, #4
 8003564:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	69db      	ldr	r3, [r3, #28]
 800356c:	f003 0303 	and.w	r3, r3, #3
 8003570:	2b00      	cmp	r3, #0
 8003572:	d003      	beq.n	800357c <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003574:	6878      	ldr	r0, [r7, #4]
 8003576:	f000 fa10 	bl	800399a <HAL_TIM_IC_CaptureCallback>
 800357a:	e005      	b.n	8003588 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800357c:	6878      	ldr	r0, [r7, #4]
 800357e:	f000 fa02 	bl	8003986 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003582:	6878      	ldr	r0, [r7, #4]
 8003584:	f000 fa13 	bl	80039ae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	2200      	movs	r2, #0
 800358c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800358e:	68bb      	ldr	r3, [r7, #8]
 8003590:	f003 0310 	and.w	r3, r3, #16
 8003594:	2b00      	cmp	r3, #0
 8003596:	d020      	beq.n	80035da <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	f003 0310 	and.w	r3, r3, #16
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d01b      	beq.n	80035da <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	f06f 0210 	mvn.w	r2, #16
 80035aa:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	2208      	movs	r2, #8
 80035b0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	69db      	ldr	r3, [r3, #28]
 80035b8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d003      	beq.n	80035c8 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80035c0:	6878      	ldr	r0, [r7, #4]
 80035c2:	f000 f9ea 	bl	800399a <HAL_TIM_IC_CaptureCallback>
 80035c6:	e005      	b.n	80035d4 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80035c8:	6878      	ldr	r0, [r7, #4]
 80035ca:	f000 f9dc 	bl	8003986 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80035ce:	6878      	ldr	r0, [r7, #4]
 80035d0:	f000 f9ed 	bl	80039ae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	2200      	movs	r2, #0
 80035d8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80035da:	68bb      	ldr	r3, [r7, #8]
 80035dc:	f003 0301 	and.w	r3, r3, #1
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d00c      	beq.n	80035fe <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	f003 0301 	and.w	r3, r3, #1
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d007      	beq.n	80035fe <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	f06f 0201 	mvn.w	r2, #1
 80035f6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80035f8:	6878      	ldr	r0, [r7, #4]
 80035fa:	f7fd fd65 	bl	80010c8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80035fe:	68bb      	ldr	r3, [r7, #8]
 8003600:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003604:	2b00      	cmp	r3, #0
 8003606:	d00c      	beq.n	8003622 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800360e:	2b00      	cmp	r3, #0
 8003610:	d007      	beq.n	8003622 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800361a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800361c:	6878      	ldr	r0, [r7, #4]
 800361e:	f000 fda3 	bl	8004168 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003622:	68bb      	ldr	r3, [r7, #8]
 8003624:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003628:	2b00      	cmp	r3, #0
 800362a:	d00c      	beq.n	8003646 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003632:	2b00      	cmp	r3, #0
 8003634:	d007      	beq.n	8003646 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800363e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003640:	6878      	ldr	r0, [r7, #4]
 8003642:	f000 f9be 	bl	80039c2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003646:	68bb      	ldr	r3, [r7, #8]
 8003648:	f003 0320 	and.w	r3, r3, #32
 800364c:	2b00      	cmp	r3, #0
 800364e:	d00c      	beq.n	800366a <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	f003 0320 	and.w	r3, r3, #32
 8003656:	2b00      	cmp	r3, #0
 8003658:	d007      	beq.n	800366a <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	f06f 0220 	mvn.w	r2, #32
 8003662:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003664:	6878      	ldr	r0, [r7, #4]
 8003666:	f000 fd75 	bl	8004154 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800366a:	bf00      	nop
 800366c:	3710      	adds	r7, #16
 800366e:	46bd      	mov	sp, r7
 8003670:	bd80      	pop	{r7, pc}
	...

08003674 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003674:	b580      	push	{r7, lr}
 8003676:	b086      	sub	sp, #24
 8003678:	af00      	add	r7, sp, #0
 800367a:	60f8      	str	r0, [r7, #12]
 800367c:	60b9      	str	r1, [r7, #8]
 800367e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003680:	2300      	movs	r3, #0
 8003682:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800368a:	2b01      	cmp	r3, #1
 800368c:	d101      	bne.n	8003692 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800368e:	2302      	movs	r3, #2
 8003690:	e0ae      	b.n	80037f0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	2201      	movs	r2, #1
 8003696:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	2b0c      	cmp	r3, #12
 800369e:	f200 809f 	bhi.w	80037e0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80036a2:	a201      	add	r2, pc, #4	@ (adr r2, 80036a8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80036a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036a8:	080036dd 	.word	0x080036dd
 80036ac:	080037e1 	.word	0x080037e1
 80036b0:	080037e1 	.word	0x080037e1
 80036b4:	080037e1 	.word	0x080037e1
 80036b8:	0800371d 	.word	0x0800371d
 80036bc:	080037e1 	.word	0x080037e1
 80036c0:	080037e1 	.word	0x080037e1
 80036c4:	080037e1 	.word	0x080037e1
 80036c8:	0800375f 	.word	0x0800375f
 80036cc:	080037e1 	.word	0x080037e1
 80036d0:	080037e1 	.word	0x080037e1
 80036d4:	080037e1 	.word	0x080037e1
 80036d8:	0800379f 	.word	0x0800379f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	68b9      	ldr	r1, [r7, #8]
 80036e2:	4618      	mov	r0, r3
 80036e4:	f000 fa1e 	bl	8003b24 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	699a      	ldr	r2, [r3, #24]
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	f042 0208 	orr.w	r2, r2, #8
 80036f6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	699a      	ldr	r2, [r3, #24]
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f022 0204 	bic.w	r2, r2, #4
 8003706:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	6999      	ldr	r1, [r3, #24]
 800370e:	68bb      	ldr	r3, [r7, #8]
 8003710:	691a      	ldr	r2, [r3, #16]
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	430a      	orrs	r2, r1
 8003718:	619a      	str	r2, [r3, #24]
      break;
 800371a:	e064      	b.n	80037e6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	68b9      	ldr	r1, [r7, #8]
 8003722:	4618      	mov	r0, r3
 8003724:	f000 fa6e 	bl	8003c04 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	699a      	ldr	r2, [r3, #24]
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003736:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	699a      	ldr	r2, [r3, #24]
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003746:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	6999      	ldr	r1, [r3, #24]
 800374e:	68bb      	ldr	r3, [r7, #8]
 8003750:	691b      	ldr	r3, [r3, #16]
 8003752:	021a      	lsls	r2, r3, #8
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	430a      	orrs	r2, r1
 800375a:	619a      	str	r2, [r3, #24]
      break;
 800375c:	e043      	b.n	80037e6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	68b9      	ldr	r1, [r7, #8]
 8003764:	4618      	mov	r0, r3
 8003766:	f000 fac3 	bl	8003cf0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	69da      	ldr	r2, [r3, #28]
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	f042 0208 	orr.w	r2, r2, #8
 8003778:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	69da      	ldr	r2, [r3, #28]
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	f022 0204 	bic.w	r2, r2, #4
 8003788:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	69d9      	ldr	r1, [r3, #28]
 8003790:	68bb      	ldr	r3, [r7, #8]
 8003792:	691a      	ldr	r2, [r3, #16]
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	430a      	orrs	r2, r1
 800379a:	61da      	str	r2, [r3, #28]
      break;
 800379c:	e023      	b.n	80037e6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	68b9      	ldr	r1, [r7, #8]
 80037a4:	4618      	mov	r0, r3
 80037a6:	f000 fb17 	bl	8003dd8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	69da      	ldr	r2, [r3, #28]
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80037b8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	69da      	ldr	r2, [r3, #28]
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80037c8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	69d9      	ldr	r1, [r3, #28]
 80037d0:	68bb      	ldr	r3, [r7, #8]
 80037d2:	691b      	ldr	r3, [r3, #16]
 80037d4:	021a      	lsls	r2, r3, #8
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	430a      	orrs	r2, r1
 80037dc:	61da      	str	r2, [r3, #28]
      break;
 80037de:	e002      	b.n	80037e6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80037e0:	2301      	movs	r3, #1
 80037e2:	75fb      	strb	r3, [r7, #23]
      break;
 80037e4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	2200      	movs	r2, #0
 80037ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80037ee:	7dfb      	ldrb	r3, [r7, #23]
}
 80037f0:	4618      	mov	r0, r3
 80037f2:	3718      	adds	r7, #24
 80037f4:	46bd      	mov	sp, r7
 80037f6:	bd80      	pop	{r7, pc}

080037f8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80037f8:	b580      	push	{r7, lr}
 80037fa:	b084      	sub	sp, #16
 80037fc:	af00      	add	r7, sp, #0
 80037fe:	6078      	str	r0, [r7, #4]
 8003800:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003802:	2300      	movs	r3, #0
 8003804:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800380c:	2b01      	cmp	r3, #1
 800380e:	d101      	bne.n	8003814 <HAL_TIM_ConfigClockSource+0x1c>
 8003810:	2302      	movs	r3, #2
 8003812:	e0b4      	b.n	800397e <HAL_TIM_ConfigClockSource+0x186>
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	2201      	movs	r2, #1
 8003818:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	2202      	movs	r2, #2
 8003820:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	689b      	ldr	r3, [r3, #8]
 800382a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800382c:	68bb      	ldr	r3, [r7, #8]
 800382e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003832:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003834:	68bb      	ldr	r3, [r7, #8]
 8003836:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800383a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	68ba      	ldr	r2, [r7, #8]
 8003842:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003844:	683b      	ldr	r3, [r7, #0]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800384c:	d03e      	beq.n	80038cc <HAL_TIM_ConfigClockSource+0xd4>
 800384e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003852:	f200 8087 	bhi.w	8003964 <HAL_TIM_ConfigClockSource+0x16c>
 8003856:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800385a:	f000 8086 	beq.w	800396a <HAL_TIM_ConfigClockSource+0x172>
 800385e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003862:	d87f      	bhi.n	8003964 <HAL_TIM_ConfigClockSource+0x16c>
 8003864:	2b70      	cmp	r3, #112	@ 0x70
 8003866:	d01a      	beq.n	800389e <HAL_TIM_ConfigClockSource+0xa6>
 8003868:	2b70      	cmp	r3, #112	@ 0x70
 800386a:	d87b      	bhi.n	8003964 <HAL_TIM_ConfigClockSource+0x16c>
 800386c:	2b60      	cmp	r3, #96	@ 0x60
 800386e:	d050      	beq.n	8003912 <HAL_TIM_ConfigClockSource+0x11a>
 8003870:	2b60      	cmp	r3, #96	@ 0x60
 8003872:	d877      	bhi.n	8003964 <HAL_TIM_ConfigClockSource+0x16c>
 8003874:	2b50      	cmp	r3, #80	@ 0x50
 8003876:	d03c      	beq.n	80038f2 <HAL_TIM_ConfigClockSource+0xfa>
 8003878:	2b50      	cmp	r3, #80	@ 0x50
 800387a:	d873      	bhi.n	8003964 <HAL_TIM_ConfigClockSource+0x16c>
 800387c:	2b40      	cmp	r3, #64	@ 0x40
 800387e:	d058      	beq.n	8003932 <HAL_TIM_ConfigClockSource+0x13a>
 8003880:	2b40      	cmp	r3, #64	@ 0x40
 8003882:	d86f      	bhi.n	8003964 <HAL_TIM_ConfigClockSource+0x16c>
 8003884:	2b30      	cmp	r3, #48	@ 0x30
 8003886:	d064      	beq.n	8003952 <HAL_TIM_ConfigClockSource+0x15a>
 8003888:	2b30      	cmp	r3, #48	@ 0x30
 800388a:	d86b      	bhi.n	8003964 <HAL_TIM_ConfigClockSource+0x16c>
 800388c:	2b20      	cmp	r3, #32
 800388e:	d060      	beq.n	8003952 <HAL_TIM_ConfigClockSource+0x15a>
 8003890:	2b20      	cmp	r3, #32
 8003892:	d867      	bhi.n	8003964 <HAL_TIM_ConfigClockSource+0x16c>
 8003894:	2b00      	cmp	r3, #0
 8003896:	d05c      	beq.n	8003952 <HAL_TIM_ConfigClockSource+0x15a>
 8003898:	2b10      	cmp	r3, #16
 800389a:	d05a      	beq.n	8003952 <HAL_TIM_ConfigClockSource+0x15a>
 800389c:	e062      	b.n	8003964 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80038a2:	683b      	ldr	r3, [r7, #0]
 80038a4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80038a6:	683b      	ldr	r3, [r7, #0]
 80038a8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80038aa:	683b      	ldr	r3, [r7, #0]
 80038ac:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80038ae:	f000 fb63 	bl	8003f78 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	689b      	ldr	r3, [r3, #8]
 80038b8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80038ba:	68bb      	ldr	r3, [r7, #8]
 80038bc:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80038c0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	68ba      	ldr	r2, [r7, #8]
 80038c8:	609a      	str	r2, [r3, #8]
      break;
 80038ca:	e04f      	b.n	800396c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80038d0:	683b      	ldr	r3, [r7, #0]
 80038d2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80038d4:	683b      	ldr	r3, [r7, #0]
 80038d6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80038d8:	683b      	ldr	r3, [r7, #0]
 80038da:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80038dc:	f000 fb4c 	bl	8003f78 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	689a      	ldr	r2, [r3, #8]
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80038ee:	609a      	str	r2, [r3, #8]
      break;
 80038f0:	e03c      	b.n	800396c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80038f6:	683b      	ldr	r3, [r7, #0]
 80038f8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80038fa:	683b      	ldr	r3, [r7, #0]
 80038fc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80038fe:	461a      	mov	r2, r3
 8003900:	f000 fac0 	bl	8003e84 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	2150      	movs	r1, #80	@ 0x50
 800390a:	4618      	mov	r0, r3
 800390c:	f000 fb19 	bl	8003f42 <TIM_ITRx_SetConfig>
      break;
 8003910:	e02c      	b.n	800396c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003916:	683b      	ldr	r3, [r7, #0]
 8003918:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800391a:	683b      	ldr	r3, [r7, #0]
 800391c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800391e:	461a      	mov	r2, r3
 8003920:	f000 fadf 	bl	8003ee2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	2160      	movs	r1, #96	@ 0x60
 800392a:	4618      	mov	r0, r3
 800392c:	f000 fb09 	bl	8003f42 <TIM_ITRx_SetConfig>
      break;
 8003930:	e01c      	b.n	800396c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003936:	683b      	ldr	r3, [r7, #0]
 8003938:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800393a:	683b      	ldr	r3, [r7, #0]
 800393c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800393e:	461a      	mov	r2, r3
 8003940:	f000 faa0 	bl	8003e84 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	2140      	movs	r1, #64	@ 0x40
 800394a:	4618      	mov	r0, r3
 800394c:	f000 faf9 	bl	8003f42 <TIM_ITRx_SetConfig>
      break;
 8003950:	e00c      	b.n	800396c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681a      	ldr	r2, [r3, #0]
 8003956:	683b      	ldr	r3, [r7, #0]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	4619      	mov	r1, r3
 800395c:	4610      	mov	r0, r2
 800395e:	f000 faf0 	bl	8003f42 <TIM_ITRx_SetConfig>
      break;
 8003962:	e003      	b.n	800396c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003964:	2301      	movs	r3, #1
 8003966:	73fb      	strb	r3, [r7, #15]
      break;
 8003968:	e000      	b.n	800396c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800396a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	2201      	movs	r2, #1
 8003970:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	2200      	movs	r2, #0
 8003978:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800397c:	7bfb      	ldrb	r3, [r7, #15]
}
 800397e:	4618      	mov	r0, r3
 8003980:	3710      	adds	r7, #16
 8003982:	46bd      	mov	sp, r7
 8003984:	bd80      	pop	{r7, pc}

08003986 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003986:	b480      	push	{r7}
 8003988:	b083      	sub	sp, #12
 800398a:	af00      	add	r7, sp, #0
 800398c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800398e:	bf00      	nop
 8003990:	370c      	adds	r7, #12
 8003992:	46bd      	mov	sp, r7
 8003994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003998:	4770      	bx	lr

0800399a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800399a:	b480      	push	{r7}
 800399c:	b083      	sub	sp, #12
 800399e:	af00      	add	r7, sp, #0
 80039a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80039a2:	bf00      	nop
 80039a4:	370c      	adds	r7, #12
 80039a6:	46bd      	mov	sp, r7
 80039a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ac:	4770      	bx	lr

080039ae <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80039ae:	b480      	push	{r7}
 80039b0:	b083      	sub	sp, #12
 80039b2:	af00      	add	r7, sp, #0
 80039b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80039b6:	bf00      	nop
 80039b8:	370c      	adds	r7, #12
 80039ba:	46bd      	mov	sp, r7
 80039bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c0:	4770      	bx	lr

080039c2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80039c2:	b480      	push	{r7}
 80039c4:	b083      	sub	sp, #12
 80039c6:	af00      	add	r7, sp, #0
 80039c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80039ca:	bf00      	nop
 80039cc:	370c      	adds	r7, #12
 80039ce:	46bd      	mov	sp, r7
 80039d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d4:	4770      	bx	lr
	...

080039d8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80039d8:	b480      	push	{r7}
 80039da:	b085      	sub	sp, #20
 80039dc:	af00      	add	r7, sp, #0
 80039de:	6078      	str	r0, [r7, #4]
 80039e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	4a43      	ldr	r2, [pc, #268]	@ (8003af8 <TIM_Base_SetConfig+0x120>)
 80039ec:	4293      	cmp	r3, r2
 80039ee:	d013      	beq.n	8003a18 <TIM_Base_SetConfig+0x40>
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80039f6:	d00f      	beq.n	8003a18 <TIM_Base_SetConfig+0x40>
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	4a40      	ldr	r2, [pc, #256]	@ (8003afc <TIM_Base_SetConfig+0x124>)
 80039fc:	4293      	cmp	r3, r2
 80039fe:	d00b      	beq.n	8003a18 <TIM_Base_SetConfig+0x40>
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	4a3f      	ldr	r2, [pc, #252]	@ (8003b00 <TIM_Base_SetConfig+0x128>)
 8003a04:	4293      	cmp	r3, r2
 8003a06:	d007      	beq.n	8003a18 <TIM_Base_SetConfig+0x40>
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	4a3e      	ldr	r2, [pc, #248]	@ (8003b04 <TIM_Base_SetConfig+0x12c>)
 8003a0c:	4293      	cmp	r3, r2
 8003a0e:	d003      	beq.n	8003a18 <TIM_Base_SetConfig+0x40>
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	4a3d      	ldr	r2, [pc, #244]	@ (8003b08 <TIM_Base_SetConfig+0x130>)
 8003a14:	4293      	cmp	r3, r2
 8003a16:	d108      	bne.n	8003a2a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003a1e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003a20:	683b      	ldr	r3, [r7, #0]
 8003a22:	685b      	ldr	r3, [r3, #4]
 8003a24:	68fa      	ldr	r2, [r7, #12]
 8003a26:	4313      	orrs	r3, r2
 8003a28:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	4a32      	ldr	r2, [pc, #200]	@ (8003af8 <TIM_Base_SetConfig+0x120>)
 8003a2e:	4293      	cmp	r3, r2
 8003a30:	d02b      	beq.n	8003a8a <TIM_Base_SetConfig+0xb2>
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003a38:	d027      	beq.n	8003a8a <TIM_Base_SetConfig+0xb2>
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	4a2f      	ldr	r2, [pc, #188]	@ (8003afc <TIM_Base_SetConfig+0x124>)
 8003a3e:	4293      	cmp	r3, r2
 8003a40:	d023      	beq.n	8003a8a <TIM_Base_SetConfig+0xb2>
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	4a2e      	ldr	r2, [pc, #184]	@ (8003b00 <TIM_Base_SetConfig+0x128>)
 8003a46:	4293      	cmp	r3, r2
 8003a48:	d01f      	beq.n	8003a8a <TIM_Base_SetConfig+0xb2>
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	4a2d      	ldr	r2, [pc, #180]	@ (8003b04 <TIM_Base_SetConfig+0x12c>)
 8003a4e:	4293      	cmp	r3, r2
 8003a50:	d01b      	beq.n	8003a8a <TIM_Base_SetConfig+0xb2>
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	4a2c      	ldr	r2, [pc, #176]	@ (8003b08 <TIM_Base_SetConfig+0x130>)
 8003a56:	4293      	cmp	r3, r2
 8003a58:	d017      	beq.n	8003a8a <TIM_Base_SetConfig+0xb2>
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	4a2b      	ldr	r2, [pc, #172]	@ (8003b0c <TIM_Base_SetConfig+0x134>)
 8003a5e:	4293      	cmp	r3, r2
 8003a60:	d013      	beq.n	8003a8a <TIM_Base_SetConfig+0xb2>
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	4a2a      	ldr	r2, [pc, #168]	@ (8003b10 <TIM_Base_SetConfig+0x138>)
 8003a66:	4293      	cmp	r3, r2
 8003a68:	d00f      	beq.n	8003a8a <TIM_Base_SetConfig+0xb2>
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	4a29      	ldr	r2, [pc, #164]	@ (8003b14 <TIM_Base_SetConfig+0x13c>)
 8003a6e:	4293      	cmp	r3, r2
 8003a70:	d00b      	beq.n	8003a8a <TIM_Base_SetConfig+0xb2>
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	4a28      	ldr	r2, [pc, #160]	@ (8003b18 <TIM_Base_SetConfig+0x140>)
 8003a76:	4293      	cmp	r3, r2
 8003a78:	d007      	beq.n	8003a8a <TIM_Base_SetConfig+0xb2>
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	4a27      	ldr	r2, [pc, #156]	@ (8003b1c <TIM_Base_SetConfig+0x144>)
 8003a7e:	4293      	cmp	r3, r2
 8003a80:	d003      	beq.n	8003a8a <TIM_Base_SetConfig+0xb2>
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	4a26      	ldr	r2, [pc, #152]	@ (8003b20 <TIM_Base_SetConfig+0x148>)
 8003a86:	4293      	cmp	r3, r2
 8003a88:	d108      	bne.n	8003a9c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003a90:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003a92:	683b      	ldr	r3, [r7, #0]
 8003a94:	68db      	ldr	r3, [r3, #12]
 8003a96:	68fa      	ldr	r2, [r7, #12]
 8003a98:	4313      	orrs	r3, r2
 8003a9a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003aa2:	683b      	ldr	r3, [r7, #0]
 8003aa4:	695b      	ldr	r3, [r3, #20]
 8003aa6:	4313      	orrs	r3, r2
 8003aa8:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003aaa:	683b      	ldr	r3, [r7, #0]
 8003aac:	689a      	ldr	r2, [r3, #8]
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003ab2:	683b      	ldr	r3, [r7, #0]
 8003ab4:	681a      	ldr	r2, [r3, #0]
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	4a0e      	ldr	r2, [pc, #56]	@ (8003af8 <TIM_Base_SetConfig+0x120>)
 8003abe:	4293      	cmp	r3, r2
 8003ac0:	d003      	beq.n	8003aca <TIM_Base_SetConfig+0xf2>
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	4a10      	ldr	r2, [pc, #64]	@ (8003b08 <TIM_Base_SetConfig+0x130>)
 8003ac6:	4293      	cmp	r3, r2
 8003ac8:	d103      	bne.n	8003ad2 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003aca:	683b      	ldr	r3, [r7, #0]
 8003acc:	691a      	ldr	r2, [r3, #16]
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	f043 0204 	orr.w	r2, r3, #4
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	2201      	movs	r2, #1
 8003ae2:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	68fa      	ldr	r2, [r7, #12]
 8003ae8:	601a      	str	r2, [r3, #0]
}
 8003aea:	bf00      	nop
 8003aec:	3714      	adds	r7, #20
 8003aee:	46bd      	mov	sp, r7
 8003af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af4:	4770      	bx	lr
 8003af6:	bf00      	nop
 8003af8:	40010000 	.word	0x40010000
 8003afc:	40000400 	.word	0x40000400
 8003b00:	40000800 	.word	0x40000800
 8003b04:	40000c00 	.word	0x40000c00
 8003b08:	40010400 	.word	0x40010400
 8003b0c:	40014000 	.word	0x40014000
 8003b10:	40014400 	.word	0x40014400
 8003b14:	40014800 	.word	0x40014800
 8003b18:	40001800 	.word	0x40001800
 8003b1c:	40001c00 	.word	0x40001c00
 8003b20:	40002000 	.word	0x40002000

08003b24 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003b24:	b480      	push	{r7}
 8003b26:	b087      	sub	sp, #28
 8003b28:	af00      	add	r7, sp, #0
 8003b2a:	6078      	str	r0, [r7, #4]
 8003b2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	6a1b      	ldr	r3, [r3, #32]
 8003b32:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	6a1b      	ldr	r3, [r3, #32]
 8003b38:	f023 0201 	bic.w	r2, r3, #1
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	685b      	ldr	r3, [r3, #4]
 8003b44:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	699b      	ldr	r3, [r3, #24]
 8003b4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003b52:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	f023 0303 	bic.w	r3, r3, #3
 8003b5a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003b5c:	683b      	ldr	r3, [r7, #0]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	68fa      	ldr	r2, [r7, #12]
 8003b62:	4313      	orrs	r3, r2
 8003b64:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003b66:	697b      	ldr	r3, [r7, #20]
 8003b68:	f023 0302 	bic.w	r3, r3, #2
 8003b6c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003b6e:	683b      	ldr	r3, [r7, #0]
 8003b70:	689b      	ldr	r3, [r3, #8]
 8003b72:	697a      	ldr	r2, [r7, #20]
 8003b74:	4313      	orrs	r3, r2
 8003b76:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	4a20      	ldr	r2, [pc, #128]	@ (8003bfc <TIM_OC1_SetConfig+0xd8>)
 8003b7c:	4293      	cmp	r3, r2
 8003b7e:	d003      	beq.n	8003b88 <TIM_OC1_SetConfig+0x64>
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	4a1f      	ldr	r2, [pc, #124]	@ (8003c00 <TIM_OC1_SetConfig+0xdc>)
 8003b84:	4293      	cmp	r3, r2
 8003b86:	d10c      	bne.n	8003ba2 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003b88:	697b      	ldr	r3, [r7, #20]
 8003b8a:	f023 0308 	bic.w	r3, r3, #8
 8003b8e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003b90:	683b      	ldr	r3, [r7, #0]
 8003b92:	68db      	ldr	r3, [r3, #12]
 8003b94:	697a      	ldr	r2, [r7, #20]
 8003b96:	4313      	orrs	r3, r2
 8003b98:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003b9a:	697b      	ldr	r3, [r7, #20]
 8003b9c:	f023 0304 	bic.w	r3, r3, #4
 8003ba0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	4a15      	ldr	r2, [pc, #84]	@ (8003bfc <TIM_OC1_SetConfig+0xd8>)
 8003ba6:	4293      	cmp	r3, r2
 8003ba8:	d003      	beq.n	8003bb2 <TIM_OC1_SetConfig+0x8e>
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	4a14      	ldr	r2, [pc, #80]	@ (8003c00 <TIM_OC1_SetConfig+0xdc>)
 8003bae:	4293      	cmp	r3, r2
 8003bb0:	d111      	bne.n	8003bd6 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003bb2:	693b      	ldr	r3, [r7, #16]
 8003bb4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003bb8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003bba:	693b      	ldr	r3, [r7, #16]
 8003bbc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003bc0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003bc2:	683b      	ldr	r3, [r7, #0]
 8003bc4:	695b      	ldr	r3, [r3, #20]
 8003bc6:	693a      	ldr	r2, [r7, #16]
 8003bc8:	4313      	orrs	r3, r2
 8003bca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003bcc:	683b      	ldr	r3, [r7, #0]
 8003bce:	699b      	ldr	r3, [r3, #24]
 8003bd0:	693a      	ldr	r2, [r7, #16]
 8003bd2:	4313      	orrs	r3, r2
 8003bd4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	693a      	ldr	r2, [r7, #16]
 8003bda:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	68fa      	ldr	r2, [r7, #12]
 8003be0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003be2:	683b      	ldr	r3, [r7, #0]
 8003be4:	685a      	ldr	r2, [r3, #4]
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	697a      	ldr	r2, [r7, #20]
 8003bee:	621a      	str	r2, [r3, #32]
}
 8003bf0:	bf00      	nop
 8003bf2:	371c      	adds	r7, #28
 8003bf4:	46bd      	mov	sp, r7
 8003bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bfa:	4770      	bx	lr
 8003bfc:	40010000 	.word	0x40010000
 8003c00:	40010400 	.word	0x40010400

08003c04 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003c04:	b480      	push	{r7}
 8003c06:	b087      	sub	sp, #28
 8003c08:	af00      	add	r7, sp, #0
 8003c0a:	6078      	str	r0, [r7, #4]
 8003c0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	6a1b      	ldr	r3, [r3, #32]
 8003c12:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	6a1b      	ldr	r3, [r3, #32]
 8003c18:	f023 0210 	bic.w	r2, r3, #16
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	685b      	ldr	r3, [r3, #4]
 8003c24:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	699b      	ldr	r3, [r3, #24]
 8003c2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003c32:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003c3a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003c3c:	683b      	ldr	r3, [r7, #0]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	021b      	lsls	r3, r3, #8
 8003c42:	68fa      	ldr	r2, [r7, #12]
 8003c44:	4313      	orrs	r3, r2
 8003c46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003c48:	697b      	ldr	r3, [r7, #20]
 8003c4a:	f023 0320 	bic.w	r3, r3, #32
 8003c4e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003c50:	683b      	ldr	r3, [r7, #0]
 8003c52:	689b      	ldr	r3, [r3, #8]
 8003c54:	011b      	lsls	r3, r3, #4
 8003c56:	697a      	ldr	r2, [r7, #20]
 8003c58:	4313      	orrs	r3, r2
 8003c5a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	4a22      	ldr	r2, [pc, #136]	@ (8003ce8 <TIM_OC2_SetConfig+0xe4>)
 8003c60:	4293      	cmp	r3, r2
 8003c62:	d003      	beq.n	8003c6c <TIM_OC2_SetConfig+0x68>
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	4a21      	ldr	r2, [pc, #132]	@ (8003cec <TIM_OC2_SetConfig+0xe8>)
 8003c68:	4293      	cmp	r3, r2
 8003c6a:	d10d      	bne.n	8003c88 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003c6c:	697b      	ldr	r3, [r7, #20]
 8003c6e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003c72:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003c74:	683b      	ldr	r3, [r7, #0]
 8003c76:	68db      	ldr	r3, [r3, #12]
 8003c78:	011b      	lsls	r3, r3, #4
 8003c7a:	697a      	ldr	r2, [r7, #20]
 8003c7c:	4313      	orrs	r3, r2
 8003c7e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003c80:	697b      	ldr	r3, [r7, #20]
 8003c82:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003c86:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	4a17      	ldr	r2, [pc, #92]	@ (8003ce8 <TIM_OC2_SetConfig+0xe4>)
 8003c8c:	4293      	cmp	r3, r2
 8003c8e:	d003      	beq.n	8003c98 <TIM_OC2_SetConfig+0x94>
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	4a16      	ldr	r2, [pc, #88]	@ (8003cec <TIM_OC2_SetConfig+0xe8>)
 8003c94:	4293      	cmp	r3, r2
 8003c96:	d113      	bne.n	8003cc0 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003c98:	693b      	ldr	r3, [r7, #16]
 8003c9a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003c9e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003ca0:	693b      	ldr	r3, [r7, #16]
 8003ca2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003ca6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003ca8:	683b      	ldr	r3, [r7, #0]
 8003caa:	695b      	ldr	r3, [r3, #20]
 8003cac:	009b      	lsls	r3, r3, #2
 8003cae:	693a      	ldr	r2, [r7, #16]
 8003cb0:	4313      	orrs	r3, r2
 8003cb2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003cb4:	683b      	ldr	r3, [r7, #0]
 8003cb6:	699b      	ldr	r3, [r3, #24]
 8003cb8:	009b      	lsls	r3, r3, #2
 8003cba:	693a      	ldr	r2, [r7, #16]
 8003cbc:	4313      	orrs	r3, r2
 8003cbe:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	693a      	ldr	r2, [r7, #16]
 8003cc4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	68fa      	ldr	r2, [r7, #12]
 8003cca:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003ccc:	683b      	ldr	r3, [r7, #0]
 8003cce:	685a      	ldr	r2, [r3, #4]
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	697a      	ldr	r2, [r7, #20]
 8003cd8:	621a      	str	r2, [r3, #32]
}
 8003cda:	bf00      	nop
 8003cdc:	371c      	adds	r7, #28
 8003cde:	46bd      	mov	sp, r7
 8003ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce4:	4770      	bx	lr
 8003ce6:	bf00      	nop
 8003ce8:	40010000 	.word	0x40010000
 8003cec:	40010400 	.word	0x40010400

08003cf0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003cf0:	b480      	push	{r7}
 8003cf2:	b087      	sub	sp, #28
 8003cf4:	af00      	add	r7, sp, #0
 8003cf6:	6078      	str	r0, [r7, #4]
 8003cf8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	6a1b      	ldr	r3, [r3, #32]
 8003cfe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	6a1b      	ldr	r3, [r3, #32]
 8003d04:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	685b      	ldr	r3, [r3, #4]
 8003d10:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	69db      	ldr	r3, [r3, #28]
 8003d16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003d1e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	f023 0303 	bic.w	r3, r3, #3
 8003d26:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003d28:	683b      	ldr	r3, [r7, #0]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	68fa      	ldr	r2, [r7, #12]
 8003d2e:	4313      	orrs	r3, r2
 8003d30:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003d32:	697b      	ldr	r3, [r7, #20]
 8003d34:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003d38:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003d3a:	683b      	ldr	r3, [r7, #0]
 8003d3c:	689b      	ldr	r3, [r3, #8]
 8003d3e:	021b      	lsls	r3, r3, #8
 8003d40:	697a      	ldr	r2, [r7, #20]
 8003d42:	4313      	orrs	r3, r2
 8003d44:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	4a21      	ldr	r2, [pc, #132]	@ (8003dd0 <TIM_OC3_SetConfig+0xe0>)
 8003d4a:	4293      	cmp	r3, r2
 8003d4c:	d003      	beq.n	8003d56 <TIM_OC3_SetConfig+0x66>
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	4a20      	ldr	r2, [pc, #128]	@ (8003dd4 <TIM_OC3_SetConfig+0xe4>)
 8003d52:	4293      	cmp	r3, r2
 8003d54:	d10d      	bne.n	8003d72 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003d56:	697b      	ldr	r3, [r7, #20]
 8003d58:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003d5c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003d5e:	683b      	ldr	r3, [r7, #0]
 8003d60:	68db      	ldr	r3, [r3, #12]
 8003d62:	021b      	lsls	r3, r3, #8
 8003d64:	697a      	ldr	r2, [r7, #20]
 8003d66:	4313      	orrs	r3, r2
 8003d68:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003d6a:	697b      	ldr	r3, [r7, #20]
 8003d6c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003d70:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	4a16      	ldr	r2, [pc, #88]	@ (8003dd0 <TIM_OC3_SetConfig+0xe0>)
 8003d76:	4293      	cmp	r3, r2
 8003d78:	d003      	beq.n	8003d82 <TIM_OC3_SetConfig+0x92>
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	4a15      	ldr	r2, [pc, #84]	@ (8003dd4 <TIM_OC3_SetConfig+0xe4>)
 8003d7e:	4293      	cmp	r3, r2
 8003d80:	d113      	bne.n	8003daa <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003d82:	693b      	ldr	r3, [r7, #16]
 8003d84:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003d88:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003d8a:	693b      	ldr	r3, [r7, #16]
 8003d8c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003d90:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003d92:	683b      	ldr	r3, [r7, #0]
 8003d94:	695b      	ldr	r3, [r3, #20]
 8003d96:	011b      	lsls	r3, r3, #4
 8003d98:	693a      	ldr	r2, [r7, #16]
 8003d9a:	4313      	orrs	r3, r2
 8003d9c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003d9e:	683b      	ldr	r3, [r7, #0]
 8003da0:	699b      	ldr	r3, [r3, #24]
 8003da2:	011b      	lsls	r3, r3, #4
 8003da4:	693a      	ldr	r2, [r7, #16]
 8003da6:	4313      	orrs	r3, r2
 8003da8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	693a      	ldr	r2, [r7, #16]
 8003dae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	68fa      	ldr	r2, [r7, #12]
 8003db4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003db6:	683b      	ldr	r3, [r7, #0]
 8003db8:	685a      	ldr	r2, [r3, #4]
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	697a      	ldr	r2, [r7, #20]
 8003dc2:	621a      	str	r2, [r3, #32]
}
 8003dc4:	bf00      	nop
 8003dc6:	371c      	adds	r7, #28
 8003dc8:	46bd      	mov	sp, r7
 8003dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dce:	4770      	bx	lr
 8003dd0:	40010000 	.word	0x40010000
 8003dd4:	40010400 	.word	0x40010400

08003dd8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003dd8:	b480      	push	{r7}
 8003dda:	b087      	sub	sp, #28
 8003ddc:	af00      	add	r7, sp, #0
 8003dde:	6078      	str	r0, [r7, #4]
 8003de0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	6a1b      	ldr	r3, [r3, #32]
 8003de6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	6a1b      	ldr	r3, [r3, #32]
 8003dec:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	685b      	ldr	r3, [r3, #4]
 8003df8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	69db      	ldr	r3, [r3, #28]
 8003dfe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003e06:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003e0e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003e10:	683b      	ldr	r3, [r7, #0]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	021b      	lsls	r3, r3, #8
 8003e16:	68fa      	ldr	r2, [r7, #12]
 8003e18:	4313      	orrs	r3, r2
 8003e1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003e1c:	693b      	ldr	r3, [r7, #16]
 8003e1e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003e22:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003e24:	683b      	ldr	r3, [r7, #0]
 8003e26:	689b      	ldr	r3, [r3, #8]
 8003e28:	031b      	lsls	r3, r3, #12
 8003e2a:	693a      	ldr	r2, [r7, #16]
 8003e2c:	4313      	orrs	r3, r2
 8003e2e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	4a12      	ldr	r2, [pc, #72]	@ (8003e7c <TIM_OC4_SetConfig+0xa4>)
 8003e34:	4293      	cmp	r3, r2
 8003e36:	d003      	beq.n	8003e40 <TIM_OC4_SetConfig+0x68>
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	4a11      	ldr	r2, [pc, #68]	@ (8003e80 <TIM_OC4_SetConfig+0xa8>)
 8003e3c:	4293      	cmp	r3, r2
 8003e3e:	d109      	bne.n	8003e54 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003e40:	697b      	ldr	r3, [r7, #20]
 8003e42:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003e46:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003e48:	683b      	ldr	r3, [r7, #0]
 8003e4a:	695b      	ldr	r3, [r3, #20]
 8003e4c:	019b      	lsls	r3, r3, #6
 8003e4e:	697a      	ldr	r2, [r7, #20]
 8003e50:	4313      	orrs	r3, r2
 8003e52:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	697a      	ldr	r2, [r7, #20]
 8003e58:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	68fa      	ldr	r2, [r7, #12]
 8003e5e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003e60:	683b      	ldr	r3, [r7, #0]
 8003e62:	685a      	ldr	r2, [r3, #4]
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	693a      	ldr	r2, [r7, #16]
 8003e6c:	621a      	str	r2, [r3, #32]
}
 8003e6e:	bf00      	nop
 8003e70:	371c      	adds	r7, #28
 8003e72:	46bd      	mov	sp, r7
 8003e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e78:	4770      	bx	lr
 8003e7a:	bf00      	nop
 8003e7c:	40010000 	.word	0x40010000
 8003e80:	40010400 	.word	0x40010400

08003e84 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003e84:	b480      	push	{r7}
 8003e86:	b087      	sub	sp, #28
 8003e88:	af00      	add	r7, sp, #0
 8003e8a:	60f8      	str	r0, [r7, #12]
 8003e8c:	60b9      	str	r1, [r7, #8]
 8003e8e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	6a1b      	ldr	r3, [r3, #32]
 8003e94:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	6a1b      	ldr	r3, [r3, #32]
 8003e9a:	f023 0201 	bic.w	r2, r3, #1
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	699b      	ldr	r3, [r3, #24]
 8003ea6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003ea8:	693b      	ldr	r3, [r7, #16]
 8003eaa:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003eae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	011b      	lsls	r3, r3, #4
 8003eb4:	693a      	ldr	r2, [r7, #16]
 8003eb6:	4313      	orrs	r3, r2
 8003eb8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003eba:	697b      	ldr	r3, [r7, #20]
 8003ebc:	f023 030a 	bic.w	r3, r3, #10
 8003ec0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003ec2:	697a      	ldr	r2, [r7, #20]
 8003ec4:	68bb      	ldr	r3, [r7, #8]
 8003ec6:	4313      	orrs	r3, r2
 8003ec8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	693a      	ldr	r2, [r7, #16]
 8003ece:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	697a      	ldr	r2, [r7, #20]
 8003ed4:	621a      	str	r2, [r3, #32]
}
 8003ed6:	bf00      	nop
 8003ed8:	371c      	adds	r7, #28
 8003eda:	46bd      	mov	sp, r7
 8003edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee0:	4770      	bx	lr

08003ee2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003ee2:	b480      	push	{r7}
 8003ee4:	b087      	sub	sp, #28
 8003ee6:	af00      	add	r7, sp, #0
 8003ee8:	60f8      	str	r0, [r7, #12]
 8003eea:	60b9      	str	r1, [r7, #8]
 8003eec:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	6a1b      	ldr	r3, [r3, #32]
 8003ef2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	6a1b      	ldr	r3, [r3, #32]
 8003ef8:	f023 0210 	bic.w	r2, r3, #16
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	699b      	ldr	r3, [r3, #24]
 8003f04:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003f06:	693b      	ldr	r3, [r7, #16]
 8003f08:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003f0c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	031b      	lsls	r3, r3, #12
 8003f12:	693a      	ldr	r2, [r7, #16]
 8003f14:	4313      	orrs	r3, r2
 8003f16:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003f18:	697b      	ldr	r3, [r7, #20]
 8003f1a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003f1e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003f20:	68bb      	ldr	r3, [r7, #8]
 8003f22:	011b      	lsls	r3, r3, #4
 8003f24:	697a      	ldr	r2, [r7, #20]
 8003f26:	4313      	orrs	r3, r2
 8003f28:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	693a      	ldr	r2, [r7, #16]
 8003f2e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	697a      	ldr	r2, [r7, #20]
 8003f34:	621a      	str	r2, [r3, #32]
}
 8003f36:	bf00      	nop
 8003f38:	371c      	adds	r7, #28
 8003f3a:	46bd      	mov	sp, r7
 8003f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f40:	4770      	bx	lr

08003f42 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003f42:	b480      	push	{r7}
 8003f44:	b085      	sub	sp, #20
 8003f46:	af00      	add	r7, sp, #0
 8003f48:	6078      	str	r0, [r7, #4]
 8003f4a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	689b      	ldr	r3, [r3, #8]
 8003f50:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003f58:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003f5a:	683a      	ldr	r2, [r7, #0]
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	4313      	orrs	r3, r2
 8003f60:	f043 0307 	orr.w	r3, r3, #7
 8003f64:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	68fa      	ldr	r2, [r7, #12]
 8003f6a:	609a      	str	r2, [r3, #8]
}
 8003f6c:	bf00      	nop
 8003f6e:	3714      	adds	r7, #20
 8003f70:	46bd      	mov	sp, r7
 8003f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f76:	4770      	bx	lr

08003f78 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003f78:	b480      	push	{r7}
 8003f7a:	b087      	sub	sp, #28
 8003f7c:	af00      	add	r7, sp, #0
 8003f7e:	60f8      	str	r0, [r7, #12]
 8003f80:	60b9      	str	r1, [r7, #8]
 8003f82:	607a      	str	r2, [r7, #4]
 8003f84:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	689b      	ldr	r3, [r3, #8]
 8003f8a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003f8c:	697b      	ldr	r3, [r7, #20]
 8003f8e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003f92:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003f94:	683b      	ldr	r3, [r7, #0]
 8003f96:	021a      	lsls	r2, r3, #8
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	431a      	orrs	r2, r3
 8003f9c:	68bb      	ldr	r3, [r7, #8]
 8003f9e:	4313      	orrs	r3, r2
 8003fa0:	697a      	ldr	r2, [r7, #20]
 8003fa2:	4313      	orrs	r3, r2
 8003fa4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	697a      	ldr	r2, [r7, #20]
 8003faa:	609a      	str	r2, [r3, #8]
}
 8003fac:	bf00      	nop
 8003fae:	371c      	adds	r7, #28
 8003fb0:	46bd      	mov	sp, r7
 8003fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb6:	4770      	bx	lr

08003fb8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003fb8:	b480      	push	{r7}
 8003fba:	b085      	sub	sp, #20
 8003fbc:	af00      	add	r7, sp, #0
 8003fbe:	6078      	str	r0, [r7, #4]
 8003fc0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003fc8:	2b01      	cmp	r3, #1
 8003fca:	d101      	bne.n	8003fd0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003fcc:	2302      	movs	r3, #2
 8003fce:	e05a      	b.n	8004086 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	2201      	movs	r2, #1
 8003fd4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	2202      	movs	r2, #2
 8003fdc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	685b      	ldr	r3, [r3, #4]
 8003fe6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	689b      	ldr	r3, [r3, #8]
 8003fee:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003ff6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003ff8:	683b      	ldr	r3, [r7, #0]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	68fa      	ldr	r2, [r7, #12]
 8003ffe:	4313      	orrs	r3, r2
 8004000:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	68fa      	ldr	r2, [r7, #12]
 8004008:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	4a21      	ldr	r2, [pc, #132]	@ (8004094 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004010:	4293      	cmp	r3, r2
 8004012:	d022      	beq.n	800405a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800401c:	d01d      	beq.n	800405a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	4a1d      	ldr	r2, [pc, #116]	@ (8004098 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004024:	4293      	cmp	r3, r2
 8004026:	d018      	beq.n	800405a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	4a1b      	ldr	r2, [pc, #108]	@ (800409c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800402e:	4293      	cmp	r3, r2
 8004030:	d013      	beq.n	800405a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	4a1a      	ldr	r2, [pc, #104]	@ (80040a0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004038:	4293      	cmp	r3, r2
 800403a:	d00e      	beq.n	800405a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	4a18      	ldr	r2, [pc, #96]	@ (80040a4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004042:	4293      	cmp	r3, r2
 8004044:	d009      	beq.n	800405a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	4a17      	ldr	r2, [pc, #92]	@ (80040a8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800404c:	4293      	cmp	r3, r2
 800404e:	d004      	beq.n	800405a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	4a15      	ldr	r2, [pc, #84]	@ (80040ac <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004056:	4293      	cmp	r3, r2
 8004058:	d10c      	bne.n	8004074 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800405a:	68bb      	ldr	r3, [r7, #8]
 800405c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004060:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004062:	683b      	ldr	r3, [r7, #0]
 8004064:	685b      	ldr	r3, [r3, #4]
 8004066:	68ba      	ldr	r2, [r7, #8]
 8004068:	4313      	orrs	r3, r2
 800406a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	68ba      	ldr	r2, [r7, #8]
 8004072:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	2201      	movs	r2, #1
 8004078:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	2200      	movs	r2, #0
 8004080:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004084:	2300      	movs	r3, #0
}
 8004086:	4618      	mov	r0, r3
 8004088:	3714      	adds	r7, #20
 800408a:	46bd      	mov	sp, r7
 800408c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004090:	4770      	bx	lr
 8004092:	bf00      	nop
 8004094:	40010000 	.word	0x40010000
 8004098:	40000400 	.word	0x40000400
 800409c:	40000800 	.word	0x40000800
 80040a0:	40000c00 	.word	0x40000c00
 80040a4:	40010400 	.word	0x40010400
 80040a8:	40014000 	.word	0x40014000
 80040ac:	40001800 	.word	0x40001800

080040b0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80040b0:	b480      	push	{r7}
 80040b2:	b085      	sub	sp, #20
 80040b4:	af00      	add	r7, sp, #0
 80040b6:	6078      	str	r0, [r7, #4]
 80040b8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80040ba:	2300      	movs	r3, #0
 80040bc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80040c4:	2b01      	cmp	r3, #1
 80040c6:	d101      	bne.n	80040cc <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80040c8:	2302      	movs	r3, #2
 80040ca:	e03d      	b.n	8004148 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	2201      	movs	r2, #1
 80040d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80040da:	683b      	ldr	r3, [r7, #0]
 80040dc:	68db      	ldr	r3, [r3, #12]
 80040de:	4313      	orrs	r3, r2
 80040e0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80040e8:	683b      	ldr	r3, [r7, #0]
 80040ea:	689b      	ldr	r3, [r3, #8]
 80040ec:	4313      	orrs	r3, r2
 80040ee:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80040f6:	683b      	ldr	r3, [r7, #0]
 80040f8:	685b      	ldr	r3, [r3, #4]
 80040fa:	4313      	orrs	r3, r2
 80040fc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8004104:	683b      	ldr	r3, [r7, #0]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	4313      	orrs	r3, r2
 800410a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004112:	683b      	ldr	r3, [r7, #0]
 8004114:	691b      	ldr	r3, [r3, #16]
 8004116:	4313      	orrs	r3, r2
 8004118:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8004120:	683b      	ldr	r3, [r7, #0]
 8004122:	695b      	ldr	r3, [r3, #20]
 8004124:	4313      	orrs	r3, r2
 8004126:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800412e:	683b      	ldr	r3, [r7, #0]
 8004130:	69db      	ldr	r3, [r3, #28]
 8004132:	4313      	orrs	r3, r2
 8004134:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	68fa      	ldr	r2, [r7, #12]
 800413c:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	2200      	movs	r2, #0
 8004142:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004146:	2300      	movs	r3, #0
}
 8004148:	4618      	mov	r0, r3
 800414a:	3714      	adds	r7, #20
 800414c:	46bd      	mov	sp, r7
 800414e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004152:	4770      	bx	lr

08004154 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004154:	b480      	push	{r7}
 8004156:	b083      	sub	sp, #12
 8004158:	af00      	add	r7, sp, #0
 800415a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800415c:	bf00      	nop
 800415e:	370c      	adds	r7, #12
 8004160:	46bd      	mov	sp, r7
 8004162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004166:	4770      	bx	lr

08004168 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004168:	b480      	push	{r7}
 800416a:	b083      	sub	sp, #12
 800416c:	af00      	add	r7, sp, #0
 800416e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004170:	bf00      	nop
 8004172:	370c      	adds	r7, #12
 8004174:	46bd      	mov	sp, r7
 8004176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800417a:	4770      	bx	lr

0800417c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800417c:	b580      	push	{r7, lr}
 800417e:	b082      	sub	sp, #8
 8004180:	af00      	add	r7, sp, #0
 8004182:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	2b00      	cmp	r3, #0
 8004188:	d101      	bne.n	800418e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800418a:	2301      	movs	r3, #1
 800418c:	e042      	b.n	8004214 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004194:	b2db      	uxtb	r3, r3
 8004196:	2b00      	cmp	r3, #0
 8004198:	d106      	bne.n	80041a8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	2200      	movs	r2, #0
 800419e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80041a2:	6878      	ldr	r0, [r7, #4]
 80041a4:	f7fd f8ce 	bl	8001344 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	2224      	movs	r2, #36	@ 0x24
 80041ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	68da      	ldr	r2, [r3, #12]
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80041be:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80041c0:	6878      	ldr	r0, [r7, #4]
 80041c2:	f000 ff95 	bl	80050f0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	691a      	ldr	r2, [r3, #16]
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80041d4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	695a      	ldr	r2, [r3, #20]
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80041e4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	68da      	ldr	r2, [r3, #12]
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80041f4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	2200      	movs	r2, #0
 80041fa:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	2220      	movs	r2, #32
 8004200:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	2220      	movs	r2, #32
 8004208:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	2200      	movs	r2, #0
 8004210:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004212:	2300      	movs	r3, #0
}
 8004214:	4618      	mov	r0, r3
 8004216:	3708      	adds	r7, #8
 8004218:	46bd      	mov	sp, r7
 800421a:	bd80      	pop	{r7, pc}

0800421c <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800421c:	b580      	push	{r7, lr}
 800421e:	b08c      	sub	sp, #48	@ 0x30
 8004220:	af00      	add	r7, sp, #0
 8004222:	60f8      	str	r0, [r7, #12]
 8004224:	60b9      	str	r1, [r7, #8]
 8004226:	4613      	mov	r3, r2
 8004228:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004230:	b2db      	uxtb	r3, r3
 8004232:	2b20      	cmp	r3, #32
 8004234:	d162      	bne.n	80042fc <HAL_UART_Transmit_DMA+0xe0>
  {
    if ((pData == NULL) || (Size == 0U))
 8004236:	68bb      	ldr	r3, [r7, #8]
 8004238:	2b00      	cmp	r3, #0
 800423a:	d002      	beq.n	8004242 <HAL_UART_Transmit_DMA+0x26>
 800423c:	88fb      	ldrh	r3, [r7, #6]
 800423e:	2b00      	cmp	r3, #0
 8004240:	d101      	bne.n	8004246 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8004242:	2301      	movs	r3, #1
 8004244:	e05b      	b.n	80042fe <HAL_UART_Transmit_DMA+0xe2>
    }

    huart->pTxBuffPtr = pData;
 8004246:	68ba      	ldr	r2, [r7, #8]
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	88fa      	ldrh	r2, [r7, #6]
 8004250:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	88fa      	ldrh	r2, [r7, #6]
 8004256:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	2200      	movs	r2, #0
 800425c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	2221      	movs	r2, #33	@ 0x21
 8004262:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800426a:	4a27      	ldr	r2, [pc, #156]	@ (8004308 <HAL_UART_Transmit_DMA+0xec>)
 800426c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004272:	4a26      	ldr	r2, [pc, #152]	@ (800430c <HAL_UART_Transmit_DMA+0xf0>)
 8004274:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800427a:	4a25      	ldr	r2, [pc, #148]	@ (8004310 <HAL_UART_Transmit_DMA+0xf4>)
 800427c:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004282:	2200      	movs	r2, #0
 8004284:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 8004286:	f107 0308 	add.w	r3, r7, #8
 800428a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size) != HAL_OK)
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8004290:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004292:	6819      	ldr	r1, [r3, #0]
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	3304      	adds	r3, #4
 800429a:	461a      	mov	r2, r3
 800429c:	88fb      	ldrh	r3, [r7, #6]
 800429e:	f7fd fbd3 	bl	8001a48 <HAL_DMA_Start_IT>
 80042a2:	4603      	mov	r3, r0
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d008      	beq.n	80042ba <HAL_UART_Transmit_DMA+0x9e>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	2210      	movs	r2, #16
 80042ac:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Restore huart->gState to ready */
      huart->gState = HAL_UART_STATE_READY;
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	2220      	movs	r2, #32
 80042b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_ERROR;
 80042b6:	2301      	movs	r3, #1
 80042b8:	e021      	b.n	80042fe <HAL_UART_Transmit_DMA+0xe2>
    }
    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80042c2:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	3314      	adds	r3, #20
 80042ca:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042cc:	69bb      	ldr	r3, [r7, #24]
 80042ce:	e853 3f00 	ldrex	r3, [r3]
 80042d2:	617b      	str	r3, [r7, #20]
   return(result);
 80042d4:	697b      	ldr	r3, [r7, #20]
 80042d6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80042da:	62bb      	str	r3, [r7, #40]	@ 0x28
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	3314      	adds	r3, #20
 80042e2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80042e4:	627a      	str	r2, [r7, #36]	@ 0x24
 80042e6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042e8:	6a39      	ldr	r1, [r7, #32]
 80042ea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80042ec:	e841 2300 	strex	r3, r2, [r1]
 80042f0:	61fb      	str	r3, [r7, #28]
   return(result);
 80042f2:	69fb      	ldr	r3, [r7, #28]
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d1e5      	bne.n	80042c4 <HAL_UART_Transmit_DMA+0xa8>

    return HAL_OK;
 80042f8:	2300      	movs	r3, #0
 80042fa:	e000      	b.n	80042fe <HAL_UART_Transmit_DMA+0xe2>
  }
  else
  {
    return HAL_BUSY;
 80042fc:	2302      	movs	r3, #2
  }
}
 80042fe:	4618      	mov	r0, r3
 8004300:	3730      	adds	r7, #48	@ 0x30
 8004302:	46bd      	mov	sp, r7
 8004304:	bd80      	pop	{r7, pc}
 8004306:	bf00      	nop
 8004308:	0800496d 	.word	0x0800496d
 800430c:	08004a07 	.word	0x08004a07
 8004310:	08004b8b 	.word	0x08004b8b

08004314 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004314:	b580      	push	{r7, lr}
 8004316:	b08c      	sub	sp, #48	@ 0x30
 8004318:	af00      	add	r7, sp, #0
 800431a:	60f8      	str	r0, [r7, #12]
 800431c:	60b9      	str	r1, [r7, #8]
 800431e:	4613      	mov	r3, r2
 8004320:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004328:	b2db      	uxtb	r3, r3
 800432a:	2b20      	cmp	r3, #32
 800432c:	d146      	bne.n	80043bc <HAL_UARTEx_ReceiveToIdle_DMA+0xa8>
  {
    if ((pData == NULL) || (Size == 0U))
 800432e:	68bb      	ldr	r3, [r7, #8]
 8004330:	2b00      	cmp	r3, #0
 8004332:	d002      	beq.n	800433a <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8004334:	88fb      	ldrh	r3, [r7, #6]
 8004336:	2b00      	cmp	r3, #0
 8004338:	d101      	bne.n	800433e <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 800433a:	2301      	movs	r3, #1
 800433c:	e03f      	b.n	80043be <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	2201      	movs	r2, #1
 8004342:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	2200      	movs	r2, #0
 8004348:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 800434a:	88fb      	ldrh	r3, [r7, #6]
 800434c:	461a      	mov	r2, r3
 800434e:	68b9      	ldr	r1, [r7, #8]
 8004350:	68f8      	ldr	r0, [r7, #12]
 8004352:	f000 fc65 	bl	8004c20 <UART_Start_Receive_DMA>
 8004356:	4603      	mov	r3, r0
 8004358:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004360:	2b01      	cmp	r3, #1
 8004362:	d125      	bne.n	80043b0 <HAL_UARTEx_ReceiveToIdle_DMA+0x9c>
    {
      __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004364:	2300      	movs	r3, #0
 8004366:	613b      	str	r3, [r7, #16]
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	613b      	str	r3, [r7, #16]
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	685b      	ldr	r3, [r3, #4]
 8004376:	613b      	str	r3, [r7, #16]
 8004378:	693b      	ldr	r3, [r7, #16]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	330c      	adds	r3, #12
 8004380:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004382:	69bb      	ldr	r3, [r7, #24]
 8004384:	e853 3f00 	ldrex	r3, [r3]
 8004388:	617b      	str	r3, [r7, #20]
   return(result);
 800438a:	697b      	ldr	r3, [r7, #20]
 800438c:	f043 0310 	orr.w	r3, r3, #16
 8004390:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	330c      	adds	r3, #12
 8004398:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800439a:	627a      	str	r2, [r7, #36]	@ 0x24
 800439c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800439e:	6a39      	ldr	r1, [r7, #32]
 80043a0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80043a2:	e841 2300 	strex	r3, r2, [r1]
 80043a6:	61fb      	str	r3, [r7, #28]
   return(result);
 80043a8:	69fb      	ldr	r3, [r7, #28]
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d1e5      	bne.n	800437a <HAL_UARTEx_ReceiveToIdle_DMA+0x66>
 80043ae:	e002      	b.n	80043b6 <HAL_UARTEx_ReceiveToIdle_DMA+0xa2>
    {
      /* In case of errors already pending when reception is started,
         Interrupts may have already been raised and lead to reception abortion.
         (Overrun error for instance).
         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
      status = HAL_ERROR;
 80043b0:	2301      	movs	r3, #1
 80043b2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 80043b6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80043ba:	e000      	b.n	80043be <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
  }
  else
  {
    return HAL_BUSY;
 80043bc:	2302      	movs	r3, #2
  }
}
 80043be:	4618      	mov	r0, r3
 80043c0:	3730      	adds	r7, #48	@ 0x30
 80043c2:	46bd      	mov	sp, r7
 80043c4:	bd80      	pop	{r7, pc}
	...

080043c8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80043c8:	b580      	push	{r7, lr}
 80043ca:	b0ba      	sub	sp, #232	@ 0xe8
 80043cc:	af00      	add	r7, sp, #0
 80043ce:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	68db      	ldr	r3, [r3, #12]
 80043e0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	695b      	ldr	r3, [r3, #20]
 80043ea:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80043ee:	2300      	movs	r3, #0
 80043f0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80043f4:	2300      	movs	r3, #0
 80043f6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80043fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80043fe:	f003 030f 	and.w	r3, r3, #15
 8004402:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8004406:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800440a:	2b00      	cmp	r3, #0
 800440c:	d10f      	bne.n	800442e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800440e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004412:	f003 0320 	and.w	r3, r3, #32
 8004416:	2b00      	cmp	r3, #0
 8004418:	d009      	beq.n	800442e <HAL_UART_IRQHandler+0x66>
 800441a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800441e:	f003 0320 	and.w	r3, r3, #32
 8004422:	2b00      	cmp	r3, #0
 8004424:	d003      	beq.n	800442e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004426:	6878      	ldr	r0, [r7, #4]
 8004428:	f000 fda4 	bl	8004f74 <UART_Receive_IT>
      return;
 800442c:	e273      	b.n	8004916 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800442e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004432:	2b00      	cmp	r3, #0
 8004434:	f000 80de 	beq.w	80045f4 <HAL_UART_IRQHandler+0x22c>
 8004438:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800443c:	f003 0301 	and.w	r3, r3, #1
 8004440:	2b00      	cmp	r3, #0
 8004442:	d106      	bne.n	8004452 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004444:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004448:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800444c:	2b00      	cmp	r3, #0
 800444e:	f000 80d1 	beq.w	80045f4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004452:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004456:	f003 0301 	and.w	r3, r3, #1
 800445a:	2b00      	cmp	r3, #0
 800445c:	d00b      	beq.n	8004476 <HAL_UART_IRQHandler+0xae>
 800445e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004462:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004466:	2b00      	cmp	r3, #0
 8004468:	d005      	beq.n	8004476 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800446e:	f043 0201 	orr.w	r2, r3, #1
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004476:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800447a:	f003 0304 	and.w	r3, r3, #4
 800447e:	2b00      	cmp	r3, #0
 8004480:	d00b      	beq.n	800449a <HAL_UART_IRQHandler+0xd2>
 8004482:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004486:	f003 0301 	and.w	r3, r3, #1
 800448a:	2b00      	cmp	r3, #0
 800448c:	d005      	beq.n	800449a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004492:	f043 0202 	orr.w	r2, r3, #2
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800449a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800449e:	f003 0302 	and.w	r3, r3, #2
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d00b      	beq.n	80044be <HAL_UART_IRQHandler+0xf6>
 80044a6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80044aa:	f003 0301 	and.w	r3, r3, #1
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d005      	beq.n	80044be <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044b6:	f043 0204 	orr.w	r2, r3, #4
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80044be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80044c2:	f003 0308 	and.w	r3, r3, #8
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d011      	beq.n	80044ee <HAL_UART_IRQHandler+0x126>
 80044ca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80044ce:	f003 0320 	and.w	r3, r3, #32
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d105      	bne.n	80044e2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80044d6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80044da:	f003 0301 	and.w	r3, r3, #1
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d005      	beq.n	80044ee <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044e6:	f043 0208 	orr.w	r2, r3, #8
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	f000 820a 	beq.w	800490c <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80044f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80044fc:	f003 0320 	and.w	r3, r3, #32
 8004500:	2b00      	cmp	r3, #0
 8004502:	d008      	beq.n	8004516 <HAL_UART_IRQHandler+0x14e>
 8004504:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004508:	f003 0320 	and.w	r3, r3, #32
 800450c:	2b00      	cmp	r3, #0
 800450e:	d002      	beq.n	8004516 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004510:	6878      	ldr	r0, [r7, #4]
 8004512:	f000 fd2f 	bl	8004f74 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	695b      	ldr	r3, [r3, #20]
 800451c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004520:	2b40      	cmp	r3, #64	@ 0x40
 8004522:	bf0c      	ite	eq
 8004524:	2301      	moveq	r3, #1
 8004526:	2300      	movne	r3, #0
 8004528:	b2db      	uxtb	r3, r3
 800452a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004532:	f003 0308 	and.w	r3, r3, #8
 8004536:	2b00      	cmp	r3, #0
 8004538:	d103      	bne.n	8004542 <HAL_UART_IRQHandler+0x17a>
 800453a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800453e:	2b00      	cmp	r3, #0
 8004540:	d04f      	beq.n	80045e2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004542:	6878      	ldr	r0, [r7, #4]
 8004544:	f000 fc3a 	bl	8004dbc <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	695b      	ldr	r3, [r3, #20]
 800454e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004552:	2b40      	cmp	r3, #64	@ 0x40
 8004554:	d141      	bne.n	80045da <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	3314      	adds	r3, #20
 800455c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004560:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004564:	e853 3f00 	ldrex	r3, [r3]
 8004568:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800456c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004570:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004574:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	3314      	adds	r3, #20
 800457e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004582:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004586:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800458a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800458e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004592:	e841 2300 	strex	r3, r2, [r1]
 8004596:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800459a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d1d9      	bne.n	8004556 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d013      	beq.n	80045d2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80045ae:	4a8a      	ldr	r2, [pc, #552]	@ (80047d8 <HAL_UART_IRQHandler+0x410>)
 80045b0:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80045b6:	4618      	mov	r0, r3
 80045b8:	f7fd fb0e 	bl	8001bd8 <HAL_DMA_Abort_IT>
 80045bc:	4603      	mov	r3, r0
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d016      	beq.n	80045f0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80045c6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80045c8:	687a      	ldr	r2, [r7, #4]
 80045ca:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80045cc:	4610      	mov	r0, r2
 80045ce:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80045d0:	e00e      	b.n	80045f0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80045d2:	6878      	ldr	r0, [r7, #4]
 80045d4:	f000 f9c0 	bl	8004958 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80045d8:	e00a      	b.n	80045f0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80045da:	6878      	ldr	r0, [r7, #4]
 80045dc:	f000 f9bc 	bl	8004958 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80045e0:	e006      	b.n	80045f0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80045e2:	6878      	ldr	r0, [r7, #4]
 80045e4:	f000 f9b8 	bl	8004958 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	2200      	movs	r2, #0
 80045ec:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80045ee:	e18d      	b.n	800490c <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80045f0:	bf00      	nop
    return;
 80045f2:	e18b      	b.n	800490c <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045f8:	2b01      	cmp	r3, #1
 80045fa:	f040 8167 	bne.w	80048cc <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80045fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004602:	f003 0310 	and.w	r3, r3, #16
 8004606:	2b00      	cmp	r3, #0
 8004608:	f000 8160 	beq.w	80048cc <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 800460c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004610:	f003 0310 	and.w	r3, r3, #16
 8004614:	2b00      	cmp	r3, #0
 8004616:	f000 8159 	beq.w	80048cc <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800461a:	2300      	movs	r3, #0
 800461c:	60bb      	str	r3, [r7, #8]
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	60bb      	str	r3, [r7, #8]
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	685b      	ldr	r3, [r3, #4]
 800462c:	60bb      	str	r3, [r7, #8]
 800462e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	695b      	ldr	r3, [r3, #20]
 8004636:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800463a:	2b40      	cmp	r3, #64	@ 0x40
 800463c:	f040 80ce 	bne.w	80047dc <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	685b      	ldr	r3, [r3, #4]
 8004648:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800464c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004650:	2b00      	cmp	r3, #0
 8004652:	f000 80a9 	beq.w	80047a8 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800465a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800465e:	429a      	cmp	r2, r3
 8004660:	f080 80a2 	bcs.w	80047a8 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800466a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004670:	69db      	ldr	r3, [r3, #28]
 8004672:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004676:	f000 8088 	beq.w	800478a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	330c      	adds	r3, #12
 8004680:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004684:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004688:	e853 3f00 	ldrex	r3, [r3]
 800468c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004690:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004694:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004698:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	330c      	adds	r3, #12
 80046a2:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80046a6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80046aa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046ae:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80046b2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80046b6:	e841 2300 	strex	r3, r2, [r1]
 80046ba:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80046be:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d1d9      	bne.n	800467a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	3314      	adds	r3, #20
 80046cc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046ce:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80046d0:	e853 3f00 	ldrex	r3, [r3]
 80046d4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80046d6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80046d8:	f023 0301 	bic.w	r3, r3, #1
 80046dc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	3314      	adds	r3, #20
 80046e6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80046ea:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80046ee:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046f0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80046f2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80046f6:	e841 2300 	strex	r3, r2, [r1]
 80046fa:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80046fc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d1e1      	bne.n	80046c6 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	3314      	adds	r3, #20
 8004708:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800470a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800470c:	e853 3f00 	ldrex	r3, [r3]
 8004710:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004712:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004714:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004718:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	3314      	adds	r3, #20
 8004722:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004726:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004728:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800472a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800472c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800472e:	e841 2300 	strex	r3, r2, [r1]
 8004732:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004734:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004736:	2b00      	cmp	r3, #0
 8004738:	d1e3      	bne.n	8004702 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	2220      	movs	r2, #32
 800473e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	2200      	movs	r2, #0
 8004746:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	330c      	adds	r3, #12
 800474e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004750:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004752:	e853 3f00 	ldrex	r3, [r3]
 8004756:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004758:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800475a:	f023 0310 	bic.w	r3, r3, #16
 800475e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	330c      	adds	r3, #12
 8004768:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800476c:	65ba      	str	r2, [r7, #88]	@ 0x58
 800476e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004770:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004772:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004774:	e841 2300 	strex	r3, r2, [r1]
 8004778:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800477a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800477c:	2b00      	cmp	r3, #0
 800477e:	d1e3      	bne.n	8004748 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004784:	4618      	mov	r0, r3
 8004786:	f7fd f9b7 	bl	8001af8 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	2202      	movs	r2, #2
 800478e:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004798:	b29b      	uxth	r3, r3
 800479a:	1ad3      	subs	r3, r2, r3
 800479c:	b29b      	uxth	r3, r3
 800479e:	4619      	mov	r1, r3
 80047a0:	6878      	ldr	r0, [r7, #4]
 80047a2:	f7fc f931 	bl	8000a08 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80047a6:	e0b3      	b.n	8004910 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80047ac:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80047b0:	429a      	cmp	r2, r3
 80047b2:	f040 80ad 	bne.w	8004910 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80047ba:	69db      	ldr	r3, [r3, #28]
 80047bc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80047c0:	f040 80a6 	bne.w	8004910 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	2202      	movs	r2, #2
 80047c8:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80047ce:	4619      	mov	r1, r3
 80047d0:	6878      	ldr	r0, [r7, #4]
 80047d2:	f7fc f919 	bl	8000a08 <HAL_UARTEx_RxEventCallback>
      return;
 80047d6:	e09b      	b.n	8004910 <HAL_UART_IRQHandler+0x548>
 80047d8:	08004e83 	.word	0x08004e83
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80047e4:	b29b      	uxth	r3, r3
 80047e6:	1ad3      	subs	r3, r2, r3
 80047e8:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80047f0:	b29b      	uxth	r3, r3
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	f000 808e 	beq.w	8004914 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 80047f8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	f000 8089 	beq.w	8004914 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	330c      	adds	r3, #12
 8004808:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800480a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800480c:	e853 3f00 	ldrex	r3, [r3]
 8004810:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004812:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004814:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004818:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	330c      	adds	r3, #12
 8004822:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8004826:	647a      	str	r2, [r7, #68]	@ 0x44
 8004828:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800482a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800482c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800482e:	e841 2300 	strex	r3, r2, [r1]
 8004832:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004834:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004836:	2b00      	cmp	r3, #0
 8004838:	d1e3      	bne.n	8004802 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	3314      	adds	r3, #20
 8004840:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004842:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004844:	e853 3f00 	ldrex	r3, [r3]
 8004848:	623b      	str	r3, [r7, #32]
   return(result);
 800484a:	6a3b      	ldr	r3, [r7, #32]
 800484c:	f023 0301 	bic.w	r3, r3, #1
 8004850:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	3314      	adds	r3, #20
 800485a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800485e:	633a      	str	r2, [r7, #48]	@ 0x30
 8004860:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004862:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004864:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004866:	e841 2300 	strex	r3, r2, [r1]
 800486a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800486c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800486e:	2b00      	cmp	r3, #0
 8004870:	d1e3      	bne.n	800483a <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	2220      	movs	r2, #32
 8004876:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	2200      	movs	r2, #0
 800487e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	330c      	adds	r3, #12
 8004886:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004888:	693b      	ldr	r3, [r7, #16]
 800488a:	e853 3f00 	ldrex	r3, [r3]
 800488e:	60fb      	str	r3, [r7, #12]
   return(result);
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	f023 0310 	bic.w	r3, r3, #16
 8004896:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	330c      	adds	r3, #12
 80048a0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80048a4:	61fa      	str	r2, [r7, #28]
 80048a6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048a8:	69b9      	ldr	r1, [r7, #24]
 80048aa:	69fa      	ldr	r2, [r7, #28]
 80048ac:	e841 2300 	strex	r3, r2, [r1]
 80048b0:	617b      	str	r3, [r7, #20]
   return(result);
 80048b2:	697b      	ldr	r3, [r7, #20]
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d1e3      	bne.n	8004880 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	2202      	movs	r2, #2
 80048bc:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80048be:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80048c2:	4619      	mov	r1, r3
 80048c4:	6878      	ldr	r0, [r7, #4]
 80048c6:	f7fc f89f 	bl	8000a08 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80048ca:	e023      	b.n	8004914 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80048cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80048d0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d009      	beq.n	80048ec <HAL_UART_IRQHandler+0x524>
 80048d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80048dc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d003      	beq.n	80048ec <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 80048e4:	6878      	ldr	r0, [r7, #4]
 80048e6:	f000 fadd 	bl	8004ea4 <UART_Transmit_IT>
    return;
 80048ea:	e014      	b.n	8004916 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80048ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80048f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d00e      	beq.n	8004916 <HAL_UART_IRQHandler+0x54e>
 80048f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80048fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004900:	2b00      	cmp	r3, #0
 8004902:	d008      	beq.n	8004916 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8004904:	6878      	ldr	r0, [r7, #4]
 8004906:	f000 fb1d 	bl	8004f44 <UART_EndTransmit_IT>
    return;
 800490a:	e004      	b.n	8004916 <HAL_UART_IRQHandler+0x54e>
    return;
 800490c:	bf00      	nop
 800490e:	e002      	b.n	8004916 <HAL_UART_IRQHandler+0x54e>
      return;
 8004910:	bf00      	nop
 8004912:	e000      	b.n	8004916 <HAL_UART_IRQHandler+0x54e>
      return;
 8004914:	bf00      	nop
  }
}
 8004916:	37e8      	adds	r7, #232	@ 0xe8
 8004918:	46bd      	mov	sp, r7
 800491a:	bd80      	pop	{r7, pc}

0800491c <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800491c:	b480      	push	{r7}
 800491e:	b083      	sub	sp, #12
 8004920:	af00      	add	r7, sp, #0
 8004922:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8004924:	bf00      	nop
 8004926:	370c      	adds	r7, #12
 8004928:	46bd      	mov	sp, r7
 800492a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800492e:	4770      	bx	lr

08004930 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004930:	b480      	push	{r7}
 8004932:	b083      	sub	sp, #12
 8004934:	af00      	add	r7, sp, #0
 8004936:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8004938:	bf00      	nop
 800493a:	370c      	adds	r7, #12
 800493c:	46bd      	mov	sp, r7
 800493e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004942:	4770      	bx	lr

08004944 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8004944:	b480      	push	{r7}
 8004946:	b083      	sub	sp, #12
 8004948:	af00      	add	r7, sp, #0
 800494a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800494c:	bf00      	nop
 800494e:	370c      	adds	r7, #12
 8004950:	46bd      	mov	sp, r7
 8004952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004956:	4770      	bx	lr

08004958 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004958:	b480      	push	{r7}
 800495a:	b083      	sub	sp, #12
 800495c:	af00      	add	r7, sp, #0
 800495e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004960:	bf00      	nop
 8004962:	370c      	adds	r7, #12
 8004964:	46bd      	mov	sp, r7
 8004966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800496a:	4770      	bx	lr

0800496c <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800496c:	b580      	push	{r7, lr}
 800496e:	b090      	sub	sp, #64	@ 0x40
 8004970:	af00      	add	r7, sp, #0
 8004972:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004978:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004984:	2b00      	cmp	r3, #0
 8004986:	d137      	bne.n	80049f8 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8004988:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800498a:	2200      	movs	r2, #0
 800498c:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800498e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	3314      	adds	r3, #20
 8004994:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004996:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004998:	e853 3f00 	ldrex	r3, [r3]
 800499c:	623b      	str	r3, [r7, #32]
   return(result);
 800499e:	6a3b      	ldr	r3, [r7, #32]
 80049a0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80049a4:	63bb      	str	r3, [r7, #56]	@ 0x38
 80049a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	3314      	adds	r3, #20
 80049ac:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80049ae:	633a      	str	r2, [r7, #48]	@ 0x30
 80049b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049b2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80049b4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80049b6:	e841 2300 	strex	r3, r2, [r1]
 80049ba:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80049bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d1e5      	bne.n	800498e <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80049c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	330c      	adds	r3, #12
 80049c8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049ca:	693b      	ldr	r3, [r7, #16]
 80049cc:	e853 3f00 	ldrex	r3, [r3]
 80049d0:	60fb      	str	r3, [r7, #12]
   return(result);
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80049d8:	637b      	str	r3, [r7, #52]	@ 0x34
 80049da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	330c      	adds	r3, #12
 80049e0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80049e2:	61fa      	str	r2, [r7, #28]
 80049e4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049e6:	69b9      	ldr	r1, [r7, #24]
 80049e8:	69fa      	ldr	r2, [r7, #28]
 80049ea:	e841 2300 	strex	r3, r2, [r1]
 80049ee:	617b      	str	r3, [r7, #20]
   return(result);
 80049f0:	697b      	ldr	r3, [r7, #20]
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d1e5      	bne.n	80049c2 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80049f6:	e002      	b.n	80049fe <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 80049f8:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80049fa:	f7fc f8db 	bl	8000bb4 <HAL_UART_TxCpltCallback>
}
 80049fe:	bf00      	nop
 8004a00:	3740      	adds	r7, #64	@ 0x40
 8004a02:	46bd      	mov	sp, r7
 8004a04:	bd80      	pop	{r7, pc}

08004a06 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004a06:	b580      	push	{r7, lr}
 8004a08:	b084      	sub	sp, #16
 8004a0a:	af00      	add	r7, sp, #0
 8004a0c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a12:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8004a14:	68f8      	ldr	r0, [r7, #12]
 8004a16:	f7ff ff81 	bl	800491c <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004a1a:	bf00      	nop
 8004a1c:	3710      	adds	r7, #16
 8004a1e:	46bd      	mov	sp, r7
 8004a20:	bd80      	pop	{r7, pc}

08004a22 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004a22:	b580      	push	{r7, lr}
 8004a24:	b09c      	sub	sp, #112	@ 0x70
 8004a26:	af00      	add	r7, sp, #0
 8004a28:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a2e:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d172      	bne.n	8004b24 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8004a3e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004a40:	2200      	movs	r2, #0
 8004a42:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004a44:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	330c      	adds	r3, #12
 8004a4a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a4c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004a4e:	e853 3f00 	ldrex	r3, [r3]
 8004a52:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004a54:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004a56:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004a5a:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004a5c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	330c      	adds	r3, #12
 8004a62:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8004a64:	65ba      	str	r2, [r7, #88]	@ 0x58
 8004a66:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a68:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004a6a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004a6c:	e841 2300 	strex	r3, r2, [r1]
 8004a70:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004a72:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d1e5      	bne.n	8004a44 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a78:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	3314      	adds	r3, #20
 8004a7e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a82:	e853 3f00 	ldrex	r3, [r3]
 8004a86:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004a88:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004a8a:	f023 0301 	bic.w	r3, r3, #1
 8004a8e:	667b      	str	r3, [r7, #100]	@ 0x64
 8004a90:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	3314      	adds	r3, #20
 8004a96:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8004a98:	647a      	str	r2, [r7, #68]	@ 0x44
 8004a9a:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a9c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004a9e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004aa0:	e841 2300 	strex	r3, r2, [r1]
 8004aa4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004aa6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d1e5      	bne.n	8004a78 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004aac:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	3314      	adds	r3, #20
 8004ab2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ab4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ab6:	e853 3f00 	ldrex	r3, [r3]
 8004aba:	623b      	str	r3, [r7, #32]
   return(result);
 8004abc:	6a3b      	ldr	r3, [r7, #32]
 8004abe:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004ac2:	663b      	str	r3, [r7, #96]	@ 0x60
 8004ac4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	3314      	adds	r3, #20
 8004aca:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8004acc:	633a      	str	r2, [r7, #48]	@ 0x30
 8004ace:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ad0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004ad2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004ad4:	e841 2300 	strex	r3, r2, [r1]
 8004ad8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004ada:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d1e5      	bne.n	8004aac <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004ae0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004ae2:	2220      	movs	r2, #32
 8004ae4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004ae8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004aea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004aec:	2b01      	cmp	r3, #1
 8004aee:	d119      	bne.n	8004b24 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004af0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	330c      	adds	r3, #12
 8004af6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004af8:	693b      	ldr	r3, [r7, #16]
 8004afa:	e853 3f00 	ldrex	r3, [r3]
 8004afe:	60fb      	str	r3, [r7, #12]
   return(result);
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	f023 0310 	bic.w	r3, r3, #16
 8004b06:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004b08:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	330c      	adds	r3, #12
 8004b0e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8004b10:	61fa      	str	r2, [r7, #28]
 8004b12:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b14:	69b9      	ldr	r1, [r7, #24]
 8004b16:	69fa      	ldr	r2, [r7, #28]
 8004b18:	e841 2300 	strex	r3, r2, [r1]
 8004b1c:	617b      	str	r3, [r7, #20]
   return(result);
 8004b1e:	697b      	ldr	r3, [r7, #20]
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d1e5      	bne.n	8004af0 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004b24:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004b26:	2200      	movs	r2, #0
 8004b28:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004b2a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004b2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b2e:	2b01      	cmp	r3, #1
 8004b30:	d106      	bne.n	8004b40 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004b32:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004b34:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004b36:	4619      	mov	r1, r3
 8004b38:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8004b3a:	f7fb ff65 	bl	8000a08 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004b3e:	e002      	b.n	8004b46 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8004b40:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8004b42:	f7ff fef5 	bl	8004930 <HAL_UART_RxCpltCallback>
}
 8004b46:	bf00      	nop
 8004b48:	3770      	adds	r7, #112	@ 0x70
 8004b4a:	46bd      	mov	sp, r7
 8004b4c:	bd80      	pop	{r7, pc}

08004b4e <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004b4e:	b580      	push	{r7, lr}
 8004b50:	b084      	sub	sp, #16
 8004b52:	af00      	add	r7, sp, #0
 8004b54:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b5a:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	2201      	movs	r2, #1
 8004b60:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b66:	2b01      	cmp	r3, #1
 8004b68:	d108      	bne.n	8004b7c <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004b6e:	085b      	lsrs	r3, r3, #1
 8004b70:	b29b      	uxth	r3, r3
 8004b72:	4619      	mov	r1, r3
 8004b74:	68f8      	ldr	r0, [r7, #12]
 8004b76:	f7fb ff47 	bl	8000a08 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004b7a:	e002      	b.n	8004b82 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8004b7c:	68f8      	ldr	r0, [r7, #12]
 8004b7e:	f7ff fee1 	bl	8004944 <HAL_UART_RxHalfCpltCallback>
}
 8004b82:	bf00      	nop
 8004b84:	3710      	adds	r7, #16
 8004b86:	46bd      	mov	sp, r7
 8004b88:	bd80      	pop	{r7, pc}

08004b8a <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8004b8a:	b580      	push	{r7, lr}
 8004b8c:	b084      	sub	sp, #16
 8004b8e:	af00      	add	r7, sp, #0
 8004b90:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8004b92:	2300      	movs	r3, #0
 8004b94:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b9a:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8004b9c:	68bb      	ldr	r3, [r7, #8]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	695b      	ldr	r3, [r3, #20]
 8004ba2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ba6:	2b80      	cmp	r3, #128	@ 0x80
 8004ba8:	bf0c      	ite	eq
 8004baa:	2301      	moveq	r3, #1
 8004bac:	2300      	movne	r3, #0
 8004bae:	b2db      	uxtb	r3, r3
 8004bb0:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8004bb2:	68bb      	ldr	r3, [r7, #8]
 8004bb4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004bb8:	b2db      	uxtb	r3, r3
 8004bba:	2b21      	cmp	r3, #33	@ 0x21
 8004bbc:	d108      	bne.n	8004bd0 <UART_DMAError+0x46>
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d005      	beq.n	8004bd0 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8004bc4:	68bb      	ldr	r3, [r7, #8]
 8004bc6:	2200      	movs	r2, #0
 8004bc8:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8004bca:	68b8      	ldr	r0, [r7, #8]
 8004bcc:	f000 f8ce 	bl	8004d6c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004bd0:	68bb      	ldr	r3, [r7, #8]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	695b      	ldr	r3, [r3, #20]
 8004bd6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004bda:	2b40      	cmp	r3, #64	@ 0x40
 8004bdc:	bf0c      	ite	eq
 8004bde:	2301      	moveq	r3, #1
 8004be0:	2300      	movne	r3, #0
 8004be2:	b2db      	uxtb	r3, r3
 8004be4:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8004be6:	68bb      	ldr	r3, [r7, #8]
 8004be8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004bec:	b2db      	uxtb	r3, r3
 8004bee:	2b22      	cmp	r3, #34	@ 0x22
 8004bf0:	d108      	bne.n	8004c04 <UART_DMAError+0x7a>
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d005      	beq.n	8004c04 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8004bf8:	68bb      	ldr	r3, [r7, #8]
 8004bfa:	2200      	movs	r2, #0
 8004bfc:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8004bfe:	68b8      	ldr	r0, [r7, #8]
 8004c00:	f000 f8dc 	bl	8004dbc <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8004c04:	68bb      	ldr	r3, [r7, #8]
 8004c06:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c08:	f043 0210 	orr.w	r2, r3, #16
 8004c0c:	68bb      	ldr	r3, [r7, #8]
 8004c0e:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004c10:	68b8      	ldr	r0, [r7, #8]
 8004c12:	f7ff fea1 	bl	8004958 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004c16:	bf00      	nop
 8004c18:	3710      	adds	r7, #16
 8004c1a:	46bd      	mov	sp, r7
 8004c1c:	bd80      	pop	{r7, pc}
	...

08004c20 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004c20:	b580      	push	{r7, lr}
 8004c22:	b098      	sub	sp, #96	@ 0x60
 8004c24:	af00      	add	r7, sp, #0
 8004c26:	60f8      	str	r0, [r7, #12]
 8004c28:	60b9      	str	r1, [r7, #8]
 8004c2a:	4613      	mov	r3, r2
 8004c2c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8004c2e:	68ba      	ldr	r2, [r7, #8]
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	88fa      	ldrh	r2, [r7, #6]
 8004c38:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	2200      	movs	r2, #0
 8004c3e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	2222      	movs	r2, #34	@ 0x22
 8004c44:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c4c:	4a44      	ldr	r2, [pc, #272]	@ (8004d60 <UART_Start_Receive_DMA+0x140>)
 8004c4e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c54:	4a43      	ldr	r2, [pc, #268]	@ (8004d64 <UART_Start_Receive_DMA+0x144>)
 8004c56:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c5c:	4a42      	ldr	r2, [pc, #264]	@ (8004d68 <UART_Start_Receive_DMA+0x148>)
 8004c5e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c64:	2200      	movs	r2, #0
 8004c66:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8004c68:	f107 0308 	add.w	r3, r7, #8
 8004c6c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	3304      	adds	r3, #4
 8004c78:	4619      	mov	r1, r3
 8004c7a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004c7c:	681a      	ldr	r2, [r3, #0]
 8004c7e:	88fb      	ldrh	r3, [r7, #6]
 8004c80:	f7fc fee2 	bl	8001a48 <HAL_DMA_Start_IT>
 8004c84:	4603      	mov	r3, r0
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d008      	beq.n	8004c9c <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	2210      	movs	r2, #16
 8004c8e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	2220      	movs	r2, #32
 8004c94:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 8004c98:	2301      	movs	r3, #1
 8004c9a:	e05d      	b.n	8004d58 <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8004c9c:	2300      	movs	r3, #0
 8004c9e:	613b      	str	r3, [r7, #16]
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	613b      	str	r3, [r7, #16]
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	685b      	ldr	r3, [r3, #4]
 8004cae:	613b      	str	r3, [r7, #16]
 8004cb0:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	691b      	ldr	r3, [r3, #16]
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d019      	beq.n	8004cee <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	330c      	adds	r3, #12
 8004cc0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cc2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004cc4:	e853 3f00 	ldrex	r3, [r3]
 8004cc8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004cca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004ccc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004cd0:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	330c      	adds	r3, #12
 8004cd8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004cda:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8004cdc:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cde:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8004ce0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004ce2:	e841 2300 	strex	r3, r2, [r1]
 8004ce6:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8004ce8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d1e5      	bne.n	8004cba <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	3314      	adds	r3, #20
 8004cf4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cf6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004cf8:	e853 3f00 	ldrex	r3, [r3]
 8004cfc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004cfe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d00:	f043 0301 	orr.w	r3, r3, #1
 8004d04:	657b      	str	r3, [r7, #84]	@ 0x54
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	3314      	adds	r3, #20
 8004d0c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8004d0e:	63ba      	str	r2, [r7, #56]	@ 0x38
 8004d10:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d12:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8004d14:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004d16:	e841 2300 	strex	r3, r2, [r1]
 8004d1a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004d1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d1e5      	bne.n	8004cee <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	3314      	adds	r3, #20
 8004d28:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d2a:	69bb      	ldr	r3, [r7, #24]
 8004d2c:	e853 3f00 	ldrex	r3, [r3]
 8004d30:	617b      	str	r3, [r7, #20]
   return(result);
 8004d32:	697b      	ldr	r3, [r7, #20]
 8004d34:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004d38:	653b      	str	r3, [r7, #80]	@ 0x50
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	3314      	adds	r3, #20
 8004d40:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8004d42:	627a      	str	r2, [r7, #36]	@ 0x24
 8004d44:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d46:	6a39      	ldr	r1, [r7, #32]
 8004d48:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004d4a:	e841 2300 	strex	r3, r2, [r1]
 8004d4e:	61fb      	str	r3, [r7, #28]
   return(result);
 8004d50:	69fb      	ldr	r3, [r7, #28]
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d1e5      	bne.n	8004d22 <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 8004d56:	2300      	movs	r3, #0
}
 8004d58:	4618      	mov	r0, r3
 8004d5a:	3760      	adds	r7, #96	@ 0x60
 8004d5c:	46bd      	mov	sp, r7
 8004d5e:	bd80      	pop	{r7, pc}
 8004d60:	08004a23 	.word	0x08004a23
 8004d64:	08004b4f 	.word	0x08004b4f
 8004d68:	08004b8b 	.word	0x08004b8b

08004d6c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8004d6c:	b480      	push	{r7}
 8004d6e:	b089      	sub	sp, #36	@ 0x24
 8004d70:	af00      	add	r7, sp, #0
 8004d72:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	330c      	adds	r3, #12
 8004d7a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	e853 3f00 	ldrex	r3, [r3]
 8004d82:	60bb      	str	r3, [r7, #8]
   return(result);
 8004d84:	68bb      	ldr	r3, [r7, #8]
 8004d86:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8004d8a:	61fb      	str	r3, [r7, #28]
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	330c      	adds	r3, #12
 8004d92:	69fa      	ldr	r2, [r7, #28]
 8004d94:	61ba      	str	r2, [r7, #24]
 8004d96:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d98:	6979      	ldr	r1, [r7, #20]
 8004d9a:	69ba      	ldr	r2, [r7, #24]
 8004d9c:	e841 2300 	strex	r3, r2, [r1]
 8004da0:	613b      	str	r3, [r7, #16]
   return(result);
 8004da2:	693b      	ldr	r3, [r7, #16]
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d1e5      	bne.n	8004d74 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	2220      	movs	r2, #32
 8004dac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8004db0:	bf00      	nop
 8004db2:	3724      	adds	r7, #36	@ 0x24
 8004db4:	46bd      	mov	sp, r7
 8004db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dba:	4770      	bx	lr

08004dbc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004dbc:	b480      	push	{r7}
 8004dbe:	b095      	sub	sp, #84	@ 0x54
 8004dc0:	af00      	add	r7, sp, #0
 8004dc2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	330c      	adds	r3, #12
 8004dca:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004dcc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004dce:	e853 3f00 	ldrex	r3, [r3]
 8004dd2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004dd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004dd6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004dda:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	330c      	adds	r3, #12
 8004de2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004de4:	643a      	str	r2, [r7, #64]	@ 0x40
 8004de6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004de8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004dea:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004dec:	e841 2300 	strex	r3, r2, [r1]
 8004df0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004df2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d1e5      	bne.n	8004dc4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	3314      	adds	r3, #20
 8004dfe:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e00:	6a3b      	ldr	r3, [r7, #32]
 8004e02:	e853 3f00 	ldrex	r3, [r3]
 8004e06:	61fb      	str	r3, [r7, #28]
   return(result);
 8004e08:	69fb      	ldr	r3, [r7, #28]
 8004e0a:	f023 0301 	bic.w	r3, r3, #1
 8004e0e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	3314      	adds	r3, #20
 8004e16:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004e18:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004e1a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e1c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004e1e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004e20:	e841 2300 	strex	r3, r2, [r1]
 8004e24:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004e26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d1e5      	bne.n	8004df8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e30:	2b01      	cmp	r3, #1
 8004e32:	d119      	bne.n	8004e68 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	330c      	adds	r3, #12
 8004e3a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	e853 3f00 	ldrex	r3, [r3]
 8004e42:	60bb      	str	r3, [r7, #8]
   return(result);
 8004e44:	68bb      	ldr	r3, [r7, #8]
 8004e46:	f023 0310 	bic.w	r3, r3, #16
 8004e4a:	647b      	str	r3, [r7, #68]	@ 0x44
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	330c      	adds	r3, #12
 8004e52:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004e54:	61ba      	str	r2, [r7, #24]
 8004e56:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e58:	6979      	ldr	r1, [r7, #20]
 8004e5a:	69ba      	ldr	r2, [r7, #24]
 8004e5c:	e841 2300 	strex	r3, r2, [r1]
 8004e60:	613b      	str	r3, [r7, #16]
   return(result);
 8004e62:	693b      	ldr	r3, [r7, #16]
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d1e5      	bne.n	8004e34 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	2220      	movs	r2, #32
 8004e6c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	2200      	movs	r2, #0
 8004e74:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004e76:	bf00      	nop
 8004e78:	3754      	adds	r7, #84	@ 0x54
 8004e7a:	46bd      	mov	sp, r7
 8004e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e80:	4770      	bx	lr

08004e82 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004e82:	b580      	push	{r7, lr}
 8004e84:	b084      	sub	sp, #16
 8004e86:	af00      	add	r7, sp, #0
 8004e88:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e8e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	2200      	movs	r2, #0
 8004e94:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004e96:	68f8      	ldr	r0, [r7, #12]
 8004e98:	f7ff fd5e 	bl	8004958 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004e9c:	bf00      	nop
 8004e9e:	3710      	adds	r7, #16
 8004ea0:	46bd      	mov	sp, r7
 8004ea2:	bd80      	pop	{r7, pc}

08004ea4 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004ea4:	b480      	push	{r7}
 8004ea6:	b085      	sub	sp, #20
 8004ea8:	af00      	add	r7, sp, #0
 8004eaa:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004eb2:	b2db      	uxtb	r3, r3
 8004eb4:	2b21      	cmp	r3, #33	@ 0x21
 8004eb6:	d13e      	bne.n	8004f36 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	689b      	ldr	r3, [r3, #8]
 8004ebc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004ec0:	d114      	bne.n	8004eec <UART_Transmit_IT+0x48>
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	691b      	ldr	r3, [r3, #16]
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d110      	bne.n	8004eec <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	6a1b      	ldr	r3, [r3, #32]
 8004ece:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	881b      	ldrh	r3, [r3, #0]
 8004ed4:	461a      	mov	r2, r3
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004ede:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	6a1b      	ldr	r3, [r3, #32]
 8004ee4:	1c9a      	adds	r2, r3, #2
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	621a      	str	r2, [r3, #32]
 8004eea:	e008      	b.n	8004efe <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	6a1b      	ldr	r3, [r3, #32]
 8004ef0:	1c59      	adds	r1, r3, #1
 8004ef2:	687a      	ldr	r2, [r7, #4]
 8004ef4:	6211      	str	r1, [r2, #32]
 8004ef6:	781a      	ldrb	r2, [r3, #0]
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004f02:	b29b      	uxth	r3, r3
 8004f04:	3b01      	subs	r3, #1
 8004f06:	b29b      	uxth	r3, r3
 8004f08:	687a      	ldr	r2, [r7, #4]
 8004f0a:	4619      	mov	r1, r3
 8004f0c:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d10f      	bne.n	8004f32 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	68da      	ldr	r2, [r3, #12]
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004f20:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	68da      	ldr	r2, [r3, #12]
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004f30:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004f32:	2300      	movs	r3, #0
 8004f34:	e000      	b.n	8004f38 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004f36:	2302      	movs	r3, #2
  }
}
 8004f38:	4618      	mov	r0, r3
 8004f3a:	3714      	adds	r7, #20
 8004f3c:	46bd      	mov	sp, r7
 8004f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f42:	4770      	bx	lr

08004f44 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004f44:	b580      	push	{r7, lr}
 8004f46:	b082      	sub	sp, #8
 8004f48:	af00      	add	r7, sp, #0
 8004f4a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	68da      	ldr	r2, [r3, #12]
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004f5a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	2220      	movs	r2, #32
 8004f60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004f64:	6878      	ldr	r0, [r7, #4]
 8004f66:	f7fb fe25 	bl	8000bb4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004f6a:	2300      	movs	r3, #0
}
 8004f6c:	4618      	mov	r0, r3
 8004f6e:	3708      	adds	r7, #8
 8004f70:	46bd      	mov	sp, r7
 8004f72:	bd80      	pop	{r7, pc}

08004f74 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004f74:	b580      	push	{r7, lr}
 8004f76:	b08c      	sub	sp, #48	@ 0x30
 8004f78:	af00      	add	r7, sp, #0
 8004f7a:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8004f7c:	2300      	movs	r3, #0
 8004f7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8004f80:	2300      	movs	r3, #0
 8004f82:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004f8a:	b2db      	uxtb	r3, r3
 8004f8c:	2b22      	cmp	r3, #34	@ 0x22
 8004f8e:	f040 80aa 	bne.w	80050e6 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	689b      	ldr	r3, [r3, #8]
 8004f96:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004f9a:	d115      	bne.n	8004fc8 <UART_Receive_IT+0x54>
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	691b      	ldr	r3, [r3, #16]
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d111      	bne.n	8004fc8 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004fa8:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	685b      	ldr	r3, [r3, #4]
 8004fb0:	b29b      	uxth	r3, r3
 8004fb2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004fb6:	b29a      	uxth	r2, r3
 8004fb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fba:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004fc0:	1c9a      	adds	r2, r3, #2
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	629a      	str	r2, [r3, #40]	@ 0x28
 8004fc6:	e024      	b.n	8005012 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004fcc:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	689b      	ldr	r3, [r3, #8]
 8004fd2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004fd6:	d007      	beq.n	8004fe8 <UART_Receive_IT+0x74>
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	689b      	ldr	r3, [r3, #8]
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d10a      	bne.n	8004ff6 <UART_Receive_IT+0x82>
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	691b      	ldr	r3, [r3, #16]
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d106      	bne.n	8004ff6 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	685b      	ldr	r3, [r3, #4]
 8004fee:	b2da      	uxtb	r2, r3
 8004ff0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ff2:	701a      	strb	r2, [r3, #0]
 8004ff4:	e008      	b.n	8005008 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	685b      	ldr	r3, [r3, #4]
 8004ffc:	b2db      	uxtb	r3, r3
 8004ffe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005002:	b2da      	uxtb	r2, r3
 8005004:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005006:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800500c:	1c5a      	adds	r2, r3, #1
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005016:	b29b      	uxth	r3, r3
 8005018:	3b01      	subs	r3, #1
 800501a:	b29b      	uxth	r3, r3
 800501c:	687a      	ldr	r2, [r7, #4]
 800501e:	4619      	mov	r1, r3
 8005020:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8005022:	2b00      	cmp	r3, #0
 8005024:	d15d      	bne.n	80050e2 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	68da      	ldr	r2, [r3, #12]
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	f022 0220 	bic.w	r2, r2, #32
 8005034:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	68da      	ldr	r2, [r3, #12]
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005044:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	695a      	ldr	r2, [r3, #20]
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	f022 0201 	bic.w	r2, r2, #1
 8005054:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	2220      	movs	r2, #32
 800505a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	2200      	movs	r2, #0
 8005062:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005068:	2b01      	cmp	r3, #1
 800506a:	d135      	bne.n	80050d8 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	2200      	movs	r2, #0
 8005070:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	330c      	adds	r3, #12
 8005078:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800507a:	697b      	ldr	r3, [r7, #20]
 800507c:	e853 3f00 	ldrex	r3, [r3]
 8005080:	613b      	str	r3, [r7, #16]
   return(result);
 8005082:	693b      	ldr	r3, [r7, #16]
 8005084:	f023 0310 	bic.w	r3, r3, #16
 8005088:	627b      	str	r3, [r7, #36]	@ 0x24
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	330c      	adds	r3, #12
 8005090:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005092:	623a      	str	r2, [r7, #32]
 8005094:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005096:	69f9      	ldr	r1, [r7, #28]
 8005098:	6a3a      	ldr	r2, [r7, #32]
 800509a:	e841 2300 	strex	r3, r2, [r1]
 800509e:	61bb      	str	r3, [r7, #24]
   return(result);
 80050a0:	69bb      	ldr	r3, [r7, #24]
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d1e5      	bne.n	8005072 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	f003 0310 	and.w	r3, r3, #16
 80050b0:	2b10      	cmp	r3, #16
 80050b2:	d10a      	bne.n	80050ca <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80050b4:	2300      	movs	r3, #0
 80050b6:	60fb      	str	r3, [r7, #12]
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	60fb      	str	r3, [r7, #12]
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	685b      	ldr	r3, [r3, #4]
 80050c6:	60fb      	str	r3, [r7, #12]
 80050c8:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80050ce:	4619      	mov	r1, r3
 80050d0:	6878      	ldr	r0, [r7, #4]
 80050d2:	f7fb fc99 	bl	8000a08 <HAL_UARTEx_RxEventCallback>
 80050d6:	e002      	b.n	80050de <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80050d8:	6878      	ldr	r0, [r7, #4]
 80050da:	f7ff fc29 	bl	8004930 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80050de:	2300      	movs	r3, #0
 80050e0:	e002      	b.n	80050e8 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80050e2:	2300      	movs	r3, #0
 80050e4:	e000      	b.n	80050e8 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80050e6:	2302      	movs	r3, #2
  }
}
 80050e8:	4618      	mov	r0, r3
 80050ea:	3730      	adds	r7, #48	@ 0x30
 80050ec:	46bd      	mov	sp, r7
 80050ee:	bd80      	pop	{r7, pc}

080050f0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80050f0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80050f4:	b0c0      	sub	sp, #256	@ 0x100
 80050f6:	af00      	add	r7, sp, #0
 80050f8:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80050fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	691b      	ldr	r3, [r3, #16]
 8005104:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005108:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800510c:	68d9      	ldr	r1, [r3, #12]
 800510e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005112:	681a      	ldr	r2, [r3, #0]
 8005114:	ea40 0301 	orr.w	r3, r0, r1
 8005118:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800511a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800511e:	689a      	ldr	r2, [r3, #8]
 8005120:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005124:	691b      	ldr	r3, [r3, #16]
 8005126:	431a      	orrs	r2, r3
 8005128:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800512c:	695b      	ldr	r3, [r3, #20]
 800512e:	431a      	orrs	r2, r3
 8005130:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005134:	69db      	ldr	r3, [r3, #28]
 8005136:	4313      	orrs	r3, r2
 8005138:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800513c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	68db      	ldr	r3, [r3, #12]
 8005144:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005148:	f021 010c 	bic.w	r1, r1, #12
 800514c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005150:	681a      	ldr	r2, [r3, #0]
 8005152:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005156:	430b      	orrs	r3, r1
 8005158:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800515a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	695b      	ldr	r3, [r3, #20]
 8005162:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005166:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800516a:	6999      	ldr	r1, [r3, #24]
 800516c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005170:	681a      	ldr	r2, [r3, #0]
 8005172:	ea40 0301 	orr.w	r3, r0, r1
 8005176:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005178:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800517c:	681a      	ldr	r2, [r3, #0]
 800517e:	4b8f      	ldr	r3, [pc, #572]	@ (80053bc <UART_SetConfig+0x2cc>)
 8005180:	429a      	cmp	r2, r3
 8005182:	d005      	beq.n	8005190 <UART_SetConfig+0xa0>
 8005184:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005188:	681a      	ldr	r2, [r3, #0]
 800518a:	4b8d      	ldr	r3, [pc, #564]	@ (80053c0 <UART_SetConfig+0x2d0>)
 800518c:	429a      	cmp	r2, r3
 800518e:	d104      	bne.n	800519a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005190:	f7fd fbd8 	bl	8002944 <HAL_RCC_GetPCLK2Freq>
 8005194:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005198:	e003      	b.n	80051a2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800519a:	f7fd fbbf 	bl	800291c <HAL_RCC_GetPCLK1Freq>
 800519e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80051a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051a6:	69db      	ldr	r3, [r3, #28]
 80051a8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80051ac:	f040 810c 	bne.w	80053c8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80051b0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80051b4:	2200      	movs	r2, #0
 80051b6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80051ba:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80051be:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80051c2:	4622      	mov	r2, r4
 80051c4:	462b      	mov	r3, r5
 80051c6:	1891      	adds	r1, r2, r2
 80051c8:	65b9      	str	r1, [r7, #88]	@ 0x58
 80051ca:	415b      	adcs	r3, r3
 80051cc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80051ce:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80051d2:	4621      	mov	r1, r4
 80051d4:	eb12 0801 	adds.w	r8, r2, r1
 80051d8:	4629      	mov	r1, r5
 80051da:	eb43 0901 	adc.w	r9, r3, r1
 80051de:	f04f 0200 	mov.w	r2, #0
 80051e2:	f04f 0300 	mov.w	r3, #0
 80051e6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80051ea:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80051ee:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80051f2:	4690      	mov	r8, r2
 80051f4:	4699      	mov	r9, r3
 80051f6:	4623      	mov	r3, r4
 80051f8:	eb18 0303 	adds.w	r3, r8, r3
 80051fc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005200:	462b      	mov	r3, r5
 8005202:	eb49 0303 	adc.w	r3, r9, r3
 8005206:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800520a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800520e:	685b      	ldr	r3, [r3, #4]
 8005210:	2200      	movs	r2, #0
 8005212:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005216:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800521a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800521e:	460b      	mov	r3, r1
 8005220:	18db      	adds	r3, r3, r3
 8005222:	653b      	str	r3, [r7, #80]	@ 0x50
 8005224:	4613      	mov	r3, r2
 8005226:	eb42 0303 	adc.w	r3, r2, r3
 800522a:	657b      	str	r3, [r7, #84]	@ 0x54
 800522c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005230:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005234:	f7fb f848 	bl	80002c8 <__aeabi_uldivmod>
 8005238:	4602      	mov	r2, r0
 800523a:	460b      	mov	r3, r1
 800523c:	4b61      	ldr	r3, [pc, #388]	@ (80053c4 <UART_SetConfig+0x2d4>)
 800523e:	fba3 2302 	umull	r2, r3, r3, r2
 8005242:	095b      	lsrs	r3, r3, #5
 8005244:	011c      	lsls	r4, r3, #4
 8005246:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800524a:	2200      	movs	r2, #0
 800524c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005250:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005254:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005258:	4642      	mov	r2, r8
 800525a:	464b      	mov	r3, r9
 800525c:	1891      	adds	r1, r2, r2
 800525e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005260:	415b      	adcs	r3, r3
 8005262:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005264:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005268:	4641      	mov	r1, r8
 800526a:	eb12 0a01 	adds.w	sl, r2, r1
 800526e:	4649      	mov	r1, r9
 8005270:	eb43 0b01 	adc.w	fp, r3, r1
 8005274:	f04f 0200 	mov.w	r2, #0
 8005278:	f04f 0300 	mov.w	r3, #0
 800527c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005280:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005284:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005288:	4692      	mov	sl, r2
 800528a:	469b      	mov	fp, r3
 800528c:	4643      	mov	r3, r8
 800528e:	eb1a 0303 	adds.w	r3, sl, r3
 8005292:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005296:	464b      	mov	r3, r9
 8005298:	eb4b 0303 	adc.w	r3, fp, r3
 800529c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80052a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80052a4:	685b      	ldr	r3, [r3, #4]
 80052a6:	2200      	movs	r2, #0
 80052a8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80052ac:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80052b0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80052b4:	460b      	mov	r3, r1
 80052b6:	18db      	adds	r3, r3, r3
 80052b8:	643b      	str	r3, [r7, #64]	@ 0x40
 80052ba:	4613      	mov	r3, r2
 80052bc:	eb42 0303 	adc.w	r3, r2, r3
 80052c0:	647b      	str	r3, [r7, #68]	@ 0x44
 80052c2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80052c6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80052ca:	f7fa fffd 	bl	80002c8 <__aeabi_uldivmod>
 80052ce:	4602      	mov	r2, r0
 80052d0:	460b      	mov	r3, r1
 80052d2:	4611      	mov	r1, r2
 80052d4:	4b3b      	ldr	r3, [pc, #236]	@ (80053c4 <UART_SetConfig+0x2d4>)
 80052d6:	fba3 2301 	umull	r2, r3, r3, r1
 80052da:	095b      	lsrs	r3, r3, #5
 80052dc:	2264      	movs	r2, #100	@ 0x64
 80052de:	fb02 f303 	mul.w	r3, r2, r3
 80052e2:	1acb      	subs	r3, r1, r3
 80052e4:	00db      	lsls	r3, r3, #3
 80052e6:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80052ea:	4b36      	ldr	r3, [pc, #216]	@ (80053c4 <UART_SetConfig+0x2d4>)
 80052ec:	fba3 2302 	umull	r2, r3, r3, r2
 80052f0:	095b      	lsrs	r3, r3, #5
 80052f2:	005b      	lsls	r3, r3, #1
 80052f4:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80052f8:	441c      	add	r4, r3
 80052fa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80052fe:	2200      	movs	r2, #0
 8005300:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005304:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005308:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800530c:	4642      	mov	r2, r8
 800530e:	464b      	mov	r3, r9
 8005310:	1891      	adds	r1, r2, r2
 8005312:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005314:	415b      	adcs	r3, r3
 8005316:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005318:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800531c:	4641      	mov	r1, r8
 800531e:	1851      	adds	r1, r2, r1
 8005320:	6339      	str	r1, [r7, #48]	@ 0x30
 8005322:	4649      	mov	r1, r9
 8005324:	414b      	adcs	r3, r1
 8005326:	637b      	str	r3, [r7, #52]	@ 0x34
 8005328:	f04f 0200 	mov.w	r2, #0
 800532c:	f04f 0300 	mov.w	r3, #0
 8005330:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005334:	4659      	mov	r1, fp
 8005336:	00cb      	lsls	r3, r1, #3
 8005338:	4651      	mov	r1, sl
 800533a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800533e:	4651      	mov	r1, sl
 8005340:	00ca      	lsls	r2, r1, #3
 8005342:	4610      	mov	r0, r2
 8005344:	4619      	mov	r1, r3
 8005346:	4603      	mov	r3, r0
 8005348:	4642      	mov	r2, r8
 800534a:	189b      	adds	r3, r3, r2
 800534c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005350:	464b      	mov	r3, r9
 8005352:	460a      	mov	r2, r1
 8005354:	eb42 0303 	adc.w	r3, r2, r3
 8005358:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800535c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005360:	685b      	ldr	r3, [r3, #4]
 8005362:	2200      	movs	r2, #0
 8005364:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005368:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800536c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005370:	460b      	mov	r3, r1
 8005372:	18db      	adds	r3, r3, r3
 8005374:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005376:	4613      	mov	r3, r2
 8005378:	eb42 0303 	adc.w	r3, r2, r3
 800537c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800537e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005382:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8005386:	f7fa ff9f 	bl	80002c8 <__aeabi_uldivmod>
 800538a:	4602      	mov	r2, r0
 800538c:	460b      	mov	r3, r1
 800538e:	4b0d      	ldr	r3, [pc, #52]	@ (80053c4 <UART_SetConfig+0x2d4>)
 8005390:	fba3 1302 	umull	r1, r3, r3, r2
 8005394:	095b      	lsrs	r3, r3, #5
 8005396:	2164      	movs	r1, #100	@ 0x64
 8005398:	fb01 f303 	mul.w	r3, r1, r3
 800539c:	1ad3      	subs	r3, r2, r3
 800539e:	00db      	lsls	r3, r3, #3
 80053a0:	3332      	adds	r3, #50	@ 0x32
 80053a2:	4a08      	ldr	r2, [pc, #32]	@ (80053c4 <UART_SetConfig+0x2d4>)
 80053a4:	fba2 2303 	umull	r2, r3, r2, r3
 80053a8:	095b      	lsrs	r3, r3, #5
 80053aa:	f003 0207 	and.w	r2, r3, #7
 80053ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	4422      	add	r2, r4
 80053b6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80053b8:	e106      	b.n	80055c8 <UART_SetConfig+0x4d8>
 80053ba:	bf00      	nop
 80053bc:	40011000 	.word	0x40011000
 80053c0:	40011400 	.word	0x40011400
 80053c4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80053c8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80053cc:	2200      	movs	r2, #0
 80053ce:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80053d2:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80053d6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80053da:	4642      	mov	r2, r8
 80053dc:	464b      	mov	r3, r9
 80053de:	1891      	adds	r1, r2, r2
 80053e0:	6239      	str	r1, [r7, #32]
 80053e2:	415b      	adcs	r3, r3
 80053e4:	627b      	str	r3, [r7, #36]	@ 0x24
 80053e6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80053ea:	4641      	mov	r1, r8
 80053ec:	1854      	adds	r4, r2, r1
 80053ee:	4649      	mov	r1, r9
 80053f0:	eb43 0501 	adc.w	r5, r3, r1
 80053f4:	f04f 0200 	mov.w	r2, #0
 80053f8:	f04f 0300 	mov.w	r3, #0
 80053fc:	00eb      	lsls	r3, r5, #3
 80053fe:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005402:	00e2      	lsls	r2, r4, #3
 8005404:	4614      	mov	r4, r2
 8005406:	461d      	mov	r5, r3
 8005408:	4643      	mov	r3, r8
 800540a:	18e3      	adds	r3, r4, r3
 800540c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005410:	464b      	mov	r3, r9
 8005412:	eb45 0303 	adc.w	r3, r5, r3
 8005416:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800541a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800541e:	685b      	ldr	r3, [r3, #4]
 8005420:	2200      	movs	r2, #0
 8005422:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005426:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800542a:	f04f 0200 	mov.w	r2, #0
 800542e:	f04f 0300 	mov.w	r3, #0
 8005432:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8005436:	4629      	mov	r1, r5
 8005438:	008b      	lsls	r3, r1, #2
 800543a:	4621      	mov	r1, r4
 800543c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005440:	4621      	mov	r1, r4
 8005442:	008a      	lsls	r2, r1, #2
 8005444:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005448:	f7fa ff3e 	bl	80002c8 <__aeabi_uldivmod>
 800544c:	4602      	mov	r2, r0
 800544e:	460b      	mov	r3, r1
 8005450:	4b60      	ldr	r3, [pc, #384]	@ (80055d4 <UART_SetConfig+0x4e4>)
 8005452:	fba3 2302 	umull	r2, r3, r3, r2
 8005456:	095b      	lsrs	r3, r3, #5
 8005458:	011c      	lsls	r4, r3, #4
 800545a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800545e:	2200      	movs	r2, #0
 8005460:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005464:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005468:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800546c:	4642      	mov	r2, r8
 800546e:	464b      	mov	r3, r9
 8005470:	1891      	adds	r1, r2, r2
 8005472:	61b9      	str	r1, [r7, #24]
 8005474:	415b      	adcs	r3, r3
 8005476:	61fb      	str	r3, [r7, #28]
 8005478:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800547c:	4641      	mov	r1, r8
 800547e:	1851      	adds	r1, r2, r1
 8005480:	6139      	str	r1, [r7, #16]
 8005482:	4649      	mov	r1, r9
 8005484:	414b      	adcs	r3, r1
 8005486:	617b      	str	r3, [r7, #20]
 8005488:	f04f 0200 	mov.w	r2, #0
 800548c:	f04f 0300 	mov.w	r3, #0
 8005490:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005494:	4659      	mov	r1, fp
 8005496:	00cb      	lsls	r3, r1, #3
 8005498:	4651      	mov	r1, sl
 800549a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800549e:	4651      	mov	r1, sl
 80054a0:	00ca      	lsls	r2, r1, #3
 80054a2:	4610      	mov	r0, r2
 80054a4:	4619      	mov	r1, r3
 80054a6:	4603      	mov	r3, r0
 80054a8:	4642      	mov	r2, r8
 80054aa:	189b      	adds	r3, r3, r2
 80054ac:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80054b0:	464b      	mov	r3, r9
 80054b2:	460a      	mov	r2, r1
 80054b4:	eb42 0303 	adc.w	r3, r2, r3
 80054b8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80054bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80054c0:	685b      	ldr	r3, [r3, #4]
 80054c2:	2200      	movs	r2, #0
 80054c4:	67bb      	str	r3, [r7, #120]	@ 0x78
 80054c6:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80054c8:	f04f 0200 	mov.w	r2, #0
 80054cc:	f04f 0300 	mov.w	r3, #0
 80054d0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80054d4:	4649      	mov	r1, r9
 80054d6:	008b      	lsls	r3, r1, #2
 80054d8:	4641      	mov	r1, r8
 80054da:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80054de:	4641      	mov	r1, r8
 80054e0:	008a      	lsls	r2, r1, #2
 80054e2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80054e6:	f7fa feef 	bl	80002c8 <__aeabi_uldivmod>
 80054ea:	4602      	mov	r2, r0
 80054ec:	460b      	mov	r3, r1
 80054ee:	4611      	mov	r1, r2
 80054f0:	4b38      	ldr	r3, [pc, #224]	@ (80055d4 <UART_SetConfig+0x4e4>)
 80054f2:	fba3 2301 	umull	r2, r3, r3, r1
 80054f6:	095b      	lsrs	r3, r3, #5
 80054f8:	2264      	movs	r2, #100	@ 0x64
 80054fa:	fb02 f303 	mul.w	r3, r2, r3
 80054fe:	1acb      	subs	r3, r1, r3
 8005500:	011b      	lsls	r3, r3, #4
 8005502:	3332      	adds	r3, #50	@ 0x32
 8005504:	4a33      	ldr	r2, [pc, #204]	@ (80055d4 <UART_SetConfig+0x4e4>)
 8005506:	fba2 2303 	umull	r2, r3, r2, r3
 800550a:	095b      	lsrs	r3, r3, #5
 800550c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005510:	441c      	add	r4, r3
 8005512:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005516:	2200      	movs	r2, #0
 8005518:	673b      	str	r3, [r7, #112]	@ 0x70
 800551a:	677a      	str	r2, [r7, #116]	@ 0x74
 800551c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005520:	4642      	mov	r2, r8
 8005522:	464b      	mov	r3, r9
 8005524:	1891      	adds	r1, r2, r2
 8005526:	60b9      	str	r1, [r7, #8]
 8005528:	415b      	adcs	r3, r3
 800552a:	60fb      	str	r3, [r7, #12]
 800552c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005530:	4641      	mov	r1, r8
 8005532:	1851      	adds	r1, r2, r1
 8005534:	6039      	str	r1, [r7, #0]
 8005536:	4649      	mov	r1, r9
 8005538:	414b      	adcs	r3, r1
 800553a:	607b      	str	r3, [r7, #4]
 800553c:	f04f 0200 	mov.w	r2, #0
 8005540:	f04f 0300 	mov.w	r3, #0
 8005544:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005548:	4659      	mov	r1, fp
 800554a:	00cb      	lsls	r3, r1, #3
 800554c:	4651      	mov	r1, sl
 800554e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005552:	4651      	mov	r1, sl
 8005554:	00ca      	lsls	r2, r1, #3
 8005556:	4610      	mov	r0, r2
 8005558:	4619      	mov	r1, r3
 800555a:	4603      	mov	r3, r0
 800555c:	4642      	mov	r2, r8
 800555e:	189b      	adds	r3, r3, r2
 8005560:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005562:	464b      	mov	r3, r9
 8005564:	460a      	mov	r2, r1
 8005566:	eb42 0303 	adc.w	r3, r2, r3
 800556a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800556c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005570:	685b      	ldr	r3, [r3, #4]
 8005572:	2200      	movs	r2, #0
 8005574:	663b      	str	r3, [r7, #96]	@ 0x60
 8005576:	667a      	str	r2, [r7, #100]	@ 0x64
 8005578:	f04f 0200 	mov.w	r2, #0
 800557c:	f04f 0300 	mov.w	r3, #0
 8005580:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005584:	4649      	mov	r1, r9
 8005586:	008b      	lsls	r3, r1, #2
 8005588:	4641      	mov	r1, r8
 800558a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800558e:	4641      	mov	r1, r8
 8005590:	008a      	lsls	r2, r1, #2
 8005592:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8005596:	f7fa fe97 	bl	80002c8 <__aeabi_uldivmod>
 800559a:	4602      	mov	r2, r0
 800559c:	460b      	mov	r3, r1
 800559e:	4b0d      	ldr	r3, [pc, #52]	@ (80055d4 <UART_SetConfig+0x4e4>)
 80055a0:	fba3 1302 	umull	r1, r3, r3, r2
 80055a4:	095b      	lsrs	r3, r3, #5
 80055a6:	2164      	movs	r1, #100	@ 0x64
 80055a8:	fb01 f303 	mul.w	r3, r1, r3
 80055ac:	1ad3      	subs	r3, r2, r3
 80055ae:	011b      	lsls	r3, r3, #4
 80055b0:	3332      	adds	r3, #50	@ 0x32
 80055b2:	4a08      	ldr	r2, [pc, #32]	@ (80055d4 <UART_SetConfig+0x4e4>)
 80055b4:	fba2 2303 	umull	r2, r3, r2, r3
 80055b8:	095b      	lsrs	r3, r3, #5
 80055ba:	f003 020f 	and.w	r2, r3, #15
 80055be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	4422      	add	r2, r4
 80055c6:	609a      	str	r2, [r3, #8]
}
 80055c8:	bf00      	nop
 80055ca:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80055ce:	46bd      	mov	sp, r7
 80055d0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80055d4:	51eb851f 	.word	0x51eb851f

080055d8 <runCommunicationManagerStatusInit>:


static const char* last_error = "No error";

ActivityStatus runCommunicationManagerStatusInit()
{
 80055d8:	b580      	push	{r7, lr}
 80055da:	b082      	sub	sp, #8
 80055dc:	af00      	add	r7, sp, #0
	SEGGER_SYSVIEW_Print("Running StatusInit()");
 80055de:	480d      	ldr	r0, [pc, #52]	@ (8005614 <runCommunicationManagerStatusInit+0x3c>)
 80055e0:	f006 fa5c 	bl	800ba9c <SEGGER_SYSVIEW_Print>

	NetworkInitializationStatus status = initNetworkCommunication();
 80055e4:	f7fb f9d2 	bl	800098c <initNetworkCommunication>
 80055e8:	4603      	mov	r3, r0
 80055ea:	71fb      	strb	r3, [r7, #7]
	if(NET_INIT_IN_PROGRESS == status)
 80055ec:	79fb      	ldrb	r3, [r7, #7]
 80055ee:	2b01      	cmp	r3, #1
 80055f0:	d101      	bne.n	80055f6 <runCommunicationManagerStatusInit+0x1e>
	{
		return ACTIVITY_STATUS_INIT;
 80055f2:	2300      	movs	r3, #0
 80055f4:	e00a      	b.n	800560c <runCommunicationManagerStatusInit+0x34>
	}
	else if(NET_INIT_SUCCESS == status)
 80055f6:	79fb      	ldrb	r3, [r7, #7]
 80055f8:	2b02      	cmp	r3, #2
 80055fa:	d101      	bne.n	8005600 <runCommunicationManagerStatusInit+0x28>
	{
		return ACTIVITY_STATUS_RUNNING;
 80055fc:	2301      	movs	r3, #1
 80055fe:	e005      	b.n	800560c <runCommunicationManagerStatusInit+0x34>
	}
	else
	{
		last_error = getError();
 8005600:	f7fb f9ec 	bl	80009dc <getError>
 8005604:	4603      	mov	r3, r0
 8005606:	4a04      	ldr	r2, [pc, #16]	@ (8005618 <runCommunicationManagerStatusInit+0x40>)
 8005608:	6013      	str	r3, [r2, #0]
		return ACTIVITY_STATUS_ERROR;
 800560a:	2302      	movs	r3, #2
	}
}
 800560c:	4618      	mov	r0, r3
 800560e:	3708      	adds	r7, #8
 8005610:	46bd      	mov	sp, r7
 8005612:	bd80      	pop	{r7, pc}
 8005614:	0800bff8 	.word	0x0800bff8
 8005618:	20000030 	.word	0x20000030

0800561c <runCommunicationManagerStatusRunning>:

ActivityStatus runCommunicationManagerStatusRunning()
{
 800561c:	b580      	push	{r7, lr}
 800561e:	af00      	add	r7, sp, #0
	SEGGER_SYSVIEW_Print("Running StatusRunning()");
 8005620:	480a      	ldr	r0, [pc, #40]	@ (800564c <runCommunicationManagerStatusRunning+0x30>)
 8005622:	f006 fa3b 	bl	800ba9c <SEGGER_SYSVIEW_Print>
	SEGGER_SYSVIEW_PrintfHost("Size of size_t %u", sizeof(size_t));
 8005626:	2104      	movs	r1, #4
 8005628:	4809      	ldr	r0, [pc, #36]	@ (8005650 <runCommunicationManagerStatusRunning+0x34>)
 800562a:	f006 fa0f 	bl	800ba4c <SEGGER_SYSVIEW_PrintfHost>
	SEGGER_SYSVIEW_PrintfHost("Size of int %u", sizeof(int));
 800562e:	2104      	movs	r1, #4
 8005630:	4808      	ldr	r0, [pc, #32]	@ (8005654 <runCommunicationManagerStatusRunning+0x38>)
 8005632:	f006 fa0b 	bl	800ba4c <SEGGER_SYSVIEW_PrintfHost>
	SEGGER_SYSVIEW_PrintfHost("Size of long int %u", sizeof(long int));
 8005636:	2104      	movs	r1, #4
 8005638:	4807      	ldr	r0, [pc, #28]	@ (8005658 <runCommunicationManagerStatusRunning+0x3c>)
 800563a:	f006 fa07 	bl	800ba4c <SEGGER_SYSVIEW_PrintfHost>
	SEGGER_SYSVIEW_PrintfHost("Size of short int %u", sizeof(short int));
 800563e:	2102      	movs	r1, #2
 8005640:	4806      	ldr	r0, [pc, #24]	@ (800565c <runCommunicationManagerStatusRunning+0x40>)
 8005642:	f006 fa03 	bl	800ba4c <SEGGER_SYSVIEW_PrintfHost>
	return ACTIVITY_STATUS_RUNNING;
 8005646:	2301      	movs	r3, #1
}
 8005648:	4618      	mov	r0, r3
 800564a:	bd80      	pop	{r7, pc}
 800564c:	0800c010 	.word	0x0800c010
 8005650:	0800c028 	.word	0x0800c028
 8005654:	0800c03c 	.word	0x0800c03c
 8005658:	0800c04c 	.word	0x0800c04c
 800565c:	0800c060 	.word	0x0800c060

08005660 <runCommunicationManagerStateMachine>:


void runCommunicationManagerStateMachine()
{
 8005660:	b580      	push	{r7, lr}
 8005662:	af00      	add	r7, sp, #0
	static ActivityStatus activity_status = ACTIVITY_STATUS_INIT;

	SEGGER_SYSVIEW_Print("Before parseNewDataIfAny");
 8005664:	4812      	ldr	r0, [pc, #72]	@ (80056b0 <runCommunicationManagerStateMachine+0x50>)
 8005666:	f006 fa19 	bl	800ba9c <SEGGER_SYSVIEW_Print>
	parseNewDataIfAny();
 800566a:	f7fb f9b1 	bl	80009d0 <parseNewDataIfAny>
	SEGGER_SYSVIEW_Print("After parseNewDataIfAny");
 800566e:	4811      	ldr	r0, [pc, #68]	@ (80056b4 <runCommunicationManagerStateMachine+0x54>)
 8005670:	f006 fa14 	bl	800ba9c <SEGGER_SYSVIEW_Print>

	if(ACTIVITY_STATUS_INIT == activity_status)
 8005674:	4b10      	ldr	r3, [pc, #64]	@ (80056b8 <runCommunicationManagerStateMachine+0x58>)
 8005676:	781b      	ldrb	r3, [r3, #0]
 8005678:	2b00      	cmp	r3, #0
 800567a:	d106      	bne.n	800568a <runCommunicationManagerStateMachine+0x2a>
	{
		activity_status = runCommunicationManagerStatusInit();
 800567c:	f7ff ffac 	bl	80055d8 <runCommunicationManagerStatusInit>
 8005680:	4603      	mov	r3, r0
 8005682:	461a      	mov	r2, r3
 8005684:	4b0c      	ldr	r3, [pc, #48]	@ (80056b8 <runCommunicationManagerStateMachine+0x58>)
 8005686:	701a      	strb	r2, [r3, #0]
	}
	else // ACTIVITY_STATUS_ERROR
	{
		SEGGER_SYSVIEW_ErrorfTarget("ERROR STATE. Reason: %s\n", last_error);
	}
}
 8005688:	e010      	b.n	80056ac <runCommunicationManagerStateMachine+0x4c>
	else if(ACTIVITY_STATUS_RUNNING == activity_status)
 800568a:	4b0b      	ldr	r3, [pc, #44]	@ (80056b8 <runCommunicationManagerStateMachine+0x58>)
 800568c:	781b      	ldrb	r3, [r3, #0]
 800568e:	2b01      	cmp	r3, #1
 8005690:	d106      	bne.n	80056a0 <runCommunicationManagerStateMachine+0x40>
		activity_status = runCommunicationManagerStatusRunning();
 8005692:	f7ff ffc3 	bl	800561c <runCommunicationManagerStatusRunning>
 8005696:	4603      	mov	r3, r0
 8005698:	461a      	mov	r2, r3
 800569a:	4b07      	ldr	r3, [pc, #28]	@ (80056b8 <runCommunicationManagerStateMachine+0x58>)
 800569c:	701a      	strb	r2, [r3, #0]
}
 800569e:	e005      	b.n	80056ac <runCommunicationManagerStateMachine+0x4c>
		SEGGER_SYSVIEW_ErrorfTarget("ERROR STATE. Reason: %s\n", last_error);
 80056a0:	4b06      	ldr	r3, [pc, #24]	@ (80056bc <runCommunicationManagerStateMachine+0x5c>)
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	4619      	mov	r1, r3
 80056a6:	4806      	ldr	r0, [pc, #24]	@ (80056c0 <runCommunicationManagerStateMachine+0x60>)
 80056a8:	f006 f9e4 	bl	800ba74 <SEGGER_SYSVIEW_ErrorfTarget>
}
 80056ac:	bf00      	nop
 80056ae:	bd80      	pop	{r7, pc}
 80056b0:	0800c078 	.word	0x0800c078
 80056b4:	0800c094 	.word	0x0800c094
 80056b8:	20000f08 	.word	0x20000f08
 80056bc:	20000030 	.word	0x20000030
 80056c0:	0800c0ac 	.word	0x0800c0ac

080056c4 <HAL_GPIO_EXTI_Callback>:
// From Pose Estimation to Motion Planning
QueueHandle_t robotto_pose_queue_handle = NULL;


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80056c4:	b580      	push	{r7, lr}
 80056c6:	b084      	sub	sp, #16
 80056c8:	af00      	add	r7, sp, #0
 80056ca:	4603      	mov	r3, r0
 80056cc:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == GPIO_PIN_13)
 80056ce:	88fb      	ldrh	r3, [r7, #6]
 80056d0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80056d4:	d125      	bne.n	8005722 <HAL_GPIO_EXTI_Callback+0x5e>
    {
        static uint32_t last = 0;
        uint32_t now = xTaskGetTickCountFromISR();
 80056d6:	f001 fc5b 	bl	8006f90 <xTaskGetTickCountFromISR>
 80056da:	60f8      	str	r0, [r7, #12]

        // 50 ms debounce
        if ((now - last) > pdMS_TO_TICKS(50))
 80056dc:	4b13      	ldr	r3, [pc, #76]	@ (800572c <HAL_GPIO_EXTI_Callback+0x68>)
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	68fa      	ldr	r2, [r7, #12]
 80056e2:	1ad3      	subs	r3, r2, r3
 80056e4:	2b32      	cmp	r3, #50	@ 0x32
 80056e6:	d919      	bls.n	800571c <HAL_GPIO_EXTI_Callback+0x58>
        {
            BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 80056e8:	2300      	movs	r3, #0
 80056ea:	60bb      	str	r3, [r7, #8]

            vTaskNotifyGiveFromISR(buttonTaskHandle, &xHigherPriorityTaskWoken);
 80056ec:	4b10      	ldr	r3, [pc, #64]	@ (8005730 <HAL_GPIO_EXTI_Callback+0x6c>)
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	f107 0208 	add.w	r2, r7, #8
 80056f4:	2100      	movs	r1, #0
 80056f6:	4618      	mov	r0, r3
 80056f8:	f002 f9ea 	bl	8007ad0 <vTaskGenericNotifyGiveFromISR>

            portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 80056fc:	68bb      	ldr	r3, [r7, #8]
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d00a      	beq.n	8005718 <HAL_GPIO_EXTI_Callback+0x54>
 8005702:	f005 febb 	bl	800b47c <SEGGER_SYSVIEW_RecordExitISRToScheduler>
 8005706:	4b0b      	ldr	r3, [pc, #44]	@ (8005734 <HAL_GPIO_EXTI_Callback+0x70>)
 8005708:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800570c:	601a      	str	r2, [r3, #0]
 800570e:	f3bf 8f4f 	dsb	sy
 8005712:	f3bf 8f6f 	isb	sy
 8005716:	e001      	b.n	800571c <HAL_GPIO_EXTI_Callback+0x58>
 8005718:	f005 fe94 	bl	800b444 <SEGGER_SYSVIEW_RecordExitISR>
        }

        last = now;
 800571c:	4a03      	ldr	r2, [pc, #12]	@ (800572c <HAL_GPIO_EXTI_Callback+0x68>)
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	6013      	str	r3, [r2, #0]
    }
}
 8005722:	bf00      	nop
 8005724:	3710      	adds	r7, #16
 8005726:	46bd      	mov	sp, r7
 8005728:	bd80      	pop	{r7, pc}
 800572a:	bf00      	nop
 800572c:	20000f34 	.word	0x20000f34
 8005730:	20000f18 	.word	0x20000f18
 8005734:	e000ed04 	.word	0xe000ed04

08005738 <ledBlinkTask>:


void ledBlinkTask(void *argument) {
 8005738:	b580      	push	{r7, lr}
 800573a:	b084      	sub	sp, #16
 800573c:	af00      	add	r7, sp, #0
 800573e:	6078      	str	r0, [r7, #4]
	const TickType_t period = pdMS_TO_TICKS(LED_BLINK_PERIOD_MS);
 8005740:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005744:	60fb      	str	r3, [r7, #12]
	TickType_t last_wake_time = xTaskGetTickCount();
 8005746:	f001 fc11 	bl	8006f6c <xTaskGetTickCount>
 800574a:	4603      	mov	r3, r0
 800574c:	60bb      	str	r3, [r7, #8]
	for (;;) {
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 800574e:	2120      	movs	r1, #32
 8005750:	4805      	ldr	r0, [pc, #20]	@ (8005768 <ledBlinkTask+0x30>)
 8005752:	f7fc fe7a 	bl	800244a <HAL_GPIO_TogglePin>
		vTaskDelayUntil(&last_wake_time, period);
 8005756:	f107 0308 	add.w	r3, r7, #8
 800575a:	68f9      	ldr	r1, [r7, #12]
 800575c:	4618      	mov	r0, r3
 800575e:	f001 f997 	bl	8006a90 <xTaskDelayUntil>
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8005762:	bf00      	nop
 8005764:	e7f3      	b.n	800574e <ledBlinkTask+0x16>
 8005766:	bf00      	nop
 8005768:	40020000 	.word	0x40020000

0800576c <buttonTask>:
	}
}

void buttonTask(void *argument) {
 800576c:	b580      	push	{r7, lr}
 800576e:	b082      	sub	sp, #8
 8005770:	af00      	add	r7, sp, #0
 8005772:	6078      	str	r0, [r7, #4]
    for (;;)
    {
    	static uint8_t behavior = 0;
        ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 8005774:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005778:	2101      	movs	r1, #1
 800577a:	2000      	movs	r0, #0
 800577c:	f002 f92a 	bl	80079d4 <ulTaskGenericNotifyTake>

        ++behavior;
 8005780:	4b0d      	ldr	r3, [pc, #52]	@ (80057b8 <buttonTask+0x4c>)
 8005782:	781b      	ldrb	r3, [r3, #0]
 8005784:	3301      	adds	r3, #1
 8005786:	b2da      	uxtb	r2, r3
 8005788:	4b0b      	ldr	r3, [pc, #44]	@ (80057b8 <buttonTask+0x4c>)
 800578a:	701a      	strb	r2, [r3, #0]
        if (behavior > 3)
 800578c:	4b0a      	ldr	r3, [pc, #40]	@ (80057b8 <buttonTask+0x4c>)
 800578e:	781b      	ldrb	r3, [r3, #0]
 8005790:	2b03      	cmp	r3, #3
 8005792:	d902      	bls.n	800579a <buttonTask+0x2e>
        {
        	behavior = 0;
 8005794:	4b08      	ldr	r3, [pc, #32]	@ (80057b8 <buttonTask+0x4c>)
 8005796:	2200      	movs	r2, #0
 8005798:	701a      	strb	r2, [r3, #0]
        }
        if(xQueueOverwrite(behavior_queue_handle, &behavior)  != pdPASS)
 800579a:	4b08      	ldr	r3, [pc, #32]	@ (80057bc <buttonTask+0x50>)
 800579c:	6818      	ldr	r0, [r3, #0]
 800579e:	2302      	movs	r3, #2
 80057a0:	2200      	movs	r2, #0
 80057a2:	4905      	ldr	r1, [pc, #20]	@ (80057b8 <buttonTask+0x4c>)
 80057a4:	f000 fb8c 	bl	8005ec0 <xQueueGenericSend>
 80057a8:	4603      	mov	r3, r0
 80057aa:	2b01      	cmp	r3, #1
 80057ac:	d0e2      	beq.n	8005774 <buttonTask+0x8>
        {
            SEGGER_RTT_printf(0, "buttonTask. ERROR\n");
 80057ae:	4904      	ldr	r1, [pc, #16]	@ (80057c0 <buttonTask+0x54>)
 80057b0:	2000      	movs	r0, #0
 80057b2:	f004 f9d1 	bl	8009b58 <SEGGER_RTT_printf>
    {
 80057b6:	e7dd      	b.n	8005774 <buttonTask+0x8>
 80057b8:	20000f38 	.word	0x20000f38
 80057bc:	20000f24 	.word	0x20000f24
 80057c0:	0800c0c8 	.word	0x0800c0c8

080057c4 <motionPlanningTask>:
        }
    }
}

void motionPlanningTask(void *argument)
{
 80057c4:	b580      	push	{r7, lr}
 80057c6:	b084      	sub	sp, #16
 80057c8:	af00      	add	r7, sp, #0
 80057ca:	6078      	str	r0, [r7, #4]
	const TickType_t period = pdMS_TO_TICKS(MOTION_PLANNING_PERIOD_MS);
 80057cc:	2332      	movs	r3, #50	@ 0x32
 80057ce:	60fb      	str	r3, [r7, #12]

	TickType_t last_wake_time = xTaskGetTickCount();
 80057d0:	f001 fbcc 	bl	8006f6c <xTaskGetTickCount>
 80057d4:	4603      	mov	r3, r0
 80057d6:	60bb      	str	r3, [r7, #8]
	for (;;) {
		//runMotionPlanningStateMachine();
		vTaskDelayUntil(&last_wake_time, period);
 80057d8:	f107 0308 	add.w	r3, r7, #8
 80057dc:	68f9      	ldr	r1, [r7, #12]
 80057de:	4618      	mov	r0, r3
 80057e0:	f001 f956 	bl	8006a90 <xTaskDelayUntil>
 80057e4:	e7f8      	b.n	80057d8 <motionPlanningTask+0x14>

080057e6 <wheelsControlTask>:
	}
}


void wheelsControlTask(void *argument)
{
 80057e6:	b580      	push	{r7, lr}
 80057e8:	b084      	sub	sp, #16
 80057ea:	af00      	add	r7, sp, #0
 80057ec:	6078      	str	r0, [r7, #4]
	const TickType_t period = pdMS_TO_TICKS(WHEELS_CONTROL_PERIOD_MS);
 80057ee:	230a      	movs	r3, #10
 80057f0:	60fb      	str	r3, [r7, #12]

	TickType_t last_wake_time = xTaskGetTickCount();
 80057f2:	f001 fbbb 	bl	8006f6c <xTaskGetTickCount>
 80057f6:	4603      	mov	r3, r0
 80057f8:	60bb      	str	r3, [r7, #8]
	for (;;)
	{
		//runWheelsControlStateMachine();
		vTaskDelayUntil(&last_wake_time, period);
 80057fa:	f107 0308 	add.w	r3, r7, #8
 80057fe:	68f9      	ldr	r1, [r7, #12]
 8005800:	4618      	mov	r0, r3
 8005802:	f001 f945 	bl	8006a90 <xTaskDelayUntil>
 8005806:	e7f8      	b.n	80057fa <wheelsControlTask+0x14>

08005808 <poseEstimationTask>:
	}
}

void poseEstimationTask(void *argument)
{
 8005808:	b580      	push	{r7, lr}
 800580a:	b084      	sub	sp, #16
 800580c:	af00      	add	r7, sp, #0
 800580e:	6078      	str	r0, [r7, #4]
	const TickType_t period = pdMS_TO_TICKS(POSE_ESTIMATION_PERIOD_MS);
 8005810:	2314      	movs	r3, #20
 8005812:	60fb      	str	r3, [r7, #12]

	TickType_t last_wake_time = xTaskGetTickCount();
 8005814:	f001 fbaa 	bl	8006f6c <xTaskGetTickCount>
 8005818:	4603      	mov	r3, r0
 800581a:	60bb      	str	r3, [r7, #8]
	for (;;)
	{
		//runPoseEstimationStateMachine();
		vTaskDelayUntil(&last_wake_time, period);
 800581c:	f107 0308 	add.w	r3, r7, #8
 8005820:	68f9      	ldr	r1, [r7, #12]
 8005822:	4618      	mov	r0, r3
 8005824:	f001 f934 	bl	8006a90 <xTaskDelayUntil>
 8005828:	e7f8      	b.n	800581c <poseEstimationTask+0x14>
	...

0800582c <communicationManagerTask>:
	}
}


void communicationManagerTask(void *argument)
{
 800582c:	b580      	push	{r7, lr}
 800582e:	b084      	sub	sp, #16
 8005830:	af00      	add	r7, sp, #0
 8005832:	6078      	str	r0, [r7, #4]
	const TickType_t period = pdMS_TO_TICKS(COMMUNICATION_MANAGER_PERIOD_MS);
 8005834:	2364      	movs	r3, #100	@ 0x64
 8005836:	60fb      	str	r3, [r7, #12]

	for (;;)
    {
		SEGGER_SYSVIEW_Print("runCommunicationManagerStateMachine()");
 8005838:	4805      	ldr	r0, [pc, #20]	@ (8005850 <communicationManagerTask+0x24>)
 800583a:	f006 f92f 	bl	800ba9c <SEGGER_SYSVIEW_Print>
		runCommunicationManagerStateMachine();
 800583e:	f7ff ff0f 	bl	8005660 <runCommunicationManagerStateMachine>
		ulTaskNotifyTake(pdTRUE, period);
 8005842:	68fa      	ldr	r2, [r7, #12]
 8005844:	2101      	movs	r1, #1
 8005846:	2000      	movs	r0, #0
 8005848:	f002 f8c4 	bl	80079d4 <ulTaskGenericNotifyTake>
		SEGGER_SYSVIEW_Print("runCommunicationManagerStateMachine()");
 800584c:	bf00      	nop
 800584e:	e7f3      	b.n	8005838 <communicationManagerTask+0xc>
 8005850:	0800c0dc 	.word	0x0800c0dc

08005854 <createQueues>:
}



RobottoErrorCode createQueues()
{
 8005854:	b580      	push	{r7, lr}
 8005856:	af00      	add	r7, sp, #0
	behavior_queue_handle = xQueueCreate(1, sizeof(uint8_t));
 8005858:	2200      	movs	r2, #0
 800585a:	2101      	movs	r1, #1
 800585c:	2001      	movs	r0, #1
 800585e:	f000 fa75 	bl	8005d4c <xQueueGenericCreate>
 8005862:	4603      	mov	r3, r0
 8005864:	4a1a      	ldr	r2, [pc, #104]	@ (80058d0 <createQueues+0x7c>)
 8005866:	6013      	str	r3, [r2, #0]
	if (behavior_queue_handle == NULL)
 8005868:	4b19      	ldr	r3, [pc, #100]	@ (80058d0 <createQueues+0x7c>)
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	2b00      	cmp	r3, #0
 800586e:	d101      	bne.n	8005874 <createQueues+0x20>
	{
		return ROBOTTO_ERROR;
 8005870:	2301      	movs	r3, #1
 8005872:	e02a      	b.n	80058ca <createQueues+0x76>
	}

	wheels_speed_set_points_queue_handle = xQueueCreate(1, sizeof(WheelSpeedSetPoint));
 8005874:	2200      	movs	r2, #0
 8005876:	210c      	movs	r1, #12
 8005878:	2001      	movs	r0, #1
 800587a:	f000 fa67 	bl	8005d4c <xQueueGenericCreate>
 800587e:	4603      	mov	r3, r0
 8005880:	4a14      	ldr	r2, [pc, #80]	@ (80058d4 <createQueues+0x80>)
 8005882:	6013      	str	r3, [r2, #0]
	if (wheels_speed_set_points_queue_handle == NULL)
 8005884:	4b13      	ldr	r3, [pc, #76]	@ (80058d4 <createQueues+0x80>)
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	2b00      	cmp	r3, #0
 800588a:	d101      	bne.n	8005890 <createQueues+0x3c>
	{
		return ROBOTTO_ERROR;
 800588c:	2301      	movs	r3, #1
 800588e:	e01c      	b.n	80058ca <createQueues+0x76>
	}

	wheels_status_queue_handle = xQueueCreate(5, sizeof(WheelsMovementUpdate));
 8005890:	2200      	movs	r2, #0
 8005892:	210c      	movs	r1, #12
 8005894:	2005      	movs	r0, #5
 8005896:	f000 fa59 	bl	8005d4c <xQueueGenericCreate>
 800589a:	4603      	mov	r3, r0
 800589c:	4a0e      	ldr	r2, [pc, #56]	@ (80058d8 <createQueues+0x84>)
 800589e:	6013      	str	r3, [r2, #0]
	if (wheels_status_queue_handle == NULL)
 80058a0:	4b0d      	ldr	r3, [pc, #52]	@ (80058d8 <createQueues+0x84>)
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d101      	bne.n	80058ac <createQueues+0x58>
	{
		return ROBOTTO_ERROR;
 80058a8:	2301      	movs	r3, #1
 80058aa:	e00e      	b.n	80058ca <createQueues+0x76>
	}

	robotto_pose_queue_handle = xQueueCreate(1, sizeof(RobottoPose));
 80058ac:	2200      	movs	r2, #0
 80058ae:	2110      	movs	r1, #16
 80058b0:	2001      	movs	r0, #1
 80058b2:	f000 fa4b 	bl	8005d4c <xQueueGenericCreate>
 80058b6:	4603      	mov	r3, r0
 80058b8:	4a08      	ldr	r2, [pc, #32]	@ (80058dc <createQueues+0x88>)
 80058ba:	6013      	str	r3, [r2, #0]
	if (robotto_pose_queue_handle == NULL)
 80058bc:	4b07      	ldr	r3, [pc, #28]	@ (80058dc <createQueues+0x88>)
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d101      	bne.n	80058c8 <createQueues+0x74>
	{
		return ROBOTTO_ERROR;
 80058c4:	2301      	movs	r3, #1
 80058c6:	e000      	b.n	80058ca <createQueues+0x76>
	}
	return ROBOTTO_OK;
 80058c8:	2300      	movs	r3, #0
}
 80058ca:	4618      	mov	r0, r3
 80058cc:	bd80      	pop	{r7, pc}
 80058ce:	bf00      	nop
 80058d0:	20000f24 	.word	0x20000f24
 80058d4:	20000f28 	.word	0x20000f28
 80058d8:	20000f2c 	.word	0x20000f2c
 80058dc:	20000f30 	.word	0x20000f30

080058e0 <createTasks>:

RobottoErrorCode createTasks()
{
 80058e0:	b580      	push	{r7, lr}
 80058e2:	b082      	sub	sp, #8
 80058e4:	af02      	add	r7, sp, #8
	if (xTaskCreate(ledBlinkTask, "LED_BLINK", configMINIMAL_STACK_SIZE,
 80058e6:	4b2f      	ldr	r3, [pc, #188]	@ (80059a4 <createTasks+0xc4>)
 80058e8:	9301      	str	r3, [sp, #4]
 80058ea:	2301      	movs	r3, #1
 80058ec:	9300      	str	r3, [sp, #0]
 80058ee:	2300      	movs	r3, #0
 80058f0:	2280      	movs	r2, #128	@ 0x80
 80058f2:	492d      	ldr	r1, [pc, #180]	@ (80059a8 <createTasks+0xc8>)
 80058f4:	482d      	ldr	r0, [pc, #180]	@ (80059ac <createTasks+0xcc>)
 80058f6:	f000 ff44 	bl	8006782 <xTaskCreate>
 80058fa:	4603      	mov	r3, r0
 80058fc:	2b01      	cmp	r3, #1
 80058fe:	d001      	beq.n	8005904 <createTasks+0x24>
			NULL, LED_BLINK_PRIORITY, &led_task_handle) != pdPASS)
	{
		return ROBOTTO_ERROR;
 8005900:	2301      	movs	r3, #1
 8005902:	e04b      	b.n	800599c <createTasks+0xbc>
	}
	if (xTaskCreate(buttonTask, "BUTTON", configMINIMAL_STACK_SIZE,
 8005904:	4b2a      	ldr	r3, [pc, #168]	@ (80059b0 <createTasks+0xd0>)
 8005906:	9301      	str	r3, [sp, #4]
 8005908:	2301      	movs	r3, #1
 800590a:	9300      	str	r3, [sp, #0]
 800590c:	2300      	movs	r3, #0
 800590e:	2280      	movs	r2, #128	@ 0x80
 8005910:	4928      	ldr	r1, [pc, #160]	@ (80059b4 <createTasks+0xd4>)
 8005912:	4829      	ldr	r0, [pc, #164]	@ (80059b8 <createTasks+0xd8>)
 8005914:	f000 ff35 	bl	8006782 <xTaskCreate>
 8005918:	4603      	mov	r3, r0
 800591a:	2b01      	cmp	r3, #1
 800591c:	d001      	beq.n	8005922 <createTasks+0x42>
			NULL, BUTTON_TASK_PRIORITY, &buttonTaskHandle) != pdPASS)
	{
		return ROBOTTO_ERROR;
 800591e:	2301      	movs	r3, #1
 8005920:	e03c      	b.n	800599c <createTasks+0xbc>
	}
	if (xTaskCreate(wheelsControlTask, "WHEELS_CONTROL", configMINIMAL_STACK_SIZE,
 8005922:	4b26      	ldr	r3, [pc, #152]	@ (80059bc <createTasks+0xdc>)
 8005924:	9301      	str	r3, [sp, #4]
 8005926:	2305      	movs	r3, #5
 8005928:	9300      	str	r3, [sp, #0]
 800592a:	2300      	movs	r3, #0
 800592c:	2280      	movs	r2, #128	@ 0x80
 800592e:	4924      	ldr	r1, [pc, #144]	@ (80059c0 <createTasks+0xe0>)
 8005930:	4824      	ldr	r0, [pc, #144]	@ (80059c4 <createTasks+0xe4>)
 8005932:	f000 ff26 	bl	8006782 <xTaskCreate>
 8005936:	4603      	mov	r3, r0
 8005938:	2b01      	cmp	r3, #1
 800593a:	d001      	beq.n	8005940 <createTasks+0x60>
			NULL, WHEELS_CONTROL_PRIORITY, &motor_task_handle) != pdPASS)
	{
		return ROBOTTO_ERROR;
 800593c:	2301      	movs	r3, #1
 800593e:	e02d      	b.n	800599c <createTasks+0xbc>
	}
	if (xTaskCreate(motionPlanningTask, "MOTION_PLANNING", configMINIMAL_STACK_SIZE,
 8005940:	4b21      	ldr	r3, [pc, #132]	@ (80059c8 <createTasks+0xe8>)
 8005942:	9301      	str	r3, [sp, #4]
 8005944:	2303      	movs	r3, #3
 8005946:	9300      	str	r3, [sp, #0]
 8005948:	2300      	movs	r3, #0
 800594a:	2280      	movs	r2, #128	@ 0x80
 800594c:	491f      	ldr	r1, [pc, #124]	@ (80059cc <createTasks+0xec>)
 800594e:	4820      	ldr	r0, [pc, #128]	@ (80059d0 <createTasks+0xf0>)
 8005950:	f000 ff17 	bl	8006782 <xTaskCreate>
 8005954:	4603      	mov	r3, r0
 8005956:	2b01      	cmp	r3, #1
 8005958:	d001      	beq.n	800595e <createTasks+0x7e>
			NULL, MOTION_PLANNING_PRIORITY, &motion_planning_handle) != pdPASS)
	{
		return ROBOTTO_ERROR;
 800595a:	2301      	movs	r3, #1
 800595c:	e01e      	b.n	800599c <createTasks+0xbc>
	}
	if (xTaskCreate(poseEstimationTask, "POSE_ESTIMATION", configMINIMAL_STACK_SIZE,
 800595e:	4b1d      	ldr	r3, [pc, #116]	@ (80059d4 <createTasks+0xf4>)
 8005960:	9301      	str	r3, [sp, #4]
 8005962:	2304      	movs	r3, #4
 8005964:	9300      	str	r3, [sp, #0]
 8005966:	2300      	movs	r3, #0
 8005968:	2280      	movs	r2, #128	@ 0x80
 800596a:	491b      	ldr	r1, [pc, #108]	@ (80059d8 <createTasks+0xf8>)
 800596c:	481b      	ldr	r0, [pc, #108]	@ (80059dc <createTasks+0xfc>)
 800596e:	f000 ff08 	bl	8006782 <xTaskCreate>
 8005972:	4603      	mov	r3, r0
 8005974:	2b01      	cmp	r3, #1
 8005976:	d001      	beq.n	800597c <createTasks+0x9c>
			NULL, POSE_ESTIMATION_PRIORITY, &pose_estimation_handles) != pdPASS)
	{
		return ROBOTTO_ERROR;
 8005978:	2301      	movs	r3, #1
 800597a:	e00f      	b.n	800599c <createTasks+0xbc>
	}
	if (xTaskCreate(communicationManagerTask, "COMMUNICATION_MANAGER", configMINIMAL_STACK_SIZE,
 800597c:	4b18      	ldr	r3, [pc, #96]	@ (80059e0 <createTasks+0x100>)
 800597e:	9301      	str	r3, [sp, #4]
 8005980:	2302      	movs	r3, #2
 8005982:	9300      	str	r3, [sp, #0]
 8005984:	2300      	movs	r3, #0
 8005986:	2280      	movs	r2, #128	@ 0x80
 8005988:	4916      	ldr	r1, [pc, #88]	@ (80059e4 <createTasks+0x104>)
 800598a:	4817      	ldr	r0, [pc, #92]	@ (80059e8 <createTasks+0x108>)
 800598c:	f000 fef9 	bl	8006782 <xTaskCreate>
 8005990:	4603      	mov	r3, r0
 8005992:	2b01      	cmp	r3, #1
 8005994:	d001      	beq.n	800599a <createTasks+0xba>
			NULL, COMMUNICATION_MANAGER_PRIORITY, &communication_manager_handles) != pdPASS)
	{
		return ROBOTTO_ERROR;
 8005996:	2301      	movs	r3, #1
 8005998:	e000      	b.n	800599c <createTasks+0xbc>
	}
	return ROBOTTO_OK;
 800599a:	2300      	movs	r3, #0
}
 800599c:	4618      	mov	r0, r3
 800599e:	46bd      	mov	sp, r7
 80059a0:	bd80      	pop	{r7, pc}
 80059a2:	bf00      	nop
 80059a4:	20000f0c 	.word	0x20000f0c
 80059a8:	0800c104 	.word	0x0800c104
 80059ac:	08005739 	.word	0x08005739
 80059b0:	20000f18 	.word	0x20000f18
 80059b4:	0800c110 	.word	0x0800c110
 80059b8:	0800576d 	.word	0x0800576d
 80059bc:	20000f10 	.word	0x20000f10
 80059c0:	0800c118 	.word	0x0800c118
 80059c4:	080057e7 	.word	0x080057e7
 80059c8:	20000f14 	.word	0x20000f14
 80059cc:	0800c128 	.word	0x0800c128
 80059d0:	080057c5 	.word	0x080057c5
 80059d4:	20000f1c 	.word	0x20000f1c
 80059d8:	0800c138 	.word	0x0800c138
 80059dc:	08005809 	.word	0x08005809
 80059e0:	20000f20 	.word	0x20000f20
 80059e4:	0800c148 	.word	0x0800c148
 80059e8:	0800582d 	.word	0x0800582d

080059ec <setupRobotto>:

RobottoErrorCode setupRobotto()
{
 80059ec:	b580      	push	{r7, lr}
 80059ee:	af00      	add	r7, sp, #0
	initializeI2CMutexes();
 80059f0:	f7fa ff54 	bl	800089c <initializeI2CMutexes>

	if(ROBOTTO_OK != createQueues())
 80059f4:	f7ff ff2e 	bl	8005854 <createQueues>
 80059f8:	4603      	mov	r3, r0
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d001      	beq.n	8005a02 <setupRobotto+0x16>
	{
		return ROBOTTO_ERROR;
 80059fe:	2301      	movs	r3, #1
 8005a00:	e007      	b.n	8005a12 <setupRobotto+0x26>
	}

	if(ROBOTTO_OK != createTasks())
 8005a02:	f7ff ff6d 	bl	80058e0 <createTasks>
 8005a06:	4603      	mov	r3, r0
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d001      	beq.n	8005a10 <setupRobotto+0x24>
	{
		return ROBOTTO_ERROR;
 8005a0c:	2301      	movs	r3, #1
 8005a0e:	e000      	b.n	8005a12 <setupRobotto+0x26>
	}

	return ROBOTTO_OK;
 8005a10:	2300      	movs	r3, #0
}
 8005a12:	4618      	mov	r0, r3
 8005a14:	bd80      	pop	{r7, pc}

08005a16 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005a16:	b580      	push	{r7, lr}
 8005a18:	b082      	sub	sp, #8
 8005a1a:	af00      	add	r7, sp, #0
 8005a1c:	6078      	str	r0, [r7, #4]
    traceENTER_vListInitialise( pxList );

    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	f103 0208 	add.w	r2, r3, #8
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005a2e:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	f103 0208 	add.w	r2, r3, #8
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	f103 0208 	add.w	r2, r3, #8
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	2200      	movs	r2, #0
 8005a48:	601a      	str	r2, [r3, #0]
    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );

    traceRETURN_vListInitialise();
 8005a4a:	f240 1019 	movw	r0, #281	@ 0x119
 8005a4e:	f005 fd31 	bl	800b4b4 <SEGGER_SYSVIEW_RecordEndCall>
}
 8005a52:	bf00      	nop
 8005a54:	3708      	adds	r7, #8
 8005a56:	46bd      	mov	sp, r7
 8005a58:	bd80      	pop	{r7, pc}

08005a5a <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005a5a:	b580      	push	{r7, lr}
 8005a5c:	b082      	sub	sp, #8
 8005a5e:	af00      	add	r7, sp, #0
 8005a60:	6078      	str	r0, [r7, #4]
    traceENTER_vListInitialiseItem( pxItem );

    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	2200      	movs	r2, #0
 8005a66:	611a      	str	r2, [r3, #16]
    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );

    traceRETURN_vListInitialiseItem();
 8005a68:	f44f 708d 	mov.w	r0, #282	@ 0x11a
 8005a6c:	f005 fd22 	bl	800b4b4 <SEGGER_SYSVIEW_RecordEndCall>
}
 8005a70:	bf00      	nop
 8005a72:	3708      	adds	r7, #8
 8005a74:	46bd      	mov	sp, r7
 8005a76:	bd80      	pop	{r7, pc}

08005a78 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 8005a78:	b580      	push	{r7, lr}
 8005a7a:	b084      	sub	sp, #16
 8005a7c:	af00      	add	r7, sp, #0
 8005a7e:	6078      	str	r0, [r7, #4]
 8005a80:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005a82:	683b      	ldr	r3, [r7, #0]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 8005a88:	68bb      	ldr	r3, [r7, #8]
 8005a8a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005a8e:	d103      	bne.n	8005a98 <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	691b      	ldr	r3, [r3, #16]
 8005a94:	60fb      	str	r3, [r7, #12]
 8005a96:	e00c      	b.n	8005ab2 <vListInsert+0x3a>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	3308      	adds	r3, #8
 8005a9c:	60fb      	str	r3, [r7, #12]
 8005a9e:	e002      	b.n	8005aa6 <vListInsert+0x2e>
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	685b      	ldr	r3, [r3, #4]
 8005aa4:	60fb      	str	r3, [r7, #12]
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	685b      	ldr	r3, [r3, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	68ba      	ldr	r2, [r7, #8]
 8005aae:	429a      	cmp	r2, r3
 8005ab0:	d2f6      	bcs.n	8005aa0 <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	685a      	ldr	r2, [r3, #4]
 8005ab6:	683b      	ldr	r3, [r7, #0]
 8005ab8:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005aba:	683b      	ldr	r3, [r7, #0]
 8005abc:	685b      	ldr	r3, [r3, #4]
 8005abe:	683a      	ldr	r2, [r7, #0]
 8005ac0:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8005ac2:	683b      	ldr	r3, [r7, #0]
 8005ac4:	68fa      	ldr	r2, [r7, #12]
 8005ac6:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	683a      	ldr	r2, [r7, #0]
 8005acc:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8005ace:	683b      	ldr	r3, [r7, #0]
 8005ad0:	687a      	ldr	r2, [r7, #4]
 8005ad2:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems + 1U );
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	1c5a      	adds	r2, r3, #1
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	601a      	str	r2, [r3, #0]

    traceRETURN_vListInsert();
 8005ade:	f44f 708e 	mov.w	r0, #284	@ 0x11c
 8005ae2:	f005 fce7 	bl	800b4b4 <SEGGER_SYSVIEW_RecordEndCall>
}
 8005ae6:	bf00      	nop
 8005ae8:	3710      	adds	r7, #16
 8005aea:	46bd      	mov	sp, r7
 8005aec:	bd80      	pop	{r7, pc}

08005aee <uxListRemove>:
/*-----------------------------------------------------------*/


UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005aee:	b580      	push	{r7, lr}
 8005af0:	b084      	sub	sp, #16
 8005af2:	af00      	add	r7, sp, #0
 8005af4:	6078      	str	r0, [r7, #4]
    /* The list item knows which list it is in.  Obtain the list from the list
     * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	691b      	ldr	r3, [r3, #16]
 8005afa:	60fb      	str	r3, [r7, #12]

    traceENTER_uxListRemove( pxItemToRemove );

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	685b      	ldr	r3, [r3, #4]
 8005b00:	687a      	ldr	r2, [r7, #4]
 8005b02:	6892      	ldr	r2, [r2, #8]
 8005b04:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	689b      	ldr	r3, [r3, #8]
 8005b0a:	687a      	ldr	r2, [r7, #4]
 8005b0c:	6852      	ldr	r2, [r2, #4]
 8005b0e:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	685b      	ldr	r3, [r3, #4]
 8005b14:	687a      	ldr	r2, [r7, #4]
 8005b16:	429a      	cmp	r2, r3
 8005b18:	d103      	bne.n	8005b22 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	689a      	ldr	r2, [r3, #8]
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	2200      	movs	r2, #0
 8005b26:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems - 1U );
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	1e5a      	subs	r2, r3, #1
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	601a      	str	r2, [r3, #0]

    traceRETURN_uxListRemove( pxList->uxNumberOfItems );
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	4619      	mov	r1, r3
 8005b38:	f240 101d 	movw	r0, #285	@ 0x11d
 8005b3c:	f005 fcf6 	bl	800b52c <SEGGER_SYSVIEW_RecordEndCallU32>

    return pxList->uxNumberOfItems;
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	681b      	ldr	r3, [r3, #0]
}
 8005b44:	4618      	mov	r0, r3
 8005b46:	3710      	adds	r7, #16
 8005b48:	46bd      	mov	sp, r7
 8005b4a:	bd80      	pop	{r7, pc}

08005b4c <xQueueGenericReset>:
    } while( 0 )
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 8005b4c:	b580      	push	{r7, lr}
 8005b4e:	b086      	sub	sp, #24
 8005b50:	af00      	add	r7, sp, #0
 8005b52:	6078      	str	r0, [r7, #4]
 8005b54:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn = pdPASS;
 8005b56:	2301      	movs	r3, #1
 8005b58:	617b      	str	r3, [r7, #20]
    Queue_t * const pxQueue = xQueue;
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	613b      	str	r3, [r7, #16]

    traceENTER_xQueueGenericReset( xQueue, xNewQueue );

    configASSERT( pxQueue );
 8005b5e:	693b      	ldr	r3, [r7, #16]
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d10b      	bne.n	8005b7c <xQueueGenericReset+0x30>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
    uint32_t ulNewBASEPRI;

    __asm volatile
 8005b64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b68:	f383 8811 	msr	BASEPRI, r3
 8005b6c:	f3bf 8f6f 	isb	sy
 8005b70:	f3bf 8f4f 	dsb	sy
 8005b74:	60fb      	str	r3, [r7, #12]
        "   msr basepri, %0                                         \n" \
        "   isb                                                     \n" \
        "   dsb                                                     \n" \
        : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
    );
}
 8005b76:	bf00      	nop
 8005b78:	bf00      	nop
 8005b7a:	e7fd      	b.n	8005b78 <xQueueGenericReset+0x2c>

    if( ( pxQueue != NULL ) &&
 8005b7c:	693b      	ldr	r3, [r7, #16]
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d05d      	beq.n	8005c3e <xQueueGenericReset+0xf2>
        ( pxQueue->uxLength >= 1U ) &&
 8005b82:	693b      	ldr	r3, [r7, #16]
 8005b84:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    if( ( pxQueue != NULL ) &&
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d059      	beq.n	8005c3e <xQueueGenericReset+0xf2>
        /* Check for multiplication overflow. */
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 8005b8a:	693b      	ldr	r3, [r7, #16]
 8005b8c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005b8e:	693b      	ldr	r3, [r7, #16]
 8005b90:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b92:	2100      	movs	r1, #0
 8005b94:	fba3 2302 	umull	r2, r3, r3, r2
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	d000      	beq.n	8005b9e <xQueueGenericReset+0x52>
 8005b9c:	2101      	movs	r1, #1
 8005b9e:	460b      	mov	r3, r1
        ( pxQueue->uxLength >= 1U ) &&
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d14c      	bne.n	8005c3e <xQueueGenericReset+0xf2>
    {
        taskENTER_CRITICAL();
 8005ba4:	f002 fd8e 	bl	80086c4 <vPortEnterCritical>
        {
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8005ba8:	693b      	ldr	r3, [r7, #16]
 8005baa:	681a      	ldr	r2, [r3, #0]
 8005bac:	693b      	ldr	r3, [r7, #16]
 8005bae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005bb0:	6939      	ldr	r1, [r7, #16]
 8005bb2:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005bb4:	fb01 f303 	mul.w	r3, r1, r3
 8005bb8:	441a      	add	r2, r3
 8005bba:	693b      	ldr	r3, [r7, #16]
 8005bbc:	609a      	str	r2, [r3, #8]
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005bbe:	693b      	ldr	r3, [r7, #16]
 8005bc0:	2200      	movs	r2, #0
 8005bc2:	639a      	str	r2, [r3, #56]	@ 0x38
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8005bc4:	693b      	ldr	r3, [r7, #16]
 8005bc6:	681a      	ldr	r2, [r3, #0]
 8005bc8:	693b      	ldr	r3, [r7, #16]
 8005bca:	605a      	str	r2, [r3, #4]
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize );
 8005bcc:	693b      	ldr	r3, [r7, #16]
 8005bce:	681a      	ldr	r2, [r3, #0]
 8005bd0:	693b      	ldr	r3, [r7, #16]
 8005bd2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005bd4:	3b01      	subs	r3, #1
 8005bd6:	6939      	ldr	r1, [r7, #16]
 8005bd8:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005bda:	fb01 f303 	mul.w	r3, r1, r3
 8005bde:	441a      	add	r2, r3
 8005be0:	693b      	ldr	r3, [r7, #16]
 8005be2:	60da      	str	r2, [r3, #12]
            pxQueue->cRxLock = queueUNLOCKED;
 8005be4:	693b      	ldr	r3, [r7, #16]
 8005be6:	22ff      	movs	r2, #255	@ 0xff
 8005be8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            pxQueue->cTxLock = queueUNLOCKED;
 8005bec:	693b      	ldr	r3, [r7, #16]
 8005bee:	22ff      	movs	r2, #255	@ 0xff
 8005bf0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

            if( xNewQueue == pdFALSE )
 8005bf4:	683b      	ldr	r3, [r7, #0]
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d114      	bne.n	8005c24 <xQueueGenericReset+0xd8>
                /* If there are tasks blocked waiting to read from the queue, then
                 * the tasks will remain blocked as after this function exits the queue
                 * will still be empty.  If there are tasks blocked waiting to write to
                 * the queue, then one should be unblocked as after this function exits
                 * it will be possible to write to it. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005bfa:	693b      	ldr	r3, [r7, #16]
 8005bfc:	691b      	ldr	r3, [r3, #16]
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d01a      	beq.n	8005c38 <xQueueGenericReset+0xec>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005c02:	693b      	ldr	r3, [r7, #16]
 8005c04:	3310      	adds	r3, #16
 8005c06:	4618      	mov	r0, r3
 8005c08:	f001 fbd4 	bl	80073b4 <xTaskRemoveFromEventList>
 8005c0c:	4603      	mov	r3, r0
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d012      	beq.n	8005c38 <xQueueGenericReset+0xec>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8005c12:	4b18      	ldr	r3, [pc, #96]	@ (8005c74 <xQueueGenericReset+0x128>)
 8005c14:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005c18:	601a      	str	r2, [r3, #0]
 8005c1a:	f3bf 8f4f 	dsb	sy
 8005c1e:	f3bf 8f6f 	isb	sy
 8005c22:	e009      	b.n	8005c38 <xQueueGenericReset+0xec>
                }
            }
            else
            {
                /* Ensure the event queues start in the correct state. */
                vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005c24:	693b      	ldr	r3, [r7, #16]
 8005c26:	3310      	adds	r3, #16
 8005c28:	4618      	mov	r0, r3
 8005c2a:	f7ff fef4 	bl	8005a16 <vListInitialise>
                vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005c2e:	693b      	ldr	r3, [r7, #16]
 8005c30:	3324      	adds	r3, #36	@ 0x24
 8005c32:	4618      	mov	r0, r3
 8005c34:	f7ff feef 	bl	8005a16 <vListInitialise>
            }
        }
        taskEXIT_CRITICAL();
 8005c38:	f002 fd76 	bl	8008728 <vPortExitCritical>
 8005c3c:	e001      	b.n	8005c42 <xQueueGenericReset+0xf6>
    }
    else
    {
        xReturn = pdFAIL;
 8005c3e:	2300      	movs	r3, #0
 8005c40:	617b      	str	r3, [r7, #20]
    }

    configASSERT( xReturn != pdFAIL );
 8005c42:	697b      	ldr	r3, [r7, #20]
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d10b      	bne.n	8005c60 <xQueueGenericReset+0x114>
    __asm volatile
 8005c48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c4c:	f383 8811 	msr	BASEPRI, r3
 8005c50:	f3bf 8f6f 	isb	sy
 8005c54:	f3bf 8f4f 	dsb	sy
 8005c58:	60bb      	str	r3, [r7, #8]
}
 8005c5a:	bf00      	nop
 8005c5c:	bf00      	nop
 8005c5e:	e7fd      	b.n	8005c5c <xQueueGenericReset+0x110>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    traceRETURN_xQueueGenericReset( xReturn );
 8005c60:	697b      	ldr	r3, [r7, #20]
 8005c62:	4619      	mov	r1, r3
 8005c64:	2096      	movs	r0, #150	@ 0x96
 8005c66:	f005 fc61 	bl	800b52c <SEGGER_SYSVIEW_RecordEndCallU32>

    return xReturn;
 8005c6a:	697b      	ldr	r3, [r7, #20]
}
 8005c6c:	4618      	mov	r0, r3
 8005c6e:	3718      	adds	r7, #24
 8005c70:	46bd      	mov	sp, r7
 8005c72:	bd80      	pop	{r7, pc}
 8005c74:	e000ed04 	.word	0xe000ed04

08005c78 <xQueueGenericCreateStatic>:
    QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength,
                                             const UBaseType_t uxItemSize,
                                             uint8_t * pucQueueStorage,
                                             StaticQueue_t * pxStaticQueue,
                                             const uint8_t ucQueueType )
    {
 8005c78:	b580      	push	{r7, lr}
 8005c7a:	b08c      	sub	sp, #48	@ 0x30
 8005c7c:	af02      	add	r7, sp, #8
 8005c7e:	60f8      	str	r0, [r7, #12]
 8005c80:	60b9      	str	r1, [r7, #8]
 8005c82:	607a      	str	r2, [r7, #4]
 8005c84:	603b      	str	r3, [r7, #0]
        Queue_t * pxNewQueue = NULL;
 8005c86:	2300      	movs	r3, #0
 8005c88:	627b      	str	r3, [r7, #36]	@ 0x24

        traceENTER_xQueueGenericCreateStatic( uxQueueLength, uxItemSize, pucQueueStorage, pxStaticQueue, ucQueueType );

        /* The StaticQueue_t structure and the queue storage area must be
         * supplied. */
        configASSERT( pxStaticQueue );
 8005c8a:	683b      	ldr	r3, [r7, #0]
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d10b      	bne.n	8005ca8 <xQueueGenericCreateStatic+0x30>
    __asm volatile
 8005c90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c94:	f383 8811 	msr	BASEPRI, r3
 8005c98:	f3bf 8f6f 	isb	sy
 8005c9c:	f3bf 8f4f 	dsb	sy
 8005ca0:	623b      	str	r3, [r7, #32]
}
 8005ca2:	bf00      	nop
 8005ca4:	bf00      	nop
 8005ca6:	e7fd      	b.n	8005ca4 <xQueueGenericCreateStatic+0x2c>

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d031      	beq.n	8005d12 <xQueueGenericCreateStatic+0x9a>
 8005cae:	683b      	ldr	r3, [r7, #0]
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d02e      	beq.n	8005d12 <xQueueGenericCreateStatic+0x9a>
            ( pxStaticQueue != NULL ) &&
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d002      	beq.n	8005cc0 <xQueueGenericCreateStatic+0x48>

            /* A queue storage area should be provided if the item size is not 0, and
             * should not be provided if the item size is 0. */
            ( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0U ) ) ) &&
 8005cba:	68bb      	ldr	r3, [r7, #8]
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d028      	beq.n	8005d12 <xQueueGenericCreateStatic+0x9a>
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d102      	bne.n	8005ccc <xQueueGenericCreateStatic+0x54>
            ( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0U ) ) ) )
 8005cc6:	68bb      	ldr	r3, [r7, #8]
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d122      	bne.n	8005d12 <xQueueGenericCreateStatic+0x9a>
            #if ( configASSERT_DEFINED == 1 )
            {
                /* Sanity check that the size of the structure used to declare a
                 * variable of type StaticQueue_t or StaticSemaphore_t equals the size of
                 * the real queue and semaphore structures. */
                volatile size_t xSize = sizeof( StaticQueue_t );
 8005ccc:	2350      	movs	r3, #80	@ 0x50
 8005cce:	617b      	str	r3, [r7, #20]

                /* This assertion cannot be branch covered in unit tests */
                configASSERT( xSize == sizeof( Queue_t ) ); /* LCOV_EXCL_BR_LINE */
 8005cd0:	697b      	ldr	r3, [r7, #20]
 8005cd2:	2b50      	cmp	r3, #80	@ 0x50
 8005cd4:	d00b      	beq.n	8005cee <xQueueGenericCreateStatic+0x76>
    __asm volatile
 8005cd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005cda:	f383 8811 	msr	BASEPRI, r3
 8005cde:	f3bf 8f6f 	isb	sy
 8005ce2:	f3bf 8f4f 	dsb	sy
 8005ce6:	61fb      	str	r3, [r7, #28]
}
 8005ce8:	bf00      	nop
 8005cea:	bf00      	nop
 8005cec:	e7fd      	b.n	8005cea <xQueueGenericCreateStatic+0x72>
                ( void ) xSize;                             /* Prevent unused variable warning when configASSERT() is not defined. */
 8005cee:	697b      	ldr	r3, [r7, #20]
             * The address of a statically allocated storage area was also passed in
             * but is already set. */
            /* MISRA Ref 11.3.1 [Misaligned access] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-113 */
            /* coverity[misra_c_2012_rule_11_3_violation] */
            pxNewQueue = ( Queue_t * ) pxStaticQueue;
 8005cf0:	683b      	ldr	r3, [r7, #0]
 8005cf2:	627b      	str	r3, [r7, #36]	@ 0x24
            #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
            {
                /* Queues can be allocated wither statically or dynamically, so
                 * note this queue was allocated statically in case the queue is
                 * later deleted. */
                pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8005cf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cf6:	2201      	movs	r2, #1
 8005cf8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
            }
            #endif /* configSUPPORT_DYNAMIC_ALLOCATION */

            prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005cfc:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8005d00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d02:	9300      	str	r3, [sp, #0]
 8005d04:	4613      	mov	r3, r2
 8005d06:	687a      	ldr	r2, [r7, #4]
 8005d08:	68b9      	ldr	r1, [r7, #8]
 8005d0a:	68f8      	ldr	r0, [r7, #12]
 8005d0c:	f000 f87a 	bl	8005e04 <prvInitialiseNewQueue>
 8005d10:	e00e      	b.n	8005d30 <xQueueGenericCreateStatic+0xb8>
        }
        else
        {
            configASSERT( pxNewQueue );
 8005d12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d10b      	bne.n	8005d30 <xQueueGenericCreateStatic+0xb8>
    __asm volatile
 8005d18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d1c:	f383 8811 	msr	BASEPRI, r3
 8005d20:	f3bf 8f6f 	isb	sy
 8005d24:	f3bf 8f4f 	dsb	sy
 8005d28:	61bb      	str	r3, [r7, #24]
}
 8005d2a:	bf00      	nop
 8005d2c:	bf00      	nop
 8005d2e:	e7fd      	b.n	8005d2c <xQueueGenericCreateStatic+0xb4>
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xQueueGenericCreateStatic( pxNewQueue );
 8005d30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d32:	4618      	mov	r0, r3
 8005d34:	f005 fd94 	bl	800b860 <SEGGER_SYSVIEW_ShrinkId>
 8005d38:	4603      	mov	r3, r0
 8005d3a:	4619      	mov	r1, r3
 8005d3c:	2097      	movs	r0, #151	@ 0x97
 8005d3e:	f005 fbf5 	bl	800b52c <SEGGER_SYSVIEW_RecordEndCallU32>

        return pxNewQueue;
 8005d42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
 8005d44:	4618      	mov	r0, r3
 8005d46:	3728      	adds	r7, #40	@ 0x28
 8005d48:	46bd      	mov	sp, r7
 8005d4a:	bd80      	pop	{r7, pc}

08005d4c <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 8005d4c:	b580      	push	{r7, lr}
 8005d4e:	b08a      	sub	sp, #40	@ 0x28
 8005d50:	af02      	add	r7, sp, #8
 8005d52:	60f8      	str	r0, [r7, #12]
 8005d54:	60b9      	str	r1, [r7, #8]
 8005d56:	4613      	mov	r3, r2
 8005d58:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue = NULL;
 8005d5a:	2300      	movs	r3, #0
 8005d5c:	61fb      	str	r3, [r7, #28]
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        traceENTER_xQueueGenericCreate( uxQueueLength, uxItemSize, ucQueueType );

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d032      	beq.n	8005dca <xQueueGenericCreate+0x7e>
            /* Check for multiplication overflow. */
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8005d64:	2100      	movs	r1, #0
 8005d66:	68ba      	ldr	r2, [r7, #8]
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	fba3 2302 	umull	r2, r3, r3, r2
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d000      	beq.n	8005d74 <xQueueGenericCreate+0x28>
 8005d72:	2101      	movs	r1, #1
 8005d74:	460b      	mov	r3, r1
        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d127      	bne.n	8005dca <xQueueGenericCreate+0x7e>
            /* Check for addition overflow. */
            ( ( UBaseType_t ) ( SIZE_MAX - sizeof( Queue_t ) ) >= ( uxQueueLength * uxItemSize ) ) )
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	68ba      	ldr	r2, [r7, #8]
 8005d7e:	fb02 f303 	mul.w	r3, r2, r3
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8005d82:	f113 0f51 	cmn.w	r3, #81	@ 0x51
 8005d86:	d820      	bhi.n	8005dca <xQueueGenericCreate+0x7e>
        {
            /* Allocate enough space to hold the maximum number of items that
             * can be in the queue at any time.  It is valid for uxItemSize to be
             * zero in the case the queue is used as a semaphore. */
            xQueueSizeInBytes = ( size_t ) ( ( size_t ) uxQueueLength * ( size_t ) uxItemSize );
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	68ba      	ldr	r2, [r7, #8]
 8005d8c:	fb02 f303 	mul.w	r3, r2, r3
 8005d90:	61bb      	str	r3, [r7, #24]

            /* MISRA Ref 11.5.1 [Malloc memory assignment] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
            /* coverity[misra_c_2012_rule_11_5_violation] */
            pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8005d92:	69bb      	ldr	r3, [r7, #24]
 8005d94:	3350      	adds	r3, #80	@ 0x50
 8005d96:	4618      	mov	r0, r3
 8005d98:	f002 fdc2 	bl	8008920 <pvPortMalloc>
 8005d9c:	61f8      	str	r0, [r7, #28]

            if( pxNewQueue != NULL )
 8005d9e:	69fb      	ldr	r3, [r7, #28]
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d021      	beq.n	8005de8 <xQueueGenericCreate+0x9c>
            {
                /* Jump past the queue structure to find the location of the queue
                 * storage area. */
                pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8005da4:	69fb      	ldr	r3, [r7, #28]
 8005da6:	617b      	str	r3, [r7, #20]
                pucQueueStorage += sizeof( Queue_t );
 8005da8:	697b      	ldr	r3, [r7, #20]
 8005daa:	3350      	adds	r3, #80	@ 0x50
 8005dac:	617b      	str	r3, [r7, #20]
                #if ( configSUPPORT_STATIC_ALLOCATION == 1 )
                {
                    /* Queues can be created either statically or dynamically, so
                     * note this task was created dynamically in case it is later
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8005dae:	69fb      	ldr	r3, [r7, #28]
 8005db0:	2200      	movs	r2, #0
 8005db2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
                }
                #endif /* configSUPPORT_STATIC_ALLOCATION */

                prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005db6:	79fa      	ldrb	r2, [r7, #7]
 8005db8:	69fb      	ldr	r3, [r7, #28]
 8005dba:	9300      	str	r3, [sp, #0]
 8005dbc:	4613      	mov	r3, r2
 8005dbe:	697a      	ldr	r2, [r7, #20]
 8005dc0:	68b9      	ldr	r1, [r7, #8]
 8005dc2:	68f8      	ldr	r0, [r7, #12]
 8005dc4:	f000 f81e 	bl	8005e04 <prvInitialiseNewQueue>
            if( pxNewQueue != NULL )
 8005dc8:	e00e      	b.n	8005de8 <xQueueGenericCreate+0x9c>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            configASSERT( pxNewQueue );
 8005dca:	69fb      	ldr	r3, [r7, #28]
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d10b      	bne.n	8005de8 <xQueueGenericCreate+0x9c>
    __asm volatile
 8005dd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005dd4:	f383 8811 	msr	BASEPRI, r3
 8005dd8:	f3bf 8f6f 	isb	sy
 8005ddc:	f3bf 8f4f 	dsb	sy
 8005de0:	613b      	str	r3, [r7, #16]
}
 8005de2:	bf00      	nop
 8005de4:	bf00      	nop
 8005de6:	e7fd      	b.n	8005de4 <xQueueGenericCreate+0x98>
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xQueueGenericCreate( pxNewQueue );
 8005de8:	69fb      	ldr	r3, [r7, #28]
 8005dea:	4618      	mov	r0, r3
 8005dec:	f005 fd38 	bl	800b860 <SEGGER_SYSVIEW_ShrinkId>
 8005df0:	4603      	mov	r3, r0
 8005df2:	4619      	mov	r1, r3
 8005df4:	2098      	movs	r0, #152	@ 0x98
 8005df6:	f005 fb99 	bl	800b52c <SEGGER_SYSVIEW_RecordEndCallU32>

        return pxNewQueue;
 8005dfa:	69fb      	ldr	r3, [r7, #28]
    }
 8005dfc:	4618      	mov	r0, r3
 8005dfe:	3720      	adds	r7, #32
 8005e00:	46bd      	mov	sp, r7
 8005e02:	bd80      	pop	{r7, pc}

08005e04 <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 8005e04:	b580      	push	{r7, lr}
 8005e06:	b084      	sub	sp, #16
 8005e08:	af00      	add	r7, sp, #0
 8005e0a:	60f8      	str	r0, [r7, #12]
 8005e0c:	60b9      	str	r1, [r7, #8]
 8005e0e:	607a      	str	r2, [r7, #4]
 8005e10:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 8005e12:	68bb      	ldr	r3, [r7, #8]
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d103      	bne.n	8005e20 <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005e18:	69bb      	ldr	r3, [r7, #24]
 8005e1a:	69ba      	ldr	r2, [r7, #24]
 8005e1c:	601a      	str	r2, [r3, #0]
 8005e1e:	e002      	b.n	8005e26 <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005e20:	69bb      	ldr	r3, [r7, #24]
 8005e22:	687a      	ldr	r2, [r7, #4]
 8005e24:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 8005e26:	69bb      	ldr	r3, [r7, #24]
 8005e28:	68fa      	ldr	r2, [r7, #12]
 8005e2a:	63da      	str	r2, [r3, #60]	@ 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 8005e2c:	69bb      	ldr	r3, [r7, #24]
 8005e2e:	68ba      	ldr	r2, [r7, #8]
 8005e30:	641a      	str	r2, [r3, #64]	@ 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005e32:	2101      	movs	r1, #1
 8005e34:	69b8      	ldr	r0, [r7, #24]
 8005e36:	f7ff fe89 	bl	8005b4c <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
    {
        pxNewQueue->ucQueueType = ucQueueType;
 8005e3a:	69bb      	ldr	r3, [r7, #24]
 8005e3c:	78fa      	ldrb	r2, [r7, #3]
 8005e3e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        pxNewQueue->pxQueueSetContainer = NULL;
    }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 8005e42:	bf00      	nop
 8005e44:	3710      	adds	r7, #16
 8005e46:	46bd      	mov	sp, r7
 8005e48:	bd80      	pop	{r7, pc}

08005e4a <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    static void prvInitialiseMutex( Queue_t * pxNewQueue )
    {
 8005e4a:	b580      	push	{r7, lr}
 8005e4c:	b082      	sub	sp, #8
 8005e4e:	af00      	add	r7, sp, #0
 8005e50:	6078      	str	r0, [r7, #4]
        if( pxNewQueue != NULL )
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d00e      	beq.n	8005e76 <prvInitialiseMutex+0x2c>
        {
            /* The queue create function will set all the queue structure members
            * correctly for a generic queue, but this function is creating a
            * mutex.  Overwrite those members that need to be set differently -
            * in particular the information required for priority inheritance. */
            pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	2200      	movs	r2, #0
 8005e5c:	609a      	str	r2, [r3, #8]
            pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	2200      	movs	r2, #0
 8005e62:	601a      	str	r2, [r3, #0]

            /* In case this is a recursive mutex. */
            pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	2200      	movs	r2, #0
 8005e68:	60da      	str	r2, [r3, #12]

            traceCREATE_MUTEX( pxNewQueue );

            /* Start with the semaphore in the expected state. */
            ( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8005e6a:	2300      	movs	r3, #0
 8005e6c:	2200      	movs	r2, #0
 8005e6e:	2100      	movs	r1, #0
 8005e70:	6878      	ldr	r0, [r7, #4]
 8005e72:	f000 f825 	bl	8005ec0 <xQueueGenericSend>
        }
        else
        {
            traceCREATE_MUTEX_FAILED();
        }
    }
 8005e76:	bf00      	nop
 8005e78:	3708      	adds	r7, #8
 8005e7a:	46bd      	mov	sp, r7
 8005e7c:	bd80      	pop	{r7, pc}

08005e7e <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

    QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
    {
 8005e7e:	b580      	push	{r7, lr}
 8005e80:	b086      	sub	sp, #24
 8005e82:	af00      	add	r7, sp, #0
 8005e84:	4603      	mov	r3, r0
 8005e86:	71fb      	strb	r3, [r7, #7]
        QueueHandle_t xNewQueue;
        const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8005e88:	2301      	movs	r3, #1
 8005e8a:	617b      	str	r3, [r7, #20]
 8005e8c:	2300      	movs	r3, #0
 8005e8e:	613b      	str	r3, [r7, #16]

        traceENTER_xQueueCreateMutex( ucQueueType );

        xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8005e90:	79fb      	ldrb	r3, [r7, #7]
 8005e92:	461a      	mov	r2, r3
 8005e94:	6939      	ldr	r1, [r7, #16]
 8005e96:	6978      	ldr	r0, [r7, #20]
 8005e98:	f7ff ff58 	bl	8005d4c <xQueueGenericCreate>
 8005e9c:	60f8      	str	r0, [r7, #12]
        prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8005e9e:	68f8      	ldr	r0, [r7, #12]
 8005ea0:	f7ff ffd3 	bl	8005e4a <prvInitialiseMutex>

        traceRETURN_xQueueCreateMutex( xNewQueue );
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	4618      	mov	r0, r3
 8005ea8:	f005 fcda 	bl	800b860 <SEGGER_SYSVIEW_ShrinkId>
 8005eac:	4603      	mov	r3, r0
 8005eae:	4619      	mov	r1, r3
 8005eb0:	2099      	movs	r0, #153	@ 0x99
 8005eb2:	f005 fb3b 	bl	800b52c <SEGGER_SYSVIEW_RecordEndCallU32>

        return xNewQueue;
 8005eb6:	68fb      	ldr	r3, [r7, #12]
    }
 8005eb8:	4618      	mov	r0, r3
 8005eba:	3718      	adds	r7, #24
 8005ebc:	46bd      	mov	sp, r7
 8005ebe:	bd80      	pop	{r7, pc}

08005ec0 <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 8005ec0:	b580      	push	{r7, lr}
 8005ec2:	b08e      	sub	sp, #56	@ 0x38
 8005ec4:	af00      	add	r7, sp, #0
 8005ec6:	60f8      	str	r0, [r7, #12]
 8005ec8:	60b9      	str	r1, [r7, #8]
 8005eca:	607a      	str	r2, [r7, #4]
 8005ecc:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8005ece:	2300      	movs	r3, #0
 8005ed0:	637b      	str	r3, [r7, #52]	@ 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	633b      	str	r3, [r7, #48]	@ 0x30

    traceENTER_xQueueGenericSend( xQueue, pvItemToQueue, xTicksToWait, xCopyPosition );

    configASSERT( pxQueue );
 8005ed6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d10b      	bne.n	8005ef4 <xQueueGenericSend+0x34>
    __asm volatile
 8005edc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ee0:	f383 8811 	msr	BASEPRI, r3
 8005ee4:	f3bf 8f6f 	isb	sy
 8005ee8:	f3bf 8f4f 	dsb	sy
 8005eec:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005eee:	bf00      	nop
 8005ef0:	bf00      	nop
 8005ef2:	e7fd      	b.n	8005ef0 <xQueueGenericSend+0x30>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005ef4:	68bb      	ldr	r3, [r7, #8]
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d103      	bne.n	8005f02 <xQueueGenericSend+0x42>
 8005efa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005efc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d101      	bne.n	8005f06 <xQueueGenericSend+0x46>
 8005f02:	2301      	movs	r3, #1
 8005f04:	e000      	b.n	8005f08 <xQueueGenericSend+0x48>
 8005f06:	2300      	movs	r3, #0
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d10b      	bne.n	8005f24 <xQueueGenericSend+0x64>
    __asm volatile
 8005f0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f10:	f383 8811 	msr	BASEPRI, r3
 8005f14:	f3bf 8f6f 	isb	sy
 8005f18:	f3bf 8f4f 	dsb	sy
 8005f1c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005f1e:	bf00      	nop
 8005f20:	bf00      	nop
 8005f22:	e7fd      	b.n	8005f20 <xQueueGenericSend+0x60>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005f24:	683b      	ldr	r3, [r7, #0]
 8005f26:	2b02      	cmp	r3, #2
 8005f28:	d103      	bne.n	8005f32 <xQueueGenericSend+0x72>
 8005f2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f2c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005f2e:	2b01      	cmp	r3, #1
 8005f30:	d101      	bne.n	8005f36 <xQueueGenericSend+0x76>
 8005f32:	2301      	movs	r3, #1
 8005f34:	e000      	b.n	8005f38 <xQueueGenericSend+0x78>
 8005f36:	2300      	movs	r3, #0
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	d10b      	bne.n	8005f54 <xQueueGenericSend+0x94>
    __asm volatile
 8005f3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f40:	f383 8811 	msr	BASEPRI, r3
 8005f44:	f3bf 8f6f 	isb	sy
 8005f48:	f3bf 8f4f 	dsb	sy
 8005f4c:	623b      	str	r3, [r7, #32]
}
 8005f4e:	bf00      	nop
 8005f50:	bf00      	nop
 8005f52:	e7fd      	b.n	8005f50 <xQueueGenericSend+0x90>
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005f54:	f001 fc78 	bl	8007848 <xTaskGetSchedulerState>
 8005f58:	4603      	mov	r3, r0
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d102      	bne.n	8005f64 <xQueueGenericSend+0xa4>
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d101      	bne.n	8005f68 <xQueueGenericSend+0xa8>
 8005f64:	2301      	movs	r3, #1
 8005f66:	e000      	b.n	8005f6a <xQueueGenericSend+0xaa>
 8005f68:	2300      	movs	r3, #0
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d10b      	bne.n	8005f86 <xQueueGenericSend+0xc6>
    __asm volatile
 8005f6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f72:	f383 8811 	msr	BASEPRI, r3
 8005f76:	f3bf 8f6f 	isb	sy
 8005f7a:	f3bf 8f4f 	dsb	sy
 8005f7e:	61fb      	str	r3, [r7, #28]
}
 8005f80:	bf00      	nop
 8005f82:	bf00      	nop
 8005f84:	e7fd      	b.n	8005f82 <xQueueGenericSend+0xc2>
    }
    #endif

    for( ; ; )
    {
        taskENTER_CRITICAL();
 8005f86:	f002 fb9d 	bl	80086c4 <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005f8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f8c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005f8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f90:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005f92:	429a      	cmp	r2, r3
 8005f94:	d302      	bcc.n	8005f9c <xQueueGenericSend+0xdc>
 8005f96:	683b      	ldr	r3, [r7, #0]
 8005f98:	2b02      	cmp	r3, #2
 8005f9a:	d12d      	bne.n	8005ff8 <xQueueGenericSend+0x138>
                        }
                    }
                }
                #else /* configUSE_QUEUE_SETS */
                {
                    xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005f9c:	683a      	ldr	r2, [r7, #0]
 8005f9e:	68b9      	ldr	r1, [r7, #8]
 8005fa0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005fa2:	f000 f989 	bl	80062b8 <prvCopyDataToQueue>
 8005fa6:	62f8      	str	r0, [r7, #44]	@ 0x2c

                    /* If there was a task waiting for data to arrive on the
                     * queue then unblock it now. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005fa8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005faa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d010      	beq.n	8005fd2 <xQueueGenericSend+0x112>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005fb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fb2:	3324      	adds	r3, #36	@ 0x24
 8005fb4:	4618      	mov	r0, r3
 8005fb6:	f001 f9fd 	bl	80073b4 <xTaskRemoveFromEventList>
 8005fba:	4603      	mov	r3, r0
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d013      	beq.n	8005fe8 <xQueueGenericSend+0x128>
                        {
                            /* The unblocked task has a priority higher than
                             * our own so yield immediately.  Yes it is ok to do
                             * this from within the critical section - the kernel
                             * takes care of that. */
                            queueYIELD_IF_USING_PREEMPTION();
 8005fc0:	4b45      	ldr	r3, [pc, #276]	@ (80060d8 <xQueueGenericSend+0x218>)
 8005fc2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005fc6:	601a      	str	r2, [r3, #0]
 8005fc8:	f3bf 8f4f 	dsb	sy
 8005fcc:	f3bf 8f6f 	isb	sy
 8005fd0:	e00a      	b.n	8005fe8 <xQueueGenericSend+0x128>
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                    else if( xYieldRequired != pdFALSE )
 8005fd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	d007      	beq.n	8005fe8 <xQueueGenericSend+0x128>
                    {
                        /* This path is a special case that will only get
                         * executed if the task was holding multiple mutexes and
                         * the mutexes were given back in an order that is
                         * different to that in which they were taken. */
                        queueYIELD_IF_USING_PREEMPTION();
 8005fd8:	4b3f      	ldr	r3, [pc, #252]	@ (80060d8 <xQueueGenericSend+0x218>)
 8005fda:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005fde:	601a      	str	r2, [r3, #0]
 8005fe0:	f3bf 8f4f 	dsb	sy
 8005fe4:	f3bf 8f6f 	isb	sy
                        mtCOVERAGE_TEST_MARKER();
                    }
                }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 8005fe8:	f002 fb9e 	bl	8008728 <vPortExitCritical>

                traceRETURN_xQueueGenericSend( pdPASS );
 8005fec:	2101      	movs	r1, #1
 8005fee:	20a1      	movs	r0, #161	@ 0xa1
 8005ff0:	f005 fa9c 	bl	800b52c <SEGGER_SYSVIEW_RecordEndCallU32>

                return pdPASS;
 8005ff4:	2301      	movs	r3, #1
 8005ff6:	e06b      	b.n	80060d0 <xQueueGenericSend+0x210>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d107      	bne.n	800600e <xQueueGenericSend+0x14e>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8005ffe:	f002 fb93 	bl	8008728 <vPortExitCritical>

                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
                    traceRETURN_xQueueGenericSend( errQUEUE_FULL );
 8006002:	2100      	movs	r1, #0
 8006004:	20a1      	movs	r0, #161	@ 0xa1
 8006006:	f005 fa91 	bl	800b52c <SEGGER_SYSVIEW_RecordEndCallU32>

                    return errQUEUE_FULL;
 800600a:	2300      	movs	r3, #0
 800600c:	e060      	b.n	80060d0 <xQueueGenericSend+0x210>
                }
                else if( xEntryTimeSet == pdFALSE )
 800600e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006010:	2b00      	cmp	r3, #0
 8006012:	d106      	bne.n	8006022 <xQueueGenericSend+0x162>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8006014:	f107 0314 	add.w	r3, r7, #20
 8006018:	4618      	mov	r0, r3
 800601a:	f001 faad 	bl	8007578 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 800601e:	2301      	movs	r3, #1
 8006020:	637b      	str	r3, [r7, #52]	@ 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8006022:	f002 fb81 	bl	8008728 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8006026:	f000 fe81 	bl	8006d2c <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 800602a:	f002 fb4b 	bl	80086c4 <vPortEnterCritical>
 800602e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006030:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006034:	b25b      	sxtb	r3, r3
 8006036:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800603a:	d103      	bne.n	8006044 <xQueueGenericSend+0x184>
 800603c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800603e:	2200      	movs	r2, #0
 8006040:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006044:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006046:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800604a:	b25b      	sxtb	r3, r3
 800604c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006050:	d103      	bne.n	800605a <xQueueGenericSend+0x19a>
 8006052:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006054:	2200      	movs	r2, #0
 8006056:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800605a:	f002 fb65 	bl	8008728 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800605e:	1d3a      	adds	r2, r7, #4
 8006060:	f107 0314 	add.w	r3, r7, #20
 8006064:	4611      	mov	r1, r2
 8006066:	4618      	mov	r0, r3
 8006068:	f001 fa9e 	bl	80075a8 <xTaskCheckForTimeOut>
 800606c:	4603      	mov	r3, r0
 800606e:	2b00      	cmp	r3, #0
 8006070:	d124      	bne.n	80060bc <xQueueGenericSend+0x1fc>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8006072:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006074:	f000 fa18 	bl	80064a8 <prvIsQueueFull>
 8006078:	4603      	mov	r3, r0
 800607a:	2b00      	cmp	r3, #0
 800607c:	d018      	beq.n	80060b0 <xQueueGenericSend+0x1f0>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800607e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006080:	3310      	adds	r3, #16
 8006082:	687a      	ldr	r2, [r7, #4]
 8006084:	4611      	mov	r1, r2
 8006086:	4618      	mov	r0, r3
 8006088:	f001 f922 	bl	80072d0 <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list. It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready list instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 800608c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800608e:	f000 f9a3 	bl	80063d8 <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in the ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 8006092:	f000 fe59 	bl	8006d48 <xTaskResumeAll>
 8006096:	4603      	mov	r3, r0
 8006098:	2b00      	cmp	r3, #0
 800609a:	f47f af74 	bne.w	8005f86 <xQueueGenericSend+0xc6>
                {
                    taskYIELD_WITHIN_API();
 800609e:	4b0e      	ldr	r3, [pc, #56]	@ (80060d8 <xQueueGenericSend+0x218>)
 80060a0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80060a4:	601a      	str	r2, [r3, #0]
 80060a6:	f3bf 8f4f 	dsb	sy
 80060aa:	f3bf 8f6f 	isb	sy
 80060ae:	e76a      	b.n	8005f86 <xQueueGenericSend+0xc6>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 80060b0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80060b2:	f000 f991 	bl	80063d8 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 80060b6:	f000 fe47 	bl	8006d48 <xTaskResumeAll>
 80060ba:	e764      	b.n	8005f86 <xQueueGenericSend+0xc6>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 80060bc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80060be:	f000 f98b 	bl	80063d8 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 80060c2:	f000 fe41 	bl	8006d48 <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
            traceRETURN_xQueueGenericSend( errQUEUE_FULL );
 80060c6:	2100      	movs	r1, #0
 80060c8:	20a1      	movs	r0, #161	@ 0xa1
 80060ca:	f005 fa2f 	bl	800b52c <SEGGER_SYSVIEW_RecordEndCallU32>

            return errQUEUE_FULL;
 80060ce:	2300      	movs	r3, #0
        }
    }
}
 80060d0:	4618      	mov	r0, r3
 80060d2:	3738      	adds	r7, #56	@ 0x38
 80060d4:	46bd      	mov	sp, r7
 80060d6:	bd80      	pop	{r7, pc}
 80060d8:	e000ed04 	.word	0xe000ed04

080060dc <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 80060dc:	b580      	push	{r7, lr}
 80060de:	b08c      	sub	sp, #48	@ 0x30
 80060e0:	af00      	add	r7, sp, #0
 80060e2:	60f8      	str	r0, [r7, #12]
 80060e4:	60b9      	str	r1, [r7, #8]
 80060e6:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 80060e8:	2300      	movs	r3, #0
 80060ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	62bb      	str	r3, [r7, #40]	@ 0x28

    traceENTER_xQueueReceive( xQueue, pvBuffer, xTicksToWait );

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 80060f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d10b      	bne.n	800610e <xQueueReceive+0x32>
    __asm volatile
 80060f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060fa:	f383 8811 	msr	BASEPRI, r3
 80060fe:	f3bf 8f6f 	isb	sy
 8006102:	f3bf 8f4f 	dsb	sy
 8006106:	623b      	str	r3, [r7, #32]
}
 8006108:	bf00      	nop
 800610a:	bf00      	nop
 800610c:	e7fd      	b.n	800610a <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800610e:	68bb      	ldr	r3, [r7, #8]
 8006110:	2b00      	cmp	r3, #0
 8006112:	d103      	bne.n	800611c <xQueueReceive+0x40>
 8006114:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006116:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006118:	2b00      	cmp	r3, #0
 800611a:	d101      	bne.n	8006120 <xQueueReceive+0x44>
 800611c:	2301      	movs	r3, #1
 800611e:	e000      	b.n	8006122 <xQueueReceive+0x46>
 8006120:	2300      	movs	r3, #0
 8006122:	2b00      	cmp	r3, #0
 8006124:	d10b      	bne.n	800613e <xQueueReceive+0x62>
    __asm volatile
 8006126:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800612a:	f383 8811 	msr	BASEPRI, r3
 800612e:	f3bf 8f6f 	isb	sy
 8006132:	f3bf 8f4f 	dsb	sy
 8006136:	61fb      	str	r3, [r7, #28]
}
 8006138:	bf00      	nop
 800613a:	bf00      	nop
 800613c:	e7fd      	b.n	800613a <xQueueReceive+0x5e>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800613e:	f001 fb83 	bl	8007848 <xTaskGetSchedulerState>
 8006142:	4603      	mov	r3, r0
 8006144:	2b00      	cmp	r3, #0
 8006146:	d102      	bne.n	800614e <xQueueReceive+0x72>
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	2b00      	cmp	r3, #0
 800614c:	d101      	bne.n	8006152 <xQueueReceive+0x76>
 800614e:	2301      	movs	r3, #1
 8006150:	e000      	b.n	8006154 <xQueueReceive+0x78>
 8006152:	2300      	movs	r3, #0
 8006154:	2b00      	cmp	r3, #0
 8006156:	d10b      	bne.n	8006170 <xQueueReceive+0x94>
    __asm volatile
 8006158:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800615c:	f383 8811 	msr	BASEPRI, r3
 8006160:	f3bf 8f6f 	isb	sy
 8006164:	f3bf 8f4f 	dsb	sy
 8006168:	61bb      	str	r3, [r7, #24]
}
 800616a:	bf00      	nop
 800616c:	bf00      	nop
 800616e:	e7fd      	b.n	800616c <xQueueReceive+0x90>
    }
    #endif

    for( ; ; )
    {
        taskENTER_CRITICAL();
 8006170:	f002 faa8 	bl	80086c4 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006174:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006176:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006178:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800617a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800617c:	2b00      	cmp	r3, #0
 800617e:	d023      	beq.n	80061c8 <xQueueReceive+0xec>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006180:	68b9      	ldr	r1, [r7, #8]
 8006182:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006184:	f000 f902 	bl	800638c <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxMessagesWaiting - ( UBaseType_t ) 1 );
 8006188:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800618a:	1e5a      	subs	r2, r3, #1
 800618c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800618e:	639a      	str	r2, [r3, #56]	@ 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006190:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006192:	691b      	ldr	r3, [r3, #16]
 8006194:	2b00      	cmp	r3, #0
 8006196:	d00f      	beq.n	80061b8 <xQueueReceive+0xdc>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006198:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800619a:	3310      	adds	r3, #16
 800619c:	4618      	mov	r0, r3
 800619e:	f001 f909 	bl	80073b4 <xTaskRemoveFromEventList>
 80061a2:	4603      	mov	r3, r0
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d007      	beq.n	80061b8 <xQueueReceive+0xdc>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 80061a8:	4b42      	ldr	r3, [pc, #264]	@ (80062b4 <xQueueReceive+0x1d8>)
 80061aa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80061ae:	601a      	str	r2, [r3, #0]
 80061b0:	f3bf 8f4f 	dsb	sy
 80061b4:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 80061b8:	f002 fab6 	bl	8008728 <vPortExitCritical>

                traceRETURN_xQueueReceive( pdPASS );
 80061bc:	2101      	movs	r1, #1
 80061be:	20a4      	movs	r0, #164	@ 0xa4
 80061c0:	f005 f9b4 	bl	800b52c <SEGGER_SYSVIEW_RecordEndCallU32>

                return pdPASS;
 80061c4:	2301      	movs	r3, #1
 80061c6:	e071      	b.n	80062ac <xQueueReceive+0x1d0>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d107      	bne.n	80061de <xQueueReceive+0x102>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 80061ce:	f002 faab 	bl	8008728 <vPortExitCritical>

                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    traceRETURN_xQueueReceive( errQUEUE_EMPTY );
 80061d2:	2100      	movs	r1, #0
 80061d4:	20a4      	movs	r0, #164	@ 0xa4
 80061d6:	f005 f9a9 	bl	800b52c <SEGGER_SYSVIEW_RecordEndCallU32>

                    return errQUEUE_EMPTY;
 80061da:	2300      	movs	r3, #0
 80061dc:	e066      	b.n	80062ac <xQueueReceive+0x1d0>
                }
                else if( xEntryTimeSet == pdFALSE )
 80061de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d106      	bne.n	80061f2 <xQueueReceive+0x116>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 80061e4:	f107 0310 	add.w	r3, r7, #16
 80061e8:	4618      	mov	r0, r3
 80061ea:	f001 f9c5 	bl	8007578 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 80061ee:	2301      	movs	r3, #1
 80061f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 80061f2:	f002 fa99 	bl	8008728 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 80061f6:	f000 fd99 	bl	8006d2c <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 80061fa:	f002 fa63 	bl	80086c4 <vPortEnterCritical>
 80061fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006200:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006204:	b25b      	sxtb	r3, r3
 8006206:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800620a:	d103      	bne.n	8006214 <xQueueReceive+0x138>
 800620c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800620e:	2200      	movs	r2, #0
 8006210:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006214:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006216:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800621a:	b25b      	sxtb	r3, r3
 800621c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006220:	d103      	bne.n	800622a <xQueueReceive+0x14e>
 8006222:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006224:	2200      	movs	r2, #0
 8006226:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800622a:	f002 fa7d 	bl	8008728 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800622e:	1d3a      	adds	r2, r7, #4
 8006230:	f107 0310 	add.w	r3, r7, #16
 8006234:	4611      	mov	r1, r2
 8006236:	4618      	mov	r0, r3
 8006238:	f001 f9b6 	bl	80075a8 <xTaskCheckForTimeOut>
 800623c:	4603      	mov	r3, r0
 800623e:	2b00      	cmp	r3, #0
 8006240:	d123      	bne.n	800628a <xQueueReceive+0x1ae>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006242:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006244:	f000 f91a 	bl	800647c <prvIsQueueEmpty>
 8006248:	4603      	mov	r3, r0
 800624a:	2b00      	cmp	r3, #0
 800624c:	d017      	beq.n	800627e <xQueueReceive+0x1a2>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800624e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006250:	3324      	adds	r3, #36	@ 0x24
 8006252:	687a      	ldr	r2, [r7, #4]
 8006254:	4611      	mov	r1, r2
 8006256:	4618      	mov	r0, r3
 8006258:	f001 f83a 	bl	80072d0 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 800625c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800625e:	f000 f8bb 	bl	80063d8 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8006262:	f000 fd71 	bl	8006d48 <xTaskResumeAll>
 8006266:	4603      	mov	r3, r0
 8006268:	2b00      	cmp	r3, #0
 800626a:	d181      	bne.n	8006170 <xQueueReceive+0x94>
                {
                    taskYIELD_WITHIN_API();
 800626c:	4b11      	ldr	r3, [pc, #68]	@ (80062b4 <xQueueReceive+0x1d8>)
 800626e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006272:	601a      	str	r2, [r3, #0]
 8006274:	f3bf 8f4f 	dsb	sy
 8006278:	f3bf 8f6f 	isb	sy
 800627c:	e778      	b.n	8006170 <xQueueReceive+0x94>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 800627e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006280:	f000 f8aa 	bl	80063d8 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8006284:	f000 fd60 	bl	8006d48 <xTaskResumeAll>
 8006288:	e772      	b.n	8006170 <xQueueReceive+0x94>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 800628a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800628c:	f000 f8a4 	bl	80063d8 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8006290:	f000 fd5a 	bl	8006d48 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006294:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006296:	f000 f8f1 	bl	800647c <prvIsQueueEmpty>
 800629a:	4603      	mov	r3, r0
 800629c:	2b00      	cmp	r3, #0
 800629e:	f43f af67 	beq.w	8006170 <xQueueReceive+0x94>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                traceRETURN_xQueueReceive( errQUEUE_EMPTY );
 80062a2:	2100      	movs	r1, #0
 80062a4:	20a4      	movs	r0, #164	@ 0xa4
 80062a6:	f005 f941 	bl	800b52c <SEGGER_SYSVIEW_RecordEndCallU32>

                return errQUEUE_EMPTY;
 80062aa:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
}
 80062ac:	4618      	mov	r0, r3
 80062ae:	3730      	adds	r7, #48	@ 0x30
 80062b0:	46bd      	mov	sp, r7
 80062b2:	bd80      	pop	{r7, pc}
 80062b4:	e000ed04 	.word	0xe000ed04

080062b8 <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 80062b8:	b580      	push	{r7, lr}
 80062ba:	b086      	sub	sp, #24
 80062bc:	af00      	add	r7, sp, #0
 80062be:	60f8      	str	r0, [r7, #12]
 80062c0:	60b9      	str	r1, [r7, #8]
 80062c2:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 80062c4:	2300      	movs	r3, #0
 80062c6:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80062cc:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d10d      	bne.n	80062f2 <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
        {
            if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d14d      	bne.n	800637a <prvCopyDataToQueue+0xc2>
            {
                /* The mutex is no longer being held. */
                xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	689b      	ldr	r3, [r3, #8]
 80062e2:	4618      	mov	r0, r3
 80062e4:	f001 fad2 	bl	800788c <xTaskPriorityDisinherit>
 80062e8:	6178      	str	r0, [r7, #20]
                pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	2200      	movs	r2, #0
 80062ee:	609a      	str	r2, [r3, #8]
 80062f0:	e043      	b.n	800637a <prvCopyDataToQueue+0xc2>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d119      	bne.n	800632c <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize );
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	6858      	ldr	r0, [r3, #4]
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006300:	461a      	mov	r2, r3
 8006302:	68b9      	ldr	r1, [r7, #8]
 8006304:	f005 fd1e 	bl	800bd44 <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	685a      	ldr	r2, [r3, #4]
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006310:	441a      	add	r2, r3
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	685a      	ldr	r2, [r3, #4]
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	689b      	ldr	r3, [r3, #8]
 800631e:	429a      	cmp	r2, r3
 8006320:	d32b      	bcc.n	800637a <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	681a      	ldr	r2, [r3, #0]
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	605a      	str	r2, [r3, #4]
 800632a:	e026      	b.n	800637a <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize );
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	68d8      	ldr	r0, [r3, #12]
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006334:	461a      	mov	r2, r3
 8006336:	68b9      	ldr	r1, [r7, #8]
 8006338:	f005 fd04 	bl	800bd44 <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	68da      	ldr	r2, [r3, #12]
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006344:	425b      	negs	r3, r3
 8006346:	441a      	add	r2, r3
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead )
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	68da      	ldr	r2, [r3, #12]
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	429a      	cmp	r2, r3
 8006356:	d207      	bcs.n	8006368 <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	689a      	ldr	r2, [r3, #8]
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006360:	425b      	negs	r3, r3
 8006362:	441a      	add	r2, r3
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	2b02      	cmp	r3, #2
 800636c:	d105      	bne.n	800637a <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800636e:	693b      	ldr	r3, [r7, #16]
 8006370:	2b00      	cmp	r3, #0
 8006372:	d002      	beq.n	800637a <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 8006374:	693b      	ldr	r3, [r7, #16]
 8006376:	3b01      	subs	r3, #1
 8006378:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxMessagesWaiting + ( UBaseType_t ) 1 );
 800637a:	693b      	ldr	r3, [r7, #16]
 800637c:	1c5a      	adds	r2, r3, #1
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	639a      	str	r2, [r3, #56]	@ 0x38

    return xReturn;
 8006382:	697b      	ldr	r3, [r7, #20]
}
 8006384:	4618      	mov	r0, r3
 8006386:	3718      	adds	r7, #24
 8006388:	46bd      	mov	sp, r7
 800638a:	bd80      	pop	{r7, pc}

0800638c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 800638c:	b580      	push	{r7, lr}
 800638e:	b082      	sub	sp, #8
 8006390:	af00      	add	r7, sp, #0
 8006392:	6078      	str	r0, [r7, #4]
 8006394:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800639a:	2b00      	cmp	r3, #0
 800639c:	d018      	beq.n	80063d0 <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	68da      	ldr	r2, [r3, #12]
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063a6:	441a      	add	r2, r3
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail )
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	68da      	ldr	r2, [r3, #12]
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	689b      	ldr	r3, [r3, #8]
 80063b4:	429a      	cmp	r2, r3
 80063b6:	d303      	bcc.n	80063c0 <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681a      	ldr	r2, [r3, #0]
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize );
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	68d9      	ldr	r1, [r3, #12]
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063c8:	461a      	mov	r2, r3
 80063ca:	6838      	ldr	r0, [r7, #0]
 80063cc:	f005 fcba 	bl	800bd44 <memcpy>
    }
}
 80063d0:	bf00      	nop
 80063d2:	3708      	adds	r7, #8
 80063d4:	46bd      	mov	sp, r7
 80063d6:	bd80      	pop	{r7, pc}

080063d8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80063d8:	b580      	push	{r7, lr}
 80063da:	b084      	sub	sp, #16
 80063dc:	af00      	add	r7, sp, #0
 80063de:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 80063e0:	f002 f970 	bl	80086c4 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80063ea:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 80063ec:	e011      	b.n	8006412 <prvUnlockQueue+0x3a>
            }
            #else /* configUSE_QUEUE_SETS */
            {
                /* Tasks that are removed from the event list will get added to
                 * the pending ready list as the scheduler is still suspended. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d012      	beq.n	800641c <prvUnlockQueue+0x44>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	3324      	adds	r3, #36	@ 0x24
 80063fa:	4618      	mov	r0, r3
 80063fc:	f000 ffda 	bl	80073b4 <xTaskRemoveFromEventList>
 8006400:	4603      	mov	r3, r0
 8006402:	2b00      	cmp	r3, #0
 8006404:	d001      	beq.n	800640a <prvUnlockQueue+0x32>
                    {
                        /* The task waiting has a higher priority so record that
                         * a context switch is required. */
                        vTaskMissedYield();
 8006406:	f001 f93b 	bl	8007680 <vTaskMissedYield>
                    break;
                }
            }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 800640a:	7bfb      	ldrb	r3, [r7, #15]
 800640c:	3b01      	subs	r3, #1
 800640e:	b2db      	uxtb	r3, r3
 8006410:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8006412:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006416:	2b00      	cmp	r3, #0
 8006418:	dce9      	bgt.n	80063ee <prvUnlockQueue+0x16>
 800641a:	e000      	b.n	800641e <prvUnlockQueue+0x46>
                    break;
 800641c:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	22ff      	movs	r2, #255	@ 0xff
 8006422:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
    taskEXIT_CRITICAL();
 8006426:	f002 f97f 	bl	8008728 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 800642a:	f002 f94b 	bl	80086c4 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006434:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 8006436:	e011      	b.n	800645c <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	691b      	ldr	r3, [r3, #16]
 800643c:	2b00      	cmp	r3, #0
 800643e:	d012      	beq.n	8006466 <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	3310      	adds	r3, #16
 8006444:	4618      	mov	r0, r3
 8006446:	f000 ffb5 	bl	80073b4 <xTaskRemoveFromEventList>
 800644a:	4603      	mov	r3, r0
 800644c:	2b00      	cmp	r3, #0
 800644e:	d001      	beq.n	8006454 <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 8006450:	f001 f916 	bl	8007680 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 8006454:	7bbb      	ldrb	r3, [r7, #14]
 8006456:	3b01      	subs	r3, #1
 8006458:	b2db      	uxtb	r3, r3
 800645a:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 800645c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006460:	2b00      	cmp	r3, #0
 8006462:	dce9      	bgt.n	8006438 <prvUnlockQueue+0x60>
 8006464:	e000      	b.n	8006468 <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 8006466:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	22ff      	movs	r2, #255	@ 0xff
 800646c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    }
    taskEXIT_CRITICAL();
 8006470:	f002 f95a 	bl	8008728 <vPortExitCritical>
}
 8006474:	bf00      	nop
 8006476:	3710      	adds	r7, #16
 8006478:	46bd      	mov	sp, r7
 800647a:	bd80      	pop	{r7, pc}

0800647c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 800647c:	b580      	push	{r7, lr}
 800647e:	b084      	sub	sp, #16
 8006480:	af00      	add	r7, sp, #0
 8006482:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8006484:	f002 f91e 	bl	80086c4 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800648c:	2b00      	cmp	r3, #0
 800648e:	d102      	bne.n	8006496 <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 8006490:	2301      	movs	r3, #1
 8006492:	60fb      	str	r3, [r7, #12]
 8006494:	e001      	b.n	800649a <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 8006496:	2300      	movs	r3, #0
 8006498:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 800649a:	f002 f945 	bl	8008728 <vPortExitCritical>

    return xReturn;
 800649e:	68fb      	ldr	r3, [r7, #12]
}
 80064a0:	4618      	mov	r0, r3
 80064a2:	3710      	adds	r7, #16
 80064a4:	46bd      	mov	sp, r7
 80064a6:	bd80      	pop	{r7, pc}

080064a8 <prvIsQueueFull>:
    return xReturn;
}
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 80064a8:	b580      	push	{r7, lr}
 80064aa:	b084      	sub	sp, #16
 80064ac:	af00      	add	r7, sp, #0
 80064ae:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 80064b0:	f002 f908 	bl	80086c4 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80064bc:	429a      	cmp	r2, r3
 80064be:	d102      	bne.n	80064c6 <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 80064c0:	2301      	movs	r3, #1
 80064c2:	60fb      	str	r3, [r7, #12]
 80064c4:	e001      	b.n	80064ca <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 80064c6:	2300      	movs	r3, #0
 80064c8:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 80064ca:	f002 f92d 	bl	8008728 <vPortExitCritical>

    return xReturn;
 80064ce:	68fb      	ldr	r3, [r7, #12]
}
 80064d0:	4618      	mov	r0, r3
 80064d2:	3710      	adds	r7, #16
 80064d4:	46bd      	mov	sp, r7
 80064d6:	bd80      	pop	{r7, pc}

080064d8 <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName )
    {
 80064d8:	b580      	push	{r7, lr}
 80064da:	b086      	sub	sp, #24
 80064dc:	af00      	add	r7, sp, #0
 80064de:	6078      	str	r0, [r7, #4]
 80064e0:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;
        QueueRegistryItem_t * pxEntryToWrite = NULL;
 80064e2:	2300      	movs	r3, #0
 80064e4:	613b      	str	r3, [r7, #16]

        traceENTER_vQueueAddToRegistry( xQueue, pcQueueName );

        configASSERT( xQueue );
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d10b      	bne.n	8006504 <vQueueAddToRegistry+0x2c>
    __asm volatile
 80064ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064f0:	f383 8811 	msr	BASEPRI, r3
 80064f4:	f3bf 8f6f 	isb	sy
 80064f8:	f3bf 8f4f 	dsb	sy
 80064fc:	60fb      	str	r3, [r7, #12]
}
 80064fe:	bf00      	nop
 8006500:	bf00      	nop
 8006502:	e7fd      	b.n	8006500 <vQueueAddToRegistry+0x28>

        if( pcQueueName != NULL )
 8006504:	683b      	ldr	r3, [r7, #0]
 8006506:	2b00      	cmp	r3, #0
 8006508:	d024      	beq.n	8006554 <vQueueAddToRegistry+0x7c>
        {
            /* See if there is an empty space in the registry.  A NULL name denotes
             * a free slot. */
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800650a:	2300      	movs	r3, #0
 800650c:	617b      	str	r3, [r7, #20]
 800650e:	e01e      	b.n	800654e <vQueueAddToRegistry+0x76>
            {
                /* Replace an existing entry if the queue is already in the registry. */
                if( xQueue == xQueueRegistry[ ux ].xHandle )
 8006510:	4a18      	ldr	r2, [pc, #96]	@ (8006574 <vQueueAddToRegistry+0x9c>)
 8006512:	697b      	ldr	r3, [r7, #20]
 8006514:	00db      	lsls	r3, r3, #3
 8006516:	4413      	add	r3, r2
 8006518:	685b      	ldr	r3, [r3, #4]
 800651a:	687a      	ldr	r2, [r7, #4]
 800651c:	429a      	cmp	r2, r3
 800651e:	d105      	bne.n	800652c <vQueueAddToRegistry+0x54>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 8006520:	697b      	ldr	r3, [r7, #20]
 8006522:	00db      	lsls	r3, r3, #3
 8006524:	4a13      	ldr	r2, [pc, #76]	@ (8006574 <vQueueAddToRegistry+0x9c>)
 8006526:	4413      	add	r3, r2
 8006528:	613b      	str	r3, [r7, #16]
                    break;
 800652a:	e013      	b.n	8006554 <vQueueAddToRegistry+0x7c>
                }
                /* Otherwise, store in the next empty location */
                else if( ( pxEntryToWrite == NULL ) && ( xQueueRegistry[ ux ].pcQueueName == NULL ) )
 800652c:	693b      	ldr	r3, [r7, #16]
 800652e:	2b00      	cmp	r3, #0
 8006530:	d10a      	bne.n	8006548 <vQueueAddToRegistry+0x70>
 8006532:	4a10      	ldr	r2, [pc, #64]	@ (8006574 <vQueueAddToRegistry+0x9c>)
 8006534:	697b      	ldr	r3, [r7, #20]
 8006536:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800653a:	2b00      	cmp	r3, #0
 800653c:	d104      	bne.n	8006548 <vQueueAddToRegistry+0x70>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 800653e:	697b      	ldr	r3, [r7, #20]
 8006540:	00db      	lsls	r3, r3, #3
 8006542:	4a0c      	ldr	r2, [pc, #48]	@ (8006574 <vQueueAddToRegistry+0x9c>)
 8006544:	4413      	add	r3, r2
 8006546:	613b      	str	r3, [r7, #16]
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006548:	697b      	ldr	r3, [r7, #20]
 800654a:	3301      	adds	r3, #1
 800654c:	617b      	str	r3, [r7, #20]
 800654e:	697b      	ldr	r3, [r7, #20]
 8006550:	2b07      	cmp	r3, #7
 8006552:	d9dd      	bls.n	8006510 <vQueueAddToRegistry+0x38>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }

        if( pxEntryToWrite != NULL )
 8006554:	693b      	ldr	r3, [r7, #16]
 8006556:	2b00      	cmp	r3, #0
 8006558:	d005      	beq.n	8006566 <vQueueAddToRegistry+0x8e>
        {
            /* Store the information on this queue. */
            pxEntryToWrite->pcQueueName = pcQueueName;
 800655a:	693b      	ldr	r3, [r7, #16]
 800655c:	683a      	ldr	r2, [r7, #0]
 800655e:	601a      	str	r2, [r3, #0]
            pxEntryToWrite->xHandle = xQueue;
 8006560:	693b      	ldr	r3, [r7, #16]
 8006562:	687a      	ldr	r2, [r7, #4]
 8006564:	605a      	str	r2, [r3, #4]

            traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
        }

        traceRETURN_vQueueAddToRegistry();
 8006566:	20b6      	movs	r0, #182	@ 0xb6
 8006568:	f004 ffa4 	bl	800b4b4 <SEGGER_SYSVIEW_RecordEndCall>
    }
 800656c:	bf00      	nop
 800656e:	3718      	adds	r7, #24
 8006570:	46bd      	mov	sp, r7
 8006572:	bd80      	pop	{r7, pc}
 8006574:	20000f3c 	.word	0x20000f3c

08006578 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 8006578:	b580      	push	{r7, lr}
 800657a:	b086      	sub	sp, #24
 800657c:	af00      	add	r7, sp, #0
 800657e:	60f8      	str	r0, [r7, #12]
 8006580:	60b9      	str	r1, [r7, #8]
 8006582:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 8006588:	f002 f89c 	bl	80086c4 <vPortEnterCritical>
 800658c:	697b      	ldr	r3, [r7, #20]
 800658e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006592:	b25b      	sxtb	r3, r3
 8006594:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006598:	d103      	bne.n	80065a2 <vQueueWaitForMessageRestricted+0x2a>
 800659a:	697b      	ldr	r3, [r7, #20]
 800659c:	2200      	movs	r2, #0
 800659e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80065a2:	697b      	ldr	r3, [r7, #20]
 80065a4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80065a8:	b25b      	sxtb	r3, r3
 80065aa:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80065ae:	d103      	bne.n	80065b8 <vQueueWaitForMessageRestricted+0x40>
 80065b0:	697b      	ldr	r3, [r7, #20]
 80065b2:	2200      	movs	r2, #0
 80065b4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80065b8:	f002 f8b6 	bl	8008728 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80065bc:	697b      	ldr	r3, [r7, #20]
 80065be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d106      	bne.n	80065d2 <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80065c4:	697b      	ldr	r3, [r7, #20]
 80065c6:	3324      	adds	r3, #36	@ 0x24
 80065c8:	687a      	ldr	r2, [r7, #4]
 80065ca:	68b9      	ldr	r1, [r7, #8]
 80065cc:	4618      	mov	r0, r3
 80065ce:	f000 fea7 	bl	8007320 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 80065d2:	6978      	ldr	r0, [r7, #20]
 80065d4:	f7ff ff00 	bl	80063d8 <prvUnlockQueue>

        traceRETURN_vQueueWaitForMessageRestricted();
 80065d8:	20b9      	movs	r0, #185	@ 0xb9
 80065da:	f004 ff6b 	bl	800b4b4 <SEGGER_SYSVIEW_RecordEndCall>
    }
 80065de:	bf00      	nop
 80065e0:	3718      	adds	r7, #24
 80065e2:	46bd      	mov	sp, r7
 80065e4:	bd80      	pop	{r7, pc}

080065e6 <prvCreateStaticTask>:
                                        void * const pvParameters,
                                        UBaseType_t uxPriority,
                                        StackType_t * const puxStackBuffer,
                                        StaticTask_t * const pxTaskBuffer,
                                        TaskHandle_t * const pxCreatedTask )
    {
 80065e6:	b580      	push	{r7, lr}
 80065e8:	b08e      	sub	sp, #56	@ 0x38
 80065ea:	af04      	add	r7, sp, #16
 80065ec:	60f8      	str	r0, [r7, #12]
 80065ee:	60b9      	str	r1, [r7, #8]
 80065f0:	607a      	str	r2, [r7, #4]
 80065f2:	603b      	str	r3, [r7, #0]
        TCB_t * pxNewTCB;

        configASSERT( puxStackBuffer != NULL );
 80065f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d10b      	bne.n	8006612 <prvCreateStaticTask+0x2c>
    __asm volatile
 80065fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065fe:	f383 8811 	msr	BASEPRI, r3
 8006602:	f3bf 8f6f 	isb	sy
 8006606:	f3bf 8f4f 	dsb	sy
 800660a:	623b      	str	r3, [r7, #32]
}
 800660c:	bf00      	nop
 800660e:	bf00      	nop
 8006610:	e7fd      	b.n	800660e <prvCreateStaticTask+0x28>
        configASSERT( pxTaskBuffer != NULL );
 8006612:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006614:	2b00      	cmp	r3, #0
 8006616:	d10b      	bne.n	8006630 <prvCreateStaticTask+0x4a>
    __asm volatile
 8006618:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800661c:	f383 8811 	msr	BASEPRI, r3
 8006620:	f3bf 8f6f 	isb	sy
 8006624:	f3bf 8f4f 	dsb	sy
 8006628:	61fb      	str	r3, [r7, #28]
}
 800662a:	bf00      	nop
 800662c:	bf00      	nop
 800662e:	e7fd      	b.n	800662c <prvCreateStaticTask+0x46>
        #if ( configASSERT_DEFINED == 1 )
        {
            /* Sanity check that the size of the structure used to declare a
             * variable of type StaticTask_t equals the size of the real task
             * structure. */
            volatile size_t xSize = sizeof( StaticTask_t );
 8006630:	23a8      	movs	r3, #168	@ 0xa8
 8006632:	617b      	str	r3, [r7, #20]
            configASSERT( xSize == sizeof( TCB_t ) );
 8006634:	697b      	ldr	r3, [r7, #20]
 8006636:	2ba8      	cmp	r3, #168	@ 0xa8
 8006638:	d00b      	beq.n	8006652 <prvCreateStaticTask+0x6c>
    __asm volatile
 800663a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800663e:	f383 8811 	msr	BASEPRI, r3
 8006642:	f3bf 8f6f 	isb	sy
 8006646:	f3bf 8f4f 	dsb	sy
 800664a:	61bb      	str	r3, [r7, #24]
}
 800664c:	bf00      	nop
 800664e:	bf00      	nop
 8006650:	e7fd      	b.n	800664e <prvCreateStaticTask+0x68>
            ( void ) xSize; /* Prevent unused variable warning when configASSERT() is not used. */
 8006652:	697b      	ldr	r3, [r7, #20]
        }
        #endif /* configASSERT_DEFINED */

        if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8006654:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006656:	2b00      	cmp	r3, #0
 8006658:	d01f      	beq.n	800669a <prvCreateStaticTask+0xb4>
 800665a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800665c:	2b00      	cmp	r3, #0
 800665e:	d01c      	beq.n	800669a <prvCreateStaticTask+0xb4>
            /* The memory used for the task's TCB and stack are passed into this
             * function - use them. */
            /* MISRA Ref 11.3.1 [Misaligned access] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-113 */
            /* coverity[misra_c_2012_rule_11_3_violation] */
            pxNewTCB = ( TCB_t * ) pxTaskBuffer;
 8006660:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006662:	627b      	str	r3, [r7, #36]	@ 0x24
            ( void ) memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 8006664:	22a8      	movs	r2, #168	@ 0xa8
 8006666:	2100      	movs	r1, #0
 8006668:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800666a:	f005 fadf 	bl	800bc2c <memset>
            pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800666e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006670:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006672:	631a      	str	r2, [r3, #48]	@ 0x30

            #if ( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 )
            {
                /* Tasks can be created statically or dynamically, so note this
                 * task was created statically in case the task is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006674:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006676:	2202      	movs	r2, #2
 8006678:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800667c:	2300      	movs	r3, #0
 800667e:	9303      	str	r3, [sp, #12]
 8006680:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006682:	9302      	str	r3, [sp, #8]
 8006684:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006686:	9301      	str	r3, [sp, #4]
 8006688:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800668a:	9300      	str	r3, [sp, #0]
 800668c:	683b      	ldr	r3, [r7, #0]
 800668e:	687a      	ldr	r2, [r7, #4]
 8006690:	68b9      	ldr	r1, [r7, #8]
 8006692:	68f8      	ldr	r0, [r7, #12]
 8006694:	f000 f89e 	bl	80067d4 <prvInitialiseNewTask>
 8006698:	e001      	b.n	800669e <prvCreateStaticTask+0xb8>
        }
        else
        {
            pxNewTCB = NULL;
 800669a:	2300      	movs	r3, #0
 800669c:	627b      	str	r3, [r7, #36]	@ 0x24
        }

        return pxNewTCB;
 800669e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
 80066a0:	4618      	mov	r0, r3
 80066a2:	3728      	adds	r7, #40	@ 0x28
 80066a4:	46bd      	mov	sp, r7
 80066a6:	bd80      	pop	{r7, pc}

080066a8 <xTaskCreateStatic>:
                                    const configSTACK_DEPTH_TYPE uxStackDepth,
                                    void * const pvParameters,
                                    UBaseType_t uxPriority,
                                    StackType_t * const puxStackBuffer,
                                    StaticTask_t * const pxTaskBuffer )
    {
 80066a8:	b580      	push	{r7, lr}
 80066aa:	b08a      	sub	sp, #40	@ 0x28
 80066ac:	af04      	add	r7, sp, #16
 80066ae:	60f8      	str	r0, [r7, #12]
 80066b0:	60b9      	str	r1, [r7, #8]
 80066b2:	607a      	str	r2, [r7, #4]
 80066b4:	603b      	str	r3, [r7, #0]
        TaskHandle_t xReturn = NULL;
 80066b6:	2300      	movs	r3, #0
 80066b8:	613b      	str	r3, [r7, #16]
        TCB_t * pxNewTCB;

        traceENTER_xTaskCreateStatic( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, puxStackBuffer, pxTaskBuffer );

        pxNewTCB = prvCreateStaticTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, puxStackBuffer, pxTaskBuffer, &xReturn );
 80066ba:	f107 0310 	add.w	r3, r7, #16
 80066be:	9303      	str	r3, [sp, #12]
 80066c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066c2:	9302      	str	r3, [sp, #8]
 80066c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066c6:	9301      	str	r3, [sp, #4]
 80066c8:	6a3b      	ldr	r3, [r7, #32]
 80066ca:	9300      	str	r3, [sp, #0]
 80066cc:	683b      	ldr	r3, [r7, #0]
 80066ce:	687a      	ldr	r2, [r7, #4]
 80066d0:	68b9      	ldr	r1, [r7, #8]
 80066d2:	68f8      	ldr	r0, [r7, #12]
 80066d4:	f7ff ff87 	bl	80065e6 <prvCreateStaticTask>
 80066d8:	6178      	str	r0, [r7, #20]

        if( pxNewTCB != NULL )
 80066da:	697b      	ldr	r3, [r7, #20]
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d002      	beq.n	80066e6 <xTaskCreateStatic+0x3e>
                /* Set the task's affinity before scheduling it. */
                pxNewTCB->uxCoreAffinityMask = configTASK_DEFAULT_CORE_AFFINITY;
            }
            #endif

            prvAddNewTaskToReadyList( pxNewTCB );
 80066e0:	6978      	ldr	r0, [r7, #20]
 80066e2:	f000 f91d 	bl	8006920 <prvAddNewTaskToReadyList>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xTaskCreateStatic( xReturn );
 80066e6:	693b      	ldr	r3, [r7, #16]
 80066e8:	4618      	mov	r0, r3
 80066ea:	f005 f8b9 	bl	800b860 <SEGGER_SYSVIEW_ShrinkId>
 80066ee:	4603      	mov	r3, r0
 80066f0:	4619      	mov	r1, r3
 80066f2:	20bf      	movs	r0, #191	@ 0xbf
 80066f4:	f004 ff1a 	bl	800b52c <SEGGER_SYSVIEW_RecordEndCallU32>

        return xReturn;
 80066f8:	693b      	ldr	r3, [r7, #16]
    }
 80066fa:	4618      	mov	r0, r3
 80066fc:	3718      	adds	r7, #24
 80066fe:	46bd      	mov	sp, r7
 8006700:	bd80      	pop	{r7, pc}

08006702 <prvCreateTask>:
                                  const char * const pcName,
                                  const configSTACK_DEPTH_TYPE uxStackDepth,
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask )
    {
 8006702:	b580      	push	{r7, lr}
 8006704:	b08a      	sub	sp, #40	@ 0x28
 8006706:	af04      	add	r7, sp, #16
 8006708:	60f8      	str	r0, [r7, #12]
 800670a:	60b9      	str	r1, [r7, #8]
 800670c:	607a      	str	r2, [r7, #4]
 800670e:	603b      	str	r3, [r7, #0]

            /* Allocate space for the stack used by the task being created. */
            /* MISRA Ref 11.5.1 [Malloc memory assignment] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
            /* coverity[misra_c_2012_rule_11_5_violation] */
            pxStack = pvPortMallocStack( ( ( ( size_t ) uxStackDepth ) * sizeof( StackType_t ) ) );
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	009b      	lsls	r3, r3, #2
 8006714:	4618      	mov	r0, r3
 8006716:	f002 f903 	bl	8008920 <pvPortMalloc>
 800671a:	6138      	str	r0, [r7, #16]

            if( pxStack != NULL )
 800671c:	693b      	ldr	r3, [r7, #16]
 800671e:	2b00      	cmp	r3, #0
 8006720:	d013      	beq.n	800674a <prvCreateTask+0x48>
            {
                /* Allocate space for the TCB. */
                /* MISRA Ref 11.5.1 [Malloc memory assignment] */
                /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                /* coverity[misra_c_2012_rule_11_5_violation] */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
 8006722:	20a8      	movs	r0, #168	@ 0xa8
 8006724:	f002 f8fc 	bl	8008920 <pvPortMalloc>
 8006728:	6178      	str	r0, [r7, #20]

                if( pxNewTCB != NULL )
 800672a:	697b      	ldr	r3, [r7, #20]
 800672c:	2b00      	cmp	r3, #0
 800672e:	d008      	beq.n	8006742 <prvCreateTask+0x40>
                {
                    ( void ) memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 8006730:	22a8      	movs	r2, #168	@ 0xa8
 8006732:	2100      	movs	r1, #0
 8006734:	6978      	ldr	r0, [r7, #20]
 8006736:	f005 fa79 	bl	800bc2c <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 800673a:	697b      	ldr	r3, [r7, #20]
 800673c:	693a      	ldr	r2, [r7, #16]
 800673e:	631a      	str	r2, [r3, #48]	@ 0x30
 8006740:	e005      	b.n	800674e <prvCreateTask+0x4c>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 8006742:	6938      	ldr	r0, [r7, #16]
 8006744:	f002 fa1e 	bl	8008b84 <vPortFree>
 8006748:	e001      	b.n	800674e <prvCreateTask+0x4c>
                }
            }
            else
            {
                pxNewTCB = NULL;
 800674a:	2300      	movs	r3, #0
 800674c:	617b      	str	r3, [r7, #20]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 800674e:	697b      	ldr	r3, [r7, #20]
 8006750:	2b00      	cmp	r3, #0
 8006752:	d011      	beq.n	8006778 <prvCreateTask+0x76>
        {
            #if ( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 )
            {
                /* Tasks can be created statically or dynamically, so note this
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8006754:	697b      	ldr	r3, [r7, #20]
 8006756:	2200      	movs	r2, #0
 8006758:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800675c:	2300      	movs	r3, #0
 800675e:	9303      	str	r3, [sp, #12]
 8006760:	697b      	ldr	r3, [r7, #20]
 8006762:	9302      	str	r3, [sp, #8]
 8006764:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006766:	9301      	str	r3, [sp, #4]
 8006768:	6a3b      	ldr	r3, [r7, #32]
 800676a:	9300      	str	r3, [sp, #0]
 800676c:	683b      	ldr	r3, [r7, #0]
 800676e:	687a      	ldr	r2, [r7, #4]
 8006770:	68b9      	ldr	r1, [r7, #8]
 8006772:	68f8      	ldr	r0, [r7, #12]
 8006774:	f000 f82e 	bl	80067d4 <prvInitialiseNewTask>
        }

        return pxNewTCB;
 8006778:	697b      	ldr	r3, [r7, #20]
    }
 800677a:	4618      	mov	r0, r3
 800677c:	3718      	adds	r7, #24
 800677e:	46bd      	mov	sp, r7
 8006780:	bd80      	pop	{r7, pc}

08006782 <xTaskCreate>:
                            const char * const pcName,
                            const configSTACK_DEPTH_TYPE uxStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8006782:	b580      	push	{r7, lr}
 8006784:	b088      	sub	sp, #32
 8006786:	af02      	add	r7, sp, #8
 8006788:	60f8      	str	r0, [r7, #12]
 800678a:	60b9      	str	r1, [r7, #8]
 800678c:	607a      	str	r2, [r7, #4]
 800678e:	603b      	str	r3, [r7, #0]
        TCB_t * pxNewTCB;
        BaseType_t xReturn;

        traceENTER_xTaskCreate( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask );

        pxNewTCB = prvCreateTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask );
 8006790:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006792:	9301      	str	r3, [sp, #4]
 8006794:	6a3b      	ldr	r3, [r7, #32]
 8006796:	9300      	str	r3, [sp, #0]
 8006798:	683b      	ldr	r3, [r7, #0]
 800679a:	687a      	ldr	r2, [r7, #4]
 800679c:	68b9      	ldr	r1, [r7, #8]
 800679e:	68f8      	ldr	r0, [r7, #12]
 80067a0:	f7ff ffaf 	bl	8006702 <prvCreateTask>
 80067a4:	6138      	str	r0, [r7, #16]

        if( pxNewTCB != NULL )
 80067a6:	693b      	ldr	r3, [r7, #16]
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	d005      	beq.n	80067b8 <xTaskCreate+0x36>
                /* Set the task's affinity before scheduling it. */
                pxNewTCB->uxCoreAffinityMask = configTASK_DEFAULT_CORE_AFFINITY;
            }
            #endif

            prvAddNewTaskToReadyList( pxNewTCB );
 80067ac:	6938      	ldr	r0, [r7, #16]
 80067ae:	f000 f8b7 	bl	8006920 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 80067b2:	2301      	movs	r3, #1
 80067b4:	617b      	str	r3, [r7, #20]
 80067b6:	e002      	b.n	80067be <xTaskCreate+0x3c>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80067b8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80067bc:	617b      	str	r3, [r7, #20]
        }

        traceRETURN_xTaskCreate( xReturn );
 80067be:	697b      	ldr	r3, [r7, #20]
 80067c0:	4619      	mov	r1, r3
 80067c2:	20c2      	movs	r0, #194	@ 0xc2
 80067c4:	f004 feb2 	bl	800b52c <SEGGER_SYSVIEW_RecordEndCallU32>

        return xReturn;
 80067c8:	697b      	ldr	r3, [r7, #20]
    }
 80067ca:	4618      	mov	r0, r3
 80067cc:	3718      	adds	r7, #24
 80067ce:	46bd      	mov	sp, r7
 80067d0:	bd80      	pop	{r7, pc}
	...

080067d4 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 80067d4:	b580      	push	{r7, lr}
 80067d6:	b088      	sub	sp, #32
 80067d8:	af00      	add	r7, sp, #0
 80067da:	60f8      	str	r0, [r7, #12]
 80067dc:	60b9      	str	r1, [r7, #8]
 80067de:	607a      	str	r2, [r7, #4]
 80067e0:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
    {
        /* Fill the stack with a known value to assist debugging. */
        ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) uxStackDepth * sizeof( StackType_t ) );
 80067e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067e4:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	009b      	lsls	r3, r3, #2
 80067ea:	461a      	mov	r2, r3
 80067ec:	21a5      	movs	r1, #165	@ 0xa5
 80067ee:	f005 fa1d 	bl	800bc2c <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ uxStackDepth - ( configSTACK_DEPTH_TYPE ) 1 ] );
 80067f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067f4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80067fc:	3b01      	subs	r3, #1
 80067fe:	009b      	lsls	r3, r3, #2
 8006800:	4413      	add	r3, r2
 8006802:	61bb      	str	r3, [r7, #24]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
 8006804:	69bb      	ldr	r3, [r7, #24]
 8006806:	f023 0307 	bic.w	r3, r3, #7
 800680a:	61bb      	str	r3, [r7, #24]

        /* Check the alignment of the calculated top of stack is correct. */
        configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0U ) );
 800680c:	69bb      	ldr	r3, [r7, #24]
 800680e:	f003 0307 	and.w	r3, r3, #7
 8006812:	2b00      	cmp	r3, #0
 8006814:	d00b      	beq.n	800682e <prvInitialiseNewTask+0x5a>
    __asm volatile
 8006816:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800681a:	f383 8811 	msr	BASEPRI, r3
 800681e:	f3bf 8f6f 	isb	sy
 8006822:	f3bf 8f4f 	dsb	sy
 8006826:	617b      	str	r3, [r7, #20]
}
 8006828:	bf00      	nop
 800682a:	bf00      	nop
 800682c:	e7fd      	b.n	800682a <prvInitialiseNewTask+0x56>
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( uxStackDepth - ( configSTACK_DEPTH_TYPE ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 800682e:	68bb      	ldr	r3, [r7, #8]
 8006830:	2b00      	cmp	r3, #0
 8006832:	d01e      	beq.n	8006872 <prvInitialiseNewTask+0x9e>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006834:	2300      	movs	r3, #0
 8006836:	61fb      	str	r3, [r7, #28]
 8006838:	e012      	b.n	8006860 <prvInitialiseNewTask+0x8c>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800683a:	68ba      	ldr	r2, [r7, #8]
 800683c:	69fb      	ldr	r3, [r7, #28]
 800683e:	4413      	add	r3, r2
 8006840:	7819      	ldrb	r1, [r3, #0]
 8006842:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006844:	69fb      	ldr	r3, [r7, #28]
 8006846:	4413      	add	r3, r2
 8006848:	3334      	adds	r3, #52	@ 0x34
 800684a:	460a      	mov	r2, r1
 800684c:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 800684e:	68ba      	ldr	r2, [r7, #8]
 8006850:	69fb      	ldr	r3, [r7, #28]
 8006852:	4413      	add	r3, r2
 8006854:	781b      	ldrb	r3, [r3, #0]
 8006856:	2b00      	cmp	r3, #0
 8006858:	d006      	beq.n	8006868 <prvInitialiseNewTask+0x94>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800685a:	69fb      	ldr	r3, [r7, #28]
 800685c:	3301      	adds	r3, #1
 800685e:	61fb      	str	r3, [r7, #28]
 8006860:	69fb      	ldr	r3, [r7, #28]
 8006862:	2b0f      	cmp	r3, #15
 8006864:	d9e9      	bls.n	800683a <prvInitialiseNewTask+0x66>
 8006866:	e000      	b.n	800686a <prvInitialiseNewTask+0x96>
            {
                break;
 8006868:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1U ] = '\0';
 800686a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800686c:	2200      	movs	r2, #0
 800686e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    {
        mtCOVERAGE_TEST_MARKER();
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 8006872:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006874:	2b07      	cmp	r3, #7
 8006876:	d90b      	bls.n	8006890 <prvInitialiseNewTask+0xbc>
    __asm volatile
 8006878:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800687c:	f383 8811 	msr	BASEPRI, r3
 8006880:	f3bf 8f6f 	isb	sy
 8006884:	f3bf 8f4f 	dsb	sy
 8006888:	613b      	str	r3, [r7, #16]
}
 800688a:	bf00      	nop
 800688c:	bf00      	nop
 800688e:	e7fd      	b.n	800688c <prvInitialiseNewTask+0xb8>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006890:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006892:	2b07      	cmp	r3, #7
 8006894:	d901      	bls.n	800689a <prvInitialiseNewTask+0xc6>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006896:	2307      	movs	r3, #7
 8006898:	62bb      	str	r3, [r7, #40]	@ 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 800689a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800689c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800689e:	62da      	str	r2, [r3, #44]	@ 0x2c
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 80068a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068a2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80068a4:	64da      	str	r2, [r3, #76]	@ 0x4c
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80068a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068a8:	3304      	adds	r3, #4
 80068aa:	4618      	mov	r0, r3
 80068ac:	f7ff f8d5 	bl	8005a5a <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80068b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068b2:	3318      	adds	r3, #24
 80068b4:	4618      	mov	r0, r3
 80068b6:	f7ff f8d0 	bl	8005a5a <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80068ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068bc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80068be:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority );
 80068c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068c2:	f1c3 0208 	rsb	r2, r3, #8
 80068c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068c8:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80068ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068cc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80068ce:	625a      	str	r2, [r3, #36]	@ 0x24
    #endif

    #if ( configUSE_C_RUNTIME_TLS_SUPPORT == 1 )
    {
        /* Allocate and initialize memory for the task's TLS Block. */
        configINIT_TLS_BLOCK( pxNewTCB->xTLSBlock, pxTopOfStack );
 80068d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068d2:	3354      	adds	r3, #84	@ 0x54
 80068d4:	224c      	movs	r2, #76	@ 0x4c
 80068d6:	2100      	movs	r1, #0
 80068d8:	4618      	mov	r0, r3
 80068da:	f005 f9a7 	bl	800bc2c <memset>
 80068de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068e0:	4a0c      	ldr	r2, [pc, #48]	@ (8006914 <prvInitialiseNewTask+0x140>)
 80068e2:	659a      	str	r2, [r3, #88]	@ 0x58
 80068e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068e6:	4a0c      	ldr	r2, [pc, #48]	@ (8006918 <prvInitialiseNewTask+0x144>)
 80068e8:	65da      	str	r2, [r3, #92]	@ 0x5c
 80068ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068ec:	4a0b      	ldr	r2, [pc, #44]	@ (800691c <prvInitialiseNewTask+0x148>)
 80068ee:	661a      	str	r2, [r3, #96]	@ 0x60
            }
            #endif /* portSTACK_GROWTH */
        }
        #else /* portHAS_STACK_OVERFLOW_CHECKING */
        {
            pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80068f0:	683a      	ldr	r2, [r7, #0]
 80068f2:	68f9      	ldr	r1, [r7, #12]
 80068f4:	69b8      	ldr	r0, [r7, #24]
 80068f6:	f001 fd67 	bl	80083c8 <pxPortInitialiseStack>
 80068fa:	4602      	mov	r2, r0
 80068fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068fe:	601a      	str	r2, [r3, #0]
            pxNewTCB->uxTaskAttributes |= taskATTRIBUTE_IS_IDLE;
        }
    }
    #endif /* #if ( configNUMBER_OF_CORES > 1 ) */

    if( pxCreatedTask != NULL )
 8006900:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006902:	2b00      	cmp	r3, #0
 8006904:	d002      	beq.n	800690c <prvInitialiseNewTask+0x138>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006906:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006908:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800690a:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 800690c:	bf00      	nop
 800690e:	3720      	adds	r7, #32
 8006910:	46bd      	mov	sp, r7
 8006912:	bd80      	pop	{r7, pc}
 8006914:	20005fac 	.word	0x20005fac
 8006918:	20006014 	.word	0x20006014
 800691c:	2000607c 	.word	0x2000607c

08006920 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

#if ( configNUMBER_OF_CORES == 1 )

    static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
    {
 8006920:	b5b0      	push	{r4, r5, r7, lr}
 8006922:	b086      	sub	sp, #24
 8006924:	af02      	add	r7, sp, #8
 8006926:	6078      	str	r0, [r7, #4]
        /* Ensure interrupts don't access the task lists while the lists are being
         * updated. */
        taskENTER_CRITICAL();
 8006928:	f001 fecc 	bl	80086c4 <vPortEnterCritical>
        {
            uxCurrentNumberOfTasks = ( UBaseType_t ) ( uxCurrentNumberOfTasks + 1U );
 800692c:	4b51      	ldr	r3, [pc, #324]	@ (8006a74 <prvAddNewTaskToReadyList+0x154>)
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	3301      	adds	r3, #1
 8006932:	4a50      	ldr	r2, [pc, #320]	@ (8006a74 <prvAddNewTaskToReadyList+0x154>)
 8006934:	6013      	str	r3, [r2, #0]

            if( pxCurrentTCB == NULL )
 8006936:	4b50      	ldr	r3, [pc, #320]	@ (8006a78 <prvAddNewTaskToReadyList+0x158>)
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	2b00      	cmp	r3, #0
 800693c:	d109      	bne.n	8006952 <prvAddNewTaskToReadyList+0x32>
            {
                /* There are no other tasks, or all the other tasks are in
                 * the suspended state - make this the current task. */
                pxCurrentTCB = pxNewTCB;
 800693e:	4a4e      	ldr	r2, [pc, #312]	@ (8006a78 <prvAddNewTaskToReadyList+0x158>)
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	6013      	str	r3, [r2, #0]

                if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006944:	4b4b      	ldr	r3, [pc, #300]	@ (8006a74 <prvAddNewTaskToReadyList+0x154>)
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	2b01      	cmp	r3, #1
 800694a:	d110      	bne.n	800696e <prvAddNewTaskToReadyList+0x4e>
                {
                    /* This is the first task to be created so do the preliminary
                     * initialisation required.  We will not recover if this call
                     * fails, but we will report the failure. */
                    prvInitialiseTaskLists();
 800694c:	f000 febc 	bl	80076c8 <prvInitialiseTaskLists>
 8006950:	e00d      	b.n	800696e <prvAddNewTaskToReadyList+0x4e>
            else
            {
                /* If the scheduler is not already running, make this task the
                 * current task if it is the highest priority task to be created
                 * so far. */
                if( xSchedulerRunning == pdFALSE )
 8006952:	4b4a      	ldr	r3, [pc, #296]	@ (8006a7c <prvAddNewTaskToReadyList+0x15c>)
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	2b00      	cmp	r3, #0
 8006958:	d109      	bne.n	800696e <prvAddNewTaskToReadyList+0x4e>
                {
                    if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800695a:	4b47      	ldr	r3, [pc, #284]	@ (8006a78 <prvAddNewTaskToReadyList+0x158>)
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006964:	429a      	cmp	r2, r3
 8006966:	d802      	bhi.n	800696e <prvAddNewTaskToReadyList+0x4e>
                    {
                        pxCurrentTCB = pxNewTCB;
 8006968:	4a43      	ldr	r2, [pc, #268]	@ (8006a78 <prvAddNewTaskToReadyList+0x158>)
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	6013      	str	r3, [r2, #0]
                {
                    mtCOVERAGE_TEST_MARKER();
                }
            }

            uxTaskNumber++;
 800696e:	4b44      	ldr	r3, [pc, #272]	@ (8006a80 <prvAddNewTaskToReadyList+0x160>)
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	3301      	adds	r3, #1
 8006974:	4a42      	ldr	r2, [pc, #264]	@ (8006a80 <prvAddNewTaskToReadyList+0x160>)
 8006976:	6013      	str	r3, [r2, #0]

            #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 8006978:	4b41      	ldr	r3, [pc, #260]	@ (8006a80 <prvAddNewTaskToReadyList+0x160>)
 800697a:	681a      	ldr	r2, [r3, #0]
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	645a      	str	r2, [r3, #68]	@ 0x44
            }
            #endif /* configUSE_TRACE_FACILITY */
            traceTASK_CREATE( pxNewTCB );
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	2b00      	cmp	r3, #0
 8006984:	d016      	beq.n	80069b4 <prvAddNewTaskToReadyList+0x94>
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	4618      	mov	r0, r3
 800698a:	f004 fe43 	bl	800b614 <SEGGER_SYSVIEW_OnTaskCreate>
 800698e:	6878      	ldr	r0, [r7, #4]
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800699e:	461d      	mov	r5, r3
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	461c      	mov	r4, r3
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80069aa:	1ae3      	subs	r3, r4, r3
 80069ac:	9300      	str	r3, [sp, #0]
 80069ae:	462b      	mov	r3, r5
 80069b0:	f003 f99a 	bl	8009ce8 <SYSVIEW_AddTask>

            prvAddTaskToReadyList( pxNewTCB );
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	4618      	mov	r0, r3
 80069b8:	f004 feb0 	bl	800b71c <SEGGER_SYSVIEW_OnTaskStartReady>
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80069c0:	4b30      	ldr	r3, [pc, #192]	@ (8006a84 <prvAddNewTaskToReadyList+0x164>)
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	429a      	cmp	r2, r3
 80069c6:	d903      	bls.n	80069d0 <prvAddNewTaskToReadyList+0xb0>
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069cc:	4a2d      	ldr	r2, [pc, #180]	@ (8006a84 <prvAddNewTaskToReadyList+0x164>)
 80069ce:	6013      	str	r3, [r2, #0]
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80069d4:	492c      	ldr	r1, [pc, #176]	@ (8006a88 <prvAddNewTaskToReadyList+0x168>)
 80069d6:	4613      	mov	r3, r2
 80069d8:	009b      	lsls	r3, r3, #2
 80069da:	4413      	add	r3, r2
 80069dc:	009b      	lsls	r3, r3, #2
 80069de:	440b      	add	r3, r1
 80069e0:	3304      	adds	r3, #4
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	60fb      	str	r3, [r7, #12]
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	68fa      	ldr	r2, [r7, #12]
 80069ea:	609a      	str	r2, [r3, #8]
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	689a      	ldr	r2, [r3, #8]
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	60da      	str	r2, [r3, #12]
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	689b      	ldr	r3, [r3, #8]
 80069f8:	687a      	ldr	r2, [r7, #4]
 80069fa:	3204      	adds	r2, #4
 80069fc:	605a      	str	r2, [r3, #4]
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	1d1a      	adds	r2, r3, #4
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	609a      	str	r2, [r3, #8]
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006a0a:	4613      	mov	r3, r2
 8006a0c:	009b      	lsls	r3, r3, #2
 8006a0e:	4413      	add	r3, r2
 8006a10:	009b      	lsls	r3, r3, #2
 8006a12:	4a1d      	ldr	r2, [pc, #116]	@ (8006a88 <prvAddNewTaskToReadyList+0x168>)
 8006a14:	441a      	add	r2, r3
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	615a      	str	r2, [r3, #20]
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006a1e:	491a      	ldr	r1, [pc, #104]	@ (8006a88 <prvAddNewTaskToReadyList+0x168>)
 8006a20:	4613      	mov	r3, r2
 8006a22:	009b      	lsls	r3, r3, #2
 8006a24:	4413      	add	r3, r2
 8006a26:	009b      	lsls	r3, r3, #2
 8006a28:	440b      	add	r3, r1
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	687a      	ldr	r2, [r7, #4]
 8006a2e:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8006a30:	1c59      	adds	r1, r3, #1
 8006a32:	4815      	ldr	r0, [pc, #84]	@ (8006a88 <prvAddNewTaskToReadyList+0x168>)
 8006a34:	4613      	mov	r3, r2
 8006a36:	009b      	lsls	r3, r3, #2
 8006a38:	4413      	add	r3, r2
 8006a3a:	009b      	lsls	r3, r3, #2
 8006a3c:	4403      	add	r3, r0
 8006a3e:	6019      	str	r1, [r3, #0]

            portSETUP_TCB( pxNewTCB );
        }
        taskEXIT_CRITICAL();
 8006a40:	f001 fe72 	bl	8008728 <vPortExitCritical>

        if( xSchedulerRunning != pdFALSE )
 8006a44:	4b0d      	ldr	r3, [pc, #52]	@ (8006a7c <prvAddNewTaskToReadyList+0x15c>)
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	d00e      	beq.n	8006a6a <prvAddNewTaskToReadyList+0x14a>
        {
            /* If the created task is of a higher priority than the current task
             * then it should run now. */
            taskYIELD_ANY_CORE_IF_USING_PREEMPTION( pxNewTCB );
 8006a4c:	4b0a      	ldr	r3, [pc, #40]	@ (8006a78 <prvAddNewTaskToReadyList+0x158>)
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a56:	429a      	cmp	r2, r3
 8006a58:	d207      	bcs.n	8006a6a <prvAddNewTaskToReadyList+0x14a>
 8006a5a:	4b0c      	ldr	r3, [pc, #48]	@ (8006a8c <prvAddNewTaskToReadyList+0x16c>)
 8006a5c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006a60:	601a      	str	r2, [r3, #0]
 8006a62:	f3bf 8f4f 	dsb	sy
 8006a66:	f3bf 8f6f 	isb	sy
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 8006a6a:	bf00      	nop
 8006a6c:	3710      	adds	r7, #16
 8006a6e:	46bd      	mov	sp, r7
 8006a70:	bdb0      	pop	{r4, r5, r7, pc}
 8006a72:	bf00      	nop
 8006a74:	20001090 	.word	0x20001090
 8006a78:	20000f7c 	.word	0x20000f7c
 8006a7c:	2000109c 	.word	0x2000109c
 8006a80:	200010ac 	.word	0x200010ac
 8006a84:	20001098 	.word	0x20001098
 8006a88:	20000f80 	.word	0x20000f80
 8006a8c:	e000ed04 	.word	0xe000ed04

08006a90 <xTaskDelayUntil>:

#if ( INCLUDE_xTaskDelayUntil == 1 )

    BaseType_t xTaskDelayUntil( TickType_t * const pxPreviousWakeTime,
                                const TickType_t xTimeIncrement )
    {
 8006a90:	b580      	push	{r7, lr}
 8006a92:	b08a      	sub	sp, #40	@ 0x28
 8006a94:	af00      	add	r7, sp, #0
 8006a96:	6078      	str	r0, [r7, #4]
 8006a98:	6039      	str	r1, [r7, #0]
        TickType_t xTimeToWake;
        BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 8006a9a:	2300      	movs	r3, #0
 8006a9c:	627b      	str	r3, [r7, #36]	@ 0x24

        traceENTER_xTaskDelayUntil( pxPreviousWakeTime, xTimeIncrement );

        configASSERT( pxPreviousWakeTime );
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	d10b      	bne.n	8006abc <xTaskDelayUntil+0x2c>
    __asm volatile
 8006aa4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006aa8:	f383 8811 	msr	BASEPRI, r3
 8006aac:	f3bf 8f6f 	isb	sy
 8006ab0:	f3bf 8f4f 	dsb	sy
 8006ab4:	617b      	str	r3, [r7, #20]
}
 8006ab6:	bf00      	nop
 8006ab8:	bf00      	nop
 8006aba:	e7fd      	b.n	8006ab8 <xTaskDelayUntil+0x28>
        configASSERT( ( xTimeIncrement > 0U ) );
 8006abc:	683b      	ldr	r3, [r7, #0]
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	d10b      	bne.n	8006ada <xTaskDelayUntil+0x4a>
    __asm volatile
 8006ac2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ac6:	f383 8811 	msr	BASEPRI, r3
 8006aca:	f3bf 8f6f 	isb	sy
 8006ace:	f3bf 8f4f 	dsb	sy
 8006ad2:	613b      	str	r3, [r7, #16]
}
 8006ad4:	bf00      	nop
 8006ad6:	bf00      	nop
 8006ad8:	e7fd      	b.n	8006ad6 <xTaskDelayUntil+0x46>

        vTaskSuspendAll();
 8006ada:	f000 f927 	bl	8006d2c <vTaskSuspendAll>
        {
            /* Minor optimisation.  The tick count cannot change in this
             * block. */
            const TickType_t xConstTickCount = xTickCount;
 8006ade:	4b2c      	ldr	r3, [pc, #176]	@ (8006b90 <xTaskDelayUntil+0x100>)
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	623b      	str	r3, [r7, #32]

            configASSERT( uxSchedulerSuspended == 1U );
 8006ae4:	4b2b      	ldr	r3, [pc, #172]	@ (8006b94 <xTaskDelayUntil+0x104>)
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	2b01      	cmp	r3, #1
 8006aea:	d00b      	beq.n	8006b04 <xTaskDelayUntil+0x74>
    __asm volatile
 8006aec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006af0:	f383 8811 	msr	BASEPRI, r3
 8006af4:	f3bf 8f6f 	isb	sy
 8006af8:	f3bf 8f4f 	dsb	sy
 8006afc:	60fb      	str	r3, [r7, #12]
}
 8006afe:	bf00      	nop
 8006b00:	bf00      	nop
 8006b02:	e7fd      	b.n	8006b00 <xTaskDelayUntil+0x70>

            /* Generate the tick time at which the task wants to wake. */
            xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	683a      	ldr	r2, [r7, #0]
 8006b0a:	4413      	add	r3, r2
 8006b0c:	61fb      	str	r3, [r7, #28]

            if( xConstTickCount < *pxPreviousWakeTime )
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	6a3a      	ldr	r2, [r7, #32]
 8006b14:	429a      	cmp	r2, r3
 8006b16:	d20b      	bcs.n	8006b30 <xTaskDelayUntil+0xa0>
                /* The tick count has overflowed since this function was
                 * lasted called.  In this case the only time we should ever
                 * actually delay is if the wake time has also  overflowed,
                 * and the wake time is greater than the tick time.  When this
                 * is the case it is as if neither time had overflowed. */
                if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	69fa      	ldr	r2, [r7, #28]
 8006b1e:	429a      	cmp	r2, r3
 8006b20:	d211      	bcs.n	8006b46 <xTaskDelayUntil+0xb6>
 8006b22:	69fa      	ldr	r2, [r7, #28]
 8006b24:	6a3b      	ldr	r3, [r7, #32]
 8006b26:	429a      	cmp	r2, r3
 8006b28:	d90d      	bls.n	8006b46 <xTaskDelayUntil+0xb6>
                {
                    xShouldDelay = pdTRUE;
 8006b2a:	2301      	movs	r3, #1
 8006b2c:	627b      	str	r3, [r7, #36]	@ 0x24
 8006b2e:	e00a      	b.n	8006b46 <xTaskDelayUntil+0xb6>
            else
            {
                /* The tick time has not overflowed.  In this case we will
                 * delay if either the wake time has overflowed, and/or the
                 * tick time is less than the wake time. */
                if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	69fa      	ldr	r2, [r7, #28]
 8006b36:	429a      	cmp	r2, r3
 8006b38:	d303      	bcc.n	8006b42 <xTaskDelayUntil+0xb2>
 8006b3a:	69fa      	ldr	r2, [r7, #28]
 8006b3c:	6a3b      	ldr	r3, [r7, #32]
 8006b3e:	429a      	cmp	r2, r3
 8006b40:	d901      	bls.n	8006b46 <xTaskDelayUntil+0xb6>
                {
                    xShouldDelay = pdTRUE;
 8006b42:	2301      	movs	r3, #1
 8006b44:	627b      	str	r3, [r7, #36]	@ 0x24
                    mtCOVERAGE_TEST_MARKER();
                }
            }

            /* Update the wake time ready for the next call. */
            *pxPreviousWakeTime = xTimeToWake;
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	69fa      	ldr	r2, [r7, #28]
 8006b4a:	601a      	str	r2, [r3, #0]

            if( xShouldDelay != pdFALSE )
 8006b4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	d006      	beq.n	8006b60 <xTaskDelayUntil+0xd0>
            {
                traceTASK_DELAY_UNTIL( xTimeToWake );

                /* prvAddCurrentTaskToDelayedList() needs the block time, not
                 * the time to wake, so subtract the current tick count. */
                prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 8006b52:	69fa      	ldr	r2, [r7, #28]
 8006b54:	6a3b      	ldr	r3, [r7, #32]
 8006b56:	1ad3      	subs	r3, r2, r3
 8006b58:	2100      	movs	r1, #0
 8006b5a:	4618      	mov	r0, r3
 8006b5c:	f001 f8cc 	bl	8007cf8 <prvAddCurrentTaskToDelayedList>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        xAlreadyYielded = xTaskResumeAll();
 8006b60:	f000 f8f2 	bl	8006d48 <xTaskResumeAll>
 8006b64:	61b8      	str	r0, [r7, #24]

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 8006b66:	69bb      	ldr	r3, [r7, #24]
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d107      	bne.n	8006b7c <xTaskDelayUntil+0xec>
        {
            taskYIELD_WITHIN_API();
 8006b6c:	4b0a      	ldr	r3, [pc, #40]	@ (8006b98 <xTaskDelayUntil+0x108>)
 8006b6e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006b72:	601a      	str	r2, [r3, #0]
 8006b74:	f3bf 8f4f 	dsb	sy
 8006b78:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xTaskDelayUntil( xShouldDelay );
 8006b7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b7e:	4619      	mov	r1, r3
 8006b80:	20c4      	movs	r0, #196	@ 0xc4
 8006b82:	f004 fcd3 	bl	800b52c <SEGGER_SYSVIEW_RecordEndCallU32>

        return xShouldDelay;
 8006b86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
 8006b88:	4618      	mov	r0, r3
 8006b8a:	3728      	adds	r7, #40	@ 0x28
 8006b8c:	46bd      	mov	sp, r7
 8006b8e:	bd80      	pop	{r7, pc}
 8006b90:	20001094 	.word	0x20001094
 8006b94:	200010b8 	.word	0x200010b8
 8006b98:	e000ed04 	.word	0xe000ed04

08006b9c <prvCreateIdleTasks>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

static BaseType_t prvCreateIdleTasks( void )
{
 8006b9c:	b580      	push	{r7, lr}
 8006b9e:	b090      	sub	sp, #64	@ 0x40
 8006ba0:	af04      	add	r7, sp, #16
    BaseType_t xReturn = pdPASS;
 8006ba2:	2301      	movs	r3, #1
 8006ba4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    BaseType_t xCoreID;
    char cIdleName[ configMAX_TASK_NAME_LEN ];
    TaskFunction_t pxIdleTaskFunction = NULL;
 8006ba6:	2300      	movs	r3, #0
 8006ba8:	623b      	str	r3, [r7, #32]
    BaseType_t xIdleTaskNameIndex;

    for( xIdleTaskNameIndex = ( BaseType_t ) 0; xIdleTaskNameIndex < ( BaseType_t ) configMAX_TASK_NAME_LEN; xIdleTaskNameIndex++ )
 8006baa:	2300      	movs	r3, #0
 8006bac:	627b      	str	r3, [r7, #36]	@ 0x24
 8006bae:	e013      	b.n	8006bd8 <prvCreateIdleTasks+0x3c>
    {
        cIdleName[ xIdleTaskNameIndex ] = configIDLE_TASK_NAME[ xIdleTaskNameIndex ];
 8006bb0:	4a2b      	ldr	r2, [pc, #172]	@ (8006c60 <prvCreateIdleTasks+0xc4>)
 8006bb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bb4:	4413      	add	r3, r2
 8006bb6:	7819      	ldrb	r1, [r3, #0]
 8006bb8:	f107 0210 	add.w	r2, r7, #16
 8006bbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bbe:	4413      	add	r3, r2
 8006bc0:	460a      	mov	r2, r1
 8006bc2:	701a      	strb	r2, [r3, #0]

        /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
         * configMAX_TASK_NAME_LEN characters just in case the memory after the
         * string is not accessible (extremely unlikely). */
        if( cIdleName[ xIdleTaskNameIndex ] == ( char ) 0x00 )
 8006bc4:	f107 0210 	add.w	r2, r7, #16
 8006bc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bca:	4413      	add	r3, r2
 8006bcc:	781b      	ldrb	r3, [r3, #0]
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d006      	beq.n	8006be0 <prvCreateIdleTasks+0x44>
    for( xIdleTaskNameIndex = ( BaseType_t ) 0; xIdleTaskNameIndex < ( BaseType_t ) configMAX_TASK_NAME_LEN; xIdleTaskNameIndex++ )
 8006bd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bd4:	3301      	adds	r3, #1
 8006bd6:	627b      	str	r3, [r7, #36]	@ 0x24
 8006bd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bda:	2b0f      	cmp	r3, #15
 8006bdc:	dde8      	ble.n	8006bb0 <prvCreateIdleTasks+0x14>
 8006bde:	e000      	b.n	8006be2 <prvCreateIdleTasks+0x46>
        {
            break;
 8006be0:	bf00      	nop
            mtCOVERAGE_TEST_MARKER();
        }
    }

    /* Add each idle task at the lowest priority. */
    for( xCoreID = ( BaseType_t ) 0; xCoreID < ( BaseType_t ) configNUMBER_OF_CORES; xCoreID++ )
 8006be2:	2300      	movs	r3, #0
 8006be4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006be6:	e031      	b.n	8006c4c <prvCreateIdleTasks+0xb0>
    {
        #if ( configNUMBER_OF_CORES == 1 )
        {
            pxIdleTaskFunction = prvIdleTask;
 8006be8:	4b1e      	ldr	r3, [pc, #120]	@ (8006c64 <prvCreateIdleTasks+0xc8>)
 8006bea:	623b      	str	r3, [r7, #32]
        }
        #endif /* if ( configNUMBER_OF_CORES > 1 ) */

        #if ( configSUPPORT_STATIC_ALLOCATION == 1 )
        {
            StaticTask_t * pxIdleTaskTCBBuffer = NULL;
 8006bec:	2300      	movs	r3, #0
 8006bee:	60fb      	str	r3, [r7, #12]
            StackType_t * pxIdleTaskStackBuffer = NULL;
 8006bf0:	2300      	movs	r3, #0
 8006bf2:	60bb      	str	r3, [r7, #8]

            /* The Idle task is created using user provided RAM - obtain the
             * address of the RAM then create the idle task. */
            #if ( configNUMBER_OF_CORES == 1 )
            {
                vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &uxIdleTaskStackSize );
 8006bf4:	1d3a      	adds	r2, r7, #4
 8006bf6:	f107 0108 	add.w	r1, r7, #8
 8006bfa:	f107 030c 	add.w	r3, r7, #12
 8006bfe:	4618      	mov	r0, r3
 8006c00:	f001 f8f6 	bl	8007df0 <vApplicationGetIdleTaskMemory>
                {
                    vApplicationGetPassiveIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &uxIdleTaskStackSize, ( BaseType_t ) ( xCoreID - 1 ) );
                }
            }
            #endif /* if ( configNUMBER_OF_CORES == 1 ) */
            xIdleTaskHandles[ xCoreID ] = xTaskCreateStatic( pxIdleTaskFunction,
 8006c04:	6878      	ldr	r0, [r7, #4]
 8006c06:	68bb      	ldr	r3, [r7, #8]
 8006c08:	68fa      	ldr	r2, [r7, #12]
 8006c0a:	f107 0110 	add.w	r1, r7, #16
 8006c0e:	9202      	str	r2, [sp, #8]
 8006c10:	9301      	str	r3, [sp, #4]
 8006c12:	2300      	movs	r3, #0
 8006c14:	9300      	str	r3, [sp, #0]
 8006c16:	2300      	movs	r3, #0
 8006c18:	4602      	mov	r2, r0
 8006c1a:	6a38      	ldr	r0, [r7, #32]
 8006c1c:	f7ff fd44 	bl	80066a8 <xTaskCreateStatic>
 8006c20:	4602      	mov	r2, r0
 8006c22:	4911      	ldr	r1, [pc, #68]	@ (8006c68 <prvCreateIdleTasks+0xcc>)
 8006c24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c26:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                                                             ( void * ) NULL,
                                                             portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
                                                             pxIdleTaskStackBuffer,
                                                             pxIdleTaskTCBBuffer );

            if( xIdleTaskHandles[ xCoreID ] != NULL )
 8006c2a:	4a0f      	ldr	r2, [pc, #60]	@ (8006c68 <prvCreateIdleTasks+0xcc>)
 8006c2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c2e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	d002      	beq.n	8006c3c <prvCreateIdleTasks+0xa0>
            {
                xReturn = pdPASS;
 8006c36:	2301      	movs	r3, #1
 8006c38:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006c3a:	e001      	b.n	8006c40 <prvCreateIdleTasks+0xa4>
            }
            else
            {
                xReturn = pdFAIL;
 8006c3c:	2300      	movs	r3, #0
 8006c3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
                                   &xIdleTaskHandles[ xCoreID ] );
        }
        #endif /* configSUPPORT_STATIC_ALLOCATION */

        /* Break the loop if any of the idle task is failed to be created. */
        if( xReturn == pdFAIL )
 8006c40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d006      	beq.n	8006c54 <prvCreateIdleTasks+0xb8>
    for( xCoreID = ( BaseType_t ) 0; xCoreID < ( BaseType_t ) configNUMBER_OF_CORES; xCoreID++ )
 8006c46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c48:	3301      	adds	r3, #1
 8006c4a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006c4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	ddca      	ble.n	8006be8 <prvCreateIdleTasks+0x4c>
 8006c52:	e000      	b.n	8006c56 <prvCreateIdleTasks+0xba>
        {
            break;
 8006c54:	bf00      	nop
            }
            #endif
        }
    }

    return xReturn;
 8006c56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8006c58:	4618      	mov	r0, r3
 8006c5a:	3730      	adds	r7, #48	@ 0x30
 8006c5c:	46bd      	mov	sp, r7
 8006c5e:	bd80      	pop	{r7, pc}
 8006c60:	0800c160 	.word	0x0800c160
 8006c64:	08007699 	.word	0x08007699
 8006c68:	200010b4 	.word	0x200010b4

08006c6c <vTaskStartScheduler>:

/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006c6c:	b580      	push	{r7, lr}
 8006c6e:	b084      	sub	sp, #16
 8006c70:	af00      	add	r7, sp, #0
         * the number of bits as confNUMBER_OF_CORES. */
        configASSERT( ( sizeof( UBaseType_t ) * taskBITS_PER_BYTE ) >= configNUMBER_OF_CORES );
    }
    #endif /* #if ( configUSE_CORE_AFFINITY == 1 ) && ( configNUMBER_OF_CORES > 1 ) */

    xReturn = prvCreateIdleTasks();
 8006c72:	f7ff ff93 	bl	8006b9c <prvCreateIdleTasks>
 8006c76:	60f8      	str	r0, [r7, #12]

    #if ( configUSE_TIMERS == 1 )
    {
        if( xReturn == pdPASS )
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	2b01      	cmp	r3, #1
 8006c7c:	d102      	bne.n	8006c84 <vTaskStartScheduler+0x18>
        {
            xReturn = xTimerCreateTimerTask();
 8006c7e:	f001 f8eb 	bl	8007e58 <xTimerCreateTimerTask>
 8006c82:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	2b01      	cmp	r3, #1
 8006c88:	d129      	bne.n	8006cde <vTaskStartScheduler+0x72>
    __asm volatile
 8006c8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c8e:	f383 8811 	msr	BASEPRI, r3
 8006c92:	f3bf 8f6f 	isb	sy
 8006c96:	f3bf 8f4f 	dsb	sy
 8006c9a:	60bb      	str	r3, [r7, #8]
}
 8006c9c:	bf00      	nop

        #if ( configUSE_C_RUNTIME_TLS_SUPPORT == 1 )
        {
            /* Switch C-Runtime's TLS Block to point to the TLS
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
 8006c9e:	4b1c      	ldr	r3, [pc, #112]	@ (8006d10 <vTaskStartScheduler+0xa4>)
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	3354      	adds	r3, #84	@ 0x54
 8006ca4:	4a1b      	ldr	r2, [pc, #108]	@ (8006d14 <vTaskStartScheduler+0xa8>)
 8006ca6:	6013      	str	r3, [r2, #0]
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 8006ca8:	4b1b      	ldr	r3, [pc, #108]	@ (8006d18 <vTaskStartScheduler+0xac>)
 8006caa:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006cae:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 8006cb0:	4b1a      	ldr	r3, [pc, #104]	@ (8006d1c <vTaskStartScheduler+0xb0>)
 8006cb2:	2201      	movs	r2, #1
 8006cb4:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006cb6:	4b1a      	ldr	r3, [pc, #104]	@ (8006d20 <vTaskStartScheduler+0xb4>)
 8006cb8:	2200      	movs	r2, #0
 8006cba:	601a      	str	r2, [r3, #0]
         * is set to 0 and the following line fails to build then ensure you do not
         * have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
         * FreeRTOSConfig.h file. */
        portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

        traceTASK_SWITCHED_IN();
 8006cbc:	4b19      	ldr	r3, [pc, #100]	@ (8006d24 <vTaskStartScheduler+0xb8>)
 8006cbe:	681a      	ldr	r2, [r3, #0]
 8006cc0:	4b13      	ldr	r3, [pc, #76]	@ (8006d10 <vTaskStartScheduler+0xa4>)
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	429a      	cmp	r2, r3
 8006cc6:	d102      	bne.n	8006cce <vTaskStartScheduler+0x62>
 8006cc8:	f004 fc88 	bl	800b5dc <SEGGER_SYSVIEW_OnIdle>
 8006ccc:	e004      	b.n	8006cd8 <vTaskStartScheduler+0x6c>
 8006cce:	4b10      	ldr	r3, [pc, #64]	@ (8006d10 <vTaskStartScheduler+0xa4>)
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	4618      	mov	r0, r3
 8006cd4:	f004 fce0 	bl	800b698 <SEGGER_SYSVIEW_OnTaskStartExec>
        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */

        /* The return value for xPortStartScheduler is not required
         * hence using a void datatype. */
        ( void ) xPortStartScheduler();
 8006cd8:	f001 fc04 	bl	80084e4 <xPortStartScheduler>
 8006cdc:	e00f      	b.n	8006cfe <vTaskStartScheduler+0x92>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006ce4:	d10b      	bne.n	8006cfe <vTaskStartScheduler+0x92>
    __asm volatile
 8006ce6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006cea:	f383 8811 	msr	BASEPRI, r3
 8006cee:	f3bf 8f6f 	isb	sy
 8006cf2:	f3bf 8f4f 	dsb	sy
 8006cf6:	607b      	str	r3, [r7, #4]
}
 8006cf8:	bf00      	nop
 8006cfa:	bf00      	nop
 8006cfc:	e7fd      	b.n	8006cfa <vTaskStartScheduler+0x8e>
     * meaning xIdleTaskHandles are not used anywhere else. */
    ( void ) xIdleTaskHandles;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8006cfe:	4b0a      	ldr	r3, [pc, #40]	@ (8006d28 <vTaskStartScheduler+0xbc>)
 8006d00:	681b      	ldr	r3, [r3, #0]

    traceRETURN_vTaskStartScheduler();
 8006d02:	20cd      	movs	r0, #205	@ 0xcd
 8006d04:	f004 fbd6 	bl	800b4b4 <SEGGER_SYSVIEW_RecordEndCall>
}
 8006d08:	bf00      	nop
 8006d0a:	3710      	adds	r7, #16
 8006d0c:	46bd      	mov	sp, r7
 8006d0e:	bd80      	pop	{r7, pc}
 8006d10:	20000f7c 	.word	0x20000f7c
 8006d14:	20000038 	.word	0x20000038
 8006d18:	200010b0 	.word	0x200010b0
 8006d1c:	2000109c 	.word	0x2000109c
 8006d20:	20001094 	.word	0x20001094
 8006d24:	200010b4 	.word	0x200010b4
 8006d28:	0800c250 	.word	0x0800c250

08006d2c <vTaskSuspendAll>:
    traceRETURN_vTaskEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006d2c:	b580      	push	{r7, lr}
 8006d2e:	af00      	add	r7, sp, #0
         * do not otherwise exhibit real time behaviour. */
        portSOFTWARE_BARRIER();

        /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
         * is used to allow calls to vTaskSuspendAll() to nest. */
        uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended + 1U );
 8006d30:	4b04      	ldr	r3, [pc, #16]	@ (8006d44 <vTaskSuspendAll+0x18>)
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	3301      	adds	r3, #1
 8006d36:	4a03      	ldr	r2, [pc, #12]	@ (8006d44 <vTaskSuspendAll+0x18>)
 8006d38:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* #if ( configNUMBER_OF_CORES == 1 ) */

    traceRETURN_vTaskSuspendAll();
 8006d3a:	20cf      	movs	r0, #207	@ 0xcf
 8006d3c:	f004 fbba 	bl	800b4b4 <SEGGER_SYSVIEW_RecordEndCall>
}
 8006d40:	bf00      	nop
 8006d42:	bd80      	pop	{r7, pc}
 8006d44:	200010b8 	.word	0x200010b8

08006d48 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006d48:	b580      	push	{r7, lr}
 8006d4a:	b088      	sub	sp, #32
 8006d4c:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8006d4e:	2300      	movs	r3, #0
 8006d50:	61fb      	str	r3, [r7, #28]
    BaseType_t xAlreadyYielded = pdFALSE;
 8006d52:	2300      	movs	r3, #0
 8006d54:	61bb      	str	r3, [r7, #24]
        /* It is possible that an ISR caused a task to be removed from an event
         * list while the scheduler was suspended.  If this was the case then the
         * removed task will have been added to the xPendingReadyList.  Once the
         * scheduler has been resumed it is safe to move all the pending ready
         * tasks from this list into their appropriate ready list. */
        taskENTER_CRITICAL();
 8006d56:	f001 fcb5 	bl	80086c4 <vPortEnterCritical>
        {
            BaseType_t xCoreID;
            xCoreID = ( BaseType_t ) portGET_CORE_ID();
 8006d5a:	2300      	movs	r3, #0
 8006d5c:	613b      	str	r3, [r7, #16]

            /* If uxSchedulerSuspended is zero then this function does not match a
             * previous call to vTaskSuspendAll(). */
            configASSERT( uxSchedulerSuspended != 0U );
 8006d5e:	4b7a      	ldr	r3, [pc, #488]	@ (8006f48 <xTaskResumeAll+0x200>)
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	d10b      	bne.n	8006d7e <xTaskResumeAll+0x36>
    __asm volatile
 8006d66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d6a:	f383 8811 	msr	BASEPRI, r3
 8006d6e:	f3bf 8f6f 	isb	sy
 8006d72:	f3bf 8f4f 	dsb	sy
 8006d76:	603b      	str	r3, [r7, #0]
}
 8006d78:	bf00      	nop
 8006d7a:	bf00      	nop
 8006d7c:	e7fd      	b.n	8006d7a <xTaskResumeAll+0x32>

            uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended - 1U );
 8006d7e:	4b72      	ldr	r3, [pc, #456]	@ (8006f48 <xTaskResumeAll+0x200>)
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	3b01      	subs	r3, #1
 8006d84:	4a70      	ldr	r2, [pc, #448]	@ (8006f48 <xTaskResumeAll+0x200>)
 8006d86:	6013      	str	r3, [r2, #0]
            portRELEASE_TASK_LOCK();

            if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8006d88:	4b6f      	ldr	r3, [pc, #444]	@ (8006f48 <xTaskResumeAll+0x200>)
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	f040 80cf 	bne.w	8006f30 <xTaskResumeAll+0x1e8>
            {
                if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006d92:	4b6e      	ldr	r3, [pc, #440]	@ (8006f4c <xTaskResumeAll+0x204>)
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	f000 80ca 	beq.w	8006f30 <xTaskResumeAll+0x1e8>
                {
                    /* Move any readied tasks from the pending list into the
                     * appropriate ready list. */
                    while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006d9c:	e093      	b.n	8006ec6 <xTaskResumeAll+0x17e>
                    {
                        /* MISRA Ref 11.5.3 [Void pointer assignment] */
                        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                        /* coverity[misra_c_2012_rule_11_5_violation] */
                        pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8006d9e:	4b6c      	ldr	r3, [pc, #432]	@ (8006f50 <xTaskResumeAll+0x208>)
 8006da0:	68db      	ldr	r3, [r3, #12]
 8006da2:	68db      	ldr	r3, [r3, #12]
 8006da4:	61fb      	str	r3, [r7, #28]
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8006da6:	69fb      	ldr	r3, [r7, #28]
 8006da8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006daa:	60fb      	str	r3, [r7, #12]
 8006dac:	69fb      	ldr	r3, [r7, #28]
 8006dae:	69db      	ldr	r3, [r3, #28]
 8006db0:	69fa      	ldr	r2, [r7, #28]
 8006db2:	6a12      	ldr	r2, [r2, #32]
 8006db4:	609a      	str	r2, [r3, #8]
 8006db6:	69fb      	ldr	r3, [r7, #28]
 8006db8:	6a1b      	ldr	r3, [r3, #32]
 8006dba:	69fa      	ldr	r2, [r7, #28]
 8006dbc:	69d2      	ldr	r2, [r2, #28]
 8006dbe:	605a      	str	r2, [r3, #4]
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	685a      	ldr	r2, [r3, #4]
 8006dc4:	69fb      	ldr	r3, [r7, #28]
 8006dc6:	3318      	adds	r3, #24
 8006dc8:	429a      	cmp	r2, r3
 8006dca:	d103      	bne.n	8006dd4 <xTaskResumeAll+0x8c>
 8006dcc:	69fb      	ldr	r3, [r7, #28]
 8006dce:	6a1a      	ldr	r2, [r3, #32]
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	605a      	str	r2, [r3, #4]
 8006dd4:	69fb      	ldr	r3, [r7, #28]
 8006dd6:	2200      	movs	r2, #0
 8006dd8:	629a      	str	r2, [r3, #40]	@ 0x28
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	1e5a      	subs	r2, r3, #1
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	601a      	str	r2, [r3, #0]
                        portMEMORY_BARRIER();
                        listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8006de4:	69fb      	ldr	r3, [r7, #28]
 8006de6:	695b      	ldr	r3, [r3, #20]
 8006de8:	60bb      	str	r3, [r7, #8]
 8006dea:	69fb      	ldr	r3, [r7, #28]
 8006dec:	689b      	ldr	r3, [r3, #8]
 8006dee:	69fa      	ldr	r2, [r7, #28]
 8006df0:	68d2      	ldr	r2, [r2, #12]
 8006df2:	609a      	str	r2, [r3, #8]
 8006df4:	69fb      	ldr	r3, [r7, #28]
 8006df6:	68db      	ldr	r3, [r3, #12]
 8006df8:	69fa      	ldr	r2, [r7, #28]
 8006dfa:	6892      	ldr	r2, [r2, #8]
 8006dfc:	605a      	str	r2, [r3, #4]
 8006dfe:	68bb      	ldr	r3, [r7, #8]
 8006e00:	685a      	ldr	r2, [r3, #4]
 8006e02:	69fb      	ldr	r3, [r7, #28]
 8006e04:	3304      	adds	r3, #4
 8006e06:	429a      	cmp	r2, r3
 8006e08:	d103      	bne.n	8006e12 <xTaskResumeAll+0xca>
 8006e0a:	69fb      	ldr	r3, [r7, #28]
 8006e0c:	68da      	ldr	r2, [r3, #12]
 8006e0e:	68bb      	ldr	r3, [r7, #8]
 8006e10:	605a      	str	r2, [r3, #4]
 8006e12:	69fb      	ldr	r3, [r7, #28]
 8006e14:	2200      	movs	r2, #0
 8006e16:	615a      	str	r2, [r3, #20]
 8006e18:	68bb      	ldr	r3, [r7, #8]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	1e5a      	subs	r2, r3, #1
 8006e1e:	68bb      	ldr	r3, [r7, #8]
 8006e20:	601a      	str	r2, [r3, #0]
                        prvAddTaskToReadyList( pxTCB );
 8006e22:	69fb      	ldr	r3, [r7, #28]
 8006e24:	4618      	mov	r0, r3
 8006e26:	f004 fc79 	bl	800b71c <SEGGER_SYSVIEW_OnTaskStartReady>
 8006e2a:	69fb      	ldr	r3, [r7, #28]
 8006e2c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006e2e:	4b49      	ldr	r3, [pc, #292]	@ (8006f54 <xTaskResumeAll+0x20c>)
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	429a      	cmp	r2, r3
 8006e34:	d903      	bls.n	8006e3e <xTaskResumeAll+0xf6>
 8006e36:	69fb      	ldr	r3, [r7, #28]
 8006e38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e3a:	4a46      	ldr	r2, [pc, #280]	@ (8006f54 <xTaskResumeAll+0x20c>)
 8006e3c:	6013      	str	r3, [r2, #0]
 8006e3e:	69fb      	ldr	r3, [r7, #28]
 8006e40:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006e42:	4945      	ldr	r1, [pc, #276]	@ (8006f58 <xTaskResumeAll+0x210>)
 8006e44:	4613      	mov	r3, r2
 8006e46:	009b      	lsls	r3, r3, #2
 8006e48:	4413      	add	r3, r2
 8006e4a:	009b      	lsls	r3, r3, #2
 8006e4c:	440b      	add	r3, r1
 8006e4e:	3304      	adds	r3, #4
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	607b      	str	r3, [r7, #4]
 8006e54:	69fb      	ldr	r3, [r7, #28]
 8006e56:	687a      	ldr	r2, [r7, #4]
 8006e58:	609a      	str	r2, [r3, #8]
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	689a      	ldr	r2, [r3, #8]
 8006e5e:	69fb      	ldr	r3, [r7, #28]
 8006e60:	60da      	str	r2, [r3, #12]
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	689b      	ldr	r3, [r3, #8]
 8006e66:	69fa      	ldr	r2, [r7, #28]
 8006e68:	3204      	adds	r2, #4
 8006e6a:	605a      	str	r2, [r3, #4]
 8006e6c:	69fb      	ldr	r3, [r7, #28]
 8006e6e:	1d1a      	adds	r2, r3, #4
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	609a      	str	r2, [r3, #8]
 8006e74:	69fb      	ldr	r3, [r7, #28]
 8006e76:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006e78:	4613      	mov	r3, r2
 8006e7a:	009b      	lsls	r3, r3, #2
 8006e7c:	4413      	add	r3, r2
 8006e7e:	009b      	lsls	r3, r3, #2
 8006e80:	4a35      	ldr	r2, [pc, #212]	@ (8006f58 <xTaskResumeAll+0x210>)
 8006e82:	441a      	add	r2, r3
 8006e84:	69fb      	ldr	r3, [r7, #28]
 8006e86:	615a      	str	r2, [r3, #20]
 8006e88:	69fb      	ldr	r3, [r7, #28]
 8006e8a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006e8c:	4932      	ldr	r1, [pc, #200]	@ (8006f58 <xTaskResumeAll+0x210>)
 8006e8e:	4613      	mov	r3, r2
 8006e90:	009b      	lsls	r3, r3, #2
 8006e92:	4413      	add	r3, r2
 8006e94:	009b      	lsls	r3, r3, #2
 8006e96:	440b      	add	r3, r1
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	69fa      	ldr	r2, [r7, #28]
 8006e9c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8006e9e:	1c59      	adds	r1, r3, #1
 8006ea0:	482d      	ldr	r0, [pc, #180]	@ (8006f58 <xTaskResumeAll+0x210>)
 8006ea2:	4613      	mov	r3, r2
 8006ea4:	009b      	lsls	r3, r3, #2
 8006ea6:	4413      	add	r3, r2
 8006ea8:	009b      	lsls	r3, r3, #2
 8006eaa:	4403      	add	r3, r0
 8006eac:	6019      	str	r1, [r3, #0]

                        #if ( configNUMBER_OF_CORES == 1 )
                        {
                            /* If the moved task has a priority higher than the current
                             * task then a yield must be performed. */
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006eae:	69fb      	ldr	r3, [r7, #28]
 8006eb0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006eb2:	4b2a      	ldr	r3, [pc, #168]	@ (8006f5c <xTaskResumeAll+0x214>)
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006eb8:	429a      	cmp	r2, r3
 8006eba:	d904      	bls.n	8006ec6 <xTaskResumeAll+0x17e>
                            {
                                xYieldPendings[ xCoreID ] = pdTRUE;
 8006ebc:	4a28      	ldr	r2, [pc, #160]	@ (8006f60 <xTaskResumeAll+0x218>)
 8006ebe:	693b      	ldr	r3, [r7, #16]
 8006ec0:	2101      	movs	r1, #1
 8006ec2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                    while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006ec6:	4b22      	ldr	r3, [pc, #136]	@ (8006f50 <xTaskResumeAll+0x208>)
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	f47f af67 	bne.w	8006d9e <xTaskResumeAll+0x56>
                             * which sets xYieldPendings for the current core to pdTRUE. */
                        }
                        #endif /* #if ( configNUMBER_OF_CORES == 1 ) */
                    }

                    if( pxTCB != NULL )
 8006ed0:	69fb      	ldr	r3, [r7, #28]
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d001      	beq.n	8006eda <xTaskResumeAll+0x192>
                         * which may have prevented the next unblock time from being
                         * re-calculated, in which case re-calculate it now.  Mainly
                         * important for low power tickless implementations, where
                         * this can prevent an unnecessary exit from low power
                         * state. */
                        prvResetNextTaskUnblockTime();
 8006ed6:	f000 fc9b 	bl	8007810 <prvResetNextTaskUnblockTime>
                     * It should be safe to call xTaskIncrementTick here from any core
                     * since we are in a critical section and xTaskIncrementTick itself
                     * protects itself within a critical section. Suspending the scheduler
                     * from any core causes xTaskIncrementTick to increment uxPendedCounts. */
                    {
                        TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8006eda:	4b22      	ldr	r3, [pc, #136]	@ (8006f64 <xTaskResumeAll+0x21c>)
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	617b      	str	r3, [r7, #20]

                        if( xPendedCounts > ( TickType_t ) 0U )
 8006ee0:	697b      	ldr	r3, [r7, #20]
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d012      	beq.n	8006f0c <xTaskResumeAll+0x1c4>
                        {
                            do
                            {
                                if( xTaskIncrementTick() != pdFALSE )
 8006ee6:	f000 f869 	bl	8006fbc <xTaskIncrementTick>
 8006eea:	4603      	mov	r3, r0
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	d004      	beq.n	8006efa <xTaskResumeAll+0x1b2>
                                {
                                    /* Other cores are interrupted from
                                     * within xTaskIncrementTick(). */
                                    xYieldPendings[ xCoreID ] = pdTRUE;
 8006ef0:	4a1b      	ldr	r2, [pc, #108]	@ (8006f60 <xTaskResumeAll+0x218>)
 8006ef2:	693b      	ldr	r3, [r7, #16]
 8006ef4:	2101      	movs	r1, #1
 8006ef6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                                else
                                {
                                    mtCOVERAGE_TEST_MARKER();
                                }

                                --xPendedCounts;
 8006efa:	697b      	ldr	r3, [r7, #20]
 8006efc:	3b01      	subs	r3, #1
 8006efe:	617b      	str	r3, [r7, #20]
                            } while( xPendedCounts > ( TickType_t ) 0U );
 8006f00:	697b      	ldr	r3, [r7, #20]
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d1ef      	bne.n	8006ee6 <xTaskResumeAll+0x19e>

                            xPendedTicks = 0;
 8006f06:	4b17      	ldr	r3, [pc, #92]	@ (8006f64 <xTaskResumeAll+0x21c>)
 8006f08:	2200      	movs	r2, #0
 8006f0a:	601a      	str	r2, [r3, #0]
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }

                    if( xYieldPendings[ xCoreID ] != pdFALSE )
 8006f0c:	4a14      	ldr	r2, [pc, #80]	@ (8006f60 <xTaskResumeAll+0x218>)
 8006f0e:	693b      	ldr	r3, [r7, #16]
 8006f10:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	d00b      	beq.n	8006f30 <xTaskResumeAll+0x1e8>
                    {
                        #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 8006f18:	2301      	movs	r3, #1
 8006f1a:	61bb      	str	r3, [r7, #24]
                        }
                        #endif /* #if ( configUSE_PREEMPTION != 0 ) */

                        #if ( configNUMBER_OF_CORES == 1 )
                        {
                            taskYIELD_TASK_CORE_IF_USING_PREEMPTION( pxCurrentTCB );
 8006f1c:	4b0f      	ldr	r3, [pc, #60]	@ (8006f5c <xTaskResumeAll+0x214>)
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	4b11      	ldr	r3, [pc, #68]	@ (8006f68 <xTaskResumeAll+0x220>)
 8006f22:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006f26:	601a      	str	r2, [r3, #0]
 8006f28:	f3bf 8f4f 	dsb	sy
 8006f2c:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8006f30:	f001 fbfa 	bl	8008728 <vPortExitCritical>
    }

    traceRETURN_xTaskResumeAll( xAlreadyYielded );
 8006f34:	69bb      	ldr	r3, [r7, #24]
 8006f36:	4619      	mov	r1, r3
 8006f38:	20d0      	movs	r0, #208	@ 0xd0
 8006f3a:	f004 faf7 	bl	800b52c <SEGGER_SYSVIEW_RecordEndCallU32>

    return xAlreadyYielded;
 8006f3e:	69bb      	ldr	r3, [r7, #24]
}
 8006f40:	4618      	mov	r0, r3
 8006f42:	3720      	adds	r7, #32
 8006f44:	46bd      	mov	sp, r7
 8006f46:	bd80      	pop	{r7, pc}
 8006f48:	200010b8 	.word	0x200010b8
 8006f4c:	20001090 	.word	0x20001090
 8006f50:	20001050 	.word	0x20001050
 8006f54:	20001098 	.word	0x20001098
 8006f58:	20000f80 	.word	0x20000f80
 8006f5c:	20000f7c 	.word	0x20000f7c
 8006f60:	200010a4 	.word	0x200010a4
 8006f64:	200010a0 	.word	0x200010a0
 8006f68:	e000ed04 	.word	0xe000ed04

08006f6c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8006f6c:	b580      	push	{r7, lr}
 8006f6e:	b082      	sub	sp, #8
 8006f70:	af00      	add	r7, sp, #0
    traceENTER_xTaskGetTickCount();

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 8006f72:	4b06      	ldr	r3, [pc, #24]	@ (8006f8c <xTaskGetTickCount+0x20>)
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    traceRETURN_xTaskGetTickCount( xTicks );
 8006f78:	6879      	ldr	r1, [r7, #4]
 8006f7a:	20d1      	movs	r0, #209	@ 0xd1
 8006f7c:	f004 fad6 	bl	800b52c <SEGGER_SYSVIEW_RecordEndCallU32>

    return xTicks;
 8006f80:	687b      	ldr	r3, [r7, #4]
}
 8006f82:	4618      	mov	r0, r3
 8006f84:	3708      	adds	r7, #8
 8006f86:	46bd      	mov	sp, r7
 8006f88:	bd80      	pop	{r7, pc}
 8006f8a:	bf00      	nop
 8006f8c:	20001094 	.word	0x20001094

08006f90 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8006f90:	b580      	push	{r7, lr}
 8006f92:	b082      	sub	sp, #8
 8006f94:	af00      	add	r7, sp, #0
     * that have been assigned a priority at or (logically) below the maximum
     * system call  interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006f96:	f001 fc81 	bl	800889c <vPortValidateInterruptPriority>

    uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8006f9a:	2300      	movs	r3, #0
 8006f9c:	607b      	str	r3, [r7, #4]
    {
        xReturn = xTickCount;
 8006f9e:	4b06      	ldr	r3, [pc, #24]	@ (8006fb8 <xTaskGetTickCountFromISR+0x28>)
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	603b      	str	r3, [r7, #0]
    }
    portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    traceRETURN_xTaskGetTickCountFromISR( xReturn );
 8006fa4:	6839      	ldr	r1, [r7, #0]
 8006fa6:	20d2      	movs	r0, #210	@ 0xd2
 8006fa8:	f004 fac0 	bl	800b52c <SEGGER_SYSVIEW_RecordEndCallU32>

    return xReturn;
 8006fac:	683b      	ldr	r3, [r7, #0]
}
 8006fae:	4618      	mov	r0, r3
 8006fb0:	3708      	adds	r7, #8
 8006fb2:	46bd      	mov	sp, r7
 8006fb4:	bd80      	pop	{r7, pc}
 8006fb6:	bf00      	nop
 8006fb8:	20001094 	.word	0x20001094

08006fbc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006fbc:	b580      	push	{r7, lr}
 8006fbe:	b08a      	sub	sp, #40	@ 0x28
 8006fc0:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8006fc2:	2300      	movs	r3, #0
 8006fc4:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Tick increment should occur on every kernel timer event. Core 0 has the
     * responsibility to increment the tick, or increment the pended ticks if the
     * scheduler is suspended.  If pended ticks is greater than zero, the core that
     * calls xTaskResumeAll has the responsibility to increment the tick. */
    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8006fc6:	4b7d      	ldr	r3, [pc, #500]	@ (80071bc <xTaskIncrementTick+0x200>)
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	f040 80e6 	bne.w	800719c <xTaskIncrementTick+0x1e0>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006fd0:	4b7b      	ldr	r3, [pc, #492]	@ (80071c0 <xTaskIncrementTick+0x204>)
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	3301      	adds	r3, #1
 8006fd6:	623b      	str	r3, [r7, #32]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8006fd8:	4a79      	ldr	r2, [pc, #484]	@ (80071c0 <xTaskIncrementTick+0x204>)
 8006fda:	6a3b      	ldr	r3, [r7, #32]
 8006fdc:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U )
 8006fde:	6a3b      	ldr	r3, [r7, #32]
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	d121      	bne.n	8007028 <xTaskIncrementTick+0x6c>
        {
            taskSWITCH_DELAYED_LISTS();
 8006fe4:	4b77      	ldr	r3, [pc, #476]	@ (80071c4 <xTaskIncrementTick+0x208>)
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d00b      	beq.n	8007006 <xTaskIncrementTick+0x4a>
    __asm volatile
 8006fee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ff2:	f383 8811 	msr	BASEPRI, r3
 8006ff6:	f3bf 8f6f 	isb	sy
 8006ffa:	f3bf 8f4f 	dsb	sy
 8006ffe:	607b      	str	r3, [r7, #4]
}
 8007000:	bf00      	nop
 8007002:	bf00      	nop
 8007004:	e7fd      	b.n	8007002 <xTaskIncrementTick+0x46>
 8007006:	4b6f      	ldr	r3, [pc, #444]	@ (80071c4 <xTaskIncrementTick+0x208>)
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	61fb      	str	r3, [r7, #28]
 800700c:	4b6e      	ldr	r3, [pc, #440]	@ (80071c8 <xTaskIncrementTick+0x20c>)
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	4a6c      	ldr	r2, [pc, #432]	@ (80071c4 <xTaskIncrementTick+0x208>)
 8007012:	6013      	str	r3, [r2, #0]
 8007014:	4a6c      	ldr	r2, [pc, #432]	@ (80071c8 <xTaskIncrementTick+0x20c>)
 8007016:	69fb      	ldr	r3, [r7, #28]
 8007018:	6013      	str	r3, [r2, #0]
 800701a:	4b6c      	ldr	r3, [pc, #432]	@ (80071cc <xTaskIncrementTick+0x210>)
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	3301      	adds	r3, #1
 8007020:	4a6a      	ldr	r2, [pc, #424]	@ (80071cc <xTaskIncrementTick+0x210>)
 8007022:	6013      	str	r3, [r2, #0]
 8007024:	f000 fbf4 	bl	8007810 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8007028:	4b69      	ldr	r3, [pc, #420]	@ (80071d0 <xTaskIncrementTick+0x214>)
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	6a3a      	ldr	r2, [r7, #32]
 800702e:	429a      	cmp	r2, r3
 8007030:	f0c0 80ad 	bcc.w	800718e <xTaskIncrementTick+0x1d2>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007034:	4b63      	ldr	r3, [pc, #396]	@ (80071c4 <xTaskIncrementTick+0x208>)
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	2b00      	cmp	r3, #0
 800703c:	d104      	bne.n	8007048 <xTaskIncrementTick+0x8c>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY;
 800703e:	4b64      	ldr	r3, [pc, #400]	@ (80071d0 <xTaskIncrementTick+0x214>)
 8007040:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007044:	601a      	str	r2, [r3, #0]
                    break;
 8007046:	e0a2      	b.n	800718e <xTaskIncrementTick+0x1d2>
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    /* MISRA Ref 11.5.3 [Void pointer assignment] */
                    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                    /* coverity[misra_c_2012_rule_11_5_violation] */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8007048:	4b5e      	ldr	r3, [pc, #376]	@ (80071c4 <xTaskIncrementTick+0x208>)
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	68db      	ldr	r3, [r3, #12]
 800704e:	68db      	ldr	r3, [r3, #12]
 8007050:	61bb      	str	r3, [r7, #24]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007052:	69bb      	ldr	r3, [r7, #24]
 8007054:	685b      	ldr	r3, [r3, #4]
 8007056:	617b      	str	r3, [r7, #20]

                    if( xConstTickCount < xItemValue )
 8007058:	6a3a      	ldr	r2, [r7, #32]
 800705a:	697b      	ldr	r3, [r7, #20]
 800705c:	429a      	cmp	r2, r3
 800705e:	d203      	bcs.n	8007068 <xTaskIncrementTick+0xac>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8007060:	4a5b      	ldr	r2, [pc, #364]	@ (80071d0 <xTaskIncrementTick+0x214>)
 8007062:	697b      	ldr	r3, [r7, #20]
 8007064:	6013      	str	r3, [r2, #0]
                        break;
 8007066:	e092      	b.n	800718e <xTaskIncrementTick+0x1d2>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8007068:	69bb      	ldr	r3, [r7, #24]
 800706a:	695b      	ldr	r3, [r3, #20]
 800706c:	613b      	str	r3, [r7, #16]
 800706e:	69bb      	ldr	r3, [r7, #24]
 8007070:	689b      	ldr	r3, [r3, #8]
 8007072:	69ba      	ldr	r2, [r7, #24]
 8007074:	68d2      	ldr	r2, [r2, #12]
 8007076:	609a      	str	r2, [r3, #8]
 8007078:	69bb      	ldr	r3, [r7, #24]
 800707a:	68db      	ldr	r3, [r3, #12]
 800707c:	69ba      	ldr	r2, [r7, #24]
 800707e:	6892      	ldr	r2, [r2, #8]
 8007080:	605a      	str	r2, [r3, #4]
 8007082:	693b      	ldr	r3, [r7, #16]
 8007084:	685a      	ldr	r2, [r3, #4]
 8007086:	69bb      	ldr	r3, [r7, #24]
 8007088:	3304      	adds	r3, #4
 800708a:	429a      	cmp	r2, r3
 800708c:	d103      	bne.n	8007096 <xTaskIncrementTick+0xda>
 800708e:	69bb      	ldr	r3, [r7, #24]
 8007090:	68da      	ldr	r2, [r3, #12]
 8007092:	693b      	ldr	r3, [r7, #16]
 8007094:	605a      	str	r2, [r3, #4]
 8007096:	69bb      	ldr	r3, [r7, #24]
 8007098:	2200      	movs	r2, #0
 800709a:	615a      	str	r2, [r3, #20]
 800709c:	693b      	ldr	r3, [r7, #16]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	1e5a      	subs	r2, r3, #1
 80070a2:	693b      	ldr	r3, [r7, #16]
 80070a4:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80070a6:	69bb      	ldr	r3, [r7, #24]
 80070a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d01e      	beq.n	80070ec <xTaskIncrementTick+0x130>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 80070ae:	69bb      	ldr	r3, [r7, #24]
 80070b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80070b2:	60fb      	str	r3, [r7, #12]
 80070b4:	69bb      	ldr	r3, [r7, #24]
 80070b6:	69db      	ldr	r3, [r3, #28]
 80070b8:	69ba      	ldr	r2, [r7, #24]
 80070ba:	6a12      	ldr	r2, [r2, #32]
 80070bc:	609a      	str	r2, [r3, #8]
 80070be:	69bb      	ldr	r3, [r7, #24]
 80070c0:	6a1b      	ldr	r3, [r3, #32]
 80070c2:	69ba      	ldr	r2, [r7, #24]
 80070c4:	69d2      	ldr	r2, [r2, #28]
 80070c6:	605a      	str	r2, [r3, #4]
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	685a      	ldr	r2, [r3, #4]
 80070cc:	69bb      	ldr	r3, [r7, #24]
 80070ce:	3318      	adds	r3, #24
 80070d0:	429a      	cmp	r2, r3
 80070d2:	d103      	bne.n	80070dc <xTaskIncrementTick+0x120>
 80070d4:	69bb      	ldr	r3, [r7, #24]
 80070d6:	6a1a      	ldr	r2, [r3, #32]
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	605a      	str	r2, [r3, #4]
 80070dc:	69bb      	ldr	r3, [r7, #24]
 80070de:	2200      	movs	r2, #0
 80070e0:	629a      	str	r2, [r3, #40]	@ 0x28
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	1e5a      	subs	r2, r3, #1
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 80070ec:	69bb      	ldr	r3, [r7, #24]
 80070ee:	4618      	mov	r0, r3
 80070f0:	f004 fb14 	bl	800b71c <SEGGER_SYSVIEW_OnTaskStartReady>
 80070f4:	69bb      	ldr	r3, [r7, #24]
 80070f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80070f8:	4b36      	ldr	r3, [pc, #216]	@ (80071d4 <xTaskIncrementTick+0x218>)
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	429a      	cmp	r2, r3
 80070fe:	d903      	bls.n	8007108 <xTaskIncrementTick+0x14c>
 8007100:	69bb      	ldr	r3, [r7, #24]
 8007102:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007104:	4a33      	ldr	r2, [pc, #204]	@ (80071d4 <xTaskIncrementTick+0x218>)
 8007106:	6013      	str	r3, [r2, #0]
 8007108:	69bb      	ldr	r3, [r7, #24]
 800710a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800710c:	4932      	ldr	r1, [pc, #200]	@ (80071d8 <xTaskIncrementTick+0x21c>)
 800710e:	4613      	mov	r3, r2
 8007110:	009b      	lsls	r3, r3, #2
 8007112:	4413      	add	r3, r2
 8007114:	009b      	lsls	r3, r3, #2
 8007116:	440b      	add	r3, r1
 8007118:	3304      	adds	r3, #4
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	60bb      	str	r3, [r7, #8]
 800711e:	69bb      	ldr	r3, [r7, #24]
 8007120:	68ba      	ldr	r2, [r7, #8]
 8007122:	609a      	str	r2, [r3, #8]
 8007124:	68bb      	ldr	r3, [r7, #8]
 8007126:	689a      	ldr	r2, [r3, #8]
 8007128:	69bb      	ldr	r3, [r7, #24]
 800712a:	60da      	str	r2, [r3, #12]
 800712c:	68bb      	ldr	r3, [r7, #8]
 800712e:	689b      	ldr	r3, [r3, #8]
 8007130:	69ba      	ldr	r2, [r7, #24]
 8007132:	3204      	adds	r2, #4
 8007134:	605a      	str	r2, [r3, #4]
 8007136:	69bb      	ldr	r3, [r7, #24]
 8007138:	1d1a      	adds	r2, r3, #4
 800713a:	68bb      	ldr	r3, [r7, #8]
 800713c:	609a      	str	r2, [r3, #8]
 800713e:	69bb      	ldr	r3, [r7, #24]
 8007140:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007142:	4613      	mov	r3, r2
 8007144:	009b      	lsls	r3, r3, #2
 8007146:	4413      	add	r3, r2
 8007148:	009b      	lsls	r3, r3, #2
 800714a:	4a23      	ldr	r2, [pc, #140]	@ (80071d8 <xTaskIncrementTick+0x21c>)
 800714c:	441a      	add	r2, r3
 800714e:	69bb      	ldr	r3, [r7, #24]
 8007150:	615a      	str	r2, [r3, #20]
 8007152:	69bb      	ldr	r3, [r7, #24]
 8007154:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007156:	4920      	ldr	r1, [pc, #128]	@ (80071d8 <xTaskIncrementTick+0x21c>)
 8007158:	4613      	mov	r3, r2
 800715a:	009b      	lsls	r3, r3, #2
 800715c:	4413      	add	r3, r2
 800715e:	009b      	lsls	r3, r3, #2
 8007160:	440b      	add	r3, r1
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	69ba      	ldr	r2, [r7, #24]
 8007166:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8007168:	1c59      	adds	r1, r3, #1
 800716a:	481b      	ldr	r0, [pc, #108]	@ (80071d8 <xTaskIncrementTick+0x21c>)
 800716c:	4613      	mov	r3, r2
 800716e:	009b      	lsls	r3, r3, #2
 8007170:	4413      	add	r3, r2
 8007172:	009b      	lsls	r3, r3, #2
 8007174:	4403      	add	r3, r0
 8007176:	6019      	str	r1, [r3, #0]
                             * task.
                             * The case of equal priority tasks sharing
                             * processing time (which happens when both
                             * preemption and time slicing are on) is
                             * handled below.*/
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007178:	69bb      	ldr	r3, [r7, #24]
 800717a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800717c:	4b17      	ldr	r3, [pc, #92]	@ (80071dc <xTaskIncrementTick+0x220>)
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007182:	429a      	cmp	r2, r3
 8007184:	f67f af56 	bls.w	8007034 <xTaskIncrementTick+0x78>
                            {
                                xSwitchRequired = pdTRUE;
 8007188:	2301      	movs	r3, #1
 800718a:	627b      	str	r3, [r7, #36]	@ 0x24
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800718c:	e752      	b.n	8007034 <xTaskIncrementTick+0x78>
        #if ( configUSE_PREEMPTION == 1 )
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                /* For single core the core ID is always 0. */
                if( xYieldPendings[ 0 ] != pdFALSE )
 800718e:	4b14      	ldr	r3, [pc, #80]	@ (80071e0 <xTaskIncrementTick+0x224>)
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	2b00      	cmp	r3, #0
 8007194:	d007      	beq.n	80071a6 <xTaskIncrementTick+0x1ea>
                {
                    xSwitchRequired = pdTRUE;
 8007196:	2301      	movs	r3, #1
 8007198:	627b      	str	r3, [r7, #36]	@ 0x24
 800719a:	e004      	b.n	80071a6 <xTaskIncrementTick+0x1ea>
        }
        #endif /* #if ( configUSE_PREEMPTION == 1 ) */
    }
    else
    {
        xPendedTicks += 1U;
 800719c:	4b11      	ldr	r3, [pc, #68]	@ (80071e4 <xTaskIncrementTick+0x228>)
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	3301      	adds	r3, #1
 80071a2:	4a10      	ldr	r2, [pc, #64]	@ (80071e4 <xTaskIncrementTick+0x228>)
 80071a4:	6013      	str	r3, [r2, #0]
            vApplicationTickHook();
        }
        #endif
    }

    traceRETURN_xTaskIncrementTick( xSwitchRequired );
 80071a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071a8:	4619      	mov	r1, r3
 80071aa:	20db      	movs	r0, #219	@ 0xdb
 80071ac:	f004 f9be 	bl	800b52c <SEGGER_SYSVIEW_RecordEndCallU32>

    return xSwitchRequired;
 80071b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80071b2:	4618      	mov	r0, r3
 80071b4:	3728      	adds	r7, #40	@ 0x28
 80071b6:	46bd      	mov	sp, r7
 80071b8:	bd80      	pop	{r7, pc}
 80071ba:	bf00      	nop
 80071bc:	200010b8 	.word	0x200010b8
 80071c0:	20001094 	.word	0x20001094
 80071c4:	20001048 	.word	0x20001048
 80071c8:	2000104c 	.word	0x2000104c
 80071cc:	200010a8 	.word	0x200010a8
 80071d0:	200010b0 	.word	0x200010b0
 80071d4:	20001098 	.word	0x20001098
 80071d8:	20000f80 	.word	0x20000f80
 80071dc:	20000f7c 	.word	0x20000f7c
 80071e0:	200010a4 	.word	0x200010a4
 80071e4:	200010a0 	.word	0x200010a0

080071e8 <vTaskSwitchContext>:
#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

#if ( configNUMBER_OF_CORES == 1 )
    void vTaskSwitchContext( void )
    {
 80071e8:	b580      	push	{r7, lr}
 80071ea:	b084      	sub	sp, #16
 80071ec:	af00      	add	r7, sp, #0
        traceENTER_vTaskSwitchContext();

        if( uxSchedulerSuspended != ( UBaseType_t ) 0U )
 80071ee:	4b31      	ldr	r3, [pc, #196]	@ (80072b4 <vTaskSwitchContext+0xcc>)
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d003      	beq.n	80071fe <vTaskSwitchContext+0x16>
        {
            /* The scheduler is currently suspended - do not allow a context
             * switch. */
            xYieldPendings[ 0 ] = pdTRUE;
 80071f6:	4b30      	ldr	r3, [pc, #192]	@ (80072b8 <vTaskSwitchContext+0xd0>)
 80071f8:	2201      	movs	r2, #1
 80071fa:	601a      	str	r2, [r3, #0]
            }
            #endif
        }

        traceRETURN_vTaskSwitchContext();
    }
 80071fc:	e056      	b.n	80072ac <vTaskSwitchContext+0xc4>
            xYieldPendings[ 0 ] = pdFALSE;
 80071fe:	4b2e      	ldr	r3, [pc, #184]	@ (80072b8 <vTaskSwitchContext+0xd0>)
 8007200:	2200      	movs	r2, #0
 8007202:	601a      	str	r2, [r3, #0]
            taskSELECT_HIGHEST_PRIORITY_TASK();
 8007204:	4b2d      	ldr	r3, [pc, #180]	@ (80072bc <vTaskSwitchContext+0xd4>)
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	60fb      	str	r3, [r7, #12]
 800720a:	e011      	b.n	8007230 <vTaskSwitchContext+0x48>
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	2b00      	cmp	r3, #0
 8007210:	d10b      	bne.n	800722a <vTaskSwitchContext+0x42>
    __asm volatile
 8007212:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007216:	f383 8811 	msr	BASEPRI, r3
 800721a:	f3bf 8f6f 	isb	sy
 800721e:	f3bf 8f4f 	dsb	sy
 8007222:	607b      	str	r3, [r7, #4]
}
 8007224:	bf00      	nop
 8007226:	bf00      	nop
 8007228:	e7fd      	b.n	8007226 <vTaskSwitchContext+0x3e>
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	3b01      	subs	r3, #1
 800722e:	60fb      	str	r3, [r7, #12]
 8007230:	4923      	ldr	r1, [pc, #140]	@ (80072c0 <vTaskSwitchContext+0xd8>)
 8007232:	68fa      	ldr	r2, [r7, #12]
 8007234:	4613      	mov	r3, r2
 8007236:	009b      	lsls	r3, r3, #2
 8007238:	4413      	add	r3, r2
 800723a:	009b      	lsls	r3, r3, #2
 800723c:	440b      	add	r3, r1
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	2b00      	cmp	r3, #0
 8007242:	d0e3      	beq.n	800720c <vTaskSwitchContext+0x24>
 8007244:	68fa      	ldr	r2, [r7, #12]
 8007246:	4613      	mov	r3, r2
 8007248:	009b      	lsls	r3, r3, #2
 800724a:	4413      	add	r3, r2
 800724c:	009b      	lsls	r3, r3, #2
 800724e:	4a1c      	ldr	r2, [pc, #112]	@ (80072c0 <vTaskSwitchContext+0xd8>)
 8007250:	4413      	add	r3, r2
 8007252:	60bb      	str	r3, [r7, #8]
 8007254:	68bb      	ldr	r3, [r7, #8]
 8007256:	685b      	ldr	r3, [r3, #4]
 8007258:	685a      	ldr	r2, [r3, #4]
 800725a:	68bb      	ldr	r3, [r7, #8]
 800725c:	605a      	str	r2, [r3, #4]
 800725e:	68bb      	ldr	r3, [r7, #8]
 8007260:	685a      	ldr	r2, [r3, #4]
 8007262:	68bb      	ldr	r3, [r7, #8]
 8007264:	3308      	adds	r3, #8
 8007266:	429a      	cmp	r2, r3
 8007268:	d103      	bne.n	8007272 <vTaskSwitchContext+0x8a>
 800726a:	68bb      	ldr	r3, [r7, #8]
 800726c:	68da      	ldr	r2, [r3, #12]
 800726e:	68bb      	ldr	r3, [r7, #8]
 8007270:	605a      	str	r2, [r3, #4]
 8007272:	68bb      	ldr	r3, [r7, #8]
 8007274:	685b      	ldr	r3, [r3, #4]
 8007276:	68db      	ldr	r3, [r3, #12]
 8007278:	4a12      	ldr	r2, [pc, #72]	@ (80072c4 <vTaskSwitchContext+0xdc>)
 800727a:	6013      	str	r3, [r2, #0]
 800727c:	4a0f      	ldr	r2, [pc, #60]	@ (80072bc <vTaskSwitchContext+0xd4>)
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	6013      	str	r3, [r2, #0]
            traceTASK_SWITCHED_IN();
 8007282:	4b11      	ldr	r3, [pc, #68]	@ (80072c8 <vTaskSwitchContext+0xe0>)
 8007284:	681a      	ldr	r2, [r3, #0]
 8007286:	4b0f      	ldr	r3, [pc, #60]	@ (80072c4 <vTaskSwitchContext+0xdc>)
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	429a      	cmp	r2, r3
 800728c:	d102      	bne.n	8007294 <vTaskSwitchContext+0xac>
 800728e:	f004 f9a5 	bl	800b5dc <SEGGER_SYSVIEW_OnIdle>
 8007292:	e004      	b.n	800729e <vTaskSwitchContext+0xb6>
 8007294:	4b0b      	ldr	r3, [pc, #44]	@ (80072c4 <vTaskSwitchContext+0xdc>)
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	4618      	mov	r0, r3
 800729a:	f004 f9fd 	bl	800b698 <SEGGER_SYSVIEW_OnTaskStartExec>
            portTASK_SWITCH_HOOK( pxCurrentTCB );
 800729e:	4b09      	ldr	r3, [pc, #36]	@ (80072c4 <vTaskSwitchContext+0xdc>)
 80072a0:	681b      	ldr	r3, [r3, #0]
                configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
 80072a2:	4b08      	ldr	r3, [pc, #32]	@ (80072c4 <vTaskSwitchContext+0xdc>)
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	3354      	adds	r3, #84	@ 0x54
 80072a8:	4a08      	ldr	r2, [pc, #32]	@ (80072cc <vTaskSwitchContext+0xe4>)
 80072aa:	6013      	str	r3, [r2, #0]
    }
 80072ac:	bf00      	nop
 80072ae:	3710      	adds	r7, #16
 80072b0:	46bd      	mov	sp, r7
 80072b2:	bd80      	pop	{r7, pc}
 80072b4:	200010b8 	.word	0x200010b8
 80072b8:	200010a4 	.word	0x200010a4
 80072bc:	20001098 	.word	0x20001098
 80072c0:	20000f80 	.word	0x20000f80
 80072c4:	20000f7c 	.word	0x20000f7c
 80072c8:	200010b4 	.word	0x200010b4
 80072cc:	20000038 	.word	0x20000038

080072d0 <vTaskPlaceOnEventList>:
#endif /* if ( configNUMBER_OF_CORES > 1 ) */
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 80072d0:	b580      	push	{r7, lr}
 80072d2:	b084      	sub	sp, #16
 80072d4:	af00      	add	r7, sp, #0
 80072d6:	6078      	str	r0, [r7, #4]
 80072d8:	6039      	str	r1, [r7, #0]
    traceENTER_vTaskPlaceOnEventList( pxEventList, xTicksToWait );

    configASSERT( pxEventList );
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d10b      	bne.n	80072f8 <vTaskPlaceOnEventList+0x28>
    __asm volatile
 80072e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072e4:	f383 8811 	msr	BASEPRI, r3
 80072e8:	f3bf 8f6f 	isb	sy
 80072ec:	f3bf 8f4f 	dsb	sy
 80072f0:	60fb      	str	r3, [r7, #12]
}
 80072f2:	bf00      	nop
 80072f4:	bf00      	nop
 80072f6:	e7fd      	b.n	80072f4 <vTaskPlaceOnEventList+0x24>
     *      xItemValue = ( configMAX_PRIORITIES - uxPriority )
     * Therefore, the event list is sorted in descending priority order.
     *
     * The queue that contains the event list is locked, preventing
     * simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80072f8:	4b08      	ldr	r3, [pc, #32]	@ (800731c <vTaskPlaceOnEventList+0x4c>)
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	3318      	adds	r3, #24
 80072fe:	4619      	mov	r1, r3
 8007300:	6878      	ldr	r0, [r7, #4]
 8007302:	f7fe fbb9 	bl	8005a78 <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007306:	2101      	movs	r1, #1
 8007308:	6838      	ldr	r0, [r7, #0]
 800730a:	f000 fcf5 	bl	8007cf8 <prvAddCurrentTaskToDelayedList>

    traceRETURN_vTaskPlaceOnEventList();
 800730e:	20e1      	movs	r0, #225	@ 0xe1
 8007310:	f004 f8d0 	bl	800b4b4 <SEGGER_SYSVIEW_RecordEndCall>
}
 8007314:	bf00      	nop
 8007316:	3710      	adds	r7, #16
 8007318:	46bd      	mov	sp, r7
 800731a:	bd80      	pop	{r7, pc}
 800731c:	20000f7c 	.word	0x20000f7c

08007320 <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 8007320:	b580      	push	{r7, lr}
 8007322:	b086      	sub	sp, #24
 8007324:	af00      	add	r7, sp, #0
 8007326:	60f8      	str	r0, [r7, #12]
 8007328:	60b9      	str	r1, [r7, #8]
 800732a:	607a      	str	r2, [r7, #4]
        traceENTER_vTaskPlaceOnEventListRestricted( pxEventList, xTicksToWait, xWaitIndefinitely );

        configASSERT( pxEventList );
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	2b00      	cmp	r3, #0
 8007330:	d10b      	bne.n	800734a <vTaskPlaceOnEventListRestricted+0x2a>
    __asm volatile
 8007332:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007336:	f383 8811 	msr	BASEPRI, r3
 800733a:	f3bf 8f6f 	isb	sy
 800733e:	f3bf 8f4f 	dsb	sy
 8007342:	613b      	str	r3, [r7, #16]
}
 8007344:	bf00      	nop
 8007346:	bf00      	nop
 8007348:	e7fd      	b.n	8007346 <vTaskPlaceOnEventListRestricted+0x26>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        listINSERT_END( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800734a:	68fb      	ldr	r3, [r7, #12]
 800734c:	685b      	ldr	r3, [r3, #4]
 800734e:	617b      	str	r3, [r7, #20]
 8007350:	4b17      	ldr	r3, [pc, #92]	@ (80073b0 <vTaskPlaceOnEventListRestricted+0x90>)
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	697a      	ldr	r2, [r7, #20]
 8007356:	61da      	str	r2, [r3, #28]
 8007358:	4b15      	ldr	r3, [pc, #84]	@ (80073b0 <vTaskPlaceOnEventListRestricted+0x90>)
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	697a      	ldr	r2, [r7, #20]
 800735e:	6892      	ldr	r2, [r2, #8]
 8007360:	621a      	str	r2, [r3, #32]
 8007362:	4b13      	ldr	r3, [pc, #76]	@ (80073b0 <vTaskPlaceOnEventListRestricted+0x90>)
 8007364:	681a      	ldr	r2, [r3, #0]
 8007366:	697b      	ldr	r3, [r7, #20]
 8007368:	689b      	ldr	r3, [r3, #8]
 800736a:	3218      	adds	r2, #24
 800736c:	605a      	str	r2, [r3, #4]
 800736e:	4b10      	ldr	r3, [pc, #64]	@ (80073b0 <vTaskPlaceOnEventListRestricted+0x90>)
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	f103 0218 	add.w	r2, r3, #24
 8007376:	697b      	ldr	r3, [r7, #20]
 8007378:	609a      	str	r2, [r3, #8]
 800737a:	4b0d      	ldr	r3, [pc, #52]	@ (80073b0 <vTaskPlaceOnEventListRestricted+0x90>)
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	68fa      	ldr	r2, [r7, #12]
 8007380:	629a      	str	r2, [r3, #40]	@ 0x28
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	1c5a      	adds	r2, r3, #1
 8007388:	68fb      	ldr	r3, [r7, #12]
 800738a:	601a      	str	r2, [r3, #0]

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	2b00      	cmp	r3, #0
 8007390:	d002      	beq.n	8007398 <vTaskPlaceOnEventListRestricted+0x78>
        {
            xTicksToWait = portMAX_DELAY;
 8007392:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007396:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8007398:	6879      	ldr	r1, [r7, #4]
 800739a:	68b8      	ldr	r0, [r7, #8]
 800739c:	f000 fcac 	bl	8007cf8 <prvAddCurrentTaskToDelayedList>

        traceRETURN_vTaskPlaceOnEventListRestricted();
 80073a0:	20e3      	movs	r0, #227	@ 0xe3
 80073a2:	f004 f887 	bl	800b4b4 <SEGGER_SYSVIEW_RecordEndCall>
    }
 80073a6:	bf00      	nop
 80073a8:	3718      	adds	r7, #24
 80073aa:	46bd      	mov	sp, r7
 80073ac:	bd80      	pop	{r7, pc}
 80073ae:	bf00      	nop
 80073b0:	20000f7c 	.word	0x20000f7c

080073b4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80073b4:	b580      	push	{r7, lr}
 80073b6:	b08a      	sub	sp, #40	@ 0x28
 80073b8:	af00      	add	r7, sp, #0
 80073ba:	6078      	str	r0, [r7, #4]
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    /* MISRA Ref 11.5.3 [Void pointer assignment] */
    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
    /* coverity[misra_c_2012_rule_11_5_violation] */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	68db      	ldr	r3, [r3, #12]
 80073c0:	68db      	ldr	r3, [r3, #12]
 80073c2:	623b      	str	r3, [r7, #32]
    configASSERT( pxUnblockedTCB );
 80073c4:	6a3b      	ldr	r3, [r7, #32]
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	d10b      	bne.n	80073e2 <xTaskRemoveFromEventList+0x2e>
    __asm volatile
 80073ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073ce:	f383 8811 	msr	BASEPRI, r3
 80073d2:	f3bf 8f6f 	isb	sy
 80073d6:	f3bf 8f4f 	dsb	sy
 80073da:	60fb      	str	r3, [r7, #12]
}
 80073dc:	bf00      	nop
 80073de:	bf00      	nop
 80073e0:	e7fd      	b.n	80073de <xTaskRemoveFromEventList+0x2a>
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 80073e2:	6a3b      	ldr	r3, [r7, #32]
 80073e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80073e6:	61fb      	str	r3, [r7, #28]
 80073e8:	6a3b      	ldr	r3, [r7, #32]
 80073ea:	69db      	ldr	r3, [r3, #28]
 80073ec:	6a3a      	ldr	r2, [r7, #32]
 80073ee:	6a12      	ldr	r2, [r2, #32]
 80073f0:	609a      	str	r2, [r3, #8]
 80073f2:	6a3b      	ldr	r3, [r7, #32]
 80073f4:	6a1b      	ldr	r3, [r3, #32]
 80073f6:	6a3a      	ldr	r2, [r7, #32]
 80073f8:	69d2      	ldr	r2, [r2, #28]
 80073fa:	605a      	str	r2, [r3, #4]
 80073fc:	69fb      	ldr	r3, [r7, #28]
 80073fe:	685a      	ldr	r2, [r3, #4]
 8007400:	6a3b      	ldr	r3, [r7, #32]
 8007402:	3318      	adds	r3, #24
 8007404:	429a      	cmp	r2, r3
 8007406:	d103      	bne.n	8007410 <xTaskRemoveFromEventList+0x5c>
 8007408:	6a3b      	ldr	r3, [r7, #32]
 800740a:	6a1a      	ldr	r2, [r3, #32]
 800740c:	69fb      	ldr	r3, [r7, #28]
 800740e:	605a      	str	r2, [r3, #4]
 8007410:	6a3b      	ldr	r3, [r7, #32]
 8007412:	2200      	movs	r2, #0
 8007414:	629a      	str	r2, [r3, #40]	@ 0x28
 8007416:	69fb      	ldr	r3, [r7, #28]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	1e5a      	subs	r2, r3, #1
 800741c:	69fb      	ldr	r3, [r7, #28]
 800741e:	601a      	str	r2, [r3, #0]

    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8007420:	4b4f      	ldr	r3, [pc, #316]	@ (8007560 <xTaskRemoveFromEventList+0x1ac>)
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	2b00      	cmp	r3, #0
 8007426:	d165      	bne.n	80074f4 <xTaskRemoveFromEventList+0x140>
    {
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 8007428:	6a3b      	ldr	r3, [r7, #32]
 800742a:	695b      	ldr	r3, [r3, #20]
 800742c:	617b      	str	r3, [r7, #20]
 800742e:	6a3b      	ldr	r3, [r7, #32]
 8007430:	689b      	ldr	r3, [r3, #8]
 8007432:	6a3a      	ldr	r2, [r7, #32]
 8007434:	68d2      	ldr	r2, [r2, #12]
 8007436:	609a      	str	r2, [r3, #8]
 8007438:	6a3b      	ldr	r3, [r7, #32]
 800743a:	68db      	ldr	r3, [r3, #12]
 800743c:	6a3a      	ldr	r2, [r7, #32]
 800743e:	6892      	ldr	r2, [r2, #8]
 8007440:	605a      	str	r2, [r3, #4]
 8007442:	697b      	ldr	r3, [r7, #20]
 8007444:	685a      	ldr	r2, [r3, #4]
 8007446:	6a3b      	ldr	r3, [r7, #32]
 8007448:	3304      	adds	r3, #4
 800744a:	429a      	cmp	r2, r3
 800744c:	d103      	bne.n	8007456 <xTaskRemoveFromEventList+0xa2>
 800744e:	6a3b      	ldr	r3, [r7, #32]
 8007450:	68da      	ldr	r2, [r3, #12]
 8007452:	697b      	ldr	r3, [r7, #20]
 8007454:	605a      	str	r2, [r3, #4]
 8007456:	6a3b      	ldr	r3, [r7, #32]
 8007458:	2200      	movs	r2, #0
 800745a:	615a      	str	r2, [r3, #20]
 800745c:	697b      	ldr	r3, [r7, #20]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	1e5a      	subs	r2, r3, #1
 8007462:	697b      	ldr	r3, [r7, #20]
 8007464:	601a      	str	r2, [r3, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 8007466:	6a3b      	ldr	r3, [r7, #32]
 8007468:	4618      	mov	r0, r3
 800746a:	f004 f957 	bl	800b71c <SEGGER_SYSVIEW_OnTaskStartReady>
 800746e:	6a3b      	ldr	r3, [r7, #32]
 8007470:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007472:	4b3c      	ldr	r3, [pc, #240]	@ (8007564 <xTaskRemoveFromEventList+0x1b0>)
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	429a      	cmp	r2, r3
 8007478:	d903      	bls.n	8007482 <xTaskRemoveFromEventList+0xce>
 800747a:	6a3b      	ldr	r3, [r7, #32]
 800747c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800747e:	4a39      	ldr	r2, [pc, #228]	@ (8007564 <xTaskRemoveFromEventList+0x1b0>)
 8007480:	6013      	str	r3, [r2, #0]
 8007482:	6a3b      	ldr	r3, [r7, #32]
 8007484:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007486:	4938      	ldr	r1, [pc, #224]	@ (8007568 <xTaskRemoveFromEventList+0x1b4>)
 8007488:	4613      	mov	r3, r2
 800748a:	009b      	lsls	r3, r3, #2
 800748c:	4413      	add	r3, r2
 800748e:	009b      	lsls	r3, r3, #2
 8007490:	440b      	add	r3, r1
 8007492:	3304      	adds	r3, #4
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	613b      	str	r3, [r7, #16]
 8007498:	6a3b      	ldr	r3, [r7, #32]
 800749a:	693a      	ldr	r2, [r7, #16]
 800749c:	609a      	str	r2, [r3, #8]
 800749e:	693b      	ldr	r3, [r7, #16]
 80074a0:	689a      	ldr	r2, [r3, #8]
 80074a2:	6a3b      	ldr	r3, [r7, #32]
 80074a4:	60da      	str	r2, [r3, #12]
 80074a6:	693b      	ldr	r3, [r7, #16]
 80074a8:	689b      	ldr	r3, [r3, #8]
 80074aa:	6a3a      	ldr	r2, [r7, #32]
 80074ac:	3204      	adds	r2, #4
 80074ae:	605a      	str	r2, [r3, #4]
 80074b0:	6a3b      	ldr	r3, [r7, #32]
 80074b2:	1d1a      	adds	r2, r3, #4
 80074b4:	693b      	ldr	r3, [r7, #16]
 80074b6:	609a      	str	r2, [r3, #8]
 80074b8:	6a3b      	ldr	r3, [r7, #32]
 80074ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80074bc:	4613      	mov	r3, r2
 80074be:	009b      	lsls	r3, r3, #2
 80074c0:	4413      	add	r3, r2
 80074c2:	009b      	lsls	r3, r3, #2
 80074c4:	4a28      	ldr	r2, [pc, #160]	@ (8007568 <xTaskRemoveFromEventList+0x1b4>)
 80074c6:	441a      	add	r2, r3
 80074c8:	6a3b      	ldr	r3, [r7, #32]
 80074ca:	615a      	str	r2, [r3, #20]
 80074cc:	6a3b      	ldr	r3, [r7, #32]
 80074ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80074d0:	4925      	ldr	r1, [pc, #148]	@ (8007568 <xTaskRemoveFromEventList+0x1b4>)
 80074d2:	4613      	mov	r3, r2
 80074d4:	009b      	lsls	r3, r3, #2
 80074d6:	4413      	add	r3, r2
 80074d8:	009b      	lsls	r3, r3, #2
 80074da:	440b      	add	r3, r1
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	6a3a      	ldr	r2, [r7, #32]
 80074e0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80074e2:	1c59      	adds	r1, r3, #1
 80074e4:	4820      	ldr	r0, [pc, #128]	@ (8007568 <xTaskRemoveFromEventList+0x1b4>)
 80074e6:	4613      	mov	r3, r2
 80074e8:	009b      	lsls	r3, r3, #2
 80074ea:	4413      	add	r3, r2
 80074ec:	009b      	lsls	r3, r3, #2
 80074ee:	4403      	add	r3, r0
 80074f0:	6019      	str	r1, [r3, #0]
 80074f2:	e01b      	b.n	800752c <xTaskRemoveFromEventList+0x178>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80074f4:	4b1d      	ldr	r3, [pc, #116]	@ (800756c <xTaskRemoveFromEventList+0x1b8>)
 80074f6:	685b      	ldr	r3, [r3, #4]
 80074f8:	61bb      	str	r3, [r7, #24]
 80074fa:	6a3b      	ldr	r3, [r7, #32]
 80074fc:	69ba      	ldr	r2, [r7, #24]
 80074fe:	61da      	str	r2, [r3, #28]
 8007500:	69bb      	ldr	r3, [r7, #24]
 8007502:	689a      	ldr	r2, [r3, #8]
 8007504:	6a3b      	ldr	r3, [r7, #32]
 8007506:	621a      	str	r2, [r3, #32]
 8007508:	69bb      	ldr	r3, [r7, #24]
 800750a:	689b      	ldr	r3, [r3, #8]
 800750c:	6a3a      	ldr	r2, [r7, #32]
 800750e:	3218      	adds	r2, #24
 8007510:	605a      	str	r2, [r3, #4]
 8007512:	6a3b      	ldr	r3, [r7, #32]
 8007514:	f103 0218 	add.w	r2, r3, #24
 8007518:	69bb      	ldr	r3, [r7, #24]
 800751a:	609a      	str	r2, [r3, #8]
 800751c:	6a3b      	ldr	r3, [r7, #32]
 800751e:	4a13      	ldr	r2, [pc, #76]	@ (800756c <xTaskRemoveFromEventList+0x1b8>)
 8007520:	629a      	str	r2, [r3, #40]	@ 0x28
 8007522:	4b12      	ldr	r3, [pc, #72]	@ (800756c <xTaskRemoveFromEventList+0x1b8>)
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	3301      	adds	r3, #1
 8007528:	4a10      	ldr	r2, [pc, #64]	@ (800756c <xTaskRemoveFromEventList+0x1b8>)
 800752a:	6013      	str	r3, [r2, #0]
    }

    #if ( configNUMBER_OF_CORES == 1 )
    {
        if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800752c:	6a3b      	ldr	r3, [r7, #32]
 800752e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007530:	4b0f      	ldr	r3, [pc, #60]	@ (8007570 <xTaskRemoveFromEventList+0x1bc>)
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007536:	429a      	cmp	r2, r3
 8007538:	d905      	bls.n	8007546 <xTaskRemoveFromEventList+0x192>
        {
            /* Return true if the task removed from the event list has a higher
             * priority than the calling task.  This allows the calling task to know if
             * it should force a context switch now. */
            xReturn = pdTRUE;
 800753a:	2301      	movs	r3, #1
 800753c:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Mark that a yield is pending in case the user is not using the
             * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
            xYieldPendings[ 0 ] = pdTRUE;
 800753e:	4b0d      	ldr	r3, [pc, #52]	@ (8007574 <xTaskRemoveFromEventList+0x1c0>)
 8007540:	2201      	movs	r2, #1
 8007542:	601a      	str	r2, [r3, #0]
 8007544:	e001      	b.n	800754a <xTaskRemoveFromEventList+0x196>
        }
        else
        {
            xReturn = pdFALSE;
 8007546:	2300      	movs	r3, #0
 8007548:	627b      	str	r3, [r7, #36]	@ 0x24
        }
        #endif /* #if ( configUSE_PREEMPTION == 1 ) */
    }
    #endif /* #if ( configNUMBER_OF_CORES == 1 ) */

    traceRETURN_xTaskRemoveFromEventList( xReturn );
 800754a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800754c:	4619      	mov	r1, r3
 800754e:	20e4      	movs	r0, #228	@ 0xe4
 8007550:	f003 ffec 	bl	800b52c <SEGGER_SYSVIEW_RecordEndCallU32>
    return xReturn;
 8007554:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8007556:	4618      	mov	r0, r3
 8007558:	3728      	adds	r7, #40	@ 0x28
 800755a:	46bd      	mov	sp, r7
 800755c:	bd80      	pop	{r7, pc}
 800755e:	bf00      	nop
 8007560:	200010b8 	.word	0x200010b8
 8007564:	20001098 	.word	0x20001098
 8007568:	20000f80 	.word	0x20000f80
 800756c:	20001050 	.word	0x20001050
 8007570:	20000f7c 	.word	0x20000f7c
 8007574:	200010a4 	.word	0x200010a4

08007578 <vTaskInternalSetTimeOutState>:
    traceRETURN_vTaskSetTimeOutState();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007578:	b580      	push	{r7, lr}
 800757a:	b082      	sub	sp, #8
 800757c:	af00      	add	r7, sp, #0
 800757e:	6078      	str	r0, [r7, #4]
    traceENTER_vTaskInternalSetTimeOutState( pxTimeOut );

    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007580:	4b07      	ldr	r3, [pc, #28]	@ (80075a0 <vTaskInternalSetTimeOutState+0x28>)
 8007582:	681a      	ldr	r2, [r3, #0]
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 8007588:	4b06      	ldr	r3, [pc, #24]	@ (80075a4 <vTaskInternalSetTimeOutState+0x2c>)
 800758a:	681a      	ldr	r2, [r3, #0]
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	605a      	str	r2, [r3, #4]

    traceRETURN_vTaskInternalSetTimeOutState();
 8007590:	20e7      	movs	r0, #231	@ 0xe7
 8007592:	f003 ff8f 	bl	800b4b4 <SEGGER_SYSVIEW_RecordEndCall>
}
 8007596:	bf00      	nop
 8007598:	3708      	adds	r7, #8
 800759a:	46bd      	mov	sp, r7
 800759c:	bd80      	pop	{r7, pc}
 800759e:	bf00      	nop
 80075a0:	200010a8 	.word	0x200010a8
 80075a4:	20001094 	.word	0x20001094

080075a8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 80075a8:	b580      	push	{r7, lr}
 80075aa:	b088      	sub	sp, #32
 80075ac:	af00      	add	r7, sp, #0
 80075ae:	6078      	str	r0, [r7, #4]
 80075b0:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    traceENTER_xTaskCheckForTimeOut( pxTimeOut, pxTicksToWait );

    configASSERT( pxTimeOut );
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	d10b      	bne.n	80075d0 <xTaskCheckForTimeOut+0x28>
    __asm volatile
 80075b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075bc:	f383 8811 	msr	BASEPRI, r3
 80075c0:	f3bf 8f6f 	isb	sy
 80075c4:	f3bf 8f4f 	dsb	sy
 80075c8:	613b      	str	r3, [r7, #16]
}
 80075ca:	bf00      	nop
 80075cc:	bf00      	nop
 80075ce:	e7fd      	b.n	80075cc <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 80075d0:	683b      	ldr	r3, [r7, #0]
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d10b      	bne.n	80075ee <xTaskCheckForTimeOut+0x46>
    __asm volatile
 80075d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075da:	f383 8811 	msr	BASEPRI, r3
 80075de:	f3bf 8f6f 	isb	sy
 80075e2:	f3bf 8f4f 	dsb	sy
 80075e6:	60fb      	str	r3, [r7, #12]
}
 80075e8:	bf00      	nop
 80075ea:	bf00      	nop
 80075ec:	e7fd      	b.n	80075ea <xTaskCheckForTimeOut+0x42>

    taskENTER_CRITICAL();
 80075ee:	f001 f869 	bl	80086c4 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 80075f2:	4b21      	ldr	r3, [pc, #132]	@ (8007678 <xTaskCheckForTimeOut+0xd0>)
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	685b      	ldr	r3, [r3, #4]
 80075fc:	69ba      	ldr	r2, [r7, #24]
 80075fe:	1ad3      	subs	r3, r2, r3
 8007600:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 8007602:	683b      	ldr	r3, [r7, #0]
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800760a:	d102      	bne.n	8007612 <xTaskCheckForTimeOut+0x6a>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 800760c:	2300      	movs	r3, #0
 800760e:	61fb      	str	r3, [r7, #28]
 8007610:	e026      	b.n	8007660 <xTaskCheckForTimeOut+0xb8>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) )
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	681a      	ldr	r2, [r3, #0]
 8007616:	4b19      	ldr	r3, [pc, #100]	@ (800767c <xTaskCheckForTimeOut+0xd4>)
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	429a      	cmp	r2, r3
 800761c:	d00a      	beq.n	8007634 <xTaskCheckForTimeOut+0x8c>
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	685b      	ldr	r3, [r3, #4]
 8007622:	69ba      	ldr	r2, [r7, #24]
 8007624:	429a      	cmp	r2, r3
 8007626:	d305      	bcc.n	8007634 <xTaskCheckForTimeOut+0x8c>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 8007628:	2301      	movs	r3, #1
 800762a:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 800762c:	683b      	ldr	r3, [r7, #0]
 800762e:	2200      	movs	r2, #0
 8007630:	601a      	str	r2, [r3, #0]
 8007632:	e015      	b.n	8007660 <xTaskCheckForTimeOut+0xb8>
        }
        else if( xElapsedTime < *pxTicksToWait )
 8007634:	683b      	ldr	r3, [r7, #0]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	697a      	ldr	r2, [r7, #20]
 800763a:	429a      	cmp	r2, r3
 800763c:	d20b      	bcs.n	8007656 <xTaskCheckForTimeOut+0xae>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 800763e:	683b      	ldr	r3, [r7, #0]
 8007640:	681a      	ldr	r2, [r3, #0]
 8007642:	697b      	ldr	r3, [r7, #20]
 8007644:	1ad2      	subs	r2, r2, r3
 8007646:	683b      	ldr	r3, [r7, #0]
 8007648:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 800764a:	6878      	ldr	r0, [r7, #4]
 800764c:	f7ff ff94 	bl	8007578 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 8007650:	2300      	movs	r3, #0
 8007652:	61fb      	str	r3, [r7, #28]
 8007654:	e004      	b.n	8007660 <xTaskCheckForTimeOut+0xb8>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 8007656:	683b      	ldr	r3, [r7, #0]
 8007658:	2200      	movs	r2, #0
 800765a:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 800765c:	2301      	movs	r3, #1
 800765e:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 8007660:	f001 f862 	bl	8008728 <vPortExitCritical>

    traceRETURN_xTaskCheckForTimeOut( xReturn );
 8007664:	69fb      	ldr	r3, [r7, #28]
 8007666:	4619      	mov	r1, r3
 8007668:	20e8      	movs	r0, #232	@ 0xe8
 800766a:	f003 ff5f 	bl	800b52c <SEGGER_SYSVIEW_RecordEndCallU32>

    return xReturn;
 800766e:	69fb      	ldr	r3, [r7, #28]
}
 8007670:	4618      	mov	r0, r3
 8007672:	3720      	adds	r7, #32
 8007674:	46bd      	mov	sp, r7
 8007676:	bd80      	pop	{r7, pc}
 8007678:	20001094 	.word	0x20001094
 800767c:	200010a8 	.word	0x200010a8

08007680 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007680:	b580      	push	{r7, lr}
 8007682:	af00      	add	r7, sp, #0
    traceENTER_vTaskMissedYield();

    /* Must be called from within a critical section. */
    xYieldPendings[ portGET_CORE_ID() ] = pdTRUE;
 8007684:	4b03      	ldr	r3, [pc, #12]	@ (8007694 <vTaskMissedYield+0x14>)
 8007686:	2201      	movs	r2, #1
 8007688:	601a      	str	r2, [r3, #0]

    traceRETURN_vTaskMissedYield();
 800768a:	20e9      	movs	r0, #233	@ 0xe9
 800768c:	f003 ff12 	bl	800b4b4 <SEGGER_SYSVIEW_RecordEndCall>
}
 8007690:	bf00      	nop
 8007692:	bd80      	pop	{r7, pc}
 8007694:	200010a4 	.word	0x200010a4

08007698 <prvIdleTask>:
 * void prvIdleTask( void *pvParameters );
 *
 */

static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007698:	b580      	push	{r7, lr}
 800769a:	b082      	sub	sp, #8
 800769c:	af00      	add	r7, sp, #0
 800769e:	6078      	str	r0, [r7, #4]

    for( ; configCONTROL_INFINITE_LOOP(); )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 80076a0:	f000 f852 	bl	8007748 <prvCheckTasksWaitingTermination>
             * A critical region is not required here as we are just reading from
             * the list, and an occasional incorrect value will not matter.  If
             * the ready list at the idle priority contains one more task than the
             * number of idle tasks, which is equal to the configured numbers of cores
             * then a task other than the idle task is ready to execute. */
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) configNUMBER_OF_CORES )
 80076a4:	4b06      	ldr	r3, [pc, #24]	@ (80076c0 <prvIdleTask+0x28>)
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	2b01      	cmp	r3, #1
 80076aa:	d9f9      	bls.n	80076a0 <prvIdleTask+0x8>
            {
                taskYIELD();
 80076ac:	4b05      	ldr	r3, [pc, #20]	@ (80076c4 <prvIdleTask+0x2c>)
 80076ae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80076b2:	601a      	str	r2, [r3, #0]
 80076b4:	f3bf 8f4f 	dsb	sy
 80076b8:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 80076bc:	e7f0      	b.n	80076a0 <prvIdleTask+0x8>
 80076be:	bf00      	nop
 80076c0:	20000f80 	.word	0x20000f80
 80076c4:	e000ed04 	.word	0xe000ed04

080076c8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80076c8:	b580      	push	{r7, lr}
 80076ca:	b082      	sub	sp, #8
 80076cc:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80076ce:	2300      	movs	r3, #0
 80076d0:	607b      	str	r3, [r7, #4]
 80076d2:	e00c      	b.n	80076ee <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80076d4:	687a      	ldr	r2, [r7, #4]
 80076d6:	4613      	mov	r3, r2
 80076d8:	009b      	lsls	r3, r3, #2
 80076da:	4413      	add	r3, r2
 80076dc:	009b      	lsls	r3, r3, #2
 80076de:	4a12      	ldr	r2, [pc, #72]	@ (8007728 <prvInitialiseTaskLists+0x60>)
 80076e0:	4413      	add	r3, r2
 80076e2:	4618      	mov	r0, r3
 80076e4:	f7fe f997 	bl	8005a16 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	3301      	adds	r3, #1
 80076ec:	607b      	str	r3, [r7, #4]
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	2b07      	cmp	r3, #7
 80076f2:	d9ef      	bls.n	80076d4 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 80076f4:	480d      	ldr	r0, [pc, #52]	@ (800772c <prvInitialiseTaskLists+0x64>)
 80076f6:	f7fe f98e 	bl	8005a16 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 80076fa:	480d      	ldr	r0, [pc, #52]	@ (8007730 <prvInitialiseTaskLists+0x68>)
 80076fc:	f7fe f98b 	bl	8005a16 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8007700:	480c      	ldr	r0, [pc, #48]	@ (8007734 <prvInitialiseTaskLists+0x6c>)
 8007702:	f7fe f988 	bl	8005a16 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 8007706:	480c      	ldr	r0, [pc, #48]	@ (8007738 <prvInitialiseTaskLists+0x70>)
 8007708:	f7fe f985 	bl	8005a16 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        vListInitialise( &xSuspendedTaskList );
 800770c:	480b      	ldr	r0, [pc, #44]	@ (800773c <prvInitialiseTaskLists+0x74>)
 800770e:	f7fe f982 	bl	8005a16 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8007712:	4b0b      	ldr	r3, [pc, #44]	@ (8007740 <prvInitialiseTaskLists+0x78>)
 8007714:	4a05      	ldr	r2, [pc, #20]	@ (800772c <prvInitialiseTaskLists+0x64>)
 8007716:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007718:	4b0a      	ldr	r3, [pc, #40]	@ (8007744 <prvInitialiseTaskLists+0x7c>)
 800771a:	4a05      	ldr	r2, [pc, #20]	@ (8007730 <prvInitialiseTaskLists+0x68>)
 800771c:	601a      	str	r2, [r3, #0]
}
 800771e:	bf00      	nop
 8007720:	3708      	adds	r7, #8
 8007722:	46bd      	mov	sp, r7
 8007724:	bd80      	pop	{r7, pc}
 8007726:	bf00      	nop
 8007728:	20000f80 	.word	0x20000f80
 800772c:	20001020 	.word	0x20001020
 8007730:	20001034 	.word	0x20001034
 8007734:	20001050 	.word	0x20001050
 8007738:	20001064 	.word	0x20001064
 800773c:	2000107c 	.word	0x2000107c
 8007740:	20001048 	.word	0x20001048
 8007744:	2000104c 	.word	0x2000104c

08007748 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007748:	b580      	push	{r7, lr}
 800774a:	b082      	sub	sp, #8
 800774c:	af00      	add	r7, sp, #0
    {
        TCB_t * pxTCB;

        /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
         * being called too often in the idle task. */
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800774e:	e019      	b.n	8007784 <prvCheckTasksWaitingTermination+0x3c>
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                taskENTER_CRITICAL();
 8007750:	f000 ffb8 	bl	80086c4 <vPortEnterCritical>
                {
                    {
                        /* MISRA Ref 11.5.3 [Void pointer assignment] */
                        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                        /* coverity[misra_c_2012_rule_11_5_violation] */
                        pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8007754:	4b10      	ldr	r3, [pc, #64]	@ (8007798 <prvCheckTasksWaitingTermination+0x50>)
 8007756:	68db      	ldr	r3, [r3, #12]
 8007758:	68db      	ldr	r3, [r3, #12]
 800775a:	607b      	str	r3, [r7, #4]
                        ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	3304      	adds	r3, #4
 8007760:	4618      	mov	r0, r3
 8007762:	f7fe f9c4 	bl	8005aee <uxListRemove>
                        --uxCurrentNumberOfTasks;
 8007766:	4b0d      	ldr	r3, [pc, #52]	@ (800779c <prvCheckTasksWaitingTermination+0x54>)
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	3b01      	subs	r3, #1
 800776c:	4a0b      	ldr	r2, [pc, #44]	@ (800779c <prvCheckTasksWaitingTermination+0x54>)
 800776e:	6013      	str	r3, [r2, #0]
                        --uxDeletedTasksWaitingCleanUp;
 8007770:	4b0b      	ldr	r3, [pc, #44]	@ (80077a0 <prvCheckTasksWaitingTermination+0x58>)
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	3b01      	subs	r3, #1
 8007776:	4a0a      	ldr	r2, [pc, #40]	@ (80077a0 <prvCheckTasksWaitingTermination+0x58>)
 8007778:	6013      	str	r3, [r2, #0]
                    }
                }
                taskEXIT_CRITICAL();
 800777a:	f000 ffd5 	bl	8008728 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 800777e:	6878      	ldr	r0, [r7, #4]
 8007780:	f000 f810 	bl	80077a4 <prvDeleteTCB>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007784:	4b06      	ldr	r3, [pc, #24]	@ (80077a0 <prvCheckTasksWaitingTermination+0x58>)
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	2b00      	cmp	r3, #0
 800778a:	d1e1      	bne.n	8007750 <prvCheckTasksWaitingTermination+0x8>
            }
            #endif /* #if( configNUMBER_OF_CORES == 1 ) */
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 800778c:	bf00      	nop
 800778e:	bf00      	nop
 8007790:	3708      	adds	r7, #8
 8007792:	46bd      	mov	sp, r7
 8007794:	bd80      	pop	{r7, pc}
 8007796:	bf00      	nop
 8007798:	20001064 	.word	0x20001064
 800779c:	20001090 	.word	0x20001090
 80077a0:	20001078 	.word	0x20001078

080077a4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 80077a4:	b580      	push	{r7, lr}
 80077a6:	b084      	sub	sp, #16
 80077a8:	af00      	add	r7, sp, #0
 80077aa:	6078      	str	r0, [r7, #4]
        portCLEAN_UP_TCB( pxTCB );

        #if ( configUSE_C_RUNTIME_TLS_SUPPORT == 1 )
        {
            /* Free up the memory allocated for the task's TLS Block. */
            configDEINIT_TLS_BLOCK( pxTCB->xTLSBlock );
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	3354      	adds	r3, #84	@ 0x54
 80077b0:	4618      	mov	r0, r3
 80077b2:	f004 fa43 	bl	800bc3c <_reclaim_reent>
        #elif ( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 )
        {
            /* The task could have been allocated statically or dynamically, so
             * check what was statically allocated before trying to free the
             * memory. */
            if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80077bc:	2b00      	cmp	r3, #0
 80077be:	d108      	bne.n	80077d2 <prvDeleteTCB+0x2e>
            {
                /* Both the stack and TCB were allocated dynamically, so both
                 * must be freed. */
                vPortFreeStack( pxTCB->pxStack );
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80077c4:	4618      	mov	r0, r3
 80077c6:	f001 f9dd 	bl	8008b84 <vPortFree>
                vPortFree( pxTCB );
 80077ca:	6878      	ldr	r0, [r7, #4]
 80077cc:	f001 f9da 	bl	8008b84 <vPortFree>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 80077d0:	e019      	b.n	8007806 <prvDeleteTCB+0x62>
            else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80077d8:	2b01      	cmp	r3, #1
 80077da:	d103      	bne.n	80077e4 <prvDeleteTCB+0x40>
                vPortFree( pxTCB );
 80077dc:	6878      	ldr	r0, [r7, #4]
 80077de:	f001 f9d1 	bl	8008b84 <vPortFree>
    }
 80077e2:	e010      	b.n	8007806 <prvDeleteTCB+0x62>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80077ea:	2b02      	cmp	r3, #2
 80077ec:	d00b      	beq.n	8007806 <prvDeleteTCB+0x62>
    __asm volatile
 80077ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077f2:	f383 8811 	msr	BASEPRI, r3
 80077f6:	f3bf 8f6f 	isb	sy
 80077fa:	f3bf 8f4f 	dsb	sy
 80077fe:	60fb      	str	r3, [r7, #12]
}
 8007800:	bf00      	nop
 8007802:	bf00      	nop
 8007804:	e7fd      	b.n	8007802 <prvDeleteTCB+0x5e>
    }
 8007806:	bf00      	nop
 8007808:	3710      	adds	r7, #16
 800780a:	46bd      	mov	sp, r7
 800780c:	bd80      	pop	{r7, pc}
	...

08007810 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007810:	b480      	push	{r7}
 8007812:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007814:	4b0a      	ldr	r3, [pc, #40]	@ (8007840 <prvResetNextTaskUnblockTime+0x30>)
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	2b00      	cmp	r3, #0
 800781c:	d104      	bne.n	8007828 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 800781e:	4b09      	ldr	r3, [pc, #36]	@ (8007844 <prvResetNextTaskUnblockTime+0x34>)
 8007820:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007824:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8007826:	e005      	b.n	8007834 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8007828:	4b05      	ldr	r3, [pc, #20]	@ (8007840 <prvResetNextTaskUnblockTime+0x30>)
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	68db      	ldr	r3, [r3, #12]
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	4a04      	ldr	r2, [pc, #16]	@ (8007844 <prvResetNextTaskUnblockTime+0x34>)
 8007832:	6013      	str	r3, [r2, #0]
}
 8007834:	bf00      	nop
 8007836:	46bd      	mov	sp, r7
 8007838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800783c:	4770      	bx	lr
 800783e:	bf00      	nop
 8007840:	20001048 	.word	0x20001048
 8007844:	200010b0 	.word	0x200010b0

08007848 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 8007848:	b580      	push	{r7, lr}
 800784a:	b082      	sub	sp, #8
 800784c:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        traceENTER_xTaskGetSchedulerState();

        if( xSchedulerRunning == pdFALSE )
 800784e:	4b0d      	ldr	r3, [pc, #52]	@ (8007884 <xTaskGetSchedulerState+0x3c>)
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	2b00      	cmp	r3, #0
 8007854:	d102      	bne.n	800785c <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 8007856:	2301      	movs	r3, #1
 8007858:	607b      	str	r3, [r7, #4]
 800785a:	e008      	b.n	800786e <xTaskGetSchedulerState+0x26>
        {
            #if ( configNUMBER_OF_CORES > 1 )
                taskENTER_CRITICAL();
            #endif
            {
                if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 800785c:	4b0a      	ldr	r3, [pc, #40]	@ (8007888 <xTaskGetSchedulerState+0x40>)
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	2b00      	cmp	r3, #0
 8007862:	d102      	bne.n	800786a <xTaskGetSchedulerState+0x22>
                {
                    xReturn = taskSCHEDULER_RUNNING;
 8007864:	2302      	movs	r3, #2
 8007866:	607b      	str	r3, [r7, #4]
 8007868:	e001      	b.n	800786e <xTaskGetSchedulerState+0x26>
                }
                else
                {
                    xReturn = taskSCHEDULER_SUSPENDED;
 800786a:	2300      	movs	r3, #0
 800786c:	607b      	str	r3, [r7, #4]
            #if ( configNUMBER_OF_CORES > 1 )
                taskEXIT_CRITICAL();
            #endif
        }

        traceRETURN_xTaskGetSchedulerState( xReturn );
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	4619      	mov	r1, r3
 8007872:	20f5      	movs	r0, #245	@ 0xf5
 8007874:	f003 fe5a 	bl	800b52c <SEGGER_SYSVIEW_RecordEndCallU32>

        return xReturn;
 8007878:	687b      	ldr	r3, [r7, #4]
    }
 800787a:	4618      	mov	r0, r3
 800787c:	3708      	adds	r7, #8
 800787e:	46bd      	mov	sp, r7
 8007880:	bd80      	pop	{r7, pc}
 8007882:	bf00      	nop
 8007884:	2000109c 	.word	0x2000109c
 8007888:	200010b8 	.word	0x200010b8

0800788c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 800788c:	b580      	push	{r7, lr}
 800788e:	b088      	sub	sp, #32
 8007890:	af00      	add	r7, sp, #0
 8007892:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	61bb      	str	r3, [r7, #24]
        BaseType_t xReturn = pdFALSE;
 8007898:	2300      	movs	r3, #0
 800789a:	61fb      	str	r3, [r7, #28]

        traceENTER_xTaskPriorityDisinherit( pxMutexHolder );

        if( pxMutexHolder != NULL )
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	2b00      	cmp	r3, #0
 80078a0:	f000 8087 	beq.w	80079b2 <xTaskPriorityDisinherit+0x126>
        {
            /* A task can only have an inherited priority if it holds the mutex.
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
 80078a4:	4b48      	ldr	r3, [pc, #288]	@ (80079c8 <xTaskPriorityDisinherit+0x13c>)
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	69ba      	ldr	r2, [r7, #24]
 80078aa:	429a      	cmp	r2, r3
 80078ac:	d00b      	beq.n	80078c6 <xTaskPriorityDisinherit+0x3a>
    __asm volatile
 80078ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078b2:	f383 8811 	msr	BASEPRI, r3
 80078b6:	f3bf 8f6f 	isb	sy
 80078ba:	f3bf 8f4f 	dsb	sy
 80078be:	613b      	str	r3, [r7, #16]
}
 80078c0:	bf00      	nop
 80078c2:	bf00      	nop
 80078c4:	e7fd      	b.n	80078c2 <xTaskPriorityDisinherit+0x36>
            configASSERT( pxTCB->uxMutexesHeld );
 80078c6:	69bb      	ldr	r3, [r7, #24]
 80078c8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80078ca:	2b00      	cmp	r3, #0
 80078cc:	d10b      	bne.n	80078e6 <xTaskPriorityDisinherit+0x5a>
    __asm volatile
 80078ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078d2:	f383 8811 	msr	BASEPRI, r3
 80078d6:	f3bf 8f6f 	isb	sy
 80078da:	f3bf 8f4f 	dsb	sy
 80078de:	60fb      	str	r3, [r7, #12]
}
 80078e0:	bf00      	nop
 80078e2:	bf00      	nop
 80078e4:	e7fd      	b.n	80078e2 <xTaskPriorityDisinherit+0x56>
            ( pxTCB->uxMutexesHeld )--;
 80078e6:	69bb      	ldr	r3, [r7, #24]
 80078e8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80078ea:	1e5a      	subs	r2, r3, #1
 80078ec:	69bb      	ldr	r3, [r7, #24]
 80078ee:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80078f0:	69bb      	ldr	r3, [r7, #24]
 80078f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80078f4:	69bb      	ldr	r3, [r7, #24]
 80078f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80078f8:	429a      	cmp	r2, r3
 80078fa:	d05a      	beq.n	80079b2 <xTaskPriorityDisinherit+0x126>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80078fc:	69bb      	ldr	r3, [r7, #24]
 80078fe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007900:	2b00      	cmp	r3, #0
 8007902:	d156      	bne.n	80079b2 <xTaskPriorityDisinherit+0x126>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007904:	69bb      	ldr	r3, [r7, #24]
 8007906:	3304      	adds	r3, #4
 8007908:	4618      	mov	r0, r3
 800790a:	f7fe f8f0 	bl	8005aee <uxListRemove>
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 800790e:	69bb      	ldr	r3, [r7, #24]
 8007910:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007912:	69bb      	ldr	r3, [r7, #24]
 8007914:	62da      	str	r2, [r3, #44]	@ 0x2c

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority );
 8007916:	69bb      	ldr	r3, [r7, #24]
 8007918:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800791a:	f1c3 0208 	rsb	r2, r3, #8
 800791e:	69bb      	ldr	r3, [r7, #24]
 8007920:	619a      	str	r2, [r3, #24]
                    prvAddTaskToReadyList( pxTCB );
 8007922:	69bb      	ldr	r3, [r7, #24]
 8007924:	4618      	mov	r0, r3
 8007926:	f003 fef9 	bl	800b71c <SEGGER_SYSVIEW_OnTaskStartReady>
 800792a:	69bb      	ldr	r3, [r7, #24]
 800792c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800792e:	4b27      	ldr	r3, [pc, #156]	@ (80079cc <xTaskPriorityDisinherit+0x140>)
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	429a      	cmp	r2, r3
 8007934:	d903      	bls.n	800793e <xTaskPriorityDisinherit+0xb2>
 8007936:	69bb      	ldr	r3, [r7, #24]
 8007938:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800793a:	4a24      	ldr	r2, [pc, #144]	@ (80079cc <xTaskPriorityDisinherit+0x140>)
 800793c:	6013      	str	r3, [r2, #0]
 800793e:	69bb      	ldr	r3, [r7, #24]
 8007940:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007942:	4923      	ldr	r1, [pc, #140]	@ (80079d0 <xTaskPriorityDisinherit+0x144>)
 8007944:	4613      	mov	r3, r2
 8007946:	009b      	lsls	r3, r3, #2
 8007948:	4413      	add	r3, r2
 800794a:	009b      	lsls	r3, r3, #2
 800794c:	440b      	add	r3, r1
 800794e:	3304      	adds	r3, #4
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	617b      	str	r3, [r7, #20]
 8007954:	69bb      	ldr	r3, [r7, #24]
 8007956:	697a      	ldr	r2, [r7, #20]
 8007958:	609a      	str	r2, [r3, #8]
 800795a:	697b      	ldr	r3, [r7, #20]
 800795c:	689a      	ldr	r2, [r3, #8]
 800795e:	69bb      	ldr	r3, [r7, #24]
 8007960:	60da      	str	r2, [r3, #12]
 8007962:	697b      	ldr	r3, [r7, #20]
 8007964:	689b      	ldr	r3, [r3, #8]
 8007966:	69ba      	ldr	r2, [r7, #24]
 8007968:	3204      	adds	r2, #4
 800796a:	605a      	str	r2, [r3, #4]
 800796c:	69bb      	ldr	r3, [r7, #24]
 800796e:	1d1a      	adds	r2, r3, #4
 8007970:	697b      	ldr	r3, [r7, #20]
 8007972:	609a      	str	r2, [r3, #8]
 8007974:	69bb      	ldr	r3, [r7, #24]
 8007976:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007978:	4613      	mov	r3, r2
 800797a:	009b      	lsls	r3, r3, #2
 800797c:	4413      	add	r3, r2
 800797e:	009b      	lsls	r3, r3, #2
 8007980:	4a13      	ldr	r2, [pc, #76]	@ (80079d0 <xTaskPriorityDisinherit+0x144>)
 8007982:	441a      	add	r2, r3
 8007984:	69bb      	ldr	r3, [r7, #24]
 8007986:	615a      	str	r2, [r3, #20]
 8007988:	69bb      	ldr	r3, [r7, #24]
 800798a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800798c:	4910      	ldr	r1, [pc, #64]	@ (80079d0 <xTaskPriorityDisinherit+0x144>)
 800798e:	4613      	mov	r3, r2
 8007990:	009b      	lsls	r3, r3, #2
 8007992:	4413      	add	r3, r2
 8007994:	009b      	lsls	r3, r3, #2
 8007996:	440b      	add	r3, r1
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	69ba      	ldr	r2, [r7, #24]
 800799c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800799e:	1c59      	adds	r1, r3, #1
 80079a0:	480b      	ldr	r0, [pc, #44]	@ (80079d0 <xTaskPriorityDisinherit+0x144>)
 80079a2:	4613      	mov	r3, r2
 80079a4:	009b      	lsls	r3, r3, #2
 80079a6:	4413      	add	r3, r2
 80079a8:	009b      	lsls	r3, r3, #2
 80079aa:	4403      	add	r3, r0
 80079ac:	6019      	str	r1, [r3, #0]
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 80079ae:	2301      	movs	r3, #1
 80079b0:	61fb      	str	r3, [r7, #28]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xTaskPriorityDisinherit( xReturn );
 80079b2:	69fb      	ldr	r3, [r7, #28]
 80079b4:	4619      	mov	r1, r3
 80079b6:	20f7      	movs	r0, #247	@ 0xf7
 80079b8:	f003 fdb8 	bl	800b52c <SEGGER_SYSVIEW_RecordEndCallU32>

        return xReturn;
 80079bc:	69fb      	ldr	r3, [r7, #28]
    }
 80079be:	4618      	mov	r0, r3
 80079c0:	3720      	adds	r7, #32
 80079c2:	46bd      	mov	sp, r7
 80079c4:	bd80      	pop	{r7, pc}
 80079c6:	bf00      	nop
 80079c8:	20000f7c 	.word	0x20000f7c
 80079cc:	20001098 	.word	0x20001098
 80079d0:	20000f80 	.word	0x20000f80

080079d4 <ulTaskGenericNotifyTake>:
#if ( configUSE_TASK_NOTIFICATIONS == 1 )

    uint32_t ulTaskGenericNotifyTake( UBaseType_t uxIndexToWaitOn,
                                      BaseType_t xClearCountOnExit,
                                      TickType_t xTicksToWait )
    {
 80079d4:	b580      	push	{r7, lr}
 80079d6:	b088      	sub	sp, #32
 80079d8:	af00      	add	r7, sp, #0
 80079da:	60f8      	str	r0, [r7, #12]
 80079dc:	60b9      	str	r1, [r7, #8]
 80079de:	607a      	str	r2, [r7, #4]
        uint32_t ulReturn;
        BaseType_t xAlreadyYielded, xShouldBlock = pdFALSE;
 80079e0:	2300      	movs	r3, #0
 80079e2:	61fb      	str	r3, [r7, #28]

        traceENTER_ulTaskGenericNotifyTake( uxIndexToWaitOn, xClearCountOnExit, xTicksToWait );

        configASSERT( uxIndexToWaitOn < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	2b00      	cmp	r3, #0
 80079e8:	d00b      	beq.n	8007a02 <ulTaskGenericNotifyTake+0x2e>
    __asm volatile
 80079ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079ee:	f383 8811 	msr	BASEPRI, r3
 80079f2:	f3bf 8f6f 	isb	sy
 80079f6:	f3bf 8f4f 	dsb	sy
 80079fa:	613b      	str	r3, [r7, #16]
}
 80079fc:	bf00      	nop
 80079fe:	bf00      	nop
 8007a00:	e7fd      	b.n	80079fe <ulTaskGenericNotifyTake+0x2a>

        /* We suspend the scheduler here as prvAddCurrentTaskToDelayedList is a
         * non-deterministic operation. */
        vTaskSuspendAll();
 8007a02:	f7ff f993 	bl	8006d2c <vTaskSuspendAll>
        {
            /* We MUST enter a critical section to atomically check if a notification
             * has occurred and set the flag to indicate that we are waiting for
             * a notification. If we do not do so, a notification sent from an ISR
             * will get lost. */
            taskENTER_CRITICAL();
 8007a06:	f000 fe5d 	bl	80086c4 <vPortEnterCritical>
            {
                /* Only block if the notification count is not already non-zero. */
                if( pxCurrentTCB->ulNotifiedValue[ uxIndexToWaitOn ] == 0U )
 8007a0a:	4b2f      	ldr	r3, [pc, #188]	@ (8007ac8 <ulTaskGenericNotifyTake+0xf4>)
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	68fa      	ldr	r2, [r7, #12]
 8007a10:	3228      	adds	r2, #40	@ 0x28
 8007a12:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	d10b      	bne.n	8007a32 <ulTaskGenericNotifyTake+0x5e>
                {
                    /* Mark this task as waiting for a notification. */
                    pxCurrentTCB->ucNotifyState[ uxIndexToWaitOn ] = taskWAITING_NOTIFICATION;
 8007a1a:	4b2b      	ldr	r3, [pc, #172]	@ (8007ac8 <ulTaskGenericNotifyTake+0xf4>)
 8007a1c:	681a      	ldr	r2, [r3, #0]
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	4413      	add	r3, r2
 8007a22:	33a4      	adds	r3, #164	@ 0xa4
 8007a24:	2201      	movs	r2, #1
 8007a26:	701a      	strb	r2, [r3, #0]

                    if( xTicksToWait > ( TickType_t ) 0 )
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	2b00      	cmp	r3, #0
 8007a2c:	d001      	beq.n	8007a32 <ulTaskGenericNotifyTake+0x5e>
                    {
                        xShouldBlock = pdTRUE;
 8007a2e:	2301      	movs	r3, #1
 8007a30:	61fb      	str	r3, [r7, #28]
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }
            }
            taskEXIT_CRITICAL();
 8007a32:	f000 fe79 	bl	8008728 <vPortExitCritical>

            /* We are now out of the critical section but the scheduler is still
             * suspended, so we are safe to do non-deterministic operations such
             * as prvAddCurrentTaskToDelayedList. */
            if( xShouldBlock == pdTRUE )
 8007a36:	69fb      	ldr	r3, [r7, #28]
 8007a38:	2b01      	cmp	r3, #1
 8007a3a:	d103      	bne.n	8007a44 <ulTaskGenericNotifyTake+0x70>
            {
                traceTASK_NOTIFY_TAKE_BLOCK( uxIndexToWaitOn );
                prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007a3c:	2101      	movs	r1, #1
 8007a3e:	6878      	ldr	r0, [r7, #4]
 8007a40:	f000 f95a 	bl	8007cf8 <prvAddCurrentTaskToDelayedList>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        xAlreadyYielded = xTaskResumeAll();
 8007a44:	f7ff f980 	bl	8006d48 <xTaskResumeAll>
 8007a48:	61b8      	str	r0, [r7, #24]

        /* Force a reschedule if xTaskResumeAll has not already done so. */
        if( ( xShouldBlock == pdTRUE ) && ( xAlreadyYielded == pdFALSE ) )
 8007a4a:	69fb      	ldr	r3, [r7, #28]
 8007a4c:	2b01      	cmp	r3, #1
 8007a4e:	d10a      	bne.n	8007a66 <ulTaskGenericNotifyTake+0x92>
 8007a50:	69bb      	ldr	r3, [r7, #24]
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	d107      	bne.n	8007a66 <ulTaskGenericNotifyTake+0x92>
        {
            taskYIELD_WITHIN_API();
 8007a56:	4b1d      	ldr	r3, [pc, #116]	@ (8007acc <ulTaskGenericNotifyTake+0xf8>)
 8007a58:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007a5c:	601a      	str	r2, [r3, #0]
 8007a5e:	f3bf 8f4f 	dsb	sy
 8007a62:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        taskENTER_CRITICAL();
 8007a66:	f000 fe2d 	bl	80086c4 <vPortEnterCritical>
        {
            traceTASK_NOTIFY_TAKE( uxIndexToWaitOn );
            ulReturn = pxCurrentTCB->ulNotifiedValue[ uxIndexToWaitOn ];
 8007a6a:	4b17      	ldr	r3, [pc, #92]	@ (8007ac8 <ulTaskGenericNotifyTake+0xf4>)
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	68fa      	ldr	r2, [r7, #12]
 8007a70:	3228      	adds	r2, #40	@ 0x28
 8007a72:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007a76:	617b      	str	r3, [r7, #20]

            if( ulReturn != 0U )
 8007a78:	697b      	ldr	r3, [r7, #20]
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	d012      	beq.n	8007aa4 <ulTaskGenericNotifyTake+0xd0>
            {
                if( xClearCountOnExit != pdFALSE )
 8007a7e:	68bb      	ldr	r3, [r7, #8]
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	d007      	beq.n	8007a94 <ulTaskGenericNotifyTake+0xc0>
                {
                    pxCurrentTCB->ulNotifiedValue[ uxIndexToWaitOn ] = ( uint32_t ) 0U;
 8007a84:	4b10      	ldr	r3, [pc, #64]	@ (8007ac8 <ulTaskGenericNotifyTake+0xf4>)
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	68fa      	ldr	r2, [r7, #12]
 8007a8a:	3228      	adds	r2, #40	@ 0x28
 8007a8c:	2100      	movs	r1, #0
 8007a8e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8007a92:	e007      	b.n	8007aa4 <ulTaskGenericNotifyTake+0xd0>
                }
                else
                {
                    pxCurrentTCB->ulNotifiedValue[ uxIndexToWaitOn ] = ulReturn - ( uint32_t ) 1;
 8007a94:	4b0c      	ldr	r3, [pc, #48]	@ (8007ac8 <ulTaskGenericNotifyTake+0xf4>)
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	697a      	ldr	r2, [r7, #20]
 8007a9a:	1e51      	subs	r1, r2, #1
 8007a9c:	68fa      	ldr	r2, [r7, #12]
 8007a9e:	3228      	adds	r2, #40	@ 0x28
 8007aa0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }

            pxCurrentTCB->ucNotifyState[ uxIndexToWaitOn ] = taskNOT_WAITING_NOTIFICATION;
 8007aa4:	4b08      	ldr	r3, [pc, #32]	@ (8007ac8 <ulTaskGenericNotifyTake+0xf4>)
 8007aa6:	681a      	ldr	r2, [r3, #0]
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	4413      	add	r3, r2
 8007aac:	33a4      	adds	r3, #164	@ 0xa4
 8007aae:	2200      	movs	r2, #0
 8007ab0:	701a      	strb	r2, [r3, #0]
        }
        taskEXIT_CRITICAL();
 8007ab2:	f000 fe39 	bl	8008728 <vPortExitCritical>

        traceRETURN_ulTaskGenericNotifyTake( ulReturn );
 8007ab6:	6979      	ldr	r1, [r7, #20]
 8007ab8:	20ff      	movs	r0, #255	@ 0xff
 8007aba:	f003 fd37 	bl	800b52c <SEGGER_SYSVIEW_RecordEndCallU32>

        return ulReturn;
 8007abe:	697b      	ldr	r3, [r7, #20]
    }
 8007ac0:	4618      	mov	r0, r3
 8007ac2:	3720      	adds	r7, #32
 8007ac4:	46bd      	mov	sp, r7
 8007ac6:	bd80      	pop	{r7, pc}
 8007ac8:	20000f7c 	.word	0x20000f7c
 8007acc:	e000ed04 	.word	0xe000ed04

08007ad0 <vTaskGenericNotifyGiveFromISR>:
#if ( configUSE_TASK_NOTIFICATIONS == 1 )

    void vTaskGenericNotifyGiveFromISR( TaskHandle_t xTaskToNotify,
                                        UBaseType_t uxIndexToNotify,
                                        BaseType_t * pxHigherPriorityTaskWoken )
    {
 8007ad0:	b580      	push	{r7, lr}
 8007ad2:	b090      	sub	sp, #64	@ 0x40
 8007ad4:	af00      	add	r7, sp, #0
 8007ad6:	60f8      	str	r0, [r7, #12]
 8007ad8:	60b9      	str	r1, [r7, #8]
 8007ada:	607a      	str	r2, [r7, #4]
        uint8_t ucOriginalNotifyState;
        UBaseType_t uxSavedInterruptStatus;

        traceENTER_vTaskGenericNotifyGiveFromISR( xTaskToNotify, uxIndexToNotify, pxHigherPriorityTaskWoken );

        configASSERT( xTaskToNotify );
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	2b00      	cmp	r3, #0
 8007ae0:	d10b      	bne.n	8007afa <vTaskGenericNotifyGiveFromISR+0x2a>
    __asm volatile
 8007ae2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ae6:	f383 8811 	msr	BASEPRI, r3
 8007aea:	f3bf 8f6f 	isb	sy
 8007aee:	f3bf 8f4f 	dsb	sy
 8007af2:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007af4:	bf00      	nop
 8007af6:	bf00      	nop
 8007af8:	e7fd      	b.n	8007af6 <vTaskGenericNotifyGiveFromISR+0x26>
        configASSERT( uxIndexToNotify < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 8007afa:	68bb      	ldr	r3, [r7, #8]
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	d00b      	beq.n	8007b18 <vTaskGenericNotifyGiveFromISR+0x48>
    __asm volatile
 8007b00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b04:	f383 8811 	msr	BASEPRI, r3
 8007b08:	f3bf 8f6f 	isb	sy
 8007b0c:	f3bf 8f4f 	dsb	sy
 8007b10:	623b      	str	r3, [r7, #32]
}
 8007b12:	bf00      	nop
 8007b14:	bf00      	nop
 8007b16:	e7fd      	b.n	8007b14 <vTaskGenericNotifyGiveFromISR+0x44>
         * below the maximum system call interrupt priority.  FreeRTOS maintains a
         * separate interrupt safe API to ensure interrupt entry is as fast and as
         * simple as possible.  More information (albeit Cortex-M specific) is
         * provided on the following link:
         * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
        portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007b18:	f000 fec0 	bl	800889c <vPortValidateInterruptPriority>

        pxTCB = xTaskToNotify;
 8007b1c:	68fb      	ldr	r3, [r7, #12]
 8007b1e:	63fb      	str	r3, [r7, #60]	@ 0x3c

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
    uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

    __asm volatile
 8007b20:	f3ef 8211 	mrs	r2, BASEPRI
 8007b24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b28:	f383 8811 	msr	BASEPRI, r3
 8007b2c:	f3bf 8f6f 	isb	sy
 8007b30:	f3bf 8f4f 	dsb	sy
 8007b34:	61fa      	str	r2, [r7, #28]
 8007b36:	61bb      	str	r3, [r7, #24]
        : "=r" ( ulOriginalBASEPRI ), "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
    );

    /* This return will not be reached but is necessary to prevent compiler
     * warnings. */
    return ulOriginalBASEPRI;
 8007b38:	69fb      	ldr	r3, [r7, #28]

        /* MISRA Ref 4.7.1 [Return value shall be checked] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#dir-47 */
        /* coverity[misra_c_2012_directive_4_7_violation] */
        uxSavedInterruptStatus = ( UBaseType_t ) taskENTER_CRITICAL_FROM_ISR();
 8007b3a:	63bb      	str	r3, [r7, #56]	@ 0x38
        {
            ucOriginalNotifyState = pxTCB->ucNotifyState[ uxIndexToNotify ];
 8007b3c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8007b3e:	68bb      	ldr	r3, [r7, #8]
 8007b40:	4413      	add	r3, r2
 8007b42:	33a4      	adds	r3, #164	@ 0xa4
 8007b44:	781b      	ldrb	r3, [r3, #0]
 8007b46:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
            pxTCB->ucNotifyState[ uxIndexToNotify ] = taskNOTIFICATION_RECEIVED;
 8007b4a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8007b4c:	68bb      	ldr	r3, [r7, #8]
 8007b4e:	4413      	add	r3, r2
 8007b50:	33a4      	adds	r3, #164	@ 0xa4
 8007b52:	2202      	movs	r2, #2
 8007b54:	701a      	strb	r2, [r3, #0]

            /* 'Giving' is equivalent to incrementing a count in a counting
             * semaphore. */
            ( pxTCB->ulNotifiedValue[ uxIndexToNotify ] )++;
 8007b56:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007b58:	68ba      	ldr	r2, [r7, #8]
 8007b5a:	3228      	adds	r2, #40	@ 0x28
 8007b5c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007b60:	1c59      	adds	r1, r3, #1
 8007b62:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007b64:	68ba      	ldr	r2, [r7, #8]
 8007b66:	3228      	adds	r2, #40	@ 0x28
 8007b68:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

            traceTASK_NOTIFY_GIVE_FROM_ISR( uxIndexToNotify );

            /* If the task is in the blocked state specifically to wait for a
             * notification then unblock it now. */
            if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8007b6c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8007b70:	2b01      	cmp	r3, #1
 8007b72:	f040 80a6 	bne.w	8007cc2 <vTaskGenericNotifyGiveFromISR+0x1f2>
            {
                /* The task should not have been on an event list. */
                configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8007b76:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007b78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b7a:	2b00      	cmp	r3, #0
 8007b7c:	d00b      	beq.n	8007b96 <vTaskGenericNotifyGiveFromISR+0xc6>
    __asm volatile
 8007b7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b82:	f383 8811 	msr	BASEPRI, r3
 8007b86:	f3bf 8f6f 	isb	sy
 8007b8a:	f3bf 8f4f 	dsb	sy
 8007b8e:	617b      	str	r3, [r7, #20]
}
 8007b90:	bf00      	nop
 8007b92:	bf00      	nop
 8007b94:	e7fd      	b.n	8007b92 <vTaskGenericNotifyGiveFromISR+0xc2>

                if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8007b96:	4b52      	ldr	r3, [pc, #328]	@ (8007ce0 <vTaskGenericNotifyGiveFromISR+0x210>)
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	d165      	bne.n	8007c6a <vTaskGenericNotifyGiveFromISR+0x19a>
                {
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8007b9e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007ba0:	695b      	ldr	r3, [r3, #20]
 8007ba2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007ba4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007ba6:	689b      	ldr	r3, [r3, #8]
 8007ba8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8007baa:	68d2      	ldr	r2, [r2, #12]
 8007bac:	609a      	str	r2, [r3, #8]
 8007bae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007bb0:	68db      	ldr	r3, [r3, #12]
 8007bb2:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8007bb4:	6892      	ldr	r2, [r2, #8]
 8007bb6:	605a      	str	r2, [r3, #4]
 8007bb8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007bba:	685a      	ldr	r2, [r3, #4]
 8007bbc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007bbe:	3304      	adds	r3, #4
 8007bc0:	429a      	cmp	r2, r3
 8007bc2:	d103      	bne.n	8007bcc <vTaskGenericNotifyGiveFromISR+0xfc>
 8007bc4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007bc6:	68da      	ldr	r2, [r3, #12]
 8007bc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007bca:	605a      	str	r2, [r3, #4]
 8007bcc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007bce:	2200      	movs	r2, #0
 8007bd0:	615a      	str	r2, [r3, #20]
 8007bd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	1e5a      	subs	r2, r3, #1
 8007bd8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007bda:	601a      	str	r2, [r3, #0]
                    prvAddTaskToReadyList( pxTCB );
 8007bdc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007bde:	4618      	mov	r0, r3
 8007be0:	f003 fd9c 	bl	800b71c <SEGGER_SYSVIEW_OnTaskStartReady>
 8007be4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007be6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007be8:	4b3e      	ldr	r3, [pc, #248]	@ (8007ce4 <vTaskGenericNotifyGiveFromISR+0x214>)
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	429a      	cmp	r2, r3
 8007bee:	d903      	bls.n	8007bf8 <vTaskGenericNotifyGiveFromISR+0x128>
 8007bf0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007bf2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007bf4:	4a3b      	ldr	r2, [pc, #236]	@ (8007ce4 <vTaskGenericNotifyGiveFromISR+0x214>)
 8007bf6:	6013      	str	r3, [r2, #0]
 8007bf8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007bfa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007bfc:	493a      	ldr	r1, [pc, #232]	@ (8007ce8 <vTaskGenericNotifyGiveFromISR+0x218>)
 8007bfe:	4613      	mov	r3, r2
 8007c00:	009b      	lsls	r3, r3, #2
 8007c02:	4413      	add	r3, r2
 8007c04:	009b      	lsls	r3, r3, #2
 8007c06:	440b      	add	r3, r1
 8007c08:	3304      	adds	r3, #4
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007c0e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007c10:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007c12:	609a      	str	r2, [r3, #8]
 8007c14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c16:	689a      	ldr	r2, [r3, #8]
 8007c18:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007c1a:	60da      	str	r2, [r3, #12]
 8007c1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c1e:	689b      	ldr	r3, [r3, #8]
 8007c20:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8007c22:	3204      	adds	r2, #4
 8007c24:	605a      	str	r2, [r3, #4]
 8007c26:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007c28:	1d1a      	adds	r2, r3, #4
 8007c2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c2c:	609a      	str	r2, [r3, #8]
 8007c2e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007c30:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c32:	4613      	mov	r3, r2
 8007c34:	009b      	lsls	r3, r3, #2
 8007c36:	4413      	add	r3, r2
 8007c38:	009b      	lsls	r3, r3, #2
 8007c3a:	4a2b      	ldr	r2, [pc, #172]	@ (8007ce8 <vTaskGenericNotifyGiveFromISR+0x218>)
 8007c3c:	441a      	add	r2, r3
 8007c3e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007c40:	615a      	str	r2, [r3, #20]
 8007c42:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007c44:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c46:	4928      	ldr	r1, [pc, #160]	@ (8007ce8 <vTaskGenericNotifyGiveFromISR+0x218>)
 8007c48:	4613      	mov	r3, r2
 8007c4a:	009b      	lsls	r3, r3, #2
 8007c4c:	4413      	add	r3, r2
 8007c4e:	009b      	lsls	r3, r3, #2
 8007c50:	440b      	add	r3, r1
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8007c56:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8007c58:	1c59      	adds	r1, r3, #1
 8007c5a:	4823      	ldr	r0, [pc, #140]	@ (8007ce8 <vTaskGenericNotifyGiveFromISR+0x218>)
 8007c5c:	4613      	mov	r3, r2
 8007c5e:	009b      	lsls	r3, r3, #2
 8007c60:	4413      	add	r3, r2
 8007c62:	009b      	lsls	r3, r3, #2
 8007c64:	4403      	add	r3, r0
 8007c66:	6019      	str	r1, [r3, #0]
 8007c68:	e01b      	b.n	8007ca2 <vTaskGenericNotifyGiveFromISR+0x1d2>
                }
                else
                {
                    /* The delayed and ready lists cannot be accessed, so hold
                     * this task pending until the scheduler is resumed. */
                    listINSERT_END( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8007c6a:	4b20      	ldr	r3, [pc, #128]	@ (8007cec <vTaskGenericNotifyGiveFromISR+0x21c>)
 8007c6c:	685b      	ldr	r3, [r3, #4]
 8007c6e:	633b      	str	r3, [r7, #48]	@ 0x30
 8007c70:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007c72:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007c74:	61da      	str	r2, [r3, #28]
 8007c76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c78:	689a      	ldr	r2, [r3, #8]
 8007c7a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007c7c:	621a      	str	r2, [r3, #32]
 8007c7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c80:	689b      	ldr	r3, [r3, #8]
 8007c82:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8007c84:	3218      	adds	r2, #24
 8007c86:	605a      	str	r2, [r3, #4]
 8007c88:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007c8a:	f103 0218 	add.w	r2, r3, #24
 8007c8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c90:	609a      	str	r2, [r3, #8]
 8007c92:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007c94:	4a15      	ldr	r2, [pc, #84]	@ (8007cec <vTaskGenericNotifyGiveFromISR+0x21c>)
 8007c96:	629a      	str	r2, [r3, #40]	@ 0x28
 8007c98:	4b14      	ldr	r3, [pc, #80]	@ (8007cec <vTaskGenericNotifyGiveFromISR+0x21c>)
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	3301      	adds	r3, #1
 8007c9e:	4a13      	ldr	r2, [pc, #76]	@ (8007cec <vTaskGenericNotifyGiveFromISR+0x21c>)
 8007ca0:	6013      	str	r3, [r2, #0]
                }

                #if ( configNUMBER_OF_CORES == 1 )
                {
                    if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007ca2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007ca4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007ca6:	4b12      	ldr	r3, [pc, #72]	@ (8007cf0 <vTaskGenericNotifyGiveFromISR+0x220>)
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007cac:	429a      	cmp	r2, r3
 8007cae:	d908      	bls.n	8007cc2 <vTaskGenericNotifyGiveFromISR+0x1f2>
                    {
                        /* The notified task has a priority above the currently
                         * executing task so a yield is required. */
                        if( pxHigherPriorityTaskWoken != NULL )
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	2b00      	cmp	r3, #0
 8007cb4:	d002      	beq.n	8007cbc <vTaskGenericNotifyGiveFromISR+0x1ec>
                        {
                            *pxHigherPriorityTaskWoken = pdTRUE;
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	2201      	movs	r2, #1
 8007cba:	601a      	str	r2, [r3, #0]
                        }

                        /* Mark that a yield is pending in case the user is not
                         * using the "xHigherPriorityTaskWoken" parameter in an ISR
                         * safe FreeRTOS function. */
                        xYieldPendings[ 0 ] = pdTRUE;
 8007cbc:	4b0d      	ldr	r3, [pc, #52]	@ (8007cf4 <vTaskGenericNotifyGiveFromISR+0x224>)
 8007cbe:	2201      	movs	r2, #1
 8007cc0:	601a      	str	r2, [r3, #0]
 8007cc2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007cc4:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
    __asm volatile
 8007cc6:	693b      	ldr	r3, [r7, #16]
 8007cc8:	f383 8811 	msr	BASEPRI, r3
    (
        "   msr basepri, %0 " ::"r" ( ulNewMaskValue ) : "memory"
    );
}
 8007ccc:	bf00      	nop
                #endif /* #if ( configNUMBER_OF_CORES == 1 ) */
            }
        }
        taskEXIT_CRITICAL_FROM_ISR( uxSavedInterruptStatus );

        traceRETURN_vTaskGenericNotifyGiveFromISR();
 8007cce:	f240 1003 	movw	r0, #259	@ 0x103
 8007cd2:	f003 fbef 	bl	800b4b4 <SEGGER_SYSVIEW_RecordEndCall>
    }
 8007cd6:	bf00      	nop
 8007cd8:	3740      	adds	r7, #64	@ 0x40
 8007cda:	46bd      	mov	sp, r7
 8007cdc:	bd80      	pop	{r7, pc}
 8007cde:	bf00      	nop
 8007ce0:	200010b8 	.word	0x200010b8
 8007ce4:	20001098 	.word	0x20001098
 8007ce8:	20000f80 	.word	0x20000f80
 8007cec:	20001050 	.word	0x20001050
 8007cf0:	20000f7c 	.word	0x20000f7c
 8007cf4:	200010a4 	.word	0x200010a4

08007cf8 <prvAddCurrentTaskToDelayedList>:
#endif /* if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( INCLUDE_xTaskGetIdleTaskHandle == 1 ) ) */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8007cf8:	b580      	push	{r7, lr}
 8007cfa:	b088      	sub	sp, #32
 8007cfc:	af00      	add	r7, sp, #0
 8007cfe:	6078      	str	r0, [r7, #4]
 8007d00:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8007d02:	4b35      	ldr	r3, [pc, #212]	@ (8007dd8 <prvAddCurrentTaskToDelayedList+0xe0>)
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	61fb      	str	r3, [r7, #28]
    List_t * const pxDelayedList = pxDelayedTaskList;
 8007d08:	4b34      	ldr	r3, [pc, #208]	@ (8007ddc <prvAddCurrentTaskToDelayedList+0xe4>)
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	61bb      	str	r3, [r7, #24]
    List_t * const pxOverflowDelayedList = pxOverflowDelayedTaskList;
 8007d0e:	4b34      	ldr	r3, [pc, #208]	@ (8007de0 <prvAddCurrentTaskToDelayedList+0xe8>)
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	617b      	str	r3, [r7, #20]
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007d14:	4b33      	ldr	r3, [pc, #204]	@ (8007de4 <prvAddCurrentTaskToDelayedList+0xec>)
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	3304      	adds	r3, #4
 8007d1a:	4618      	mov	r0, r3
 8007d1c:	f7fd fee7 	bl	8005aee <uxListRemove>
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007d26:	d124      	bne.n	8007d72 <prvAddCurrentTaskToDelayedList+0x7a>
 8007d28:	683b      	ldr	r3, [r7, #0]
 8007d2a:	2b00      	cmp	r3, #0
 8007d2c:	d021      	beq.n	8007d72 <prvAddCurrentTaskToDelayedList+0x7a>
        {
            /* Add the task to the suspended task list instead of a delayed task
             * list to ensure it is not woken by a timing event.  It will block
             * indefinitely. */
            listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007d2e:	4b2e      	ldr	r3, [pc, #184]	@ (8007de8 <prvAddCurrentTaskToDelayedList+0xf0>)
 8007d30:	685b      	ldr	r3, [r3, #4]
 8007d32:	613b      	str	r3, [r7, #16]
 8007d34:	4b2b      	ldr	r3, [pc, #172]	@ (8007de4 <prvAddCurrentTaskToDelayedList+0xec>)
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	693a      	ldr	r2, [r7, #16]
 8007d3a:	609a      	str	r2, [r3, #8]
 8007d3c:	4b29      	ldr	r3, [pc, #164]	@ (8007de4 <prvAddCurrentTaskToDelayedList+0xec>)
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	693a      	ldr	r2, [r7, #16]
 8007d42:	6892      	ldr	r2, [r2, #8]
 8007d44:	60da      	str	r2, [r3, #12]
 8007d46:	4b27      	ldr	r3, [pc, #156]	@ (8007de4 <prvAddCurrentTaskToDelayedList+0xec>)
 8007d48:	681a      	ldr	r2, [r3, #0]
 8007d4a:	693b      	ldr	r3, [r7, #16]
 8007d4c:	689b      	ldr	r3, [r3, #8]
 8007d4e:	3204      	adds	r2, #4
 8007d50:	605a      	str	r2, [r3, #4]
 8007d52:	4b24      	ldr	r3, [pc, #144]	@ (8007de4 <prvAddCurrentTaskToDelayedList+0xec>)
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	1d1a      	adds	r2, r3, #4
 8007d58:	693b      	ldr	r3, [r7, #16]
 8007d5a:	609a      	str	r2, [r3, #8]
 8007d5c:	4b21      	ldr	r3, [pc, #132]	@ (8007de4 <prvAddCurrentTaskToDelayedList+0xec>)
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	4a21      	ldr	r2, [pc, #132]	@ (8007de8 <prvAddCurrentTaskToDelayedList+0xf0>)
 8007d62:	615a      	str	r2, [r3, #20]
 8007d64:	4b20      	ldr	r3, [pc, #128]	@ (8007de8 <prvAddCurrentTaskToDelayedList+0xf0>)
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	3301      	adds	r3, #1
 8007d6a:	4a1f      	ldr	r2, [pc, #124]	@ (8007de8 <prvAddCurrentTaskToDelayedList+0xf0>)
 8007d6c:	6013      	str	r3, [r2, #0]
 8007d6e:	bf00      	nop

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 8007d70:	e02e      	b.n	8007dd0 <prvAddCurrentTaskToDelayedList+0xd8>
            xTimeToWake = xConstTickCount + xTicksToWait;
 8007d72:	69fa      	ldr	r2, [r7, #28]
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	4413      	add	r3, r2
 8007d78:	60fb      	str	r3, [r7, #12]
            listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007d7a:	4b1a      	ldr	r3, [pc, #104]	@ (8007de4 <prvAddCurrentTaskToDelayedList+0xec>)
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	68fa      	ldr	r2, [r7, #12]
 8007d80:	605a      	str	r2, [r3, #4]
            if( xTimeToWake < xConstTickCount )
 8007d82:	68fa      	ldr	r2, [r7, #12]
 8007d84:	69fb      	ldr	r3, [r7, #28]
 8007d86:	429a      	cmp	r2, r3
 8007d88:	d20d      	bcs.n	8007da6 <prvAddCurrentTaskToDelayedList+0xae>
                traceMOVED_TASK_TO_OVERFLOW_DELAYED_LIST();
 8007d8a:	4b16      	ldr	r3, [pc, #88]	@ (8007de4 <prvAddCurrentTaskToDelayedList+0xec>)
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	2104      	movs	r1, #4
 8007d90:	4618      	mov	r0, r3
 8007d92:	f003 fd05 	bl	800b7a0 <SEGGER_SYSVIEW_OnTaskStopReady>
                vListInsert( pxOverflowDelayedList, &( pxCurrentTCB->xStateListItem ) );
 8007d96:	4b13      	ldr	r3, [pc, #76]	@ (8007de4 <prvAddCurrentTaskToDelayedList+0xec>)
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	3304      	adds	r3, #4
 8007d9c:	4619      	mov	r1, r3
 8007d9e:	6978      	ldr	r0, [r7, #20]
 8007da0:	f7fd fe6a 	bl	8005a78 <vListInsert>
}
 8007da4:	e014      	b.n	8007dd0 <prvAddCurrentTaskToDelayedList+0xd8>
                traceMOVED_TASK_TO_DELAYED_LIST();
 8007da6:	4b0f      	ldr	r3, [pc, #60]	@ (8007de4 <prvAddCurrentTaskToDelayedList+0xec>)
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	2104      	movs	r1, #4
 8007dac:	4618      	mov	r0, r3
 8007dae:	f003 fcf7 	bl	800b7a0 <SEGGER_SYSVIEW_OnTaskStopReady>
                vListInsert( pxDelayedList, &( pxCurrentTCB->xStateListItem ) );
 8007db2:	4b0c      	ldr	r3, [pc, #48]	@ (8007de4 <prvAddCurrentTaskToDelayedList+0xec>)
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	3304      	adds	r3, #4
 8007db8:	4619      	mov	r1, r3
 8007dba:	69b8      	ldr	r0, [r7, #24]
 8007dbc:	f7fd fe5c 	bl	8005a78 <vListInsert>
                if( xTimeToWake < xNextTaskUnblockTime )
 8007dc0:	4b0a      	ldr	r3, [pc, #40]	@ (8007dec <prvAddCurrentTaskToDelayedList+0xf4>)
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	68fa      	ldr	r2, [r7, #12]
 8007dc6:	429a      	cmp	r2, r3
 8007dc8:	d202      	bcs.n	8007dd0 <prvAddCurrentTaskToDelayedList+0xd8>
                    xNextTaskUnblockTime = xTimeToWake;
 8007dca:	4a08      	ldr	r2, [pc, #32]	@ (8007dec <prvAddCurrentTaskToDelayedList+0xf4>)
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	6013      	str	r3, [r2, #0]
}
 8007dd0:	bf00      	nop
 8007dd2:	3720      	adds	r7, #32
 8007dd4:	46bd      	mov	sp, r7
 8007dd6:	bd80      	pop	{r7, pc}
 8007dd8:	20001094 	.word	0x20001094
 8007ddc:	20001048 	.word	0x20001048
 8007de0:	2000104c 	.word	0x2000104c
 8007de4:	20000f7c 	.word	0x20000f7c
 8007de8:	2000107c 	.word	0x2000107c
 8007dec:	200010b0 	.word	0x200010b0

08007df0 <vApplicationGetIdleTaskMemory>:
 * configKERNEL_PROVIDED_STATIC_MEMORY to 0 or leaving it undefined.
 */
    void vApplicationGetIdleTaskMemory( StaticTask_t ** ppxIdleTaskTCBBuffer,
                                        StackType_t ** ppxIdleTaskStackBuffer,
                                        configSTACK_DEPTH_TYPE * puxIdleTaskStackSize )
    {
 8007df0:	b480      	push	{r7}
 8007df2:	b085      	sub	sp, #20
 8007df4:	af00      	add	r7, sp, #0
 8007df6:	60f8      	str	r0, [r7, #12]
 8007df8:	60b9      	str	r1, [r7, #8]
 8007dfa:	607a      	str	r2, [r7, #4]
        static StaticTask_t xIdleTaskTCB;
        static StackType_t uxIdleTaskStack[ configMINIMAL_STACK_SIZE ];

        *ppxIdleTaskTCBBuffer = &( xIdleTaskTCB );
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	4a07      	ldr	r2, [pc, #28]	@ (8007e1c <vApplicationGetIdleTaskMemory+0x2c>)
 8007e00:	601a      	str	r2, [r3, #0]
        *ppxIdleTaskStackBuffer = &( uxIdleTaskStack[ 0 ] );
 8007e02:	68bb      	ldr	r3, [r7, #8]
 8007e04:	4a06      	ldr	r2, [pc, #24]	@ (8007e20 <vApplicationGetIdleTaskMemory+0x30>)
 8007e06:	601a      	str	r2, [r3, #0]
        *puxIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	2280      	movs	r2, #128	@ 0x80
 8007e0c:	601a      	str	r2, [r3, #0]
    }
 8007e0e:	bf00      	nop
 8007e10:	3714      	adds	r7, #20
 8007e12:	46bd      	mov	sp, r7
 8007e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e18:	4770      	bx	lr
 8007e1a:	bf00      	nop
 8007e1c:	200010bc 	.word	0x200010bc
 8007e20:	20001164 	.word	0x20001164

08007e24 <vApplicationGetTimerTaskMemory>:
 * configKERNEL_PROVIDED_STATIC_MEMORY to 0 or leaving it undefined.
 */
    void vApplicationGetTimerTaskMemory( StaticTask_t ** ppxTimerTaskTCBBuffer,
                                         StackType_t ** ppxTimerTaskStackBuffer,
                                         configSTACK_DEPTH_TYPE * puxTimerTaskStackSize )
    {
 8007e24:	b480      	push	{r7}
 8007e26:	b085      	sub	sp, #20
 8007e28:	af00      	add	r7, sp, #0
 8007e2a:	60f8      	str	r0, [r7, #12]
 8007e2c:	60b9      	str	r1, [r7, #8]
 8007e2e:	607a      	str	r2, [r7, #4]
        static StaticTask_t xTimerTaskTCB;
        static StackType_t uxTimerTaskStack[ configTIMER_TASK_STACK_DEPTH ];

        *ppxTimerTaskTCBBuffer = &( xTimerTaskTCB );
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	4a07      	ldr	r2, [pc, #28]	@ (8007e50 <vApplicationGetTimerTaskMemory+0x2c>)
 8007e34:	601a      	str	r2, [r3, #0]
        *ppxTimerTaskStackBuffer = &( uxTimerTaskStack[ 0 ] );
 8007e36:	68bb      	ldr	r3, [r7, #8]
 8007e38:	4a06      	ldr	r2, [pc, #24]	@ (8007e54 <vApplicationGetTimerTaskMemory+0x30>)
 8007e3a:	601a      	str	r2, [r3, #0]
        *puxTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007e42:	601a      	str	r2, [r3, #0]
    }
 8007e44:	bf00      	nop
 8007e46:	3714      	adds	r7, #20
 8007e48:	46bd      	mov	sp, r7
 8007e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e4e:	4770      	bx	lr
 8007e50:	20001364 	.word	0x20001364
 8007e54:	2000140c 	.word	0x2000140c

08007e58 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 8007e58:	b580      	push	{r7, lr}
 8007e5a:	b08a      	sub	sp, #40	@ 0x28
 8007e5c:	af04      	add	r7, sp, #16
        BaseType_t xReturn = pdFAIL;
 8007e5e:	2300      	movs	r3, #0
 8007e60:	617b      	str	r3, [r7, #20]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 8007e62:	f000 fa71 	bl	8008348 <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 8007e66:	4b20      	ldr	r3, [pc, #128]	@ (8007ee8 <xTimerCreateTimerTask+0x90>)
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	d021      	beq.n	8007eb2 <xTimerCreateTimerTask+0x5a>
            }
            #else /* #if ( ( configNUMBER_OF_CORES > 1 ) && ( configUSE_CORE_AFFINITY == 1 ) ) */
            {
                #if ( configSUPPORT_STATIC_ALLOCATION == 1 )
                {
                    StaticTask_t * pxTimerTaskTCBBuffer = NULL;
 8007e6e:	2300      	movs	r3, #0
 8007e70:	60fb      	str	r3, [r7, #12]
                    StackType_t * pxTimerTaskStackBuffer = NULL;
 8007e72:	2300      	movs	r3, #0
 8007e74:	60bb      	str	r3, [r7, #8]
                    configSTACK_DEPTH_TYPE uxTimerTaskStackSize;

                    vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &uxTimerTaskStackSize );
 8007e76:	1d3a      	adds	r2, r7, #4
 8007e78:	f107 0108 	add.w	r1, r7, #8
 8007e7c:	f107 030c 	add.w	r3, r7, #12
 8007e80:	4618      	mov	r0, r3
 8007e82:	f7ff ffcf 	bl	8007e24 <vApplicationGetTimerTaskMemory>
                    xTimerTaskHandle = xTaskCreateStatic( prvTimerTask,
 8007e86:	6879      	ldr	r1, [r7, #4]
 8007e88:	68bb      	ldr	r3, [r7, #8]
 8007e8a:	68fa      	ldr	r2, [r7, #12]
 8007e8c:	9202      	str	r2, [sp, #8]
 8007e8e:	9301      	str	r3, [sp, #4]
 8007e90:	2302      	movs	r3, #2
 8007e92:	9300      	str	r3, [sp, #0]
 8007e94:	2300      	movs	r3, #0
 8007e96:	460a      	mov	r2, r1
 8007e98:	4914      	ldr	r1, [pc, #80]	@ (8007eec <xTimerCreateTimerTask+0x94>)
 8007e9a:	4815      	ldr	r0, [pc, #84]	@ (8007ef0 <xTimerCreateTimerTask+0x98>)
 8007e9c:	f7fe fc04 	bl	80066a8 <xTaskCreateStatic>
 8007ea0:	4603      	mov	r3, r0
 8007ea2:	4a14      	ldr	r2, [pc, #80]	@ (8007ef4 <xTimerCreateTimerTask+0x9c>)
 8007ea4:	6013      	str	r3, [r2, #0]
                                                          NULL,
                                                          ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
                                                          pxTimerTaskStackBuffer,
                                                          pxTimerTaskTCBBuffer );

                    if( xTimerTaskHandle != NULL )
 8007ea6:	4b13      	ldr	r3, [pc, #76]	@ (8007ef4 <xTimerCreateTimerTask+0x9c>)
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	d001      	beq.n	8007eb2 <xTimerCreateTimerTask+0x5a>
                    {
                        xReturn = pdPASS;
 8007eae:	2301      	movs	r3, #1
 8007eb0:	617b      	str	r3, [r7, #20]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 8007eb2:	697b      	ldr	r3, [r7, #20]
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	d10b      	bne.n	8007ed0 <xTimerCreateTimerTask+0x78>
    __asm volatile
 8007eb8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ebc:	f383 8811 	msr	BASEPRI, r3
 8007ec0:	f3bf 8f6f 	isb	sy
 8007ec4:	f3bf 8f4f 	dsb	sy
 8007ec8:	613b      	str	r3, [r7, #16]
}
 8007eca:	bf00      	nop
 8007ecc:	bf00      	nop
 8007ece:	e7fd      	b.n	8007ecc <xTimerCreateTimerTask+0x74>

        traceRETURN_xTimerCreateTimerTask( xReturn );
 8007ed0:	697b      	ldr	r3, [r7, #20]
 8007ed2:	4619      	mov	r1, r3
 8007ed4:	f44f 7084 	mov.w	r0, #264	@ 0x108
 8007ed8:	f003 fb28 	bl	800b52c <SEGGER_SYSVIEW_RecordEndCallU32>

        return xReturn;
 8007edc:	697b      	ldr	r3, [r7, #20]
    }
 8007ede:	4618      	mov	r0, r3
 8007ee0:	3718      	adds	r7, #24
 8007ee2:	46bd      	mov	sp, r7
 8007ee4:	bd80      	pop	{r7, pc}
 8007ee6:	bf00      	nop
 8007ee8:	2000183c 	.word	0x2000183c
 8007eec:	0800c168 	.word	0x0800c168
 8007ef0:	08007f9d 	.word	0x08007f9d
 8007ef4:	20001840 	.word	0x20001840

08007ef8 <prvReloadTimer>:
/*-----------------------------------------------------------*/

    static void prvReloadTimer( Timer_t * const pxTimer,
                                TickType_t xExpiredTime,
                                const TickType_t xTimeNow )
    {
 8007ef8:	b580      	push	{r7, lr}
 8007efa:	b084      	sub	sp, #16
 8007efc:	af00      	add	r7, sp, #0
 8007efe:	60f8      	str	r0, [r7, #12]
 8007f00:	60b9      	str	r1, [r7, #8]
 8007f02:	607a      	str	r2, [r7, #4]
        /* Insert the timer into the appropriate list for the next expiry time.
         * If the next expiry time has already passed, advance the expiry time,
         * call the callback function, and try again. */
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8007f04:	e008      	b.n	8007f18 <prvReloadTimer+0x20>
        {
            /* Advance the expiry time. */
            xExpiredTime += pxTimer->xTimerPeriodInTicks;
 8007f06:	68fb      	ldr	r3, [r7, #12]
 8007f08:	699b      	ldr	r3, [r3, #24]
 8007f0a:	68ba      	ldr	r2, [r7, #8]
 8007f0c:	4413      	add	r3, r2
 8007f0e:	60bb      	str	r3, [r7, #8]

            /* Call the timer callback. */
            traceTIMER_EXPIRED( pxTimer );
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	6a1b      	ldr	r3, [r3, #32]
 8007f14:	68f8      	ldr	r0, [r7, #12]
 8007f16:	4798      	blx	r3
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	699a      	ldr	r2, [r3, #24]
 8007f1c:	68bb      	ldr	r3, [r7, #8]
 8007f1e:	18d1      	adds	r1, r2, r3
 8007f20:	68bb      	ldr	r3, [r7, #8]
 8007f22:	687a      	ldr	r2, [r7, #4]
 8007f24:	68f8      	ldr	r0, [r7, #12]
 8007f26:	f000 f8df 	bl	80080e8 <prvInsertTimerInActiveList>
 8007f2a:	4603      	mov	r3, r0
 8007f2c:	2b00      	cmp	r3, #0
 8007f2e:	d1ea      	bne.n	8007f06 <prvReloadTimer+0xe>
        }
    }
 8007f30:	bf00      	nop
 8007f32:	bf00      	nop
 8007f34:	3710      	adds	r7, #16
 8007f36:	46bd      	mov	sp, r7
 8007f38:	bd80      	pop	{r7, pc}
	...

08007f3c <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 8007f3c:	b580      	push	{r7, lr}
 8007f3e:	b084      	sub	sp, #16
 8007f40:	af00      	add	r7, sp, #0
 8007f42:	6078      	str	r0, [r7, #4]
 8007f44:	6039      	str	r1, [r7, #0]
        /* MISRA Ref 11.5.3 [Void pointer assignment] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
        /* coverity[misra_c_2012_rule_11_5_violation] */
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007f46:	4b14      	ldr	r3, [pc, #80]	@ (8007f98 <prvProcessExpiredTimer+0x5c>)
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	68db      	ldr	r3, [r3, #12]
 8007f4c:	68db      	ldr	r3, [r3, #12]
 8007f4e:	60fb      	str	r3, [r7, #12]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	3304      	adds	r3, #4
 8007f54:	4618      	mov	r0, r3
 8007f56:	f7fd fdca 	bl	8005aee <uxListRemove>

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0U )
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007f60:	f003 0304 	and.w	r3, r3, #4
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	d005      	beq.n	8007f74 <prvProcessExpiredTimer+0x38>
        {
            prvReloadTimer( pxTimer, xNextExpireTime, xTimeNow );
 8007f68:	683a      	ldr	r2, [r7, #0]
 8007f6a:	6879      	ldr	r1, [r7, #4]
 8007f6c:	68f8      	ldr	r0, [r7, #12]
 8007f6e:	f7ff ffc3 	bl	8007ef8 <prvReloadTimer>
 8007f72:	e008      	b.n	8007f86 <prvProcessExpiredTimer+0x4a>
        }
        else
        {
            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007f7a:	f023 0301 	bic.w	r3, r3, #1
 8007f7e:	b2da      	uxtb	r2, r3
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
        }

        /* Call the timer callback. */
        traceTIMER_EXPIRED( pxTimer );
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007f86:	68fb      	ldr	r3, [r7, #12]
 8007f88:	6a1b      	ldr	r3, [r3, #32]
 8007f8a:	68f8      	ldr	r0, [r7, #12]
 8007f8c:	4798      	blx	r3
    }
 8007f8e:	bf00      	nop
 8007f90:	3710      	adds	r7, #16
 8007f92:	46bd      	mov	sp, r7
 8007f94:	bd80      	pop	{r7, pc}
 8007f96:	bf00      	nop
 8007f98:	20001834 	.word	0x20001834

08007f9c <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 8007f9c:	b580      	push	{r7, lr}
 8007f9e:	b084      	sub	sp, #16
 8007fa0:	af00      	add	r7, sp, #0
 8007fa2:	6078      	str	r0, [r7, #4]

        for( ; configCONTROL_INFINITE_LOOP(); )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007fa4:	f107 0308 	add.w	r3, r7, #8
 8007fa8:	4618      	mov	r0, r3
 8007faa:	f000 f859 	bl	8008060 <prvGetNextExpireTime>
 8007fae:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8007fb0:	68bb      	ldr	r3, [r7, #8]
 8007fb2:	4619      	mov	r1, r3
 8007fb4:	68f8      	ldr	r0, [r7, #12]
 8007fb6:	f000 f805 	bl	8007fc4 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 8007fba:	f000 f8d7 	bl	800816c <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007fbe:	bf00      	nop
 8007fc0:	e7f0      	b.n	8007fa4 <prvTimerTask+0x8>
	...

08007fc4 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 8007fc4:	b580      	push	{r7, lr}
 8007fc6:	b084      	sub	sp, #16
 8007fc8:	af00      	add	r7, sp, #0
 8007fca:	6078      	str	r0, [r7, #4]
 8007fcc:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 8007fce:	f7fe fead 	bl	8006d2c <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007fd2:	f107 0308 	add.w	r3, r7, #8
 8007fd6:	4618      	mov	r0, r3
 8007fd8:	f000 f866 	bl	80080a8 <prvSampleTimeNow>
 8007fdc:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 8007fde:	68bb      	ldr	r3, [r7, #8]
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	d130      	bne.n	8008046 <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8007fe4:	683b      	ldr	r3, [r7, #0]
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d10a      	bne.n	8008000 <prvProcessTimerOrBlockTask+0x3c>
 8007fea:	687a      	ldr	r2, [r7, #4]
 8007fec:	68fb      	ldr	r3, [r7, #12]
 8007fee:	429a      	cmp	r2, r3
 8007ff0:	d806      	bhi.n	8008000 <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 8007ff2:	f7fe fea9 	bl	8006d48 <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8007ff6:	68f9      	ldr	r1, [r7, #12]
 8007ff8:	6878      	ldr	r0, [r7, #4]
 8007ffa:	f7ff ff9f 	bl	8007f3c <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 8007ffe:	e024      	b.n	800804a <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 8008000:	683b      	ldr	r3, [r7, #0]
 8008002:	2b00      	cmp	r3, #0
 8008004:	d008      	beq.n	8008018 <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8008006:	4b13      	ldr	r3, [pc, #76]	@ (8008054 <prvProcessTimerOrBlockTask+0x90>)
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	2b00      	cmp	r3, #0
 800800e:	d101      	bne.n	8008014 <prvProcessTimerOrBlockTask+0x50>
 8008010:	2301      	movs	r3, #1
 8008012:	e000      	b.n	8008016 <prvProcessTimerOrBlockTask+0x52>
 8008014:	2300      	movs	r3, #0
 8008016:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8008018:	4b0f      	ldr	r3, [pc, #60]	@ (8008058 <prvProcessTimerOrBlockTask+0x94>)
 800801a:	6818      	ldr	r0, [r3, #0]
 800801c:	687a      	ldr	r2, [r7, #4]
 800801e:	68fb      	ldr	r3, [r7, #12]
 8008020:	1ad3      	subs	r3, r2, r3
 8008022:	683a      	ldr	r2, [r7, #0]
 8008024:	4619      	mov	r1, r3
 8008026:	f7fe faa7 	bl	8006578 <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 800802a:	f7fe fe8d 	bl	8006d48 <xTaskResumeAll>
 800802e:	4603      	mov	r3, r0
 8008030:	2b00      	cmp	r3, #0
 8008032:	d10a      	bne.n	800804a <prvProcessTimerOrBlockTask+0x86>
                        taskYIELD_WITHIN_API();
 8008034:	4b09      	ldr	r3, [pc, #36]	@ (800805c <prvProcessTimerOrBlockTask+0x98>)
 8008036:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800803a:	601a      	str	r2, [r3, #0]
 800803c:	f3bf 8f4f 	dsb	sy
 8008040:	f3bf 8f6f 	isb	sy
    }
 8008044:	e001      	b.n	800804a <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 8008046:	f7fe fe7f 	bl	8006d48 <xTaskResumeAll>
    }
 800804a:	bf00      	nop
 800804c:	3710      	adds	r7, #16
 800804e:	46bd      	mov	sp, r7
 8008050:	bd80      	pop	{r7, pc}
 8008052:	bf00      	nop
 8008054:	20001838 	.word	0x20001838
 8008058:	2000183c 	.word	0x2000183c
 800805c:	e000ed04 	.word	0xe000ed04

08008060 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 8008060:	b480      	push	{r7}
 8008062:	b085      	sub	sp, #20
 8008064:	af00      	add	r7, sp, #0
 8008066:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8008068:	4b0e      	ldr	r3, [pc, #56]	@ (80080a4 <prvGetNextExpireTime+0x44>)
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	2b00      	cmp	r3, #0
 8008070:	d101      	bne.n	8008076 <prvGetNextExpireTime+0x16>
 8008072:	2201      	movs	r2, #1
 8008074:	e000      	b.n	8008078 <prvGetNextExpireTime+0x18>
 8008076:	2200      	movs	r2, #0
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	2b00      	cmp	r3, #0
 8008082:	d105      	bne.n	8008090 <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008084:	4b07      	ldr	r3, [pc, #28]	@ (80080a4 <prvGetNextExpireTime+0x44>)
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	68db      	ldr	r3, [r3, #12]
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	60fb      	str	r3, [r7, #12]
 800808e:	e001      	b.n	8008094 <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 8008090:	2300      	movs	r3, #0
 8008092:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 8008094:	68fb      	ldr	r3, [r7, #12]
    }
 8008096:	4618      	mov	r0, r3
 8008098:	3714      	adds	r7, #20
 800809a:	46bd      	mov	sp, r7
 800809c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080a0:	4770      	bx	lr
 80080a2:	bf00      	nop
 80080a4:	20001834 	.word	0x20001834

080080a8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 80080a8:	b580      	push	{r7, lr}
 80080aa:	b084      	sub	sp, #16
 80080ac:	af00      	add	r7, sp, #0
 80080ae:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U;

        xTimeNow = xTaskGetTickCount();
 80080b0:	f7fe ff5c 	bl	8006f6c <xTaskGetTickCount>
 80080b4:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 80080b6:	4b0b      	ldr	r3, [pc, #44]	@ (80080e4 <prvSampleTimeNow+0x3c>)
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	68fa      	ldr	r2, [r7, #12]
 80080bc:	429a      	cmp	r2, r3
 80080be:	d205      	bcs.n	80080cc <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 80080c0:	f000 f91c 	bl	80082fc <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	2201      	movs	r2, #1
 80080c8:	601a      	str	r2, [r3, #0]
 80080ca:	e002      	b.n	80080d2 <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	2200      	movs	r2, #0
 80080d0:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 80080d2:	4a04      	ldr	r2, [pc, #16]	@ (80080e4 <prvSampleTimeNow+0x3c>)
 80080d4:	68fb      	ldr	r3, [r7, #12]
 80080d6:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 80080d8:	68fb      	ldr	r3, [r7, #12]
    }
 80080da:	4618      	mov	r0, r3
 80080dc:	3710      	adds	r7, #16
 80080de:	46bd      	mov	sp, r7
 80080e0:	bd80      	pop	{r7, pc}
 80080e2:	bf00      	nop
 80080e4:	20001844 	.word	0x20001844

080080e8 <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 80080e8:	b580      	push	{r7, lr}
 80080ea:	b086      	sub	sp, #24
 80080ec:	af00      	add	r7, sp, #0
 80080ee:	60f8      	str	r0, [r7, #12]
 80080f0:	60b9      	str	r1, [r7, #8]
 80080f2:	607a      	str	r2, [r7, #4]
 80080f4:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 80080f6:	2300      	movs	r3, #0
 80080f8:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80080fa:	68fb      	ldr	r3, [r7, #12]
 80080fc:	68ba      	ldr	r2, [r7, #8]
 80080fe:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008100:	68fb      	ldr	r3, [r7, #12]
 8008102:	68fa      	ldr	r2, [r7, #12]
 8008104:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 8008106:	68ba      	ldr	r2, [r7, #8]
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	429a      	cmp	r2, r3
 800810c:	d812      	bhi.n	8008134 <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
 800810e:	687a      	ldr	r2, [r7, #4]
 8008110:	683b      	ldr	r3, [r7, #0]
 8008112:	1ad2      	subs	r2, r2, r3
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	699b      	ldr	r3, [r3, #24]
 8008118:	429a      	cmp	r2, r3
 800811a:	d302      	bcc.n	8008122 <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 800811c:	2301      	movs	r3, #1
 800811e:	617b      	str	r3, [r7, #20]
 8008120:	e01b      	b.n	800815a <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8008122:	4b10      	ldr	r3, [pc, #64]	@ (8008164 <prvInsertTimerInActiveList+0x7c>)
 8008124:	681a      	ldr	r2, [r3, #0]
 8008126:	68fb      	ldr	r3, [r7, #12]
 8008128:	3304      	adds	r3, #4
 800812a:	4619      	mov	r1, r3
 800812c:	4610      	mov	r0, r2
 800812e:	f7fd fca3 	bl	8005a78 <vListInsert>
 8008132:	e012      	b.n	800815a <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8008134:	687a      	ldr	r2, [r7, #4]
 8008136:	683b      	ldr	r3, [r7, #0]
 8008138:	429a      	cmp	r2, r3
 800813a:	d206      	bcs.n	800814a <prvInsertTimerInActiveList+0x62>
 800813c:	68ba      	ldr	r2, [r7, #8]
 800813e:	683b      	ldr	r3, [r7, #0]
 8008140:	429a      	cmp	r2, r3
 8008142:	d302      	bcc.n	800814a <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 8008144:	2301      	movs	r3, #1
 8008146:	617b      	str	r3, [r7, #20]
 8008148:	e007      	b.n	800815a <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800814a:	4b07      	ldr	r3, [pc, #28]	@ (8008168 <prvInsertTimerInActiveList+0x80>)
 800814c:	681a      	ldr	r2, [r3, #0]
 800814e:	68fb      	ldr	r3, [r7, #12]
 8008150:	3304      	adds	r3, #4
 8008152:	4619      	mov	r1, r3
 8008154:	4610      	mov	r0, r2
 8008156:	f7fd fc8f 	bl	8005a78 <vListInsert>
            }
        }

        return xProcessTimerNow;
 800815a:	697b      	ldr	r3, [r7, #20]
    }
 800815c:	4618      	mov	r0, r3
 800815e:	3718      	adds	r7, #24
 8008160:	46bd      	mov	sp, r7
 8008162:	bd80      	pop	{r7, pc}
 8008164:	20001838 	.word	0x20001838
 8008168:	20001834 	.word	0x20001834

0800816c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 800816c:	b580      	push	{r7, lr}
 800816e:	b088      	sub	sp, #32
 8008170:	af00      	add	r7, sp, #0
        DaemonTaskMessage_t xMessage = { 0 };
 8008172:	f107 0308 	add.w	r3, r7, #8
 8008176:	2200      	movs	r2, #0
 8008178:	601a      	str	r2, [r3, #0]
 800817a:	605a      	str	r2, [r3, #4]
 800817c:	609a      	str	r2, [r3, #8]
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
 800817e:	e0a9      	b.n	80082d4 <prvProcessReceivedCommands+0x168>
            }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8008180:	68bb      	ldr	r3, [r7, #8]
 8008182:	2b00      	cmp	r3, #0
 8008184:	f2c0 80a6 	blt.w	80082d4 <prvProcessReceivedCommands+0x168>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8008188:	693b      	ldr	r3, [r7, #16]
 800818a:	61fb      	str	r3, [r7, #28]

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
 800818c:	69fb      	ldr	r3, [r7, #28]
 800818e:	695b      	ldr	r3, [r3, #20]
 8008190:	2b00      	cmp	r3, #0
 8008192:	d004      	beq.n	800819e <prvProcessReceivedCommands+0x32>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008194:	69fb      	ldr	r3, [r7, #28]
 8008196:	3304      	adds	r3, #4
 8008198:	4618      	mov	r0, r3
 800819a:	f7fd fca8 	bl	8005aee <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800819e:	1d3b      	adds	r3, r7, #4
 80081a0:	4618      	mov	r0, r3
 80081a2:	f7ff ff81 	bl	80080a8 <prvSampleTimeNow>
 80081a6:	61b8      	str	r0, [r7, #24]

                switch( xMessage.xMessageID )
 80081a8:	68bb      	ldr	r3, [r7, #8]
 80081aa:	3b01      	subs	r3, #1
 80081ac:	2b08      	cmp	r3, #8
 80081ae:	f200 808e 	bhi.w	80082ce <prvProcessReceivedCommands+0x162>
 80081b2:	a201      	add	r2, pc, #4	@ (adr r2, 80081b8 <prvProcessReceivedCommands+0x4c>)
 80081b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80081b8:	080081dd 	.word	0x080081dd
 80081bc:	080081dd 	.word	0x080081dd
 80081c0:	08008245 	.word	0x08008245
 80081c4:	08008259 	.word	0x08008259
 80081c8:	080082a5 	.word	0x080082a5
 80081cc:	080081dd 	.word	0x080081dd
 80081d0:	080081dd 	.word	0x080081dd
 80081d4:	08008245 	.word	0x08008245
 80081d8:	08008259 	.word	0x08008259
                    case tmrCOMMAND_START:
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= ( uint8_t ) tmrSTATUS_IS_ACTIVE;
 80081dc:	69fb      	ldr	r3, [r7, #28]
 80081de:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80081e2:	f043 0301 	orr.w	r3, r3, #1
 80081e6:	b2da      	uxtb	r2, r3
 80081e8:	69fb      	ldr	r3, [r7, #28]
 80081ea:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80081ee:	68fa      	ldr	r2, [r7, #12]
 80081f0:	69fb      	ldr	r3, [r7, #28]
 80081f2:	699b      	ldr	r3, [r3, #24]
 80081f4:	18d1      	adds	r1, r2, r3
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	69ba      	ldr	r2, [r7, #24]
 80081fa:	69f8      	ldr	r0, [r7, #28]
 80081fc:	f7ff ff74 	bl	80080e8 <prvInsertTimerInActiveList>
 8008200:	4603      	mov	r3, r0
 8008202:	2b00      	cmp	r3, #0
 8008204:	d065      	beq.n	80082d2 <prvProcessReceivedCommands+0x166>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0U )
 8008206:	69fb      	ldr	r3, [r7, #28]
 8008208:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800820c:	f003 0304 	and.w	r3, r3, #4
 8008210:	2b00      	cmp	r3, #0
 8008212:	d009      	beq.n	8008228 <prvProcessReceivedCommands+0xbc>
                            {
                                prvReloadTimer( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow );
 8008214:	68fa      	ldr	r2, [r7, #12]
 8008216:	69fb      	ldr	r3, [r7, #28]
 8008218:	699b      	ldr	r3, [r3, #24]
 800821a:	4413      	add	r3, r2
 800821c:	69ba      	ldr	r2, [r7, #24]
 800821e:	4619      	mov	r1, r3
 8008220:	69f8      	ldr	r0, [r7, #28]
 8008222:	f7ff fe69 	bl	8007ef8 <prvReloadTimer>
 8008226:	e008      	b.n	800823a <prvProcessReceivedCommands+0xce>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8008228:	69fb      	ldr	r3, [r7, #28]
 800822a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800822e:	f023 0301 	bic.w	r3, r3, #1
 8008232:	b2da      	uxtb	r2, r3
 8008234:	69fb      	ldr	r3, [r7, #28]
 8008236:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                            }

                            /* Call the timer callback. */
                            traceTIMER_EXPIRED( pxTimer );
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800823a:	69fb      	ldr	r3, [r7, #28]
 800823c:	6a1b      	ldr	r3, [r3, #32]
 800823e:	69f8      	ldr	r0, [r7, #28]
 8008240:	4798      	blx	r3
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        break;
 8008242:	e046      	b.n	80082d2 <prvProcessReceivedCommands+0x166>

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8008244:	69fb      	ldr	r3, [r7, #28]
 8008246:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800824a:	f023 0301 	bic.w	r3, r3, #1
 800824e:	b2da      	uxtb	r2, r3
 8008250:	69fb      	ldr	r3, [r7, #28]
 8008252:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 8008256:	e03d      	b.n	80082d4 <prvProcessReceivedCommands+0x168>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= ( uint8_t ) tmrSTATUS_IS_ACTIVE;
 8008258:	69fb      	ldr	r3, [r7, #28]
 800825a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800825e:	f043 0301 	orr.w	r3, r3, #1
 8008262:	b2da      	uxtb	r2, r3
 8008264:	69fb      	ldr	r3, [r7, #28]
 8008266:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800826a:	68fa      	ldr	r2, [r7, #12]
 800826c:	69fb      	ldr	r3, [r7, #28]
 800826e:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8008270:	69fb      	ldr	r3, [r7, #28]
 8008272:	699b      	ldr	r3, [r3, #24]
 8008274:	2b00      	cmp	r3, #0
 8008276:	d10b      	bne.n	8008290 <prvProcessReceivedCommands+0x124>
    __asm volatile
 8008278:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800827c:	f383 8811 	msr	BASEPRI, r3
 8008280:	f3bf 8f6f 	isb	sy
 8008284:	f3bf 8f4f 	dsb	sy
 8008288:	617b      	str	r3, [r7, #20]
}
 800828a:	bf00      	nop
 800828c:	bf00      	nop
 800828e:	e7fd      	b.n	800828c <prvProcessReceivedCommands+0x120>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8008290:	69fb      	ldr	r3, [r7, #28]
 8008292:	699a      	ldr	r2, [r3, #24]
 8008294:	69bb      	ldr	r3, [r7, #24]
 8008296:	18d1      	adds	r1, r2, r3
 8008298:	69bb      	ldr	r3, [r7, #24]
 800829a:	69ba      	ldr	r2, [r7, #24]
 800829c:	69f8      	ldr	r0, [r7, #28]
 800829e:	f7ff ff23 	bl	80080e8 <prvInsertTimerInActiveList>
                        break;
 80082a2:	e017      	b.n	80082d4 <prvProcessReceivedCommands+0x168>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                        {
                            /* The timer has already been removed from the active list,
                             * just free up the memory if the memory was dynamically
                             * allocated. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80082a4:	69fb      	ldr	r3, [r7, #28]
 80082a6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80082aa:	f003 0302 	and.w	r3, r3, #2
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d103      	bne.n	80082ba <prvProcessReceivedCommands+0x14e>
                            {
                                vPortFree( pxTimer );
 80082b2:	69f8      	ldr	r0, [r7, #28]
 80082b4:	f000 fc66 	bl	8008b84 <vPortFree>
                             * no need to free the memory - just mark the timer as
                             * "not active". */
                            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
                        }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 80082b8:	e00c      	b.n	80082d4 <prvProcessReceivedCommands+0x168>
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 80082ba:	69fb      	ldr	r3, [r7, #28]
 80082bc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80082c0:	f023 0301 	bic.w	r3, r3, #1
 80082c4:	b2da      	uxtb	r2, r3
 80082c6:	69fb      	ldr	r3, [r7, #28]
 80082c8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 80082cc:	e002      	b.n	80082d4 <prvProcessReceivedCommands+0x168>

                    default:
                        /* Don't expect to get here. */
                        break;
 80082ce:	bf00      	nop
 80082d0:	e000      	b.n	80082d4 <prvProcessReceivedCommands+0x168>
                        break;
 80082d2:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
 80082d4:	4b08      	ldr	r3, [pc, #32]	@ (80082f8 <prvProcessReceivedCommands+0x18c>)
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	f107 0108 	add.w	r1, r7, #8
 80082dc:	2200      	movs	r2, #0
 80082de:	4618      	mov	r0, r3
 80082e0:	f7fd fefc 	bl	80060dc <xQueueReceive>
 80082e4:	4603      	mov	r3, r0
 80082e6:	2b00      	cmp	r3, #0
 80082e8:	f47f af4a 	bne.w	8008180 <prvProcessReceivedCommands+0x14>
                }
            }
        }
    }
 80082ec:	bf00      	nop
 80082ee:	bf00      	nop
 80082f0:	3720      	adds	r7, #32
 80082f2:	46bd      	mov	sp, r7
 80082f4:	bd80      	pop	{r7, pc}
 80082f6:	bf00      	nop
 80082f8:	2000183c 	.word	0x2000183c

080082fc <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 80082fc:	b580      	push	{r7, lr}
 80082fe:	b082      	sub	sp, #8
 8008300:	af00      	add	r7, sp, #0

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008302:	e009      	b.n	8008318 <prvSwitchTimerLists+0x1c>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008304:	4b0e      	ldr	r3, [pc, #56]	@ (8008340 <prvSwitchTimerLists+0x44>)
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	68db      	ldr	r3, [r3, #12]
 800830a:	681b      	ldr	r3, [r3, #0]
 800830c:	603b      	str	r3, [r7, #0]

            /* Process the expired timer.  For auto-reload timers, be careful to
             * process only expirations that occur on the current list.  Further
             * expirations must wait until after the lists are switched. */
            prvProcessExpiredTimer( xNextExpireTime, tmrMAX_TIME_BEFORE_OVERFLOW );
 800830e:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8008312:	6838      	ldr	r0, [r7, #0]
 8008314:	f7ff fe12 	bl	8007f3c <prvProcessExpiredTimer>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008318:	4b09      	ldr	r3, [pc, #36]	@ (8008340 <prvSwitchTimerLists+0x44>)
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	2b00      	cmp	r3, #0
 8008320:	d1f0      	bne.n	8008304 <prvSwitchTimerLists+0x8>
        }

        pxTemp = pxCurrentTimerList;
 8008322:	4b07      	ldr	r3, [pc, #28]	@ (8008340 <prvSwitchTimerLists+0x44>)
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	607b      	str	r3, [r7, #4]
        pxCurrentTimerList = pxOverflowTimerList;
 8008328:	4b06      	ldr	r3, [pc, #24]	@ (8008344 <prvSwitchTimerLists+0x48>)
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	4a04      	ldr	r2, [pc, #16]	@ (8008340 <prvSwitchTimerLists+0x44>)
 800832e:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 8008330:	4a04      	ldr	r2, [pc, #16]	@ (8008344 <prvSwitchTimerLists+0x48>)
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	6013      	str	r3, [r2, #0]
    }
 8008336:	bf00      	nop
 8008338:	3708      	adds	r7, #8
 800833a:	46bd      	mov	sp, r7
 800833c:	bd80      	pop	{r7, pc}
 800833e:	bf00      	nop
 8008340:	20001834 	.word	0x20001834
 8008344:	20001838 	.word	0x20001838

08008348 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 8008348:	b580      	push	{r7, lr}
 800834a:	b082      	sub	sp, #8
 800834c:	af02      	add	r7, sp, #8
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 800834e:	f000 f9b9 	bl	80086c4 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 8008352:	4b15      	ldr	r3, [pc, #84]	@ (80083a8 <prvCheckForValidListAndQueue+0x60>)
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	2b00      	cmp	r3, #0
 8008358:	d120      	bne.n	800839c <prvCheckForValidListAndQueue+0x54>
            {
                vListInitialise( &xActiveTimerList1 );
 800835a:	4814      	ldr	r0, [pc, #80]	@ (80083ac <prvCheckForValidListAndQueue+0x64>)
 800835c:	f7fd fb5b 	bl	8005a16 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 8008360:	4813      	ldr	r0, [pc, #76]	@ (80083b0 <prvCheckForValidListAndQueue+0x68>)
 8008362:	f7fd fb58 	bl	8005a16 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 8008366:	4b13      	ldr	r3, [pc, #76]	@ (80083b4 <prvCheckForValidListAndQueue+0x6c>)
 8008368:	4a10      	ldr	r2, [pc, #64]	@ (80083ac <prvCheckForValidListAndQueue+0x64>)
 800836a:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 800836c:	4b12      	ldr	r3, [pc, #72]	@ (80083b8 <prvCheckForValidListAndQueue+0x70>)
 800836e:	4a10      	ldr	r2, [pc, #64]	@ (80083b0 <prvCheckForValidListAndQueue+0x68>)
 8008370:	601a      	str	r2, [r3, #0]
                    /* The timer queue is allocated statically in case
                     * configSUPPORT_DYNAMIC_ALLOCATION is 0. */
                    PRIVILEGED_DATA static StaticQueue_t xStaticTimerQueue;
                    PRIVILEGED_DATA static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ];

                    xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8008372:	2300      	movs	r3, #0
 8008374:	9300      	str	r3, [sp, #0]
 8008376:	4b11      	ldr	r3, [pc, #68]	@ (80083bc <prvCheckForValidListAndQueue+0x74>)
 8008378:	4a11      	ldr	r2, [pc, #68]	@ (80083c0 <prvCheckForValidListAndQueue+0x78>)
 800837a:	210c      	movs	r1, #12
 800837c:	200a      	movs	r0, #10
 800837e:	f7fd fc7b 	bl	8005c78 <xQueueGenericCreateStatic>
 8008382:	4603      	mov	r3, r0
 8008384:	4a08      	ldr	r2, [pc, #32]	@ (80083a8 <prvCheckForValidListAndQueue+0x60>)
 8008386:	6013      	str	r3, [r2, #0]
                }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                {
                    if( xTimerQueue != NULL )
 8008388:	4b07      	ldr	r3, [pc, #28]	@ (80083a8 <prvCheckForValidListAndQueue+0x60>)
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	2b00      	cmp	r3, #0
 800838e:	d005      	beq.n	800839c <prvCheckForValidListAndQueue+0x54>
                    {
                        vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8008390:	4b05      	ldr	r3, [pc, #20]	@ (80083a8 <prvCheckForValidListAndQueue+0x60>)
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	490b      	ldr	r1, [pc, #44]	@ (80083c4 <prvCheckForValidListAndQueue+0x7c>)
 8008396:	4618      	mov	r0, r3
 8008398:	f7fe f89e 	bl	80064d8 <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 800839c:	f000 f9c4 	bl	8008728 <vPortExitCritical>
    }
 80083a0:	bf00      	nop
 80083a2:	46bd      	mov	sp, r7
 80083a4:	bd80      	pop	{r7, pc}
 80083a6:	bf00      	nop
 80083a8:	2000183c 	.word	0x2000183c
 80083ac:	2000180c 	.word	0x2000180c
 80083b0:	20001820 	.word	0x20001820
 80083b4:	20001834 	.word	0x20001834
 80083b8:	20001838 	.word	0x20001838
 80083bc:	200018c0 	.word	0x200018c0
 80083c0:	20001848 	.word	0x20001848
 80083c4:	0800c170 	.word	0x0800c170

080083c8 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 80083c8:	b480      	push	{r7}
 80083ca:	b085      	sub	sp, #20
 80083cc:	af00      	add	r7, sp, #0
 80083ce:	60f8      	str	r0, [r7, #12]
 80083d0:	60b9      	str	r1, [r7, #8]
 80083d2:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 80083d4:	68fb      	ldr	r3, [r7, #12]
 80083d6:	3b04      	subs	r3, #4
 80083d8:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 80083da:	68fb      	ldr	r3, [r7, #12]
 80083dc:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80083e0:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 80083e2:	68fb      	ldr	r3, [r7, #12]
 80083e4:	3b04      	subs	r3, #4
 80083e6:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 80083e8:	68bb      	ldr	r3, [r7, #8]
 80083ea:	f023 0201 	bic.w	r2, r3, #1
 80083ee:	68fb      	ldr	r3, [r7, #12]
 80083f0:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 80083f2:	68fb      	ldr	r3, [r7, #12]
 80083f4:	3b04      	subs	r3, #4
 80083f6:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 80083f8:	4a0c      	ldr	r2, [pc, #48]	@ (800842c <pxPortInitialiseStack+0x64>)
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 80083fe:	68fb      	ldr	r3, [r7, #12]
 8008400:	3b14      	subs	r3, #20
 8008402:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 8008404:	687a      	ldr	r2, [r7, #4]
 8008406:	68fb      	ldr	r3, [r7, #12]
 8008408:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 800840a:	68fb      	ldr	r3, [r7, #12]
 800840c:	3b04      	subs	r3, #4
 800840e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	f06f 0202 	mvn.w	r2, #2
 8008416:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008418:	68fb      	ldr	r3, [r7, #12]
 800841a:	3b20      	subs	r3, #32
 800841c:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 800841e:	68fb      	ldr	r3, [r7, #12]
}
 8008420:	4618      	mov	r0, r3
 8008422:	3714      	adds	r7, #20
 8008424:	46bd      	mov	sp, r7
 8008426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800842a:	4770      	bx	lr
 800842c:	08008431 	.word	0x08008431

08008430 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008430:	b480      	push	{r7}
 8008432:	b085      	sub	sp, #20
 8008434:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 8008436:	2300      	movs	r3, #0
 8008438:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 800843a:	4b13      	ldr	r3, [pc, #76]	@ (8008488 <prvTaskExitError+0x58>)
 800843c:	681b      	ldr	r3, [r3, #0]
 800843e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008442:	d00b      	beq.n	800845c <prvTaskExitError+0x2c>
    __asm volatile
 8008444:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008448:	f383 8811 	msr	BASEPRI, r3
 800844c:	f3bf 8f6f 	isb	sy
 8008450:	f3bf 8f4f 	dsb	sy
 8008454:	60fb      	str	r3, [r7, #12]
}
 8008456:	bf00      	nop
 8008458:	bf00      	nop
 800845a:	e7fd      	b.n	8008458 <prvTaskExitError+0x28>
    __asm volatile
 800845c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008460:	f383 8811 	msr	BASEPRI, r3
 8008464:	f3bf 8f6f 	isb	sy
 8008468:	f3bf 8f4f 	dsb	sy
 800846c:	60bb      	str	r3, [r7, #8]
}
 800846e:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8008470:	bf00      	nop
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	2b00      	cmp	r3, #0
 8008476:	d0fc      	beq.n	8008472 <prvTaskExitError+0x42>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8008478:	bf00      	nop
 800847a:	bf00      	nop
 800847c:	3714      	adds	r7, #20
 800847e:	46bd      	mov	sp, r7
 8008480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008484:	4770      	bx	lr
 8008486:	bf00      	nop
 8008488:	20000034 	.word	0x20000034
 800848c:	00000000 	.word	0x00000000

08008490 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8008490:	4b07      	ldr	r3, [pc, #28]	@ (80084b0 <pxCurrentTCBConst2>)
 8008492:	6819      	ldr	r1, [r3, #0]
 8008494:	6808      	ldr	r0, [r1, #0]
 8008496:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800849a:	f380 8809 	msr	PSP, r0
 800849e:	f3bf 8f6f 	isb	sy
 80084a2:	f04f 0000 	mov.w	r0, #0
 80084a6:	f380 8811 	msr	BASEPRI, r0
 80084aa:	4770      	bx	lr
 80084ac:	f3af 8000 	nop.w

080084b0 <pxCurrentTCBConst2>:
 80084b0:	20000f7c 	.word	0x20000f7c
        "   bx r14                          \n"
        "                                   \n"
        "   .align 4                        \n"
        "pxCurrentTCBConst2: .word pxCurrentTCB             \n"
        );
}
 80084b4:	bf00      	nop
 80084b6:	bf00      	nop

080084b8 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 80084b8:	4808      	ldr	r0, [pc, #32]	@ (80084dc <prvPortStartFirstTask+0x24>)
 80084ba:	6800      	ldr	r0, [r0, #0]
 80084bc:	6800      	ldr	r0, [r0, #0]
 80084be:	f380 8808 	msr	MSP, r0
 80084c2:	f04f 0000 	mov.w	r0, #0
 80084c6:	f380 8814 	msr	CONTROL, r0
 80084ca:	b662      	cpsie	i
 80084cc:	b661      	cpsie	f
 80084ce:	f3bf 8f4f 	dsb	sy
 80084d2:	f3bf 8f6f 	isb	sy
 80084d6:	df00      	svc	0
 80084d8:	bf00      	nop
 80084da:	0000      	.short	0x0000
 80084dc:	e000ed08 	.word	0xe000ed08
        " isb                   \n"
        " svc 0                 \n" /* System call to start first task. */
        " nop                   \n"
        " .ltorg                \n"
        );
}
 80084e0:	bf00      	nop
 80084e2:	bf00      	nop

080084e4 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80084e4:	b580      	push	{r7, lr}
 80084e6:	b08c      	sub	sp, #48	@ 0x30
 80084e8:	af00      	add	r7, sp, #0
    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80084ea:	4b69      	ldr	r3, [pc, #420]	@ (8008690 <xPortStartScheduler+0x1ac>)
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	4a69      	ldr	r2, [pc, #420]	@ (8008694 <xPortStartScheduler+0x1b0>)
 80084f0:	4293      	cmp	r3, r2
 80084f2:	d10b      	bne.n	800850c <xPortStartScheduler+0x28>
    __asm volatile
 80084f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084f8:	f383 8811 	msr	BASEPRI, r3
 80084fc:	f3bf 8f6f 	isb	sy
 8008500:	f3bf 8f4f 	dsb	sy
 8008504:	623b      	str	r3, [r7, #32]
}
 8008506:	bf00      	nop
 8008508:	bf00      	nop
 800850a:	e7fd      	b.n	8008508 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800850c:	4b60      	ldr	r3, [pc, #384]	@ (8008690 <xPortStartScheduler+0x1ac>)
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	4a61      	ldr	r2, [pc, #388]	@ (8008698 <xPortStartScheduler+0x1b4>)
 8008512:	4293      	cmp	r3, r2
 8008514:	d10b      	bne.n	800852e <xPortStartScheduler+0x4a>
    __asm volatile
 8008516:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800851a:	f383 8811 	msr	BASEPRI, r3
 800851e:	f3bf 8f6f 	isb	sy
 8008522:	f3bf 8f4f 	dsb	sy
 8008526:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008528:	bf00      	nop
 800852a:	bf00      	nop
 800852c:	e7fd      	b.n	800852a <xPortStartScheduler+0x46>
     * configCHECK_HANDLER_INSTALLATION to 0 in their FreeRTOSConfig.h. Direct
     * routing, which is validated here when configCHECK_HANDLER_INSTALLATION
     * is 1, should be preferred when possible. */
    #if ( configCHECK_HANDLER_INSTALLATION == 1 )
    {
        const portISR_t * const pxVectorTable = portSCB_VTOR_REG;
 800852e:	4b5b      	ldr	r3, [pc, #364]	@ (800869c <xPortStartScheduler+0x1b8>)
 8008530:	681b      	ldr	r3, [r3, #0]
 8008532:	62fb      	str	r3, [r7, #44]	@ 0x2c
         * https://www.FreeRTOS.org/FAQHelp.html.
         *
         * Systems with a configurable address for the interrupt vector table
         * can also encounter assertion failures or even system faults here if
         * VTOR is not set correctly to point to the application's vector table. */
        configASSERT( pxVectorTable[ portVECTOR_INDEX_SVC ] == vPortSVCHandler );
 8008534:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008536:	332c      	adds	r3, #44	@ 0x2c
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	4a59      	ldr	r2, [pc, #356]	@ (80086a0 <xPortStartScheduler+0x1bc>)
 800853c:	4293      	cmp	r3, r2
 800853e:	d00b      	beq.n	8008558 <xPortStartScheduler+0x74>
    __asm volatile
 8008540:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008544:	f383 8811 	msr	BASEPRI, r3
 8008548:	f3bf 8f6f 	isb	sy
 800854c:	f3bf 8f4f 	dsb	sy
 8008550:	61fb      	str	r3, [r7, #28]
}
 8008552:	bf00      	nop
 8008554:	bf00      	nop
 8008556:	e7fd      	b.n	8008554 <xPortStartScheduler+0x70>
        configASSERT( pxVectorTable[ portVECTOR_INDEX_PENDSV ] == xPortPendSVHandler );
 8008558:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800855a:	3338      	adds	r3, #56	@ 0x38
 800855c:	681b      	ldr	r3, [r3, #0]
 800855e:	4a51      	ldr	r2, [pc, #324]	@ (80086a4 <xPortStartScheduler+0x1c0>)
 8008560:	4293      	cmp	r3, r2
 8008562:	d00b      	beq.n	800857c <xPortStartScheduler+0x98>
    __asm volatile
 8008564:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008568:	f383 8811 	msr	BASEPRI, r3
 800856c:	f3bf 8f6f 	isb	sy
 8008570:	f3bf 8f4f 	dsb	sy
 8008574:	61bb      	str	r3, [r7, #24]
}
 8008576:	bf00      	nop
 8008578:	bf00      	nop
 800857a:	e7fd      	b.n	8008578 <xPortStartScheduler+0x94>
    #endif /* configCHECK_HANDLER_INSTALLATION */

    #if ( configASSERT_DEFINED == 1 )
    {
        volatile uint8_t ucOriginalPriority;
        volatile uint32_t ulImplementedPrioBits = 0;
 800857c:	2300      	movs	r3, #0
 800857e:	60bb      	str	r3, [r7, #8]
        volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008580:	4b49      	ldr	r3, [pc, #292]	@ (80086a8 <xPortStartScheduler+0x1c4>)
 8008582:	62bb      	str	r3, [r7, #40]	@ 0x28
         * functions can be called.  ISR safe functions are those that end in
         * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
         * ensure interrupt entry is as fast and simple as possible.
         *
         * Save the interrupt priority value that is about to be clobbered. */
        ucOriginalPriority = *pucFirstUserPriorityRegister;
 8008584:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008586:	781b      	ldrb	r3, [r3, #0]
 8008588:	b2db      	uxtb	r3, r3
 800858a:	73fb      	strb	r3, [r7, #15]

        /* Determine the number of priority bits available.  First write to all
         * possible bits. */
        *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800858c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800858e:	22ff      	movs	r2, #255	@ 0xff
 8008590:	701a      	strb	r2, [r3, #0]

        /* Read the value back to see how many bits stuck. */
        ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008592:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008594:	781b      	ldrb	r3, [r3, #0]
 8008596:	b2db      	uxtb	r3, r3
 8008598:	71fb      	strb	r3, [r7, #7]

        /* Use the same mask on the maximum system call priority. */
        ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800859a:	79fb      	ldrb	r3, [r7, #7]
 800859c:	b2db      	uxtb	r3, r3
 800859e:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80085a2:	b2da      	uxtb	r2, r3
 80085a4:	4b41      	ldr	r3, [pc, #260]	@ (80086ac <xPortStartScheduler+0x1c8>)
 80085a6:	701a      	strb	r2, [r3, #0]
         * accounting for the number of priority bits supported by the
         * hardware. A priority of 0 is invalid because setting the BASEPRI
         * register to 0 unmasks all interrupts, and interrupts with priority 0
         * cannot be masked using BASEPRI.
         * See https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
        configASSERT( ucMaxSysCallPriority );
 80085a8:	4b40      	ldr	r3, [pc, #256]	@ (80086ac <xPortStartScheduler+0x1c8>)
 80085aa:	781b      	ldrb	r3, [r3, #0]
 80085ac:	2b00      	cmp	r3, #0
 80085ae:	d10b      	bne.n	80085c8 <xPortStartScheduler+0xe4>
    __asm volatile
 80085b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085b4:	f383 8811 	msr	BASEPRI, r3
 80085b8:	f3bf 8f6f 	isb	sy
 80085bc:	f3bf 8f4f 	dsb	sy
 80085c0:	617b      	str	r3, [r7, #20]
}
 80085c2:	bf00      	nop
 80085c4:	bf00      	nop
 80085c6:	e7fd      	b.n	80085c4 <xPortStartScheduler+0xe0>

        /* Check that the bits not implemented in hardware are zero in
         * configMAX_SYSCALL_INTERRUPT_PRIORITY. */
        configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & ( ~ucMaxPriorityValue ) ) == 0U );
 80085c8:	79fb      	ldrb	r3, [r7, #7]
 80085ca:	b2db      	uxtb	r3, r3
 80085cc:	43db      	mvns	r3, r3
 80085ce:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80085d2:	2b00      	cmp	r3, #0
 80085d4:	d013      	beq.n	80085fe <xPortStartScheduler+0x11a>
    __asm volatile
 80085d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085da:	f383 8811 	msr	BASEPRI, r3
 80085de:	f3bf 8f6f 	isb	sy
 80085e2:	f3bf 8f4f 	dsb	sy
 80085e6:	613b      	str	r3, [r7, #16]
}
 80085e8:	bf00      	nop
 80085ea:	bf00      	nop
 80085ec:	e7fd      	b.n	80085ea <xPortStartScheduler+0x106>
        /* Calculate the maximum acceptable priority group value for the number
         * of bits read back. */

        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
        {
            ulImplementedPrioBits++;
 80085ee:	68bb      	ldr	r3, [r7, #8]
 80085f0:	3301      	adds	r3, #1
 80085f2:	60bb      	str	r3, [r7, #8]
            ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80085f4:	79fb      	ldrb	r3, [r7, #7]
 80085f6:	b2db      	uxtb	r3, r3
 80085f8:	005b      	lsls	r3, r3, #1
 80085fa:	b2db      	uxtb	r3, r3
 80085fc:	71fb      	strb	r3, [r7, #7]
        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80085fe:	79fb      	ldrb	r3, [r7, #7]
 8008600:	b2db      	uxtb	r3, r3
 8008602:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008606:	2b80      	cmp	r3, #128	@ 0x80
 8008608:	d0f1      	beq.n	80085ee <xPortStartScheduler+0x10a>
        }

        if( ulImplementedPrioBits == 8 )
 800860a:	68bb      	ldr	r3, [r7, #8]
 800860c:	2b08      	cmp	r3, #8
 800860e:	d103      	bne.n	8008618 <xPortStartScheduler+0x134>
             *
             * The following assert ensures that the sub-priority bit in the
             * configMAX_SYSCALL_INTERRUPT_PRIORITY is clear to avoid the above mentioned
             * confusion. */
            configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & 0x1U ) == 0U );
            ulMaxPRIGROUPValue = 0;
 8008610:	4b27      	ldr	r3, [pc, #156]	@ (80086b0 <xPortStartScheduler+0x1cc>)
 8008612:	2200      	movs	r2, #0
 8008614:	601a      	str	r2, [r3, #0]
 8008616:	e004      	b.n	8008622 <xPortStartScheduler+0x13e>
        }
        else
        {
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS - ulImplementedPrioBits;
 8008618:	68bb      	ldr	r3, [r7, #8]
 800861a:	f1c3 0307 	rsb	r3, r3, #7
 800861e:	4a24      	ldr	r2, [pc, #144]	@ (80086b0 <xPortStartScheduler+0x1cc>)
 8008620:	6013      	str	r3, [r2, #0]
        }

        /* Shift the priority group value back to its position within the AIRCR
         * register. */
        ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008622:	4b23      	ldr	r3, [pc, #140]	@ (80086b0 <xPortStartScheduler+0x1cc>)
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	021b      	lsls	r3, r3, #8
 8008628:	4a21      	ldr	r2, [pc, #132]	@ (80086b0 <xPortStartScheduler+0x1cc>)
 800862a:	6013      	str	r3, [r2, #0]
        ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800862c:	4b20      	ldr	r3, [pc, #128]	@ (80086b0 <xPortStartScheduler+0x1cc>)
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008634:	4a1e      	ldr	r2, [pc, #120]	@ (80086b0 <xPortStartScheduler+0x1cc>)
 8008636:	6013      	str	r3, [r2, #0]

        /* Restore the clobbered interrupt priority register to its original
         * value. */
        *pucFirstUserPriorityRegister = ucOriginalPriority;
 8008638:	7bfb      	ldrb	r3, [r7, #15]
 800863a:	b2da      	uxtb	r2, r3
 800863c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800863e:	701a      	strb	r2, [r3, #0]
    }
    #endif /* configASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts, and make SVCall
     * the highest priority. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8008640:	4b1c      	ldr	r3, [pc, #112]	@ (80086b4 <xPortStartScheduler+0x1d0>)
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	4a1b      	ldr	r2, [pc, #108]	@ (80086b4 <xPortStartScheduler+0x1d0>)
 8008646:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800864a:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 800864c:	4b19      	ldr	r3, [pc, #100]	@ (80086b4 <xPortStartScheduler+0x1d0>)
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	4a18      	ldr	r2, [pc, #96]	@ (80086b4 <xPortStartScheduler+0x1d0>)
 8008652:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008656:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR2_REG = 0;
 8008658:	4b17      	ldr	r3, [pc, #92]	@ (80086b8 <xPortStartScheduler+0x1d4>)
 800865a:	2200      	movs	r2, #0
 800865c:	601a      	str	r2, [r3, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 800865e:	f000 f8ed 	bl	800883c <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8008662:	4b16      	ldr	r3, [pc, #88]	@ (80086bc <xPortStartScheduler+0x1d8>)
 8008664:	2200      	movs	r2, #0
 8008666:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 8008668:	f000 f90c 	bl	8008884 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800866c:	4b14      	ldr	r3, [pc, #80]	@ (80086c0 <xPortStartScheduler+0x1dc>)
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	4a13      	ldr	r2, [pc, #76]	@ (80086c0 <xPortStartScheduler+0x1dc>)
 8008672:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8008676:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 8008678:	f7ff ff1e 	bl	80084b8 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 800867c:	f7fe fdb4 	bl	80071e8 <vTaskSwitchContext>
    prvTaskExitError();
 8008680:	f7ff fed6 	bl	8008430 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8008684:	2300      	movs	r3, #0
}
 8008686:	4618      	mov	r0, r3
 8008688:	3730      	adds	r7, #48	@ 0x30
 800868a:	46bd      	mov	sp, r7
 800868c:	bd80      	pop	{r7, pc}
 800868e:	bf00      	nop
 8008690:	e000ed00 	.word	0xe000ed00
 8008694:	410fc271 	.word	0x410fc271
 8008698:	410fc270 	.word	0x410fc270
 800869c:	e000ed08 	.word	0xe000ed08
 80086a0:	08008491 	.word	0x08008491
 80086a4:	08008781 	.word	0x08008781
 80086a8:	e000e400 	.word	0xe000e400
 80086ac:	20001910 	.word	0x20001910
 80086b0:	20001914 	.word	0x20001914
 80086b4:	e000ed20 	.word	0xe000ed20
 80086b8:	e000ed1c 	.word	0xe000ed1c
 80086bc:	20000034 	.word	0x20000034
 80086c0:	e000ef34 	.word	0xe000ef34

080086c4 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80086c4:	b480      	push	{r7}
 80086c6:	b083      	sub	sp, #12
 80086c8:	af00      	add	r7, sp, #0
    __asm volatile
 80086ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086ce:	f383 8811 	msr	BASEPRI, r3
 80086d2:	f3bf 8f6f 	isb	sy
 80086d6:	f3bf 8f4f 	dsb	sy
 80086da:	607b      	str	r3, [r7, #4]
}
 80086dc:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 80086de:	4b10      	ldr	r3, [pc, #64]	@ (8008720 <vPortEnterCritical+0x5c>)
 80086e0:	681b      	ldr	r3, [r3, #0]
 80086e2:	3301      	adds	r3, #1
 80086e4:	4a0e      	ldr	r2, [pc, #56]	@ (8008720 <vPortEnterCritical+0x5c>)
 80086e6:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 80086e8:	4b0d      	ldr	r3, [pc, #52]	@ (8008720 <vPortEnterCritical+0x5c>)
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	2b01      	cmp	r3, #1
 80086ee:	d110      	bne.n	8008712 <vPortEnterCritical+0x4e>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80086f0:	4b0c      	ldr	r3, [pc, #48]	@ (8008724 <vPortEnterCritical+0x60>)
 80086f2:	681b      	ldr	r3, [r3, #0]
 80086f4:	b2db      	uxtb	r3, r3
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	d00b      	beq.n	8008712 <vPortEnterCritical+0x4e>
    __asm volatile
 80086fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086fe:	f383 8811 	msr	BASEPRI, r3
 8008702:	f3bf 8f6f 	isb	sy
 8008706:	f3bf 8f4f 	dsb	sy
 800870a:	603b      	str	r3, [r7, #0]
}
 800870c:	bf00      	nop
 800870e:	bf00      	nop
 8008710:	e7fd      	b.n	800870e <vPortEnterCritical+0x4a>
    }
}
 8008712:	bf00      	nop
 8008714:	370c      	adds	r7, #12
 8008716:	46bd      	mov	sp, r7
 8008718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800871c:	4770      	bx	lr
 800871e:	bf00      	nop
 8008720:	20000034 	.word	0x20000034
 8008724:	e000ed04 	.word	0xe000ed04

08008728 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008728:	b480      	push	{r7}
 800872a:	b083      	sub	sp, #12
 800872c:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 800872e:	4b12      	ldr	r3, [pc, #72]	@ (8008778 <vPortExitCritical+0x50>)
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	2b00      	cmp	r3, #0
 8008734:	d10b      	bne.n	800874e <vPortExitCritical+0x26>
    __asm volatile
 8008736:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800873a:	f383 8811 	msr	BASEPRI, r3
 800873e:	f3bf 8f6f 	isb	sy
 8008742:	f3bf 8f4f 	dsb	sy
 8008746:	607b      	str	r3, [r7, #4]
}
 8008748:	bf00      	nop
 800874a:	bf00      	nop
 800874c:	e7fd      	b.n	800874a <vPortExitCritical+0x22>
    uxCriticalNesting--;
 800874e:	4b0a      	ldr	r3, [pc, #40]	@ (8008778 <vPortExitCritical+0x50>)
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	3b01      	subs	r3, #1
 8008754:	4a08      	ldr	r2, [pc, #32]	@ (8008778 <vPortExitCritical+0x50>)
 8008756:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8008758:	4b07      	ldr	r3, [pc, #28]	@ (8008778 <vPortExitCritical+0x50>)
 800875a:	681b      	ldr	r3, [r3, #0]
 800875c:	2b00      	cmp	r3, #0
 800875e:	d105      	bne.n	800876c <vPortExitCritical+0x44>
 8008760:	2300      	movs	r3, #0
 8008762:	603b      	str	r3, [r7, #0]
    __asm volatile
 8008764:	683b      	ldr	r3, [r7, #0]
 8008766:	f383 8811 	msr	BASEPRI, r3
}
 800876a:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 800876c:	bf00      	nop
 800876e:	370c      	adds	r7, #12
 8008770:	46bd      	mov	sp, r7
 8008772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008776:	4770      	bx	lr
 8008778:	20000034 	.word	0x20000034
 800877c:	00000000 	.word	0x00000000

08008780 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8008780:	f3ef 8009 	mrs	r0, PSP
 8008784:	f3bf 8f6f 	isb	sy
 8008788:	4b15      	ldr	r3, [pc, #84]	@ (80087e0 <pxCurrentTCBConst>)
 800878a:	681a      	ldr	r2, [r3, #0]
 800878c:	f01e 0f10 	tst.w	lr, #16
 8008790:	bf08      	it	eq
 8008792:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008796:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800879a:	6010      	str	r0, [r2, #0]
 800879c:	e92d 0009 	stmdb	sp!, {r0, r3}
 80087a0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80087a4:	f380 8811 	msr	BASEPRI, r0
 80087a8:	f3bf 8f4f 	dsb	sy
 80087ac:	f3bf 8f6f 	isb	sy
 80087b0:	f7fe fd1a 	bl	80071e8 <vTaskSwitchContext>
 80087b4:	f04f 0000 	mov.w	r0, #0
 80087b8:	f380 8811 	msr	BASEPRI, r0
 80087bc:	bc09      	pop	{r0, r3}
 80087be:	6819      	ldr	r1, [r3, #0]
 80087c0:	6808      	ldr	r0, [r1, #0]
 80087c2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80087c6:	f01e 0f10 	tst.w	lr, #16
 80087ca:	bf08      	it	eq
 80087cc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80087d0:	f380 8809 	msr	PSP, r0
 80087d4:	f3bf 8f6f 	isb	sy
 80087d8:	4770      	bx	lr
 80087da:	bf00      	nop
 80087dc:	f3af 8000 	nop.w

080087e0 <pxCurrentTCBConst>:
 80087e0:	20000f7c 	.word	0x20000f7c
        "                                       \n"
        "   .align 4                            \n"
        "pxCurrentTCBConst: .word pxCurrentTCB  \n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 80087e4:	bf00      	nop
 80087e6:	bf00      	nop

080087e8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80087e8:	b580      	push	{r7, lr}
 80087ea:	b082      	sub	sp, #8
 80087ec:	af00      	add	r7, sp, #0
    __asm volatile
 80087ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087f2:	f383 8811 	msr	BASEPRI, r3
 80087f6:	f3bf 8f6f 	isb	sy
 80087fa:	f3bf 8f4f 	dsb	sy
 80087fe:	607b      	str	r3, [r7, #4]
}
 8008800:	bf00      	nop
    /* The SysTick runs at the lowest interrupt priority, so when this interrupt
     * executes all interrupts must be unmasked.  There is therefore no need to
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
    traceISR_ENTER();
 8008802:	f002 fddd 	bl	800b3c0 <SEGGER_SYSVIEW_RecordEnterISR>
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8008806:	f7fe fbd9 	bl	8006fbc <xTaskIncrementTick>
 800880a:	4603      	mov	r3, r0
 800880c:	2b00      	cmp	r3, #0
 800880e:	d006      	beq.n	800881e <SysTick_Handler+0x36>
        {
            traceISR_EXIT_TO_SCHEDULER();
 8008810:	f002 fe34 	bl	800b47c <SEGGER_SYSVIEW_RecordExitISRToScheduler>

            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8008814:	4b08      	ldr	r3, [pc, #32]	@ (8008838 <SysTick_Handler+0x50>)
 8008816:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800881a:	601a      	str	r2, [r3, #0]
 800881c:	e001      	b.n	8008822 <SysTick_Handler+0x3a>
        }
        else
        {
            traceISR_EXIT();
 800881e:	f002 fe11 	bl	800b444 <SEGGER_SYSVIEW_RecordExitISR>
 8008822:	2300      	movs	r3, #0
 8008824:	603b      	str	r3, [r7, #0]
    __asm volatile
 8008826:	683b      	ldr	r3, [r7, #0]
 8008828:	f383 8811 	msr	BASEPRI, r3
}
 800882c:	bf00      	nop
        }
    }
    portENABLE_INTERRUPTS();
}
 800882e:	bf00      	nop
 8008830:	3708      	adds	r7, #8
 8008832:	46bd      	mov	sp, r7
 8008834:	bd80      	pop	{r7, pc}
 8008836:	bf00      	nop
 8008838:	e000ed04 	.word	0xe000ed04

0800883c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 800883c:	b480      	push	{r7}
 800883e:	af00      	add	r7, sp, #0
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
    }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008840:	4b0b      	ldr	r3, [pc, #44]	@ (8008870 <vPortSetupTimerInterrupt+0x34>)
 8008842:	2200      	movs	r2, #0
 8008844:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008846:	4b0b      	ldr	r3, [pc, #44]	@ (8008874 <vPortSetupTimerInterrupt+0x38>)
 8008848:	2200      	movs	r2, #0
 800884a:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800884c:	4b0a      	ldr	r3, [pc, #40]	@ (8008878 <vPortSetupTimerInterrupt+0x3c>)
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	4a0a      	ldr	r2, [pc, #40]	@ (800887c <vPortSetupTimerInterrupt+0x40>)
 8008852:	fba2 2303 	umull	r2, r3, r2, r3
 8008856:	099b      	lsrs	r3, r3, #6
 8008858:	4a09      	ldr	r2, [pc, #36]	@ (8008880 <vPortSetupTimerInterrupt+0x44>)
 800885a:	3b01      	subs	r3, #1
 800885c:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800885e:	4b04      	ldr	r3, [pc, #16]	@ (8008870 <vPortSetupTimerInterrupt+0x34>)
 8008860:	2207      	movs	r2, #7
 8008862:	601a      	str	r2, [r3, #0]
}
 8008864:	bf00      	nop
 8008866:	46bd      	mov	sp, r7
 8008868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800886c:	4770      	bx	lr
 800886e:	bf00      	nop
 8008870:	e000e010 	.word	0xe000e010
 8008874:	e000e018 	.word	0xe000e018
 8008878:	20000024 	.word	0x20000024
 800887c:	10624dd3 	.word	0x10624dd3
 8008880:	e000e014 	.word	0xe000e014

08008884 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 8008884:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8008894 <vPortEnableVFP+0x10>
 8008888:	6801      	ldr	r1, [r0, #0]
 800888a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800888e:	6001      	str	r1, [r0, #0]
 8008890:	4770      	bx	lr
 8008892:	0000      	.short	0x0000
 8008894:	e000ed88 	.word	0xe000ed88
        "   orr r1, r1, #( 0xf << 20 )  \n" /* Enable CP10 and CP11 coprocessors, then save back. */
        "   str r1, [r0]                \n"
        "   bx r14                      \n"
        "   .ltorg                      \n"
    );
}
 8008898:	bf00      	nop
 800889a:	bf00      	nop

0800889c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 800889c:	b480      	push	{r7}
 800889e:	b085      	sub	sp, #20
 80088a0:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 80088a2:	f3ef 8305 	mrs	r3, IPSR
 80088a6:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80088a8:	68fb      	ldr	r3, [r7, #12]
 80088aa:	2b0f      	cmp	r3, #15
 80088ac:	d915      	bls.n	80088da <vPortValidateInterruptPriority+0x3e>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80088ae:	4a18      	ldr	r2, [pc, #96]	@ (8008910 <vPortValidateInterruptPriority+0x74>)
 80088b0:	68fb      	ldr	r3, [r7, #12]
 80088b2:	4413      	add	r3, r2
 80088b4:	781b      	ldrb	r3, [r3, #0]
 80088b6:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80088b8:	4b16      	ldr	r3, [pc, #88]	@ (8008914 <vPortValidateInterruptPriority+0x78>)
 80088ba:	781b      	ldrb	r3, [r3, #0]
 80088bc:	7afa      	ldrb	r2, [r7, #11]
 80088be:	429a      	cmp	r2, r3
 80088c0:	d20b      	bcs.n	80088da <vPortValidateInterruptPriority+0x3e>
    __asm volatile
 80088c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088c6:	f383 8811 	msr	BASEPRI, r3
 80088ca:	f3bf 8f6f 	isb	sy
 80088ce:	f3bf 8f4f 	dsb	sy
 80088d2:	607b      	str	r3, [r7, #4]
}
 80088d4:	bf00      	nop
 80088d6:	bf00      	nop
 80088d8:	e7fd      	b.n	80088d6 <vPortValidateInterruptPriority+0x3a>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80088da:	4b0f      	ldr	r3, [pc, #60]	@ (8008918 <vPortValidateInterruptPriority+0x7c>)
 80088dc:	681b      	ldr	r3, [r3, #0]
 80088de:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80088e2:	4b0e      	ldr	r3, [pc, #56]	@ (800891c <vPortValidateInterruptPriority+0x80>)
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	429a      	cmp	r2, r3
 80088e8:	d90b      	bls.n	8008902 <vPortValidateInterruptPriority+0x66>
    __asm volatile
 80088ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088ee:	f383 8811 	msr	BASEPRI, r3
 80088f2:	f3bf 8f6f 	isb	sy
 80088f6:	f3bf 8f4f 	dsb	sy
 80088fa:	603b      	str	r3, [r7, #0]
}
 80088fc:	bf00      	nop
 80088fe:	bf00      	nop
 8008900:	e7fd      	b.n	80088fe <vPortValidateInterruptPriority+0x62>
    }
 8008902:	bf00      	nop
 8008904:	3714      	adds	r7, #20
 8008906:	46bd      	mov	sp, r7
 8008908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800890c:	4770      	bx	lr
 800890e:	bf00      	nop
 8008910:	e000e3f0 	.word	0xe000e3f0
 8008914:	20001910 	.word	0x20001910
 8008918:	e000ed0c 	.word	0xe000ed0c
 800891c:	20001914 	.word	0x20001914

08008920 <pvPortMalloc>:
PRIVILEGED_DATA static size_t xNumberOfSuccessfulFrees = ( size_t ) 0U;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 8008920:	b580      	push	{r7, lr}
 8008922:	b08e      	sub	sp, #56	@ 0x38
 8008924:	af00      	add	r7, sp, #0
 8008926:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock;
    BlockLink_t * pxPreviousBlock;
    BlockLink_t * pxNewBlockLink;
    void * pvReturn = NULL;
 8008928:	2300      	movs	r3, #0
 800892a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    size_t xAdditionalRequiredSize;

    if( xWantedSize > 0 )
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	2b00      	cmp	r3, #0
 8008930:	d022      	beq.n	8008978 <pvPortMalloc+0x58>
    {
        /* The wanted size must be increased so it can contain a BlockLink_t
         * structure in addition to the requested amount of bytes. */
        if( heapADD_WILL_OVERFLOW( xWantedSize, xHeapStructSize ) == 0 )
 8008932:	2308      	movs	r3, #8
 8008934:	43db      	mvns	r3, r3
 8008936:	687a      	ldr	r2, [r7, #4]
 8008938:	429a      	cmp	r2, r3
 800893a:	d81b      	bhi.n	8008974 <pvPortMalloc+0x54>
        {
            xWantedSize += xHeapStructSize;
 800893c:	2208      	movs	r2, #8
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	4413      	add	r3, r2
 8008942:	607b      	str	r3, [r7, #4]

            /* Ensure that blocks are always aligned to the required number
             * of bytes. */
            if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	f003 0307 	and.w	r3, r3, #7
 800894a:	2b00      	cmp	r3, #0
 800894c:	d014      	beq.n	8008978 <pvPortMalloc+0x58>
            {
                /* Byte alignment required. */
                xAdditionalRequiredSize = portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK );
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	f003 0307 	and.w	r3, r3, #7
 8008954:	f1c3 0308 	rsb	r3, r3, #8
 8008958:	62bb      	str	r3, [r7, #40]	@ 0x28

                if( heapADD_WILL_OVERFLOW( xWantedSize, xAdditionalRequiredSize ) == 0 )
 800895a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800895c:	43db      	mvns	r3, r3
 800895e:	687a      	ldr	r2, [r7, #4]
 8008960:	429a      	cmp	r2, r3
 8008962:	d804      	bhi.n	800896e <pvPortMalloc+0x4e>
                {
                    xWantedSize += xAdditionalRequiredSize;
 8008964:	687a      	ldr	r2, [r7, #4]
 8008966:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008968:	4413      	add	r3, r2
 800896a:	607b      	str	r3, [r7, #4]
 800896c:	e004      	b.n	8008978 <pvPortMalloc+0x58>
                }
                else
                {
                    xWantedSize = 0;
 800896e:	2300      	movs	r3, #0
 8008970:	607b      	str	r3, [r7, #4]
 8008972:	e001      	b.n	8008978 <pvPortMalloc+0x58>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            xWantedSize = 0;
 8008974:	2300      	movs	r3, #0
 8008976:	607b      	str	r3, [r7, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    vTaskSuspendAll();
 8008978:	f7fe f9d8 	bl	8006d2c <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 800897c:	4b7a      	ldr	r3, [pc, #488]	@ (8008b68 <pvPortMalloc+0x248>)
 800897e:	681b      	ldr	r3, [r3, #0]
 8008980:	2b00      	cmp	r3, #0
 8008982:	d101      	bne.n	8008988 <pvPortMalloc+0x68>
        {
            prvHeapInit();
 8008984:	f000 f984 	bl	8008c90 <prvHeapInit>

        /* Check the block size we are trying to allocate is not so large that the
         * top bit is set.  The top bit of the block size member of the BlockLink_t
         * structure is used to determine who owns the block - the application or
         * the kernel, so it must be free. */
        if( heapBLOCK_SIZE_IS_VALID( xWantedSize ) != 0 )
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	2b00      	cmp	r3, #0
 800898c:	f2c0 80d3 	blt.w	8008b36 <pvPortMalloc+0x216>
        {
            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	2b00      	cmp	r3, #0
 8008994:	f000 80cf 	beq.w	8008b36 <pvPortMalloc+0x216>
 8008998:	4b74      	ldr	r3, [pc, #464]	@ (8008b6c <pvPortMalloc+0x24c>)
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	687a      	ldr	r2, [r7, #4]
 800899e:	429a      	cmp	r2, r3
 80089a0:	f200 80c9 	bhi.w	8008b36 <pvPortMalloc+0x216>
            {
                /* Traverse the list from the start (lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 80089a4:	4b72      	ldr	r3, [pc, #456]	@ (8008b70 <pvPortMalloc+0x250>)
 80089a6:	633b      	str	r3, [r7, #48]	@ 0x30
                pxBlock = heapPROTECT_BLOCK_POINTER( xStart.pxNextFreeBlock );
 80089a8:	4b71      	ldr	r3, [pc, #452]	@ (8008b70 <pvPortMalloc+0x250>)
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	637b      	str	r3, [r7, #52]	@ 0x34
                heapVALIDATE_BLOCK_POINTER( pxBlock );
 80089ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80089b0:	4a70      	ldr	r2, [pc, #448]	@ (8008b74 <pvPortMalloc+0x254>)
 80089b2:	4293      	cmp	r3, r2
 80089b4:	d305      	bcc.n	80089c2 <pvPortMalloc+0xa2>
 80089b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80089b8:	4a6f      	ldr	r2, [pc, #444]	@ (8008b78 <pvPortMalloc+0x258>)
 80089ba:	4293      	cmp	r3, r2
 80089bc:	d801      	bhi.n	80089c2 <pvPortMalloc+0xa2>
 80089be:	2301      	movs	r3, #1
 80089c0:	e000      	b.n	80089c4 <pvPortMalloc+0xa4>
 80089c2:	2300      	movs	r3, #0
 80089c4:	2b00      	cmp	r3, #0
 80089c6:	d129      	bne.n	8008a1c <pvPortMalloc+0xfc>
    __asm volatile
 80089c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089cc:	f383 8811 	msr	BASEPRI, r3
 80089d0:	f3bf 8f6f 	isb	sy
 80089d4:	f3bf 8f4f 	dsb	sy
 80089d8:	623b      	str	r3, [r7, #32]
}
 80089da:	bf00      	nop
 80089dc:	bf00      	nop
 80089de:	e7fd      	b.n	80089dc <pvPortMalloc+0xbc>

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != heapPROTECT_BLOCK_POINTER( NULL ) ) )
                {
                    pxPreviousBlock = pxBlock;
 80089e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80089e2:	633b      	str	r3, [r7, #48]	@ 0x30
                    pxBlock = heapPROTECT_BLOCK_POINTER( pxBlock->pxNextFreeBlock );
 80089e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80089e6:	681b      	ldr	r3, [r3, #0]
 80089e8:	637b      	str	r3, [r7, #52]	@ 0x34
                    heapVALIDATE_BLOCK_POINTER( pxBlock );
 80089ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80089ec:	4a61      	ldr	r2, [pc, #388]	@ (8008b74 <pvPortMalloc+0x254>)
 80089ee:	4293      	cmp	r3, r2
 80089f0:	d305      	bcc.n	80089fe <pvPortMalloc+0xde>
 80089f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80089f4:	4a60      	ldr	r2, [pc, #384]	@ (8008b78 <pvPortMalloc+0x258>)
 80089f6:	4293      	cmp	r3, r2
 80089f8:	d801      	bhi.n	80089fe <pvPortMalloc+0xde>
 80089fa:	2301      	movs	r3, #1
 80089fc:	e000      	b.n	8008a00 <pvPortMalloc+0xe0>
 80089fe:	2300      	movs	r3, #0
 8008a00:	2b00      	cmp	r3, #0
 8008a02:	d10b      	bne.n	8008a1c <pvPortMalloc+0xfc>
    __asm volatile
 8008a04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a08:	f383 8811 	msr	BASEPRI, r3
 8008a0c:	f3bf 8f6f 	isb	sy
 8008a10:	f3bf 8f4f 	dsb	sy
 8008a14:	61fb      	str	r3, [r7, #28]
}
 8008a16:	bf00      	nop
 8008a18:	bf00      	nop
 8008a1a:	e7fd      	b.n	8008a18 <pvPortMalloc+0xf8>
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != heapPROTECT_BLOCK_POINTER( NULL ) ) )
 8008a1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a1e:	685b      	ldr	r3, [r3, #4]
 8008a20:	687a      	ldr	r2, [r7, #4]
 8008a22:	429a      	cmp	r2, r3
 8008a24:	d903      	bls.n	8008a2e <pvPortMalloc+0x10e>
 8008a26:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	2b00      	cmp	r3, #0
 8008a2c:	d1d8      	bne.n	80089e0 <pvPortMalloc+0xc0>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 8008a2e:	4b4e      	ldr	r3, [pc, #312]	@ (8008b68 <pvPortMalloc+0x248>)
 8008a30:	681b      	ldr	r3, [r3, #0]
 8008a32:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008a34:	429a      	cmp	r2, r3
 8008a36:	d07e      	beq.n	8008b36 <pvPortMalloc+0x216>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) heapPROTECT_BLOCK_POINTER( pxPreviousBlock->pxNextFreeBlock ) ) + xHeapStructSize );
 8008a38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	2208      	movs	r2, #8
 8008a3e:	4413      	add	r3, r2
 8008a40:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    heapVALIDATE_BLOCK_POINTER( pvReturn );
 8008a42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a44:	4a4b      	ldr	r2, [pc, #300]	@ (8008b74 <pvPortMalloc+0x254>)
 8008a46:	4293      	cmp	r3, r2
 8008a48:	d305      	bcc.n	8008a56 <pvPortMalloc+0x136>
 8008a4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a4c:	4a4a      	ldr	r2, [pc, #296]	@ (8008b78 <pvPortMalloc+0x258>)
 8008a4e:	4293      	cmp	r3, r2
 8008a50:	d801      	bhi.n	8008a56 <pvPortMalloc+0x136>
 8008a52:	2301      	movs	r3, #1
 8008a54:	e000      	b.n	8008a58 <pvPortMalloc+0x138>
 8008a56:	2300      	movs	r3, #0
 8008a58:	2b00      	cmp	r3, #0
 8008a5a:	d10b      	bne.n	8008a74 <pvPortMalloc+0x154>
    __asm volatile
 8008a5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a60:	f383 8811 	msr	BASEPRI, r3
 8008a64:	f3bf 8f6f 	isb	sy
 8008a68:	f3bf 8f4f 	dsb	sy
 8008a6c:	61bb      	str	r3, [r7, #24]
}
 8008a6e:	bf00      	nop
 8008a70:	bf00      	nop
 8008a72:	e7fd      	b.n	8008a70 <pvPortMalloc+0x150>

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008a74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a76:	681a      	ldr	r2, [r3, #0]
 8008a78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a7a:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    configASSERT( heapSUBTRACT_WILL_UNDERFLOW( pxBlock->xBlockSize, xWantedSize ) == 0 );
 8008a7c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a7e:	685b      	ldr	r3, [r3, #4]
 8008a80:	687a      	ldr	r2, [r7, #4]
 8008a82:	429a      	cmp	r2, r3
 8008a84:	d90b      	bls.n	8008a9e <pvPortMalloc+0x17e>
    __asm volatile
 8008a86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a8a:	f383 8811 	msr	BASEPRI, r3
 8008a8e:	f3bf 8f6f 	isb	sy
 8008a92:	f3bf 8f4f 	dsb	sy
 8008a96:	617b      	str	r3, [r7, #20]
}
 8008a98:	bf00      	nop
 8008a9a:	bf00      	nop
 8008a9c:	e7fd      	b.n	8008a9a <pvPortMalloc+0x17a>

                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008a9e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008aa0:	685a      	ldr	r2, [r3, #4]
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	1ad2      	subs	r2, r2, r3
 8008aa6:	2308      	movs	r3, #8
 8008aa8:	005b      	lsls	r3, r3, #1
 8008aaa:	429a      	cmp	r2, r3
 8008aac:	d924      	bls.n	8008af8 <pvPortMalloc+0x1d8>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008aae:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	4413      	add	r3, r2
 8008ab4:	627b      	str	r3, [r7, #36]	@ 0x24
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008ab6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ab8:	f003 0307 	and.w	r3, r3, #7
 8008abc:	2b00      	cmp	r3, #0
 8008abe:	d00b      	beq.n	8008ad8 <pvPortMalloc+0x1b8>
    __asm volatile
 8008ac0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ac4:	f383 8811 	msr	BASEPRI, r3
 8008ac8:	f3bf 8f6f 	isb	sy
 8008acc:	f3bf 8f4f 	dsb	sy
 8008ad0:	613b      	str	r3, [r7, #16]
}
 8008ad2:	bf00      	nop
 8008ad4:	bf00      	nop
 8008ad6:	e7fd      	b.n	8008ad4 <pvPortMalloc+0x1b4>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008ad8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008ada:	685a      	ldr	r2, [r3, #4]
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	1ad2      	subs	r2, r2, r3
 8008ae0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ae2:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8008ae4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008ae6:	687a      	ldr	r2, [r7, #4]
 8008ae8:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        pxNewBlockLink->pxNextFreeBlock = pxPreviousBlock->pxNextFreeBlock;
 8008aea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008aec:	681a      	ldr	r2, [r3, #0]
 8008aee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008af0:	601a      	str	r2, [r3, #0]
                        pxPreviousBlock->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxNewBlockLink );
 8008af2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008af4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008af6:	601a      	str	r2, [r3, #0]
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008af8:	4b1c      	ldr	r3, [pc, #112]	@ (8008b6c <pvPortMalloc+0x24c>)
 8008afa:	681a      	ldr	r2, [r3, #0]
 8008afc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008afe:	685b      	ldr	r3, [r3, #4]
 8008b00:	1ad3      	subs	r3, r2, r3
 8008b02:	4a1a      	ldr	r2, [pc, #104]	@ (8008b6c <pvPortMalloc+0x24c>)
 8008b04:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008b06:	4b19      	ldr	r3, [pc, #100]	@ (8008b6c <pvPortMalloc+0x24c>)
 8008b08:	681a      	ldr	r2, [r3, #0]
 8008b0a:	4b1c      	ldr	r3, [pc, #112]	@ (8008b7c <pvPortMalloc+0x25c>)
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	429a      	cmp	r2, r3
 8008b10:	d203      	bcs.n	8008b1a <pvPortMalloc+0x1fa>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008b12:	4b16      	ldr	r3, [pc, #88]	@ (8008b6c <pvPortMalloc+0x24c>)
 8008b14:	681b      	ldr	r3, [r3, #0]
 8008b16:	4a19      	ldr	r2, [pc, #100]	@ (8008b7c <pvPortMalloc+0x25c>)
 8008b18:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    heapALLOCATE_BLOCK( pxBlock );
 8008b1a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008b1c:	685b      	ldr	r3, [r3, #4]
 8008b1e:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8008b22:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008b24:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 8008b26:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008b28:	2200      	movs	r2, #0
 8008b2a:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 8008b2c:	4b14      	ldr	r3, [pc, #80]	@ (8008b80 <pvPortMalloc+0x260>)
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	3301      	adds	r3, #1
 8008b32:	4a13      	ldr	r2, [pc, #76]	@ (8008b80 <pvPortMalloc+0x260>)
 8008b34:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8008b36:	f7fe f907 	bl	8006d48 <xTaskResumeAll>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008b3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008b3c:	f003 0307 	and.w	r3, r3, #7
 8008b40:	2b00      	cmp	r3, #0
 8008b42:	d00b      	beq.n	8008b5c <pvPortMalloc+0x23c>
    __asm volatile
 8008b44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b48:	f383 8811 	msr	BASEPRI, r3
 8008b4c:	f3bf 8f6f 	isb	sy
 8008b50:	f3bf 8f4f 	dsb	sy
 8008b54:	60fb      	str	r3, [r7, #12]
}
 8008b56:	bf00      	nop
 8008b58:	bf00      	nop
 8008b5a:	e7fd      	b.n	8008b58 <pvPortMalloc+0x238>
    return pvReturn;
 8008b5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8008b5e:	4618      	mov	r0, r3
 8008b60:	3738      	adds	r7, #56	@ 0x38
 8008b62:	46bd      	mov	sp, r7
 8008b64:	bd80      	pop	{r7, pc}
 8008b66:	bf00      	nop
 8008b68:	20005520 	.word	0x20005520
 8008b6c:	20005524 	.word	0x20005524
 8008b70:	20005518 	.word	0x20005518
 8008b74:	20001918 	.word	0x20001918
 8008b78:	20005517 	.word	0x20005517
 8008b7c:	20005528 	.word	0x20005528
 8008b80:	2000552c 	.word	0x2000552c

08008b84 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8008b84:	b580      	push	{r7, lr}
 8008b86:	b088      	sub	sp, #32
 8008b88:	af00      	add	r7, sp, #0
 8008b8a:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	61fb      	str	r3, [r7, #28]
    BlockLink_t * pxLink;

    if( pv != NULL )
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	d070      	beq.n	8008c78 <vPortFree+0xf4>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 8008b96:	2308      	movs	r3, #8
 8008b98:	425b      	negs	r3, r3
 8008b9a:	69fa      	ldr	r2, [r7, #28]
 8008b9c:	4413      	add	r3, r2
 8008b9e:	61fb      	str	r3, [r7, #28]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 8008ba0:	69fb      	ldr	r3, [r7, #28]
 8008ba2:	61bb      	str	r3, [r7, #24]

        heapVALIDATE_BLOCK_POINTER( pxLink );
 8008ba4:	69bb      	ldr	r3, [r7, #24]
 8008ba6:	4a36      	ldr	r2, [pc, #216]	@ (8008c80 <vPortFree+0xfc>)
 8008ba8:	4293      	cmp	r3, r2
 8008baa:	d305      	bcc.n	8008bb8 <vPortFree+0x34>
 8008bac:	69bb      	ldr	r3, [r7, #24]
 8008bae:	4a35      	ldr	r2, [pc, #212]	@ (8008c84 <vPortFree+0x100>)
 8008bb0:	4293      	cmp	r3, r2
 8008bb2:	d801      	bhi.n	8008bb8 <vPortFree+0x34>
 8008bb4:	2301      	movs	r3, #1
 8008bb6:	e000      	b.n	8008bba <vPortFree+0x36>
 8008bb8:	2300      	movs	r3, #0
 8008bba:	2b00      	cmp	r3, #0
 8008bbc:	d10b      	bne.n	8008bd6 <vPortFree+0x52>
    __asm volatile
 8008bbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bc2:	f383 8811 	msr	BASEPRI, r3
 8008bc6:	f3bf 8f6f 	isb	sy
 8008bca:	f3bf 8f4f 	dsb	sy
 8008bce:	617b      	str	r3, [r7, #20]
}
 8008bd0:	bf00      	nop
 8008bd2:	bf00      	nop
 8008bd4:	e7fd      	b.n	8008bd2 <vPortFree+0x4e>
        configASSERT( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 );
 8008bd6:	69bb      	ldr	r3, [r7, #24]
 8008bd8:	685b      	ldr	r3, [r3, #4]
 8008bda:	2b00      	cmp	r3, #0
 8008bdc:	db0b      	blt.n	8008bf6 <vPortFree+0x72>
    __asm volatile
 8008bde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008be2:	f383 8811 	msr	BASEPRI, r3
 8008be6:	f3bf 8f6f 	isb	sy
 8008bea:	f3bf 8f4f 	dsb	sy
 8008bee:	613b      	str	r3, [r7, #16]
}
 8008bf0:	bf00      	nop
 8008bf2:	bf00      	nop
 8008bf4:	e7fd      	b.n	8008bf2 <vPortFree+0x6e>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008bf6:	69bb      	ldr	r3, [r7, #24]
 8008bf8:	681b      	ldr	r3, [r3, #0]
 8008bfa:	2b00      	cmp	r3, #0
 8008bfc:	d00b      	beq.n	8008c16 <vPortFree+0x92>
    __asm volatile
 8008bfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c02:	f383 8811 	msr	BASEPRI, r3
 8008c06:	f3bf 8f6f 	isb	sy
 8008c0a:	f3bf 8f4f 	dsb	sy
 8008c0e:	60fb      	str	r3, [r7, #12]
}
 8008c10:	bf00      	nop
 8008c12:	bf00      	nop
 8008c14:	e7fd      	b.n	8008c12 <vPortFree+0x8e>

        if( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 )
 8008c16:	69bb      	ldr	r3, [r7, #24]
 8008c18:	685b      	ldr	r3, [r3, #4]
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	da2c      	bge.n	8008c78 <vPortFree+0xf4>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 8008c1e:	69bb      	ldr	r3, [r7, #24]
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	2b00      	cmp	r3, #0
 8008c24:	d128      	bne.n	8008c78 <vPortFree+0xf4>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                heapFREE_BLOCK( pxLink );
 8008c26:	69bb      	ldr	r3, [r7, #24]
 8008c28:	685b      	ldr	r3, [r3, #4]
 8008c2a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8008c2e:	69bb      	ldr	r3, [r7, #24]
 8008c30:	605a      	str	r2, [r3, #4]
                #if ( configHEAP_CLEAR_MEMORY_ON_FREE == 1 )
                {
                    /* Check for underflow as this can occur if xBlockSize is
                     * overwritten in a heap block. */
                    if( heapSUBTRACT_WILL_UNDERFLOW( pxLink->xBlockSize, xHeapStructSize ) == 0 )
 8008c32:	69bb      	ldr	r3, [r7, #24]
 8008c34:	685b      	ldr	r3, [r3, #4]
 8008c36:	2208      	movs	r2, #8
 8008c38:	4293      	cmp	r3, r2
 8008c3a:	d30a      	bcc.n	8008c52 <vPortFree+0xce>
                    {
                        ( void ) memset( puc + xHeapStructSize, 0, pxLink->xBlockSize - xHeapStructSize );
 8008c3c:	2208      	movs	r2, #8
 8008c3e:	69fb      	ldr	r3, [r7, #28]
 8008c40:	1898      	adds	r0, r3, r2
 8008c42:	69bb      	ldr	r3, [r7, #24]
 8008c44:	685b      	ldr	r3, [r3, #4]
 8008c46:	2208      	movs	r2, #8
 8008c48:	1a9b      	subs	r3, r3, r2
 8008c4a:	461a      	mov	r2, r3
 8008c4c:	2100      	movs	r1, #0
 8008c4e:	f002 ffed 	bl	800bc2c <memset>
                    }
                }
                #endif

                vTaskSuspendAll();
 8008c52:	f7fe f86b 	bl	8006d2c <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8008c56:	69bb      	ldr	r3, [r7, #24]
 8008c58:	685a      	ldr	r2, [r3, #4]
 8008c5a:	4b0b      	ldr	r3, [pc, #44]	@ (8008c88 <vPortFree+0x104>)
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	4413      	add	r3, r2
 8008c60:	4a09      	ldr	r2, [pc, #36]	@ (8008c88 <vPortFree+0x104>)
 8008c62:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008c64:	69b8      	ldr	r0, [r7, #24]
 8008c66:	f000 f86d 	bl	8008d44 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 8008c6a:	4b08      	ldr	r3, [pc, #32]	@ (8008c8c <vPortFree+0x108>)
 8008c6c:	681b      	ldr	r3, [r3, #0]
 8008c6e:	3301      	adds	r3, #1
 8008c70:	4a06      	ldr	r2, [pc, #24]	@ (8008c8c <vPortFree+0x108>)
 8008c72:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8008c74:	f7fe f868 	bl	8006d48 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 8008c78:	bf00      	nop
 8008c7a:	3720      	adds	r7, #32
 8008c7c:	46bd      	mov	sp, r7
 8008c7e:	bd80      	pop	{r7, pc}
 8008c80:	20001918 	.word	0x20001918
 8008c84:	20005517 	.word	0x20005517
 8008c88:	20005524 	.word	0x20005524
 8008c8c:	20005530 	.word	0x20005530

08008c90 <prvHeapInit>:
    return pv;
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8008c90:	b480      	push	{r7}
 8008c92:	b085      	sub	sp, #20
 8008c94:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    portPOINTER_SIZE_TYPE uxStartAddress, uxEndAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8008c96:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8008c9a:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxStartAddress = ( portPOINTER_SIZE_TYPE ) ucHeap;
 8008c9c:	4b24      	ldr	r3, [pc, #144]	@ (8008d30 <prvHeapInit+0xa0>)
 8008c9e:	60fb      	str	r3, [r7, #12]

    if( ( uxStartAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008ca0:	68fb      	ldr	r3, [r7, #12]
 8008ca2:	f003 0307 	and.w	r3, r3, #7
 8008ca6:	2b00      	cmp	r3, #0
 8008ca8:	d00c      	beq.n	8008cc4 <prvHeapInit+0x34>
    {
        uxStartAddress += ( portBYTE_ALIGNMENT - 1 );
 8008caa:	68fb      	ldr	r3, [r7, #12]
 8008cac:	3307      	adds	r3, #7
 8008cae:	60fb      	str	r3, [r7, #12]
        uxStartAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 8008cb0:	68fb      	ldr	r3, [r7, #12]
 8008cb2:	f023 0307 	bic.w	r3, r3, #7
 8008cb6:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= ( size_t ) ( uxStartAddress - ( portPOINTER_SIZE_TYPE ) ucHeap );
 8008cb8:	68ba      	ldr	r2, [r7, #8]
 8008cba:	68fb      	ldr	r3, [r7, #12]
 8008cbc:	1ad3      	subs	r3, r2, r3
 8008cbe:	4a1c      	ldr	r2, [pc, #112]	@ (8008d30 <prvHeapInit+0xa0>)
 8008cc0:	4413      	add	r3, r2
 8008cc2:	60bb      	str	r3, [r7, #8]
    }
    #endif

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) heapPROTECT_BLOCK_POINTER( uxStartAddress );
 8008cc4:	68fb      	ldr	r3, [r7, #12]
 8008cc6:	4a1b      	ldr	r2, [pc, #108]	@ (8008d34 <prvHeapInit+0xa4>)
 8008cc8:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 8008cca:	4b1a      	ldr	r3, [pc, #104]	@ (8008d34 <prvHeapInit+0xa4>)
 8008ccc:	2200      	movs	r2, #0
 8008cce:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxEndAddress = uxStartAddress + ( portPOINTER_SIZE_TYPE ) xTotalHeapSize;
 8008cd0:	68fa      	ldr	r2, [r7, #12]
 8008cd2:	68bb      	ldr	r3, [r7, #8]
 8008cd4:	4413      	add	r3, r2
 8008cd6:	607b      	str	r3, [r7, #4]
    uxEndAddress -= ( portPOINTER_SIZE_TYPE ) xHeapStructSize;
 8008cd8:	2208      	movs	r2, #8
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	1a9b      	subs	r3, r3, r2
 8008cde:	607b      	str	r3, [r7, #4]
    uxEndAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	f023 0307 	bic.w	r3, r3, #7
 8008ce6:	607b      	str	r3, [r7, #4]
    pxEnd = ( BlockLink_t * ) uxEndAddress;
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	4a13      	ldr	r2, [pc, #76]	@ (8008d38 <prvHeapInit+0xa8>)
 8008cec:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 8008cee:	4b12      	ldr	r3, [pc, #72]	@ (8008d38 <prvHeapInit+0xa8>)
 8008cf0:	681b      	ldr	r3, [r3, #0]
 8008cf2:	2200      	movs	r2, #0
 8008cf4:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( NULL );
 8008cf6:	4b10      	ldr	r3, [pc, #64]	@ (8008d38 <prvHeapInit+0xa8>)
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	2200      	movs	r2, #0
 8008cfc:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( BlockLink_t * ) uxStartAddress;
 8008cfe:	68fb      	ldr	r3, [r7, #12]
 8008d00:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = ( size_t ) ( uxEndAddress - ( portPOINTER_SIZE_TYPE ) pxFirstFreeBlock );
 8008d02:	683b      	ldr	r3, [r7, #0]
 8008d04:	687a      	ldr	r2, [r7, #4]
 8008d06:	1ad2      	subs	r2, r2, r3
 8008d08:	683b      	ldr	r3, [r7, #0]
 8008d0a:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxEnd );
 8008d0c:	4b0a      	ldr	r3, [pc, #40]	@ (8008d38 <prvHeapInit+0xa8>)
 8008d0e:	681a      	ldr	r2, [r3, #0]
 8008d10:	683b      	ldr	r3, [r7, #0]
 8008d12:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008d14:	683b      	ldr	r3, [r7, #0]
 8008d16:	685b      	ldr	r3, [r3, #4]
 8008d18:	4a08      	ldr	r2, [pc, #32]	@ (8008d3c <prvHeapInit+0xac>)
 8008d1a:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008d1c:	683b      	ldr	r3, [r7, #0]
 8008d1e:	685b      	ldr	r3, [r3, #4]
 8008d20:	4a07      	ldr	r2, [pc, #28]	@ (8008d40 <prvHeapInit+0xb0>)
 8008d22:	6013      	str	r3, [r2, #0]
}
 8008d24:	bf00      	nop
 8008d26:	3714      	adds	r7, #20
 8008d28:	46bd      	mov	sp, r7
 8008d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d2e:	4770      	bx	lr
 8008d30:	20001918 	.word	0x20001918
 8008d34:	20005518 	.word	0x20005518
 8008d38:	20005520 	.word	0x20005520
 8008d3c:	20005528 	.word	0x20005528
 8008d40:	20005524 	.word	0x20005524

08008d44 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8008d44:	b480      	push	{r7}
 8008d46:	b087      	sub	sp, #28
 8008d48:	af00      	add	r7, sp, #0
 8008d4a:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) < pxBlockToInsert; pxIterator = heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) )
 8008d4c:	4b36      	ldr	r3, [pc, #216]	@ (8008e28 <prvInsertBlockIntoFreeList+0xe4>)
 8008d4e:	617b      	str	r3, [r7, #20]
 8008d50:	e002      	b.n	8008d58 <prvInsertBlockIntoFreeList+0x14>
 8008d52:	697b      	ldr	r3, [r7, #20]
 8008d54:	681b      	ldr	r3, [r3, #0]
 8008d56:	617b      	str	r3, [r7, #20]
 8008d58:	697b      	ldr	r3, [r7, #20]
 8008d5a:	681b      	ldr	r3, [r3, #0]
 8008d5c:	687a      	ldr	r2, [r7, #4]
 8008d5e:	429a      	cmp	r2, r3
 8008d60:	d8f7      	bhi.n	8008d52 <prvInsertBlockIntoFreeList+0xe>
    {
        /* Nothing to do here, just iterate to the right position. */
    }

    if( pxIterator != &xStart )
 8008d62:	697b      	ldr	r3, [r7, #20]
 8008d64:	4a30      	ldr	r2, [pc, #192]	@ (8008e28 <prvInsertBlockIntoFreeList+0xe4>)
 8008d66:	4293      	cmp	r3, r2
 8008d68:	d018      	beq.n	8008d9c <prvInsertBlockIntoFreeList+0x58>
    {
        heapVALIDATE_BLOCK_POINTER( pxIterator );
 8008d6a:	697b      	ldr	r3, [r7, #20]
 8008d6c:	4a2f      	ldr	r2, [pc, #188]	@ (8008e2c <prvInsertBlockIntoFreeList+0xe8>)
 8008d6e:	4293      	cmp	r3, r2
 8008d70:	d305      	bcc.n	8008d7e <prvInsertBlockIntoFreeList+0x3a>
 8008d72:	697b      	ldr	r3, [r7, #20]
 8008d74:	4a2e      	ldr	r2, [pc, #184]	@ (8008e30 <prvInsertBlockIntoFreeList+0xec>)
 8008d76:	4293      	cmp	r3, r2
 8008d78:	d801      	bhi.n	8008d7e <prvInsertBlockIntoFreeList+0x3a>
 8008d7a:	2301      	movs	r3, #1
 8008d7c:	e000      	b.n	8008d80 <prvInsertBlockIntoFreeList+0x3c>
 8008d7e:	2300      	movs	r3, #0
 8008d80:	2b00      	cmp	r3, #0
 8008d82:	d10b      	bne.n	8008d9c <prvInsertBlockIntoFreeList+0x58>
    __asm volatile
 8008d84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d88:	f383 8811 	msr	BASEPRI, r3
 8008d8c:	f3bf 8f6f 	isb	sy
 8008d90:	f3bf 8f4f 	dsb	sy
 8008d94:	60fb      	str	r3, [r7, #12]
}
 8008d96:	bf00      	nop
 8008d98:	bf00      	nop
 8008d9a:	e7fd      	b.n	8008d98 <prvInsertBlockIntoFreeList+0x54>
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 8008d9c:	697b      	ldr	r3, [r7, #20]
 8008d9e:	613b      	str	r3, [r7, #16]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008da0:	697b      	ldr	r3, [r7, #20]
 8008da2:	685b      	ldr	r3, [r3, #4]
 8008da4:	693a      	ldr	r2, [r7, #16]
 8008da6:	4413      	add	r3, r2
 8008da8:	687a      	ldr	r2, [r7, #4]
 8008daa:	429a      	cmp	r2, r3
 8008dac:	d108      	bne.n	8008dc0 <prvInsertBlockIntoFreeList+0x7c>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008dae:	697b      	ldr	r3, [r7, #20]
 8008db0:	685a      	ldr	r2, [r3, #4]
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	685b      	ldr	r3, [r3, #4]
 8008db6:	441a      	add	r2, r3
 8008db8:	697b      	ldr	r3, [r7, #20]
 8008dba:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 8008dbc:	697b      	ldr	r3, [r7, #20]
 8008dbe:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	613b      	str	r3, [r7, #16]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) )
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	685b      	ldr	r3, [r3, #4]
 8008dc8:	693a      	ldr	r2, [r7, #16]
 8008dca:	441a      	add	r2, r3
 8008dcc:	697b      	ldr	r3, [r7, #20]
 8008dce:	681b      	ldr	r3, [r3, #0]
 8008dd0:	429a      	cmp	r2, r3
 8008dd2:	d118      	bne.n	8008e06 <prvInsertBlockIntoFreeList+0xc2>
    {
        if( heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) != pxEnd )
 8008dd4:	697b      	ldr	r3, [r7, #20]
 8008dd6:	681a      	ldr	r2, [r3, #0]
 8008dd8:	4b16      	ldr	r3, [pc, #88]	@ (8008e34 <prvInsertBlockIntoFreeList+0xf0>)
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	429a      	cmp	r2, r3
 8008dde:	d00d      	beq.n	8008dfc <prvInsertBlockIntoFreeList+0xb8>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock )->xBlockSize;
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	685a      	ldr	r2, [r3, #4]
 8008de4:	697b      	ldr	r3, [r7, #20]
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	685b      	ldr	r3, [r3, #4]
 8008dea:	441a      	add	r2, r3
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock )->pxNextFreeBlock;
 8008df0:	697b      	ldr	r3, [r7, #20]
 8008df2:	681b      	ldr	r3, [r3, #0]
 8008df4:	681a      	ldr	r2, [r3, #0]
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	601a      	str	r2, [r3, #0]
 8008dfa:	e008      	b.n	8008e0e <prvInsertBlockIntoFreeList+0xca>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxEnd );
 8008dfc:	4b0d      	ldr	r3, [pc, #52]	@ (8008e34 <prvInsertBlockIntoFreeList+0xf0>)
 8008dfe:	681a      	ldr	r2, [r3, #0]
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	601a      	str	r2, [r3, #0]
 8008e04:	e003      	b.n	8008e0e <prvInsertBlockIntoFreeList+0xca>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008e06:	697b      	ldr	r3, [r7, #20]
 8008e08:	681a      	ldr	r2, [r3, #0]
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 8008e0e:	697a      	ldr	r2, [r7, #20]
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	429a      	cmp	r2, r3
 8008e14:	d002      	beq.n	8008e1c <prvInsertBlockIntoFreeList+0xd8>
    {
        pxIterator->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxBlockToInsert );
 8008e16:	697b      	ldr	r3, [r7, #20]
 8008e18:	687a      	ldr	r2, [r7, #4]
 8008e1a:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8008e1c:	bf00      	nop
 8008e1e:	371c      	adds	r7, #28
 8008e20:	46bd      	mov	sp, r7
 8008e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e26:	4770      	bx	lr
 8008e28:	20005518 	.word	0x20005518
 8008e2c:	20001918 	.word	0x20001918
 8008e30:	20005517 	.word	0x20005517
 8008e34:	20005520 	.word	0x20005520

08008e38 <_DoInit>:
      if (pRTTCBInit->acID[0] != 'S') {                                                      \
        _DoInit();                                                                           \
      }                                                                                      \
    } while (0)

static void _DoInit(void) {
 8008e38:	b580      	push	{r7, lr}
 8008e3a:	b082      	sub	sp, #8
 8008e3c:	af00      	add	r7, sp, #0
  static const char _aInitStr[] = "\0\0\0\0\0\0TTR REGGES";  // Init complete ID string to make sure that things also work if RTT is linked to a no-init memory area
  unsigned i;
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
 8008e3e:	4b26      	ldr	r3, [pc, #152]	@ (8008ed8 <_DoInit+0xa0>)
 8008e40:	603b      	str	r3, [r7, #0]
  memset((SEGGER_RTT_CB*)p, 0, sizeof(_SEGGER_RTT));         // Make sure that the RTT CB is always zero initialized.
 8008e42:	22a8      	movs	r2, #168	@ 0xa8
 8008e44:	2100      	movs	r1, #0
 8008e46:	6838      	ldr	r0, [r7, #0]
 8008e48:	f002 fef0 	bl	800bc2c <memset>
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 8008e4c:	683b      	ldr	r3, [r7, #0]
 8008e4e:	2203      	movs	r2, #3
 8008e50:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 8008e52:	683b      	ldr	r3, [r7, #0]
 8008e54:	2203      	movs	r2, #3
 8008e56:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 8008e58:	683b      	ldr	r3, [r7, #0]
 8008e5a:	4a20      	ldr	r2, [pc, #128]	@ (8008edc <_DoInit+0xa4>)
 8008e5c:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 8008e5e:	683b      	ldr	r3, [r7, #0]
 8008e60:	4a1f      	ldr	r2, [pc, #124]	@ (8008ee0 <_DoInit+0xa8>)
 8008e62:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 8008e64:	683b      	ldr	r3, [r7, #0]
 8008e66:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8008e6a:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 8008e6c:	683b      	ldr	r3, [r7, #0]
 8008e6e:	2200      	movs	r2, #0
 8008e70:	629a      	str	r2, [r3, #40]	@ 0x28
  p->aUp[0].WrOff         = 0u;
 8008e72:	683b      	ldr	r3, [r7, #0]
 8008e74:	2200      	movs	r2, #0
 8008e76:	625a      	str	r2, [r3, #36]	@ 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8008e78:	683b      	ldr	r3, [r7, #0]
 8008e7a:	2200      	movs	r2, #0
 8008e7c:	62da      	str	r2, [r3, #44]	@ 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 8008e7e:	683b      	ldr	r3, [r7, #0]
 8008e80:	4a16      	ldr	r2, [pc, #88]	@ (8008edc <_DoInit+0xa4>)
 8008e82:	661a      	str	r2, [r3, #96]	@ 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 8008e84:	683b      	ldr	r3, [r7, #0]
 8008e86:	4a17      	ldr	r2, [pc, #92]	@ (8008ee4 <_DoInit+0xac>)
 8008e88:	665a      	str	r2, [r3, #100]	@ 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 8008e8a:	683b      	ldr	r3, [r7, #0]
 8008e8c:	2210      	movs	r2, #16
 8008e8e:	669a      	str	r2, [r3, #104]	@ 0x68
  p->aDown[0].RdOff         = 0u;
 8008e90:	683b      	ldr	r3, [r7, #0]
 8008e92:	2200      	movs	r2, #0
 8008e94:	671a      	str	r2, [r3, #112]	@ 0x70
  p->aDown[0].WrOff         = 0u;
 8008e96:	683b      	ldr	r3, [r7, #0]
 8008e98:	2200      	movs	r2, #0
 8008e9a:	66da      	str	r2, [r3, #108]	@ 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8008e9c:	683b      	ldr	r3, [r7, #0]
 8008e9e:	2200      	movs	r2, #0
 8008ea0:	675a      	str	r2, [r3, #116]	@ 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string backwards to make sure that "SEGGER RTT" is not found in initializer memory (usually flash),
  // as this would cause J-Link to "find" the control block at a wrong address.
  //
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
 8008ea2:	f3bf 8f5f 	dmb	sy
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 8008ea6:	2300      	movs	r3, #0
 8008ea8:	607b      	str	r3, [r7, #4]
 8008eaa:	e00c      	b.n	8008ec6 <_DoInit+0x8e>
    p->acID[i] = _aInitStr[sizeof(_aInitStr) - 2 - i];  // Skip terminating \0 at the end of the array
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	f1c3 030f 	rsb	r3, r3, #15
 8008eb2:	4a0d      	ldr	r2, [pc, #52]	@ (8008ee8 <_DoInit+0xb0>)
 8008eb4:	5cd1      	ldrb	r1, [r2, r3]
 8008eb6:	683a      	ldr	r2, [r7, #0]
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	4413      	add	r3, r2
 8008ebc:	460a      	mov	r2, r1
 8008ebe:	701a      	strb	r2, [r3, #0]
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	3301      	adds	r3, #1
 8008ec4:	607b      	str	r3, [r7, #4]
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	2b0f      	cmp	r3, #15
 8008eca:	d9ef      	bls.n	8008eac <_DoInit+0x74>
  }
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
 8008ecc:	f3bf 8f5f 	dmb	sy
}
 8008ed0:	bf00      	nop
 8008ed2:	3708      	adds	r7, #8
 8008ed4:	46bd      	mov	sp, r7
 8008ed6:	bd80      	pop	{r7, pc}
 8008ed8:	20005534 	.word	0x20005534
 8008edc:	0800c178 	.word	0x0800c178
 8008ee0:	200055dc 	.word	0x200055dc
 8008ee4:	200059dc 	.word	0x200059dc
 8008ee8:	0800c254 	.word	0x0800c254

08008eec <_WriteBlocking>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Return value
*    >= 0 - Number of bytes written into buffer.
*/
static unsigned _WriteBlocking(SEGGER_RTT_BUFFER_UP* pRing, const char* pBuffer, unsigned NumBytes) {
 8008eec:	b580      	push	{r7, lr}
 8008eee:	b08a      	sub	sp, #40	@ 0x28
 8008ef0:	af00      	add	r7, sp, #0
 8008ef2:	60f8      	str	r0, [r7, #12]
 8008ef4:	60b9      	str	r1, [r7, #8]
 8008ef6:	607a      	str	r2, [r7, #4]
  unsigned WrOff;
  volatile char* pDst;
  //
  // Write data to buffer and handle wrap-around if necessary
  //
  NumBytesWritten = 0u;
 8008ef8:	2300      	movs	r3, #0
 8008efa:	623b      	str	r3, [r7, #32]
  WrOff = pRing->WrOff;
 8008efc:	68fb      	ldr	r3, [r7, #12]
 8008efe:	68db      	ldr	r3, [r3, #12]
 8008f00:	61fb      	str	r3, [r7, #28]
  do {
    RdOff = pRing->RdOff;                         // May be changed by host (debug probe) in the meantime
 8008f02:	68fb      	ldr	r3, [r7, #12]
 8008f04:	691b      	ldr	r3, [r3, #16]
 8008f06:	61bb      	str	r3, [r7, #24]
    if (RdOff > WrOff) {
 8008f08:	69ba      	ldr	r2, [r7, #24]
 8008f0a:	69fb      	ldr	r3, [r7, #28]
 8008f0c:	429a      	cmp	r2, r3
 8008f0e:	d905      	bls.n	8008f1c <_WriteBlocking+0x30>
      NumBytesToWrite = RdOff - WrOff - 1u;
 8008f10:	69ba      	ldr	r2, [r7, #24]
 8008f12:	69fb      	ldr	r3, [r7, #28]
 8008f14:	1ad3      	subs	r3, r2, r3
 8008f16:	3b01      	subs	r3, #1
 8008f18:	627b      	str	r3, [r7, #36]	@ 0x24
 8008f1a:	e007      	b.n	8008f2c <_WriteBlocking+0x40>
    } else {
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
 8008f1c:	68fb      	ldr	r3, [r7, #12]
 8008f1e:	689a      	ldr	r2, [r3, #8]
 8008f20:	69b9      	ldr	r1, [r7, #24]
 8008f22:	69fb      	ldr	r3, [r7, #28]
 8008f24:	1acb      	subs	r3, r1, r3
 8008f26:	4413      	add	r3, r2
 8008f28:	3b01      	subs	r3, #1
 8008f2a:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    NumBytesToWrite = MIN(NumBytesToWrite, (pRing->SizeOfBuffer - WrOff));      // Number of bytes that can be written until buffer wrap-around
 8008f2c:	68fb      	ldr	r3, [r7, #12]
 8008f2e:	689a      	ldr	r2, [r3, #8]
 8008f30:	69fb      	ldr	r3, [r7, #28]
 8008f32:	1ad3      	subs	r3, r2, r3
 8008f34:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008f36:	4293      	cmp	r3, r2
 8008f38:	bf28      	it	cs
 8008f3a:	4613      	movcs	r3, r2
 8008f3c:	627b      	str	r3, [r7, #36]	@ 0x24
    NumBytesToWrite = MIN(NumBytesToWrite, NumBytes);
 8008f3e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	4293      	cmp	r3, r2
 8008f44:	bf28      	it	cs
 8008f46:	4613      	movcs	r3, r2
 8008f48:	627b      	str	r3, [r7, #36]	@ 0x24
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 8008f4a:	68fb      	ldr	r3, [r7, #12]
 8008f4c:	685a      	ldr	r2, [r3, #4]
 8008f4e:	69fb      	ldr	r3, [r7, #28]
 8008f50:	4413      	add	r3, r2
 8008f52:	617b      	str	r3, [r7, #20]
    WrOff           += NumBytesToWrite;
    while (NumBytesToWrite--) {
      *pDst++ = *pBuffer++;
    };
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pBuffer, NumBytesToWrite);
 8008f54:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008f56:	68b9      	ldr	r1, [r7, #8]
 8008f58:	6978      	ldr	r0, [r7, #20]
 8008f5a:	f002 fef3 	bl	800bd44 <memcpy>
    NumBytesWritten += NumBytesToWrite;
 8008f5e:	6a3a      	ldr	r2, [r7, #32]
 8008f60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f62:	4413      	add	r3, r2
 8008f64:	623b      	str	r3, [r7, #32]
    pBuffer         += NumBytesToWrite;
 8008f66:	68ba      	ldr	r2, [r7, #8]
 8008f68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f6a:	4413      	add	r3, r2
 8008f6c:	60bb      	str	r3, [r7, #8]
    NumBytes        -= NumBytesToWrite;
 8008f6e:	687a      	ldr	r2, [r7, #4]
 8008f70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f72:	1ad3      	subs	r3, r2, r3
 8008f74:	607b      	str	r3, [r7, #4]
    WrOff           += NumBytesToWrite;
 8008f76:	69fa      	ldr	r2, [r7, #28]
 8008f78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f7a:	4413      	add	r3, r2
 8008f7c:	61fb      	str	r3, [r7, #28]
#endif
    if (WrOff == pRing->SizeOfBuffer) {
 8008f7e:	68fb      	ldr	r3, [r7, #12]
 8008f80:	689b      	ldr	r3, [r3, #8]
 8008f82:	69fa      	ldr	r2, [r7, #28]
 8008f84:	429a      	cmp	r2, r3
 8008f86:	d101      	bne.n	8008f8c <_WriteBlocking+0xa0>
      WrOff = 0u;
 8008f88:	2300      	movs	r3, #0
 8008f8a:	61fb      	str	r3, [r7, #28]
    }
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8008f8c:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff;
 8008f90:	68fb      	ldr	r3, [r7, #12]
 8008f92:	69fa      	ldr	r2, [r7, #28]
 8008f94:	60da      	str	r2, [r3, #12]
  } while (NumBytes);
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	2b00      	cmp	r3, #0
 8008f9a:	d1b2      	bne.n	8008f02 <_WriteBlocking+0x16>
  return NumBytesWritten;
 8008f9c:	6a3b      	ldr	r3, [r7, #32]
}
 8008f9e:	4618      	mov	r0, r3
 8008fa0:	3728      	adds	r7, #40	@ 0x28
 8008fa2:	46bd      	mov	sp, r7
 8008fa4:	bd80      	pop	{r7, pc}

08008fa6 <_WriteNoCheck>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Notes
*    (1) If there might not be enough space in the "Up"-buffer, call _WriteBlocking
*/
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
 8008fa6:	b580      	push	{r7, lr}
 8008fa8:	b088      	sub	sp, #32
 8008faa:	af00      	add	r7, sp, #0
 8008fac:	60f8      	str	r0, [r7, #12]
 8008fae:	60b9      	str	r1, [r7, #8]
 8008fb0:	607a      	str	r2, [r7, #4]
  unsigned NumBytesAtOnce;
  unsigned WrOff;
  unsigned Rem;
  volatile char* pDst;

  WrOff = pRing->WrOff;
 8008fb2:	68fb      	ldr	r3, [r7, #12]
 8008fb4:	68db      	ldr	r3, [r3, #12]
 8008fb6:	61fb      	str	r3, [r7, #28]
  Rem = pRing->SizeOfBuffer - WrOff;
 8008fb8:	68fb      	ldr	r3, [r7, #12]
 8008fba:	689a      	ldr	r2, [r3, #8]
 8008fbc:	69fb      	ldr	r3, [r7, #28]
 8008fbe:	1ad3      	subs	r3, r2, r3
 8008fc0:	61bb      	str	r3, [r7, #24]
  if (Rem > NumBytes) {
 8008fc2:	69ba      	ldr	r2, [r7, #24]
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	429a      	cmp	r2, r3
 8008fc8:	d911      	bls.n	8008fee <_WriteNoCheck+0x48>
    //
    // All data fits before wrap around
    //
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 8008fca:	68fb      	ldr	r3, [r7, #12]
 8008fcc:	685a      	ldr	r2, [r3, #4]
 8008fce:	69fb      	ldr	r3, [r7, #28]
 8008fd0:	4413      	add	r3, r2
 8008fd2:	613b      	str	r3, [r7, #16]
      *pDst++ = *pData++;
    };
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = WrOff;
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytes);
 8008fd4:	687a      	ldr	r2, [r7, #4]
 8008fd6:	68b9      	ldr	r1, [r7, #8]
 8008fd8:	6938      	ldr	r0, [r7, #16]
 8008fda:	f002 feb3 	bl	800bd44 <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8008fde:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff + NumBytes;
 8008fe2:	69fa      	ldr	r2, [r7, #28]
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	441a      	add	r2, r3
 8008fe8:	68fb      	ldr	r3, [r7, #12]
 8008fea:	60da      	str	r2, [r3, #12]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = NumBytesAtOnce;
#endif
  }
}
 8008fec:	e01f      	b.n	800902e <_WriteNoCheck+0x88>
    NumBytesAtOnce = Rem;
 8008fee:	69bb      	ldr	r3, [r7, #24]
 8008ff0:	617b      	str	r3, [r7, #20]
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 8008ff2:	68fb      	ldr	r3, [r7, #12]
 8008ff4:	685a      	ldr	r2, [r3, #4]
 8008ff6:	69fb      	ldr	r3, [r7, #28]
 8008ff8:	4413      	add	r3, r2
 8008ffa:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytesAtOnce);
 8008ffc:	697a      	ldr	r2, [r7, #20]
 8008ffe:	68b9      	ldr	r1, [r7, #8]
 8009000:	6938      	ldr	r0, [r7, #16]
 8009002:	f002 fe9f 	bl	800bd44 <memcpy>
    NumBytesAtOnce = NumBytes - Rem;
 8009006:	687a      	ldr	r2, [r7, #4]
 8009008:	69bb      	ldr	r3, [r7, #24]
 800900a:	1ad3      	subs	r3, r2, r3
 800900c:	617b      	str	r3, [r7, #20]
    pDst = pRing->pBuffer + SEGGER_RTT_UNCACHED_OFF;
 800900e:	68fb      	ldr	r3, [r7, #12]
 8009010:	685b      	ldr	r3, [r3, #4]
 8009012:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
 8009014:	68ba      	ldr	r2, [r7, #8]
 8009016:	69bb      	ldr	r3, [r7, #24]
 8009018:	4413      	add	r3, r2
 800901a:	697a      	ldr	r2, [r7, #20]
 800901c:	4619      	mov	r1, r3
 800901e:	6938      	ldr	r0, [r7, #16]
 8009020:	f002 fe90 	bl	800bd44 <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8009024:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = NumBytesAtOnce;
 8009028:	68fb      	ldr	r3, [r7, #12]
 800902a:	697a      	ldr	r2, [r7, #20]
 800902c:	60da      	str	r2, [r3, #12]
}
 800902e:	bf00      	nop
 8009030:	3720      	adds	r7, #32
 8009032:	46bd      	mov	sp, r7
 8009034:	bd80      	pop	{r7, pc}

08009036 <_GetAvailWriteSpace>:
*    pRing        Ring buffer to check.
*
*  Return value
*    Number of bytes that are free in the buffer.
*/
static unsigned _GetAvailWriteSpace(SEGGER_RTT_BUFFER_UP* pRing) {
 8009036:	b480      	push	{r7}
 8009038:	b087      	sub	sp, #28
 800903a:	af00      	add	r7, sp, #0
 800903c:	6078      	str	r0, [r7, #4]
  unsigned r;
  //
  // Avoid warnings regarding volatile access order.  It's not a problem
  // in this case, but dampen compiler enthusiasm.
  //
  RdOff = pRing->RdOff;
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	691b      	ldr	r3, [r3, #16]
 8009042:	613b      	str	r3, [r7, #16]
  WrOff = pRing->WrOff;
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	68db      	ldr	r3, [r3, #12]
 8009048:	60fb      	str	r3, [r7, #12]
  if (RdOff <= WrOff) {
 800904a:	693a      	ldr	r2, [r7, #16]
 800904c:	68fb      	ldr	r3, [r7, #12]
 800904e:	429a      	cmp	r2, r3
 8009050:	d808      	bhi.n	8009064 <_GetAvailWriteSpace+0x2e>
    r = pRing->SizeOfBuffer - 1u - WrOff + RdOff;
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	689a      	ldr	r2, [r3, #8]
 8009056:	68fb      	ldr	r3, [r7, #12]
 8009058:	1ad2      	subs	r2, r2, r3
 800905a:	693b      	ldr	r3, [r7, #16]
 800905c:	4413      	add	r3, r2
 800905e:	3b01      	subs	r3, #1
 8009060:	617b      	str	r3, [r7, #20]
 8009062:	e004      	b.n	800906e <_GetAvailWriteSpace+0x38>
  } else {
    r = RdOff - WrOff - 1u;
 8009064:	693a      	ldr	r2, [r7, #16]
 8009066:	68fb      	ldr	r3, [r7, #12]
 8009068:	1ad3      	subs	r3, r2, r3
 800906a:	3b01      	subs	r3, #1
 800906c:	617b      	str	r3, [r7, #20]
  }
  return r;
 800906e:	697b      	ldr	r3, [r7, #20]
}
 8009070:	4618      	mov	r0, r3
 8009072:	371c      	adds	r7, #28
 8009074:	46bd      	mov	sp, r7
 8009076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800907a:	4770      	bx	lr

0800907c <SEGGER_RTT_ReadNoLock>:
*    BufferSize   Size of the target application buffer.
*
*  Return value
*    Number of bytes that have been read.
*/
unsigned SEGGER_RTT_ReadNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 800907c:	b580      	push	{r7, lr}
 800907e:	b08c      	sub	sp, #48	@ 0x30
 8009080:	af00      	add	r7, sp, #0
 8009082:	60f8      	str	r0, [r7, #12]
 8009084:	60b9      	str	r1, [r7, #8]
 8009086:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_DOWN* pRing;
  volatile char*          pSrc;
  //
  INIT();
 8009088:	4b3e      	ldr	r3, [pc, #248]	@ (8009184 <SEGGER_RTT_ReadNoLock+0x108>)
 800908a:	623b      	str	r3, [r7, #32]
 800908c:	6a3b      	ldr	r3, [r7, #32]
 800908e:	781b      	ldrb	r3, [r3, #0]
 8009090:	b2db      	uxtb	r3, r3
 8009092:	2b53      	cmp	r3, #83	@ 0x53
 8009094:	d001      	beq.n	800909a <SEGGER_RTT_ReadNoLock+0x1e>
 8009096:	f7ff fecf 	bl	8008e38 <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_DOWN*)((uintptr_t)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 800909a:	68fa      	ldr	r2, [r7, #12]
 800909c:	4613      	mov	r3, r2
 800909e:	005b      	lsls	r3, r3, #1
 80090a0:	4413      	add	r3, r2
 80090a2:	00db      	lsls	r3, r3, #3
 80090a4:	3360      	adds	r3, #96	@ 0x60
 80090a6:	4a37      	ldr	r2, [pc, #220]	@ (8009184 <SEGGER_RTT_ReadNoLock+0x108>)
 80090a8:	4413      	add	r3, r2
 80090aa:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 80090ac:	68bb      	ldr	r3, [r7, #8]
 80090ae:	627b      	str	r3, [r7, #36]	@ 0x24
  RdOff = pRing->RdOff;
 80090b0:	69fb      	ldr	r3, [r7, #28]
 80090b2:	691b      	ldr	r3, [r3, #16]
 80090b4:	62bb      	str	r3, [r7, #40]	@ 0x28
  WrOff = pRing->WrOff;
 80090b6:	69fb      	ldr	r3, [r7, #28]
 80090b8:	68db      	ldr	r3, [r3, #12]
 80090ba:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 80090bc:	2300      	movs	r3, #0
 80090be:	62fb      	str	r3, [r7, #44]	@ 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 80090c0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80090c2:	69bb      	ldr	r3, [r7, #24]
 80090c4:	429a      	cmp	r2, r3
 80090c6:	d92b      	bls.n	8009120 <SEGGER_RTT_ReadNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 80090c8:	69fb      	ldr	r3, [r7, #28]
 80090ca:	689a      	ldr	r2, [r3, #8]
 80090cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80090ce:	1ad3      	subs	r3, r2, r3
 80090d0:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 80090d2:	697a      	ldr	r2, [r7, #20]
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	4293      	cmp	r3, r2
 80090d8:	bf28      	it	cs
 80090da:	4613      	movcs	r3, r2
 80090dc:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 80090de:	69fb      	ldr	r3, [r7, #28]
 80090e0:	685a      	ldr	r2, [r3, #4]
 80090e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80090e4:	4413      	add	r3, r2
 80090e6:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 80090e8:	697a      	ldr	r2, [r7, #20]
 80090ea:	6939      	ldr	r1, [r7, #16]
 80090ec:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80090ee:	f002 fe29 	bl	800bd44 <memcpy>
    NumBytesRead += NumBytesRem;
 80090f2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80090f4:	697b      	ldr	r3, [r7, #20]
 80090f6:	4413      	add	r3, r2
 80090f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 80090fa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80090fc:	697b      	ldr	r3, [r7, #20]
 80090fe:	4413      	add	r3, r2
 8009100:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 8009102:	687a      	ldr	r2, [r7, #4]
 8009104:	697b      	ldr	r3, [r7, #20]
 8009106:	1ad3      	subs	r3, r2, r3
 8009108:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 800910a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800910c:	697b      	ldr	r3, [r7, #20]
 800910e:	4413      	add	r3, r2
 8009110:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 8009112:	69fb      	ldr	r3, [r7, #28]
 8009114:	689b      	ldr	r3, [r3, #8]
 8009116:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009118:	429a      	cmp	r2, r3
 800911a:	d101      	bne.n	8009120 <SEGGER_RTT_ReadNoLock+0xa4>
      RdOff = 0u;
 800911c:	2300      	movs	r3, #0
 800911e:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 8009120:	69ba      	ldr	r2, [r7, #24]
 8009122:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009124:	1ad3      	subs	r3, r2, r3
 8009126:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 8009128:	697a      	ldr	r2, [r7, #20]
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	4293      	cmp	r3, r2
 800912e:	bf28      	it	cs
 8009130:	4613      	movcs	r3, r2
 8009132:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 8009134:	697b      	ldr	r3, [r7, #20]
 8009136:	2b00      	cmp	r3, #0
 8009138:	d019      	beq.n	800916e <SEGGER_RTT_ReadNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 800913a:	69fb      	ldr	r3, [r7, #28]
 800913c:	685a      	ldr	r2, [r3, #4]
 800913e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009140:	4413      	add	r3, r2
 8009142:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8009144:	697a      	ldr	r2, [r7, #20]
 8009146:	6939      	ldr	r1, [r7, #16]
 8009148:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800914a:	f002 fdfb 	bl	800bd44 <memcpy>
    NumBytesRead += NumBytesRem;
 800914e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009150:	697b      	ldr	r3, [r7, #20]
 8009152:	4413      	add	r3, r2
 8009154:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 8009156:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009158:	697b      	ldr	r3, [r7, #20]
 800915a:	4413      	add	r3, r2
 800915c:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 800915e:	687a      	ldr	r2, [r7, #4]
 8009160:	697b      	ldr	r3, [r7, #20]
 8009162:	1ad3      	subs	r3, r2, r3
 8009164:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8009166:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009168:	697b      	ldr	r3, [r7, #20]
 800916a:	4413      	add	r3, r2
 800916c:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
  }
  if (NumBytesRead) {
 800916e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009170:	2b00      	cmp	r3, #0
 8009172:	d002      	beq.n	800917a <SEGGER_RTT_ReadNoLock+0xfe>
    pRing->RdOff = RdOff;
 8009174:	69fb      	ldr	r3, [r7, #28]
 8009176:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009178:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 800917a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800917c:	4618      	mov	r0, r3
 800917e:	3730      	adds	r7, #48	@ 0x30
 8009180:	46bd      	mov	sp, r7
 8009182:	bd80      	pop	{r7, pc}
 8009184:	20005534 	.word	0x20005534

08009188 <SEGGER_RTT_WriteNoLock>:
*    (1) Data is stored according to buffer flags.
*    (2) For performance reasons this function does not call Init()
*        and may only be called after RTT has been initialized.
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*/
unsigned SEGGER_RTT_WriteNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8009188:	b580      	push	{r7, lr}
 800918a:	b088      	sub	sp, #32
 800918c:	af00      	add	r7, sp, #0
 800918e:	60f8      	str	r0, [r7, #12]
 8009190:	60b9      	str	r1, [r7, #8]
 8009192:	607a      	str	r2, [r7, #4]
  const char*           pData;
  SEGGER_RTT_BUFFER_UP* pRing;
  //
  // Get "to-host" ring buffer.
  //
  pData = (const char *)pBuffer;
 8009194:	68bb      	ldr	r3, [r7, #8]
 8009196:	61bb      	str	r3, [r7, #24]
  pRing = (SEGGER_RTT_BUFFER_UP*)((uintptr_t)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8009198:	68fb      	ldr	r3, [r7, #12]
 800919a:	1c5a      	adds	r2, r3, #1
 800919c:	4613      	mov	r3, r2
 800919e:	005b      	lsls	r3, r3, #1
 80091a0:	4413      	add	r3, r2
 80091a2:	00db      	lsls	r3, r3, #3
 80091a4:	4a1f      	ldr	r2, [pc, #124]	@ (8009224 <SEGGER_RTT_WriteNoLock+0x9c>)
 80091a6:	4413      	add	r3, r2
 80091a8:	617b      	str	r3, [r7, #20]
  //
  // How we output depends upon the mode...
  //
  switch (pRing->Flags) {
 80091aa:	697b      	ldr	r3, [r7, #20]
 80091ac:	695b      	ldr	r3, [r3, #20]
 80091ae:	2b02      	cmp	r3, #2
 80091b0:	d029      	beq.n	8009206 <SEGGER_RTT_WriteNoLock+0x7e>
 80091b2:	2b02      	cmp	r3, #2
 80091b4:	d82e      	bhi.n	8009214 <SEGGER_RTT_WriteNoLock+0x8c>
 80091b6:	2b00      	cmp	r3, #0
 80091b8:	d002      	beq.n	80091c0 <SEGGER_RTT_WriteNoLock+0x38>
 80091ba:	2b01      	cmp	r3, #1
 80091bc:	d013      	beq.n	80091e6 <SEGGER_RTT_WriteNoLock+0x5e>
 80091be:	e029      	b.n	8009214 <SEGGER_RTT_WriteNoLock+0x8c>
  case SEGGER_RTT_MODE_NO_BLOCK_SKIP:
    //
    // If we are in skip mode and there is no space for the whole
    // of this output, don't bother.
    //
    Avail = _GetAvailWriteSpace(pRing);
 80091c0:	6978      	ldr	r0, [r7, #20]
 80091c2:	f7ff ff38 	bl	8009036 <_GetAvailWriteSpace>
 80091c6:	6138      	str	r0, [r7, #16]
    if (Avail < NumBytes) {
 80091c8:	693a      	ldr	r2, [r7, #16]
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	429a      	cmp	r2, r3
 80091ce:	d202      	bcs.n	80091d6 <SEGGER_RTT_WriteNoLock+0x4e>
      Status = 0u;
 80091d0:	2300      	movs	r3, #0
 80091d2:	61fb      	str	r3, [r7, #28]
    } else {
      Status = NumBytes;
      _WriteNoCheck(pRing, pData, NumBytes);
    }
    break;
 80091d4:	e021      	b.n	800921a <SEGGER_RTT_WriteNoLock+0x92>
      Status = NumBytes;
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	61fb      	str	r3, [r7, #28]
      _WriteNoCheck(pRing, pData, NumBytes);
 80091da:	687a      	ldr	r2, [r7, #4]
 80091dc:	69b9      	ldr	r1, [r7, #24]
 80091de:	6978      	ldr	r0, [r7, #20]
 80091e0:	f7ff fee1 	bl	8008fa6 <_WriteNoCheck>
    break;
 80091e4:	e019      	b.n	800921a <SEGGER_RTT_WriteNoLock+0x92>
  case SEGGER_RTT_MODE_NO_BLOCK_TRIM:
    //
    // If we are in trim mode, trim to what we can output without blocking.
    //
    Avail = _GetAvailWriteSpace(pRing);
 80091e6:	6978      	ldr	r0, [r7, #20]
 80091e8:	f7ff ff25 	bl	8009036 <_GetAvailWriteSpace>
 80091ec:	6138      	str	r0, [r7, #16]
    Status = Avail < NumBytes ? Avail : NumBytes;
 80091ee:	687a      	ldr	r2, [r7, #4]
 80091f0:	693b      	ldr	r3, [r7, #16]
 80091f2:	4293      	cmp	r3, r2
 80091f4:	bf28      	it	cs
 80091f6:	4613      	movcs	r3, r2
 80091f8:	61fb      	str	r3, [r7, #28]
    _WriteNoCheck(pRing, pData, Status);
 80091fa:	69fa      	ldr	r2, [r7, #28]
 80091fc:	69b9      	ldr	r1, [r7, #24]
 80091fe:	6978      	ldr	r0, [r7, #20]
 8009200:	f7ff fed1 	bl	8008fa6 <_WriteNoCheck>
    break;
 8009204:	e009      	b.n	800921a <SEGGER_RTT_WriteNoLock+0x92>
  case SEGGER_RTT_MODE_BLOCK_IF_FIFO_FULL:
    //
    // If we are in blocking mode, output everything.
    //
    Status = _WriteBlocking(pRing, pData, NumBytes);
 8009206:	687a      	ldr	r2, [r7, #4]
 8009208:	69b9      	ldr	r1, [r7, #24]
 800920a:	6978      	ldr	r0, [r7, #20]
 800920c:	f7ff fe6e 	bl	8008eec <_WriteBlocking>
 8009210:	61f8      	str	r0, [r7, #28]
    break;
 8009212:	e002      	b.n	800921a <SEGGER_RTT_WriteNoLock+0x92>
  default:
    Status = 0u;
 8009214:	2300      	movs	r3, #0
 8009216:	61fb      	str	r3, [r7, #28]
    break;
 8009218:	bf00      	nop
  }
  //
  // Finish up.
  //
  return Status;
 800921a:	69fb      	ldr	r3, [r7, #28]
}
 800921c:	4618      	mov	r0, r3
 800921e:	3720      	adds	r7, #32
 8009220:	46bd      	mov	sp, r7
 8009222:	bd80      	pop	{r7, pc}
 8009224:	20005534 	.word	0x20005534

08009228 <SEGGER_RTT_Write>:
*    Number of bytes which have been stored in the "Up"-buffer.
*
*  Notes
*    (1) Data is stored according to buffer flags.
*/
unsigned SEGGER_RTT_Write(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8009228:	b580      	push	{r7, lr}
 800922a:	b088      	sub	sp, #32
 800922c:	af00      	add	r7, sp, #0
 800922e:	60f8      	str	r0, [r7, #12]
 8009230:	60b9      	str	r1, [r7, #8]
 8009232:	607a      	str	r2, [r7, #4]
  unsigned Status;

  INIT();
 8009234:	4b0e      	ldr	r3, [pc, #56]	@ (8009270 <SEGGER_RTT_Write+0x48>)
 8009236:	61fb      	str	r3, [r7, #28]
 8009238:	69fb      	ldr	r3, [r7, #28]
 800923a:	781b      	ldrb	r3, [r3, #0]
 800923c:	b2db      	uxtb	r3, r3
 800923e:	2b53      	cmp	r3, #83	@ 0x53
 8009240:	d001      	beq.n	8009246 <SEGGER_RTT_Write+0x1e>
 8009242:	f7ff fdf9 	bl	8008e38 <_DoInit>
  SEGGER_RTT_LOCK();
 8009246:	f3ef 8311 	mrs	r3, BASEPRI
 800924a:	f04f 0120 	mov.w	r1, #32
 800924e:	f381 8811 	msr	BASEPRI, r1
 8009252:	61bb      	str	r3, [r7, #24]
  Status = SEGGER_RTT_WriteNoLock(BufferIndex, pBuffer, NumBytes);  // Call the non-locking write function
 8009254:	687a      	ldr	r2, [r7, #4]
 8009256:	68b9      	ldr	r1, [r7, #8]
 8009258:	68f8      	ldr	r0, [r7, #12]
 800925a:	f7ff ff95 	bl	8009188 <SEGGER_RTT_WriteNoLock>
 800925e:	6178      	str	r0, [r7, #20]
  SEGGER_RTT_UNLOCK();
 8009260:	69bb      	ldr	r3, [r7, #24]
 8009262:	f383 8811 	msr	BASEPRI, r3
  return Status;
 8009266:	697b      	ldr	r3, [r7, #20]
}
 8009268:	4618      	mov	r0, r3
 800926a:	3720      	adds	r7, #32
 800926c:	46bd      	mov	sp, r7
 800926e:	bd80      	pop	{r7, pc}
 8009270:	20005534 	.word	0x20005534

08009274 <SEGGER_RTT_AllocUpBuffer>:
*
*  Return value
*    >= 0 - O.K. Buffer Index
*     < 0 - Error
*/
int SEGGER_RTT_AllocUpBuffer(const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 8009274:	b580      	push	{r7, lr}
 8009276:	b088      	sub	sp, #32
 8009278:	af00      	add	r7, sp, #0
 800927a:	60f8      	str	r0, [r7, #12]
 800927c:	60b9      	str	r1, [r7, #8]
 800927e:	607a      	str	r2, [r7, #4]
 8009280:	603b      	str	r3, [r7, #0]
  int BufferIndex;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 8009282:	4b3d      	ldr	r3, [pc, #244]	@ (8009378 <SEGGER_RTT_AllocUpBuffer+0x104>)
 8009284:	61bb      	str	r3, [r7, #24]
 8009286:	69bb      	ldr	r3, [r7, #24]
 8009288:	781b      	ldrb	r3, [r3, #0]
 800928a:	b2db      	uxtb	r3, r3
 800928c:	2b53      	cmp	r3, #83	@ 0x53
 800928e:	d001      	beq.n	8009294 <SEGGER_RTT_AllocUpBuffer+0x20>
 8009290:	f7ff fdd2 	bl	8008e38 <_DoInit>
  SEGGER_RTT_LOCK();
 8009294:	f3ef 8311 	mrs	r3, BASEPRI
 8009298:	f04f 0120 	mov.w	r1, #32
 800929c:	f381 8811 	msr	BASEPRI, r1
 80092a0:	617b      	str	r3, [r7, #20]
  pRTTCB = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 80092a2:	4b35      	ldr	r3, [pc, #212]	@ (8009378 <SEGGER_RTT_AllocUpBuffer+0x104>)
 80092a4:	613b      	str	r3, [r7, #16]
  BufferIndex = 0;
 80092a6:	2300      	movs	r3, #0
 80092a8:	61fb      	str	r3, [r7, #28]
  do {
    if (pRTTCB->aUp[BufferIndex].pBuffer == NULL) {
 80092aa:	6939      	ldr	r1, [r7, #16]
 80092ac:	69fb      	ldr	r3, [r7, #28]
 80092ae:	1c5a      	adds	r2, r3, #1
 80092b0:	4613      	mov	r3, r2
 80092b2:	005b      	lsls	r3, r3, #1
 80092b4:	4413      	add	r3, r2
 80092b6:	00db      	lsls	r3, r3, #3
 80092b8:	440b      	add	r3, r1
 80092ba:	3304      	adds	r3, #4
 80092bc:	681b      	ldr	r3, [r3, #0]
 80092be:	2b00      	cmp	r3, #0
 80092c0:	d008      	beq.n	80092d4 <SEGGER_RTT_AllocUpBuffer+0x60>
      break;
    }
    BufferIndex++;
 80092c2:	69fb      	ldr	r3, [r7, #28]
 80092c4:	3301      	adds	r3, #1
 80092c6:	61fb      	str	r3, [r7, #28]
  } while (BufferIndex < pRTTCB->MaxNumUpBuffers);
 80092c8:	693b      	ldr	r3, [r7, #16]
 80092ca:	691b      	ldr	r3, [r3, #16]
 80092cc:	69fa      	ldr	r2, [r7, #28]
 80092ce:	429a      	cmp	r2, r3
 80092d0:	dbeb      	blt.n	80092aa <SEGGER_RTT_AllocUpBuffer+0x36>
 80092d2:	e000      	b.n	80092d6 <SEGGER_RTT_AllocUpBuffer+0x62>
      break;
 80092d4:	bf00      	nop
  if (BufferIndex < pRTTCB->MaxNumUpBuffers) {
 80092d6:	693b      	ldr	r3, [r7, #16]
 80092d8:	691b      	ldr	r3, [r3, #16]
 80092da:	69fa      	ldr	r2, [r7, #28]
 80092dc:	429a      	cmp	r2, r3
 80092de:	da3f      	bge.n	8009360 <SEGGER_RTT_AllocUpBuffer+0xec>
    pRTTCB->aUp[BufferIndex].sName        = sName;
 80092e0:	6939      	ldr	r1, [r7, #16]
 80092e2:	69fb      	ldr	r3, [r7, #28]
 80092e4:	1c5a      	adds	r2, r3, #1
 80092e6:	4613      	mov	r3, r2
 80092e8:	005b      	lsls	r3, r3, #1
 80092ea:	4413      	add	r3, r2
 80092ec:	00db      	lsls	r3, r3, #3
 80092ee:	440b      	add	r3, r1
 80092f0:	68fa      	ldr	r2, [r7, #12]
 80092f2:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].pBuffer      = (char*)pBuffer;
 80092f4:	6939      	ldr	r1, [r7, #16]
 80092f6:	69fb      	ldr	r3, [r7, #28]
 80092f8:	1c5a      	adds	r2, r3, #1
 80092fa:	4613      	mov	r3, r2
 80092fc:	005b      	lsls	r3, r3, #1
 80092fe:	4413      	add	r3, r2
 8009300:	00db      	lsls	r3, r3, #3
 8009302:	440b      	add	r3, r1
 8009304:	3304      	adds	r3, #4
 8009306:	68ba      	ldr	r2, [r7, #8]
 8009308:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].SizeOfBuffer = BufferSize;
 800930a:	6939      	ldr	r1, [r7, #16]
 800930c:	69fa      	ldr	r2, [r7, #28]
 800930e:	4613      	mov	r3, r2
 8009310:	005b      	lsls	r3, r3, #1
 8009312:	4413      	add	r3, r2
 8009314:	00db      	lsls	r3, r3, #3
 8009316:	440b      	add	r3, r1
 8009318:	3320      	adds	r3, #32
 800931a:	687a      	ldr	r2, [r7, #4]
 800931c:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].RdOff        = 0u;
 800931e:	6939      	ldr	r1, [r7, #16]
 8009320:	69fa      	ldr	r2, [r7, #28]
 8009322:	4613      	mov	r3, r2
 8009324:	005b      	lsls	r3, r3, #1
 8009326:	4413      	add	r3, r2
 8009328:	00db      	lsls	r3, r3, #3
 800932a:	440b      	add	r3, r1
 800932c:	3328      	adds	r3, #40	@ 0x28
 800932e:	2200      	movs	r2, #0
 8009330:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].WrOff        = 0u;
 8009332:	6939      	ldr	r1, [r7, #16]
 8009334:	69fa      	ldr	r2, [r7, #28]
 8009336:	4613      	mov	r3, r2
 8009338:	005b      	lsls	r3, r3, #1
 800933a:	4413      	add	r3, r2
 800933c:	00db      	lsls	r3, r3, #3
 800933e:	440b      	add	r3, r1
 8009340:	3324      	adds	r3, #36	@ 0x24
 8009342:	2200      	movs	r2, #0
 8009344:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].Flags        = Flags;
 8009346:	6939      	ldr	r1, [r7, #16]
 8009348:	69fa      	ldr	r2, [r7, #28]
 800934a:	4613      	mov	r3, r2
 800934c:	005b      	lsls	r3, r3, #1
 800934e:	4413      	add	r3, r2
 8009350:	00db      	lsls	r3, r3, #3
 8009352:	440b      	add	r3, r1
 8009354:	332c      	adds	r3, #44	@ 0x2c
 8009356:	683a      	ldr	r2, [r7, #0]
 8009358:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 800935a:	f3bf 8f5f 	dmb	sy
 800935e:	e002      	b.n	8009366 <SEGGER_RTT_AllocUpBuffer+0xf2>
  } else {
    BufferIndex = -1;
 8009360:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8009364:	61fb      	str	r3, [r7, #28]
  }
  SEGGER_RTT_UNLOCK();
 8009366:	697b      	ldr	r3, [r7, #20]
 8009368:	f383 8811 	msr	BASEPRI, r3
  return BufferIndex;
 800936c:	69fb      	ldr	r3, [r7, #28]
}
 800936e:	4618      	mov	r0, r3
 8009370:	3720      	adds	r7, #32
 8009372:	46bd      	mov	sp, r7
 8009374:	bd80      	pop	{r7, pc}
 8009376:	bf00      	nop
 8009378:	20005534 	.word	0x20005534

0800937c <SEGGER_RTT_ConfigDownBuffer>:
*  Additional information
*    Buffer 0 is configured on compile-time.
*    May only be called once per buffer.
*    Buffer name and flags can be reconfigured using the appropriate functions.
*/
int SEGGER_RTT_ConfigDownBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 800937c:	b580      	push	{r7, lr}
 800937e:	b08a      	sub	sp, #40	@ 0x28
 8009380:	af00      	add	r7, sp, #0
 8009382:	60f8      	str	r0, [r7, #12]
 8009384:	60b9      	str	r1, [r7, #8]
 8009386:	607a      	str	r2, [r7, #4]
 8009388:	603b      	str	r3, [r7, #0]
  int r;
  volatile SEGGER_RTT_CB* pRTTCB;
  volatile SEGGER_RTT_BUFFER_DOWN* pDown;

  INIT();
 800938a:	4b21      	ldr	r3, [pc, #132]	@ (8009410 <SEGGER_RTT_ConfigDownBuffer+0x94>)
 800938c:	623b      	str	r3, [r7, #32]
 800938e:	6a3b      	ldr	r3, [r7, #32]
 8009390:	781b      	ldrb	r3, [r3, #0]
 8009392:	b2db      	uxtb	r3, r3
 8009394:	2b53      	cmp	r3, #83	@ 0x53
 8009396:	d001      	beq.n	800939c <SEGGER_RTT_ConfigDownBuffer+0x20>
 8009398:	f7ff fd4e 	bl	8008e38 <_DoInit>
  pRTTCB = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 800939c:	4b1c      	ldr	r3, [pc, #112]	@ (8009410 <SEGGER_RTT_ConfigDownBuffer+0x94>)
 800939e:	61fb      	str	r3, [r7, #28]
  if (BufferIndex < SEGGER_RTT_MAX_NUM_DOWN_BUFFERS) {
 80093a0:	68fb      	ldr	r3, [r7, #12]
 80093a2:	2b02      	cmp	r3, #2
 80093a4:	d82c      	bhi.n	8009400 <SEGGER_RTT_ConfigDownBuffer+0x84>
    SEGGER_RTT_LOCK();
 80093a6:	f3ef 8311 	mrs	r3, BASEPRI
 80093aa:	f04f 0120 	mov.w	r1, #32
 80093ae:	f381 8811 	msr	BASEPRI, r1
 80093b2:	61bb      	str	r3, [r7, #24]
    pDown = &pRTTCB->aDown[BufferIndex];
 80093b4:	68fa      	ldr	r2, [r7, #12]
 80093b6:	4613      	mov	r3, r2
 80093b8:	005b      	lsls	r3, r3, #1
 80093ba:	4413      	add	r3, r2
 80093bc:	00db      	lsls	r3, r3, #3
 80093be:	3360      	adds	r3, #96	@ 0x60
 80093c0:	69fa      	ldr	r2, [r7, #28]
 80093c2:	4413      	add	r3, r2
 80093c4:	617b      	str	r3, [r7, #20]
    if (BufferIndex) {
 80093c6:	68fb      	ldr	r3, [r7, #12]
 80093c8:	2b00      	cmp	r3, #0
 80093ca:	d00e      	beq.n	80093ea <SEGGER_RTT_ConfigDownBuffer+0x6e>
      pDown->sName        = sName;
 80093cc:	697b      	ldr	r3, [r7, #20]
 80093ce:	68ba      	ldr	r2, [r7, #8]
 80093d0:	601a      	str	r2, [r3, #0]
      pDown->pBuffer      = (char*)pBuffer;
 80093d2:	697b      	ldr	r3, [r7, #20]
 80093d4:	687a      	ldr	r2, [r7, #4]
 80093d6:	605a      	str	r2, [r3, #4]
      pDown->SizeOfBuffer = BufferSize;
 80093d8:	697b      	ldr	r3, [r7, #20]
 80093da:	683a      	ldr	r2, [r7, #0]
 80093dc:	609a      	str	r2, [r3, #8]
      pDown->RdOff        = 0u;
 80093de:	697b      	ldr	r3, [r7, #20]
 80093e0:	2200      	movs	r2, #0
 80093e2:	611a      	str	r2, [r3, #16]
      pDown->WrOff        = 0u;
 80093e4:	697b      	ldr	r3, [r7, #20]
 80093e6:	2200      	movs	r2, #0
 80093e8:	60da      	str	r2, [r3, #12]
    }
    pDown->Flags          = Flags;
 80093ea:	697b      	ldr	r3, [r7, #20]
 80093ec:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80093ee:	615a      	str	r2, [r3, #20]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 80093f0:	f3bf 8f5f 	dmb	sy
    SEGGER_RTT_UNLOCK();
 80093f4:	69bb      	ldr	r3, [r7, #24]
 80093f6:	f383 8811 	msr	BASEPRI, r3
    r =  0;
 80093fa:	2300      	movs	r3, #0
 80093fc:	627b      	str	r3, [r7, #36]	@ 0x24
 80093fe:	e002      	b.n	8009406 <SEGGER_RTT_ConfigDownBuffer+0x8a>
  } else {
    r = -1;
 8009400:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8009404:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  return r;
 8009406:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8009408:	4618      	mov	r0, r3
 800940a:	3728      	adds	r7, #40	@ 0x28
 800940c:	46bd      	mov	sp, r7
 800940e:	bd80      	pop	{r7, pc}
 8009410:	20005534 	.word	0x20005534

08009414 <_StoreChar>:
*/
/*********************************************************************
*
*       _StoreChar
*/
static void _StoreChar(SEGGER_RTT_PRINTF_DESC * p, char c) {
 8009414:	b580      	push	{r7, lr}
 8009416:	b084      	sub	sp, #16
 8009418:	af00      	add	r7, sp, #0
 800941a:	6078      	str	r0, [r7, #4]
 800941c:	460b      	mov	r3, r1
 800941e:	70fb      	strb	r3, [r7, #3]
  unsigned Cnt;

  Cnt = p->Cnt;
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	689b      	ldr	r3, [r3, #8]
 8009424:	60fb      	str	r3, [r7, #12]
  if ((Cnt + 1u) <= p->BufferSize) {
 8009426:	68fb      	ldr	r3, [r7, #12]
 8009428:	1c5a      	adds	r2, r3, #1
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	685b      	ldr	r3, [r3, #4]
 800942e:	429a      	cmp	r2, r3
 8009430:	d80e      	bhi.n	8009450 <_StoreChar+0x3c>
    *(p->pBuffer + Cnt) = c;
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	681a      	ldr	r2, [r3, #0]
 8009436:	68fb      	ldr	r3, [r7, #12]
 8009438:	4413      	add	r3, r2
 800943a:	78fa      	ldrb	r2, [r7, #3]
 800943c:	701a      	strb	r2, [r3, #0]
    p->Cnt = Cnt + 1u;
 800943e:	68fb      	ldr	r3, [r7, #12]
 8009440:	1c5a      	adds	r2, r3, #1
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	609a      	str	r2, [r3, #8]
    p->ReturnValue++;
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	68db      	ldr	r3, [r3, #12]
 800944a:	1c5a      	adds	r2, r3, #1
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	60da      	str	r2, [r3, #12]
  }
  //
  // Write part of string, when the buffer is full
  //
  if (p->Cnt == p->BufferSize) {
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	689a      	ldr	r2, [r3, #8]
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	685b      	ldr	r3, [r3, #4]
 8009458:	429a      	cmp	r2, r3
 800945a:	d115      	bne.n	8009488 <_StoreChar+0x74>
    if (SEGGER_RTT_Write(p->RTTBufferIndex, p->pBuffer, p->Cnt) != p->Cnt) {
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	6918      	ldr	r0, [r3, #16]
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	6819      	ldr	r1, [r3, #0]
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	689b      	ldr	r3, [r3, #8]
 8009468:	461a      	mov	r2, r3
 800946a:	f7ff fedd 	bl	8009228 <SEGGER_RTT_Write>
 800946e:	4602      	mov	r2, r0
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	689b      	ldr	r3, [r3, #8]
 8009474:	429a      	cmp	r2, r3
 8009476:	d004      	beq.n	8009482 <_StoreChar+0x6e>
      p->ReturnValue = -1;
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800947e:	60da      	str	r2, [r3, #12]
    } else {
      p->Cnt = 0u;
    }
  }
}
 8009480:	e002      	b.n	8009488 <_StoreChar+0x74>
      p->Cnt = 0u;
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	2200      	movs	r2, #0
 8009486:	609a      	str	r2, [r3, #8]
}
 8009488:	bf00      	nop
 800948a:	3710      	adds	r7, #16
 800948c:	46bd      	mov	sp, r7
 800948e:	bd80      	pop	{r7, pc}

08009490 <_PrintUnsigned>:

/*********************************************************************
*
*       _PrintUnsigned
*/
static void _PrintUnsigned(SEGGER_RTT_PRINTF_DESC * pBufferDesc, unsigned v, unsigned Base, unsigned NumDigits, unsigned FieldWidth, unsigned FormatFlags) {
 8009490:	b580      	push	{r7, lr}
 8009492:	b08a      	sub	sp, #40	@ 0x28
 8009494:	af00      	add	r7, sp, #0
 8009496:	60f8      	str	r0, [r7, #12]
 8009498:	60b9      	str	r1, [r7, #8]
 800949a:	607a      	str	r2, [r7, #4]
 800949c:	603b      	str	r3, [r7, #0]
  unsigned Digit;
  unsigned Number;
  unsigned Width;
  char c;

  Number = v;
 800949e:	68bb      	ldr	r3, [r7, #8]
 80094a0:	623b      	str	r3, [r7, #32]
  Digit = 1u;
 80094a2:	2301      	movs	r3, #1
 80094a4:	627b      	str	r3, [r7, #36]	@ 0x24
  //
  // Get actual field width
  //
  Width = 1u;
 80094a6:	2301      	movs	r3, #1
 80094a8:	61fb      	str	r3, [r7, #28]
  while (Number >= Base) {
 80094aa:	e007      	b.n	80094bc <_PrintUnsigned+0x2c>
    Number = (Number / Base);
 80094ac:	6a3a      	ldr	r2, [r7, #32]
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80094b4:	623b      	str	r3, [r7, #32]
    Width++;
 80094b6:	69fb      	ldr	r3, [r7, #28]
 80094b8:	3301      	adds	r3, #1
 80094ba:	61fb      	str	r3, [r7, #28]
  while (Number >= Base) {
 80094bc:	6a3a      	ldr	r2, [r7, #32]
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	429a      	cmp	r2, r3
 80094c2:	d2f3      	bcs.n	80094ac <_PrintUnsigned+0x1c>
  }
  if (NumDigits > Width) {
 80094c4:	683a      	ldr	r2, [r7, #0]
 80094c6:	69fb      	ldr	r3, [r7, #28]
 80094c8:	429a      	cmp	r2, r3
 80094ca:	d901      	bls.n	80094d0 <_PrintUnsigned+0x40>
    Width = NumDigits;
 80094cc:	683b      	ldr	r3, [r7, #0]
 80094ce:	61fb      	str	r3, [r7, #28]
  }
  //
  // Print leading chars if necessary
  //
  if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u) {
 80094d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80094d2:	f003 0301 	and.w	r3, r3, #1
 80094d6:	2b00      	cmp	r3, #0
 80094d8:	d125      	bne.n	8009526 <_PrintUnsigned+0x96>
    if (FieldWidth != 0u) {
 80094da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094dc:	2b00      	cmp	r3, #0
 80094de:	d022      	beq.n	8009526 <_PrintUnsigned+0x96>
      if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && (NumDigits == 0u)) {
 80094e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80094e2:	f003 0302 	and.w	r3, r3, #2
 80094e6:	2b00      	cmp	r3, #0
 80094e8:	d005      	beq.n	80094f6 <_PrintUnsigned+0x66>
 80094ea:	683b      	ldr	r3, [r7, #0]
 80094ec:	2b00      	cmp	r3, #0
 80094ee:	d102      	bne.n	80094f6 <_PrintUnsigned+0x66>
        c = '0';
 80094f0:	2330      	movs	r3, #48	@ 0x30
 80094f2:	76fb      	strb	r3, [r7, #27]
 80094f4:	e001      	b.n	80094fa <_PrintUnsigned+0x6a>
      } else {
        c = ' ';
 80094f6:	2320      	movs	r3, #32
 80094f8:	76fb      	strb	r3, [r7, #27]
      }
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 80094fa:	e00b      	b.n	8009514 <_PrintUnsigned+0x84>
        FieldWidth--;
 80094fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094fe:	3b01      	subs	r3, #1
 8009500:	633b      	str	r3, [r7, #48]	@ 0x30
        _StoreChar(pBufferDesc, c);
 8009502:	7efb      	ldrb	r3, [r7, #27]
 8009504:	4619      	mov	r1, r3
 8009506:	68f8      	ldr	r0, [r7, #12]
 8009508:	f7ff ff84 	bl	8009414 <_StoreChar>
        if (pBufferDesc->ReturnValue < 0) {
 800950c:	68fb      	ldr	r3, [r7, #12]
 800950e:	68db      	ldr	r3, [r3, #12]
 8009510:	2b00      	cmp	r3, #0
 8009512:	db07      	blt.n	8009524 <_PrintUnsigned+0x94>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8009514:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009516:	2b00      	cmp	r3, #0
 8009518:	d005      	beq.n	8009526 <_PrintUnsigned+0x96>
 800951a:	69fa      	ldr	r2, [r7, #28]
 800951c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800951e:	429a      	cmp	r2, r3
 8009520:	d3ec      	bcc.n	80094fc <_PrintUnsigned+0x6c>
 8009522:	e000      	b.n	8009526 <_PrintUnsigned+0x96>
          break;
 8009524:	bf00      	nop
        }
      }
    }
  }
  if (pBufferDesc->ReturnValue >= 0) {
 8009526:	68fb      	ldr	r3, [r7, #12]
 8009528:	68db      	ldr	r3, [r3, #12]
 800952a:	2b00      	cmp	r3, #0
 800952c:	db55      	blt.n	80095da <_PrintUnsigned+0x14a>
    // Compute Digit.
    // Loop until Digit has the value of the highest digit required.
    // Example: If the output is 345 (Base 10), loop 2 times until Digit is 100.
    //
    while (1) {
      if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure we loop at least that often, before checking anything else (> 1 check avoids problems with NumDigits being signed / unsigned)
 800952e:	683b      	ldr	r3, [r7, #0]
 8009530:	2b01      	cmp	r3, #1
 8009532:	d903      	bls.n	800953c <_PrintUnsigned+0xac>
        NumDigits--;
 8009534:	683b      	ldr	r3, [r7, #0]
 8009536:	3b01      	subs	r3, #1
 8009538:	603b      	str	r3, [r7, #0]
 800953a:	e009      	b.n	8009550 <_PrintUnsigned+0xc0>
      } else {
        Div = v / Digit;
 800953c:	68ba      	ldr	r2, [r7, #8]
 800953e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009540:	fbb2 f3f3 	udiv	r3, r2, r3
 8009544:	617b      	str	r3, [r7, #20]
        if (Div < Base) {        // Is our divider big enough to extract the highest digit from value? => Done
 8009546:	697a      	ldr	r2, [r7, #20]
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	429a      	cmp	r2, r3
 800954c:	d200      	bcs.n	8009550 <_PrintUnsigned+0xc0>
          break;
 800954e:	e005      	b.n	800955c <_PrintUnsigned+0xcc>
        }
      }
      Digit *= Base;
 8009550:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009552:	687a      	ldr	r2, [r7, #4]
 8009554:	fb02 f303 	mul.w	r3, r2, r3
 8009558:	627b      	str	r3, [r7, #36]	@ 0x24
      if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure we loop at least that often, before checking anything else (> 1 check avoids problems with NumDigits being signed / unsigned)
 800955a:	e7e8      	b.n	800952e <_PrintUnsigned+0x9e>
    }
    //
    // Output digits
    //
    do {
      Div = v / Digit;
 800955c:	68ba      	ldr	r2, [r7, #8]
 800955e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009560:	fbb2 f3f3 	udiv	r3, r2, r3
 8009564:	617b      	str	r3, [r7, #20]
      v -= Div * Digit;
 8009566:	697b      	ldr	r3, [r7, #20]
 8009568:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800956a:	fb02 f303 	mul.w	r3, r2, r3
 800956e:	68ba      	ldr	r2, [r7, #8]
 8009570:	1ad3      	subs	r3, r2, r3
 8009572:	60bb      	str	r3, [r7, #8]
      _StoreChar(pBufferDesc, _aV2C[Div]);
 8009574:	4a1b      	ldr	r2, [pc, #108]	@ (80095e4 <_PrintUnsigned+0x154>)
 8009576:	697b      	ldr	r3, [r7, #20]
 8009578:	4413      	add	r3, r2
 800957a:	781b      	ldrb	r3, [r3, #0]
 800957c:	4619      	mov	r1, r3
 800957e:	68f8      	ldr	r0, [r7, #12]
 8009580:	f7ff ff48 	bl	8009414 <_StoreChar>
      if (pBufferDesc->ReturnValue < 0) {
 8009584:	68fb      	ldr	r3, [r7, #12]
 8009586:	68db      	ldr	r3, [r3, #12]
 8009588:	2b00      	cmp	r3, #0
 800958a:	db08      	blt.n	800959e <_PrintUnsigned+0x10e>
        break;
      }
      Digit /= Base;
 800958c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	fbb2 f3f3 	udiv	r3, r2, r3
 8009594:	627b      	str	r3, [r7, #36]	@ 0x24
    } while (Digit);
 8009596:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009598:	2b00      	cmp	r3, #0
 800959a:	d1df      	bne.n	800955c <_PrintUnsigned+0xcc>
 800959c:	e000      	b.n	80095a0 <_PrintUnsigned+0x110>
        break;
 800959e:	bf00      	nop
    //
    // Print trailing spaces if necessary
    //
    if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == FORMAT_FLAG_LEFT_JUSTIFY) {
 80095a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80095a2:	f003 0301 	and.w	r3, r3, #1
 80095a6:	2b00      	cmp	r3, #0
 80095a8:	d017      	beq.n	80095da <_PrintUnsigned+0x14a>
      if (FieldWidth != 0u) {
 80095aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095ac:	2b00      	cmp	r3, #0
 80095ae:	d014      	beq.n	80095da <_PrintUnsigned+0x14a>
        while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 80095b0:	e00a      	b.n	80095c8 <_PrintUnsigned+0x138>
          FieldWidth--;
 80095b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095b4:	3b01      	subs	r3, #1
 80095b6:	633b      	str	r3, [r7, #48]	@ 0x30
          _StoreChar(pBufferDesc, ' ');
 80095b8:	2120      	movs	r1, #32
 80095ba:	68f8      	ldr	r0, [r7, #12]
 80095bc:	f7ff ff2a 	bl	8009414 <_StoreChar>
          if (pBufferDesc->ReturnValue < 0) {
 80095c0:	68fb      	ldr	r3, [r7, #12]
 80095c2:	68db      	ldr	r3, [r3, #12]
 80095c4:	2b00      	cmp	r3, #0
 80095c6:	db07      	blt.n	80095d8 <_PrintUnsigned+0x148>
        while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 80095c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095ca:	2b00      	cmp	r3, #0
 80095cc:	d005      	beq.n	80095da <_PrintUnsigned+0x14a>
 80095ce:	69fa      	ldr	r2, [r7, #28]
 80095d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095d2:	429a      	cmp	r2, r3
 80095d4:	d3ed      	bcc.n	80095b2 <_PrintUnsigned+0x122>
          }
        }
      }
    }
  }
}
 80095d6:	e000      	b.n	80095da <_PrintUnsigned+0x14a>
            break;
 80095d8:	bf00      	nop
}
 80095da:	bf00      	nop
 80095dc:	3728      	adds	r7, #40	@ 0x28
 80095de:	46bd      	mov	sp, r7
 80095e0:	bd80      	pop	{r7, pc}
 80095e2:	bf00      	nop
 80095e4:	0800c268 	.word	0x0800c268

080095e8 <_PrintInt>:

/*********************************************************************
*
*       _PrintInt
*/
static void _PrintInt(SEGGER_RTT_PRINTF_DESC * pBufferDesc, int v, unsigned Base, unsigned NumDigits, unsigned FieldWidth, unsigned FormatFlags) {
 80095e8:	b580      	push	{r7, lr}
 80095ea:	b088      	sub	sp, #32
 80095ec:	af02      	add	r7, sp, #8
 80095ee:	60f8      	str	r0, [r7, #12]
 80095f0:	60b9      	str	r1, [r7, #8]
 80095f2:	607a      	str	r2, [r7, #4]
 80095f4:	603b      	str	r3, [r7, #0]
  unsigned Width;
  int Number;

  Number = (v < 0) ? -v : v;
 80095f6:	68bb      	ldr	r3, [r7, #8]
 80095f8:	2b00      	cmp	r3, #0
 80095fa:	bfb8      	it	lt
 80095fc:	425b      	neglt	r3, r3
 80095fe:	613b      	str	r3, [r7, #16]

  //
  // Get actual field width
  //
  Width = 1u;
 8009600:	2301      	movs	r3, #1
 8009602:	617b      	str	r3, [r7, #20]
  while (Number >= (int)Base) {
 8009604:	e007      	b.n	8009616 <_PrintInt+0x2e>
    Number = (Number / (int)Base);
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	693a      	ldr	r2, [r7, #16]
 800960a:	fb92 f3f3 	sdiv	r3, r2, r3
 800960e:	613b      	str	r3, [r7, #16]
    Width++;
 8009610:	697b      	ldr	r3, [r7, #20]
 8009612:	3301      	adds	r3, #1
 8009614:	617b      	str	r3, [r7, #20]
  while (Number >= (int)Base) {
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	693a      	ldr	r2, [r7, #16]
 800961a:	429a      	cmp	r2, r3
 800961c:	daf3      	bge.n	8009606 <_PrintInt+0x1e>
  }
  if (NumDigits > Width) {
 800961e:	683a      	ldr	r2, [r7, #0]
 8009620:	697b      	ldr	r3, [r7, #20]
 8009622:	429a      	cmp	r2, r3
 8009624:	d901      	bls.n	800962a <_PrintInt+0x42>
    Width = NumDigits;
 8009626:	683b      	ldr	r3, [r7, #0]
 8009628:	617b      	str	r3, [r7, #20]
  }
  if ((FieldWidth > 0u) && ((v < 0) || ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN))) {
 800962a:	6a3b      	ldr	r3, [r7, #32]
 800962c:	2b00      	cmp	r3, #0
 800962e:	d00a      	beq.n	8009646 <_PrintInt+0x5e>
 8009630:	68bb      	ldr	r3, [r7, #8]
 8009632:	2b00      	cmp	r3, #0
 8009634:	db04      	blt.n	8009640 <_PrintInt+0x58>
 8009636:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009638:	f003 0304 	and.w	r3, r3, #4
 800963c:	2b00      	cmp	r3, #0
 800963e:	d002      	beq.n	8009646 <_PrintInt+0x5e>
    FieldWidth--;
 8009640:	6a3b      	ldr	r3, [r7, #32]
 8009642:	3b01      	subs	r3, #1
 8009644:	623b      	str	r3, [r7, #32]
  }

  //
  // Print leading spaces if necessary
  //
  if ((((FormatFlags & FORMAT_FLAG_PAD_ZERO) == 0u) || (NumDigits != 0u)) && ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u)) {
 8009646:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009648:	f003 0302 	and.w	r3, r3, #2
 800964c:	2b00      	cmp	r3, #0
 800964e:	d002      	beq.n	8009656 <_PrintInt+0x6e>
 8009650:	683b      	ldr	r3, [r7, #0]
 8009652:	2b00      	cmp	r3, #0
 8009654:	d01c      	beq.n	8009690 <_PrintInt+0xa8>
 8009656:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009658:	f003 0301 	and.w	r3, r3, #1
 800965c:	2b00      	cmp	r3, #0
 800965e:	d117      	bne.n	8009690 <_PrintInt+0xa8>
    if (FieldWidth != 0u) {
 8009660:	6a3b      	ldr	r3, [r7, #32]
 8009662:	2b00      	cmp	r3, #0
 8009664:	d014      	beq.n	8009690 <_PrintInt+0xa8>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8009666:	e00a      	b.n	800967e <_PrintInt+0x96>
        FieldWidth--;
 8009668:	6a3b      	ldr	r3, [r7, #32]
 800966a:	3b01      	subs	r3, #1
 800966c:	623b      	str	r3, [r7, #32]
        _StoreChar(pBufferDesc, ' ');
 800966e:	2120      	movs	r1, #32
 8009670:	68f8      	ldr	r0, [r7, #12]
 8009672:	f7ff fecf 	bl	8009414 <_StoreChar>
        if (pBufferDesc->ReturnValue < 0) {
 8009676:	68fb      	ldr	r3, [r7, #12]
 8009678:	68db      	ldr	r3, [r3, #12]
 800967a:	2b00      	cmp	r3, #0
 800967c:	db07      	blt.n	800968e <_PrintInt+0xa6>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 800967e:	6a3b      	ldr	r3, [r7, #32]
 8009680:	2b00      	cmp	r3, #0
 8009682:	d005      	beq.n	8009690 <_PrintInt+0xa8>
 8009684:	697a      	ldr	r2, [r7, #20]
 8009686:	6a3b      	ldr	r3, [r7, #32]
 8009688:	429a      	cmp	r2, r3
 800968a:	d3ed      	bcc.n	8009668 <_PrintInt+0x80>
 800968c:	e000      	b.n	8009690 <_PrintInt+0xa8>
          break;
 800968e:	bf00      	nop
    }
  }
  //
  // Print sign if necessary
  //
  if (pBufferDesc->ReturnValue >= 0) {
 8009690:	68fb      	ldr	r3, [r7, #12]
 8009692:	68db      	ldr	r3, [r3, #12]
 8009694:	2b00      	cmp	r3, #0
 8009696:	db4a      	blt.n	800972e <_PrintInt+0x146>
    if (v < 0) {
 8009698:	68bb      	ldr	r3, [r7, #8]
 800969a:	2b00      	cmp	r3, #0
 800969c:	da07      	bge.n	80096ae <_PrintInt+0xc6>
      v = -v;
 800969e:	68bb      	ldr	r3, [r7, #8]
 80096a0:	425b      	negs	r3, r3
 80096a2:	60bb      	str	r3, [r7, #8]
      _StoreChar(pBufferDesc, '-');
 80096a4:	212d      	movs	r1, #45	@ 0x2d
 80096a6:	68f8      	ldr	r0, [r7, #12]
 80096a8:	f7ff feb4 	bl	8009414 <_StoreChar>
 80096ac:	e008      	b.n	80096c0 <_PrintInt+0xd8>
    } else if ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN) {
 80096ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096b0:	f003 0304 	and.w	r3, r3, #4
 80096b4:	2b00      	cmp	r3, #0
 80096b6:	d003      	beq.n	80096c0 <_PrintInt+0xd8>
      _StoreChar(pBufferDesc, '+');
 80096b8:	212b      	movs	r1, #43	@ 0x2b
 80096ba:	68f8      	ldr	r0, [r7, #12]
 80096bc:	f7ff feaa 	bl	8009414 <_StoreChar>
    } else {

    }
    if (pBufferDesc->ReturnValue >= 0) {
 80096c0:	68fb      	ldr	r3, [r7, #12]
 80096c2:	68db      	ldr	r3, [r3, #12]
 80096c4:	2b00      	cmp	r3, #0
 80096c6:	db32      	blt.n	800972e <_PrintInt+0x146>
      //
      // Print leading zeros if necessary
      //
      if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u) && (NumDigits == 0u)) {
 80096c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096ca:	f003 0302 	and.w	r3, r3, #2
 80096ce:	2b00      	cmp	r3, #0
 80096d0:	d01f      	beq.n	8009712 <_PrintInt+0x12a>
 80096d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096d4:	f003 0301 	and.w	r3, r3, #1
 80096d8:	2b00      	cmp	r3, #0
 80096da:	d11a      	bne.n	8009712 <_PrintInt+0x12a>
 80096dc:	683b      	ldr	r3, [r7, #0]
 80096de:	2b00      	cmp	r3, #0
 80096e0:	d117      	bne.n	8009712 <_PrintInt+0x12a>
        if (FieldWidth != 0u) {
 80096e2:	6a3b      	ldr	r3, [r7, #32]
 80096e4:	2b00      	cmp	r3, #0
 80096e6:	d014      	beq.n	8009712 <_PrintInt+0x12a>
          while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 80096e8:	e00a      	b.n	8009700 <_PrintInt+0x118>
            FieldWidth--;
 80096ea:	6a3b      	ldr	r3, [r7, #32]
 80096ec:	3b01      	subs	r3, #1
 80096ee:	623b      	str	r3, [r7, #32]
            _StoreChar(pBufferDesc, '0');
 80096f0:	2130      	movs	r1, #48	@ 0x30
 80096f2:	68f8      	ldr	r0, [r7, #12]
 80096f4:	f7ff fe8e 	bl	8009414 <_StoreChar>
            if (pBufferDesc->ReturnValue < 0) {
 80096f8:	68fb      	ldr	r3, [r7, #12]
 80096fa:	68db      	ldr	r3, [r3, #12]
 80096fc:	2b00      	cmp	r3, #0
 80096fe:	db07      	blt.n	8009710 <_PrintInt+0x128>
          while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8009700:	6a3b      	ldr	r3, [r7, #32]
 8009702:	2b00      	cmp	r3, #0
 8009704:	d005      	beq.n	8009712 <_PrintInt+0x12a>
 8009706:	697a      	ldr	r2, [r7, #20]
 8009708:	6a3b      	ldr	r3, [r7, #32]
 800970a:	429a      	cmp	r2, r3
 800970c:	d3ed      	bcc.n	80096ea <_PrintInt+0x102>
 800970e:	e000      	b.n	8009712 <_PrintInt+0x12a>
              break;
 8009710:	bf00      	nop
            }
          }
        }
      }
      if (pBufferDesc->ReturnValue >= 0) {
 8009712:	68fb      	ldr	r3, [r7, #12]
 8009714:	68db      	ldr	r3, [r3, #12]
 8009716:	2b00      	cmp	r3, #0
 8009718:	db09      	blt.n	800972e <_PrintInt+0x146>
        //
        // Print number without sign
        //
        _PrintUnsigned(pBufferDesc, (unsigned)v, Base, NumDigits, FieldWidth, FormatFlags);
 800971a:	68b9      	ldr	r1, [r7, #8]
 800971c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800971e:	9301      	str	r3, [sp, #4]
 8009720:	6a3b      	ldr	r3, [r7, #32]
 8009722:	9300      	str	r3, [sp, #0]
 8009724:	683b      	ldr	r3, [r7, #0]
 8009726:	687a      	ldr	r2, [r7, #4]
 8009728:	68f8      	ldr	r0, [r7, #12]
 800972a:	f7ff feb1 	bl	8009490 <_PrintUnsigned>
      }
    }
  }
}
 800972e:	bf00      	nop
 8009730:	3718      	adds	r7, #24
 8009732:	46bd      	mov	sp, r7
 8009734:	bd80      	pop	{r7, pc}
	...

08009738 <SEGGER_RTT_vprintf>:
*
*  Return values
*    >= 0:  Number of bytes which have been stored in the "Up"-buffer.
*     < 0:  Error
*/
int SEGGER_RTT_vprintf(unsigned BufferIndex, const char * sFormat, va_list * pParamList) {
 8009738:	b580      	push	{r7, lr}
 800973a:	b0a4      	sub	sp, #144	@ 0x90
 800973c:	af02      	add	r7, sp, #8
 800973e:	60f8      	str	r0, [r7, #12]
 8009740:	60b9      	str	r1, [r7, #8]
 8009742:	607a      	str	r2, [r7, #4]
  unsigned Precision;
  unsigned FormatFlags;
  unsigned FieldWidth;
  char acBuffer[SEGGER_RTT_PRINTF_BUFFER_SIZE];

  BufferDesc.pBuffer        = acBuffer;
 8009744:	f107 0314 	add.w	r3, r7, #20
 8009748:	657b      	str	r3, [r7, #84]	@ 0x54
  BufferDesc.BufferSize     = SEGGER_RTT_PRINTF_BUFFER_SIZE;
 800974a:	2340      	movs	r3, #64	@ 0x40
 800974c:	65bb      	str	r3, [r7, #88]	@ 0x58
  BufferDesc.Cnt            = 0u;
 800974e:	2300      	movs	r3, #0
 8009750:	65fb      	str	r3, [r7, #92]	@ 0x5c
  BufferDesc.RTTBufferIndex = BufferIndex;
 8009752:	68fb      	ldr	r3, [r7, #12]
 8009754:	667b      	str	r3, [r7, #100]	@ 0x64
  BufferDesc.ReturnValue    = 0;
 8009756:	2300      	movs	r3, #0
 8009758:	663b      	str	r3, [r7, #96]	@ 0x60

  do {
    c = *sFormat;
 800975a:	68bb      	ldr	r3, [r7, #8]
 800975c:	781b      	ldrb	r3, [r3, #0]
 800975e:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
    sFormat++;
 8009762:	68bb      	ldr	r3, [r7, #8]
 8009764:	3301      	adds	r3, #1
 8009766:	60bb      	str	r3, [r7, #8]
    if (c == 0u) {
 8009768:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 800976c:	2b00      	cmp	r3, #0
 800976e:	f000 81d9 	beq.w	8009b24 <SEGGER_RTT_vprintf+0x3ec>
      break;
    }
    if (c == '%') {
 8009772:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8009776:	2b25      	cmp	r3, #37	@ 0x25
 8009778:	f040 81c7 	bne.w	8009b0a <SEGGER_RTT_vprintf+0x3d2>
      //
      // Filter out flags
      //
      FormatFlags = 0u;
 800977c:	2300      	movs	r3, #0
 800977e:	677b      	str	r3, [r7, #116]	@ 0x74
      v = 1;
 8009780:	2301      	movs	r3, #1
 8009782:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
      do {
        c = *sFormat;
 8009786:	68bb      	ldr	r3, [r7, #8]
 8009788:	781b      	ldrb	r3, [r3, #0]
 800978a:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
        switch (c) {
 800978e:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8009792:	3b23      	subs	r3, #35	@ 0x23
 8009794:	2b0d      	cmp	r3, #13
 8009796:	d83f      	bhi.n	8009818 <SEGGER_RTT_vprintf+0xe0>
 8009798:	a201      	add	r2, pc, #4	@ (adr r2, 80097a0 <SEGGER_RTT_vprintf+0x68>)
 800979a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800979e:	bf00      	nop
 80097a0:	08009809 	.word	0x08009809
 80097a4:	08009819 	.word	0x08009819
 80097a8:	08009819 	.word	0x08009819
 80097ac:	08009819 	.word	0x08009819
 80097b0:	08009819 	.word	0x08009819
 80097b4:	08009819 	.word	0x08009819
 80097b8:	08009819 	.word	0x08009819
 80097bc:	08009819 	.word	0x08009819
 80097c0:	080097f9 	.word	0x080097f9
 80097c4:	08009819 	.word	0x08009819
 80097c8:	080097d9 	.word	0x080097d9
 80097cc:	08009819 	.word	0x08009819
 80097d0:	08009819 	.word	0x08009819
 80097d4:	080097e9 	.word	0x080097e9
        case '-': FormatFlags |= FORMAT_FLAG_LEFT_JUSTIFY; sFormat++; break;
 80097d8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80097da:	f043 0301 	orr.w	r3, r3, #1
 80097de:	677b      	str	r3, [r7, #116]	@ 0x74
 80097e0:	68bb      	ldr	r3, [r7, #8]
 80097e2:	3301      	adds	r3, #1
 80097e4:	60bb      	str	r3, [r7, #8]
 80097e6:	e01b      	b.n	8009820 <SEGGER_RTT_vprintf+0xe8>
        case '0': FormatFlags |= FORMAT_FLAG_PAD_ZERO;     sFormat++; break;
 80097e8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80097ea:	f043 0302 	orr.w	r3, r3, #2
 80097ee:	677b      	str	r3, [r7, #116]	@ 0x74
 80097f0:	68bb      	ldr	r3, [r7, #8]
 80097f2:	3301      	adds	r3, #1
 80097f4:	60bb      	str	r3, [r7, #8]
 80097f6:	e013      	b.n	8009820 <SEGGER_RTT_vprintf+0xe8>
        case '+': FormatFlags |= FORMAT_FLAG_PRINT_SIGN;   sFormat++; break;
 80097f8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80097fa:	f043 0304 	orr.w	r3, r3, #4
 80097fe:	677b      	str	r3, [r7, #116]	@ 0x74
 8009800:	68bb      	ldr	r3, [r7, #8]
 8009802:	3301      	adds	r3, #1
 8009804:	60bb      	str	r3, [r7, #8]
 8009806:	e00b      	b.n	8009820 <SEGGER_RTT_vprintf+0xe8>
        case '#': FormatFlags |= FORMAT_FLAG_ALTERNATE;    sFormat++; break;
 8009808:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800980a:	f043 0308 	orr.w	r3, r3, #8
 800980e:	677b      	str	r3, [r7, #116]	@ 0x74
 8009810:	68bb      	ldr	r3, [r7, #8]
 8009812:	3301      	adds	r3, #1
 8009814:	60bb      	str	r3, [r7, #8]
 8009816:	e003      	b.n	8009820 <SEGGER_RTT_vprintf+0xe8>
        default:  v = 0; break;
 8009818:	2300      	movs	r3, #0
 800981a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800981e:	bf00      	nop
        }
      } while (v);
 8009820:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8009824:	2b00      	cmp	r3, #0
 8009826:	d1ae      	bne.n	8009786 <SEGGER_RTT_vprintf+0x4e>
      //
      // filter out field with
      //
      FieldWidth = 0u;
 8009828:	2300      	movs	r3, #0
 800982a:	673b      	str	r3, [r7, #112]	@ 0x70
      do {
        c = *sFormat;
 800982c:	68bb      	ldr	r3, [r7, #8]
 800982e:	781b      	ldrb	r3, [r3, #0]
 8009830:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
        if ((c < '0') || (c > '9')) {
 8009834:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8009838:	2b2f      	cmp	r3, #47	@ 0x2f
 800983a:	d912      	bls.n	8009862 <SEGGER_RTT_vprintf+0x12a>
 800983c:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8009840:	2b39      	cmp	r3, #57	@ 0x39
 8009842:	d80e      	bhi.n	8009862 <SEGGER_RTT_vprintf+0x12a>
          break;
        }
        sFormat++;
 8009844:	68bb      	ldr	r3, [r7, #8]
 8009846:	3301      	adds	r3, #1
 8009848:	60bb      	str	r3, [r7, #8]
        FieldWidth = (FieldWidth * 10u) + ((unsigned)c - '0');
 800984a:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800984c:	4613      	mov	r3, r2
 800984e:	009b      	lsls	r3, r3, #2
 8009850:	4413      	add	r3, r2
 8009852:	005b      	lsls	r3, r3, #1
 8009854:	461a      	mov	r2, r3
 8009856:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 800985a:	4413      	add	r3, r2
 800985c:	3b30      	subs	r3, #48	@ 0x30
 800985e:	673b      	str	r3, [r7, #112]	@ 0x70
        c = *sFormat;
 8009860:	e7e4      	b.n	800982c <SEGGER_RTT_vprintf+0xf4>
      } while (1);

      //
      // Filter out precision (number of digits to display)
      //
      PrecisionSet = 0;
 8009862:	2300      	movs	r3, #0
 8009864:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
      Precision = 0u;
 8009868:	2300      	movs	r3, #0
 800986a:	67bb      	str	r3, [r7, #120]	@ 0x78
      c = *sFormat;
 800986c:	68bb      	ldr	r3, [r7, #8]
 800986e:	781b      	ldrb	r3, [r3, #0]
 8009870:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
      if (c == '.') {
 8009874:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8009878:	2b2e      	cmp	r3, #46	@ 0x2e
 800987a:	d132      	bne.n	80098e2 <SEGGER_RTT_vprintf+0x1aa>
        sFormat++;
 800987c:	68bb      	ldr	r3, [r7, #8]
 800987e:	3301      	adds	r3, #1
 8009880:	60bb      	str	r3, [r7, #8]
        if (*sFormat == '*') {
 8009882:	68bb      	ldr	r3, [r7, #8]
 8009884:	781b      	ldrb	r3, [r3, #0]
 8009886:	2b2a      	cmp	r3, #42	@ 0x2a
 8009888:	d10d      	bne.n	80098a6 <SEGGER_RTT_vprintf+0x16e>
          sFormat++;
 800988a:	68bb      	ldr	r3, [r7, #8]
 800988c:	3301      	adds	r3, #1
 800988e:	60bb      	str	r3, [r7, #8]
          PrecisionSet = 1;
 8009890:	2301      	movs	r3, #1
 8009892:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
          Precision = va_arg(*pParamList, int);
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	681b      	ldr	r3, [r3, #0]
 800989a:	1d19      	adds	r1, r3, #4
 800989c:	687a      	ldr	r2, [r7, #4]
 800989e:	6011      	str	r1, [r2, #0]
 80098a0:	681b      	ldr	r3, [r3, #0]
 80098a2:	67bb      	str	r3, [r7, #120]	@ 0x78
 80098a4:	e01d      	b.n	80098e2 <SEGGER_RTT_vprintf+0x1aa>
        } else {
          do {
            c = *sFormat;
 80098a6:	68bb      	ldr	r3, [r7, #8]
 80098a8:	781b      	ldrb	r3, [r3, #0]
 80098aa:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
            if ((c < '0') || (c > '9')) {
 80098ae:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 80098b2:	2b2f      	cmp	r3, #47	@ 0x2f
 80098b4:	d915      	bls.n	80098e2 <SEGGER_RTT_vprintf+0x1aa>
 80098b6:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 80098ba:	2b39      	cmp	r3, #57	@ 0x39
 80098bc:	d811      	bhi.n	80098e2 <SEGGER_RTT_vprintf+0x1aa>
              break;
            }
            PrecisionSet = 1;
 80098be:	2301      	movs	r3, #1
 80098c0:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
            sFormat++;
 80098c4:	68bb      	ldr	r3, [r7, #8]
 80098c6:	3301      	adds	r3, #1
 80098c8:	60bb      	str	r3, [r7, #8]
            Precision = Precision * 10u + ((unsigned)c - '0');
 80098ca:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 80098cc:	4613      	mov	r3, r2
 80098ce:	009b      	lsls	r3, r3, #2
 80098d0:	4413      	add	r3, r2
 80098d2:	005b      	lsls	r3, r3, #1
 80098d4:	461a      	mov	r2, r3
 80098d6:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 80098da:	4413      	add	r3, r2
 80098dc:	3b30      	subs	r3, #48	@ 0x30
 80098de:	67bb      	str	r3, [r7, #120]	@ 0x78
            c = *sFormat;
 80098e0:	e7e1      	b.n	80098a6 <SEGGER_RTT_vprintf+0x16e>
        }
      }
      //
      // Filter out length modifier
      //
      c = *sFormat;
 80098e2:	68bb      	ldr	r3, [r7, #8]
 80098e4:	781b      	ldrb	r3, [r3, #0]
 80098e6:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
      do {
        if ((c == 'l') || (c == 'h')) {
 80098ea:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 80098ee:	2b6c      	cmp	r3, #108	@ 0x6c
 80098f0:	d003      	beq.n	80098fa <SEGGER_RTT_vprintf+0x1c2>
 80098f2:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 80098f6:	2b68      	cmp	r3, #104	@ 0x68
 80098f8:	d107      	bne.n	800990a <SEGGER_RTT_vprintf+0x1d2>
          sFormat++;
 80098fa:	68bb      	ldr	r3, [r7, #8]
 80098fc:	3301      	adds	r3, #1
 80098fe:	60bb      	str	r3, [r7, #8]
          c = *sFormat;
 8009900:	68bb      	ldr	r3, [r7, #8]
 8009902:	781b      	ldrb	r3, [r3, #0]
 8009904:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
        if ((c == 'l') || (c == 'h')) {
 8009908:	e7ef      	b.n	80098ea <SEGGER_RTT_vprintf+0x1b2>
        }
      } while (1);
      //
      // Handle specifiers
      //
      switch (c) {
 800990a:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 800990e:	2b25      	cmp	r3, #37	@ 0x25
 8009910:	f000 80ef 	beq.w	8009af2 <SEGGER_RTT_vprintf+0x3ba>
 8009914:	2b25      	cmp	r3, #37	@ 0x25
 8009916:	f2c0 80f3 	blt.w	8009b00 <SEGGER_RTT_vprintf+0x3c8>
 800991a:	2b78      	cmp	r3, #120	@ 0x78
 800991c:	f300 80f0 	bgt.w	8009b00 <SEGGER_RTT_vprintf+0x3c8>
 8009920:	2b58      	cmp	r3, #88	@ 0x58
 8009922:	f2c0 80ed 	blt.w	8009b00 <SEGGER_RTT_vprintf+0x3c8>
 8009926:	3b58      	subs	r3, #88	@ 0x58
 8009928:	2b20      	cmp	r3, #32
 800992a:	f200 80e9 	bhi.w	8009b00 <SEGGER_RTT_vprintf+0x3c8>
 800992e:	a201      	add	r2, pc, #4	@ (adr r2, 8009934 <SEGGER_RTT_vprintf+0x1fc>)
 8009930:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009934:	08009a37 	.word	0x08009a37
 8009938:	08009b01 	.word	0x08009b01
 800993c:	08009b01 	.word	0x08009b01
 8009940:	08009b01 	.word	0x08009b01
 8009944:	08009b01 	.word	0x08009b01
 8009948:	08009b01 	.word	0x08009b01
 800994c:	08009b01 	.word	0x08009b01
 8009950:	08009b01 	.word	0x08009b01
 8009954:	08009b01 	.word	0x08009b01
 8009958:	08009b01 	.word	0x08009b01
 800995c:	08009b01 	.word	0x08009b01
 8009960:	080099b9 	.word	0x080099b9
 8009964:	080099e3 	.word	0x080099e3
 8009968:	08009b01 	.word	0x08009b01
 800996c:	08009b01 	.word	0x08009b01
 8009970:	08009b01 	.word	0x08009b01
 8009974:	08009b01 	.word	0x08009b01
 8009978:	08009b01 	.word	0x08009b01
 800997c:	08009b01 	.word	0x08009b01
 8009980:	08009b01 	.word	0x08009b01
 8009984:	08009b01 	.word	0x08009b01
 8009988:	08009b01 	.word	0x08009b01
 800998c:	08009b01 	.word	0x08009b01
 8009990:	08009b01 	.word	0x08009b01
 8009994:	08009ac9 	.word	0x08009ac9
 8009998:	08009b01 	.word	0x08009b01
 800999c:	08009b01 	.word	0x08009b01
 80099a0:	08009a61 	.word	0x08009a61
 80099a4:	08009b01 	.word	0x08009b01
 80099a8:	08009a0d 	.word	0x08009a0d
 80099ac:	08009b01 	.word	0x08009b01
 80099b0:	08009b01 	.word	0x08009b01
 80099b4:	08009a37 	.word	0x08009a37
      case 'c': {
        char c0;
        v = va_arg(*pParamList, int);
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	681b      	ldr	r3, [r3, #0]
 80099bc:	1d19      	adds	r1, r3, #4
 80099be:	687a      	ldr	r2, [r7, #4]
 80099c0:	6011      	str	r1, [r2, #0]
 80099c2:	681b      	ldr	r3, [r3, #0]
 80099c4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
        c0 = (char)v;
 80099c8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80099cc:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
        _StoreChar(&BufferDesc, c0);
 80099d0:	f897 206b 	ldrb.w	r2, [r7, #107]	@ 0x6b
 80099d4:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80099d8:	4611      	mov	r1, r2
 80099da:	4618      	mov	r0, r3
 80099dc:	f7ff fd1a 	bl	8009414 <_StoreChar>
        break;
 80099e0:	e08f      	b.n	8009b02 <SEGGER_RTT_vprintf+0x3ca>
      }
      case 'd':
        v = va_arg(*pParamList, int);
 80099e2:	687b      	ldr	r3, [r7, #4]
 80099e4:	681b      	ldr	r3, [r3, #0]
 80099e6:	1d19      	adds	r1, r3, #4
 80099e8:	687a      	ldr	r2, [r7, #4]
 80099ea:	6011      	str	r1, [r2, #0]
 80099ec:	681b      	ldr	r3, [r3, #0]
 80099ee:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
        _PrintInt(&BufferDesc, v, 10u, Precision, FieldWidth, FormatFlags);
 80099f2:	f107 0054 	add.w	r0, r7, #84	@ 0x54
 80099f6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80099f8:	9301      	str	r3, [sp, #4]
 80099fa:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80099fc:	9300      	str	r3, [sp, #0]
 80099fe:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009a00:	220a      	movs	r2, #10
 8009a02:	f8d7 1080 	ldr.w	r1, [r7, #128]	@ 0x80
 8009a06:	f7ff fdef 	bl	80095e8 <_PrintInt>
        break;
 8009a0a:	e07a      	b.n	8009b02 <SEGGER_RTT_vprintf+0x3ca>
      case 'u':
        v = va_arg(*pParamList, int);
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	681b      	ldr	r3, [r3, #0]
 8009a10:	1d19      	adds	r1, r3, #4
 8009a12:	687a      	ldr	r2, [r7, #4]
 8009a14:	6011      	str	r1, [r2, #0]
 8009a16:	681b      	ldr	r3, [r3, #0]
 8009a18:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
        _PrintUnsigned(&BufferDesc, (unsigned)v, 10u, Precision, FieldWidth, FormatFlags);
 8009a1c:	f8d7 1080 	ldr.w	r1, [r7, #128]	@ 0x80
 8009a20:	f107 0054 	add.w	r0, r7, #84	@ 0x54
 8009a24:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009a26:	9301      	str	r3, [sp, #4]
 8009a28:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009a2a:	9300      	str	r3, [sp, #0]
 8009a2c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009a2e:	220a      	movs	r2, #10
 8009a30:	f7ff fd2e 	bl	8009490 <_PrintUnsigned>
        break;
 8009a34:	e065      	b.n	8009b02 <SEGGER_RTT_vprintf+0x3ca>
      case 'x':
      case 'X':
        v = va_arg(*pParamList, int);
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	681b      	ldr	r3, [r3, #0]
 8009a3a:	1d19      	adds	r1, r3, #4
 8009a3c:	687a      	ldr	r2, [r7, #4]
 8009a3e:	6011      	str	r1, [r2, #0]
 8009a40:	681b      	ldr	r3, [r3, #0]
 8009a42:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
        _PrintUnsigned(&BufferDesc, (unsigned)v, 16u, Precision, FieldWidth, FormatFlags);
 8009a46:	f8d7 1080 	ldr.w	r1, [r7, #128]	@ 0x80
 8009a4a:	f107 0054 	add.w	r0, r7, #84	@ 0x54
 8009a4e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009a50:	9301      	str	r3, [sp, #4]
 8009a52:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009a54:	9300      	str	r3, [sp, #0]
 8009a56:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009a58:	2210      	movs	r2, #16
 8009a5a:	f7ff fd19 	bl	8009490 <_PrintUnsigned>
        break;
 8009a5e:	e050      	b.n	8009b02 <SEGGER_RTT_vprintf+0x3ca>
      case 's':
        {
          const char * s = va_arg(*pParamList, const char *);
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	681b      	ldr	r3, [r3, #0]
 8009a64:	1d19      	adds	r1, r3, #4
 8009a66:	687a      	ldr	r2, [r7, #4]
 8009a68:	6011      	str	r1, [r2, #0]
 8009a6a:	681b      	ldr	r3, [r3, #0]
 8009a6c:	66fb      	str	r3, [r7, #108]	@ 0x6c
          if (s == NULL) {
 8009a6e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009a70:	2b00      	cmp	r3, #0
 8009a72:	d104      	bne.n	8009a7e <SEGGER_RTT_vprintf+0x346>
            s = "(NULL)";     // Print (NULL) instead of crashing or breaking, as it is more informative to the user.
 8009a74:	4b37      	ldr	r3, [pc, #220]	@ (8009b54 <SEGGER_RTT_vprintf+0x41c>)
 8009a76:	66fb      	str	r3, [r7, #108]	@ 0x6c
            PrecisionSet = 0; // Make sure (NULL) is printed, even when precision was set.
 8009a78:	2300      	movs	r3, #0
 8009a7a:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
          }
          do {
            c = *s;
 8009a7e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009a80:	781b      	ldrb	r3, [r3, #0]
 8009a82:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
            s++;
 8009a86:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009a88:	3301      	adds	r3, #1
 8009a8a:	66fb      	str	r3, [r7, #108]	@ 0x6c
            if (c == '\0') {
 8009a8c:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8009a90:	2b00      	cmp	r3, #0
 8009a92:	d015      	beq.n	8009ac0 <SEGGER_RTT_vprintf+0x388>
              break;
            }
            if ((PrecisionSet != 0) && (Precision == 0)) {
 8009a94:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 8009a98:	2b00      	cmp	r3, #0
 8009a9a:	d002      	beq.n	8009aa2 <SEGGER_RTT_vprintf+0x36a>
 8009a9c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009a9e:	2b00      	cmp	r3, #0
 8009aa0:	d010      	beq.n	8009ac4 <SEGGER_RTT_vprintf+0x38c>
              break;
            }
            _StoreChar(&BufferDesc, c);
 8009aa2:	f897 2087 	ldrb.w	r2, [r7, #135]	@ 0x87
 8009aa6:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8009aaa:	4611      	mov	r1, r2
 8009aac:	4618      	mov	r0, r3
 8009aae:	f7ff fcb1 	bl	8009414 <_StoreChar>
            Precision--;
 8009ab2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009ab4:	3b01      	subs	r3, #1
 8009ab6:	67bb      	str	r3, [r7, #120]	@ 0x78
          } while (BufferDesc.ReturnValue >= 0);
 8009ab8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009aba:	2b00      	cmp	r3, #0
 8009abc:	dadf      	bge.n	8009a7e <SEGGER_RTT_vprintf+0x346>
        }
        break;
 8009abe:	e020      	b.n	8009b02 <SEGGER_RTT_vprintf+0x3ca>
              break;
 8009ac0:	bf00      	nop
 8009ac2:	e01e      	b.n	8009b02 <SEGGER_RTT_vprintf+0x3ca>
              break;
 8009ac4:	bf00      	nop
        break;
 8009ac6:	e01c      	b.n	8009b02 <SEGGER_RTT_vprintf+0x3ca>
      case 'p':
        v = va_arg(*pParamList, int);
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	681b      	ldr	r3, [r3, #0]
 8009acc:	1d19      	adds	r1, r3, #4
 8009ace:	687a      	ldr	r2, [r7, #4]
 8009ad0:	6011      	str	r1, [r2, #0]
 8009ad2:	681b      	ldr	r3, [r3, #0]
 8009ad4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
        _PrintUnsigned(&BufferDesc, (unsigned)v, 16u, 8u, 8u, 0u);
 8009ad8:	f8d7 1080 	ldr.w	r1, [r7, #128]	@ 0x80
 8009adc:	f107 0054 	add.w	r0, r7, #84	@ 0x54
 8009ae0:	2300      	movs	r3, #0
 8009ae2:	9301      	str	r3, [sp, #4]
 8009ae4:	2308      	movs	r3, #8
 8009ae6:	9300      	str	r3, [sp, #0]
 8009ae8:	2308      	movs	r3, #8
 8009aea:	2210      	movs	r2, #16
 8009aec:	f7ff fcd0 	bl	8009490 <_PrintUnsigned>
        break;
 8009af0:	e007      	b.n	8009b02 <SEGGER_RTT_vprintf+0x3ca>
      case '%':
        _StoreChar(&BufferDesc, '%');
 8009af2:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8009af6:	2125      	movs	r1, #37	@ 0x25
 8009af8:	4618      	mov	r0, r3
 8009afa:	f7ff fc8b 	bl	8009414 <_StoreChar>
        break;
 8009afe:	e000      	b.n	8009b02 <SEGGER_RTT_vprintf+0x3ca>
      default:
        break;
 8009b00:	bf00      	nop
      }
      sFormat++;
 8009b02:	68bb      	ldr	r3, [r7, #8]
 8009b04:	3301      	adds	r3, #1
 8009b06:	60bb      	str	r3, [r7, #8]
 8009b08:	e007      	b.n	8009b1a <SEGGER_RTT_vprintf+0x3e2>
    } else {
      _StoreChar(&BufferDesc, c);
 8009b0a:	f897 2087 	ldrb.w	r2, [r7, #135]	@ 0x87
 8009b0e:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8009b12:	4611      	mov	r1, r2
 8009b14:	4618      	mov	r0, r3
 8009b16:	f7ff fc7d 	bl	8009414 <_StoreChar>
    }
  } while (BufferDesc.ReturnValue >= 0);
 8009b1a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009b1c:	2b00      	cmp	r3, #0
 8009b1e:	f6bf ae1c 	bge.w	800975a <SEGGER_RTT_vprintf+0x22>
 8009b22:	e000      	b.n	8009b26 <SEGGER_RTT_vprintf+0x3ee>
      break;
 8009b24:	bf00      	nop

  if (BufferDesc.ReturnValue > 0) {
 8009b26:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009b28:	2b00      	cmp	r3, #0
 8009b2a:	dd0d      	ble.n	8009b48 <SEGGER_RTT_vprintf+0x410>
    //
    // Write remaining data, if any
    //
    if (BufferDesc.Cnt != 0u) {
 8009b2c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009b2e:	2b00      	cmp	r3, #0
 8009b30:	d006      	beq.n	8009b40 <SEGGER_RTT_vprintf+0x408>
      SEGGER_RTT_Write(BufferIndex, acBuffer, BufferDesc.Cnt);
 8009b32:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8009b34:	f107 0314 	add.w	r3, r7, #20
 8009b38:	4619      	mov	r1, r3
 8009b3a:	68f8      	ldr	r0, [r7, #12]
 8009b3c:	f7ff fb74 	bl	8009228 <SEGGER_RTT_Write>
    }
    BufferDesc.ReturnValue += (int)BufferDesc.Cnt;
 8009b40:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009b42:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8009b44:	4413      	add	r3, r2
 8009b46:	663b      	str	r3, [r7, #96]	@ 0x60
  }
  return BufferDesc.ReturnValue;
 8009b48:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
}
 8009b4a:	4618      	mov	r0, r3
 8009b4c:	3788      	adds	r7, #136	@ 0x88
 8009b4e:	46bd      	mov	sp, r7
 8009b50:	bd80      	pop	{r7, pc}
 8009b52:	bf00      	nop
 8009b54:	0800c184 	.word	0x0800c184

08009b58 <SEGGER_RTT_printf>:
*          u: Print the argument as an unsigned integer
*          x: Print the argument as an hexadecimal integer
*          s: Print the string pointed to by the argument
*          p: Print the argument as an 8-digit hexadecimal integer. (Argument shall be a pointer to void.)
*/
int SEGGER_RTT_printf(unsigned BufferIndex, const char * sFormat, ...) {
 8009b58:	b40e      	push	{r1, r2, r3}
 8009b5a:	b580      	push	{r7, lr}
 8009b5c:	b085      	sub	sp, #20
 8009b5e:	af00      	add	r7, sp, #0
 8009b60:	6078      	str	r0, [r7, #4]
  int r;
  va_list ParamList;

  va_start(ParamList, sFormat);
 8009b62:	f107 0320 	add.w	r3, r7, #32
 8009b66:	60bb      	str	r3, [r7, #8]
  r = SEGGER_RTT_vprintf(BufferIndex, sFormat, &ParamList);
 8009b68:	f107 0308 	add.w	r3, r7, #8
 8009b6c:	461a      	mov	r2, r3
 8009b6e:	69f9      	ldr	r1, [r7, #28]
 8009b70:	6878      	ldr	r0, [r7, #4]
 8009b72:	f7ff fde1 	bl	8009738 <SEGGER_RTT_vprintf>
 8009b76:	60f8      	str	r0, [r7, #12]
  va_end(ParamList);
  return r;
 8009b78:	68fb      	ldr	r3, [r7, #12]
}
 8009b7a:	4618      	mov	r0, r3
 8009b7c:	3714      	adds	r7, #20
 8009b7e:	46bd      	mov	sp, r7
 8009b80:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009b84:	b003      	add	sp, #12
 8009b86:	4770      	bx	lr

08009b88 <_cbSendSystemDesc>:
*       _cbSendSystemDesc()
*
*  Function description
*    Sends SystemView description strings.
*/
static void _cbSendSystemDesc(void) {
 8009b88:	b580      	push	{r7, lr}
 8009b8a:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_SendSysDesc("N="SYSVIEW_APP_NAME",D="SYSVIEW_DEVICE_NAME",O=FreeRTOS");
 8009b8c:	4803      	ldr	r0, [pc, #12]	@ (8009b9c <_cbSendSystemDesc+0x14>)
 8009b8e:	f001 fbc1 	bl	800b314 <SEGGER_SYSVIEW_SendSysDesc>
  SEGGER_SYSVIEW_SendSysDesc("I#15=SysTick");
 8009b92:	4803      	ldr	r0, [pc, #12]	@ (8009ba0 <_cbSendSystemDesc+0x18>)
 8009b94:	f001 fbbe 	bl	800b314 <SEGGER_SYSVIEW_SendSysDesc>
}
 8009b98:	bf00      	nop
 8009b9a:	bd80      	pop	{r7, pc}
 8009b9c:	0800c18c 	.word	0x0800c18c
 8009ba0:	0800c1b8 	.word	0x0800c1b8

08009ba4 <SEGGER_SYSVIEW_Conf>:
*
*       Global functions
*
**********************************************************************
*/
void SEGGER_SYSVIEW_Conf(void) {
 8009ba4:	b580      	push	{r7, lr}
 8009ba6:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_Init(SYSVIEW_TIMESTAMP_FREQ, SYSVIEW_CPU_FREQ, 
 8009ba8:	4b06      	ldr	r3, [pc, #24]	@ (8009bc4 <SEGGER_SYSVIEW_Conf+0x20>)
 8009baa:	6818      	ldr	r0, [r3, #0]
 8009bac:	4b05      	ldr	r3, [pc, #20]	@ (8009bc4 <SEGGER_SYSVIEW_Conf+0x20>)
 8009bae:	6819      	ldr	r1, [r3, #0]
 8009bb0:	4b05      	ldr	r3, [pc, #20]	@ (8009bc8 <SEGGER_SYSVIEW_Conf+0x24>)
 8009bb2:	4a06      	ldr	r2, [pc, #24]	@ (8009bcc <SEGGER_SYSVIEW_Conf+0x28>)
 8009bb4:	f001 f834 	bl	800ac20 <SEGGER_SYSVIEW_Init>
                      &SYSVIEW_X_OS_TraceAPI, _cbSendSystemDesc);
  SEGGER_SYSVIEW_SetRAMBase(SYSVIEW_RAM_BASE);
 8009bb8:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
 8009bbc:	f001 f874 	bl	800aca8 <SEGGER_SYSVIEW_SetRAMBase>
}
 8009bc0:	bf00      	nop
 8009bc2:	bd80      	pop	{r7, pc}
 8009bc4:	20000024 	.word	0x20000024
 8009bc8:	08009b89 	.word	0x08009b89
 8009bcc:	0800c278 	.word	0x0800c278

08009bd0 <_cbSendTaskList>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, it uses SYSVIEW
*    functions to send the entire task list to the host.
*/
static void _cbSendTaskList(void) {
 8009bd0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009bd2:	b085      	sub	sp, #20
 8009bd4:	af02      	add	r7, sp, #8
  unsigned n;

  for (n = 0; n < _NumTasks; n++) {
 8009bd6:	2300      	movs	r3, #0
 8009bd8:	607b      	str	r3, [r7, #4]
 8009bda:	e033      	b.n	8009c44 <_cbSendTaskList+0x74>
#if INCLUDE_uxTaskGetStackHighWaterMark // Report Task Stack High Watermark
    _aTasks[n].uStackHighWaterMark = uxTaskGetStackHighWaterMark((TaskHandle_t)_aTasks[n].xHandle);
#endif
    SYSVIEW_SendTaskInfo((U32)_aTasks[n].xHandle, _aTasks[n].pcTaskName, (unsigned)_aTasks[n].uxCurrentPriority, (U32)_aTasks[n].pxStack, (unsigned)_aTasks[n].uStackHighWaterMark);
 8009bdc:	491e      	ldr	r1, [pc, #120]	@ (8009c58 <_cbSendTaskList+0x88>)
 8009bde:	687a      	ldr	r2, [r7, #4]
 8009be0:	4613      	mov	r3, r2
 8009be2:	009b      	lsls	r3, r3, #2
 8009be4:	4413      	add	r3, r2
 8009be6:	009b      	lsls	r3, r3, #2
 8009be8:	440b      	add	r3, r1
 8009bea:	6818      	ldr	r0, [r3, #0]
 8009bec:	491a      	ldr	r1, [pc, #104]	@ (8009c58 <_cbSendTaskList+0x88>)
 8009bee:	687a      	ldr	r2, [r7, #4]
 8009bf0:	4613      	mov	r3, r2
 8009bf2:	009b      	lsls	r3, r3, #2
 8009bf4:	4413      	add	r3, r2
 8009bf6:	009b      	lsls	r3, r3, #2
 8009bf8:	440b      	add	r3, r1
 8009bfa:	3304      	adds	r3, #4
 8009bfc:	6819      	ldr	r1, [r3, #0]
 8009bfe:	4c16      	ldr	r4, [pc, #88]	@ (8009c58 <_cbSendTaskList+0x88>)
 8009c00:	687a      	ldr	r2, [r7, #4]
 8009c02:	4613      	mov	r3, r2
 8009c04:	009b      	lsls	r3, r3, #2
 8009c06:	4413      	add	r3, r2
 8009c08:	009b      	lsls	r3, r3, #2
 8009c0a:	4423      	add	r3, r4
 8009c0c:	3308      	adds	r3, #8
 8009c0e:	681c      	ldr	r4, [r3, #0]
 8009c10:	4d11      	ldr	r5, [pc, #68]	@ (8009c58 <_cbSendTaskList+0x88>)
 8009c12:	687a      	ldr	r2, [r7, #4]
 8009c14:	4613      	mov	r3, r2
 8009c16:	009b      	lsls	r3, r3, #2
 8009c18:	4413      	add	r3, r2
 8009c1a:	009b      	lsls	r3, r3, #2
 8009c1c:	442b      	add	r3, r5
 8009c1e:	330c      	adds	r3, #12
 8009c20:	681d      	ldr	r5, [r3, #0]
 8009c22:	4e0d      	ldr	r6, [pc, #52]	@ (8009c58 <_cbSendTaskList+0x88>)
 8009c24:	687a      	ldr	r2, [r7, #4]
 8009c26:	4613      	mov	r3, r2
 8009c28:	009b      	lsls	r3, r3, #2
 8009c2a:	4413      	add	r3, r2
 8009c2c:	009b      	lsls	r3, r3, #2
 8009c2e:	4433      	add	r3, r6
 8009c30:	3310      	adds	r3, #16
 8009c32:	681b      	ldr	r3, [r3, #0]
 8009c34:	9300      	str	r3, [sp, #0]
 8009c36:	462b      	mov	r3, r5
 8009c38:	4622      	mov	r2, r4
 8009c3a:	f000 f8bd 	bl	8009db8 <SYSVIEW_SendTaskInfo>
  for (n = 0; n < _NumTasks; n++) {
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	3301      	adds	r3, #1
 8009c42:	607b      	str	r3, [r7, #4]
 8009c44:	4b05      	ldr	r3, [pc, #20]	@ (8009c5c <_cbSendTaskList+0x8c>)
 8009c46:	681b      	ldr	r3, [r3, #0]
 8009c48:	687a      	ldr	r2, [r7, #4]
 8009c4a:	429a      	cmp	r2, r3
 8009c4c:	d3c6      	bcc.n	8009bdc <_cbSendTaskList+0xc>
  }
}
 8009c4e:	bf00      	nop
 8009c50:	bf00      	nop
 8009c52:	370c      	adds	r7, #12
 8009c54:	46bd      	mov	sp, r7
 8009c56:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009c58:	200059ec 	.word	0x200059ec
 8009c5c:	20005a8c 	.word	0x20005a8c

08009c60 <_cbGetTime>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, returns the
*    current system time in micro seconds.
*/
static U64 _cbGetTime(void) {
 8009c60:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009c64:	b082      	sub	sp, #8
 8009c66:	af00      	add	r7, sp, #0
  U64 Time;

  Time = xTaskGetTickCountFromISR();
 8009c68:	f7fd f992 	bl	8006f90 <xTaskGetTickCountFromISR>
 8009c6c:	4603      	mov	r3, r0
 8009c6e:	2200      	movs	r2, #0
 8009c70:	469a      	mov	sl, r3
 8009c72:	4693      	mov	fp, r2
 8009c74:	e9c7 ab00 	strd	sl, fp, [r7]
  Time *= portTICK_PERIOD_MS;
  Time *= 1000;
 8009c78:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009c7c:	4602      	mov	r2, r0
 8009c7e:	460b      	mov	r3, r1
 8009c80:	f04f 0a00 	mov.w	sl, #0
 8009c84:	f04f 0b00 	mov.w	fp, #0
 8009c88:	ea4f 1b43 	mov.w	fp, r3, lsl #5
 8009c8c:	ea4b 6bd2 	orr.w	fp, fp, r2, lsr #27
 8009c90:	ea4f 1a42 	mov.w	sl, r2, lsl #5
 8009c94:	4652      	mov	r2, sl
 8009c96:	465b      	mov	r3, fp
 8009c98:	1a14      	subs	r4, r2, r0
 8009c9a:	eb63 0501 	sbc.w	r5, r3, r1
 8009c9e:	f04f 0200 	mov.w	r2, #0
 8009ca2:	f04f 0300 	mov.w	r3, #0
 8009ca6:	00ab      	lsls	r3, r5, #2
 8009ca8:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 8009cac:	00a2      	lsls	r2, r4, #2
 8009cae:	4614      	mov	r4, r2
 8009cb0:	461d      	mov	r5, r3
 8009cb2:	eb14 0800 	adds.w	r8, r4, r0
 8009cb6:	eb45 0901 	adc.w	r9, r5, r1
 8009cba:	f04f 0200 	mov.w	r2, #0
 8009cbe:	f04f 0300 	mov.w	r3, #0
 8009cc2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8009cc6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8009cca:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8009cce:	4690      	mov	r8, r2
 8009cd0:	4699      	mov	r9, r3
 8009cd2:	e9c7 8900 	strd	r8, r9, [r7]
  return Time;
 8009cd6:	e9d7 2300 	ldrd	r2, r3, [r7]
}
 8009cda:	4610      	mov	r0, r2
 8009cdc:	4619      	mov	r1, r3
 8009cde:	3708      	adds	r7, #8
 8009ce0:	46bd      	mov	sp, r7
 8009ce2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

08009ce8 <SYSVIEW_AddTask>:
*       SYSVIEW_AddTask()
*
*  Function description
*    Add a task to the internal list and record its information.
*/
void SYSVIEW_AddTask(U32 xHandle, const char* pcTaskName, unsigned uxCurrentPriority, U32  pxStack, unsigned uStackHighWaterMark) {
 8009ce8:	b580      	push	{r7, lr}
 8009cea:	b086      	sub	sp, #24
 8009cec:	af02      	add	r7, sp, #8
 8009cee:	60f8      	str	r0, [r7, #12]
 8009cf0:	60b9      	str	r1, [r7, #8]
 8009cf2:	607a      	str	r2, [r7, #4]
 8009cf4:	603b      	str	r3, [r7, #0]
  
  if (memcmp(pcTaskName, "IDLE", 5) == 0) {
 8009cf6:	2205      	movs	r2, #5
 8009cf8:	492b      	ldr	r1, [pc, #172]	@ (8009da8 <SYSVIEW_AddTask+0xc0>)
 8009cfa:	68b8      	ldr	r0, [r7, #8]
 8009cfc:	f001 ff86 	bl	800bc0c <memcmp>
 8009d00:	4603      	mov	r3, r0
 8009d02:	2b00      	cmp	r3, #0
 8009d04:	d04b      	beq.n	8009d9e <SYSVIEW_AddTask+0xb6>
    return;
  }
  
  if (_NumTasks >= SYSVIEW_FREERTOS_MAX_NOF_TASKS) {
 8009d06:	4b29      	ldr	r3, [pc, #164]	@ (8009dac <SYSVIEW_AddTask+0xc4>)
 8009d08:	681b      	ldr	r3, [r3, #0]
 8009d0a:	2b07      	cmp	r3, #7
 8009d0c:	d903      	bls.n	8009d16 <SYSVIEW_AddTask+0x2e>
    SEGGER_SYSVIEW_Warn("SYSTEMVIEW: Could not record task information. Maximum number of tasks reached.");
 8009d0e:	4828      	ldr	r0, [pc, #160]	@ (8009db0 <SYSVIEW_AddTask+0xc8>)
 8009d10:	f001 ff20 	bl	800bb54 <SEGGER_SYSVIEW_Warn>
    return;
 8009d14:	e044      	b.n	8009da0 <SYSVIEW_AddTask+0xb8>
  }

  _aTasks[_NumTasks].xHandle = xHandle;
 8009d16:	4b25      	ldr	r3, [pc, #148]	@ (8009dac <SYSVIEW_AddTask+0xc4>)
 8009d18:	681a      	ldr	r2, [r3, #0]
 8009d1a:	4926      	ldr	r1, [pc, #152]	@ (8009db4 <SYSVIEW_AddTask+0xcc>)
 8009d1c:	4613      	mov	r3, r2
 8009d1e:	009b      	lsls	r3, r3, #2
 8009d20:	4413      	add	r3, r2
 8009d22:	009b      	lsls	r3, r3, #2
 8009d24:	440b      	add	r3, r1
 8009d26:	68fa      	ldr	r2, [r7, #12]
 8009d28:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pcTaskName = pcTaskName;
 8009d2a:	4b20      	ldr	r3, [pc, #128]	@ (8009dac <SYSVIEW_AddTask+0xc4>)
 8009d2c:	681a      	ldr	r2, [r3, #0]
 8009d2e:	4921      	ldr	r1, [pc, #132]	@ (8009db4 <SYSVIEW_AddTask+0xcc>)
 8009d30:	4613      	mov	r3, r2
 8009d32:	009b      	lsls	r3, r3, #2
 8009d34:	4413      	add	r3, r2
 8009d36:	009b      	lsls	r3, r3, #2
 8009d38:	440b      	add	r3, r1
 8009d3a:	3304      	adds	r3, #4
 8009d3c:	68ba      	ldr	r2, [r7, #8]
 8009d3e:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uxCurrentPriority = uxCurrentPriority;
 8009d40:	4b1a      	ldr	r3, [pc, #104]	@ (8009dac <SYSVIEW_AddTask+0xc4>)
 8009d42:	681a      	ldr	r2, [r3, #0]
 8009d44:	491b      	ldr	r1, [pc, #108]	@ (8009db4 <SYSVIEW_AddTask+0xcc>)
 8009d46:	4613      	mov	r3, r2
 8009d48:	009b      	lsls	r3, r3, #2
 8009d4a:	4413      	add	r3, r2
 8009d4c:	009b      	lsls	r3, r3, #2
 8009d4e:	440b      	add	r3, r1
 8009d50:	3308      	adds	r3, #8
 8009d52:	687a      	ldr	r2, [r7, #4]
 8009d54:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pxStack = pxStack;
 8009d56:	4b15      	ldr	r3, [pc, #84]	@ (8009dac <SYSVIEW_AddTask+0xc4>)
 8009d58:	681a      	ldr	r2, [r3, #0]
 8009d5a:	4916      	ldr	r1, [pc, #88]	@ (8009db4 <SYSVIEW_AddTask+0xcc>)
 8009d5c:	4613      	mov	r3, r2
 8009d5e:	009b      	lsls	r3, r3, #2
 8009d60:	4413      	add	r3, r2
 8009d62:	009b      	lsls	r3, r3, #2
 8009d64:	440b      	add	r3, r1
 8009d66:	330c      	adds	r3, #12
 8009d68:	683a      	ldr	r2, [r7, #0]
 8009d6a:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uStackHighWaterMark = uStackHighWaterMark;
 8009d6c:	4b0f      	ldr	r3, [pc, #60]	@ (8009dac <SYSVIEW_AddTask+0xc4>)
 8009d6e:	681a      	ldr	r2, [r3, #0]
 8009d70:	4910      	ldr	r1, [pc, #64]	@ (8009db4 <SYSVIEW_AddTask+0xcc>)
 8009d72:	4613      	mov	r3, r2
 8009d74:	009b      	lsls	r3, r3, #2
 8009d76:	4413      	add	r3, r2
 8009d78:	009b      	lsls	r3, r3, #2
 8009d7a:	440b      	add	r3, r1
 8009d7c:	3310      	adds	r3, #16
 8009d7e:	69ba      	ldr	r2, [r7, #24]
 8009d80:	601a      	str	r2, [r3, #0]

  _NumTasks++;
 8009d82:	4b0a      	ldr	r3, [pc, #40]	@ (8009dac <SYSVIEW_AddTask+0xc4>)
 8009d84:	681b      	ldr	r3, [r3, #0]
 8009d86:	3301      	adds	r3, #1
 8009d88:	4a08      	ldr	r2, [pc, #32]	@ (8009dac <SYSVIEW_AddTask+0xc4>)
 8009d8a:	6013      	str	r3, [r2, #0]

  SYSVIEW_SendTaskInfo(xHandle, pcTaskName,uxCurrentPriority, pxStack, uStackHighWaterMark);
 8009d8c:	69bb      	ldr	r3, [r7, #24]
 8009d8e:	9300      	str	r3, [sp, #0]
 8009d90:	683b      	ldr	r3, [r7, #0]
 8009d92:	687a      	ldr	r2, [r7, #4]
 8009d94:	68b9      	ldr	r1, [r7, #8]
 8009d96:	68f8      	ldr	r0, [r7, #12]
 8009d98:	f000 f80e 	bl	8009db8 <SYSVIEW_SendTaskInfo>
 8009d9c:	e000      	b.n	8009da0 <SYSVIEW_AddTask+0xb8>
    return;
 8009d9e:	bf00      	nop

}
 8009da0:	3710      	adds	r7, #16
 8009da2:	46bd      	mov	sp, r7
 8009da4:	bd80      	pop	{r7, pc}
 8009da6:	bf00      	nop
 8009da8:	0800c1c8 	.word	0x0800c1c8
 8009dac:	20005a8c 	.word	0x20005a8c
 8009db0:	0800c1d0 	.word	0x0800c1d0
 8009db4:	200059ec 	.word	0x200059ec

08009db8 <SYSVIEW_SendTaskInfo>:
*       SYSVIEW_SendTaskInfo()
*
*  Function description
*    Record task information.
*/
void SYSVIEW_SendTaskInfo(U32 TaskID, const char* sName, unsigned Prio, U32 StackBase, unsigned StackSize) {
 8009db8:	b580      	push	{r7, lr}
 8009dba:	b08a      	sub	sp, #40	@ 0x28
 8009dbc:	af00      	add	r7, sp, #0
 8009dbe:	60f8      	str	r0, [r7, #12]
 8009dc0:	60b9      	str	r1, [r7, #8]
 8009dc2:	607a      	str	r2, [r7, #4]
 8009dc4:	603b      	str	r3, [r7, #0]
  SEGGER_SYSVIEW_TASKINFO TaskInfo;

  memset(&TaskInfo, 0, sizeof(TaskInfo)); // Fill all elements with 0 to allow extending the structure in future version without breaking the code
 8009dc6:	f107 0310 	add.w	r3, r7, #16
 8009dca:	2218      	movs	r2, #24
 8009dcc:	2100      	movs	r1, #0
 8009dce:	4618      	mov	r0, r3
 8009dd0:	f001 ff2c 	bl	800bc2c <memset>
  TaskInfo.TaskID     = TaskID;
 8009dd4:	68fb      	ldr	r3, [r7, #12]
 8009dd6:	613b      	str	r3, [r7, #16]
  TaskInfo.sName      = sName;
 8009dd8:	68bb      	ldr	r3, [r7, #8]
 8009dda:	617b      	str	r3, [r7, #20]
  TaskInfo.Prio       = Prio;
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	61bb      	str	r3, [r7, #24]
  TaskInfo.StackBase  = StackBase;
 8009de0:	683b      	ldr	r3, [r7, #0]
 8009de2:	61fb      	str	r3, [r7, #28]
  TaskInfo.StackSize  = StackSize;
 8009de4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009de6:	623b      	str	r3, [r7, #32]
  SEGGER_SYSVIEW_SendTaskInfo(&TaskInfo);
 8009de8:	f107 0310 	add.w	r3, r7, #16
 8009dec:	4618      	mov	r0, r3
 8009dee:	f001 f999 	bl	800b124 <SEGGER_SYSVIEW_SendTaskInfo>
}
 8009df2:	bf00      	nop
 8009df4:	3728      	adds	r7, #40	@ 0x28
 8009df6:	46bd      	mov	sp, r7
 8009df8:	bd80      	pop	{r7, pc}

08009dfa <_EncodeStr>:
*  Additional information
*    The string is encoded as a count byte followed by the contents
*    of the string.
*    No more than 1 + Limit bytes will be encoded to the payload.
*/
static U8 *_EncodeStr(U8 *pPayload, const char *pText, unsigned int Limit) {
 8009dfa:	b480      	push	{r7}
 8009dfc:	b087      	sub	sp, #28
 8009dfe:	af00      	add	r7, sp, #0
 8009e00:	60f8      	str	r0, [r7, #12]
 8009e02:	60b9      	str	r1, [r7, #8]
 8009e04:	607a      	str	r2, [r7, #4]
  U8* pLen;
  const char* sStart;

  if (pText == NULL) {
 8009e06:	68bb      	ldr	r3, [r7, #8]
 8009e08:	2b00      	cmp	r3, #0
 8009e0a:	d105      	bne.n	8009e18 <_EncodeStr+0x1e>
    *pPayload++ = (U8)0;
 8009e0c:	68fb      	ldr	r3, [r7, #12]
 8009e0e:	1c5a      	adds	r2, r3, #1
 8009e10:	60fa      	str	r2, [r7, #12]
 8009e12:	2200      	movs	r2, #0
 8009e14:	701a      	strb	r2, [r3, #0]
 8009e16:	e022      	b.n	8009e5e <_EncodeStr+0x64>
  } else {
    sStart = pText; // Remember start of string.
 8009e18:	68bb      	ldr	r3, [r7, #8]
 8009e1a:	617b      	str	r3, [r7, #20]
    //
    // Save space to store count byte(s).
    //
    pLen = pPayload++;
 8009e1c:	68fb      	ldr	r3, [r7, #12]
 8009e1e:	1c5a      	adds	r2, r3, #1
 8009e20:	60fa      	str	r2, [r7, #12]
 8009e22:	613b      	str	r3, [r7, #16]
    pPayload += 2;
#endif
    //
    // Limit string to maximum length and copy into payload buffer.
    //
    if (Limit > SEGGER_SYSVIEW_MAX_STRING_LEN) {
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	2b80      	cmp	r3, #128	@ 0x80
 8009e28:	d90a      	bls.n	8009e40 <_EncodeStr+0x46>
      Limit = SEGGER_SYSVIEW_MAX_STRING_LEN;
 8009e2a:	2380      	movs	r3, #128	@ 0x80
 8009e2c:	607b      	str	r3, [r7, #4]
    }
    while ((Limit-- > 0) && (*pText != '\0')) {
 8009e2e:	e007      	b.n	8009e40 <_EncodeStr+0x46>
      *pPayload++ = *pText++;
 8009e30:	68ba      	ldr	r2, [r7, #8]
 8009e32:	1c53      	adds	r3, r2, #1
 8009e34:	60bb      	str	r3, [r7, #8]
 8009e36:	68fb      	ldr	r3, [r7, #12]
 8009e38:	1c59      	adds	r1, r3, #1
 8009e3a:	60f9      	str	r1, [r7, #12]
 8009e3c:	7812      	ldrb	r2, [r2, #0]
 8009e3e:	701a      	strb	r2, [r3, #0]
    while ((Limit-- > 0) && (*pText != '\0')) {
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	1e5a      	subs	r2, r3, #1
 8009e44:	607a      	str	r2, [r7, #4]
 8009e46:	2b00      	cmp	r3, #0
 8009e48:	d003      	beq.n	8009e52 <_EncodeStr+0x58>
 8009e4a:	68bb      	ldr	r3, [r7, #8]
 8009e4c:	781b      	ldrb	r3, [r3, #0]
 8009e4e:	2b00      	cmp	r3, #0
 8009e50:	d1ee      	bne.n	8009e30 <_EncodeStr+0x36>
    Limit = (unsigned int)(pText - sStart);
    *pLen++ = (U8)255;
    *pLen++ = (U8)((Limit >> 8) & 255);
    *pLen++ = (U8)(Limit & 255);
#else   // Length always encodes in 1 byte
    *pLen = (U8)(pText - sStart);
 8009e52:	68ba      	ldr	r2, [r7, #8]
 8009e54:	697b      	ldr	r3, [r7, #20]
 8009e56:	1ad3      	subs	r3, r2, r3
 8009e58:	b2da      	uxtb	r2, r3
 8009e5a:	693b      	ldr	r3, [r7, #16]
 8009e5c:	701a      	strb	r2, [r3, #0]
#endif
  }
  //
  return pPayload;
 8009e5e:	68fb      	ldr	r3, [r7, #12]
}
 8009e60:	4618      	mov	r0, r3
 8009e62:	371c      	adds	r7, #28
 8009e64:	46bd      	mov	sp, r7
 8009e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e6a:	4770      	bx	lr

08009e6c <_PreparePacket>:
*  Additional information
*    The payload length and evnetId are not initialized.
*    PreparePacket only reserves space for them and they are
*    computed and filled in by the sending function.
*/
static U8* _PreparePacket(U8* pPacket) {
 8009e6c:	b480      	push	{r7}
 8009e6e:	b083      	sub	sp, #12
 8009e70:	af00      	add	r7, sp, #0
 8009e72:	6078      	str	r0, [r7, #4]
  return pPacket + _MAX_ID_BYTES + _MAX_DATA_BYTES;
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	3307      	adds	r3, #7
}
 8009e78:	4618      	mov	r0, r3
 8009e7a:	370c      	adds	r7, #12
 8009e7c:	46bd      	mov	sp, r7
 8009e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e82:	4770      	bx	lr

08009e84 <_HandleIncomingPacket>:
*    This function is called each time after sending a packet.
*    Processing incoming packets is done asynchronous. SystemView might
*    already have sent event packets after the host has sent a command.
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static void _HandleIncomingPacket(void) {
 8009e84:	b580      	push	{r7, lr}
 8009e86:	b082      	sub	sp, #8
 8009e88:	af00      	add	r7, sp, #0
  U8  Cmd;
  unsigned int Status;
  //
  Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8009e8a:	4b34      	ldr	r3, [pc, #208]	@ (8009f5c <_HandleIncomingPacket+0xd8>)
 8009e8c:	7e1b      	ldrb	r3, [r3, #24]
 8009e8e:	4618      	mov	r0, r3
 8009e90:	1cfb      	adds	r3, r7, #3
 8009e92:	2201      	movs	r2, #1
 8009e94:	4619      	mov	r1, r3
 8009e96:	f7ff f8f1 	bl	800907c <SEGGER_RTT_ReadNoLock>
 8009e9a:	6078      	str	r0, [r7, #4]
  if (Status > 0) {
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	2b00      	cmp	r3, #0
 8009ea0:	d057      	beq.n	8009f52 <_HandleIncomingPacket+0xce>
    switch (Cmd) {
 8009ea2:	78fb      	ldrb	r3, [r7, #3]
 8009ea4:	2b80      	cmp	r3, #128	@ 0x80
 8009ea6:	d031      	beq.n	8009f0c <_HandleIncomingPacket+0x88>
 8009ea8:	2b80      	cmp	r3, #128	@ 0x80
 8009eaa:	dc40      	bgt.n	8009f2e <_HandleIncomingPacket+0xaa>
 8009eac:	2b07      	cmp	r3, #7
 8009eae:	dc15      	bgt.n	8009edc <_HandleIncomingPacket+0x58>
 8009eb0:	2b00      	cmp	r3, #0
 8009eb2:	dd3c      	ble.n	8009f2e <_HandleIncomingPacket+0xaa>
 8009eb4:	3b01      	subs	r3, #1
 8009eb6:	2b06      	cmp	r3, #6
 8009eb8:	d839      	bhi.n	8009f2e <_HandleIncomingPacket+0xaa>
 8009eba:	a201      	add	r2, pc, #4	@ (adr r2, 8009ec0 <_HandleIncomingPacket+0x3c>)
 8009ebc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ec0:	08009ee3 	.word	0x08009ee3
 8009ec4:	08009ee9 	.word	0x08009ee9
 8009ec8:	08009eef 	.word	0x08009eef
 8009ecc:	08009ef5 	.word	0x08009ef5
 8009ed0:	08009efb 	.word	0x08009efb
 8009ed4:	08009f01 	.word	0x08009f01
 8009ed8:	08009f07 	.word	0x08009f07
 8009edc:	2b7f      	cmp	r3, #127	@ 0x7f
 8009ede:	d033      	beq.n	8009f48 <_HandleIncomingPacket+0xc4>
 8009ee0:	e025      	b.n	8009f2e <_HandleIncomingPacket+0xaa>
    case SEGGER_SYSVIEW_COMMAND_ID_START:
      SEGGER_SYSVIEW_Start();
 8009ee2:	f000 ffa5 	bl	800ae30 <SEGGER_SYSVIEW_Start>
      break;
 8009ee6:	e034      	b.n	8009f52 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_STOP:
      SEGGER_SYSVIEW_Stop();
 8009ee8:	f001 f85c 	bl	800afa4 <SEGGER_SYSVIEW_Stop>
      break;
 8009eec:	e031      	b.n	8009f52 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSTIME:
      SEGGER_SYSVIEW_RecordSystime();
 8009eee:	f001 fa35 	bl	800b35c <SEGGER_SYSVIEW_RecordSystime>
      break;
 8009ef2:	e02e      	b.n	8009f52 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_TASKLIST:
      SEGGER_SYSVIEW_SendTaskList();
 8009ef4:	f001 f9fa 	bl	800b2ec <SEGGER_SYSVIEW_SendTaskList>
      break;
 8009ef8:	e02b      	b.n	8009f52 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSDESC:
      SEGGER_SYSVIEW_GetSysDesc();
 8009efa:	f001 f879 	bl	800aff0 <SEGGER_SYSVIEW_GetSysDesc>
      break;
 8009efe:	e028      	b.n	8009f52 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_NUMMODULES:
      SEGGER_SYSVIEW_SendNumModules();
 8009f00:	f001 fd66 	bl	800b9d0 <SEGGER_SYSVIEW_SendNumModules>
      break;
 8009f04:	e025      	b.n	8009f52 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULEDESC:
      SEGGER_SYSVIEW_SendModuleDescription();
 8009f06:	f001 fd45 	bl	800b994 <SEGGER_SYSVIEW_SendModuleDescription>
      break;
 8009f0a:	e022      	b.n	8009f52 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULE:
      Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8009f0c:	4b13      	ldr	r3, [pc, #76]	@ (8009f5c <_HandleIncomingPacket+0xd8>)
 8009f0e:	7e1b      	ldrb	r3, [r3, #24]
 8009f10:	4618      	mov	r0, r3
 8009f12:	1cfb      	adds	r3, r7, #3
 8009f14:	2201      	movs	r2, #1
 8009f16:	4619      	mov	r1, r3
 8009f18:	f7ff f8b0 	bl	800907c <SEGGER_RTT_ReadNoLock>
 8009f1c:	6078      	str	r0, [r7, #4]
      if (Status > 0) {
 8009f1e:	687b      	ldr	r3, [r7, #4]
 8009f20:	2b00      	cmp	r3, #0
 8009f22:	d013      	beq.n	8009f4c <_HandleIncomingPacket+0xc8>
        SEGGER_SYSVIEW_SendModule(Cmd);
 8009f24:	78fb      	ldrb	r3, [r7, #3]
 8009f26:	4618      	mov	r0, r3
 8009f28:	f001 fcaa 	bl	800b880 <SEGGER_SYSVIEW_SendModule>
      }
      break;
 8009f2c:	e00e      	b.n	8009f4c <_HandleIncomingPacket+0xc8>
    case SEGGER_SYSVIEW_COMMAND_ID_HEARTBEAT:
      break;
    default:
      if (Cmd >= 128) { // Unknown extended command. Dummy read its parameter.
 8009f2e:	78fb      	ldrb	r3, [r7, #3]
 8009f30:	b25b      	sxtb	r3, r3
 8009f32:	2b00      	cmp	r3, #0
 8009f34:	da0c      	bge.n	8009f50 <_HandleIncomingPacket+0xcc>
        SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8009f36:	4b09      	ldr	r3, [pc, #36]	@ (8009f5c <_HandleIncomingPacket+0xd8>)
 8009f38:	7e1b      	ldrb	r3, [r3, #24]
 8009f3a:	4618      	mov	r0, r3
 8009f3c:	1cfb      	adds	r3, r7, #3
 8009f3e:	2201      	movs	r2, #1
 8009f40:	4619      	mov	r1, r3
 8009f42:	f7ff f89b 	bl	800907c <SEGGER_RTT_ReadNoLock>
      }
      break;
 8009f46:	e003      	b.n	8009f50 <_HandleIncomingPacket+0xcc>
      break;
 8009f48:	bf00      	nop
 8009f4a:	e002      	b.n	8009f52 <_HandleIncomingPacket+0xce>
      break;
 8009f4c:	bf00      	nop
 8009f4e:	e000      	b.n	8009f52 <_HandleIncomingPacket+0xce>
      break;
 8009f50:	bf00      	nop
    }
  }
}
 8009f52:	bf00      	nop
 8009f54:	3708      	adds	r7, #8
 8009f56:	46bd      	mov	sp, r7
 8009f58:	bd80      	pop	{r7, pc}
 8009f5a:	bf00      	nop
 8009f5c:	20005e98 	.word	0x20005e98

08009f60 <_TrySendOverflowPacket>:
*    !=0:  Success, Message sent (stored in RTT-Buffer)
*    ==0:  Buffer full, Message *NOT* stored
*
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static int _TrySendOverflowPacket(void) {
 8009f60:	b580      	push	{r7, lr}
 8009f62:	b08c      	sub	sp, #48	@ 0x30
 8009f64:	af00      	add	r7, sp, #0
  I32 Delta;
  int Status;
  U8  aPacket[11];
  U8* pPayload;

  aPacket[0] = SYSVIEW_EVTID_OVERFLOW;      // 1
 8009f66:	2301      	movs	r3, #1
 8009f68:	713b      	strb	r3, [r7, #4]
  pPayload   = &aPacket[1];
 8009f6a:	1d3b      	adds	r3, r7, #4
 8009f6c:	3301      	adds	r3, #1
 8009f6e:	61fb      	str	r3, [r7, #28]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.DropCount);
 8009f70:	69fb      	ldr	r3, [r7, #28]
 8009f72:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009f74:	4b31      	ldr	r3, [pc, #196]	@ (800a03c <_TrySendOverflowPacket+0xdc>)
 8009f76:	695b      	ldr	r3, [r3, #20]
 8009f78:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009f7a:	e00b      	b.n	8009f94 <_TrySendOverflowPacket+0x34>
 8009f7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f7e:	b2da      	uxtb	r2, r3
 8009f80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f82:	1c59      	adds	r1, r3, #1
 8009f84:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8009f86:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8009f8a:	b2d2      	uxtb	r2, r2
 8009f8c:	701a      	strb	r2, [r3, #0]
 8009f8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f90:	09db      	lsrs	r3, r3, #7
 8009f92:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009f94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f96:	2b7f      	cmp	r3, #127	@ 0x7f
 8009f98:	d8f0      	bhi.n	8009f7c <_TrySendOverflowPacket+0x1c>
 8009f9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f9c:	1c5a      	adds	r2, r3, #1
 8009f9e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009fa0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009fa2:	b2d2      	uxtb	r2, r2
 8009fa4:	701a      	strb	r2, [r3, #0]
 8009fa6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009fa8:	61fb      	str	r3, [r7, #28]
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8009faa:	4b25      	ldr	r3, [pc, #148]	@ (800a040 <_TrySendOverflowPacket+0xe0>)
 8009fac:	681b      	ldr	r3, [r3, #0]
 8009fae:	61bb      	str	r3, [r7, #24]
  Delta = (I32)(TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp);
 8009fb0:	4b22      	ldr	r3, [pc, #136]	@ (800a03c <_TrySendOverflowPacket+0xdc>)
 8009fb2:	68db      	ldr	r3, [r3, #12]
 8009fb4:	69ba      	ldr	r2, [r7, #24]
 8009fb6:	1ad3      	subs	r3, r2, r3
 8009fb8:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pPayload, Delta);
 8009fba:	69fb      	ldr	r3, [r7, #28]
 8009fbc:	627b      	str	r3, [r7, #36]	@ 0x24
 8009fbe:	697b      	ldr	r3, [r7, #20]
 8009fc0:	623b      	str	r3, [r7, #32]
 8009fc2:	e00b      	b.n	8009fdc <_TrySendOverflowPacket+0x7c>
 8009fc4:	6a3b      	ldr	r3, [r7, #32]
 8009fc6:	b2da      	uxtb	r2, r3
 8009fc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009fca:	1c59      	adds	r1, r3, #1
 8009fcc:	6279      	str	r1, [r7, #36]	@ 0x24
 8009fce:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8009fd2:	b2d2      	uxtb	r2, r2
 8009fd4:	701a      	strb	r2, [r3, #0]
 8009fd6:	6a3b      	ldr	r3, [r7, #32]
 8009fd8:	09db      	lsrs	r3, r3, #7
 8009fda:	623b      	str	r3, [r7, #32]
 8009fdc:	6a3b      	ldr	r3, [r7, #32]
 8009fde:	2b7f      	cmp	r3, #127	@ 0x7f
 8009fe0:	d8f0      	bhi.n	8009fc4 <_TrySendOverflowPacket+0x64>
 8009fe2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009fe4:	1c5a      	adds	r2, r3, #1
 8009fe6:	627a      	str	r2, [r7, #36]	@ 0x24
 8009fe8:	6a3a      	ldr	r2, [r7, #32]
 8009fea:	b2d2      	uxtb	r2, r2
 8009fec:	701a      	strb	r2, [r3, #0]
 8009fee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ff0:	61fb      	str	r3, [r7, #28]
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = (int)SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, aPacket, (unsigned int)(pPayload - aPacket));
 8009ff2:	4b12      	ldr	r3, [pc, #72]	@ (800a03c <_TrySendOverflowPacket+0xdc>)
 8009ff4:	785b      	ldrb	r3, [r3, #1]
 8009ff6:	4618      	mov	r0, r3
 8009ff8:	1d3b      	adds	r3, r7, #4
 8009ffa:	69fa      	ldr	r2, [r7, #28]
 8009ffc:	1ad3      	subs	r3, r2, r3
 8009ffe:	461a      	mov	r2, r3
 800a000:	1d3b      	adds	r3, r7, #4
 800a002:	4619      	mov	r1, r3
 800a004:	f7f6 f904 	bl	8000210 <SEGGER_RTT_ASM_WriteSkipNoLock>
 800a008:	4603      	mov	r3, r0
 800a00a:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pPayload - aPacket);
  if (Status) {
 800a00c:	693b      	ldr	r3, [r7, #16]
 800a00e:	2b00      	cmp	r3, #0
 800a010:	d009      	beq.n	800a026 <_TrySendOverflowPacket+0xc6>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 800a012:	4a0a      	ldr	r2, [pc, #40]	@ (800a03c <_TrySendOverflowPacket+0xdc>)
 800a014:	69bb      	ldr	r3, [r7, #24]
 800a016:	60d3      	str	r3, [r2, #12]
    _SYSVIEW_Globals.EnableState--; // EnableState has been 2, will be 1. Always.
 800a018:	4b08      	ldr	r3, [pc, #32]	@ (800a03c <_TrySendOverflowPacket+0xdc>)
 800a01a:	781b      	ldrb	r3, [r3, #0]
 800a01c:	3b01      	subs	r3, #1
 800a01e:	b2da      	uxtb	r2, r3
 800a020:	4b06      	ldr	r3, [pc, #24]	@ (800a03c <_TrySendOverflowPacket+0xdc>)
 800a022:	701a      	strb	r2, [r3, #0]
 800a024:	e004      	b.n	800a030 <_TrySendOverflowPacket+0xd0>
  } else {
    _SYSVIEW_Globals.DropCount++;
 800a026:	4b05      	ldr	r3, [pc, #20]	@ (800a03c <_TrySendOverflowPacket+0xdc>)
 800a028:	695b      	ldr	r3, [r3, #20]
 800a02a:	3301      	adds	r3, #1
 800a02c:	4a03      	ldr	r2, [pc, #12]	@ (800a03c <_TrySendOverflowPacket+0xdc>)
 800a02e:	6153      	str	r3, [r2, #20]
  }
  //
  return Status;
 800a030:	693b      	ldr	r3, [r7, #16]
}
 800a032:	4618      	mov	r0, r3
 800a034:	3730      	adds	r7, #48	@ 0x30
 800a036:	46bd      	mov	sp, r7
 800a038:	bd80      	pop	{r7, pc}
 800a03a:	bf00      	nop
 800a03c:	20005e98 	.word	0x20005e98
 800a040:	e0001004 	.word	0xe0001004

0800a044 <_SendPacket>:
*                   There must be at least 4 bytes free to prepend Id and Length.
*    pEndPacket   - Pointer to end of packet payload.
*    EventId      - Id of the event to send.
*
*/
static void _SendPacket(U8* pStartPacket, U8* pEndPacket, unsigned int EventId) {
 800a044:	b580      	push	{r7, lr}
 800a046:	b08a      	sub	sp, #40	@ 0x28
 800a048:	af00      	add	r7, sp, #0
 800a04a:	60f8      	str	r0, [r7, #12]
 800a04c:	60b9      	str	r1, [r7, #8]
 800a04e:	607a      	str	r2, [r7, #4]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
  if (_SYSVIEW_Globals.EnableState == 0) {
    goto SendDone;
  }
#else
  if (_SYSVIEW_Globals.EnableState == 1) {  // Enabled, no dropped packets remaining
 800a050:	4b98      	ldr	r3, [pc, #608]	@ (800a2b4 <_SendPacket+0x270>)
 800a052:	781b      	ldrb	r3, [r3, #0]
 800a054:	2b01      	cmp	r3, #1
 800a056:	d010      	beq.n	800a07a <_SendPacket+0x36>
    goto Send;
  }
  if (_SYSVIEW_Globals.EnableState == 0) {
 800a058:	4b96      	ldr	r3, [pc, #600]	@ (800a2b4 <_SendPacket+0x270>)
 800a05a:	781b      	ldrb	r3, [r3, #0]
 800a05c:	2b00      	cmp	r3, #0
 800a05e:	f000 812d 	beq.w	800a2bc <_SendPacket+0x278>
  //
  // Handle buffer full situations:
  // Have packets been dropped before because buffer was full?
  // In this case try to send and overflow packet.
  //
  if (_SYSVIEW_Globals.EnableState == 2) {
 800a062:	4b94      	ldr	r3, [pc, #592]	@ (800a2b4 <_SendPacket+0x270>)
 800a064:	781b      	ldrb	r3, [r3, #0]
 800a066:	2b02      	cmp	r3, #2
 800a068:	d109      	bne.n	800a07e <_SendPacket+0x3a>
    _TrySendOverflowPacket();
 800a06a:	f7ff ff79 	bl	8009f60 <_TrySendOverflowPacket>
    if (_SYSVIEW_Globals.EnableState != 1) {
 800a06e:	4b91      	ldr	r3, [pc, #580]	@ (800a2b4 <_SendPacket+0x270>)
 800a070:	781b      	ldrb	r3, [r3, #0]
 800a072:	2b01      	cmp	r3, #1
 800a074:	f040 8124 	bne.w	800a2c0 <_SendPacket+0x27c>
      goto SendDone;
    }
  }
Send:
 800a078:	e001      	b.n	800a07e <_SendPacket+0x3a>
    goto Send;
 800a07a:	bf00      	nop
 800a07c:	e000      	b.n	800a080 <_SendPacket+0x3c>
Send:
 800a07e:	bf00      	nop
#endif
  //
  // Check if event is disabled from being recorded.
  //
  if (EventId < 32) {
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	2b1f      	cmp	r3, #31
 800a084:	d809      	bhi.n	800a09a <_SendPacket+0x56>
    if (_SYSVIEW_Globals.DisabledEvents & ((U32)1u << EventId)) {
 800a086:	4b8b      	ldr	r3, [pc, #556]	@ (800a2b4 <_SendPacket+0x270>)
 800a088:	69da      	ldr	r2, [r3, #28]
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	fa22 f303 	lsr.w	r3, r2, r3
 800a090:	f003 0301 	and.w	r3, r3, #1
 800a094:	2b00      	cmp	r3, #0
 800a096:	f040 8115 	bne.w	800a2c4 <_SendPacket+0x280>
  //
  // Prepare actual packet.
  // If it is a known packet, prepend eventId only,
  // otherwise prepend packet length and eventId.
  //
  if (EventId < 24) {
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	2b17      	cmp	r3, #23
 800a09e:	d807      	bhi.n	800a0b0 <_SendPacket+0x6c>
    *--pStartPacket = (U8)EventId;
 800a0a0:	68fb      	ldr	r3, [r7, #12]
 800a0a2:	3b01      	subs	r3, #1
 800a0a4:	60fb      	str	r3, [r7, #12]
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	b2da      	uxtb	r2, r3
 800a0aa:	68fb      	ldr	r3, [r7, #12]
 800a0ac:	701a      	strb	r2, [r3, #0]
 800a0ae:	e0c4      	b.n	800a23a <_SendPacket+0x1f6>
  } else {
    //
    // Get data length and prepend it.
    //
    NumBytes = (unsigned int)(pEndPacket - pStartPacket);
 800a0b0:	68ba      	ldr	r2, [r7, #8]
 800a0b2:	68fb      	ldr	r3, [r7, #12]
 800a0b4:	1ad3      	subs	r3, r2, r3
 800a0b6:	61fb      	str	r3, [r7, #28]
        *--pStartPacket = (U8)((NumBytes >>  7) | 0x80);
        *--pStartPacket = (U8)(NumBytes | 0x80);
      }
    }
#else
    if (NumBytes > 127) {
 800a0b8:	69fb      	ldr	r3, [r7, #28]
 800a0ba:	2b7f      	cmp	r3, #127	@ 0x7f
 800a0bc:	d912      	bls.n	800a0e4 <_SendPacket+0xa0>
      *--pStartPacket = (U8)(NumBytes >> 7);
 800a0be:	69fb      	ldr	r3, [r7, #28]
 800a0c0:	09da      	lsrs	r2, r3, #7
 800a0c2:	68fb      	ldr	r3, [r7, #12]
 800a0c4:	3b01      	subs	r3, #1
 800a0c6:	60fb      	str	r3, [r7, #12]
 800a0c8:	b2d2      	uxtb	r2, r2
 800a0ca:	68fb      	ldr	r3, [r7, #12]
 800a0cc:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = (U8)(NumBytes | 0x80);
 800a0ce:	69fb      	ldr	r3, [r7, #28]
 800a0d0:	b2db      	uxtb	r3, r3
 800a0d2:	68fa      	ldr	r2, [r7, #12]
 800a0d4:	3a01      	subs	r2, #1
 800a0d6:	60fa      	str	r2, [r7, #12]
 800a0d8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800a0dc:	b2da      	uxtb	r2, r3
 800a0de:	68fb      	ldr	r3, [r7, #12]
 800a0e0:	701a      	strb	r2, [r3, #0]
 800a0e2:	e006      	b.n	800a0f2 <_SendPacket+0xae>
    } else {
      *--pStartPacket = (U8)NumBytes;
 800a0e4:	68fb      	ldr	r3, [r7, #12]
 800a0e6:	3b01      	subs	r3, #1
 800a0e8:	60fb      	str	r3, [r7, #12]
 800a0ea:	69fb      	ldr	r3, [r7, #28]
 800a0ec:	b2da      	uxtb	r2, r3
 800a0ee:	68fb      	ldr	r3, [r7, #12]
 800a0f0:	701a      	strb	r2, [r3, #0]
#endif
    //
    // Prepend EventId.
    //
#if SEGGER_SYSVIEW_SUPPORT_LONG_ID
    if (EventId < 127) {
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	2b7e      	cmp	r3, #126	@ 0x7e
 800a0f6:	d807      	bhi.n	800a108 <_SendPacket+0xc4>
      *--pStartPacket = (U8)EventId;
 800a0f8:	68fb      	ldr	r3, [r7, #12]
 800a0fa:	3b01      	subs	r3, #1
 800a0fc:	60fb      	str	r3, [r7, #12]
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	b2da      	uxtb	r2, r3
 800a102:	68fb      	ldr	r3, [r7, #12]
 800a104:	701a      	strb	r2, [r3, #0]
 800a106:	e098      	b.n	800a23a <_SendPacket+0x1f6>
    } else {
      //
      // Backwards U32 encode EventId.
      //
      if (EventId < (1u << 14)) { // Encodes in 2 bytes
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a10e:	d212      	bcs.n	800a136 <_SendPacket+0xf2>
        *--pStartPacket = (U8)(EventId >>  7);
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	09da      	lsrs	r2, r3, #7
 800a114:	68fb      	ldr	r3, [r7, #12]
 800a116:	3b01      	subs	r3, #1
 800a118:	60fb      	str	r3, [r7, #12]
 800a11a:	b2d2      	uxtb	r2, r2
 800a11c:	68fb      	ldr	r3, [r7, #12]
 800a11e:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	b2db      	uxtb	r3, r3
 800a124:	68fa      	ldr	r2, [r7, #12]
 800a126:	3a01      	subs	r2, #1
 800a128:	60fa      	str	r2, [r7, #12]
 800a12a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800a12e:	b2da      	uxtb	r2, r3
 800a130:	68fb      	ldr	r3, [r7, #12]
 800a132:	701a      	strb	r2, [r3, #0]
 800a134:	e081      	b.n	800a23a <_SendPacket+0x1f6>
      } else if (EventId < (1ul << 21)) {    // Encodes in 3 bytes
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800a13c:	d21d      	bcs.n	800a17a <_SendPacket+0x136>
        *--pStartPacket = (U8)(EventId >> 14);
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	0b9a      	lsrs	r2, r3, #14
 800a142:	68fb      	ldr	r3, [r7, #12]
 800a144:	3b01      	subs	r3, #1
 800a146:	60fb      	str	r3, [r7, #12]
 800a148:	b2d2      	uxtb	r2, r2
 800a14a:	68fb      	ldr	r3, [r7, #12]
 800a14c:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	09db      	lsrs	r3, r3, #7
 800a152:	b2db      	uxtb	r3, r3
 800a154:	68fa      	ldr	r2, [r7, #12]
 800a156:	3a01      	subs	r2, #1
 800a158:	60fa      	str	r2, [r7, #12]
 800a15a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800a15e:	b2da      	uxtb	r2, r3
 800a160:	68fb      	ldr	r3, [r7, #12]
 800a162:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	b2db      	uxtb	r3, r3
 800a168:	68fa      	ldr	r2, [r7, #12]
 800a16a:	3a01      	subs	r2, #1
 800a16c:	60fa      	str	r2, [r7, #12]
 800a16e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800a172:	b2da      	uxtb	r2, r3
 800a174:	68fb      	ldr	r3, [r7, #12]
 800a176:	701a      	strb	r2, [r3, #0]
 800a178:	e05f      	b.n	800a23a <_SendPacket+0x1f6>
      } else if (EventId < (1ul << 28)) {    // Encodes in 4 bytes
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a180:	d228      	bcs.n	800a1d4 <_SendPacket+0x190>
        *--pStartPacket = (U8)(EventId >> 21);
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	0d5a      	lsrs	r2, r3, #21
 800a186:	68fb      	ldr	r3, [r7, #12]
 800a188:	3b01      	subs	r3, #1
 800a18a:	60fb      	str	r3, [r7, #12]
 800a18c:	b2d2      	uxtb	r2, r2
 800a18e:	68fb      	ldr	r3, [r7, #12]
 800a190:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 14) | 0x80);
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	0b9b      	lsrs	r3, r3, #14
 800a196:	b2db      	uxtb	r3, r3
 800a198:	68fa      	ldr	r2, [r7, #12]
 800a19a:	3a01      	subs	r2, #1
 800a19c:	60fa      	str	r2, [r7, #12]
 800a19e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800a1a2:	b2da      	uxtb	r2, r3
 800a1a4:	68fb      	ldr	r3, [r7, #12]
 800a1a6:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	09db      	lsrs	r3, r3, #7
 800a1ac:	b2db      	uxtb	r3, r3
 800a1ae:	68fa      	ldr	r2, [r7, #12]
 800a1b0:	3a01      	subs	r2, #1
 800a1b2:	60fa      	str	r2, [r7, #12]
 800a1b4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800a1b8:	b2da      	uxtb	r2, r3
 800a1ba:	68fb      	ldr	r3, [r7, #12]
 800a1bc:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	b2db      	uxtb	r3, r3
 800a1c2:	68fa      	ldr	r2, [r7, #12]
 800a1c4:	3a01      	subs	r2, #1
 800a1c6:	60fa      	str	r2, [r7, #12]
 800a1c8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800a1cc:	b2da      	uxtb	r2, r3
 800a1ce:	68fb      	ldr	r3, [r7, #12]
 800a1d0:	701a      	strb	r2, [r3, #0]
 800a1d2:	e032      	b.n	800a23a <_SendPacket+0x1f6>
      } else {                              // Encodes in 5 bytes
        *--pStartPacket = (U8)(EventId >> 28);
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	0f1a      	lsrs	r2, r3, #28
 800a1d8:	68fb      	ldr	r3, [r7, #12]
 800a1da:	3b01      	subs	r3, #1
 800a1dc:	60fb      	str	r3, [r7, #12]
 800a1de:	b2d2      	uxtb	r2, r2
 800a1e0:	68fb      	ldr	r3, [r7, #12]
 800a1e2:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 21) | 0x80);
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	0d5b      	lsrs	r3, r3, #21
 800a1e8:	b2db      	uxtb	r3, r3
 800a1ea:	68fa      	ldr	r2, [r7, #12]
 800a1ec:	3a01      	subs	r2, #1
 800a1ee:	60fa      	str	r2, [r7, #12]
 800a1f0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800a1f4:	b2da      	uxtb	r2, r3
 800a1f6:	68fb      	ldr	r3, [r7, #12]
 800a1f8:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 14) | 0x80);
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	0b9b      	lsrs	r3, r3, #14
 800a1fe:	b2db      	uxtb	r3, r3
 800a200:	68fa      	ldr	r2, [r7, #12]
 800a202:	3a01      	subs	r2, #1
 800a204:	60fa      	str	r2, [r7, #12]
 800a206:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800a20a:	b2da      	uxtb	r2, r3
 800a20c:	68fb      	ldr	r3, [r7, #12]
 800a20e:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	09db      	lsrs	r3, r3, #7
 800a214:	b2db      	uxtb	r3, r3
 800a216:	68fa      	ldr	r2, [r7, #12]
 800a218:	3a01      	subs	r2, #1
 800a21a:	60fa      	str	r2, [r7, #12]
 800a21c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800a220:	b2da      	uxtb	r2, r3
 800a222:	68fb      	ldr	r3, [r7, #12]
 800a224:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	b2db      	uxtb	r3, r3
 800a22a:	68fa      	ldr	r2, [r7, #12]
 800a22c:	3a01      	subs	r2, #1
 800a22e:	60fa      	str	r2, [r7, #12]
 800a230:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800a234:	b2da      	uxtb	r2, r3
 800a236:	68fb      	ldr	r3, [r7, #12]
 800a238:	701a      	strb	r2, [r3, #0]
#endif
  }
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 800a23a:	4b1f      	ldr	r3, [pc, #124]	@ (800a2b8 <_SendPacket+0x274>)
 800a23c:	681b      	ldr	r3, [r3, #0]
 800a23e:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 800a240:	4b1c      	ldr	r3, [pc, #112]	@ (800a2b4 <_SendPacket+0x270>)
 800a242:	68db      	ldr	r3, [r3, #12]
 800a244:	69ba      	ldr	r2, [r7, #24]
 800a246:	1ad3      	subs	r3, r2, r3
 800a248:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pEndPacket, Delta);
 800a24a:	68bb      	ldr	r3, [r7, #8]
 800a24c:	627b      	str	r3, [r7, #36]	@ 0x24
 800a24e:	697b      	ldr	r3, [r7, #20]
 800a250:	623b      	str	r3, [r7, #32]
 800a252:	e00b      	b.n	800a26c <_SendPacket+0x228>
 800a254:	6a3b      	ldr	r3, [r7, #32]
 800a256:	b2da      	uxtb	r2, r3
 800a258:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a25a:	1c59      	adds	r1, r3, #1
 800a25c:	6279      	str	r1, [r7, #36]	@ 0x24
 800a25e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800a262:	b2d2      	uxtb	r2, r2
 800a264:	701a      	strb	r2, [r3, #0]
 800a266:	6a3b      	ldr	r3, [r7, #32]
 800a268:	09db      	lsrs	r3, r3, #7
 800a26a:	623b      	str	r3, [r7, #32]
 800a26c:	6a3b      	ldr	r3, [r7, #32]
 800a26e:	2b7f      	cmp	r3, #127	@ 0x7f
 800a270:	d8f0      	bhi.n	800a254 <_SendPacket+0x210>
 800a272:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a274:	1c5a      	adds	r2, r3, #1
 800a276:	627a      	str	r2, [r7, #36]	@ 0x24
 800a278:	6a3a      	ldr	r2, [r7, #32]
 800a27a:	b2d2      	uxtb	r2, r2
 800a27c:	701a      	strb	r2, [r3, #0]
 800a27e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a280:	60bb      	str	r3, [r7, #8]
  _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
#else
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, pStartPacket, (unsigned int)(pEndPacket - pStartPacket));
 800a282:	4b0c      	ldr	r3, [pc, #48]	@ (800a2b4 <_SendPacket+0x270>)
 800a284:	785b      	ldrb	r3, [r3, #1]
 800a286:	4618      	mov	r0, r3
 800a288:	68ba      	ldr	r2, [r7, #8]
 800a28a:	68fb      	ldr	r3, [r7, #12]
 800a28c:	1ad3      	subs	r3, r2, r3
 800a28e:	461a      	mov	r2, r3
 800a290:	68f9      	ldr	r1, [r7, #12]
 800a292:	f7f5 ffbd 	bl	8000210 <SEGGER_RTT_ASM_WriteSkipNoLock>
 800a296:	6138      	str	r0, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pEndPacket - pStartPacket);
  if (Status) {
 800a298:	693b      	ldr	r3, [r7, #16]
 800a29a:	2b00      	cmp	r3, #0
 800a29c:	d003      	beq.n	800a2a6 <_SendPacket+0x262>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 800a29e:	4a05      	ldr	r2, [pc, #20]	@ (800a2b4 <_SendPacket+0x270>)
 800a2a0:	69bb      	ldr	r3, [r7, #24]
 800a2a2:	60d3      	str	r3, [r2, #12]
 800a2a4:	e00f      	b.n	800a2c6 <_SendPacket+0x282>
  } else {
    _SYSVIEW_Globals.EnableState++; // EnableState has been 1, will be 2. Always.
 800a2a6:	4b03      	ldr	r3, [pc, #12]	@ (800a2b4 <_SendPacket+0x270>)
 800a2a8:	781b      	ldrb	r3, [r3, #0]
 800a2aa:	3301      	adds	r3, #1
 800a2ac:	b2da      	uxtb	r2, r3
 800a2ae:	4b01      	ldr	r3, [pc, #4]	@ (800a2b4 <_SendPacket+0x270>)
 800a2b0:	701a      	strb	r2, [r3, #0]
 800a2b2:	e008      	b.n	800a2c6 <_SendPacket+0x282>
 800a2b4:	20005e98 	.word	0x20005e98
 800a2b8:	e0001004 	.word	0xe0001004
    goto SendDone;
 800a2bc:	bf00      	nop
 800a2be:	e002      	b.n	800a2c6 <_SendPacket+0x282>
      goto SendDone;
 800a2c0:	bf00      	nop
 800a2c2:	e000      	b.n	800a2c6 <_SendPacket+0x282>
      goto SendDone;
 800a2c4:	bf00      	nop
  //
  // Check if host is sending data which needs to be processed.
  // Note that since this code is called for every packet, it is very time critical, so we do
  // only what is really needed here, which is checking if there is any data
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 800a2c6:	4b14      	ldr	r3, [pc, #80]	@ (800a318 <_SendPacket+0x2d4>)
 800a2c8:	7e1b      	ldrb	r3, [r3, #24]
 800a2ca:	4619      	mov	r1, r3
 800a2cc:	4a13      	ldr	r2, [pc, #76]	@ (800a31c <_SendPacket+0x2d8>)
 800a2ce:	460b      	mov	r3, r1
 800a2d0:	005b      	lsls	r3, r3, #1
 800a2d2:	440b      	add	r3, r1
 800a2d4:	00db      	lsls	r3, r3, #3
 800a2d6:	4413      	add	r3, r2
 800a2d8:	336c      	adds	r3, #108	@ 0x6c
 800a2da:	681a      	ldr	r2, [r3, #0]
 800a2dc:	4b0e      	ldr	r3, [pc, #56]	@ (800a318 <_SendPacket+0x2d4>)
 800a2de:	7e1b      	ldrb	r3, [r3, #24]
 800a2e0:	4618      	mov	r0, r3
 800a2e2:	490e      	ldr	r1, [pc, #56]	@ (800a31c <_SendPacket+0x2d8>)
 800a2e4:	4603      	mov	r3, r0
 800a2e6:	005b      	lsls	r3, r3, #1
 800a2e8:	4403      	add	r3, r0
 800a2ea:	00db      	lsls	r3, r3, #3
 800a2ec:	440b      	add	r3, r1
 800a2ee:	3370      	adds	r3, #112	@ 0x70
 800a2f0:	681b      	ldr	r3, [r3, #0]
 800a2f2:	429a      	cmp	r2, r3
 800a2f4:	d00b      	beq.n	800a30e <_SendPacket+0x2ca>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 800a2f6:	4b08      	ldr	r3, [pc, #32]	@ (800a318 <_SendPacket+0x2d4>)
 800a2f8:	789b      	ldrb	r3, [r3, #2]
 800a2fa:	2b00      	cmp	r3, #0
 800a2fc:	d107      	bne.n	800a30e <_SendPacket+0x2ca>
      _SYSVIEW_Globals.RecursionCnt = 1;
 800a2fe:	4b06      	ldr	r3, [pc, #24]	@ (800a318 <_SendPacket+0x2d4>)
 800a300:	2201      	movs	r2, #1
 800a302:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 800a304:	f7ff fdbe 	bl	8009e84 <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 800a308:	4b03      	ldr	r3, [pc, #12]	@ (800a318 <_SendPacket+0x2d4>)
 800a30a:	2200      	movs	r2, #0
 800a30c:	709a      	strb	r2, [r3, #2]
#endif
  //
#if (SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0)
  SEGGER_SYSVIEW_UNLOCK();  // We are done. Unlock and return
#endif
}
 800a30e:	bf00      	nop
 800a310:	3728      	adds	r7, #40	@ 0x28
 800a312:	46bd      	mov	sp, r7
 800a314:	bd80      	pop	{r7, pc}
 800a316:	bf00      	nop
 800a318:	20005e98 	.word	0x20005e98
 800a31c:	20005534 	.word	0x20005534

0800a320 <_VPrintHost>:
*  Parameters
*    s            Pointer to format string.
*    Options      Options to be sent to the host.
*    pParamList   Pointer to the list of arguments for the format string.
*/
static int _VPrintHost(const char* s, U32 Options, va_list* pParamList) {
 800a320:	b580      	push	{r7, lr}
 800a322:	b0a2      	sub	sp, #136	@ 0x88
 800a324:	af00      	add	r7, sp, #0
 800a326:	60f8      	str	r0, [r7, #12]
 800a328:	60b9      	str	r1, [r7, #8]
 800a32a:	607a      	str	r2, [r7, #4]
#endif
  //
  // Count number of arguments by counting '%' characters in string.
  // If enabled, check for non-scalar modifier flags to format string on the target.
  //
  p = s;
 800a32c:	68fb      	ldr	r3, [r7, #12]
 800a32e:	67fb      	str	r3, [r7, #124]	@ 0x7c
  NumArguments = 0;
 800a330:	2300      	movs	r3, #0
 800a332:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  for (;;) {
    c = *p++;
 800a336:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800a338:	1c5a      	adds	r2, r3, #1
 800a33a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800a33c:	781b      	ldrb	r3, [r3, #0]
 800a33e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    if (c == 0) {
 800a342:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800a346:	2b00      	cmp	r3, #0
 800a348:	d01d      	beq.n	800a386 <_VPrintHost+0x66>
      break;
    }
    if (c == '%') {
 800a34a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800a34e:	2b25      	cmp	r3, #37	@ 0x25
 800a350:	d1f1      	bne.n	800a336 <_VPrintHost+0x16>
      c = *p;
 800a352:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800a354:	781b      	ldrb	r3, [r3, #0]
 800a356:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#if SEGGER_SYSVIEW_PRINTF_IMPLICIT_FORMAT == 0
      aParas[NumArguments++] = (U32)(va_arg(*pParamList, int));
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	681b      	ldr	r3, [r3, #0]
 800a35e:	1d19      	adds	r1, r3, #4
 800a360:	687a      	ldr	r2, [r7, #4]
 800a362:	6011      	str	r1, [r2, #0]
 800a364:	6819      	ldr	r1, [r3, #0]
 800a366:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800a36a:	1c5a      	adds	r2, r3, #1
 800a36c:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800a370:	460a      	mov	r2, r1
 800a372:	009b      	lsls	r3, r3, #2
 800a374:	3388      	adds	r3, #136	@ 0x88
 800a376:	443b      	add	r3, r7
 800a378:	f843 2c74 	str.w	r2, [r3, #-116]
      if (NumArguments == SEGGER_SYSVIEW_MAX_ARGUMENTS) {
 800a37c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800a380:	2b10      	cmp	r3, #16
 800a382:	d002      	beq.n	800a38a <_VPrintHost+0x6a>
    c = *p++;
 800a384:	e7d7      	b.n	800a336 <_VPrintHost+0x16>
      break;
 800a386:	bf00      	nop
 800a388:	e000      	b.n	800a38c <_VPrintHost+0x6c>
        break;
 800a38a:	bf00      	nop
#endif
  //
  // Send string and parameters to host
  //
  {
    RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_MAX_STRING_LEN + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_ARGUMENTS * SEGGER_SYSVIEW_QUANTA_U32);
 800a38c:	f3ef 8311 	mrs	r3, BASEPRI
 800a390:	f04f 0120 	mov.w	r1, #32
 800a394:	f381 8811 	msr	BASEPRI, r1
 800a398:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a39a:	483f      	ldr	r0, [pc, #252]	@ (800a498 <_VPrintHost+0x178>)
 800a39c:	f7ff fd66 	bl	8009e6c <_PreparePacket>
 800a3a0:	6578      	str	r0, [r7, #84]	@ 0x54
    pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800a3a2:	2280      	movs	r2, #128	@ 0x80
 800a3a4:	68f9      	ldr	r1, [r7, #12]
 800a3a6:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 800a3a8:	f7ff fd27 	bl	8009dfa <_EncodeStr>
 800a3ac:	67b8      	str	r0, [r7, #120]	@ 0x78
    ENCODE_U32(pPayload, Options);
 800a3ae:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a3b0:	677b      	str	r3, [r7, #116]	@ 0x74
 800a3b2:	68bb      	ldr	r3, [r7, #8]
 800a3b4:	673b      	str	r3, [r7, #112]	@ 0x70
 800a3b6:	e00b      	b.n	800a3d0 <_VPrintHost+0xb0>
 800a3b8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a3ba:	b2da      	uxtb	r2, r3
 800a3bc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a3be:	1c59      	adds	r1, r3, #1
 800a3c0:	6779      	str	r1, [r7, #116]	@ 0x74
 800a3c2:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800a3c6:	b2d2      	uxtb	r2, r2
 800a3c8:	701a      	strb	r2, [r3, #0]
 800a3ca:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a3cc:	09db      	lsrs	r3, r3, #7
 800a3ce:	673b      	str	r3, [r7, #112]	@ 0x70
 800a3d0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a3d2:	2b7f      	cmp	r3, #127	@ 0x7f
 800a3d4:	d8f0      	bhi.n	800a3b8 <_VPrintHost+0x98>
 800a3d6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a3d8:	1c5a      	adds	r2, r3, #1
 800a3da:	677a      	str	r2, [r7, #116]	@ 0x74
 800a3dc:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800a3de:	b2d2      	uxtb	r2, r2
 800a3e0:	701a      	strb	r2, [r3, #0]
 800a3e2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a3e4:	67bb      	str	r3, [r7, #120]	@ 0x78
    ENCODE_U32(pPayload, NumArguments);
 800a3e6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a3e8:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800a3ea:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800a3ee:	66bb      	str	r3, [r7, #104]	@ 0x68
 800a3f0:	e00b      	b.n	800a40a <_VPrintHost+0xea>
 800a3f2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800a3f4:	b2da      	uxtb	r2, r3
 800a3f6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a3f8:	1c59      	adds	r1, r3, #1
 800a3fa:	66f9      	str	r1, [r7, #108]	@ 0x6c
 800a3fc:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800a400:	b2d2      	uxtb	r2, r2
 800a402:	701a      	strb	r2, [r3, #0]
 800a404:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800a406:	09db      	lsrs	r3, r3, #7
 800a408:	66bb      	str	r3, [r7, #104]	@ 0x68
 800a40a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800a40c:	2b7f      	cmp	r3, #127	@ 0x7f
 800a40e:	d8f0      	bhi.n	800a3f2 <_VPrintHost+0xd2>
 800a410:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a412:	1c5a      	adds	r2, r3, #1
 800a414:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800a416:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800a418:	b2d2      	uxtb	r2, r2
 800a41a:	701a      	strb	r2, [r3, #0]
 800a41c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a41e:	67bb      	str	r3, [r7, #120]	@ 0x78
    pParas = aParas;
 800a420:	f107 0314 	add.w	r3, r7, #20
 800a424:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    while (NumArguments--) {
 800a428:	e022      	b.n	800a470 <_VPrintHost+0x150>
      ENCODE_U32(pPayload, (*pParas));
 800a42a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a42c:	667b      	str	r3, [r7, #100]	@ 0x64
 800a42e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a432:	681b      	ldr	r3, [r3, #0]
 800a434:	663b      	str	r3, [r7, #96]	@ 0x60
 800a436:	e00b      	b.n	800a450 <_VPrintHost+0x130>
 800a438:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a43a:	b2da      	uxtb	r2, r3
 800a43c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a43e:	1c59      	adds	r1, r3, #1
 800a440:	6679      	str	r1, [r7, #100]	@ 0x64
 800a442:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800a446:	b2d2      	uxtb	r2, r2
 800a448:	701a      	strb	r2, [r3, #0]
 800a44a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a44c:	09db      	lsrs	r3, r3, #7
 800a44e:	663b      	str	r3, [r7, #96]	@ 0x60
 800a450:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a452:	2b7f      	cmp	r3, #127	@ 0x7f
 800a454:	d8f0      	bhi.n	800a438 <_VPrintHost+0x118>
 800a456:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a458:	1c5a      	adds	r2, r3, #1
 800a45a:	667a      	str	r2, [r7, #100]	@ 0x64
 800a45c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800a45e:	b2d2      	uxtb	r2, r2
 800a460:	701a      	strb	r2, [r3, #0]
 800a462:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a464:	67bb      	str	r3, [r7, #120]	@ 0x78
      pParas++;
 800a466:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a46a:	3304      	adds	r3, #4
 800a46c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    while (NumArguments--) {
 800a470:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800a474:	1e5a      	subs	r2, r3, #1
 800a476:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800a47a:	2b00      	cmp	r3, #0
 800a47c:	d1d5      	bne.n	800a42a <_VPrintHost+0x10a>
    }
    _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 800a47e:	221a      	movs	r2, #26
 800a480:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800a482:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 800a484:	f7ff fdde 	bl	800a044 <_SendPacket>
    RECORD_END();
 800a488:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a48a:	f383 8811 	msr	BASEPRI, r3
  }
  return 0;
 800a48e:	2300      	movs	r3, #0
}
 800a490:	4618      	mov	r0, r3
 800a492:	3788      	adds	r7, #136	@ 0x88
 800a494:	46bd      	mov	sp, r7
 800a496:	bd80      	pop	{r7, pc}
 800a498:	20005ec8 	.word	0x20005ec8

0800a49c <_StoreChar>:
*
*  Parameters
*    p            Pointer to the buffer description.
*    c            Character to be printed.
*/
static void _StoreChar(SEGGER_SYSVIEW_PRINTF_DESC * p, char c) {
 800a49c:	b580      	push	{r7, lr}
 800a49e:	b08a      	sub	sp, #40	@ 0x28
 800a4a0:	af00      	add	r7, sp, #0
 800a4a2:	6078      	str	r0, [r7, #4]
 800a4a4:	460b      	mov	r3, r1
 800a4a6:	70fb      	strb	r3, [r7, #3]
  unsigned int  Cnt;
  U8*           pPayload;
  U32           Options;

  Cnt = p->Cnt;
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	691b      	ldr	r3, [r3, #16]
 800a4ac:	617b      	str	r3, [r7, #20]
  if ((Cnt + 1u) <= SEGGER_SYSVIEW_MAX_STRING_LEN) {
 800a4ae:	697b      	ldr	r3, [r7, #20]
 800a4b0:	3301      	adds	r3, #1
 800a4b2:	2b80      	cmp	r3, #128	@ 0x80
 800a4b4:	d80a      	bhi.n	800a4cc <_StoreChar+0x30>
    *(p->pPayload++) = (U8)c;
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	685b      	ldr	r3, [r3, #4]
 800a4ba:	1c59      	adds	r1, r3, #1
 800a4bc:	687a      	ldr	r2, [r7, #4]
 800a4be:	6051      	str	r1, [r2, #4]
 800a4c0:	78fa      	ldrb	r2, [r7, #3]
 800a4c2:	701a      	strb	r2, [r3, #0]
    p->Cnt = Cnt + 1u;
 800a4c4:	697b      	ldr	r3, [r7, #20]
 800a4c6:	1c5a      	adds	r2, r3, #1
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	611a      	str	r2, [r3, #16]
  }
  //
  // Write part of string, when the buffer is full
  //
  if (p->Cnt == SEGGER_SYSVIEW_MAX_STRING_LEN) {
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	691b      	ldr	r3, [r3, #16]
 800a4d0:	2b80      	cmp	r3, #128	@ 0x80
 800a4d2:	d15a      	bne.n	800a58a <_StoreChar+0xee>
    *(p->pPayloadStart) = (U8)p->Cnt;
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	691a      	ldr	r2, [r3, #16]
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	689b      	ldr	r3, [r3, #8]
 800a4dc:	b2d2      	uxtb	r2, r2
 800a4de:	701a      	strb	r2, [r3, #0]
    pPayload = p->pPayload;
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	685b      	ldr	r3, [r3, #4]
 800a4e4:	613b      	str	r3, [r7, #16]
    Options = p->Options;
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	68db      	ldr	r3, [r3, #12]
 800a4ea:	60fb      	str	r3, [r7, #12]
    ENCODE_U32(pPayload, Options);
 800a4ec:	693b      	ldr	r3, [r7, #16]
 800a4ee:	627b      	str	r3, [r7, #36]	@ 0x24
 800a4f0:	68fb      	ldr	r3, [r7, #12]
 800a4f2:	623b      	str	r3, [r7, #32]
 800a4f4:	e00b      	b.n	800a50e <_StoreChar+0x72>
 800a4f6:	6a3b      	ldr	r3, [r7, #32]
 800a4f8:	b2da      	uxtb	r2, r3
 800a4fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a4fc:	1c59      	adds	r1, r3, #1
 800a4fe:	6279      	str	r1, [r7, #36]	@ 0x24
 800a500:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800a504:	b2d2      	uxtb	r2, r2
 800a506:	701a      	strb	r2, [r3, #0]
 800a508:	6a3b      	ldr	r3, [r7, #32]
 800a50a:	09db      	lsrs	r3, r3, #7
 800a50c:	623b      	str	r3, [r7, #32]
 800a50e:	6a3b      	ldr	r3, [r7, #32]
 800a510:	2b7f      	cmp	r3, #127	@ 0x7f
 800a512:	d8f0      	bhi.n	800a4f6 <_StoreChar+0x5a>
 800a514:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a516:	1c5a      	adds	r2, r3, #1
 800a518:	627a      	str	r2, [r7, #36]	@ 0x24
 800a51a:	6a3a      	ldr	r2, [r7, #32]
 800a51c:	b2d2      	uxtb	r2, r2
 800a51e:	701a      	strb	r2, [r3, #0]
 800a520:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a522:	613b      	str	r3, [r7, #16]
    ENCODE_U32(pPayload, 0);
 800a524:	693b      	ldr	r3, [r7, #16]
 800a526:	61fb      	str	r3, [r7, #28]
 800a528:	2300      	movs	r3, #0
 800a52a:	61bb      	str	r3, [r7, #24]
 800a52c:	e00b      	b.n	800a546 <_StoreChar+0xaa>
 800a52e:	69bb      	ldr	r3, [r7, #24]
 800a530:	b2da      	uxtb	r2, r3
 800a532:	69fb      	ldr	r3, [r7, #28]
 800a534:	1c59      	adds	r1, r3, #1
 800a536:	61f9      	str	r1, [r7, #28]
 800a538:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800a53c:	b2d2      	uxtb	r2, r2
 800a53e:	701a      	strb	r2, [r3, #0]
 800a540:	69bb      	ldr	r3, [r7, #24]
 800a542:	09db      	lsrs	r3, r3, #7
 800a544:	61bb      	str	r3, [r7, #24]
 800a546:	69bb      	ldr	r3, [r7, #24]
 800a548:	2b7f      	cmp	r3, #127	@ 0x7f
 800a54a:	d8f0      	bhi.n	800a52e <_StoreChar+0x92>
 800a54c:	69fb      	ldr	r3, [r7, #28]
 800a54e:	1c5a      	adds	r2, r3, #1
 800a550:	61fa      	str	r2, [r7, #28]
 800a552:	69ba      	ldr	r2, [r7, #24]
 800a554:	b2d2      	uxtb	r2, r2
 800a556:	701a      	strb	r2, [r3, #0]
 800a558:	69fb      	ldr	r3, [r7, #28]
 800a55a:	613b      	str	r3, [r7, #16]
    _SendPacket(p->pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	689b      	ldr	r3, [r3, #8]
 800a560:	221a      	movs	r2, #26
 800a562:	6939      	ldr	r1, [r7, #16]
 800a564:	4618      	mov	r0, r3
 800a566:	f7ff fd6d 	bl	800a044 <_SendPacket>
    p->pPayloadStart = _PreparePacket(p->pBuffer);
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	681b      	ldr	r3, [r3, #0]
 800a56e:	4618      	mov	r0, r3
 800a570:	f7ff fc7c 	bl	8009e6c <_PreparePacket>
 800a574:	4602      	mov	r2, r0
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	609a      	str	r2, [r3, #8]
    p->pPayload = p->pPayloadStart + 1u;
 800a57a:	687b      	ldr	r3, [r7, #4]
 800a57c:	689b      	ldr	r3, [r3, #8]
 800a57e:	1c5a      	adds	r2, r3, #1
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	605a      	str	r2, [r3, #4]
    p->Cnt = 0u;
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	2200      	movs	r2, #0
 800a588:	611a      	str	r2, [r3, #16]
  }
}
 800a58a:	bf00      	nop
 800a58c:	3728      	adds	r7, #40	@ 0x28
 800a58e:	46bd      	mov	sp, r7
 800a590:	bd80      	pop	{r7, pc}
	...

0800a594 <_PrintUnsigned>:
*    Base         Base of the value.
*    NumDigits    Number of digits to be printed.
*    FieldWidth   Width of the printed field.
*    FormatFlags  Flags for formatting the value.
*/
static void _PrintUnsigned(SEGGER_SYSVIEW_PRINTF_DESC * pBufferDesc, unsigned int v, unsigned int Base, unsigned int NumDigits, unsigned int FieldWidth, unsigned int FormatFlags) {
 800a594:	b580      	push	{r7, lr}
 800a596:	b08a      	sub	sp, #40	@ 0x28
 800a598:	af00      	add	r7, sp, #0
 800a59a:	60f8      	str	r0, [r7, #12]
 800a59c:	60b9      	str	r1, [r7, #8]
 800a59e:	607a      	str	r2, [r7, #4]
 800a5a0:	603b      	str	r3, [r7, #0]
  unsigned int      Digit;
  unsigned int      Number;
  unsigned int      Width;
  char              c;

  Number = v;
 800a5a2:	68bb      	ldr	r3, [r7, #8]
 800a5a4:	623b      	str	r3, [r7, #32]
  Digit = 1u;
 800a5a6:	2301      	movs	r3, #1
 800a5a8:	627b      	str	r3, [r7, #36]	@ 0x24
  //
  // Get actual field width
  //
  Width = 1u;
 800a5aa:	2301      	movs	r3, #1
 800a5ac:	61fb      	str	r3, [r7, #28]
  while (Number >= Base) {
 800a5ae:	e007      	b.n	800a5c0 <_PrintUnsigned+0x2c>
    Number = (Number / Base);
 800a5b0:	6a3a      	ldr	r2, [r7, #32]
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	fbb2 f3f3 	udiv	r3, r2, r3
 800a5b8:	623b      	str	r3, [r7, #32]
    Width++;
 800a5ba:	69fb      	ldr	r3, [r7, #28]
 800a5bc:	3301      	adds	r3, #1
 800a5be:	61fb      	str	r3, [r7, #28]
  while (Number >= Base) {
 800a5c0:	6a3a      	ldr	r2, [r7, #32]
 800a5c2:	687b      	ldr	r3, [r7, #4]
 800a5c4:	429a      	cmp	r2, r3
 800a5c6:	d2f3      	bcs.n	800a5b0 <_PrintUnsigned+0x1c>
  }
  if (NumDigits > Width) {
 800a5c8:	683a      	ldr	r2, [r7, #0]
 800a5ca:	69fb      	ldr	r3, [r7, #28]
 800a5cc:	429a      	cmp	r2, r3
 800a5ce:	d901      	bls.n	800a5d4 <_PrintUnsigned+0x40>
    Width = NumDigits;
 800a5d0:	683b      	ldr	r3, [r7, #0]
 800a5d2:	61fb      	str	r3, [r7, #28]
  }
  //
  // Print leading chars if necessary
  //
  if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u) {
 800a5d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a5d6:	f003 0301 	and.w	r3, r3, #1
 800a5da:	2b00      	cmp	r3, #0
 800a5dc:	d000      	beq.n	800a5e0 <_PrintUnsigned+0x4c>
 800a5de:	e01f      	b.n	800a620 <_PrintUnsigned+0x8c>
    if (FieldWidth != 0u) {
 800a5e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a5e2:	2b00      	cmp	r3, #0
 800a5e4:	d01c      	beq.n	800a620 <_PrintUnsigned+0x8c>
      if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && (NumDigits == 0u)) {
 800a5e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a5e8:	f003 0302 	and.w	r3, r3, #2
 800a5ec:	2b00      	cmp	r3, #0
 800a5ee:	d005      	beq.n	800a5fc <_PrintUnsigned+0x68>
 800a5f0:	683b      	ldr	r3, [r7, #0]
 800a5f2:	2b00      	cmp	r3, #0
 800a5f4:	d102      	bne.n	800a5fc <_PrintUnsigned+0x68>
        c = '0';
 800a5f6:	2330      	movs	r3, #48	@ 0x30
 800a5f8:	76fb      	strb	r3, [r7, #27]
 800a5fa:	e001      	b.n	800a600 <_PrintUnsigned+0x6c>
      } else {
        c = ' ';
 800a5fc:	2320      	movs	r3, #32
 800a5fe:	76fb      	strb	r3, [r7, #27]
      }
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 800a600:	e007      	b.n	800a612 <_PrintUnsigned+0x7e>
        FieldWidth--;
 800a602:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a604:	3b01      	subs	r3, #1
 800a606:	633b      	str	r3, [r7, #48]	@ 0x30
        _StoreChar(pBufferDesc, c);
 800a608:	7efb      	ldrb	r3, [r7, #27]
 800a60a:	4619      	mov	r1, r3
 800a60c:	68f8      	ldr	r0, [r7, #12]
 800a60e:	f7ff ff45 	bl	800a49c <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 800a612:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a614:	2b00      	cmp	r3, #0
 800a616:	d003      	beq.n	800a620 <_PrintUnsigned+0x8c>
 800a618:	69fa      	ldr	r2, [r7, #28]
 800a61a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a61c:	429a      	cmp	r2, r3
 800a61e:	d3f0      	bcc.n	800a602 <_PrintUnsigned+0x6e>
  // Compute Digit.
  // Loop until Digit has the value of the highest digit required.
  // Example: If the output is 345 (Base 10), loop 2 times until Digit is 100.
  //
  while (1) {
    if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure we loop at least that often, before checking anything else (> 1 check avoids problems with NumDigits being signed / unsigned)
 800a620:	683b      	ldr	r3, [r7, #0]
 800a622:	2b01      	cmp	r3, #1
 800a624:	d903      	bls.n	800a62e <_PrintUnsigned+0x9a>
      NumDigits--;
 800a626:	683b      	ldr	r3, [r7, #0]
 800a628:	3b01      	subs	r3, #1
 800a62a:	603b      	str	r3, [r7, #0]
 800a62c:	e009      	b.n	800a642 <_PrintUnsigned+0xae>
    } else {
      Div = v / Digit;
 800a62e:	68ba      	ldr	r2, [r7, #8]
 800a630:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a632:	fbb2 f3f3 	udiv	r3, r2, r3
 800a636:	617b      	str	r3, [r7, #20]
      if (Div < Base) {        // Is our divider big enough to extract the highest digit from value? => Done
 800a638:	697a      	ldr	r2, [r7, #20]
 800a63a:	687b      	ldr	r3, [r7, #4]
 800a63c:	429a      	cmp	r2, r3
 800a63e:	d200      	bcs.n	800a642 <_PrintUnsigned+0xae>
        break;
 800a640:	e005      	b.n	800a64e <_PrintUnsigned+0xba>
      }
    }
    Digit *= Base;
 800a642:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a644:	687a      	ldr	r2, [r7, #4]
 800a646:	fb02 f303 	mul.w	r3, r2, r3
 800a64a:	627b      	str	r3, [r7, #36]	@ 0x24
    if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure we loop at least that often, before checking anything else (> 1 check avoids problems with NumDigits being signed / unsigned)
 800a64c:	e7e8      	b.n	800a620 <_PrintUnsigned+0x8c>
  }
  //
  // Output digits
  //
  do {
    Div = v / Digit;
 800a64e:	68ba      	ldr	r2, [r7, #8]
 800a650:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a652:	fbb2 f3f3 	udiv	r3, r2, r3
 800a656:	617b      	str	r3, [r7, #20]
    v -= Div * Digit;
 800a658:	697b      	ldr	r3, [r7, #20]
 800a65a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a65c:	fb02 f303 	mul.w	r3, r2, r3
 800a660:	68ba      	ldr	r2, [r7, #8]
 800a662:	1ad3      	subs	r3, r2, r3
 800a664:	60bb      	str	r3, [r7, #8]
    _StoreChar(pBufferDesc, _aV2C[Div]);
 800a666:	4a15      	ldr	r2, [pc, #84]	@ (800a6bc <_PrintUnsigned+0x128>)
 800a668:	697b      	ldr	r3, [r7, #20]
 800a66a:	4413      	add	r3, r2
 800a66c:	781b      	ldrb	r3, [r3, #0]
 800a66e:	4619      	mov	r1, r3
 800a670:	68f8      	ldr	r0, [r7, #12]
 800a672:	f7ff ff13 	bl	800a49c <_StoreChar>
    Digit /= Base;
 800a676:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a678:	687b      	ldr	r3, [r7, #4]
 800a67a:	fbb2 f3f3 	udiv	r3, r2, r3
 800a67e:	627b      	str	r3, [r7, #36]	@ 0x24
  } while (Digit);
 800a680:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a682:	2b00      	cmp	r3, #0
 800a684:	d1e3      	bne.n	800a64e <_PrintUnsigned+0xba>
  //
  // Print trailing spaces if necessary
  //
  if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == FORMAT_FLAG_LEFT_JUSTIFY) {
 800a686:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a688:	f003 0301 	and.w	r3, r3, #1
 800a68c:	2b00      	cmp	r3, #0
 800a68e:	d011      	beq.n	800a6b4 <_PrintUnsigned+0x120>
    if (FieldWidth != 0u) {
 800a690:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a692:	2b00      	cmp	r3, #0
 800a694:	d00e      	beq.n	800a6b4 <_PrintUnsigned+0x120>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 800a696:	e006      	b.n	800a6a6 <_PrintUnsigned+0x112>
        FieldWidth--;
 800a698:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a69a:	3b01      	subs	r3, #1
 800a69c:	633b      	str	r3, [r7, #48]	@ 0x30
        _StoreChar(pBufferDesc, ' ');
 800a69e:	2120      	movs	r1, #32
 800a6a0:	68f8      	ldr	r0, [r7, #12]
 800a6a2:	f7ff fefb 	bl	800a49c <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 800a6a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6a8:	2b00      	cmp	r3, #0
 800a6aa:	d003      	beq.n	800a6b4 <_PrintUnsigned+0x120>
 800a6ac:	69fa      	ldr	r2, [r7, #28]
 800a6ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6b0:	429a      	cmp	r2, r3
 800a6b2:	d3f1      	bcc.n	800a698 <_PrintUnsigned+0x104>
      }
    }
  }
}
 800a6b4:	bf00      	nop
 800a6b6:	3728      	adds	r7, #40	@ 0x28
 800a6b8:	46bd      	mov	sp, r7
 800a6ba:	bd80      	pop	{r7, pc}
 800a6bc:	0800c28c 	.word	0x0800c28c

0800a6c0 <_PrintInt>:
*    Base         Base of the value.
*    NumDigits    Number of digits to be printed.
*    FieldWidth   Width of the printed field.
*    FormatFlags  Flags for formatting the value.
*/
static void _PrintInt(SEGGER_SYSVIEW_PRINTF_DESC * pBufferDesc, int v, unsigned int Base, unsigned int NumDigits, unsigned int FieldWidth, unsigned int FormatFlags) {
 800a6c0:	b580      	push	{r7, lr}
 800a6c2:	b088      	sub	sp, #32
 800a6c4:	af02      	add	r7, sp, #8
 800a6c6:	60f8      	str	r0, [r7, #12]
 800a6c8:	60b9      	str	r1, [r7, #8]
 800a6ca:	607a      	str	r2, [r7, #4]
 800a6cc:	603b      	str	r3, [r7, #0]
  unsigned int  Width;
  int           Number;

  Number = (v < 0) ? -v : v;
 800a6ce:	68bb      	ldr	r3, [r7, #8]
 800a6d0:	2b00      	cmp	r3, #0
 800a6d2:	bfb8      	it	lt
 800a6d4:	425b      	neglt	r3, r3
 800a6d6:	613b      	str	r3, [r7, #16]

  //
  // Get actual field width
  //
  Width = 1u;
 800a6d8:	2301      	movs	r3, #1
 800a6da:	617b      	str	r3, [r7, #20]
  while (Number >= (int)Base) {
 800a6dc:	e007      	b.n	800a6ee <_PrintInt+0x2e>
    Number = (Number / (int)Base);
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	693a      	ldr	r2, [r7, #16]
 800a6e2:	fb92 f3f3 	sdiv	r3, r2, r3
 800a6e6:	613b      	str	r3, [r7, #16]
    Width++;
 800a6e8:	697b      	ldr	r3, [r7, #20]
 800a6ea:	3301      	adds	r3, #1
 800a6ec:	617b      	str	r3, [r7, #20]
  while (Number >= (int)Base) {
 800a6ee:	687b      	ldr	r3, [r7, #4]
 800a6f0:	693a      	ldr	r2, [r7, #16]
 800a6f2:	429a      	cmp	r2, r3
 800a6f4:	daf3      	bge.n	800a6de <_PrintInt+0x1e>
  }
  if (NumDigits > Width) {
 800a6f6:	683a      	ldr	r2, [r7, #0]
 800a6f8:	697b      	ldr	r3, [r7, #20]
 800a6fa:	429a      	cmp	r2, r3
 800a6fc:	d901      	bls.n	800a702 <_PrintInt+0x42>
    Width = NumDigits;
 800a6fe:	683b      	ldr	r3, [r7, #0]
 800a700:	617b      	str	r3, [r7, #20]
  }
  if ((FieldWidth > 0u) && ((v < 0) || ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN))) {
 800a702:	6a3b      	ldr	r3, [r7, #32]
 800a704:	2b00      	cmp	r3, #0
 800a706:	d00a      	beq.n	800a71e <_PrintInt+0x5e>
 800a708:	68bb      	ldr	r3, [r7, #8]
 800a70a:	2b00      	cmp	r3, #0
 800a70c:	db04      	blt.n	800a718 <_PrintInt+0x58>
 800a70e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a710:	f003 0304 	and.w	r3, r3, #4
 800a714:	2b00      	cmp	r3, #0
 800a716:	d002      	beq.n	800a71e <_PrintInt+0x5e>
    FieldWidth--;
 800a718:	6a3b      	ldr	r3, [r7, #32]
 800a71a:	3b01      	subs	r3, #1
 800a71c:	623b      	str	r3, [r7, #32]
  }

  //
  // Print leading spaces if necessary
  //
  if ((((FormatFlags & FORMAT_FLAG_PAD_ZERO) == 0u) || (NumDigits != 0u)) && ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u)) {
 800a71e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a720:	f003 0302 	and.w	r3, r3, #2
 800a724:	2b00      	cmp	r3, #0
 800a726:	d002      	beq.n	800a72e <_PrintInt+0x6e>
 800a728:	683b      	ldr	r3, [r7, #0]
 800a72a:	2b00      	cmp	r3, #0
 800a72c:	d016      	beq.n	800a75c <_PrintInt+0x9c>
 800a72e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a730:	f003 0301 	and.w	r3, r3, #1
 800a734:	2b00      	cmp	r3, #0
 800a736:	d111      	bne.n	800a75c <_PrintInt+0x9c>
    if (FieldWidth != 0u) {
 800a738:	6a3b      	ldr	r3, [r7, #32]
 800a73a:	2b00      	cmp	r3, #0
 800a73c:	d00e      	beq.n	800a75c <_PrintInt+0x9c>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 800a73e:	e006      	b.n	800a74e <_PrintInt+0x8e>
        FieldWidth--;
 800a740:	6a3b      	ldr	r3, [r7, #32]
 800a742:	3b01      	subs	r3, #1
 800a744:	623b      	str	r3, [r7, #32]
        _StoreChar(pBufferDesc, ' ');
 800a746:	2120      	movs	r1, #32
 800a748:	68f8      	ldr	r0, [r7, #12]
 800a74a:	f7ff fea7 	bl	800a49c <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 800a74e:	6a3b      	ldr	r3, [r7, #32]
 800a750:	2b00      	cmp	r3, #0
 800a752:	d003      	beq.n	800a75c <_PrintInt+0x9c>
 800a754:	697a      	ldr	r2, [r7, #20]
 800a756:	6a3b      	ldr	r3, [r7, #32]
 800a758:	429a      	cmp	r2, r3
 800a75a:	d3f1      	bcc.n	800a740 <_PrintInt+0x80>
    }
  }
  //
  // Print sign if necessary
  //
  if (v < 0) {
 800a75c:	68bb      	ldr	r3, [r7, #8]
 800a75e:	2b00      	cmp	r3, #0
 800a760:	da07      	bge.n	800a772 <_PrintInt+0xb2>
    v = -v;
 800a762:	68bb      	ldr	r3, [r7, #8]
 800a764:	425b      	negs	r3, r3
 800a766:	60bb      	str	r3, [r7, #8]
    _StoreChar(pBufferDesc, '-');
 800a768:	212d      	movs	r1, #45	@ 0x2d
 800a76a:	68f8      	ldr	r0, [r7, #12]
 800a76c:	f7ff fe96 	bl	800a49c <_StoreChar>
 800a770:	e008      	b.n	800a784 <_PrintInt+0xc4>
  } else if ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN) {
 800a772:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a774:	f003 0304 	and.w	r3, r3, #4
 800a778:	2b00      	cmp	r3, #0
 800a77a:	d003      	beq.n	800a784 <_PrintInt+0xc4>
    _StoreChar(pBufferDesc, '+');
 800a77c:	212b      	movs	r1, #43	@ 0x2b
 800a77e:	68f8      	ldr	r0, [r7, #12]
 800a780:	f7ff fe8c 	bl	800a49c <_StoreChar>

  }
  //
  // Print leading zeros if necessary
  //
  if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u) && (NumDigits == 0u)) {
 800a784:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a786:	f003 0302 	and.w	r3, r3, #2
 800a78a:	2b00      	cmp	r3, #0
 800a78c:	d019      	beq.n	800a7c2 <_PrintInt+0x102>
 800a78e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a790:	f003 0301 	and.w	r3, r3, #1
 800a794:	2b00      	cmp	r3, #0
 800a796:	d114      	bne.n	800a7c2 <_PrintInt+0x102>
 800a798:	683b      	ldr	r3, [r7, #0]
 800a79a:	2b00      	cmp	r3, #0
 800a79c:	d111      	bne.n	800a7c2 <_PrintInt+0x102>
    if (FieldWidth != 0u) {
 800a79e:	6a3b      	ldr	r3, [r7, #32]
 800a7a0:	2b00      	cmp	r3, #0
 800a7a2:	d00e      	beq.n	800a7c2 <_PrintInt+0x102>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 800a7a4:	e006      	b.n	800a7b4 <_PrintInt+0xf4>
        FieldWidth--;
 800a7a6:	6a3b      	ldr	r3, [r7, #32]
 800a7a8:	3b01      	subs	r3, #1
 800a7aa:	623b      	str	r3, [r7, #32]
        _StoreChar(pBufferDesc, '0');
 800a7ac:	2130      	movs	r1, #48	@ 0x30
 800a7ae:	68f8      	ldr	r0, [r7, #12]
 800a7b0:	f7ff fe74 	bl	800a49c <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 800a7b4:	6a3b      	ldr	r3, [r7, #32]
 800a7b6:	2b00      	cmp	r3, #0
 800a7b8:	d003      	beq.n	800a7c2 <_PrintInt+0x102>
 800a7ba:	697a      	ldr	r2, [r7, #20]
 800a7bc:	6a3b      	ldr	r3, [r7, #32]
 800a7be:	429a      	cmp	r2, r3
 800a7c0:	d3f1      	bcc.n	800a7a6 <_PrintInt+0xe6>
    }
  }
  //
  // Print number without sign
  //
  _PrintUnsigned(pBufferDesc, (unsigned int)v, Base, NumDigits, FieldWidth, FormatFlags);
 800a7c2:	68b9      	ldr	r1, [r7, #8]
 800a7c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7c6:	9301      	str	r3, [sp, #4]
 800a7c8:	6a3b      	ldr	r3, [r7, #32]
 800a7ca:	9300      	str	r3, [sp, #0]
 800a7cc:	683b      	ldr	r3, [r7, #0]
 800a7ce:	687a      	ldr	r2, [r7, #4]
 800a7d0:	68f8      	ldr	r0, [r7, #12]
 800a7d2:	f7ff fedf 	bl	800a594 <_PrintUnsigned>
}
 800a7d6:	bf00      	nop
 800a7d8:	3718      	adds	r7, #24
 800a7da:	46bd      	mov	sp, r7
 800a7dc:	bd80      	pop	{r7, pc}
	...

0800a7e0 <_VPrintTarget>:
*  Parameters
*    sFormat      Pointer to format string.
*    Options      Options to be sent to the host.
*    pParamList   Pointer to the list of arguments for the format string.
*/
static void _VPrintTarget(const char* sFormat, U32 Options, va_list* pParamList) {
 800a7e0:	b580      	push	{r7, lr}
 800a7e2:	b098      	sub	sp, #96	@ 0x60
 800a7e4:	af02      	add	r7, sp, #8
 800a7e6:	60f8      	str	r0, [r7, #12]
 800a7e8:	60b9      	str	r1, [r7, #8]
 800a7ea:	607a      	str	r2, [r7, #4]
  const char*   s;
#if SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_MAX_STRING_LEN + 1 + 2 * SEGGER_SYSVIEW_QUANTA_U32);
  SEGGER_SYSVIEW_LOCK();
#else
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_MAX_STRING_LEN + 1 + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 800a7ec:	f3ef 8311 	mrs	r3, BASEPRI
 800a7f0:	f04f 0120 	mov.w	r1, #32
 800a7f4:	f381 8811 	msr	BASEPRI, r1
 800a7f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a7fa:	48b7      	ldr	r0, [pc, #732]	@ (800aad8 <_VPrintTarget+0x2f8>)
 800a7fc:	f7ff fb36 	bl	8009e6c <_PreparePacket>
 800a800:	62b8      	str	r0, [r7, #40]	@ 0x28
#endif

#if SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0
  BufferDesc.pBuffer        = aPacket;
#else
  BufferDesc.pBuffer        = _aPacket;
 800a802:	4bb5      	ldr	r3, [pc, #724]	@ (800aad8 <_VPrintTarget+0x2f8>)
 800a804:	613b      	str	r3, [r7, #16]
#endif
  BufferDesc.Cnt            = 0u;
 800a806:	2300      	movs	r3, #0
 800a808:	623b      	str	r3, [r7, #32]
  BufferDesc.pPayloadStart  = pPayloadStart;
 800a80a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a80c:	61bb      	str	r3, [r7, #24]
  BufferDesc.pPayload       = BufferDesc.pPayloadStart + 1u;
 800a80e:	69bb      	ldr	r3, [r7, #24]
 800a810:	3301      	adds	r3, #1
 800a812:	617b      	str	r3, [r7, #20]
  BufferDesc.Options        =  Options;
 800a814:	68bb      	ldr	r3, [r7, #8]
 800a816:	61fb      	str	r3, [r7, #28]

  do {
    c = *sFormat;
 800a818:	68fb      	ldr	r3, [r7, #12]
 800a81a:	781b      	ldrb	r3, [r3, #0]
 800a81c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
    sFormat++;
 800a820:	68fb      	ldr	r3, [r7, #12]
 800a822:	3301      	adds	r3, #1
 800a824:	60fb      	str	r3, [r7, #12]
    if (c == 0u) {
 800a826:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a82a:	2b00      	cmp	r3, #0
 800a82c:	f000 81a8 	beq.w	800ab80 <_VPrintTarget+0x3a0>
      break;
    }
    if (c == '%') {
 800a830:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a834:	2b25      	cmp	r3, #37	@ 0x25
 800a836:	f040 8195 	bne.w	800ab64 <_VPrintTarget+0x384>
      //
      // Filter out flags
      //
      FormatFlags = 0u;
 800a83a:	2300      	movs	r3, #0
 800a83c:	64bb      	str	r3, [r7, #72]	@ 0x48
      v = 1;
 800a83e:	2301      	movs	r3, #1
 800a840:	653b      	str	r3, [r7, #80]	@ 0x50
      do {
        c = *sFormat;
 800a842:	68fb      	ldr	r3, [r7, #12]
 800a844:	781b      	ldrb	r3, [r3, #0]
 800a846:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
        switch (c) {
 800a84a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a84e:	3b23      	subs	r3, #35	@ 0x23
 800a850:	2b0d      	cmp	r3, #13
 800a852:	d83f      	bhi.n	800a8d4 <_VPrintTarget+0xf4>
 800a854:	a201      	add	r2, pc, #4	@ (adr r2, 800a85c <_VPrintTarget+0x7c>)
 800a856:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a85a:	bf00      	nop
 800a85c:	0800a8c5 	.word	0x0800a8c5
 800a860:	0800a8d5 	.word	0x0800a8d5
 800a864:	0800a8d5 	.word	0x0800a8d5
 800a868:	0800a8d5 	.word	0x0800a8d5
 800a86c:	0800a8d5 	.word	0x0800a8d5
 800a870:	0800a8d5 	.word	0x0800a8d5
 800a874:	0800a8d5 	.word	0x0800a8d5
 800a878:	0800a8d5 	.word	0x0800a8d5
 800a87c:	0800a8b5 	.word	0x0800a8b5
 800a880:	0800a8d5 	.word	0x0800a8d5
 800a884:	0800a895 	.word	0x0800a895
 800a888:	0800a8d5 	.word	0x0800a8d5
 800a88c:	0800a8d5 	.word	0x0800a8d5
 800a890:	0800a8a5 	.word	0x0800a8a5
        case '-': FormatFlags |= FORMAT_FLAG_LEFT_JUSTIFY; sFormat++; break;
 800a894:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a896:	f043 0301 	orr.w	r3, r3, #1
 800a89a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a89c:	68fb      	ldr	r3, [r7, #12]
 800a89e:	3301      	adds	r3, #1
 800a8a0:	60fb      	str	r3, [r7, #12]
 800a8a2:	e01a      	b.n	800a8da <_VPrintTarget+0xfa>
        case '0': FormatFlags |= FORMAT_FLAG_PAD_ZERO;     sFormat++; break;
 800a8a4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a8a6:	f043 0302 	orr.w	r3, r3, #2
 800a8aa:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a8ac:	68fb      	ldr	r3, [r7, #12]
 800a8ae:	3301      	adds	r3, #1
 800a8b0:	60fb      	str	r3, [r7, #12]
 800a8b2:	e012      	b.n	800a8da <_VPrintTarget+0xfa>
        case '+': FormatFlags |= FORMAT_FLAG_PRINT_SIGN;   sFormat++; break;
 800a8b4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a8b6:	f043 0304 	orr.w	r3, r3, #4
 800a8ba:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a8bc:	68fb      	ldr	r3, [r7, #12]
 800a8be:	3301      	adds	r3, #1
 800a8c0:	60fb      	str	r3, [r7, #12]
 800a8c2:	e00a      	b.n	800a8da <_VPrintTarget+0xfa>
        case '#': FormatFlags |= FORMAT_FLAG_ALTERNATE;    sFormat++; break;
 800a8c4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a8c6:	f043 0308 	orr.w	r3, r3, #8
 800a8ca:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a8cc:	68fb      	ldr	r3, [r7, #12]
 800a8ce:	3301      	adds	r3, #1
 800a8d0:	60fb      	str	r3, [r7, #12]
 800a8d2:	e002      	b.n	800a8da <_VPrintTarget+0xfa>
        default:  v = 0; break;
 800a8d4:	2300      	movs	r3, #0
 800a8d6:	653b      	str	r3, [r7, #80]	@ 0x50
 800a8d8:	bf00      	nop
        }
      } while (v);
 800a8da:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a8dc:	2b00      	cmp	r3, #0
 800a8de:	d1b0      	bne.n	800a842 <_VPrintTarget+0x62>
      //
      // filter out field with
      //
      FieldWidth = 0u;
 800a8e0:	2300      	movs	r3, #0
 800a8e2:	647b      	str	r3, [r7, #68]	@ 0x44
      do {
        c = *sFormat;
 800a8e4:	68fb      	ldr	r3, [r7, #12]
 800a8e6:	781b      	ldrb	r3, [r3, #0]
 800a8e8:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
        if ((c < '0') || (c > '9')) {
 800a8ec:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a8f0:	2b2f      	cmp	r3, #47	@ 0x2f
 800a8f2:	d912      	bls.n	800a91a <_VPrintTarget+0x13a>
 800a8f4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a8f8:	2b39      	cmp	r3, #57	@ 0x39
 800a8fa:	d80e      	bhi.n	800a91a <_VPrintTarget+0x13a>
          break;
        }
        sFormat++;
 800a8fc:	68fb      	ldr	r3, [r7, #12]
 800a8fe:	3301      	adds	r3, #1
 800a900:	60fb      	str	r3, [r7, #12]
        FieldWidth = (FieldWidth * 10u) + ((unsigned int)c - '0');
 800a902:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a904:	4613      	mov	r3, r2
 800a906:	009b      	lsls	r3, r3, #2
 800a908:	4413      	add	r3, r2
 800a90a:	005b      	lsls	r3, r3, #1
 800a90c:	461a      	mov	r2, r3
 800a90e:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a912:	4413      	add	r3, r2
 800a914:	3b30      	subs	r3, #48	@ 0x30
 800a916:	647b      	str	r3, [r7, #68]	@ 0x44
        c = *sFormat;
 800a918:	e7e4      	b.n	800a8e4 <_VPrintTarget+0x104>
      } while (1);

      //
      // Filter out precision (number of digits to display)
      //
      NumDigits = 0u;
 800a91a:	2300      	movs	r3, #0
 800a91c:	64fb      	str	r3, [r7, #76]	@ 0x4c
      c = *sFormat;
 800a91e:	68fb      	ldr	r3, [r7, #12]
 800a920:	781b      	ldrb	r3, [r3, #0]
 800a922:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
      if (c == '.') {
 800a926:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a92a:	2b2e      	cmp	r3, #46	@ 0x2e
 800a92c:	d11d      	bne.n	800a96a <_VPrintTarget+0x18a>
        sFormat++;
 800a92e:	68fb      	ldr	r3, [r7, #12]
 800a930:	3301      	adds	r3, #1
 800a932:	60fb      	str	r3, [r7, #12]
        do {
          c = *sFormat;
 800a934:	68fb      	ldr	r3, [r7, #12]
 800a936:	781b      	ldrb	r3, [r3, #0]
 800a938:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
          if ((c < '0') || (c > '9')) {
 800a93c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a940:	2b2f      	cmp	r3, #47	@ 0x2f
 800a942:	d912      	bls.n	800a96a <_VPrintTarget+0x18a>
 800a944:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a948:	2b39      	cmp	r3, #57	@ 0x39
 800a94a:	d80e      	bhi.n	800a96a <_VPrintTarget+0x18a>
            break;
          }
          sFormat++;
 800a94c:	68fb      	ldr	r3, [r7, #12]
 800a94e:	3301      	adds	r3, #1
 800a950:	60fb      	str	r3, [r7, #12]
          NumDigits = NumDigits * 10u + ((unsigned int)c - '0');
 800a952:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800a954:	4613      	mov	r3, r2
 800a956:	009b      	lsls	r3, r3, #2
 800a958:	4413      	add	r3, r2
 800a95a:	005b      	lsls	r3, r3, #1
 800a95c:	461a      	mov	r2, r3
 800a95e:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a962:	4413      	add	r3, r2
 800a964:	3b30      	subs	r3, #48	@ 0x30
 800a966:	64fb      	str	r3, [r7, #76]	@ 0x4c
          c = *sFormat;
 800a968:	e7e4      	b.n	800a934 <_VPrintTarget+0x154>
        } while (1);
      }
      //
      // Filter out length modifier
      //
      c = *sFormat;
 800a96a:	68fb      	ldr	r3, [r7, #12]
 800a96c:	781b      	ldrb	r3, [r3, #0]
 800a96e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
      do {
        if ((c == 'l') || (c == 'h')) {
 800a972:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a976:	2b6c      	cmp	r3, #108	@ 0x6c
 800a978:	d003      	beq.n	800a982 <_VPrintTarget+0x1a2>
 800a97a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a97e:	2b68      	cmp	r3, #104	@ 0x68
 800a980:	d107      	bne.n	800a992 <_VPrintTarget+0x1b2>
          c = *sFormat;
 800a982:	68fb      	ldr	r3, [r7, #12]
 800a984:	781b      	ldrb	r3, [r3, #0]
 800a986:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
          sFormat++;
 800a98a:	68fb      	ldr	r3, [r7, #12]
 800a98c:	3301      	adds	r3, #1
 800a98e:	60fb      	str	r3, [r7, #12]
        if ((c == 'l') || (c == 'h')) {
 800a990:	e7ef      	b.n	800a972 <_VPrintTarget+0x192>
        }
      } while (1);
      //
      // Handle specifiers
      //
      switch (c) {
 800a992:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a996:	2b25      	cmp	r3, #37	@ 0x25
 800a998:	f000 80d8 	beq.w	800ab4c <_VPrintTarget+0x36c>
 800a99c:	2b25      	cmp	r3, #37	@ 0x25
 800a99e:	f2c0 80dc 	blt.w	800ab5a <_VPrintTarget+0x37a>
 800a9a2:	2b78      	cmp	r3, #120	@ 0x78
 800a9a4:	f300 80d9 	bgt.w	800ab5a <_VPrintTarget+0x37a>
 800a9a8:	2b58      	cmp	r3, #88	@ 0x58
 800a9aa:	f2c0 80d6 	blt.w	800ab5a <_VPrintTarget+0x37a>
 800a9ae:	3b58      	subs	r3, #88	@ 0x58
 800a9b0:	2b20      	cmp	r3, #32
 800a9b2:	f200 80d2 	bhi.w	800ab5a <_VPrintTarget+0x37a>
 800a9b6:	a201      	add	r2, pc, #4	@ (adr r2, 800a9bc <_VPrintTarget+0x1dc>)
 800a9b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a9bc:	0800aab3 	.word	0x0800aab3
 800a9c0:	0800ab5b 	.word	0x0800ab5b
 800a9c4:	0800ab5b 	.word	0x0800ab5b
 800a9c8:	0800ab5b 	.word	0x0800ab5b
 800a9cc:	0800ab5b 	.word	0x0800ab5b
 800a9d0:	0800ab5b 	.word	0x0800ab5b
 800a9d4:	0800ab5b 	.word	0x0800ab5b
 800a9d8:	0800ab5b 	.word	0x0800ab5b
 800a9dc:	0800ab5b 	.word	0x0800ab5b
 800a9e0:	0800ab5b 	.word	0x0800ab5b
 800a9e4:	0800ab5b 	.word	0x0800ab5b
 800a9e8:	0800aa41 	.word	0x0800aa41
 800a9ec:	0800aa67 	.word	0x0800aa67
 800a9f0:	0800ab5b 	.word	0x0800ab5b
 800a9f4:	0800ab5b 	.word	0x0800ab5b
 800a9f8:	0800ab5b 	.word	0x0800ab5b
 800a9fc:	0800ab5b 	.word	0x0800ab5b
 800aa00:	0800ab5b 	.word	0x0800ab5b
 800aa04:	0800ab5b 	.word	0x0800ab5b
 800aa08:	0800ab5b 	.word	0x0800ab5b
 800aa0c:	0800ab5b 	.word	0x0800ab5b
 800aa10:	0800ab5b 	.word	0x0800ab5b
 800aa14:	0800ab5b 	.word	0x0800ab5b
 800aa18:	0800ab5b 	.word	0x0800ab5b
 800aa1c:	0800ab27 	.word	0x0800ab27
 800aa20:	0800ab5b 	.word	0x0800ab5b
 800aa24:	0800ab5b 	.word	0x0800ab5b
 800aa28:	0800aadd 	.word	0x0800aadd
 800aa2c:	0800ab5b 	.word	0x0800ab5b
 800aa30:	0800aa8d 	.word	0x0800aa8d
 800aa34:	0800ab5b 	.word	0x0800ab5b
 800aa38:	0800ab5b 	.word	0x0800ab5b
 800aa3c:	0800aab3 	.word	0x0800aab3
      case 'c': {
        char c0;
        v = va_arg(*pParamList, int);
 800aa40:	687b      	ldr	r3, [r7, #4]
 800aa42:	681b      	ldr	r3, [r3, #0]
 800aa44:	1d19      	adds	r1, r3, #4
 800aa46:	687a      	ldr	r2, [r7, #4]
 800aa48:	6011      	str	r1, [r2, #0]
 800aa4a:	681b      	ldr	r3, [r3, #0]
 800aa4c:	653b      	str	r3, [r7, #80]	@ 0x50
        c0 = (char)v;
 800aa4e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800aa50:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        _StoreChar(&BufferDesc, c0);
 800aa54:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800aa58:	f107 0310 	add.w	r3, r7, #16
 800aa5c:	4611      	mov	r1, r2
 800aa5e:	4618      	mov	r0, r3
 800aa60:	f7ff fd1c 	bl	800a49c <_StoreChar>
        break;
 800aa64:	e07a      	b.n	800ab5c <_VPrintTarget+0x37c>
      }
      case 'd':
        v = va_arg(*pParamList, int);
 800aa66:	687b      	ldr	r3, [r7, #4]
 800aa68:	681b      	ldr	r3, [r3, #0]
 800aa6a:	1d19      	adds	r1, r3, #4
 800aa6c:	687a      	ldr	r2, [r7, #4]
 800aa6e:	6011      	str	r1, [r2, #0]
 800aa70:	681b      	ldr	r3, [r3, #0]
 800aa72:	653b      	str	r3, [r7, #80]	@ 0x50
        _PrintInt(&BufferDesc, v, 10u, NumDigits, FieldWidth, FormatFlags);
 800aa74:	f107 0010 	add.w	r0, r7, #16
 800aa78:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800aa7a:	9301      	str	r3, [sp, #4]
 800aa7c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800aa7e:	9300      	str	r3, [sp, #0]
 800aa80:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800aa82:	220a      	movs	r2, #10
 800aa84:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800aa86:	f7ff fe1b 	bl	800a6c0 <_PrintInt>
        break;
 800aa8a:	e067      	b.n	800ab5c <_VPrintTarget+0x37c>
      case 'u':
        v = va_arg(*pParamList, int);
 800aa8c:	687b      	ldr	r3, [r7, #4]
 800aa8e:	681b      	ldr	r3, [r3, #0]
 800aa90:	1d19      	adds	r1, r3, #4
 800aa92:	687a      	ldr	r2, [r7, #4]
 800aa94:	6011      	str	r1, [r2, #0]
 800aa96:	681b      	ldr	r3, [r3, #0]
 800aa98:	653b      	str	r3, [r7, #80]	@ 0x50
        _PrintUnsigned(&BufferDesc, (unsigned int)v, 10u, NumDigits, FieldWidth, FormatFlags);
 800aa9a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800aa9c:	f107 0010 	add.w	r0, r7, #16
 800aaa0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800aaa2:	9301      	str	r3, [sp, #4]
 800aaa4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800aaa6:	9300      	str	r3, [sp, #0]
 800aaa8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800aaaa:	220a      	movs	r2, #10
 800aaac:	f7ff fd72 	bl	800a594 <_PrintUnsigned>
        break;
 800aab0:	e054      	b.n	800ab5c <_VPrintTarget+0x37c>
      case 'x':
      case 'X':
        v = va_arg(*pParamList, int);
 800aab2:	687b      	ldr	r3, [r7, #4]
 800aab4:	681b      	ldr	r3, [r3, #0]
 800aab6:	1d19      	adds	r1, r3, #4
 800aab8:	687a      	ldr	r2, [r7, #4]
 800aaba:	6011      	str	r1, [r2, #0]
 800aabc:	681b      	ldr	r3, [r3, #0]
 800aabe:	653b      	str	r3, [r7, #80]	@ 0x50
        _PrintUnsigned(&BufferDesc, (unsigned int)v, 16u, NumDigits, FieldWidth, FormatFlags);
 800aac0:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800aac2:	f107 0010 	add.w	r0, r7, #16
 800aac6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800aac8:	9301      	str	r3, [sp, #4]
 800aaca:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800aacc:	9300      	str	r3, [sp, #0]
 800aace:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800aad0:	2210      	movs	r2, #16
 800aad2:	f7ff fd5f 	bl	800a594 <_PrintUnsigned>
        break;
 800aad6:	e041      	b.n	800ab5c <_VPrintTarget+0x37c>
 800aad8:	20005ec8 	.word	0x20005ec8
      case 's':
        s = va_arg(*pParamList, const char*);
 800aadc:	687b      	ldr	r3, [r7, #4]
 800aade:	681b      	ldr	r3, [r3, #0]
 800aae0:	1d19      	adds	r1, r3, #4
 800aae2:	687a      	ldr	r2, [r7, #4]
 800aae4:	6011      	str	r1, [r2, #0]
 800aae6:	681b      	ldr	r3, [r3, #0]
 800aae8:	643b      	str	r3, [r7, #64]	@ 0x40
        if (s == NULL) {
 800aaea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800aaec:	2b00      	cmp	r3, #0
 800aaee:	d101      	bne.n	800aaf4 <_VPrintTarget+0x314>
          s = "(null)";
 800aaf0:	4b4a      	ldr	r3, [pc, #296]	@ (800ac1c <_VPrintTarget+0x43c>)
 800aaf2:	643b      	str	r3, [r7, #64]	@ 0x40
        }
        do {
          c = *s;
 800aaf4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800aaf6:	781b      	ldrb	r3, [r3, #0]
 800aaf8:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
          s++;
 800aafc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800aafe:	3301      	adds	r3, #1
 800ab00:	643b      	str	r3, [r7, #64]	@ 0x40
          if (c == '\0') {
 800ab02:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800ab06:	2b00      	cmp	r3, #0
 800ab08:	d00b      	beq.n	800ab22 <_VPrintTarget+0x342>
            break;
          }
         _StoreChar(&BufferDesc, c);
 800ab0a:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 800ab0e:	f107 0310 	add.w	r3, r7, #16
 800ab12:	4611      	mov	r1, r2
 800ab14:	4618      	mov	r0, r3
 800ab16:	f7ff fcc1 	bl	800a49c <_StoreChar>
        } while (BufferDesc.Cnt < SEGGER_SYSVIEW_MAX_STRING_LEN);
 800ab1a:	6a3b      	ldr	r3, [r7, #32]
 800ab1c:	2b7f      	cmp	r3, #127	@ 0x7f
 800ab1e:	d9e9      	bls.n	800aaf4 <_VPrintTarget+0x314>
        break;
 800ab20:	e01c      	b.n	800ab5c <_VPrintTarget+0x37c>
            break;
 800ab22:	bf00      	nop
        break;
 800ab24:	e01a      	b.n	800ab5c <_VPrintTarget+0x37c>
      case 'p':
        v = va_arg(*pParamList, int);
 800ab26:	687b      	ldr	r3, [r7, #4]
 800ab28:	681b      	ldr	r3, [r3, #0]
 800ab2a:	1d19      	adds	r1, r3, #4
 800ab2c:	687a      	ldr	r2, [r7, #4]
 800ab2e:	6011      	str	r1, [r2, #0]
 800ab30:	681b      	ldr	r3, [r3, #0]
 800ab32:	653b      	str	r3, [r7, #80]	@ 0x50
        _PrintUnsigned(&BufferDesc, (unsigned int)v, 16u, 8u, 8u, 0u);
 800ab34:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800ab36:	f107 0010 	add.w	r0, r7, #16
 800ab3a:	2300      	movs	r3, #0
 800ab3c:	9301      	str	r3, [sp, #4]
 800ab3e:	2308      	movs	r3, #8
 800ab40:	9300      	str	r3, [sp, #0]
 800ab42:	2308      	movs	r3, #8
 800ab44:	2210      	movs	r2, #16
 800ab46:	f7ff fd25 	bl	800a594 <_PrintUnsigned>
        break;
 800ab4a:	e007      	b.n	800ab5c <_VPrintTarget+0x37c>
      case '%':
        _StoreChar(&BufferDesc, '%');
 800ab4c:	f107 0310 	add.w	r3, r7, #16
 800ab50:	2125      	movs	r1, #37	@ 0x25
 800ab52:	4618      	mov	r0, r3
 800ab54:	f7ff fca2 	bl	800a49c <_StoreChar>
        break;
 800ab58:	e000      	b.n	800ab5c <_VPrintTarget+0x37c>
      default:
        break;
 800ab5a:	bf00      	nop
      }
      sFormat++;
 800ab5c:	68fb      	ldr	r3, [r7, #12]
 800ab5e:	3301      	adds	r3, #1
 800ab60:	60fb      	str	r3, [r7, #12]
 800ab62:	e007      	b.n	800ab74 <_VPrintTarget+0x394>
    } else {
      _StoreChar(&BufferDesc, c);
 800ab64:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 800ab68:	f107 0310 	add.w	r3, r7, #16
 800ab6c:	4611      	mov	r1, r2
 800ab6e:	4618      	mov	r0, r3
 800ab70:	f7ff fc94 	bl	800a49c <_StoreChar>
    }
  } while (*sFormat);
 800ab74:	68fb      	ldr	r3, [r7, #12]
 800ab76:	781b      	ldrb	r3, [r3, #0]
 800ab78:	2b00      	cmp	r3, #0
 800ab7a:	f47f ae4d 	bne.w	800a818 <_VPrintTarget+0x38>
 800ab7e:	e000      	b.n	800ab82 <_VPrintTarget+0x3a2>
      break;
 800ab80:	bf00      	nop

  //
  // Write remaining data, if any
  //
  if (BufferDesc.Cnt != 0u) {
 800ab82:	6a3b      	ldr	r3, [r7, #32]
 800ab84:	2b00      	cmp	r3, #0
 800ab86:	d041      	beq.n	800ac0c <_VPrintTarget+0x42c>
    *(BufferDesc.pPayloadStart) = (U8)BufferDesc.Cnt;
 800ab88:	6a3a      	ldr	r2, [r7, #32]
 800ab8a:	69bb      	ldr	r3, [r7, #24]
 800ab8c:	b2d2      	uxtb	r2, r2
 800ab8e:	701a      	strb	r2, [r3, #0]
    ENCODE_U32(BufferDesc.pPayload, BufferDesc.Options);
 800ab90:	697b      	ldr	r3, [r7, #20]
 800ab92:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ab94:	69fb      	ldr	r3, [r7, #28]
 800ab96:	63bb      	str	r3, [r7, #56]	@ 0x38
 800ab98:	e00b      	b.n	800abb2 <_VPrintTarget+0x3d2>
 800ab9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab9c:	b2da      	uxtb	r2, r3
 800ab9e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aba0:	1c59      	adds	r1, r3, #1
 800aba2:	63f9      	str	r1, [r7, #60]	@ 0x3c
 800aba4:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800aba8:	b2d2      	uxtb	r2, r2
 800abaa:	701a      	strb	r2, [r3, #0]
 800abac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800abae:	09db      	lsrs	r3, r3, #7
 800abb0:	63bb      	str	r3, [r7, #56]	@ 0x38
 800abb2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800abb4:	2b7f      	cmp	r3, #127	@ 0x7f
 800abb6:	d8f0      	bhi.n	800ab9a <_VPrintTarget+0x3ba>
 800abb8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800abba:	1c5a      	adds	r2, r3, #1
 800abbc:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800abbe:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800abc0:	b2d2      	uxtb	r2, r2
 800abc2:	701a      	strb	r2, [r3, #0]
 800abc4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800abc6:	617b      	str	r3, [r7, #20]
    ENCODE_U32(BufferDesc.pPayload, 0);
 800abc8:	697b      	ldr	r3, [r7, #20]
 800abca:	637b      	str	r3, [r7, #52]	@ 0x34
 800abcc:	2300      	movs	r3, #0
 800abce:	633b      	str	r3, [r7, #48]	@ 0x30
 800abd0:	e00b      	b.n	800abea <_VPrintTarget+0x40a>
 800abd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800abd4:	b2da      	uxtb	r2, r3
 800abd6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800abd8:	1c59      	adds	r1, r3, #1
 800abda:	6379      	str	r1, [r7, #52]	@ 0x34
 800abdc:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800abe0:	b2d2      	uxtb	r2, r2
 800abe2:	701a      	strb	r2, [r3, #0]
 800abe4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800abe6:	09db      	lsrs	r3, r3, #7
 800abe8:	633b      	str	r3, [r7, #48]	@ 0x30
 800abea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800abec:	2b7f      	cmp	r3, #127	@ 0x7f
 800abee:	d8f0      	bhi.n	800abd2 <_VPrintTarget+0x3f2>
 800abf0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800abf2:	1c5a      	adds	r2, r3, #1
 800abf4:	637a      	str	r2, [r7, #52]	@ 0x34
 800abf6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800abf8:	b2d2      	uxtb	r2, r2
 800abfa:	701a      	strb	r2, [r3, #0]
 800abfc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800abfe:	617b      	str	r3, [r7, #20]
    _SendPacket(BufferDesc.pPayloadStart, BufferDesc.pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 800ac00:	69bb      	ldr	r3, [r7, #24]
 800ac02:	6979      	ldr	r1, [r7, #20]
 800ac04:	221a      	movs	r2, #26
 800ac06:	4618      	mov	r0, r3
 800ac08:	f7ff fa1c 	bl	800a044 <_SendPacket>
  }
#if SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0
  SEGGER_SYSVIEW_UNLOCK();
  RECORD_END();
#else
  RECORD_END();
 800ac0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac0e:	f383 8811 	msr	BASEPRI, r3
#endif
}
 800ac12:	bf00      	nop
 800ac14:	3758      	adds	r7, #88	@ 0x58
 800ac16:	46bd      	mov	sp, r7
 800ac18:	bd80      	pop	{r7, pc}
 800ac1a:	bf00      	nop
 800ac1c:	0800c220 	.word	0x0800c220

0800ac20 <SEGGER_SYSVIEW_Init>:
*    The channel is assigned the label "SysView" for client software
*    to identify the SystemView channel.
*
*    The channel is configured with the macro SEGGER_SYSVIEW_RTT_CHANNEL.
*/
void SEGGER_SYSVIEW_Init(U32 SysFreq, U32 CPUFreq, const SEGGER_SYSVIEW_OS_API *pOSAPI, SEGGER_SYSVIEW_SEND_SYS_DESC_FUNC pfSendSysDesc) {
 800ac20:	b580      	push	{r7, lr}
 800ac22:	b086      	sub	sp, #24
 800ac24:	af02      	add	r7, sp, #8
 800ac26:	60f8      	str	r0, [r7, #12]
 800ac28:	60b9      	str	r1, [r7, #8]
 800ac2a:	607a      	str	r2, [r7, #4]
 800ac2c:	603b      	str	r3, [r7, #0]
#else // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
#if SEGGER_SYSVIEW_RTT_CHANNEL > 0
  SEGGER_RTT_ConfigUpBuffer   (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
  SEGGER_RTT_ConfigDownBuffer (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
#else
  _SYSVIEW_Globals.UpChannel = (U8)SEGGER_RTT_AllocUpBuffer  ("SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 800ac2e:	2300      	movs	r3, #0
 800ac30:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800ac34:	4917      	ldr	r1, [pc, #92]	@ (800ac94 <SEGGER_SYSVIEW_Init+0x74>)
 800ac36:	4818      	ldr	r0, [pc, #96]	@ (800ac98 <SEGGER_SYSVIEW_Init+0x78>)
 800ac38:	f7fe fb1c 	bl	8009274 <SEGGER_RTT_AllocUpBuffer>
 800ac3c:	4603      	mov	r3, r0
 800ac3e:	b2da      	uxtb	r2, r3
 800ac40:	4b16      	ldr	r3, [pc, #88]	@ (800ac9c <SEGGER_SYSVIEW_Init+0x7c>)
 800ac42:	705a      	strb	r2, [r3, #1]
  _SYSVIEW_Globals.DownChannel = _SYSVIEW_Globals.UpChannel;
 800ac44:	4b15      	ldr	r3, [pc, #84]	@ (800ac9c <SEGGER_SYSVIEW_Init+0x7c>)
 800ac46:	785a      	ldrb	r2, [r3, #1]
 800ac48:	4b14      	ldr	r3, [pc, #80]	@ (800ac9c <SEGGER_SYSVIEW_Init+0x7c>)
 800ac4a:	761a      	strb	r2, [r3, #24]
  SEGGER_RTT_ConfigDownBuffer (_SYSVIEW_Globals.DownChannel, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 800ac4c:	4b13      	ldr	r3, [pc, #76]	@ (800ac9c <SEGGER_SYSVIEW_Init+0x7c>)
 800ac4e:	7e1b      	ldrb	r3, [r3, #24]
 800ac50:	4618      	mov	r0, r3
 800ac52:	2300      	movs	r3, #0
 800ac54:	9300      	str	r3, [sp, #0]
 800ac56:	2308      	movs	r3, #8
 800ac58:	4a11      	ldr	r2, [pc, #68]	@ (800aca0 <SEGGER_SYSVIEW_Init+0x80>)
 800ac5a:	490f      	ldr	r1, [pc, #60]	@ (800ac98 <SEGGER_SYSVIEW_Init+0x78>)
 800ac5c:	f7fe fb8e 	bl	800937c <SEGGER_RTT_ConfigDownBuffer>
#endif
  _SYSVIEW_Globals.RAMBaseAddress   = SEGGER_SYSVIEW_ID_BASE;
 800ac60:	4b0e      	ldr	r3, [pc, #56]	@ (800ac9c <SEGGER_SYSVIEW_Init+0x7c>)
 800ac62:	2200      	movs	r2, #0
 800ac64:	611a      	str	r2, [r3, #16]
  _SYSVIEW_Globals.LastTxTimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 800ac66:	4b0f      	ldr	r3, [pc, #60]	@ (800aca4 <SEGGER_SYSVIEW_Init+0x84>)
 800ac68:	681b      	ldr	r3, [r3, #0]
 800ac6a:	4a0c      	ldr	r2, [pc, #48]	@ (800ac9c <SEGGER_SYSVIEW_Init+0x7c>)
 800ac6c:	60d3      	str	r3, [r2, #12]
  _SYSVIEW_Globals.pOSAPI           = pOSAPI;
 800ac6e:	4a0b      	ldr	r2, [pc, #44]	@ (800ac9c <SEGGER_SYSVIEW_Init+0x7c>)
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	6213      	str	r3, [r2, #32]
  _SYSVIEW_Globals.SysFreq          = SysFreq;
 800ac74:	4a09      	ldr	r2, [pc, #36]	@ (800ac9c <SEGGER_SYSVIEW_Init+0x7c>)
 800ac76:	68fb      	ldr	r3, [r7, #12]
 800ac78:	6053      	str	r3, [r2, #4]
  _SYSVIEW_Globals.CPUFreq          = CPUFreq;
 800ac7a:	4a08      	ldr	r2, [pc, #32]	@ (800ac9c <SEGGER_SYSVIEW_Init+0x7c>)
 800ac7c:	68bb      	ldr	r3, [r7, #8]
 800ac7e:	6093      	str	r3, [r2, #8]
  _SYSVIEW_Globals.pfSendSysDesc    = pfSendSysDesc;
 800ac80:	4a06      	ldr	r2, [pc, #24]	@ (800ac9c <SEGGER_SYSVIEW_Init+0x7c>)
 800ac82:	683b      	ldr	r3, [r7, #0]
 800ac84:	6253      	str	r3, [r2, #36]	@ 0x24
  _SYSVIEW_Globals.EnableState      = 0;
 800ac86:	4b05      	ldr	r3, [pc, #20]	@ (800ac9c <SEGGER_SYSVIEW_Init+0x7c>)
 800ac88:	2200      	movs	r2, #0
 800ac8a:	701a      	strb	r2, [r3, #0]
#endif  // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
}
 800ac8c:	bf00      	nop
 800ac8e:	3710      	adds	r7, #16
 800ac90:	46bd      	mov	sp, r7
 800ac92:	bd80      	pop	{r7, pc}
 800ac94:	20005a90 	.word	0x20005a90
 800ac98:	0800c228 	.word	0x0800c228
 800ac9c:	20005e98 	.word	0x20005e98
 800aca0:	20005e90 	.word	0x20005e90
 800aca4:	e0001004 	.word	0xe0001004

0800aca8 <SEGGER_SYSVIEW_SetRAMBase>:
*     to save bandwidth.
*
*  Parameters
*    RAMBaseAddress - Lowest RAM Address. (i.e. 0x20000000 on most Cortex-M)
*/
void SEGGER_SYSVIEW_SetRAMBase(U32 RAMBaseAddress) {
 800aca8:	b480      	push	{r7}
 800acaa:	b083      	sub	sp, #12
 800acac:	af00      	add	r7, sp, #0
 800acae:	6078      	str	r0, [r7, #4]
  _SYSVIEW_Globals.RAMBaseAddress = RAMBaseAddress;
 800acb0:	4a04      	ldr	r2, [pc, #16]	@ (800acc4 <SEGGER_SYSVIEW_SetRAMBase+0x1c>)
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	6113      	str	r3, [r2, #16]
}
 800acb6:	bf00      	nop
 800acb8:	370c      	adds	r7, #12
 800acba:	46bd      	mov	sp, r7
 800acbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acc0:	4770      	bx	lr
 800acc2:	bf00      	nop
 800acc4:	20005e98 	.word	0x20005e98

0800acc8 <SEGGER_SYSVIEW_RecordVoid>:
*    Formats and sends a SystemView packet with an empty payload.
*
*  Parameters
*    EventID - SystemView event ID.
*/
void SEGGER_SYSVIEW_RecordVoid(unsigned int EventID) {
 800acc8:	b580      	push	{r7, lr}
 800acca:	b084      	sub	sp, #16
 800accc:	af00      	add	r7, sp, #0
 800acce:	6078      	str	r0, [r7, #4]
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800acd0:	f3ef 8311 	mrs	r3, BASEPRI
 800acd4:	f04f 0120 	mov.w	r1, #32
 800acd8:	f381 8811 	msr	BASEPRI, r1
 800acdc:	60fb      	str	r3, [r7, #12]
 800acde:	4808      	ldr	r0, [pc, #32]	@ (800ad00 <SEGGER_SYSVIEW_RecordVoid+0x38>)
 800ace0:	f7ff f8c4 	bl	8009e6c <_PreparePacket>
 800ace4:	60b8      	str	r0, [r7, #8]
  //
  _SendPacket(pPayloadStart, pPayloadStart, EventID);
 800ace6:	687a      	ldr	r2, [r7, #4]
 800ace8:	68b9      	ldr	r1, [r7, #8]
 800acea:	68b8      	ldr	r0, [r7, #8]
 800acec:	f7ff f9aa 	bl	800a044 <_SendPacket>
  RECORD_END();
 800acf0:	68fb      	ldr	r3, [r7, #12]
 800acf2:	f383 8811 	msr	BASEPRI, r3
}
 800acf6:	bf00      	nop
 800acf8:	3710      	adds	r7, #16
 800acfa:	46bd      	mov	sp, r7
 800acfc:	bd80      	pop	{r7, pc}
 800acfe:	bf00      	nop
 800ad00:	20005ec8 	.word	0x20005ec8

0800ad04 <SEGGER_SYSVIEW_RecordU32>:
*
*  Parameters
*    EventID - SystemView event ID.
*    Value   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32(unsigned int EventID, U32 Value) {
 800ad04:	b580      	push	{r7, lr}
 800ad06:	b088      	sub	sp, #32
 800ad08:	af00      	add	r7, sp, #0
 800ad0a:	6078      	str	r0, [r7, #4]
 800ad0c:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800ad0e:	f3ef 8311 	mrs	r3, BASEPRI
 800ad12:	f04f 0120 	mov.w	r1, #32
 800ad16:	f381 8811 	msr	BASEPRI, r1
 800ad1a:	617b      	str	r3, [r7, #20]
 800ad1c:	4816      	ldr	r0, [pc, #88]	@ (800ad78 <SEGGER_SYSVIEW_RecordU32+0x74>)
 800ad1e:	f7ff f8a5 	bl	8009e6c <_PreparePacket>
 800ad22:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800ad24:	693b      	ldr	r3, [r7, #16]
 800ad26:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Value);
 800ad28:	68fb      	ldr	r3, [r7, #12]
 800ad2a:	61fb      	str	r3, [r7, #28]
 800ad2c:	683b      	ldr	r3, [r7, #0]
 800ad2e:	61bb      	str	r3, [r7, #24]
 800ad30:	e00b      	b.n	800ad4a <SEGGER_SYSVIEW_RecordU32+0x46>
 800ad32:	69bb      	ldr	r3, [r7, #24]
 800ad34:	b2da      	uxtb	r2, r3
 800ad36:	69fb      	ldr	r3, [r7, #28]
 800ad38:	1c59      	adds	r1, r3, #1
 800ad3a:	61f9      	str	r1, [r7, #28]
 800ad3c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800ad40:	b2d2      	uxtb	r2, r2
 800ad42:	701a      	strb	r2, [r3, #0]
 800ad44:	69bb      	ldr	r3, [r7, #24]
 800ad46:	09db      	lsrs	r3, r3, #7
 800ad48:	61bb      	str	r3, [r7, #24]
 800ad4a:	69bb      	ldr	r3, [r7, #24]
 800ad4c:	2b7f      	cmp	r3, #127	@ 0x7f
 800ad4e:	d8f0      	bhi.n	800ad32 <SEGGER_SYSVIEW_RecordU32+0x2e>
 800ad50:	69fb      	ldr	r3, [r7, #28]
 800ad52:	1c5a      	adds	r2, r3, #1
 800ad54:	61fa      	str	r2, [r7, #28]
 800ad56:	69ba      	ldr	r2, [r7, #24]
 800ad58:	b2d2      	uxtb	r2, r2
 800ad5a:	701a      	strb	r2, [r3, #0]
 800ad5c:	69fb      	ldr	r3, [r7, #28]
 800ad5e:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, EventID);
 800ad60:	687a      	ldr	r2, [r7, #4]
 800ad62:	68f9      	ldr	r1, [r7, #12]
 800ad64:	6938      	ldr	r0, [r7, #16]
 800ad66:	f7ff f96d 	bl	800a044 <_SendPacket>
  RECORD_END();
 800ad6a:	697b      	ldr	r3, [r7, #20]
 800ad6c:	f383 8811 	msr	BASEPRI, r3
}
 800ad70:	bf00      	nop
 800ad72:	3720      	adds	r7, #32
 800ad74:	46bd      	mov	sp, r7
 800ad76:	bd80      	pop	{r7, pc}
 800ad78:	20005ec8 	.word	0x20005ec8

0800ad7c <SEGGER_SYSVIEW_RecordU32x2>:
*  Parameters
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x2(unsigned int EventID, U32 Para0, U32 Para1) {
 800ad7c:	b580      	push	{r7, lr}
 800ad7e:	b08c      	sub	sp, #48	@ 0x30
 800ad80:	af00      	add	r7, sp, #0
 800ad82:	60f8      	str	r0, [r7, #12]
 800ad84:	60b9      	str	r1, [r7, #8]
 800ad86:	607a      	str	r2, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 800ad88:	f3ef 8311 	mrs	r3, BASEPRI
 800ad8c:	f04f 0120 	mov.w	r1, #32
 800ad90:	f381 8811 	msr	BASEPRI, r1
 800ad94:	61fb      	str	r3, [r7, #28]
 800ad96:	4825      	ldr	r0, [pc, #148]	@ (800ae2c <SEGGER_SYSVIEW_RecordU32x2+0xb0>)
 800ad98:	f7ff f868 	bl	8009e6c <_PreparePacket>
 800ad9c:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 800ad9e:	69bb      	ldr	r3, [r7, #24]
 800ada0:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 800ada2:	697b      	ldr	r3, [r7, #20]
 800ada4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ada6:	68bb      	ldr	r3, [r7, #8]
 800ada8:	62bb      	str	r3, [r7, #40]	@ 0x28
 800adaa:	e00b      	b.n	800adc4 <SEGGER_SYSVIEW_RecordU32x2+0x48>
 800adac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800adae:	b2da      	uxtb	r2, r3
 800adb0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800adb2:	1c59      	adds	r1, r3, #1
 800adb4:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800adb6:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800adba:	b2d2      	uxtb	r2, r2
 800adbc:	701a      	strb	r2, [r3, #0]
 800adbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800adc0:	09db      	lsrs	r3, r3, #7
 800adc2:	62bb      	str	r3, [r7, #40]	@ 0x28
 800adc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800adc6:	2b7f      	cmp	r3, #127	@ 0x7f
 800adc8:	d8f0      	bhi.n	800adac <SEGGER_SYSVIEW_RecordU32x2+0x30>
 800adca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800adcc:	1c5a      	adds	r2, r3, #1
 800adce:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800add0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800add2:	b2d2      	uxtb	r2, r2
 800add4:	701a      	strb	r2, [r3, #0]
 800add6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800add8:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 800adda:	697b      	ldr	r3, [r7, #20]
 800addc:	627b      	str	r3, [r7, #36]	@ 0x24
 800adde:	687b      	ldr	r3, [r7, #4]
 800ade0:	623b      	str	r3, [r7, #32]
 800ade2:	e00b      	b.n	800adfc <SEGGER_SYSVIEW_RecordU32x2+0x80>
 800ade4:	6a3b      	ldr	r3, [r7, #32]
 800ade6:	b2da      	uxtb	r2, r3
 800ade8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800adea:	1c59      	adds	r1, r3, #1
 800adec:	6279      	str	r1, [r7, #36]	@ 0x24
 800adee:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800adf2:	b2d2      	uxtb	r2, r2
 800adf4:	701a      	strb	r2, [r3, #0]
 800adf6:	6a3b      	ldr	r3, [r7, #32]
 800adf8:	09db      	lsrs	r3, r3, #7
 800adfa:	623b      	str	r3, [r7, #32]
 800adfc:	6a3b      	ldr	r3, [r7, #32]
 800adfe:	2b7f      	cmp	r3, #127	@ 0x7f
 800ae00:	d8f0      	bhi.n	800ade4 <SEGGER_SYSVIEW_RecordU32x2+0x68>
 800ae02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae04:	1c5a      	adds	r2, r3, #1
 800ae06:	627a      	str	r2, [r7, #36]	@ 0x24
 800ae08:	6a3a      	ldr	r2, [r7, #32]
 800ae0a:	b2d2      	uxtb	r2, r2
 800ae0c:	701a      	strb	r2, [r3, #0]
 800ae0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae10:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 800ae12:	68fa      	ldr	r2, [r7, #12]
 800ae14:	6979      	ldr	r1, [r7, #20]
 800ae16:	69b8      	ldr	r0, [r7, #24]
 800ae18:	f7ff f914 	bl	800a044 <_SendPacket>
  RECORD_END();
 800ae1c:	69fb      	ldr	r3, [r7, #28]
 800ae1e:	f383 8811 	msr	BASEPRI, r3
}
 800ae22:	bf00      	nop
 800ae24:	3730      	adds	r7, #48	@ 0x30
 800ae26:	46bd      	mov	sp, r7
 800ae28:	bd80      	pop	{r7, pc}
 800ae2a:	bf00      	nop
 800ae2c:	20005ec8 	.word	0x20005ec8

0800ae30 <SEGGER_SYSVIEW_Start>:
*    When SEGGER_SYSVIEW_CAN_RESTART is 1, each received start command
*    records the system information. This is required to enable restart
*    of recordings when SystemView unexpectedly disconnects without sending
*    a stop command before.
*/
void SEGGER_SYSVIEW_Start(void) {
 800ae30:	b580      	push	{r7, lr}
 800ae32:	b08c      	sub	sp, #48	@ 0x30
 800ae34:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  if (_SYSVIEW_Globals.EnableState == 0) {
#endif
    _SYSVIEW_Globals.EnableState = 1;
 800ae36:	4b58      	ldr	r3, [pc, #352]	@ (800af98 <SEGGER_SYSVIEW_Start+0x168>)
 800ae38:	2201      	movs	r2, #1
 800ae3a:	701a      	strb	r2, [r3, #0]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
    _SendSyncInfo();
#else
    SEGGER_SYSVIEW_LOCK();
 800ae3c:	f3ef 8311 	mrs	r3, BASEPRI
 800ae40:	f04f 0120 	mov.w	r1, #32
 800ae44:	f381 8811 	msr	BASEPRI, r1
 800ae48:	60fb      	str	r3, [r7, #12]
    SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, _abSync, 10);
 800ae4a:	4b53      	ldr	r3, [pc, #332]	@ (800af98 <SEGGER_SYSVIEW_Start+0x168>)
 800ae4c:	785b      	ldrb	r3, [r3, #1]
 800ae4e:	220a      	movs	r2, #10
 800ae50:	4952      	ldr	r1, [pc, #328]	@ (800af9c <SEGGER_SYSVIEW_Start+0x16c>)
 800ae52:	4618      	mov	r0, r3
 800ae54:	f7f5 f9dc 	bl	8000210 <SEGGER_RTT_ASM_WriteSkipNoLock>
    SEGGER_SYSVIEW_UNLOCK();
 800ae58:	68fb      	ldr	r3, [r7, #12]
 800ae5a:	f383 8811 	msr	BASEPRI, r3
    SEGGER_SYSVIEW_ON_EVENT_RECORDED(10);
    SEGGER_SYSVIEW_RecordVoid(SYSVIEW_EVTID_TRACE_START);
 800ae5e:	200a      	movs	r0, #10
 800ae60:	f7ff ff32 	bl	800acc8 <SEGGER_SYSVIEW_RecordVoid>
    {
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 800ae64:	f3ef 8311 	mrs	r3, BASEPRI
 800ae68:	f04f 0120 	mov.w	r1, #32
 800ae6c:	f381 8811 	msr	BASEPRI, r1
 800ae70:	60bb      	str	r3, [r7, #8]
 800ae72:	484b      	ldr	r0, [pc, #300]	@ (800afa0 <SEGGER_SYSVIEW_Start+0x170>)
 800ae74:	f7fe fffa 	bl	8009e6c <_PreparePacket>
 800ae78:	6078      	str	r0, [r7, #4]
      //
      pPayload = pPayloadStart;
 800ae7a:	687b      	ldr	r3, [r7, #4]
 800ae7c:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 800ae7e:	683b      	ldr	r3, [r7, #0]
 800ae80:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ae82:	4b45      	ldr	r3, [pc, #276]	@ (800af98 <SEGGER_SYSVIEW_Start+0x168>)
 800ae84:	685b      	ldr	r3, [r3, #4]
 800ae86:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ae88:	e00b      	b.n	800aea2 <SEGGER_SYSVIEW_Start+0x72>
 800ae8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae8c:	b2da      	uxtb	r2, r3
 800ae8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ae90:	1c59      	adds	r1, r3, #1
 800ae92:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800ae94:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800ae98:	b2d2      	uxtb	r2, r2
 800ae9a:	701a      	strb	r2, [r3, #0]
 800ae9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae9e:	09db      	lsrs	r3, r3, #7
 800aea0:	62bb      	str	r3, [r7, #40]	@ 0x28
 800aea2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aea4:	2b7f      	cmp	r3, #127	@ 0x7f
 800aea6:	d8f0      	bhi.n	800ae8a <SEGGER_SYSVIEW_Start+0x5a>
 800aea8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aeaa:	1c5a      	adds	r2, r3, #1
 800aeac:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800aeae:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800aeb0:	b2d2      	uxtb	r2, r2
 800aeb2:	701a      	strb	r2, [r3, #0]
 800aeb4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aeb6:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 800aeb8:	683b      	ldr	r3, [r7, #0]
 800aeba:	627b      	str	r3, [r7, #36]	@ 0x24
 800aebc:	4b36      	ldr	r3, [pc, #216]	@ (800af98 <SEGGER_SYSVIEW_Start+0x168>)
 800aebe:	689b      	ldr	r3, [r3, #8]
 800aec0:	623b      	str	r3, [r7, #32]
 800aec2:	e00b      	b.n	800aedc <SEGGER_SYSVIEW_Start+0xac>
 800aec4:	6a3b      	ldr	r3, [r7, #32]
 800aec6:	b2da      	uxtb	r2, r3
 800aec8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aeca:	1c59      	adds	r1, r3, #1
 800aecc:	6279      	str	r1, [r7, #36]	@ 0x24
 800aece:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800aed2:	b2d2      	uxtb	r2, r2
 800aed4:	701a      	strb	r2, [r3, #0]
 800aed6:	6a3b      	ldr	r3, [r7, #32]
 800aed8:	09db      	lsrs	r3, r3, #7
 800aeda:	623b      	str	r3, [r7, #32]
 800aedc:	6a3b      	ldr	r3, [r7, #32]
 800aede:	2b7f      	cmp	r3, #127	@ 0x7f
 800aee0:	d8f0      	bhi.n	800aec4 <SEGGER_SYSVIEW_Start+0x94>
 800aee2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aee4:	1c5a      	adds	r2, r3, #1
 800aee6:	627a      	str	r2, [r7, #36]	@ 0x24
 800aee8:	6a3a      	ldr	r2, [r7, #32]
 800aeea:	b2d2      	uxtb	r2, r2
 800aeec:	701a      	strb	r2, [r3, #0]
 800aeee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aef0:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 800aef2:	683b      	ldr	r3, [r7, #0]
 800aef4:	61fb      	str	r3, [r7, #28]
 800aef6:	4b28      	ldr	r3, [pc, #160]	@ (800af98 <SEGGER_SYSVIEW_Start+0x168>)
 800aef8:	691b      	ldr	r3, [r3, #16]
 800aefa:	61bb      	str	r3, [r7, #24]
 800aefc:	e00b      	b.n	800af16 <SEGGER_SYSVIEW_Start+0xe6>
 800aefe:	69bb      	ldr	r3, [r7, #24]
 800af00:	b2da      	uxtb	r2, r3
 800af02:	69fb      	ldr	r3, [r7, #28]
 800af04:	1c59      	adds	r1, r3, #1
 800af06:	61f9      	str	r1, [r7, #28]
 800af08:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800af0c:	b2d2      	uxtb	r2, r2
 800af0e:	701a      	strb	r2, [r3, #0]
 800af10:	69bb      	ldr	r3, [r7, #24]
 800af12:	09db      	lsrs	r3, r3, #7
 800af14:	61bb      	str	r3, [r7, #24]
 800af16:	69bb      	ldr	r3, [r7, #24]
 800af18:	2b7f      	cmp	r3, #127	@ 0x7f
 800af1a:	d8f0      	bhi.n	800aefe <SEGGER_SYSVIEW_Start+0xce>
 800af1c:	69fb      	ldr	r3, [r7, #28]
 800af1e:	1c5a      	adds	r2, r3, #1
 800af20:	61fa      	str	r2, [r7, #28]
 800af22:	69ba      	ldr	r2, [r7, #24]
 800af24:	b2d2      	uxtb	r2, r2
 800af26:	701a      	strb	r2, [r3, #0]
 800af28:	69fb      	ldr	r3, [r7, #28]
 800af2a:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 800af2c:	683b      	ldr	r3, [r7, #0]
 800af2e:	617b      	str	r3, [r7, #20]
 800af30:	2300      	movs	r3, #0
 800af32:	613b      	str	r3, [r7, #16]
 800af34:	e00b      	b.n	800af4e <SEGGER_SYSVIEW_Start+0x11e>
 800af36:	693b      	ldr	r3, [r7, #16]
 800af38:	b2da      	uxtb	r2, r3
 800af3a:	697b      	ldr	r3, [r7, #20]
 800af3c:	1c59      	adds	r1, r3, #1
 800af3e:	6179      	str	r1, [r7, #20]
 800af40:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800af44:	b2d2      	uxtb	r2, r2
 800af46:	701a      	strb	r2, [r3, #0]
 800af48:	693b      	ldr	r3, [r7, #16]
 800af4a:	09db      	lsrs	r3, r3, #7
 800af4c:	613b      	str	r3, [r7, #16]
 800af4e:	693b      	ldr	r3, [r7, #16]
 800af50:	2b7f      	cmp	r3, #127	@ 0x7f
 800af52:	d8f0      	bhi.n	800af36 <SEGGER_SYSVIEW_Start+0x106>
 800af54:	697b      	ldr	r3, [r7, #20]
 800af56:	1c5a      	adds	r2, r3, #1
 800af58:	617a      	str	r2, [r7, #20]
 800af5a:	693a      	ldr	r2, [r7, #16]
 800af5c:	b2d2      	uxtb	r2, r2
 800af5e:	701a      	strb	r2, [r3, #0]
 800af60:	697b      	ldr	r3, [r7, #20]
 800af62:	603b      	str	r3, [r7, #0]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 800af64:	2218      	movs	r2, #24
 800af66:	6839      	ldr	r1, [r7, #0]
 800af68:	6878      	ldr	r0, [r7, #4]
 800af6a:	f7ff f86b 	bl	800a044 <_SendPacket>
      RECORD_END();
 800af6e:	68bb      	ldr	r3, [r7, #8]
 800af70:	f383 8811 	msr	BASEPRI, r3
    }
    if (_SYSVIEW_Globals.pfSendSysDesc) {
 800af74:	4b08      	ldr	r3, [pc, #32]	@ (800af98 <SEGGER_SYSVIEW_Start+0x168>)
 800af76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800af78:	2b00      	cmp	r3, #0
 800af7a:	d002      	beq.n	800af82 <SEGGER_SYSVIEW_Start+0x152>
      _SYSVIEW_Globals.pfSendSysDesc();
 800af7c:	4b06      	ldr	r3, [pc, #24]	@ (800af98 <SEGGER_SYSVIEW_Start+0x168>)
 800af7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800af80:	4798      	blx	r3
    }
    SEGGER_SYSVIEW_RecordSystime();
 800af82:	f000 f9eb 	bl	800b35c <SEGGER_SYSVIEW_RecordSystime>
    SEGGER_SYSVIEW_SendTaskList();
 800af86:	f000 f9b1 	bl	800b2ec <SEGGER_SYSVIEW_SendTaskList>
    SEGGER_SYSVIEW_SendNumModules();
 800af8a:	f000 fd21 	bl	800b9d0 <SEGGER_SYSVIEW_SendNumModules>
#endif
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  }
#endif
}
 800af8e:	bf00      	nop
 800af90:	3730      	adds	r7, #48	@ 0x30
 800af92:	46bd      	mov	sp, r7
 800af94:	bd80      	pop	{r7, pc}
 800af96:	bf00      	nop
 800af98:	20005e98 	.word	0x20005e98
 800af9c:	0800c280 	.word	0x0800c280
 800afa0:	20005ec8 	.word	0x20005ec8

0800afa4 <SEGGER_SYSVIEW_Stop>:
*    This function disables transmission of SystemView packets recorded
*    by subsequent trace calls.  If transmission is enabled when
*    this function is called, a single SystemView Stop event is recorded
*    to the trace, send, and then trace transmission is halted.
*/
void SEGGER_SYSVIEW_Stop(void) {
 800afa4:	b580      	push	{r7, lr}
 800afa6:	b082      	sub	sp, #8
 800afa8:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800afaa:	f3ef 8311 	mrs	r3, BASEPRI
 800afae:	f04f 0120 	mov.w	r1, #32
 800afb2:	f381 8811 	msr	BASEPRI, r1
 800afb6:	607b      	str	r3, [r7, #4]
 800afb8:	480b      	ldr	r0, [pc, #44]	@ (800afe8 <SEGGER_SYSVIEW_Stop+0x44>)
 800afba:	f7fe ff57 	bl	8009e6c <_PreparePacket>
 800afbe:	6038      	str	r0, [r7, #0]
  //
  if (_SYSVIEW_Globals.EnableState) {
 800afc0:	4b0a      	ldr	r3, [pc, #40]	@ (800afec <SEGGER_SYSVIEW_Stop+0x48>)
 800afc2:	781b      	ldrb	r3, [r3, #0]
 800afc4:	2b00      	cmp	r3, #0
 800afc6:	d007      	beq.n	800afd8 <SEGGER_SYSVIEW_Stop+0x34>
    _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_TRACE_STOP);
 800afc8:	220b      	movs	r2, #11
 800afca:	6839      	ldr	r1, [r7, #0]
 800afcc:	6838      	ldr	r0, [r7, #0]
 800afce:	f7ff f839 	bl	800a044 <_SendPacket>
    _SYSVIEW_Globals.EnableState = 0;
 800afd2:	4b06      	ldr	r3, [pc, #24]	@ (800afec <SEGGER_SYSVIEW_Stop+0x48>)
 800afd4:	2200      	movs	r2, #0
 800afd6:	701a      	strb	r2, [r3, #0]
  }
  RECORD_END();
 800afd8:	687b      	ldr	r3, [r7, #4]
 800afda:	f383 8811 	msr	BASEPRI, r3
}
 800afde:	bf00      	nop
 800afe0:	3708      	adds	r7, #8
 800afe2:	46bd      	mov	sp, r7
 800afe4:	bd80      	pop	{r7, pc}
 800afe6:	bf00      	nop
 800afe8:	20005ec8 	.word	0x20005ec8
 800afec:	20005e98 	.word	0x20005e98

0800aff0 <SEGGER_SYSVIEW_GetSysDesc>:
*
*  Function description
*    Triggers a send of the system information and description.
*
*/
void SEGGER_SYSVIEW_GetSysDesc(void) {
 800aff0:	b580      	push	{r7, lr}
 800aff2:	b08c      	sub	sp, #48	@ 0x30
 800aff4:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 800aff6:	f3ef 8311 	mrs	r3, BASEPRI
 800affa:	f04f 0120 	mov.w	r1, #32
 800affe:	f381 8811 	msr	BASEPRI, r1
 800b002:	60fb      	str	r3, [r7, #12]
 800b004:	4845      	ldr	r0, [pc, #276]	@ (800b11c <SEGGER_SYSVIEW_GetSysDesc+0x12c>)
 800b006:	f7fe ff31 	bl	8009e6c <_PreparePacket>
 800b00a:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 800b00c:	68bb      	ldr	r3, [r7, #8]
 800b00e:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 800b010:	687b      	ldr	r3, [r7, #4]
 800b012:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b014:	4b42      	ldr	r3, [pc, #264]	@ (800b120 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800b016:	685b      	ldr	r3, [r3, #4]
 800b018:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b01a:	e00b      	b.n	800b034 <SEGGER_SYSVIEW_GetSysDesc+0x44>
 800b01c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b01e:	b2da      	uxtb	r2, r3
 800b020:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b022:	1c59      	adds	r1, r3, #1
 800b024:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800b026:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800b02a:	b2d2      	uxtb	r2, r2
 800b02c:	701a      	strb	r2, [r3, #0]
 800b02e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b030:	09db      	lsrs	r3, r3, #7
 800b032:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b034:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b036:	2b7f      	cmp	r3, #127	@ 0x7f
 800b038:	d8f0      	bhi.n	800b01c <SEGGER_SYSVIEW_GetSysDesc+0x2c>
 800b03a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b03c:	1c5a      	adds	r2, r3, #1
 800b03e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b040:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b042:	b2d2      	uxtb	r2, r2
 800b044:	701a      	strb	r2, [r3, #0]
 800b046:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b048:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 800b04a:	687b      	ldr	r3, [r7, #4]
 800b04c:	627b      	str	r3, [r7, #36]	@ 0x24
 800b04e:	4b34      	ldr	r3, [pc, #208]	@ (800b120 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800b050:	689b      	ldr	r3, [r3, #8]
 800b052:	623b      	str	r3, [r7, #32]
 800b054:	e00b      	b.n	800b06e <SEGGER_SYSVIEW_GetSysDesc+0x7e>
 800b056:	6a3b      	ldr	r3, [r7, #32]
 800b058:	b2da      	uxtb	r2, r3
 800b05a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b05c:	1c59      	adds	r1, r3, #1
 800b05e:	6279      	str	r1, [r7, #36]	@ 0x24
 800b060:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800b064:	b2d2      	uxtb	r2, r2
 800b066:	701a      	strb	r2, [r3, #0]
 800b068:	6a3b      	ldr	r3, [r7, #32]
 800b06a:	09db      	lsrs	r3, r3, #7
 800b06c:	623b      	str	r3, [r7, #32]
 800b06e:	6a3b      	ldr	r3, [r7, #32]
 800b070:	2b7f      	cmp	r3, #127	@ 0x7f
 800b072:	d8f0      	bhi.n	800b056 <SEGGER_SYSVIEW_GetSysDesc+0x66>
 800b074:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b076:	1c5a      	adds	r2, r3, #1
 800b078:	627a      	str	r2, [r7, #36]	@ 0x24
 800b07a:	6a3a      	ldr	r2, [r7, #32]
 800b07c:	b2d2      	uxtb	r2, r2
 800b07e:	701a      	strb	r2, [r3, #0]
 800b080:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b082:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	61fb      	str	r3, [r7, #28]
 800b088:	4b25      	ldr	r3, [pc, #148]	@ (800b120 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800b08a:	691b      	ldr	r3, [r3, #16]
 800b08c:	61bb      	str	r3, [r7, #24]
 800b08e:	e00b      	b.n	800b0a8 <SEGGER_SYSVIEW_GetSysDesc+0xb8>
 800b090:	69bb      	ldr	r3, [r7, #24]
 800b092:	b2da      	uxtb	r2, r3
 800b094:	69fb      	ldr	r3, [r7, #28]
 800b096:	1c59      	adds	r1, r3, #1
 800b098:	61f9      	str	r1, [r7, #28]
 800b09a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800b09e:	b2d2      	uxtb	r2, r2
 800b0a0:	701a      	strb	r2, [r3, #0]
 800b0a2:	69bb      	ldr	r3, [r7, #24]
 800b0a4:	09db      	lsrs	r3, r3, #7
 800b0a6:	61bb      	str	r3, [r7, #24]
 800b0a8:	69bb      	ldr	r3, [r7, #24]
 800b0aa:	2b7f      	cmp	r3, #127	@ 0x7f
 800b0ac:	d8f0      	bhi.n	800b090 <SEGGER_SYSVIEW_GetSysDesc+0xa0>
 800b0ae:	69fb      	ldr	r3, [r7, #28]
 800b0b0:	1c5a      	adds	r2, r3, #1
 800b0b2:	61fa      	str	r2, [r7, #28]
 800b0b4:	69ba      	ldr	r2, [r7, #24]
 800b0b6:	b2d2      	uxtb	r2, r2
 800b0b8:	701a      	strb	r2, [r3, #0]
 800b0ba:	69fb      	ldr	r3, [r7, #28]
 800b0bc:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 800b0be:	687b      	ldr	r3, [r7, #4]
 800b0c0:	617b      	str	r3, [r7, #20]
 800b0c2:	2300      	movs	r3, #0
 800b0c4:	613b      	str	r3, [r7, #16]
 800b0c6:	e00b      	b.n	800b0e0 <SEGGER_SYSVIEW_GetSysDesc+0xf0>
 800b0c8:	693b      	ldr	r3, [r7, #16]
 800b0ca:	b2da      	uxtb	r2, r3
 800b0cc:	697b      	ldr	r3, [r7, #20]
 800b0ce:	1c59      	adds	r1, r3, #1
 800b0d0:	6179      	str	r1, [r7, #20]
 800b0d2:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800b0d6:	b2d2      	uxtb	r2, r2
 800b0d8:	701a      	strb	r2, [r3, #0]
 800b0da:	693b      	ldr	r3, [r7, #16]
 800b0dc:	09db      	lsrs	r3, r3, #7
 800b0de:	613b      	str	r3, [r7, #16]
 800b0e0:	693b      	ldr	r3, [r7, #16]
 800b0e2:	2b7f      	cmp	r3, #127	@ 0x7f
 800b0e4:	d8f0      	bhi.n	800b0c8 <SEGGER_SYSVIEW_GetSysDesc+0xd8>
 800b0e6:	697b      	ldr	r3, [r7, #20]
 800b0e8:	1c5a      	adds	r2, r3, #1
 800b0ea:	617a      	str	r2, [r7, #20]
 800b0ec:	693a      	ldr	r2, [r7, #16]
 800b0ee:	b2d2      	uxtb	r2, r2
 800b0f0:	701a      	strb	r2, [r3, #0]
 800b0f2:	697b      	ldr	r3, [r7, #20]
 800b0f4:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 800b0f6:	2218      	movs	r2, #24
 800b0f8:	6879      	ldr	r1, [r7, #4]
 800b0fa:	68b8      	ldr	r0, [r7, #8]
 800b0fc:	f7fe ffa2 	bl	800a044 <_SendPacket>
  RECORD_END();
 800b100:	68fb      	ldr	r3, [r7, #12]
 800b102:	f383 8811 	msr	BASEPRI, r3
  if (_SYSVIEW_Globals.pfSendSysDesc) {
 800b106:	4b06      	ldr	r3, [pc, #24]	@ (800b120 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800b108:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b10a:	2b00      	cmp	r3, #0
 800b10c:	d002      	beq.n	800b114 <SEGGER_SYSVIEW_GetSysDesc+0x124>
    _SYSVIEW_Globals.pfSendSysDesc();
 800b10e:	4b04      	ldr	r3, [pc, #16]	@ (800b120 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800b110:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b112:	4798      	blx	r3
  }
}
 800b114:	bf00      	nop
 800b116:	3730      	adds	r7, #48	@ 0x30
 800b118:	46bd      	mov	sp, r7
 800b11a:	bd80      	pop	{r7, pc}
 800b11c:	20005ec8 	.word	0x20005ec8
 800b120:	20005e98 	.word	0x20005e98

0800b124 <SEGGER_SYSVIEW_SendTaskInfo>:
*    task priority and task name.
*
*  Parameters
*    pInfo - Pointer to task information to send.
*/
void SEGGER_SYSVIEW_SendTaskInfo(const SEGGER_SYSVIEW_TASKINFO *pInfo) {
 800b124:	b580      	push	{r7, lr}
 800b126:	b092      	sub	sp, #72	@ 0x48
 800b128:	af00      	add	r7, sp, #0
 800b12a:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32 + 1 + 32);
 800b12c:	f3ef 8311 	mrs	r3, BASEPRI
 800b130:	f04f 0120 	mov.w	r1, #32
 800b134:	f381 8811 	msr	BASEPRI, r1
 800b138:	617b      	str	r3, [r7, #20]
 800b13a:	486a      	ldr	r0, [pc, #424]	@ (800b2e4 <SEGGER_SYSVIEW_SendTaskInfo+0x1c0>)
 800b13c:	f7fe fe96 	bl	8009e6c <_PreparePacket>
 800b140:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800b142:	693b      	ldr	r3, [r7, #16]
 800b144:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 800b146:	68fb      	ldr	r3, [r7, #12]
 800b148:	647b      	str	r3, [r7, #68]	@ 0x44
 800b14a:	687b      	ldr	r3, [r7, #4]
 800b14c:	681a      	ldr	r2, [r3, #0]
 800b14e:	4b66      	ldr	r3, [pc, #408]	@ (800b2e8 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 800b150:	691b      	ldr	r3, [r3, #16]
 800b152:	1ad3      	subs	r3, r2, r3
 800b154:	643b      	str	r3, [r7, #64]	@ 0x40
 800b156:	e00b      	b.n	800b170 <SEGGER_SYSVIEW_SendTaskInfo+0x4c>
 800b158:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b15a:	b2da      	uxtb	r2, r3
 800b15c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b15e:	1c59      	adds	r1, r3, #1
 800b160:	6479      	str	r1, [r7, #68]	@ 0x44
 800b162:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800b166:	b2d2      	uxtb	r2, r2
 800b168:	701a      	strb	r2, [r3, #0]
 800b16a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b16c:	09db      	lsrs	r3, r3, #7
 800b16e:	643b      	str	r3, [r7, #64]	@ 0x40
 800b170:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b172:	2b7f      	cmp	r3, #127	@ 0x7f
 800b174:	d8f0      	bhi.n	800b158 <SEGGER_SYSVIEW_SendTaskInfo+0x34>
 800b176:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b178:	1c5a      	adds	r2, r3, #1
 800b17a:	647a      	str	r2, [r7, #68]	@ 0x44
 800b17c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b17e:	b2d2      	uxtb	r2, r2
 800b180:	701a      	strb	r2, [r3, #0]
 800b182:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b184:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->Prio);
 800b186:	68fb      	ldr	r3, [r7, #12]
 800b188:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b18a:	687b      	ldr	r3, [r7, #4]
 800b18c:	689b      	ldr	r3, [r3, #8]
 800b18e:	63bb      	str	r3, [r7, #56]	@ 0x38
 800b190:	e00b      	b.n	800b1aa <SEGGER_SYSVIEW_SendTaskInfo+0x86>
 800b192:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b194:	b2da      	uxtb	r2, r3
 800b196:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b198:	1c59      	adds	r1, r3, #1
 800b19a:	63f9      	str	r1, [r7, #60]	@ 0x3c
 800b19c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800b1a0:	b2d2      	uxtb	r2, r2
 800b1a2:	701a      	strb	r2, [r3, #0]
 800b1a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b1a6:	09db      	lsrs	r3, r3, #7
 800b1a8:	63bb      	str	r3, [r7, #56]	@ 0x38
 800b1aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b1ac:	2b7f      	cmp	r3, #127	@ 0x7f
 800b1ae:	d8f0      	bhi.n	800b192 <SEGGER_SYSVIEW_SendTaskInfo+0x6e>
 800b1b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b1b2:	1c5a      	adds	r2, r3, #1
 800b1b4:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800b1b6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b1b8:	b2d2      	uxtb	r2, r2
 800b1ba:	701a      	strb	r2, [r3, #0]
 800b1bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b1be:	60fb      	str	r3, [r7, #12]
  pPayload = _EncodeStr(pPayload, pInfo->sName, 32);
 800b1c0:	687b      	ldr	r3, [r7, #4]
 800b1c2:	685b      	ldr	r3, [r3, #4]
 800b1c4:	2220      	movs	r2, #32
 800b1c6:	4619      	mov	r1, r3
 800b1c8:	68f8      	ldr	r0, [r7, #12]
 800b1ca:	f7fe fe16 	bl	8009dfa <_EncodeStr>
 800b1ce:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_INFO);
 800b1d0:	2209      	movs	r2, #9
 800b1d2:	68f9      	ldr	r1, [r7, #12]
 800b1d4:	6938      	ldr	r0, [r7, #16]
 800b1d6:	f7fe ff35 	bl	800a044 <_SendPacket>
  //
  pPayload = pPayloadStart;
 800b1da:	693b      	ldr	r3, [r7, #16]
 800b1dc:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 800b1de:	68fb      	ldr	r3, [r7, #12]
 800b1e0:	637b      	str	r3, [r7, #52]	@ 0x34
 800b1e2:	687b      	ldr	r3, [r7, #4]
 800b1e4:	681a      	ldr	r2, [r3, #0]
 800b1e6:	4b40      	ldr	r3, [pc, #256]	@ (800b2e8 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 800b1e8:	691b      	ldr	r3, [r3, #16]
 800b1ea:	1ad3      	subs	r3, r2, r3
 800b1ec:	633b      	str	r3, [r7, #48]	@ 0x30
 800b1ee:	e00b      	b.n	800b208 <SEGGER_SYSVIEW_SendTaskInfo+0xe4>
 800b1f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b1f2:	b2da      	uxtb	r2, r3
 800b1f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b1f6:	1c59      	adds	r1, r3, #1
 800b1f8:	6379      	str	r1, [r7, #52]	@ 0x34
 800b1fa:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800b1fe:	b2d2      	uxtb	r2, r2
 800b200:	701a      	strb	r2, [r3, #0]
 800b202:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b204:	09db      	lsrs	r3, r3, #7
 800b206:	633b      	str	r3, [r7, #48]	@ 0x30
 800b208:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b20a:	2b7f      	cmp	r3, #127	@ 0x7f
 800b20c:	d8f0      	bhi.n	800b1f0 <SEGGER_SYSVIEW_SendTaskInfo+0xcc>
 800b20e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b210:	1c5a      	adds	r2, r3, #1
 800b212:	637a      	str	r2, [r7, #52]	@ 0x34
 800b214:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b216:	b2d2      	uxtb	r2, r2
 800b218:	701a      	strb	r2, [r3, #0]
 800b21a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b21c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackBase);
 800b21e:	68fb      	ldr	r3, [r7, #12]
 800b220:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b222:	687b      	ldr	r3, [r7, #4]
 800b224:	68db      	ldr	r3, [r3, #12]
 800b226:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b228:	e00b      	b.n	800b242 <SEGGER_SYSVIEW_SendTaskInfo+0x11e>
 800b22a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b22c:	b2da      	uxtb	r2, r3
 800b22e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b230:	1c59      	adds	r1, r3, #1
 800b232:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800b234:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800b238:	b2d2      	uxtb	r2, r2
 800b23a:	701a      	strb	r2, [r3, #0]
 800b23c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b23e:	09db      	lsrs	r3, r3, #7
 800b240:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b242:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b244:	2b7f      	cmp	r3, #127	@ 0x7f
 800b246:	d8f0      	bhi.n	800b22a <SEGGER_SYSVIEW_SendTaskInfo+0x106>
 800b248:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b24a:	1c5a      	adds	r2, r3, #1
 800b24c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b24e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b250:	b2d2      	uxtb	r2, r2
 800b252:	701a      	strb	r2, [r3, #0]
 800b254:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b256:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackSize);
 800b258:	68fb      	ldr	r3, [r7, #12]
 800b25a:	627b      	str	r3, [r7, #36]	@ 0x24
 800b25c:	687b      	ldr	r3, [r7, #4]
 800b25e:	691b      	ldr	r3, [r3, #16]
 800b260:	623b      	str	r3, [r7, #32]
 800b262:	e00b      	b.n	800b27c <SEGGER_SYSVIEW_SendTaskInfo+0x158>
 800b264:	6a3b      	ldr	r3, [r7, #32]
 800b266:	b2da      	uxtb	r2, r3
 800b268:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b26a:	1c59      	adds	r1, r3, #1
 800b26c:	6279      	str	r1, [r7, #36]	@ 0x24
 800b26e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800b272:	b2d2      	uxtb	r2, r2
 800b274:	701a      	strb	r2, [r3, #0]
 800b276:	6a3b      	ldr	r3, [r7, #32]
 800b278:	09db      	lsrs	r3, r3, #7
 800b27a:	623b      	str	r3, [r7, #32]
 800b27c:	6a3b      	ldr	r3, [r7, #32]
 800b27e:	2b7f      	cmp	r3, #127	@ 0x7f
 800b280:	d8f0      	bhi.n	800b264 <SEGGER_SYSVIEW_SendTaskInfo+0x140>
 800b282:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b284:	1c5a      	adds	r2, r3, #1
 800b286:	627a      	str	r2, [r7, #36]	@ 0x24
 800b288:	6a3a      	ldr	r2, [r7, #32]
 800b28a:	b2d2      	uxtb	r2, r2
 800b28c:	701a      	strb	r2, [r3, #0]
 800b28e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b290:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackUsage);
 800b292:	68fb      	ldr	r3, [r7, #12]
 800b294:	61fb      	str	r3, [r7, #28]
 800b296:	687b      	ldr	r3, [r7, #4]
 800b298:	695b      	ldr	r3, [r3, #20]
 800b29a:	61bb      	str	r3, [r7, #24]
 800b29c:	e00b      	b.n	800b2b6 <SEGGER_SYSVIEW_SendTaskInfo+0x192>
 800b29e:	69bb      	ldr	r3, [r7, #24]
 800b2a0:	b2da      	uxtb	r2, r3
 800b2a2:	69fb      	ldr	r3, [r7, #28]
 800b2a4:	1c59      	adds	r1, r3, #1
 800b2a6:	61f9      	str	r1, [r7, #28]
 800b2a8:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800b2ac:	b2d2      	uxtb	r2, r2
 800b2ae:	701a      	strb	r2, [r3, #0]
 800b2b0:	69bb      	ldr	r3, [r7, #24]
 800b2b2:	09db      	lsrs	r3, r3, #7
 800b2b4:	61bb      	str	r3, [r7, #24]
 800b2b6:	69bb      	ldr	r3, [r7, #24]
 800b2b8:	2b7f      	cmp	r3, #127	@ 0x7f
 800b2ba:	d8f0      	bhi.n	800b29e <SEGGER_SYSVIEW_SendTaskInfo+0x17a>
 800b2bc:	69fb      	ldr	r3, [r7, #28]
 800b2be:	1c5a      	adds	r2, r3, #1
 800b2c0:	61fa      	str	r2, [r7, #28]
 800b2c2:	69ba      	ldr	r2, [r7, #24]
 800b2c4:	b2d2      	uxtb	r2, r2
 800b2c6:	701a      	strb	r2, [r3, #0]
 800b2c8:	69fb      	ldr	r3, [r7, #28]
 800b2ca:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_STACK_INFO);
 800b2cc:	2215      	movs	r2, #21
 800b2ce:	68f9      	ldr	r1, [r7, #12]
 800b2d0:	6938      	ldr	r0, [r7, #16]
 800b2d2:	f7fe feb7 	bl	800a044 <_SendPacket>
  RECORD_END();
 800b2d6:	697b      	ldr	r3, [r7, #20]
 800b2d8:	f383 8811 	msr	BASEPRI, r3
}
 800b2dc:	bf00      	nop
 800b2de:	3748      	adds	r7, #72	@ 0x48
 800b2e0:	46bd      	mov	sp, r7
 800b2e2:	bd80      	pop	{r7, pc}
 800b2e4:	20005ec8 	.word	0x20005ec8
 800b2e8:	20005e98 	.word	0x20005e98

0800b2ec <SEGGER_SYSVIEW_SendTaskList>:
*       SEGGER_SYSVIEW_SendTaskList()
*
*  Function description
*    Send all tasks descriptors to the host.
*/
void SEGGER_SYSVIEW_SendTaskList(void) {
 800b2ec:	b580      	push	{r7, lr}
 800b2ee:	af00      	add	r7, sp, #0
  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfSendTaskList) {
 800b2f0:	4b07      	ldr	r3, [pc, #28]	@ (800b310 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 800b2f2:	6a1b      	ldr	r3, [r3, #32]
 800b2f4:	2b00      	cmp	r3, #0
 800b2f6:	d008      	beq.n	800b30a <SEGGER_SYSVIEW_SendTaskList+0x1e>
 800b2f8:	4b05      	ldr	r3, [pc, #20]	@ (800b310 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 800b2fa:	6a1b      	ldr	r3, [r3, #32]
 800b2fc:	685b      	ldr	r3, [r3, #4]
 800b2fe:	2b00      	cmp	r3, #0
 800b300:	d003      	beq.n	800b30a <SEGGER_SYSVIEW_SendTaskList+0x1e>
    _SYSVIEW_Globals.pOSAPI->pfSendTaskList();
 800b302:	4b03      	ldr	r3, [pc, #12]	@ (800b310 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 800b304:	6a1b      	ldr	r3, [r3, #32]
 800b306:	685b      	ldr	r3, [r3, #4]
 800b308:	4798      	blx	r3
  }
}
 800b30a:	bf00      	nop
 800b30c:	bd80      	pop	{r7, pc}
 800b30e:	bf00      	nop
 800b310:	20005e98 	.word	0x20005e98

0800b314 <SEGGER_SYSVIEW_SendSysDesc>:
*
*    The Following items can be described in a system description string.
*    Each item is identified by its identifier, followed by '=' and the value.
*    Items are separated by ','.
*/
void SEGGER_SYSVIEW_SendSysDesc(const char *sSysDesc) {
 800b314:	b580      	push	{r7, lr}
 800b316:	b086      	sub	sp, #24
 800b318:	af00      	add	r7, sp, #0
 800b31a:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 800b31c:	f3ef 8311 	mrs	r3, BASEPRI
 800b320:	f04f 0120 	mov.w	r1, #32
 800b324:	f381 8811 	msr	BASEPRI, r1
 800b328:	617b      	str	r3, [r7, #20]
 800b32a:	480b      	ldr	r0, [pc, #44]	@ (800b358 <SEGGER_SYSVIEW_SendSysDesc+0x44>)
 800b32c:	f7fe fd9e 	bl	8009e6c <_PreparePacket>
 800b330:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, sSysDesc, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800b332:	2280      	movs	r2, #128	@ 0x80
 800b334:	6879      	ldr	r1, [r7, #4]
 800b336:	6938      	ldr	r0, [r7, #16]
 800b338:	f7fe fd5f 	bl	8009dfa <_EncodeStr>
 800b33c:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_SYSDESC);
 800b33e:	220e      	movs	r2, #14
 800b340:	68f9      	ldr	r1, [r7, #12]
 800b342:	6938      	ldr	r0, [r7, #16]
 800b344:	f7fe fe7e 	bl	800a044 <_SendPacket>
  RECORD_END();
 800b348:	697b      	ldr	r3, [r7, #20]
 800b34a:	f383 8811 	msr	BASEPRI, r3
}
 800b34e:	bf00      	nop
 800b350:	3718      	adds	r7, #24
 800b352:	46bd      	mov	sp, r7
 800b354:	bd80      	pop	{r7, pc}
 800b356:	bf00      	nop
 800b358:	20005ec8 	.word	0x20005ec8

0800b35c <SEGGER_SYSVIEW_RecordSystime>:
*
*  Function description
*    Formats and sends a SystemView Systime containing a single U64 or U32
*    parameter payload.
*/
void SEGGER_SYSVIEW_RecordSystime(void) {
 800b35c:	b590      	push	{r4, r7, lr}
 800b35e:	b083      	sub	sp, #12
 800b360:	af00      	add	r7, sp, #0
  U64 Systime;

  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfGetTime) {
 800b362:	4b15      	ldr	r3, [pc, #84]	@ (800b3b8 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 800b364:	6a1b      	ldr	r3, [r3, #32]
 800b366:	2b00      	cmp	r3, #0
 800b368:	d01a      	beq.n	800b3a0 <SEGGER_SYSVIEW_RecordSystime+0x44>
 800b36a:	4b13      	ldr	r3, [pc, #76]	@ (800b3b8 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 800b36c:	6a1b      	ldr	r3, [r3, #32]
 800b36e:	681b      	ldr	r3, [r3, #0]
 800b370:	2b00      	cmp	r3, #0
 800b372:	d015      	beq.n	800b3a0 <SEGGER_SYSVIEW_RecordSystime+0x44>
    Systime = _SYSVIEW_Globals.pOSAPI->pfGetTime();
 800b374:	4b10      	ldr	r3, [pc, #64]	@ (800b3b8 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 800b376:	6a1b      	ldr	r3, [r3, #32]
 800b378:	681b      	ldr	r3, [r3, #0]
 800b37a:	4798      	blx	r3
 800b37c:	e9c7 0100 	strd	r0, r1, [r7]
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 800b380:	683c      	ldr	r4, [r7, #0]
                               (U32)(Systime),
                               (U32)(Systime >> 32));
 800b382:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b386:	f04f 0200 	mov.w	r2, #0
 800b38a:	f04f 0300 	mov.w	r3, #0
 800b38e:	000a      	movs	r2, r1
 800b390:	2300      	movs	r3, #0
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 800b392:	4613      	mov	r3, r2
 800b394:	461a      	mov	r2, r3
 800b396:	4621      	mov	r1, r4
 800b398:	200d      	movs	r0, #13
 800b39a:	f7ff fcef 	bl	800ad7c <SEGGER_SYSVIEW_RecordU32x2>
 800b39e:	e006      	b.n	800b3ae <SEGGER_SYSVIEW_RecordSystime+0x52>
  } else {
    SEGGER_SYSVIEW_RecordU32(SYSVIEW_EVTID_SYSTIME_CYCLES, SEGGER_SYSVIEW_GET_TIMESTAMP());
 800b3a0:	4b06      	ldr	r3, [pc, #24]	@ (800b3bc <SEGGER_SYSVIEW_RecordSystime+0x60>)
 800b3a2:	681b      	ldr	r3, [r3, #0]
 800b3a4:	4619      	mov	r1, r3
 800b3a6:	200c      	movs	r0, #12
 800b3a8:	f7ff fcac 	bl	800ad04 <SEGGER_SYSVIEW_RecordU32>
  }
}
 800b3ac:	bf00      	nop
 800b3ae:	bf00      	nop
 800b3b0:	370c      	adds	r7, #12
 800b3b2:	46bd      	mov	sp, r7
 800b3b4:	bd90      	pop	{r4, r7, pc}
 800b3b6:	bf00      	nop
 800b3b8:	20005e98 	.word	0x20005e98
 800b3bc:	e0001004 	.word	0xe0001004

0800b3c0 <SEGGER_SYSVIEW_RecordEnterISR>:
*
*  Additional information
*    Example packets sent
*      02 0F 50              // ISR(15) Enter. Timestamp is 80 (0x50)
*/
void SEGGER_SYSVIEW_RecordEnterISR(void) {
 800b3c0:	b580      	push	{r7, lr}
 800b3c2:	b086      	sub	sp, #24
 800b3c4:	af00      	add	r7, sp, #0
  unsigned v;
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800b3c6:	f3ef 8311 	mrs	r3, BASEPRI
 800b3ca:	f04f 0120 	mov.w	r1, #32
 800b3ce:	f381 8811 	msr	BASEPRI, r1
 800b3d2:	60fb      	str	r3, [r7, #12]
 800b3d4:	4819      	ldr	r0, [pc, #100]	@ (800b43c <SEGGER_SYSVIEW_RecordEnterISR+0x7c>)
 800b3d6:	f7fe fd49 	bl	8009e6c <_PreparePacket>
 800b3da:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 800b3dc:	68bb      	ldr	r3, [r7, #8]
 800b3de:	607b      	str	r3, [r7, #4]
  v = SEGGER_SYSVIEW_GET_INTERRUPT_ID();
 800b3e0:	4b17      	ldr	r3, [pc, #92]	@ (800b440 <SEGGER_SYSVIEW_RecordEnterISR+0x80>)
 800b3e2:	681b      	ldr	r3, [r3, #0]
 800b3e4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b3e8:	603b      	str	r3, [r7, #0]
  ENCODE_U32(pPayload, v);
 800b3ea:	687b      	ldr	r3, [r7, #4]
 800b3ec:	617b      	str	r3, [r7, #20]
 800b3ee:	683b      	ldr	r3, [r7, #0]
 800b3f0:	613b      	str	r3, [r7, #16]
 800b3f2:	e00b      	b.n	800b40c <SEGGER_SYSVIEW_RecordEnterISR+0x4c>
 800b3f4:	693b      	ldr	r3, [r7, #16]
 800b3f6:	b2da      	uxtb	r2, r3
 800b3f8:	697b      	ldr	r3, [r7, #20]
 800b3fa:	1c59      	adds	r1, r3, #1
 800b3fc:	6179      	str	r1, [r7, #20]
 800b3fe:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800b402:	b2d2      	uxtb	r2, r2
 800b404:	701a      	strb	r2, [r3, #0]
 800b406:	693b      	ldr	r3, [r7, #16]
 800b408:	09db      	lsrs	r3, r3, #7
 800b40a:	613b      	str	r3, [r7, #16]
 800b40c:	693b      	ldr	r3, [r7, #16]
 800b40e:	2b7f      	cmp	r3, #127	@ 0x7f
 800b410:	d8f0      	bhi.n	800b3f4 <SEGGER_SYSVIEW_RecordEnterISR+0x34>
 800b412:	697b      	ldr	r3, [r7, #20]
 800b414:	1c5a      	adds	r2, r3, #1
 800b416:	617a      	str	r2, [r7, #20]
 800b418:	693a      	ldr	r2, [r7, #16]
 800b41a:	b2d2      	uxtb	r2, r2
 800b41c:	701a      	strb	r2, [r3, #0]
 800b41e:	697b      	ldr	r3, [r7, #20]
 800b420:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_ISR_ENTER);
 800b422:	2202      	movs	r2, #2
 800b424:	6879      	ldr	r1, [r7, #4]
 800b426:	68b8      	ldr	r0, [r7, #8]
 800b428:	f7fe fe0c 	bl	800a044 <_SendPacket>
  RECORD_END();
 800b42c:	68fb      	ldr	r3, [r7, #12]
 800b42e:	f383 8811 	msr	BASEPRI, r3
}
 800b432:	bf00      	nop
 800b434:	3718      	adds	r7, #24
 800b436:	46bd      	mov	sp, r7
 800b438:	bd80      	pop	{r7, pc}
 800b43a:	bf00      	nop
 800b43c:	20005ec8 	.word	0x20005ec8
 800b440:	e000ed04 	.word	0xe000ed04

0800b444 <SEGGER_SYSVIEW_RecordExitISR>:
*      03 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      03 20                // ISR Exit. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISR(void) {
 800b444:	b580      	push	{r7, lr}
 800b446:	b082      	sub	sp, #8
 800b448:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800b44a:	f3ef 8311 	mrs	r3, BASEPRI
 800b44e:	f04f 0120 	mov.w	r1, #32
 800b452:	f381 8811 	msr	BASEPRI, r1
 800b456:	607b      	str	r3, [r7, #4]
 800b458:	4807      	ldr	r0, [pc, #28]	@ (800b478 <SEGGER_SYSVIEW_RecordExitISR+0x34>)
 800b45a:	f7fe fd07 	bl	8009e6c <_PreparePacket>
 800b45e:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_EXIT);
 800b460:	2203      	movs	r2, #3
 800b462:	6839      	ldr	r1, [r7, #0]
 800b464:	6838      	ldr	r0, [r7, #0]
 800b466:	f7fe fded 	bl	800a044 <_SendPacket>
  RECORD_END();
 800b46a:	687b      	ldr	r3, [r7, #4]
 800b46c:	f383 8811 	msr	BASEPRI, r3
}
 800b470:	bf00      	nop
 800b472:	3708      	adds	r7, #8
 800b474:	46bd      	mov	sp, r7
 800b476:	bd80      	pop	{r7, pc}
 800b478:	20005ec8 	.word	0x20005ec8

0800b47c <SEGGER_SYSVIEW_RecordExitISRToScheduler>:
*      18 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      18 20                // ISR Exit to Scheduler. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISRToScheduler(void) {
 800b47c:	b580      	push	{r7, lr}
 800b47e:	b082      	sub	sp, #8
 800b480:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800b482:	f3ef 8311 	mrs	r3, BASEPRI
 800b486:	f04f 0120 	mov.w	r1, #32
 800b48a:	f381 8811 	msr	BASEPRI, r1
 800b48e:	607b      	str	r3, [r7, #4]
 800b490:	4807      	ldr	r0, [pc, #28]	@ (800b4b0 <SEGGER_SYSVIEW_RecordExitISRToScheduler+0x34>)
 800b492:	f7fe fceb 	bl	8009e6c <_PreparePacket>
 800b496:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_TO_SCHEDULER);
 800b498:	2212      	movs	r2, #18
 800b49a:	6839      	ldr	r1, [r7, #0]
 800b49c:	6838      	ldr	r0, [r7, #0]
 800b49e:	f7fe fdd1 	bl	800a044 <_SendPacket>
  RECORD_END();
 800b4a2:	687b      	ldr	r3, [r7, #4]
 800b4a4:	f383 8811 	msr	BASEPRI, r3
}
 800b4a8:	bf00      	nop
 800b4aa:	3708      	adds	r7, #8
 800b4ac:	46bd      	mov	sp, r7
 800b4ae:	bd80      	pop	{r7, pc}
 800b4b0:	20005ec8 	.word	0x20005ec8

0800b4b4 <SEGGER_SYSVIEW_RecordEndCall>:
*    Format and send an End API Call event without return value.
*
*  Parameters
*    EventID - Id of API function which ends.
*/
void SEGGER_SYSVIEW_RecordEndCall(unsigned int EventID) {
 800b4b4:	b580      	push	{r7, lr}
 800b4b6:	b088      	sub	sp, #32
 800b4b8:	af00      	add	r7, sp, #0
 800b4ba:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800b4bc:	f3ef 8311 	mrs	r3, BASEPRI
 800b4c0:	f04f 0120 	mov.w	r1, #32
 800b4c4:	f381 8811 	msr	BASEPRI, r1
 800b4c8:	617b      	str	r3, [r7, #20]
 800b4ca:	4817      	ldr	r0, [pc, #92]	@ (800b528 <SEGGER_SYSVIEW_RecordEndCall+0x74>)
 800b4cc:	f7fe fcce 	bl	8009e6c <_PreparePacket>
 800b4d0:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800b4d2:	693b      	ldr	r3, [r7, #16]
 800b4d4:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, EventID);
 800b4d6:	68fb      	ldr	r3, [r7, #12]
 800b4d8:	61fb      	str	r3, [r7, #28]
 800b4da:	687b      	ldr	r3, [r7, #4]
 800b4dc:	61bb      	str	r3, [r7, #24]
 800b4de:	e00b      	b.n	800b4f8 <SEGGER_SYSVIEW_RecordEndCall+0x44>
 800b4e0:	69bb      	ldr	r3, [r7, #24]
 800b4e2:	b2da      	uxtb	r2, r3
 800b4e4:	69fb      	ldr	r3, [r7, #28]
 800b4e6:	1c59      	adds	r1, r3, #1
 800b4e8:	61f9      	str	r1, [r7, #28]
 800b4ea:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800b4ee:	b2d2      	uxtb	r2, r2
 800b4f0:	701a      	strb	r2, [r3, #0]
 800b4f2:	69bb      	ldr	r3, [r7, #24]
 800b4f4:	09db      	lsrs	r3, r3, #7
 800b4f6:	61bb      	str	r3, [r7, #24]
 800b4f8:	69bb      	ldr	r3, [r7, #24]
 800b4fa:	2b7f      	cmp	r3, #127	@ 0x7f
 800b4fc:	d8f0      	bhi.n	800b4e0 <SEGGER_SYSVIEW_RecordEndCall+0x2c>
 800b4fe:	69fb      	ldr	r3, [r7, #28]
 800b500:	1c5a      	adds	r2, r3, #1
 800b502:	61fa      	str	r2, [r7, #28]
 800b504:	69ba      	ldr	r2, [r7, #24]
 800b506:	b2d2      	uxtb	r2, r2
 800b508:	701a      	strb	r2, [r3, #0]
 800b50a:	69fb      	ldr	r3, [r7, #28]
 800b50c:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_END_CALL);
 800b50e:	221c      	movs	r2, #28
 800b510:	68f9      	ldr	r1, [r7, #12]
 800b512:	6938      	ldr	r0, [r7, #16]
 800b514:	f7fe fd96 	bl	800a044 <_SendPacket>
  RECORD_END();
 800b518:	697b      	ldr	r3, [r7, #20]
 800b51a:	f383 8811 	msr	BASEPRI, r3
}
 800b51e:	bf00      	nop
 800b520:	3720      	adds	r7, #32
 800b522:	46bd      	mov	sp, r7
 800b524:	bd80      	pop	{r7, pc}
 800b526:	bf00      	nop
 800b528:	20005ec8 	.word	0x20005ec8

0800b52c <SEGGER_SYSVIEW_RecordEndCallU32>:
*
*  Parameters
*    EventID      - Id of API function which ends.
*    Para0        - Return value which will be returned by the API function.
*/
void SEGGER_SYSVIEW_RecordEndCallU32(unsigned int EventID, U32 Para0) {
 800b52c:	b580      	push	{r7, lr}
 800b52e:	b08a      	sub	sp, #40	@ 0x28
 800b530:	af00      	add	r7, sp, #0
 800b532:	6078      	str	r0, [r7, #4]
 800b534:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 800b536:	f3ef 8311 	mrs	r3, BASEPRI
 800b53a:	f04f 0120 	mov.w	r1, #32
 800b53e:	f381 8811 	msr	BASEPRI, r1
 800b542:	617b      	str	r3, [r7, #20]
 800b544:	4824      	ldr	r0, [pc, #144]	@ (800b5d8 <SEGGER_SYSVIEW_RecordEndCallU32+0xac>)
 800b546:	f7fe fc91 	bl	8009e6c <_PreparePacket>
 800b54a:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800b54c:	693b      	ldr	r3, [r7, #16]
 800b54e:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, EventID);
 800b550:	68fb      	ldr	r3, [r7, #12]
 800b552:	627b      	str	r3, [r7, #36]	@ 0x24
 800b554:	687b      	ldr	r3, [r7, #4]
 800b556:	623b      	str	r3, [r7, #32]
 800b558:	e00b      	b.n	800b572 <SEGGER_SYSVIEW_RecordEndCallU32+0x46>
 800b55a:	6a3b      	ldr	r3, [r7, #32]
 800b55c:	b2da      	uxtb	r2, r3
 800b55e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b560:	1c59      	adds	r1, r3, #1
 800b562:	6279      	str	r1, [r7, #36]	@ 0x24
 800b564:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800b568:	b2d2      	uxtb	r2, r2
 800b56a:	701a      	strb	r2, [r3, #0]
 800b56c:	6a3b      	ldr	r3, [r7, #32]
 800b56e:	09db      	lsrs	r3, r3, #7
 800b570:	623b      	str	r3, [r7, #32]
 800b572:	6a3b      	ldr	r3, [r7, #32]
 800b574:	2b7f      	cmp	r3, #127	@ 0x7f
 800b576:	d8f0      	bhi.n	800b55a <SEGGER_SYSVIEW_RecordEndCallU32+0x2e>
 800b578:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b57a:	1c5a      	adds	r2, r3, #1
 800b57c:	627a      	str	r2, [r7, #36]	@ 0x24
 800b57e:	6a3a      	ldr	r2, [r7, #32]
 800b580:	b2d2      	uxtb	r2, r2
 800b582:	701a      	strb	r2, [r3, #0]
 800b584:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b586:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Para0);
 800b588:	68fb      	ldr	r3, [r7, #12]
 800b58a:	61fb      	str	r3, [r7, #28]
 800b58c:	683b      	ldr	r3, [r7, #0]
 800b58e:	61bb      	str	r3, [r7, #24]
 800b590:	e00b      	b.n	800b5aa <SEGGER_SYSVIEW_RecordEndCallU32+0x7e>
 800b592:	69bb      	ldr	r3, [r7, #24]
 800b594:	b2da      	uxtb	r2, r3
 800b596:	69fb      	ldr	r3, [r7, #28]
 800b598:	1c59      	adds	r1, r3, #1
 800b59a:	61f9      	str	r1, [r7, #28]
 800b59c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800b5a0:	b2d2      	uxtb	r2, r2
 800b5a2:	701a      	strb	r2, [r3, #0]
 800b5a4:	69bb      	ldr	r3, [r7, #24]
 800b5a6:	09db      	lsrs	r3, r3, #7
 800b5a8:	61bb      	str	r3, [r7, #24]
 800b5aa:	69bb      	ldr	r3, [r7, #24]
 800b5ac:	2b7f      	cmp	r3, #127	@ 0x7f
 800b5ae:	d8f0      	bhi.n	800b592 <SEGGER_SYSVIEW_RecordEndCallU32+0x66>
 800b5b0:	69fb      	ldr	r3, [r7, #28]
 800b5b2:	1c5a      	adds	r2, r3, #1
 800b5b4:	61fa      	str	r2, [r7, #28]
 800b5b6:	69ba      	ldr	r2, [r7, #24]
 800b5b8:	b2d2      	uxtb	r2, r2
 800b5ba:	701a      	strb	r2, [r3, #0]
 800b5bc:	69fb      	ldr	r3, [r7, #28]
 800b5be:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_END_CALL);
 800b5c0:	221c      	movs	r2, #28
 800b5c2:	68f9      	ldr	r1, [r7, #12]
 800b5c4:	6938      	ldr	r0, [r7, #16]
 800b5c6:	f7fe fd3d 	bl	800a044 <_SendPacket>
  RECORD_END();
 800b5ca:	697b      	ldr	r3, [r7, #20]
 800b5cc:	f383 8811 	msr	BASEPRI, r3
}
 800b5d0:	bf00      	nop
 800b5d2:	3728      	adds	r7, #40	@ 0x28
 800b5d4:	46bd      	mov	sp, r7
 800b5d6:	bd80      	pop	{r7, pc}
 800b5d8:	20005ec8 	.word	0x20005ec8

0800b5dc <SEGGER_SYSVIEW_OnIdle>:
*       SEGGER_SYSVIEW_OnIdle()
*
*  Function description
*    Record an Idle event.
*/
void SEGGER_SYSVIEW_OnIdle(void) {
 800b5dc:	b580      	push	{r7, lr}
 800b5de:	b082      	sub	sp, #8
 800b5e0:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800b5e2:	f3ef 8311 	mrs	r3, BASEPRI
 800b5e6:	f04f 0120 	mov.w	r1, #32
 800b5ea:	f381 8811 	msr	BASEPRI, r1
 800b5ee:	607b      	str	r3, [r7, #4]
 800b5f0:	4807      	ldr	r0, [pc, #28]	@ (800b610 <SEGGER_SYSVIEW_OnIdle+0x34>)
 800b5f2:	f7fe fc3b 	bl	8009e6c <_PreparePacket>
 800b5f6:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_IDLE);
 800b5f8:	2211      	movs	r2, #17
 800b5fa:	6839      	ldr	r1, [r7, #0]
 800b5fc:	6838      	ldr	r0, [r7, #0]
 800b5fe:	f7fe fd21 	bl	800a044 <_SendPacket>
  RECORD_END();
 800b602:	687b      	ldr	r3, [r7, #4]
 800b604:	f383 8811 	msr	BASEPRI, r3
}
 800b608:	bf00      	nop
 800b60a:	3708      	adds	r7, #8
 800b60c:	46bd      	mov	sp, r7
 800b60e:	bd80      	pop	{r7, pc}
 800b610:	20005ec8 	.word	0x20005ec8

0800b614 <SEGGER_SYSVIEW_OnTaskCreate>:
*    to creating a task in the OS.
*
*  Parameters
*    TaskId        - Task ID of created task.
*/
void SEGGER_SYSVIEW_OnTaskCreate(U32 TaskId) {
 800b614:	b580      	push	{r7, lr}
 800b616:	b088      	sub	sp, #32
 800b618:	af00      	add	r7, sp, #0
 800b61a:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800b61c:	f3ef 8311 	mrs	r3, BASEPRI
 800b620:	f04f 0120 	mov.w	r1, #32
 800b624:	f381 8811 	msr	BASEPRI, r1
 800b628:	617b      	str	r3, [r7, #20]
 800b62a:	4819      	ldr	r0, [pc, #100]	@ (800b690 <SEGGER_SYSVIEW_OnTaskCreate+0x7c>)
 800b62c:	f7fe fc1e 	bl	8009e6c <_PreparePacket>
 800b630:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800b632:	693b      	ldr	r3, [r7, #16]
 800b634:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800b636:	4b17      	ldr	r3, [pc, #92]	@ (800b694 <SEGGER_SYSVIEW_OnTaskCreate+0x80>)
 800b638:	691b      	ldr	r3, [r3, #16]
 800b63a:	687a      	ldr	r2, [r7, #4]
 800b63c:	1ad3      	subs	r3, r2, r3
 800b63e:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 800b640:	68fb      	ldr	r3, [r7, #12]
 800b642:	61fb      	str	r3, [r7, #28]
 800b644:	687b      	ldr	r3, [r7, #4]
 800b646:	61bb      	str	r3, [r7, #24]
 800b648:	e00b      	b.n	800b662 <SEGGER_SYSVIEW_OnTaskCreate+0x4e>
 800b64a:	69bb      	ldr	r3, [r7, #24]
 800b64c:	b2da      	uxtb	r2, r3
 800b64e:	69fb      	ldr	r3, [r7, #28]
 800b650:	1c59      	adds	r1, r3, #1
 800b652:	61f9      	str	r1, [r7, #28]
 800b654:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800b658:	b2d2      	uxtb	r2, r2
 800b65a:	701a      	strb	r2, [r3, #0]
 800b65c:	69bb      	ldr	r3, [r7, #24]
 800b65e:	09db      	lsrs	r3, r3, #7
 800b660:	61bb      	str	r3, [r7, #24]
 800b662:	69bb      	ldr	r3, [r7, #24]
 800b664:	2b7f      	cmp	r3, #127	@ 0x7f
 800b666:	d8f0      	bhi.n	800b64a <SEGGER_SYSVIEW_OnTaskCreate+0x36>
 800b668:	69fb      	ldr	r3, [r7, #28]
 800b66a:	1c5a      	adds	r2, r3, #1
 800b66c:	61fa      	str	r2, [r7, #28]
 800b66e:	69ba      	ldr	r2, [r7, #24]
 800b670:	b2d2      	uxtb	r2, r2
 800b672:	701a      	strb	r2, [r3, #0]
 800b674:	69fb      	ldr	r3, [r7, #28]
 800b676:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_CREATE);
 800b678:	2208      	movs	r2, #8
 800b67a:	68f9      	ldr	r1, [r7, #12]
 800b67c:	6938      	ldr	r0, [r7, #16]
 800b67e:	f7fe fce1 	bl	800a044 <_SendPacket>
  RECORD_END();
 800b682:	697b      	ldr	r3, [r7, #20]
 800b684:	f383 8811 	msr	BASEPRI, r3
}
 800b688:	bf00      	nop
 800b68a:	3720      	adds	r7, #32
 800b68c:	46bd      	mov	sp, r7
 800b68e:	bd80      	pop	{r7, pc}
 800b690:	20005ec8 	.word	0x20005ec8
 800b694:	20005e98 	.word	0x20005e98

0800b698 <SEGGER_SYSVIEW_OnTaskStartExec>:
*    when it is ready to execute.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartExec(U32 TaskId) {
 800b698:	b580      	push	{r7, lr}
 800b69a:	b088      	sub	sp, #32
 800b69c:	af00      	add	r7, sp, #0
 800b69e:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800b6a0:	f3ef 8311 	mrs	r3, BASEPRI
 800b6a4:	f04f 0120 	mov.w	r1, #32
 800b6a8:	f381 8811 	msr	BASEPRI, r1
 800b6ac:	617b      	str	r3, [r7, #20]
 800b6ae:	4819      	ldr	r0, [pc, #100]	@ (800b714 <SEGGER_SYSVIEW_OnTaskStartExec+0x7c>)
 800b6b0:	f7fe fbdc 	bl	8009e6c <_PreparePacket>
 800b6b4:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800b6b6:	693b      	ldr	r3, [r7, #16]
 800b6b8:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800b6ba:	4b17      	ldr	r3, [pc, #92]	@ (800b718 <SEGGER_SYSVIEW_OnTaskStartExec+0x80>)
 800b6bc:	691b      	ldr	r3, [r3, #16]
 800b6be:	687a      	ldr	r2, [r7, #4]
 800b6c0:	1ad3      	subs	r3, r2, r3
 800b6c2:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 800b6c4:	68fb      	ldr	r3, [r7, #12]
 800b6c6:	61fb      	str	r3, [r7, #28]
 800b6c8:	687b      	ldr	r3, [r7, #4]
 800b6ca:	61bb      	str	r3, [r7, #24]
 800b6cc:	e00b      	b.n	800b6e6 <SEGGER_SYSVIEW_OnTaskStartExec+0x4e>
 800b6ce:	69bb      	ldr	r3, [r7, #24]
 800b6d0:	b2da      	uxtb	r2, r3
 800b6d2:	69fb      	ldr	r3, [r7, #28]
 800b6d4:	1c59      	adds	r1, r3, #1
 800b6d6:	61f9      	str	r1, [r7, #28]
 800b6d8:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800b6dc:	b2d2      	uxtb	r2, r2
 800b6de:	701a      	strb	r2, [r3, #0]
 800b6e0:	69bb      	ldr	r3, [r7, #24]
 800b6e2:	09db      	lsrs	r3, r3, #7
 800b6e4:	61bb      	str	r3, [r7, #24]
 800b6e6:	69bb      	ldr	r3, [r7, #24]
 800b6e8:	2b7f      	cmp	r3, #127	@ 0x7f
 800b6ea:	d8f0      	bhi.n	800b6ce <SEGGER_SYSVIEW_OnTaskStartExec+0x36>
 800b6ec:	69fb      	ldr	r3, [r7, #28]
 800b6ee:	1c5a      	adds	r2, r3, #1
 800b6f0:	61fa      	str	r2, [r7, #28]
 800b6f2:	69ba      	ldr	r2, [r7, #24]
 800b6f4:	b2d2      	uxtb	r2, r2
 800b6f6:	701a      	strb	r2, [r3, #0]
 800b6f8:	69fb      	ldr	r3, [r7, #28]
 800b6fa:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_EXEC);
 800b6fc:	2204      	movs	r2, #4
 800b6fe:	68f9      	ldr	r1, [r7, #12]
 800b700:	6938      	ldr	r0, [r7, #16]
 800b702:	f7fe fc9f 	bl	800a044 <_SendPacket>
  RECORD_END();
 800b706:	697b      	ldr	r3, [r7, #20]
 800b708:	f383 8811 	msr	BASEPRI, r3
}
 800b70c:	bf00      	nop
 800b70e:	3720      	adds	r7, #32
 800b710:	46bd      	mov	sp, r7
 800b712:	bd80      	pop	{r7, pc}
 800b714:	20005ec8 	.word	0x20005ec8
 800b718:	20005e98 	.word	0x20005e98

0800b71c <SEGGER_SYSVIEW_OnTaskStartReady>:
*    Record a Task Start Ready event.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartReady(U32 TaskId) {
 800b71c:	b580      	push	{r7, lr}
 800b71e:	b088      	sub	sp, #32
 800b720:	af00      	add	r7, sp, #0
 800b722:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800b724:	f3ef 8311 	mrs	r3, BASEPRI
 800b728:	f04f 0120 	mov.w	r1, #32
 800b72c:	f381 8811 	msr	BASEPRI, r1
 800b730:	617b      	str	r3, [r7, #20]
 800b732:	4819      	ldr	r0, [pc, #100]	@ (800b798 <SEGGER_SYSVIEW_OnTaskStartReady+0x7c>)
 800b734:	f7fe fb9a 	bl	8009e6c <_PreparePacket>
 800b738:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800b73a:	693b      	ldr	r3, [r7, #16]
 800b73c:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800b73e:	4b17      	ldr	r3, [pc, #92]	@ (800b79c <SEGGER_SYSVIEW_OnTaskStartReady+0x80>)
 800b740:	691b      	ldr	r3, [r3, #16]
 800b742:	687a      	ldr	r2, [r7, #4]
 800b744:	1ad3      	subs	r3, r2, r3
 800b746:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 800b748:	68fb      	ldr	r3, [r7, #12]
 800b74a:	61fb      	str	r3, [r7, #28]
 800b74c:	687b      	ldr	r3, [r7, #4]
 800b74e:	61bb      	str	r3, [r7, #24]
 800b750:	e00b      	b.n	800b76a <SEGGER_SYSVIEW_OnTaskStartReady+0x4e>
 800b752:	69bb      	ldr	r3, [r7, #24]
 800b754:	b2da      	uxtb	r2, r3
 800b756:	69fb      	ldr	r3, [r7, #28]
 800b758:	1c59      	adds	r1, r3, #1
 800b75a:	61f9      	str	r1, [r7, #28]
 800b75c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800b760:	b2d2      	uxtb	r2, r2
 800b762:	701a      	strb	r2, [r3, #0]
 800b764:	69bb      	ldr	r3, [r7, #24]
 800b766:	09db      	lsrs	r3, r3, #7
 800b768:	61bb      	str	r3, [r7, #24]
 800b76a:	69bb      	ldr	r3, [r7, #24]
 800b76c:	2b7f      	cmp	r3, #127	@ 0x7f
 800b76e:	d8f0      	bhi.n	800b752 <SEGGER_SYSVIEW_OnTaskStartReady+0x36>
 800b770:	69fb      	ldr	r3, [r7, #28]
 800b772:	1c5a      	adds	r2, r3, #1
 800b774:	61fa      	str	r2, [r7, #28]
 800b776:	69ba      	ldr	r2, [r7, #24]
 800b778:	b2d2      	uxtb	r2, r2
 800b77a:	701a      	strb	r2, [r3, #0]
 800b77c:	69fb      	ldr	r3, [r7, #28]
 800b77e:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_READY);
 800b780:	2206      	movs	r2, #6
 800b782:	68f9      	ldr	r1, [r7, #12]
 800b784:	6938      	ldr	r0, [r7, #16]
 800b786:	f7fe fc5d 	bl	800a044 <_SendPacket>
  RECORD_END();
 800b78a:	697b      	ldr	r3, [r7, #20]
 800b78c:	f383 8811 	msr	BASEPRI, r3
}
 800b790:	bf00      	nop
 800b792:	3720      	adds	r7, #32
 800b794:	46bd      	mov	sp, r7
 800b796:	bd80      	pop	{r7, pc}
 800b798:	20005ec8 	.word	0x20005ec8
 800b79c:	20005e98 	.word	0x20005e98

0800b7a0 <SEGGER_SYSVIEW_OnTaskStopReady>:
*
*  Parameters
*    TaskId - Task ID of task that completed execution.
*    Cause  - Reason for task to stop (i.e. Idle/Sleep)
*/
void SEGGER_SYSVIEW_OnTaskStopReady(U32 TaskId, unsigned int Cause) {
 800b7a0:	b580      	push	{r7, lr}
 800b7a2:	b08a      	sub	sp, #40	@ 0x28
 800b7a4:	af00      	add	r7, sp, #0
 800b7a6:	6078      	str	r0, [r7, #4]
 800b7a8:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 800b7aa:	f3ef 8311 	mrs	r3, BASEPRI
 800b7ae:	f04f 0120 	mov.w	r1, #32
 800b7b2:	f381 8811 	msr	BASEPRI, r1
 800b7b6:	617b      	str	r3, [r7, #20]
 800b7b8:	4827      	ldr	r0, [pc, #156]	@ (800b858 <SEGGER_SYSVIEW_OnTaskStopReady+0xb8>)
 800b7ba:	f7fe fb57 	bl	8009e6c <_PreparePacket>
 800b7be:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800b7c0:	693b      	ldr	r3, [r7, #16]
 800b7c2:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800b7c4:	4b25      	ldr	r3, [pc, #148]	@ (800b85c <SEGGER_SYSVIEW_OnTaskStopReady+0xbc>)
 800b7c6:	691b      	ldr	r3, [r3, #16]
 800b7c8:	687a      	ldr	r2, [r7, #4]
 800b7ca:	1ad3      	subs	r3, r2, r3
 800b7cc:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 800b7ce:	68fb      	ldr	r3, [r7, #12]
 800b7d0:	627b      	str	r3, [r7, #36]	@ 0x24
 800b7d2:	687b      	ldr	r3, [r7, #4]
 800b7d4:	623b      	str	r3, [r7, #32]
 800b7d6:	e00b      	b.n	800b7f0 <SEGGER_SYSVIEW_OnTaskStopReady+0x50>
 800b7d8:	6a3b      	ldr	r3, [r7, #32]
 800b7da:	b2da      	uxtb	r2, r3
 800b7dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b7de:	1c59      	adds	r1, r3, #1
 800b7e0:	6279      	str	r1, [r7, #36]	@ 0x24
 800b7e2:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800b7e6:	b2d2      	uxtb	r2, r2
 800b7e8:	701a      	strb	r2, [r3, #0]
 800b7ea:	6a3b      	ldr	r3, [r7, #32]
 800b7ec:	09db      	lsrs	r3, r3, #7
 800b7ee:	623b      	str	r3, [r7, #32]
 800b7f0:	6a3b      	ldr	r3, [r7, #32]
 800b7f2:	2b7f      	cmp	r3, #127	@ 0x7f
 800b7f4:	d8f0      	bhi.n	800b7d8 <SEGGER_SYSVIEW_OnTaskStopReady+0x38>
 800b7f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b7f8:	1c5a      	adds	r2, r3, #1
 800b7fa:	627a      	str	r2, [r7, #36]	@ 0x24
 800b7fc:	6a3a      	ldr	r2, [r7, #32]
 800b7fe:	b2d2      	uxtb	r2, r2
 800b800:	701a      	strb	r2, [r3, #0]
 800b802:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b804:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Cause);
 800b806:	68fb      	ldr	r3, [r7, #12]
 800b808:	61fb      	str	r3, [r7, #28]
 800b80a:	683b      	ldr	r3, [r7, #0]
 800b80c:	61bb      	str	r3, [r7, #24]
 800b80e:	e00b      	b.n	800b828 <SEGGER_SYSVIEW_OnTaskStopReady+0x88>
 800b810:	69bb      	ldr	r3, [r7, #24]
 800b812:	b2da      	uxtb	r2, r3
 800b814:	69fb      	ldr	r3, [r7, #28]
 800b816:	1c59      	adds	r1, r3, #1
 800b818:	61f9      	str	r1, [r7, #28]
 800b81a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800b81e:	b2d2      	uxtb	r2, r2
 800b820:	701a      	strb	r2, [r3, #0]
 800b822:	69bb      	ldr	r3, [r7, #24]
 800b824:	09db      	lsrs	r3, r3, #7
 800b826:	61bb      	str	r3, [r7, #24]
 800b828:	69bb      	ldr	r3, [r7, #24]
 800b82a:	2b7f      	cmp	r3, #127	@ 0x7f
 800b82c:	d8f0      	bhi.n	800b810 <SEGGER_SYSVIEW_OnTaskStopReady+0x70>
 800b82e:	69fb      	ldr	r3, [r7, #28]
 800b830:	1c5a      	adds	r2, r3, #1
 800b832:	61fa      	str	r2, [r7, #28]
 800b834:	69ba      	ldr	r2, [r7, #24]
 800b836:	b2d2      	uxtb	r2, r2
 800b838:	701a      	strb	r2, [r3, #0]
 800b83a:	69fb      	ldr	r3, [r7, #28]
 800b83c:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_STOP_READY);
 800b83e:	2207      	movs	r2, #7
 800b840:	68f9      	ldr	r1, [r7, #12]
 800b842:	6938      	ldr	r0, [r7, #16]
 800b844:	f7fe fbfe 	bl	800a044 <_SendPacket>
  RECORD_END();
 800b848:	697b      	ldr	r3, [r7, #20]
 800b84a:	f383 8811 	msr	BASEPRI, r3
}
 800b84e:	bf00      	nop
 800b850:	3728      	adds	r7, #40	@ 0x28
 800b852:	46bd      	mov	sp, r7
 800b854:	bd80      	pop	{r7, pc}
 800b856:	bf00      	nop
 800b858:	20005ec8 	.word	0x20005ec8
 800b85c:	20005e98 	.word	0x20005e98

0800b860 <SEGGER_SYSVIEW_ShrinkId>:
*     SEGGER_SYSVIEW_ID_BASE: Lowest Id reported by the application.
*       (i.e. 0x20000000 when all Ids are an address in this RAM)
*     SEGGER_SYSVIEW_ID_SHIFT: Number of bits to shift the Id to
*       save bandwidth. (i.e. 2 when Ids are 4 byte aligned)
*/
U32 SEGGER_SYSVIEW_ShrinkId(U32 Id) {
 800b860:	b480      	push	{r7}
 800b862:	b083      	sub	sp, #12
 800b864:	af00      	add	r7, sp, #0
 800b866:	6078      	str	r0, [r7, #4]
  return SHRINK_ID(Id);
 800b868:	4b04      	ldr	r3, [pc, #16]	@ (800b87c <SEGGER_SYSVIEW_ShrinkId+0x1c>)
 800b86a:	691b      	ldr	r3, [r3, #16]
 800b86c:	687a      	ldr	r2, [r7, #4]
 800b86e:	1ad3      	subs	r3, r2, r3
}
 800b870:	4618      	mov	r0, r3
 800b872:	370c      	adds	r7, #12
 800b874:	46bd      	mov	sp, r7
 800b876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b87a:	4770      	bx	lr
 800b87c:	20005e98 	.word	0x20005e98

0800b880 <SEGGER_SYSVIEW_SendModule>:
*    Sends the information of a registered module to the host.
*
*  Parameters
*    ModuleId   - Id of the requested module.
*/
void SEGGER_SYSVIEW_SendModule(U8 ModuleId) {
 800b880:	b580      	push	{r7, lr}
 800b882:	b08c      	sub	sp, #48	@ 0x30
 800b884:	af00      	add	r7, sp, #0
 800b886:	4603      	mov	r3, r0
 800b888:	71fb      	strb	r3, [r7, #7]
  SEGGER_SYSVIEW_MODULE* pModule;
  U32 n;

  if (_pFirstModule != 0) {
 800b88a:	4b40      	ldr	r3, [pc, #256]	@ (800b98c <SEGGER_SYSVIEW_SendModule+0x10c>)
 800b88c:	681b      	ldr	r3, [r3, #0]
 800b88e:	2b00      	cmp	r3, #0
 800b890:	d077      	beq.n	800b982 <SEGGER_SYSVIEW_SendModule+0x102>
    pModule = _pFirstModule;
 800b892:	4b3e      	ldr	r3, [pc, #248]	@ (800b98c <SEGGER_SYSVIEW_SendModule+0x10c>)
 800b894:	681b      	ldr	r3, [r3, #0]
 800b896:	62fb      	str	r3, [r7, #44]	@ 0x2c
    for (n = 0; n < ModuleId; n++) {
 800b898:	2300      	movs	r3, #0
 800b89a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b89c:	e008      	b.n	800b8b0 <SEGGER_SYSVIEW_SendModule+0x30>
      pModule = pModule->pNext;
 800b89e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b8a0:	691b      	ldr	r3, [r3, #16]
 800b8a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
      if (pModule == 0) {
 800b8a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b8a6:	2b00      	cmp	r3, #0
 800b8a8:	d007      	beq.n	800b8ba <SEGGER_SYSVIEW_SendModule+0x3a>
    for (n = 0; n < ModuleId; n++) {
 800b8aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b8ac:	3301      	adds	r3, #1
 800b8ae:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b8b0:	79fb      	ldrb	r3, [r7, #7]
 800b8b2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b8b4:	429a      	cmp	r2, r3
 800b8b6:	d3f2      	bcc.n	800b89e <SEGGER_SYSVIEW_SendModule+0x1e>
 800b8b8:	e000      	b.n	800b8bc <SEGGER_SYSVIEW_SendModule+0x3c>
        break;
 800b8ba:	bf00      	nop
      }
    }
    if (pModule != 0) {
 800b8bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b8be:	2b00      	cmp	r3, #0
 800b8c0:	d055      	beq.n	800b96e <SEGGER_SYSVIEW_SendModule+0xee>
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 800b8c2:	f3ef 8311 	mrs	r3, BASEPRI
 800b8c6:	f04f 0120 	mov.w	r1, #32
 800b8ca:	f381 8811 	msr	BASEPRI, r1
 800b8ce:	617b      	str	r3, [r7, #20]
 800b8d0:	482f      	ldr	r0, [pc, #188]	@ (800b990 <SEGGER_SYSVIEW_SendModule+0x110>)
 800b8d2:	f7fe facb 	bl	8009e6c <_PreparePacket>
 800b8d6:	6138      	str	r0, [r7, #16]
      //
      pPayload = pPayloadStart;
 800b8d8:	693b      	ldr	r3, [r7, #16]
 800b8da:	60fb      	str	r3, [r7, #12]
      //
      // Send module description
      // Send event offset and number of events
      //
      ENCODE_U32(pPayload, ModuleId);
 800b8dc:	68fb      	ldr	r3, [r7, #12]
 800b8de:	627b      	str	r3, [r7, #36]	@ 0x24
 800b8e0:	79fb      	ldrb	r3, [r7, #7]
 800b8e2:	623b      	str	r3, [r7, #32]
 800b8e4:	e00b      	b.n	800b8fe <SEGGER_SYSVIEW_SendModule+0x7e>
 800b8e6:	6a3b      	ldr	r3, [r7, #32]
 800b8e8:	b2da      	uxtb	r2, r3
 800b8ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b8ec:	1c59      	adds	r1, r3, #1
 800b8ee:	6279      	str	r1, [r7, #36]	@ 0x24
 800b8f0:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800b8f4:	b2d2      	uxtb	r2, r2
 800b8f6:	701a      	strb	r2, [r3, #0]
 800b8f8:	6a3b      	ldr	r3, [r7, #32]
 800b8fa:	09db      	lsrs	r3, r3, #7
 800b8fc:	623b      	str	r3, [r7, #32]
 800b8fe:	6a3b      	ldr	r3, [r7, #32]
 800b900:	2b7f      	cmp	r3, #127	@ 0x7f
 800b902:	d8f0      	bhi.n	800b8e6 <SEGGER_SYSVIEW_SendModule+0x66>
 800b904:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b906:	1c5a      	adds	r2, r3, #1
 800b908:	627a      	str	r2, [r7, #36]	@ 0x24
 800b90a:	6a3a      	ldr	r2, [r7, #32]
 800b90c:	b2d2      	uxtb	r2, r2
 800b90e:	701a      	strb	r2, [r3, #0]
 800b910:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b912:	60fb      	str	r3, [r7, #12]
      ENCODE_U32(pPayload, (pModule->EventOffset));
 800b914:	68fb      	ldr	r3, [r7, #12]
 800b916:	61fb      	str	r3, [r7, #28]
 800b918:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b91a:	689b      	ldr	r3, [r3, #8]
 800b91c:	61bb      	str	r3, [r7, #24]
 800b91e:	e00b      	b.n	800b938 <SEGGER_SYSVIEW_SendModule+0xb8>
 800b920:	69bb      	ldr	r3, [r7, #24]
 800b922:	b2da      	uxtb	r2, r3
 800b924:	69fb      	ldr	r3, [r7, #28]
 800b926:	1c59      	adds	r1, r3, #1
 800b928:	61f9      	str	r1, [r7, #28]
 800b92a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800b92e:	b2d2      	uxtb	r2, r2
 800b930:	701a      	strb	r2, [r3, #0]
 800b932:	69bb      	ldr	r3, [r7, #24]
 800b934:	09db      	lsrs	r3, r3, #7
 800b936:	61bb      	str	r3, [r7, #24]
 800b938:	69bb      	ldr	r3, [r7, #24]
 800b93a:	2b7f      	cmp	r3, #127	@ 0x7f
 800b93c:	d8f0      	bhi.n	800b920 <SEGGER_SYSVIEW_SendModule+0xa0>
 800b93e:	69fb      	ldr	r3, [r7, #28]
 800b940:	1c5a      	adds	r2, r3, #1
 800b942:	61fa      	str	r2, [r7, #28]
 800b944:	69ba      	ldr	r2, [r7, #24]
 800b946:	b2d2      	uxtb	r2, r2
 800b948:	701a      	strb	r2, [r3, #0]
 800b94a:	69fb      	ldr	r3, [r7, #28]
 800b94c:	60fb      	str	r3, [r7, #12]
      pPayload = _EncodeStr(pPayload, pModule->sModule, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800b94e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b950:	681b      	ldr	r3, [r3, #0]
 800b952:	2280      	movs	r2, #128	@ 0x80
 800b954:	4619      	mov	r1, r3
 800b956:	68f8      	ldr	r0, [r7, #12]
 800b958:	f7fe fa4f 	bl	8009dfa <_EncodeStr>
 800b95c:	60f8      	str	r0, [r7, #12]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_MODULEDESC);
 800b95e:	2216      	movs	r2, #22
 800b960:	68f9      	ldr	r1, [r7, #12]
 800b962:	6938      	ldr	r0, [r7, #16]
 800b964:	f7fe fb6e 	bl	800a044 <_SendPacket>
      RECORD_END();
 800b968:	697b      	ldr	r3, [r7, #20]
 800b96a:	f383 8811 	msr	BASEPRI, r3
    }
    if (pModule && pModule->pfSendModuleDesc) {
 800b96e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b970:	2b00      	cmp	r3, #0
 800b972:	d006      	beq.n	800b982 <SEGGER_SYSVIEW_SendModule+0x102>
 800b974:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b976:	68db      	ldr	r3, [r3, #12]
 800b978:	2b00      	cmp	r3, #0
 800b97a:	d002      	beq.n	800b982 <SEGGER_SYSVIEW_SendModule+0x102>
      pModule->pfSendModuleDesc();
 800b97c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b97e:	68db      	ldr	r3, [r3, #12]
 800b980:	4798      	blx	r3
    }
  }
}
 800b982:	bf00      	nop
 800b984:	3730      	adds	r7, #48	@ 0x30
 800b986:	46bd      	mov	sp, r7
 800b988:	bd80      	pop	{r7, pc}
 800b98a:	bf00      	nop
 800b98c:	20005ec0 	.word	0x20005ec0
 800b990:	20005ec8 	.word	0x20005ec8

0800b994 <SEGGER_SYSVIEW_SendModuleDescription>:
*
*  Function description
*    Triggers a send of the registered module descriptions.
*
*/
void SEGGER_SYSVIEW_SendModuleDescription(void) {
 800b994:	b580      	push	{r7, lr}
 800b996:	b082      	sub	sp, #8
 800b998:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_MODULE* pModule;

  if (_pFirstModule != 0) {
 800b99a:	4b0c      	ldr	r3, [pc, #48]	@ (800b9cc <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 800b99c:	681b      	ldr	r3, [r3, #0]
 800b99e:	2b00      	cmp	r3, #0
 800b9a0:	d00f      	beq.n	800b9c2 <SEGGER_SYSVIEW_SendModuleDescription+0x2e>
    pModule = _pFirstModule;
 800b9a2:	4b0a      	ldr	r3, [pc, #40]	@ (800b9cc <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 800b9a4:	681b      	ldr	r3, [r3, #0]
 800b9a6:	607b      	str	r3, [r7, #4]
    do {
      if (pModule->pfSendModuleDesc) {
 800b9a8:	687b      	ldr	r3, [r7, #4]
 800b9aa:	68db      	ldr	r3, [r3, #12]
 800b9ac:	2b00      	cmp	r3, #0
 800b9ae:	d002      	beq.n	800b9b6 <SEGGER_SYSVIEW_SendModuleDescription+0x22>
        pModule->pfSendModuleDesc();
 800b9b0:	687b      	ldr	r3, [r7, #4]
 800b9b2:	68db      	ldr	r3, [r3, #12]
 800b9b4:	4798      	blx	r3
      }
      pModule = pModule->pNext;
 800b9b6:	687b      	ldr	r3, [r7, #4]
 800b9b8:	691b      	ldr	r3, [r3, #16]
 800b9ba:	607b      	str	r3, [r7, #4]
    } while (pModule);
 800b9bc:	687b      	ldr	r3, [r7, #4]
 800b9be:	2b00      	cmp	r3, #0
 800b9c0:	d1f2      	bne.n	800b9a8 <SEGGER_SYSVIEW_SendModuleDescription+0x14>
  }
}
 800b9c2:	bf00      	nop
 800b9c4:	3708      	adds	r7, #8
 800b9c6:	46bd      	mov	sp, r7
 800b9c8:	bd80      	pop	{r7, pc}
 800b9ca:	bf00      	nop
 800b9cc:	20005ec0 	.word	0x20005ec0

0800b9d0 <SEGGER_SYSVIEW_SendNumModules>:
*       SEGGER_SYSVIEW_SendNumModules()
*
*  Function description
*    Send the number of registered modules to the host.
*/
void SEGGER_SYSVIEW_SendNumModules(void) {
 800b9d0:	b580      	push	{r7, lr}
 800b9d2:	b086      	sub	sp, #24
 800b9d4:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2*SEGGER_SYSVIEW_QUANTA_U32);
 800b9d6:	f3ef 8311 	mrs	r3, BASEPRI
 800b9da:	f04f 0120 	mov.w	r1, #32
 800b9de:	f381 8811 	msr	BASEPRI, r1
 800b9e2:	60fb      	str	r3, [r7, #12]
 800b9e4:	4817      	ldr	r0, [pc, #92]	@ (800ba44 <SEGGER_SYSVIEW_SendNumModules+0x74>)
 800b9e6:	f7fe fa41 	bl	8009e6c <_PreparePacket>
 800b9ea:	60b8      	str	r0, [r7, #8]
  pPayload = pPayloadStart;
 800b9ec:	68bb      	ldr	r3, [r7, #8]
 800b9ee:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _NumModules);
 800b9f0:	687b      	ldr	r3, [r7, #4]
 800b9f2:	617b      	str	r3, [r7, #20]
 800b9f4:	4b14      	ldr	r3, [pc, #80]	@ (800ba48 <SEGGER_SYSVIEW_SendNumModules+0x78>)
 800b9f6:	781b      	ldrb	r3, [r3, #0]
 800b9f8:	613b      	str	r3, [r7, #16]
 800b9fa:	e00b      	b.n	800ba14 <SEGGER_SYSVIEW_SendNumModules+0x44>
 800b9fc:	693b      	ldr	r3, [r7, #16]
 800b9fe:	b2da      	uxtb	r2, r3
 800ba00:	697b      	ldr	r3, [r7, #20]
 800ba02:	1c59      	adds	r1, r3, #1
 800ba04:	6179      	str	r1, [r7, #20]
 800ba06:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800ba0a:	b2d2      	uxtb	r2, r2
 800ba0c:	701a      	strb	r2, [r3, #0]
 800ba0e:	693b      	ldr	r3, [r7, #16]
 800ba10:	09db      	lsrs	r3, r3, #7
 800ba12:	613b      	str	r3, [r7, #16]
 800ba14:	693b      	ldr	r3, [r7, #16]
 800ba16:	2b7f      	cmp	r3, #127	@ 0x7f
 800ba18:	d8f0      	bhi.n	800b9fc <SEGGER_SYSVIEW_SendNumModules+0x2c>
 800ba1a:	697b      	ldr	r3, [r7, #20]
 800ba1c:	1c5a      	adds	r2, r3, #1
 800ba1e:	617a      	str	r2, [r7, #20]
 800ba20:	693a      	ldr	r2, [r7, #16]
 800ba22:	b2d2      	uxtb	r2, r2
 800ba24:	701a      	strb	r2, [r3, #0]
 800ba26:	697b      	ldr	r3, [r7, #20]
 800ba28:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_NUMMODULES);
 800ba2a:	221b      	movs	r2, #27
 800ba2c:	6879      	ldr	r1, [r7, #4]
 800ba2e:	68b8      	ldr	r0, [r7, #8]
 800ba30:	f7fe fb08 	bl	800a044 <_SendPacket>
  RECORD_END();
 800ba34:	68fb      	ldr	r3, [r7, #12]
 800ba36:	f383 8811 	msr	BASEPRI, r3
}
 800ba3a:	bf00      	nop
 800ba3c:	3718      	adds	r7, #24
 800ba3e:	46bd      	mov	sp, r7
 800ba40:	bd80      	pop	{r7, pc}
 800ba42:	bf00      	nop
 800ba44:	20005ec8 	.word	0x20005ec8
 800ba48:	20005ec4 	.word	0x20005ec4

0800ba4c <SEGGER_SYSVIEW_PrintfHost>:
*    s        - String to be formatted.
*
*  Additional information
*    All format arguments are treated as 32-bit scalar values.
*/
void SEGGER_SYSVIEW_PrintfHost(const char* s, ...) {
 800ba4c:	b40f      	push	{r0, r1, r2, r3}
 800ba4e:	b580      	push	{r7, lr}
 800ba50:	b082      	sub	sp, #8
 800ba52:	af00      	add	r7, sp, #0
    va_start(ParamList, s);
    _VPrintTarget(s, SEGGER_SYSVIEW_LOG, &ParamList);
    va_end(ParamList);
  }
#else
  va_start(ParamList, s);
 800ba54:	f107 0314 	add.w	r3, r7, #20
 800ba58:	607b      	str	r3, [r7, #4]
  _VPrintHost(s, SEGGER_SYSVIEW_LOG, &ParamList);
 800ba5a:	1d3b      	adds	r3, r7, #4
 800ba5c:	461a      	mov	r2, r3
 800ba5e:	2100      	movs	r1, #0
 800ba60:	6938      	ldr	r0, [r7, #16]
 800ba62:	f7fe fc5d 	bl	800a320 <_VPrintHost>
  va_end(ParamList);
#endif
}
 800ba66:	bf00      	nop
 800ba68:	3708      	adds	r7, #8
 800ba6a:	46bd      	mov	sp, r7
 800ba6c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800ba70:	b004      	add	sp, #16
 800ba72:	4770      	bx	lr

0800ba74 <SEGGER_SYSVIEW_ErrorfTarget>:
*    sent to the host.
*
*  Parameters
*    s        - String to be formatted.
*/
void SEGGER_SYSVIEW_ErrorfTarget(const char* s, ...) {
 800ba74:	b40f      	push	{r0, r1, r2, r3}
 800ba76:	b580      	push	{r7, lr}
 800ba78:	b082      	sub	sp, #8
 800ba7a:	af00      	add	r7, sp, #0
  va_list ParamList;

  va_start(ParamList, s);
 800ba7c:	f107 0314 	add.w	r3, r7, #20
 800ba80:	607b      	str	r3, [r7, #4]
  _VPrintTarget(s, SEGGER_SYSVIEW_ERROR, &ParamList);
 800ba82:	1d3b      	adds	r3, r7, #4
 800ba84:	461a      	mov	r2, r3
 800ba86:	2102      	movs	r1, #2
 800ba88:	6938      	ldr	r0, [r7, #16]
 800ba8a:	f7fe fea9 	bl	800a7e0 <_VPrintTarget>
  va_end(ParamList);
}
 800ba8e:	bf00      	nop
 800ba90:	3708      	adds	r7, #8
 800ba92:	46bd      	mov	sp, r7
 800ba94:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800ba98:	b004      	add	sp, #16
 800ba9a:	4770      	bx	lr

0800ba9c <SEGGER_SYSVIEW_Print>:
*    Print a string to the host.
*
*  Parameters
*    s        - String to sent.
*/
void SEGGER_SYSVIEW_Print(const char* s) {
 800ba9c:	b580      	push	{r7, lr}
 800ba9e:	b08a      	sub	sp, #40	@ 0x28
 800baa0:	af00      	add	r7, sp, #0
 800baa2:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 800baa4:	f3ef 8311 	mrs	r3, BASEPRI
 800baa8:	f04f 0120 	mov.w	r1, #32
 800baac:	f381 8811 	msr	BASEPRI, r1
 800bab0:	617b      	str	r3, [r7, #20]
 800bab2:	4827      	ldr	r0, [pc, #156]	@ (800bb50 <SEGGER_SYSVIEW_Print+0xb4>)
 800bab4:	f7fe f9da 	bl	8009e6c <_PreparePacket>
 800bab8:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800baba:	2280      	movs	r2, #128	@ 0x80
 800babc:	6879      	ldr	r1, [r7, #4]
 800babe:	6938      	ldr	r0, [r7, #16]
 800bac0:	f7fe f99b 	bl	8009dfa <_EncodeStr>
 800bac4:	60f8      	str	r0, [r7, #12]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_LOG);
 800bac6:	68fb      	ldr	r3, [r7, #12]
 800bac8:	627b      	str	r3, [r7, #36]	@ 0x24
 800baca:	2300      	movs	r3, #0
 800bacc:	623b      	str	r3, [r7, #32]
 800bace:	e00b      	b.n	800bae8 <SEGGER_SYSVIEW_Print+0x4c>
 800bad0:	6a3b      	ldr	r3, [r7, #32]
 800bad2:	b2da      	uxtb	r2, r3
 800bad4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bad6:	1c59      	adds	r1, r3, #1
 800bad8:	6279      	str	r1, [r7, #36]	@ 0x24
 800bada:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800bade:	b2d2      	uxtb	r2, r2
 800bae0:	701a      	strb	r2, [r3, #0]
 800bae2:	6a3b      	ldr	r3, [r7, #32]
 800bae4:	09db      	lsrs	r3, r3, #7
 800bae6:	623b      	str	r3, [r7, #32]
 800bae8:	6a3b      	ldr	r3, [r7, #32]
 800baea:	2b7f      	cmp	r3, #127	@ 0x7f
 800baec:	d8f0      	bhi.n	800bad0 <SEGGER_SYSVIEW_Print+0x34>
 800baee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800baf0:	1c5a      	adds	r2, r3, #1
 800baf2:	627a      	str	r2, [r7, #36]	@ 0x24
 800baf4:	6a3a      	ldr	r2, [r7, #32]
 800baf6:	b2d2      	uxtb	r2, r2
 800baf8:	701a      	strb	r2, [r3, #0]
 800bafa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bafc:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0);
 800bafe:	68fb      	ldr	r3, [r7, #12]
 800bb00:	61fb      	str	r3, [r7, #28]
 800bb02:	2300      	movs	r3, #0
 800bb04:	61bb      	str	r3, [r7, #24]
 800bb06:	e00b      	b.n	800bb20 <SEGGER_SYSVIEW_Print+0x84>
 800bb08:	69bb      	ldr	r3, [r7, #24]
 800bb0a:	b2da      	uxtb	r2, r3
 800bb0c:	69fb      	ldr	r3, [r7, #28]
 800bb0e:	1c59      	adds	r1, r3, #1
 800bb10:	61f9      	str	r1, [r7, #28]
 800bb12:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800bb16:	b2d2      	uxtb	r2, r2
 800bb18:	701a      	strb	r2, [r3, #0]
 800bb1a:	69bb      	ldr	r3, [r7, #24]
 800bb1c:	09db      	lsrs	r3, r3, #7
 800bb1e:	61bb      	str	r3, [r7, #24]
 800bb20:	69bb      	ldr	r3, [r7, #24]
 800bb22:	2b7f      	cmp	r3, #127	@ 0x7f
 800bb24:	d8f0      	bhi.n	800bb08 <SEGGER_SYSVIEW_Print+0x6c>
 800bb26:	69fb      	ldr	r3, [r7, #28]
 800bb28:	1c5a      	adds	r2, r3, #1
 800bb2a:	61fa      	str	r2, [r7, #28]
 800bb2c:	69ba      	ldr	r2, [r7, #24]
 800bb2e:	b2d2      	uxtb	r2, r2
 800bb30:	701a      	strb	r2, [r3, #0]
 800bb32:	69fb      	ldr	r3, [r7, #28]
 800bb34:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 800bb36:	221a      	movs	r2, #26
 800bb38:	68f9      	ldr	r1, [r7, #12]
 800bb3a:	6938      	ldr	r0, [r7, #16]
 800bb3c:	f7fe fa82 	bl	800a044 <_SendPacket>
  RECORD_END();
 800bb40:	697b      	ldr	r3, [r7, #20]
 800bb42:	f383 8811 	msr	BASEPRI, r3
}
 800bb46:	bf00      	nop
 800bb48:	3728      	adds	r7, #40	@ 0x28
 800bb4a:	46bd      	mov	sp, r7
 800bb4c:	bd80      	pop	{r7, pc}
 800bb4e:	bf00      	nop
 800bb50:	20005ec8 	.word	0x20005ec8

0800bb54 <SEGGER_SYSVIEW_Warn>:
*    Print a warning string to the host.
*
*  Parameters
*    s        - String to sent.
*/
void SEGGER_SYSVIEW_Warn(const char* s) {
 800bb54:	b580      	push	{r7, lr}
 800bb56:	b08a      	sub	sp, #40	@ 0x28
 800bb58:	af00      	add	r7, sp, #0
 800bb5a:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 800bb5c:	f3ef 8311 	mrs	r3, BASEPRI
 800bb60:	f04f 0120 	mov.w	r1, #32
 800bb64:	f381 8811 	msr	BASEPRI, r1
 800bb68:	617b      	str	r3, [r7, #20]
 800bb6a:	4827      	ldr	r0, [pc, #156]	@ (800bc08 <SEGGER_SYSVIEW_Warn+0xb4>)
 800bb6c:	f7fe f97e 	bl	8009e6c <_PreparePacket>
 800bb70:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800bb72:	2280      	movs	r2, #128	@ 0x80
 800bb74:	6879      	ldr	r1, [r7, #4]
 800bb76:	6938      	ldr	r0, [r7, #16]
 800bb78:	f7fe f93f 	bl	8009dfa <_EncodeStr>
 800bb7c:	60f8      	str	r0, [r7, #12]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_WARNING);
 800bb7e:	68fb      	ldr	r3, [r7, #12]
 800bb80:	627b      	str	r3, [r7, #36]	@ 0x24
 800bb82:	2301      	movs	r3, #1
 800bb84:	623b      	str	r3, [r7, #32]
 800bb86:	e00b      	b.n	800bba0 <SEGGER_SYSVIEW_Warn+0x4c>
 800bb88:	6a3b      	ldr	r3, [r7, #32]
 800bb8a:	b2da      	uxtb	r2, r3
 800bb8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb8e:	1c59      	adds	r1, r3, #1
 800bb90:	6279      	str	r1, [r7, #36]	@ 0x24
 800bb92:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800bb96:	b2d2      	uxtb	r2, r2
 800bb98:	701a      	strb	r2, [r3, #0]
 800bb9a:	6a3b      	ldr	r3, [r7, #32]
 800bb9c:	09db      	lsrs	r3, r3, #7
 800bb9e:	623b      	str	r3, [r7, #32]
 800bba0:	6a3b      	ldr	r3, [r7, #32]
 800bba2:	2b7f      	cmp	r3, #127	@ 0x7f
 800bba4:	d8f0      	bhi.n	800bb88 <SEGGER_SYSVIEW_Warn+0x34>
 800bba6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bba8:	1c5a      	adds	r2, r3, #1
 800bbaa:	627a      	str	r2, [r7, #36]	@ 0x24
 800bbac:	6a3a      	ldr	r2, [r7, #32]
 800bbae:	b2d2      	uxtb	r2, r2
 800bbb0:	701a      	strb	r2, [r3, #0]
 800bbb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bbb4:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0);
 800bbb6:	68fb      	ldr	r3, [r7, #12]
 800bbb8:	61fb      	str	r3, [r7, #28]
 800bbba:	2300      	movs	r3, #0
 800bbbc:	61bb      	str	r3, [r7, #24]
 800bbbe:	e00b      	b.n	800bbd8 <SEGGER_SYSVIEW_Warn+0x84>
 800bbc0:	69bb      	ldr	r3, [r7, #24]
 800bbc2:	b2da      	uxtb	r2, r3
 800bbc4:	69fb      	ldr	r3, [r7, #28]
 800bbc6:	1c59      	adds	r1, r3, #1
 800bbc8:	61f9      	str	r1, [r7, #28]
 800bbca:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800bbce:	b2d2      	uxtb	r2, r2
 800bbd0:	701a      	strb	r2, [r3, #0]
 800bbd2:	69bb      	ldr	r3, [r7, #24]
 800bbd4:	09db      	lsrs	r3, r3, #7
 800bbd6:	61bb      	str	r3, [r7, #24]
 800bbd8:	69bb      	ldr	r3, [r7, #24]
 800bbda:	2b7f      	cmp	r3, #127	@ 0x7f
 800bbdc:	d8f0      	bhi.n	800bbc0 <SEGGER_SYSVIEW_Warn+0x6c>
 800bbde:	69fb      	ldr	r3, [r7, #28]
 800bbe0:	1c5a      	adds	r2, r3, #1
 800bbe2:	61fa      	str	r2, [r7, #28]
 800bbe4:	69ba      	ldr	r2, [r7, #24]
 800bbe6:	b2d2      	uxtb	r2, r2
 800bbe8:	701a      	strb	r2, [r3, #0]
 800bbea:	69fb      	ldr	r3, [r7, #28]
 800bbec:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 800bbee:	221a      	movs	r2, #26
 800bbf0:	68f9      	ldr	r1, [r7, #12]
 800bbf2:	6938      	ldr	r0, [r7, #16]
 800bbf4:	f7fe fa26 	bl	800a044 <_SendPacket>
  RECORD_END();
 800bbf8:	697b      	ldr	r3, [r7, #20]
 800bbfa:	f383 8811 	msr	BASEPRI, r3
}
 800bbfe:	bf00      	nop
 800bc00:	3728      	adds	r7, #40	@ 0x28
 800bc02:	46bd      	mov	sp, r7
 800bc04:	bd80      	pop	{r7, pc}
 800bc06:	bf00      	nop
 800bc08:	20005ec8 	.word	0x20005ec8

0800bc0c <memcmp>:
 800bc0c:	b510      	push	{r4, lr}
 800bc0e:	3901      	subs	r1, #1
 800bc10:	4402      	add	r2, r0
 800bc12:	4290      	cmp	r0, r2
 800bc14:	d101      	bne.n	800bc1a <memcmp+0xe>
 800bc16:	2000      	movs	r0, #0
 800bc18:	e005      	b.n	800bc26 <memcmp+0x1a>
 800bc1a:	7803      	ldrb	r3, [r0, #0]
 800bc1c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800bc20:	42a3      	cmp	r3, r4
 800bc22:	d001      	beq.n	800bc28 <memcmp+0x1c>
 800bc24:	1b18      	subs	r0, r3, r4
 800bc26:	bd10      	pop	{r4, pc}
 800bc28:	3001      	adds	r0, #1
 800bc2a:	e7f2      	b.n	800bc12 <memcmp+0x6>

0800bc2c <memset>:
 800bc2c:	4402      	add	r2, r0
 800bc2e:	4603      	mov	r3, r0
 800bc30:	4293      	cmp	r3, r2
 800bc32:	d100      	bne.n	800bc36 <memset+0xa>
 800bc34:	4770      	bx	lr
 800bc36:	f803 1b01 	strb.w	r1, [r3], #1
 800bc3a:	e7f9      	b.n	800bc30 <memset+0x4>

0800bc3c <_reclaim_reent>:
 800bc3c:	4b2d      	ldr	r3, [pc, #180]	@ (800bcf4 <_reclaim_reent+0xb8>)
 800bc3e:	681b      	ldr	r3, [r3, #0]
 800bc40:	4283      	cmp	r3, r0
 800bc42:	b570      	push	{r4, r5, r6, lr}
 800bc44:	4604      	mov	r4, r0
 800bc46:	d053      	beq.n	800bcf0 <_reclaim_reent+0xb4>
 800bc48:	69c3      	ldr	r3, [r0, #28]
 800bc4a:	b31b      	cbz	r3, 800bc94 <_reclaim_reent+0x58>
 800bc4c:	68db      	ldr	r3, [r3, #12]
 800bc4e:	b163      	cbz	r3, 800bc6a <_reclaim_reent+0x2e>
 800bc50:	2500      	movs	r5, #0
 800bc52:	69e3      	ldr	r3, [r4, #28]
 800bc54:	68db      	ldr	r3, [r3, #12]
 800bc56:	5959      	ldr	r1, [r3, r5]
 800bc58:	b9b1      	cbnz	r1, 800bc88 <_reclaim_reent+0x4c>
 800bc5a:	3504      	adds	r5, #4
 800bc5c:	2d80      	cmp	r5, #128	@ 0x80
 800bc5e:	d1f8      	bne.n	800bc52 <_reclaim_reent+0x16>
 800bc60:	69e3      	ldr	r3, [r4, #28]
 800bc62:	4620      	mov	r0, r4
 800bc64:	68d9      	ldr	r1, [r3, #12]
 800bc66:	f000 f87b 	bl	800bd60 <_free_r>
 800bc6a:	69e3      	ldr	r3, [r4, #28]
 800bc6c:	6819      	ldr	r1, [r3, #0]
 800bc6e:	b111      	cbz	r1, 800bc76 <_reclaim_reent+0x3a>
 800bc70:	4620      	mov	r0, r4
 800bc72:	f000 f875 	bl	800bd60 <_free_r>
 800bc76:	69e3      	ldr	r3, [r4, #28]
 800bc78:	689d      	ldr	r5, [r3, #8]
 800bc7a:	b15d      	cbz	r5, 800bc94 <_reclaim_reent+0x58>
 800bc7c:	4629      	mov	r1, r5
 800bc7e:	4620      	mov	r0, r4
 800bc80:	682d      	ldr	r5, [r5, #0]
 800bc82:	f000 f86d 	bl	800bd60 <_free_r>
 800bc86:	e7f8      	b.n	800bc7a <_reclaim_reent+0x3e>
 800bc88:	680e      	ldr	r6, [r1, #0]
 800bc8a:	4620      	mov	r0, r4
 800bc8c:	f000 f868 	bl	800bd60 <_free_r>
 800bc90:	4631      	mov	r1, r6
 800bc92:	e7e1      	b.n	800bc58 <_reclaim_reent+0x1c>
 800bc94:	6961      	ldr	r1, [r4, #20]
 800bc96:	b111      	cbz	r1, 800bc9e <_reclaim_reent+0x62>
 800bc98:	4620      	mov	r0, r4
 800bc9a:	f000 f861 	bl	800bd60 <_free_r>
 800bc9e:	69e1      	ldr	r1, [r4, #28]
 800bca0:	b111      	cbz	r1, 800bca8 <_reclaim_reent+0x6c>
 800bca2:	4620      	mov	r0, r4
 800bca4:	f000 f85c 	bl	800bd60 <_free_r>
 800bca8:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800bcaa:	b111      	cbz	r1, 800bcb2 <_reclaim_reent+0x76>
 800bcac:	4620      	mov	r0, r4
 800bcae:	f000 f857 	bl	800bd60 <_free_r>
 800bcb2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800bcb4:	b111      	cbz	r1, 800bcbc <_reclaim_reent+0x80>
 800bcb6:	4620      	mov	r0, r4
 800bcb8:	f000 f852 	bl	800bd60 <_free_r>
 800bcbc:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800bcbe:	b111      	cbz	r1, 800bcc6 <_reclaim_reent+0x8a>
 800bcc0:	4620      	mov	r0, r4
 800bcc2:	f000 f84d 	bl	800bd60 <_free_r>
 800bcc6:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800bcc8:	b111      	cbz	r1, 800bcd0 <_reclaim_reent+0x94>
 800bcca:	4620      	mov	r0, r4
 800bccc:	f000 f848 	bl	800bd60 <_free_r>
 800bcd0:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800bcd2:	b111      	cbz	r1, 800bcda <_reclaim_reent+0x9e>
 800bcd4:	4620      	mov	r0, r4
 800bcd6:	f000 f843 	bl	800bd60 <_free_r>
 800bcda:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800bcdc:	b111      	cbz	r1, 800bce4 <_reclaim_reent+0xa8>
 800bcde:	4620      	mov	r0, r4
 800bce0:	f000 f83e 	bl	800bd60 <_free_r>
 800bce4:	6a23      	ldr	r3, [r4, #32]
 800bce6:	b11b      	cbz	r3, 800bcf0 <_reclaim_reent+0xb4>
 800bce8:	4620      	mov	r0, r4
 800bcea:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800bcee:	4718      	bx	r3
 800bcf0:	bd70      	pop	{r4, r5, r6, pc}
 800bcf2:	bf00      	nop
 800bcf4:	20000038 	.word	0x20000038

0800bcf8 <__libc_init_array>:
 800bcf8:	b570      	push	{r4, r5, r6, lr}
 800bcfa:	4d0d      	ldr	r5, [pc, #52]	@ (800bd30 <__libc_init_array+0x38>)
 800bcfc:	4c0d      	ldr	r4, [pc, #52]	@ (800bd34 <__libc_init_array+0x3c>)
 800bcfe:	1b64      	subs	r4, r4, r5
 800bd00:	10a4      	asrs	r4, r4, #2
 800bd02:	2600      	movs	r6, #0
 800bd04:	42a6      	cmp	r6, r4
 800bd06:	d109      	bne.n	800bd1c <__libc_init_array+0x24>
 800bd08:	4d0b      	ldr	r5, [pc, #44]	@ (800bd38 <__libc_init_array+0x40>)
 800bd0a:	4c0c      	ldr	r4, [pc, #48]	@ (800bd3c <__libc_init_array+0x44>)
 800bd0c:	f000 f87e 	bl	800be0c <_init>
 800bd10:	1b64      	subs	r4, r4, r5
 800bd12:	10a4      	asrs	r4, r4, #2
 800bd14:	2600      	movs	r6, #0
 800bd16:	42a6      	cmp	r6, r4
 800bd18:	d105      	bne.n	800bd26 <__libc_init_array+0x2e>
 800bd1a:	bd70      	pop	{r4, r5, r6, pc}
 800bd1c:	f855 3b04 	ldr.w	r3, [r5], #4
 800bd20:	4798      	blx	r3
 800bd22:	3601      	adds	r6, #1
 800bd24:	e7ee      	b.n	800bd04 <__libc_init_array+0xc>
 800bd26:	f855 3b04 	ldr.w	r3, [r5], #4
 800bd2a:	4798      	blx	r3
 800bd2c:	3601      	adds	r6, #1
 800bd2e:	e7f2      	b.n	800bd16 <__libc_init_array+0x1e>
 800bd30:	0800c2a4 	.word	0x0800c2a4
 800bd34:	0800c2a4 	.word	0x0800c2a4
 800bd38:	0800c2a4 	.word	0x0800c2a4
 800bd3c:	0800c2a8 	.word	0x0800c2a8

0800bd40 <__retarget_lock_acquire_recursive>:
 800bd40:	4770      	bx	lr

0800bd42 <__retarget_lock_release_recursive>:
 800bd42:	4770      	bx	lr

0800bd44 <memcpy>:
 800bd44:	440a      	add	r2, r1
 800bd46:	4291      	cmp	r1, r2
 800bd48:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800bd4c:	d100      	bne.n	800bd50 <memcpy+0xc>
 800bd4e:	4770      	bx	lr
 800bd50:	b510      	push	{r4, lr}
 800bd52:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bd56:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bd5a:	4291      	cmp	r1, r2
 800bd5c:	d1f9      	bne.n	800bd52 <memcpy+0xe>
 800bd5e:	bd10      	pop	{r4, pc}

0800bd60 <_free_r>:
 800bd60:	b538      	push	{r3, r4, r5, lr}
 800bd62:	4605      	mov	r5, r0
 800bd64:	2900      	cmp	r1, #0
 800bd66:	d041      	beq.n	800bdec <_free_r+0x8c>
 800bd68:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bd6c:	1f0c      	subs	r4, r1, #4
 800bd6e:	2b00      	cmp	r3, #0
 800bd70:	bfb8      	it	lt
 800bd72:	18e4      	addlt	r4, r4, r3
 800bd74:	f000 f83e 	bl	800bdf4 <__malloc_lock>
 800bd78:	4a1d      	ldr	r2, [pc, #116]	@ (800bdf0 <_free_r+0x90>)
 800bd7a:	6813      	ldr	r3, [r2, #0]
 800bd7c:	b933      	cbnz	r3, 800bd8c <_free_r+0x2c>
 800bd7e:	6063      	str	r3, [r4, #4]
 800bd80:	6014      	str	r4, [r2, #0]
 800bd82:	4628      	mov	r0, r5
 800bd84:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bd88:	f000 b83a 	b.w	800be00 <__malloc_unlock>
 800bd8c:	42a3      	cmp	r3, r4
 800bd8e:	d908      	bls.n	800bda2 <_free_r+0x42>
 800bd90:	6820      	ldr	r0, [r4, #0]
 800bd92:	1821      	adds	r1, r4, r0
 800bd94:	428b      	cmp	r3, r1
 800bd96:	bf01      	itttt	eq
 800bd98:	6819      	ldreq	r1, [r3, #0]
 800bd9a:	685b      	ldreq	r3, [r3, #4]
 800bd9c:	1809      	addeq	r1, r1, r0
 800bd9e:	6021      	streq	r1, [r4, #0]
 800bda0:	e7ed      	b.n	800bd7e <_free_r+0x1e>
 800bda2:	461a      	mov	r2, r3
 800bda4:	685b      	ldr	r3, [r3, #4]
 800bda6:	b10b      	cbz	r3, 800bdac <_free_r+0x4c>
 800bda8:	42a3      	cmp	r3, r4
 800bdaa:	d9fa      	bls.n	800bda2 <_free_r+0x42>
 800bdac:	6811      	ldr	r1, [r2, #0]
 800bdae:	1850      	adds	r0, r2, r1
 800bdb0:	42a0      	cmp	r0, r4
 800bdb2:	d10b      	bne.n	800bdcc <_free_r+0x6c>
 800bdb4:	6820      	ldr	r0, [r4, #0]
 800bdb6:	4401      	add	r1, r0
 800bdb8:	1850      	adds	r0, r2, r1
 800bdba:	4283      	cmp	r3, r0
 800bdbc:	6011      	str	r1, [r2, #0]
 800bdbe:	d1e0      	bne.n	800bd82 <_free_r+0x22>
 800bdc0:	6818      	ldr	r0, [r3, #0]
 800bdc2:	685b      	ldr	r3, [r3, #4]
 800bdc4:	6053      	str	r3, [r2, #4]
 800bdc6:	4408      	add	r0, r1
 800bdc8:	6010      	str	r0, [r2, #0]
 800bdca:	e7da      	b.n	800bd82 <_free_r+0x22>
 800bdcc:	d902      	bls.n	800bdd4 <_free_r+0x74>
 800bdce:	230c      	movs	r3, #12
 800bdd0:	602b      	str	r3, [r5, #0]
 800bdd2:	e7d6      	b.n	800bd82 <_free_r+0x22>
 800bdd4:	6820      	ldr	r0, [r4, #0]
 800bdd6:	1821      	adds	r1, r4, r0
 800bdd8:	428b      	cmp	r3, r1
 800bdda:	bf04      	itt	eq
 800bddc:	6819      	ldreq	r1, [r3, #0]
 800bdde:	685b      	ldreq	r3, [r3, #4]
 800bde0:	6063      	str	r3, [r4, #4]
 800bde2:	bf04      	itt	eq
 800bde4:	1809      	addeq	r1, r1, r0
 800bde6:	6021      	streq	r1, [r4, #0]
 800bde8:	6054      	str	r4, [r2, #4]
 800bdea:	e7ca      	b.n	800bd82 <_free_r+0x22>
 800bdec:	bd38      	pop	{r3, r4, r5, pc}
 800bdee:	bf00      	nop
 800bdf0:	200060e8 	.word	0x200060e8

0800bdf4 <__malloc_lock>:
 800bdf4:	4801      	ldr	r0, [pc, #4]	@ (800bdfc <__malloc_lock+0x8>)
 800bdf6:	f7ff bfa3 	b.w	800bd40 <__retarget_lock_acquire_recursive>
 800bdfa:	bf00      	nop
 800bdfc:	200060e4 	.word	0x200060e4

0800be00 <__malloc_unlock>:
 800be00:	4801      	ldr	r0, [pc, #4]	@ (800be08 <__malloc_unlock+0x8>)
 800be02:	f7ff bf9e 	b.w	800bd42 <__retarget_lock_release_recursive>
 800be06:	bf00      	nop
 800be08:	200060e4 	.word	0x200060e4

0800be0c <_init>:
 800be0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800be0e:	bf00      	nop
 800be10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800be12:	bc08      	pop	{r3}
 800be14:	469e      	mov	lr, r3
 800be16:	4770      	bx	lr

0800be18 <_fini>:
 800be18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800be1a:	bf00      	nop
 800be1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800be1e:	bc08      	pop	{r3}
 800be20:	469e      	mov	lr, r3
 800be22:	4770      	bx	lr
