
ADS131M04.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009d3c  080001e0  080001e0  000011e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000058  08009f1c  08009f1c  0000af1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009f74  08009f74  0000b170  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009f74  08009f74  0000af74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009f7c  08009f7c  0000b170  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009f7c  08009f7c  0000af7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009f80  08009f80  0000af80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000170  20000000  08009f84  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001cd0  20000170  0800a0f4  0000b170  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001e40  0800a0f4  0000be40  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b170  2**0
                  CONTENTS, READONLY
 12 .debug_info   000189d2  00000000  00000000  0000b1a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004092  00000000  00000000  00023b72  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001650  00000000  00000000  00027c08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000010f1  00000000  00000000  00029258  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00026eb8  00000000  00000000  0002a349  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001c4ac  00000000  00000000  00051201  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000df059  00000000  00000000  0006d6ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0014c706  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005ee8  00000000  00000000  0014c74c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000008b  00000000  00000000  00152634  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000170 	.word	0x20000170
 80001fc:	00000000 	.word	0x00000000
 8000200:	08009f04 	.word	0x08009f04

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000174 	.word	0x20000174
 800021c:	08009f04 	.word	0x08009f04

08000220 <__aeabi_uldivmod>:
 8000220:	b953      	cbnz	r3, 8000238 <__aeabi_uldivmod+0x18>
 8000222:	b94a      	cbnz	r2, 8000238 <__aeabi_uldivmod+0x18>
 8000224:	2900      	cmp	r1, #0
 8000226:	bf08      	it	eq
 8000228:	2800      	cmpeq	r0, #0
 800022a:	bf1c      	itt	ne
 800022c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000230:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000234:	f000 b988 	b.w	8000548 <__aeabi_idiv0>
 8000238:	f1ad 0c08 	sub.w	ip, sp, #8
 800023c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000240:	f000 f806 	bl	8000250 <__udivmoddi4>
 8000244:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000248:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800024c:	b004      	add	sp, #16
 800024e:	4770      	bx	lr

08000250 <__udivmoddi4>:
 8000250:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000254:	9d08      	ldr	r5, [sp, #32]
 8000256:	468e      	mov	lr, r1
 8000258:	4604      	mov	r4, r0
 800025a:	4688      	mov	r8, r1
 800025c:	2b00      	cmp	r3, #0
 800025e:	d14a      	bne.n	80002f6 <__udivmoddi4+0xa6>
 8000260:	428a      	cmp	r2, r1
 8000262:	4617      	mov	r7, r2
 8000264:	d962      	bls.n	800032c <__udivmoddi4+0xdc>
 8000266:	fab2 f682 	clz	r6, r2
 800026a:	b14e      	cbz	r6, 8000280 <__udivmoddi4+0x30>
 800026c:	f1c6 0320 	rsb	r3, r6, #32
 8000270:	fa01 f806 	lsl.w	r8, r1, r6
 8000274:	fa20 f303 	lsr.w	r3, r0, r3
 8000278:	40b7      	lsls	r7, r6
 800027a:	ea43 0808 	orr.w	r8, r3, r8
 800027e:	40b4      	lsls	r4, r6
 8000280:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000284:	fa1f fc87 	uxth.w	ip, r7
 8000288:	fbb8 f1fe 	udiv	r1, r8, lr
 800028c:	0c23      	lsrs	r3, r4, #16
 800028e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000292:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000296:	fb01 f20c 	mul.w	r2, r1, ip
 800029a:	429a      	cmp	r2, r3
 800029c:	d909      	bls.n	80002b2 <__udivmoddi4+0x62>
 800029e:	18fb      	adds	r3, r7, r3
 80002a0:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 80002a4:	f080 80ea 	bcs.w	800047c <__udivmoddi4+0x22c>
 80002a8:	429a      	cmp	r2, r3
 80002aa:	f240 80e7 	bls.w	800047c <__udivmoddi4+0x22c>
 80002ae:	3902      	subs	r1, #2
 80002b0:	443b      	add	r3, r7
 80002b2:	1a9a      	subs	r2, r3, r2
 80002b4:	b2a3      	uxth	r3, r4
 80002b6:	fbb2 f0fe 	udiv	r0, r2, lr
 80002ba:	fb0e 2210 	mls	r2, lr, r0, r2
 80002be:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002c2:	fb00 fc0c 	mul.w	ip, r0, ip
 80002c6:	459c      	cmp	ip, r3
 80002c8:	d909      	bls.n	80002de <__udivmoddi4+0x8e>
 80002ca:	18fb      	adds	r3, r7, r3
 80002cc:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 80002d0:	f080 80d6 	bcs.w	8000480 <__udivmoddi4+0x230>
 80002d4:	459c      	cmp	ip, r3
 80002d6:	f240 80d3 	bls.w	8000480 <__udivmoddi4+0x230>
 80002da:	443b      	add	r3, r7
 80002dc:	3802      	subs	r0, #2
 80002de:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002e2:	eba3 030c 	sub.w	r3, r3, ip
 80002e6:	2100      	movs	r1, #0
 80002e8:	b11d      	cbz	r5, 80002f2 <__udivmoddi4+0xa2>
 80002ea:	40f3      	lsrs	r3, r6
 80002ec:	2200      	movs	r2, #0
 80002ee:	e9c5 3200 	strd	r3, r2, [r5]
 80002f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d905      	bls.n	8000306 <__udivmoddi4+0xb6>
 80002fa:	b10d      	cbz	r5, 8000300 <__udivmoddi4+0xb0>
 80002fc:	e9c5 0100 	strd	r0, r1, [r5]
 8000300:	2100      	movs	r1, #0
 8000302:	4608      	mov	r0, r1
 8000304:	e7f5      	b.n	80002f2 <__udivmoddi4+0xa2>
 8000306:	fab3 f183 	clz	r1, r3
 800030a:	2900      	cmp	r1, #0
 800030c:	d146      	bne.n	800039c <__udivmoddi4+0x14c>
 800030e:	4573      	cmp	r3, lr
 8000310:	d302      	bcc.n	8000318 <__udivmoddi4+0xc8>
 8000312:	4282      	cmp	r2, r0
 8000314:	f200 8105 	bhi.w	8000522 <__udivmoddi4+0x2d2>
 8000318:	1a84      	subs	r4, r0, r2
 800031a:	eb6e 0203 	sbc.w	r2, lr, r3
 800031e:	2001      	movs	r0, #1
 8000320:	4690      	mov	r8, r2
 8000322:	2d00      	cmp	r5, #0
 8000324:	d0e5      	beq.n	80002f2 <__udivmoddi4+0xa2>
 8000326:	e9c5 4800 	strd	r4, r8, [r5]
 800032a:	e7e2      	b.n	80002f2 <__udivmoddi4+0xa2>
 800032c:	2a00      	cmp	r2, #0
 800032e:	f000 8090 	beq.w	8000452 <__udivmoddi4+0x202>
 8000332:	fab2 f682 	clz	r6, r2
 8000336:	2e00      	cmp	r6, #0
 8000338:	f040 80a4 	bne.w	8000484 <__udivmoddi4+0x234>
 800033c:	1a8a      	subs	r2, r1, r2
 800033e:	0c03      	lsrs	r3, r0, #16
 8000340:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000344:	b280      	uxth	r0, r0
 8000346:	b2bc      	uxth	r4, r7
 8000348:	2101      	movs	r1, #1
 800034a:	fbb2 fcfe 	udiv	ip, r2, lr
 800034e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000352:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000356:	fb04 f20c 	mul.w	r2, r4, ip
 800035a:	429a      	cmp	r2, r3
 800035c:	d907      	bls.n	800036e <__udivmoddi4+0x11e>
 800035e:	18fb      	adds	r3, r7, r3
 8000360:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000364:	d202      	bcs.n	800036c <__udivmoddi4+0x11c>
 8000366:	429a      	cmp	r2, r3
 8000368:	f200 80e0 	bhi.w	800052c <__udivmoddi4+0x2dc>
 800036c:	46c4      	mov	ip, r8
 800036e:	1a9b      	subs	r3, r3, r2
 8000370:	fbb3 f2fe 	udiv	r2, r3, lr
 8000374:	fb0e 3312 	mls	r3, lr, r2, r3
 8000378:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800037c:	fb02 f404 	mul.w	r4, r2, r4
 8000380:	429c      	cmp	r4, r3
 8000382:	d907      	bls.n	8000394 <__udivmoddi4+0x144>
 8000384:	18fb      	adds	r3, r7, r3
 8000386:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800038a:	d202      	bcs.n	8000392 <__udivmoddi4+0x142>
 800038c:	429c      	cmp	r4, r3
 800038e:	f200 80ca 	bhi.w	8000526 <__udivmoddi4+0x2d6>
 8000392:	4602      	mov	r2, r0
 8000394:	1b1b      	subs	r3, r3, r4
 8000396:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800039a:	e7a5      	b.n	80002e8 <__udivmoddi4+0x98>
 800039c:	f1c1 0620 	rsb	r6, r1, #32
 80003a0:	408b      	lsls	r3, r1
 80003a2:	fa22 f706 	lsr.w	r7, r2, r6
 80003a6:	431f      	orrs	r7, r3
 80003a8:	fa0e f401 	lsl.w	r4, lr, r1
 80003ac:	fa20 f306 	lsr.w	r3, r0, r6
 80003b0:	fa2e fe06 	lsr.w	lr, lr, r6
 80003b4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003b8:	4323      	orrs	r3, r4
 80003ba:	fa00 f801 	lsl.w	r8, r0, r1
 80003be:	fa1f fc87 	uxth.w	ip, r7
 80003c2:	fbbe f0f9 	udiv	r0, lr, r9
 80003c6:	0c1c      	lsrs	r4, r3, #16
 80003c8:	fb09 ee10 	mls	lr, r9, r0, lr
 80003cc:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003d0:	fb00 fe0c 	mul.w	lr, r0, ip
 80003d4:	45a6      	cmp	lr, r4
 80003d6:	fa02 f201 	lsl.w	r2, r2, r1
 80003da:	d909      	bls.n	80003f0 <__udivmoddi4+0x1a0>
 80003dc:	193c      	adds	r4, r7, r4
 80003de:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 80003e2:	f080 809c 	bcs.w	800051e <__udivmoddi4+0x2ce>
 80003e6:	45a6      	cmp	lr, r4
 80003e8:	f240 8099 	bls.w	800051e <__udivmoddi4+0x2ce>
 80003ec:	3802      	subs	r0, #2
 80003ee:	443c      	add	r4, r7
 80003f0:	eba4 040e 	sub.w	r4, r4, lr
 80003f4:	fa1f fe83 	uxth.w	lr, r3
 80003f8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003fc:	fb09 4413 	mls	r4, r9, r3, r4
 8000400:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000404:	fb03 fc0c 	mul.w	ip, r3, ip
 8000408:	45a4      	cmp	ip, r4
 800040a:	d908      	bls.n	800041e <__udivmoddi4+0x1ce>
 800040c:	193c      	adds	r4, r7, r4
 800040e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000412:	f080 8082 	bcs.w	800051a <__udivmoddi4+0x2ca>
 8000416:	45a4      	cmp	ip, r4
 8000418:	d97f      	bls.n	800051a <__udivmoddi4+0x2ca>
 800041a:	3b02      	subs	r3, #2
 800041c:	443c      	add	r4, r7
 800041e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000422:	eba4 040c 	sub.w	r4, r4, ip
 8000426:	fba0 ec02 	umull	lr, ip, r0, r2
 800042a:	4564      	cmp	r4, ip
 800042c:	4673      	mov	r3, lr
 800042e:	46e1      	mov	r9, ip
 8000430:	d362      	bcc.n	80004f8 <__udivmoddi4+0x2a8>
 8000432:	d05f      	beq.n	80004f4 <__udivmoddi4+0x2a4>
 8000434:	b15d      	cbz	r5, 800044e <__udivmoddi4+0x1fe>
 8000436:	ebb8 0203 	subs.w	r2, r8, r3
 800043a:	eb64 0409 	sbc.w	r4, r4, r9
 800043e:	fa04 f606 	lsl.w	r6, r4, r6
 8000442:	fa22 f301 	lsr.w	r3, r2, r1
 8000446:	431e      	orrs	r6, r3
 8000448:	40cc      	lsrs	r4, r1
 800044a:	e9c5 6400 	strd	r6, r4, [r5]
 800044e:	2100      	movs	r1, #0
 8000450:	e74f      	b.n	80002f2 <__udivmoddi4+0xa2>
 8000452:	fbb1 fcf2 	udiv	ip, r1, r2
 8000456:	0c01      	lsrs	r1, r0, #16
 8000458:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800045c:	b280      	uxth	r0, r0
 800045e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000462:	463b      	mov	r3, r7
 8000464:	4638      	mov	r0, r7
 8000466:	463c      	mov	r4, r7
 8000468:	46b8      	mov	r8, r7
 800046a:	46be      	mov	lr, r7
 800046c:	2620      	movs	r6, #32
 800046e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000472:	eba2 0208 	sub.w	r2, r2, r8
 8000476:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800047a:	e766      	b.n	800034a <__udivmoddi4+0xfa>
 800047c:	4601      	mov	r1, r0
 800047e:	e718      	b.n	80002b2 <__udivmoddi4+0x62>
 8000480:	4610      	mov	r0, r2
 8000482:	e72c      	b.n	80002de <__udivmoddi4+0x8e>
 8000484:	f1c6 0220 	rsb	r2, r6, #32
 8000488:	fa2e f302 	lsr.w	r3, lr, r2
 800048c:	40b7      	lsls	r7, r6
 800048e:	40b1      	lsls	r1, r6
 8000490:	fa20 f202 	lsr.w	r2, r0, r2
 8000494:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000498:	430a      	orrs	r2, r1
 800049a:	fbb3 f8fe 	udiv	r8, r3, lr
 800049e:	b2bc      	uxth	r4, r7
 80004a0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004a4:	0c11      	lsrs	r1, r2, #16
 80004a6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004aa:	fb08 f904 	mul.w	r9, r8, r4
 80004ae:	40b0      	lsls	r0, r6
 80004b0:	4589      	cmp	r9, r1
 80004b2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004b6:	b280      	uxth	r0, r0
 80004b8:	d93e      	bls.n	8000538 <__udivmoddi4+0x2e8>
 80004ba:	1879      	adds	r1, r7, r1
 80004bc:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 80004c0:	d201      	bcs.n	80004c6 <__udivmoddi4+0x276>
 80004c2:	4589      	cmp	r9, r1
 80004c4:	d81f      	bhi.n	8000506 <__udivmoddi4+0x2b6>
 80004c6:	eba1 0109 	sub.w	r1, r1, r9
 80004ca:	fbb1 f9fe 	udiv	r9, r1, lr
 80004ce:	fb09 f804 	mul.w	r8, r9, r4
 80004d2:	fb0e 1119 	mls	r1, lr, r9, r1
 80004d6:	b292      	uxth	r2, r2
 80004d8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004dc:	4542      	cmp	r2, r8
 80004de:	d229      	bcs.n	8000534 <__udivmoddi4+0x2e4>
 80004e0:	18ba      	adds	r2, r7, r2
 80004e2:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 80004e6:	d2c4      	bcs.n	8000472 <__udivmoddi4+0x222>
 80004e8:	4542      	cmp	r2, r8
 80004ea:	d2c2      	bcs.n	8000472 <__udivmoddi4+0x222>
 80004ec:	f1a9 0102 	sub.w	r1, r9, #2
 80004f0:	443a      	add	r2, r7
 80004f2:	e7be      	b.n	8000472 <__udivmoddi4+0x222>
 80004f4:	45f0      	cmp	r8, lr
 80004f6:	d29d      	bcs.n	8000434 <__udivmoddi4+0x1e4>
 80004f8:	ebbe 0302 	subs.w	r3, lr, r2
 80004fc:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000500:	3801      	subs	r0, #1
 8000502:	46e1      	mov	r9, ip
 8000504:	e796      	b.n	8000434 <__udivmoddi4+0x1e4>
 8000506:	eba7 0909 	sub.w	r9, r7, r9
 800050a:	4449      	add	r1, r9
 800050c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000510:	fbb1 f9fe 	udiv	r9, r1, lr
 8000514:	fb09 f804 	mul.w	r8, r9, r4
 8000518:	e7db      	b.n	80004d2 <__udivmoddi4+0x282>
 800051a:	4673      	mov	r3, lr
 800051c:	e77f      	b.n	800041e <__udivmoddi4+0x1ce>
 800051e:	4650      	mov	r0, sl
 8000520:	e766      	b.n	80003f0 <__udivmoddi4+0x1a0>
 8000522:	4608      	mov	r0, r1
 8000524:	e6fd      	b.n	8000322 <__udivmoddi4+0xd2>
 8000526:	443b      	add	r3, r7
 8000528:	3a02      	subs	r2, #2
 800052a:	e733      	b.n	8000394 <__udivmoddi4+0x144>
 800052c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000530:	443b      	add	r3, r7
 8000532:	e71c      	b.n	800036e <__udivmoddi4+0x11e>
 8000534:	4649      	mov	r1, r9
 8000536:	e79c      	b.n	8000472 <__udivmoddi4+0x222>
 8000538:	eba1 0109 	sub.w	r1, r1, r9
 800053c:	46c4      	mov	ip, r8
 800053e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000542:	fb09 f804 	mul.w	r8, r9, r4
 8000546:	e7c4      	b.n	80004d2 <__udivmoddi4+0x282>

08000548 <__aeabi_idiv0>:
 8000548:	4770      	bx	lr
 800054a:	bf00      	nop

0800054c <delay_us>:
  return ((int32_t) (((int32_t) dataBytes[0] << 24) | ((int32_t) dataBytes[1] << 16) | ((int32_t) dataBytes[2] << 8))) >> 8;
  #endif
}
*/

static void delay_us(uint32_t us) {
 800054c:	b580      	push	{r7, lr}
 800054e:	b086      	sub	sp, #24
 8000550:	af00      	add	r7, sp, #0
 8000552:	6078      	str	r0, [r7, #4]
  uint32_t startTicks = SysTick->VAL;
 8000554:	4b1e      	ldr	r3, [pc, #120]	@ (80005d0 <delay_us+0x84>)
 8000556:	689b      	ldr	r3, [r3, #8]
 8000558:	617b      	str	r3, [r7, #20]
  uint32_t tick = HAL_GetTick();
 800055a:	f000 ffad 	bl	80014b8 <HAL_GetTick>
 800055e:	6138      	str	r0, [r7, #16]
  uint32_t delayTicks = us * (SystemCoreClock / 1000000);
 8000560:	4b1c      	ldr	r3, [pc, #112]	@ (80005d4 <delay_us+0x88>)
 8000562:	681b      	ldr	r3, [r3, #0]
 8000564:	4a1c      	ldr	r2, [pc, #112]	@ (80005d8 <delay_us+0x8c>)
 8000566:	fba2 2303 	umull	r2, r3, r2, r3
 800056a:	0c9a      	lsrs	r2, r3, #18
 800056c:	687b      	ldr	r3, [r7, #4]
 800056e:	fb02 f303 	mul.w	r3, r2, r3
 8000572:	60fb      	str	r3, [r7, #12]
  if(startTicks < delayTicks) {
 8000574:	697a      	ldr	r2, [r7, #20]
 8000576:	68fb      	ldr	r3, [r7, #12]
 8000578:	429a      	cmp	r2, r3
 800057a:	d216      	bcs.n	80005aa <delay_us+0x5e>
    while(HAL_GetTick() == tick);
 800057c:	bf00      	nop
 800057e:	f000 ff9b 	bl	80014b8 <HAL_GetTick>
 8000582:	4602      	mov	r2, r0
 8000584:	693b      	ldr	r3, [r7, #16]
 8000586:	4293      	cmp	r3, r2
 8000588:	d0f9      	beq.n	800057e <delay_us+0x32>
    while((SystemCoreClock / 1000) + startTicks - delayTicks < SysTick->VAL);
 800058a:	bf00      	nop
 800058c:	4b11      	ldr	r3, [pc, #68]	@ (80005d4 <delay_us+0x88>)
 800058e:	681b      	ldr	r3, [r3, #0]
 8000590:	4a12      	ldr	r2, [pc, #72]	@ (80005dc <delay_us+0x90>)
 8000592:	fba2 2303 	umull	r2, r3, r2, r3
 8000596:	099a      	lsrs	r2, r3, #6
 8000598:	697b      	ldr	r3, [r7, #20]
 800059a:	441a      	add	r2, r3
 800059c:	68fb      	ldr	r3, [r7, #12]
 800059e:	1ad2      	subs	r2, r2, r3
 80005a0:	4b0b      	ldr	r3, [pc, #44]	@ (80005d0 <delay_us+0x84>)
 80005a2:	689b      	ldr	r3, [r3, #8]
 80005a4:	429a      	cmp	r2, r3
 80005a6:	d3f1      	bcc.n	800058c <delay_us+0x40>
  } else {
    while (HAL_GetTick() == tick && startTicks - delayTicks < SysTick->VAL);
  }
}
 80005a8:	e00d      	b.n	80005c6 <delay_us+0x7a>
    while (HAL_GetTick() == tick && startTicks - delayTicks < SysTick->VAL);
 80005aa:	bf00      	nop
 80005ac:	f000 ff84 	bl	80014b8 <HAL_GetTick>
 80005b0:	4602      	mov	r2, r0
 80005b2:	693b      	ldr	r3, [r7, #16]
 80005b4:	4293      	cmp	r3, r2
 80005b6:	d106      	bne.n	80005c6 <delay_us+0x7a>
 80005b8:	697a      	ldr	r2, [r7, #20]
 80005ba:	68fb      	ldr	r3, [r7, #12]
 80005bc:	1ad2      	subs	r2, r2, r3
 80005be:	4b04      	ldr	r3, [pc, #16]	@ (80005d0 <delay_us+0x84>)
 80005c0:	689b      	ldr	r3, [r3, #8]
 80005c2:	429a      	cmp	r2, r3
 80005c4:	d3f2      	bcc.n	80005ac <delay_us+0x60>
}
 80005c6:	bf00      	nop
 80005c8:	3718      	adds	r7, #24
 80005ca:	46bd      	mov	sp, r7
 80005cc:	bd80      	pop	{r7, pc}
 80005ce:	bf00      	nop
 80005d0:	e000e010 	.word	0xe000e010
 80005d4:	20000000 	.word	0x20000000
 80005d8:	431bde83 	.word	0x431bde83
 80005dc:	10624dd3 	.word	0x10624dd3

080005e0 <ADS_RST_LOW>:

void ADS_RST_LOW(void) {
 80005e0:	b580      	push	{r7, lr}
 80005e2:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(GPIOB, ADS_SYNC_RST_Pin, GPIO_PIN_RESET);
 80005e4:	2200      	movs	r2, #0
 80005e6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80005ea:	4802      	ldr	r0, [pc, #8]	@ (80005f4 <ADS_RST_LOW+0x14>)
 80005ec:	f001 fa5a 	bl	8001aa4 <HAL_GPIO_WritePin>
}
 80005f0:	bf00      	nop
 80005f2:	bd80      	pop	{r7, pc}
 80005f4:	40020400 	.word	0x40020400

080005f8 <ADS_RST_HIGH>:

void ADS_RST_HIGH(void) {
 80005f8:	b580      	push	{r7, lr}
 80005fa:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(GPIOB, ADS_SYNC_RST_Pin, GPIO_PIN_SET);
 80005fc:	2201      	movs	r2, #1
 80005fe:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000602:	4802      	ldr	r0, [pc, #8]	@ (800060c <ADS_RST_HIGH+0x14>)
 8000604:	f001 fa4e 	bl	8001aa4 <HAL_GPIO_WritePin>
}
 8000608:	bf00      	nop
 800060a:	bd80      	pop	{r7, pc}
 800060c:	40020400 	.word	0x40020400

08000610 <ADS_CS_LOW>:

void ADS_CS_LOW(void) {
 8000610:	b580      	push	{r7, lr}
 8000612:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(GPIOC, ADS_CS_Pin, GPIO_PIN_RESET);
 8000614:	2200      	movs	r2, #0
 8000616:	2101      	movs	r1, #1
 8000618:	4802      	ldr	r0, [pc, #8]	@ (8000624 <ADS_CS_LOW+0x14>)
 800061a:	f001 fa43 	bl	8001aa4 <HAL_GPIO_WritePin>
}
 800061e:	bf00      	nop
 8000620:	bd80      	pop	{r7, pc}
 8000622:	bf00      	nop
 8000624:	40020800 	.word	0x40020800

08000628 <ADS_CS_HIGH>:

void ADS_CS_HIGH(void) {
 8000628:	b580      	push	{r7, lr}
 800062a:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(GPIOC, ADS_CS_Pin, GPIO_PIN_SET);
 800062c:	2201      	movs	r2, #1
 800062e:	2101      	movs	r1, #1
 8000630:	4802      	ldr	r0, [pc, #8]	@ (800063c <ADS_CS_HIGH+0x14>)
 8000632:	f001 fa37 	bl	8001aa4 <HAL_GPIO_WritePin>
}
 8000636:	bf00      	nop
 8000638:	bd80      	pop	{r7, pc}
 800063a:	bf00      	nop
 800063c:	40020800 	.word	0x40020800

08000640 <ADS_READ_DRDY>:

GPIO_PinState ADS_READ_DRDY(void) {
 8000640:	b580      	push	{r7, lr}
 8000642:	af00      	add	r7, sp, #0
  return HAL_GPIO_ReadPin(ADS_DRDY_GPIO_Port, ADS_DRDY_Pin);
 8000644:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000648:	4802      	ldr	r0, [pc, #8]	@ (8000654 <ADS_READ_DRDY+0x14>)
 800064a:	f001 fa13 	bl	8001a74 <HAL_GPIO_ReadPin>
 800064e:	4603      	mov	r3, r0
}
 8000650:	4618      	mov	r0, r3
 8000652:	bd80      	pop	{r7, pc}
 8000654:	40020400 	.word	0x40020400

08000658 <spiTransmitReceiveBytes>:

  return rx;
}
*/

static void spiTransmitReceiveBytes(const uint8_t txBytes[], uint8_t rxBytes[], uint8_t byteCount) {
 8000658:	b580      	push	{r7, lr}
 800065a:	b086      	sub	sp, #24
 800065c:	af02      	add	r7, sp, #8
 800065e:	60f8      	str	r0, [r7, #12]
 8000660:	60b9      	str	r1, [r7, #8]
 8000662:	4613      	mov	r3, r2
 8000664:	71fb      	strb	r3, [r7, #7]
  HAL_SPI_TransmitReceive(&ADS131M04_SPI_HANDLE, txBytes, rxBytes, byteCount, 0xFFFF);
 8000666:	79fb      	ldrb	r3, [r7, #7]
 8000668:	b29b      	uxth	r3, r3
 800066a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800066e:	9200      	str	r2, [sp, #0]
 8000670:	68ba      	ldr	r2, [r7, #8]
 8000672:	68f9      	ldr	r1, [r7, #12]
 8000674:	4803      	ldr	r0, [pc, #12]	@ (8000684 <spiTransmitReceiveBytes+0x2c>)
 8000676:	f003 fde2 	bl	800423e <HAL_SPI_TransmitReceive>
}
 800067a:	bf00      	nop
 800067c:	3710      	adds	r7, #16
 800067e:	46bd      	mov	sp, r7
 8000680:	bd80      	pop	{r7, pc}
 8000682:	bf00      	nop
 8000684:	20000258 	.word	0x20000258

08000688 <ADS131M04_Transmitdummyword>:

void ADS131M04_Transmitdummyword(uint8_t *rxBytes) {
 8000688:	b580      	push	{r7, lr}
 800068a:	b084      	sub	sp, #16
 800068c:	af00      	add	r7, sp, #0
 800068e:	6078      	str	r0, [r7, #4]
  uint8_t txBytes[ADS131M04_WORD_LENGTH] = {0};
 8000690:	f107 030c 	add.w	r3, r7, #12
 8000694:	2100      	movs	r1, #0
 8000696:	460a      	mov	r2, r1
 8000698:	801a      	strh	r2, [r3, #0]
 800069a:	460a      	mov	r2, r1
 800069c:	709a      	strb	r2, [r3, #2]

  memset(rxBytes, 0, ADS131M04_WORD_LENGTH*sizeof(uint8_t));
 800069e:	2203      	movs	r2, #3
 80006a0:	2100      	movs	r1, #0
 80006a2:	6878      	ldr	r0, [r7, #4]
 80006a4:	f009 fba0 	bl	8009de8 <memset>

  spiTransmitReceiveBytes(txBytes, rxBytes, ADS131M04_WORD_LENGTH);
 80006a8:	f107 030c 	add.w	r3, r7, #12
 80006ac:	2203      	movs	r2, #3
 80006ae:	6879      	ldr	r1, [r7, #4]
 80006b0:	4618      	mov	r0, r3
 80006b2:	f7ff ffd1 	bl	8000658 <spiTransmitReceiveBytes>
}
 80006b6:	bf00      	nop
 80006b8:	3710      	adds	r7, #16
 80006ba:	46bd      	mov	sp, r7
 80006bc:	bd80      	pop	{r7, pc}

080006be <ADS131M04_Transmitword>:

void ADS131M04_Transmitword(uint16_t word, uint8_t *rxBytes) {
 80006be:	b580      	push	{r7, lr}
 80006c0:	b084      	sub	sp, #16
 80006c2:	af00      	add	r7, sp, #0
 80006c4:	4603      	mov	r3, r0
 80006c6:	6039      	str	r1, [r7, #0]
 80006c8:	80fb      	strh	r3, [r7, #6]
  uint8_t txBytes[ADS131M04_WORD_LENGTH];

  memset(txBytes, 0, ADS131M04_WORD_LENGTH*sizeof(uint8_t));
 80006ca:	f107 030c 	add.w	r3, r7, #12
 80006ce:	2203      	movs	r2, #3
 80006d0:	2100      	movs	r1, #0
 80006d2:	4618      	mov	r0, r3
 80006d4:	f009 fb88 	bl	8009de8 <memset>
  memset(rxBytes, 0, ADS131M04_WORD_LENGTH*sizeof(uint8_t));
 80006d8:	2203      	movs	r2, #3
 80006da:	2100      	movs	r1, #0
 80006dc:	6838      	ldr	r0, [r7, #0]
 80006de:	f009 fb83 	bl	8009de8 <memset>

  txBytes[0] = (uint8_t)(word >> 8);
 80006e2:	88fb      	ldrh	r3, [r7, #6]
 80006e4:	0a1b      	lsrs	r3, r3, #8
 80006e6:	b29b      	uxth	r3, r3
 80006e8:	b2db      	uxtb	r3, r3
 80006ea:	733b      	strb	r3, [r7, #12]
  txBytes[1] = (uint8_t)(word & 0xFF);
 80006ec:	88fb      	ldrh	r3, [r7, #6]
 80006ee:	b2db      	uxtb	r3, r3
 80006f0:	737b      	strb	r3, [r7, #13]

  spiTransmitReceiveBytes(txBytes, rxBytes, ADS131M04_WORD_LENGTH);
 80006f2:	f107 030c 	add.w	r3, r7, #12
 80006f6:	2203      	movs	r2, #3
 80006f8:	6839      	ldr	r1, [r7, #0]
 80006fa:	4618      	mov	r0, r3
 80006fc:	f7ff ffac 	bl	8000658 <spiTransmitReceiveBytes>
}
 8000700:	bf00      	nop
 8000702:	3710      	adds	r7, #16
 8000704:	46bd      	mov	sp, r7
 8000706:	bd80      	pop	{r7, pc}

08000708 <ADS131M04_TransmitCommand>:

uint16_t ADS131M04_TransmitCommand(const uint16_t opcode) {
 8000708:	b580      	push	{r7, lr}
 800070a:	b086      	sub	sp, #24
 800070c:	af00      	add	r7, sp, #0
 800070e:	4603      	mov	r3, r0
 8000710:	80fb      	strh	r3, [r7, #6]
  uint8_t reply[ADS131M04_WORD_LENGTH]       = {0};
 8000712:	f107 0310 	add.w	r3, r7, #16
 8000716:	2100      	movs	r1, #0
 8000718:	460a      	mov	r2, r1
 800071a:	801a      	strh	r2, [r3, #0]
 800071c:	460a      	mov	r2, r1
 800071e:	709a      	strb	r2, [r3, #2]
  uint8_t dummy_reply[ADS131M04_WORD_LENGTH] = {0};
 8000720:	f107 030c 	add.w	r3, r7, #12
 8000724:	2100      	movs	r1, #0
 8000726:	460a      	mov	r2, r1
 8000728:	801a      	strh	r2, [r3, #0]
 800072a:	460a      	mov	r2, r1
 800072c:	709a      	strb	r2, [r3, #2]

  ADS131M04_Transmitword(opcode, reply);
 800072e:	f107 0210 	add.w	r2, r7, #16
 8000732:	88fb      	ldrh	r3, [r7, #6]
 8000734:	4611      	mov	r1, r2
 8000736:	4618      	mov	r0, r3
 8000738:	f7ff ffc1 	bl	80006be <ADS131M04_Transmitword>
  for (uint8_t i = 0; i < FRAME_LEN - 1; i++) {
 800073c:	2300      	movs	r3, #0
 800073e:	75fb      	strb	r3, [r7, #23]
 8000740:	e007      	b.n	8000752 <ADS131M04_TransmitCommand+0x4a>
    ADS131M04_Transmitdummyword(dummy_reply); // dummy read
 8000742:	f107 030c 	add.w	r3, r7, #12
 8000746:	4618      	mov	r0, r3
 8000748:	f7ff ff9e 	bl	8000688 <ADS131M04_Transmitdummyword>
  for (uint8_t i = 0; i < FRAME_LEN - 1; i++) {
 800074c:	7dfb      	ldrb	r3, [r7, #23]
 800074e:	3301      	adds	r3, #1
 8000750:	75fb      	strb	r3, [r7, #23]
 8000752:	7dfb      	ldrb	r3, [r7, #23]
 8000754:	2b04      	cmp	r3, #4
 8000756:	d9f4      	bls.n	8000742 <ADS131M04_TransmitCommand+0x3a>
  }

  uint16_t response = (reply[0] << 8) | reply[1];
 8000758:	7c3b      	ldrb	r3, [r7, #16]
 800075a:	b21b      	sxth	r3, r3
 800075c:	021b      	lsls	r3, r3, #8
 800075e:	b21a      	sxth	r2, r3
 8000760:	7c7b      	ldrb	r3, [r7, #17]
 8000762:	b21b      	sxth	r3, r3
 8000764:	4313      	orrs	r3, r2
 8000766:	b21b      	sxth	r3, r3
 8000768:	82bb      	strh	r3, [r7, #20]

  return response;
 800076a:	8abb      	ldrh	r3, [r7, #20]
}
 800076c:	4618      	mov	r0, r3
 800076e:	3718      	adds	r7, #24
 8000770:	46bd      	mov	sp, r7
 8000772:	bd80      	pop	{r7, pc}

08000774 <ADS131M04_ReadRegister>:

uint16_t ADS131M04_ReadRegister(uint8_t addr) {
 8000774:	b580      	push	{r7, lr}
 8000776:	b084      	sub	sp, #16
 8000778:	af00      	add	r7, sp, #0
 800077a:	4603      	mov	r3, r0
 800077c:	71fb      	strb	r3, [r7, #7]
  uint16_t data;
  uint16_t opcode = ADS131M04_OPCODE_RREG | (addr << 7);
 800077e:	79fb      	ldrb	r3, [r7, #7]
 8000780:	b21b      	sxth	r3, r3
 8000782:	01db      	lsls	r3, r3, #7
 8000784:	b21a      	sxth	r2, r3
 8000786:	4b0b      	ldr	r3, [pc, #44]	@ (80007b4 <ADS131M04_ReadRegister+0x40>)
 8000788:	4313      	orrs	r3, r2
 800078a:	b21b      	sxth	r3, r3
 800078c:	81fb      	strh	r3, [r7, #14]

  ADS_CS_LOW();
 800078e:	f7ff ff3f 	bl	8000610 <ADS_CS_LOW>
  ADS131M04_TransmitCommand(opcode);
 8000792:	89fb      	ldrh	r3, [r7, #14]
 8000794:	4618      	mov	r0, r3
 8000796:	f7ff ffb7 	bl	8000708 <ADS131M04_TransmitCommand>
  // ADS_CS_HIGH();

  // delay_us(5);

  // ADS_CS_LOW();
  data = ADS131M04_TransmitCommand(ADS131M04_OPCODE_NULL);
 800079a:	2000      	movs	r0, #0
 800079c:	f7ff ffb4 	bl	8000708 <ADS131M04_TransmitCommand>
 80007a0:	4603      	mov	r3, r0
 80007a2:	81bb      	strh	r3, [r7, #12]
  ADS_CS_HIGH();
 80007a4:	f7ff ff40 	bl	8000628 <ADS_CS_HIGH>

  return data;
 80007a8:	89bb      	ldrh	r3, [r7, #12]
}
 80007aa:	4618      	mov	r0, r3
 80007ac:	3710      	adds	r7, #16
 80007ae:	46bd      	mov	sp, r7
 80007b0:	bd80      	pop	{r7, pc}
 80007b2:	bf00      	nop
 80007b4:	ffffa000 	.word	0xffffa000

080007b8 <ADS131M04_WriteRegister>:

uint16_t ADS131M04_WriteRegister(uint8_t addr, uint16_t value, bool with_reply) {
 80007b8:	b580      	push	{r7, lr}
 80007ba:	b084      	sub	sp, #16
 80007bc:	af00      	add	r7, sp, #0
 80007be:	4603      	mov	r3, r0
 80007c0:	71fb      	strb	r3, [r7, #7]
 80007c2:	460b      	mov	r3, r1
 80007c4:	80bb      	strh	r3, [r7, #4]
 80007c6:	4613      	mov	r3, r2
 80007c8:	71bb      	strb	r3, [r7, #6]
  uint16_t res;
  uint16_t cmd = 0;
 80007ca:	2300      	movs	r3, #0
 80007cc:	81fb      	strh	r3, [r7, #14]

  ADS_CS_LOW();
 80007ce:	f7ff ff1f 	bl	8000610 <ADS_CS_LOW>
  delay_us(1);
 80007d2:	2001      	movs	r0, #1
 80007d4:	f7ff feba 	bl	800054c <delay_us>

  cmd = (CMD_WRITE_REG) | (addr << 7) | 0;
 80007d8:	79fb      	ldrb	r3, [r7, #7]
 80007da:	b21b      	sxth	r3, r3
 80007dc:	01db      	lsls	r3, r3, #7
 80007de:	b21b      	sxth	r3, r3
 80007e0:	f443 43c0 	orr.w	r3, r3, #24576	@ 0x6000
 80007e4:	b21b      	sxth	r3, r3
 80007e6:	81fb      	strh	r3, [r7, #14]
  uint8_t temp_byte[ADS131M04_WORD_LENGTH] = {0};
 80007e8:	f107 0308 	add.w	r3, r7, #8
 80007ec:	2100      	movs	r1, #0
 80007ee:	460a      	mov	r2, r1
 80007f0:	801a      	strh	r2, [r3, #0]
 80007f2:	460a      	mov	r2, r1
 80007f4:	709a      	strb	r2, [r3, #2]

  ADS131M04_Transmitword(cmd, temp_byte);
 80007f6:	f107 0208 	add.w	r2, r7, #8
 80007fa:	89fb      	ldrh	r3, [r7, #14]
 80007fc:	4611      	mov	r1, r2
 80007fe:	4618      	mov	r0, r3
 8000800:	f7ff ff5d 	bl	80006be <ADS131M04_Transmitword>
  ADS131M04_Transmitword(value, temp_byte);
 8000804:	f107 0208 	add.w	r2, r7, #8
 8000808:	88bb      	ldrh	r3, [r7, #4]
 800080a:	4611      	mov	r1, r2
 800080c:	4618      	mov	r0, r3
 800080e:	f7ff ff56 	bl	80006be <ADS131M04_Transmitword>
  ADS131M04_Transmitdummyword(temp_byte);
 8000812:	f107 0308 	add.w	r3, r7, #8
 8000816:	4618      	mov	r0, r3
 8000818:	f7ff ff36 	bl	8000688 <ADS131M04_Transmitdummyword>
  ADS131M04_Transmitdummyword(temp_byte);
 800081c:	f107 0308 	add.w	r3, r7, #8
 8000820:	4618      	mov	r0, r3
 8000822:	f7ff ff31 	bl	8000688 <ADS131M04_Transmitdummyword>
  ADS131M04_Transmitdummyword(temp_byte);
 8000826:	f107 0308 	add.w	r3, r7, #8
 800082a:	4618      	mov	r0, r3
 800082c:	f7ff ff2c 	bl	8000688 <ADS131M04_Transmitdummyword>
  ADS131M04_Transmitdummyword(temp_byte);
 8000830:	f107 0308 	add.w	r3, r7, #8
 8000834:	4618      	mov	r0, r3
 8000836:	f7ff ff27 	bl	8000688 <ADS131M04_Transmitdummyword>

  ADS_CS_HIGH();
 800083a:	f7ff fef5 	bl	8000628 <ADS_CS_HIGH>
  if (with_reply) {
 800083e:	79bb      	ldrb	r3, [r7, #6]
 8000840:	2b00      	cmp	r3, #0
 8000842:	d013      	beq.n	800086c <ADS131M04_WriteRegister+0xb4>
    delay_us(100);
 8000844:	2064      	movs	r0, #100	@ 0x64
 8000846:	f7ff fe81 	bl	800054c <delay_us>
    ADS_CS_LOW();
 800084a:	f7ff fee1 	bl	8000610 <ADS_CS_LOW>
    delay_us(1);
 800084e:	2001      	movs	r0, #1
 8000850:	f7ff fe7c 	bl	800054c <delay_us>

    res = ADS131M04_TransmitCommand(CMD_NULL);
 8000854:	2000      	movs	r0, #0
 8000856:	f7ff ff57 	bl	8000708 <ADS131M04_TransmitCommand>
 800085a:	4603      	mov	r3, r0
 800085c:	81bb      	strh	r3, [r7, #12]

    delay_us(1);
 800085e:	2001      	movs	r0, #1
 8000860:	f7ff fe74 	bl	800054c <delay_us>
    ADS_CS_HIGH();
 8000864:	f7ff fee0 	bl	8000628 <ADS_CS_HIGH>

    return res;
 8000868:	89bb      	ldrh	r3, [r7, #12]
 800086a:	e000      	b.n	800086e <ADS131M04_WriteRegister+0xb6>
  } else {
    return 0;
 800086c:	2300      	movs	r3, #0
  }
}
 800086e:	4618      	mov	r0, r3
 8000870:	3710      	adds	r7, #16
 8000872:	46bd      	mov	sp, r7
 8000874:	bd80      	pop	{r7, pc}

08000876 <ADS131M04_writeRegisterMasked>:

void ADS131M04_writeRegisterMasked(uint8_t address, uint16_t value, uint16_t mask) {
 8000876:	b580      	push	{r7, lr}
 8000878:	b084      	sub	sp, #16
 800087a:	af00      	add	r7, sp, #0
 800087c:	4603      	mov	r3, r0
 800087e:	71fb      	strb	r3, [r7, #7]
 8000880:	460b      	mov	r3, r1
 8000882:	80bb      	strh	r3, [r7, #4]
 8000884:	4613      	mov	r3, r2
 8000886:	807b      	strh	r3, [r7, #2]
  uint16_t register_contents = ADS131M04_ReadRegister(address);
 8000888:	79fb      	ldrb	r3, [r7, #7]
 800088a:	4618      	mov	r0, r3
 800088c:	f7ff ff72 	bl	8000774 <ADS131M04_ReadRegister>
 8000890:	4603      	mov	r3, r0
 8000892:	81fb      	strh	r3, [r7, #14]
  register_contents = register_contents & ~mask;
 8000894:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000898:	43db      	mvns	r3, r3
 800089a:	b21a      	sxth	r2, r3
 800089c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80008a0:	4013      	ands	r3, r2
 80008a2:	b21b      	sxth	r3, r3
 80008a4:	81fb      	strh	r3, [r7, #14]
  register_contents = register_contents | value;
 80008a6:	89fa      	ldrh	r2, [r7, #14]
 80008a8:	88bb      	ldrh	r3, [r7, #4]
 80008aa:	4313      	orrs	r3, r2
 80008ac:	81fb      	strh	r3, [r7, #14]
  delay_us(10);
 80008ae:	200a      	movs	r0, #10
 80008b0:	f7ff fe4c 	bl	800054c <delay_us>
  ADS131M04_WriteRegister(address, register_contents, false);
 80008b4:	89f9      	ldrh	r1, [r7, #14]
 80008b6:	79fb      	ldrb	r3, [r7, #7]
 80008b8:	2200      	movs	r2, #0
 80008ba:	4618      	mov	r0, r3
 80008bc:	f7ff ff7c 	bl	80007b8 <ADS131M04_WriteRegister>
}
 80008c0:	bf00      	nop
 80008c2:	3710      	adds	r7, #16
 80008c4:	46bd      	mov	sp, r7
 80008c6:	bd80      	pop	{r7, pc}

080008c8 <ADS131M04_Init>:

void ADS131M04_Init(void) {
 80008c8:	b580      	push	{r7, lr}
 80008ca:	af00      	add	r7, sp, #0
  ADS_CS_HIGH();
 80008cc:	f7ff feac 	bl	8000628 <ADS_CS_HIGH>
   * However, both slots of the FIFO are full if a sample is missed or if data are
   * not read for a period of time. Either strobe the SYNC/RESET pin to re-synchronize conversions and clear the
   * FIFOs, or quickly read two data packets when data are read for the first time or after a gap in reading data.
   * This process ensures predictable DRDY pin behavior.
   */
  ADS_RST_LOW();
 80008d0:	f7ff fe86 	bl	80005e0 <ADS_RST_LOW>
  HAL_Delay(10); // Reset
 80008d4:	200a      	movs	r0, #10
 80008d6:	f000 fdfb 	bl	80014d0 <HAL_Delay>
  ADS_RST_HIGH();
 80008da:	f7ff fe8d 	bl	80005f8 <ADS_RST_HIGH>
  HAL_Delay(10); // Wait for reset to complete
 80008de:	200a      	movs	r0, #10
 80008e0:	f000 fdf6 	bl	80014d0 <HAL_Delay>

  ADS131M04_ReadRegister(REG_ID); // Reset the ID register
 80008e4:	2000      	movs	r0, #0
 80008e6:	f7ff ff45 	bl	8000774 <ADS131M04_ReadRegister>
  ADS131M04_ReadRegister(REG_STATUS); // Reset the ID register
 80008ea:	2001      	movs	r0, #1
 80008ec:	f7ff ff42 	bl	8000774 <ADS131M04_ReadRegister>

  ADS131M04_setOsr(OSR_512); // 8 kSPS
 80008f0:	2002      	movs	r0, #2
 80008f2:	f000 f817 	bl	8000924 <ADS131M04_setOsr>

  // Wait for SPI ready to make sure the ADS131M04 is ready
  while (!ADS_READ_DRDY()) {
 80008f6:	e002      	b.n	80008fe <ADS131M04_Init+0x36>
    HAL_Delay(1);
 80008f8:	2001      	movs	r0, #1
 80008fa:	f000 fde9 	bl	80014d0 <HAL_Delay>
  while (!ADS_READ_DRDY()) {
 80008fe:	f7ff fe9f 	bl	8000640 <ADS_READ_DRDY>
 8000902:	4603      	mov	r3, r0
 8000904:	2b00      	cmp	r3, #0
 8000906:	d0f7      	beq.n	80008f8 <ADS131M04_Init+0x30>
  }

  TIM3->CCR1 = 15; // Set the PWM duty cycle to 50%
 8000908:	4b04      	ldr	r3, [pc, #16]	@ (800091c <ADS131M04_Init+0x54>)
 800090a:	220f      	movs	r2, #15
 800090c:	635a      	str	r2, [r3, #52]	@ 0x34
  HAL_TIM_PWM_Start(&ADS131M04_CLKIN_TIM, TIM_CHANNEL_1);
 800090e:	2100      	movs	r1, #0
 8000910:	4803      	ldr	r0, [pc, #12]	@ (8000920 <ADS131M04_Init+0x58>)
 8000912:	f004 f8f3 	bl	8004afc <HAL_TIM_PWM_Start>
}
 8000916:	bf00      	nop
 8000918:	bd80      	pop	{r7, pc}
 800091a:	bf00      	nop
 800091c:	40000400 	.word	0x40000400
 8000920:	200002bc 	.word	0x200002bc

08000924 <ADS131M04_setOsr>:
    ADS131M04_writeRegisterMasked(REG_CLOCK, powerMode, REGMASK_CLOCK_PWR);
    return true;
  }
}

bool ADS131M04_setOsr(uint16_t osr) {
 8000924:	b580      	push	{r7, lr}
 8000926:	b082      	sub	sp, #8
 8000928:	af00      	add	r7, sp, #0
 800092a:	4603      	mov	r3, r0
 800092c:	80fb      	strh	r3, [r7, #6]
  if (osr > 7) {
 800092e:	88fb      	ldrh	r3, [r7, #6]
 8000930:	2b07      	cmp	r3, #7
 8000932:	d901      	bls.n	8000938 <ADS131M04_setOsr+0x14>
    return false;
 8000934:	2300      	movs	r3, #0
 8000936:	e008      	b.n	800094a <ADS131M04_setOsr+0x26>
  } else {
    ADS131M04_writeRegisterMasked(REG_CLOCK, osr << 2 , REGMASK_CLOCK_OSR);
 8000938:	88fb      	ldrh	r3, [r7, #6]
 800093a:	009b      	lsls	r3, r3, #2
 800093c:	b29b      	uxth	r3, r3
 800093e:	221c      	movs	r2, #28
 8000940:	4619      	mov	r1, r3
 8000942:	2003      	movs	r0, #3
 8000944:	f7ff ff97 	bl	8000876 <ADS131M04_writeRegisterMasked>
    return true;
 8000948:	2301      	movs	r3, #1
  }
}
 800094a:	4618      	mov	r0, r3
 800094c:	3708      	adds	r7, #8
 800094e:	46bd      	mov	sp, r7
 8000950:	bd80      	pop	{r7, pc}

08000952 <ADS131M04_readADC>:
  } else {
    return false;
  }
}

void ADS131M04_readADC(ADS131M04_ADCValue *adcValue) {
 8000952:	b580      	push	{r7, lr}
 8000954:	b084      	sub	sp, #16
 8000956:	af00      	add	r7, sp, #0
 8000958:	6078      	str	r0, [r7, #4]
  uint8_t dummy_reply[ADS131M04_WORD_LENGTH] = {0};
 800095a:	f107 030c 	add.w	r3, r7, #12
 800095e:	2100      	movs	r1, #0
 8000960:	460a      	mov	r2, r1
 8000962:	801a      	strh	r2, [r3, #0]
 8000964:	460a      	mov	r2, r1
 8000966:	709a      	strb	r2, [r3, #2]

  ADS_CS_LOW();
 8000968:	f7ff fe52 	bl	8000610 <ADS_CS_LOW>
  delay_us(1);
 800096c:	2001      	movs	r0, #1
 800096e:	f7ff fded 	bl	800054c <delay_us>

  ADS131M04_Transmitword(ADS_ZEROS_16, dummy_reply);
 8000972:	2200      	movs	r2, #0
 8000974:	f107 030c 	add.w	r3, r7, #12
 8000978:	4619      	mov	r1, r3
 800097a:	4610      	mov	r0, r2
 800097c:	f7ff fe9f 	bl	80006be <ADS131M04_Transmitword>
  adcValue->status = (dummy_reply[0] << 8) | dummy_reply[1]; // STATUS Word
 8000980:	7b3b      	ldrb	r3, [r7, #12]
 8000982:	b21b      	sxth	r3, r3
 8000984:	021b      	lsls	r3, r3, #8
 8000986:	b21a      	sxth	r2, r3
 8000988:	7b7b      	ldrb	r3, [r7, #13]
 800098a:	b21b      	sxth	r3, r3
 800098c:	4313      	orrs	r3, r2
 800098e:	b21b      	sxth	r3, r3
 8000990:	b29a      	uxth	r2, r3
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	801a      	strh	r2, [r3, #0]
  ADS131M04_Transmitword(ADS_ZEROS_16, dummy_reply);
 8000996:	2200      	movs	r2, #0
 8000998:	f107 030c 	add.w	r3, r7, #12
 800099c:	4619      	mov	r1, r3
 800099e:	4610      	mov	r0, r2
 80009a0:	f7ff fe8d 	bl	80006be <ADS131M04_Transmitword>
  adcValue->channel[0] = (dummy_reply[2] << 16) | (dummy_reply[3] << 8) | dummy_reply[4]; // Channel 0 Data
 80009a4:	7bbb      	ldrb	r3, [r7, #14]
 80009a6:	041a      	lsls	r2, r3, #16
 80009a8:	7bfb      	ldrb	r3, [r7, #15]
 80009aa:	021b      	lsls	r3, r3, #8
 80009ac:	4313      	orrs	r3, r2
 80009ae:	7c3a      	ldrb	r2, [r7, #16]
 80009b0:	431a      	orrs	r2, r3
 80009b2:	687b      	ldr	r3, [r7, #4]
 80009b4:	605a      	str	r2, [r3, #4]
  ADS131M04_Transmitword(ADS_ZEROS_16, dummy_reply);
 80009b6:	2200      	movs	r2, #0
 80009b8:	f107 030c 	add.w	r3, r7, #12
 80009bc:	4619      	mov	r1, r3
 80009be:	4610      	mov	r0, r2
 80009c0:	f7ff fe7d 	bl	80006be <ADS131M04_Transmitword>
  adcValue->channel[1] = (dummy_reply[2] << 16) | (dummy_reply[3] << 8) | dummy_reply[4]; // Channel 1 Data
 80009c4:	7bbb      	ldrb	r3, [r7, #14]
 80009c6:	041a      	lsls	r2, r3, #16
 80009c8:	7bfb      	ldrb	r3, [r7, #15]
 80009ca:	021b      	lsls	r3, r3, #8
 80009cc:	4313      	orrs	r3, r2
 80009ce:	7c3a      	ldrb	r2, [r7, #16]
 80009d0:	431a      	orrs	r2, r3
 80009d2:	687b      	ldr	r3, [r7, #4]
 80009d4:	609a      	str	r2, [r3, #8]
  ADS131M04_Transmitword(ADS_ZEROS_16, dummy_reply);
 80009d6:	2200      	movs	r2, #0
 80009d8:	f107 030c 	add.w	r3, r7, #12
 80009dc:	4619      	mov	r1, r3
 80009de:	4610      	mov	r0, r2
 80009e0:	f7ff fe6d 	bl	80006be <ADS131M04_Transmitword>
  adcValue->channel[2] = (dummy_reply[2] << 16) | (dummy_reply[3] << 8) | dummy_reply[4]; // Channel 2 Data
 80009e4:	7bbb      	ldrb	r3, [r7, #14]
 80009e6:	041a      	lsls	r2, r3, #16
 80009e8:	7bfb      	ldrb	r3, [r7, #15]
 80009ea:	021b      	lsls	r3, r3, #8
 80009ec:	4313      	orrs	r3, r2
 80009ee:	7c3a      	ldrb	r2, [r7, #16]
 80009f0:	431a      	orrs	r2, r3
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	60da      	str	r2, [r3, #12]
  ADS131M04_Transmitword(ADS_ZEROS_16, dummy_reply);
 80009f6:	2200      	movs	r2, #0
 80009f8:	f107 030c 	add.w	r3, r7, #12
 80009fc:	4619      	mov	r1, r3
 80009fe:	4610      	mov	r0, r2
 8000a00:	f7ff fe5d 	bl	80006be <ADS131M04_Transmitword>
  adcValue->channel[3] = (dummy_reply[2] << 16) | (dummy_reply[3] << 8) | dummy_reply[4]; // Channel 3 Data
 8000a04:	7bbb      	ldrb	r3, [r7, #14]
 8000a06:	041a      	lsls	r2, r3, #16
 8000a08:	7bfb      	ldrb	r3, [r7, #15]
 8000a0a:	021b      	lsls	r3, r3, #8
 8000a0c:	4313      	orrs	r3, r2
 8000a0e:	7c3a      	ldrb	r2, [r7, #16]
 8000a10:	431a      	orrs	r2, r3
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	611a      	str	r2, [r3, #16]
  ADS131M04_Transmitword(ADS_ZEROS_16, dummy_reply);
 8000a16:	2200      	movs	r2, #0
 8000a18:	f107 030c 	add.w	r3, r7, #12
 8000a1c:	4619      	mov	r1, r3
 8000a1e:	4610      	mov	r0, r2
 8000a20:	f7ff fe4d 	bl	80006be <ADS131M04_Transmitword>

  delay_us(1);
 8000a24:	2001      	movs	r0, #1
 8000a26:	f7ff fd91 	bl	800054c <delay_us>
  ADS_CS_HIGH();
 8000a2a:	f7ff fdfd 	bl	8000628 <ADS_CS_HIGH>
}
 8000a2e:	bf00      	nop
 8000a30:	3710      	adds	r7, #16
 8000a32:	46bd      	mov	sp, r7
 8000a34:	bd80      	pop	{r7, pc}
	...

08000a38 <HAL_GPIO_EXTI_Callback>:

  return crcWord == crcWordReceived; // Verify CRC
}
*/

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8000a38:	b480      	push	{r7}
 8000a3a:	b083      	sub	sp, #12
 8000a3c:	af00      	add	r7, sp, #0
 8000a3e:	4603      	mov	r3, r0
 8000a40:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin); // Prevent unused variable warning

  if (GPIO_Pin == ADS_DRDY_Pin) {
 8000a42:	88fb      	ldrh	r3, [r7, #6]
 8000a44:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000a48:	d102      	bne.n	8000a50 <HAL_GPIO_EXTI_Callback+0x18>
    ADS_data_ready = true;
 8000a4a:	4b04      	ldr	r3, [pc, #16]	@ (8000a5c <HAL_GPIO_EXTI_Callback+0x24>)
 8000a4c:	2201      	movs	r2, #1
 8000a4e:	701a      	strb	r2, [r3, #0]
  }
}
 8000a50:	bf00      	nop
 8000a52:	370c      	adds	r7, #12
 8000a54:	46bd      	mov	sp, r7
 8000a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a5a:	4770      	bx	lr
 8000a5c:	2000018c 	.word	0x2000018c

08000a60 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a60:	b580      	push	{r7, lr}
 8000a62:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a64:	f000 fcd7 	bl	8001416 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a68:	f000 f82c 	bl	8000ac4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a6c:	f000 f9c8 	bl	8000e00 <MX_GPIO_Init>
  MX_SPI1_Init();
 8000a70:	f000 f896 	bl	8000ba0 <MX_SPI1_Init>
  MX_SPI2_Init();
 8000a74:	f000 f8d2 	bl	8000c1c <MX_SPI2_Init>
  MX_FATFS_Init();
 8000a78:	f006 faf4 	bl	8007064 <MX_FATFS_Init>
  MX_USB_DEVICE_Init();
 8000a7c:	f008 fb92 	bl	80091a4 <MX_USB_DEVICE_Init>
  MX_SPI3_Init();
 8000a80:	f000 f90a 	bl	8000c98 <MX_SPI3_Init>
  MX_TIM3_Init();
 8000a84:	f000 f946 	bl	8000d14 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  ADS131M04_Init();
 8000a88:	f7ff ff1e 	bl	80008c8 <ADS131M04_Init>
  HAL_GPIO_WritePin(GPIOB, PIN_LED1_Pin, GPIO_PIN_SET); // Set the reset pin high to exit reset state
 8000a8c:	2201      	movs	r2, #1
 8000a8e:	2101      	movs	r1, #1
 8000a90:	4808      	ldr	r0, [pc, #32]	@ (8000ab4 <main+0x54>)
 8000a92:	f001 f807 	bl	8001aa4 <HAL_GPIO_WritePin>

  while (1) {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    if (ADS_data_ready) {
 8000a96:	4b08      	ldr	r3, [pc, #32]	@ (8000ab8 <main+0x58>)
 8000a98:	781b      	ldrb	r3, [r3, #0]
 8000a9a:	2b00      	cmp	r3, #0
 8000a9c:	d0fb      	beq.n	8000a96 <main+0x36>
      ADS_data_ready = false; // Reset the flag
 8000a9e:	4b06      	ldr	r3, [pc, #24]	@ (8000ab8 <main+0x58>)
 8000aa0:	2200      	movs	r2, #0
 8000aa2:	701a      	strb	r2, [r3, #0]
      ADS131M04_readADC(&adcValue);
 8000aa4:	4805      	ldr	r0, [pc, #20]	@ (8000abc <main+0x5c>)
 8000aa6:	f7ff ff54 	bl	8000952 <ADS131M04_readADC>
      HAL_GPIO_TogglePin(PIN_LED2_GPIO_Port, PIN_LED2_Pin); // Toggle the LED to indicate data read
 8000aaa:	2110      	movs	r1, #16
 8000aac:	4804      	ldr	r0, [pc, #16]	@ (8000ac0 <main+0x60>)
 8000aae:	f001 f812 	bl	8001ad6 <HAL_GPIO_TogglePin>
    if (ADS_data_ready) {
 8000ab2:	e7f0      	b.n	8000a96 <main+0x36>
 8000ab4:	40020400 	.word	0x40020400
 8000ab8:	2000018c 	.word	0x2000018c
 8000abc:	20000308 	.word	0x20000308
 8000ac0:	40020800 	.word	0x40020800

08000ac4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	b094      	sub	sp, #80	@ 0x50
 8000ac8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000aca:	f107 0320 	add.w	r3, r7, #32
 8000ace:	2230      	movs	r2, #48	@ 0x30
 8000ad0:	2100      	movs	r1, #0
 8000ad2:	4618      	mov	r0, r3
 8000ad4:	f009 f988 	bl	8009de8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ad8:	f107 030c 	add.w	r3, r7, #12
 8000adc:	2200      	movs	r2, #0
 8000ade:	601a      	str	r2, [r3, #0]
 8000ae0:	605a      	str	r2, [r3, #4]
 8000ae2:	609a      	str	r2, [r3, #8]
 8000ae4:	60da      	str	r2, [r3, #12]
 8000ae6:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000ae8:	f002 fab4 	bl	8003054 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000aec:	4b2a      	ldr	r3, [pc, #168]	@ (8000b98 <SystemClock_Config+0xd4>)
 8000aee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000af0:	4a29      	ldr	r2, [pc, #164]	@ (8000b98 <SystemClock_Config+0xd4>)
 8000af2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000af6:	6413      	str	r3, [r2, #64]	@ 0x40
 8000af8:	4b27      	ldr	r3, [pc, #156]	@ (8000b98 <SystemClock_Config+0xd4>)
 8000afa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000afc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000b00:	60bb      	str	r3, [r7, #8]
 8000b02:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000b04:	4b25      	ldr	r3, [pc, #148]	@ (8000b9c <SystemClock_Config+0xd8>)
 8000b06:	681b      	ldr	r3, [r3, #0]
 8000b08:	4a24      	ldr	r2, [pc, #144]	@ (8000b9c <SystemClock_Config+0xd8>)
 8000b0a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000b0e:	6013      	str	r3, [r2, #0]
 8000b10:	4b22      	ldr	r3, [pc, #136]	@ (8000b9c <SystemClock_Config+0xd8>)
 8000b12:	681b      	ldr	r3, [r3, #0]
 8000b14:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000b18:	607b      	str	r3, [r7, #4]
 8000b1a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000b1c:	2301      	movs	r3, #1
 8000b1e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000b20:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000b24:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b26:	2302      	movs	r3, #2
 8000b28:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000b2a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000b2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000b30:	2308      	movs	r3, #8
 8000b32:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 96;
 8000b34:	2360      	movs	r3, #96	@ 0x60
 8000b36:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000b38:	2302      	movs	r3, #2
 8000b3a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000b3c:	2304      	movs	r3, #4
 8000b3e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b40:	f107 0320 	add.w	r3, r7, #32
 8000b44:	4618      	mov	r0, r3
 8000b46:	f002 fae5 	bl	8003114 <HAL_RCC_OscConfig>
 8000b4a:	4603      	mov	r3, r0
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	d001      	beq.n	8000b54 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8000b50:	f000 fa3c 	bl	8000fcc <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000b54:	f002 fa8e 	bl	8003074 <HAL_PWREx_EnableOverDrive>
 8000b58:	4603      	mov	r3, r0
 8000b5a:	2b00      	cmp	r3, #0
 8000b5c:	d001      	beq.n	8000b62 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000b5e:	f000 fa35 	bl	8000fcc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b62:	230f      	movs	r3, #15
 8000b64:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b66:	2302      	movs	r3, #2
 8000b68:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000b6e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000b72:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000b74:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000b78:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000b7a:	f107 030c 	add.w	r3, r7, #12
 8000b7e:	2103      	movs	r1, #3
 8000b80:	4618      	mov	r0, r3
 8000b82:	f002 fd6b 	bl	800365c <HAL_RCC_ClockConfig>
 8000b86:	4603      	mov	r3, r0
 8000b88:	2b00      	cmp	r3, #0
 8000b8a:	d001      	beq.n	8000b90 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 8000b8c:	f000 fa1e 	bl	8000fcc <Error_Handler>
  }
}
 8000b90:	bf00      	nop
 8000b92:	3750      	adds	r7, #80	@ 0x50
 8000b94:	46bd      	mov	sp, r7
 8000b96:	bd80      	pop	{r7, pc}
 8000b98:	40023800 	.word	0x40023800
 8000b9c:	40007000 	.word	0x40007000

08000ba0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000ba4:	4b1b      	ldr	r3, [pc, #108]	@ (8000c14 <MX_SPI1_Init+0x74>)
 8000ba6:	4a1c      	ldr	r2, [pc, #112]	@ (8000c18 <MX_SPI1_Init+0x78>)
 8000ba8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000baa:	4b1a      	ldr	r3, [pc, #104]	@ (8000c14 <MX_SPI1_Init+0x74>)
 8000bac:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000bb0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000bb2:	4b18      	ldr	r3, [pc, #96]	@ (8000c14 <MX_SPI1_Init+0x74>)
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000bb8:	4b16      	ldr	r3, [pc, #88]	@ (8000c14 <MX_SPI1_Init+0x74>)
 8000bba:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8000bbe:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000bc0:	4b14      	ldr	r3, [pc, #80]	@ (8000c14 <MX_SPI1_Init+0x74>)
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000bc6:	4b13      	ldr	r3, [pc, #76]	@ (8000c14 <MX_SPI1_Init+0x74>)
 8000bc8:	2200      	movs	r2, #0
 8000bca:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000bcc:	4b11      	ldr	r3, [pc, #68]	@ (8000c14 <MX_SPI1_Init+0x74>)
 8000bce:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000bd2:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8000bd4:	4b0f      	ldr	r3, [pc, #60]	@ (8000c14 <MX_SPI1_Init+0x74>)
 8000bd6:	2220      	movs	r2, #32
 8000bd8:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000bda:	4b0e      	ldr	r3, [pc, #56]	@ (8000c14 <MX_SPI1_Init+0x74>)
 8000bdc:	2200      	movs	r2, #0
 8000bde:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000be0:	4b0c      	ldr	r3, [pc, #48]	@ (8000c14 <MX_SPI1_Init+0x74>)
 8000be2:	2200      	movs	r2, #0
 8000be4:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000be6:	4b0b      	ldr	r3, [pc, #44]	@ (8000c14 <MX_SPI1_Init+0x74>)
 8000be8:	2200      	movs	r2, #0
 8000bea:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000bec:	4b09      	ldr	r3, [pc, #36]	@ (8000c14 <MX_SPI1_Init+0x74>)
 8000bee:	2207      	movs	r2, #7
 8000bf0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000bf2:	4b08      	ldr	r3, [pc, #32]	@ (8000c14 <MX_SPI1_Init+0x74>)
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000bf8:	4b06      	ldr	r3, [pc, #24]	@ (8000c14 <MX_SPI1_Init+0x74>)
 8000bfa:	2208      	movs	r2, #8
 8000bfc:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000bfe:	4805      	ldr	r0, [pc, #20]	@ (8000c14 <MX_SPI1_Init+0x74>)
 8000c00:	f003 fa72 	bl	80040e8 <HAL_SPI_Init>
 8000c04:	4603      	mov	r3, r0
 8000c06:	2b00      	cmp	r3, #0
 8000c08:	d001      	beq.n	8000c0e <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000c0a:	f000 f9df 	bl	8000fcc <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000c0e:	bf00      	nop
 8000c10:	bd80      	pop	{r7, pc}
 8000c12:	bf00      	nop
 8000c14:	20000190 	.word	0x20000190
 8000c18:	40013000 	.word	0x40013000

08000c1c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000c20:	4b1b      	ldr	r3, [pc, #108]	@ (8000c90 <MX_SPI2_Init+0x74>)
 8000c22:	4a1c      	ldr	r2, [pc, #112]	@ (8000c94 <MX_SPI2_Init+0x78>)
 8000c24:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000c26:	4b1a      	ldr	r3, [pc, #104]	@ (8000c90 <MX_SPI2_Init+0x74>)
 8000c28:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000c2c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000c2e:	4b18      	ldr	r3, [pc, #96]	@ (8000c90 <MX_SPI2_Init+0x74>)
 8000c30:	2200      	movs	r2, #0
 8000c32:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000c34:	4b16      	ldr	r3, [pc, #88]	@ (8000c90 <MX_SPI2_Init+0x74>)
 8000c36:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8000c3a:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000c3c:	4b14      	ldr	r3, [pc, #80]	@ (8000c90 <MX_SPI2_Init+0x74>)
 8000c3e:	2200      	movs	r2, #0
 8000c40:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000c42:	4b13      	ldr	r3, [pc, #76]	@ (8000c90 <MX_SPI2_Init+0x74>)
 8000c44:	2200      	movs	r2, #0
 8000c46:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000c48:	4b11      	ldr	r3, [pc, #68]	@ (8000c90 <MX_SPI2_Init+0x74>)
 8000c4a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000c4e:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8000c50:	4b0f      	ldr	r3, [pc, #60]	@ (8000c90 <MX_SPI2_Init+0x74>)
 8000c52:	2238      	movs	r2, #56	@ 0x38
 8000c54:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000c56:	4b0e      	ldr	r3, [pc, #56]	@ (8000c90 <MX_SPI2_Init+0x74>)
 8000c58:	2200      	movs	r2, #0
 8000c5a:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000c5c:	4b0c      	ldr	r3, [pc, #48]	@ (8000c90 <MX_SPI2_Init+0x74>)
 8000c5e:	2200      	movs	r2, #0
 8000c60:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000c62:	4b0b      	ldr	r3, [pc, #44]	@ (8000c90 <MX_SPI2_Init+0x74>)
 8000c64:	2200      	movs	r2, #0
 8000c66:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8000c68:	4b09      	ldr	r3, [pc, #36]	@ (8000c90 <MX_SPI2_Init+0x74>)
 8000c6a:	2207      	movs	r2, #7
 8000c6c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000c6e:	4b08      	ldr	r3, [pc, #32]	@ (8000c90 <MX_SPI2_Init+0x74>)
 8000c70:	2200      	movs	r2, #0
 8000c72:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000c74:	4b06      	ldr	r3, [pc, #24]	@ (8000c90 <MX_SPI2_Init+0x74>)
 8000c76:	2208      	movs	r2, #8
 8000c78:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000c7a:	4805      	ldr	r0, [pc, #20]	@ (8000c90 <MX_SPI2_Init+0x74>)
 8000c7c:	f003 fa34 	bl	80040e8 <HAL_SPI_Init>
 8000c80:	4603      	mov	r3, r0
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d001      	beq.n	8000c8a <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8000c86:	f000 f9a1 	bl	8000fcc <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000c8a:	bf00      	nop
 8000c8c:	bd80      	pop	{r7, pc}
 8000c8e:	bf00      	nop
 8000c90:	200001f4 	.word	0x200001f4
 8000c94:	40003800 	.word	0x40003800

08000c98 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8000c9c:	4b1b      	ldr	r3, [pc, #108]	@ (8000d0c <MX_SPI3_Init+0x74>)
 8000c9e:	4a1c      	ldr	r2, [pc, #112]	@ (8000d10 <MX_SPI3_Init+0x78>)
 8000ca0:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8000ca2:	4b1a      	ldr	r3, [pc, #104]	@ (8000d0c <MX_SPI3_Init+0x74>)
 8000ca4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000ca8:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8000caa:	4b18      	ldr	r3, [pc, #96]	@ (8000d0c <MX_SPI3_Init+0x74>)
 8000cac:	2200      	movs	r2, #0
 8000cae:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8000cb0:	4b16      	ldr	r3, [pc, #88]	@ (8000d0c <MX_SPI3_Init+0x74>)
 8000cb2:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8000cb6:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000cb8:	4b14      	ldr	r3, [pc, #80]	@ (8000d0c <MX_SPI3_Init+0x74>)
 8000cba:	2200      	movs	r2, #0
 8000cbc:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_2EDGE;
 8000cbe:	4b13      	ldr	r3, [pc, #76]	@ (8000d0c <MX_SPI3_Init+0x74>)
 8000cc0:	2201      	movs	r2, #1
 8000cc2:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8000cc4:	4b11      	ldr	r3, [pc, #68]	@ (8000d0c <MX_SPI3_Init+0x74>)
 8000cc6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000cca:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8000ccc:	4b0f      	ldr	r3, [pc, #60]	@ (8000d0c <MX_SPI3_Init+0x74>)
 8000cce:	2208      	movs	r2, #8
 8000cd0:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000cd2:	4b0e      	ldr	r3, [pc, #56]	@ (8000d0c <MX_SPI3_Init+0x74>)
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000cd8:	4b0c      	ldr	r3, [pc, #48]	@ (8000d0c <MX_SPI3_Init+0x74>)
 8000cda:	2200      	movs	r2, #0
 8000cdc:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000cde:	4b0b      	ldr	r3, [pc, #44]	@ (8000d0c <MX_SPI3_Init+0x74>)
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 8000ce4:	4b09      	ldr	r3, [pc, #36]	@ (8000d0c <MX_SPI3_Init+0x74>)
 8000ce6:	2207      	movs	r2, #7
 8000ce8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000cea:	4b08      	ldr	r3, [pc, #32]	@ (8000d0c <MX_SPI3_Init+0x74>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8000cf0:	4b06      	ldr	r3, [pc, #24]	@ (8000d0c <MX_SPI3_Init+0x74>)
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000cf6:	4805      	ldr	r0, [pc, #20]	@ (8000d0c <MX_SPI3_Init+0x74>)
 8000cf8:	f003 f9f6 	bl	80040e8 <HAL_SPI_Init>
 8000cfc:	4603      	mov	r3, r0
 8000cfe:	2b00      	cmp	r3, #0
 8000d00:	d001      	beq.n	8000d06 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8000d02:	f000 f963 	bl	8000fcc <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8000d06:	bf00      	nop
 8000d08:	bd80      	pop	{r7, pc}
 8000d0a:	bf00      	nop
 8000d0c:	20000258 	.word	0x20000258
 8000d10:	40003c00 	.word	0x40003c00

08000d14 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	b08e      	sub	sp, #56	@ 0x38
 8000d18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000d1a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000d1e:	2200      	movs	r2, #0
 8000d20:	601a      	str	r2, [r3, #0]
 8000d22:	605a      	str	r2, [r3, #4]
 8000d24:	609a      	str	r2, [r3, #8]
 8000d26:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d28:	f107 031c 	add.w	r3, r7, #28
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	601a      	str	r2, [r3, #0]
 8000d30:	605a      	str	r2, [r3, #4]
 8000d32:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000d34:	463b      	mov	r3, r7
 8000d36:	2200      	movs	r2, #0
 8000d38:	601a      	str	r2, [r3, #0]
 8000d3a:	605a      	str	r2, [r3, #4]
 8000d3c:	609a      	str	r2, [r3, #8]
 8000d3e:	60da      	str	r2, [r3, #12]
 8000d40:	611a      	str	r2, [r3, #16]
 8000d42:	615a      	str	r2, [r3, #20]
 8000d44:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000d46:	4b2c      	ldr	r3, [pc, #176]	@ (8000df8 <MX_TIM3_Init+0xe4>)
 8000d48:	4a2c      	ldr	r2, [pc, #176]	@ (8000dfc <MX_TIM3_Init+0xe8>)
 8000d4a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8000d4c:	4b2a      	ldr	r3, [pc, #168]	@ (8000df8 <MX_TIM3_Init+0xe4>)
 8000d4e:	2200      	movs	r2, #0
 8000d50:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d52:	4b29      	ldr	r3, [pc, #164]	@ (8000df8 <MX_TIM3_Init+0xe4>)
 8000d54:	2200      	movs	r2, #0
 8000d56:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 32;
 8000d58:	4b27      	ldr	r3, [pc, #156]	@ (8000df8 <MX_TIM3_Init+0xe4>)
 8000d5a:	2220      	movs	r2, #32
 8000d5c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d5e:	4b26      	ldr	r3, [pc, #152]	@ (8000df8 <MX_TIM3_Init+0xe4>)
 8000d60:	2200      	movs	r2, #0
 8000d62:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000d64:	4b24      	ldr	r3, [pc, #144]	@ (8000df8 <MX_TIM3_Init+0xe4>)
 8000d66:	2280      	movs	r2, #128	@ 0x80
 8000d68:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000d6a:	4823      	ldr	r0, [pc, #140]	@ (8000df8 <MX_TIM3_Init+0xe4>)
 8000d6c:	f003 fe0e 	bl	800498c <HAL_TIM_Base_Init>
 8000d70:	4603      	mov	r3, r0
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	d001      	beq.n	8000d7a <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8000d76:	f000 f929 	bl	8000fcc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000d7a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000d7e:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000d80:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000d84:	4619      	mov	r1, r3
 8000d86:	481c      	ldr	r0, [pc, #112]	@ (8000df8 <MX_TIM3_Init+0xe4>)
 8000d88:	f004 f8c6 	bl	8004f18 <HAL_TIM_ConfigClockSource>
 8000d8c:	4603      	mov	r3, r0
 8000d8e:	2b00      	cmp	r3, #0
 8000d90:	d001      	beq.n	8000d96 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8000d92:	f000 f91b 	bl	8000fcc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000d96:	4818      	ldr	r0, [pc, #96]	@ (8000df8 <MX_TIM3_Init+0xe4>)
 8000d98:	f003 fe4f 	bl	8004a3a <HAL_TIM_PWM_Init>
 8000d9c:	4603      	mov	r3, r0
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	d001      	beq.n	8000da6 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8000da2:	f000 f913 	bl	8000fcc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000da6:	2300      	movs	r3, #0
 8000da8:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000daa:	2300      	movs	r3, #0
 8000dac:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000dae:	f107 031c 	add.w	r3, r7, #28
 8000db2:	4619      	mov	r1, r3
 8000db4:	4810      	ldr	r0, [pc, #64]	@ (8000df8 <MX_TIM3_Init+0xe4>)
 8000db6:	f004 fd3d 	bl	8005834 <HAL_TIMEx_MasterConfigSynchronization>
 8000dba:	4603      	mov	r3, r0
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	d001      	beq.n	8000dc4 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8000dc0:	f000 f904 	bl	8000fcc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000dc4:	2360      	movs	r3, #96	@ 0x60
 8000dc6:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8000dc8:	2300      	movs	r3, #0
 8000dca:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000dcc:	2300      	movs	r3, #0
 8000dce:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000dd4:	463b      	mov	r3, r7
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	4619      	mov	r1, r3
 8000dda:	4807      	ldr	r0, [pc, #28]	@ (8000df8 <MX_TIM3_Init+0xe4>)
 8000ddc:	f003 ff88 	bl	8004cf0 <HAL_TIM_PWM_ConfigChannel>
 8000de0:	4603      	mov	r3, r0
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	d001      	beq.n	8000dea <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8000de6:	f000 f8f1 	bl	8000fcc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000dea:	4803      	ldr	r0, [pc, #12]	@ (8000df8 <MX_TIM3_Init+0xe4>)
 8000dec:	f000 fa1a 	bl	8001224 <HAL_TIM_MspPostInit>

}
 8000df0:	bf00      	nop
 8000df2:	3738      	adds	r7, #56	@ 0x38
 8000df4:	46bd      	mov	sp, r7
 8000df6:	bd80      	pop	{r7, pc}
 8000df8:	200002bc 	.word	0x200002bc
 8000dfc:	40000400 	.word	0x40000400

08000e00 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000e00:	b580      	push	{r7, lr}
 8000e02:	b08a      	sub	sp, #40	@ 0x28
 8000e04:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e06:	f107 0314 	add.w	r3, r7, #20
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	601a      	str	r2, [r3, #0]
 8000e0e:	605a      	str	r2, [r3, #4]
 8000e10:	609a      	str	r2, [r3, #8]
 8000e12:	60da      	str	r2, [r3, #12]
 8000e14:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e16:	4b69      	ldr	r3, [pc, #420]	@ (8000fbc <MX_GPIO_Init+0x1bc>)
 8000e18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e1a:	4a68      	ldr	r2, [pc, #416]	@ (8000fbc <MX_GPIO_Init+0x1bc>)
 8000e1c:	f043 0304 	orr.w	r3, r3, #4
 8000e20:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e22:	4b66      	ldr	r3, [pc, #408]	@ (8000fbc <MX_GPIO_Init+0x1bc>)
 8000e24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e26:	f003 0304 	and.w	r3, r3, #4
 8000e2a:	613b      	str	r3, [r7, #16]
 8000e2c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000e2e:	4b63      	ldr	r3, [pc, #396]	@ (8000fbc <MX_GPIO_Init+0x1bc>)
 8000e30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e32:	4a62      	ldr	r2, [pc, #392]	@ (8000fbc <MX_GPIO_Init+0x1bc>)
 8000e34:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000e38:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e3a:	4b60      	ldr	r3, [pc, #384]	@ (8000fbc <MX_GPIO_Init+0x1bc>)
 8000e3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e3e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000e42:	60fb      	str	r3, [r7, #12]
 8000e44:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e46:	4b5d      	ldr	r3, [pc, #372]	@ (8000fbc <MX_GPIO_Init+0x1bc>)
 8000e48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e4a:	4a5c      	ldr	r2, [pc, #368]	@ (8000fbc <MX_GPIO_Init+0x1bc>)
 8000e4c:	f043 0301 	orr.w	r3, r3, #1
 8000e50:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e52:	4b5a      	ldr	r3, [pc, #360]	@ (8000fbc <MX_GPIO_Init+0x1bc>)
 8000e54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e56:	f003 0301 	and.w	r3, r3, #1
 8000e5a:	60bb      	str	r3, [r7, #8]
 8000e5c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e5e:	4b57      	ldr	r3, [pc, #348]	@ (8000fbc <MX_GPIO_Init+0x1bc>)
 8000e60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e62:	4a56      	ldr	r2, [pc, #344]	@ (8000fbc <MX_GPIO_Init+0x1bc>)
 8000e64:	f043 0302 	orr.w	r3, r3, #2
 8000e68:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e6a:	4b54      	ldr	r3, [pc, #336]	@ (8000fbc <MX_GPIO_Init+0x1bc>)
 8000e6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e6e:	f003 0302 	and.w	r3, r3, #2
 8000e72:	607b      	str	r3, [r7, #4]
 8000e74:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, ADS_CS_Pin|LORA_RESET_Pin|PIN_LED2_Pin|SD_CS_Pin, GPIO_PIN_RESET);
 8000e76:	2200      	movs	r2, #0
 8000e78:	2159      	movs	r1, #89	@ 0x59
 8000e7a:	4851      	ldr	r0, [pc, #324]	@ (8000fc0 <MX_GPIO_Init+0x1c0>)
 8000e7c:	f000 fe12 	bl	8001aa4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LORA_CS_Pin|UWB_CS_Pin, GPIO_PIN_SET);
 8000e80:	2201      	movs	r2, #1
 8000e82:	f240 2101 	movw	r1, #513	@ 0x201
 8000e86:	484f      	ldr	r0, [pc, #316]	@ (8000fc4 <MX_GPIO_Init+0x1c4>)
 8000e88:	f000 fe0c 	bl	8001aa4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(UWB_RST_GPIO_Port, UWB_RST_Pin, GPIO_PIN_RESET);
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	2108      	movs	r1, #8
 8000e90:	484c      	ldr	r0, [pc, #304]	@ (8000fc4 <MX_GPIO_Init+0x1c4>)
 8000e92:	f000 fe07 	bl	8001aa4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, PIN_LED1_Pin|ADS_CLK_Pin|ADS_SYNC_RST_Pin, GPIO_PIN_RESET);
 8000e96:	2200      	movs	r2, #0
 8000e98:	f240 1121 	movw	r1, #289	@ 0x121
 8000e9c:	484a      	ldr	r0, [pc, #296]	@ (8000fc8 <MX_GPIO_Init+0x1c8>)
 8000e9e:	f000 fe01 	bl	8001aa4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : ADS_CS_Pin LORA_RESET_Pin SD_CS_Pin */
  GPIO_InitStruct.Pin = ADS_CS_Pin|LORA_RESET_Pin|SD_CS_Pin;
 8000ea2:	2349      	movs	r3, #73	@ 0x49
 8000ea4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ea6:	2301      	movs	r3, #1
 8000ea8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000eaa:	2301      	movs	r3, #1
 8000eac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eae:	2300      	movs	r3, #0
 8000eb0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000eb2:	f107 0314 	add.w	r3, r7, #20
 8000eb6:	4619      	mov	r1, r3
 8000eb8:	4841      	ldr	r0, [pc, #260]	@ (8000fc0 <MX_GPIO_Init+0x1c0>)
 8000eba:	f000 fc3f 	bl	800173c <HAL_GPIO_Init>

  /*Configure GPIO pins : LORA_CS_Pin UWB_CS_Pin */
  GPIO_InitStruct.Pin = LORA_CS_Pin|UWB_CS_Pin;
 8000ebe:	f240 2301 	movw	r3, #513	@ 0x201
 8000ec2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ec4:	2301      	movs	r3, #1
 8000ec6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000ec8:	2301      	movs	r3, #1
 8000eca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ecc:	2300      	movs	r3, #0
 8000ece:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ed0:	f107 0314 	add.w	r3, r7, #20
 8000ed4:	4619      	mov	r1, r3
 8000ed6:	483b      	ldr	r0, [pc, #236]	@ (8000fc4 <MX_GPIO_Init+0x1c4>)
 8000ed8:	f000 fc30 	bl	800173c <HAL_GPIO_Init>

  /*Configure GPIO pin : UWB_IRQ_Pin */
  GPIO_InitStruct.Pin = UWB_IRQ_Pin;
 8000edc:	2304      	movs	r3, #4
 8000ede:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000ee0:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000ee4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(UWB_IRQ_GPIO_Port, &GPIO_InitStruct);
 8000eea:	f107 0314 	add.w	r3, r7, #20
 8000eee:	4619      	mov	r1, r3
 8000ef0:	4834      	ldr	r0, [pc, #208]	@ (8000fc4 <MX_GPIO_Init+0x1c4>)
 8000ef2:	f000 fc23 	bl	800173c <HAL_GPIO_Init>

  /*Configure GPIO pin : UWB_RST_Pin */
  GPIO_InitStruct.Pin = UWB_RST_Pin;
 8000ef6:	2308      	movs	r3, #8
 8000ef8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000efa:	2301      	movs	r3, #1
 8000efc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000efe:	2300      	movs	r3, #0
 8000f00:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f02:	2300      	movs	r3, #0
 8000f04:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(UWB_RST_GPIO_Port, &GPIO_InitStruct);
 8000f06:	f107 0314 	add.w	r3, r7, #20
 8000f0a:	4619      	mov	r1, r3
 8000f0c:	482d      	ldr	r0, [pc, #180]	@ (8000fc4 <MX_GPIO_Init+0x1c4>)
 8000f0e:	f000 fc15 	bl	800173c <HAL_GPIO_Init>

  /*Configure GPIO pin : LORA_IRQ_Pin */
  GPIO_InitStruct.Pin = LORA_IRQ_Pin;
 8000f12:	2310      	movs	r3, #16
 8000f14:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000f16:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000f1a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000f1c:	2302      	movs	r3, #2
 8000f1e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LORA_IRQ_GPIO_Port, &GPIO_InitStruct);
 8000f20:	f107 0314 	add.w	r3, r7, #20
 8000f24:	4619      	mov	r1, r3
 8000f26:	4827      	ldr	r0, [pc, #156]	@ (8000fc4 <MX_GPIO_Init+0x1c4>)
 8000f28:	f000 fc08 	bl	800173c <HAL_GPIO_Init>

  /*Configure GPIO pin : PIN_LED2_Pin */
  GPIO_InitStruct.Pin = PIN_LED2_Pin;
 8000f2c:	2310      	movs	r3, #16
 8000f2e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f30:	2301      	movs	r3, #1
 8000f32:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f34:	2300      	movs	r3, #0
 8000f36:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f38:	2300      	movs	r3, #0
 8000f3a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(PIN_LED2_GPIO_Port, &GPIO_InitStruct);
 8000f3c:	f107 0314 	add.w	r3, r7, #20
 8000f40:	4619      	mov	r1, r3
 8000f42:	481f      	ldr	r0, [pc, #124]	@ (8000fc0 <MX_GPIO_Init+0x1c0>)
 8000f44:	f000 fbfa 	bl	800173c <HAL_GPIO_Init>

  /*Configure GPIO pins : PIN_LED1_Pin ADS_CLK_Pin ADS_SYNC_RST_Pin */
  GPIO_InitStruct.Pin = PIN_LED1_Pin|ADS_CLK_Pin|ADS_SYNC_RST_Pin;
 8000f48:	f240 1321 	movw	r3, #289	@ 0x121
 8000f4c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f4e:	2301      	movs	r3, #1
 8000f50:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f52:	2300      	movs	r3, #0
 8000f54:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f56:	2300      	movs	r3, #0
 8000f58:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f5a:	f107 0314 	add.w	r3, r7, #20
 8000f5e:	4619      	mov	r1, r3
 8000f60:	4819      	ldr	r0, [pc, #100]	@ (8000fc8 <MX_GPIO_Init+0x1c8>)
 8000f62:	f000 fbeb 	bl	800173c <HAL_GPIO_Init>

  /*Configure GPIO pin : ADS_DRDY_Pin */
  GPIO_InitStruct.Pin = ADS_DRDY_Pin;
 8000f66:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000f6a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000f6c:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000f70:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f72:	2300      	movs	r3, #0
 8000f74:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ADS_DRDY_GPIO_Port, &GPIO_InitStruct);
 8000f76:	f107 0314 	add.w	r3, r7, #20
 8000f7a:	4619      	mov	r1, r3
 8000f7c:	4812      	ldr	r0, [pc, #72]	@ (8000fc8 <MX_GPIO_Init+0x1c8>)
 8000f7e:	f000 fbdd 	bl	800173c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8000f82:	2200      	movs	r2, #0
 8000f84:	2100      	movs	r1, #0
 8000f86:	2008      	movs	r0, #8
 8000f88:	f000 fba1 	bl	80016ce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8000f8c:	2008      	movs	r0, #8
 8000f8e:	f000 fbba 	bl	8001706 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8000f92:	2200      	movs	r2, #0
 8000f94:	2100      	movs	r1, #0
 8000f96:	200a      	movs	r0, #10
 8000f98:	f000 fb99 	bl	80016ce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8000f9c:	200a      	movs	r0, #10
 8000f9e:	f000 fbb2 	bl	8001706 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	2100      	movs	r1, #0
 8000fa6:	2017      	movs	r0, #23
 8000fa8:	f000 fb91 	bl	80016ce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000fac:	2017      	movs	r0, #23
 8000fae:	f000 fbaa 	bl	8001706 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000fb2:	bf00      	nop
 8000fb4:	3728      	adds	r7, #40	@ 0x28
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	bd80      	pop	{r7, pc}
 8000fba:	bf00      	nop
 8000fbc:	40023800 	.word	0x40023800
 8000fc0:	40020800 	.word	0x40020800
 8000fc4:	40020000 	.word	0x40020000
 8000fc8:	40020400 	.word	0x40020400

08000fcc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000fcc:	b480      	push	{r7}
 8000fce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000fd0:	b672      	cpsid	i
}
 8000fd2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000fd4:	bf00      	nop
 8000fd6:	e7fd      	b.n	8000fd4 <Error_Handler+0x8>

08000fd8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000fd8:	b480      	push	{r7}
 8000fda:	b083      	sub	sp, #12
 8000fdc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000fde:	4b0f      	ldr	r3, [pc, #60]	@ (800101c <HAL_MspInit+0x44>)
 8000fe0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fe2:	4a0e      	ldr	r2, [pc, #56]	@ (800101c <HAL_MspInit+0x44>)
 8000fe4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000fe8:	6413      	str	r3, [r2, #64]	@ 0x40
 8000fea:	4b0c      	ldr	r3, [pc, #48]	@ (800101c <HAL_MspInit+0x44>)
 8000fec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ff2:	607b      	str	r3, [r7, #4]
 8000ff4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ff6:	4b09      	ldr	r3, [pc, #36]	@ (800101c <HAL_MspInit+0x44>)
 8000ff8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ffa:	4a08      	ldr	r2, [pc, #32]	@ (800101c <HAL_MspInit+0x44>)
 8000ffc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001000:	6453      	str	r3, [r2, #68]	@ 0x44
 8001002:	4b06      	ldr	r3, [pc, #24]	@ (800101c <HAL_MspInit+0x44>)
 8001004:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001006:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800100a:	603b      	str	r3, [r7, #0]
 800100c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800100e:	bf00      	nop
 8001010:	370c      	adds	r7, #12
 8001012:	46bd      	mov	sp, r7
 8001014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001018:	4770      	bx	lr
 800101a:	bf00      	nop
 800101c:	40023800 	.word	0x40023800

08001020 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b090      	sub	sp, #64	@ 0x40
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001028:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800102c:	2200      	movs	r2, #0
 800102e:	601a      	str	r2, [r3, #0]
 8001030:	605a      	str	r2, [r3, #4]
 8001032:	609a      	str	r2, [r3, #8]
 8001034:	60da      	str	r2, [r3, #12]
 8001036:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	4a62      	ldr	r2, [pc, #392]	@ (80011c8 <HAL_SPI_MspInit+0x1a8>)
 800103e:	4293      	cmp	r3, r2
 8001040:	d128      	bne.n	8001094 <HAL_SPI_MspInit+0x74>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001042:	4b62      	ldr	r3, [pc, #392]	@ (80011cc <HAL_SPI_MspInit+0x1ac>)
 8001044:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001046:	4a61      	ldr	r2, [pc, #388]	@ (80011cc <HAL_SPI_MspInit+0x1ac>)
 8001048:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800104c:	6453      	str	r3, [r2, #68]	@ 0x44
 800104e:	4b5f      	ldr	r3, [pc, #380]	@ (80011cc <HAL_SPI_MspInit+0x1ac>)
 8001050:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001052:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001056:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001058:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800105a:	4b5c      	ldr	r3, [pc, #368]	@ (80011cc <HAL_SPI_MspInit+0x1ac>)
 800105c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800105e:	4a5b      	ldr	r2, [pc, #364]	@ (80011cc <HAL_SPI_MspInit+0x1ac>)
 8001060:	f043 0301 	orr.w	r3, r3, #1
 8001064:	6313      	str	r3, [r2, #48]	@ 0x30
 8001066:	4b59      	ldr	r3, [pc, #356]	@ (80011cc <HAL_SPI_MspInit+0x1ac>)
 8001068:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800106a:	f003 0301 	and.w	r3, r3, #1
 800106e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001070:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001072:	23e0      	movs	r3, #224	@ 0xe0
 8001074:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001076:	2302      	movs	r3, #2
 8001078:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800107a:	2300      	movs	r3, #0
 800107c:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800107e:	2303      	movs	r3, #3
 8001080:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001082:	2305      	movs	r3, #5
 8001084:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001086:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800108a:	4619      	mov	r1, r3
 800108c:	4850      	ldr	r0, [pc, #320]	@ (80011d0 <HAL_SPI_MspInit+0x1b0>)
 800108e:	f000 fb55 	bl	800173c <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI3_MspInit 1 */

    /* USER CODE END SPI3_MspInit 1 */
  }

}
 8001092:	e094      	b.n	80011be <HAL_SPI_MspInit+0x19e>
  else if(hspi->Instance==SPI2)
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	4a4e      	ldr	r2, [pc, #312]	@ (80011d4 <HAL_SPI_MspInit+0x1b4>)
 800109a:	4293      	cmp	r3, r2
 800109c:	d145      	bne.n	800112a <HAL_SPI_MspInit+0x10a>
    __HAL_RCC_SPI2_CLK_ENABLE();
 800109e:	4b4b      	ldr	r3, [pc, #300]	@ (80011cc <HAL_SPI_MspInit+0x1ac>)
 80010a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010a2:	4a4a      	ldr	r2, [pc, #296]	@ (80011cc <HAL_SPI_MspInit+0x1ac>)
 80010a4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80010a8:	6413      	str	r3, [r2, #64]	@ 0x40
 80010aa:	4b48      	ldr	r3, [pc, #288]	@ (80011cc <HAL_SPI_MspInit+0x1ac>)
 80010ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010ae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80010b2:	623b      	str	r3, [r7, #32]
 80010b4:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80010b6:	4b45      	ldr	r3, [pc, #276]	@ (80011cc <HAL_SPI_MspInit+0x1ac>)
 80010b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010ba:	4a44      	ldr	r2, [pc, #272]	@ (80011cc <HAL_SPI_MspInit+0x1ac>)
 80010bc:	f043 0304 	orr.w	r3, r3, #4
 80010c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80010c2:	4b42      	ldr	r3, [pc, #264]	@ (80011cc <HAL_SPI_MspInit+0x1ac>)
 80010c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010c6:	f003 0304 	and.w	r3, r3, #4
 80010ca:	61fb      	str	r3, [r7, #28]
 80010cc:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80010ce:	4b3f      	ldr	r3, [pc, #252]	@ (80011cc <HAL_SPI_MspInit+0x1ac>)
 80010d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010d2:	4a3e      	ldr	r2, [pc, #248]	@ (80011cc <HAL_SPI_MspInit+0x1ac>)
 80010d4:	f043 0302 	orr.w	r3, r3, #2
 80010d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80010da:	4b3c      	ldr	r3, [pc, #240]	@ (80011cc <HAL_SPI_MspInit+0x1ac>)
 80010dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010de:	f003 0302 	and.w	r3, r3, #2
 80010e2:	61bb      	str	r3, [r7, #24]
 80010e4:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 80010e6:	2306      	movs	r3, #6
 80010e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010ea:	2302      	movs	r3, #2
 80010ec:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ee:	2300      	movs	r3, #0
 80010f0:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010f2:	2303      	movs	r3, #3
 80010f4:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80010f6:	2305      	movs	r3, #5
 80010f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80010fa:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80010fe:	4619      	mov	r1, r3
 8001100:	4835      	ldr	r0, [pc, #212]	@ (80011d8 <HAL_SPI_MspInit+0x1b8>)
 8001102:	f000 fb1b 	bl	800173c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001106:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800110a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800110c:	2302      	movs	r3, #2
 800110e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001110:	2300      	movs	r3, #0
 8001112:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001114:	2303      	movs	r3, #3
 8001116:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001118:	2305      	movs	r3, #5
 800111a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800111c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001120:	4619      	mov	r1, r3
 8001122:	482e      	ldr	r0, [pc, #184]	@ (80011dc <HAL_SPI_MspInit+0x1bc>)
 8001124:	f000 fb0a 	bl	800173c <HAL_GPIO_Init>
}
 8001128:	e049      	b.n	80011be <HAL_SPI_MspInit+0x19e>
  else if(hspi->Instance==SPI3)
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	4a2c      	ldr	r2, [pc, #176]	@ (80011e0 <HAL_SPI_MspInit+0x1c0>)
 8001130:	4293      	cmp	r3, r2
 8001132:	d144      	bne.n	80011be <HAL_SPI_MspInit+0x19e>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001134:	4b25      	ldr	r3, [pc, #148]	@ (80011cc <HAL_SPI_MspInit+0x1ac>)
 8001136:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001138:	4a24      	ldr	r2, [pc, #144]	@ (80011cc <HAL_SPI_MspInit+0x1ac>)
 800113a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800113e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001140:	4b22      	ldr	r3, [pc, #136]	@ (80011cc <HAL_SPI_MspInit+0x1ac>)
 8001142:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001144:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001148:	617b      	str	r3, [r7, #20]
 800114a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800114c:	4b1f      	ldr	r3, [pc, #124]	@ (80011cc <HAL_SPI_MspInit+0x1ac>)
 800114e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001150:	4a1e      	ldr	r2, [pc, #120]	@ (80011cc <HAL_SPI_MspInit+0x1ac>)
 8001152:	f043 0304 	orr.w	r3, r3, #4
 8001156:	6313      	str	r3, [r2, #48]	@ 0x30
 8001158:	4b1c      	ldr	r3, [pc, #112]	@ (80011cc <HAL_SPI_MspInit+0x1ac>)
 800115a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800115c:	f003 0304 	and.w	r3, r3, #4
 8001160:	613b      	str	r3, [r7, #16]
 8001162:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001164:	4b19      	ldr	r3, [pc, #100]	@ (80011cc <HAL_SPI_MspInit+0x1ac>)
 8001166:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001168:	4a18      	ldr	r2, [pc, #96]	@ (80011cc <HAL_SPI_MspInit+0x1ac>)
 800116a:	f043 0302 	orr.w	r3, r3, #2
 800116e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001170:	4b16      	ldr	r3, [pc, #88]	@ (80011cc <HAL_SPI_MspInit+0x1ac>)
 8001172:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001174:	f003 0302 	and.w	r3, r3, #2
 8001178:	60fb      	str	r3, [r7, #12]
 800117a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800117c:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001180:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001182:	2302      	movs	r3, #2
 8001184:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001186:	2300      	movs	r3, #0
 8001188:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800118a:	2303      	movs	r3, #3
 800118c:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800118e:	2306      	movs	r3, #6
 8001190:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001192:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001196:	4619      	mov	r1, r3
 8001198:	480f      	ldr	r0, [pc, #60]	@ (80011d8 <HAL_SPI_MspInit+0x1b8>)
 800119a:	f000 facf 	bl	800173c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800119e:	2308      	movs	r3, #8
 80011a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011a2:	2302      	movs	r3, #2
 80011a4:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011a6:	2300      	movs	r3, #0
 80011a8:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011aa:	2303      	movs	r3, #3
 80011ac:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80011ae:	2306      	movs	r3, #6
 80011b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011b2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80011b6:	4619      	mov	r1, r3
 80011b8:	4808      	ldr	r0, [pc, #32]	@ (80011dc <HAL_SPI_MspInit+0x1bc>)
 80011ba:	f000 fabf 	bl	800173c <HAL_GPIO_Init>
}
 80011be:	bf00      	nop
 80011c0:	3740      	adds	r7, #64	@ 0x40
 80011c2:	46bd      	mov	sp, r7
 80011c4:	bd80      	pop	{r7, pc}
 80011c6:	bf00      	nop
 80011c8:	40013000 	.word	0x40013000
 80011cc:	40023800 	.word	0x40023800
 80011d0:	40020000 	.word	0x40020000
 80011d4:	40003800 	.word	0x40003800
 80011d8:	40020800 	.word	0x40020800
 80011dc:	40020400 	.word	0x40020400
 80011e0:	40003c00 	.word	0x40003c00

080011e4 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80011e4:	b480      	push	{r7}
 80011e6:	b085      	sub	sp, #20
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	4a0a      	ldr	r2, [pc, #40]	@ (800121c <HAL_TIM_Base_MspInit+0x38>)
 80011f2:	4293      	cmp	r3, r2
 80011f4:	d10b      	bne.n	800120e <HAL_TIM_Base_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80011f6:	4b0a      	ldr	r3, [pc, #40]	@ (8001220 <HAL_TIM_Base_MspInit+0x3c>)
 80011f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011fa:	4a09      	ldr	r2, [pc, #36]	@ (8001220 <HAL_TIM_Base_MspInit+0x3c>)
 80011fc:	f043 0302 	orr.w	r3, r3, #2
 8001200:	6413      	str	r3, [r2, #64]	@ 0x40
 8001202:	4b07      	ldr	r3, [pc, #28]	@ (8001220 <HAL_TIM_Base_MspInit+0x3c>)
 8001204:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001206:	f003 0302 	and.w	r3, r3, #2
 800120a:	60fb      	str	r3, [r7, #12]
 800120c:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 800120e:	bf00      	nop
 8001210:	3714      	adds	r7, #20
 8001212:	46bd      	mov	sp, r7
 8001214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001218:	4770      	bx	lr
 800121a:	bf00      	nop
 800121c:	40000400 	.word	0x40000400
 8001220:	40023800 	.word	0x40023800

08001224 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b088      	sub	sp, #32
 8001228:	af00      	add	r7, sp, #0
 800122a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800122c:	f107 030c 	add.w	r3, r7, #12
 8001230:	2200      	movs	r2, #0
 8001232:	601a      	str	r2, [r3, #0]
 8001234:	605a      	str	r2, [r3, #4]
 8001236:	609a      	str	r2, [r3, #8]
 8001238:	60da      	str	r2, [r3, #12]
 800123a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	4a11      	ldr	r2, [pc, #68]	@ (8001288 <HAL_TIM_MspPostInit+0x64>)
 8001242:	4293      	cmp	r3, r2
 8001244:	d11b      	bne.n	800127e <HAL_TIM_MspPostInit+0x5a>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001246:	4b11      	ldr	r3, [pc, #68]	@ (800128c <HAL_TIM_MspPostInit+0x68>)
 8001248:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800124a:	4a10      	ldr	r2, [pc, #64]	@ (800128c <HAL_TIM_MspPostInit+0x68>)
 800124c:	f043 0302 	orr.w	r3, r3, #2
 8001250:	6313      	str	r3, [r2, #48]	@ 0x30
 8001252:	4b0e      	ldr	r3, [pc, #56]	@ (800128c <HAL_TIM_MspPostInit+0x68>)
 8001254:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001256:	f003 0302 	and.w	r3, r3, #2
 800125a:	60bb      	str	r3, [r7, #8]
 800125c:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800125e:	2310      	movs	r3, #16
 8001260:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001262:	2302      	movs	r3, #2
 8001264:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001266:	2300      	movs	r3, #0
 8001268:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800126a:	2300      	movs	r3, #0
 800126c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800126e:	2302      	movs	r3, #2
 8001270:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001272:	f107 030c 	add.w	r3, r7, #12
 8001276:	4619      	mov	r1, r3
 8001278:	4805      	ldr	r0, [pc, #20]	@ (8001290 <HAL_TIM_MspPostInit+0x6c>)
 800127a:	f000 fa5f 	bl	800173c <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800127e:	bf00      	nop
 8001280:	3720      	adds	r7, #32
 8001282:	46bd      	mov	sp, r7
 8001284:	bd80      	pop	{r7, pc}
 8001286:	bf00      	nop
 8001288:	40000400 	.word	0x40000400
 800128c:	40023800 	.word	0x40023800
 8001290:	40020400 	.word	0x40020400

08001294 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001294:	b480      	push	{r7}
 8001296:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001298:	bf00      	nop
 800129a:	e7fd      	b.n	8001298 <NMI_Handler+0x4>

0800129c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800129c:	b480      	push	{r7}
 800129e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80012a0:	bf00      	nop
 80012a2:	e7fd      	b.n	80012a0 <HardFault_Handler+0x4>

080012a4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80012a4:	b480      	push	{r7}
 80012a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80012a8:	bf00      	nop
 80012aa:	e7fd      	b.n	80012a8 <MemManage_Handler+0x4>

080012ac <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80012ac:	b480      	push	{r7}
 80012ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80012b0:	bf00      	nop
 80012b2:	e7fd      	b.n	80012b0 <BusFault_Handler+0x4>

080012b4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80012b4:	b480      	push	{r7}
 80012b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80012b8:	bf00      	nop
 80012ba:	e7fd      	b.n	80012b8 <UsageFault_Handler+0x4>

080012bc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80012bc:	b480      	push	{r7}
 80012be:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80012c0:	bf00      	nop
 80012c2:	46bd      	mov	sp, r7
 80012c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c8:	4770      	bx	lr

080012ca <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80012ca:	b480      	push	{r7}
 80012cc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80012ce:	bf00      	nop
 80012d0:	46bd      	mov	sp, r7
 80012d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d6:	4770      	bx	lr

080012d8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80012d8:	b480      	push	{r7}
 80012da:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80012dc:	bf00      	nop
 80012de:	46bd      	mov	sp, r7
 80012e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e4:	4770      	bx	lr

080012e6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80012e6:	b580      	push	{r7, lr}
 80012e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80012ea:	f000 f8d1 	bl	8001490 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80012ee:	bf00      	nop
 80012f0:	bd80      	pop	{r7, pc}

080012f2 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 80012f2:	b580      	push	{r7, lr}
 80012f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(UWB_IRQ_Pin);
 80012f6:	2004      	movs	r0, #4
 80012f8:	f000 fc08 	bl	8001b0c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 80012fc:	bf00      	nop
 80012fe:	bd80      	pop	{r7, pc}

08001300 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LORA_IRQ_Pin);
 8001304:	2010      	movs	r0, #16
 8001306:	f000 fc01 	bl	8001b0c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 800130a:	bf00      	nop
 800130c:	bd80      	pop	{r7, pc}

0800130e <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800130e:	b580      	push	{r7, lr}
 8001310:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ADS_DRDY_Pin);
 8001312:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001316:	f000 fbf9 	bl	8001b0c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800131a:	bf00      	nop
 800131c:	bd80      	pop	{r7, pc}
	...

08001320 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001324:	4802      	ldr	r0, [pc, #8]	@ (8001330 <OTG_FS_IRQHandler+0x10>)
 8001326:	f000 fd41 	bl	8001dac <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800132a:	bf00      	nop
 800132c:	bd80      	pop	{r7, pc}
 800132e:	bf00      	nop
 8001330:	20001818 	.word	0x20001818

08001334 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	b086      	sub	sp, #24
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800133c:	4a14      	ldr	r2, [pc, #80]	@ (8001390 <_sbrk+0x5c>)
 800133e:	4b15      	ldr	r3, [pc, #84]	@ (8001394 <_sbrk+0x60>)
 8001340:	1ad3      	subs	r3, r2, r3
 8001342:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001344:	697b      	ldr	r3, [r7, #20]
 8001346:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001348:	4b13      	ldr	r3, [pc, #76]	@ (8001398 <_sbrk+0x64>)
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	2b00      	cmp	r3, #0
 800134e:	d102      	bne.n	8001356 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001350:	4b11      	ldr	r3, [pc, #68]	@ (8001398 <_sbrk+0x64>)
 8001352:	4a12      	ldr	r2, [pc, #72]	@ (800139c <_sbrk+0x68>)
 8001354:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001356:	4b10      	ldr	r3, [pc, #64]	@ (8001398 <_sbrk+0x64>)
 8001358:	681a      	ldr	r2, [r3, #0]
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	4413      	add	r3, r2
 800135e:	693a      	ldr	r2, [r7, #16]
 8001360:	429a      	cmp	r2, r3
 8001362:	d207      	bcs.n	8001374 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001364:	f008 fd58 	bl	8009e18 <__errno>
 8001368:	4603      	mov	r3, r0
 800136a:	220c      	movs	r2, #12
 800136c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800136e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001372:	e009      	b.n	8001388 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001374:	4b08      	ldr	r3, [pc, #32]	@ (8001398 <_sbrk+0x64>)
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800137a:	4b07      	ldr	r3, [pc, #28]	@ (8001398 <_sbrk+0x64>)
 800137c:	681a      	ldr	r2, [r3, #0]
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	4413      	add	r3, r2
 8001382:	4a05      	ldr	r2, [pc, #20]	@ (8001398 <_sbrk+0x64>)
 8001384:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001386:	68fb      	ldr	r3, [r7, #12]
}
 8001388:	4618      	mov	r0, r3
 800138a:	3718      	adds	r7, #24
 800138c:	46bd      	mov	sp, r7
 800138e:	bd80      	pop	{r7, pc}
 8001390:	20040000 	.word	0x20040000
 8001394:	00000400 	.word	0x00000400
 8001398:	2000031c 	.word	0x2000031c
 800139c:	20001e40 	.word	0x20001e40

080013a0 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80013a0:	b480      	push	{r7}
 80013a2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80013a4:	4b06      	ldr	r3, [pc, #24]	@ (80013c0 <SystemInit+0x20>)
 80013a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80013aa:	4a05      	ldr	r2, [pc, #20]	@ (80013c0 <SystemInit+0x20>)
 80013ac:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80013b0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80013b4:	bf00      	nop
 80013b6:	46bd      	mov	sp, r7
 80013b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013bc:	4770      	bx	lr
 80013be:	bf00      	nop
 80013c0:	e000ed00 	.word	0xe000ed00

080013c4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80013c4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80013fc <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit 
 80013c8:	f7ff ffea 	bl	80013a0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80013cc:	480c      	ldr	r0, [pc, #48]	@ (8001400 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80013ce:	490d      	ldr	r1, [pc, #52]	@ (8001404 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80013d0:	4a0d      	ldr	r2, [pc, #52]	@ (8001408 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80013d2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80013d4:	e002      	b.n	80013dc <LoopCopyDataInit>

080013d6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80013d6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80013d8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80013da:	3304      	adds	r3, #4

080013dc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80013dc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80013de:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80013e0:	d3f9      	bcc.n	80013d6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80013e2:	4a0a      	ldr	r2, [pc, #40]	@ (800140c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80013e4:	4c0a      	ldr	r4, [pc, #40]	@ (8001410 <LoopFillZerobss+0x22>)
  movs r3, #0
 80013e6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80013e8:	e001      	b.n	80013ee <LoopFillZerobss>

080013ea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80013ea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80013ec:	3204      	adds	r2, #4

080013ee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80013ee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80013f0:	d3fb      	bcc.n	80013ea <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80013f2:	f008 fd17 	bl	8009e24 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80013f6:	f7ff fb33 	bl	8000a60 <main>
  bx  lr    
 80013fa:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80013fc:	20040000 	.word	0x20040000
  ldr r0, =_sdata
 8001400:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001404:	20000170 	.word	0x20000170
  ldr r2, =_sidata
 8001408:	08009f84 	.word	0x08009f84
  ldr r2, =_sbss
 800140c:	20000170 	.word	0x20000170
  ldr r4, =_ebss
 8001410:	20001e40 	.word	0x20001e40

08001414 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001414:	e7fe      	b.n	8001414 <ADC_IRQHandler>

08001416 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001416:	b580      	push	{r7, lr}
 8001418:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800141a:	2003      	movs	r0, #3
 800141c:	f000 f94c 	bl	80016b8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001420:	200f      	movs	r0, #15
 8001422:	f000 f805 	bl	8001430 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001426:	f7ff fdd7 	bl	8000fd8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800142a:	2300      	movs	r3, #0
}
 800142c:	4618      	mov	r0, r3
 800142e:	bd80      	pop	{r7, pc}

08001430 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	b082      	sub	sp, #8
 8001434:	af00      	add	r7, sp, #0
 8001436:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001438:	4b12      	ldr	r3, [pc, #72]	@ (8001484 <HAL_InitTick+0x54>)
 800143a:	681a      	ldr	r2, [r3, #0]
 800143c:	4b12      	ldr	r3, [pc, #72]	@ (8001488 <HAL_InitTick+0x58>)
 800143e:	781b      	ldrb	r3, [r3, #0]
 8001440:	4619      	mov	r1, r3
 8001442:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001446:	fbb3 f3f1 	udiv	r3, r3, r1
 800144a:	fbb2 f3f3 	udiv	r3, r2, r3
 800144e:	4618      	mov	r0, r3
 8001450:	f000 f967 	bl	8001722 <HAL_SYSTICK_Config>
 8001454:	4603      	mov	r3, r0
 8001456:	2b00      	cmp	r3, #0
 8001458:	d001      	beq.n	800145e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800145a:	2301      	movs	r3, #1
 800145c:	e00e      	b.n	800147c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	2b0f      	cmp	r3, #15
 8001462:	d80a      	bhi.n	800147a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001464:	2200      	movs	r2, #0
 8001466:	6879      	ldr	r1, [r7, #4]
 8001468:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800146c:	f000 f92f 	bl	80016ce <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001470:	4a06      	ldr	r2, [pc, #24]	@ (800148c <HAL_InitTick+0x5c>)
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001476:	2300      	movs	r3, #0
 8001478:	e000      	b.n	800147c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800147a:	2301      	movs	r3, #1
}
 800147c:	4618      	mov	r0, r3
 800147e:	3708      	adds	r7, #8
 8001480:	46bd      	mov	sp, r7
 8001482:	bd80      	pop	{r7, pc}
 8001484:	20000000 	.word	0x20000000
 8001488:	20000008 	.word	0x20000008
 800148c:	20000004 	.word	0x20000004

08001490 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001490:	b480      	push	{r7}
 8001492:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001494:	4b06      	ldr	r3, [pc, #24]	@ (80014b0 <HAL_IncTick+0x20>)
 8001496:	781b      	ldrb	r3, [r3, #0]
 8001498:	461a      	mov	r2, r3
 800149a:	4b06      	ldr	r3, [pc, #24]	@ (80014b4 <HAL_IncTick+0x24>)
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	4413      	add	r3, r2
 80014a0:	4a04      	ldr	r2, [pc, #16]	@ (80014b4 <HAL_IncTick+0x24>)
 80014a2:	6013      	str	r3, [r2, #0]
}
 80014a4:	bf00      	nop
 80014a6:	46bd      	mov	sp, r7
 80014a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ac:	4770      	bx	lr
 80014ae:	bf00      	nop
 80014b0:	20000008 	.word	0x20000008
 80014b4:	20000320 	.word	0x20000320

080014b8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80014b8:	b480      	push	{r7}
 80014ba:	af00      	add	r7, sp, #0
  return uwTick;
 80014bc:	4b03      	ldr	r3, [pc, #12]	@ (80014cc <HAL_GetTick+0x14>)
 80014be:	681b      	ldr	r3, [r3, #0]
}
 80014c0:	4618      	mov	r0, r3
 80014c2:	46bd      	mov	sp, r7
 80014c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c8:	4770      	bx	lr
 80014ca:	bf00      	nop
 80014cc:	20000320 	.word	0x20000320

080014d0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b084      	sub	sp, #16
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80014d8:	f7ff ffee 	bl	80014b8 <HAL_GetTick>
 80014dc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80014e2:	68fb      	ldr	r3, [r7, #12]
 80014e4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80014e8:	d005      	beq.n	80014f6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80014ea:	4b0a      	ldr	r3, [pc, #40]	@ (8001514 <HAL_Delay+0x44>)
 80014ec:	781b      	ldrb	r3, [r3, #0]
 80014ee:	461a      	mov	r2, r3
 80014f0:	68fb      	ldr	r3, [r7, #12]
 80014f2:	4413      	add	r3, r2
 80014f4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80014f6:	bf00      	nop
 80014f8:	f7ff ffde 	bl	80014b8 <HAL_GetTick>
 80014fc:	4602      	mov	r2, r0
 80014fe:	68bb      	ldr	r3, [r7, #8]
 8001500:	1ad3      	subs	r3, r2, r3
 8001502:	68fa      	ldr	r2, [r7, #12]
 8001504:	429a      	cmp	r2, r3
 8001506:	d8f7      	bhi.n	80014f8 <HAL_Delay+0x28>
  {
  }
}
 8001508:	bf00      	nop
 800150a:	bf00      	nop
 800150c:	3710      	adds	r7, #16
 800150e:	46bd      	mov	sp, r7
 8001510:	bd80      	pop	{r7, pc}
 8001512:	bf00      	nop
 8001514:	20000008 	.word	0x20000008

08001518 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001518:	b480      	push	{r7}
 800151a:	b085      	sub	sp, #20
 800151c:	af00      	add	r7, sp, #0
 800151e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	f003 0307 	and.w	r3, r3, #7
 8001526:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001528:	4b0b      	ldr	r3, [pc, #44]	@ (8001558 <__NVIC_SetPriorityGrouping+0x40>)
 800152a:	68db      	ldr	r3, [r3, #12]
 800152c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800152e:	68ba      	ldr	r2, [r7, #8]
 8001530:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001534:	4013      	ands	r3, r2
 8001536:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001538:	68fb      	ldr	r3, [r7, #12]
 800153a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800153c:	68bb      	ldr	r3, [r7, #8]
 800153e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001540:	4b06      	ldr	r3, [pc, #24]	@ (800155c <__NVIC_SetPriorityGrouping+0x44>)
 8001542:	4313      	orrs	r3, r2
 8001544:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001546:	4a04      	ldr	r2, [pc, #16]	@ (8001558 <__NVIC_SetPriorityGrouping+0x40>)
 8001548:	68bb      	ldr	r3, [r7, #8]
 800154a:	60d3      	str	r3, [r2, #12]
}
 800154c:	bf00      	nop
 800154e:	3714      	adds	r7, #20
 8001550:	46bd      	mov	sp, r7
 8001552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001556:	4770      	bx	lr
 8001558:	e000ed00 	.word	0xe000ed00
 800155c:	05fa0000 	.word	0x05fa0000

08001560 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001560:	b480      	push	{r7}
 8001562:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001564:	4b04      	ldr	r3, [pc, #16]	@ (8001578 <__NVIC_GetPriorityGrouping+0x18>)
 8001566:	68db      	ldr	r3, [r3, #12]
 8001568:	0a1b      	lsrs	r3, r3, #8
 800156a:	f003 0307 	and.w	r3, r3, #7
}
 800156e:	4618      	mov	r0, r3
 8001570:	46bd      	mov	sp, r7
 8001572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001576:	4770      	bx	lr
 8001578:	e000ed00 	.word	0xe000ed00

0800157c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800157c:	b480      	push	{r7}
 800157e:	b083      	sub	sp, #12
 8001580:	af00      	add	r7, sp, #0
 8001582:	4603      	mov	r3, r0
 8001584:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001586:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800158a:	2b00      	cmp	r3, #0
 800158c:	db0b      	blt.n	80015a6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800158e:	79fb      	ldrb	r3, [r7, #7]
 8001590:	f003 021f 	and.w	r2, r3, #31
 8001594:	4907      	ldr	r1, [pc, #28]	@ (80015b4 <__NVIC_EnableIRQ+0x38>)
 8001596:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800159a:	095b      	lsrs	r3, r3, #5
 800159c:	2001      	movs	r0, #1
 800159e:	fa00 f202 	lsl.w	r2, r0, r2
 80015a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80015a6:	bf00      	nop
 80015a8:	370c      	adds	r7, #12
 80015aa:	46bd      	mov	sp, r7
 80015ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b0:	4770      	bx	lr
 80015b2:	bf00      	nop
 80015b4:	e000e100 	.word	0xe000e100

080015b8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80015b8:	b480      	push	{r7}
 80015ba:	b083      	sub	sp, #12
 80015bc:	af00      	add	r7, sp, #0
 80015be:	4603      	mov	r3, r0
 80015c0:	6039      	str	r1, [r7, #0]
 80015c2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	db0a      	blt.n	80015e2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015cc:	683b      	ldr	r3, [r7, #0]
 80015ce:	b2da      	uxtb	r2, r3
 80015d0:	490c      	ldr	r1, [pc, #48]	@ (8001604 <__NVIC_SetPriority+0x4c>)
 80015d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015d6:	0112      	lsls	r2, r2, #4
 80015d8:	b2d2      	uxtb	r2, r2
 80015da:	440b      	add	r3, r1
 80015dc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80015e0:	e00a      	b.n	80015f8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015e2:	683b      	ldr	r3, [r7, #0]
 80015e4:	b2da      	uxtb	r2, r3
 80015e6:	4908      	ldr	r1, [pc, #32]	@ (8001608 <__NVIC_SetPriority+0x50>)
 80015e8:	79fb      	ldrb	r3, [r7, #7]
 80015ea:	f003 030f 	and.w	r3, r3, #15
 80015ee:	3b04      	subs	r3, #4
 80015f0:	0112      	lsls	r2, r2, #4
 80015f2:	b2d2      	uxtb	r2, r2
 80015f4:	440b      	add	r3, r1
 80015f6:	761a      	strb	r2, [r3, #24]
}
 80015f8:	bf00      	nop
 80015fa:	370c      	adds	r7, #12
 80015fc:	46bd      	mov	sp, r7
 80015fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001602:	4770      	bx	lr
 8001604:	e000e100 	.word	0xe000e100
 8001608:	e000ed00 	.word	0xe000ed00

0800160c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800160c:	b480      	push	{r7}
 800160e:	b089      	sub	sp, #36	@ 0x24
 8001610:	af00      	add	r7, sp, #0
 8001612:	60f8      	str	r0, [r7, #12]
 8001614:	60b9      	str	r1, [r7, #8]
 8001616:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001618:	68fb      	ldr	r3, [r7, #12]
 800161a:	f003 0307 	and.w	r3, r3, #7
 800161e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001620:	69fb      	ldr	r3, [r7, #28]
 8001622:	f1c3 0307 	rsb	r3, r3, #7
 8001626:	2b04      	cmp	r3, #4
 8001628:	bf28      	it	cs
 800162a:	2304      	movcs	r3, #4
 800162c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800162e:	69fb      	ldr	r3, [r7, #28]
 8001630:	3304      	adds	r3, #4
 8001632:	2b06      	cmp	r3, #6
 8001634:	d902      	bls.n	800163c <NVIC_EncodePriority+0x30>
 8001636:	69fb      	ldr	r3, [r7, #28]
 8001638:	3b03      	subs	r3, #3
 800163a:	e000      	b.n	800163e <NVIC_EncodePriority+0x32>
 800163c:	2300      	movs	r3, #0
 800163e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001640:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001644:	69bb      	ldr	r3, [r7, #24]
 8001646:	fa02 f303 	lsl.w	r3, r2, r3
 800164a:	43da      	mvns	r2, r3
 800164c:	68bb      	ldr	r3, [r7, #8]
 800164e:	401a      	ands	r2, r3
 8001650:	697b      	ldr	r3, [r7, #20]
 8001652:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001654:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001658:	697b      	ldr	r3, [r7, #20]
 800165a:	fa01 f303 	lsl.w	r3, r1, r3
 800165e:	43d9      	mvns	r1, r3
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001664:	4313      	orrs	r3, r2
         );
}
 8001666:	4618      	mov	r0, r3
 8001668:	3724      	adds	r7, #36	@ 0x24
 800166a:	46bd      	mov	sp, r7
 800166c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001670:	4770      	bx	lr
	...

08001674 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	b082      	sub	sp, #8
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	3b01      	subs	r3, #1
 8001680:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001684:	d301      	bcc.n	800168a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001686:	2301      	movs	r3, #1
 8001688:	e00f      	b.n	80016aa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800168a:	4a0a      	ldr	r2, [pc, #40]	@ (80016b4 <SysTick_Config+0x40>)
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	3b01      	subs	r3, #1
 8001690:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001692:	210f      	movs	r1, #15
 8001694:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001698:	f7ff ff8e 	bl	80015b8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800169c:	4b05      	ldr	r3, [pc, #20]	@ (80016b4 <SysTick_Config+0x40>)
 800169e:	2200      	movs	r2, #0
 80016a0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80016a2:	4b04      	ldr	r3, [pc, #16]	@ (80016b4 <SysTick_Config+0x40>)
 80016a4:	2207      	movs	r2, #7
 80016a6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80016a8:	2300      	movs	r3, #0
}
 80016aa:	4618      	mov	r0, r3
 80016ac:	3708      	adds	r7, #8
 80016ae:	46bd      	mov	sp, r7
 80016b0:	bd80      	pop	{r7, pc}
 80016b2:	bf00      	nop
 80016b4:	e000e010 	.word	0xe000e010

080016b8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	b082      	sub	sp, #8
 80016bc:	af00      	add	r7, sp, #0
 80016be:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80016c0:	6878      	ldr	r0, [r7, #4]
 80016c2:	f7ff ff29 	bl	8001518 <__NVIC_SetPriorityGrouping>
}
 80016c6:	bf00      	nop
 80016c8:	3708      	adds	r7, #8
 80016ca:	46bd      	mov	sp, r7
 80016cc:	bd80      	pop	{r7, pc}

080016ce <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80016ce:	b580      	push	{r7, lr}
 80016d0:	b086      	sub	sp, #24
 80016d2:	af00      	add	r7, sp, #0
 80016d4:	4603      	mov	r3, r0
 80016d6:	60b9      	str	r1, [r7, #8]
 80016d8:	607a      	str	r2, [r7, #4]
 80016da:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80016dc:	2300      	movs	r3, #0
 80016de:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80016e0:	f7ff ff3e 	bl	8001560 <__NVIC_GetPriorityGrouping>
 80016e4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80016e6:	687a      	ldr	r2, [r7, #4]
 80016e8:	68b9      	ldr	r1, [r7, #8]
 80016ea:	6978      	ldr	r0, [r7, #20]
 80016ec:	f7ff ff8e 	bl	800160c <NVIC_EncodePriority>
 80016f0:	4602      	mov	r2, r0
 80016f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80016f6:	4611      	mov	r1, r2
 80016f8:	4618      	mov	r0, r3
 80016fa:	f7ff ff5d 	bl	80015b8 <__NVIC_SetPriority>
}
 80016fe:	bf00      	nop
 8001700:	3718      	adds	r7, #24
 8001702:	46bd      	mov	sp, r7
 8001704:	bd80      	pop	{r7, pc}

08001706 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001706:	b580      	push	{r7, lr}
 8001708:	b082      	sub	sp, #8
 800170a:	af00      	add	r7, sp, #0
 800170c:	4603      	mov	r3, r0
 800170e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001710:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001714:	4618      	mov	r0, r3
 8001716:	f7ff ff31 	bl	800157c <__NVIC_EnableIRQ>
}
 800171a:	bf00      	nop
 800171c:	3708      	adds	r7, #8
 800171e:	46bd      	mov	sp, r7
 8001720:	bd80      	pop	{r7, pc}

08001722 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001722:	b580      	push	{r7, lr}
 8001724:	b082      	sub	sp, #8
 8001726:	af00      	add	r7, sp, #0
 8001728:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800172a:	6878      	ldr	r0, [r7, #4]
 800172c:	f7ff ffa2 	bl	8001674 <SysTick_Config>
 8001730:	4603      	mov	r3, r0
}
 8001732:	4618      	mov	r0, r3
 8001734:	3708      	adds	r7, #8
 8001736:	46bd      	mov	sp, r7
 8001738:	bd80      	pop	{r7, pc}
	...

0800173c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800173c:	b480      	push	{r7}
 800173e:	b089      	sub	sp, #36	@ 0x24
 8001740:	af00      	add	r7, sp, #0
 8001742:	6078      	str	r0, [r7, #4]
 8001744:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8001746:	2300      	movs	r3, #0
 8001748:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800174a:	2300      	movs	r3, #0
 800174c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800174e:	2300      	movs	r3, #0
 8001750:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8001752:	2300      	movs	r3, #0
 8001754:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8001756:	2300      	movs	r3, #0
 8001758:	61fb      	str	r3, [r7, #28]
 800175a:	e169      	b.n	8001a30 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 800175c:	2201      	movs	r2, #1
 800175e:	69fb      	ldr	r3, [r7, #28]
 8001760:	fa02 f303 	lsl.w	r3, r2, r3
 8001764:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001766:	683b      	ldr	r3, [r7, #0]
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	697a      	ldr	r2, [r7, #20]
 800176c:	4013      	ands	r3, r2
 800176e:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8001770:	693a      	ldr	r2, [r7, #16]
 8001772:	697b      	ldr	r3, [r7, #20]
 8001774:	429a      	cmp	r2, r3
 8001776:	f040 8158 	bne.w	8001a2a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800177a:	683b      	ldr	r3, [r7, #0]
 800177c:	685b      	ldr	r3, [r3, #4]
 800177e:	f003 0303 	and.w	r3, r3, #3
 8001782:	2b01      	cmp	r3, #1
 8001784:	d005      	beq.n	8001792 <HAL_GPIO_Init+0x56>
 8001786:	683b      	ldr	r3, [r7, #0]
 8001788:	685b      	ldr	r3, [r3, #4]
 800178a:	f003 0303 	and.w	r3, r3, #3
 800178e:	2b02      	cmp	r3, #2
 8001790:	d130      	bne.n	80017f4 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	689b      	ldr	r3, [r3, #8]
 8001796:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001798:	69fb      	ldr	r3, [r7, #28]
 800179a:	005b      	lsls	r3, r3, #1
 800179c:	2203      	movs	r2, #3
 800179e:	fa02 f303 	lsl.w	r3, r2, r3
 80017a2:	43db      	mvns	r3, r3
 80017a4:	69ba      	ldr	r2, [r7, #24]
 80017a6:	4013      	ands	r3, r2
 80017a8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80017aa:	683b      	ldr	r3, [r7, #0]
 80017ac:	68da      	ldr	r2, [r3, #12]
 80017ae:	69fb      	ldr	r3, [r7, #28]
 80017b0:	005b      	lsls	r3, r3, #1
 80017b2:	fa02 f303 	lsl.w	r3, r2, r3
 80017b6:	69ba      	ldr	r2, [r7, #24]
 80017b8:	4313      	orrs	r3, r2
 80017ba:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	69ba      	ldr	r2, [r7, #24]
 80017c0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	685b      	ldr	r3, [r3, #4]
 80017c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80017c8:	2201      	movs	r2, #1
 80017ca:	69fb      	ldr	r3, [r7, #28]
 80017cc:	fa02 f303 	lsl.w	r3, r2, r3
 80017d0:	43db      	mvns	r3, r3
 80017d2:	69ba      	ldr	r2, [r7, #24]
 80017d4:	4013      	ands	r3, r2
 80017d6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80017d8:	683b      	ldr	r3, [r7, #0]
 80017da:	685b      	ldr	r3, [r3, #4]
 80017dc:	091b      	lsrs	r3, r3, #4
 80017de:	f003 0201 	and.w	r2, r3, #1
 80017e2:	69fb      	ldr	r3, [r7, #28]
 80017e4:	fa02 f303 	lsl.w	r3, r2, r3
 80017e8:	69ba      	ldr	r2, [r7, #24]
 80017ea:	4313      	orrs	r3, r2
 80017ec:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	69ba      	ldr	r2, [r7, #24]
 80017f2:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80017f4:	683b      	ldr	r3, [r7, #0]
 80017f6:	685b      	ldr	r3, [r3, #4]
 80017f8:	f003 0303 	and.w	r3, r3, #3
 80017fc:	2b03      	cmp	r3, #3
 80017fe:	d017      	beq.n	8001830 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	68db      	ldr	r3, [r3, #12]
 8001804:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8001806:	69fb      	ldr	r3, [r7, #28]
 8001808:	005b      	lsls	r3, r3, #1
 800180a:	2203      	movs	r2, #3
 800180c:	fa02 f303 	lsl.w	r3, r2, r3
 8001810:	43db      	mvns	r3, r3
 8001812:	69ba      	ldr	r2, [r7, #24]
 8001814:	4013      	ands	r3, r2
 8001816:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8001818:	683b      	ldr	r3, [r7, #0]
 800181a:	689a      	ldr	r2, [r3, #8]
 800181c:	69fb      	ldr	r3, [r7, #28]
 800181e:	005b      	lsls	r3, r3, #1
 8001820:	fa02 f303 	lsl.w	r3, r2, r3
 8001824:	69ba      	ldr	r2, [r7, #24]
 8001826:	4313      	orrs	r3, r2
 8001828:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	69ba      	ldr	r2, [r7, #24]
 800182e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001830:	683b      	ldr	r3, [r7, #0]
 8001832:	685b      	ldr	r3, [r3, #4]
 8001834:	f003 0303 	and.w	r3, r3, #3
 8001838:	2b02      	cmp	r3, #2
 800183a:	d123      	bne.n	8001884 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 800183c:	69fb      	ldr	r3, [r7, #28]
 800183e:	08da      	lsrs	r2, r3, #3
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	3208      	adds	r2, #8
 8001844:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001848:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800184a:	69fb      	ldr	r3, [r7, #28]
 800184c:	f003 0307 	and.w	r3, r3, #7
 8001850:	009b      	lsls	r3, r3, #2
 8001852:	220f      	movs	r2, #15
 8001854:	fa02 f303 	lsl.w	r3, r2, r3
 8001858:	43db      	mvns	r3, r3
 800185a:	69ba      	ldr	r2, [r7, #24]
 800185c:	4013      	ands	r3, r2
 800185e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8001860:	683b      	ldr	r3, [r7, #0]
 8001862:	691a      	ldr	r2, [r3, #16]
 8001864:	69fb      	ldr	r3, [r7, #28]
 8001866:	f003 0307 	and.w	r3, r3, #7
 800186a:	009b      	lsls	r3, r3, #2
 800186c:	fa02 f303 	lsl.w	r3, r2, r3
 8001870:	69ba      	ldr	r2, [r7, #24]
 8001872:	4313      	orrs	r3, r2
 8001874:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8001876:	69fb      	ldr	r3, [r7, #28]
 8001878:	08da      	lsrs	r2, r3, #3
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	3208      	adds	r2, #8
 800187e:	69b9      	ldr	r1, [r7, #24]
 8001880:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800188a:	69fb      	ldr	r3, [r7, #28]
 800188c:	005b      	lsls	r3, r3, #1
 800188e:	2203      	movs	r2, #3
 8001890:	fa02 f303 	lsl.w	r3, r2, r3
 8001894:	43db      	mvns	r3, r3
 8001896:	69ba      	ldr	r2, [r7, #24]
 8001898:	4013      	ands	r3, r2
 800189a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800189c:	683b      	ldr	r3, [r7, #0]
 800189e:	685b      	ldr	r3, [r3, #4]
 80018a0:	f003 0203 	and.w	r2, r3, #3
 80018a4:	69fb      	ldr	r3, [r7, #28]
 80018a6:	005b      	lsls	r3, r3, #1
 80018a8:	fa02 f303 	lsl.w	r3, r2, r3
 80018ac:	69ba      	ldr	r2, [r7, #24]
 80018ae:	4313      	orrs	r3, r2
 80018b0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	69ba      	ldr	r2, [r7, #24]
 80018b6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80018b8:	683b      	ldr	r3, [r7, #0]
 80018ba:	685b      	ldr	r3, [r3, #4]
 80018bc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	f000 80b2 	beq.w	8001a2a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018c6:	4b60      	ldr	r3, [pc, #384]	@ (8001a48 <HAL_GPIO_Init+0x30c>)
 80018c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018ca:	4a5f      	ldr	r2, [pc, #380]	@ (8001a48 <HAL_GPIO_Init+0x30c>)
 80018cc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80018d0:	6453      	str	r3, [r2, #68]	@ 0x44
 80018d2:	4b5d      	ldr	r3, [pc, #372]	@ (8001a48 <HAL_GPIO_Init+0x30c>)
 80018d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018d6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80018da:	60fb      	str	r3, [r7, #12]
 80018dc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80018de:	4a5b      	ldr	r2, [pc, #364]	@ (8001a4c <HAL_GPIO_Init+0x310>)
 80018e0:	69fb      	ldr	r3, [r7, #28]
 80018e2:	089b      	lsrs	r3, r3, #2
 80018e4:	3302      	adds	r3, #2
 80018e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80018ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80018ec:	69fb      	ldr	r3, [r7, #28]
 80018ee:	f003 0303 	and.w	r3, r3, #3
 80018f2:	009b      	lsls	r3, r3, #2
 80018f4:	220f      	movs	r2, #15
 80018f6:	fa02 f303 	lsl.w	r3, r2, r3
 80018fa:	43db      	mvns	r3, r3
 80018fc:	69ba      	ldr	r2, [r7, #24]
 80018fe:	4013      	ands	r3, r2
 8001900:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	4a52      	ldr	r2, [pc, #328]	@ (8001a50 <HAL_GPIO_Init+0x314>)
 8001906:	4293      	cmp	r3, r2
 8001908:	d02b      	beq.n	8001962 <HAL_GPIO_Init+0x226>
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	4a51      	ldr	r2, [pc, #324]	@ (8001a54 <HAL_GPIO_Init+0x318>)
 800190e:	4293      	cmp	r3, r2
 8001910:	d025      	beq.n	800195e <HAL_GPIO_Init+0x222>
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	4a50      	ldr	r2, [pc, #320]	@ (8001a58 <HAL_GPIO_Init+0x31c>)
 8001916:	4293      	cmp	r3, r2
 8001918:	d01f      	beq.n	800195a <HAL_GPIO_Init+0x21e>
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	4a4f      	ldr	r2, [pc, #316]	@ (8001a5c <HAL_GPIO_Init+0x320>)
 800191e:	4293      	cmp	r3, r2
 8001920:	d019      	beq.n	8001956 <HAL_GPIO_Init+0x21a>
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	4a4e      	ldr	r2, [pc, #312]	@ (8001a60 <HAL_GPIO_Init+0x324>)
 8001926:	4293      	cmp	r3, r2
 8001928:	d013      	beq.n	8001952 <HAL_GPIO_Init+0x216>
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	4a4d      	ldr	r2, [pc, #308]	@ (8001a64 <HAL_GPIO_Init+0x328>)
 800192e:	4293      	cmp	r3, r2
 8001930:	d00d      	beq.n	800194e <HAL_GPIO_Init+0x212>
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	4a4c      	ldr	r2, [pc, #304]	@ (8001a68 <HAL_GPIO_Init+0x32c>)
 8001936:	4293      	cmp	r3, r2
 8001938:	d007      	beq.n	800194a <HAL_GPIO_Init+0x20e>
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	4a4b      	ldr	r2, [pc, #300]	@ (8001a6c <HAL_GPIO_Init+0x330>)
 800193e:	4293      	cmp	r3, r2
 8001940:	d101      	bne.n	8001946 <HAL_GPIO_Init+0x20a>
 8001942:	2307      	movs	r3, #7
 8001944:	e00e      	b.n	8001964 <HAL_GPIO_Init+0x228>
 8001946:	2308      	movs	r3, #8
 8001948:	e00c      	b.n	8001964 <HAL_GPIO_Init+0x228>
 800194a:	2306      	movs	r3, #6
 800194c:	e00a      	b.n	8001964 <HAL_GPIO_Init+0x228>
 800194e:	2305      	movs	r3, #5
 8001950:	e008      	b.n	8001964 <HAL_GPIO_Init+0x228>
 8001952:	2304      	movs	r3, #4
 8001954:	e006      	b.n	8001964 <HAL_GPIO_Init+0x228>
 8001956:	2303      	movs	r3, #3
 8001958:	e004      	b.n	8001964 <HAL_GPIO_Init+0x228>
 800195a:	2302      	movs	r3, #2
 800195c:	e002      	b.n	8001964 <HAL_GPIO_Init+0x228>
 800195e:	2301      	movs	r3, #1
 8001960:	e000      	b.n	8001964 <HAL_GPIO_Init+0x228>
 8001962:	2300      	movs	r3, #0
 8001964:	69fa      	ldr	r2, [r7, #28]
 8001966:	f002 0203 	and.w	r2, r2, #3
 800196a:	0092      	lsls	r2, r2, #2
 800196c:	4093      	lsls	r3, r2
 800196e:	69ba      	ldr	r2, [r7, #24]
 8001970:	4313      	orrs	r3, r2
 8001972:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8001974:	4935      	ldr	r1, [pc, #212]	@ (8001a4c <HAL_GPIO_Init+0x310>)
 8001976:	69fb      	ldr	r3, [r7, #28]
 8001978:	089b      	lsrs	r3, r3, #2
 800197a:	3302      	adds	r3, #2
 800197c:	69ba      	ldr	r2, [r7, #24]
 800197e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001982:	4b3b      	ldr	r3, [pc, #236]	@ (8001a70 <HAL_GPIO_Init+0x334>)
 8001984:	689b      	ldr	r3, [r3, #8]
 8001986:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001988:	693b      	ldr	r3, [r7, #16]
 800198a:	43db      	mvns	r3, r3
 800198c:	69ba      	ldr	r2, [r7, #24]
 800198e:	4013      	ands	r3, r2
 8001990:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001992:	683b      	ldr	r3, [r7, #0]
 8001994:	685b      	ldr	r3, [r3, #4]
 8001996:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800199a:	2b00      	cmp	r3, #0
 800199c:	d003      	beq.n	80019a6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800199e:	69ba      	ldr	r2, [r7, #24]
 80019a0:	693b      	ldr	r3, [r7, #16]
 80019a2:	4313      	orrs	r3, r2
 80019a4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80019a6:	4a32      	ldr	r2, [pc, #200]	@ (8001a70 <HAL_GPIO_Init+0x334>)
 80019a8:	69bb      	ldr	r3, [r7, #24]
 80019aa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80019ac:	4b30      	ldr	r3, [pc, #192]	@ (8001a70 <HAL_GPIO_Init+0x334>)
 80019ae:	68db      	ldr	r3, [r3, #12]
 80019b0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80019b2:	693b      	ldr	r3, [r7, #16]
 80019b4:	43db      	mvns	r3, r3
 80019b6:	69ba      	ldr	r2, [r7, #24]
 80019b8:	4013      	ands	r3, r2
 80019ba:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80019bc:	683b      	ldr	r3, [r7, #0]
 80019be:	685b      	ldr	r3, [r3, #4]
 80019c0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d003      	beq.n	80019d0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80019c8:	69ba      	ldr	r2, [r7, #24]
 80019ca:	693b      	ldr	r3, [r7, #16]
 80019cc:	4313      	orrs	r3, r2
 80019ce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80019d0:	4a27      	ldr	r2, [pc, #156]	@ (8001a70 <HAL_GPIO_Init+0x334>)
 80019d2:	69bb      	ldr	r3, [r7, #24]
 80019d4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80019d6:	4b26      	ldr	r3, [pc, #152]	@ (8001a70 <HAL_GPIO_Init+0x334>)
 80019d8:	685b      	ldr	r3, [r3, #4]
 80019da:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80019dc:	693b      	ldr	r3, [r7, #16]
 80019de:	43db      	mvns	r3, r3
 80019e0:	69ba      	ldr	r2, [r7, #24]
 80019e2:	4013      	ands	r3, r2
 80019e4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80019e6:	683b      	ldr	r3, [r7, #0]
 80019e8:	685b      	ldr	r3, [r3, #4]
 80019ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d003      	beq.n	80019fa <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80019f2:	69ba      	ldr	r2, [r7, #24]
 80019f4:	693b      	ldr	r3, [r7, #16]
 80019f6:	4313      	orrs	r3, r2
 80019f8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80019fa:	4a1d      	ldr	r2, [pc, #116]	@ (8001a70 <HAL_GPIO_Init+0x334>)
 80019fc:	69bb      	ldr	r3, [r7, #24]
 80019fe:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001a00:	4b1b      	ldr	r3, [pc, #108]	@ (8001a70 <HAL_GPIO_Init+0x334>)
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a06:	693b      	ldr	r3, [r7, #16]
 8001a08:	43db      	mvns	r3, r3
 8001a0a:	69ba      	ldr	r2, [r7, #24]
 8001a0c:	4013      	ands	r3, r2
 8001a0e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001a10:	683b      	ldr	r3, [r7, #0]
 8001a12:	685b      	ldr	r3, [r3, #4]
 8001a14:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d003      	beq.n	8001a24 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001a1c:	69ba      	ldr	r2, [r7, #24]
 8001a1e:	693b      	ldr	r3, [r7, #16]
 8001a20:	4313      	orrs	r3, r2
 8001a22:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001a24:	4a12      	ldr	r2, [pc, #72]	@ (8001a70 <HAL_GPIO_Init+0x334>)
 8001a26:	69bb      	ldr	r3, [r7, #24]
 8001a28:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8001a2a:	69fb      	ldr	r3, [r7, #28]
 8001a2c:	3301      	adds	r3, #1
 8001a2e:	61fb      	str	r3, [r7, #28]
 8001a30:	69fb      	ldr	r3, [r7, #28]
 8001a32:	2b0f      	cmp	r3, #15
 8001a34:	f67f ae92 	bls.w	800175c <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8001a38:	bf00      	nop
 8001a3a:	bf00      	nop
 8001a3c:	3724      	adds	r7, #36	@ 0x24
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a44:	4770      	bx	lr
 8001a46:	bf00      	nop
 8001a48:	40023800 	.word	0x40023800
 8001a4c:	40013800 	.word	0x40013800
 8001a50:	40020000 	.word	0x40020000
 8001a54:	40020400 	.word	0x40020400
 8001a58:	40020800 	.word	0x40020800
 8001a5c:	40020c00 	.word	0x40020c00
 8001a60:	40021000 	.word	0x40021000
 8001a64:	40021400 	.word	0x40021400
 8001a68:	40021800 	.word	0x40021800
 8001a6c:	40021c00 	.word	0x40021c00
 8001a70:	40013c00 	.word	0x40013c00

08001a74 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001a74:	b480      	push	{r7}
 8001a76:	b085      	sub	sp, #20
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	6078      	str	r0, [r7, #4]
 8001a7c:	460b      	mov	r3, r1
 8001a7e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	691a      	ldr	r2, [r3, #16]
 8001a84:	887b      	ldrh	r3, [r7, #2]
 8001a86:	4013      	ands	r3, r2
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d002      	beq.n	8001a92 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001a8c:	2301      	movs	r3, #1
 8001a8e:	73fb      	strb	r3, [r7, #15]
 8001a90:	e001      	b.n	8001a96 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001a92:	2300      	movs	r3, #0
 8001a94:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001a96:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a98:	4618      	mov	r0, r3
 8001a9a:	3714      	adds	r7, #20
 8001a9c:	46bd      	mov	sp, r7
 8001a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa2:	4770      	bx	lr

08001aa4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001aa4:	b480      	push	{r7}
 8001aa6:	b083      	sub	sp, #12
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	6078      	str	r0, [r7, #4]
 8001aac:	460b      	mov	r3, r1
 8001aae:	807b      	strh	r3, [r7, #2]
 8001ab0:	4613      	mov	r3, r2
 8001ab2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001ab4:	787b      	ldrb	r3, [r7, #1]
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d003      	beq.n	8001ac2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001aba:	887a      	ldrh	r2, [r7, #2]
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8001ac0:	e003      	b.n	8001aca <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8001ac2:	887b      	ldrh	r3, [r7, #2]
 8001ac4:	041a      	lsls	r2, r3, #16
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	619a      	str	r2, [r3, #24]
}
 8001aca:	bf00      	nop
 8001acc:	370c      	adds	r7, #12
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad4:	4770      	bx	lr

08001ad6 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin Specifies the pins to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001ad6:	b480      	push	{r7}
 8001ad8:	b085      	sub	sp, #20
 8001ada:	af00      	add	r7, sp, #0
 8001adc:	6078      	str	r0, [r7, #4]
 8001ade:	460b      	mov	r3, r1
 8001ae0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	695b      	ldr	r3, [r3, #20]
 8001ae6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001ae8:	887a      	ldrh	r2, [r7, #2]
 8001aea:	68fb      	ldr	r3, [r7, #12]
 8001aec:	4013      	ands	r3, r2
 8001aee:	041a      	lsls	r2, r3, #16
 8001af0:	68fb      	ldr	r3, [r7, #12]
 8001af2:	43d9      	mvns	r1, r3
 8001af4:	887b      	ldrh	r3, [r7, #2]
 8001af6:	400b      	ands	r3, r1
 8001af8:	431a      	orrs	r2, r3
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	619a      	str	r2, [r3, #24]
}
 8001afe:	bf00      	nop
 8001b00:	3714      	adds	r7, #20
 8001b02:	46bd      	mov	sp, r7
 8001b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b08:	4770      	bx	lr
	...

08001b0c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	b082      	sub	sp, #8
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	4603      	mov	r3, r0
 8001b14:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8001b16:	4b08      	ldr	r3, [pc, #32]	@ (8001b38 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001b18:	695a      	ldr	r2, [r3, #20]
 8001b1a:	88fb      	ldrh	r3, [r7, #6]
 8001b1c:	4013      	ands	r3, r2
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d006      	beq.n	8001b30 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001b22:	4a05      	ldr	r2, [pc, #20]	@ (8001b38 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001b24:	88fb      	ldrh	r3, [r7, #6]
 8001b26:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001b28:	88fb      	ldrh	r3, [r7, #6]
 8001b2a:	4618      	mov	r0, r3
 8001b2c:	f7fe ff84 	bl	8000a38 <HAL_GPIO_EXTI_Callback>
  }
}
 8001b30:	bf00      	nop
 8001b32:	3708      	adds	r7, #8
 8001b34:	46bd      	mov	sp, r7
 8001b36:	bd80      	pop	{r7, pc}
 8001b38:	40013c00 	.word	0x40013c00

08001b3c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	b086      	sub	sp, #24
 8001b40:	af02      	add	r7, sp, #8
 8001b42:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d101      	bne.n	8001b4e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001b4a:	2301      	movs	r3, #1
 8001b4c:	e108      	b.n	8001d60 <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8001b5a:	b2db      	uxtb	r3, r3
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d106      	bne.n	8001b6e <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	2200      	movs	r2, #0
 8001b64:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001b68:	6878      	ldr	r0, [r7, #4]
 8001b6a:	f007 fd0d 	bl	8009588 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	2203      	movs	r2, #3
 8001b72:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8001b76:	68bb      	ldr	r3, [r7, #8]
 8001b78:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001b7c:	d102      	bne.n	8001b84 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	2200      	movs	r2, #0
 8001b82:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	4618      	mov	r0, r3
 8001b8a:	f004 f820 	bl	8005bce <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	6818      	ldr	r0, [r3, #0]
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	7c1a      	ldrb	r2, [r3, #16]
 8001b96:	f88d 2000 	strb.w	r2, [sp]
 8001b9a:	3304      	adds	r3, #4
 8001b9c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b9e:	f003 fed7 	bl	8005950 <USB_CoreInit>
 8001ba2:	4603      	mov	r3, r0
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d005      	beq.n	8001bb4 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	2202      	movs	r2, #2
 8001bac:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001bb0:	2301      	movs	r3, #1
 8001bb2:	e0d5      	b.n	8001d60 <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	2100      	movs	r1, #0
 8001bba:	4618      	mov	r0, r3
 8001bbc:	f004 f818 	bl	8005bf0 <USB_SetCurrentMode>
 8001bc0:	4603      	mov	r3, r0
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d005      	beq.n	8001bd2 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	2202      	movs	r2, #2
 8001bca:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001bce:	2301      	movs	r3, #1
 8001bd0:	e0c6      	b.n	8001d60 <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001bd2:	2300      	movs	r3, #0
 8001bd4:	73fb      	strb	r3, [r7, #15]
 8001bd6:	e04a      	b.n	8001c6e <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001bd8:	7bfa      	ldrb	r2, [r7, #15]
 8001bda:	6879      	ldr	r1, [r7, #4]
 8001bdc:	4613      	mov	r3, r2
 8001bde:	00db      	lsls	r3, r3, #3
 8001be0:	4413      	add	r3, r2
 8001be2:	009b      	lsls	r3, r3, #2
 8001be4:	440b      	add	r3, r1
 8001be6:	3315      	adds	r3, #21
 8001be8:	2201      	movs	r2, #1
 8001bea:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001bec:	7bfa      	ldrb	r2, [r7, #15]
 8001bee:	6879      	ldr	r1, [r7, #4]
 8001bf0:	4613      	mov	r3, r2
 8001bf2:	00db      	lsls	r3, r3, #3
 8001bf4:	4413      	add	r3, r2
 8001bf6:	009b      	lsls	r3, r3, #2
 8001bf8:	440b      	add	r3, r1
 8001bfa:	3314      	adds	r3, #20
 8001bfc:	7bfa      	ldrb	r2, [r7, #15]
 8001bfe:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001c00:	7bfa      	ldrb	r2, [r7, #15]
 8001c02:	7bfb      	ldrb	r3, [r7, #15]
 8001c04:	b298      	uxth	r0, r3
 8001c06:	6879      	ldr	r1, [r7, #4]
 8001c08:	4613      	mov	r3, r2
 8001c0a:	00db      	lsls	r3, r3, #3
 8001c0c:	4413      	add	r3, r2
 8001c0e:	009b      	lsls	r3, r3, #2
 8001c10:	440b      	add	r3, r1
 8001c12:	332e      	adds	r3, #46	@ 0x2e
 8001c14:	4602      	mov	r2, r0
 8001c16:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001c18:	7bfa      	ldrb	r2, [r7, #15]
 8001c1a:	6879      	ldr	r1, [r7, #4]
 8001c1c:	4613      	mov	r3, r2
 8001c1e:	00db      	lsls	r3, r3, #3
 8001c20:	4413      	add	r3, r2
 8001c22:	009b      	lsls	r3, r3, #2
 8001c24:	440b      	add	r3, r1
 8001c26:	3318      	adds	r3, #24
 8001c28:	2200      	movs	r2, #0
 8001c2a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001c2c:	7bfa      	ldrb	r2, [r7, #15]
 8001c2e:	6879      	ldr	r1, [r7, #4]
 8001c30:	4613      	mov	r3, r2
 8001c32:	00db      	lsls	r3, r3, #3
 8001c34:	4413      	add	r3, r2
 8001c36:	009b      	lsls	r3, r3, #2
 8001c38:	440b      	add	r3, r1
 8001c3a:	331c      	adds	r3, #28
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001c40:	7bfa      	ldrb	r2, [r7, #15]
 8001c42:	6879      	ldr	r1, [r7, #4]
 8001c44:	4613      	mov	r3, r2
 8001c46:	00db      	lsls	r3, r3, #3
 8001c48:	4413      	add	r3, r2
 8001c4a:	009b      	lsls	r3, r3, #2
 8001c4c:	440b      	add	r3, r1
 8001c4e:	3320      	adds	r3, #32
 8001c50:	2200      	movs	r2, #0
 8001c52:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001c54:	7bfa      	ldrb	r2, [r7, #15]
 8001c56:	6879      	ldr	r1, [r7, #4]
 8001c58:	4613      	mov	r3, r2
 8001c5a:	00db      	lsls	r3, r3, #3
 8001c5c:	4413      	add	r3, r2
 8001c5e:	009b      	lsls	r3, r3, #2
 8001c60:	440b      	add	r3, r1
 8001c62:	3324      	adds	r3, #36	@ 0x24
 8001c64:	2200      	movs	r2, #0
 8001c66:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001c68:	7bfb      	ldrb	r3, [r7, #15]
 8001c6a:	3301      	adds	r3, #1
 8001c6c:	73fb      	strb	r3, [r7, #15]
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	791b      	ldrb	r3, [r3, #4]
 8001c72:	7bfa      	ldrb	r2, [r7, #15]
 8001c74:	429a      	cmp	r2, r3
 8001c76:	d3af      	bcc.n	8001bd8 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001c78:	2300      	movs	r3, #0
 8001c7a:	73fb      	strb	r3, [r7, #15]
 8001c7c:	e044      	b.n	8001d08 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001c7e:	7bfa      	ldrb	r2, [r7, #15]
 8001c80:	6879      	ldr	r1, [r7, #4]
 8001c82:	4613      	mov	r3, r2
 8001c84:	00db      	lsls	r3, r3, #3
 8001c86:	4413      	add	r3, r2
 8001c88:	009b      	lsls	r3, r3, #2
 8001c8a:	440b      	add	r3, r1
 8001c8c:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8001c90:	2200      	movs	r2, #0
 8001c92:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001c94:	7bfa      	ldrb	r2, [r7, #15]
 8001c96:	6879      	ldr	r1, [r7, #4]
 8001c98:	4613      	mov	r3, r2
 8001c9a:	00db      	lsls	r3, r3, #3
 8001c9c:	4413      	add	r3, r2
 8001c9e:	009b      	lsls	r3, r3, #2
 8001ca0:	440b      	add	r3, r1
 8001ca2:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8001ca6:	7bfa      	ldrb	r2, [r7, #15]
 8001ca8:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001caa:	7bfa      	ldrb	r2, [r7, #15]
 8001cac:	6879      	ldr	r1, [r7, #4]
 8001cae:	4613      	mov	r3, r2
 8001cb0:	00db      	lsls	r3, r3, #3
 8001cb2:	4413      	add	r3, r2
 8001cb4:	009b      	lsls	r3, r3, #2
 8001cb6:	440b      	add	r3, r1
 8001cb8:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001cc0:	7bfa      	ldrb	r2, [r7, #15]
 8001cc2:	6879      	ldr	r1, [r7, #4]
 8001cc4:	4613      	mov	r3, r2
 8001cc6:	00db      	lsls	r3, r3, #3
 8001cc8:	4413      	add	r3, r2
 8001cca:	009b      	lsls	r3, r3, #2
 8001ccc:	440b      	add	r3, r1
 8001cce:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001cd6:	7bfa      	ldrb	r2, [r7, #15]
 8001cd8:	6879      	ldr	r1, [r7, #4]
 8001cda:	4613      	mov	r3, r2
 8001cdc:	00db      	lsls	r3, r3, #3
 8001cde:	4413      	add	r3, r2
 8001ce0:	009b      	lsls	r3, r3, #2
 8001ce2:	440b      	add	r3, r1
 8001ce4:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8001ce8:	2200      	movs	r2, #0
 8001cea:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001cec:	7bfa      	ldrb	r2, [r7, #15]
 8001cee:	6879      	ldr	r1, [r7, #4]
 8001cf0:	4613      	mov	r3, r2
 8001cf2:	00db      	lsls	r3, r3, #3
 8001cf4:	4413      	add	r3, r2
 8001cf6:	009b      	lsls	r3, r3, #2
 8001cf8:	440b      	add	r3, r1
 8001cfa:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8001cfe:	2200      	movs	r2, #0
 8001d00:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001d02:	7bfb      	ldrb	r3, [r7, #15]
 8001d04:	3301      	adds	r3, #1
 8001d06:	73fb      	strb	r3, [r7, #15]
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	791b      	ldrb	r3, [r3, #4]
 8001d0c:	7bfa      	ldrb	r2, [r7, #15]
 8001d0e:	429a      	cmp	r2, r3
 8001d10:	d3b5      	bcc.n	8001c7e <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	6818      	ldr	r0, [r3, #0]
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	7c1a      	ldrb	r2, [r3, #16]
 8001d1a:	f88d 2000 	strb.w	r2, [sp]
 8001d1e:	3304      	adds	r3, #4
 8001d20:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001d22:	f003 ffb1 	bl	8005c88 <USB_DevInit>
 8001d26:	4603      	mov	r3, r0
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d005      	beq.n	8001d38 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	2202      	movs	r2, #2
 8001d30:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001d34:	2301      	movs	r3, #1
 8001d36:	e013      	b.n	8001d60 <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	2200      	movs	r2, #0
 8001d3c:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	2201      	movs	r2, #1
 8001d42:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	7b1b      	ldrb	r3, [r3, #12]
 8001d4a:	2b01      	cmp	r3, #1
 8001d4c:	d102      	bne.n	8001d54 <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8001d4e:	6878      	ldr	r0, [r7, #4]
 8001d50:	f001 f95c 	bl	800300c <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	4618      	mov	r0, r3
 8001d5a:	f005 f806 	bl	8006d6a <USB_DevDisconnect>

  return HAL_OK;
 8001d5e:	2300      	movs	r3, #0
}
 8001d60:	4618      	mov	r0, r3
 8001d62:	3710      	adds	r7, #16
 8001d64:	46bd      	mov	sp, r7
 8001d66:	bd80      	pop	{r7, pc}

08001d68 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	b082      	sub	sp, #8
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8001d76:	2b01      	cmp	r3, #1
 8001d78:	d101      	bne.n	8001d7e <HAL_PCD_Start+0x16>
 8001d7a:	2302      	movs	r3, #2
 8001d7c:	e012      	b.n	8001da4 <HAL_PCD_Start+0x3c>
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	2201      	movs	r2, #1
 8001d82:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  __HAL_PCD_ENABLE(hpcd);
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	4618      	mov	r0, r3
 8001d8c:	f003 ff0e 	bl	8005bac <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	4618      	mov	r0, r3
 8001d96:	f004 ffc7 	bl	8006d28 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8001da2:	2300      	movs	r3, #0
}
 8001da4:	4618      	mov	r0, r3
 8001da6:	3708      	adds	r7, #8
 8001da8:	46bd      	mov	sp, r7
 8001daa:	bd80      	pop	{r7, pc}

08001dac <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8001dac:	b590      	push	{r4, r7, lr}
 8001dae:	b08d      	sub	sp, #52	@ 0x34
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001dba:	6a3b      	ldr	r3, [r7, #32]
 8001dbc:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	4618      	mov	r0, r3
 8001dc4:	f005 f885 	bl	8006ed2 <USB_GetMode>
 8001dc8:	4603      	mov	r3, r0
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	f040 84b9 	bne.w	8002742 <HAL_PCD_IRQHandler+0x996>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	4618      	mov	r0, r3
 8001dd6:	f004 ffe9 	bl	8006dac <USB_ReadInterrupts>
 8001dda:	4603      	mov	r3, r0
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	f000 84af 	beq.w	8002740 <HAL_PCD_IRQHandler+0x994>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8001de2:	69fb      	ldr	r3, [r7, #28]
 8001de4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001de8:	689b      	ldr	r3, [r3, #8]
 8001dea:	0a1b      	lsrs	r3, r3, #8
 8001dec:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	4618      	mov	r0, r3
 8001dfc:	f004 ffd6 	bl	8006dac <USB_ReadInterrupts>
 8001e00:	4603      	mov	r3, r0
 8001e02:	f003 0302 	and.w	r3, r3, #2
 8001e06:	2b02      	cmp	r3, #2
 8001e08:	d107      	bne.n	8001e1a <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	695a      	ldr	r2, [r3, #20]
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	f002 0202 	and.w	r2, r2, #2
 8001e18:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	4618      	mov	r0, r3
 8001e20:	f004 ffc4 	bl	8006dac <USB_ReadInterrupts>
 8001e24:	4603      	mov	r3, r0
 8001e26:	f003 0310 	and.w	r3, r3, #16
 8001e2a:	2b10      	cmp	r3, #16
 8001e2c:	d161      	bne.n	8001ef2 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	699a      	ldr	r2, [r3, #24]
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	f022 0210 	bic.w	r2, r2, #16
 8001e3c:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8001e3e:	6a3b      	ldr	r3, [r7, #32]
 8001e40:	6a1b      	ldr	r3, [r3, #32]
 8001e42:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8001e44:	69bb      	ldr	r3, [r7, #24]
 8001e46:	f003 020f 	and.w	r2, r3, #15
 8001e4a:	4613      	mov	r3, r2
 8001e4c:	00db      	lsls	r3, r3, #3
 8001e4e:	4413      	add	r3, r2
 8001e50:	009b      	lsls	r3, r3, #2
 8001e52:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001e56:	687a      	ldr	r2, [r7, #4]
 8001e58:	4413      	add	r3, r2
 8001e5a:	3304      	adds	r3, #4
 8001e5c:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8001e5e:	69bb      	ldr	r3, [r7, #24]
 8001e60:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8001e64:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8001e68:	d124      	bne.n	8001eb4 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8001e6a:	69ba      	ldr	r2, [r7, #24]
 8001e6c:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8001e70:	4013      	ands	r3, r2
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d035      	beq.n	8001ee2 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8001e76:	697b      	ldr	r3, [r7, #20]
 8001e78:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8001e7a:	69bb      	ldr	r3, [r7, #24]
 8001e7c:	091b      	lsrs	r3, r3, #4
 8001e7e:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8001e80:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001e84:	b29b      	uxth	r3, r3
 8001e86:	461a      	mov	r2, r3
 8001e88:	6a38      	ldr	r0, [r7, #32]
 8001e8a:	f004 fdfb 	bl	8006a84 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001e8e:	697b      	ldr	r3, [r7, #20]
 8001e90:	68da      	ldr	r2, [r3, #12]
 8001e92:	69bb      	ldr	r3, [r7, #24]
 8001e94:	091b      	lsrs	r3, r3, #4
 8001e96:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001e9a:	441a      	add	r2, r3
 8001e9c:	697b      	ldr	r3, [r7, #20]
 8001e9e:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001ea0:	697b      	ldr	r3, [r7, #20]
 8001ea2:	695a      	ldr	r2, [r3, #20]
 8001ea4:	69bb      	ldr	r3, [r7, #24]
 8001ea6:	091b      	lsrs	r3, r3, #4
 8001ea8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001eac:	441a      	add	r2, r3
 8001eae:	697b      	ldr	r3, [r7, #20]
 8001eb0:	615a      	str	r2, [r3, #20]
 8001eb2:	e016      	b.n	8001ee2 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8001eb4:	69bb      	ldr	r3, [r7, #24]
 8001eb6:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8001eba:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8001ebe:	d110      	bne.n	8001ee2 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8001ec6:	2208      	movs	r2, #8
 8001ec8:	4619      	mov	r1, r3
 8001eca:	6a38      	ldr	r0, [r7, #32]
 8001ecc:	f004 fdda 	bl	8006a84 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001ed0:	697b      	ldr	r3, [r7, #20]
 8001ed2:	695a      	ldr	r2, [r3, #20]
 8001ed4:	69bb      	ldr	r3, [r7, #24]
 8001ed6:	091b      	lsrs	r3, r3, #4
 8001ed8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001edc:	441a      	add	r2, r3
 8001ede:	697b      	ldr	r3, [r7, #20]
 8001ee0:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	699a      	ldr	r2, [r3, #24]
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	f042 0210 	orr.w	r2, r2, #16
 8001ef0:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	4618      	mov	r0, r3
 8001ef8:	f004 ff58 	bl	8006dac <USB_ReadInterrupts>
 8001efc:	4603      	mov	r3, r0
 8001efe:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001f02:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8001f06:	f040 80a7 	bne.w	8002058 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8001f0a:	2300      	movs	r3, #0
 8001f0c:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	4618      	mov	r0, r3
 8001f14:	f004 ff5d 	bl	8006dd2 <USB_ReadDevAllOutEpInterrupt>
 8001f18:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8001f1a:	e099      	b.n	8002050 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8001f1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001f1e:	f003 0301 	and.w	r3, r3, #1
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	f000 808e 	beq.w	8002044 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001f2e:	b2d2      	uxtb	r2, r2
 8001f30:	4611      	mov	r1, r2
 8001f32:	4618      	mov	r0, r3
 8001f34:	f004 ff81 	bl	8006e3a <USB_ReadDevOutEPInterrupt>
 8001f38:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8001f3a:	693b      	ldr	r3, [r7, #16]
 8001f3c:	f003 0301 	and.w	r3, r3, #1
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d00c      	beq.n	8001f5e <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8001f44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f46:	015a      	lsls	r2, r3, #5
 8001f48:	69fb      	ldr	r3, [r7, #28]
 8001f4a:	4413      	add	r3, r2
 8001f4c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001f50:	461a      	mov	r2, r3
 8001f52:	2301      	movs	r3, #1
 8001f54:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8001f56:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001f58:	6878      	ldr	r0, [r7, #4]
 8001f5a:	f000 fed1 	bl	8002d00 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8001f5e:	693b      	ldr	r3, [r7, #16]
 8001f60:	f003 0308 	and.w	r3, r3, #8
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d00c      	beq.n	8001f82 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8001f68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f6a:	015a      	lsls	r2, r3, #5
 8001f6c:	69fb      	ldr	r3, [r7, #28]
 8001f6e:	4413      	add	r3, r2
 8001f70:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001f74:	461a      	mov	r2, r3
 8001f76:	2308      	movs	r3, #8
 8001f78:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8001f7a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001f7c:	6878      	ldr	r0, [r7, #4]
 8001f7e:	f000 ffa7 	bl	8002ed0 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8001f82:	693b      	ldr	r3, [r7, #16]
 8001f84:	f003 0310 	and.w	r3, r3, #16
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d008      	beq.n	8001f9e <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8001f8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f8e:	015a      	lsls	r2, r3, #5
 8001f90:	69fb      	ldr	r3, [r7, #28]
 8001f92:	4413      	add	r3, r2
 8001f94:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001f98:	461a      	mov	r2, r3
 8001f9a:	2310      	movs	r3, #16
 8001f9c:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8001f9e:	693b      	ldr	r3, [r7, #16]
 8001fa0:	f003 0302 	and.w	r3, r3, #2
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d030      	beq.n	800200a <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8001fa8:	6a3b      	ldr	r3, [r7, #32]
 8001faa:	695b      	ldr	r3, [r3, #20]
 8001fac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001fb0:	2b80      	cmp	r3, #128	@ 0x80
 8001fb2:	d109      	bne.n	8001fc8 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8001fb4:	69fb      	ldr	r3, [r7, #28]
 8001fb6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001fba:	685b      	ldr	r3, [r3, #4]
 8001fbc:	69fa      	ldr	r2, [r7, #28]
 8001fbe:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001fc2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001fc6:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8001fc8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001fca:	4613      	mov	r3, r2
 8001fcc:	00db      	lsls	r3, r3, #3
 8001fce:	4413      	add	r3, r2
 8001fd0:	009b      	lsls	r3, r3, #2
 8001fd2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001fd6:	687a      	ldr	r2, [r7, #4]
 8001fd8:	4413      	add	r3, r2
 8001fda:	3304      	adds	r3, #4
 8001fdc:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8001fde:	697b      	ldr	r3, [r7, #20]
 8001fe0:	78db      	ldrb	r3, [r3, #3]
 8001fe2:	2b01      	cmp	r3, #1
 8001fe4:	d108      	bne.n	8001ff8 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8001fe6:	697b      	ldr	r3, [r7, #20]
 8001fe8:	2200      	movs	r2, #0
 8001fea:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8001fec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fee:	b2db      	uxtb	r3, r3
 8001ff0:	4619      	mov	r1, r3
 8001ff2:	6878      	ldr	r0, [r7, #4]
 8001ff4:	f007 fbec 	bl	80097d0 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8001ff8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ffa:	015a      	lsls	r2, r3, #5
 8001ffc:	69fb      	ldr	r3, [r7, #28]
 8001ffe:	4413      	add	r3, r2
 8002000:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002004:	461a      	mov	r2, r3
 8002006:	2302      	movs	r3, #2
 8002008:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800200a:	693b      	ldr	r3, [r7, #16]
 800200c:	f003 0320 	and.w	r3, r3, #32
 8002010:	2b00      	cmp	r3, #0
 8002012:	d008      	beq.n	8002026 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002014:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002016:	015a      	lsls	r2, r3, #5
 8002018:	69fb      	ldr	r3, [r7, #28]
 800201a:	4413      	add	r3, r2
 800201c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002020:	461a      	mov	r2, r3
 8002022:	2320      	movs	r3, #32
 8002024:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8002026:	693b      	ldr	r3, [r7, #16]
 8002028:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800202c:	2b00      	cmp	r3, #0
 800202e:	d009      	beq.n	8002044 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8002030:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002032:	015a      	lsls	r2, r3, #5
 8002034:	69fb      	ldr	r3, [r7, #28]
 8002036:	4413      	add	r3, r2
 8002038:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800203c:	461a      	mov	r2, r3
 800203e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002042:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8002044:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002046:	3301      	adds	r3, #1
 8002048:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800204a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800204c:	085b      	lsrs	r3, r3, #1
 800204e:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8002050:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002052:	2b00      	cmp	r3, #0
 8002054:	f47f af62 	bne.w	8001f1c <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	4618      	mov	r0, r3
 800205e:	f004 fea5 	bl	8006dac <USB_ReadInterrupts>
 8002062:	4603      	mov	r3, r0
 8002064:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002068:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800206c:	f040 80db 	bne.w	8002226 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	4618      	mov	r0, r3
 8002076:	f004 fec6 	bl	8006e06 <USB_ReadDevAllInEpInterrupt>
 800207a:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 800207c:	2300      	movs	r3, #0
 800207e:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8002080:	e0cd      	b.n	800221e <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8002082:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002084:	f003 0301 	and.w	r3, r3, #1
 8002088:	2b00      	cmp	r3, #0
 800208a:	f000 80c2 	beq.w	8002212 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002094:	b2d2      	uxtb	r2, r2
 8002096:	4611      	mov	r1, r2
 8002098:	4618      	mov	r0, r3
 800209a:	f004 feec 	bl	8006e76 <USB_ReadDevInEPInterrupt>
 800209e:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80020a0:	693b      	ldr	r3, [r7, #16]
 80020a2:	f003 0301 	and.w	r3, r3, #1
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d057      	beq.n	800215a <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80020aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020ac:	f003 030f 	and.w	r3, r3, #15
 80020b0:	2201      	movs	r2, #1
 80020b2:	fa02 f303 	lsl.w	r3, r2, r3
 80020b6:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80020b8:	69fb      	ldr	r3, [r7, #28]
 80020ba:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80020be:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	43db      	mvns	r3, r3
 80020c4:	69f9      	ldr	r1, [r7, #28]
 80020c6:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80020ca:	4013      	ands	r3, r2
 80020cc:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80020ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020d0:	015a      	lsls	r2, r3, #5
 80020d2:	69fb      	ldr	r3, [r7, #28]
 80020d4:	4413      	add	r3, r2
 80020d6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80020da:	461a      	mov	r2, r3
 80020dc:	2301      	movs	r3, #1
 80020de:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	799b      	ldrb	r3, [r3, #6]
 80020e4:	2b01      	cmp	r3, #1
 80020e6:	d132      	bne.n	800214e <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80020e8:	6879      	ldr	r1, [r7, #4]
 80020ea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80020ec:	4613      	mov	r3, r2
 80020ee:	00db      	lsls	r3, r3, #3
 80020f0:	4413      	add	r3, r2
 80020f2:	009b      	lsls	r3, r3, #2
 80020f4:	440b      	add	r3, r1
 80020f6:	3320      	adds	r3, #32
 80020f8:	6819      	ldr	r1, [r3, #0]
 80020fa:	6878      	ldr	r0, [r7, #4]
 80020fc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80020fe:	4613      	mov	r3, r2
 8002100:	00db      	lsls	r3, r3, #3
 8002102:	4413      	add	r3, r2
 8002104:	009b      	lsls	r3, r3, #2
 8002106:	4403      	add	r3, r0
 8002108:	331c      	adds	r3, #28
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	4419      	add	r1, r3
 800210e:	6878      	ldr	r0, [r7, #4]
 8002110:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002112:	4613      	mov	r3, r2
 8002114:	00db      	lsls	r3, r3, #3
 8002116:	4413      	add	r3, r2
 8002118:	009b      	lsls	r3, r3, #2
 800211a:	4403      	add	r3, r0
 800211c:	3320      	adds	r3, #32
 800211e:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8002120:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002122:	2b00      	cmp	r3, #0
 8002124:	d113      	bne.n	800214e <HAL_PCD_IRQHandler+0x3a2>
 8002126:	6879      	ldr	r1, [r7, #4]
 8002128:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800212a:	4613      	mov	r3, r2
 800212c:	00db      	lsls	r3, r3, #3
 800212e:	4413      	add	r3, r2
 8002130:	009b      	lsls	r3, r3, #2
 8002132:	440b      	add	r3, r1
 8002134:	3324      	adds	r3, #36	@ 0x24
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	2b00      	cmp	r3, #0
 800213a:	d108      	bne.n	800214e <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	6818      	ldr	r0, [r3, #0]
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002146:	461a      	mov	r2, r3
 8002148:	2101      	movs	r1, #1
 800214a:	f004 fef5 	bl	8006f38 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800214e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002150:	b2db      	uxtb	r3, r3
 8002152:	4619      	mov	r1, r3
 8002154:	6878      	ldr	r0, [r7, #4]
 8002156:	f007 fab6 	bl	80096c6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800215a:	693b      	ldr	r3, [r7, #16]
 800215c:	f003 0308 	and.w	r3, r3, #8
 8002160:	2b00      	cmp	r3, #0
 8002162:	d008      	beq.n	8002176 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8002164:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002166:	015a      	lsls	r2, r3, #5
 8002168:	69fb      	ldr	r3, [r7, #28]
 800216a:	4413      	add	r3, r2
 800216c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002170:	461a      	mov	r2, r3
 8002172:	2308      	movs	r3, #8
 8002174:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8002176:	693b      	ldr	r3, [r7, #16]
 8002178:	f003 0310 	and.w	r3, r3, #16
 800217c:	2b00      	cmp	r3, #0
 800217e:	d008      	beq.n	8002192 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8002180:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002182:	015a      	lsls	r2, r3, #5
 8002184:	69fb      	ldr	r3, [r7, #28]
 8002186:	4413      	add	r3, r2
 8002188:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800218c:	461a      	mov	r2, r3
 800218e:	2310      	movs	r3, #16
 8002190:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8002192:	693b      	ldr	r3, [r7, #16]
 8002194:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002198:	2b00      	cmp	r3, #0
 800219a:	d008      	beq.n	80021ae <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800219c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800219e:	015a      	lsls	r2, r3, #5
 80021a0:	69fb      	ldr	r3, [r7, #28]
 80021a2:	4413      	add	r3, r2
 80021a4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80021a8:	461a      	mov	r2, r3
 80021aa:	2340      	movs	r3, #64	@ 0x40
 80021ac:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80021ae:	693b      	ldr	r3, [r7, #16]
 80021b0:	f003 0302 	and.w	r3, r3, #2
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d023      	beq.n	8002200 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 80021b8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80021ba:	6a38      	ldr	r0, [r7, #32]
 80021bc:	f003 fed4 	bl	8005f68 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 80021c0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80021c2:	4613      	mov	r3, r2
 80021c4:	00db      	lsls	r3, r3, #3
 80021c6:	4413      	add	r3, r2
 80021c8:	009b      	lsls	r3, r3, #2
 80021ca:	3310      	adds	r3, #16
 80021cc:	687a      	ldr	r2, [r7, #4]
 80021ce:	4413      	add	r3, r2
 80021d0:	3304      	adds	r3, #4
 80021d2:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80021d4:	697b      	ldr	r3, [r7, #20]
 80021d6:	78db      	ldrb	r3, [r3, #3]
 80021d8:	2b01      	cmp	r3, #1
 80021da:	d108      	bne.n	80021ee <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 80021dc:	697b      	ldr	r3, [r7, #20]
 80021de:	2200      	movs	r2, #0
 80021e0:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80021e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021e4:	b2db      	uxtb	r3, r3
 80021e6:	4619      	mov	r1, r3
 80021e8:	6878      	ldr	r0, [r7, #4]
 80021ea:	f007 fb03 	bl	80097f4 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80021ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021f0:	015a      	lsls	r2, r3, #5
 80021f2:	69fb      	ldr	r3, [r7, #28]
 80021f4:	4413      	add	r3, r2
 80021f6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80021fa:	461a      	mov	r2, r3
 80021fc:	2302      	movs	r3, #2
 80021fe:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8002200:	693b      	ldr	r3, [r7, #16]
 8002202:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002206:	2b00      	cmp	r3, #0
 8002208:	d003      	beq.n	8002212 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800220a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800220c:	6878      	ldr	r0, [r7, #4]
 800220e:	f000 fcea 	bl	8002be6 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8002212:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002214:	3301      	adds	r3, #1
 8002216:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8002218:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800221a:	085b      	lsrs	r3, r3, #1
 800221c:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800221e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002220:	2b00      	cmp	r3, #0
 8002222:	f47f af2e 	bne.w	8002082 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	4618      	mov	r0, r3
 800222c:	f004 fdbe 	bl	8006dac <USB_ReadInterrupts>
 8002230:	4603      	mov	r3, r0
 8002232:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8002236:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800223a:	d122      	bne.n	8002282 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800223c:	69fb      	ldr	r3, [r7, #28]
 800223e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002242:	685b      	ldr	r3, [r3, #4]
 8002244:	69fa      	ldr	r2, [r7, #28]
 8002246:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800224a:	f023 0301 	bic.w	r3, r3, #1
 800224e:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8002256:	2b01      	cmp	r3, #1
 8002258:	d108      	bne.n	800226c <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	2200      	movs	r2, #0
 800225e:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8002262:	2100      	movs	r1, #0
 8002264:	6878      	ldr	r0, [r7, #4]
 8002266:	f007 fc81 	bl	8009b6c <HAL_PCDEx_LPM_Callback>
 800226a:	e002      	b.n	8002272 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 800226c:	6878      	ldr	r0, [r7, #4]
 800226e:	f007 faa1 	bl	80097b4 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	695a      	ldr	r2, [r3, #20]
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8002280:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	4618      	mov	r0, r3
 8002288:	f004 fd90 	bl	8006dac <USB_ReadInterrupts>
 800228c:	4603      	mov	r3, r0
 800228e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002292:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002296:	d112      	bne.n	80022be <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8002298:	69fb      	ldr	r3, [r7, #28]
 800229a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800229e:	689b      	ldr	r3, [r3, #8]
 80022a0:	f003 0301 	and.w	r3, r3, #1
 80022a4:	2b01      	cmp	r3, #1
 80022a6:	d102      	bne.n	80022ae <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80022a8:	6878      	ldr	r0, [r7, #4]
 80022aa:	f007 fa5d 	bl	8009768 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	695a      	ldr	r2, [r3, #20]
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 80022bc:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	4618      	mov	r0, r3
 80022c4:	f004 fd72 	bl	8006dac <USB_ReadInterrupts>
 80022c8:	4603      	mov	r3, r0
 80022ca:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80022ce:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80022d2:	d121      	bne.n	8002318 <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	695a      	ldr	r2, [r3, #20]
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 80022e2:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d111      	bne.n	8002312 <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	2201      	movs	r2, #1
 80022f2:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80022fc:	089b      	lsrs	r3, r3, #2
 80022fe:	f003 020f 	and.w	r2, r3, #15
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8002308:	2101      	movs	r1, #1
 800230a:	6878      	ldr	r0, [r7, #4]
 800230c:	f007 fc2e 	bl	8009b6c <HAL_PCDEx_LPM_Callback>
 8002310:	e002      	b.n	8002318 <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8002312:	6878      	ldr	r0, [r7, #4]
 8002314:	f007 fa28 	bl	8009768 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	4618      	mov	r0, r3
 800231e:	f004 fd45 	bl	8006dac <USB_ReadInterrupts>
 8002322:	4603      	mov	r3, r0
 8002324:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002328:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800232c:	f040 80b7 	bne.w	800249e <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002330:	69fb      	ldr	r3, [r7, #28]
 8002332:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002336:	685b      	ldr	r3, [r3, #4]
 8002338:	69fa      	ldr	r2, [r7, #28]
 800233a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800233e:	f023 0301 	bic.w	r3, r3, #1
 8002342:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	2110      	movs	r1, #16
 800234a:	4618      	mov	r0, r3
 800234c:	f003 fe0c 	bl	8005f68 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002350:	2300      	movs	r3, #0
 8002352:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002354:	e046      	b.n	80023e4 <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8002356:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002358:	015a      	lsls	r2, r3, #5
 800235a:	69fb      	ldr	r3, [r7, #28]
 800235c:	4413      	add	r3, r2
 800235e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002362:	461a      	mov	r2, r3
 8002364:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8002368:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800236a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800236c:	015a      	lsls	r2, r3, #5
 800236e:	69fb      	ldr	r3, [r7, #28]
 8002370:	4413      	add	r3, r2
 8002372:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800237a:	0151      	lsls	r1, r2, #5
 800237c:	69fa      	ldr	r2, [r7, #28]
 800237e:	440a      	add	r2, r1
 8002380:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8002384:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002388:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800238a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800238c:	015a      	lsls	r2, r3, #5
 800238e:	69fb      	ldr	r3, [r7, #28]
 8002390:	4413      	add	r3, r2
 8002392:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002396:	461a      	mov	r2, r3
 8002398:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800239c:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800239e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80023a0:	015a      	lsls	r2, r3, #5
 80023a2:	69fb      	ldr	r3, [r7, #28]
 80023a4:	4413      	add	r3, r2
 80023a6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80023ae:	0151      	lsls	r1, r2, #5
 80023b0:	69fa      	ldr	r2, [r7, #28]
 80023b2:	440a      	add	r2, r1
 80023b4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80023b8:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80023bc:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80023be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80023c0:	015a      	lsls	r2, r3, #5
 80023c2:	69fb      	ldr	r3, [r7, #28]
 80023c4:	4413      	add	r3, r2
 80023c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80023ce:	0151      	lsls	r1, r2, #5
 80023d0:	69fa      	ldr	r2, [r7, #28]
 80023d2:	440a      	add	r2, r1
 80023d4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80023d8:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80023dc:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80023de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80023e0:	3301      	adds	r3, #1
 80023e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	791b      	ldrb	r3, [r3, #4]
 80023e8:	461a      	mov	r2, r3
 80023ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80023ec:	4293      	cmp	r3, r2
 80023ee:	d3b2      	bcc.n	8002356 <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80023f0:	69fb      	ldr	r3, [r7, #28]
 80023f2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80023f6:	69db      	ldr	r3, [r3, #28]
 80023f8:	69fa      	ldr	r2, [r7, #28]
 80023fa:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80023fe:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8002402:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	7bdb      	ldrb	r3, [r3, #15]
 8002408:	2b00      	cmp	r3, #0
 800240a:	d016      	beq.n	800243a <HAL_PCD_IRQHandler+0x68e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800240c:	69fb      	ldr	r3, [r7, #28]
 800240e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002412:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002416:	69fa      	ldr	r2, [r7, #28]
 8002418:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800241c:	f043 030b 	orr.w	r3, r3, #11
 8002420:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8002424:	69fb      	ldr	r3, [r7, #28]
 8002426:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800242a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800242c:	69fa      	ldr	r2, [r7, #28]
 800242e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002432:	f043 030b 	orr.w	r3, r3, #11
 8002436:	6453      	str	r3, [r2, #68]	@ 0x44
 8002438:	e015      	b.n	8002466 <HAL_PCD_IRQHandler+0x6ba>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800243a:	69fb      	ldr	r3, [r7, #28]
 800243c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002440:	695a      	ldr	r2, [r3, #20]
 8002442:	69fb      	ldr	r3, [r7, #28]
 8002444:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002448:	4619      	mov	r1, r3
 800244a:	f242 032b 	movw	r3, #8235	@ 0x202b
 800244e:	4313      	orrs	r3, r2
 8002450:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8002452:	69fb      	ldr	r3, [r7, #28]
 8002454:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002458:	691b      	ldr	r3, [r3, #16]
 800245a:	69fa      	ldr	r2, [r7, #28]
 800245c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002460:	f043 030b 	orr.w	r3, r3, #11
 8002464:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8002466:	69fb      	ldr	r3, [r7, #28]
 8002468:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	69fa      	ldr	r2, [r7, #28]
 8002470:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002474:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8002478:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	6818      	ldr	r0, [r3, #0]
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002488:	461a      	mov	r2, r3
 800248a:	f004 fd55 	bl	8006f38 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	695a      	ldr	r2, [r3, #20]
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 800249c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	4618      	mov	r0, r3
 80024a4:	f004 fc82 	bl	8006dac <USB_ReadInterrupts>
 80024a8:	4603      	mov	r3, r0
 80024aa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80024ae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80024b2:	d123      	bne.n	80024fc <HAL_PCD_IRQHandler+0x750>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	4618      	mov	r0, r3
 80024ba:	f004 fd19 	bl	8006ef0 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	4618      	mov	r0, r3
 80024c4:	f003 fdc9 	bl	800605a <USB_GetDevSpeed>
 80024c8:	4603      	mov	r3, r0
 80024ca:	461a      	mov	r2, r3
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681c      	ldr	r4, [r3, #0]
 80024d4:	f001 fab2 	bl	8003a3c <HAL_RCC_GetHCLKFreq>
 80024d8:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80024de:	461a      	mov	r2, r3
 80024e0:	4620      	mov	r0, r4
 80024e2:	f003 fac1 	bl	8005a68 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80024e6:	6878      	ldr	r0, [r7, #4]
 80024e8:	f007 f915 	bl	8009716 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	695a      	ldr	r2, [r3, #20]
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 80024fa:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	4618      	mov	r0, r3
 8002502:	f004 fc53 	bl	8006dac <USB_ReadInterrupts>
 8002506:	4603      	mov	r3, r0
 8002508:	f003 0308 	and.w	r3, r3, #8
 800250c:	2b08      	cmp	r3, #8
 800250e:	d10a      	bne.n	8002526 <HAL_PCD_IRQHandler+0x77a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8002510:	6878      	ldr	r0, [r7, #4]
 8002512:	f007 f8f2 	bl	80096fa <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	695a      	ldr	r2, [r3, #20]
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	f002 0208 	and.w	r2, r2, #8
 8002524:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	4618      	mov	r0, r3
 800252c:	f004 fc3e 	bl	8006dac <USB_ReadInterrupts>
 8002530:	4603      	mov	r3, r0
 8002532:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002536:	2b80      	cmp	r3, #128	@ 0x80
 8002538:	d123      	bne.n	8002582 <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 800253a:	6a3b      	ldr	r3, [r7, #32]
 800253c:	699b      	ldr	r3, [r3, #24]
 800253e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002542:	6a3b      	ldr	r3, [r7, #32]
 8002544:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002546:	2301      	movs	r3, #1
 8002548:	627b      	str	r3, [r7, #36]	@ 0x24
 800254a:	e014      	b.n	8002576 <HAL_PCD_IRQHandler+0x7ca>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800254c:	6879      	ldr	r1, [r7, #4]
 800254e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002550:	4613      	mov	r3, r2
 8002552:	00db      	lsls	r3, r3, #3
 8002554:	4413      	add	r3, r2
 8002556:	009b      	lsls	r3, r3, #2
 8002558:	440b      	add	r3, r1
 800255a:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800255e:	781b      	ldrb	r3, [r3, #0]
 8002560:	2b01      	cmp	r3, #1
 8002562:	d105      	bne.n	8002570 <HAL_PCD_IRQHandler+0x7c4>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8002564:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002566:	b2db      	uxtb	r3, r3
 8002568:	4619      	mov	r1, r3
 800256a:	6878      	ldr	r0, [r7, #4]
 800256c:	f000 fb0a 	bl	8002b84 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002570:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002572:	3301      	adds	r3, #1
 8002574:	627b      	str	r3, [r7, #36]	@ 0x24
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	791b      	ldrb	r3, [r3, #4]
 800257a:	461a      	mov	r2, r3
 800257c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800257e:	4293      	cmp	r3, r2
 8002580:	d3e4      	bcc.n	800254c <HAL_PCD_IRQHandler+0x7a0>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	4618      	mov	r0, r3
 8002588:	f004 fc10 	bl	8006dac <USB_ReadInterrupts>
 800258c:	4603      	mov	r3, r0
 800258e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002592:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002596:	d13c      	bne.n	8002612 <HAL_PCD_IRQHandler+0x866>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002598:	2301      	movs	r3, #1
 800259a:	627b      	str	r3, [r7, #36]	@ 0x24
 800259c:	e02b      	b.n	80025f6 <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800259e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025a0:	015a      	lsls	r2, r3, #5
 80025a2:	69fb      	ldr	r3, [r7, #28]
 80025a4:	4413      	add	r3, r2
 80025a6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80025ae:	6879      	ldr	r1, [r7, #4]
 80025b0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80025b2:	4613      	mov	r3, r2
 80025b4:	00db      	lsls	r3, r3, #3
 80025b6:	4413      	add	r3, r2
 80025b8:	009b      	lsls	r3, r3, #2
 80025ba:	440b      	add	r3, r1
 80025bc:	3318      	adds	r3, #24
 80025be:	781b      	ldrb	r3, [r3, #0]
 80025c0:	2b01      	cmp	r3, #1
 80025c2:	d115      	bne.n	80025f0 <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 80025c4:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	da12      	bge.n	80025f0 <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 80025ca:	6879      	ldr	r1, [r7, #4]
 80025cc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80025ce:	4613      	mov	r3, r2
 80025d0:	00db      	lsls	r3, r3, #3
 80025d2:	4413      	add	r3, r2
 80025d4:	009b      	lsls	r3, r3, #2
 80025d6:	440b      	add	r3, r1
 80025d8:	3317      	adds	r3, #23
 80025da:	2201      	movs	r2, #1
 80025dc:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 80025de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025e0:	b2db      	uxtb	r3, r3
 80025e2:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80025e6:	b2db      	uxtb	r3, r3
 80025e8:	4619      	mov	r1, r3
 80025ea:	6878      	ldr	r0, [r7, #4]
 80025ec:	f000 faca 	bl	8002b84 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80025f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025f2:	3301      	adds	r3, #1
 80025f4:	627b      	str	r3, [r7, #36]	@ 0x24
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	791b      	ldrb	r3, [r3, #4]
 80025fa:	461a      	mov	r2, r3
 80025fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025fe:	4293      	cmp	r3, r2
 8002600:	d3cd      	bcc.n	800259e <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	695a      	ldr	r2, [r3, #20]
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8002610:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	4618      	mov	r0, r3
 8002618:	f004 fbc8 	bl	8006dac <USB_ReadInterrupts>
 800261c:	4603      	mov	r3, r0
 800261e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002622:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002626:	d156      	bne.n	80026d6 <HAL_PCD_IRQHandler+0x92a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002628:	2301      	movs	r3, #1
 800262a:	627b      	str	r3, [r7, #36]	@ 0x24
 800262c:	e045      	b.n	80026ba <HAL_PCD_IRQHandler+0x90e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 800262e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002630:	015a      	lsls	r2, r3, #5
 8002632:	69fb      	ldr	r3, [r7, #28]
 8002634:	4413      	add	r3, r2
 8002636:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800263e:	6879      	ldr	r1, [r7, #4]
 8002640:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002642:	4613      	mov	r3, r2
 8002644:	00db      	lsls	r3, r3, #3
 8002646:	4413      	add	r3, r2
 8002648:	009b      	lsls	r3, r3, #2
 800264a:	440b      	add	r3, r1
 800264c:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8002650:	781b      	ldrb	r3, [r3, #0]
 8002652:	2b01      	cmp	r3, #1
 8002654:	d12e      	bne.n	80026b4 <HAL_PCD_IRQHandler+0x908>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8002656:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8002658:	2b00      	cmp	r3, #0
 800265a:	da2b      	bge.n	80026b4 <HAL_PCD_IRQHandler+0x908>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 800265c:	69bb      	ldr	r3, [r7, #24]
 800265e:	0c1a      	lsrs	r2, r3, #16
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8002666:	4053      	eors	r3, r2
 8002668:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800266c:	2b00      	cmp	r3, #0
 800266e:	d121      	bne.n	80026b4 <HAL_PCD_IRQHandler+0x908>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8002670:	6879      	ldr	r1, [r7, #4]
 8002672:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002674:	4613      	mov	r3, r2
 8002676:	00db      	lsls	r3, r3, #3
 8002678:	4413      	add	r3, r2
 800267a:	009b      	lsls	r3, r3, #2
 800267c:	440b      	add	r3, r1
 800267e:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8002682:	2201      	movs	r2, #1
 8002684:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8002686:	6a3b      	ldr	r3, [r7, #32]
 8002688:	699b      	ldr	r3, [r3, #24]
 800268a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800268e:	6a3b      	ldr	r3, [r7, #32]
 8002690:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8002692:	6a3b      	ldr	r3, [r7, #32]
 8002694:	695b      	ldr	r3, [r3, #20]
 8002696:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800269a:	2b00      	cmp	r3, #0
 800269c:	d10a      	bne.n	80026b4 <HAL_PCD_IRQHandler+0x908>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 800269e:	69fb      	ldr	r3, [r7, #28]
 80026a0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80026a4:	685b      	ldr	r3, [r3, #4]
 80026a6:	69fa      	ldr	r2, [r7, #28]
 80026a8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80026ac:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80026b0:	6053      	str	r3, [r2, #4]
            break;
 80026b2:	e008      	b.n	80026c6 <HAL_PCD_IRQHandler+0x91a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80026b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026b6:	3301      	adds	r3, #1
 80026b8:	627b      	str	r3, [r7, #36]	@ 0x24
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	791b      	ldrb	r3, [r3, #4]
 80026be:	461a      	mov	r2, r3
 80026c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026c2:	4293      	cmp	r3, r2
 80026c4:	d3b3      	bcc.n	800262e <HAL_PCD_IRQHandler+0x882>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	695a      	ldr	r2, [r3, #20]
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 80026d4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	4618      	mov	r0, r3
 80026dc:	f004 fb66 	bl	8006dac <USB_ReadInterrupts>
 80026e0:	4603      	mov	r3, r0
 80026e2:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80026e6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80026ea:	d10a      	bne.n	8002702 <HAL_PCD_IRQHandler+0x956>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80026ec:	6878      	ldr	r0, [r7, #4]
 80026ee:	f007 f893 	bl	8009818 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	695a      	ldr	r2, [r3, #20]
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8002700:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	4618      	mov	r0, r3
 8002708:	f004 fb50 	bl	8006dac <USB_ReadInterrupts>
 800270c:	4603      	mov	r3, r0
 800270e:	f003 0304 	and.w	r3, r3, #4
 8002712:	2b04      	cmp	r3, #4
 8002714:	d115      	bne.n	8002742 <HAL_PCD_IRQHandler+0x996>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	685b      	ldr	r3, [r3, #4]
 800271c:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800271e:	69bb      	ldr	r3, [r7, #24]
 8002720:	f003 0304 	and.w	r3, r3, #4
 8002724:	2b00      	cmp	r3, #0
 8002726:	d002      	beq.n	800272e <HAL_PCD_IRQHandler+0x982>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8002728:	6878      	ldr	r0, [r7, #4]
 800272a:	f007 f883 	bl	8009834 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	6859      	ldr	r1, [r3, #4]
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	69ba      	ldr	r2, [r7, #24]
 800273a:	430a      	orrs	r2, r1
 800273c:	605a      	str	r2, [r3, #4]
 800273e:	e000      	b.n	8002742 <HAL_PCD_IRQHandler+0x996>
      return;
 8002740:	bf00      	nop
    }
  }
}
 8002742:	3734      	adds	r7, #52	@ 0x34
 8002744:	46bd      	mov	sp, r7
 8002746:	bd90      	pop	{r4, r7, pc}

08002748 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8002748:	b580      	push	{r7, lr}
 800274a:	b082      	sub	sp, #8
 800274c:	af00      	add	r7, sp, #0
 800274e:	6078      	str	r0, [r7, #4]
 8002750:	460b      	mov	r3, r1
 8002752:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800275a:	2b01      	cmp	r3, #1
 800275c:	d101      	bne.n	8002762 <HAL_PCD_SetAddress+0x1a>
 800275e:	2302      	movs	r3, #2
 8002760:	e012      	b.n	8002788 <HAL_PCD_SetAddress+0x40>
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	2201      	movs	r2, #1
 8002766:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	78fa      	ldrb	r2, [r7, #3]
 800276e:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	78fa      	ldrb	r2, [r7, #3]
 8002776:	4611      	mov	r1, r2
 8002778:	4618      	mov	r0, r3
 800277a:	f004 faaf 	bl	8006cdc <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	2200      	movs	r2, #0
 8002782:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8002786:	2300      	movs	r3, #0
}
 8002788:	4618      	mov	r0, r3
 800278a:	3708      	adds	r7, #8
 800278c:	46bd      	mov	sp, r7
 800278e:	bd80      	pop	{r7, pc}

08002790 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8002790:	b580      	push	{r7, lr}
 8002792:	b084      	sub	sp, #16
 8002794:	af00      	add	r7, sp, #0
 8002796:	6078      	str	r0, [r7, #4]
 8002798:	4608      	mov	r0, r1
 800279a:	4611      	mov	r1, r2
 800279c:	461a      	mov	r2, r3
 800279e:	4603      	mov	r3, r0
 80027a0:	70fb      	strb	r3, [r7, #3]
 80027a2:	460b      	mov	r3, r1
 80027a4:	803b      	strh	r3, [r7, #0]
 80027a6:	4613      	mov	r3, r2
 80027a8:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 80027aa:	2300      	movs	r3, #0
 80027ac:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80027ae:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	da0f      	bge.n	80027d6 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80027b6:	78fb      	ldrb	r3, [r7, #3]
 80027b8:	f003 020f 	and.w	r2, r3, #15
 80027bc:	4613      	mov	r3, r2
 80027be:	00db      	lsls	r3, r3, #3
 80027c0:	4413      	add	r3, r2
 80027c2:	009b      	lsls	r3, r3, #2
 80027c4:	3310      	adds	r3, #16
 80027c6:	687a      	ldr	r2, [r7, #4]
 80027c8:	4413      	add	r3, r2
 80027ca:	3304      	adds	r3, #4
 80027cc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	2201      	movs	r2, #1
 80027d2:	705a      	strb	r2, [r3, #1]
 80027d4:	e00f      	b.n	80027f6 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80027d6:	78fb      	ldrb	r3, [r7, #3]
 80027d8:	f003 020f 	and.w	r2, r3, #15
 80027dc:	4613      	mov	r3, r2
 80027de:	00db      	lsls	r3, r3, #3
 80027e0:	4413      	add	r3, r2
 80027e2:	009b      	lsls	r3, r3, #2
 80027e4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80027e8:	687a      	ldr	r2, [r7, #4]
 80027ea:	4413      	add	r3, r2
 80027ec:	3304      	adds	r3, #4
 80027ee:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	2200      	movs	r2, #0
 80027f4:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80027f6:	78fb      	ldrb	r3, [r7, #3]
 80027f8:	f003 030f 	and.w	r3, r3, #15
 80027fc:	b2da      	uxtb	r2, r3
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8002802:	883b      	ldrh	r3, [r7, #0]
 8002804:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	78ba      	ldrb	r2, [r7, #2]
 8002810:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	785b      	ldrb	r3, [r3, #1]
 8002816:	2b00      	cmp	r3, #0
 8002818:	d004      	beq.n	8002824 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	781b      	ldrb	r3, [r3, #0]
 800281e:	461a      	mov	r2, r3
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8002824:	78bb      	ldrb	r3, [r7, #2]
 8002826:	2b02      	cmp	r3, #2
 8002828:	d102      	bne.n	8002830 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	2200      	movs	r2, #0
 800282e:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002836:	2b01      	cmp	r3, #1
 8002838:	d101      	bne.n	800283e <HAL_PCD_EP_Open+0xae>
 800283a:	2302      	movs	r3, #2
 800283c:	e00e      	b.n	800285c <HAL_PCD_EP_Open+0xcc>
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	2201      	movs	r2, #1
 8002842:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	68f9      	ldr	r1, [r7, #12]
 800284c:	4618      	mov	r0, r3
 800284e:	f003 fc29 	bl	80060a4 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	2200      	movs	r2, #0
 8002856:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 800285a:	7afb      	ldrb	r3, [r7, #11]
}
 800285c:	4618      	mov	r0, r3
 800285e:	3710      	adds	r7, #16
 8002860:	46bd      	mov	sp, r7
 8002862:	bd80      	pop	{r7, pc}

08002864 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002864:	b580      	push	{r7, lr}
 8002866:	b084      	sub	sp, #16
 8002868:	af00      	add	r7, sp, #0
 800286a:	6078      	str	r0, [r7, #4]
 800286c:	460b      	mov	r3, r1
 800286e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002870:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002874:	2b00      	cmp	r3, #0
 8002876:	da0f      	bge.n	8002898 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002878:	78fb      	ldrb	r3, [r7, #3]
 800287a:	f003 020f 	and.w	r2, r3, #15
 800287e:	4613      	mov	r3, r2
 8002880:	00db      	lsls	r3, r3, #3
 8002882:	4413      	add	r3, r2
 8002884:	009b      	lsls	r3, r3, #2
 8002886:	3310      	adds	r3, #16
 8002888:	687a      	ldr	r2, [r7, #4]
 800288a:	4413      	add	r3, r2
 800288c:	3304      	adds	r3, #4
 800288e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	2201      	movs	r2, #1
 8002894:	705a      	strb	r2, [r3, #1]
 8002896:	e00f      	b.n	80028b8 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002898:	78fb      	ldrb	r3, [r7, #3]
 800289a:	f003 020f 	and.w	r2, r3, #15
 800289e:	4613      	mov	r3, r2
 80028a0:	00db      	lsls	r3, r3, #3
 80028a2:	4413      	add	r3, r2
 80028a4:	009b      	lsls	r3, r3, #2
 80028a6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80028aa:	687a      	ldr	r2, [r7, #4]
 80028ac:	4413      	add	r3, r2
 80028ae:	3304      	adds	r3, #4
 80028b0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	2200      	movs	r2, #0
 80028b6:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 80028b8:	78fb      	ldrb	r3, [r7, #3]
 80028ba:	f003 030f 	and.w	r3, r3, #15
 80028be:	b2da      	uxtb	r2, r3
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80028ca:	2b01      	cmp	r3, #1
 80028cc:	d101      	bne.n	80028d2 <HAL_PCD_EP_Close+0x6e>
 80028ce:	2302      	movs	r3, #2
 80028d0:	e00e      	b.n	80028f0 <HAL_PCD_EP_Close+0x8c>
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	2201      	movs	r2, #1
 80028d6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	68f9      	ldr	r1, [r7, #12]
 80028e0:	4618      	mov	r0, r3
 80028e2:	f003 fc67 	bl	80061b4 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	2200      	movs	r2, #0
 80028ea:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 80028ee:	2300      	movs	r3, #0
}
 80028f0:	4618      	mov	r0, r3
 80028f2:	3710      	adds	r7, #16
 80028f4:	46bd      	mov	sp, r7
 80028f6:	bd80      	pop	{r7, pc}

080028f8 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80028f8:	b580      	push	{r7, lr}
 80028fa:	b086      	sub	sp, #24
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	60f8      	str	r0, [r7, #12]
 8002900:	607a      	str	r2, [r7, #4]
 8002902:	603b      	str	r3, [r7, #0]
 8002904:	460b      	mov	r3, r1
 8002906:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002908:	7afb      	ldrb	r3, [r7, #11]
 800290a:	f003 020f 	and.w	r2, r3, #15
 800290e:	4613      	mov	r3, r2
 8002910:	00db      	lsls	r3, r3, #3
 8002912:	4413      	add	r3, r2
 8002914:	009b      	lsls	r3, r3, #2
 8002916:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800291a:	68fa      	ldr	r2, [r7, #12]
 800291c:	4413      	add	r3, r2
 800291e:	3304      	adds	r3, #4
 8002920:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002922:	697b      	ldr	r3, [r7, #20]
 8002924:	687a      	ldr	r2, [r7, #4]
 8002926:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8002928:	697b      	ldr	r3, [r7, #20]
 800292a:	683a      	ldr	r2, [r7, #0]
 800292c:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800292e:	697b      	ldr	r3, [r7, #20]
 8002930:	2200      	movs	r2, #0
 8002932:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8002934:	697b      	ldr	r3, [r7, #20]
 8002936:	2200      	movs	r2, #0
 8002938:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800293a:	7afb      	ldrb	r3, [r7, #11]
 800293c:	f003 030f 	and.w	r3, r3, #15
 8002940:	b2da      	uxtb	r2, r3
 8002942:	697b      	ldr	r3, [r7, #20]
 8002944:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	799b      	ldrb	r3, [r3, #6]
 800294a:	2b01      	cmp	r3, #1
 800294c:	d102      	bne.n	8002954 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800294e:	687a      	ldr	r2, [r7, #4]
 8002950:	697b      	ldr	r3, [r7, #20]
 8002952:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	6818      	ldr	r0, [r3, #0]
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	799b      	ldrb	r3, [r3, #6]
 800295c:	461a      	mov	r2, r3
 800295e:	6979      	ldr	r1, [r7, #20]
 8002960:	f003 fd04 	bl	800636c <USB_EPStartXfer>

  return HAL_OK;
 8002964:	2300      	movs	r3, #0
}
 8002966:	4618      	mov	r0, r3
 8002968:	3718      	adds	r7, #24
 800296a:	46bd      	mov	sp, r7
 800296c:	bd80      	pop	{r7, pc}

0800296e <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 800296e:	b480      	push	{r7}
 8002970:	b083      	sub	sp, #12
 8002972:	af00      	add	r7, sp, #0
 8002974:	6078      	str	r0, [r7, #4]
 8002976:	460b      	mov	r3, r1
 8002978:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800297a:	78fb      	ldrb	r3, [r7, #3]
 800297c:	f003 020f 	and.w	r2, r3, #15
 8002980:	6879      	ldr	r1, [r7, #4]
 8002982:	4613      	mov	r3, r2
 8002984:	00db      	lsls	r3, r3, #3
 8002986:	4413      	add	r3, r2
 8002988:	009b      	lsls	r3, r3, #2
 800298a:	440b      	add	r3, r1
 800298c:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8002990:	681b      	ldr	r3, [r3, #0]
}
 8002992:	4618      	mov	r0, r3
 8002994:	370c      	adds	r7, #12
 8002996:	46bd      	mov	sp, r7
 8002998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800299c:	4770      	bx	lr

0800299e <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800299e:	b580      	push	{r7, lr}
 80029a0:	b086      	sub	sp, #24
 80029a2:	af00      	add	r7, sp, #0
 80029a4:	60f8      	str	r0, [r7, #12]
 80029a6:	607a      	str	r2, [r7, #4]
 80029a8:	603b      	str	r3, [r7, #0]
 80029aa:	460b      	mov	r3, r1
 80029ac:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80029ae:	7afb      	ldrb	r3, [r7, #11]
 80029b0:	f003 020f 	and.w	r2, r3, #15
 80029b4:	4613      	mov	r3, r2
 80029b6:	00db      	lsls	r3, r3, #3
 80029b8:	4413      	add	r3, r2
 80029ba:	009b      	lsls	r3, r3, #2
 80029bc:	3310      	adds	r3, #16
 80029be:	68fa      	ldr	r2, [r7, #12]
 80029c0:	4413      	add	r3, r2
 80029c2:	3304      	adds	r3, #4
 80029c4:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80029c6:	697b      	ldr	r3, [r7, #20]
 80029c8:	687a      	ldr	r2, [r7, #4]
 80029ca:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80029cc:	697b      	ldr	r3, [r7, #20]
 80029ce:	683a      	ldr	r2, [r7, #0]
 80029d0:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80029d2:	697b      	ldr	r3, [r7, #20]
 80029d4:	2200      	movs	r2, #0
 80029d6:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 80029d8:	697b      	ldr	r3, [r7, #20]
 80029da:	2201      	movs	r2, #1
 80029dc:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80029de:	7afb      	ldrb	r3, [r7, #11]
 80029e0:	f003 030f 	and.w	r3, r3, #15
 80029e4:	b2da      	uxtb	r2, r3
 80029e6:	697b      	ldr	r3, [r7, #20]
 80029e8:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	799b      	ldrb	r3, [r3, #6]
 80029ee:	2b01      	cmp	r3, #1
 80029f0:	d102      	bne.n	80029f8 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80029f2:	687a      	ldr	r2, [r7, #4]
 80029f4:	697b      	ldr	r3, [r7, #20]
 80029f6:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	6818      	ldr	r0, [r3, #0]
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	799b      	ldrb	r3, [r3, #6]
 8002a00:	461a      	mov	r2, r3
 8002a02:	6979      	ldr	r1, [r7, #20]
 8002a04:	f003 fcb2 	bl	800636c <USB_EPStartXfer>

  return HAL_OK;
 8002a08:	2300      	movs	r3, #0
}
 8002a0a:	4618      	mov	r0, r3
 8002a0c:	3718      	adds	r7, #24
 8002a0e:	46bd      	mov	sp, r7
 8002a10:	bd80      	pop	{r7, pc}

08002a12 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002a12:	b580      	push	{r7, lr}
 8002a14:	b084      	sub	sp, #16
 8002a16:	af00      	add	r7, sp, #0
 8002a18:	6078      	str	r0, [r7, #4]
 8002a1a:	460b      	mov	r3, r1
 8002a1c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8002a1e:	78fb      	ldrb	r3, [r7, #3]
 8002a20:	f003 030f 	and.w	r3, r3, #15
 8002a24:	687a      	ldr	r2, [r7, #4]
 8002a26:	7912      	ldrb	r2, [r2, #4]
 8002a28:	4293      	cmp	r3, r2
 8002a2a:	d901      	bls.n	8002a30 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8002a2c:	2301      	movs	r3, #1
 8002a2e:	e04f      	b.n	8002ad0 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002a30:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	da0f      	bge.n	8002a58 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002a38:	78fb      	ldrb	r3, [r7, #3]
 8002a3a:	f003 020f 	and.w	r2, r3, #15
 8002a3e:	4613      	mov	r3, r2
 8002a40:	00db      	lsls	r3, r3, #3
 8002a42:	4413      	add	r3, r2
 8002a44:	009b      	lsls	r3, r3, #2
 8002a46:	3310      	adds	r3, #16
 8002a48:	687a      	ldr	r2, [r7, #4]
 8002a4a:	4413      	add	r3, r2
 8002a4c:	3304      	adds	r3, #4
 8002a4e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	2201      	movs	r2, #1
 8002a54:	705a      	strb	r2, [r3, #1]
 8002a56:	e00d      	b.n	8002a74 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002a58:	78fa      	ldrb	r2, [r7, #3]
 8002a5a:	4613      	mov	r3, r2
 8002a5c:	00db      	lsls	r3, r3, #3
 8002a5e:	4413      	add	r3, r2
 8002a60:	009b      	lsls	r3, r3, #2
 8002a62:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002a66:	687a      	ldr	r2, [r7, #4]
 8002a68:	4413      	add	r3, r2
 8002a6a:	3304      	adds	r3, #4
 8002a6c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	2200      	movs	r2, #0
 8002a72:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	2201      	movs	r2, #1
 8002a78:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002a7a:	78fb      	ldrb	r3, [r7, #3]
 8002a7c:	f003 030f 	and.w	r3, r3, #15
 8002a80:	b2da      	uxtb	r2, r3
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002a8c:	2b01      	cmp	r3, #1
 8002a8e:	d101      	bne.n	8002a94 <HAL_PCD_EP_SetStall+0x82>
 8002a90:	2302      	movs	r3, #2
 8002a92:	e01d      	b.n	8002ad0 <HAL_PCD_EP_SetStall+0xbe>
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	2201      	movs	r2, #1
 8002a98:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	68f9      	ldr	r1, [r7, #12]
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	f004 f846 	bl	8006b34 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002aa8:	78fb      	ldrb	r3, [r7, #3]
 8002aaa:	f003 030f 	and.w	r3, r3, #15
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d109      	bne.n	8002ac6 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	6818      	ldr	r0, [r3, #0]
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	7999      	ldrb	r1, [r3, #6]
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002ac0:	461a      	mov	r2, r3
 8002ac2:	f004 fa39 	bl	8006f38 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	2200      	movs	r2, #0
 8002aca:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8002ace:	2300      	movs	r3, #0
}
 8002ad0:	4618      	mov	r0, r3
 8002ad2:	3710      	adds	r7, #16
 8002ad4:	46bd      	mov	sp, r7
 8002ad6:	bd80      	pop	{r7, pc}

08002ad8 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	b084      	sub	sp, #16
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	6078      	str	r0, [r7, #4]
 8002ae0:	460b      	mov	r3, r1
 8002ae2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8002ae4:	78fb      	ldrb	r3, [r7, #3]
 8002ae6:	f003 030f 	and.w	r3, r3, #15
 8002aea:	687a      	ldr	r2, [r7, #4]
 8002aec:	7912      	ldrb	r2, [r2, #4]
 8002aee:	4293      	cmp	r3, r2
 8002af0:	d901      	bls.n	8002af6 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8002af2:	2301      	movs	r3, #1
 8002af4:	e042      	b.n	8002b7c <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002af6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	da0f      	bge.n	8002b1e <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002afe:	78fb      	ldrb	r3, [r7, #3]
 8002b00:	f003 020f 	and.w	r2, r3, #15
 8002b04:	4613      	mov	r3, r2
 8002b06:	00db      	lsls	r3, r3, #3
 8002b08:	4413      	add	r3, r2
 8002b0a:	009b      	lsls	r3, r3, #2
 8002b0c:	3310      	adds	r3, #16
 8002b0e:	687a      	ldr	r2, [r7, #4]
 8002b10:	4413      	add	r3, r2
 8002b12:	3304      	adds	r3, #4
 8002b14:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	2201      	movs	r2, #1
 8002b1a:	705a      	strb	r2, [r3, #1]
 8002b1c:	e00f      	b.n	8002b3e <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002b1e:	78fb      	ldrb	r3, [r7, #3]
 8002b20:	f003 020f 	and.w	r2, r3, #15
 8002b24:	4613      	mov	r3, r2
 8002b26:	00db      	lsls	r3, r3, #3
 8002b28:	4413      	add	r3, r2
 8002b2a:	009b      	lsls	r3, r3, #2
 8002b2c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002b30:	687a      	ldr	r2, [r7, #4]
 8002b32:	4413      	add	r3, r2
 8002b34:	3304      	adds	r3, #4
 8002b36:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	2200      	movs	r2, #0
 8002b3c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	2200      	movs	r2, #0
 8002b42:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002b44:	78fb      	ldrb	r3, [r7, #3]
 8002b46:	f003 030f 	and.w	r3, r3, #15
 8002b4a:	b2da      	uxtb	r2, r3
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002b56:	2b01      	cmp	r3, #1
 8002b58:	d101      	bne.n	8002b5e <HAL_PCD_EP_ClrStall+0x86>
 8002b5a:	2302      	movs	r3, #2
 8002b5c:	e00e      	b.n	8002b7c <HAL_PCD_EP_ClrStall+0xa4>
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	2201      	movs	r2, #1
 8002b62:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	68f9      	ldr	r1, [r7, #12]
 8002b6c:	4618      	mov	r0, r3
 8002b6e:	f004 f84f 	bl	8006c10 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	2200      	movs	r2, #0
 8002b76:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8002b7a:	2300      	movs	r3, #0
}
 8002b7c:	4618      	mov	r0, r3
 8002b7e:	3710      	adds	r7, #16
 8002b80:	46bd      	mov	sp, r7
 8002b82:	bd80      	pop	{r7, pc}

08002b84 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002b84:	b580      	push	{r7, lr}
 8002b86:	b084      	sub	sp, #16
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	6078      	str	r0, [r7, #4]
 8002b8c:	460b      	mov	r3, r1
 8002b8e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8002b90:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	da0c      	bge.n	8002bb2 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002b98:	78fb      	ldrb	r3, [r7, #3]
 8002b9a:	f003 020f 	and.w	r2, r3, #15
 8002b9e:	4613      	mov	r3, r2
 8002ba0:	00db      	lsls	r3, r3, #3
 8002ba2:	4413      	add	r3, r2
 8002ba4:	009b      	lsls	r3, r3, #2
 8002ba6:	3310      	adds	r3, #16
 8002ba8:	687a      	ldr	r2, [r7, #4]
 8002baa:	4413      	add	r3, r2
 8002bac:	3304      	adds	r3, #4
 8002bae:	60fb      	str	r3, [r7, #12]
 8002bb0:	e00c      	b.n	8002bcc <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002bb2:	78fb      	ldrb	r3, [r7, #3]
 8002bb4:	f003 020f 	and.w	r2, r3, #15
 8002bb8:	4613      	mov	r3, r2
 8002bba:	00db      	lsls	r3, r3, #3
 8002bbc:	4413      	add	r3, r2
 8002bbe:	009b      	lsls	r3, r3, #2
 8002bc0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002bc4:	687a      	ldr	r2, [r7, #4]
 8002bc6:	4413      	add	r3, r2
 8002bc8:	3304      	adds	r3, #4
 8002bca:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	68f9      	ldr	r1, [r7, #12]
 8002bd2:	4618      	mov	r0, r3
 8002bd4:	f003 fe6e 	bl	80068b4 <USB_EPStopXfer>
 8002bd8:	4603      	mov	r3, r0
 8002bda:	72fb      	strb	r3, [r7, #11]

  return ret;
 8002bdc:	7afb      	ldrb	r3, [r7, #11]
}
 8002bde:	4618      	mov	r0, r3
 8002be0:	3710      	adds	r7, #16
 8002be2:	46bd      	mov	sp, r7
 8002be4:	bd80      	pop	{r7, pc}

08002be6 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002be6:	b580      	push	{r7, lr}
 8002be8:	b08a      	sub	sp, #40	@ 0x28
 8002bea:	af02      	add	r7, sp, #8
 8002bec:	6078      	str	r0, [r7, #4]
 8002bee:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002bf6:	697b      	ldr	r3, [r7, #20]
 8002bf8:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8002bfa:	683a      	ldr	r2, [r7, #0]
 8002bfc:	4613      	mov	r3, r2
 8002bfe:	00db      	lsls	r3, r3, #3
 8002c00:	4413      	add	r3, r2
 8002c02:	009b      	lsls	r3, r3, #2
 8002c04:	3310      	adds	r3, #16
 8002c06:	687a      	ldr	r2, [r7, #4]
 8002c08:	4413      	add	r3, r2
 8002c0a:	3304      	adds	r3, #4
 8002c0c:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	695a      	ldr	r2, [r3, #20]
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	691b      	ldr	r3, [r3, #16]
 8002c16:	429a      	cmp	r2, r3
 8002c18:	d901      	bls.n	8002c1e <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8002c1a:	2301      	movs	r3, #1
 8002c1c:	e06b      	b.n	8002cf6 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	691a      	ldr	r2, [r3, #16]
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	695b      	ldr	r3, [r3, #20]
 8002c26:	1ad3      	subs	r3, r2, r3
 8002c28:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	689b      	ldr	r3, [r3, #8]
 8002c2e:	69fa      	ldr	r2, [r7, #28]
 8002c30:	429a      	cmp	r2, r3
 8002c32:	d902      	bls.n	8002c3a <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	689b      	ldr	r3, [r3, #8]
 8002c38:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8002c3a:	69fb      	ldr	r3, [r7, #28]
 8002c3c:	3303      	adds	r3, #3
 8002c3e:	089b      	lsrs	r3, r3, #2
 8002c40:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002c42:	e02a      	b.n	8002c9a <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	691a      	ldr	r2, [r3, #16]
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	695b      	ldr	r3, [r3, #20]
 8002c4c:	1ad3      	subs	r3, r2, r3
 8002c4e:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	689b      	ldr	r3, [r3, #8]
 8002c54:	69fa      	ldr	r2, [r7, #28]
 8002c56:	429a      	cmp	r2, r3
 8002c58:	d902      	bls.n	8002c60 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	689b      	ldr	r3, [r3, #8]
 8002c5e:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8002c60:	69fb      	ldr	r3, [r7, #28]
 8002c62:	3303      	adds	r3, #3
 8002c64:	089b      	lsrs	r3, r3, #2
 8002c66:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	68d9      	ldr	r1, [r3, #12]
 8002c6c:	683b      	ldr	r3, [r7, #0]
 8002c6e:	b2da      	uxtb	r2, r3
 8002c70:	69fb      	ldr	r3, [r7, #28]
 8002c72:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8002c78:	9300      	str	r3, [sp, #0]
 8002c7a:	4603      	mov	r3, r0
 8002c7c:	6978      	ldr	r0, [r7, #20]
 8002c7e:	f003 fec3 	bl	8006a08 <USB_WritePacket>

    ep->xfer_buff  += len;
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	68da      	ldr	r2, [r3, #12]
 8002c86:	69fb      	ldr	r3, [r7, #28]
 8002c88:	441a      	add	r2, r3
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	695a      	ldr	r2, [r3, #20]
 8002c92:	69fb      	ldr	r3, [r7, #28]
 8002c94:	441a      	add	r2, r3
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002c9a:	683b      	ldr	r3, [r7, #0]
 8002c9c:	015a      	lsls	r2, r3, #5
 8002c9e:	693b      	ldr	r3, [r7, #16]
 8002ca0:	4413      	add	r3, r2
 8002ca2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002ca6:	699b      	ldr	r3, [r3, #24]
 8002ca8:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8002caa:	69ba      	ldr	r2, [r7, #24]
 8002cac:	429a      	cmp	r2, r3
 8002cae:	d809      	bhi.n	8002cc4 <PCD_WriteEmptyTxFifo+0xde>
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	695a      	ldr	r2, [r3, #20]
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002cb8:	429a      	cmp	r2, r3
 8002cba:	d203      	bcs.n	8002cc4 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	691b      	ldr	r3, [r3, #16]
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d1bf      	bne.n	8002c44 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	691a      	ldr	r2, [r3, #16]
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	695b      	ldr	r3, [r3, #20]
 8002ccc:	429a      	cmp	r2, r3
 8002cce:	d811      	bhi.n	8002cf4 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8002cd0:	683b      	ldr	r3, [r7, #0]
 8002cd2:	f003 030f 	and.w	r3, r3, #15
 8002cd6:	2201      	movs	r2, #1
 8002cd8:	fa02 f303 	lsl.w	r3, r2, r3
 8002cdc:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002cde:	693b      	ldr	r3, [r7, #16]
 8002ce0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002ce4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002ce6:	68bb      	ldr	r3, [r7, #8]
 8002ce8:	43db      	mvns	r3, r3
 8002cea:	6939      	ldr	r1, [r7, #16]
 8002cec:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8002cf0:	4013      	ands	r3, r2
 8002cf2:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8002cf4:	2300      	movs	r3, #0
}
 8002cf6:	4618      	mov	r0, r3
 8002cf8:	3720      	adds	r7, #32
 8002cfa:	46bd      	mov	sp, r7
 8002cfc:	bd80      	pop	{r7, pc}
	...

08002d00 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002d00:	b580      	push	{r7, lr}
 8002d02:	b088      	sub	sp, #32
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	6078      	str	r0, [r7, #4]
 8002d08:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002d10:	69fb      	ldr	r3, [r7, #28]
 8002d12:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8002d14:	69fb      	ldr	r3, [r7, #28]
 8002d16:	333c      	adds	r3, #60	@ 0x3c
 8002d18:	3304      	adds	r3, #4
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8002d1e:	683b      	ldr	r3, [r7, #0]
 8002d20:	015a      	lsls	r2, r3, #5
 8002d22:	69bb      	ldr	r3, [r7, #24]
 8002d24:	4413      	add	r3, r2
 8002d26:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002d2a:	689b      	ldr	r3, [r3, #8]
 8002d2c:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	799b      	ldrb	r3, [r3, #6]
 8002d32:	2b01      	cmp	r3, #1
 8002d34:	d17b      	bne.n	8002e2e <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8002d36:	693b      	ldr	r3, [r7, #16]
 8002d38:	f003 0308 	and.w	r3, r3, #8
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d015      	beq.n	8002d6c <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002d40:	697b      	ldr	r3, [r7, #20]
 8002d42:	4a61      	ldr	r2, [pc, #388]	@ (8002ec8 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8002d44:	4293      	cmp	r3, r2
 8002d46:	f240 80b9 	bls.w	8002ebc <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8002d4a:	693b      	ldr	r3, [r7, #16]
 8002d4c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	f000 80b3 	beq.w	8002ebc <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002d56:	683b      	ldr	r3, [r7, #0]
 8002d58:	015a      	lsls	r2, r3, #5
 8002d5a:	69bb      	ldr	r3, [r7, #24]
 8002d5c:	4413      	add	r3, r2
 8002d5e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002d62:	461a      	mov	r2, r3
 8002d64:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002d68:	6093      	str	r3, [r2, #8]
 8002d6a:	e0a7      	b.n	8002ebc <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8002d6c:	693b      	ldr	r3, [r7, #16]
 8002d6e:	f003 0320 	and.w	r3, r3, #32
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d009      	beq.n	8002d8a <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002d76:	683b      	ldr	r3, [r7, #0]
 8002d78:	015a      	lsls	r2, r3, #5
 8002d7a:	69bb      	ldr	r3, [r7, #24]
 8002d7c:	4413      	add	r3, r2
 8002d7e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002d82:	461a      	mov	r2, r3
 8002d84:	2320      	movs	r3, #32
 8002d86:	6093      	str	r3, [r2, #8]
 8002d88:	e098      	b.n	8002ebc <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8002d8a:	693b      	ldr	r3, [r7, #16]
 8002d8c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	f040 8093 	bne.w	8002ebc <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002d96:	697b      	ldr	r3, [r7, #20]
 8002d98:	4a4b      	ldr	r2, [pc, #300]	@ (8002ec8 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8002d9a:	4293      	cmp	r3, r2
 8002d9c:	d90f      	bls.n	8002dbe <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8002d9e:	693b      	ldr	r3, [r7, #16]
 8002da0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d00a      	beq.n	8002dbe <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002da8:	683b      	ldr	r3, [r7, #0]
 8002daa:	015a      	lsls	r2, r3, #5
 8002dac:	69bb      	ldr	r3, [r7, #24]
 8002dae:	4413      	add	r3, r2
 8002db0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002db4:	461a      	mov	r2, r3
 8002db6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002dba:	6093      	str	r3, [r2, #8]
 8002dbc:	e07e      	b.n	8002ebc <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8002dbe:	683a      	ldr	r2, [r7, #0]
 8002dc0:	4613      	mov	r3, r2
 8002dc2:	00db      	lsls	r3, r3, #3
 8002dc4:	4413      	add	r3, r2
 8002dc6:	009b      	lsls	r3, r3, #2
 8002dc8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002dcc:	687a      	ldr	r2, [r7, #4]
 8002dce:	4413      	add	r3, r2
 8002dd0:	3304      	adds	r3, #4
 8002dd2:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	6a1a      	ldr	r2, [r3, #32]
 8002dd8:	683b      	ldr	r3, [r7, #0]
 8002dda:	0159      	lsls	r1, r3, #5
 8002ddc:	69bb      	ldr	r3, [r7, #24]
 8002dde:	440b      	add	r3, r1
 8002de0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002de4:	691b      	ldr	r3, [r3, #16]
 8002de6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002dea:	1ad2      	subs	r2, r2, r3
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8002df0:	683b      	ldr	r3, [r7, #0]
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d114      	bne.n	8002e20 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	691b      	ldr	r3, [r3, #16]
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d109      	bne.n	8002e12 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	6818      	ldr	r0, [r3, #0]
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002e08:	461a      	mov	r2, r3
 8002e0a:	2101      	movs	r1, #1
 8002e0c:	f004 f894 	bl	8006f38 <USB_EP0_OutStart>
 8002e10:	e006      	b.n	8002e20 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	68da      	ldr	r2, [r3, #12]
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	695b      	ldr	r3, [r3, #20]
 8002e1a:	441a      	add	r2, r3
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002e20:	683b      	ldr	r3, [r7, #0]
 8002e22:	b2db      	uxtb	r3, r3
 8002e24:	4619      	mov	r1, r3
 8002e26:	6878      	ldr	r0, [r7, #4]
 8002e28:	f006 fc32 	bl	8009690 <HAL_PCD_DataOutStageCallback>
 8002e2c:	e046      	b.n	8002ebc <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8002e2e:	697b      	ldr	r3, [r7, #20]
 8002e30:	4a26      	ldr	r2, [pc, #152]	@ (8002ecc <PCD_EP_OutXfrComplete_int+0x1cc>)
 8002e32:	4293      	cmp	r3, r2
 8002e34:	d124      	bne.n	8002e80 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8002e36:	693b      	ldr	r3, [r7, #16]
 8002e38:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d00a      	beq.n	8002e56 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002e40:	683b      	ldr	r3, [r7, #0]
 8002e42:	015a      	lsls	r2, r3, #5
 8002e44:	69bb      	ldr	r3, [r7, #24]
 8002e46:	4413      	add	r3, r2
 8002e48:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002e4c:	461a      	mov	r2, r3
 8002e4e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002e52:	6093      	str	r3, [r2, #8]
 8002e54:	e032      	b.n	8002ebc <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8002e56:	693b      	ldr	r3, [r7, #16]
 8002e58:	f003 0320 	and.w	r3, r3, #32
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d008      	beq.n	8002e72 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002e60:	683b      	ldr	r3, [r7, #0]
 8002e62:	015a      	lsls	r2, r3, #5
 8002e64:	69bb      	ldr	r3, [r7, #24]
 8002e66:	4413      	add	r3, r2
 8002e68:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002e6c:	461a      	mov	r2, r3
 8002e6e:	2320      	movs	r3, #32
 8002e70:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002e72:	683b      	ldr	r3, [r7, #0]
 8002e74:	b2db      	uxtb	r3, r3
 8002e76:	4619      	mov	r1, r3
 8002e78:	6878      	ldr	r0, [r7, #4]
 8002e7a:	f006 fc09 	bl	8009690 <HAL_PCD_DataOutStageCallback>
 8002e7e:	e01d      	b.n	8002ebc <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8002e80:	683b      	ldr	r3, [r7, #0]
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d114      	bne.n	8002eb0 <PCD_EP_OutXfrComplete_int+0x1b0>
 8002e86:	6879      	ldr	r1, [r7, #4]
 8002e88:	683a      	ldr	r2, [r7, #0]
 8002e8a:	4613      	mov	r3, r2
 8002e8c:	00db      	lsls	r3, r3, #3
 8002e8e:	4413      	add	r3, r2
 8002e90:	009b      	lsls	r3, r3, #2
 8002e92:	440b      	add	r3, r1
 8002e94:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d108      	bne.n	8002eb0 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	6818      	ldr	r0, [r3, #0]
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002ea8:	461a      	mov	r2, r3
 8002eaa:	2100      	movs	r1, #0
 8002eac:	f004 f844 	bl	8006f38 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002eb0:	683b      	ldr	r3, [r7, #0]
 8002eb2:	b2db      	uxtb	r3, r3
 8002eb4:	4619      	mov	r1, r3
 8002eb6:	6878      	ldr	r0, [r7, #4]
 8002eb8:	f006 fbea 	bl	8009690 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8002ebc:	2300      	movs	r3, #0
}
 8002ebe:	4618      	mov	r0, r3
 8002ec0:	3720      	adds	r7, #32
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	bd80      	pop	{r7, pc}
 8002ec6:	bf00      	nop
 8002ec8:	4f54300a 	.word	0x4f54300a
 8002ecc:	4f54310a 	.word	0x4f54310a

08002ed0 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002ed0:	b580      	push	{r7, lr}
 8002ed2:	b086      	sub	sp, #24
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	6078      	str	r0, [r7, #4]
 8002ed8:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002ee0:	697b      	ldr	r3, [r7, #20]
 8002ee2:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8002ee4:	697b      	ldr	r3, [r7, #20]
 8002ee6:	333c      	adds	r3, #60	@ 0x3c
 8002ee8:	3304      	adds	r3, #4
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8002eee:	683b      	ldr	r3, [r7, #0]
 8002ef0:	015a      	lsls	r2, r3, #5
 8002ef2:	693b      	ldr	r3, [r7, #16]
 8002ef4:	4413      	add	r3, r2
 8002ef6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002efa:	689b      	ldr	r3, [r3, #8]
 8002efc:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	4a15      	ldr	r2, [pc, #84]	@ (8002f58 <PCD_EP_OutSetupPacket_int+0x88>)
 8002f02:	4293      	cmp	r3, r2
 8002f04:	d90e      	bls.n	8002f24 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8002f06:	68bb      	ldr	r3, [r7, #8]
 8002f08:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d009      	beq.n	8002f24 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002f10:	683b      	ldr	r3, [r7, #0]
 8002f12:	015a      	lsls	r2, r3, #5
 8002f14:	693b      	ldr	r3, [r7, #16]
 8002f16:	4413      	add	r3, r2
 8002f18:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002f1c:	461a      	mov	r2, r3
 8002f1e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002f22:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8002f24:	6878      	ldr	r0, [r7, #4]
 8002f26:	f006 fba1 	bl	800966c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	4a0a      	ldr	r2, [pc, #40]	@ (8002f58 <PCD_EP_OutSetupPacket_int+0x88>)
 8002f2e:	4293      	cmp	r3, r2
 8002f30:	d90c      	bls.n	8002f4c <PCD_EP_OutSetupPacket_int+0x7c>
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	799b      	ldrb	r3, [r3, #6]
 8002f36:	2b01      	cmp	r3, #1
 8002f38:	d108      	bne.n	8002f4c <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	6818      	ldr	r0, [r3, #0]
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002f44:	461a      	mov	r2, r3
 8002f46:	2101      	movs	r1, #1
 8002f48:	f003 fff6 	bl	8006f38 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8002f4c:	2300      	movs	r3, #0
}
 8002f4e:	4618      	mov	r0, r3
 8002f50:	3718      	adds	r7, #24
 8002f52:	46bd      	mov	sp, r7
 8002f54:	bd80      	pop	{r7, pc}
 8002f56:	bf00      	nop
 8002f58:	4f54300a 	.word	0x4f54300a

08002f5c <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8002f5c:	b480      	push	{r7}
 8002f5e:	b085      	sub	sp, #20
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	6078      	str	r0, [r7, #4]
 8002f64:	460b      	mov	r3, r1
 8002f66:	70fb      	strb	r3, [r7, #3]
 8002f68:	4613      	mov	r3, r2
 8002f6a:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f72:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8002f74:	78fb      	ldrb	r3, [r7, #3]
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d107      	bne.n	8002f8a <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8002f7a:	883b      	ldrh	r3, [r7, #0]
 8002f7c:	0419      	lsls	r1, r3, #16
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	68ba      	ldr	r2, [r7, #8]
 8002f84:	430a      	orrs	r2, r1
 8002f86:	629a      	str	r2, [r3, #40]	@ 0x28
 8002f88:	e028      	b.n	8002fdc <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f90:	0c1b      	lsrs	r3, r3, #16
 8002f92:	68ba      	ldr	r2, [r7, #8]
 8002f94:	4413      	add	r3, r2
 8002f96:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8002f98:	2300      	movs	r3, #0
 8002f9a:	73fb      	strb	r3, [r7, #15]
 8002f9c:	e00d      	b.n	8002fba <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681a      	ldr	r2, [r3, #0]
 8002fa2:	7bfb      	ldrb	r3, [r7, #15]
 8002fa4:	3340      	adds	r3, #64	@ 0x40
 8002fa6:	009b      	lsls	r3, r3, #2
 8002fa8:	4413      	add	r3, r2
 8002faa:	685b      	ldr	r3, [r3, #4]
 8002fac:	0c1b      	lsrs	r3, r3, #16
 8002fae:	68ba      	ldr	r2, [r7, #8]
 8002fb0:	4413      	add	r3, r2
 8002fb2:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8002fb4:	7bfb      	ldrb	r3, [r7, #15]
 8002fb6:	3301      	adds	r3, #1
 8002fb8:	73fb      	strb	r3, [r7, #15]
 8002fba:	7bfa      	ldrb	r2, [r7, #15]
 8002fbc:	78fb      	ldrb	r3, [r7, #3]
 8002fbe:	3b01      	subs	r3, #1
 8002fc0:	429a      	cmp	r2, r3
 8002fc2:	d3ec      	bcc.n	8002f9e <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8002fc4:	883b      	ldrh	r3, [r7, #0]
 8002fc6:	0418      	lsls	r0, r3, #16
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	6819      	ldr	r1, [r3, #0]
 8002fcc:	78fb      	ldrb	r3, [r7, #3]
 8002fce:	3b01      	subs	r3, #1
 8002fd0:	68ba      	ldr	r2, [r7, #8]
 8002fd2:	4302      	orrs	r2, r0
 8002fd4:	3340      	adds	r3, #64	@ 0x40
 8002fd6:	009b      	lsls	r3, r3, #2
 8002fd8:	440b      	add	r3, r1
 8002fda:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8002fdc:	2300      	movs	r3, #0
}
 8002fde:	4618      	mov	r0, r3
 8002fe0:	3714      	adds	r7, #20
 8002fe2:	46bd      	mov	sp, r7
 8002fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe8:	4770      	bx	lr

08002fea <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8002fea:	b480      	push	{r7}
 8002fec:	b083      	sub	sp, #12
 8002fee:	af00      	add	r7, sp, #0
 8002ff0:	6078      	str	r0, [r7, #4]
 8002ff2:	460b      	mov	r3, r1
 8002ff4:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	887a      	ldrh	r2, [r7, #2]
 8002ffc:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8002ffe:	2300      	movs	r3, #0
}
 8003000:	4618      	mov	r0, r3
 8003002:	370c      	adds	r7, #12
 8003004:	46bd      	mov	sp, r7
 8003006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800300a:	4770      	bx	lr

0800300c <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800300c:	b480      	push	{r7}
 800300e:	b085      	sub	sp, #20
 8003010:	af00      	add	r7, sp, #0
 8003012:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	2201      	movs	r2, #1
 800301e:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	2200      	movs	r2, #0
 8003026:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	699b      	ldr	r3, [r3, #24]
 800302e:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800303a:	4b05      	ldr	r3, [pc, #20]	@ (8003050 <HAL_PCDEx_ActivateLPM+0x44>)
 800303c:	4313      	orrs	r3, r2
 800303e:	68fa      	ldr	r2, [r7, #12]
 8003040:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8003042:	2300      	movs	r3, #0
}
 8003044:	4618      	mov	r0, r3
 8003046:	3714      	adds	r7, #20
 8003048:	46bd      	mov	sp, r7
 800304a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800304e:	4770      	bx	lr
 8003050:	10000003 	.word	0x10000003

08003054 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003054:	b480      	push	{r7}
 8003056:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003058:	4b05      	ldr	r3, [pc, #20]	@ (8003070 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	4a04      	ldr	r2, [pc, #16]	@ (8003070 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800305e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003062:	6013      	str	r3, [r2, #0]
}
 8003064:	bf00      	nop
 8003066:	46bd      	mov	sp, r7
 8003068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800306c:	4770      	bx	lr
 800306e:	bf00      	nop
 8003070:	40007000 	.word	0x40007000

08003074 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8003074:	b580      	push	{r7, lr}
 8003076:	b082      	sub	sp, #8
 8003078:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 800307a:	2300      	movs	r3, #0
 800307c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800307e:	4b23      	ldr	r3, [pc, #140]	@ (800310c <HAL_PWREx_EnableOverDrive+0x98>)
 8003080:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003082:	4a22      	ldr	r2, [pc, #136]	@ (800310c <HAL_PWREx_EnableOverDrive+0x98>)
 8003084:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003088:	6413      	str	r3, [r2, #64]	@ 0x40
 800308a:	4b20      	ldr	r3, [pc, #128]	@ (800310c <HAL_PWREx_EnableOverDrive+0x98>)
 800308c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800308e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003092:	603b      	str	r3, [r7, #0]
 8003094:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8003096:	4b1e      	ldr	r3, [pc, #120]	@ (8003110 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	4a1d      	ldr	r2, [pc, #116]	@ (8003110 <HAL_PWREx_EnableOverDrive+0x9c>)
 800309c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80030a0:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80030a2:	f7fe fa09 	bl	80014b8 <HAL_GetTick>
 80030a6:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80030a8:	e009      	b.n	80030be <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80030aa:	f7fe fa05 	bl	80014b8 <HAL_GetTick>
 80030ae:	4602      	mov	r2, r0
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	1ad3      	subs	r3, r2, r3
 80030b4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80030b8:	d901      	bls.n	80030be <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 80030ba:	2303      	movs	r3, #3
 80030bc:	e022      	b.n	8003104 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80030be:	4b14      	ldr	r3, [pc, #80]	@ (8003110 <HAL_PWREx_EnableOverDrive+0x9c>)
 80030c0:	685b      	ldr	r3, [r3, #4]
 80030c2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80030c6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80030ca:	d1ee      	bne.n	80030aa <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80030cc:	4b10      	ldr	r3, [pc, #64]	@ (8003110 <HAL_PWREx_EnableOverDrive+0x9c>)
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	4a0f      	ldr	r2, [pc, #60]	@ (8003110 <HAL_PWREx_EnableOverDrive+0x9c>)
 80030d2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80030d6:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80030d8:	f7fe f9ee 	bl	80014b8 <HAL_GetTick>
 80030dc:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80030de:	e009      	b.n	80030f4 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80030e0:	f7fe f9ea 	bl	80014b8 <HAL_GetTick>
 80030e4:	4602      	mov	r2, r0
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	1ad3      	subs	r3, r2, r3
 80030ea:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80030ee:	d901      	bls.n	80030f4 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 80030f0:	2303      	movs	r3, #3
 80030f2:	e007      	b.n	8003104 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80030f4:	4b06      	ldr	r3, [pc, #24]	@ (8003110 <HAL_PWREx_EnableOverDrive+0x9c>)
 80030f6:	685b      	ldr	r3, [r3, #4]
 80030f8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030fc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003100:	d1ee      	bne.n	80030e0 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8003102:	2300      	movs	r3, #0
}
 8003104:	4618      	mov	r0, r3
 8003106:	3708      	adds	r7, #8
 8003108:	46bd      	mov	sp, r7
 800310a:	bd80      	pop	{r7, pc}
 800310c:	40023800 	.word	0x40023800
 8003110:	40007000 	.word	0x40007000

08003114 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003114:	b580      	push	{r7, lr}
 8003116:	b086      	sub	sp, #24
 8003118:	af00      	add	r7, sp, #0
 800311a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 800311c:	2300      	movs	r3, #0
 800311e:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	2b00      	cmp	r3, #0
 8003124:	d101      	bne.n	800312a <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8003126:	2301      	movs	r3, #1
 8003128:	e291      	b.n	800364e <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	f003 0301 	and.w	r3, r3, #1
 8003132:	2b00      	cmp	r3, #0
 8003134:	f000 8087 	beq.w	8003246 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003138:	4b96      	ldr	r3, [pc, #600]	@ (8003394 <HAL_RCC_OscConfig+0x280>)
 800313a:	689b      	ldr	r3, [r3, #8]
 800313c:	f003 030c 	and.w	r3, r3, #12
 8003140:	2b04      	cmp	r3, #4
 8003142:	d00c      	beq.n	800315e <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003144:	4b93      	ldr	r3, [pc, #588]	@ (8003394 <HAL_RCC_OscConfig+0x280>)
 8003146:	689b      	ldr	r3, [r3, #8]
 8003148:	f003 030c 	and.w	r3, r3, #12
 800314c:	2b08      	cmp	r3, #8
 800314e:	d112      	bne.n	8003176 <HAL_RCC_OscConfig+0x62>
 8003150:	4b90      	ldr	r3, [pc, #576]	@ (8003394 <HAL_RCC_OscConfig+0x280>)
 8003152:	685b      	ldr	r3, [r3, #4]
 8003154:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003158:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800315c:	d10b      	bne.n	8003176 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800315e:	4b8d      	ldr	r3, [pc, #564]	@ (8003394 <HAL_RCC_OscConfig+0x280>)
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003166:	2b00      	cmp	r3, #0
 8003168:	d06c      	beq.n	8003244 <HAL_RCC_OscConfig+0x130>
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	685b      	ldr	r3, [r3, #4]
 800316e:	2b00      	cmp	r3, #0
 8003170:	d168      	bne.n	8003244 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8003172:	2301      	movs	r3, #1
 8003174:	e26b      	b.n	800364e <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	685b      	ldr	r3, [r3, #4]
 800317a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800317e:	d106      	bne.n	800318e <HAL_RCC_OscConfig+0x7a>
 8003180:	4b84      	ldr	r3, [pc, #528]	@ (8003394 <HAL_RCC_OscConfig+0x280>)
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	4a83      	ldr	r2, [pc, #524]	@ (8003394 <HAL_RCC_OscConfig+0x280>)
 8003186:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800318a:	6013      	str	r3, [r2, #0]
 800318c:	e02e      	b.n	80031ec <HAL_RCC_OscConfig+0xd8>
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	685b      	ldr	r3, [r3, #4]
 8003192:	2b00      	cmp	r3, #0
 8003194:	d10c      	bne.n	80031b0 <HAL_RCC_OscConfig+0x9c>
 8003196:	4b7f      	ldr	r3, [pc, #508]	@ (8003394 <HAL_RCC_OscConfig+0x280>)
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	4a7e      	ldr	r2, [pc, #504]	@ (8003394 <HAL_RCC_OscConfig+0x280>)
 800319c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80031a0:	6013      	str	r3, [r2, #0]
 80031a2:	4b7c      	ldr	r3, [pc, #496]	@ (8003394 <HAL_RCC_OscConfig+0x280>)
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	4a7b      	ldr	r2, [pc, #492]	@ (8003394 <HAL_RCC_OscConfig+0x280>)
 80031a8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80031ac:	6013      	str	r3, [r2, #0]
 80031ae:	e01d      	b.n	80031ec <HAL_RCC_OscConfig+0xd8>
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	685b      	ldr	r3, [r3, #4]
 80031b4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80031b8:	d10c      	bne.n	80031d4 <HAL_RCC_OscConfig+0xc0>
 80031ba:	4b76      	ldr	r3, [pc, #472]	@ (8003394 <HAL_RCC_OscConfig+0x280>)
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	4a75      	ldr	r2, [pc, #468]	@ (8003394 <HAL_RCC_OscConfig+0x280>)
 80031c0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80031c4:	6013      	str	r3, [r2, #0]
 80031c6:	4b73      	ldr	r3, [pc, #460]	@ (8003394 <HAL_RCC_OscConfig+0x280>)
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	4a72      	ldr	r2, [pc, #456]	@ (8003394 <HAL_RCC_OscConfig+0x280>)
 80031cc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80031d0:	6013      	str	r3, [r2, #0]
 80031d2:	e00b      	b.n	80031ec <HAL_RCC_OscConfig+0xd8>
 80031d4:	4b6f      	ldr	r3, [pc, #444]	@ (8003394 <HAL_RCC_OscConfig+0x280>)
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	4a6e      	ldr	r2, [pc, #440]	@ (8003394 <HAL_RCC_OscConfig+0x280>)
 80031da:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80031de:	6013      	str	r3, [r2, #0]
 80031e0:	4b6c      	ldr	r3, [pc, #432]	@ (8003394 <HAL_RCC_OscConfig+0x280>)
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	4a6b      	ldr	r2, [pc, #428]	@ (8003394 <HAL_RCC_OscConfig+0x280>)
 80031e6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80031ea:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	685b      	ldr	r3, [r3, #4]
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d013      	beq.n	800321c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031f4:	f7fe f960 	bl	80014b8 <HAL_GetTick>
 80031f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80031fa:	e008      	b.n	800320e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80031fc:	f7fe f95c 	bl	80014b8 <HAL_GetTick>
 8003200:	4602      	mov	r2, r0
 8003202:	693b      	ldr	r3, [r7, #16]
 8003204:	1ad3      	subs	r3, r2, r3
 8003206:	2b64      	cmp	r3, #100	@ 0x64
 8003208:	d901      	bls.n	800320e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800320a:	2303      	movs	r3, #3
 800320c:	e21f      	b.n	800364e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800320e:	4b61      	ldr	r3, [pc, #388]	@ (8003394 <HAL_RCC_OscConfig+0x280>)
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003216:	2b00      	cmp	r3, #0
 8003218:	d0f0      	beq.n	80031fc <HAL_RCC_OscConfig+0xe8>
 800321a:	e014      	b.n	8003246 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800321c:	f7fe f94c 	bl	80014b8 <HAL_GetTick>
 8003220:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003222:	e008      	b.n	8003236 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003224:	f7fe f948 	bl	80014b8 <HAL_GetTick>
 8003228:	4602      	mov	r2, r0
 800322a:	693b      	ldr	r3, [r7, #16]
 800322c:	1ad3      	subs	r3, r2, r3
 800322e:	2b64      	cmp	r3, #100	@ 0x64
 8003230:	d901      	bls.n	8003236 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8003232:	2303      	movs	r3, #3
 8003234:	e20b      	b.n	800364e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003236:	4b57      	ldr	r3, [pc, #348]	@ (8003394 <HAL_RCC_OscConfig+0x280>)
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800323e:	2b00      	cmp	r3, #0
 8003240:	d1f0      	bne.n	8003224 <HAL_RCC_OscConfig+0x110>
 8003242:	e000      	b.n	8003246 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003244:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	f003 0302 	and.w	r3, r3, #2
 800324e:	2b00      	cmp	r3, #0
 8003250:	d069      	beq.n	8003326 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003252:	4b50      	ldr	r3, [pc, #320]	@ (8003394 <HAL_RCC_OscConfig+0x280>)
 8003254:	689b      	ldr	r3, [r3, #8]
 8003256:	f003 030c 	and.w	r3, r3, #12
 800325a:	2b00      	cmp	r3, #0
 800325c:	d00b      	beq.n	8003276 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800325e:	4b4d      	ldr	r3, [pc, #308]	@ (8003394 <HAL_RCC_OscConfig+0x280>)
 8003260:	689b      	ldr	r3, [r3, #8]
 8003262:	f003 030c 	and.w	r3, r3, #12
 8003266:	2b08      	cmp	r3, #8
 8003268:	d11c      	bne.n	80032a4 <HAL_RCC_OscConfig+0x190>
 800326a:	4b4a      	ldr	r3, [pc, #296]	@ (8003394 <HAL_RCC_OscConfig+0x280>)
 800326c:	685b      	ldr	r3, [r3, #4]
 800326e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003272:	2b00      	cmp	r3, #0
 8003274:	d116      	bne.n	80032a4 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003276:	4b47      	ldr	r3, [pc, #284]	@ (8003394 <HAL_RCC_OscConfig+0x280>)
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	f003 0302 	and.w	r3, r3, #2
 800327e:	2b00      	cmp	r3, #0
 8003280:	d005      	beq.n	800328e <HAL_RCC_OscConfig+0x17a>
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	68db      	ldr	r3, [r3, #12]
 8003286:	2b01      	cmp	r3, #1
 8003288:	d001      	beq.n	800328e <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800328a:	2301      	movs	r3, #1
 800328c:	e1df      	b.n	800364e <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800328e:	4b41      	ldr	r3, [pc, #260]	@ (8003394 <HAL_RCC_OscConfig+0x280>)
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	691b      	ldr	r3, [r3, #16]
 800329a:	00db      	lsls	r3, r3, #3
 800329c:	493d      	ldr	r1, [pc, #244]	@ (8003394 <HAL_RCC_OscConfig+0x280>)
 800329e:	4313      	orrs	r3, r2
 80032a0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80032a2:	e040      	b.n	8003326 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	68db      	ldr	r3, [r3, #12]
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d023      	beq.n	80032f4 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80032ac:	4b39      	ldr	r3, [pc, #228]	@ (8003394 <HAL_RCC_OscConfig+0x280>)
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	4a38      	ldr	r2, [pc, #224]	@ (8003394 <HAL_RCC_OscConfig+0x280>)
 80032b2:	f043 0301 	orr.w	r3, r3, #1
 80032b6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032b8:	f7fe f8fe 	bl	80014b8 <HAL_GetTick>
 80032bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80032be:	e008      	b.n	80032d2 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80032c0:	f7fe f8fa 	bl	80014b8 <HAL_GetTick>
 80032c4:	4602      	mov	r2, r0
 80032c6:	693b      	ldr	r3, [r7, #16]
 80032c8:	1ad3      	subs	r3, r2, r3
 80032ca:	2b02      	cmp	r3, #2
 80032cc:	d901      	bls.n	80032d2 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80032ce:	2303      	movs	r3, #3
 80032d0:	e1bd      	b.n	800364e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80032d2:	4b30      	ldr	r3, [pc, #192]	@ (8003394 <HAL_RCC_OscConfig+0x280>)
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	f003 0302 	and.w	r3, r3, #2
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d0f0      	beq.n	80032c0 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80032de:	4b2d      	ldr	r3, [pc, #180]	@ (8003394 <HAL_RCC_OscConfig+0x280>)
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	691b      	ldr	r3, [r3, #16]
 80032ea:	00db      	lsls	r3, r3, #3
 80032ec:	4929      	ldr	r1, [pc, #164]	@ (8003394 <HAL_RCC_OscConfig+0x280>)
 80032ee:	4313      	orrs	r3, r2
 80032f0:	600b      	str	r3, [r1, #0]
 80032f2:	e018      	b.n	8003326 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80032f4:	4b27      	ldr	r3, [pc, #156]	@ (8003394 <HAL_RCC_OscConfig+0x280>)
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	4a26      	ldr	r2, [pc, #152]	@ (8003394 <HAL_RCC_OscConfig+0x280>)
 80032fa:	f023 0301 	bic.w	r3, r3, #1
 80032fe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003300:	f7fe f8da 	bl	80014b8 <HAL_GetTick>
 8003304:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003306:	e008      	b.n	800331a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003308:	f7fe f8d6 	bl	80014b8 <HAL_GetTick>
 800330c:	4602      	mov	r2, r0
 800330e:	693b      	ldr	r3, [r7, #16]
 8003310:	1ad3      	subs	r3, r2, r3
 8003312:	2b02      	cmp	r3, #2
 8003314:	d901      	bls.n	800331a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003316:	2303      	movs	r3, #3
 8003318:	e199      	b.n	800364e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800331a:	4b1e      	ldr	r3, [pc, #120]	@ (8003394 <HAL_RCC_OscConfig+0x280>)
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	f003 0302 	and.w	r3, r3, #2
 8003322:	2b00      	cmp	r3, #0
 8003324:	d1f0      	bne.n	8003308 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	f003 0308 	and.w	r3, r3, #8
 800332e:	2b00      	cmp	r3, #0
 8003330:	d038      	beq.n	80033a4 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	695b      	ldr	r3, [r3, #20]
 8003336:	2b00      	cmp	r3, #0
 8003338:	d019      	beq.n	800336e <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800333a:	4b16      	ldr	r3, [pc, #88]	@ (8003394 <HAL_RCC_OscConfig+0x280>)
 800333c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800333e:	4a15      	ldr	r2, [pc, #84]	@ (8003394 <HAL_RCC_OscConfig+0x280>)
 8003340:	f043 0301 	orr.w	r3, r3, #1
 8003344:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003346:	f7fe f8b7 	bl	80014b8 <HAL_GetTick>
 800334a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800334c:	e008      	b.n	8003360 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800334e:	f7fe f8b3 	bl	80014b8 <HAL_GetTick>
 8003352:	4602      	mov	r2, r0
 8003354:	693b      	ldr	r3, [r7, #16]
 8003356:	1ad3      	subs	r3, r2, r3
 8003358:	2b02      	cmp	r3, #2
 800335a:	d901      	bls.n	8003360 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800335c:	2303      	movs	r3, #3
 800335e:	e176      	b.n	800364e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003360:	4b0c      	ldr	r3, [pc, #48]	@ (8003394 <HAL_RCC_OscConfig+0x280>)
 8003362:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003364:	f003 0302 	and.w	r3, r3, #2
 8003368:	2b00      	cmp	r3, #0
 800336a:	d0f0      	beq.n	800334e <HAL_RCC_OscConfig+0x23a>
 800336c:	e01a      	b.n	80033a4 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800336e:	4b09      	ldr	r3, [pc, #36]	@ (8003394 <HAL_RCC_OscConfig+0x280>)
 8003370:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003372:	4a08      	ldr	r2, [pc, #32]	@ (8003394 <HAL_RCC_OscConfig+0x280>)
 8003374:	f023 0301 	bic.w	r3, r3, #1
 8003378:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800337a:	f7fe f89d 	bl	80014b8 <HAL_GetTick>
 800337e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003380:	e00a      	b.n	8003398 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003382:	f7fe f899 	bl	80014b8 <HAL_GetTick>
 8003386:	4602      	mov	r2, r0
 8003388:	693b      	ldr	r3, [r7, #16]
 800338a:	1ad3      	subs	r3, r2, r3
 800338c:	2b02      	cmp	r3, #2
 800338e:	d903      	bls.n	8003398 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003390:	2303      	movs	r3, #3
 8003392:	e15c      	b.n	800364e <HAL_RCC_OscConfig+0x53a>
 8003394:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003398:	4b91      	ldr	r3, [pc, #580]	@ (80035e0 <HAL_RCC_OscConfig+0x4cc>)
 800339a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800339c:	f003 0302 	and.w	r3, r3, #2
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d1ee      	bne.n	8003382 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	f003 0304 	and.w	r3, r3, #4
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	f000 80a4 	beq.w	80034fa <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80033b2:	4b8b      	ldr	r3, [pc, #556]	@ (80035e0 <HAL_RCC_OscConfig+0x4cc>)
 80033b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d10d      	bne.n	80033da <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80033be:	4b88      	ldr	r3, [pc, #544]	@ (80035e0 <HAL_RCC_OscConfig+0x4cc>)
 80033c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033c2:	4a87      	ldr	r2, [pc, #540]	@ (80035e0 <HAL_RCC_OscConfig+0x4cc>)
 80033c4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80033c8:	6413      	str	r3, [r2, #64]	@ 0x40
 80033ca:	4b85      	ldr	r3, [pc, #532]	@ (80035e0 <HAL_RCC_OscConfig+0x4cc>)
 80033cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80033d2:	60bb      	str	r3, [r7, #8]
 80033d4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80033d6:	2301      	movs	r3, #1
 80033d8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80033da:	4b82      	ldr	r3, [pc, #520]	@ (80035e4 <HAL_RCC_OscConfig+0x4d0>)
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d118      	bne.n	8003418 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80033e6:	4b7f      	ldr	r3, [pc, #508]	@ (80035e4 <HAL_RCC_OscConfig+0x4d0>)
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	4a7e      	ldr	r2, [pc, #504]	@ (80035e4 <HAL_RCC_OscConfig+0x4d0>)
 80033ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80033f0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80033f2:	f7fe f861 	bl	80014b8 <HAL_GetTick>
 80033f6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80033f8:	e008      	b.n	800340c <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80033fa:	f7fe f85d 	bl	80014b8 <HAL_GetTick>
 80033fe:	4602      	mov	r2, r0
 8003400:	693b      	ldr	r3, [r7, #16]
 8003402:	1ad3      	subs	r3, r2, r3
 8003404:	2b64      	cmp	r3, #100	@ 0x64
 8003406:	d901      	bls.n	800340c <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8003408:	2303      	movs	r3, #3
 800340a:	e120      	b.n	800364e <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800340c:	4b75      	ldr	r3, [pc, #468]	@ (80035e4 <HAL_RCC_OscConfig+0x4d0>)
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003414:	2b00      	cmp	r3, #0
 8003416:	d0f0      	beq.n	80033fa <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	689b      	ldr	r3, [r3, #8]
 800341c:	2b01      	cmp	r3, #1
 800341e:	d106      	bne.n	800342e <HAL_RCC_OscConfig+0x31a>
 8003420:	4b6f      	ldr	r3, [pc, #444]	@ (80035e0 <HAL_RCC_OscConfig+0x4cc>)
 8003422:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003424:	4a6e      	ldr	r2, [pc, #440]	@ (80035e0 <HAL_RCC_OscConfig+0x4cc>)
 8003426:	f043 0301 	orr.w	r3, r3, #1
 800342a:	6713      	str	r3, [r2, #112]	@ 0x70
 800342c:	e02d      	b.n	800348a <HAL_RCC_OscConfig+0x376>
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	689b      	ldr	r3, [r3, #8]
 8003432:	2b00      	cmp	r3, #0
 8003434:	d10c      	bne.n	8003450 <HAL_RCC_OscConfig+0x33c>
 8003436:	4b6a      	ldr	r3, [pc, #424]	@ (80035e0 <HAL_RCC_OscConfig+0x4cc>)
 8003438:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800343a:	4a69      	ldr	r2, [pc, #420]	@ (80035e0 <HAL_RCC_OscConfig+0x4cc>)
 800343c:	f023 0301 	bic.w	r3, r3, #1
 8003440:	6713      	str	r3, [r2, #112]	@ 0x70
 8003442:	4b67      	ldr	r3, [pc, #412]	@ (80035e0 <HAL_RCC_OscConfig+0x4cc>)
 8003444:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003446:	4a66      	ldr	r2, [pc, #408]	@ (80035e0 <HAL_RCC_OscConfig+0x4cc>)
 8003448:	f023 0304 	bic.w	r3, r3, #4
 800344c:	6713      	str	r3, [r2, #112]	@ 0x70
 800344e:	e01c      	b.n	800348a <HAL_RCC_OscConfig+0x376>
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	689b      	ldr	r3, [r3, #8]
 8003454:	2b05      	cmp	r3, #5
 8003456:	d10c      	bne.n	8003472 <HAL_RCC_OscConfig+0x35e>
 8003458:	4b61      	ldr	r3, [pc, #388]	@ (80035e0 <HAL_RCC_OscConfig+0x4cc>)
 800345a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800345c:	4a60      	ldr	r2, [pc, #384]	@ (80035e0 <HAL_RCC_OscConfig+0x4cc>)
 800345e:	f043 0304 	orr.w	r3, r3, #4
 8003462:	6713      	str	r3, [r2, #112]	@ 0x70
 8003464:	4b5e      	ldr	r3, [pc, #376]	@ (80035e0 <HAL_RCC_OscConfig+0x4cc>)
 8003466:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003468:	4a5d      	ldr	r2, [pc, #372]	@ (80035e0 <HAL_RCC_OscConfig+0x4cc>)
 800346a:	f043 0301 	orr.w	r3, r3, #1
 800346e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003470:	e00b      	b.n	800348a <HAL_RCC_OscConfig+0x376>
 8003472:	4b5b      	ldr	r3, [pc, #364]	@ (80035e0 <HAL_RCC_OscConfig+0x4cc>)
 8003474:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003476:	4a5a      	ldr	r2, [pc, #360]	@ (80035e0 <HAL_RCC_OscConfig+0x4cc>)
 8003478:	f023 0301 	bic.w	r3, r3, #1
 800347c:	6713      	str	r3, [r2, #112]	@ 0x70
 800347e:	4b58      	ldr	r3, [pc, #352]	@ (80035e0 <HAL_RCC_OscConfig+0x4cc>)
 8003480:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003482:	4a57      	ldr	r2, [pc, #348]	@ (80035e0 <HAL_RCC_OscConfig+0x4cc>)
 8003484:	f023 0304 	bic.w	r3, r3, #4
 8003488:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	689b      	ldr	r3, [r3, #8]
 800348e:	2b00      	cmp	r3, #0
 8003490:	d015      	beq.n	80034be <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003492:	f7fe f811 	bl	80014b8 <HAL_GetTick>
 8003496:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003498:	e00a      	b.n	80034b0 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800349a:	f7fe f80d 	bl	80014b8 <HAL_GetTick>
 800349e:	4602      	mov	r2, r0
 80034a0:	693b      	ldr	r3, [r7, #16]
 80034a2:	1ad3      	subs	r3, r2, r3
 80034a4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80034a8:	4293      	cmp	r3, r2
 80034aa:	d901      	bls.n	80034b0 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80034ac:	2303      	movs	r3, #3
 80034ae:	e0ce      	b.n	800364e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80034b0:	4b4b      	ldr	r3, [pc, #300]	@ (80035e0 <HAL_RCC_OscConfig+0x4cc>)
 80034b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034b4:	f003 0302 	and.w	r3, r3, #2
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d0ee      	beq.n	800349a <HAL_RCC_OscConfig+0x386>
 80034bc:	e014      	b.n	80034e8 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034be:	f7fd fffb 	bl	80014b8 <HAL_GetTick>
 80034c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80034c4:	e00a      	b.n	80034dc <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80034c6:	f7fd fff7 	bl	80014b8 <HAL_GetTick>
 80034ca:	4602      	mov	r2, r0
 80034cc:	693b      	ldr	r3, [r7, #16]
 80034ce:	1ad3      	subs	r3, r2, r3
 80034d0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80034d4:	4293      	cmp	r3, r2
 80034d6:	d901      	bls.n	80034dc <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80034d8:	2303      	movs	r3, #3
 80034da:	e0b8      	b.n	800364e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80034dc:	4b40      	ldr	r3, [pc, #256]	@ (80035e0 <HAL_RCC_OscConfig+0x4cc>)
 80034de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034e0:	f003 0302 	and.w	r3, r3, #2
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d1ee      	bne.n	80034c6 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80034e8:	7dfb      	ldrb	r3, [r7, #23]
 80034ea:	2b01      	cmp	r3, #1
 80034ec:	d105      	bne.n	80034fa <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80034ee:	4b3c      	ldr	r3, [pc, #240]	@ (80035e0 <HAL_RCC_OscConfig+0x4cc>)
 80034f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034f2:	4a3b      	ldr	r2, [pc, #236]	@ (80035e0 <HAL_RCC_OscConfig+0x4cc>)
 80034f4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80034f8:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	699b      	ldr	r3, [r3, #24]
 80034fe:	2b00      	cmp	r3, #0
 8003500:	f000 80a4 	beq.w	800364c <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003504:	4b36      	ldr	r3, [pc, #216]	@ (80035e0 <HAL_RCC_OscConfig+0x4cc>)
 8003506:	689b      	ldr	r3, [r3, #8]
 8003508:	f003 030c 	and.w	r3, r3, #12
 800350c:	2b08      	cmp	r3, #8
 800350e:	d06b      	beq.n	80035e8 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	699b      	ldr	r3, [r3, #24]
 8003514:	2b02      	cmp	r3, #2
 8003516:	d149      	bne.n	80035ac <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003518:	4b31      	ldr	r3, [pc, #196]	@ (80035e0 <HAL_RCC_OscConfig+0x4cc>)
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	4a30      	ldr	r2, [pc, #192]	@ (80035e0 <HAL_RCC_OscConfig+0x4cc>)
 800351e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003522:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003524:	f7fd ffc8 	bl	80014b8 <HAL_GetTick>
 8003528:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800352a:	e008      	b.n	800353e <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800352c:	f7fd ffc4 	bl	80014b8 <HAL_GetTick>
 8003530:	4602      	mov	r2, r0
 8003532:	693b      	ldr	r3, [r7, #16]
 8003534:	1ad3      	subs	r3, r2, r3
 8003536:	2b02      	cmp	r3, #2
 8003538:	d901      	bls.n	800353e <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800353a:	2303      	movs	r3, #3
 800353c:	e087      	b.n	800364e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800353e:	4b28      	ldr	r3, [pc, #160]	@ (80035e0 <HAL_RCC_OscConfig+0x4cc>)
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003546:	2b00      	cmp	r3, #0
 8003548:	d1f0      	bne.n	800352c <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	69da      	ldr	r2, [r3, #28]
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	6a1b      	ldr	r3, [r3, #32]
 8003552:	431a      	orrs	r2, r3
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003558:	019b      	lsls	r3, r3, #6
 800355a:	431a      	orrs	r2, r3
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003560:	085b      	lsrs	r3, r3, #1
 8003562:	3b01      	subs	r3, #1
 8003564:	041b      	lsls	r3, r3, #16
 8003566:	431a      	orrs	r2, r3
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800356c:	061b      	lsls	r3, r3, #24
 800356e:	4313      	orrs	r3, r2
 8003570:	4a1b      	ldr	r2, [pc, #108]	@ (80035e0 <HAL_RCC_OscConfig+0x4cc>)
 8003572:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8003576:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003578:	4b19      	ldr	r3, [pc, #100]	@ (80035e0 <HAL_RCC_OscConfig+0x4cc>)
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	4a18      	ldr	r2, [pc, #96]	@ (80035e0 <HAL_RCC_OscConfig+0x4cc>)
 800357e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003582:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003584:	f7fd ff98 	bl	80014b8 <HAL_GetTick>
 8003588:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800358a:	e008      	b.n	800359e <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800358c:	f7fd ff94 	bl	80014b8 <HAL_GetTick>
 8003590:	4602      	mov	r2, r0
 8003592:	693b      	ldr	r3, [r7, #16]
 8003594:	1ad3      	subs	r3, r2, r3
 8003596:	2b02      	cmp	r3, #2
 8003598:	d901      	bls.n	800359e <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 800359a:	2303      	movs	r3, #3
 800359c:	e057      	b.n	800364e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800359e:	4b10      	ldr	r3, [pc, #64]	@ (80035e0 <HAL_RCC_OscConfig+0x4cc>)
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d0f0      	beq.n	800358c <HAL_RCC_OscConfig+0x478>
 80035aa:	e04f      	b.n	800364c <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80035ac:	4b0c      	ldr	r3, [pc, #48]	@ (80035e0 <HAL_RCC_OscConfig+0x4cc>)
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	4a0b      	ldr	r2, [pc, #44]	@ (80035e0 <HAL_RCC_OscConfig+0x4cc>)
 80035b2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80035b6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035b8:	f7fd ff7e 	bl	80014b8 <HAL_GetTick>
 80035bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80035be:	e008      	b.n	80035d2 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80035c0:	f7fd ff7a 	bl	80014b8 <HAL_GetTick>
 80035c4:	4602      	mov	r2, r0
 80035c6:	693b      	ldr	r3, [r7, #16]
 80035c8:	1ad3      	subs	r3, r2, r3
 80035ca:	2b02      	cmp	r3, #2
 80035cc:	d901      	bls.n	80035d2 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 80035ce:	2303      	movs	r3, #3
 80035d0:	e03d      	b.n	800364e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80035d2:	4b03      	ldr	r3, [pc, #12]	@ (80035e0 <HAL_RCC_OscConfig+0x4cc>)
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d1f0      	bne.n	80035c0 <HAL_RCC_OscConfig+0x4ac>
 80035de:	e035      	b.n	800364c <HAL_RCC_OscConfig+0x538>
 80035e0:	40023800 	.word	0x40023800
 80035e4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80035e8:	4b1b      	ldr	r3, [pc, #108]	@ (8003658 <HAL_RCC_OscConfig+0x544>)
 80035ea:	685b      	ldr	r3, [r3, #4]
 80035ec:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	699b      	ldr	r3, [r3, #24]
 80035f2:	2b01      	cmp	r3, #1
 80035f4:	d028      	beq.n	8003648 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003600:	429a      	cmp	r2, r3
 8003602:	d121      	bne.n	8003648 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800360e:	429a      	cmp	r2, r3
 8003610:	d11a      	bne.n	8003648 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003612:	68fa      	ldr	r2, [r7, #12]
 8003614:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003618:	4013      	ands	r3, r2
 800361a:	687a      	ldr	r2, [r7, #4]
 800361c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800361e:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003620:	4293      	cmp	r3, r2
 8003622:	d111      	bne.n	8003648 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800362e:	085b      	lsrs	r3, r3, #1
 8003630:	3b01      	subs	r3, #1
 8003632:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003634:	429a      	cmp	r2, r3
 8003636:	d107      	bne.n	8003648 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003642:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003644:	429a      	cmp	r2, r3
 8003646:	d001      	beq.n	800364c <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8003648:	2301      	movs	r3, #1
 800364a:	e000      	b.n	800364e <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 800364c:	2300      	movs	r3, #0
}
 800364e:	4618      	mov	r0, r3
 8003650:	3718      	adds	r7, #24
 8003652:	46bd      	mov	sp, r7
 8003654:	bd80      	pop	{r7, pc}
 8003656:	bf00      	nop
 8003658:	40023800 	.word	0x40023800

0800365c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800365c:	b580      	push	{r7, lr}
 800365e:	b084      	sub	sp, #16
 8003660:	af00      	add	r7, sp, #0
 8003662:	6078      	str	r0, [r7, #4]
 8003664:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8003666:	2300      	movs	r3, #0
 8003668:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	2b00      	cmp	r3, #0
 800366e:	d101      	bne.n	8003674 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003670:	2301      	movs	r3, #1
 8003672:	e0d0      	b.n	8003816 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003674:	4b6a      	ldr	r3, [pc, #424]	@ (8003820 <HAL_RCC_ClockConfig+0x1c4>)
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	f003 030f 	and.w	r3, r3, #15
 800367c:	683a      	ldr	r2, [r7, #0]
 800367e:	429a      	cmp	r2, r3
 8003680:	d910      	bls.n	80036a4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003682:	4b67      	ldr	r3, [pc, #412]	@ (8003820 <HAL_RCC_ClockConfig+0x1c4>)
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	f023 020f 	bic.w	r2, r3, #15
 800368a:	4965      	ldr	r1, [pc, #404]	@ (8003820 <HAL_RCC_ClockConfig+0x1c4>)
 800368c:	683b      	ldr	r3, [r7, #0]
 800368e:	4313      	orrs	r3, r2
 8003690:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003692:	4b63      	ldr	r3, [pc, #396]	@ (8003820 <HAL_RCC_ClockConfig+0x1c4>)
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	f003 030f 	and.w	r3, r3, #15
 800369a:	683a      	ldr	r2, [r7, #0]
 800369c:	429a      	cmp	r2, r3
 800369e:	d001      	beq.n	80036a4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80036a0:	2301      	movs	r3, #1
 80036a2:	e0b8      	b.n	8003816 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	f003 0302 	and.w	r3, r3, #2
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d020      	beq.n	80036f2 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	f003 0304 	and.w	r3, r3, #4
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d005      	beq.n	80036c8 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80036bc:	4b59      	ldr	r3, [pc, #356]	@ (8003824 <HAL_RCC_ClockConfig+0x1c8>)
 80036be:	689b      	ldr	r3, [r3, #8]
 80036c0:	4a58      	ldr	r2, [pc, #352]	@ (8003824 <HAL_RCC_ClockConfig+0x1c8>)
 80036c2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80036c6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	f003 0308 	and.w	r3, r3, #8
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d005      	beq.n	80036e0 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80036d4:	4b53      	ldr	r3, [pc, #332]	@ (8003824 <HAL_RCC_ClockConfig+0x1c8>)
 80036d6:	689b      	ldr	r3, [r3, #8]
 80036d8:	4a52      	ldr	r2, [pc, #328]	@ (8003824 <HAL_RCC_ClockConfig+0x1c8>)
 80036da:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80036de:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80036e0:	4b50      	ldr	r3, [pc, #320]	@ (8003824 <HAL_RCC_ClockConfig+0x1c8>)
 80036e2:	689b      	ldr	r3, [r3, #8]
 80036e4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	689b      	ldr	r3, [r3, #8]
 80036ec:	494d      	ldr	r1, [pc, #308]	@ (8003824 <HAL_RCC_ClockConfig+0x1c8>)
 80036ee:	4313      	orrs	r3, r2
 80036f0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	f003 0301 	and.w	r3, r3, #1
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d040      	beq.n	8003780 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	685b      	ldr	r3, [r3, #4]
 8003702:	2b01      	cmp	r3, #1
 8003704:	d107      	bne.n	8003716 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003706:	4b47      	ldr	r3, [pc, #284]	@ (8003824 <HAL_RCC_ClockConfig+0x1c8>)
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800370e:	2b00      	cmp	r3, #0
 8003710:	d115      	bne.n	800373e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003712:	2301      	movs	r3, #1
 8003714:	e07f      	b.n	8003816 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	685b      	ldr	r3, [r3, #4]
 800371a:	2b02      	cmp	r3, #2
 800371c:	d107      	bne.n	800372e <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800371e:	4b41      	ldr	r3, [pc, #260]	@ (8003824 <HAL_RCC_ClockConfig+0x1c8>)
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003726:	2b00      	cmp	r3, #0
 8003728:	d109      	bne.n	800373e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800372a:	2301      	movs	r3, #1
 800372c:	e073      	b.n	8003816 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800372e:	4b3d      	ldr	r3, [pc, #244]	@ (8003824 <HAL_RCC_ClockConfig+0x1c8>)
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	f003 0302 	and.w	r3, r3, #2
 8003736:	2b00      	cmp	r3, #0
 8003738:	d101      	bne.n	800373e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800373a:	2301      	movs	r3, #1
 800373c:	e06b      	b.n	8003816 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800373e:	4b39      	ldr	r3, [pc, #228]	@ (8003824 <HAL_RCC_ClockConfig+0x1c8>)
 8003740:	689b      	ldr	r3, [r3, #8]
 8003742:	f023 0203 	bic.w	r2, r3, #3
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	685b      	ldr	r3, [r3, #4]
 800374a:	4936      	ldr	r1, [pc, #216]	@ (8003824 <HAL_RCC_ClockConfig+0x1c8>)
 800374c:	4313      	orrs	r3, r2
 800374e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003750:	f7fd feb2 	bl	80014b8 <HAL_GetTick>
 8003754:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003756:	e00a      	b.n	800376e <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003758:	f7fd feae 	bl	80014b8 <HAL_GetTick>
 800375c:	4602      	mov	r2, r0
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	1ad3      	subs	r3, r2, r3
 8003762:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003766:	4293      	cmp	r3, r2
 8003768:	d901      	bls.n	800376e <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800376a:	2303      	movs	r3, #3
 800376c:	e053      	b.n	8003816 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800376e:	4b2d      	ldr	r3, [pc, #180]	@ (8003824 <HAL_RCC_ClockConfig+0x1c8>)
 8003770:	689b      	ldr	r3, [r3, #8]
 8003772:	f003 020c 	and.w	r2, r3, #12
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	685b      	ldr	r3, [r3, #4]
 800377a:	009b      	lsls	r3, r3, #2
 800377c:	429a      	cmp	r2, r3
 800377e:	d1eb      	bne.n	8003758 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003780:	4b27      	ldr	r3, [pc, #156]	@ (8003820 <HAL_RCC_ClockConfig+0x1c4>)
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	f003 030f 	and.w	r3, r3, #15
 8003788:	683a      	ldr	r2, [r7, #0]
 800378a:	429a      	cmp	r2, r3
 800378c:	d210      	bcs.n	80037b0 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800378e:	4b24      	ldr	r3, [pc, #144]	@ (8003820 <HAL_RCC_ClockConfig+0x1c4>)
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f023 020f 	bic.w	r2, r3, #15
 8003796:	4922      	ldr	r1, [pc, #136]	@ (8003820 <HAL_RCC_ClockConfig+0x1c4>)
 8003798:	683b      	ldr	r3, [r7, #0]
 800379a:	4313      	orrs	r3, r2
 800379c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800379e:	4b20      	ldr	r3, [pc, #128]	@ (8003820 <HAL_RCC_ClockConfig+0x1c4>)
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	f003 030f 	and.w	r3, r3, #15
 80037a6:	683a      	ldr	r2, [r7, #0]
 80037a8:	429a      	cmp	r2, r3
 80037aa:	d001      	beq.n	80037b0 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80037ac:	2301      	movs	r3, #1
 80037ae:	e032      	b.n	8003816 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	f003 0304 	and.w	r3, r3, #4
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d008      	beq.n	80037ce <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80037bc:	4b19      	ldr	r3, [pc, #100]	@ (8003824 <HAL_RCC_ClockConfig+0x1c8>)
 80037be:	689b      	ldr	r3, [r3, #8]
 80037c0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	68db      	ldr	r3, [r3, #12]
 80037c8:	4916      	ldr	r1, [pc, #88]	@ (8003824 <HAL_RCC_ClockConfig+0x1c8>)
 80037ca:	4313      	orrs	r3, r2
 80037cc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f003 0308 	and.w	r3, r3, #8
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d009      	beq.n	80037ee <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80037da:	4b12      	ldr	r3, [pc, #72]	@ (8003824 <HAL_RCC_ClockConfig+0x1c8>)
 80037dc:	689b      	ldr	r3, [r3, #8]
 80037de:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	691b      	ldr	r3, [r3, #16]
 80037e6:	00db      	lsls	r3, r3, #3
 80037e8:	490e      	ldr	r1, [pc, #56]	@ (8003824 <HAL_RCC_ClockConfig+0x1c8>)
 80037ea:	4313      	orrs	r3, r2
 80037ec:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80037ee:	f000 f821 	bl	8003834 <HAL_RCC_GetSysClockFreq>
 80037f2:	4602      	mov	r2, r0
 80037f4:	4b0b      	ldr	r3, [pc, #44]	@ (8003824 <HAL_RCC_ClockConfig+0x1c8>)
 80037f6:	689b      	ldr	r3, [r3, #8]
 80037f8:	091b      	lsrs	r3, r3, #4
 80037fa:	f003 030f 	and.w	r3, r3, #15
 80037fe:	490a      	ldr	r1, [pc, #40]	@ (8003828 <HAL_RCC_ClockConfig+0x1cc>)
 8003800:	5ccb      	ldrb	r3, [r1, r3]
 8003802:	fa22 f303 	lsr.w	r3, r2, r3
 8003806:	4a09      	ldr	r2, [pc, #36]	@ (800382c <HAL_RCC_ClockConfig+0x1d0>)
 8003808:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800380a:	4b09      	ldr	r3, [pc, #36]	@ (8003830 <HAL_RCC_ClockConfig+0x1d4>)
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	4618      	mov	r0, r3
 8003810:	f7fd fe0e 	bl	8001430 <HAL_InitTick>

  return HAL_OK;
 8003814:	2300      	movs	r3, #0
}
 8003816:	4618      	mov	r0, r3
 8003818:	3710      	adds	r7, #16
 800381a:	46bd      	mov	sp, r7
 800381c:	bd80      	pop	{r7, pc}
 800381e:	bf00      	nop
 8003820:	40023c00 	.word	0x40023c00
 8003824:	40023800 	.word	0x40023800
 8003828:	08009f64 	.word	0x08009f64
 800382c:	20000000 	.word	0x20000000
 8003830:	20000004 	.word	0x20000004

08003834 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003834:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003838:	b094      	sub	sp, #80	@ 0x50
 800383a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 800383c:	2300      	movs	r3, #0
 800383e:	647b      	str	r3, [r7, #68]	@ 0x44
 8003840:	2300      	movs	r3, #0
 8003842:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003844:	2300      	movs	r3, #0
 8003846:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 8003848:	2300      	movs	r3, #0
 800384a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800384c:	4b79      	ldr	r3, [pc, #484]	@ (8003a34 <HAL_RCC_GetSysClockFreq+0x200>)
 800384e:	689b      	ldr	r3, [r3, #8]
 8003850:	f003 030c 	and.w	r3, r3, #12
 8003854:	2b08      	cmp	r3, #8
 8003856:	d00d      	beq.n	8003874 <HAL_RCC_GetSysClockFreq+0x40>
 8003858:	2b08      	cmp	r3, #8
 800385a:	f200 80e1 	bhi.w	8003a20 <HAL_RCC_GetSysClockFreq+0x1ec>
 800385e:	2b00      	cmp	r3, #0
 8003860:	d002      	beq.n	8003868 <HAL_RCC_GetSysClockFreq+0x34>
 8003862:	2b04      	cmp	r3, #4
 8003864:	d003      	beq.n	800386e <HAL_RCC_GetSysClockFreq+0x3a>
 8003866:	e0db      	b.n	8003a20 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003868:	4b73      	ldr	r3, [pc, #460]	@ (8003a38 <HAL_RCC_GetSysClockFreq+0x204>)
 800386a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800386c:	e0db      	b.n	8003a26 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800386e:	4b72      	ldr	r3, [pc, #456]	@ (8003a38 <HAL_RCC_GetSysClockFreq+0x204>)
 8003870:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003872:	e0d8      	b.n	8003a26 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003874:	4b6f      	ldr	r3, [pc, #444]	@ (8003a34 <HAL_RCC_GetSysClockFreq+0x200>)
 8003876:	685b      	ldr	r3, [r3, #4]
 8003878:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800387c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800387e:	4b6d      	ldr	r3, [pc, #436]	@ (8003a34 <HAL_RCC_GetSysClockFreq+0x200>)
 8003880:	685b      	ldr	r3, [r3, #4]
 8003882:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003886:	2b00      	cmp	r3, #0
 8003888:	d063      	beq.n	8003952 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800388a:	4b6a      	ldr	r3, [pc, #424]	@ (8003a34 <HAL_RCC_GetSysClockFreq+0x200>)
 800388c:	685b      	ldr	r3, [r3, #4]
 800388e:	099b      	lsrs	r3, r3, #6
 8003890:	2200      	movs	r2, #0
 8003892:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003894:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003896:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003898:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800389c:	633b      	str	r3, [r7, #48]	@ 0x30
 800389e:	2300      	movs	r3, #0
 80038a0:	637b      	str	r3, [r7, #52]	@ 0x34
 80038a2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80038a6:	4622      	mov	r2, r4
 80038a8:	462b      	mov	r3, r5
 80038aa:	f04f 0000 	mov.w	r0, #0
 80038ae:	f04f 0100 	mov.w	r1, #0
 80038b2:	0159      	lsls	r1, r3, #5
 80038b4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80038b8:	0150      	lsls	r0, r2, #5
 80038ba:	4602      	mov	r2, r0
 80038bc:	460b      	mov	r3, r1
 80038be:	4621      	mov	r1, r4
 80038c0:	1a51      	subs	r1, r2, r1
 80038c2:	6139      	str	r1, [r7, #16]
 80038c4:	4629      	mov	r1, r5
 80038c6:	eb63 0301 	sbc.w	r3, r3, r1
 80038ca:	617b      	str	r3, [r7, #20]
 80038cc:	f04f 0200 	mov.w	r2, #0
 80038d0:	f04f 0300 	mov.w	r3, #0
 80038d4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80038d8:	4659      	mov	r1, fp
 80038da:	018b      	lsls	r3, r1, #6
 80038dc:	4651      	mov	r1, sl
 80038de:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80038e2:	4651      	mov	r1, sl
 80038e4:	018a      	lsls	r2, r1, #6
 80038e6:	4651      	mov	r1, sl
 80038e8:	ebb2 0801 	subs.w	r8, r2, r1
 80038ec:	4659      	mov	r1, fp
 80038ee:	eb63 0901 	sbc.w	r9, r3, r1
 80038f2:	f04f 0200 	mov.w	r2, #0
 80038f6:	f04f 0300 	mov.w	r3, #0
 80038fa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80038fe:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003902:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003906:	4690      	mov	r8, r2
 8003908:	4699      	mov	r9, r3
 800390a:	4623      	mov	r3, r4
 800390c:	eb18 0303 	adds.w	r3, r8, r3
 8003910:	60bb      	str	r3, [r7, #8]
 8003912:	462b      	mov	r3, r5
 8003914:	eb49 0303 	adc.w	r3, r9, r3
 8003918:	60fb      	str	r3, [r7, #12]
 800391a:	f04f 0200 	mov.w	r2, #0
 800391e:	f04f 0300 	mov.w	r3, #0
 8003922:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003926:	4629      	mov	r1, r5
 8003928:	028b      	lsls	r3, r1, #10
 800392a:	4621      	mov	r1, r4
 800392c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003930:	4621      	mov	r1, r4
 8003932:	028a      	lsls	r2, r1, #10
 8003934:	4610      	mov	r0, r2
 8003936:	4619      	mov	r1, r3
 8003938:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800393a:	2200      	movs	r2, #0
 800393c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800393e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003940:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003944:	f7fc fc6c 	bl	8000220 <__aeabi_uldivmod>
 8003948:	4602      	mov	r2, r0
 800394a:	460b      	mov	r3, r1
 800394c:	4613      	mov	r3, r2
 800394e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003950:	e058      	b.n	8003a04 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003952:	4b38      	ldr	r3, [pc, #224]	@ (8003a34 <HAL_RCC_GetSysClockFreq+0x200>)
 8003954:	685b      	ldr	r3, [r3, #4]
 8003956:	099b      	lsrs	r3, r3, #6
 8003958:	2200      	movs	r2, #0
 800395a:	4618      	mov	r0, r3
 800395c:	4611      	mov	r1, r2
 800395e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003962:	623b      	str	r3, [r7, #32]
 8003964:	2300      	movs	r3, #0
 8003966:	627b      	str	r3, [r7, #36]	@ 0x24
 8003968:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800396c:	4642      	mov	r2, r8
 800396e:	464b      	mov	r3, r9
 8003970:	f04f 0000 	mov.w	r0, #0
 8003974:	f04f 0100 	mov.w	r1, #0
 8003978:	0159      	lsls	r1, r3, #5
 800397a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800397e:	0150      	lsls	r0, r2, #5
 8003980:	4602      	mov	r2, r0
 8003982:	460b      	mov	r3, r1
 8003984:	4641      	mov	r1, r8
 8003986:	ebb2 0a01 	subs.w	sl, r2, r1
 800398a:	4649      	mov	r1, r9
 800398c:	eb63 0b01 	sbc.w	fp, r3, r1
 8003990:	f04f 0200 	mov.w	r2, #0
 8003994:	f04f 0300 	mov.w	r3, #0
 8003998:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800399c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80039a0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80039a4:	ebb2 040a 	subs.w	r4, r2, sl
 80039a8:	eb63 050b 	sbc.w	r5, r3, fp
 80039ac:	f04f 0200 	mov.w	r2, #0
 80039b0:	f04f 0300 	mov.w	r3, #0
 80039b4:	00eb      	lsls	r3, r5, #3
 80039b6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80039ba:	00e2      	lsls	r2, r4, #3
 80039bc:	4614      	mov	r4, r2
 80039be:	461d      	mov	r5, r3
 80039c0:	4643      	mov	r3, r8
 80039c2:	18e3      	adds	r3, r4, r3
 80039c4:	603b      	str	r3, [r7, #0]
 80039c6:	464b      	mov	r3, r9
 80039c8:	eb45 0303 	adc.w	r3, r5, r3
 80039cc:	607b      	str	r3, [r7, #4]
 80039ce:	f04f 0200 	mov.w	r2, #0
 80039d2:	f04f 0300 	mov.w	r3, #0
 80039d6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80039da:	4629      	mov	r1, r5
 80039dc:	028b      	lsls	r3, r1, #10
 80039de:	4621      	mov	r1, r4
 80039e0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80039e4:	4621      	mov	r1, r4
 80039e6:	028a      	lsls	r2, r1, #10
 80039e8:	4610      	mov	r0, r2
 80039ea:	4619      	mov	r1, r3
 80039ec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80039ee:	2200      	movs	r2, #0
 80039f0:	61bb      	str	r3, [r7, #24]
 80039f2:	61fa      	str	r2, [r7, #28]
 80039f4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80039f8:	f7fc fc12 	bl	8000220 <__aeabi_uldivmod>
 80039fc:	4602      	mov	r2, r0
 80039fe:	460b      	mov	r3, r1
 8003a00:	4613      	mov	r3, r2
 8003a02:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8003a04:	4b0b      	ldr	r3, [pc, #44]	@ (8003a34 <HAL_RCC_GetSysClockFreq+0x200>)
 8003a06:	685b      	ldr	r3, [r3, #4]
 8003a08:	0c1b      	lsrs	r3, r3, #16
 8003a0a:	f003 0303 	and.w	r3, r3, #3
 8003a0e:	3301      	adds	r3, #1
 8003a10:	005b      	lsls	r3, r3, #1
 8003a12:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8003a14:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003a16:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003a18:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a1c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003a1e:	e002      	b.n	8003a26 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003a20:	4b05      	ldr	r3, [pc, #20]	@ (8003a38 <HAL_RCC_GetSysClockFreq+0x204>)
 8003a22:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003a24:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003a26:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003a28:	4618      	mov	r0, r3
 8003a2a:	3750      	adds	r7, #80	@ 0x50
 8003a2c:	46bd      	mov	sp, r7
 8003a2e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003a32:	bf00      	nop
 8003a34:	40023800 	.word	0x40023800
 8003a38:	00f42400 	.word	0x00f42400

08003a3c <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003a3c:	b480      	push	{r7}
 8003a3e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003a40:	4b03      	ldr	r3, [pc, #12]	@ (8003a50 <HAL_RCC_GetHCLKFreq+0x14>)
 8003a42:	681b      	ldr	r3, [r3, #0]
}
 8003a44:	4618      	mov	r0, r3
 8003a46:	46bd      	mov	sp, r7
 8003a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a4c:	4770      	bx	lr
 8003a4e:	bf00      	nop
 8003a50:	20000000 	.word	0x20000000

08003a54 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003a54:	b580      	push	{r7, lr}
 8003a56:	b088      	sub	sp, #32
 8003a58:	af00      	add	r7, sp, #0
 8003a5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8003a5c:	2300      	movs	r3, #0
 8003a5e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8003a60:	2300      	movs	r3, #0
 8003a62:	613b      	str	r3, [r7, #16]
  uint32_t plli2sused = 0;
 8003a64:	2300      	movs	r3, #0
 8003a66:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8003a68:	2300      	movs	r3, #0
 8003a6a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	f003 0301 	and.w	r3, r3, #1
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d012      	beq.n	8003a9e <HAL_RCCEx_PeriphCLKConfig+0x4a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003a78:	4b65      	ldr	r3, [pc, #404]	@ (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003a7a:	689b      	ldr	r3, [r3, #8]
 8003a7c:	4a64      	ldr	r2, [pc, #400]	@ (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003a7e:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8003a82:	6093      	str	r3, [r2, #8]
 8003a84:	4b62      	ldr	r3, [pc, #392]	@ (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003a86:	689a      	ldr	r2, [r3, #8]
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a8c:	4960      	ldr	r1, [pc, #384]	@ (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003a8e:	4313      	orrs	r3, r2
 8003a90:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d101      	bne.n	8003a9e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      plli2sused = 1;
 8003a9a:	2301      	movs	r3, #1
 8003a9c:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d017      	beq.n	8003ada <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003aaa:	4b59      	ldr	r3, [pc, #356]	@ (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003aac:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003ab0:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ab8:	4955      	ldr	r1, [pc, #340]	@ (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003aba:	4313      	orrs	r3, r2
 8003abc:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ac4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003ac8:	d101      	bne.n	8003ace <HAL_RCCEx_PeriphCLKConfig+0x7a>
    {
      plli2sused = 1;
 8003aca:	2301      	movs	r3, #1
 8003acc:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d101      	bne.n	8003ada <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      pllsaiused = 1;
 8003ad6:	2301      	movs	r3, #1
 8003ad8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d017      	beq.n	8003b16 <HAL_RCCEx_PeriphCLKConfig+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003ae6:	4b4a      	ldr	r3, [pc, #296]	@ (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003ae8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003aec:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003af4:	4946      	ldr	r1, [pc, #280]	@ (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003af6:	4313      	orrs	r3, r2
 8003af8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b00:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003b04:	d101      	bne.n	8003b0a <HAL_RCCEx_PeriphCLKConfig+0xb6>
    {
      plli2sused = 1;
 8003b06:	2301      	movs	r3, #1
 8003b08:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d101      	bne.n	8003b16 <HAL_RCCEx_PeriphCLKConfig+0xc2>
    {
      pllsaiused = 1;
 8003b12:	2301      	movs	r3, #1
 8003b14:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	f003 0320 	and.w	r3, r3, #32
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	f000 808b 	beq.w	8003c3a <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003b24:	4b3a      	ldr	r3, [pc, #232]	@ (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003b26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b28:	4a39      	ldr	r2, [pc, #228]	@ (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003b2a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003b2e:	6413      	str	r3, [r2, #64]	@ 0x40
 8003b30:	4b37      	ldr	r3, [pc, #220]	@ (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003b32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b34:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b38:	60fb      	str	r3, [r7, #12]
 8003b3a:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003b3c:	4b35      	ldr	r3, [pc, #212]	@ (8003c14 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	4a34      	ldr	r2, [pc, #208]	@ (8003c14 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8003b42:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003b46:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003b48:	f7fd fcb6 	bl	80014b8 <HAL_GetTick>
 8003b4c:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003b4e:	e008      	b.n	8003b62 <HAL_RCCEx_PeriphCLKConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b50:	f7fd fcb2 	bl	80014b8 <HAL_GetTick>
 8003b54:	4602      	mov	r2, r0
 8003b56:	697b      	ldr	r3, [r7, #20]
 8003b58:	1ad3      	subs	r3, r2, r3
 8003b5a:	2b64      	cmp	r3, #100	@ 0x64
 8003b5c:	d901      	bls.n	8003b62 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003b5e:	2303      	movs	r3, #3
 8003b60:	e2bc      	b.n	80040dc <HAL_RCCEx_PeriphCLKConfig+0x688>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003b62:	4b2c      	ldr	r3, [pc, #176]	@ (8003c14 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d0f0      	beq.n	8003b50 <HAL_RCCEx_PeriphCLKConfig+0xfc>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003b6e:	4b28      	ldr	r3, [pc, #160]	@ (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003b70:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b72:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003b76:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003b78:	693b      	ldr	r3, [r7, #16]
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d035      	beq.n	8003bea <HAL_RCCEx_PeriphCLKConfig+0x196>
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b82:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003b86:	693a      	ldr	r2, [r7, #16]
 8003b88:	429a      	cmp	r2, r3
 8003b8a:	d02e      	beq.n	8003bea <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003b8c:	4b20      	ldr	r3, [pc, #128]	@ (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003b8e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b90:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003b94:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003b96:	4b1e      	ldr	r3, [pc, #120]	@ (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003b98:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b9a:	4a1d      	ldr	r2, [pc, #116]	@ (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003b9c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ba0:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003ba2:	4b1b      	ldr	r3, [pc, #108]	@ (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003ba4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ba6:	4a1a      	ldr	r2, [pc, #104]	@ (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003ba8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003bac:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8003bae:	4a18      	ldr	r2, [pc, #96]	@ (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003bb0:	693b      	ldr	r3, [r7, #16]
 8003bb2:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003bb4:	4b16      	ldr	r3, [pc, #88]	@ (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003bb6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003bb8:	f003 0301 	and.w	r3, r3, #1
 8003bbc:	2b01      	cmp	r3, #1
 8003bbe:	d114      	bne.n	8003bea <HAL_RCCEx_PeriphCLKConfig+0x196>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bc0:	f7fd fc7a 	bl	80014b8 <HAL_GetTick>
 8003bc4:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003bc6:	e00a      	b.n	8003bde <HAL_RCCEx_PeriphCLKConfig+0x18a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003bc8:	f7fd fc76 	bl	80014b8 <HAL_GetTick>
 8003bcc:	4602      	mov	r2, r0
 8003bce:	697b      	ldr	r3, [r7, #20]
 8003bd0:	1ad3      	subs	r3, r2, r3
 8003bd2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003bd6:	4293      	cmp	r3, r2
 8003bd8:	d901      	bls.n	8003bde <HAL_RCCEx_PeriphCLKConfig+0x18a>
          {
            return HAL_TIMEOUT;
 8003bda:	2303      	movs	r3, #3
 8003bdc:	e27e      	b.n	80040dc <HAL_RCCEx_PeriphCLKConfig+0x688>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003bde:	4b0c      	ldr	r3, [pc, #48]	@ (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003be0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003be2:	f003 0302 	and.w	r3, r3, #2
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d0ee      	beq.n	8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x174>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bee:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003bf2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003bf6:	d111      	bne.n	8003c1c <HAL_RCCEx_PeriphCLKConfig+0x1c8>
 8003bf8:	4b05      	ldr	r3, [pc, #20]	@ (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003bfa:	689b      	ldr	r3, [r3, #8]
 8003bfc:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8003c04:	4b04      	ldr	r3, [pc, #16]	@ (8003c18 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8003c06:	400b      	ands	r3, r1
 8003c08:	4901      	ldr	r1, [pc, #4]	@ (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003c0a:	4313      	orrs	r3, r2
 8003c0c:	608b      	str	r3, [r1, #8]
 8003c0e:	e00b      	b.n	8003c28 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 8003c10:	40023800 	.word	0x40023800
 8003c14:	40007000 	.word	0x40007000
 8003c18:	0ffffcff 	.word	0x0ffffcff
 8003c1c:	4ba4      	ldr	r3, [pc, #656]	@ (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003c1e:	689b      	ldr	r3, [r3, #8]
 8003c20:	4aa3      	ldr	r2, [pc, #652]	@ (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003c22:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8003c26:	6093      	str	r3, [r2, #8]
 8003c28:	4ba1      	ldr	r3, [pc, #644]	@ (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003c2a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c30:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c34:	499e      	ldr	r1, [pc, #632]	@ (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003c36:	4313      	orrs	r3, r2
 8003c38:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	f003 0310 	and.w	r3, r3, #16
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d010      	beq.n	8003c68 <HAL_RCCEx_PeriphCLKConfig+0x214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003c46:	4b9a      	ldr	r3, [pc, #616]	@ (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003c48:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003c4c:	4a98      	ldr	r2, [pc, #608]	@ (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003c4e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003c52:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8003c56:	4b96      	ldr	r3, [pc, #600]	@ (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003c58:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c60:	4993      	ldr	r1, [pc, #588]	@ (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003c62:	4313      	orrs	r3, r2
 8003c64:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d00a      	beq.n	8003c8a <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003c74:	4b8e      	ldr	r3, [pc, #568]	@ (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003c76:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c7a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c82:	498b      	ldr	r1, [pc, #556]	@ (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003c84:	4313      	orrs	r3, r2
 8003c86:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d00a      	beq.n	8003cac <HAL_RCCEx_PeriphCLKConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003c96:	4b86      	ldr	r3, [pc, #536]	@ (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003c98:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c9c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ca4:	4982      	ldr	r1, [pc, #520]	@ (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003ca6:	4313      	orrs	r3, r2
 8003ca8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d00a      	beq.n	8003cce <HAL_RCCEx_PeriphCLKConfig+0x27a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003cb8:	4b7d      	ldr	r3, [pc, #500]	@ (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003cba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003cbe:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003cc6:	497a      	ldr	r1, [pc, #488]	@ (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003cc8:	4313      	orrs	r3, r2
 8003cca:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d00a      	beq.n	8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003cda:	4b75      	ldr	r3, [pc, #468]	@ (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003cdc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ce0:	f023 0203 	bic.w	r2, r3, #3
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ce8:	4971      	ldr	r1, [pc, #452]	@ (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003cea:	4313      	orrs	r3, r2
 8003cec:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d00a      	beq.n	8003d12 <HAL_RCCEx_PeriphCLKConfig+0x2be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003cfc:	4b6c      	ldr	r3, [pc, #432]	@ (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003cfe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d02:	f023 020c 	bic.w	r2, r3, #12
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d0a:	4969      	ldr	r1, [pc, #420]	@ (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003d0c:	4313      	orrs	r3, r2
 8003d0e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d00a      	beq.n	8003d34 <HAL_RCCEx_PeriphCLKConfig+0x2e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003d1e:	4b64      	ldr	r3, [pc, #400]	@ (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003d20:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d24:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d2c:	4960      	ldr	r1, [pc, #384]	@ (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003d2e:	4313      	orrs	r3, r2
 8003d30:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d00a      	beq.n	8003d56 <HAL_RCCEx_PeriphCLKConfig+0x302>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003d40:	4b5b      	ldr	r3, [pc, #364]	@ (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003d42:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d46:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003d4e:	4958      	ldr	r1, [pc, #352]	@ (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003d50:	4313      	orrs	r3, r2
 8003d52:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d00a      	beq.n	8003d78 <HAL_RCCEx_PeriphCLKConfig+0x324>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003d62:	4b53      	ldr	r3, [pc, #332]	@ (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003d64:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d68:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d70:	494f      	ldr	r1, [pc, #316]	@ (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003d72:	4313      	orrs	r3, r2
 8003d74:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d00a      	beq.n	8003d9a <HAL_RCCEx_PeriphCLKConfig+0x346>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8003d84:	4b4a      	ldr	r3, [pc, #296]	@ (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003d86:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d8a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003d92:	4947      	ldr	r1, [pc, #284]	@ (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003d94:	4313      	orrs	r3, r2
 8003d96:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d00a      	beq.n	8003dbc <HAL_RCCEx_PeriphCLKConfig+0x368>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8003da6:	4b42      	ldr	r3, [pc, #264]	@ (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003da8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003dac:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003db4:	493e      	ldr	r1, [pc, #248]	@ (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003db6:	4313      	orrs	r3, r2
 8003db8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d00a      	beq.n	8003dde <HAL_RCCEx_PeriphCLKConfig+0x38a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8003dc8:	4b39      	ldr	r3, [pc, #228]	@ (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003dca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003dce:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003dd6:	4936      	ldr	r1, [pc, #216]	@ (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003dd8:	4313      	orrs	r3, r2
 8003dda:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d011      	beq.n	8003e0e <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8003dea:	4b31      	ldr	r3, [pc, #196]	@ (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003dec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003df0:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003df8:	492d      	ldr	r1, [pc, #180]	@ (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003dfa:	4313      	orrs	r3, r2
 8003dfc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003e04:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003e08:	d101      	bne.n	8003e0e <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      pllsaiused = 1;
 8003e0a:	2301      	movs	r3, #1
 8003e0c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d00a      	beq.n	8003e30 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003e1a:	4b25      	ldr	r3, [pc, #148]	@ (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003e1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e20:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003e28:	4921      	ldr	r1, [pc, #132]	@ (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003e2a:	4313      	orrs	r3, r2
 8003e2c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d00a      	beq.n	8003e52 <HAL_RCCEx_PeriphCLKConfig+0x3fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003e3c:	4b1c      	ldr	r3, [pc, #112]	@ (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003e3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e42:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003e4a:	4919      	ldr	r1, [pc, #100]	@ (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003e4c:	4313      	orrs	r3, r2
 8003e4e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d00a      	beq.n	8003e74 <HAL_RCCEx_PeriphCLKConfig+0x420>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8003e5e:	4b14      	ldr	r3, [pc, #80]	@ (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003e60:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e64:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003e6c:	4910      	ldr	r1, [pc, #64]	@ (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003e6e:	4313      	orrs	r3, r2
 8003e70:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2 or I2S */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003e74:	69fb      	ldr	r3, [r7, #28]
 8003e76:	2b01      	cmp	r3, #1
 8003e78:	d006      	beq.n	8003e88 <HAL_RCCEx_PeriphCLKConfig+0x434>
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	f000 809d 	beq.w	8003fc2 <HAL_RCCEx_PeriphCLKConfig+0x56e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003e88:	4b09      	ldr	r3, [pc, #36]	@ (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	4a08      	ldr	r2, [pc, #32]	@ (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003e8e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003e92:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003e94:	f7fd fb10 	bl	80014b8 <HAL_GetTick>
 8003e98:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003e9a:	e00b      	b.n	8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x460>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003e9c:	f7fd fb0c 	bl	80014b8 <HAL_GetTick>
 8003ea0:	4602      	mov	r2, r0
 8003ea2:	697b      	ldr	r3, [r7, #20]
 8003ea4:	1ad3      	subs	r3, r2, r3
 8003ea6:	2b64      	cmp	r3, #100	@ 0x64
 8003ea8:	d904      	bls.n	8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x460>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003eaa:	2303      	movs	r3, #3
 8003eac:	e116      	b.n	80040dc <HAL_RCCEx_PeriphCLKConfig+0x688>
 8003eae:	bf00      	nop
 8003eb0:	40023800 	.word	0x40023800
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003eb4:	4b8b      	ldr	r3, [pc, #556]	@ (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d1ed      	bne.n	8003e9c <HAL_RCCEx_PeriphCLKConfig+0x448>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	f003 0301 	and.w	r3, r3, #1
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d017      	beq.n	8003efc <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d113      	bne.n	8003efc <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003ed4:	4b83      	ldr	r3, [pc, #524]	@ (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003ed6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003eda:	0e1b      	lsrs	r3, r3, #24
 8003edc:	f003 030f 	and.w	r3, r3, #15
 8003ee0:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, PeriphClkInit->PLLI2S.PLLI2SR);
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	685b      	ldr	r3, [r3, #4]
 8003ee6:	019a      	lsls	r2, r3, #6
 8003ee8:	693b      	ldr	r3, [r7, #16]
 8003eea:	061b      	lsls	r3, r3, #24
 8003eec:	431a      	orrs	r2, r3
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	689b      	ldr	r3, [r3, #8]
 8003ef2:	071b      	lsls	r3, r3, #28
 8003ef4:	497b      	ldr	r1, [pc, #492]	@ (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003ef6:	4313      	orrs	r3, r2
 8003ef8:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d004      	beq.n	8003f12 <HAL_RCCEx_PeriphCLKConfig+0x4be>
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f0c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003f10:	d00a      	beq.n	8003f28 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d024      	beq.n	8003f68 <HAL_RCCEx_PeriphCLKConfig+0x514>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f22:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003f26:	d11f      	bne.n	8003f68 <HAL_RCCEx_PeriphCLKConfig+0x514>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003f28:	4b6e      	ldr	r3, [pc, #440]	@ (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003f2a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003f2e:	0f1b      	lsrs	r3, r3, #28
 8003f30:	f003 0307 	and.w	r3, r3, #7
 8003f34:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg0);
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	685b      	ldr	r3, [r3, #4]
 8003f3a:	019a      	lsls	r2, r3, #6
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	68db      	ldr	r3, [r3, #12]
 8003f40:	061b      	lsls	r3, r3, #24
 8003f42:	431a      	orrs	r2, r3
 8003f44:	693b      	ldr	r3, [r7, #16]
 8003f46:	071b      	lsls	r3, r3, #28
 8003f48:	4966      	ldr	r1, [pc, #408]	@ (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003f4a:	4313      	orrs	r3, r2
 8003f4c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8003f50:	4b64      	ldr	r3, [pc, #400]	@ (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003f52:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003f56:	f023 021f 	bic.w	r2, r3, #31
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	69db      	ldr	r3, [r3, #28]
 8003f5e:	3b01      	subs	r3, #1
 8003f60:	4960      	ldr	r1, [pc, #384]	@ (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003f62:	4313      	orrs	r3, r2
 8003f64:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d00d      	beq.n	8003f90 <HAL_RCCEx_PeriphCLKConfig+0x53c>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	685b      	ldr	r3, [r3, #4]
 8003f78:	019a      	lsls	r2, r3, #6
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	68db      	ldr	r3, [r3, #12]
 8003f7e:	061b      	lsls	r3, r3, #24
 8003f80:	431a      	orrs	r2, r3
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	689b      	ldr	r3, [r3, #8]
 8003f86:	071b      	lsls	r3, r3, #28
 8003f88:	4956      	ldr	r1, [pc, #344]	@ (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003f8a:	4313      	orrs	r3, r2
 8003f8c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003f90:	4b54      	ldr	r3, [pc, #336]	@ (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	4a53      	ldr	r2, [pc, #332]	@ (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003f96:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003f9a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003f9c:	f7fd fa8c 	bl	80014b8 <HAL_GetTick>
 8003fa0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003fa2:	e008      	b.n	8003fb6 <HAL_RCCEx_PeriphCLKConfig+0x562>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003fa4:	f7fd fa88 	bl	80014b8 <HAL_GetTick>
 8003fa8:	4602      	mov	r2, r0
 8003faa:	697b      	ldr	r3, [r7, #20]
 8003fac:	1ad3      	subs	r3, r2, r3
 8003fae:	2b64      	cmp	r3, #100	@ 0x64
 8003fb0:	d901      	bls.n	8003fb6 <HAL_RCCEx_PeriphCLKConfig+0x562>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003fb2:	2303      	movs	r3, #3
 8003fb4:	e092      	b.n	80040dc <HAL_RCCEx_PeriphCLKConfig+0x688>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003fb6:	4b4b      	ldr	r3, [pc, #300]	@ (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d0f0      	beq.n	8003fa4 <HAL_RCCEx_PeriphCLKConfig+0x550>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8003fc2:	69bb      	ldr	r3, [r7, #24]
 8003fc4:	2b01      	cmp	r3, #1
 8003fc6:	f040 8088 	bne.w	80040da <HAL_RCCEx_PeriphCLKConfig+0x686>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8003fca:	4b46      	ldr	r3, [pc, #280]	@ (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	4a45      	ldr	r2, [pc, #276]	@ (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003fd0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003fd4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003fd6:	f7fd fa6f 	bl	80014b8 <HAL_GetTick>
 8003fda:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003fdc:	e008      	b.n	8003ff0 <HAL_RCCEx_PeriphCLKConfig+0x59c>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003fde:	f7fd fa6b 	bl	80014b8 <HAL_GetTick>
 8003fe2:	4602      	mov	r2, r0
 8003fe4:	697b      	ldr	r3, [r7, #20]
 8003fe6:	1ad3      	subs	r3, r2, r3
 8003fe8:	2b64      	cmp	r3, #100	@ 0x64
 8003fea:	d901      	bls.n	8003ff0 <HAL_RCCEx_PeriphCLKConfig+0x59c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003fec:	2303      	movs	r3, #3
 8003fee:	e075      	b.n	80040dc <HAL_RCCEx_PeriphCLKConfig+0x688>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003ff0:	4b3c      	ldr	r3, [pc, #240]	@ (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003ff8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003ffc:	d0ef      	beq.n	8003fde <HAL_RCCEx_PeriphCLKConfig+0x58a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004006:	2b00      	cmp	r3, #0
 8004008:	d003      	beq.n	8004012 <HAL_RCCEx_PeriphCLKConfig+0x5be>
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800400e:	2b00      	cmp	r3, #0
 8004010:	d009      	beq.n	8004026 <HAL_RCCEx_PeriphCLKConfig+0x5d2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800401a:	2b00      	cmp	r3, #0
 800401c:	d024      	beq.n	8004068 <HAL_RCCEx_PeriphCLKConfig+0x614>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004022:	2b00      	cmp	r3, #0
 8004024:	d120      	bne.n	8004068 <HAL_RCCEx_PeriphCLKConfig+0x614>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004026:	4b2f      	ldr	r3, [pc, #188]	@ (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8004028:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800402c:	0c1b      	lsrs	r3, r3, #16
 800402e:	f003 0303 	and.w	r3, r3, #3
 8004032:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ);
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	691b      	ldr	r3, [r3, #16]
 8004038:	019a      	lsls	r2, r3, #6
 800403a:	693b      	ldr	r3, [r7, #16]
 800403c:	041b      	lsls	r3, r3, #16
 800403e:	431a      	orrs	r2, r3
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	695b      	ldr	r3, [r3, #20]
 8004044:	061b      	lsls	r3, r3, #24
 8004046:	4927      	ldr	r1, [pc, #156]	@ (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8004048:	4313      	orrs	r3, r2
 800404a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800404e:	4b25      	ldr	r3, [pc, #148]	@ (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8004050:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004054:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	6a1b      	ldr	r3, [r3, #32]
 800405c:	3b01      	subs	r3, #1
 800405e:	021b      	lsls	r3, r3, #8
 8004060:	4920      	ldr	r1, [pc, #128]	@ (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8004062:	4313      	orrs	r3, r2
 8004064:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004070:	2b00      	cmp	r3, #0
 8004072:	d018      	beq.n	80040a6 <HAL_RCCEx_PeriphCLKConfig+0x652>
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004078:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800407c:	d113      	bne.n	80040a6 <HAL_RCCEx_PeriphCLKConfig+0x652>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800407e:	4b19      	ldr	r3, [pc, #100]	@ (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8004080:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004084:	0e1b      	lsrs	r3, r3, #24
 8004086:	f003 030f 	and.w	r3, r3, #15
 800408a:	613b      	str	r3, [r7, #16]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0);
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	691b      	ldr	r3, [r3, #16]
 8004090:	019a      	lsls	r2, r3, #6
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	699b      	ldr	r3, [r3, #24]
 8004096:	041b      	lsls	r3, r3, #16
 8004098:	431a      	orrs	r2, r3
 800409a:	693b      	ldr	r3, [r7, #16]
 800409c:	061b      	lsls	r3, r3, #24
 800409e:	4911      	ldr	r1, [pc, #68]	@ (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80040a0:	4313      	orrs	r3, r2
 80040a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80040a6:	4b0f      	ldr	r3, [pc, #60]	@ (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	4a0e      	ldr	r2, [pc, #56]	@ (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80040ac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80040b0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80040b2:	f7fd fa01 	bl	80014b8 <HAL_GetTick>
 80040b6:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80040b8:	e008      	b.n	80040cc <HAL_RCCEx_PeriphCLKConfig+0x678>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80040ba:	f7fd f9fd 	bl	80014b8 <HAL_GetTick>
 80040be:	4602      	mov	r2, r0
 80040c0:	697b      	ldr	r3, [r7, #20]
 80040c2:	1ad3      	subs	r3, r2, r3
 80040c4:	2b64      	cmp	r3, #100	@ 0x64
 80040c6:	d901      	bls.n	80040cc <HAL_RCCEx_PeriphCLKConfig+0x678>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80040c8:	2303      	movs	r3, #3
 80040ca:	e007      	b.n	80040dc <HAL_RCCEx_PeriphCLKConfig+0x688>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80040cc:	4b05      	ldr	r3, [pc, #20]	@ (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80040d4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80040d8:	d1ef      	bne.n	80040ba <HAL_RCCEx_PeriphCLKConfig+0x666>
      }
    }
  }
  return HAL_OK;
 80040da:	2300      	movs	r3, #0
}
 80040dc:	4618      	mov	r0, r3
 80040de:	3720      	adds	r7, #32
 80040e0:	46bd      	mov	sp, r7
 80040e2:	bd80      	pop	{r7, pc}
 80040e4:	40023800 	.word	0x40023800

080040e8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80040e8:	b580      	push	{r7, lr}
 80040ea:	b084      	sub	sp, #16
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d101      	bne.n	80040fa <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80040f6:	2301      	movs	r3, #1
 80040f8:	e09d      	b.n	8004236 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d108      	bne.n	8004114 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	685b      	ldr	r3, [r3, #4]
 8004106:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800410a:	d009      	beq.n	8004120 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	2200      	movs	r2, #0
 8004110:	61da      	str	r2, [r3, #28]
 8004112:	e005      	b.n	8004120 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	2200      	movs	r2, #0
 8004118:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	2200      	movs	r2, #0
 800411e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	2200      	movs	r2, #0
 8004124:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800412c:	b2db      	uxtb	r3, r3
 800412e:	2b00      	cmp	r3, #0
 8004130:	d106      	bne.n	8004140 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	2200      	movs	r2, #0
 8004136:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800413a:	6878      	ldr	r0, [r7, #4]
 800413c:	f7fc ff70 	bl	8001020 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	2202      	movs	r2, #2
 8004144:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	681a      	ldr	r2, [r3, #0]
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004156:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	68db      	ldr	r3, [r3, #12]
 800415c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004160:	d902      	bls.n	8004168 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004162:	2300      	movs	r3, #0
 8004164:	60fb      	str	r3, [r7, #12]
 8004166:	e002      	b.n	800416e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004168:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800416c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	68db      	ldr	r3, [r3, #12]
 8004172:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8004176:	d007      	beq.n	8004188 <HAL_SPI_Init+0xa0>
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	68db      	ldr	r3, [r3, #12]
 800417c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004180:	d002      	beq.n	8004188 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	2200      	movs	r2, #0
 8004186:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	685b      	ldr	r3, [r3, #4]
 800418c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	689b      	ldr	r3, [r3, #8]
 8004194:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004198:	431a      	orrs	r2, r3
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	691b      	ldr	r3, [r3, #16]
 800419e:	f003 0302 	and.w	r3, r3, #2
 80041a2:	431a      	orrs	r2, r3
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	695b      	ldr	r3, [r3, #20]
 80041a8:	f003 0301 	and.w	r3, r3, #1
 80041ac:	431a      	orrs	r2, r3
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	699b      	ldr	r3, [r3, #24]
 80041b2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80041b6:	431a      	orrs	r2, r3
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	69db      	ldr	r3, [r3, #28]
 80041bc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80041c0:	431a      	orrs	r2, r3
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	6a1b      	ldr	r3, [r3, #32]
 80041c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80041ca:	ea42 0103 	orr.w	r1, r2, r3
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041d2:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	430a      	orrs	r2, r1
 80041dc:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	699b      	ldr	r3, [r3, #24]
 80041e2:	0c1b      	lsrs	r3, r3, #16
 80041e4:	f003 0204 	and.w	r2, r3, #4
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041ec:	f003 0310 	and.w	r3, r3, #16
 80041f0:	431a      	orrs	r2, r3
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80041f6:	f003 0308 	and.w	r3, r3, #8
 80041fa:	431a      	orrs	r2, r3
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	68db      	ldr	r3, [r3, #12]
 8004200:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8004204:	ea42 0103 	orr.w	r1, r2, r3
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	430a      	orrs	r2, r1
 8004214:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	69da      	ldr	r2, [r3, #28]
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004224:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	2200      	movs	r2, #0
 800422a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	2201      	movs	r2, #1
 8004230:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8004234:	2300      	movs	r3, #0
}
 8004236:	4618      	mov	r0, r3
 8004238:	3710      	adds	r7, #16
 800423a:	46bd      	mov	sp, r7
 800423c:	bd80      	pop	{r7, pc}

0800423e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800423e:	b580      	push	{r7, lr}
 8004240:	b08a      	sub	sp, #40	@ 0x28
 8004242:	af00      	add	r7, sp, #0
 8004244:	60f8      	str	r0, [r7, #12]
 8004246:	60b9      	str	r1, [r7, #8]
 8004248:	607a      	str	r2, [r7, #4]
 800424a:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800424c:	2301      	movs	r3, #1
 800424e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004250:	f7fd f932 	bl	80014b8 <HAL_GetTick>
 8004254:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800425c:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	685b      	ldr	r3, [r3, #4]
 8004262:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8004264:	887b      	ldrh	r3, [r7, #2]
 8004266:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8004268:	887b      	ldrh	r3, [r7, #2]
 800426a:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800426c:	7ffb      	ldrb	r3, [r7, #31]
 800426e:	2b01      	cmp	r3, #1
 8004270:	d00c      	beq.n	800428c <HAL_SPI_TransmitReceive+0x4e>
 8004272:	69bb      	ldr	r3, [r7, #24]
 8004274:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004278:	d106      	bne.n	8004288 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	689b      	ldr	r3, [r3, #8]
 800427e:	2b00      	cmp	r3, #0
 8004280:	d102      	bne.n	8004288 <HAL_SPI_TransmitReceive+0x4a>
 8004282:	7ffb      	ldrb	r3, [r7, #31]
 8004284:	2b04      	cmp	r3, #4
 8004286:	d001      	beq.n	800428c <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8004288:	2302      	movs	r3, #2
 800428a:	e1f3      	b.n	8004674 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800428c:	68bb      	ldr	r3, [r7, #8]
 800428e:	2b00      	cmp	r3, #0
 8004290:	d005      	beq.n	800429e <HAL_SPI_TransmitReceive+0x60>
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	2b00      	cmp	r3, #0
 8004296:	d002      	beq.n	800429e <HAL_SPI_TransmitReceive+0x60>
 8004298:	887b      	ldrh	r3, [r7, #2]
 800429a:	2b00      	cmp	r3, #0
 800429c:	d101      	bne.n	80042a2 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 800429e:	2301      	movs	r3, #1
 80042a0:	e1e8      	b.n	8004674 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80042a8:	2b01      	cmp	r3, #1
 80042aa:	d101      	bne.n	80042b0 <HAL_SPI_TransmitReceive+0x72>
 80042ac:	2302      	movs	r3, #2
 80042ae:	e1e1      	b.n	8004674 <HAL_SPI_TransmitReceive+0x436>
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	2201      	movs	r2, #1
 80042b4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80042be:	b2db      	uxtb	r3, r3
 80042c0:	2b04      	cmp	r3, #4
 80042c2:	d003      	beq.n	80042cc <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	2205      	movs	r2, #5
 80042c8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	2200      	movs	r2, #0
 80042d0:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	687a      	ldr	r2, [r7, #4]
 80042d6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	887a      	ldrh	r2, [r7, #2]
 80042dc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	887a      	ldrh	r2, [r7, #2]
 80042e4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	68ba      	ldr	r2, [r7, #8]
 80042ec:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	887a      	ldrh	r2, [r7, #2]
 80042f2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	887a      	ldrh	r2, [r7, #2]
 80042f8:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	2200      	movs	r2, #0
 80042fe:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	2200      	movs	r2, #0
 8004304:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	68db      	ldr	r3, [r3, #12]
 800430a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800430e:	d802      	bhi.n	8004316 <HAL_SPI_TransmitReceive+0xd8>
 8004310:	8abb      	ldrh	r3, [r7, #20]
 8004312:	2b01      	cmp	r3, #1
 8004314:	d908      	bls.n	8004328 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	685a      	ldr	r2, [r3, #4]
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004324:	605a      	str	r2, [r3, #4]
 8004326:	e007      	b.n	8004338 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	685a      	ldr	r2, [r3, #4]
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004336:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004342:	2b40      	cmp	r3, #64	@ 0x40
 8004344:	d007      	beq.n	8004356 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	681a      	ldr	r2, [r3, #0]
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004354:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	68db      	ldr	r3, [r3, #12]
 800435a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800435e:	f240 8083 	bls.w	8004468 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	685b      	ldr	r3, [r3, #4]
 8004366:	2b00      	cmp	r3, #0
 8004368:	d002      	beq.n	8004370 <HAL_SPI_TransmitReceive+0x132>
 800436a:	8afb      	ldrh	r3, [r7, #22]
 800436c:	2b01      	cmp	r3, #1
 800436e:	d16f      	bne.n	8004450 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004374:	881a      	ldrh	r2, [r3, #0]
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004380:	1c9a      	adds	r2, r3, #2
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800438a:	b29b      	uxth	r3, r3
 800438c:	3b01      	subs	r3, #1
 800438e:	b29a      	uxth	r2, r3
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004394:	e05c      	b.n	8004450 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	689b      	ldr	r3, [r3, #8]
 800439c:	f003 0302 	and.w	r3, r3, #2
 80043a0:	2b02      	cmp	r3, #2
 80043a2:	d11b      	bne.n	80043dc <HAL_SPI_TransmitReceive+0x19e>
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80043a8:	b29b      	uxth	r3, r3
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d016      	beq.n	80043dc <HAL_SPI_TransmitReceive+0x19e>
 80043ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043b0:	2b01      	cmp	r3, #1
 80043b2:	d113      	bne.n	80043dc <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80043b8:	881a      	ldrh	r2, [r3, #0]
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80043c4:	1c9a      	adds	r2, r3, #2
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80043ce:	b29b      	uxth	r3, r3
 80043d0:	3b01      	subs	r3, #1
 80043d2:	b29a      	uxth	r2, r3
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80043d8:	2300      	movs	r3, #0
 80043da:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	689b      	ldr	r3, [r3, #8]
 80043e2:	f003 0301 	and.w	r3, r3, #1
 80043e6:	2b01      	cmp	r3, #1
 80043e8:	d11c      	bne.n	8004424 <HAL_SPI_TransmitReceive+0x1e6>
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80043f0:	b29b      	uxth	r3, r3
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d016      	beq.n	8004424 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	68da      	ldr	r2, [r3, #12]
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004400:	b292      	uxth	r2, r2
 8004402:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004408:	1c9a      	adds	r2, r3, #2
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004414:	b29b      	uxth	r3, r3
 8004416:	3b01      	subs	r3, #1
 8004418:	b29a      	uxth	r2, r3
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004420:	2301      	movs	r3, #1
 8004422:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004424:	f7fd f848 	bl	80014b8 <HAL_GetTick>
 8004428:	4602      	mov	r2, r0
 800442a:	6a3b      	ldr	r3, [r7, #32]
 800442c:	1ad3      	subs	r3, r2, r3
 800442e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004430:	429a      	cmp	r2, r3
 8004432:	d80d      	bhi.n	8004450 <HAL_SPI_TransmitReceive+0x212>
 8004434:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004436:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800443a:	d009      	beq.n	8004450 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	2201      	movs	r2, #1
 8004440:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	2200      	movs	r2, #0
 8004448:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800444c:	2303      	movs	r3, #3
 800444e:	e111      	b.n	8004674 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004454:	b29b      	uxth	r3, r3
 8004456:	2b00      	cmp	r3, #0
 8004458:	d19d      	bne.n	8004396 <HAL_SPI_TransmitReceive+0x158>
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004460:	b29b      	uxth	r3, r3
 8004462:	2b00      	cmp	r3, #0
 8004464:	d197      	bne.n	8004396 <HAL_SPI_TransmitReceive+0x158>
 8004466:	e0e5      	b.n	8004634 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	685b      	ldr	r3, [r3, #4]
 800446c:	2b00      	cmp	r3, #0
 800446e:	d003      	beq.n	8004478 <HAL_SPI_TransmitReceive+0x23a>
 8004470:	8afb      	ldrh	r3, [r7, #22]
 8004472:	2b01      	cmp	r3, #1
 8004474:	f040 80d1 	bne.w	800461a <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800447c:	b29b      	uxth	r3, r3
 800447e:	2b01      	cmp	r3, #1
 8004480:	d912      	bls.n	80044a8 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004486:	881a      	ldrh	r2, [r3, #0]
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004492:	1c9a      	adds	r2, r3, #2
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800449c:	b29b      	uxth	r3, r3
 800449e:	3b02      	subs	r3, #2
 80044a0:	b29a      	uxth	r2, r3
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80044a6:	e0b8      	b.n	800461a <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	330c      	adds	r3, #12
 80044b2:	7812      	ldrb	r2, [r2, #0]
 80044b4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044ba:	1c5a      	adds	r2, r3, #1
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80044c4:	b29b      	uxth	r3, r3
 80044c6:	3b01      	subs	r3, #1
 80044c8:	b29a      	uxth	r2, r3
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80044ce:	e0a4      	b.n	800461a <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	689b      	ldr	r3, [r3, #8]
 80044d6:	f003 0302 	and.w	r3, r3, #2
 80044da:	2b02      	cmp	r3, #2
 80044dc:	d134      	bne.n	8004548 <HAL_SPI_TransmitReceive+0x30a>
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80044e2:	b29b      	uxth	r3, r3
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d02f      	beq.n	8004548 <HAL_SPI_TransmitReceive+0x30a>
 80044e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044ea:	2b01      	cmp	r3, #1
 80044ec:	d12c      	bne.n	8004548 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80044f2:	b29b      	uxth	r3, r3
 80044f4:	2b01      	cmp	r3, #1
 80044f6:	d912      	bls.n	800451e <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044fc:	881a      	ldrh	r2, [r3, #0]
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004508:	1c9a      	adds	r2, r3, #2
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004512:	b29b      	uxth	r3, r3
 8004514:	3b02      	subs	r3, #2
 8004516:	b29a      	uxth	r2, r3
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800451c:	e012      	b.n	8004544 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	330c      	adds	r3, #12
 8004528:	7812      	ldrb	r2, [r2, #0]
 800452a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004530:	1c5a      	adds	r2, r3, #1
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800453a:	b29b      	uxth	r3, r3
 800453c:	3b01      	subs	r3, #1
 800453e:	b29a      	uxth	r2, r3
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004544:	2300      	movs	r3, #0
 8004546:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	689b      	ldr	r3, [r3, #8]
 800454e:	f003 0301 	and.w	r3, r3, #1
 8004552:	2b01      	cmp	r3, #1
 8004554:	d148      	bne.n	80045e8 <HAL_SPI_TransmitReceive+0x3aa>
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800455c:	b29b      	uxth	r3, r3
 800455e:	2b00      	cmp	r3, #0
 8004560:	d042      	beq.n	80045e8 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004568:	b29b      	uxth	r3, r3
 800456a:	2b01      	cmp	r3, #1
 800456c:	d923      	bls.n	80045b6 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	68da      	ldr	r2, [r3, #12]
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004578:	b292      	uxth	r2, r2
 800457a:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004580:	1c9a      	adds	r2, r3, #2
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800458c:	b29b      	uxth	r3, r3
 800458e:	3b02      	subs	r3, #2
 8004590:	b29a      	uxth	r2, r3
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800459e:	b29b      	uxth	r3, r3
 80045a0:	2b01      	cmp	r3, #1
 80045a2:	d81f      	bhi.n	80045e4 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	685a      	ldr	r2, [r3, #4]
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80045b2:	605a      	str	r2, [r3, #4]
 80045b4:	e016      	b.n	80045e4 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	f103 020c 	add.w	r2, r3, #12
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045c2:	7812      	ldrb	r2, [r2, #0]
 80045c4:	b2d2      	uxtb	r2, r2
 80045c6:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045cc:	1c5a      	adds	r2, r3, #1
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80045d8:	b29b      	uxth	r3, r3
 80045da:	3b01      	subs	r3, #1
 80045dc:	b29a      	uxth	r2, r3
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80045e4:	2301      	movs	r3, #1
 80045e6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80045e8:	f7fc ff66 	bl	80014b8 <HAL_GetTick>
 80045ec:	4602      	mov	r2, r0
 80045ee:	6a3b      	ldr	r3, [r7, #32]
 80045f0:	1ad3      	subs	r3, r2, r3
 80045f2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80045f4:	429a      	cmp	r2, r3
 80045f6:	d803      	bhi.n	8004600 <HAL_SPI_TransmitReceive+0x3c2>
 80045f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045fa:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80045fe:	d102      	bne.n	8004606 <HAL_SPI_TransmitReceive+0x3c8>
 8004600:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004602:	2b00      	cmp	r3, #0
 8004604:	d109      	bne.n	800461a <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	2201      	movs	r2, #1
 800460a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	2200      	movs	r2, #0
 8004612:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8004616:	2303      	movs	r3, #3
 8004618:	e02c      	b.n	8004674 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800461e:	b29b      	uxth	r3, r3
 8004620:	2b00      	cmp	r3, #0
 8004622:	f47f af55 	bne.w	80044d0 <HAL_SPI_TransmitReceive+0x292>
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800462c:	b29b      	uxth	r3, r3
 800462e:	2b00      	cmp	r3, #0
 8004630:	f47f af4e 	bne.w	80044d0 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004634:	6a3a      	ldr	r2, [r7, #32]
 8004636:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004638:	68f8      	ldr	r0, [r7, #12]
 800463a:	f000 f93d 	bl	80048b8 <SPI_EndRxTxTransaction>
 800463e:	4603      	mov	r3, r0
 8004640:	2b00      	cmp	r3, #0
 8004642:	d008      	beq.n	8004656 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	2220      	movs	r2, #32
 8004648:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	2200      	movs	r2, #0
 800464e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8004652:	2301      	movs	r3, #1
 8004654:	e00e      	b.n	8004674 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	2201      	movs	r2, #1
 800465a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	2200      	movs	r2, #0
 8004662:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800466a:	2b00      	cmp	r3, #0
 800466c:	d001      	beq.n	8004672 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 800466e:	2301      	movs	r3, #1
 8004670:	e000      	b.n	8004674 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 8004672:	2300      	movs	r3, #0
  }
}
 8004674:	4618      	mov	r0, r3
 8004676:	3728      	adds	r7, #40	@ 0x28
 8004678:	46bd      	mov	sp, r7
 800467a:	bd80      	pop	{r7, pc}

0800467c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800467c:	b580      	push	{r7, lr}
 800467e:	b088      	sub	sp, #32
 8004680:	af00      	add	r7, sp, #0
 8004682:	60f8      	str	r0, [r7, #12]
 8004684:	60b9      	str	r1, [r7, #8]
 8004686:	603b      	str	r3, [r7, #0]
 8004688:	4613      	mov	r3, r2
 800468a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800468c:	f7fc ff14 	bl	80014b8 <HAL_GetTick>
 8004690:	4602      	mov	r2, r0
 8004692:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004694:	1a9b      	subs	r3, r3, r2
 8004696:	683a      	ldr	r2, [r7, #0]
 8004698:	4413      	add	r3, r2
 800469a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800469c:	f7fc ff0c 	bl	80014b8 <HAL_GetTick>
 80046a0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80046a2:	4b39      	ldr	r3, [pc, #228]	@ (8004788 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	015b      	lsls	r3, r3, #5
 80046a8:	0d1b      	lsrs	r3, r3, #20
 80046aa:	69fa      	ldr	r2, [r7, #28]
 80046ac:	fb02 f303 	mul.w	r3, r2, r3
 80046b0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80046b2:	e055      	b.n	8004760 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 80046b4:	683b      	ldr	r3, [r7, #0]
 80046b6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80046ba:	d051      	beq.n	8004760 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80046bc:	f7fc fefc 	bl	80014b8 <HAL_GetTick>
 80046c0:	4602      	mov	r2, r0
 80046c2:	69bb      	ldr	r3, [r7, #24]
 80046c4:	1ad3      	subs	r3, r2, r3
 80046c6:	69fa      	ldr	r2, [r7, #28]
 80046c8:	429a      	cmp	r2, r3
 80046ca:	d902      	bls.n	80046d2 <SPI_WaitFlagStateUntilTimeout+0x56>
 80046cc:	69fb      	ldr	r3, [r7, #28]
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d13d      	bne.n	800474e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	685a      	ldr	r2, [r3, #4]
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80046e0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	685b      	ldr	r3, [r3, #4]
 80046e6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80046ea:	d111      	bne.n	8004710 <SPI_WaitFlagStateUntilTimeout+0x94>
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	689b      	ldr	r3, [r3, #8]
 80046f0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80046f4:	d004      	beq.n	8004700 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	689b      	ldr	r3, [r3, #8]
 80046fa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80046fe:	d107      	bne.n	8004710 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	681a      	ldr	r2, [r3, #0]
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800470e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004714:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004718:	d10f      	bne.n	800473a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	681a      	ldr	r2, [r3, #0]
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004728:	601a      	str	r2, [r3, #0]
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	681a      	ldr	r2, [r3, #0]
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004738:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	2201      	movs	r2, #1
 800473e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	2200      	movs	r2, #0
 8004746:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800474a:	2303      	movs	r3, #3
 800474c:	e018      	b.n	8004780 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800474e:	697b      	ldr	r3, [r7, #20]
 8004750:	2b00      	cmp	r3, #0
 8004752:	d102      	bne.n	800475a <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8004754:	2300      	movs	r3, #0
 8004756:	61fb      	str	r3, [r7, #28]
 8004758:	e002      	b.n	8004760 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 800475a:	697b      	ldr	r3, [r7, #20]
 800475c:	3b01      	subs	r3, #1
 800475e:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	689a      	ldr	r2, [r3, #8]
 8004766:	68bb      	ldr	r3, [r7, #8]
 8004768:	4013      	ands	r3, r2
 800476a:	68ba      	ldr	r2, [r7, #8]
 800476c:	429a      	cmp	r2, r3
 800476e:	bf0c      	ite	eq
 8004770:	2301      	moveq	r3, #1
 8004772:	2300      	movne	r3, #0
 8004774:	b2db      	uxtb	r3, r3
 8004776:	461a      	mov	r2, r3
 8004778:	79fb      	ldrb	r3, [r7, #7]
 800477a:	429a      	cmp	r2, r3
 800477c:	d19a      	bne.n	80046b4 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 800477e:	2300      	movs	r3, #0
}
 8004780:	4618      	mov	r0, r3
 8004782:	3720      	adds	r7, #32
 8004784:	46bd      	mov	sp, r7
 8004786:	bd80      	pop	{r7, pc}
 8004788:	20000000 	.word	0x20000000

0800478c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800478c:	b580      	push	{r7, lr}
 800478e:	b08a      	sub	sp, #40	@ 0x28
 8004790:	af00      	add	r7, sp, #0
 8004792:	60f8      	str	r0, [r7, #12]
 8004794:	60b9      	str	r1, [r7, #8]
 8004796:	607a      	str	r2, [r7, #4]
 8004798:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800479a:	2300      	movs	r3, #0
 800479c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800479e:	f7fc fe8b 	bl	80014b8 <HAL_GetTick>
 80047a2:	4602      	mov	r2, r0
 80047a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047a6:	1a9b      	subs	r3, r3, r2
 80047a8:	683a      	ldr	r2, [r7, #0]
 80047aa:	4413      	add	r3, r2
 80047ac:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80047ae:	f7fc fe83 	bl	80014b8 <HAL_GetTick>
 80047b2:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	330c      	adds	r3, #12
 80047ba:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80047bc:	4b3d      	ldr	r3, [pc, #244]	@ (80048b4 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80047be:	681a      	ldr	r2, [r3, #0]
 80047c0:	4613      	mov	r3, r2
 80047c2:	009b      	lsls	r3, r3, #2
 80047c4:	4413      	add	r3, r2
 80047c6:	00da      	lsls	r2, r3, #3
 80047c8:	1ad3      	subs	r3, r2, r3
 80047ca:	0d1b      	lsrs	r3, r3, #20
 80047cc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80047ce:	fb02 f303 	mul.w	r3, r2, r3
 80047d2:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80047d4:	e061      	b.n	800489a <SPI_WaitFifoStateUntilTimeout+0x10e>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80047d6:	68bb      	ldr	r3, [r7, #8]
 80047d8:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80047dc:	d107      	bne.n	80047ee <SPI_WaitFifoStateUntilTimeout+0x62>
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d104      	bne.n	80047ee <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80047e4:	69fb      	ldr	r3, [r7, #28]
 80047e6:	781b      	ldrb	r3, [r3, #0]
 80047e8:	b2db      	uxtb	r3, r3
 80047ea:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80047ec:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80047ee:	683b      	ldr	r3, [r7, #0]
 80047f0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80047f4:	d051      	beq.n	800489a <SPI_WaitFifoStateUntilTimeout+0x10e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80047f6:	f7fc fe5f 	bl	80014b8 <HAL_GetTick>
 80047fa:	4602      	mov	r2, r0
 80047fc:	6a3b      	ldr	r3, [r7, #32]
 80047fe:	1ad3      	subs	r3, r2, r3
 8004800:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004802:	429a      	cmp	r2, r3
 8004804:	d902      	bls.n	800480c <SPI_WaitFifoStateUntilTimeout+0x80>
 8004806:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004808:	2b00      	cmp	r3, #0
 800480a:	d13d      	bne.n	8004888 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	685a      	ldr	r2, [r3, #4]
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800481a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	685b      	ldr	r3, [r3, #4]
 8004820:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004824:	d111      	bne.n	800484a <SPI_WaitFifoStateUntilTimeout+0xbe>
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	689b      	ldr	r3, [r3, #8]
 800482a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800482e:	d004      	beq.n	800483a <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	689b      	ldr	r3, [r3, #8]
 8004834:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004838:	d107      	bne.n	800484a <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	681a      	ldr	r2, [r3, #0]
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004848:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800484e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004852:	d10f      	bne.n	8004874 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	681a      	ldr	r2, [r3, #0]
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004862:	601a      	str	r2, [r3, #0]
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	681a      	ldr	r2, [r3, #0]
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004872:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	2201      	movs	r2, #1
 8004878:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	2200      	movs	r2, #0
 8004880:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004884:	2303      	movs	r3, #3
 8004886:	e011      	b.n	80048ac <SPI_WaitFifoStateUntilTimeout+0x120>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004888:	69bb      	ldr	r3, [r7, #24]
 800488a:	2b00      	cmp	r3, #0
 800488c:	d102      	bne.n	8004894 <SPI_WaitFifoStateUntilTimeout+0x108>
      {
        tmp_timeout = 0U;
 800488e:	2300      	movs	r3, #0
 8004890:	627b      	str	r3, [r7, #36]	@ 0x24
 8004892:	e002      	b.n	800489a <SPI_WaitFifoStateUntilTimeout+0x10e>
      }
      else
      {
        count--;
 8004894:	69bb      	ldr	r3, [r7, #24]
 8004896:	3b01      	subs	r3, #1
 8004898:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	689a      	ldr	r2, [r3, #8]
 80048a0:	68bb      	ldr	r3, [r7, #8]
 80048a2:	4013      	ands	r3, r2
 80048a4:	687a      	ldr	r2, [r7, #4]
 80048a6:	429a      	cmp	r2, r3
 80048a8:	d195      	bne.n	80047d6 <SPI_WaitFifoStateUntilTimeout+0x4a>
      }
    }
  }

  return HAL_OK;
 80048aa:	2300      	movs	r3, #0
}
 80048ac:	4618      	mov	r0, r3
 80048ae:	3728      	adds	r7, #40	@ 0x28
 80048b0:	46bd      	mov	sp, r7
 80048b2:	bd80      	pop	{r7, pc}
 80048b4:	20000000 	.word	0x20000000

080048b8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80048b8:	b580      	push	{r7, lr}
 80048ba:	b088      	sub	sp, #32
 80048bc:	af02      	add	r7, sp, #8
 80048be:	60f8      	str	r0, [r7, #12]
 80048c0:	60b9      	str	r1, [r7, #8]
 80048c2:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	9300      	str	r3, [sp, #0]
 80048c8:	68bb      	ldr	r3, [r7, #8]
 80048ca:	2200      	movs	r2, #0
 80048cc:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80048d0:	68f8      	ldr	r0, [r7, #12]
 80048d2:	f7ff ff5b 	bl	800478c <SPI_WaitFifoStateUntilTimeout>
 80048d6:	4603      	mov	r3, r0
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d007      	beq.n	80048ec <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80048e0:	f043 0220 	orr.w	r2, r3, #32
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80048e8:	2303      	movs	r3, #3
 80048ea:	e046      	b.n	800497a <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80048ec:	4b25      	ldr	r3, [pc, #148]	@ (8004984 <SPI_EndRxTxTransaction+0xcc>)
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	4a25      	ldr	r2, [pc, #148]	@ (8004988 <SPI_EndRxTxTransaction+0xd0>)
 80048f2:	fba2 2303 	umull	r2, r3, r2, r3
 80048f6:	0d5b      	lsrs	r3, r3, #21
 80048f8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80048fc:	fb02 f303 	mul.w	r3, r2, r3
 8004900:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	685b      	ldr	r3, [r3, #4]
 8004906:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800490a:	d112      	bne.n	8004932 <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	9300      	str	r3, [sp, #0]
 8004910:	68bb      	ldr	r3, [r7, #8]
 8004912:	2200      	movs	r2, #0
 8004914:	2180      	movs	r1, #128	@ 0x80
 8004916:	68f8      	ldr	r0, [r7, #12]
 8004918:	f7ff feb0 	bl	800467c <SPI_WaitFlagStateUntilTimeout>
 800491c:	4603      	mov	r3, r0
 800491e:	2b00      	cmp	r3, #0
 8004920:	d016      	beq.n	8004950 <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004926:	f043 0220 	orr.w	r2, r3, #32
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 800492e:	2303      	movs	r3, #3
 8004930:	e023      	b.n	800497a <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004932:	697b      	ldr	r3, [r7, #20]
 8004934:	2b00      	cmp	r3, #0
 8004936:	d00a      	beq.n	800494e <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 8004938:	697b      	ldr	r3, [r7, #20]
 800493a:	3b01      	subs	r3, #1
 800493c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	689b      	ldr	r3, [r3, #8]
 8004944:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004948:	2b80      	cmp	r3, #128	@ 0x80
 800494a:	d0f2      	beq.n	8004932 <SPI_EndRxTxTransaction+0x7a>
 800494c:	e000      	b.n	8004950 <SPI_EndRxTxTransaction+0x98>
        break;
 800494e:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	9300      	str	r3, [sp, #0]
 8004954:	68bb      	ldr	r3, [r7, #8]
 8004956:	2200      	movs	r2, #0
 8004958:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800495c:	68f8      	ldr	r0, [r7, #12]
 800495e:	f7ff ff15 	bl	800478c <SPI_WaitFifoStateUntilTimeout>
 8004962:	4603      	mov	r3, r0
 8004964:	2b00      	cmp	r3, #0
 8004966:	d007      	beq.n	8004978 <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800496c:	f043 0220 	orr.w	r2, r3, #32
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004974:	2303      	movs	r3, #3
 8004976:	e000      	b.n	800497a <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 8004978:	2300      	movs	r3, #0
}
 800497a:	4618      	mov	r0, r3
 800497c:	3718      	adds	r7, #24
 800497e:	46bd      	mov	sp, r7
 8004980:	bd80      	pop	{r7, pc}
 8004982:	bf00      	nop
 8004984:	20000000 	.word	0x20000000
 8004988:	165e9f81 	.word	0x165e9f81

0800498c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800498c:	b580      	push	{r7, lr}
 800498e:	b082      	sub	sp, #8
 8004990:	af00      	add	r7, sp, #0
 8004992:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	2b00      	cmp	r3, #0
 8004998:	d101      	bne.n	800499e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800499a:	2301      	movs	r3, #1
 800499c:	e049      	b.n	8004a32 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80049a4:	b2db      	uxtb	r3, r3
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d106      	bne.n	80049b8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	2200      	movs	r2, #0
 80049ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80049b2:	6878      	ldr	r0, [r7, #4]
 80049b4:	f7fc fc16 	bl	80011e4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	2202      	movs	r2, #2
 80049bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681a      	ldr	r2, [r3, #0]
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	3304      	adds	r3, #4
 80049c8:	4619      	mov	r1, r3
 80049ca:	4610      	mov	r0, r2
 80049cc:	f000 fb6e 	bl	80050ac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	2201      	movs	r2, #1
 80049d4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	2201      	movs	r2, #1
 80049dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	2201      	movs	r2, #1
 80049e4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	2201      	movs	r2, #1
 80049ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	2201      	movs	r2, #1
 80049f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	2201      	movs	r2, #1
 80049fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	2201      	movs	r2, #1
 8004a04:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	2201      	movs	r2, #1
 8004a0c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	2201      	movs	r2, #1
 8004a14:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	2201      	movs	r2, #1
 8004a1c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	2201      	movs	r2, #1
 8004a24:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	2201      	movs	r2, #1
 8004a2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004a30:	2300      	movs	r3, #0
}
 8004a32:	4618      	mov	r0, r3
 8004a34:	3708      	adds	r7, #8
 8004a36:	46bd      	mov	sp, r7
 8004a38:	bd80      	pop	{r7, pc}

08004a3a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004a3a:	b580      	push	{r7, lr}
 8004a3c:	b082      	sub	sp, #8
 8004a3e:	af00      	add	r7, sp, #0
 8004a40:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d101      	bne.n	8004a4c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004a48:	2301      	movs	r3, #1
 8004a4a:	e049      	b.n	8004ae0 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004a52:	b2db      	uxtb	r3, r3
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d106      	bne.n	8004a66 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	2200      	movs	r2, #0
 8004a5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004a60:	6878      	ldr	r0, [r7, #4]
 8004a62:	f000 f841 	bl	8004ae8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	2202      	movs	r2, #2
 8004a6a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681a      	ldr	r2, [r3, #0]
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	3304      	adds	r3, #4
 8004a76:	4619      	mov	r1, r3
 8004a78:	4610      	mov	r0, r2
 8004a7a:	f000 fb17 	bl	80050ac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	2201      	movs	r2, #1
 8004a82:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	2201      	movs	r2, #1
 8004a8a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	2201      	movs	r2, #1
 8004a92:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	2201      	movs	r2, #1
 8004a9a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	2201      	movs	r2, #1
 8004aa2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	2201      	movs	r2, #1
 8004aaa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	2201      	movs	r2, #1
 8004ab2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	2201      	movs	r2, #1
 8004aba:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	2201      	movs	r2, #1
 8004ac2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	2201      	movs	r2, #1
 8004aca:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	2201      	movs	r2, #1
 8004ad2:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	2201      	movs	r2, #1
 8004ada:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004ade:	2300      	movs	r3, #0
}
 8004ae0:	4618      	mov	r0, r3
 8004ae2:	3708      	adds	r7, #8
 8004ae4:	46bd      	mov	sp, r7
 8004ae6:	bd80      	pop	{r7, pc}

08004ae8 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004ae8:	b480      	push	{r7}
 8004aea:	b083      	sub	sp, #12
 8004aec:	af00      	add	r7, sp, #0
 8004aee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004af0:	bf00      	nop
 8004af2:	370c      	adds	r7, #12
 8004af4:	46bd      	mov	sp, r7
 8004af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004afa:	4770      	bx	lr

08004afc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004afc:	b580      	push	{r7, lr}
 8004afe:	b084      	sub	sp, #16
 8004b00:	af00      	add	r7, sp, #0
 8004b02:	6078      	str	r0, [r7, #4]
 8004b04:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004b06:	683b      	ldr	r3, [r7, #0]
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d109      	bne.n	8004b20 <HAL_TIM_PWM_Start+0x24>
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004b12:	b2db      	uxtb	r3, r3
 8004b14:	2b01      	cmp	r3, #1
 8004b16:	bf14      	ite	ne
 8004b18:	2301      	movne	r3, #1
 8004b1a:	2300      	moveq	r3, #0
 8004b1c:	b2db      	uxtb	r3, r3
 8004b1e:	e03c      	b.n	8004b9a <HAL_TIM_PWM_Start+0x9e>
 8004b20:	683b      	ldr	r3, [r7, #0]
 8004b22:	2b04      	cmp	r3, #4
 8004b24:	d109      	bne.n	8004b3a <HAL_TIM_PWM_Start+0x3e>
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004b2c:	b2db      	uxtb	r3, r3
 8004b2e:	2b01      	cmp	r3, #1
 8004b30:	bf14      	ite	ne
 8004b32:	2301      	movne	r3, #1
 8004b34:	2300      	moveq	r3, #0
 8004b36:	b2db      	uxtb	r3, r3
 8004b38:	e02f      	b.n	8004b9a <HAL_TIM_PWM_Start+0x9e>
 8004b3a:	683b      	ldr	r3, [r7, #0]
 8004b3c:	2b08      	cmp	r3, #8
 8004b3e:	d109      	bne.n	8004b54 <HAL_TIM_PWM_Start+0x58>
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004b46:	b2db      	uxtb	r3, r3
 8004b48:	2b01      	cmp	r3, #1
 8004b4a:	bf14      	ite	ne
 8004b4c:	2301      	movne	r3, #1
 8004b4e:	2300      	moveq	r3, #0
 8004b50:	b2db      	uxtb	r3, r3
 8004b52:	e022      	b.n	8004b9a <HAL_TIM_PWM_Start+0x9e>
 8004b54:	683b      	ldr	r3, [r7, #0]
 8004b56:	2b0c      	cmp	r3, #12
 8004b58:	d109      	bne.n	8004b6e <HAL_TIM_PWM_Start+0x72>
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004b60:	b2db      	uxtb	r3, r3
 8004b62:	2b01      	cmp	r3, #1
 8004b64:	bf14      	ite	ne
 8004b66:	2301      	movne	r3, #1
 8004b68:	2300      	moveq	r3, #0
 8004b6a:	b2db      	uxtb	r3, r3
 8004b6c:	e015      	b.n	8004b9a <HAL_TIM_PWM_Start+0x9e>
 8004b6e:	683b      	ldr	r3, [r7, #0]
 8004b70:	2b10      	cmp	r3, #16
 8004b72:	d109      	bne.n	8004b88 <HAL_TIM_PWM_Start+0x8c>
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004b7a:	b2db      	uxtb	r3, r3
 8004b7c:	2b01      	cmp	r3, #1
 8004b7e:	bf14      	ite	ne
 8004b80:	2301      	movne	r3, #1
 8004b82:	2300      	moveq	r3, #0
 8004b84:	b2db      	uxtb	r3, r3
 8004b86:	e008      	b.n	8004b9a <HAL_TIM_PWM_Start+0x9e>
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8004b8e:	b2db      	uxtb	r3, r3
 8004b90:	2b01      	cmp	r3, #1
 8004b92:	bf14      	ite	ne
 8004b94:	2301      	movne	r3, #1
 8004b96:	2300      	moveq	r3, #0
 8004b98:	b2db      	uxtb	r3, r3
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d001      	beq.n	8004ba2 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8004b9e:	2301      	movs	r3, #1
 8004ba0:	e092      	b.n	8004cc8 <HAL_TIM_PWM_Start+0x1cc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004ba2:	683b      	ldr	r3, [r7, #0]
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d104      	bne.n	8004bb2 <HAL_TIM_PWM_Start+0xb6>
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	2202      	movs	r2, #2
 8004bac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004bb0:	e023      	b.n	8004bfa <HAL_TIM_PWM_Start+0xfe>
 8004bb2:	683b      	ldr	r3, [r7, #0]
 8004bb4:	2b04      	cmp	r3, #4
 8004bb6:	d104      	bne.n	8004bc2 <HAL_TIM_PWM_Start+0xc6>
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	2202      	movs	r2, #2
 8004bbc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004bc0:	e01b      	b.n	8004bfa <HAL_TIM_PWM_Start+0xfe>
 8004bc2:	683b      	ldr	r3, [r7, #0]
 8004bc4:	2b08      	cmp	r3, #8
 8004bc6:	d104      	bne.n	8004bd2 <HAL_TIM_PWM_Start+0xd6>
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	2202      	movs	r2, #2
 8004bcc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004bd0:	e013      	b.n	8004bfa <HAL_TIM_PWM_Start+0xfe>
 8004bd2:	683b      	ldr	r3, [r7, #0]
 8004bd4:	2b0c      	cmp	r3, #12
 8004bd6:	d104      	bne.n	8004be2 <HAL_TIM_PWM_Start+0xe6>
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	2202      	movs	r2, #2
 8004bdc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004be0:	e00b      	b.n	8004bfa <HAL_TIM_PWM_Start+0xfe>
 8004be2:	683b      	ldr	r3, [r7, #0]
 8004be4:	2b10      	cmp	r3, #16
 8004be6:	d104      	bne.n	8004bf2 <HAL_TIM_PWM_Start+0xf6>
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	2202      	movs	r2, #2
 8004bec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004bf0:	e003      	b.n	8004bfa <HAL_TIM_PWM_Start+0xfe>
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	2202      	movs	r2, #2
 8004bf6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	2201      	movs	r2, #1
 8004c00:	6839      	ldr	r1, [r7, #0]
 8004c02:	4618      	mov	r0, r3
 8004c04:	f000 fdf0 	bl	80057e8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	4a30      	ldr	r2, [pc, #192]	@ (8004cd0 <HAL_TIM_PWM_Start+0x1d4>)
 8004c0e:	4293      	cmp	r3, r2
 8004c10:	d004      	beq.n	8004c1c <HAL_TIM_PWM_Start+0x120>
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	4a2f      	ldr	r2, [pc, #188]	@ (8004cd4 <HAL_TIM_PWM_Start+0x1d8>)
 8004c18:	4293      	cmp	r3, r2
 8004c1a:	d101      	bne.n	8004c20 <HAL_TIM_PWM_Start+0x124>
 8004c1c:	2301      	movs	r3, #1
 8004c1e:	e000      	b.n	8004c22 <HAL_TIM_PWM_Start+0x126>
 8004c20:	2300      	movs	r3, #0
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d007      	beq.n	8004c36 <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004c34:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	4a25      	ldr	r2, [pc, #148]	@ (8004cd0 <HAL_TIM_PWM_Start+0x1d4>)
 8004c3c:	4293      	cmp	r3, r2
 8004c3e:	d022      	beq.n	8004c86 <HAL_TIM_PWM_Start+0x18a>
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004c48:	d01d      	beq.n	8004c86 <HAL_TIM_PWM_Start+0x18a>
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	4a22      	ldr	r2, [pc, #136]	@ (8004cd8 <HAL_TIM_PWM_Start+0x1dc>)
 8004c50:	4293      	cmp	r3, r2
 8004c52:	d018      	beq.n	8004c86 <HAL_TIM_PWM_Start+0x18a>
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	4a20      	ldr	r2, [pc, #128]	@ (8004cdc <HAL_TIM_PWM_Start+0x1e0>)
 8004c5a:	4293      	cmp	r3, r2
 8004c5c:	d013      	beq.n	8004c86 <HAL_TIM_PWM_Start+0x18a>
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	4a1f      	ldr	r2, [pc, #124]	@ (8004ce0 <HAL_TIM_PWM_Start+0x1e4>)
 8004c64:	4293      	cmp	r3, r2
 8004c66:	d00e      	beq.n	8004c86 <HAL_TIM_PWM_Start+0x18a>
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	4a19      	ldr	r2, [pc, #100]	@ (8004cd4 <HAL_TIM_PWM_Start+0x1d8>)
 8004c6e:	4293      	cmp	r3, r2
 8004c70:	d009      	beq.n	8004c86 <HAL_TIM_PWM_Start+0x18a>
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	4a1b      	ldr	r2, [pc, #108]	@ (8004ce4 <HAL_TIM_PWM_Start+0x1e8>)
 8004c78:	4293      	cmp	r3, r2
 8004c7a:	d004      	beq.n	8004c86 <HAL_TIM_PWM_Start+0x18a>
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	4a19      	ldr	r2, [pc, #100]	@ (8004ce8 <HAL_TIM_PWM_Start+0x1ec>)
 8004c82:	4293      	cmp	r3, r2
 8004c84:	d115      	bne.n	8004cb2 <HAL_TIM_PWM_Start+0x1b6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	689a      	ldr	r2, [r3, #8]
 8004c8c:	4b17      	ldr	r3, [pc, #92]	@ (8004cec <HAL_TIM_PWM_Start+0x1f0>)
 8004c8e:	4013      	ands	r3, r2
 8004c90:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	2b06      	cmp	r3, #6
 8004c96:	d015      	beq.n	8004cc4 <HAL_TIM_PWM_Start+0x1c8>
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004c9e:	d011      	beq.n	8004cc4 <HAL_TIM_PWM_Start+0x1c8>
    {
      __HAL_TIM_ENABLE(htim);
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	681a      	ldr	r2, [r3, #0]
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	f042 0201 	orr.w	r2, r2, #1
 8004cae:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004cb0:	e008      	b.n	8004cc4 <HAL_TIM_PWM_Start+0x1c8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	681a      	ldr	r2, [r3, #0]
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	f042 0201 	orr.w	r2, r2, #1
 8004cc0:	601a      	str	r2, [r3, #0]
 8004cc2:	e000      	b.n	8004cc6 <HAL_TIM_PWM_Start+0x1ca>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004cc4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004cc6:	2300      	movs	r3, #0
}
 8004cc8:	4618      	mov	r0, r3
 8004cca:	3710      	adds	r7, #16
 8004ccc:	46bd      	mov	sp, r7
 8004cce:	bd80      	pop	{r7, pc}
 8004cd0:	40010000 	.word	0x40010000
 8004cd4:	40010400 	.word	0x40010400
 8004cd8:	40000400 	.word	0x40000400
 8004cdc:	40000800 	.word	0x40000800
 8004ce0:	40000c00 	.word	0x40000c00
 8004ce4:	40014000 	.word	0x40014000
 8004ce8:	40001800 	.word	0x40001800
 8004cec:	00010007 	.word	0x00010007

08004cf0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004cf0:	b580      	push	{r7, lr}
 8004cf2:	b086      	sub	sp, #24
 8004cf4:	af00      	add	r7, sp, #0
 8004cf6:	60f8      	str	r0, [r7, #12]
 8004cf8:	60b9      	str	r1, [r7, #8]
 8004cfa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004cfc:	2300      	movs	r3, #0
 8004cfe:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004d06:	2b01      	cmp	r3, #1
 8004d08:	d101      	bne.n	8004d0e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004d0a:	2302      	movs	r3, #2
 8004d0c:	e0ff      	b.n	8004f0e <HAL_TIM_PWM_ConfigChannel+0x21e>
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	2201      	movs	r2, #1
 8004d12:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	2b14      	cmp	r3, #20
 8004d1a:	f200 80f0 	bhi.w	8004efe <HAL_TIM_PWM_ConfigChannel+0x20e>
 8004d1e:	a201      	add	r2, pc, #4	@ (adr r2, 8004d24 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004d20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d24:	08004d79 	.word	0x08004d79
 8004d28:	08004eff 	.word	0x08004eff
 8004d2c:	08004eff 	.word	0x08004eff
 8004d30:	08004eff 	.word	0x08004eff
 8004d34:	08004db9 	.word	0x08004db9
 8004d38:	08004eff 	.word	0x08004eff
 8004d3c:	08004eff 	.word	0x08004eff
 8004d40:	08004eff 	.word	0x08004eff
 8004d44:	08004dfb 	.word	0x08004dfb
 8004d48:	08004eff 	.word	0x08004eff
 8004d4c:	08004eff 	.word	0x08004eff
 8004d50:	08004eff 	.word	0x08004eff
 8004d54:	08004e3b 	.word	0x08004e3b
 8004d58:	08004eff 	.word	0x08004eff
 8004d5c:	08004eff 	.word	0x08004eff
 8004d60:	08004eff 	.word	0x08004eff
 8004d64:	08004e7d 	.word	0x08004e7d
 8004d68:	08004eff 	.word	0x08004eff
 8004d6c:	08004eff 	.word	0x08004eff
 8004d70:	08004eff 	.word	0x08004eff
 8004d74:	08004ebd 	.word	0x08004ebd
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	68b9      	ldr	r1, [r7, #8]
 8004d7e:	4618      	mov	r0, r3
 8004d80:	f000 fa3a 	bl	80051f8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	699a      	ldr	r2, [r3, #24]
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	f042 0208 	orr.w	r2, r2, #8
 8004d92:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	699a      	ldr	r2, [r3, #24]
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	f022 0204 	bic.w	r2, r2, #4
 8004da2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	6999      	ldr	r1, [r3, #24]
 8004daa:	68bb      	ldr	r3, [r7, #8]
 8004dac:	691a      	ldr	r2, [r3, #16]
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	430a      	orrs	r2, r1
 8004db4:	619a      	str	r2, [r3, #24]
      break;
 8004db6:	e0a5      	b.n	8004f04 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	68b9      	ldr	r1, [r7, #8]
 8004dbe:	4618      	mov	r0, r3
 8004dc0:	f000 fa8c 	bl	80052dc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	699a      	ldr	r2, [r3, #24]
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004dd2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	699a      	ldr	r2, [r3, #24]
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004de2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	6999      	ldr	r1, [r3, #24]
 8004dea:	68bb      	ldr	r3, [r7, #8]
 8004dec:	691b      	ldr	r3, [r3, #16]
 8004dee:	021a      	lsls	r2, r3, #8
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	430a      	orrs	r2, r1
 8004df6:	619a      	str	r2, [r3, #24]
      break;
 8004df8:	e084      	b.n	8004f04 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	68b9      	ldr	r1, [r7, #8]
 8004e00:	4618      	mov	r0, r3
 8004e02:	f000 fae3 	bl	80053cc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	69da      	ldr	r2, [r3, #28]
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	f042 0208 	orr.w	r2, r2, #8
 8004e14:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	69da      	ldr	r2, [r3, #28]
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	f022 0204 	bic.w	r2, r2, #4
 8004e24:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	69d9      	ldr	r1, [r3, #28]
 8004e2c:	68bb      	ldr	r3, [r7, #8]
 8004e2e:	691a      	ldr	r2, [r3, #16]
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	430a      	orrs	r2, r1
 8004e36:	61da      	str	r2, [r3, #28]
      break;
 8004e38:	e064      	b.n	8004f04 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	68b9      	ldr	r1, [r7, #8]
 8004e40:	4618      	mov	r0, r3
 8004e42:	f000 fb39 	bl	80054b8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	69da      	ldr	r2, [r3, #28]
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004e54:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	69da      	ldr	r2, [r3, #28]
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004e64:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	69d9      	ldr	r1, [r3, #28]
 8004e6c:	68bb      	ldr	r3, [r7, #8]
 8004e6e:	691b      	ldr	r3, [r3, #16]
 8004e70:	021a      	lsls	r2, r3, #8
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	430a      	orrs	r2, r1
 8004e78:	61da      	str	r2, [r3, #28]
      break;
 8004e7a:	e043      	b.n	8004f04 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	68b9      	ldr	r1, [r7, #8]
 8004e82:	4618      	mov	r0, r3
 8004e84:	f000 fb70 	bl	8005568 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	f042 0208 	orr.w	r2, r2, #8
 8004e96:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	f022 0204 	bic.w	r2, r2, #4
 8004ea6:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8004eae:	68bb      	ldr	r3, [r7, #8]
 8004eb0:	691a      	ldr	r2, [r3, #16]
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	430a      	orrs	r2, r1
 8004eb8:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8004eba:	e023      	b.n	8004f04 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	68b9      	ldr	r1, [r7, #8]
 8004ec2:	4618      	mov	r0, r3
 8004ec4:	f000 fba2 	bl	800560c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004ed6:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004ee6:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8004eee:	68bb      	ldr	r3, [r7, #8]
 8004ef0:	691b      	ldr	r3, [r3, #16]
 8004ef2:	021a      	lsls	r2, r3, #8
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	430a      	orrs	r2, r1
 8004efa:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8004efc:	e002      	b.n	8004f04 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8004efe:	2301      	movs	r3, #1
 8004f00:	75fb      	strb	r3, [r7, #23]
      break;
 8004f02:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	2200      	movs	r2, #0
 8004f08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004f0c:	7dfb      	ldrb	r3, [r7, #23]
}
 8004f0e:	4618      	mov	r0, r3
 8004f10:	3718      	adds	r7, #24
 8004f12:	46bd      	mov	sp, r7
 8004f14:	bd80      	pop	{r7, pc}
 8004f16:	bf00      	nop

08004f18 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004f18:	b580      	push	{r7, lr}
 8004f1a:	b084      	sub	sp, #16
 8004f1c:	af00      	add	r7, sp, #0
 8004f1e:	6078      	str	r0, [r7, #4]
 8004f20:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004f22:	2300      	movs	r3, #0
 8004f24:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004f2c:	2b01      	cmp	r3, #1
 8004f2e:	d101      	bne.n	8004f34 <HAL_TIM_ConfigClockSource+0x1c>
 8004f30:	2302      	movs	r3, #2
 8004f32:	e0b4      	b.n	800509e <HAL_TIM_ConfigClockSource+0x186>
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	2201      	movs	r2, #1
 8004f38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	2202      	movs	r2, #2
 8004f40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	689b      	ldr	r3, [r3, #8]
 8004f4a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004f4c:	68ba      	ldr	r2, [r7, #8]
 8004f4e:	4b56      	ldr	r3, [pc, #344]	@ (80050a8 <HAL_TIM_ConfigClockSource+0x190>)
 8004f50:	4013      	ands	r3, r2
 8004f52:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004f54:	68bb      	ldr	r3, [r7, #8]
 8004f56:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004f5a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	68ba      	ldr	r2, [r7, #8]
 8004f62:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004f64:	683b      	ldr	r3, [r7, #0]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004f6c:	d03e      	beq.n	8004fec <HAL_TIM_ConfigClockSource+0xd4>
 8004f6e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004f72:	f200 8087 	bhi.w	8005084 <HAL_TIM_ConfigClockSource+0x16c>
 8004f76:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004f7a:	f000 8086 	beq.w	800508a <HAL_TIM_ConfigClockSource+0x172>
 8004f7e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004f82:	d87f      	bhi.n	8005084 <HAL_TIM_ConfigClockSource+0x16c>
 8004f84:	2b70      	cmp	r3, #112	@ 0x70
 8004f86:	d01a      	beq.n	8004fbe <HAL_TIM_ConfigClockSource+0xa6>
 8004f88:	2b70      	cmp	r3, #112	@ 0x70
 8004f8a:	d87b      	bhi.n	8005084 <HAL_TIM_ConfigClockSource+0x16c>
 8004f8c:	2b60      	cmp	r3, #96	@ 0x60
 8004f8e:	d050      	beq.n	8005032 <HAL_TIM_ConfigClockSource+0x11a>
 8004f90:	2b60      	cmp	r3, #96	@ 0x60
 8004f92:	d877      	bhi.n	8005084 <HAL_TIM_ConfigClockSource+0x16c>
 8004f94:	2b50      	cmp	r3, #80	@ 0x50
 8004f96:	d03c      	beq.n	8005012 <HAL_TIM_ConfigClockSource+0xfa>
 8004f98:	2b50      	cmp	r3, #80	@ 0x50
 8004f9a:	d873      	bhi.n	8005084 <HAL_TIM_ConfigClockSource+0x16c>
 8004f9c:	2b40      	cmp	r3, #64	@ 0x40
 8004f9e:	d058      	beq.n	8005052 <HAL_TIM_ConfigClockSource+0x13a>
 8004fa0:	2b40      	cmp	r3, #64	@ 0x40
 8004fa2:	d86f      	bhi.n	8005084 <HAL_TIM_ConfigClockSource+0x16c>
 8004fa4:	2b30      	cmp	r3, #48	@ 0x30
 8004fa6:	d064      	beq.n	8005072 <HAL_TIM_ConfigClockSource+0x15a>
 8004fa8:	2b30      	cmp	r3, #48	@ 0x30
 8004faa:	d86b      	bhi.n	8005084 <HAL_TIM_ConfigClockSource+0x16c>
 8004fac:	2b20      	cmp	r3, #32
 8004fae:	d060      	beq.n	8005072 <HAL_TIM_ConfigClockSource+0x15a>
 8004fb0:	2b20      	cmp	r3, #32
 8004fb2:	d867      	bhi.n	8005084 <HAL_TIM_ConfigClockSource+0x16c>
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d05c      	beq.n	8005072 <HAL_TIM_ConfigClockSource+0x15a>
 8004fb8:	2b10      	cmp	r3, #16
 8004fba:	d05a      	beq.n	8005072 <HAL_TIM_ConfigClockSource+0x15a>
 8004fbc:	e062      	b.n	8005084 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004fc2:	683b      	ldr	r3, [r7, #0]
 8004fc4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004fc6:	683b      	ldr	r3, [r7, #0]
 8004fc8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004fca:	683b      	ldr	r3, [r7, #0]
 8004fcc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004fce:	f000 fbeb 	bl	80057a8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	689b      	ldr	r3, [r3, #8]
 8004fd8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004fda:	68bb      	ldr	r3, [r7, #8]
 8004fdc:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004fe0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	68ba      	ldr	r2, [r7, #8]
 8004fe8:	609a      	str	r2, [r3, #8]
      break;
 8004fea:	e04f      	b.n	800508c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004ff0:	683b      	ldr	r3, [r7, #0]
 8004ff2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004ff4:	683b      	ldr	r3, [r7, #0]
 8004ff6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004ff8:	683b      	ldr	r3, [r7, #0]
 8004ffa:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004ffc:	f000 fbd4 	bl	80057a8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	689a      	ldr	r2, [r3, #8]
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800500e:	609a      	str	r2, [r3, #8]
      break;
 8005010:	e03c      	b.n	800508c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005016:	683b      	ldr	r3, [r7, #0]
 8005018:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800501a:	683b      	ldr	r3, [r7, #0]
 800501c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800501e:	461a      	mov	r2, r3
 8005020:	f000 fb48 	bl	80056b4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	2150      	movs	r1, #80	@ 0x50
 800502a:	4618      	mov	r0, r3
 800502c:	f000 fba1 	bl	8005772 <TIM_ITRx_SetConfig>
      break;
 8005030:	e02c      	b.n	800508c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005036:	683b      	ldr	r3, [r7, #0]
 8005038:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800503a:	683b      	ldr	r3, [r7, #0]
 800503c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800503e:	461a      	mov	r2, r3
 8005040:	f000 fb67 	bl	8005712 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	2160      	movs	r1, #96	@ 0x60
 800504a:	4618      	mov	r0, r3
 800504c:	f000 fb91 	bl	8005772 <TIM_ITRx_SetConfig>
      break;
 8005050:	e01c      	b.n	800508c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005056:	683b      	ldr	r3, [r7, #0]
 8005058:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800505a:	683b      	ldr	r3, [r7, #0]
 800505c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800505e:	461a      	mov	r2, r3
 8005060:	f000 fb28 	bl	80056b4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	2140      	movs	r1, #64	@ 0x40
 800506a:	4618      	mov	r0, r3
 800506c:	f000 fb81 	bl	8005772 <TIM_ITRx_SetConfig>
      break;
 8005070:	e00c      	b.n	800508c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681a      	ldr	r2, [r3, #0]
 8005076:	683b      	ldr	r3, [r7, #0]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	4619      	mov	r1, r3
 800507c:	4610      	mov	r0, r2
 800507e:	f000 fb78 	bl	8005772 <TIM_ITRx_SetConfig>
      break;
 8005082:	e003      	b.n	800508c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005084:	2301      	movs	r3, #1
 8005086:	73fb      	strb	r3, [r7, #15]
      break;
 8005088:	e000      	b.n	800508c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800508a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	2201      	movs	r2, #1
 8005090:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	2200      	movs	r2, #0
 8005098:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800509c:	7bfb      	ldrb	r3, [r7, #15]
}
 800509e:	4618      	mov	r0, r3
 80050a0:	3710      	adds	r7, #16
 80050a2:	46bd      	mov	sp, r7
 80050a4:	bd80      	pop	{r7, pc}
 80050a6:	bf00      	nop
 80050a8:	fffeff88 	.word	0xfffeff88

080050ac <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80050ac:	b480      	push	{r7}
 80050ae:	b085      	sub	sp, #20
 80050b0:	af00      	add	r7, sp, #0
 80050b2:	6078      	str	r0, [r7, #4]
 80050b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	4a43      	ldr	r2, [pc, #268]	@ (80051cc <TIM_Base_SetConfig+0x120>)
 80050c0:	4293      	cmp	r3, r2
 80050c2:	d013      	beq.n	80050ec <TIM_Base_SetConfig+0x40>
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80050ca:	d00f      	beq.n	80050ec <TIM_Base_SetConfig+0x40>
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	4a40      	ldr	r2, [pc, #256]	@ (80051d0 <TIM_Base_SetConfig+0x124>)
 80050d0:	4293      	cmp	r3, r2
 80050d2:	d00b      	beq.n	80050ec <TIM_Base_SetConfig+0x40>
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	4a3f      	ldr	r2, [pc, #252]	@ (80051d4 <TIM_Base_SetConfig+0x128>)
 80050d8:	4293      	cmp	r3, r2
 80050da:	d007      	beq.n	80050ec <TIM_Base_SetConfig+0x40>
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	4a3e      	ldr	r2, [pc, #248]	@ (80051d8 <TIM_Base_SetConfig+0x12c>)
 80050e0:	4293      	cmp	r3, r2
 80050e2:	d003      	beq.n	80050ec <TIM_Base_SetConfig+0x40>
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	4a3d      	ldr	r2, [pc, #244]	@ (80051dc <TIM_Base_SetConfig+0x130>)
 80050e8:	4293      	cmp	r3, r2
 80050ea:	d108      	bne.n	80050fe <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80050f2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80050f4:	683b      	ldr	r3, [r7, #0]
 80050f6:	685b      	ldr	r3, [r3, #4]
 80050f8:	68fa      	ldr	r2, [r7, #12]
 80050fa:	4313      	orrs	r3, r2
 80050fc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	4a32      	ldr	r2, [pc, #200]	@ (80051cc <TIM_Base_SetConfig+0x120>)
 8005102:	4293      	cmp	r3, r2
 8005104:	d02b      	beq.n	800515e <TIM_Base_SetConfig+0xb2>
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800510c:	d027      	beq.n	800515e <TIM_Base_SetConfig+0xb2>
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	4a2f      	ldr	r2, [pc, #188]	@ (80051d0 <TIM_Base_SetConfig+0x124>)
 8005112:	4293      	cmp	r3, r2
 8005114:	d023      	beq.n	800515e <TIM_Base_SetConfig+0xb2>
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	4a2e      	ldr	r2, [pc, #184]	@ (80051d4 <TIM_Base_SetConfig+0x128>)
 800511a:	4293      	cmp	r3, r2
 800511c:	d01f      	beq.n	800515e <TIM_Base_SetConfig+0xb2>
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	4a2d      	ldr	r2, [pc, #180]	@ (80051d8 <TIM_Base_SetConfig+0x12c>)
 8005122:	4293      	cmp	r3, r2
 8005124:	d01b      	beq.n	800515e <TIM_Base_SetConfig+0xb2>
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	4a2c      	ldr	r2, [pc, #176]	@ (80051dc <TIM_Base_SetConfig+0x130>)
 800512a:	4293      	cmp	r3, r2
 800512c:	d017      	beq.n	800515e <TIM_Base_SetConfig+0xb2>
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	4a2b      	ldr	r2, [pc, #172]	@ (80051e0 <TIM_Base_SetConfig+0x134>)
 8005132:	4293      	cmp	r3, r2
 8005134:	d013      	beq.n	800515e <TIM_Base_SetConfig+0xb2>
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	4a2a      	ldr	r2, [pc, #168]	@ (80051e4 <TIM_Base_SetConfig+0x138>)
 800513a:	4293      	cmp	r3, r2
 800513c:	d00f      	beq.n	800515e <TIM_Base_SetConfig+0xb2>
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	4a29      	ldr	r2, [pc, #164]	@ (80051e8 <TIM_Base_SetConfig+0x13c>)
 8005142:	4293      	cmp	r3, r2
 8005144:	d00b      	beq.n	800515e <TIM_Base_SetConfig+0xb2>
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	4a28      	ldr	r2, [pc, #160]	@ (80051ec <TIM_Base_SetConfig+0x140>)
 800514a:	4293      	cmp	r3, r2
 800514c:	d007      	beq.n	800515e <TIM_Base_SetConfig+0xb2>
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	4a27      	ldr	r2, [pc, #156]	@ (80051f0 <TIM_Base_SetConfig+0x144>)
 8005152:	4293      	cmp	r3, r2
 8005154:	d003      	beq.n	800515e <TIM_Base_SetConfig+0xb2>
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	4a26      	ldr	r2, [pc, #152]	@ (80051f4 <TIM_Base_SetConfig+0x148>)
 800515a:	4293      	cmp	r3, r2
 800515c:	d108      	bne.n	8005170 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005164:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005166:	683b      	ldr	r3, [r7, #0]
 8005168:	68db      	ldr	r3, [r3, #12]
 800516a:	68fa      	ldr	r2, [r7, #12]
 800516c:	4313      	orrs	r3, r2
 800516e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005176:	683b      	ldr	r3, [r7, #0]
 8005178:	695b      	ldr	r3, [r3, #20]
 800517a:	4313      	orrs	r3, r2
 800517c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800517e:	683b      	ldr	r3, [r7, #0]
 8005180:	689a      	ldr	r2, [r3, #8]
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005186:	683b      	ldr	r3, [r7, #0]
 8005188:	681a      	ldr	r2, [r3, #0]
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	4a0e      	ldr	r2, [pc, #56]	@ (80051cc <TIM_Base_SetConfig+0x120>)
 8005192:	4293      	cmp	r3, r2
 8005194:	d003      	beq.n	800519e <TIM_Base_SetConfig+0xf2>
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	4a10      	ldr	r2, [pc, #64]	@ (80051dc <TIM_Base_SetConfig+0x130>)
 800519a:	4293      	cmp	r3, r2
 800519c:	d103      	bne.n	80051a6 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800519e:	683b      	ldr	r3, [r7, #0]
 80051a0:	691a      	ldr	r2, [r3, #16]
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	f043 0204 	orr.w	r2, r3, #4
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	2201      	movs	r2, #1
 80051b6:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	68fa      	ldr	r2, [r7, #12]
 80051bc:	601a      	str	r2, [r3, #0]
}
 80051be:	bf00      	nop
 80051c0:	3714      	adds	r7, #20
 80051c2:	46bd      	mov	sp, r7
 80051c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051c8:	4770      	bx	lr
 80051ca:	bf00      	nop
 80051cc:	40010000 	.word	0x40010000
 80051d0:	40000400 	.word	0x40000400
 80051d4:	40000800 	.word	0x40000800
 80051d8:	40000c00 	.word	0x40000c00
 80051dc:	40010400 	.word	0x40010400
 80051e0:	40014000 	.word	0x40014000
 80051e4:	40014400 	.word	0x40014400
 80051e8:	40014800 	.word	0x40014800
 80051ec:	40001800 	.word	0x40001800
 80051f0:	40001c00 	.word	0x40001c00
 80051f4:	40002000 	.word	0x40002000

080051f8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80051f8:	b480      	push	{r7}
 80051fa:	b087      	sub	sp, #28
 80051fc:	af00      	add	r7, sp, #0
 80051fe:	6078      	str	r0, [r7, #4]
 8005200:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	6a1b      	ldr	r3, [r3, #32]
 8005206:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	6a1b      	ldr	r3, [r3, #32]
 800520c:	f023 0201 	bic.w	r2, r3, #1
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	685b      	ldr	r3, [r3, #4]
 8005218:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	699b      	ldr	r3, [r3, #24]
 800521e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005220:	68fa      	ldr	r2, [r7, #12]
 8005222:	4b2b      	ldr	r3, [pc, #172]	@ (80052d0 <TIM_OC1_SetConfig+0xd8>)
 8005224:	4013      	ands	r3, r2
 8005226:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	f023 0303 	bic.w	r3, r3, #3
 800522e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005230:	683b      	ldr	r3, [r7, #0]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	68fa      	ldr	r2, [r7, #12]
 8005236:	4313      	orrs	r3, r2
 8005238:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800523a:	697b      	ldr	r3, [r7, #20]
 800523c:	f023 0302 	bic.w	r3, r3, #2
 8005240:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005242:	683b      	ldr	r3, [r7, #0]
 8005244:	689b      	ldr	r3, [r3, #8]
 8005246:	697a      	ldr	r2, [r7, #20]
 8005248:	4313      	orrs	r3, r2
 800524a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	4a21      	ldr	r2, [pc, #132]	@ (80052d4 <TIM_OC1_SetConfig+0xdc>)
 8005250:	4293      	cmp	r3, r2
 8005252:	d003      	beq.n	800525c <TIM_OC1_SetConfig+0x64>
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	4a20      	ldr	r2, [pc, #128]	@ (80052d8 <TIM_OC1_SetConfig+0xe0>)
 8005258:	4293      	cmp	r3, r2
 800525a:	d10c      	bne.n	8005276 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800525c:	697b      	ldr	r3, [r7, #20]
 800525e:	f023 0308 	bic.w	r3, r3, #8
 8005262:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005264:	683b      	ldr	r3, [r7, #0]
 8005266:	68db      	ldr	r3, [r3, #12]
 8005268:	697a      	ldr	r2, [r7, #20]
 800526a:	4313      	orrs	r3, r2
 800526c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800526e:	697b      	ldr	r3, [r7, #20]
 8005270:	f023 0304 	bic.w	r3, r3, #4
 8005274:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	4a16      	ldr	r2, [pc, #88]	@ (80052d4 <TIM_OC1_SetConfig+0xdc>)
 800527a:	4293      	cmp	r3, r2
 800527c:	d003      	beq.n	8005286 <TIM_OC1_SetConfig+0x8e>
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	4a15      	ldr	r2, [pc, #84]	@ (80052d8 <TIM_OC1_SetConfig+0xe0>)
 8005282:	4293      	cmp	r3, r2
 8005284:	d111      	bne.n	80052aa <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005286:	693b      	ldr	r3, [r7, #16]
 8005288:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800528c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800528e:	693b      	ldr	r3, [r7, #16]
 8005290:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005294:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005296:	683b      	ldr	r3, [r7, #0]
 8005298:	695b      	ldr	r3, [r3, #20]
 800529a:	693a      	ldr	r2, [r7, #16]
 800529c:	4313      	orrs	r3, r2
 800529e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80052a0:	683b      	ldr	r3, [r7, #0]
 80052a2:	699b      	ldr	r3, [r3, #24]
 80052a4:	693a      	ldr	r2, [r7, #16]
 80052a6:	4313      	orrs	r3, r2
 80052a8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	693a      	ldr	r2, [r7, #16]
 80052ae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	68fa      	ldr	r2, [r7, #12]
 80052b4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80052b6:	683b      	ldr	r3, [r7, #0]
 80052b8:	685a      	ldr	r2, [r3, #4]
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	697a      	ldr	r2, [r7, #20]
 80052c2:	621a      	str	r2, [r3, #32]
}
 80052c4:	bf00      	nop
 80052c6:	371c      	adds	r7, #28
 80052c8:	46bd      	mov	sp, r7
 80052ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ce:	4770      	bx	lr
 80052d0:	fffeff8f 	.word	0xfffeff8f
 80052d4:	40010000 	.word	0x40010000
 80052d8:	40010400 	.word	0x40010400

080052dc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80052dc:	b480      	push	{r7}
 80052de:	b087      	sub	sp, #28
 80052e0:	af00      	add	r7, sp, #0
 80052e2:	6078      	str	r0, [r7, #4]
 80052e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	6a1b      	ldr	r3, [r3, #32]
 80052ea:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	6a1b      	ldr	r3, [r3, #32]
 80052f0:	f023 0210 	bic.w	r2, r3, #16
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	685b      	ldr	r3, [r3, #4]
 80052fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	699b      	ldr	r3, [r3, #24]
 8005302:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005304:	68fa      	ldr	r2, [r7, #12]
 8005306:	4b2e      	ldr	r3, [pc, #184]	@ (80053c0 <TIM_OC2_SetConfig+0xe4>)
 8005308:	4013      	ands	r3, r2
 800530a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005312:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005314:	683b      	ldr	r3, [r7, #0]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	021b      	lsls	r3, r3, #8
 800531a:	68fa      	ldr	r2, [r7, #12]
 800531c:	4313      	orrs	r3, r2
 800531e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005320:	697b      	ldr	r3, [r7, #20]
 8005322:	f023 0320 	bic.w	r3, r3, #32
 8005326:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005328:	683b      	ldr	r3, [r7, #0]
 800532a:	689b      	ldr	r3, [r3, #8]
 800532c:	011b      	lsls	r3, r3, #4
 800532e:	697a      	ldr	r2, [r7, #20]
 8005330:	4313      	orrs	r3, r2
 8005332:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	4a23      	ldr	r2, [pc, #140]	@ (80053c4 <TIM_OC2_SetConfig+0xe8>)
 8005338:	4293      	cmp	r3, r2
 800533a:	d003      	beq.n	8005344 <TIM_OC2_SetConfig+0x68>
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	4a22      	ldr	r2, [pc, #136]	@ (80053c8 <TIM_OC2_SetConfig+0xec>)
 8005340:	4293      	cmp	r3, r2
 8005342:	d10d      	bne.n	8005360 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005344:	697b      	ldr	r3, [r7, #20]
 8005346:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800534a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800534c:	683b      	ldr	r3, [r7, #0]
 800534e:	68db      	ldr	r3, [r3, #12]
 8005350:	011b      	lsls	r3, r3, #4
 8005352:	697a      	ldr	r2, [r7, #20]
 8005354:	4313      	orrs	r3, r2
 8005356:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005358:	697b      	ldr	r3, [r7, #20]
 800535a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800535e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	4a18      	ldr	r2, [pc, #96]	@ (80053c4 <TIM_OC2_SetConfig+0xe8>)
 8005364:	4293      	cmp	r3, r2
 8005366:	d003      	beq.n	8005370 <TIM_OC2_SetConfig+0x94>
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	4a17      	ldr	r2, [pc, #92]	@ (80053c8 <TIM_OC2_SetConfig+0xec>)
 800536c:	4293      	cmp	r3, r2
 800536e:	d113      	bne.n	8005398 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005370:	693b      	ldr	r3, [r7, #16]
 8005372:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005376:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005378:	693b      	ldr	r3, [r7, #16]
 800537a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800537e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005380:	683b      	ldr	r3, [r7, #0]
 8005382:	695b      	ldr	r3, [r3, #20]
 8005384:	009b      	lsls	r3, r3, #2
 8005386:	693a      	ldr	r2, [r7, #16]
 8005388:	4313      	orrs	r3, r2
 800538a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800538c:	683b      	ldr	r3, [r7, #0]
 800538e:	699b      	ldr	r3, [r3, #24]
 8005390:	009b      	lsls	r3, r3, #2
 8005392:	693a      	ldr	r2, [r7, #16]
 8005394:	4313      	orrs	r3, r2
 8005396:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	693a      	ldr	r2, [r7, #16]
 800539c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	68fa      	ldr	r2, [r7, #12]
 80053a2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80053a4:	683b      	ldr	r3, [r7, #0]
 80053a6:	685a      	ldr	r2, [r3, #4]
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	697a      	ldr	r2, [r7, #20]
 80053b0:	621a      	str	r2, [r3, #32]
}
 80053b2:	bf00      	nop
 80053b4:	371c      	adds	r7, #28
 80053b6:	46bd      	mov	sp, r7
 80053b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053bc:	4770      	bx	lr
 80053be:	bf00      	nop
 80053c0:	feff8fff 	.word	0xfeff8fff
 80053c4:	40010000 	.word	0x40010000
 80053c8:	40010400 	.word	0x40010400

080053cc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80053cc:	b480      	push	{r7}
 80053ce:	b087      	sub	sp, #28
 80053d0:	af00      	add	r7, sp, #0
 80053d2:	6078      	str	r0, [r7, #4]
 80053d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	6a1b      	ldr	r3, [r3, #32]
 80053da:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	6a1b      	ldr	r3, [r3, #32]
 80053e0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	685b      	ldr	r3, [r3, #4]
 80053ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	69db      	ldr	r3, [r3, #28]
 80053f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80053f4:	68fa      	ldr	r2, [r7, #12]
 80053f6:	4b2d      	ldr	r3, [pc, #180]	@ (80054ac <TIM_OC3_SetConfig+0xe0>)
 80053f8:	4013      	ands	r3, r2
 80053fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	f023 0303 	bic.w	r3, r3, #3
 8005402:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005404:	683b      	ldr	r3, [r7, #0]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	68fa      	ldr	r2, [r7, #12]
 800540a:	4313      	orrs	r3, r2
 800540c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800540e:	697b      	ldr	r3, [r7, #20]
 8005410:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005414:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005416:	683b      	ldr	r3, [r7, #0]
 8005418:	689b      	ldr	r3, [r3, #8]
 800541a:	021b      	lsls	r3, r3, #8
 800541c:	697a      	ldr	r2, [r7, #20]
 800541e:	4313      	orrs	r3, r2
 8005420:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	4a22      	ldr	r2, [pc, #136]	@ (80054b0 <TIM_OC3_SetConfig+0xe4>)
 8005426:	4293      	cmp	r3, r2
 8005428:	d003      	beq.n	8005432 <TIM_OC3_SetConfig+0x66>
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	4a21      	ldr	r2, [pc, #132]	@ (80054b4 <TIM_OC3_SetConfig+0xe8>)
 800542e:	4293      	cmp	r3, r2
 8005430:	d10d      	bne.n	800544e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005432:	697b      	ldr	r3, [r7, #20]
 8005434:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005438:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800543a:	683b      	ldr	r3, [r7, #0]
 800543c:	68db      	ldr	r3, [r3, #12]
 800543e:	021b      	lsls	r3, r3, #8
 8005440:	697a      	ldr	r2, [r7, #20]
 8005442:	4313      	orrs	r3, r2
 8005444:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005446:	697b      	ldr	r3, [r7, #20]
 8005448:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800544c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	4a17      	ldr	r2, [pc, #92]	@ (80054b0 <TIM_OC3_SetConfig+0xe4>)
 8005452:	4293      	cmp	r3, r2
 8005454:	d003      	beq.n	800545e <TIM_OC3_SetConfig+0x92>
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	4a16      	ldr	r2, [pc, #88]	@ (80054b4 <TIM_OC3_SetConfig+0xe8>)
 800545a:	4293      	cmp	r3, r2
 800545c:	d113      	bne.n	8005486 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800545e:	693b      	ldr	r3, [r7, #16]
 8005460:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005464:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005466:	693b      	ldr	r3, [r7, #16]
 8005468:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800546c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800546e:	683b      	ldr	r3, [r7, #0]
 8005470:	695b      	ldr	r3, [r3, #20]
 8005472:	011b      	lsls	r3, r3, #4
 8005474:	693a      	ldr	r2, [r7, #16]
 8005476:	4313      	orrs	r3, r2
 8005478:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800547a:	683b      	ldr	r3, [r7, #0]
 800547c:	699b      	ldr	r3, [r3, #24]
 800547e:	011b      	lsls	r3, r3, #4
 8005480:	693a      	ldr	r2, [r7, #16]
 8005482:	4313      	orrs	r3, r2
 8005484:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	693a      	ldr	r2, [r7, #16]
 800548a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	68fa      	ldr	r2, [r7, #12]
 8005490:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005492:	683b      	ldr	r3, [r7, #0]
 8005494:	685a      	ldr	r2, [r3, #4]
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	697a      	ldr	r2, [r7, #20]
 800549e:	621a      	str	r2, [r3, #32]
}
 80054a0:	bf00      	nop
 80054a2:	371c      	adds	r7, #28
 80054a4:	46bd      	mov	sp, r7
 80054a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054aa:	4770      	bx	lr
 80054ac:	fffeff8f 	.word	0xfffeff8f
 80054b0:	40010000 	.word	0x40010000
 80054b4:	40010400 	.word	0x40010400

080054b8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80054b8:	b480      	push	{r7}
 80054ba:	b087      	sub	sp, #28
 80054bc:	af00      	add	r7, sp, #0
 80054be:	6078      	str	r0, [r7, #4]
 80054c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	6a1b      	ldr	r3, [r3, #32]
 80054c6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	6a1b      	ldr	r3, [r3, #32]
 80054cc:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	685b      	ldr	r3, [r3, #4]
 80054d8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	69db      	ldr	r3, [r3, #28]
 80054de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80054e0:	68fa      	ldr	r2, [r7, #12]
 80054e2:	4b1e      	ldr	r3, [pc, #120]	@ (800555c <TIM_OC4_SetConfig+0xa4>)
 80054e4:	4013      	ands	r3, r2
 80054e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80054ee:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80054f0:	683b      	ldr	r3, [r7, #0]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	021b      	lsls	r3, r3, #8
 80054f6:	68fa      	ldr	r2, [r7, #12]
 80054f8:	4313      	orrs	r3, r2
 80054fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80054fc:	693b      	ldr	r3, [r7, #16]
 80054fe:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005502:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005504:	683b      	ldr	r3, [r7, #0]
 8005506:	689b      	ldr	r3, [r3, #8]
 8005508:	031b      	lsls	r3, r3, #12
 800550a:	693a      	ldr	r2, [r7, #16]
 800550c:	4313      	orrs	r3, r2
 800550e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	4a13      	ldr	r2, [pc, #76]	@ (8005560 <TIM_OC4_SetConfig+0xa8>)
 8005514:	4293      	cmp	r3, r2
 8005516:	d003      	beq.n	8005520 <TIM_OC4_SetConfig+0x68>
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	4a12      	ldr	r2, [pc, #72]	@ (8005564 <TIM_OC4_SetConfig+0xac>)
 800551c:	4293      	cmp	r3, r2
 800551e:	d109      	bne.n	8005534 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005520:	697b      	ldr	r3, [r7, #20]
 8005522:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005526:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005528:	683b      	ldr	r3, [r7, #0]
 800552a:	695b      	ldr	r3, [r3, #20]
 800552c:	019b      	lsls	r3, r3, #6
 800552e:	697a      	ldr	r2, [r7, #20]
 8005530:	4313      	orrs	r3, r2
 8005532:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	697a      	ldr	r2, [r7, #20]
 8005538:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	68fa      	ldr	r2, [r7, #12]
 800553e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005540:	683b      	ldr	r3, [r7, #0]
 8005542:	685a      	ldr	r2, [r3, #4]
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	693a      	ldr	r2, [r7, #16]
 800554c:	621a      	str	r2, [r3, #32]
}
 800554e:	bf00      	nop
 8005550:	371c      	adds	r7, #28
 8005552:	46bd      	mov	sp, r7
 8005554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005558:	4770      	bx	lr
 800555a:	bf00      	nop
 800555c:	feff8fff 	.word	0xfeff8fff
 8005560:	40010000 	.word	0x40010000
 8005564:	40010400 	.word	0x40010400

08005568 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005568:	b480      	push	{r7}
 800556a:	b087      	sub	sp, #28
 800556c:	af00      	add	r7, sp, #0
 800556e:	6078      	str	r0, [r7, #4]
 8005570:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	6a1b      	ldr	r3, [r3, #32]
 8005576:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	6a1b      	ldr	r3, [r3, #32]
 800557c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	685b      	ldr	r3, [r3, #4]
 8005588:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800558e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005590:	68fa      	ldr	r2, [r7, #12]
 8005592:	4b1b      	ldr	r3, [pc, #108]	@ (8005600 <TIM_OC5_SetConfig+0x98>)
 8005594:	4013      	ands	r3, r2
 8005596:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005598:	683b      	ldr	r3, [r7, #0]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	68fa      	ldr	r2, [r7, #12]
 800559e:	4313      	orrs	r3, r2
 80055a0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80055a2:	693b      	ldr	r3, [r7, #16]
 80055a4:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80055a8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80055aa:	683b      	ldr	r3, [r7, #0]
 80055ac:	689b      	ldr	r3, [r3, #8]
 80055ae:	041b      	lsls	r3, r3, #16
 80055b0:	693a      	ldr	r2, [r7, #16]
 80055b2:	4313      	orrs	r3, r2
 80055b4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	4a12      	ldr	r2, [pc, #72]	@ (8005604 <TIM_OC5_SetConfig+0x9c>)
 80055ba:	4293      	cmp	r3, r2
 80055bc:	d003      	beq.n	80055c6 <TIM_OC5_SetConfig+0x5e>
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	4a11      	ldr	r2, [pc, #68]	@ (8005608 <TIM_OC5_SetConfig+0xa0>)
 80055c2:	4293      	cmp	r3, r2
 80055c4:	d109      	bne.n	80055da <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80055c6:	697b      	ldr	r3, [r7, #20]
 80055c8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80055cc:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80055ce:	683b      	ldr	r3, [r7, #0]
 80055d0:	695b      	ldr	r3, [r3, #20]
 80055d2:	021b      	lsls	r3, r3, #8
 80055d4:	697a      	ldr	r2, [r7, #20]
 80055d6:	4313      	orrs	r3, r2
 80055d8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	697a      	ldr	r2, [r7, #20]
 80055de:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	68fa      	ldr	r2, [r7, #12]
 80055e4:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80055e6:	683b      	ldr	r3, [r7, #0]
 80055e8:	685a      	ldr	r2, [r3, #4]
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	693a      	ldr	r2, [r7, #16]
 80055f2:	621a      	str	r2, [r3, #32]
}
 80055f4:	bf00      	nop
 80055f6:	371c      	adds	r7, #28
 80055f8:	46bd      	mov	sp, r7
 80055fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055fe:	4770      	bx	lr
 8005600:	fffeff8f 	.word	0xfffeff8f
 8005604:	40010000 	.word	0x40010000
 8005608:	40010400 	.word	0x40010400

0800560c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800560c:	b480      	push	{r7}
 800560e:	b087      	sub	sp, #28
 8005610:	af00      	add	r7, sp, #0
 8005612:	6078      	str	r0, [r7, #4]
 8005614:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	6a1b      	ldr	r3, [r3, #32]
 800561a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	6a1b      	ldr	r3, [r3, #32]
 8005620:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	685b      	ldr	r3, [r3, #4]
 800562c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005632:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005634:	68fa      	ldr	r2, [r7, #12]
 8005636:	4b1c      	ldr	r3, [pc, #112]	@ (80056a8 <TIM_OC6_SetConfig+0x9c>)
 8005638:	4013      	ands	r3, r2
 800563a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800563c:	683b      	ldr	r3, [r7, #0]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	021b      	lsls	r3, r3, #8
 8005642:	68fa      	ldr	r2, [r7, #12]
 8005644:	4313      	orrs	r3, r2
 8005646:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005648:	693b      	ldr	r3, [r7, #16]
 800564a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800564e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005650:	683b      	ldr	r3, [r7, #0]
 8005652:	689b      	ldr	r3, [r3, #8]
 8005654:	051b      	lsls	r3, r3, #20
 8005656:	693a      	ldr	r2, [r7, #16]
 8005658:	4313      	orrs	r3, r2
 800565a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	4a13      	ldr	r2, [pc, #76]	@ (80056ac <TIM_OC6_SetConfig+0xa0>)
 8005660:	4293      	cmp	r3, r2
 8005662:	d003      	beq.n	800566c <TIM_OC6_SetConfig+0x60>
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	4a12      	ldr	r2, [pc, #72]	@ (80056b0 <TIM_OC6_SetConfig+0xa4>)
 8005668:	4293      	cmp	r3, r2
 800566a:	d109      	bne.n	8005680 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800566c:	697b      	ldr	r3, [r7, #20]
 800566e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005672:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005674:	683b      	ldr	r3, [r7, #0]
 8005676:	695b      	ldr	r3, [r3, #20]
 8005678:	029b      	lsls	r3, r3, #10
 800567a:	697a      	ldr	r2, [r7, #20]
 800567c:	4313      	orrs	r3, r2
 800567e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	697a      	ldr	r2, [r7, #20]
 8005684:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	68fa      	ldr	r2, [r7, #12]
 800568a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800568c:	683b      	ldr	r3, [r7, #0]
 800568e:	685a      	ldr	r2, [r3, #4]
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	693a      	ldr	r2, [r7, #16]
 8005698:	621a      	str	r2, [r3, #32]
}
 800569a:	bf00      	nop
 800569c:	371c      	adds	r7, #28
 800569e:	46bd      	mov	sp, r7
 80056a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056a4:	4770      	bx	lr
 80056a6:	bf00      	nop
 80056a8:	feff8fff 	.word	0xfeff8fff
 80056ac:	40010000 	.word	0x40010000
 80056b0:	40010400 	.word	0x40010400

080056b4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80056b4:	b480      	push	{r7}
 80056b6:	b087      	sub	sp, #28
 80056b8:	af00      	add	r7, sp, #0
 80056ba:	60f8      	str	r0, [r7, #12]
 80056bc:	60b9      	str	r1, [r7, #8]
 80056be:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	6a1b      	ldr	r3, [r3, #32]
 80056c4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	6a1b      	ldr	r3, [r3, #32]
 80056ca:	f023 0201 	bic.w	r2, r3, #1
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	699b      	ldr	r3, [r3, #24]
 80056d6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80056d8:	693b      	ldr	r3, [r7, #16]
 80056da:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80056de:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	011b      	lsls	r3, r3, #4
 80056e4:	693a      	ldr	r2, [r7, #16]
 80056e6:	4313      	orrs	r3, r2
 80056e8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80056ea:	697b      	ldr	r3, [r7, #20]
 80056ec:	f023 030a 	bic.w	r3, r3, #10
 80056f0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80056f2:	697a      	ldr	r2, [r7, #20]
 80056f4:	68bb      	ldr	r3, [r7, #8]
 80056f6:	4313      	orrs	r3, r2
 80056f8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	693a      	ldr	r2, [r7, #16]
 80056fe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	697a      	ldr	r2, [r7, #20]
 8005704:	621a      	str	r2, [r3, #32]
}
 8005706:	bf00      	nop
 8005708:	371c      	adds	r7, #28
 800570a:	46bd      	mov	sp, r7
 800570c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005710:	4770      	bx	lr

08005712 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005712:	b480      	push	{r7}
 8005714:	b087      	sub	sp, #28
 8005716:	af00      	add	r7, sp, #0
 8005718:	60f8      	str	r0, [r7, #12]
 800571a:	60b9      	str	r1, [r7, #8]
 800571c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	6a1b      	ldr	r3, [r3, #32]
 8005722:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	6a1b      	ldr	r3, [r3, #32]
 8005728:	f023 0210 	bic.w	r2, r3, #16
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	699b      	ldr	r3, [r3, #24]
 8005734:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005736:	693b      	ldr	r3, [r7, #16]
 8005738:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800573c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	031b      	lsls	r3, r3, #12
 8005742:	693a      	ldr	r2, [r7, #16]
 8005744:	4313      	orrs	r3, r2
 8005746:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005748:	697b      	ldr	r3, [r7, #20]
 800574a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800574e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005750:	68bb      	ldr	r3, [r7, #8]
 8005752:	011b      	lsls	r3, r3, #4
 8005754:	697a      	ldr	r2, [r7, #20]
 8005756:	4313      	orrs	r3, r2
 8005758:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	693a      	ldr	r2, [r7, #16]
 800575e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	697a      	ldr	r2, [r7, #20]
 8005764:	621a      	str	r2, [r3, #32]
}
 8005766:	bf00      	nop
 8005768:	371c      	adds	r7, #28
 800576a:	46bd      	mov	sp, r7
 800576c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005770:	4770      	bx	lr

08005772 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005772:	b480      	push	{r7}
 8005774:	b085      	sub	sp, #20
 8005776:	af00      	add	r7, sp, #0
 8005778:	6078      	str	r0, [r7, #4]
 800577a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	689b      	ldr	r3, [r3, #8]
 8005780:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005788:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800578a:	683a      	ldr	r2, [r7, #0]
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	4313      	orrs	r3, r2
 8005790:	f043 0307 	orr.w	r3, r3, #7
 8005794:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	68fa      	ldr	r2, [r7, #12]
 800579a:	609a      	str	r2, [r3, #8]
}
 800579c:	bf00      	nop
 800579e:	3714      	adds	r7, #20
 80057a0:	46bd      	mov	sp, r7
 80057a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057a6:	4770      	bx	lr

080057a8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80057a8:	b480      	push	{r7}
 80057aa:	b087      	sub	sp, #28
 80057ac:	af00      	add	r7, sp, #0
 80057ae:	60f8      	str	r0, [r7, #12]
 80057b0:	60b9      	str	r1, [r7, #8]
 80057b2:	607a      	str	r2, [r7, #4]
 80057b4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	689b      	ldr	r3, [r3, #8]
 80057ba:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80057bc:	697b      	ldr	r3, [r7, #20]
 80057be:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80057c2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80057c4:	683b      	ldr	r3, [r7, #0]
 80057c6:	021a      	lsls	r2, r3, #8
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	431a      	orrs	r2, r3
 80057cc:	68bb      	ldr	r3, [r7, #8]
 80057ce:	4313      	orrs	r3, r2
 80057d0:	697a      	ldr	r2, [r7, #20]
 80057d2:	4313      	orrs	r3, r2
 80057d4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	697a      	ldr	r2, [r7, #20]
 80057da:	609a      	str	r2, [r3, #8]
}
 80057dc:	bf00      	nop
 80057de:	371c      	adds	r7, #28
 80057e0:	46bd      	mov	sp, r7
 80057e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e6:	4770      	bx	lr

080057e8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80057e8:	b480      	push	{r7}
 80057ea:	b087      	sub	sp, #28
 80057ec:	af00      	add	r7, sp, #0
 80057ee:	60f8      	str	r0, [r7, #12]
 80057f0:	60b9      	str	r1, [r7, #8]
 80057f2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80057f4:	68bb      	ldr	r3, [r7, #8]
 80057f6:	f003 031f 	and.w	r3, r3, #31
 80057fa:	2201      	movs	r2, #1
 80057fc:	fa02 f303 	lsl.w	r3, r2, r3
 8005800:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	6a1a      	ldr	r2, [r3, #32]
 8005806:	697b      	ldr	r3, [r7, #20]
 8005808:	43db      	mvns	r3, r3
 800580a:	401a      	ands	r2, r3
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	6a1a      	ldr	r2, [r3, #32]
 8005814:	68bb      	ldr	r3, [r7, #8]
 8005816:	f003 031f 	and.w	r3, r3, #31
 800581a:	6879      	ldr	r1, [r7, #4]
 800581c:	fa01 f303 	lsl.w	r3, r1, r3
 8005820:	431a      	orrs	r2, r3
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	621a      	str	r2, [r3, #32]
}
 8005826:	bf00      	nop
 8005828:	371c      	adds	r7, #28
 800582a:	46bd      	mov	sp, r7
 800582c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005830:	4770      	bx	lr
	...

08005834 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005834:	b480      	push	{r7}
 8005836:	b085      	sub	sp, #20
 8005838:	af00      	add	r7, sp, #0
 800583a:	6078      	str	r0, [r7, #4]
 800583c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005844:	2b01      	cmp	r3, #1
 8005846:	d101      	bne.n	800584c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005848:	2302      	movs	r3, #2
 800584a:	e06d      	b.n	8005928 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	2201      	movs	r2, #1
 8005850:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	2202      	movs	r2, #2
 8005858:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	685b      	ldr	r3, [r3, #4]
 8005862:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	689b      	ldr	r3, [r3, #8]
 800586a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	4a30      	ldr	r2, [pc, #192]	@ (8005934 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005872:	4293      	cmp	r3, r2
 8005874:	d004      	beq.n	8005880 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	4a2f      	ldr	r2, [pc, #188]	@ (8005938 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800587c:	4293      	cmp	r3, r2
 800587e:	d108      	bne.n	8005892 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8005886:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005888:	683b      	ldr	r3, [r7, #0]
 800588a:	685b      	ldr	r3, [r3, #4]
 800588c:	68fa      	ldr	r2, [r7, #12]
 800588e:	4313      	orrs	r3, r2
 8005890:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005898:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800589a:	683b      	ldr	r3, [r7, #0]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	68fa      	ldr	r2, [r7, #12]
 80058a0:	4313      	orrs	r3, r2
 80058a2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	68fa      	ldr	r2, [r7, #12]
 80058aa:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	4a20      	ldr	r2, [pc, #128]	@ (8005934 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80058b2:	4293      	cmp	r3, r2
 80058b4:	d022      	beq.n	80058fc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80058be:	d01d      	beq.n	80058fc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	4a1d      	ldr	r2, [pc, #116]	@ (800593c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80058c6:	4293      	cmp	r3, r2
 80058c8:	d018      	beq.n	80058fc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	4a1c      	ldr	r2, [pc, #112]	@ (8005940 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80058d0:	4293      	cmp	r3, r2
 80058d2:	d013      	beq.n	80058fc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	4a1a      	ldr	r2, [pc, #104]	@ (8005944 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80058da:	4293      	cmp	r3, r2
 80058dc:	d00e      	beq.n	80058fc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	4a15      	ldr	r2, [pc, #84]	@ (8005938 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80058e4:	4293      	cmp	r3, r2
 80058e6:	d009      	beq.n	80058fc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	4a16      	ldr	r2, [pc, #88]	@ (8005948 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80058ee:	4293      	cmp	r3, r2
 80058f0:	d004      	beq.n	80058fc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	4a15      	ldr	r2, [pc, #84]	@ (800594c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80058f8:	4293      	cmp	r3, r2
 80058fa:	d10c      	bne.n	8005916 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80058fc:	68bb      	ldr	r3, [r7, #8]
 80058fe:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005902:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005904:	683b      	ldr	r3, [r7, #0]
 8005906:	689b      	ldr	r3, [r3, #8]
 8005908:	68ba      	ldr	r2, [r7, #8]
 800590a:	4313      	orrs	r3, r2
 800590c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	68ba      	ldr	r2, [r7, #8]
 8005914:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	2201      	movs	r2, #1
 800591a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	2200      	movs	r2, #0
 8005922:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005926:	2300      	movs	r3, #0
}
 8005928:	4618      	mov	r0, r3
 800592a:	3714      	adds	r7, #20
 800592c:	46bd      	mov	sp, r7
 800592e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005932:	4770      	bx	lr
 8005934:	40010000 	.word	0x40010000
 8005938:	40010400 	.word	0x40010400
 800593c:	40000400 	.word	0x40000400
 8005940:	40000800 	.word	0x40000800
 8005944:	40000c00 	.word	0x40000c00
 8005948:	40014000 	.word	0x40014000
 800594c:	40001800 	.word	0x40001800

08005950 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005950:	b084      	sub	sp, #16
 8005952:	b580      	push	{r7, lr}
 8005954:	b084      	sub	sp, #16
 8005956:	af00      	add	r7, sp, #0
 8005958:	6078      	str	r0, [r7, #4]
 800595a:	f107 001c 	add.w	r0, r7, #28
 800595e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005962:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8005966:	2b01      	cmp	r3, #1
 8005968:	d127      	bne.n	80059ba <USB_CoreInit+0x6a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800596e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	68da      	ldr	r2, [r3, #12]
 800597a:	4b3a      	ldr	r3, [pc, #232]	@ (8005a64 <USB_CoreInit+0x114>)
 800597c:	4013      	ands	r3, r2
 800597e:	687a      	ldr	r2, [r7, #4]
 8005980:	60d3      	str	r3, [r2, #12]

#if defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) \
 || defined(STM32F732xx) || defined(STM32F733xx)
    /* Select ULPI Interface */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	68db      	ldr	r3, [r3, #12]
 8005986:	f043 0210 	orr.w	r2, r3, #16
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	60da      	str	r2, [r3, #12]
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	68db      	ldr	r3, [r3, #12]
 8005992:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800599a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800599e:	2b01      	cmp	r3, #1
 80059a0:	d105      	bne.n	80059ae <USB_CoreInit+0x5e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	68db      	ldr	r3, [r3, #12]
 80059a6:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80059ae:	6878      	ldr	r0, [r7, #4]
 80059b0:	f001 fb20 	bl	8006ff4 <USB_CoreReset>
 80059b4:	4603      	mov	r3, r0
 80059b6:	73fb      	strb	r3, [r7, #15]
 80059b8:	e03c      	b.n	8005a34 <USB_CoreInit+0xe4>
  }
#if defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) \
 || defined(STM32F732xx) || defined(STM32F733xx)
  else if (cfg.phy_itface == USB_OTG_HS_EMBEDDED_PHY)
 80059ba:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80059be:	2b03      	cmp	r3, #3
 80059c0:	d127      	bne.n	8005a12 <USB_CoreInit+0xc2>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059c6:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The UTMI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	68da      	ldr	r2, [r3, #12]
 80059d2:	4b24      	ldr	r3, [pc, #144]	@ (8005a64 <USB_CoreInit+0x114>)
 80059d4:	4013      	ands	r3, r2
 80059d6:	687a      	ldr	r2, [r7, #4]
 80059d8:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	68db      	ldr	r3, [r3, #12]
 80059de:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	60da      	str	r2, [r3, #12]

    /* Select UTMI Interface */
    USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	68db      	ldr	r3, [r3, #12]
 80059ea:	f023 0210 	bic.w	r2, r3, #16
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	60da      	str	r2, [r3, #12]
    {
      return HAL_ERROR;
    }
#endif /* USBPHYC */

    if (cfg.use_external_vbus == 1U)
 80059f2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80059f6:	2b01      	cmp	r3, #1
 80059f8:	d105      	bne.n	8005a06 <USB_CoreInit+0xb6>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	68db      	ldr	r3, [r3, #12]
 80059fe:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005a06:	6878      	ldr	r0, [r7, #4]
 8005a08:	f001 faf4 	bl	8006ff4 <USB_CoreReset>
 8005a0c:	4603      	mov	r3, r0
 8005a0e:	73fb      	strb	r3, [r7, #15]
 8005a10:	e010      	b.n	8005a34 <USB_CoreInit+0xe4>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	68db      	ldr	r3, [r3, #12]
 8005a16:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005a1e:	6878      	ldr	r0, [r7, #4]
 8005a20:	f001 fae8 	bl	8006ff4 <USB_CoreReset>
 8005a24:	4603      	mov	r3, r0
 8005a26:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a2c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 8005a34:	7fbb      	ldrb	r3, [r7, #30]
 8005a36:	2b01      	cmp	r3, #1
 8005a38:	d10b      	bne.n	8005a52 <USB_CoreInit+0x102>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	689b      	ldr	r3, [r3, #8]
 8005a3e:	f043 0206 	orr.w	r2, r3, #6
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	689b      	ldr	r3, [r3, #8]
 8005a4a:	f043 0220 	orr.w	r2, r3, #32
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8005a52:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a54:	4618      	mov	r0, r3
 8005a56:	3710      	adds	r7, #16
 8005a58:	46bd      	mov	sp, r7
 8005a5a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005a5e:	b004      	add	sp, #16
 8005a60:	4770      	bx	lr
 8005a62:	bf00      	nop
 8005a64:	ffbdffbf 	.word	0xffbdffbf

08005a68 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8005a68:	b480      	push	{r7}
 8005a6a:	b087      	sub	sp, #28
 8005a6c:	af00      	add	r7, sp, #0
 8005a6e:	60f8      	str	r0, [r7, #12]
 8005a70:	60b9      	str	r1, [r7, #8]
 8005a72:	4613      	mov	r3, r2
 8005a74:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8005a76:	79fb      	ldrb	r3, [r7, #7]
 8005a78:	2b02      	cmp	r3, #2
 8005a7a:	d165      	bne.n	8005b48 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8005a7c:	68bb      	ldr	r3, [r7, #8]
 8005a7e:	4a41      	ldr	r2, [pc, #260]	@ (8005b84 <USB_SetTurnaroundTime+0x11c>)
 8005a80:	4293      	cmp	r3, r2
 8005a82:	d906      	bls.n	8005a92 <USB_SetTurnaroundTime+0x2a>
 8005a84:	68bb      	ldr	r3, [r7, #8]
 8005a86:	4a40      	ldr	r2, [pc, #256]	@ (8005b88 <USB_SetTurnaroundTime+0x120>)
 8005a88:	4293      	cmp	r3, r2
 8005a8a:	d202      	bcs.n	8005a92 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8005a8c:	230f      	movs	r3, #15
 8005a8e:	617b      	str	r3, [r7, #20]
 8005a90:	e062      	b.n	8005b58 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8005a92:	68bb      	ldr	r3, [r7, #8]
 8005a94:	4a3c      	ldr	r2, [pc, #240]	@ (8005b88 <USB_SetTurnaroundTime+0x120>)
 8005a96:	4293      	cmp	r3, r2
 8005a98:	d306      	bcc.n	8005aa8 <USB_SetTurnaroundTime+0x40>
 8005a9a:	68bb      	ldr	r3, [r7, #8]
 8005a9c:	4a3b      	ldr	r2, [pc, #236]	@ (8005b8c <USB_SetTurnaroundTime+0x124>)
 8005a9e:	4293      	cmp	r3, r2
 8005aa0:	d202      	bcs.n	8005aa8 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8005aa2:	230e      	movs	r3, #14
 8005aa4:	617b      	str	r3, [r7, #20]
 8005aa6:	e057      	b.n	8005b58 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8005aa8:	68bb      	ldr	r3, [r7, #8]
 8005aaa:	4a38      	ldr	r2, [pc, #224]	@ (8005b8c <USB_SetTurnaroundTime+0x124>)
 8005aac:	4293      	cmp	r3, r2
 8005aae:	d306      	bcc.n	8005abe <USB_SetTurnaroundTime+0x56>
 8005ab0:	68bb      	ldr	r3, [r7, #8]
 8005ab2:	4a37      	ldr	r2, [pc, #220]	@ (8005b90 <USB_SetTurnaroundTime+0x128>)
 8005ab4:	4293      	cmp	r3, r2
 8005ab6:	d202      	bcs.n	8005abe <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8005ab8:	230d      	movs	r3, #13
 8005aba:	617b      	str	r3, [r7, #20]
 8005abc:	e04c      	b.n	8005b58 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8005abe:	68bb      	ldr	r3, [r7, #8]
 8005ac0:	4a33      	ldr	r2, [pc, #204]	@ (8005b90 <USB_SetTurnaroundTime+0x128>)
 8005ac2:	4293      	cmp	r3, r2
 8005ac4:	d306      	bcc.n	8005ad4 <USB_SetTurnaroundTime+0x6c>
 8005ac6:	68bb      	ldr	r3, [r7, #8]
 8005ac8:	4a32      	ldr	r2, [pc, #200]	@ (8005b94 <USB_SetTurnaroundTime+0x12c>)
 8005aca:	4293      	cmp	r3, r2
 8005acc:	d802      	bhi.n	8005ad4 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8005ace:	230c      	movs	r3, #12
 8005ad0:	617b      	str	r3, [r7, #20]
 8005ad2:	e041      	b.n	8005b58 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8005ad4:	68bb      	ldr	r3, [r7, #8]
 8005ad6:	4a2f      	ldr	r2, [pc, #188]	@ (8005b94 <USB_SetTurnaroundTime+0x12c>)
 8005ad8:	4293      	cmp	r3, r2
 8005ada:	d906      	bls.n	8005aea <USB_SetTurnaroundTime+0x82>
 8005adc:	68bb      	ldr	r3, [r7, #8]
 8005ade:	4a2e      	ldr	r2, [pc, #184]	@ (8005b98 <USB_SetTurnaroundTime+0x130>)
 8005ae0:	4293      	cmp	r3, r2
 8005ae2:	d802      	bhi.n	8005aea <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8005ae4:	230b      	movs	r3, #11
 8005ae6:	617b      	str	r3, [r7, #20]
 8005ae8:	e036      	b.n	8005b58 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8005aea:	68bb      	ldr	r3, [r7, #8]
 8005aec:	4a2a      	ldr	r2, [pc, #168]	@ (8005b98 <USB_SetTurnaroundTime+0x130>)
 8005aee:	4293      	cmp	r3, r2
 8005af0:	d906      	bls.n	8005b00 <USB_SetTurnaroundTime+0x98>
 8005af2:	68bb      	ldr	r3, [r7, #8]
 8005af4:	4a29      	ldr	r2, [pc, #164]	@ (8005b9c <USB_SetTurnaroundTime+0x134>)
 8005af6:	4293      	cmp	r3, r2
 8005af8:	d802      	bhi.n	8005b00 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8005afa:	230a      	movs	r3, #10
 8005afc:	617b      	str	r3, [r7, #20]
 8005afe:	e02b      	b.n	8005b58 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8005b00:	68bb      	ldr	r3, [r7, #8]
 8005b02:	4a26      	ldr	r2, [pc, #152]	@ (8005b9c <USB_SetTurnaroundTime+0x134>)
 8005b04:	4293      	cmp	r3, r2
 8005b06:	d906      	bls.n	8005b16 <USB_SetTurnaroundTime+0xae>
 8005b08:	68bb      	ldr	r3, [r7, #8]
 8005b0a:	4a25      	ldr	r2, [pc, #148]	@ (8005ba0 <USB_SetTurnaroundTime+0x138>)
 8005b0c:	4293      	cmp	r3, r2
 8005b0e:	d202      	bcs.n	8005b16 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8005b10:	2309      	movs	r3, #9
 8005b12:	617b      	str	r3, [r7, #20]
 8005b14:	e020      	b.n	8005b58 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8005b16:	68bb      	ldr	r3, [r7, #8]
 8005b18:	4a21      	ldr	r2, [pc, #132]	@ (8005ba0 <USB_SetTurnaroundTime+0x138>)
 8005b1a:	4293      	cmp	r3, r2
 8005b1c:	d306      	bcc.n	8005b2c <USB_SetTurnaroundTime+0xc4>
 8005b1e:	68bb      	ldr	r3, [r7, #8]
 8005b20:	4a20      	ldr	r2, [pc, #128]	@ (8005ba4 <USB_SetTurnaroundTime+0x13c>)
 8005b22:	4293      	cmp	r3, r2
 8005b24:	d802      	bhi.n	8005b2c <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8005b26:	2308      	movs	r3, #8
 8005b28:	617b      	str	r3, [r7, #20]
 8005b2a:	e015      	b.n	8005b58 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8005b2c:	68bb      	ldr	r3, [r7, #8]
 8005b2e:	4a1d      	ldr	r2, [pc, #116]	@ (8005ba4 <USB_SetTurnaroundTime+0x13c>)
 8005b30:	4293      	cmp	r3, r2
 8005b32:	d906      	bls.n	8005b42 <USB_SetTurnaroundTime+0xda>
 8005b34:	68bb      	ldr	r3, [r7, #8]
 8005b36:	4a1c      	ldr	r2, [pc, #112]	@ (8005ba8 <USB_SetTurnaroundTime+0x140>)
 8005b38:	4293      	cmp	r3, r2
 8005b3a:	d202      	bcs.n	8005b42 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8005b3c:	2307      	movs	r3, #7
 8005b3e:	617b      	str	r3, [r7, #20]
 8005b40:	e00a      	b.n	8005b58 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8005b42:	2306      	movs	r3, #6
 8005b44:	617b      	str	r3, [r7, #20]
 8005b46:	e007      	b.n	8005b58 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8005b48:	79fb      	ldrb	r3, [r7, #7]
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d102      	bne.n	8005b54 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8005b4e:	2309      	movs	r3, #9
 8005b50:	617b      	str	r3, [r7, #20]
 8005b52:	e001      	b.n	8005b58 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8005b54:	2309      	movs	r3, #9
 8005b56:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	68db      	ldr	r3, [r3, #12]
 8005b5c:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	68da      	ldr	r2, [r3, #12]
 8005b68:	697b      	ldr	r3, [r7, #20]
 8005b6a:	029b      	lsls	r3, r3, #10
 8005b6c:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8005b70:	431a      	orrs	r2, r3
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005b76:	2300      	movs	r3, #0
}
 8005b78:	4618      	mov	r0, r3
 8005b7a:	371c      	adds	r7, #28
 8005b7c:	46bd      	mov	sp, r7
 8005b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b82:	4770      	bx	lr
 8005b84:	00d8acbf 	.word	0x00d8acbf
 8005b88:	00e4e1c0 	.word	0x00e4e1c0
 8005b8c:	00f42400 	.word	0x00f42400
 8005b90:	01067380 	.word	0x01067380
 8005b94:	011a499f 	.word	0x011a499f
 8005b98:	01312cff 	.word	0x01312cff
 8005b9c:	014ca43f 	.word	0x014ca43f
 8005ba0:	016e3600 	.word	0x016e3600
 8005ba4:	01a6ab1f 	.word	0x01a6ab1f
 8005ba8:	01e84800 	.word	0x01e84800

08005bac <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005bac:	b480      	push	{r7}
 8005bae:	b083      	sub	sp, #12
 8005bb0:	af00      	add	r7, sp, #0
 8005bb2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	689b      	ldr	r3, [r3, #8]
 8005bb8:	f043 0201 	orr.w	r2, r3, #1
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005bc0:	2300      	movs	r3, #0
}
 8005bc2:	4618      	mov	r0, r3
 8005bc4:	370c      	adds	r7, #12
 8005bc6:	46bd      	mov	sp, r7
 8005bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bcc:	4770      	bx	lr

08005bce <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005bce:	b480      	push	{r7}
 8005bd0:	b083      	sub	sp, #12
 8005bd2:	af00      	add	r7, sp, #0
 8005bd4:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	689b      	ldr	r3, [r3, #8]
 8005bda:	f023 0201 	bic.w	r2, r3, #1
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005be2:	2300      	movs	r3, #0
}
 8005be4:	4618      	mov	r0, r3
 8005be6:	370c      	adds	r7, #12
 8005be8:	46bd      	mov	sp, r7
 8005bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bee:	4770      	bx	lr

08005bf0 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8005bf0:	b580      	push	{r7, lr}
 8005bf2:	b084      	sub	sp, #16
 8005bf4:	af00      	add	r7, sp, #0
 8005bf6:	6078      	str	r0, [r7, #4]
 8005bf8:	460b      	mov	r3, r1
 8005bfa:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8005bfc:	2300      	movs	r3, #0
 8005bfe:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	68db      	ldr	r3, [r3, #12]
 8005c04:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8005c0c:	78fb      	ldrb	r3, [r7, #3]
 8005c0e:	2b01      	cmp	r3, #1
 8005c10:	d115      	bne.n	8005c3e <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	68db      	ldr	r3, [r3, #12]
 8005c16:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005c1e:	200a      	movs	r0, #10
 8005c20:	f7fb fc56 	bl	80014d0 <HAL_Delay>
      ms += 10U;
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	330a      	adds	r3, #10
 8005c28:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005c2a:	6878      	ldr	r0, [r7, #4]
 8005c2c:	f001 f951 	bl	8006ed2 <USB_GetMode>
 8005c30:	4603      	mov	r3, r0
 8005c32:	2b01      	cmp	r3, #1
 8005c34:	d01e      	beq.n	8005c74 <USB_SetCurrentMode+0x84>
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	2bc7      	cmp	r3, #199	@ 0xc7
 8005c3a:	d9f0      	bls.n	8005c1e <USB_SetCurrentMode+0x2e>
 8005c3c:	e01a      	b.n	8005c74 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8005c3e:	78fb      	ldrb	r3, [r7, #3]
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d115      	bne.n	8005c70 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	68db      	ldr	r3, [r3, #12]
 8005c48:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005c50:	200a      	movs	r0, #10
 8005c52:	f7fb fc3d 	bl	80014d0 <HAL_Delay>
      ms += 10U;
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	330a      	adds	r3, #10
 8005c5a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005c5c:	6878      	ldr	r0, [r7, #4]
 8005c5e:	f001 f938 	bl	8006ed2 <USB_GetMode>
 8005c62:	4603      	mov	r3, r0
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d005      	beq.n	8005c74 <USB_SetCurrentMode+0x84>
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	2bc7      	cmp	r3, #199	@ 0xc7
 8005c6c:	d9f0      	bls.n	8005c50 <USB_SetCurrentMode+0x60>
 8005c6e:	e001      	b.n	8005c74 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8005c70:	2301      	movs	r3, #1
 8005c72:	e005      	b.n	8005c80 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	2bc8      	cmp	r3, #200	@ 0xc8
 8005c78:	d101      	bne.n	8005c7e <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8005c7a:	2301      	movs	r3, #1
 8005c7c:	e000      	b.n	8005c80 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8005c7e:	2300      	movs	r3, #0
}
 8005c80:	4618      	mov	r0, r3
 8005c82:	3710      	adds	r7, #16
 8005c84:	46bd      	mov	sp, r7
 8005c86:	bd80      	pop	{r7, pc}

08005c88 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005c88:	b084      	sub	sp, #16
 8005c8a:	b580      	push	{r7, lr}
 8005c8c:	b086      	sub	sp, #24
 8005c8e:	af00      	add	r7, sp, #0
 8005c90:	6078      	str	r0, [r7, #4]
 8005c92:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8005c96:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8005c9a:	2300      	movs	r3, #0
 8005c9c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8005ca2:	2300      	movs	r3, #0
 8005ca4:	613b      	str	r3, [r7, #16]
 8005ca6:	e009      	b.n	8005cbc <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8005ca8:	687a      	ldr	r2, [r7, #4]
 8005caa:	693b      	ldr	r3, [r7, #16]
 8005cac:	3340      	adds	r3, #64	@ 0x40
 8005cae:	009b      	lsls	r3, r3, #2
 8005cb0:	4413      	add	r3, r2
 8005cb2:	2200      	movs	r2, #0
 8005cb4:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8005cb6:	693b      	ldr	r3, [r7, #16]
 8005cb8:	3301      	adds	r3, #1
 8005cba:	613b      	str	r3, [r7, #16]
 8005cbc:	693b      	ldr	r3, [r7, #16]
 8005cbe:	2b0e      	cmp	r3, #14
 8005cc0:	d9f2      	bls.n	8005ca8 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8005cc2:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d11c      	bne.n	8005d04 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005cd0:	685b      	ldr	r3, [r3, #4]
 8005cd2:	68fa      	ldr	r2, [r7, #12]
 8005cd4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005cd8:	f043 0302 	orr.w	r3, r3, #2
 8005cdc:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ce2:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	601a      	str	r2, [r3, #0]
 8005d02:	e005      	b.n	8005d10 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d08:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8005d16:	461a      	mov	r2, r3
 8005d18:	2300      	movs	r3, #0
 8005d1a:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005d1c:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8005d20:	2b01      	cmp	r3, #1
 8005d22:	d10d      	bne.n	8005d40 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8005d24:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d104      	bne.n	8005d36 <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8005d2c:	2100      	movs	r1, #0
 8005d2e:	6878      	ldr	r0, [r7, #4]
 8005d30:	f000 f97a 	bl	8006028 <USB_SetDevSpeed>
 8005d34:	e01a      	b.n	8005d6c <USB_DevInit+0xe4>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8005d36:	2101      	movs	r1, #1
 8005d38:	6878      	ldr	r0, [r7, #4]
 8005d3a:	f000 f975 	bl	8006028 <USB_SetDevSpeed>
 8005d3e:	e015      	b.n	8005d6c <USB_DevInit+0xe4>
    }
  }
#if defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) \
 || defined(STM32F732xx) || defined(STM32F733xx)
  else if (cfg.phy_itface == USB_OTG_HS_EMBEDDED_PHY)
 8005d40:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8005d44:	2b03      	cmp	r3, #3
 8005d46:	d10d      	bne.n	8005d64 <USB_DevInit+0xdc>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8005d48:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d104      	bne.n	8005d5a <USB_DevInit+0xd2>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8005d50:	2100      	movs	r1, #0
 8005d52:	6878      	ldr	r0, [r7, #4]
 8005d54:	f000 f968 	bl	8006028 <USB_SetDevSpeed>
 8005d58:	e008      	b.n	8005d6c <USB_DevInit+0xe4>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8005d5a:	2101      	movs	r1, #1
 8005d5c:	6878      	ldr	r0, [r7, #4]
 8005d5e:	f000 f963 	bl	8006028 <USB_SetDevSpeed>
 8005d62:	e003      	b.n	8005d6c <USB_DevInit+0xe4>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8005d64:	2103      	movs	r1, #3
 8005d66:	6878      	ldr	r0, [r7, #4]
 8005d68:	f000 f95e 	bl	8006028 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8005d6c:	2110      	movs	r1, #16
 8005d6e:	6878      	ldr	r0, [r7, #4]
 8005d70:	f000 f8fa 	bl	8005f68 <USB_FlushTxFifo>
 8005d74:	4603      	mov	r3, r0
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d001      	beq.n	8005d7e <USB_DevInit+0xf6>
  {
    ret = HAL_ERROR;
 8005d7a:	2301      	movs	r3, #1
 8005d7c:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8005d7e:	6878      	ldr	r0, [r7, #4]
 8005d80:	f000 f924 	bl	8005fcc <USB_FlushRxFifo>
 8005d84:	4603      	mov	r3, r0
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d001      	beq.n	8005d8e <USB_DevInit+0x106>
  {
    ret = HAL_ERROR;
 8005d8a:	2301      	movs	r3, #1
 8005d8c:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005d94:	461a      	mov	r2, r3
 8005d96:	2300      	movs	r3, #0
 8005d98:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005da0:	461a      	mov	r2, r3
 8005da2:	2300      	movs	r3, #0
 8005da4:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005dac:	461a      	mov	r2, r3
 8005dae:	2300      	movs	r3, #0
 8005db0:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005db2:	2300      	movs	r3, #0
 8005db4:	613b      	str	r3, [r7, #16]
 8005db6:	e043      	b.n	8005e40 <USB_DevInit+0x1b8>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005db8:	693b      	ldr	r3, [r7, #16]
 8005dba:	015a      	lsls	r2, r3, #5
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	4413      	add	r3, r2
 8005dc0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005dca:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005dce:	d118      	bne.n	8005e02 <USB_DevInit+0x17a>
    {
      if (i == 0U)
 8005dd0:	693b      	ldr	r3, [r7, #16]
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d10a      	bne.n	8005dec <USB_DevInit+0x164>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8005dd6:	693b      	ldr	r3, [r7, #16]
 8005dd8:	015a      	lsls	r2, r3, #5
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	4413      	add	r3, r2
 8005dde:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005de2:	461a      	mov	r2, r3
 8005de4:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8005de8:	6013      	str	r3, [r2, #0]
 8005dea:	e013      	b.n	8005e14 <USB_DevInit+0x18c>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8005dec:	693b      	ldr	r3, [r7, #16]
 8005dee:	015a      	lsls	r2, r3, #5
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	4413      	add	r3, r2
 8005df4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005df8:	461a      	mov	r2, r3
 8005dfa:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8005dfe:	6013      	str	r3, [r2, #0]
 8005e00:	e008      	b.n	8005e14 <USB_DevInit+0x18c>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8005e02:	693b      	ldr	r3, [r7, #16]
 8005e04:	015a      	lsls	r2, r3, #5
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	4413      	add	r3, r2
 8005e0a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005e0e:	461a      	mov	r2, r3
 8005e10:	2300      	movs	r3, #0
 8005e12:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8005e14:	693b      	ldr	r3, [r7, #16]
 8005e16:	015a      	lsls	r2, r3, #5
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	4413      	add	r3, r2
 8005e1c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005e20:	461a      	mov	r2, r3
 8005e22:	2300      	movs	r3, #0
 8005e24:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8005e26:	693b      	ldr	r3, [r7, #16]
 8005e28:	015a      	lsls	r2, r3, #5
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	4413      	add	r3, r2
 8005e2e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005e32:	461a      	mov	r2, r3
 8005e34:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005e38:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005e3a:	693b      	ldr	r3, [r7, #16]
 8005e3c:	3301      	adds	r3, #1
 8005e3e:	613b      	str	r3, [r7, #16]
 8005e40:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005e44:	461a      	mov	r2, r3
 8005e46:	693b      	ldr	r3, [r7, #16]
 8005e48:	4293      	cmp	r3, r2
 8005e4a:	d3b5      	bcc.n	8005db8 <USB_DevInit+0x130>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005e4c:	2300      	movs	r3, #0
 8005e4e:	613b      	str	r3, [r7, #16]
 8005e50:	e043      	b.n	8005eda <USB_DevInit+0x252>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005e52:	693b      	ldr	r3, [r7, #16]
 8005e54:	015a      	lsls	r2, r3, #5
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	4413      	add	r3, r2
 8005e5a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005e64:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005e68:	d118      	bne.n	8005e9c <USB_DevInit+0x214>
    {
      if (i == 0U)
 8005e6a:	693b      	ldr	r3, [r7, #16]
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d10a      	bne.n	8005e86 <USB_DevInit+0x1fe>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8005e70:	693b      	ldr	r3, [r7, #16]
 8005e72:	015a      	lsls	r2, r3, #5
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	4413      	add	r3, r2
 8005e78:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005e7c:	461a      	mov	r2, r3
 8005e7e:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8005e82:	6013      	str	r3, [r2, #0]
 8005e84:	e013      	b.n	8005eae <USB_DevInit+0x226>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8005e86:	693b      	ldr	r3, [r7, #16]
 8005e88:	015a      	lsls	r2, r3, #5
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	4413      	add	r3, r2
 8005e8e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005e92:	461a      	mov	r2, r3
 8005e94:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8005e98:	6013      	str	r3, [r2, #0]
 8005e9a:	e008      	b.n	8005eae <USB_DevInit+0x226>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8005e9c:	693b      	ldr	r3, [r7, #16]
 8005e9e:	015a      	lsls	r2, r3, #5
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	4413      	add	r3, r2
 8005ea4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005ea8:	461a      	mov	r2, r3
 8005eaa:	2300      	movs	r3, #0
 8005eac:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8005eae:	693b      	ldr	r3, [r7, #16]
 8005eb0:	015a      	lsls	r2, r3, #5
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	4413      	add	r3, r2
 8005eb6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005eba:	461a      	mov	r2, r3
 8005ebc:	2300      	movs	r3, #0
 8005ebe:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8005ec0:	693b      	ldr	r3, [r7, #16]
 8005ec2:	015a      	lsls	r2, r3, #5
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	4413      	add	r3, r2
 8005ec8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005ecc:	461a      	mov	r2, r3
 8005ece:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005ed2:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005ed4:	693b      	ldr	r3, [r7, #16]
 8005ed6:	3301      	adds	r3, #1
 8005ed8:	613b      	str	r3, [r7, #16]
 8005eda:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005ede:	461a      	mov	r2, r3
 8005ee0:	693b      	ldr	r3, [r7, #16]
 8005ee2:	4293      	cmp	r3, r2
 8005ee4:	d3b5      	bcc.n	8005e52 <USB_DevInit+0x1ca>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005eec:	691b      	ldr	r3, [r3, #16]
 8005eee:	68fa      	ldr	r2, [r7, #12]
 8005ef0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005ef4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005ef8:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	2200      	movs	r2, #0
 8005efe:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8005f06:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8005f08:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d105      	bne.n	8005f1c <USB_DevInit+0x294>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	699b      	ldr	r3, [r3, #24]
 8005f14:	f043 0210 	orr.w	r2, r3, #16
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	699a      	ldr	r2, [r3, #24]
 8005f20:	4b0f      	ldr	r3, [pc, #60]	@ (8005f60 <USB_DevInit+0x2d8>)
 8005f22:	4313      	orrs	r3, r2
 8005f24:	687a      	ldr	r2, [r7, #4]
 8005f26:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8005f28:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d005      	beq.n	8005f3c <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	699b      	ldr	r3, [r3, #24]
 8005f34:	f043 0208 	orr.w	r2, r3, #8
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8005f3c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005f40:	2b01      	cmp	r3, #1
 8005f42:	d105      	bne.n	8005f50 <USB_DevInit+0x2c8>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	699a      	ldr	r2, [r3, #24]
 8005f48:	4b06      	ldr	r3, [pc, #24]	@ (8005f64 <USB_DevInit+0x2dc>)
 8005f4a:	4313      	orrs	r3, r2
 8005f4c:	687a      	ldr	r2, [r7, #4]
 8005f4e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8005f50:	7dfb      	ldrb	r3, [r7, #23]
}
 8005f52:	4618      	mov	r0, r3
 8005f54:	3718      	adds	r7, #24
 8005f56:	46bd      	mov	sp, r7
 8005f58:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005f5c:	b004      	add	sp, #16
 8005f5e:	4770      	bx	lr
 8005f60:	803c3800 	.word	0x803c3800
 8005f64:	40000004 	.word	0x40000004

08005f68 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8005f68:	b480      	push	{r7}
 8005f6a:	b085      	sub	sp, #20
 8005f6c:	af00      	add	r7, sp, #0
 8005f6e:	6078      	str	r0, [r7, #4]
 8005f70:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005f72:	2300      	movs	r3, #0
 8005f74:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	3301      	adds	r3, #1
 8005f7a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005f82:	d901      	bls.n	8005f88 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8005f84:	2303      	movs	r3, #3
 8005f86:	e01b      	b.n	8005fc0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	691b      	ldr	r3, [r3, #16]
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	daf2      	bge.n	8005f76 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8005f90:	2300      	movs	r3, #0
 8005f92:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8005f94:	683b      	ldr	r3, [r7, #0]
 8005f96:	019b      	lsls	r3, r3, #6
 8005f98:	f043 0220 	orr.w	r2, r3, #32
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	3301      	adds	r3, #1
 8005fa4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005fac:	d901      	bls.n	8005fb2 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8005fae:	2303      	movs	r3, #3
 8005fb0:	e006      	b.n	8005fc0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	691b      	ldr	r3, [r3, #16]
 8005fb6:	f003 0320 	and.w	r3, r3, #32
 8005fba:	2b20      	cmp	r3, #32
 8005fbc:	d0f0      	beq.n	8005fa0 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8005fbe:	2300      	movs	r3, #0
}
 8005fc0:	4618      	mov	r0, r3
 8005fc2:	3714      	adds	r7, #20
 8005fc4:	46bd      	mov	sp, r7
 8005fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fca:	4770      	bx	lr

08005fcc <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8005fcc:	b480      	push	{r7}
 8005fce:	b085      	sub	sp, #20
 8005fd0:	af00      	add	r7, sp, #0
 8005fd2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005fd4:	2300      	movs	r3, #0
 8005fd6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	3301      	adds	r3, #1
 8005fdc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005fe4:	d901      	bls.n	8005fea <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8005fe6:	2303      	movs	r3, #3
 8005fe8:	e018      	b.n	800601c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	691b      	ldr	r3, [r3, #16]
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	daf2      	bge.n	8005fd8 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8005ff2:	2300      	movs	r3, #0
 8005ff4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	2210      	movs	r2, #16
 8005ffa:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	3301      	adds	r3, #1
 8006000:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006008:	d901      	bls.n	800600e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800600a:	2303      	movs	r3, #3
 800600c:	e006      	b.n	800601c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	691b      	ldr	r3, [r3, #16]
 8006012:	f003 0310 	and.w	r3, r3, #16
 8006016:	2b10      	cmp	r3, #16
 8006018:	d0f0      	beq.n	8005ffc <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800601a:	2300      	movs	r3, #0
}
 800601c:	4618      	mov	r0, r3
 800601e:	3714      	adds	r7, #20
 8006020:	46bd      	mov	sp, r7
 8006022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006026:	4770      	bx	lr

08006028 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8006028:	b480      	push	{r7}
 800602a:	b085      	sub	sp, #20
 800602c:	af00      	add	r7, sp, #0
 800602e:	6078      	str	r0, [r7, #4]
 8006030:	460b      	mov	r3, r1
 8006032:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800603e:	681a      	ldr	r2, [r3, #0]
 8006040:	78fb      	ldrb	r3, [r7, #3]
 8006042:	68f9      	ldr	r1, [r7, #12]
 8006044:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006048:	4313      	orrs	r3, r2
 800604a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800604c:	2300      	movs	r3, #0
}
 800604e:	4618      	mov	r0, r3
 8006050:	3714      	adds	r7, #20
 8006052:	46bd      	mov	sp, r7
 8006054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006058:	4770      	bx	lr

0800605a <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 800605a:	b480      	push	{r7}
 800605c:	b087      	sub	sp, #28
 800605e:	af00      	add	r7, sp, #0
 8006060:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8006066:	693b      	ldr	r3, [r7, #16]
 8006068:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800606c:	689b      	ldr	r3, [r3, #8]
 800606e:	f003 0306 	and.w	r3, r3, #6
 8006072:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	2b00      	cmp	r3, #0
 8006078:	d102      	bne.n	8006080 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800607a:	2300      	movs	r3, #0
 800607c:	75fb      	strb	r3, [r7, #23]
 800607e:	e00a      	b.n	8006096 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	2b02      	cmp	r3, #2
 8006084:	d002      	beq.n	800608c <USB_GetDevSpeed+0x32>
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	2b06      	cmp	r3, #6
 800608a:	d102      	bne.n	8006092 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800608c:	2302      	movs	r3, #2
 800608e:	75fb      	strb	r3, [r7, #23]
 8006090:	e001      	b.n	8006096 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8006092:	230f      	movs	r3, #15
 8006094:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8006096:	7dfb      	ldrb	r3, [r7, #23]
}
 8006098:	4618      	mov	r0, r3
 800609a:	371c      	adds	r7, #28
 800609c:	46bd      	mov	sp, r7
 800609e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060a2:	4770      	bx	lr

080060a4 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80060a4:	b480      	push	{r7}
 80060a6:	b085      	sub	sp, #20
 80060a8:	af00      	add	r7, sp, #0
 80060aa:	6078      	str	r0, [r7, #4]
 80060ac:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80060b2:	683b      	ldr	r3, [r7, #0]
 80060b4:	781b      	ldrb	r3, [r3, #0]
 80060b6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80060b8:	683b      	ldr	r3, [r7, #0]
 80060ba:	785b      	ldrb	r3, [r3, #1]
 80060bc:	2b01      	cmp	r3, #1
 80060be:	d139      	bne.n	8006134 <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80060c6:	69da      	ldr	r2, [r3, #28]
 80060c8:	683b      	ldr	r3, [r7, #0]
 80060ca:	781b      	ldrb	r3, [r3, #0]
 80060cc:	f003 030f 	and.w	r3, r3, #15
 80060d0:	2101      	movs	r1, #1
 80060d2:	fa01 f303 	lsl.w	r3, r1, r3
 80060d6:	b29b      	uxth	r3, r3
 80060d8:	68f9      	ldr	r1, [r7, #12]
 80060da:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80060de:	4313      	orrs	r3, r2
 80060e0:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 80060e2:	68bb      	ldr	r3, [r7, #8]
 80060e4:	015a      	lsls	r2, r3, #5
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	4413      	add	r3, r2
 80060ea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d153      	bne.n	80061a0 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80060f8:	68bb      	ldr	r3, [r7, #8]
 80060fa:	015a      	lsls	r2, r3, #5
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	4413      	add	r3, r2
 8006100:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006104:	681a      	ldr	r2, [r3, #0]
 8006106:	683b      	ldr	r3, [r7, #0]
 8006108:	689b      	ldr	r3, [r3, #8]
 800610a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800610e:	683b      	ldr	r3, [r7, #0]
 8006110:	791b      	ldrb	r3, [r3, #4]
 8006112:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006114:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8006116:	68bb      	ldr	r3, [r7, #8]
 8006118:	059b      	lsls	r3, r3, #22
 800611a:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800611c:	431a      	orrs	r2, r3
 800611e:	68bb      	ldr	r3, [r7, #8]
 8006120:	0159      	lsls	r1, r3, #5
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	440b      	add	r3, r1
 8006126:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800612a:	4619      	mov	r1, r3
 800612c:	4b20      	ldr	r3, [pc, #128]	@ (80061b0 <USB_ActivateEndpoint+0x10c>)
 800612e:	4313      	orrs	r3, r2
 8006130:	600b      	str	r3, [r1, #0]
 8006132:	e035      	b.n	80061a0 <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800613a:	69da      	ldr	r2, [r3, #28]
 800613c:	683b      	ldr	r3, [r7, #0]
 800613e:	781b      	ldrb	r3, [r3, #0]
 8006140:	f003 030f 	and.w	r3, r3, #15
 8006144:	2101      	movs	r1, #1
 8006146:	fa01 f303 	lsl.w	r3, r1, r3
 800614a:	041b      	lsls	r3, r3, #16
 800614c:	68f9      	ldr	r1, [r7, #12]
 800614e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006152:	4313      	orrs	r3, r2
 8006154:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8006156:	68bb      	ldr	r3, [r7, #8]
 8006158:	015a      	lsls	r2, r3, #5
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	4413      	add	r3, r2
 800615e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006168:	2b00      	cmp	r3, #0
 800616a:	d119      	bne.n	80061a0 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800616c:	68bb      	ldr	r3, [r7, #8]
 800616e:	015a      	lsls	r2, r3, #5
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	4413      	add	r3, r2
 8006174:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006178:	681a      	ldr	r2, [r3, #0]
 800617a:	683b      	ldr	r3, [r7, #0]
 800617c:	689b      	ldr	r3, [r3, #8]
 800617e:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8006182:	683b      	ldr	r3, [r7, #0]
 8006184:	791b      	ldrb	r3, [r3, #4]
 8006186:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8006188:	430b      	orrs	r3, r1
 800618a:	431a      	orrs	r2, r3
 800618c:	68bb      	ldr	r3, [r7, #8]
 800618e:	0159      	lsls	r1, r3, #5
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	440b      	add	r3, r1
 8006194:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006198:	4619      	mov	r1, r3
 800619a:	4b05      	ldr	r3, [pc, #20]	@ (80061b0 <USB_ActivateEndpoint+0x10c>)
 800619c:	4313      	orrs	r3, r2
 800619e:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 80061a0:	2300      	movs	r3, #0
}
 80061a2:	4618      	mov	r0, r3
 80061a4:	3714      	adds	r7, #20
 80061a6:	46bd      	mov	sp, r7
 80061a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ac:	4770      	bx	lr
 80061ae:	bf00      	nop
 80061b0:	10008000 	.word	0x10008000

080061b4 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80061b4:	b480      	push	{r7}
 80061b6:	b085      	sub	sp, #20
 80061b8:	af00      	add	r7, sp, #0
 80061ba:	6078      	str	r0, [r7, #4]
 80061bc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80061c2:	683b      	ldr	r3, [r7, #0]
 80061c4:	781b      	ldrb	r3, [r3, #0]
 80061c6:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 80061c8:	683b      	ldr	r3, [r7, #0]
 80061ca:	785b      	ldrb	r3, [r3, #1]
 80061cc:	2b01      	cmp	r3, #1
 80061ce:	d161      	bne.n	8006294 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80061d0:	68bb      	ldr	r3, [r7, #8]
 80061d2:	015a      	lsls	r2, r3, #5
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	4413      	add	r3, r2
 80061d8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80061e2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80061e6:	d11f      	bne.n	8006228 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80061e8:	68bb      	ldr	r3, [r7, #8]
 80061ea:	015a      	lsls	r2, r3, #5
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	4413      	add	r3, r2
 80061f0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	68ba      	ldr	r2, [r7, #8]
 80061f8:	0151      	lsls	r1, r2, #5
 80061fa:	68fa      	ldr	r2, [r7, #12]
 80061fc:	440a      	add	r2, r1
 80061fe:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006202:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8006206:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8006208:	68bb      	ldr	r3, [r7, #8]
 800620a:	015a      	lsls	r2, r3, #5
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	4413      	add	r3, r2
 8006210:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	68ba      	ldr	r2, [r7, #8]
 8006218:	0151      	lsls	r1, r2, #5
 800621a:	68fa      	ldr	r2, [r7, #12]
 800621c:	440a      	add	r2, r1
 800621e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006222:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006226:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800622e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006230:	683b      	ldr	r3, [r7, #0]
 8006232:	781b      	ldrb	r3, [r3, #0]
 8006234:	f003 030f 	and.w	r3, r3, #15
 8006238:	2101      	movs	r1, #1
 800623a:	fa01 f303 	lsl.w	r3, r1, r3
 800623e:	b29b      	uxth	r3, r3
 8006240:	43db      	mvns	r3, r3
 8006242:	68f9      	ldr	r1, [r7, #12]
 8006244:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006248:	4013      	ands	r3, r2
 800624a:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006252:	69da      	ldr	r2, [r3, #28]
 8006254:	683b      	ldr	r3, [r7, #0]
 8006256:	781b      	ldrb	r3, [r3, #0]
 8006258:	f003 030f 	and.w	r3, r3, #15
 800625c:	2101      	movs	r1, #1
 800625e:	fa01 f303 	lsl.w	r3, r1, r3
 8006262:	b29b      	uxth	r3, r3
 8006264:	43db      	mvns	r3, r3
 8006266:	68f9      	ldr	r1, [r7, #12]
 8006268:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800626c:	4013      	ands	r3, r2
 800626e:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8006270:	68bb      	ldr	r3, [r7, #8]
 8006272:	015a      	lsls	r2, r3, #5
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	4413      	add	r3, r2
 8006278:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800627c:	681a      	ldr	r2, [r3, #0]
 800627e:	68bb      	ldr	r3, [r7, #8]
 8006280:	0159      	lsls	r1, r3, #5
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	440b      	add	r3, r1
 8006286:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800628a:	4619      	mov	r1, r3
 800628c:	4b35      	ldr	r3, [pc, #212]	@ (8006364 <USB_DeactivateEndpoint+0x1b0>)
 800628e:	4013      	ands	r3, r2
 8006290:	600b      	str	r3, [r1, #0]
 8006292:	e060      	b.n	8006356 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006294:	68bb      	ldr	r3, [r7, #8]
 8006296:	015a      	lsls	r2, r3, #5
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	4413      	add	r3, r2
 800629c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80062a6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80062aa:	d11f      	bne.n	80062ec <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80062ac:	68bb      	ldr	r3, [r7, #8]
 80062ae:	015a      	lsls	r2, r3, #5
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	4413      	add	r3, r2
 80062b4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	68ba      	ldr	r2, [r7, #8]
 80062bc:	0151      	lsls	r1, r2, #5
 80062be:	68fa      	ldr	r2, [r7, #12]
 80062c0:	440a      	add	r2, r1
 80062c2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80062c6:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80062ca:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 80062cc:	68bb      	ldr	r3, [r7, #8]
 80062ce:	015a      	lsls	r2, r3, #5
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	4413      	add	r3, r2
 80062d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	68ba      	ldr	r2, [r7, #8]
 80062dc:	0151      	lsls	r1, r2, #5
 80062de:	68fa      	ldr	r2, [r7, #12]
 80062e0:	440a      	add	r2, r1
 80062e2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80062e6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80062ea:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80062f2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80062f4:	683b      	ldr	r3, [r7, #0]
 80062f6:	781b      	ldrb	r3, [r3, #0]
 80062f8:	f003 030f 	and.w	r3, r3, #15
 80062fc:	2101      	movs	r1, #1
 80062fe:	fa01 f303 	lsl.w	r3, r1, r3
 8006302:	041b      	lsls	r3, r3, #16
 8006304:	43db      	mvns	r3, r3
 8006306:	68f9      	ldr	r1, [r7, #12]
 8006308:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800630c:	4013      	ands	r3, r2
 800630e:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006316:	69da      	ldr	r2, [r3, #28]
 8006318:	683b      	ldr	r3, [r7, #0]
 800631a:	781b      	ldrb	r3, [r3, #0]
 800631c:	f003 030f 	and.w	r3, r3, #15
 8006320:	2101      	movs	r1, #1
 8006322:	fa01 f303 	lsl.w	r3, r1, r3
 8006326:	041b      	lsls	r3, r3, #16
 8006328:	43db      	mvns	r3, r3
 800632a:	68f9      	ldr	r1, [r7, #12]
 800632c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006330:	4013      	ands	r3, r2
 8006332:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8006334:	68bb      	ldr	r3, [r7, #8]
 8006336:	015a      	lsls	r2, r3, #5
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	4413      	add	r3, r2
 800633c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006340:	681a      	ldr	r2, [r3, #0]
 8006342:	68bb      	ldr	r3, [r7, #8]
 8006344:	0159      	lsls	r1, r3, #5
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	440b      	add	r3, r1
 800634a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800634e:	4619      	mov	r1, r3
 8006350:	4b05      	ldr	r3, [pc, #20]	@ (8006368 <USB_DeactivateEndpoint+0x1b4>)
 8006352:	4013      	ands	r3, r2
 8006354:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8006356:	2300      	movs	r3, #0
}
 8006358:	4618      	mov	r0, r3
 800635a:	3714      	adds	r7, #20
 800635c:	46bd      	mov	sp, r7
 800635e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006362:	4770      	bx	lr
 8006364:	ec337800 	.word	0xec337800
 8006368:	eff37800 	.word	0xeff37800

0800636c <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800636c:	b580      	push	{r7, lr}
 800636e:	b08a      	sub	sp, #40	@ 0x28
 8006370:	af02      	add	r7, sp, #8
 8006372:	60f8      	str	r0, [r7, #12]
 8006374:	60b9      	str	r1, [r7, #8]
 8006376:	4613      	mov	r3, r2
 8006378:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800637e:	68bb      	ldr	r3, [r7, #8]
 8006380:	781b      	ldrb	r3, [r3, #0]
 8006382:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006384:	68bb      	ldr	r3, [r7, #8]
 8006386:	785b      	ldrb	r3, [r3, #1]
 8006388:	2b01      	cmp	r3, #1
 800638a:	f040 8185 	bne.w	8006698 <USB_EPStartXfer+0x32c>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800638e:	68bb      	ldr	r3, [r7, #8]
 8006390:	691b      	ldr	r3, [r3, #16]
 8006392:	2b00      	cmp	r3, #0
 8006394:	d132      	bne.n	80063fc <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006396:	69bb      	ldr	r3, [r7, #24]
 8006398:	015a      	lsls	r2, r3, #5
 800639a:	69fb      	ldr	r3, [r7, #28]
 800639c:	4413      	add	r3, r2
 800639e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80063a2:	691a      	ldr	r2, [r3, #16]
 80063a4:	69bb      	ldr	r3, [r7, #24]
 80063a6:	0159      	lsls	r1, r3, #5
 80063a8:	69fb      	ldr	r3, [r7, #28]
 80063aa:	440b      	add	r3, r1
 80063ac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80063b0:	4619      	mov	r1, r3
 80063b2:	4ba7      	ldr	r3, [pc, #668]	@ (8006650 <USB_EPStartXfer+0x2e4>)
 80063b4:	4013      	ands	r3, r2
 80063b6:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80063b8:	69bb      	ldr	r3, [r7, #24]
 80063ba:	015a      	lsls	r2, r3, #5
 80063bc:	69fb      	ldr	r3, [r7, #28]
 80063be:	4413      	add	r3, r2
 80063c0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80063c4:	691b      	ldr	r3, [r3, #16]
 80063c6:	69ba      	ldr	r2, [r7, #24]
 80063c8:	0151      	lsls	r1, r2, #5
 80063ca:	69fa      	ldr	r2, [r7, #28]
 80063cc:	440a      	add	r2, r1
 80063ce:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80063d2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80063d6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80063d8:	69bb      	ldr	r3, [r7, #24]
 80063da:	015a      	lsls	r2, r3, #5
 80063dc:	69fb      	ldr	r3, [r7, #28]
 80063de:	4413      	add	r3, r2
 80063e0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80063e4:	691a      	ldr	r2, [r3, #16]
 80063e6:	69bb      	ldr	r3, [r7, #24]
 80063e8:	0159      	lsls	r1, r3, #5
 80063ea:	69fb      	ldr	r3, [r7, #28]
 80063ec:	440b      	add	r3, r1
 80063ee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80063f2:	4619      	mov	r1, r3
 80063f4:	4b97      	ldr	r3, [pc, #604]	@ (8006654 <USB_EPStartXfer+0x2e8>)
 80063f6:	4013      	ands	r3, r2
 80063f8:	610b      	str	r3, [r1, #16]
 80063fa:	e097      	b.n	800652c <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80063fc:	69bb      	ldr	r3, [r7, #24]
 80063fe:	015a      	lsls	r2, r3, #5
 8006400:	69fb      	ldr	r3, [r7, #28]
 8006402:	4413      	add	r3, r2
 8006404:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006408:	691a      	ldr	r2, [r3, #16]
 800640a:	69bb      	ldr	r3, [r7, #24]
 800640c:	0159      	lsls	r1, r3, #5
 800640e:	69fb      	ldr	r3, [r7, #28]
 8006410:	440b      	add	r3, r1
 8006412:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006416:	4619      	mov	r1, r3
 8006418:	4b8e      	ldr	r3, [pc, #568]	@ (8006654 <USB_EPStartXfer+0x2e8>)
 800641a:	4013      	ands	r3, r2
 800641c:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800641e:	69bb      	ldr	r3, [r7, #24]
 8006420:	015a      	lsls	r2, r3, #5
 8006422:	69fb      	ldr	r3, [r7, #28]
 8006424:	4413      	add	r3, r2
 8006426:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800642a:	691a      	ldr	r2, [r3, #16]
 800642c:	69bb      	ldr	r3, [r7, #24]
 800642e:	0159      	lsls	r1, r3, #5
 8006430:	69fb      	ldr	r3, [r7, #28]
 8006432:	440b      	add	r3, r1
 8006434:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006438:	4619      	mov	r1, r3
 800643a:	4b85      	ldr	r3, [pc, #532]	@ (8006650 <USB_EPStartXfer+0x2e4>)
 800643c:	4013      	ands	r3, r2
 800643e:	610b      	str	r3, [r1, #16]

      if (epnum == 0U)
 8006440:	69bb      	ldr	r3, [r7, #24]
 8006442:	2b00      	cmp	r3, #0
 8006444:	d11a      	bne.n	800647c <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8006446:	68bb      	ldr	r3, [r7, #8]
 8006448:	691a      	ldr	r2, [r3, #16]
 800644a:	68bb      	ldr	r3, [r7, #8]
 800644c:	689b      	ldr	r3, [r3, #8]
 800644e:	429a      	cmp	r2, r3
 8006450:	d903      	bls.n	800645a <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8006452:	68bb      	ldr	r3, [r7, #8]
 8006454:	689a      	ldr	r2, [r3, #8]
 8006456:	68bb      	ldr	r3, [r7, #8]
 8006458:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800645a:	69bb      	ldr	r3, [r7, #24]
 800645c:	015a      	lsls	r2, r3, #5
 800645e:	69fb      	ldr	r3, [r7, #28]
 8006460:	4413      	add	r3, r2
 8006462:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006466:	691b      	ldr	r3, [r3, #16]
 8006468:	69ba      	ldr	r2, [r7, #24]
 800646a:	0151      	lsls	r1, r2, #5
 800646c:	69fa      	ldr	r2, [r7, #28]
 800646e:	440a      	add	r2, r1
 8006470:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006474:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006478:	6113      	str	r3, [r2, #16]
 800647a:	e044      	b.n	8006506 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800647c:	68bb      	ldr	r3, [r7, #8]
 800647e:	691a      	ldr	r2, [r3, #16]
 8006480:	68bb      	ldr	r3, [r7, #8]
 8006482:	689b      	ldr	r3, [r3, #8]
 8006484:	4413      	add	r3, r2
 8006486:	1e5a      	subs	r2, r3, #1
 8006488:	68bb      	ldr	r3, [r7, #8]
 800648a:	689b      	ldr	r3, [r3, #8]
 800648c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006490:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 8006492:	69bb      	ldr	r3, [r7, #24]
 8006494:	015a      	lsls	r2, r3, #5
 8006496:	69fb      	ldr	r3, [r7, #28]
 8006498:	4413      	add	r3, r2
 800649a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800649e:	691a      	ldr	r2, [r3, #16]
 80064a0:	8afb      	ldrh	r3, [r7, #22]
 80064a2:	04d9      	lsls	r1, r3, #19
 80064a4:	4b6c      	ldr	r3, [pc, #432]	@ (8006658 <USB_EPStartXfer+0x2ec>)
 80064a6:	400b      	ands	r3, r1
 80064a8:	69b9      	ldr	r1, [r7, #24]
 80064aa:	0148      	lsls	r0, r1, #5
 80064ac:	69f9      	ldr	r1, [r7, #28]
 80064ae:	4401      	add	r1, r0
 80064b0:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80064b4:	4313      	orrs	r3, r2
 80064b6:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 80064b8:	68bb      	ldr	r3, [r7, #8]
 80064ba:	791b      	ldrb	r3, [r3, #4]
 80064bc:	2b01      	cmp	r3, #1
 80064be:	d122      	bne.n	8006506 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 80064c0:	69bb      	ldr	r3, [r7, #24]
 80064c2:	015a      	lsls	r2, r3, #5
 80064c4:	69fb      	ldr	r3, [r7, #28]
 80064c6:	4413      	add	r3, r2
 80064c8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80064cc:	691b      	ldr	r3, [r3, #16]
 80064ce:	69ba      	ldr	r2, [r7, #24]
 80064d0:	0151      	lsls	r1, r2, #5
 80064d2:	69fa      	ldr	r2, [r7, #28]
 80064d4:	440a      	add	r2, r1
 80064d6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80064da:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 80064de:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 80064e0:	69bb      	ldr	r3, [r7, #24]
 80064e2:	015a      	lsls	r2, r3, #5
 80064e4:	69fb      	ldr	r3, [r7, #28]
 80064e6:	4413      	add	r3, r2
 80064e8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80064ec:	691a      	ldr	r2, [r3, #16]
 80064ee:	8afb      	ldrh	r3, [r7, #22]
 80064f0:	075b      	lsls	r3, r3, #29
 80064f2:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 80064f6:	69b9      	ldr	r1, [r7, #24]
 80064f8:	0148      	lsls	r0, r1, #5
 80064fa:	69f9      	ldr	r1, [r7, #28]
 80064fc:	4401      	add	r1, r0
 80064fe:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8006502:	4313      	orrs	r3, r2
 8006504:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8006506:	69bb      	ldr	r3, [r7, #24]
 8006508:	015a      	lsls	r2, r3, #5
 800650a:	69fb      	ldr	r3, [r7, #28]
 800650c:	4413      	add	r3, r2
 800650e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006512:	691a      	ldr	r2, [r3, #16]
 8006514:	68bb      	ldr	r3, [r7, #8]
 8006516:	691b      	ldr	r3, [r3, #16]
 8006518:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800651c:	69b9      	ldr	r1, [r7, #24]
 800651e:	0148      	lsls	r0, r1, #5
 8006520:	69f9      	ldr	r1, [r7, #28]
 8006522:	4401      	add	r1, r0
 8006524:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8006528:	4313      	orrs	r3, r2
 800652a:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800652c:	79fb      	ldrb	r3, [r7, #7]
 800652e:	2b01      	cmp	r3, #1
 8006530:	d14b      	bne.n	80065ca <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8006532:	68bb      	ldr	r3, [r7, #8]
 8006534:	69db      	ldr	r3, [r3, #28]
 8006536:	2b00      	cmp	r3, #0
 8006538:	d009      	beq.n	800654e <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800653a:	69bb      	ldr	r3, [r7, #24]
 800653c:	015a      	lsls	r2, r3, #5
 800653e:	69fb      	ldr	r3, [r7, #28]
 8006540:	4413      	add	r3, r2
 8006542:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006546:	461a      	mov	r2, r3
 8006548:	68bb      	ldr	r3, [r7, #8]
 800654a:	69db      	ldr	r3, [r3, #28]
 800654c:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800654e:	68bb      	ldr	r3, [r7, #8]
 8006550:	791b      	ldrb	r3, [r3, #4]
 8006552:	2b01      	cmp	r3, #1
 8006554:	d128      	bne.n	80065a8 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006556:	69fb      	ldr	r3, [r7, #28]
 8006558:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800655c:	689b      	ldr	r3, [r3, #8]
 800655e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006562:	2b00      	cmp	r3, #0
 8006564:	d110      	bne.n	8006588 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8006566:	69bb      	ldr	r3, [r7, #24]
 8006568:	015a      	lsls	r2, r3, #5
 800656a:	69fb      	ldr	r3, [r7, #28]
 800656c:	4413      	add	r3, r2
 800656e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	69ba      	ldr	r2, [r7, #24]
 8006576:	0151      	lsls	r1, r2, #5
 8006578:	69fa      	ldr	r2, [r7, #28]
 800657a:	440a      	add	r2, r1
 800657c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006580:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006584:	6013      	str	r3, [r2, #0]
 8006586:	e00f      	b.n	80065a8 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8006588:	69bb      	ldr	r3, [r7, #24]
 800658a:	015a      	lsls	r2, r3, #5
 800658c:	69fb      	ldr	r3, [r7, #28]
 800658e:	4413      	add	r3, r2
 8006590:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	69ba      	ldr	r2, [r7, #24]
 8006598:	0151      	lsls	r1, r2, #5
 800659a:	69fa      	ldr	r2, [r7, #28]
 800659c:	440a      	add	r2, r1
 800659e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80065a2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80065a6:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80065a8:	69bb      	ldr	r3, [r7, #24]
 80065aa:	015a      	lsls	r2, r3, #5
 80065ac:	69fb      	ldr	r3, [r7, #28]
 80065ae:	4413      	add	r3, r2
 80065b0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	69ba      	ldr	r2, [r7, #24]
 80065b8:	0151      	lsls	r1, r2, #5
 80065ba:	69fa      	ldr	r2, [r7, #28]
 80065bc:	440a      	add	r2, r1
 80065be:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80065c2:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80065c6:	6013      	str	r3, [r2, #0]
 80065c8:	e169      	b.n	800689e <USB_EPStartXfer+0x532>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80065ca:	69bb      	ldr	r3, [r7, #24]
 80065cc:	015a      	lsls	r2, r3, #5
 80065ce:	69fb      	ldr	r3, [r7, #28]
 80065d0:	4413      	add	r3, r2
 80065d2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	69ba      	ldr	r2, [r7, #24]
 80065da:	0151      	lsls	r1, r2, #5
 80065dc:	69fa      	ldr	r2, [r7, #28]
 80065de:	440a      	add	r2, r1
 80065e0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80065e4:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80065e8:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80065ea:	68bb      	ldr	r3, [r7, #8]
 80065ec:	791b      	ldrb	r3, [r3, #4]
 80065ee:	2b01      	cmp	r3, #1
 80065f0:	d015      	beq.n	800661e <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 80065f2:	68bb      	ldr	r3, [r7, #8]
 80065f4:	691b      	ldr	r3, [r3, #16]
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	f000 8151 	beq.w	800689e <USB_EPStartXfer+0x532>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80065fc:	69fb      	ldr	r3, [r7, #28]
 80065fe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006602:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006604:	68bb      	ldr	r3, [r7, #8]
 8006606:	781b      	ldrb	r3, [r3, #0]
 8006608:	f003 030f 	and.w	r3, r3, #15
 800660c:	2101      	movs	r1, #1
 800660e:	fa01 f303 	lsl.w	r3, r1, r3
 8006612:	69f9      	ldr	r1, [r7, #28]
 8006614:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006618:	4313      	orrs	r3, r2
 800661a:	634b      	str	r3, [r1, #52]	@ 0x34
 800661c:	e13f      	b.n	800689e <USB_EPStartXfer+0x532>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800661e:	69fb      	ldr	r3, [r7, #28]
 8006620:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006624:	689b      	ldr	r3, [r3, #8]
 8006626:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800662a:	2b00      	cmp	r3, #0
 800662c:	d116      	bne.n	800665c <USB_EPStartXfer+0x2f0>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800662e:	69bb      	ldr	r3, [r7, #24]
 8006630:	015a      	lsls	r2, r3, #5
 8006632:	69fb      	ldr	r3, [r7, #28]
 8006634:	4413      	add	r3, r2
 8006636:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	69ba      	ldr	r2, [r7, #24]
 800663e:	0151      	lsls	r1, r2, #5
 8006640:	69fa      	ldr	r2, [r7, #28]
 8006642:	440a      	add	r2, r1
 8006644:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006648:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800664c:	6013      	str	r3, [r2, #0]
 800664e:	e015      	b.n	800667c <USB_EPStartXfer+0x310>
 8006650:	e007ffff 	.word	0xe007ffff
 8006654:	fff80000 	.word	0xfff80000
 8006658:	1ff80000 	.word	0x1ff80000
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800665c:	69bb      	ldr	r3, [r7, #24]
 800665e:	015a      	lsls	r2, r3, #5
 8006660:	69fb      	ldr	r3, [r7, #28]
 8006662:	4413      	add	r3, r2
 8006664:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	69ba      	ldr	r2, [r7, #24]
 800666c:	0151      	lsls	r1, r2, #5
 800666e:	69fa      	ldr	r2, [r7, #28]
 8006670:	440a      	add	r2, r1
 8006672:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006676:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800667a:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800667c:	68bb      	ldr	r3, [r7, #8]
 800667e:	68d9      	ldr	r1, [r3, #12]
 8006680:	68bb      	ldr	r3, [r7, #8]
 8006682:	781a      	ldrb	r2, [r3, #0]
 8006684:	68bb      	ldr	r3, [r7, #8]
 8006686:	691b      	ldr	r3, [r3, #16]
 8006688:	b298      	uxth	r0, r3
 800668a:	79fb      	ldrb	r3, [r7, #7]
 800668c:	9300      	str	r3, [sp, #0]
 800668e:	4603      	mov	r3, r0
 8006690:	68f8      	ldr	r0, [r7, #12]
 8006692:	f000 f9b9 	bl	8006a08 <USB_WritePacket>
 8006696:	e102      	b.n	800689e <USB_EPStartXfer+0x532>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8006698:	69bb      	ldr	r3, [r7, #24]
 800669a:	015a      	lsls	r2, r3, #5
 800669c:	69fb      	ldr	r3, [r7, #28]
 800669e:	4413      	add	r3, r2
 80066a0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80066a4:	691a      	ldr	r2, [r3, #16]
 80066a6:	69bb      	ldr	r3, [r7, #24]
 80066a8:	0159      	lsls	r1, r3, #5
 80066aa:	69fb      	ldr	r3, [r7, #28]
 80066ac:	440b      	add	r3, r1
 80066ae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80066b2:	4619      	mov	r1, r3
 80066b4:	4b7c      	ldr	r3, [pc, #496]	@ (80068a8 <USB_EPStartXfer+0x53c>)
 80066b6:	4013      	ands	r3, r2
 80066b8:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80066ba:	69bb      	ldr	r3, [r7, #24]
 80066bc:	015a      	lsls	r2, r3, #5
 80066be:	69fb      	ldr	r3, [r7, #28]
 80066c0:	4413      	add	r3, r2
 80066c2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80066c6:	691a      	ldr	r2, [r3, #16]
 80066c8:	69bb      	ldr	r3, [r7, #24]
 80066ca:	0159      	lsls	r1, r3, #5
 80066cc:	69fb      	ldr	r3, [r7, #28]
 80066ce:	440b      	add	r3, r1
 80066d0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80066d4:	4619      	mov	r1, r3
 80066d6:	4b75      	ldr	r3, [pc, #468]	@ (80068ac <USB_EPStartXfer+0x540>)
 80066d8:	4013      	ands	r3, r2
 80066da:	610b      	str	r3, [r1, #16]

    if (epnum == 0U)
 80066dc:	69bb      	ldr	r3, [r7, #24]
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d12f      	bne.n	8006742 <USB_EPStartXfer+0x3d6>
    {
      if (ep->xfer_len > 0U)
 80066e2:	68bb      	ldr	r3, [r7, #8]
 80066e4:	691b      	ldr	r3, [r3, #16]
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d003      	beq.n	80066f2 <USB_EPStartXfer+0x386>
      {
        ep->xfer_len = ep->maxpacket;
 80066ea:	68bb      	ldr	r3, [r7, #8]
 80066ec:	689a      	ldr	r2, [r3, #8]
 80066ee:	68bb      	ldr	r3, [r7, #8]
 80066f0:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 80066f2:	68bb      	ldr	r3, [r7, #8]
 80066f4:	689a      	ldr	r2, [r3, #8]
 80066f6:	68bb      	ldr	r3, [r7, #8]
 80066f8:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 80066fa:	69bb      	ldr	r3, [r7, #24]
 80066fc:	015a      	lsls	r2, r3, #5
 80066fe:	69fb      	ldr	r3, [r7, #28]
 8006700:	4413      	add	r3, r2
 8006702:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006706:	691a      	ldr	r2, [r3, #16]
 8006708:	68bb      	ldr	r3, [r7, #8]
 800670a:	6a1b      	ldr	r3, [r3, #32]
 800670c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006710:	69b9      	ldr	r1, [r7, #24]
 8006712:	0148      	lsls	r0, r1, #5
 8006714:	69f9      	ldr	r1, [r7, #28]
 8006716:	4401      	add	r1, r0
 8006718:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800671c:	4313      	orrs	r3, r2
 800671e:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006720:	69bb      	ldr	r3, [r7, #24]
 8006722:	015a      	lsls	r2, r3, #5
 8006724:	69fb      	ldr	r3, [r7, #28]
 8006726:	4413      	add	r3, r2
 8006728:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800672c:	691b      	ldr	r3, [r3, #16]
 800672e:	69ba      	ldr	r2, [r7, #24]
 8006730:	0151      	lsls	r1, r2, #5
 8006732:	69fa      	ldr	r2, [r7, #28]
 8006734:	440a      	add	r2, r1
 8006736:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800673a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800673e:	6113      	str	r3, [r2, #16]
 8006740:	e05f      	b.n	8006802 <USB_EPStartXfer+0x496>
    }
    else
    {
      if (ep->xfer_len == 0U)
 8006742:	68bb      	ldr	r3, [r7, #8]
 8006744:	691b      	ldr	r3, [r3, #16]
 8006746:	2b00      	cmp	r3, #0
 8006748:	d123      	bne.n	8006792 <USB_EPStartXfer+0x426>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800674a:	69bb      	ldr	r3, [r7, #24]
 800674c:	015a      	lsls	r2, r3, #5
 800674e:	69fb      	ldr	r3, [r7, #28]
 8006750:	4413      	add	r3, r2
 8006752:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006756:	691a      	ldr	r2, [r3, #16]
 8006758:	68bb      	ldr	r3, [r7, #8]
 800675a:	689b      	ldr	r3, [r3, #8]
 800675c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006760:	69b9      	ldr	r1, [r7, #24]
 8006762:	0148      	lsls	r0, r1, #5
 8006764:	69f9      	ldr	r1, [r7, #28]
 8006766:	4401      	add	r1, r0
 8006768:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800676c:	4313      	orrs	r3, r2
 800676e:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006770:	69bb      	ldr	r3, [r7, #24]
 8006772:	015a      	lsls	r2, r3, #5
 8006774:	69fb      	ldr	r3, [r7, #28]
 8006776:	4413      	add	r3, r2
 8006778:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800677c:	691b      	ldr	r3, [r3, #16]
 800677e:	69ba      	ldr	r2, [r7, #24]
 8006780:	0151      	lsls	r1, r2, #5
 8006782:	69fa      	ldr	r2, [r7, #28]
 8006784:	440a      	add	r2, r1
 8006786:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800678a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800678e:	6113      	str	r3, [r2, #16]
 8006790:	e037      	b.n	8006802 <USB_EPStartXfer+0x496>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8006792:	68bb      	ldr	r3, [r7, #8]
 8006794:	691a      	ldr	r2, [r3, #16]
 8006796:	68bb      	ldr	r3, [r7, #8]
 8006798:	689b      	ldr	r3, [r3, #8]
 800679a:	4413      	add	r3, r2
 800679c:	1e5a      	subs	r2, r3, #1
 800679e:	68bb      	ldr	r3, [r7, #8]
 80067a0:	689b      	ldr	r3, [r3, #8]
 80067a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80067a6:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 80067a8:	68bb      	ldr	r3, [r7, #8]
 80067aa:	689b      	ldr	r3, [r3, #8]
 80067ac:	8afa      	ldrh	r2, [r7, #22]
 80067ae:	fb03 f202 	mul.w	r2, r3, r2
 80067b2:	68bb      	ldr	r3, [r7, #8]
 80067b4:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 80067b6:	69bb      	ldr	r3, [r7, #24]
 80067b8:	015a      	lsls	r2, r3, #5
 80067ba:	69fb      	ldr	r3, [r7, #28]
 80067bc:	4413      	add	r3, r2
 80067be:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80067c2:	691a      	ldr	r2, [r3, #16]
 80067c4:	8afb      	ldrh	r3, [r7, #22]
 80067c6:	04d9      	lsls	r1, r3, #19
 80067c8:	4b39      	ldr	r3, [pc, #228]	@ (80068b0 <USB_EPStartXfer+0x544>)
 80067ca:	400b      	ands	r3, r1
 80067cc:	69b9      	ldr	r1, [r7, #24]
 80067ce:	0148      	lsls	r0, r1, #5
 80067d0:	69f9      	ldr	r1, [r7, #28]
 80067d2:	4401      	add	r1, r0
 80067d4:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80067d8:	4313      	orrs	r3, r2
 80067da:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 80067dc:	69bb      	ldr	r3, [r7, #24]
 80067de:	015a      	lsls	r2, r3, #5
 80067e0:	69fb      	ldr	r3, [r7, #28]
 80067e2:	4413      	add	r3, r2
 80067e4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80067e8:	691a      	ldr	r2, [r3, #16]
 80067ea:	68bb      	ldr	r3, [r7, #8]
 80067ec:	6a1b      	ldr	r3, [r3, #32]
 80067ee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80067f2:	69b9      	ldr	r1, [r7, #24]
 80067f4:	0148      	lsls	r0, r1, #5
 80067f6:	69f9      	ldr	r1, [r7, #28]
 80067f8:	4401      	add	r1, r0
 80067fa:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80067fe:	4313      	orrs	r3, r2
 8006800:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8006802:	79fb      	ldrb	r3, [r7, #7]
 8006804:	2b01      	cmp	r3, #1
 8006806:	d10d      	bne.n	8006824 <USB_EPStartXfer+0x4b8>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8006808:	68bb      	ldr	r3, [r7, #8]
 800680a:	68db      	ldr	r3, [r3, #12]
 800680c:	2b00      	cmp	r3, #0
 800680e:	d009      	beq.n	8006824 <USB_EPStartXfer+0x4b8>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8006810:	68bb      	ldr	r3, [r7, #8]
 8006812:	68d9      	ldr	r1, [r3, #12]
 8006814:	69bb      	ldr	r3, [r7, #24]
 8006816:	015a      	lsls	r2, r3, #5
 8006818:	69fb      	ldr	r3, [r7, #28]
 800681a:	4413      	add	r3, r2
 800681c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006820:	460a      	mov	r2, r1
 8006822:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8006824:	68bb      	ldr	r3, [r7, #8]
 8006826:	791b      	ldrb	r3, [r3, #4]
 8006828:	2b01      	cmp	r3, #1
 800682a:	d128      	bne.n	800687e <USB_EPStartXfer+0x512>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800682c:	69fb      	ldr	r3, [r7, #28]
 800682e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006832:	689b      	ldr	r3, [r3, #8]
 8006834:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006838:	2b00      	cmp	r3, #0
 800683a:	d110      	bne.n	800685e <USB_EPStartXfer+0x4f2>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800683c:	69bb      	ldr	r3, [r7, #24]
 800683e:	015a      	lsls	r2, r3, #5
 8006840:	69fb      	ldr	r3, [r7, #28]
 8006842:	4413      	add	r3, r2
 8006844:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	69ba      	ldr	r2, [r7, #24]
 800684c:	0151      	lsls	r1, r2, #5
 800684e:	69fa      	ldr	r2, [r7, #28]
 8006850:	440a      	add	r2, r1
 8006852:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006856:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800685a:	6013      	str	r3, [r2, #0]
 800685c:	e00f      	b.n	800687e <USB_EPStartXfer+0x512>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800685e:	69bb      	ldr	r3, [r7, #24]
 8006860:	015a      	lsls	r2, r3, #5
 8006862:	69fb      	ldr	r3, [r7, #28]
 8006864:	4413      	add	r3, r2
 8006866:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	69ba      	ldr	r2, [r7, #24]
 800686e:	0151      	lsls	r1, r2, #5
 8006870:	69fa      	ldr	r2, [r7, #28]
 8006872:	440a      	add	r2, r1
 8006874:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006878:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800687c:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800687e:	69bb      	ldr	r3, [r7, #24]
 8006880:	015a      	lsls	r2, r3, #5
 8006882:	69fb      	ldr	r3, [r7, #28]
 8006884:	4413      	add	r3, r2
 8006886:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	69ba      	ldr	r2, [r7, #24]
 800688e:	0151      	lsls	r1, r2, #5
 8006890:	69fa      	ldr	r2, [r7, #28]
 8006892:	440a      	add	r2, r1
 8006894:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006898:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800689c:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800689e:	2300      	movs	r3, #0
}
 80068a0:	4618      	mov	r0, r3
 80068a2:	3720      	adds	r7, #32
 80068a4:	46bd      	mov	sp, r7
 80068a6:	bd80      	pop	{r7, pc}
 80068a8:	fff80000 	.word	0xfff80000
 80068ac:	e007ffff 	.word	0xe007ffff
 80068b0:	1ff80000 	.word	0x1ff80000

080068b4 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80068b4:	b480      	push	{r7}
 80068b6:	b087      	sub	sp, #28
 80068b8:	af00      	add	r7, sp, #0
 80068ba:	6078      	str	r0, [r7, #4]
 80068bc:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80068be:	2300      	movs	r3, #0
 80068c0:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 80068c2:	2300      	movs	r3, #0
 80068c4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 80068ca:	683b      	ldr	r3, [r7, #0]
 80068cc:	785b      	ldrb	r3, [r3, #1]
 80068ce:	2b01      	cmp	r3, #1
 80068d0:	d14a      	bne.n	8006968 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80068d2:	683b      	ldr	r3, [r7, #0]
 80068d4:	781b      	ldrb	r3, [r3, #0]
 80068d6:	015a      	lsls	r2, r3, #5
 80068d8:	693b      	ldr	r3, [r7, #16]
 80068da:	4413      	add	r3, r2
 80068dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80068e6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80068ea:	f040 8086 	bne.w	80069fa <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 80068ee:	683b      	ldr	r3, [r7, #0]
 80068f0:	781b      	ldrb	r3, [r3, #0]
 80068f2:	015a      	lsls	r2, r3, #5
 80068f4:	693b      	ldr	r3, [r7, #16]
 80068f6:	4413      	add	r3, r2
 80068f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	683a      	ldr	r2, [r7, #0]
 8006900:	7812      	ldrb	r2, [r2, #0]
 8006902:	0151      	lsls	r1, r2, #5
 8006904:	693a      	ldr	r2, [r7, #16]
 8006906:	440a      	add	r2, r1
 8006908:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800690c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8006910:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8006912:	683b      	ldr	r3, [r7, #0]
 8006914:	781b      	ldrb	r3, [r3, #0]
 8006916:	015a      	lsls	r2, r3, #5
 8006918:	693b      	ldr	r3, [r7, #16]
 800691a:	4413      	add	r3, r2
 800691c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	683a      	ldr	r2, [r7, #0]
 8006924:	7812      	ldrb	r2, [r2, #0]
 8006926:	0151      	lsls	r1, r2, #5
 8006928:	693a      	ldr	r2, [r7, #16]
 800692a:	440a      	add	r2, r1
 800692c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006930:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006934:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	3301      	adds	r3, #1
 800693a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	f242 7210 	movw	r2, #10000	@ 0x2710
 8006942:	4293      	cmp	r3, r2
 8006944:	d902      	bls.n	800694c <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8006946:	2301      	movs	r3, #1
 8006948:	75fb      	strb	r3, [r7, #23]
          break;
 800694a:	e056      	b.n	80069fa <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800694c:	683b      	ldr	r3, [r7, #0]
 800694e:	781b      	ldrb	r3, [r3, #0]
 8006950:	015a      	lsls	r2, r3, #5
 8006952:	693b      	ldr	r3, [r7, #16]
 8006954:	4413      	add	r3, r2
 8006956:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006960:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006964:	d0e7      	beq.n	8006936 <USB_EPStopXfer+0x82>
 8006966:	e048      	b.n	80069fa <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006968:	683b      	ldr	r3, [r7, #0]
 800696a:	781b      	ldrb	r3, [r3, #0]
 800696c:	015a      	lsls	r2, r3, #5
 800696e:	693b      	ldr	r3, [r7, #16]
 8006970:	4413      	add	r3, r2
 8006972:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800697c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006980:	d13b      	bne.n	80069fa <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8006982:	683b      	ldr	r3, [r7, #0]
 8006984:	781b      	ldrb	r3, [r3, #0]
 8006986:	015a      	lsls	r2, r3, #5
 8006988:	693b      	ldr	r3, [r7, #16]
 800698a:	4413      	add	r3, r2
 800698c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	683a      	ldr	r2, [r7, #0]
 8006994:	7812      	ldrb	r2, [r2, #0]
 8006996:	0151      	lsls	r1, r2, #5
 8006998:	693a      	ldr	r2, [r7, #16]
 800699a:	440a      	add	r2, r1
 800699c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80069a0:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80069a4:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 80069a6:	683b      	ldr	r3, [r7, #0]
 80069a8:	781b      	ldrb	r3, [r3, #0]
 80069aa:	015a      	lsls	r2, r3, #5
 80069ac:	693b      	ldr	r3, [r7, #16]
 80069ae:	4413      	add	r3, r2
 80069b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	683a      	ldr	r2, [r7, #0]
 80069b8:	7812      	ldrb	r2, [r2, #0]
 80069ba:	0151      	lsls	r1, r2, #5
 80069bc:	693a      	ldr	r2, [r7, #16]
 80069be:	440a      	add	r2, r1
 80069c0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80069c4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80069c8:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	3301      	adds	r3, #1
 80069ce:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	f242 7210 	movw	r2, #10000	@ 0x2710
 80069d6:	4293      	cmp	r3, r2
 80069d8:	d902      	bls.n	80069e0 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 80069da:	2301      	movs	r3, #1
 80069dc:	75fb      	strb	r3, [r7, #23]
          break;
 80069de:	e00c      	b.n	80069fa <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 80069e0:	683b      	ldr	r3, [r7, #0]
 80069e2:	781b      	ldrb	r3, [r3, #0]
 80069e4:	015a      	lsls	r2, r3, #5
 80069e6:	693b      	ldr	r3, [r7, #16]
 80069e8:	4413      	add	r3, r2
 80069ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80069f4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80069f8:	d0e7      	beq.n	80069ca <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 80069fa:	7dfb      	ldrb	r3, [r7, #23]
}
 80069fc:	4618      	mov	r0, r3
 80069fe:	371c      	adds	r7, #28
 8006a00:	46bd      	mov	sp, r7
 8006a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a06:	4770      	bx	lr

08006a08 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8006a08:	b480      	push	{r7}
 8006a0a:	b089      	sub	sp, #36	@ 0x24
 8006a0c:	af00      	add	r7, sp, #0
 8006a0e:	60f8      	str	r0, [r7, #12]
 8006a10:	60b9      	str	r1, [r7, #8]
 8006a12:	4611      	mov	r1, r2
 8006a14:	461a      	mov	r2, r3
 8006a16:	460b      	mov	r3, r1
 8006a18:	71fb      	strb	r3, [r7, #7]
 8006a1a:	4613      	mov	r3, r2
 8006a1c:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8006a22:	68bb      	ldr	r3, [r7, #8]
 8006a24:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8006a26:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d123      	bne.n	8006a76 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8006a2e:	88bb      	ldrh	r3, [r7, #4]
 8006a30:	3303      	adds	r3, #3
 8006a32:	089b      	lsrs	r3, r3, #2
 8006a34:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8006a36:	2300      	movs	r3, #0
 8006a38:	61bb      	str	r3, [r7, #24]
 8006a3a:	e018      	b.n	8006a6e <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8006a3c:	79fb      	ldrb	r3, [r7, #7]
 8006a3e:	031a      	lsls	r2, r3, #12
 8006a40:	697b      	ldr	r3, [r7, #20]
 8006a42:	4413      	add	r3, r2
 8006a44:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006a48:	461a      	mov	r2, r3
 8006a4a:	69fb      	ldr	r3, [r7, #28]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	6013      	str	r3, [r2, #0]
      pSrc++;
 8006a50:	69fb      	ldr	r3, [r7, #28]
 8006a52:	3301      	adds	r3, #1
 8006a54:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006a56:	69fb      	ldr	r3, [r7, #28]
 8006a58:	3301      	adds	r3, #1
 8006a5a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006a5c:	69fb      	ldr	r3, [r7, #28]
 8006a5e:	3301      	adds	r3, #1
 8006a60:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006a62:	69fb      	ldr	r3, [r7, #28]
 8006a64:	3301      	adds	r3, #1
 8006a66:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8006a68:	69bb      	ldr	r3, [r7, #24]
 8006a6a:	3301      	adds	r3, #1
 8006a6c:	61bb      	str	r3, [r7, #24]
 8006a6e:	69ba      	ldr	r2, [r7, #24]
 8006a70:	693b      	ldr	r3, [r7, #16]
 8006a72:	429a      	cmp	r2, r3
 8006a74:	d3e2      	bcc.n	8006a3c <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8006a76:	2300      	movs	r3, #0
}
 8006a78:	4618      	mov	r0, r3
 8006a7a:	3724      	adds	r7, #36	@ 0x24
 8006a7c:	46bd      	mov	sp, r7
 8006a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a82:	4770      	bx	lr

08006a84 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8006a84:	b480      	push	{r7}
 8006a86:	b08b      	sub	sp, #44	@ 0x2c
 8006a88:	af00      	add	r7, sp, #0
 8006a8a:	60f8      	str	r0, [r7, #12]
 8006a8c:	60b9      	str	r1, [r7, #8]
 8006a8e:	4613      	mov	r3, r2
 8006a90:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8006a96:	68bb      	ldr	r3, [r7, #8]
 8006a98:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8006a9a:	88fb      	ldrh	r3, [r7, #6]
 8006a9c:	089b      	lsrs	r3, r3, #2
 8006a9e:	b29b      	uxth	r3, r3
 8006aa0:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8006aa2:	88fb      	ldrh	r3, [r7, #6]
 8006aa4:	f003 0303 	and.w	r3, r3, #3
 8006aa8:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8006aaa:	2300      	movs	r3, #0
 8006aac:	623b      	str	r3, [r7, #32]
 8006aae:	e014      	b.n	8006ada <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8006ab0:	69bb      	ldr	r3, [r7, #24]
 8006ab2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006ab6:	681a      	ldr	r2, [r3, #0]
 8006ab8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006aba:	601a      	str	r2, [r3, #0]
    pDest++;
 8006abc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006abe:	3301      	adds	r3, #1
 8006ac0:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006ac2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ac4:	3301      	adds	r3, #1
 8006ac6:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006ac8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006aca:	3301      	adds	r3, #1
 8006acc:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006ace:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ad0:	3301      	adds	r3, #1
 8006ad2:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8006ad4:	6a3b      	ldr	r3, [r7, #32]
 8006ad6:	3301      	adds	r3, #1
 8006ad8:	623b      	str	r3, [r7, #32]
 8006ada:	6a3a      	ldr	r2, [r7, #32]
 8006adc:	697b      	ldr	r3, [r7, #20]
 8006ade:	429a      	cmp	r2, r3
 8006ae0:	d3e6      	bcc.n	8006ab0 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8006ae2:	8bfb      	ldrh	r3, [r7, #30]
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	d01e      	beq.n	8006b26 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8006ae8:	2300      	movs	r3, #0
 8006aea:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8006aec:	69bb      	ldr	r3, [r7, #24]
 8006aee:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006af2:	461a      	mov	r2, r3
 8006af4:	f107 0310 	add.w	r3, r7, #16
 8006af8:	6812      	ldr	r2, [r2, #0]
 8006afa:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8006afc:	693a      	ldr	r2, [r7, #16]
 8006afe:	6a3b      	ldr	r3, [r7, #32]
 8006b00:	b2db      	uxtb	r3, r3
 8006b02:	00db      	lsls	r3, r3, #3
 8006b04:	fa22 f303 	lsr.w	r3, r2, r3
 8006b08:	b2da      	uxtb	r2, r3
 8006b0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b0c:	701a      	strb	r2, [r3, #0]
      i++;
 8006b0e:	6a3b      	ldr	r3, [r7, #32]
 8006b10:	3301      	adds	r3, #1
 8006b12:	623b      	str	r3, [r7, #32]
      pDest++;
 8006b14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b16:	3301      	adds	r3, #1
 8006b18:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8006b1a:	8bfb      	ldrh	r3, [r7, #30]
 8006b1c:	3b01      	subs	r3, #1
 8006b1e:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8006b20:	8bfb      	ldrh	r3, [r7, #30]
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d1ea      	bne.n	8006afc <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8006b26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8006b28:	4618      	mov	r0, r3
 8006b2a:	372c      	adds	r7, #44	@ 0x2c
 8006b2c:	46bd      	mov	sp, r7
 8006b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b32:	4770      	bx	lr

08006b34 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006b34:	b480      	push	{r7}
 8006b36:	b085      	sub	sp, #20
 8006b38:	af00      	add	r7, sp, #0
 8006b3a:	6078      	str	r0, [r7, #4]
 8006b3c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006b42:	683b      	ldr	r3, [r7, #0]
 8006b44:	781b      	ldrb	r3, [r3, #0]
 8006b46:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006b48:	683b      	ldr	r3, [r7, #0]
 8006b4a:	785b      	ldrb	r3, [r3, #1]
 8006b4c:	2b01      	cmp	r3, #1
 8006b4e:	d12c      	bne.n	8006baa <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8006b50:	68bb      	ldr	r3, [r7, #8]
 8006b52:	015a      	lsls	r2, r3, #5
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	4413      	add	r3, r2
 8006b58:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	db12      	blt.n	8006b88 <USB_EPSetStall+0x54>
 8006b62:	68bb      	ldr	r3, [r7, #8]
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	d00f      	beq.n	8006b88 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8006b68:	68bb      	ldr	r3, [r7, #8]
 8006b6a:	015a      	lsls	r2, r3, #5
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	4413      	add	r3, r2
 8006b70:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	68ba      	ldr	r2, [r7, #8]
 8006b78:	0151      	lsls	r1, r2, #5
 8006b7a:	68fa      	ldr	r2, [r7, #12]
 8006b7c:	440a      	add	r2, r1
 8006b7e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006b82:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006b86:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8006b88:	68bb      	ldr	r3, [r7, #8]
 8006b8a:	015a      	lsls	r2, r3, #5
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	4413      	add	r3, r2
 8006b90:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	68ba      	ldr	r2, [r7, #8]
 8006b98:	0151      	lsls	r1, r2, #5
 8006b9a:	68fa      	ldr	r2, [r7, #12]
 8006b9c:	440a      	add	r2, r1
 8006b9e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006ba2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8006ba6:	6013      	str	r3, [r2, #0]
 8006ba8:	e02b      	b.n	8006c02 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8006baa:	68bb      	ldr	r3, [r7, #8]
 8006bac:	015a      	lsls	r2, r3, #5
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	4413      	add	r3, r2
 8006bb2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	db12      	blt.n	8006be2 <USB_EPSetStall+0xae>
 8006bbc:	68bb      	ldr	r3, [r7, #8]
 8006bbe:	2b00      	cmp	r3, #0
 8006bc0:	d00f      	beq.n	8006be2 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8006bc2:	68bb      	ldr	r3, [r7, #8]
 8006bc4:	015a      	lsls	r2, r3, #5
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	4413      	add	r3, r2
 8006bca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	68ba      	ldr	r2, [r7, #8]
 8006bd2:	0151      	lsls	r1, r2, #5
 8006bd4:	68fa      	ldr	r2, [r7, #12]
 8006bd6:	440a      	add	r2, r1
 8006bd8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006bdc:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006be0:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8006be2:	68bb      	ldr	r3, [r7, #8]
 8006be4:	015a      	lsls	r2, r3, #5
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	4413      	add	r3, r2
 8006bea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	68ba      	ldr	r2, [r7, #8]
 8006bf2:	0151      	lsls	r1, r2, #5
 8006bf4:	68fa      	ldr	r2, [r7, #12]
 8006bf6:	440a      	add	r2, r1
 8006bf8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006bfc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8006c00:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006c02:	2300      	movs	r3, #0
}
 8006c04:	4618      	mov	r0, r3
 8006c06:	3714      	adds	r7, #20
 8006c08:	46bd      	mov	sp, r7
 8006c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c0e:	4770      	bx	lr

08006c10 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006c10:	b480      	push	{r7}
 8006c12:	b085      	sub	sp, #20
 8006c14:	af00      	add	r7, sp, #0
 8006c16:	6078      	str	r0, [r7, #4]
 8006c18:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006c1e:	683b      	ldr	r3, [r7, #0]
 8006c20:	781b      	ldrb	r3, [r3, #0]
 8006c22:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006c24:	683b      	ldr	r3, [r7, #0]
 8006c26:	785b      	ldrb	r3, [r3, #1]
 8006c28:	2b01      	cmp	r3, #1
 8006c2a:	d128      	bne.n	8006c7e <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8006c2c:	68bb      	ldr	r3, [r7, #8]
 8006c2e:	015a      	lsls	r2, r3, #5
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	4413      	add	r3, r2
 8006c34:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	68ba      	ldr	r2, [r7, #8]
 8006c3c:	0151      	lsls	r1, r2, #5
 8006c3e:	68fa      	ldr	r2, [r7, #12]
 8006c40:	440a      	add	r2, r1
 8006c42:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006c46:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006c4a:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8006c4c:	683b      	ldr	r3, [r7, #0]
 8006c4e:	791b      	ldrb	r3, [r3, #4]
 8006c50:	2b03      	cmp	r3, #3
 8006c52:	d003      	beq.n	8006c5c <USB_EPClearStall+0x4c>
 8006c54:	683b      	ldr	r3, [r7, #0]
 8006c56:	791b      	ldrb	r3, [r3, #4]
 8006c58:	2b02      	cmp	r3, #2
 8006c5a:	d138      	bne.n	8006cce <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8006c5c:	68bb      	ldr	r3, [r7, #8]
 8006c5e:	015a      	lsls	r2, r3, #5
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	4413      	add	r3, r2
 8006c64:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	68ba      	ldr	r2, [r7, #8]
 8006c6c:	0151      	lsls	r1, r2, #5
 8006c6e:	68fa      	ldr	r2, [r7, #12]
 8006c70:	440a      	add	r2, r1
 8006c72:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006c76:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006c7a:	6013      	str	r3, [r2, #0]
 8006c7c:	e027      	b.n	8006cce <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8006c7e:	68bb      	ldr	r3, [r7, #8]
 8006c80:	015a      	lsls	r2, r3, #5
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	4413      	add	r3, r2
 8006c86:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	68ba      	ldr	r2, [r7, #8]
 8006c8e:	0151      	lsls	r1, r2, #5
 8006c90:	68fa      	ldr	r2, [r7, #12]
 8006c92:	440a      	add	r2, r1
 8006c94:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006c98:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006c9c:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8006c9e:	683b      	ldr	r3, [r7, #0]
 8006ca0:	791b      	ldrb	r3, [r3, #4]
 8006ca2:	2b03      	cmp	r3, #3
 8006ca4:	d003      	beq.n	8006cae <USB_EPClearStall+0x9e>
 8006ca6:	683b      	ldr	r3, [r7, #0]
 8006ca8:	791b      	ldrb	r3, [r3, #4]
 8006caa:	2b02      	cmp	r3, #2
 8006cac:	d10f      	bne.n	8006cce <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8006cae:	68bb      	ldr	r3, [r7, #8]
 8006cb0:	015a      	lsls	r2, r3, #5
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	4413      	add	r3, r2
 8006cb6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	68ba      	ldr	r2, [r7, #8]
 8006cbe:	0151      	lsls	r1, r2, #5
 8006cc0:	68fa      	ldr	r2, [r7, #12]
 8006cc2:	440a      	add	r2, r1
 8006cc4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006cc8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006ccc:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8006cce:	2300      	movs	r3, #0
}
 8006cd0:	4618      	mov	r0, r3
 8006cd2:	3714      	adds	r7, #20
 8006cd4:	46bd      	mov	sp, r7
 8006cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cda:	4770      	bx	lr

08006cdc <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8006cdc:	b480      	push	{r7}
 8006cde:	b085      	sub	sp, #20
 8006ce0:	af00      	add	r7, sp, #0
 8006ce2:	6078      	str	r0, [r7, #4]
 8006ce4:	460b      	mov	r3, r1
 8006ce6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	68fa      	ldr	r2, [r7, #12]
 8006cf6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006cfa:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8006cfe:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006d06:	681a      	ldr	r2, [r3, #0]
 8006d08:	78fb      	ldrb	r3, [r7, #3]
 8006d0a:	011b      	lsls	r3, r3, #4
 8006d0c:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8006d10:	68f9      	ldr	r1, [r7, #12]
 8006d12:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006d16:	4313      	orrs	r3, r2
 8006d18:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8006d1a:	2300      	movs	r3, #0
}
 8006d1c:	4618      	mov	r0, r3
 8006d1e:	3714      	adds	r7, #20
 8006d20:	46bd      	mov	sp, r7
 8006d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d26:	4770      	bx	lr

08006d28 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8006d28:	b480      	push	{r7}
 8006d2a:	b085      	sub	sp, #20
 8006d2c:	af00      	add	r7, sp, #0
 8006d2e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	68fa      	ldr	r2, [r7, #12]
 8006d3e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8006d42:	f023 0303 	bic.w	r3, r3, #3
 8006d46:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006d4e:	685b      	ldr	r3, [r3, #4]
 8006d50:	68fa      	ldr	r2, [r7, #12]
 8006d52:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006d56:	f023 0302 	bic.w	r3, r3, #2
 8006d5a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006d5c:	2300      	movs	r3, #0
}
 8006d5e:	4618      	mov	r0, r3
 8006d60:	3714      	adds	r7, #20
 8006d62:	46bd      	mov	sp, r7
 8006d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d68:	4770      	bx	lr

08006d6a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8006d6a:	b480      	push	{r7}
 8006d6c:	b085      	sub	sp, #20
 8006d6e:	af00      	add	r7, sp, #0
 8006d70:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	68fa      	ldr	r2, [r7, #12]
 8006d80:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8006d84:	f023 0303 	bic.w	r3, r3, #3
 8006d88:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006d90:	685b      	ldr	r3, [r3, #4]
 8006d92:	68fa      	ldr	r2, [r7, #12]
 8006d94:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006d98:	f043 0302 	orr.w	r3, r3, #2
 8006d9c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006d9e:	2300      	movs	r3, #0
}
 8006da0:	4618      	mov	r0, r3
 8006da2:	3714      	adds	r7, #20
 8006da4:	46bd      	mov	sp, r7
 8006da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006daa:	4770      	bx	lr

08006dac <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8006dac:	b480      	push	{r7}
 8006dae:	b085      	sub	sp, #20
 8006db0:	af00      	add	r7, sp, #0
 8006db2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	695b      	ldr	r3, [r3, #20]
 8006db8:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	699b      	ldr	r3, [r3, #24]
 8006dbe:	68fa      	ldr	r2, [r7, #12]
 8006dc0:	4013      	ands	r3, r2
 8006dc2:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8006dc4:	68fb      	ldr	r3, [r7, #12]
}
 8006dc6:	4618      	mov	r0, r3
 8006dc8:	3714      	adds	r7, #20
 8006dca:	46bd      	mov	sp, r7
 8006dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dd0:	4770      	bx	lr

08006dd2 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8006dd2:	b480      	push	{r7}
 8006dd4:	b085      	sub	sp, #20
 8006dd6:	af00      	add	r7, sp, #0
 8006dd8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006de4:	699b      	ldr	r3, [r3, #24]
 8006de6:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006dee:	69db      	ldr	r3, [r3, #28]
 8006df0:	68ba      	ldr	r2, [r7, #8]
 8006df2:	4013      	ands	r3, r2
 8006df4:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8006df6:	68bb      	ldr	r3, [r7, #8]
 8006df8:	0c1b      	lsrs	r3, r3, #16
}
 8006dfa:	4618      	mov	r0, r3
 8006dfc:	3714      	adds	r7, #20
 8006dfe:	46bd      	mov	sp, r7
 8006e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e04:	4770      	bx	lr

08006e06 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8006e06:	b480      	push	{r7}
 8006e08:	b085      	sub	sp, #20
 8006e0a:	af00      	add	r7, sp, #0
 8006e0c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006e18:	699b      	ldr	r3, [r3, #24]
 8006e1a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006e22:	69db      	ldr	r3, [r3, #28]
 8006e24:	68ba      	ldr	r2, [r7, #8]
 8006e26:	4013      	ands	r3, r2
 8006e28:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8006e2a:	68bb      	ldr	r3, [r7, #8]
 8006e2c:	b29b      	uxth	r3, r3
}
 8006e2e:	4618      	mov	r0, r3
 8006e30:	3714      	adds	r7, #20
 8006e32:	46bd      	mov	sp, r7
 8006e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e38:	4770      	bx	lr

08006e3a <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8006e3a:	b480      	push	{r7}
 8006e3c:	b085      	sub	sp, #20
 8006e3e:	af00      	add	r7, sp, #0
 8006e40:	6078      	str	r0, [r7, #4]
 8006e42:	460b      	mov	r3, r1
 8006e44:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8006e4a:	78fb      	ldrb	r3, [r7, #3]
 8006e4c:	015a      	lsls	r2, r3, #5
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	4413      	add	r3, r2
 8006e52:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006e56:	689b      	ldr	r3, [r3, #8]
 8006e58:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006e60:	695b      	ldr	r3, [r3, #20]
 8006e62:	68ba      	ldr	r2, [r7, #8]
 8006e64:	4013      	ands	r3, r2
 8006e66:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8006e68:	68bb      	ldr	r3, [r7, #8]
}
 8006e6a:	4618      	mov	r0, r3
 8006e6c:	3714      	adds	r7, #20
 8006e6e:	46bd      	mov	sp, r7
 8006e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e74:	4770      	bx	lr

08006e76 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8006e76:	b480      	push	{r7}
 8006e78:	b087      	sub	sp, #28
 8006e7a:	af00      	add	r7, sp, #0
 8006e7c:	6078      	str	r0, [r7, #4]
 8006e7e:	460b      	mov	r3, r1
 8006e80:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8006e86:	697b      	ldr	r3, [r7, #20]
 8006e88:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006e8c:	691b      	ldr	r3, [r3, #16]
 8006e8e:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8006e90:	697b      	ldr	r3, [r7, #20]
 8006e92:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006e96:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006e98:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8006e9a:	78fb      	ldrb	r3, [r7, #3]
 8006e9c:	f003 030f 	and.w	r3, r3, #15
 8006ea0:	68fa      	ldr	r2, [r7, #12]
 8006ea2:	fa22 f303 	lsr.w	r3, r2, r3
 8006ea6:	01db      	lsls	r3, r3, #7
 8006ea8:	b2db      	uxtb	r3, r3
 8006eaa:	693a      	ldr	r2, [r7, #16]
 8006eac:	4313      	orrs	r3, r2
 8006eae:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8006eb0:	78fb      	ldrb	r3, [r7, #3]
 8006eb2:	015a      	lsls	r2, r3, #5
 8006eb4:	697b      	ldr	r3, [r7, #20]
 8006eb6:	4413      	add	r3, r2
 8006eb8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006ebc:	689b      	ldr	r3, [r3, #8]
 8006ebe:	693a      	ldr	r2, [r7, #16]
 8006ec0:	4013      	ands	r3, r2
 8006ec2:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8006ec4:	68bb      	ldr	r3, [r7, #8]
}
 8006ec6:	4618      	mov	r0, r3
 8006ec8:	371c      	adds	r7, #28
 8006eca:	46bd      	mov	sp, r7
 8006ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ed0:	4770      	bx	lr

08006ed2 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8006ed2:	b480      	push	{r7}
 8006ed4:	b083      	sub	sp, #12
 8006ed6:	af00      	add	r7, sp, #0
 8006ed8:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	695b      	ldr	r3, [r3, #20]
 8006ede:	f003 0301 	and.w	r3, r3, #1
}
 8006ee2:	4618      	mov	r0, r3
 8006ee4:	370c      	adds	r7, #12
 8006ee6:	46bd      	mov	sp, r7
 8006ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eec:	4770      	bx	lr
	...

08006ef0 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8006ef0:	b480      	push	{r7}
 8006ef2:	b085      	sub	sp, #20
 8006ef4:	af00      	add	r7, sp, #0
 8006ef6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006f02:	681a      	ldr	r2, [r3, #0]
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006f0a:	4619      	mov	r1, r3
 8006f0c:	4b09      	ldr	r3, [pc, #36]	@ (8006f34 <USB_ActivateSetup+0x44>)
 8006f0e:	4013      	ands	r3, r2
 8006f10:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006f18:	685b      	ldr	r3, [r3, #4]
 8006f1a:	68fa      	ldr	r2, [r7, #12]
 8006f1c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006f20:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006f24:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006f26:	2300      	movs	r3, #0
}
 8006f28:	4618      	mov	r0, r3
 8006f2a:	3714      	adds	r7, #20
 8006f2c:	46bd      	mov	sp, r7
 8006f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f32:	4770      	bx	lr
 8006f34:	fffff800 	.word	0xfffff800

08006f38 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8006f38:	b480      	push	{r7}
 8006f3a:	b087      	sub	sp, #28
 8006f3c:	af00      	add	r7, sp, #0
 8006f3e:	60f8      	str	r0, [r7, #12]
 8006f40:	460b      	mov	r3, r1
 8006f42:	607a      	str	r2, [r7, #4]
 8006f44:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	333c      	adds	r3, #60	@ 0x3c
 8006f4e:	3304      	adds	r3, #4
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8006f54:	693b      	ldr	r3, [r7, #16]
 8006f56:	4a26      	ldr	r2, [pc, #152]	@ (8006ff0 <USB_EP0_OutStart+0xb8>)
 8006f58:	4293      	cmp	r3, r2
 8006f5a:	d90a      	bls.n	8006f72 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006f5c:	697b      	ldr	r3, [r7, #20]
 8006f5e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006f68:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006f6c:	d101      	bne.n	8006f72 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8006f6e:	2300      	movs	r3, #0
 8006f70:	e037      	b.n	8006fe2 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8006f72:	697b      	ldr	r3, [r7, #20]
 8006f74:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006f78:	461a      	mov	r2, r3
 8006f7a:	2300      	movs	r3, #0
 8006f7c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006f7e:	697b      	ldr	r3, [r7, #20]
 8006f80:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006f84:	691b      	ldr	r3, [r3, #16]
 8006f86:	697a      	ldr	r2, [r7, #20]
 8006f88:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006f8c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006f90:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8006f92:	697b      	ldr	r3, [r7, #20]
 8006f94:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006f98:	691b      	ldr	r3, [r3, #16]
 8006f9a:	697a      	ldr	r2, [r7, #20]
 8006f9c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006fa0:	f043 0318 	orr.w	r3, r3, #24
 8006fa4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8006fa6:	697b      	ldr	r3, [r7, #20]
 8006fa8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006fac:	691b      	ldr	r3, [r3, #16]
 8006fae:	697a      	ldr	r2, [r7, #20]
 8006fb0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006fb4:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8006fb8:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8006fba:	7afb      	ldrb	r3, [r7, #11]
 8006fbc:	2b01      	cmp	r3, #1
 8006fbe:	d10f      	bne.n	8006fe0 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8006fc0:	697b      	ldr	r3, [r7, #20]
 8006fc2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006fc6:	461a      	mov	r2, r3
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8006fcc:	697b      	ldr	r3, [r7, #20]
 8006fce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	697a      	ldr	r2, [r7, #20]
 8006fd6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006fda:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8006fde:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006fe0:	2300      	movs	r3, #0
}
 8006fe2:	4618      	mov	r0, r3
 8006fe4:	371c      	adds	r7, #28
 8006fe6:	46bd      	mov	sp, r7
 8006fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fec:	4770      	bx	lr
 8006fee:	bf00      	nop
 8006ff0:	4f54300a 	.word	0x4f54300a

08006ff4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8006ff4:	b480      	push	{r7}
 8006ff6:	b085      	sub	sp, #20
 8006ff8:	af00      	add	r7, sp, #0
 8006ffa:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006ffc:	2300      	movs	r3, #0
 8006ffe:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	3301      	adds	r3, #1
 8007004:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800700c:	d901      	bls.n	8007012 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800700e:	2303      	movs	r3, #3
 8007010:	e022      	b.n	8007058 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	691b      	ldr	r3, [r3, #16]
 8007016:	2b00      	cmp	r3, #0
 8007018:	daf2      	bge.n	8007000 <USB_CoreReset+0xc>

  count = 10U;
 800701a:	230a      	movs	r3, #10
 800701c:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800701e:	e002      	b.n	8007026 <USB_CoreReset+0x32>
  {
    count--;
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	3b01      	subs	r3, #1
 8007024:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	2b00      	cmp	r3, #0
 800702a:	d1f9      	bne.n	8007020 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	691b      	ldr	r3, [r3, #16]
 8007030:	f043 0201 	orr.w	r2, r3, #1
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	3301      	adds	r3, #1
 800703c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007044:	d901      	bls.n	800704a <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8007046:	2303      	movs	r3, #3
 8007048:	e006      	b.n	8007058 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	691b      	ldr	r3, [r3, #16]
 800704e:	f003 0301 	and.w	r3, r3, #1
 8007052:	2b01      	cmp	r3, #1
 8007054:	d0f0      	beq.n	8007038 <USB_CoreReset+0x44>

  return HAL_OK;
 8007056:	2300      	movs	r3, #0
}
 8007058:	4618      	mov	r0, r3
 800705a:	3714      	adds	r7, #20
 800705c:	46bd      	mov	sp, r7
 800705e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007062:	4770      	bx	lr

08007064 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8007064:	b580      	push	{r7, lr}
 8007066:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8007068:	4904      	ldr	r1, [pc, #16]	@ (800707c <MX_FATFS_Init+0x18>)
 800706a:	4805      	ldr	r0, [pc, #20]	@ (8007080 <MX_FATFS_Init+0x1c>)
 800706c:	f002 f88a 	bl	8009184 <FATFS_LinkDriver>
 8007070:	4603      	mov	r3, r0
 8007072:	461a      	mov	r2, r3
 8007074:	4b03      	ldr	r3, [pc, #12]	@ (8007084 <MX_FATFS_Init+0x20>)
 8007076:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8007078:	bf00      	nop
 800707a:	bd80      	pop	{r7, pc}
 800707c:	20000328 	.word	0x20000328
 8007080:	2000000c 	.word	0x2000000c
 8007084:	20000324 	.word	0x20000324

08007088 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8007088:	b480      	push	{r7}
 800708a:	b083      	sub	sp, #12
 800708c:	af00      	add	r7, sp, #0
 800708e:	4603      	mov	r3, r0
 8007090:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    Stat = STA_NOINIT;
 8007092:	4b06      	ldr	r3, [pc, #24]	@ (80070ac <USER_initialize+0x24>)
 8007094:	2201      	movs	r2, #1
 8007096:	701a      	strb	r2, [r3, #0]
    return Stat;
 8007098:	4b04      	ldr	r3, [pc, #16]	@ (80070ac <USER_initialize+0x24>)
 800709a:	781b      	ldrb	r3, [r3, #0]
 800709c:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 800709e:	4618      	mov	r0, r3
 80070a0:	370c      	adds	r7, #12
 80070a2:	46bd      	mov	sp, r7
 80070a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070a8:	4770      	bx	lr
 80070aa:	bf00      	nop
 80070ac:	20000009 	.word	0x20000009

080070b0 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 80070b0:	b480      	push	{r7}
 80070b2:	b083      	sub	sp, #12
 80070b4:	af00      	add	r7, sp, #0
 80070b6:	4603      	mov	r3, r0
 80070b8:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    Stat = STA_NOINIT;
 80070ba:	4b06      	ldr	r3, [pc, #24]	@ (80070d4 <USER_status+0x24>)
 80070bc:	2201      	movs	r2, #1
 80070be:	701a      	strb	r2, [r3, #0]
    return Stat;
 80070c0:	4b04      	ldr	r3, [pc, #16]	@ (80070d4 <USER_status+0x24>)
 80070c2:	781b      	ldrb	r3, [r3, #0]
 80070c4:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 80070c6:	4618      	mov	r0, r3
 80070c8:	370c      	adds	r7, #12
 80070ca:	46bd      	mov	sp, r7
 80070cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070d0:	4770      	bx	lr
 80070d2:	bf00      	nop
 80070d4:	20000009 	.word	0x20000009

080070d8 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 80070d8:	b480      	push	{r7}
 80070da:	b085      	sub	sp, #20
 80070dc:	af00      	add	r7, sp, #0
 80070de:	60b9      	str	r1, [r7, #8]
 80070e0:	607a      	str	r2, [r7, #4]
 80070e2:	603b      	str	r3, [r7, #0]
 80070e4:	4603      	mov	r3, r0
 80070e6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return RES_OK;
 80070e8:	2300      	movs	r3, #0
  /* USER CODE END READ */
}
 80070ea:	4618      	mov	r0, r3
 80070ec:	3714      	adds	r7, #20
 80070ee:	46bd      	mov	sp, r7
 80070f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070f4:	4770      	bx	lr

080070f6 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 80070f6:	b480      	push	{r7}
 80070f8:	b085      	sub	sp, #20
 80070fa:	af00      	add	r7, sp, #0
 80070fc:	60b9      	str	r1, [r7, #8]
 80070fe:	607a      	str	r2, [r7, #4]
 8007100:	603b      	str	r3, [r7, #0]
 8007102:	4603      	mov	r3, r0
 8007104:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return RES_OK;
 8007106:	2300      	movs	r3, #0
  /* USER CODE END WRITE */
}
 8007108:	4618      	mov	r0, r3
 800710a:	3714      	adds	r7, #20
 800710c:	46bd      	mov	sp, r7
 800710e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007112:	4770      	bx	lr

08007114 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8007114:	b480      	push	{r7}
 8007116:	b085      	sub	sp, #20
 8007118:	af00      	add	r7, sp, #0
 800711a:	4603      	mov	r3, r0
 800711c:	603a      	str	r2, [r7, #0]
 800711e:	71fb      	strb	r3, [r7, #7]
 8007120:	460b      	mov	r3, r1
 8007122:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    DRESULT res = RES_ERROR;
 8007124:	2301      	movs	r3, #1
 8007126:	73fb      	strb	r3, [r7, #15]
    return res;
 8007128:	7bfb      	ldrb	r3, [r7, #15]
  /* USER CODE END IOCTL */
}
 800712a:	4618      	mov	r0, r3
 800712c:	3714      	adds	r7, #20
 800712e:	46bd      	mov	sp, r7
 8007130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007134:	4770      	bx	lr
	...

08007138 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007138:	b580      	push	{r7, lr}
 800713a:	b084      	sub	sp, #16
 800713c:	af00      	add	r7, sp, #0
 800713e:	6078      	str	r0, [r7, #4]
 8007140:	460b      	mov	r3, r1
 8007142:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8007144:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8007148:	f002 fd90 	bl	8009c6c <malloc>
 800714c:	4603      	mov	r3, r0
 800714e:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	2b00      	cmp	r3, #0
 8007154:	d109      	bne.n	800716a <USBD_CDC_Init+0x32>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	32b0      	adds	r2, #176	@ 0xb0
 8007160:	2100      	movs	r1, #0
 8007162:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8007166:	2302      	movs	r3, #2
 8007168:	e0d4      	b.n	8007314 <USBD_CDC_Init+0x1dc>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800716a:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800716e:	2100      	movs	r1, #0
 8007170:	68f8      	ldr	r0, [r7, #12]
 8007172:	f002 fe39 	bl	8009de8 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	32b0      	adds	r2, #176	@ 0xb0
 8007180:	68f9      	ldr	r1, [r7, #12]
 8007182:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	32b0      	adds	r2, #176	@ 0xb0
 8007190:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	7c1b      	ldrb	r3, [r3, #16]
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d138      	bne.n	8007214 <USBD_CDC_Init+0xdc>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80071a2:	4b5e      	ldr	r3, [pc, #376]	@ (800731c <USBD_CDC_Init+0x1e4>)
 80071a4:	7819      	ldrb	r1, [r3, #0]
 80071a6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80071aa:	2202      	movs	r2, #2
 80071ac:	6878      	ldr	r0, [r7, #4]
 80071ae:	f002 fbba 	bl	8009926 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80071b2:	4b5a      	ldr	r3, [pc, #360]	@ (800731c <USBD_CDC_Init+0x1e4>)
 80071b4:	781b      	ldrb	r3, [r3, #0]
 80071b6:	f003 020f 	and.w	r2, r3, #15
 80071ba:	6879      	ldr	r1, [r7, #4]
 80071bc:	4613      	mov	r3, r2
 80071be:	009b      	lsls	r3, r3, #2
 80071c0:	4413      	add	r3, r2
 80071c2:	009b      	lsls	r3, r3, #2
 80071c4:	440b      	add	r3, r1
 80071c6:	3323      	adds	r3, #35	@ 0x23
 80071c8:	2201      	movs	r2, #1
 80071ca:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80071cc:	4b54      	ldr	r3, [pc, #336]	@ (8007320 <USBD_CDC_Init+0x1e8>)
 80071ce:	7819      	ldrb	r1, [r3, #0]
 80071d0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80071d4:	2202      	movs	r2, #2
 80071d6:	6878      	ldr	r0, [r7, #4]
 80071d8:	f002 fba5 	bl	8009926 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80071dc:	4b50      	ldr	r3, [pc, #320]	@ (8007320 <USBD_CDC_Init+0x1e8>)
 80071de:	781b      	ldrb	r3, [r3, #0]
 80071e0:	f003 020f 	and.w	r2, r3, #15
 80071e4:	6879      	ldr	r1, [r7, #4]
 80071e6:	4613      	mov	r3, r2
 80071e8:	009b      	lsls	r3, r3, #2
 80071ea:	4413      	add	r3, r2
 80071ec:	009b      	lsls	r3, r3, #2
 80071ee:	440b      	add	r3, r1
 80071f0:	f203 1363 	addw	r3, r3, #355	@ 0x163
 80071f4:	2201      	movs	r2, #1
 80071f6:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 80071f8:	4b4a      	ldr	r3, [pc, #296]	@ (8007324 <USBD_CDC_Init+0x1ec>)
 80071fa:	781b      	ldrb	r3, [r3, #0]
 80071fc:	f003 020f 	and.w	r2, r3, #15
 8007200:	6879      	ldr	r1, [r7, #4]
 8007202:	4613      	mov	r3, r2
 8007204:	009b      	lsls	r3, r3, #2
 8007206:	4413      	add	r3, r2
 8007208:	009b      	lsls	r3, r3, #2
 800720a:	440b      	add	r3, r1
 800720c:	331c      	adds	r3, #28
 800720e:	2210      	movs	r2, #16
 8007210:	601a      	str	r2, [r3, #0]
 8007212:	e035      	b.n	8007280 <USBD_CDC_Init+0x148>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8007214:	4b41      	ldr	r3, [pc, #260]	@ (800731c <USBD_CDC_Init+0x1e4>)
 8007216:	7819      	ldrb	r1, [r3, #0]
 8007218:	2340      	movs	r3, #64	@ 0x40
 800721a:	2202      	movs	r2, #2
 800721c:	6878      	ldr	r0, [r7, #4]
 800721e:	f002 fb82 	bl	8009926 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8007222:	4b3e      	ldr	r3, [pc, #248]	@ (800731c <USBD_CDC_Init+0x1e4>)
 8007224:	781b      	ldrb	r3, [r3, #0]
 8007226:	f003 020f 	and.w	r2, r3, #15
 800722a:	6879      	ldr	r1, [r7, #4]
 800722c:	4613      	mov	r3, r2
 800722e:	009b      	lsls	r3, r3, #2
 8007230:	4413      	add	r3, r2
 8007232:	009b      	lsls	r3, r3, #2
 8007234:	440b      	add	r3, r1
 8007236:	3323      	adds	r3, #35	@ 0x23
 8007238:	2201      	movs	r2, #1
 800723a:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800723c:	4b38      	ldr	r3, [pc, #224]	@ (8007320 <USBD_CDC_Init+0x1e8>)
 800723e:	7819      	ldrb	r1, [r3, #0]
 8007240:	2340      	movs	r3, #64	@ 0x40
 8007242:	2202      	movs	r2, #2
 8007244:	6878      	ldr	r0, [r7, #4]
 8007246:	f002 fb6e 	bl	8009926 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800724a:	4b35      	ldr	r3, [pc, #212]	@ (8007320 <USBD_CDC_Init+0x1e8>)
 800724c:	781b      	ldrb	r3, [r3, #0]
 800724e:	f003 020f 	and.w	r2, r3, #15
 8007252:	6879      	ldr	r1, [r7, #4]
 8007254:	4613      	mov	r3, r2
 8007256:	009b      	lsls	r3, r3, #2
 8007258:	4413      	add	r3, r2
 800725a:	009b      	lsls	r3, r3, #2
 800725c:	440b      	add	r3, r1
 800725e:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8007262:	2201      	movs	r2, #1
 8007264:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8007266:	4b2f      	ldr	r3, [pc, #188]	@ (8007324 <USBD_CDC_Init+0x1ec>)
 8007268:	781b      	ldrb	r3, [r3, #0]
 800726a:	f003 020f 	and.w	r2, r3, #15
 800726e:	6879      	ldr	r1, [r7, #4]
 8007270:	4613      	mov	r3, r2
 8007272:	009b      	lsls	r3, r3, #2
 8007274:	4413      	add	r3, r2
 8007276:	009b      	lsls	r3, r3, #2
 8007278:	440b      	add	r3, r1
 800727a:	331c      	adds	r3, #28
 800727c:	2210      	movs	r2, #16
 800727e:	601a      	str	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8007280:	4b28      	ldr	r3, [pc, #160]	@ (8007324 <USBD_CDC_Init+0x1ec>)
 8007282:	7819      	ldrb	r1, [r3, #0]
 8007284:	2308      	movs	r3, #8
 8007286:	2203      	movs	r2, #3
 8007288:	6878      	ldr	r0, [r7, #4]
 800728a:	f002 fb4c 	bl	8009926 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800728e:	4b25      	ldr	r3, [pc, #148]	@ (8007324 <USBD_CDC_Init+0x1ec>)
 8007290:	781b      	ldrb	r3, [r3, #0]
 8007292:	f003 020f 	and.w	r2, r3, #15
 8007296:	6879      	ldr	r1, [r7, #4]
 8007298:	4613      	mov	r3, r2
 800729a:	009b      	lsls	r3, r3, #2
 800729c:	4413      	add	r3, r2
 800729e:	009b      	lsls	r3, r3, #2
 80072a0:	440b      	add	r3, r1
 80072a2:	3323      	adds	r3, #35	@ 0x23
 80072a4:	2201      	movs	r2, #1
 80072a6:	701a      	strb	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	2200      	movs	r2, #0
 80072ac:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80072b6:	687a      	ldr	r2, [r7, #4]
 80072b8:	33b0      	adds	r3, #176	@ 0xb0
 80072ba:	009b      	lsls	r3, r3, #2
 80072bc:	4413      	add	r3, r2
 80072be:	685b      	ldr	r3, [r3, #4]
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 80072c4:	68fb      	ldr	r3, [r7, #12]
 80072c6:	2200      	movs	r2, #0
 80072c8:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	2200      	movs	r2, #0
 80072d0:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 80072da:	2b00      	cmp	r3, #0
 80072dc:	d101      	bne.n	80072e2 <USBD_CDC_Init+0x1aa>
  {
    return (uint8_t)USBD_EMEM;
 80072de:	2302      	movs	r3, #2
 80072e0:	e018      	b.n	8007314 <USBD_CDC_Init+0x1dc>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	7c1b      	ldrb	r3, [r3, #16]
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	d10a      	bne.n	8007300 <USBD_CDC_Init+0x1c8>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80072ea:	4b0d      	ldr	r3, [pc, #52]	@ (8007320 <USBD_CDC_Init+0x1e8>)
 80072ec:	7819      	ldrb	r1, [r3, #0]
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80072f4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80072f8:	6878      	ldr	r0, [r7, #4]
 80072fa:	f002 fc03 	bl	8009b04 <USBD_LL_PrepareReceive>
 80072fe:	e008      	b.n	8007312 <USBD_CDC_Init+0x1da>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8007300:	4b07      	ldr	r3, [pc, #28]	@ (8007320 <USBD_CDC_Init+0x1e8>)
 8007302:	7819      	ldrb	r1, [r3, #0]
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800730a:	2340      	movs	r3, #64	@ 0x40
 800730c:	6878      	ldr	r0, [r7, #4]
 800730e:	f002 fbf9 	bl	8009b04 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8007312:	2300      	movs	r3, #0
}
 8007314:	4618      	mov	r0, r3
 8007316:	3710      	adds	r7, #16
 8007318:	46bd      	mov	sp, r7
 800731a:	bd80      	pop	{r7, pc}
 800731c:	200000a7 	.word	0x200000a7
 8007320:	200000a8 	.word	0x200000a8
 8007324:	200000a9 	.word	0x200000a9

08007328 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007328:	b580      	push	{r7, lr}
 800732a:	b082      	sub	sp, #8
 800732c:	af00      	add	r7, sp, #0
 800732e:	6078      	str	r0, [r7, #4]
 8007330:	460b      	mov	r3, r1
 8007332:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8007334:	4b3a      	ldr	r3, [pc, #232]	@ (8007420 <USBD_CDC_DeInit+0xf8>)
 8007336:	781b      	ldrb	r3, [r3, #0]
 8007338:	4619      	mov	r1, r3
 800733a:	6878      	ldr	r0, [r7, #4]
 800733c:	f002 fb19 	bl	8009972 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8007340:	4b37      	ldr	r3, [pc, #220]	@ (8007420 <USBD_CDC_DeInit+0xf8>)
 8007342:	781b      	ldrb	r3, [r3, #0]
 8007344:	f003 020f 	and.w	r2, r3, #15
 8007348:	6879      	ldr	r1, [r7, #4]
 800734a:	4613      	mov	r3, r2
 800734c:	009b      	lsls	r3, r3, #2
 800734e:	4413      	add	r3, r2
 8007350:	009b      	lsls	r3, r3, #2
 8007352:	440b      	add	r3, r1
 8007354:	3323      	adds	r3, #35	@ 0x23
 8007356:	2200      	movs	r2, #0
 8007358:	701a      	strb	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800735a:	4b32      	ldr	r3, [pc, #200]	@ (8007424 <USBD_CDC_DeInit+0xfc>)
 800735c:	781b      	ldrb	r3, [r3, #0]
 800735e:	4619      	mov	r1, r3
 8007360:	6878      	ldr	r0, [r7, #4]
 8007362:	f002 fb06 	bl	8009972 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8007366:	4b2f      	ldr	r3, [pc, #188]	@ (8007424 <USBD_CDC_DeInit+0xfc>)
 8007368:	781b      	ldrb	r3, [r3, #0]
 800736a:	f003 020f 	and.w	r2, r3, #15
 800736e:	6879      	ldr	r1, [r7, #4]
 8007370:	4613      	mov	r3, r2
 8007372:	009b      	lsls	r3, r3, #2
 8007374:	4413      	add	r3, r2
 8007376:	009b      	lsls	r3, r3, #2
 8007378:	440b      	add	r3, r1
 800737a:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800737e:	2200      	movs	r2, #0
 8007380:	701a      	strb	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8007382:	4b29      	ldr	r3, [pc, #164]	@ (8007428 <USBD_CDC_DeInit+0x100>)
 8007384:	781b      	ldrb	r3, [r3, #0]
 8007386:	4619      	mov	r1, r3
 8007388:	6878      	ldr	r0, [r7, #4]
 800738a:	f002 faf2 	bl	8009972 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800738e:	4b26      	ldr	r3, [pc, #152]	@ (8007428 <USBD_CDC_DeInit+0x100>)
 8007390:	781b      	ldrb	r3, [r3, #0]
 8007392:	f003 020f 	and.w	r2, r3, #15
 8007396:	6879      	ldr	r1, [r7, #4]
 8007398:	4613      	mov	r3, r2
 800739a:	009b      	lsls	r3, r3, #2
 800739c:	4413      	add	r3, r2
 800739e:	009b      	lsls	r3, r3, #2
 80073a0:	440b      	add	r3, r1
 80073a2:	3323      	adds	r3, #35	@ 0x23
 80073a4:	2200      	movs	r2, #0
 80073a6:	701a      	strb	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 80073a8:	4b1f      	ldr	r3, [pc, #124]	@ (8007428 <USBD_CDC_DeInit+0x100>)
 80073aa:	781b      	ldrb	r3, [r3, #0]
 80073ac:	f003 020f 	and.w	r2, r3, #15
 80073b0:	6879      	ldr	r1, [r7, #4]
 80073b2:	4613      	mov	r3, r2
 80073b4:	009b      	lsls	r3, r3, #2
 80073b6:	4413      	add	r3, r2
 80073b8:	009b      	lsls	r3, r3, #2
 80073ba:	440b      	add	r3, r1
 80073bc:	331c      	adds	r3, #28
 80073be:	2200      	movs	r2, #0
 80073c0:	601a      	str	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	32b0      	adds	r2, #176	@ 0xb0
 80073cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	d01f      	beq.n	8007414 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80073da:	687a      	ldr	r2, [r7, #4]
 80073dc:	33b0      	adds	r3, #176	@ 0xb0
 80073de:	009b      	lsls	r3, r3, #2
 80073e0:	4413      	add	r3, r2
 80073e2:	685b      	ldr	r3, [r3, #4]
 80073e4:	685b      	ldr	r3, [r3, #4]
 80073e6:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	32b0      	adds	r2, #176	@ 0xb0
 80073f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80073f6:	4618      	mov	r0, r3
 80073f8:	f002 fc40 	bl	8009c7c <free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	32b0      	adds	r2, #176	@ 0xb0
 8007406:	2100      	movs	r1, #0
 8007408:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	2200      	movs	r2, #0
 8007410:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8007414:	2300      	movs	r3, #0
}
 8007416:	4618      	mov	r0, r3
 8007418:	3708      	adds	r7, #8
 800741a:	46bd      	mov	sp, r7
 800741c:	bd80      	pop	{r7, pc}
 800741e:	bf00      	nop
 8007420:	200000a7 	.word	0x200000a7
 8007424:	200000a8 	.word	0x200000a8
 8007428:	200000a9 	.word	0x200000a9

0800742c <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800742c:	b580      	push	{r7, lr}
 800742e:	b086      	sub	sp, #24
 8007430:	af00      	add	r7, sp, #0
 8007432:	6078      	str	r0, [r7, #4]
 8007434:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	32b0      	adds	r2, #176	@ 0xb0
 8007440:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007444:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8007446:	2300      	movs	r3, #0
 8007448:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800744a:	2300      	movs	r3, #0
 800744c:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800744e:	2300      	movs	r3, #0
 8007450:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8007452:	693b      	ldr	r3, [r7, #16]
 8007454:	2b00      	cmp	r3, #0
 8007456:	d101      	bne.n	800745c <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8007458:	2303      	movs	r3, #3
 800745a:	e0bf      	b.n	80075dc <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800745c:	683b      	ldr	r3, [r7, #0]
 800745e:	781b      	ldrb	r3, [r3, #0]
 8007460:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007464:	2b00      	cmp	r3, #0
 8007466:	d050      	beq.n	800750a <USBD_CDC_Setup+0xde>
 8007468:	2b20      	cmp	r3, #32
 800746a:	f040 80af 	bne.w	80075cc <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800746e:	683b      	ldr	r3, [r7, #0]
 8007470:	88db      	ldrh	r3, [r3, #6]
 8007472:	2b00      	cmp	r3, #0
 8007474:	d03a      	beq.n	80074ec <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8007476:	683b      	ldr	r3, [r7, #0]
 8007478:	781b      	ldrb	r3, [r3, #0]
 800747a:	b25b      	sxtb	r3, r3
 800747c:	2b00      	cmp	r3, #0
 800747e:	da1b      	bge.n	80074b8 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007486:	687a      	ldr	r2, [r7, #4]
 8007488:	33b0      	adds	r3, #176	@ 0xb0
 800748a:	009b      	lsls	r3, r3, #2
 800748c:	4413      	add	r3, r2
 800748e:	685b      	ldr	r3, [r3, #4]
 8007490:	689b      	ldr	r3, [r3, #8]
 8007492:	683a      	ldr	r2, [r7, #0]
 8007494:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8007496:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8007498:	683a      	ldr	r2, [r7, #0]
 800749a:	88d2      	ldrh	r2, [r2, #6]
 800749c:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800749e:	683b      	ldr	r3, [r7, #0]
 80074a0:	88db      	ldrh	r3, [r3, #6]
 80074a2:	2b07      	cmp	r3, #7
 80074a4:	bf28      	it	cs
 80074a6:	2307      	movcs	r3, #7
 80074a8:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 80074aa:	693b      	ldr	r3, [r7, #16]
 80074ac:	89fa      	ldrh	r2, [r7, #14]
 80074ae:	4619      	mov	r1, r3
 80074b0:	6878      	ldr	r0, [r7, #4]
 80074b2:	f001 fd93 	bl	8008fdc <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 80074b6:	e090      	b.n	80075da <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 80074b8:	683b      	ldr	r3, [r7, #0]
 80074ba:	785a      	ldrb	r2, [r3, #1]
 80074bc:	693b      	ldr	r3, [r7, #16]
 80074be:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 80074c2:	683b      	ldr	r3, [r7, #0]
 80074c4:	88db      	ldrh	r3, [r3, #6]
 80074c6:	2b3f      	cmp	r3, #63	@ 0x3f
 80074c8:	d803      	bhi.n	80074d2 <USBD_CDC_Setup+0xa6>
 80074ca:	683b      	ldr	r3, [r7, #0]
 80074cc:	88db      	ldrh	r3, [r3, #6]
 80074ce:	b2da      	uxtb	r2, r3
 80074d0:	e000      	b.n	80074d4 <USBD_CDC_Setup+0xa8>
 80074d2:	2240      	movs	r2, #64	@ 0x40
 80074d4:	693b      	ldr	r3, [r7, #16]
 80074d6:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 80074da:	6939      	ldr	r1, [r7, #16]
 80074dc:	693b      	ldr	r3, [r7, #16]
 80074de:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 80074e2:	461a      	mov	r2, r3
 80074e4:	6878      	ldr	r0, [r7, #4]
 80074e6:	f001 fda8 	bl	800903a <USBD_CtlPrepareRx>
      break;
 80074ea:	e076      	b.n	80075da <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80074f2:	687a      	ldr	r2, [r7, #4]
 80074f4:	33b0      	adds	r3, #176	@ 0xb0
 80074f6:	009b      	lsls	r3, r3, #2
 80074f8:	4413      	add	r3, r2
 80074fa:	685b      	ldr	r3, [r3, #4]
 80074fc:	689b      	ldr	r3, [r3, #8]
 80074fe:	683a      	ldr	r2, [r7, #0]
 8007500:	7850      	ldrb	r0, [r2, #1]
 8007502:	2200      	movs	r2, #0
 8007504:	6839      	ldr	r1, [r7, #0]
 8007506:	4798      	blx	r3
      break;
 8007508:	e067      	b.n	80075da <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800750a:	683b      	ldr	r3, [r7, #0]
 800750c:	785b      	ldrb	r3, [r3, #1]
 800750e:	2b0b      	cmp	r3, #11
 8007510:	d851      	bhi.n	80075b6 <USBD_CDC_Setup+0x18a>
 8007512:	a201      	add	r2, pc, #4	@ (adr r2, 8007518 <USBD_CDC_Setup+0xec>)
 8007514:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007518:	08007549 	.word	0x08007549
 800751c:	080075c5 	.word	0x080075c5
 8007520:	080075b7 	.word	0x080075b7
 8007524:	080075b7 	.word	0x080075b7
 8007528:	080075b7 	.word	0x080075b7
 800752c:	080075b7 	.word	0x080075b7
 8007530:	080075b7 	.word	0x080075b7
 8007534:	080075b7 	.word	0x080075b7
 8007538:	080075b7 	.word	0x080075b7
 800753c:	080075b7 	.word	0x080075b7
 8007540:	08007573 	.word	0x08007573
 8007544:	0800759d 	.word	0x0800759d
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800754e:	b2db      	uxtb	r3, r3
 8007550:	2b03      	cmp	r3, #3
 8007552:	d107      	bne.n	8007564 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8007554:	f107 030a 	add.w	r3, r7, #10
 8007558:	2202      	movs	r2, #2
 800755a:	4619      	mov	r1, r3
 800755c:	6878      	ldr	r0, [r7, #4]
 800755e:	f001 fd3d 	bl	8008fdc <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007562:	e032      	b.n	80075ca <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8007564:	6839      	ldr	r1, [r7, #0]
 8007566:	6878      	ldr	r0, [r7, #4]
 8007568:	f001 fcbb 	bl	8008ee2 <USBD_CtlError>
            ret = USBD_FAIL;
 800756c:	2303      	movs	r3, #3
 800756e:	75fb      	strb	r3, [r7, #23]
          break;
 8007570:	e02b      	b.n	80075ca <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007578:	b2db      	uxtb	r3, r3
 800757a:	2b03      	cmp	r3, #3
 800757c:	d107      	bne.n	800758e <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800757e:	f107 030d 	add.w	r3, r7, #13
 8007582:	2201      	movs	r2, #1
 8007584:	4619      	mov	r1, r3
 8007586:	6878      	ldr	r0, [r7, #4]
 8007588:	f001 fd28 	bl	8008fdc <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800758c:	e01d      	b.n	80075ca <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800758e:	6839      	ldr	r1, [r7, #0]
 8007590:	6878      	ldr	r0, [r7, #4]
 8007592:	f001 fca6 	bl	8008ee2 <USBD_CtlError>
            ret = USBD_FAIL;
 8007596:	2303      	movs	r3, #3
 8007598:	75fb      	strb	r3, [r7, #23]
          break;
 800759a:	e016      	b.n	80075ca <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80075a2:	b2db      	uxtb	r3, r3
 80075a4:	2b03      	cmp	r3, #3
 80075a6:	d00f      	beq.n	80075c8 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 80075a8:	6839      	ldr	r1, [r7, #0]
 80075aa:	6878      	ldr	r0, [r7, #4]
 80075ac:	f001 fc99 	bl	8008ee2 <USBD_CtlError>
            ret = USBD_FAIL;
 80075b0:	2303      	movs	r3, #3
 80075b2:	75fb      	strb	r3, [r7, #23]
          }
          break;
 80075b4:	e008      	b.n	80075c8 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 80075b6:	6839      	ldr	r1, [r7, #0]
 80075b8:	6878      	ldr	r0, [r7, #4]
 80075ba:	f001 fc92 	bl	8008ee2 <USBD_CtlError>
          ret = USBD_FAIL;
 80075be:	2303      	movs	r3, #3
 80075c0:	75fb      	strb	r3, [r7, #23]
          break;
 80075c2:	e002      	b.n	80075ca <USBD_CDC_Setup+0x19e>
          break;
 80075c4:	bf00      	nop
 80075c6:	e008      	b.n	80075da <USBD_CDC_Setup+0x1ae>
          break;
 80075c8:	bf00      	nop
      }
      break;
 80075ca:	e006      	b.n	80075da <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 80075cc:	6839      	ldr	r1, [r7, #0]
 80075ce:	6878      	ldr	r0, [r7, #4]
 80075d0:	f001 fc87 	bl	8008ee2 <USBD_CtlError>
      ret = USBD_FAIL;
 80075d4:	2303      	movs	r3, #3
 80075d6:	75fb      	strb	r3, [r7, #23]
      break;
 80075d8:	bf00      	nop
  }

  return (uint8_t)ret;
 80075da:	7dfb      	ldrb	r3, [r7, #23]
}
 80075dc:	4618      	mov	r0, r3
 80075de:	3718      	adds	r7, #24
 80075e0:	46bd      	mov	sp, r7
 80075e2:	bd80      	pop	{r7, pc}

080075e4 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80075e4:	b580      	push	{r7, lr}
 80075e6:	b084      	sub	sp, #16
 80075e8:	af00      	add	r7, sp, #0
 80075ea:	6078      	str	r0, [r7, #4]
 80075ec:	460b      	mov	r3, r1
 80075ee:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80075f6:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	32b0      	adds	r2, #176	@ 0xb0
 8007602:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007606:	2b00      	cmp	r3, #0
 8007608:	d101      	bne.n	800760e <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800760a:	2303      	movs	r3, #3
 800760c:	e065      	b.n	80076da <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	32b0      	adds	r2, #176	@ 0xb0
 8007618:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800761c:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800761e:	78fb      	ldrb	r3, [r7, #3]
 8007620:	f003 020f 	and.w	r2, r3, #15
 8007624:	6879      	ldr	r1, [r7, #4]
 8007626:	4613      	mov	r3, r2
 8007628:	009b      	lsls	r3, r3, #2
 800762a:	4413      	add	r3, r2
 800762c:	009b      	lsls	r3, r3, #2
 800762e:	440b      	add	r3, r1
 8007630:	3314      	adds	r3, #20
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	2b00      	cmp	r3, #0
 8007636:	d02f      	beq.n	8007698 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8007638:	78fb      	ldrb	r3, [r7, #3]
 800763a:	f003 020f 	and.w	r2, r3, #15
 800763e:	6879      	ldr	r1, [r7, #4]
 8007640:	4613      	mov	r3, r2
 8007642:	009b      	lsls	r3, r3, #2
 8007644:	4413      	add	r3, r2
 8007646:	009b      	lsls	r3, r3, #2
 8007648:	440b      	add	r3, r1
 800764a:	3314      	adds	r3, #20
 800764c:	681a      	ldr	r2, [r3, #0]
 800764e:	78fb      	ldrb	r3, [r7, #3]
 8007650:	f003 010f 	and.w	r1, r3, #15
 8007654:	68f8      	ldr	r0, [r7, #12]
 8007656:	460b      	mov	r3, r1
 8007658:	00db      	lsls	r3, r3, #3
 800765a:	440b      	add	r3, r1
 800765c:	009b      	lsls	r3, r3, #2
 800765e:	4403      	add	r3, r0
 8007660:	331c      	adds	r3, #28
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	fbb2 f1f3 	udiv	r1, r2, r3
 8007668:	fb01 f303 	mul.w	r3, r1, r3
 800766c:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800766e:	2b00      	cmp	r3, #0
 8007670:	d112      	bne.n	8007698 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8007672:	78fb      	ldrb	r3, [r7, #3]
 8007674:	f003 020f 	and.w	r2, r3, #15
 8007678:	6879      	ldr	r1, [r7, #4]
 800767a:	4613      	mov	r3, r2
 800767c:	009b      	lsls	r3, r3, #2
 800767e:	4413      	add	r3, r2
 8007680:	009b      	lsls	r3, r3, #2
 8007682:	440b      	add	r3, r1
 8007684:	3314      	adds	r3, #20
 8007686:	2200      	movs	r2, #0
 8007688:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800768a:	78f9      	ldrb	r1, [r7, #3]
 800768c:	2300      	movs	r3, #0
 800768e:	2200      	movs	r2, #0
 8007690:	6878      	ldr	r0, [r7, #4]
 8007692:	f002 fa16 	bl	8009ac2 <USBD_LL_Transmit>
 8007696:	e01f      	b.n	80076d8 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8007698:	68bb      	ldr	r3, [r7, #8]
 800769a:	2200      	movs	r2, #0
 800769c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80076a6:	687a      	ldr	r2, [r7, #4]
 80076a8:	33b0      	adds	r3, #176	@ 0xb0
 80076aa:	009b      	lsls	r3, r3, #2
 80076ac:	4413      	add	r3, r2
 80076ae:	685b      	ldr	r3, [r3, #4]
 80076b0:	691b      	ldr	r3, [r3, #16]
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d010      	beq.n	80076d8 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80076bc:	687a      	ldr	r2, [r7, #4]
 80076be:	33b0      	adds	r3, #176	@ 0xb0
 80076c0:	009b      	lsls	r3, r3, #2
 80076c2:	4413      	add	r3, r2
 80076c4:	685b      	ldr	r3, [r3, #4]
 80076c6:	691b      	ldr	r3, [r3, #16]
 80076c8:	68ba      	ldr	r2, [r7, #8]
 80076ca:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 80076ce:	68ba      	ldr	r2, [r7, #8]
 80076d0:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 80076d4:	78fa      	ldrb	r2, [r7, #3]
 80076d6:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 80076d8:	2300      	movs	r3, #0
}
 80076da:	4618      	mov	r0, r3
 80076dc:	3710      	adds	r7, #16
 80076de:	46bd      	mov	sp, r7
 80076e0:	bd80      	pop	{r7, pc}

080076e2 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80076e2:	b580      	push	{r7, lr}
 80076e4:	b084      	sub	sp, #16
 80076e6:	af00      	add	r7, sp, #0
 80076e8:	6078      	str	r0, [r7, #4]
 80076ea:	460b      	mov	r3, r1
 80076ec:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	32b0      	adds	r2, #176	@ 0xb0
 80076f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80076fc:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	32b0      	adds	r2, #176	@ 0xb0
 8007708:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800770c:	2b00      	cmp	r3, #0
 800770e:	d101      	bne.n	8007714 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8007710:	2303      	movs	r3, #3
 8007712:	e01a      	b.n	800774a <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8007714:	78fb      	ldrb	r3, [r7, #3]
 8007716:	4619      	mov	r1, r3
 8007718:	6878      	ldr	r0, [r7, #4]
 800771a:	f002 fa14 	bl	8009b46 <USBD_LL_GetRxDataSize>
 800771e:	4602      	mov	r2, r0
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800772c:	687a      	ldr	r2, [r7, #4]
 800772e:	33b0      	adds	r3, #176	@ 0xb0
 8007730:	009b      	lsls	r3, r3, #2
 8007732:	4413      	add	r3, r2
 8007734:	685b      	ldr	r3, [r3, #4]
 8007736:	68db      	ldr	r3, [r3, #12]
 8007738:	68fa      	ldr	r2, [r7, #12]
 800773a:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800773e:	68fa      	ldr	r2, [r7, #12]
 8007740:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8007744:	4611      	mov	r1, r2
 8007746:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8007748:	2300      	movs	r3, #0
}
 800774a:	4618      	mov	r0, r3
 800774c:	3710      	adds	r7, #16
 800774e:	46bd      	mov	sp, r7
 8007750:	bd80      	pop	{r7, pc}

08007752 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8007752:	b580      	push	{r7, lr}
 8007754:	b084      	sub	sp, #16
 8007756:	af00      	add	r7, sp, #0
 8007758:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	32b0      	adds	r2, #176	@ 0xb0
 8007764:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007768:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	2b00      	cmp	r3, #0
 800776e:	d101      	bne.n	8007774 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8007770:	2303      	movs	r3, #3
 8007772:	e024      	b.n	80077be <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800777a:	687a      	ldr	r2, [r7, #4]
 800777c:	33b0      	adds	r3, #176	@ 0xb0
 800777e:	009b      	lsls	r3, r3, #2
 8007780:	4413      	add	r3, r2
 8007782:	685b      	ldr	r3, [r3, #4]
 8007784:	2b00      	cmp	r3, #0
 8007786:	d019      	beq.n	80077bc <USBD_CDC_EP0_RxReady+0x6a>
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800778e:	2bff      	cmp	r3, #255	@ 0xff
 8007790:	d014      	beq.n	80077bc <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007798:	687a      	ldr	r2, [r7, #4]
 800779a:	33b0      	adds	r3, #176	@ 0xb0
 800779c:	009b      	lsls	r3, r3, #2
 800779e:	4413      	add	r3, r2
 80077a0:	685b      	ldr	r3, [r3, #4]
 80077a2:	689b      	ldr	r3, [r3, #8]
 80077a4:	68fa      	ldr	r2, [r7, #12]
 80077a6:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 80077aa:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 80077ac:	68fa      	ldr	r2, [r7, #12]
 80077ae:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 80077b2:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	22ff      	movs	r2, #255	@ 0xff
 80077b8:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 80077bc:	2300      	movs	r3, #0
}
 80077be:	4618      	mov	r0, r3
 80077c0:	3710      	adds	r7, #16
 80077c2:	46bd      	mov	sp, r7
 80077c4:	bd80      	pop	{r7, pc}
	...

080077c8 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 80077c8:	b580      	push	{r7, lr}
 80077ca:	b086      	sub	sp, #24
 80077cc:	af00      	add	r7, sp, #0
 80077ce:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80077d0:	2182      	movs	r1, #130	@ 0x82
 80077d2:	4818      	ldr	r0, [pc, #96]	@ (8007834 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80077d4:	f000 fd22 	bl	800821c <USBD_GetEpDesc>
 80077d8:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80077da:	2101      	movs	r1, #1
 80077dc:	4815      	ldr	r0, [pc, #84]	@ (8007834 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80077de:	f000 fd1d 	bl	800821c <USBD_GetEpDesc>
 80077e2:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80077e4:	2181      	movs	r1, #129	@ 0x81
 80077e6:	4813      	ldr	r0, [pc, #76]	@ (8007834 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80077e8:	f000 fd18 	bl	800821c <USBD_GetEpDesc>
 80077ec:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80077ee:	697b      	ldr	r3, [r7, #20]
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	d002      	beq.n	80077fa <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 80077f4:	697b      	ldr	r3, [r7, #20]
 80077f6:	2210      	movs	r2, #16
 80077f8:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80077fa:	693b      	ldr	r3, [r7, #16]
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	d006      	beq.n	800780e <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007800:	693b      	ldr	r3, [r7, #16]
 8007802:	2200      	movs	r2, #0
 8007804:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007808:	711a      	strb	r2, [r3, #4]
 800780a:	2200      	movs	r2, #0
 800780c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	2b00      	cmp	r3, #0
 8007812:	d006      	beq.n	8007822 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	2200      	movs	r2, #0
 8007818:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800781c:	711a      	strb	r2, [r3, #4]
 800781e:	2200      	movs	r2, #0
 8007820:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	2243      	movs	r2, #67	@ 0x43
 8007826:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8007828:	4b02      	ldr	r3, [pc, #8]	@ (8007834 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800782a:	4618      	mov	r0, r3
 800782c:	3718      	adds	r7, #24
 800782e:	46bd      	mov	sp, r7
 8007830:	bd80      	pop	{r7, pc}
 8007832:	bf00      	nop
 8007834:	20000064 	.word	0x20000064

08007838 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8007838:	b580      	push	{r7, lr}
 800783a:	b086      	sub	sp, #24
 800783c:	af00      	add	r7, sp, #0
 800783e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007840:	2182      	movs	r1, #130	@ 0x82
 8007842:	4818      	ldr	r0, [pc, #96]	@ (80078a4 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8007844:	f000 fcea 	bl	800821c <USBD_GetEpDesc>
 8007848:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800784a:	2101      	movs	r1, #1
 800784c:	4815      	ldr	r0, [pc, #84]	@ (80078a4 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800784e:	f000 fce5 	bl	800821c <USBD_GetEpDesc>
 8007852:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007854:	2181      	movs	r1, #129	@ 0x81
 8007856:	4813      	ldr	r0, [pc, #76]	@ (80078a4 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8007858:	f000 fce0 	bl	800821c <USBD_GetEpDesc>
 800785c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800785e:	697b      	ldr	r3, [r7, #20]
 8007860:	2b00      	cmp	r3, #0
 8007862:	d002      	beq.n	800786a <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8007864:	697b      	ldr	r3, [r7, #20]
 8007866:	2210      	movs	r2, #16
 8007868:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800786a:	693b      	ldr	r3, [r7, #16]
 800786c:	2b00      	cmp	r3, #0
 800786e:	d006      	beq.n	800787e <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8007870:	693b      	ldr	r3, [r7, #16]
 8007872:	2200      	movs	r2, #0
 8007874:	711a      	strb	r2, [r3, #4]
 8007876:	2200      	movs	r2, #0
 8007878:	f042 0202 	orr.w	r2, r2, #2
 800787c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	2b00      	cmp	r3, #0
 8007882:	d006      	beq.n	8007892 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	2200      	movs	r2, #0
 8007888:	711a      	strb	r2, [r3, #4]
 800788a:	2200      	movs	r2, #0
 800788c:	f042 0202 	orr.w	r2, r2, #2
 8007890:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	2243      	movs	r2, #67	@ 0x43
 8007896:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8007898:	4b02      	ldr	r3, [pc, #8]	@ (80078a4 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800789a:	4618      	mov	r0, r3
 800789c:	3718      	adds	r7, #24
 800789e:	46bd      	mov	sp, r7
 80078a0:	bd80      	pop	{r7, pc}
 80078a2:	bf00      	nop
 80078a4:	20000064 	.word	0x20000064

080078a8 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80078a8:	b580      	push	{r7, lr}
 80078aa:	b086      	sub	sp, #24
 80078ac:	af00      	add	r7, sp, #0
 80078ae:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80078b0:	2182      	movs	r1, #130	@ 0x82
 80078b2:	4818      	ldr	r0, [pc, #96]	@ (8007914 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80078b4:	f000 fcb2 	bl	800821c <USBD_GetEpDesc>
 80078b8:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80078ba:	2101      	movs	r1, #1
 80078bc:	4815      	ldr	r0, [pc, #84]	@ (8007914 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80078be:	f000 fcad 	bl	800821c <USBD_GetEpDesc>
 80078c2:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80078c4:	2181      	movs	r1, #129	@ 0x81
 80078c6:	4813      	ldr	r0, [pc, #76]	@ (8007914 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80078c8:	f000 fca8 	bl	800821c <USBD_GetEpDesc>
 80078cc:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80078ce:	697b      	ldr	r3, [r7, #20]
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	d002      	beq.n	80078da <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 80078d4:	697b      	ldr	r3, [r7, #20]
 80078d6:	2210      	movs	r2, #16
 80078d8:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80078da:	693b      	ldr	r3, [r7, #16]
 80078dc:	2b00      	cmp	r3, #0
 80078de:	d006      	beq.n	80078ee <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80078e0:	693b      	ldr	r3, [r7, #16]
 80078e2:	2200      	movs	r2, #0
 80078e4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80078e8:	711a      	strb	r2, [r3, #4]
 80078ea:	2200      	movs	r2, #0
 80078ec:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80078ee:	68fb      	ldr	r3, [r7, #12]
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d006      	beq.n	8007902 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	2200      	movs	r2, #0
 80078f8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80078fc:	711a      	strb	r2, [r3, #4]
 80078fe:	2200      	movs	r2, #0
 8007900:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	2243      	movs	r2, #67	@ 0x43
 8007906:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8007908:	4b02      	ldr	r3, [pc, #8]	@ (8007914 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800790a:	4618      	mov	r0, r3
 800790c:	3718      	adds	r7, #24
 800790e:	46bd      	mov	sp, r7
 8007910:	bd80      	pop	{r7, pc}
 8007912:	bf00      	nop
 8007914:	20000064 	.word	0x20000064

08007918 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8007918:	b480      	push	{r7}
 800791a:	b083      	sub	sp, #12
 800791c:	af00      	add	r7, sp, #0
 800791e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	220a      	movs	r2, #10
 8007924:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8007926:	4b03      	ldr	r3, [pc, #12]	@ (8007934 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8007928:	4618      	mov	r0, r3
 800792a:	370c      	adds	r7, #12
 800792c:	46bd      	mov	sp, r7
 800792e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007932:	4770      	bx	lr
 8007934:	20000020 	.word	0x20000020

08007938 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8007938:	b480      	push	{r7}
 800793a:	b083      	sub	sp, #12
 800793c:	af00      	add	r7, sp, #0
 800793e:	6078      	str	r0, [r7, #4]
 8007940:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8007942:	683b      	ldr	r3, [r7, #0]
 8007944:	2b00      	cmp	r3, #0
 8007946:	d101      	bne.n	800794c <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8007948:	2303      	movs	r3, #3
 800794a:	e009      	b.n	8007960 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007952:	687a      	ldr	r2, [r7, #4]
 8007954:	33b0      	adds	r3, #176	@ 0xb0
 8007956:	009b      	lsls	r3, r3, #2
 8007958:	4413      	add	r3, r2
 800795a:	683a      	ldr	r2, [r7, #0]
 800795c:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800795e:	2300      	movs	r3, #0
}
 8007960:	4618      	mov	r0, r3
 8007962:	370c      	adds	r7, #12
 8007964:	46bd      	mov	sp, r7
 8007966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800796a:	4770      	bx	lr

0800796c <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800796c:	b480      	push	{r7}
 800796e:	b087      	sub	sp, #28
 8007970:	af00      	add	r7, sp, #0
 8007972:	60f8      	str	r0, [r7, #12]
 8007974:	60b9      	str	r1, [r7, #8]
 8007976:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007978:	68fb      	ldr	r3, [r7, #12]
 800797a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	32b0      	adds	r2, #176	@ 0xb0
 8007982:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007986:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8007988:	697b      	ldr	r3, [r7, #20]
 800798a:	2b00      	cmp	r3, #0
 800798c:	d101      	bne.n	8007992 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800798e:	2303      	movs	r3, #3
 8007990:	e008      	b.n	80079a4 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8007992:	697b      	ldr	r3, [r7, #20]
 8007994:	68ba      	ldr	r2, [r7, #8]
 8007996:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800799a:	697b      	ldr	r3, [r7, #20]
 800799c:	687a      	ldr	r2, [r7, #4]
 800799e:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 80079a2:	2300      	movs	r3, #0
}
 80079a4:	4618      	mov	r0, r3
 80079a6:	371c      	adds	r7, #28
 80079a8:	46bd      	mov	sp, r7
 80079aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ae:	4770      	bx	lr

080079b0 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 80079b0:	b480      	push	{r7}
 80079b2:	b085      	sub	sp, #20
 80079b4:	af00      	add	r7, sp, #0
 80079b6:	6078      	str	r0, [r7, #4]
 80079b8:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	32b0      	adds	r2, #176	@ 0xb0
 80079c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80079c8:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	d101      	bne.n	80079d4 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 80079d0:	2303      	movs	r3, #3
 80079d2:	e004      	b.n	80079de <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 80079d4:	68fb      	ldr	r3, [r7, #12]
 80079d6:	683a      	ldr	r2, [r7, #0]
 80079d8:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 80079dc:	2300      	movs	r3, #0
}
 80079de:	4618      	mov	r0, r3
 80079e0:	3714      	adds	r7, #20
 80079e2:	46bd      	mov	sp, r7
 80079e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079e8:	4770      	bx	lr
	...

080079ec <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 80079ec:	b580      	push	{r7, lr}
 80079ee:	b084      	sub	sp, #16
 80079f0:	af00      	add	r7, sp, #0
 80079f2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	32b0      	adds	r2, #176	@ 0xb0
 80079fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007a02:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	32b0      	adds	r2, #176	@ 0xb0
 8007a0e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	d101      	bne.n	8007a1a <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8007a16:	2303      	movs	r3, #3
 8007a18:	e018      	b.n	8007a4c <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	7c1b      	ldrb	r3, [r3, #16]
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d10a      	bne.n	8007a38 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8007a22:	4b0c      	ldr	r3, [pc, #48]	@ (8007a54 <USBD_CDC_ReceivePacket+0x68>)
 8007a24:	7819      	ldrb	r1, [r3, #0]
 8007a26:	68fb      	ldr	r3, [r7, #12]
 8007a28:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007a2c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007a30:	6878      	ldr	r0, [r7, #4]
 8007a32:	f002 f867 	bl	8009b04 <USBD_LL_PrepareReceive>
 8007a36:	e008      	b.n	8007a4a <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8007a38:	4b06      	ldr	r3, [pc, #24]	@ (8007a54 <USBD_CDC_ReceivePacket+0x68>)
 8007a3a:	7819      	ldrb	r1, [r3, #0]
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007a42:	2340      	movs	r3, #64	@ 0x40
 8007a44:	6878      	ldr	r0, [r7, #4]
 8007a46:	f002 f85d 	bl	8009b04 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8007a4a:	2300      	movs	r3, #0
}
 8007a4c:	4618      	mov	r0, r3
 8007a4e:	3710      	adds	r7, #16
 8007a50:	46bd      	mov	sp, r7
 8007a52:	bd80      	pop	{r7, pc}
 8007a54:	200000a8 	.word	0x200000a8

08007a58 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8007a58:	b580      	push	{r7, lr}
 8007a5a:	b086      	sub	sp, #24
 8007a5c:	af00      	add	r7, sp, #0
 8007a5e:	60f8      	str	r0, [r7, #12]
 8007a60:	60b9      	str	r1, [r7, #8]
 8007a62:	4613      	mov	r3, r2
 8007a64:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	d101      	bne.n	8007a70 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8007a6c:	2303      	movs	r3, #3
 8007a6e:	e01f      	b.n	8007ab0 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	2200      	movs	r2, #0
 8007a74:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8007a78:	68fb      	ldr	r3, [r7, #12]
 8007a7a:	2200      	movs	r2, #0
 8007a7c:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	2200      	movs	r2, #0
 8007a84:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8007a88:	68bb      	ldr	r3, [r7, #8]
 8007a8a:	2b00      	cmp	r3, #0
 8007a8c:	d003      	beq.n	8007a96 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	68ba      	ldr	r2, [r7, #8]
 8007a92:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	2201      	movs	r2, #1
 8007a9a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	79fa      	ldrb	r2, [r7, #7]
 8007aa2:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8007aa4:	68f8      	ldr	r0, [r7, #12]
 8007aa6:	f001 fed3 	bl	8009850 <USBD_LL_Init>
 8007aaa:	4603      	mov	r3, r0
 8007aac:	75fb      	strb	r3, [r7, #23]

  return ret;
 8007aae:	7dfb      	ldrb	r3, [r7, #23]
}
 8007ab0:	4618      	mov	r0, r3
 8007ab2:	3718      	adds	r7, #24
 8007ab4:	46bd      	mov	sp, r7
 8007ab6:	bd80      	pop	{r7, pc}

08007ab8 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8007ab8:	b580      	push	{r7, lr}
 8007aba:	b084      	sub	sp, #16
 8007abc:	af00      	add	r7, sp, #0
 8007abe:	6078      	str	r0, [r7, #4]
 8007ac0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8007ac2:	2300      	movs	r3, #0
 8007ac4:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8007ac6:	683b      	ldr	r3, [r7, #0]
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	d101      	bne.n	8007ad0 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8007acc:	2303      	movs	r3, #3
 8007ace:	e025      	b.n	8007b1c <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	683a      	ldr	r2, [r7, #0]
 8007ad4:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	32ae      	adds	r2, #174	@ 0xae
 8007ae2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007ae6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ae8:	2b00      	cmp	r3, #0
 8007aea:	d00f      	beq.n	8007b0c <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	32ae      	adds	r2, #174	@ 0xae
 8007af6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007afa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007afc:	f107 020e 	add.w	r2, r7, #14
 8007b00:	4610      	mov	r0, r2
 8007b02:	4798      	blx	r3
 8007b04:	4602      	mov	r2, r0
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8007b12:	1c5a      	adds	r2, r3, #1
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8007b1a:	2300      	movs	r3, #0
}
 8007b1c:	4618      	mov	r0, r3
 8007b1e:	3710      	adds	r7, #16
 8007b20:	46bd      	mov	sp, r7
 8007b22:	bd80      	pop	{r7, pc}

08007b24 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8007b24:	b580      	push	{r7, lr}
 8007b26:	b082      	sub	sp, #8
 8007b28:	af00      	add	r7, sp, #0
 8007b2a:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8007b2c:	6878      	ldr	r0, [r7, #4]
 8007b2e:	f001 fedf 	bl	80098f0 <USBD_LL_Start>
 8007b32:	4603      	mov	r3, r0
}
 8007b34:	4618      	mov	r0, r3
 8007b36:	3708      	adds	r7, #8
 8007b38:	46bd      	mov	sp, r7
 8007b3a:	bd80      	pop	{r7, pc}

08007b3c <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8007b3c:	b480      	push	{r7}
 8007b3e:	b083      	sub	sp, #12
 8007b40:	af00      	add	r7, sp, #0
 8007b42:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007b44:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8007b46:	4618      	mov	r0, r3
 8007b48:	370c      	adds	r7, #12
 8007b4a:	46bd      	mov	sp, r7
 8007b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b50:	4770      	bx	lr

08007b52 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007b52:	b580      	push	{r7, lr}
 8007b54:	b084      	sub	sp, #16
 8007b56:	af00      	add	r7, sp, #0
 8007b58:	6078      	str	r0, [r7, #4]
 8007b5a:	460b      	mov	r3, r1
 8007b5c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8007b5e:	2300      	movs	r3, #0
 8007b60:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007b68:	2b00      	cmp	r3, #0
 8007b6a:	d009      	beq.n	8007b80 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	78fa      	ldrb	r2, [r7, #3]
 8007b76:	4611      	mov	r1, r2
 8007b78:	6878      	ldr	r0, [r7, #4]
 8007b7a:	4798      	blx	r3
 8007b7c:	4603      	mov	r3, r0
 8007b7e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8007b80:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b82:	4618      	mov	r0, r3
 8007b84:	3710      	adds	r7, #16
 8007b86:	46bd      	mov	sp, r7
 8007b88:	bd80      	pop	{r7, pc}

08007b8a <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007b8a:	b580      	push	{r7, lr}
 8007b8c:	b084      	sub	sp, #16
 8007b8e:	af00      	add	r7, sp, #0
 8007b90:	6078      	str	r0, [r7, #4]
 8007b92:	460b      	mov	r3, r1
 8007b94:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8007b96:	2300      	movs	r3, #0
 8007b98:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007ba0:	685b      	ldr	r3, [r3, #4]
 8007ba2:	78fa      	ldrb	r2, [r7, #3]
 8007ba4:	4611      	mov	r1, r2
 8007ba6:	6878      	ldr	r0, [r7, #4]
 8007ba8:	4798      	blx	r3
 8007baa:	4603      	mov	r3, r0
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	d001      	beq.n	8007bb4 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8007bb0:	2303      	movs	r3, #3
 8007bb2:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8007bb4:	7bfb      	ldrb	r3, [r7, #15]
}
 8007bb6:	4618      	mov	r0, r3
 8007bb8:	3710      	adds	r7, #16
 8007bba:	46bd      	mov	sp, r7
 8007bbc:	bd80      	pop	{r7, pc}

08007bbe <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8007bbe:	b580      	push	{r7, lr}
 8007bc0:	b084      	sub	sp, #16
 8007bc2:	af00      	add	r7, sp, #0
 8007bc4:	6078      	str	r0, [r7, #4]
 8007bc6:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8007bce:	6839      	ldr	r1, [r7, #0]
 8007bd0:	4618      	mov	r0, r3
 8007bd2:	f001 f94c 	bl	8008e6e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	2201      	movs	r2, #1
 8007bda:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8007be4:	461a      	mov	r2, r3
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8007bf2:	f003 031f 	and.w	r3, r3, #31
 8007bf6:	2b02      	cmp	r3, #2
 8007bf8:	d01a      	beq.n	8007c30 <USBD_LL_SetupStage+0x72>
 8007bfa:	2b02      	cmp	r3, #2
 8007bfc:	d822      	bhi.n	8007c44 <USBD_LL_SetupStage+0x86>
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	d002      	beq.n	8007c08 <USBD_LL_SetupStage+0x4a>
 8007c02:	2b01      	cmp	r3, #1
 8007c04:	d00a      	beq.n	8007c1c <USBD_LL_SetupStage+0x5e>
 8007c06:	e01d      	b.n	8007c44 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8007c0e:	4619      	mov	r1, r3
 8007c10:	6878      	ldr	r0, [r7, #4]
 8007c12:	f000 fb77 	bl	8008304 <USBD_StdDevReq>
 8007c16:	4603      	mov	r3, r0
 8007c18:	73fb      	strb	r3, [r7, #15]
      break;
 8007c1a:	e020      	b.n	8007c5e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8007c22:	4619      	mov	r1, r3
 8007c24:	6878      	ldr	r0, [r7, #4]
 8007c26:	f000 fbdf 	bl	80083e8 <USBD_StdItfReq>
 8007c2a:	4603      	mov	r3, r0
 8007c2c:	73fb      	strb	r3, [r7, #15]
      break;
 8007c2e:	e016      	b.n	8007c5e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8007c36:	4619      	mov	r1, r3
 8007c38:	6878      	ldr	r0, [r7, #4]
 8007c3a:	f000 fc41 	bl	80084c0 <USBD_StdEPReq>
 8007c3e:	4603      	mov	r3, r0
 8007c40:	73fb      	strb	r3, [r7, #15]
      break;
 8007c42:	e00c      	b.n	8007c5e <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8007c4a:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8007c4e:	b2db      	uxtb	r3, r3
 8007c50:	4619      	mov	r1, r3
 8007c52:	6878      	ldr	r0, [r7, #4]
 8007c54:	f001 feac 	bl	80099b0 <USBD_LL_StallEP>
 8007c58:	4603      	mov	r3, r0
 8007c5a:	73fb      	strb	r3, [r7, #15]
      break;
 8007c5c:	bf00      	nop
  }

  return ret;
 8007c5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c60:	4618      	mov	r0, r3
 8007c62:	3710      	adds	r7, #16
 8007c64:	46bd      	mov	sp, r7
 8007c66:	bd80      	pop	{r7, pc}

08007c68 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8007c68:	b580      	push	{r7, lr}
 8007c6a:	b086      	sub	sp, #24
 8007c6c:	af00      	add	r7, sp, #0
 8007c6e:	60f8      	str	r0, [r7, #12]
 8007c70:	460b      	mov	r3, r1
 8007c72:	607a      	str	r2, [r7, #4]
 8007c74:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8007c76:	2300      	movs	r3, #0
 8007c78:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 8007c7a:	7afb      	ldrb	r3, [r7, #11]
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	d177      	bne.n	8007d70 <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8007c86:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8007c8e:	2b03      	cmp	r3, #3
 8007c90:	f040 80a1 	bne.w	8007dd6 <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 8007c94:	693b      	ldr	r3, [r7, #16]
 8007c96:	685b      	ldr	r3, [r3, #4]
 8007c98:	693a      	ldr	r2, [r7, #16]
 8007c9a:	8992      	ldrh	r2, [r2, #12]
 8007c9c:	4293      	cmp	r3, r2
 8007c9e:	d91c      	bls.n	8007cda <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 8007ca0:	693b      	ldr	r3, [r7, #16]
 8007ca2:	685b      	ldr	r3, [r3, #4]
 8007ca4:	693a      	ldr	r2, [r7, #16]
 8007ca6:	8992      	ldrh	r2, [r2, #12]
 8007ca8:	1a9a      	subs	r2, r3, r2
 8007caa:	693b      	ldr	r3, [r7, #16]
 8007cac:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8007cae:	693b      	ldr	r3, [r7, #16]
 8007cb0:	691b      	ldr	r3, [r3, #16]
 8007cb2:	693a      	ldr	r2, [r7, #16]
 8007cb4:	8992      	ldrh	r2, [r2, #12]
 8007cb6:	441a      	add	r2, r3
 8007cb8:	693b      	ldr	r3, [r7, #16]
 8007cba:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 8007cbc:	693b      	ldr	r3, [r7, #16]
 8007cbe:	6919      	ldr	r1, [r3, #16]
 8007cc0:	693b      	ldr	r3, [r7, #16]
 8007cc2:	899b      	ldrh	r3, [r3, #12]
 8007cc4:	461a      	mov	r2, r3
 8007cc6:	693b      	ldr	r3, [r7, #16]
 8007cc8:	685b      	ldr	r3, [r3, #4]
 8007cca:	4293      	cmp	r3, r2
 8007ccc:	bf38      	it	cc
 8007cce:	4613      	movcc	r3, r2
 8007cd0:	461a      	mov	r2, r3
 8007cd2:	68f8      	ldr	r0, [r7, #12]
 8007cd4:	f001 f9d2 	bl	800907c <USBD_CtlContinueRx>
 8007cd8:	e07d      	b.n	8007dd6 <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8007ce0:	f003 031f 	and.w	r3, r3, #31
 8007ce4:	2b02      	cmp	r3, #2
 8007ce6:	d014      	beq.n	8007d12 <USBD_LL_DataOutStage+0xaa>
 8007ce8:	2b02      	cmp	r3, #2
 8007cea:	d81d      	bhi.n	8007d28 <USBD_LL_DataOutStage+0xc0>
 8007cec:	2b00      	cmp	r3, #0
 8007cee:	d002      	beq.n	8007cf6 <USBD_LL_DataOutStage+0x8e>
 8007cf0:	2b01      	cmp	r3, #1
 8007cf2:	d003      	beq.n	8007cfc <USBD_LL_DataOutStage+0x94>
 8007cf4:	e018      	b.n	8007d28 <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8007cf6:	2300      	movs	r3, #0
 8007cf8:	75bb      	strb	r3, [r7, #22]
            break;
 8007cfa:	e018      	b.n	8007d2e <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8007cfc:	68fb      	ldr	r3, [r7, #12]
 8007cfe:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8007d02:	b2db      	uxtb	r3, r3
 8007d04:	4619      	mov	r1, r3
 8007d06:	68f8      	ldr	r0, [r7, #12]
 8007d08:	f000 fa6e 	bl	80081e8 <USBD_CoreFindIF>
 8007d0c:	4603      	mov	r3, r0
 8007d0e:	75bb      	strb	r3, [r7, #22]
            break;
 8007d10:	e00d      	b.n	8007d2e <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8007d12:	68fb      	ldr	r3, [r7, #12]
 8007d14:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8007d18:	b2db      	uxtb	r3, r3
 8007d1a:	4619      	mov	r1, r3
 8007d1c:	68f8      	ldr	r0, [r7, #12]
 8007d1e:	f000 fa70 	bl	8008202 <USBD_CoreFindEP>
 8007d22:	4603      	mov	r3, r0
 8007d24:	75bb      	strb	r3, [r7, #22]
            break;
 8007d26:	e002      	b.n	8007d2e <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8007d28:	2300      	movs	r3, #0
 8007d2a:	75bb      	strb	r3, [r7, #22]
            break;
 8007d2c:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8007d2e:	7dbb      	ldrb	r3, [r7, #22]
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	d119      	bne.n	8007d68 <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007d3a:	b2db      	uxtb	r3, r3
 8007d3c:	2b03      	cmp	r3, #3
 8007d3e:	d113      	bne.n	8007d68 <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8007d40:	7dba      	ldrb	r2, [r7, #22]
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	32ae      	adds	r2, #174	@ 0xae
 8007d46:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007d4a:	691b      	ldr	r3, [r3, #16]
 8007d4c:	2b00      	cmp	r3, #0
 8007d4e:	d00b      	beq.n	8007d68 <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 8007d50:	7dba      	ldrb	r2, [r7, #22]
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8007d58:	7dba      	ldrb	r2, [r7, #22]
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	32ae      	adds	r2, #174	@ 0xae
 8007d5e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007d62:	691b      	ldr	r3, [r3, #16]
 8007d64:	68f8      	ldr	r0, [r7, #12]
 8007d66:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8007d68:	68f8      	ldr	r0, [r7, #12]
 8007d6a:	f001 f998 	bl	800909e <USBD_CtlSendStatus>
 8007d6e:	e032      	b.n	8007dd6 <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8007d70:	7afb      	ldrb	r3, [r7, #11]
 8007d72:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007d76:	b2db      	uxtb	r3, r3
 8007d78:	4619      	mov	r1, r3
 8007d7a:	68f8      	ldr	r0, [r7, #12]
 8007d7c:	f000 fa41 	bl	8008202 <USBD_CoreFindEP>
 8007d80:	4603      	mov	r3, r0
 8007d82:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007d84:	7dbb      	ldrb	r3, [r7, #22]
 8007d86:	2bff      	cmp	r3, #255	@ 0xff
 8007d88:	d025      	beq.n	8007dd6 <USBD_LL_DataOutStage+0x16e>
 8007d8a:	7dbb      	ldrb	r3, [r7, #22]
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	d122      	bne.n	8007dd6 <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007d90:	68fb      	ldr	r3, [r7, #12]
 8007d92:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007d96:	b2db      	uxtb	r3, r3
 8007d98:	2b03      	cmp	r3, #3
 8007d9a:	d117      	bne.n	8007dcc <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8007d9c:	7dba      	ldrb	r2, [r7, #22]
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	32ae      	adds	r2, #174	@ 0xae
 8007da2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007da6:	699b      	ldr	r3, [r3, #24]
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	d00f      	beq.n	8007dcc <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 8007dac:	7dba      	ldrb	r2, [r7, #22]
 8007dae:	68fb      	ldr	r3, [r7, #12]
 8007db0:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8007db4:	7dba      	ldrb	r2, [r7, #22]
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	32ae      	adds	r2, #174	@ 0xae
 8007dba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007dbe:	699b      	ldr	r3, [r3, #24]
 8007dc0:	7afa      	ldrb	r2, [r7, #11]
 8007dc2:	4611      	mov	r1, r2
 8007dc4:	68f8      	ldr	r0, [r7, #12]
 8007dc6:	4798      	blx	r3
 8007dc8:	4603      	mov	r3, r0
 8007dca:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8007dcc:	7dfb      	ldrb	r3, [r7, #23]
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	d001      	beq.n	8007dd6 <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 8007dd2:	7dfb      	ldrb	r3, [r7, #23]
 8007dd4:	e000      	b.n	8007dd8 <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 8007dd6:	2300      	movs	r3, #0
}
 8007dd8:	4618      	mov	r0, r3
 8007dda:	3718      	adds	r7, #24
 8007ddc:	46bd      	mov	sp, r7
 8007dde:	bd80      	pop	{r7, pc}

08007de0 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8007de0:	b580      	push	{r7, lr}
 8007de2:	b086      	sub	sp, #24
 8007de4:	af00      	add	r7, sp, #0
 8007de6:	60f8      	str	r0, [r7, #12]
 8007de8:	460b      	mov	r3, r1
 8007dea:	607a      	str	r2, [r7, #4]
 8007dec:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 8007dee:	7afb      	ldrb	r3, [r7, #11]
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	d178      	bne.n	8007ee6 <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	3314      	adds	r3, #20
 8007df8:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8007dfa:	68fb      	ldr	r3, [r7, #12]
 8007dfc:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8007e00:	2b02      	cmp	r3, #2
 8007e02:	d163      	bne.n	8007ecc <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 8007e04:	693b      	ldr	r3, [r7, #16]
 8007e06:	685b      	ldr	r3, [r3, #4]
 8007e08:	693a      	ldr	r2, [r7, #16]
 8007e0a:	8992      	ldrh	r2, [r2, #12]
 8007e0c:	4293      	cmp	r3, r2
 8007e0e:	d91c      	bls.n	8007e4a <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 8007e10:	693b      	ldr	r3, [r7, #16]
 8007e12:	685b      	ldr	r3, [r3, #4]
 8007e14:	693a      	ldr	r2, [r7, #16]
 8007e16:	8992      	ldrh	r2, [r2, #12]
 8007e18:	1a9a      	subs	r2, r3, r2
 8007e1a:	693b      	ldr	r3, [r7, #16]
 8007e1c:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8007e1e:	693b      	ldr	r3, [r7, #16]
 8007e20:	691b      	ldr	r3, [r3, #16]
 8007e22:	693a      	ldr	r2, [r7, #16]
 8007e24:	8992      	ldrh	r2, [r2, #12]
 8007e26:	441a      	add	r2, r3
 8007e28:	693b      	ldr	r3, [r7, #16]
 8007e2a:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 8007e2c:	693b      	ldr	r3, [r7, #16]
 8007e2e:	6919      	ldr	r1, [r3, #16]
 8007e30:	693b      	ldr	r3, [r7, #16]
 8007e32:	685b      	ldr	r3, [r3, #4]
 8007e34:	461a      	mov	r2, r3
 8007e36:	68f8      	ldr	r0, [r7, #12]
 8007e38:	f001 f8ee 	bl	8009018 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007e3c:	2300      	movs	r3, #0
 8007e3e:	2200      	movs	r2, #0
 8007e40:	2100      	movs	r1, #0
 8007e42:	68f8      	ldr	r0, [r7, #12]
 8007e44:	f001 fe5e 	bl	8009b04 <USBD_LL_PrepareReceive>
 8007e48:	e040      	b.n	8007ecc <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8007e4a:	693b      	ldr	r3, [r7, #16]
 8007e4c:	899b      	ldrh	r3, [r3, #12]
 8007e4e:	461a      	mov	r2, r3
 8007e50:	693b      	ldr	r3, [r7, #16]
 8007e52:	685b      	ldr	r3, [r3, #4]
 8007e54:	429a      	cmp	r2, r3
 8007e56:	d11c      	bne.n	8007e92 <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 8007e58:	693b      	ldr	r3, [r7, #16]
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	693a      	ldr	r2, [r7, #16]
 8007e5e:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8007e60:	4293      	cmp	r3, r2
 8007e62:	d316      	bcc.n	8007e92 <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 8007e64:	693b      	ldr	r3, [r7, #16]
 8007e66:	681a      	ldr	r2, [r3, #0]
 8007e68:	68fb      	ldr	r3, [r7, #12]
 8007e6a:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8007e6e:	429a      	cmp	r2, r3
 8007e70:	d20f      	bcs.n	8007e92 <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8007e72:	2200      	movs	r2, #0
 8007e74:	2100      	movs	r1, #0
 8007e76:	68f8      	ldr	r0, [r7, #12]
 8007e78:	f001 f8ce 	bl	8009018 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	2200      	movs	r2, #0
 8007e80:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007e84:	2300      	movs	r3, #0
 8007e86:	2200      	movs	r2, #0
 8007e88:	2100      	movs	r1, #0
 8007e8a:	68f8      	ldr	r0, [r7, #12]
 8007e8c:	f001 fe3a 	bl	8009b04 <USBD_LL_PrepareReceive>
 8007e90:	e01c      	b.n	8007ecc <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007e98:	b2db      	uxtb	r3, r3
 8007e9a:	2b03      	cmp	r3, #3
 8007e9c:	d10f      	bne.n	8007ebe <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8007e9e:	68fb      	ldr	r3, [r7, #12]
 8007ea0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007ea4:	68db      	ldr	r3, [r3, #12]
 8007ea6:	2b00      	cmp	r3, #0
 8007ea8:	d009      	beq.n	8007ebe <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 8007eaa:	68fb      	ldr	r3, [r7, #12]
 8007eac:	2200      	movs	r2, #0
 8007eae:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007eb8:	68db      	ldr	r3, [r3, #12]
 8007eba:	68f8      	ldr	r0, [r7, #12]
 8007ebc:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8007ebe:	2180      	movs	r1, #128	@ 0x80
 8007ec0:	68f8      	ldr	r0, [r7, #12]
 8007ec2:	f001 fd75 	bl	80099b0 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8007ec6:	68f8      	ldr	r0, [r7, #12]
 8007ec8:	f001 f8fc 	bl	80090c4 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8007ed2:	2b00      	cmp	r3, #0
 8007ed4:	d03a      	beq.n	8007f4c <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 8007ed6:	68f8      	ldr	r0, [r7, #12]
 8007ed8:	f7ff fe30 	bl	8007b3c <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8007edc:	68fb      	ldr	r3, [r7, #12]
 8007ede:	2200      	movs	r2, #0
 8007ee0:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8007ee4:	e032      	b.n	8007f4c <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8007ee6:	7afb      	ldrb	r3, [r7, #11]
 8007ee8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8007eec:	b2db      	uxtb	r3, r3
 8007eee:	4619      	mov	r1, r3
 8007ef0:	68f8      	ldr	r0, [r7, #12]
 8007ef2:	f000 f986 	bl	8008202 <USBD_CoreFindEP>
 8007ef6:	4603      	mov	r3, r0
 8007ef8:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007efa:	7dfb      	ldrb	r3, [r7, #23]
 8007efc:	2bff      	cmp	r3, #255	@ 0xff
 8007efe:	d025      	beq.n	8007f4c <USBD_LL_DataInStage+0x16c>
 8007f00:	7dfb      	ldrb	r3, [r7, #23]
 8007f02:	2b00      	cmp	r3, #0
 8007f04:	d122      	bne.n	8007f4c <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007f06:	68fb      	ldr	r3, [r7, #12]
 8007f08:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007f0c:	b2db      	uxtb	r3, r3
 8007f0e:	2b03      	cmp	r3, #3
 8007f10:	d11c      	bne.n	8007f4c <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8007f12:	7dfa      	ldrb	r2, [r7, #23]
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	32ae      	adds	r2, #174	@ 0xae
 8007f18:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007f1c:	695b      	ldr	r3, [r3, #20]
 8007f1e:	2b00      	cmp	r3, #0
 8007f20:	d014      	beq.n	8007f4c <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 8007f22:	7dfa      	ldrb	r2, [r7, #23]
 8007f24:	68fb      	ldr	r3, [r7, #12]
 8007f26:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8007f2a:	7dfa      	ldrb	r2, [r7, #23]
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	32ae      	adds	r2, #174	@ 0xae
 8007f30:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007f34:	695b      	ldr	r3, [r3, #20]
 8007f36:	7afa      	ldrb	r2, [r7, #11]
 8007f38:	4611      	mov	r1, r2
 8007f3a:	68f8      	ldr	r0, [r7, #12]
 8007f3c:	4798      	blx	r3
 8007f3e:	4603      	mov	r3, r0
 8007f40:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8007f42:	7dbb      	ldrb	r3, [r7, #22]
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	d001      	beq.n	8007f4c <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 8007f48:	7dbb      	ldrb	r3, [r7, #22]
 8007f4a:	e000      	b.n	8007f4e <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 8007f4c:	2300      	movs	r3, #0
}
 8007f4e:	4618      	mov	r0, r3
 8007f50:	3718      	adds	r7, #24
 8007f52:	46bd      	mov	sp, r7
 8007f54:	bd80      	pop	{r7, pc}

08007f56 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8007f56:	b580      	push	{r7, lr}
 8007f58:	b084      	sub	sp, #16
 8007f5a:	af00      	add	r7, sp, #0
 8007f5c:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8007f5e:	2300      	movs	r3, #0
 8007f60:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	2201      	movs	r2, #1
 8007f66:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	2200      	movs	r2, #0
 8007f6e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	2200      	movs	r2, #0
 8007f76:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	2200      	movs	r2, #0
 8007f7c:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	2200      	movs	r2, #0
 8007f84:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	d014      	beq.n	8007fbc <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007f98:	685b      	ldr	r3, [r3, #4]
 8007f9a:	2b00      	cmp	r3, #0
 8007f9c:	d00e      	beq.n	8007fbc <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007fa4:	685b      	ldr	r3, [r3, #4]
 8007fa6:	687a      	ldr	r2, [r7, #4]
 8007fa8:	6852      	ldr	r2, [r2, #4]
 8007faa:	b2d2      	uxtb	r2, r2
 8007fac:	4611      	mov	r1, r2
 8007fae:	6878      	ldr	r0, [r7, #4]
 8007fb0:	4798      	blx	r3
 8007fb2:	4603      	mov	r3, r0
 8007fb4:	2b00      	cmp	r3, #0
 8007fb6:	d001      	beq.n	8007fbc <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8007fb8:	2303      	movs	r3, #3
 8007fba:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007fbc:	2340      	movs	r3, #64	@ 0x40
 8007fbe:	2200      	movs	r2, #0
 8007fc0:	2100      	movs	r1, #0
 8007fc2:	6878      	ldr	r0, [r7, #4]
 8007fc4:	f001 fcaf 	bl	8009926 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	2201      	movs	r2, #1
 8007fcc:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	2240      	movs	r2, #64	@ 0x40
 8007fd4:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007fd8:	2340      	movs	r3, #64	@ 0x40
 8007fda:	2200      	movs	r2, #0
 8007fdc:	2180      	movs	r1, #128	@ 0x80
 8007fde:	6878      	ldr	r0, [r7, #4]
 8007fe0:	f001 fca1 	bl	8009926 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	2201      	movs	r2, #1
 8007fe8:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	2240      	movs	r2, #64	@ 0x40
 8007ff0:	841a      	strh	r2, [r3, #32]

  return ret;
 8007ff2:	7bfb      	ldrb	r3, [r7, #15]
}
 8007ff4:	4618      	mov	r0, r3
 8007ff6:	3710      	adds	r7, #16
 8007ff8:	46bd      	mov	sp, r7
 8007ffa:	bd80      	pop	{r7, pc}

08007ffc <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8007ffc:	b480      	push	{r7}
 8007ffe:	b083      	sub	sp, #12
 8008000:	af00      	add	r7, sp, #0
 8008002:	6078      	str	r0, [r7, #4]
 8008004:	460b      	mov	r3, r1
 8008006:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	78fa      	ldrb	r2, [r7, #3]
 800800c:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800800e:	2300      	movs	r3, #0
}
 8008010:	4618      	mov	r0, r3
 8008012:	370c      	adds	r7, #12
 8008014:	46bd      	mov	sp, r7
 8008016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800801a:	4770      	bx	lr

0800801c <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800801c:	b480      	push	{r7}
 800801e:	b083      	sub	sp, #12
 8008020:	af00      	add	r7, sp, #0
 8008022:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800802a:	b2db      	uxtb	r3, r3
 800802c:	2b04      	cmp	r3, #4
 800802e:	d006      	beq.n	800803e <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008036:	b2da      	uxtb	r2, r3
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	2204      	movs	r2, #4
 8008042:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8008046:	2300      	movs	r3, #0
}
 8008048:	4618      	mov	r0, r3
 800804a:	370c      	adds	r7, #12
 800804c:	46bd      	mov	sp, r7
 800804e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008052:	4770      	bx	lr

08008054 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8008054:	b480      	push	{r7}
 8008056:	b083      	sub	sp, #12
 8008058:	af00      	add	r7, sp, #0
 800805a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008062:	b2db      	uxtb	r3, r3
 8008064:	2b04      	cmp	r3, #4
 8008066:	d106      	bne.n	8008076 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800806e:	b2da      	uxtb	r2, r3
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8008076:	2300      	movs	r3, #0
}
 8008078:	4618      	mov	r0, r3
 800807a:	370c      	adds	r7, #12
 800807c:	46bd      	mov	sp, r7
 800807e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008082:	4770      	bx	lr

08008084 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8008084:	b580      	push	{r7, lr}
 8008086:	b082      	sub	sp, #8
 8008088:	af00      	add	r7, sp, #0
 800808a:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008092:	b2db      	uxtb	r3, r3
 8008094:	2b03      	cmp	r3, #3
 8008096:	d110      	bne.n	80080ba <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800809e:	2b00      	cmp	r3, #0
 80080a0:	d00b      	beq.n	80080ba <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80080a8:	69db      	ldr	r3, [r3, #28]
 80080aa:	2b00      	cmp	r3, #0
 80080ac:	d005      	beq.n	80080ba <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80080b4:	69db      	ldr	r3, [r3, #28]
 80080b6:	6878      	ldr	r0, [r7, #4]
 80080b8:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 80080ba:	2300      	movs	r3, #0
}
 80080bc:	4618      	mov	r0, r3
 80080be:	3708      	adds	r7, #8
 80080c0:	46bd      	mov	sp, r7
 80080c2:	bd80      	pop	{r7, pc}

080080c4 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 80080c4:	b580      	push	{r7, lr}
 80080c6:	b082      	sub	sp, #8
 80080c8:	af00      	add	r7, sp, #0
 80080ca:	6078      	str	r0, [r7, #4]
 80080cc:	460b      	mov	r3, r1
 80080ce:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	32ae      	adds	r2, #174	@ 0xae
 80080da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80080de:	2b00      	cmp	r3, #0
 80080e0:	d101      	bne.n	80080e6 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 80080e2:	2303      	movs	r3, #3
 80080e4:	e01c      	b.n	8008120 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80080ec:	b2db      	uxtb	r3, r3
 80080ee:	2b03      	cmp	r3, #3
 80080f0:	d115      	bne.n	800811e <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	32ae      	adds	r2, #174	@ 0xae
 80080fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008100:	6a1b      	ldr	r3, [r3, #32]
 8008102:	2b00      	cmp	r3, #0
 8008104:	d00b      	beq.n	800811e <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	32ae      	adds	r2, #174	@ 0xae
 8008110:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008114:	6a1b      	ldr	r3, [r3, #32]
 8008116:	78fa      	ldrb	r2, [r7, #3]
 8008118:	4611      	mov	r1, r2
 800811a:	6878      	ldr	r0, [r7, #4]
 800811c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800811e:	2300      	movs	r3, #0
}
 8008120:	4618      	mov	r0, r3
 8008122:	3708      	adds	r7, #8
 8008124:	46bd      	mov	sp, r7
 8008126:	bd80      	pop	{r7, pc}

08008128 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8008128:	b580      	push	{r7, lr}
 800812a:	b082      	sub	sp, #8
 800812c:	af00      	add	r7, sp, #0
 800812e:	6078      	str	r0, [r7, #4]
 8008130:	460b      	mov	r3, r1
 8008132:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	32ae      	adds	r2, #174	@ 0xae
 800813e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008142:	2b00      	cmp	r3, #0
 8008144:	d101      	bne.n	800814a <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8008146:	2303      	movs	r3, #3
 8008148:	e01c      	b.n	8008184 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008150:	b2db      	uxtb	r3, r3
 8008152:	2b03      	cmp	r3, #3
 8008154:	d115      	bne.n	8008182 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	32ae      	adds	r2, #174	@ 0xae
 8008160:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008164:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008166:	2b00      	cmp	r3, #0
 8008168:	d00b      	beq.n	8008182 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	32ae      	adds	r2, #174	@ 0xae
 8008174:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008178:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800817a:	78fa      	ldrb	r2, [r7, #3]
 800817c:	4611      	mov	r1, r2
 800817e:	6878      	ldr	r0, [r7, #4]
 8008180:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8008182:	2300      	movs	r3, #0
}
 8008184:	4618      	mov	r0, r3
 8008186:	3708      	adds	r7, #8
 8008188:	46bd      	mov	sp, r7
 800818a:	bd80      	pop	{r7, pc}

0800818c <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800818c:	b480      	push	{r7}
 800818e:	b083      	sub	sp, #12
 8008190:	af00      	add	r7, sp, #0
 8008192:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008194:	2300      	movs	r3, #0
}
 8008196:	4618      	mov	r0, r3
 8008198:	370c      	adds	r7, #12
 800819a:	46bd      	mov	sp, r7
 800819c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081a0:	4770      	bx	lr

080081a2 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 80081a2:	b580      	push	{r7, lr}
 80081a4:	b084      	sub	sp, #16
 80081a6:	af00      	add	r7, sp, #0
 80081a8:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 80081aa:	2300      	movs	r3, #0
 80081ac:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	2201      	movs	r2, #1
 80081b2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80081bc:	2b00      	cmp	r3, #0
 80081be:	d00e      	beq.n	80081de <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80081c6:	685b      	ldr	r3, [r3, #4]
 80081c8:	687a      	ldr	r2, [r7, #4]
 80081ca:	6852      	ldr	r2, [r2, #4]
 80081cc:	b2d2      	uxtb	r2, r2
 80081ce:	4611      	mov	r1, r2
 80081d0:	6878      	ldr	r0, [r7, #4]
 80081d2:	4798      	blx	r3
 80081d4:	4603      	mov	r3, r0
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	d001      	beq.n	80081de <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 80081da:	2303      	movs	r3, #3
 80081dc:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80081de:	7bfb      	ldrb	r3, [r7, #15]
}
 80081e0:	4618      	mov	r0, r3
 80081e2:	3710      	adds	r7, #16
 80081e4:	46bd      	mov	sp, r7
 80081e6:	bd80      	pop	{r7, pc}

080081e8 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80081e8:	b480      	push	{r7}
 80081ea:	b083      	sub	sp, #12
 80081ec:	af00      	add	r7, sp, #0
 80081ee:	6078      	str	r0, [r7, #4]
 80081f0:	460b      	mov	r3, r1
 80081f2:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80081f4:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80081f6:	4618      	mov	r0, r3
 80081f8:	370c      	adds	r7, #12
 80081fa:	46bd      	mov	sp, r7
 80081fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008200:	4770      	bx	lr

08008202 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8008202:	b480      	push	{r7}
 8008204:	b083      	sub	sp, #12
 8008206:	af00      	add	r7, sp, #0
 8008208:	6078      	str	r0, [r7, #4]
 800820a:	460b      	mov	r3, r1
 800820c:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800820e:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8008210:	4618      	mov	r0, r3
 8008212:	370c      	adds	r7, #12
 8008214:	46bd      	mov	sp, r7
 8008216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800821a:	4770      	bx	lr

0800821c <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800821c:	b580      	push	{r7, lr}
 800821e:	b086      	sub	sp, #24
 8008220:	af00      	add	r7, sp, #0
 8008222:	6078      	str	r0, [r7, #4]
 8008224:	460b      	mov	r3, r1
 8008226:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8008230:	2300      	movs	r3, #0
 8008232:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8008234:	68fb      	ldr	r3, [r7, #12]
 8008236:	885b      	ldrh	r3, [r3, #2]
 8008238:	b29b      	uxth	r3, r3
 800823a:	68fa      	ldr	r2, [r7, #12]
 800823c:	7812      	ldrb	r2, [r2, #0]
 800823e:	4293      	cmp	r3, r2
 8008240:	d91f      	bls.n	8008282 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	781b      	ldrb	r3, [r3, #0]
 8008246:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8008248:	e013      	b.n	8008272 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800824a:	f107 030a 	add.w	r3, r7, #10
 800824e:	4619      	mov	r1, r3
 8008250:	6978      	ldr	r0, [r7, #20]
 8008252:	f000 f81b 	bl	800828c <USBD_GetNextDesc>
 8008256:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8008258:	697b      	ldr	r3, [r7, #20]
 800825a:	785b      	ldrb	r3, [r3, #1]
 800825c:	2b05      	cmp	r3, #5
 800825e:	d108      	bne.n	8008272 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8008260:	697b      	ldr	r3, [r7, #20]
 8008262:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8008264:	693b      	ldr	r3, [r7, #16]
 8008266:	789b      	ldrb	r3, [r3, #2]
 8008268:	78fa      	ldrb	r2, [r7, #3]
 800826a:	429a      	cmp	r2, r3
 800826c:	d008      	beq.n	8008280 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800826e:	2300      	movs	r3, #0
 8008270:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8008272:	68fb      	ldr	r3, [r7, #12]
 8008274:	885b      	ldrh	r3, [r3, #2]
 8008276:	b29a      	uxth	r2, r3
 8008278:	897b      	ldrh	r3, [r7, #10]
 800827a:	429a      	cmp	r2, r3
 800827c:	d8e5      	bhi.n	800824a <USBD_GetEpDesc+0x2e>
 800827e:	e000      	b.n	8008282 <USBD_GetEpDesc+0x66>
          break;
 8008280:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8008282:	693b      	ldr	r3, [r7, #16]
}
 8008284:	4618      	mov	r0, r3
 8008286:	3718      	adds	r7, #24
 8008288:	46bd      	mov	sp, r7
 800828a:	bd80      	pop	{r7, pc}

0800828c <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800828c:	b480      	push	{r7}
 800828e:	b085      	sub	sp, #20
 8008290:	af00      	add	r7, sp, #0
 8008292:	6078      	str	r0, [r7, #4]
 8008294:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800829a:	683b      	ldr	r3, [r7, #0]
 800829c:	881b      	ldrh	r3, [r3, #0]
 800829e:	68fa      	ldr	r2, [r7, #12]
 80082a0:	7812      	ldrb	r2, [r2, #0]
 80082a2:	4413      	add	r3, r2
 80082a4:	b29a      	uxth	r2, r3
 80082a6:	683b      	ldr	r3, [r7, #0]
 80082a8:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 80082aa:	68fb      	ldr	r3, [r7, #12]
 80082ac:	781b      	ldrb	r3, [r3, #0]
 80082ae:	461a      	mov	r2, r3
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	4413      	add	r3, r2
 80082b4:	60fb      	str	r3, [r7, #12]

  return (pnext);
 80082b6:	68fb      	ldr	r3, [r7, #12]
}
 80082b8:	4618      	mov	r0, r3
 80082ba:	3714      	adds	r7, #20
 80082bc:	46bd      	mov	sp, r7
 80082be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082c2:	4770      	bx	lr

080082c4 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 80082c4:	b480      	push	{r7}
 80082c6:	b087      	sub	sp, #28
 80082c8:	af00      	add	r7, sp, #0
 80082ca:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 80082d0:	697b      	ldr	r3, [r7, #20]
 80082d2:	781b      	ldrb	r3, [r3, #0]
 80082d4:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 80082d6:	697b      	ldr	r3, [r7, #20]
 80082d8:	3301      	adds	r3, #1
 80082da:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 80082dc:	697b      	ldr	r3, [r7, #20]
 80082de:	781b      	ldrb	r3, [r3, #0]
 80082e0:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 80082e2:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80082e6:	021b      	lsls	r3, r3, #8
 80082e8:	b21a      	sxth	r2, r3
 80082ea:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80082ee:	4313      	orrs	r3, r2
 80082f0:	b21b      	sxth	r3, r3
 80082f2:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 80082f4:	89fb      	ldrh	r3, [r7, #14]
}
 80082f6:	4618      	mov	r0, r3
 80082f8:	371c      	adds	r7, #28
 80082fa:	46bd      	mov	sp, r7
 80082fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008300:	4770      	bx	lr
	...

08008304 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008304:	b580      	push	{r7, lr}
 8008306:	b084      	sub	sp, #16
 8008308:	af00      	add	r7, sp, #0
 800830a:	6078      	str	r0, [r7, #4]
 800830c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800830e:	2300      	movs	r3, #0
 8008310:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008312:	683b      	ldr	r3, [r7, #0]
 8008314:	781b      	ldrb	r3, [r3, #0]
 8008316:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800831a:	2b40      	cmp	r3, #64	@ 0x40
 800831c:	d005      	beq.n	800832a <USBD_StdDevReq+0x26>
 800831e:	2b40      	cmp	r3, #64	@ 0x40
 8008320:	d857      	bhi.n	80083d2 <USBD_StdDevReq+0xce>
 8008322:	2b00      	cmp	r3, #0
 8008324:	d00f      	beq.n	8008346 <USBD_StdDevReq+0x42>
 8008326:	2b20      	cmp	r3, #32
 8008328:	d153      	bne.n	80083d2 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	32ae      	adds	r2, #174	@ 0xae
 8008334:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008338:	689b      	ldr	r3, [r3, #8]
 800833a:	6839      	ldr	r1, [r7, #0]
 800833c:	6878      	ldr	r0, [r7, #4]
 800833e:	4798      	blx	r3
 8008340:	4603      	mov	r3, r0
 8008342:	73fb      	strb	r3, [r7, #15]
      break;
 8008344:	e04a      	b.n	80083dc <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008346:	683b      	ldr	r3, [r7, #0]
 8008348:	785b      	ldrb	r3, [r3, #1]
 800834a:	2b09      	cmp	r3, #9
 800834c:	d83b      	bhi.n	80083c6 <USBD_StdDevReq+0xc2>
 800834e:	a201      	add	r2, pc, #4	@ (adr r2, 8008354 <USBD_StdDevReq+0x50>)
 8008350:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008354:	080083a9 	.word	0x080083a9
 8008358:	080083bd 	.word	0x080083bd
 800835c:	080083c7 	.word	0x080083c7
 8008360:	080083b3 	.word	0x080083b3
 8008364:	080083c7 	.word	0x080083c7
 8008368:	08008387 	.word	0x08008387
 800836c:	0800837d 	.word	0x0800837d
 8008370:	080083c7 	.word	0x080083c7
 8008374:	0800839f 	.word	0x0800839f
 8008378:	08008391 	.word	0x08008391
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800837c:	6839      	ldr	r1, [r7, #0]
 800837e:	6878      	ldr	r0, [r7, #4]
 8008380:	f000 fa3e 	bl	8008800 <USBD_GetDescriptor>
          break;
 8008384:	e024      	b.n	80083d0 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8008386:	6839      	ldr	r1, [r7, #0]
 8008388:	6878      	ldr	r0, [r7, #4]
 800838a:	f000 fbcd 	bl	8008b28 <USBD_SetAddress>
          break;
 800838e:	e01f      	b.n	80083d0 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8008390:	6839      	ldr	r1, [r7, #0]
 8008392:	6878      	ldr	r0, [r7, #4]
 8008394:	f000 fc0c 	bl	8008bb0 <USBD_SetConfig>
 8008398:	4603      	mov	r3, r0
 800839a:	73fb      	strb	r3, [r7, #15]
          break;
 800839c:	e018      	b.n	80083d0 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800839e:	6839      	ldr	r1, [r7, #0]
 80083a0:	6878      	ldr	r0, [r7, #4]
 80083a2:	f000 fcaf 	bl	8008d04 <USBD_GetConfig>
          break;
 80083a6:	e013      	b.n	80083d0 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80083a8:	6839      	ldr	r1, [r7, #0]
 80083aa:	6878      	ldr	r0, [r7, #4]
 80083ac:	f000 fce0 	bl	8008d70 <USBD_GetStatus>
          break;
 80083b0:	e00e      	b.n	80083d0 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 80083b2:	6839      	ldr	r1, [r7, #0]
 80083b4:	6878      	ldr	r0, [r7, #4]
 80083b6:	f000 fd0f 	bl	8008dd8 <USBD_SetFeature>
          break;
 80083ba:	e009      	b.n	80083d0 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80083bc:	6839      	ldr	r1, [r7, #0]
 80083be:	6878      	ldr	r0, [r7, #4]
 80083c0:	f000 fd33 	bl	8008e2a <USBD_ClrFeature>
          break;
 80083c4:	e004      	b.n	80083d0 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 80083c6:	6839      	ldr	r1, [r7, #0]
 80083c8:	6878      	ldr	r0, [r7, #4]
 80083ca:	f000 fd8a 	bl	8008ee2 <USBD_CtlError>
          break;
 80083ce:	bf00      	nop
      }
      break;
 80083d0:	e004      	b.n	80083dc <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 80083d2:	6839      	ldr	r1, [r7, #0]
 80083d4:	6878      	ldr	r0, [r7, #4]
 80083d6:	f000 fd84 	bl	8008ee2 <USBD_CtlError>
      break;
 80083da:	bf00      	nop
  }

  return ret;
 80083dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80083de:	4618      	mov	r0, r3
 80083e0:	3710      	adds	r7, #16
 80083e2:	46bd      	mov	sp, r7
 80083e4:	bd80      	pop	{r7, pc}
 80083e6:	bf00      	nop

080083e8 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80083e8:	b580      	push	{r7, lr}
 80083ea:	b084      	sub	sp, #16
 80083ec:	af00      	add	r7, sp, #0
 80083ee:	6078      	str	r0, [r7, #4]
 80083f0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80083f2:	2300      	movs	r3, #0
 80083f4:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80083f6:	683b      	ldr	r3, [r7, #0]
 80083f8:	781b      	ldrb	r3, [r3, #0]
 80083fa:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80083fe:	2b40      	cmp	r3, #64	@ 0x40
 8008400:	d005      	beq.n	800840e <USBD_StdItfReq+0x26>
 8008402:	2b40      	cmp	r3, #64	@ 0x40
 8008404:	d852      	bhi.n	80084ac <USBD_StdItfReq+0xc4>
 8008406:	2b00      	cmp	r3, #0
 8008408:	d001      	beq.n	800840e <USBD_StdItfReq+0x26>
 800840a:	2b20      	cmp	r3, #32
 800840c:	d14e      	bne.n	80084ac <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008414:	b2db      	uxtb	r3, r3
 8008416:	3b01      	subs	r3, #1
 8008418:	2b02      	cmp	r3, #2
 800841a:	d840      	bhi.n	800849e <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800841c:	683b      	ldr	r3, [r7, #0]
 800841e:	889b      	ldrh	r3, [r3, #4]
 8008420:	b2db      	uxtb	r3, r3
 8008422:	2b01      	cmp	r3, #1
 8008424:	d836      	bhi.n	8008494 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8008426:	683b      	ldr	r3, [r7, #0]
 8008428:	889b      	ldrh	r3, [r3, #4]
 800842a:	b2db      	uxtb	r3, r3
 800842c:	4619      	mov	r1, r3
 800842e:	6878      	ldr	r0, [r7, #4]
 8008430:	f7ff feda 	bl	80081e8 <USBD_CoreFindIF>
 8008434:	4603      	mov	r3, r0
 8008436:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008438:	7bbb      	ldrb	r3, [r7, #14]
 800843a:	2bff      	cmp	r3, #255	@ 0xff
 800843c:	d01d      	beq.n	800847a <USBD_StdItfReq+0x92>
 800843e:	7bbb      	ldrb	r3, [r7, #14]
 8008440:	2b00      	cmp	r3, #0
 8008442:	d11a      	bne.n	800847a <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8008444:	7bba      	ldrb	r2, [r7, #14]
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	32ae      	adds	r2, #174	@ 0xae
 800844a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800844e:	689b      	ldr	r3, [r3, #8]
 8008450:	2b00      	cmp	r3, #0
 8008452:	d00f      	beq.n	8008474 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8008454:	7bba      	ldrb	r2, [r7, #14]
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800845c:	7bba      	ldrb	r2, [r7, #14]
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	32ae      	adds	r2, #174	@ 0xae
 8008462:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008466:	689b      	ldr	r3, [r3, #8]
 8008468:	6839      	ldr	r1, [r7, #0]
 800846a:	6878      	ldr	r0, [r7, #4]
 800846c:	4798      	blx	r3
 800846e:	4603      	mov	r3, r0
 8008470:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8008472:	e004      	b.n	800847e <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8008474:	2303      	movs	r3, #3
 8008476:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8008478:	e001      	b.n	800847e <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800847a:	2303      	movs	r3, #3
 800847c:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800847e:	683b      	ldr	r3, [r7, #0]
 8008480:	88db      	ldrh	r3, [r3, #6]
 8008482:	2b00      	cmp	r3, #0
 8008484:	d110      	bne.n	80084a8 <USBD_StdItfReq+0xc0>
 8008486:	7bfb      	ldrb	r3, [r7, #15]
 8008488:	2b00      	cmp	r3, #0
 800848a:	d10d      	bne.n	80084a8 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800848c:	6878      	ldr	r0, [r7, #4]
 800848e:	f000 fe06 	bl	800909e <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8008492:	e009      	b.n	80084a8 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8008494:	6839      	ldr	r1, [r7, #0]
 8008496:	6878      	ldr	r0, [r7, #4]
 8008498:	f000 fd23 	bl	8008ee2 <USBD_CtlError>
          break;
 800849c:	e004      	b.n	80084a8 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800849e:	6839      	ldr	r1, [r7, #0]
 80084a0:	6878      	ldr	r0, [r7, #4]
 80084a2:	f000 fd1e 	bl	8008ee2 <USBD_CtlError>
          break;
 80084a6:	e000      	b.n	80084aa <USBD_StdItfReq+0xc2>
          break;
 80084a8:	bf00      	nop
      }
      break;
 80084aa:	e004      	b.n	80084b6 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 80084ac:	6839      	ldr	r1, [r7, #0]
 80084ae:	6878      	ldr	r0, [r7, #4]
 80084b0:	f000 fd17 	bl	8008ee2 <USBD_CtlError>
      break;
 80084b4:	bf00      	nop
  }

  return ret;
 80084b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80084b8:	4618      	mov	r0, r3
 80084ba:	3710      	adds	r7, #16
 80084bc:	46bd      	mov	sp, r7
 80084be:	bd80      	pop	{r7, pc}

080084c0 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80084c0:	b580      	push	{r7, lr}
 80084c2:	b084      	sub	sp, #16
 80084c4:	af00      	add	r7, sp, #0
 80084c6:	6078      	str	r0, [r7, #4]
 80084c8:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 80084ca:	2300      	movs	r3, #0
 80084cc:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 80084ce:	683b      	ldr	r3, [r7, #0]
 80084d0:	889b      	ldrh	r3, [r3, #4]
 80084d2:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80084d4:	683b      	ldr	r3, [r7, #0]
 80084d6:	781b      	ldrb	r3, [r3, #0]
 80084d8:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80084dc:	2b40      	cmp	r3, #64	@ 0x40
 80084de:	d007      	beq.n	80084f0 <USBD_StdEPReq+0x30>
 80084e0:	2b40      	cmp	r3, #64	@ 0x40
 80084e2:	f200 8181 	bhi.w	80087e8 <USBD_StdEPReq+0x328>
 80084e6:	2b00      	cmp	r3, #0
 80084e8:	d02a      	beq.n	8008540 <USBD_StdEPReq+0x80>
 80084ea:	2b20      	cmp	r3, #32
 80084ec:	f040 817c 	bne.w	80087e8 <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 80084f0:	7bbb      	ldrb	r3, [r7, #14]
 80084f2:	4619      	mov	r1, r3
 80084f4:	6878      	ldr	r0, [r7, #4]
 80084f6:	f7ff fe84 	bl	8008202 <USBD_CoreFindEP>
 80084fa:	4603      	mov	r3, r0
 80084fc:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80084fe:	7b7b      	ldrb	r3, [r7, #13]
 8008500:	2bff      	cmp	r3, #255	@ 0xff
 8008502:	f000 8176 	beq.w	80087f2 <USBD_StdEPReq+0x332>
 8008506:	7b7b      	ldrb	r3, [r7, #13]
 8008508:	2b00      	cmp	r3, #0
 800850a:	f040 8172 	bne.w	80087f2 <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 800850e:	7b7a      	ldrb	r2, [r7, #13]
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8008516:	7b7a      	ldrb	r2, [r7, #13]
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	32ae      	adds	r2, #174	@ 0xae
 800851c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008520:	689b      	ldr	r3, [r3, #8]
 8008522:	2b00      	cmp	r3, #0
 8008524:	f000 8165 	beq.w	80087f2 <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8008528:	7b7a      	ldrb	r2, [r7, #13]
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	32ae      	adds	r2, #174	@ 0xae
 800852e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008532:	689b      	ldr	r3, [r3, #8]
 8008534:	6839      	ldr	r1, [r7, #0]
 8008536:	6878      	ldr	r0, [r7, #4]
 8008538:	4798      	blx	r3
 800853a:	4603      	mov	r3, r0
 800853c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800853e:	e158      	b.n	80087f2 <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008540:	683b      	ldr	r3, [r7, #0]
 8008542:	785b      	ldrb	r3, [r3, #1]
 8008544:	2b03      	cmp	r3, #3
 8008546:	d008      	beq.n	800855a <USBD_StdEPReq+0x9a>
 8008548:	2b03      	cmp	r3, #3
 800854a:	f300 8147 	bgt.w	80087dc <USBD_StdEPReq+0x31c>
 800854e:	2b00      	cmp	r3, #0
 8008550:	f000 809b 	beq.w	800868a <USBD_StdEPReq+0x1ca>
 8008554:	2b01      	cmp	r3, #1
 8008556:	d03c      	beq.n	80085d2 <USBD_StdEPReq+0x112>
 8008558:	e140      	b.n	80087dc <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008560:	b2db      	uxtb	r3, r3
 8008562:	2b02      	cmp	r3, #2
 8008564:	d002      	beq.n	800856c <USBD_StdEPReq+0xac>
 8008566:	2b03      	cmp	r3, #3
 8008568:	d016      	beq.n	8008598 <USBD_StdEPReq+0xd8>
 800856a:	e02c      	b.n	80085c6 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800856c:	7bbb      	ldrb	r3, [r7, #14]
 800856e:	2b00      	cmp	r3, #0
 8008570:	d00d      	beq.n	800858e <USBD_StdEPReq+0xce>
 8008572:	7bbb      	ldrb	r3, [r7, #14]
 8008574:	2b80      	cmp	r3, #128	@ 0x80
 8008576:	d00a      	beq.n	800858e <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8008578:	7bbb      	ldrb	r3, [r7, #14]
 800857a:	4619      	mov	r1, r3
 800857c:	6878      	ldr	r0, [r7, #4]
 800857e:	f001 fa17 	bl	80099b0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8008582:	2180      	movs	r1, #128	@ 0x80
 8008584:	6878      	ldr	r0, [r7, #4]
 8008586:	f001 fa13 	bl	80099b0 <USBD_LL_StallEP>
 800858a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800858c:	e020      	b.n	80085d0 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800858e:	6839      	ldr	r1, [r7, #0]
 8008590:	6878      	ldr	r0, [r7, #4]
 8008592:	f000 fca6 	bl	8008ee2 <USBD_CtlError>
              break;
 8008596:	e01b      	b.n	80085d0 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008598:	683b      	ldr	r3, [r7, #0]
 800859a:	885b      	ldrh	r3, [r3, #2]
 800859c:	2b00      	cmp	r3, #0
 800859e:	d10e      	bne.n	80085be <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80085a0:	7bbb      	ldrb	r3, [r7, #14]
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	d00b      	beq.n	80085be <USBD_StdEPReq+0xfe>
 80085a6:	7bbb      	ldrb	r3, [r7, #14]
 80085a8:	2b80      	cmp	r3, #128	@ 0x80
 80085aa:	d008      	beq.n	80085be <USBD_StdEPReq+0xfe>
 80085ac:	683b      	ldr	r3, [r7, #0]
 80085ae:	88db      	ldrh	r3, [r3, #6]
 80085b0:	2b00      	cmp	r3, #0
 80085b2:	d104      	bne.n	80085be <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 80085b4:	7bbb      	ldrb	r3, [r7, #14]
 80085b6:	4619      	mov	r1, r3
 80085b8:	6878      	ldr	r0, [r7, #4]
 80085ba:	f001 f9f9 	bl	80099b0 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 80085be:	6878      	ldr	r0, [r7, #4]
 80085c0:	f000 fd6d 	bl	800909e <USBD_CtlSendStatus>

              break;
 80085c4:	e004      	b.n	80085d0 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 80085c6:	6839      	ldr	r1, [r7, #0]
 80085c8:	6878      	ldr	r0, [r7, #4]
 80085ca:	f000 fc8a 	bl	8008ee2 <USBD_CtlError>
              break;
 80085ce:	bf00      	nop
          }
          break;
 80085d0:	e109      	b.n	80087e6 <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80085d8:	b2db      	uxtb	r3, r3
 80085da:	2b02      	cmp	r3, #2
 80085dc:	d002      	beq.n	80085e4 <USBD_StdEPReq+0x124>
 80085de:	2b03      	cmp	r3, #3
 80085e0:	d016      	beq.n	8008610 <USBD_StdEPReq+0x150>
 80085e2:	e04b      	b.n	800867c <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80085e4:	7bbb      	ldrb	r3, [r7, #14]
 80085e6:	2b00      	cmp	r3, #0
 80085e8:	d00d      	beq.n	8008606 <USBD_StdEPReq+0x146>
 80085ea:	7bbb      	ldrb	r3, [r7, #14]
 80085ec:	2b80      	cmp	r3, #128	@ 0x80
 80085ee:	d00a      	beq.n	8008606 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80085f0:	7bbb      	ldrb	r3, [r7, #14]
 80085f2:	4619      	mov	r1, r3
 80085f4:	6878      	ldr	r0, [r7, #4]
 80085f6:	f001 f9db 	bl	80099b0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80085fa:	2180      	movs	r1, #128	@ 0x80
 80085fc:	6878      	ldr	r0, [r7, #4]
 80085fe:	f001 f9d7 	bl	80099b0 <USBD_LL_StallEP>
 8008602:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008604:	e040      	b.n	8008688 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8008606:	6839      	ldr	r1, [r7, #0]
 8008608:	6878      	ldr	r0, [r7, #4]
 800860a:	f000 fc6a 	bl	8008ee2 <USBD_CtlError>
              break;
 800860e:	e03b      	b.n	8008688 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008610:	683b      	ldr	r3, [r7, #0]
 8008612:	885b      	ldrh	r3, [r3, #2]
 8008614:	2b00      	cmp	r3, #0
 8008616:	d136      	bne.n	8008686 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8008618:	7bbb      	ldrb	r3, [r7, #14]
 800861a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800861e:	2b00      	cmp	r3, #0
 8008620:	d004      	beq.n	800862c <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8008622:	7bbb      	ldrb	r3, [r7, #14]
 8008624:	4619      	mov	r1, r3
 8008626:	6878      	ldr	r0, [r7, #4]
 8008628:	f001 f9e1 	bl	80099ee <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800862c:	6878      	ldr	r0, [r7, #4]
 800862e:	f000 fd36 	bl	800909e <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8008632:	7bbb      	ldrb	r3, [r7, #14]
 8008634:	4619      	mov	r1, r3
 8008636:	6878      	ldr	r0, [r7, #4]
 8008638:	f7ff fde3 	bl	8008202 <USBD_CoreFindEP>
 800863c:	4603      	mov	r3, r0
 800863e:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008640:	7b7b      	ldrb	r3, [r7, #13]
 8008642:	2bff      	cmp	r3, #255	@ 0xff
 8008644:	d01f      	beq.n	8008686 <USBD_StdEPReq+0x1c6>
 8008646:	7b7b      	ldrb	r3, [r7, #13]
 8008648:	2b00      	cmp	r3, #0
 800864a:	d11c      	bne.n	8008686 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800864c:	7b7a      	ldrb	r2, [r7, #13]
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8008654:	7b7a      	ldrb	r2, [r7, #13]
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	32ae      	adds	r2, #174	@ 0xae
 800865a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800865e:	689b      	ldr	r3, [r3, #8]
 8008660:	2b00      	cmp	r3, #0
 8008662:	d010      	beq.n	8008686 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8008664:	7b7a      	ldrb	r2, [r7, #13]
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	32ae      	adds	r2, #174	@ 0xae
 800866a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800866e:	689b      	ldr	r3, [r3, #8]
 8008670:	6839      	ldr	r1, [r7, #0]
 8008672:	6878      	ldr	r0, [r7, #4]
 8008674:	4798      	blx	r3
 8008676:	4603      	mov	r3, r0
 8008678:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800867a:	e004      	b.n	8008686 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800867c:	6839      	ldr	r1, [r7, #0]
 800867e:	6878      	ldr	r0, [r7, #4]
 8008680:	f000 fc2f 	bl	8008ee2 <USBD_CtlError>
              break;
 8008684:	e000      	b.n	8008688 <USBD_StdEPReq+0x1c8>
              break;
 8008686:	bf00      	nop
          }
          break;
 8008688:	e0ad      	b.n	80087e6 <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008690:	b2db      	uxtb	r3, r3
 8008692:	2b02      	cmp	r3, #2
 8008694:	d002      	beq.n	800869c <USBD_StdEPReq+0x1dc>
 8008696:	2b03      	cmp	r3, #3
 8008698:	d033      	beq.n	8008702 <USBD_StdEPReq+0x242>
 800869a:	e099      	b.n	80087d0 <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800869c:	7bbb      	ldrb	r3, [r7, #14]
 800869e:	2b00      	cmp	r3, #0
 80086a0:	d007      	beq.n	80086b2 <USBD_StdEPReq+0x1f2>
 80086a2:	7bbb      	ldrb	r3, [r7, #14]
 80086a4:	2b80      	cmp	r3, #128	@ 0x80
 80086a6:	d004      	beq.n	80086b2 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 80086a8:	6839      	ldr	r1, [r7, #0]
 80086aa:	6878      	ldr	r0, [r7, #4]
 80086ac:	f000 fc19 	bl	8008ee2 <USBD_CtlError>
                break;
 80086b0:	e093      	b.n	80087da <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80086b2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80086b6:	2b00      	cmp	r3, #0
 80086b8:	da0b      	bge.n	80086d2 <USBD_StdEPReq+0x212>
 80086ba:	7bbb      	ldrb	r3, [r7, #14]
 80086bc:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80086c0:	4613      	mov	r3, r2
 80086c2:	009b      	lsls	r3, r3, #2
 80086c4:	4413      	add	r3, r2
 80086c6:	009b      	lsls	r3, r3, #2
 80086c8:	3310      	adds	r3, #16
 80086ca:	687a      	ldr	r2, [r7, #4]
 80086cc:	4413      	add	r3, r2
 80086ce:	3304      	adds	r3, #4
 80086d0:	e00b      	b.n	80086ea <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80086d2:	7bbb      	ldrb	r3, [r7, #14]
 80086d4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80086d8:	4613      	mov	r3, r2
 80086da:	009b      	lsls	r3, r3, #2
 80086dc:	4413      	add	r3, r2
 80086de:	009b      	lsls	r3, r3, #2
 80086e0:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80086e4:	687a      	ldr	r2, [r7, #4]
 80086e6:	4413      	add	r3, r2
 80086e8:	3304      	adds	r3, #4
 80086ea:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 80086ec:	68bb      	ldr	r3, [r7, #8]
 80086ee:	2200      	movs	r2, #0
 80086f0:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80086f2:	68bb      	ldr	r3, [r7, #8]
 80086f4:	330e      	adds	r3, #14
 80086f6:	2202      	movs	r2, #2
 80086f8:	4619      	mov	r1, r3
 80086fa:	6878      	ldr	r0, [r7, #4]
 80086fc:	f000 fc6e 	bl	8008fdc <USBD_CtlSendData>
              break;
 8008700:	e06b      	b.n	80087da <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8008702:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008706:	2b00      	cmp	r3, #0
 8008708:	da11      	bge.n	800872e <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800870a:	7bbb      	ldrb	r3, [r7, #14]
 800870c:	f003 020f 	and.w	r2, r3, #15
 8008710:	6879      	ldr	r1, [r7, #4]
 8008712:	4613      	mov	r3, r2
 8008714:	009b      	lsls	r3, r3, #2
 8008716:	4413      	add	r3, r2
 8008718:	009b      	lsls	r3, r3, #2
 800871a:	440b      	add	r3, r1
 800871c:	3323      	adds	r3, #35	@ 0x23
 800871e:	781b      	ldrb	r3, [r3, #0]
 8008720:	2b00      	cmp	r3, #0
 8008722:	d117      	bne.n	8008754 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 8008724:	6839      	ldr	r1, [r7, #0]
 8008726:	6878      	ldr	r0, [r7, #4]
 8008728:	f000 fbdb 	bl	8008ee2 <USBD_CtlError>
                  break;
 800872c:	e055      	b.n	80087da <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800872e:	7bbb      	ldrb	r3, [r7, #14]
 8008730:	f003 020f 	and.w	r2, r3, #15
 8008734:	6879      	ldr	r1, [r7, #4]
 8008736:	4613      	mov	r3, r2
 8008738:	009b      	lsls	r3, r3, #2
 800873a:	4413      	add	r3, r2
 800873c:	009b      	lsls	r3, r3, #2
 800873e:	440b      	add	r3, r1
 8008740:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8008744:	781b      	ldrb	r3, [r3, #0]
 8008746:	2b00      	cmp	r3, #0
 8008748:	d104      	bne.n	8008754 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800874a:	6839      	ldr	r1, [r7, #0]
 800874c:	6878      	ldr	r0, [r7, #4]
 800874e:	f000 fbc8 	bl	8008ee2 <USBD_CtlError>
                  break;
 8008752:	e042      	b.n	80087da <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008754:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008758:	2b00      	cmp	r3, #0
 800875a:	da0b      	bge.n	8008774 <USBD_StdEPReq+0x2b4>
 800875c:	7bbb      	ldrb	r3, [r7, #14]
 800875e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008762:	4613      	mov	r3, r2
 8008764:	009b      	lsls	r3, r3, #2
 8008766:	4413      	add	r3, r2
 8008768:	009b      	lsls	r3, r3, #2
 800876a:	3310      	adds	r3, #16
 800876c:	687a      	ldr	r2, [r7, #4]
 800876e:	4413      	add	r3, r2
 8008770:	3304      	adds	r3, #4
 8008772:	e00b      	b.n	800878c <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008774:	7bbb      	ldrb	r3, [r7, #14]
 8008776:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800877a:	4613      	mov	r3, r2
 800877c:	009b      	lsls	r3, r3, #2
 800877e:	4413      	add	r3, r2
 8008780:	009b      	lsls	r3, r3, #2
 8008782:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008786:	687a      	ldr	r2, [r7, #4]
 8008788:	4413      	add	r3, r2
 800878a:	3304      	adds	r3, #4
 800878c:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800878e:	7bbb      	ldrb	r3, [r7, #14]
 8008790:	2b00      	cmp	r3, #0
 8008792:	d002      	beq.n	800879a <USBD_StdEPReq+0x2da>
 8008794:	7bbb      	ldrb	r3, [r7, #14]
 8008796:	2b80      	cmp	r3, #128	@ 0x80
 8008798:	d103      	bne.n	80087a2 <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 800879a:	68bb      	ldr	r3, [r7, #8]
 800879c:	2200      	movs	r2, #0
 800879e:	739a      	strb	r2, [r3, #14]
 80087a0:	e00e      	b.n	80087c0 <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 80087a2:	7bbb      	ldrb	r3, [r7, #14]
 80087a4:	4619      	mov	r1, r3
 80087a6:	6878      	ldr	r0, [r7, #4]
 80087a8:	f001 f940 	bl	8009a2c <USBD_LL_IsStallEP>
 80087ac:	4603      	mov	r3, r0
 80087ae:	2b00      	cmp	r3, #0
 80087b0:	d003      	beq.n	80087ba <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 80087b2:	68bb      	ldr	r3, [r7, #8]
 80087b4:	2201      	movs	r2, #1
 80087b6:	739a      	strb	r2, [r3, #14]
 80087b8:	e002      	b.n	80087c0 <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 80087ba:	68bb      	ldr	r3, [r7, #8]
 80087bc:	2200      	movs	r2, #0
 80087be:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80087c0:	68bb      	ldr	r3, [r7, #8]
 80087c2:	330e      	adds	r3, #14
 80087c4:	2202      	movs	r2, #2
 80087c6:	4619      	mov	r1, r3
 80087c8:	6878      	ldr	r0, [r7, #4]
 80087ca:	f000 fc07 	bl	8008fdc <USBD_CtlSendData>
              break;
 80087ce:	e004      	b.n	80087da <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 80087d0:	6839      	ldr	r1, [r7, #0]
 80087d2:	6878      	ldr	r0, [r7, #4]
 80087d4:	f000 fb85 	bl	8008ee2 <USBD_CtlError>
              break;
 80087d8:	bf00      	nop
          }
          break;
 80087da:	e004      	b.n	80087e6 <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 80087dc:	6839      	ldr	r1, [r7, #0]
 80087de:	6878      	ldr	r0, [r7, #4]
 80087e0:	f000 fb7f 	bl	8008ee2 <USBD_CtlError>
          break;
 80087e4:	bf00      	nop
      }
      break;
 80087e6:	e005      	b.n	80087f4 <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 80087e8:	6839      	ldr	r1, [r7, #0]
 80087ea:	6878      	ldr	r0, [r7, #4]
 80087ec:	f000 fb79 	bl	8008ee2 <USBD_CtlError>
      break;
 80087f0:	e000      	b.n	80087f4 <USBD_StdEPReq+0x334>
      break;
 80087f2:	bf00      	nop
  }

  return ret;
 80087f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80087f6:	4618      	mov	r0, r3
 80087f8:	3710      	adds	r7, #16
 80087fa:	46bd      	mov	sp, r7
 80087fc:	bd80      	pop	{r7, pc}
	...

08008800 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008800:	b580      	push	{r7, lr}
 8008802:	b084      	sub	sp, #16
 8008804:	af00      	add	r7, sp, #0
 8008806:	6078      	str	r0, [r7, #4]
 8008808:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800880a:	2300      	movs	r3, #0
 800880c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800880e:	2300      	movs	r3, #0
 8008810:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8008812:	2300      	movs	r3, #0
 8008814:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8008816:	683b      	ldr	r3, [r7, #0]
 8008818:	885b      	ldrh	r3, [r3, #2]
 800881a:	0a1b      	lsrs	r3, r3, #8
 800881c:	b29b      	uxth	r3, r3
 800881e:	3b01      	subs	r3, #1
 8008820:	2b0e      	cmp	r3, #14
 8008822:	f200 8152 	bhi.w	8008aca <USBD_GetDescriptor+0x2ca>
 8008826:	a201      	add	r2, pc, #4	@ (adr r2, 800882c <USBD_GetDescriptor+0x2c>)
 8008828:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800882c:	0800889d 	.word	0x0800889d
 8008830:	080088b5 	.word	0x080088b5
 8008834:	080088f5 	.word	0x080088f5
 8008838:	08008acb 	.word	0x08008acb
 800883c:	08008acb 	.word	0x08008acb
 8008840:	08008a6b 	.word	0x08008a6b
 8008844:	08008a97 	.word	0x08008a97
 8008848:	08008acb 	.word	0x08008acb
 800884c:	08008acb 	.word	0x08008acb
 8008850:	08008acb 	.word	0x08008acb
 8008854:	08008acb 	.word	0x08008acb
 8008858:	08008acb 	.word	0x08008acb
 800885c:	08008acb 	.word	0x08008acb
 8008860:	08008acb 	.word	0x08008acb
 8008864:	08008869 	.word	0x08008869
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800886e:	69db      	ldr	r3, [r3, #28]
 8008870:	2b00      	cmp	r3, #0
 8008872:	d00b      	beq.n	800888c <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800887a:	69db      	ldr	r3, [r3, #28]
 800887c:	687a      	ldr	r2, [r7, #4]
 800887e:	7c12      	ldrb	r2, [r2, #16]
 8008880:	f107 0108 	add.w	r1, r7, #8
 8008884:	4610      	mov	r0, r2
 8008886:	4798      	blx	r3
 8008888:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800888a:	e126      	b.n	8008ada <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800888c:	6839      	ldr	r1, [r7, #0]
 800888e:	6878      	ldr	r0, [r7, #4]
 8008890:	f000 fb27 	bl	8008ee2 <USBD_CtlError>
        err++;
 8008894:	7afb      	ldrb	r3, [r7, #11]
 8008896:	3301      	adds	r3, #1
 8008898:	72fb      	strb	r3, [r7, #11]
      break;
 800889a:	e11e      	b.n	8008ada <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80088a2:	681b      	ldr	r3, [r3, #0]
 80088a4:	687a      	ldr	r2, [r7, #4]
 80088a6:	7c12      	ldrb	r2, [r2, #16]
 80088a8:	f107 0108 	add.w	r1, r7, #8
 80088ac:	4610      	mov	r0, r2
 80088ae:	4798      	blx	r3
 80088b0:	60f8      	str	r0, [r7, #12]
      break;
 80088b2:	e112      	b.n	8008ada <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	7c1b      	ldrb	r3, [r3, #16]
 80088b8:	2b00      	cmp	r3, #0
 80088ba:	d10d      	bne.n	80088d8 <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80088c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80088c4:	f107 0208 	add.w	r2, r7, #8
 80088c8:	4610      	mov	r0, r2
 80088ca:	4798      	blx	r3
 80088cc:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80088ce:	68fb      	ldr	r3, [r7, #12]
 80088d0:	3301      	adds	r3, #1
 80088d2:	2202      	movs	r2, #2
 80088d4:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 80088d6:	e100      	b.n	8008ada <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80088de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80088e0:	f107 0208 	add.w	r2, r7, #8
 80088e4:	4610      	mov	r0, r2
 80088e6:	4798      	blx	r3
 80088e8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80088ea:	68fb      	ldr	r3, [r7, #12]
 80088ec:	3301      	adds	r3, #1
 80088ee:	2202      	movs	r2, #2
 80088f0:	701a      	strb	r2, [r3, #0]
      break;
 80088f2:	e0f2      	b.n	8008ada <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 80088f4:	683b      	ldr	r3, [r7, #0]
 80088f6:	885b      	ldrh	r3, [r3, #2]
 80088f8:	b2db      	uxtb	r3, r3
 80088fa:	2b05      	cmp	r3, #5
 80088fc:	f200 80ac 	bhi.w	8008a58 <USBD_GetDescriptor+0x258>
 8008900:	a201      	add	r2, pc, #4	@ (adr r2, 8008908 <USBD_GetDescriptor+0x108>)
 8008902:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008906:	bf00      	nop
 8008908:	08008921 	.word	0x08008921
 800890c:	08008955 	.word	0x08008955
 8008910:	08008989 	.word	0x08008989
 8008914:	080089bd 	.word	0x080089bd
 8008918:	080089f1 	.word	0x080089f1
 800891c:	08008a25 	.word	0x08008a25
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008926:	685b      	ldr	r3, [r3, #4]
 8008928:	2b00      	cmp	r3, #0
 800892a:	d00b      	beq.n	8008944 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008932:	685b      	ldr	r3, [r3, #4]
 8008934:	687a      	ldr	r2, [r7, #4]
 8008936:	7c12      	ldrb	r2, [r2, #16]
 8008938:	f107 0108 	add.w	r1, r7, #8
 800893c:	4610      	mov	r0, r2
 800893e:	4798      	blx	r3
 8008940:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008942:	e091      	b.n	8008a68 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8008944:	6839      	ldr	r1, [r7, #0]
 8008946:	6878      	ldr	r0, [r7, #4]
 8008948:	f000 facb 	bl	8008ee2 <USBD_CtlError>
            err++;
 800894c:	7afb      	ldrb	r3, [r7, #11]
 800894e:	3301      	adds	r3, #1
 8008950:	72fb      	strb	r3, [r7, #11]
          break;
 8008952:	e089      	b.n	8008a68 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800895a:	689b      	ldr	r3, [r3, #8]
 800895c:	2b00      	cmp	r3, #0
 800895e:	d00b      	beq.n	8008978 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008966:	689b      	ldr	r3, [r3, #8]
 8008968:	687a      	ldr	r2, [r7, #4]
 800896a:	7c12      	ldrb	r2, [r2, #16]
 800896c:	f107 0108 	add.w	r1, r7, #8
 8008970:	4610      	mov	r0, r2
 8008972:	4798      	blx	r3
 8008974:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008976:	e077      	b.n	8008a68 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8008978:	6839      	ldr	r1, [r7, #0]
 800897a:	6878      	ldr	r0, [r7, #4]
 800897c:	f000 fab1 	bl	8008ee2 <USBD_CtlError>
            err++;
 8008980:	7afb      	ldrb	r3, [r7, #11]
 8008982:	3301      	adds	r3, #1
 8008984:	72fb      	strb	r3, [r7, #11]
          break;
 8008986:	e06f      	b.n	8008a68 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800898e:	68db      	ldr	r3, [r3, #12]
 8008990:	2b00      	cmp	r3, #0
 8008992:	d00b      	beq.n	80089ac <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800899a:	68db      	ldr	r3, [r3, #12]
 800899c:	687a      	ldr	r2, [r7, #4]
 800899e:	7c12      	ldrb	r2, [r2, #16]
 80089a0:	f107 0108 	add.w	r1, r7, #8
 80089a4:	4610      	mov	r0, r2
 80089a6:	4798      	blx	r3
 80089a8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80089aa:	e05d      	b.n	8008a68 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80089ac:	6839      	ldr	r1, [r7, #0]
 80089ae:	6878      	ldr	r0, [r7, #4]
 80089b0:	f000 fa97 	bl	8008ee2 <USBD_CtlError>
            err++;
 80089b4:	7afb      	ldrb	r3, [r7, #11]
 80089b6:	3301      	adds	r3, #1
 80089b8:	72fb      	strb	r3, [r7, #11]
          break;
 80089ba:	e055      	b.n	8008a68 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80089c2:	691b      	ldr	r3, [r3, #16]
 80089c4:	2b00      	cmp	r3, #0
 80089c6:	d00b      	beq.n	80089e0 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80089ce:	691b      	ldr	r3, [r3, #16]
 80089d0:	687a      	ldr	r2, [r7, #4]
 80089d2:	7c12      	ldrb	r2, [r2, #16]
 80089d4:	f107 0108 	add.w	r1, r7, #8
 80089d8:	4610      	mov	r0, r2
 80089da:	4798      	blx	r3
 80089dc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80089de:	e043      	b.n	8008a68 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80089e0:	6839      	ldr	r1, [r7, #0]
 80089e2:	6878      	ldr	r0, [r7, #4]
 80089e4:	f000 fa7d 	bl	8008ee2 <USBD_CtlError>
            err++;
 80089e8:	7afb      	ldrb	r3, [r7, #11]
 80089ea:	3301      	adds	r3, #1
 80089ec:	72fb      	strb	r3, [r7, #11]
          break;
 80089ee:	e03b      	b.n	8008a68 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80089f6:	695b      	ldr	r3, [r3, #20]
 80089f8:	2b00      	cmp	r3, #0
 80089fa:	d00b      	beq.n	8008a14 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008a02:	695b      	ldr	r3, [r3, #20]
 8008a04:	687a      	ldr	r2, [r7, #4]
 8008a06:	7c12      	ldrb	r2, [r2, #16]
 8008a08:	f107 0108 	add.w	r1, r7, #8
 8008a0c:	4610      	mov	r0, r2
 8008a0e:	4798      	blx	r3
 8008a10:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008a12:	e029      	b.n	8008a68 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8008a14:	6839      	ldr	r1, [r7, #0]
 8008a16:	6878      	ldr	r0, [r7, #4]
 8008a18:	f000 fa63 	bl	8008ee2 <USBD_CtlError>
            err++;
 8008a1c:	7afb      	ldrb	r3, [r7, #11]
 8008a1e:	3301      	adds	r3, #1
 8008a20:	72fb      	strb	r3, [r7, #11]
          break;
 8008a22:	e021      	b.n	8008a68 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008a2a:	699b      	ldr	r3, [r3, #24]
 8008a2c:	2b00      	cmp	r3, #0
 8008a2e:	d00b      	beq.n	8008a48 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008a36:	699b      	ldr	r3, [r3, #24]
 8008a38:	687a      	ldr	r2, [r7, #4]
 8008a3a:	7c12      	ldrb	r2, [r2, #16]
 8008a3c:	f107 0108 	add.w	r1, r7, #8
 8008a40:	4610      	mov	r0, r2
 8008a42:	4798      	blx	r3
 8008a44:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008a46:	e00f      	b.n	8008a68 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8008a48:	6839      	ldr	r1, [r7, #0]
 8008a4a:	6878      	ldr	r0, [r7, #4]
 8008a4c:	f000 fa49 	bl	8008ee2 <USBD_CtlError>
            err++;
 8008a50:	7afb      	ldrb	r3, [r7, #11]
 8008a52:	3301      	adds	r3, #1
 8008a54:	72fb      	strb	r3, [r7, #11]
          break;
 8008a56:	e007      	b.n	8008a68 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8008a58:	6839      	ldr	r1, [r7, #0]
 8008a5a:	6878      	ldr	r0, [r7, #4]
 8008a5c:	f000 fa41 	bl	8008ee2 <USBD_CtlError>
          err++;
 8008a60:	7afb      	ldrb	r3, [r7, #11]
 8008a62:	3301      	adds	r3, #1
 8008a64:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8008a66:	bf00      	nop
      }
      break;
 8008a68:	e037      	b.n	8008ada <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	7c1b      	ldrb	r3, [r3, #16]
 8008a6e:	2b00      	cmp	r3, #0
 8008a70:	d109      	bne.n	8008a86 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008a78:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008a7a:	f107 0208 	add.w	r2, r7, #8
 8008a7e:	4610      	mov	r0, r2
 8008a80:	4798      	blx	r3
 8008a82:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008a84:	e029      	b.n	8008ada <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8008a86:	6839      	ldr	r1, [r7, #0]
 8008a88:	6878      	ldr	r0, [r7, #4]
 8008a8a:	f000 fa2a 	bl	8008ee2 <USBD_CtlError>
        err++;
 8008a8e:	7afb      	ldrb	r3, [r7, #11]
 8008a90:	3301      	adds	r3, #1
 8008a92:	72fb      	strb	r3, [r7, #11]
      break;
 8008a94:	e021      	b.n	8008ada <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	7c1b      	ldrb	r3, [r3, #16]
 8008a9a:	2b00      	cmp	r3, #0
 8008a9c:	d10d      	bne.n	8008aba <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008aa4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008aa6:	f107 0208 	add.w	r2, r7, #8
 8008aaa:	4610      	mov	r0, r2
 8008aac:	4798      	blx	r3
 8008aae:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8008ab0:	68fb      	ldr	r3, [r7, #12]
 8008ab2:	3301      	adds	r3, #1
 8008ab4:	2207      	movs	r2, #7
 8008ab6:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008ab8:	e00f      	b.n	8008ada <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8008aba:	6839      	ldr	r1, [r7, #0]
 8008abc:	6878      	ldr	r0, [r7, #4]
 8008abe:	f000 fa10 	bl	8008ee2 <USBD_CtlError>
        err++;
 8008ac2:	7afb      	ldrb	r3, [r7, #11]
 8008ac4:	3301      	adds	r3, #1
 8008ac6:	72fb      	strb	r3, [r7, #11]
      break;
 8008ac8:	e007      	b.n	8008ada <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 8008aca:	6839      	ldr	r1, [r7, #0]
 8008acc:	6878      	ldr	r0, [r7, #4]
 8008ace:	f000 fa08 	bl	8008ee2 <USBD_CtlError>
      err++;
 8008ad2:	7afb      	ldrb	r3, [r7, #11]
 8008ad4:	3301      	adds	r3, #1
 8008ad6:	72fb      	strb	r3, [r7, #11]
      break;
 8008ad8:	bf00      	nop
  }

  if (err != 0U)
 8008ada:	7afb      	ldrb	r3, [r7, #11]
 8008adc:	2b00      	cmp	r3, #0
 8008ade:	d11e      	bne.n	8008b1e <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 8008ae0:	683b      	ldr	r3, [r7, #0]
 8008ae2:	88db      	ldrh	r3, [r3, #6]
 8008ae4:	2b00      	cmp	r3, #0
 8008ae6:	d016      	beq.n	8008b16 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 8008ae8:	893b      	ldrh	r3, [r7, #8]
 8008aea:	2b00      	cmp	r3, #0
 8008aec:	d00e      	beq.n	8008b0c <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 8008aee:	683b      	ldr	r3, [r7, #0]
 8008af0:	88da      	ldrh	r2, [r3, #6]
 8008af2:	893b      	ldrh	r3, [r7, #8]
 8008af4:	4293      	cmp	r3, r2
 8008af6:	bf28      	it	cs
 8008af8:	4613      	movcs	r3, r2
 8008afa:	b29b      	uxth	r3, r3
 8008afc:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8008afe:	893b      	ldrh	r3, [r7, #8]
 8008b00:	461a      	mov	r2, r3
 8008b02:	68f9      	ldr	r1, [r7, #12]
 8008b04:	6878      	ldr	r0, [r7, #4]
 8008b06:	f000 fa69 	bl	8008fdc <USBD_CtlSendData>
 8008b0a:	e009      	b.n	8008b20 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8008b0c:	6839      	ldr	r1, [r7, #0]
 8008b0e:	6878      	ldr	r0, [r7, #4]
 8008b10:	f000 f9e7 	bl	8008ee2 <USBD_CtlError>
 8008b14:	e004      	b.n	8008b20 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8008b16:	6878      	ldr	r0, [r7, #4]
 8008b18:	f000 fac1 	bl	800909e <USBD_CtlSendStatus>
 8008b1c:	e000      	b.n	8008b20 <USBD_GetDescriptor+0x320>
    return;
 8008b1e:	bf00      	nop
  }
}
 8008b20:	3710      	adds	r7, #16
 8008b22:	46bd      	mov	sp, r7
 8008b24:	bd80      	pop	{r7, pc}
 8008b26:	bf00      	nop

08008b28 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008b28:	b580      	push	{r7, lr}
 8008b2a:	b084      	sub	sp, #16
 8008b2c:	af00      	add	r7, sp, #0
 8008b2e:	6078      	str	r0, [r7, #4]
 8008b30:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8008b32:	683b      	ldr	r3, [r7, #0]
 8008b34:	889b      	ldrh	r3, [r3, #4]
 8008b36:	2b00      	cmp	r3, #0
 8008b38:	d131      	bne.n	8008b9e <USBD_SetAddress+0x76>
 8008b3a:	683b      	ldr	r3, [r7, #0]
 8008b3c:	88db      	ldrh	r3, [r3, #6]
 8008b3e:	2b00      	cmp	r3, #0
 8008b40:	d12d      	bne.n	8008b9e <USBD_SetAddress+0x76>
 8008b42:	683b      	ldr	r3, [r7, #0]
 8008b44:	885b      	ldrh	r3, [r3, #2]
 8008b46:	2b7f      	cmp	r3, #127	@ 0x7f
 8008b48:	d829      	bhi.n	8008b9e <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8008b4a:	683b      	ldr	r3, [r7, #0]
 8008b4c:	885b      	ldrh	r3, [r3, #2]
 8008b4e:	b2db      	uxtb	r3, r3
 8008b50:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008b54:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008b5c:	b2db      	uxtb	r3, r3
 8008b5e:	2b03      	cmp	r3, #3
 8008b60:	d104      	bne.n	8008b6c <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8008b62:	6839      	ldr	r1, [r7, #0]
 8008b64:	6878      	ldr	r0, [r7, #4]
 8008b66:	f000 f9bc 	bl	8008ee2 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008b6a:	e01d      	b.n	8008ba8 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	7bfa      	ldrb	r2, [r7, #15]
 8008b70:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8008b74:	7bfb      	ldrb	r3, [r7, #15]
 8008b76:	4619      	mov	r1, r3
 8008b78:	6878      	ldr	r0, [r7, #4]
 8008b7a:	f000 ff83 	bl	8009a84 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8008b7e:	6878      	ldr	r0, [r7, #4]
 8008b80:	f000 fa8d 	bl	800909e <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8008b84:	7bfb      	ldrb	r3, [r7, #15]
 8008b86:	2b00      	cmp	r3, #0
 8008b88:	d004      	beq.n	8008b94 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	2202      	movs	r2, #2
 8008b8e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008b92:	e009      	b.n	8008ba8 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	2201      	movs	r2, #1
 8008b98:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008b9c:	e004      	b.n	8008ba8 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8008b9e:	6839      	ldr	r1, [r7, #0]
 8008ba0:	6878      	ldr	r0, [r7, #4]
 8008ba2:	f000 f99e 	bl	8008ee2 <USBD_CtlError>
  }
}
 8008ba6:	bf00      	nop
 8008ba8:	bf00      	nop
 8008baa:	3710      	adds	r7, #16
 8008bac:	46bd      	mov	sp, r7
 8008bae:	bd80      	pop	{r7, pc}

08008bb0 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008bb0:	b580      	push	{r7, lr}
 8008bb2:	b084      	sub	sp, #16
 8008bb4:	af00      	add	r7, sp, #0
 8008bb6:	6078      	str	r0, [r7, #4]
 8008bb8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008bba:	2300      	movs	r3, #0
 8008bbc:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8008bbe:	683b      	ldr	r3, [r7, #0]
 8008bc0:	885b      	ldrh	r3, [r3, #2]
 8008bc2:	b2da      	uxtb	r2, r3
 8008bc4:	4b4e      	ldr	r3, [pc, #312]	@ (8008d00 <USBD_SetConfig+0x150>)
 8008bc6:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8008bc8:	4b4d      	ldr	r3, [pc, #308]	@ (8008d00 <USBD_SetConfig+0x150>)
 8008bca:	781b      	ldrb	r3, [r3, #0]
 8008bcc:	2b01      	cmp	r3, #1
 8008bce:	d905      	bls.n	8008bdc <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8008bd0:	6839      	ldr	r1, [r7, #0]
 8008bd2:	6878      	ldr	r0, [r7, #4]
 8008bd4:	f000 f985 	bl	8008ee2 <USBD_CtlError>
    return USBD_FAIL;
 8008bd8:	2303      	movs	r3, #3
 8008bda:	e08c      	b.n	8008cf6 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008be2:	b2db      	uxtb	r3, r3
 8008be4:	2b02      	cmp	r3, #2
 8008be6:	d002      	beq.n	8008bee <USBD_SetConfig+0x3e>
 8008be8:	2b03      	cmp	r3, #3
 8008bea:	d029      	beq.n	8008c40 <USBD_SetConfig+0x90>
 8008bec:	e075      	b.n	8008cda <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8008bee:	4b44      	ldr	r3, [pc, #272]	@ (8008d00 <USBD_SetConfig+0x150>)
 8008bf0:	781b      	ldrb	r3, [r3, #0]
 8008bf2:	2b00      	cmp	r3, #0
 8008bf4:	d020      	beq.n	8008c38 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8008bf6:	4b42      	ldr	r3, [pc, #264]	@ (8008d00 <USBD_SetConfig+0x150>)
 8008bf8:	781b      	ldrb	r3, [r3, #0]
 8008bfa:	461a      	mov	r2, r3
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8008c00:	4b3f      	ldr	r3, [pc, #252]	@ (8008d00 <USBD_SetConfig+0x150>)
 8008c02:	781b      	ldrb	r3, [r3, #0]
 8008c04:	4619      	mov	r1, r3
 8008c06:	6878      	ldr	r0, [r7, #4]
 8008c08:	f7fe ffa3 	bl	8007b52 <USBD_SetClassConfig>
 8008c0c:	4603      	mov	r3, r0
 8008c0e:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8008c10:	7bfb      	ldrb	r3, [r7, #15]
 8008c12:	2b00      	cmp	r3, #0
 8008c14:	d008      	beq.n	8008c28 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8008c16:	6839      	ldr	r1, [r7, #0]
 8008c18:	6878      	ldr	r0, [r7, #4]
 8008c1a:	f000 f962 	bl	8008ee2 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	2202      	movs	r2, #2
 8008c22:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8008c26:	e065      	b.n	8008cf4 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8008c28:	6878      	ldr	r0, [r7, #4]
 8008c2a:	f000 fa38 	bl	800909e <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	2203      	movs	r2, #3
 8008c32:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8008c36:	e05d      	b.n	8008cf4 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8008c38:	6878      	ldr	r0, [r7, #4]
 8008c3a:	f000 fa30 	bl	800909e <USBD_CtlSendStatus>
      break;
 8008c3e:	e059      	b.n	8008cf4 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8008c40:	4b2f      	ldr	r3, [pc, #188]	@ (8008d00 <USBD_SetConfig+0x150>)
 8008c42:	781b      	ldrb	r3, [r3, #0]
 8008c44:	2b00      	cmp	r3, #0
 8008c46:	d112      	bne.n	8008c6e <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	2202      	movs	r2, #2
 8008c4c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8008c50:	4b2b      	ldr	r3, [pc, #172]	@ (8008d00 <USBD_SetConfig+0x150>)
 8008c52:	781b      	ldrb	r3, [r3, #0]
 8008c54:	461a      	mov	r2, r3
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8008c5a:	4b29      	ldr	r3, [pc, #164]	@ (8008d00 <USBD_SetConfig+0x150>)
 8008c5c:	781b      	ldrb	r3, [r3, #0]
 8008c5e:	4619      	mov	r1, r3
 8008c60:	6878      	ldr	r0, [r7, #4]
 8008c62:	f7fe ff92 	bl	8007b8a <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8008c66:	6878      	ldr	r0, [r7, #4]
 8008c68:	f000 fa19 	bl	800909e <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8008c6c:	e042      	b.n	8008cf4 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8008c6e:	4b24      	ldr	r3, [pc, #144]	@ (8008d00 <USBD_SetConfig+0x150>)
 8008c70:	781b      	ldrb	r3, [r3, #0]
 8008c72:	461a      	mov	r2, r3
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	685b      	ldr	r3, [r3, #4]
 8008c78:	429a      	cmp	r2, r3
 8008c7a:	d02a      	beq.n	8008cd2 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	685b      	ldr	r3, [r3, #4]
 8008c80:	b2db      	uxtb	r3, r3
 8008c82:	4619      	mov	r1, r3
 8008c84:	6878      	ldr	r0, [r7, #4]
 8008c86:	f7fe ff80 	bl	8007b8a <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8008c8a:	4b1d      	ldr	r3, [pc, #116]	@ (8008d00 <USBD_SetConfig+0x150>)
 8008c8c:	781b      	ldrb	r3, [r3, #0]
 8008c8e:	461a      	mov	r2, r3
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8008c94:	4b1a      	ldr	r3, [pc, #104]	@ (8008d00 <USBD_SetConfig+0x150>)
 8008c96:	781b      	ldrb	r3, [r3, #0]
 8008c98:	4619      	mov	r1, r3
 8008c9a:	6878      	ldr	r0, [r7, #4]
 8008c9c:	f7fe ff59 	bl	8007b52 <USBD_SetClassConfig>
 8008ca0:	4603      	mov	r3, r0
 8008ca2:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8008ca4:	7bfb      	ldrb	r3, [r7, #15]
 8008ca6:	2b00      	cmp	r3, #0
 8008ca8:	d00f      	beq.n	8008cca <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8008caa:	6839      	ldr	r1, [r7, #0]
 8008cac:	6878      	ldr	r0, [r7, #4]
 8008cae:	f000 f918 	bl	8008ee2 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	685b      	ldr	r3, [r3, #4]
 8008cb6:	b2db      	uxtb	r3, r3
 8008cb8:	4619      	mov	r1, r3
 8008cba:	6878      	ldr	r0, [r7, #4]
 8008cbc:	f7fe ff65 	bl	8007b8a <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	2202      	movs	r2, #2
 8008cc4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8008cc8:	e014      	b.n	8008cf4 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8008cca:	6878      	ldr	r0, [r7, #4]
 8008ccc:	f000 f9e7 	bl	800909e <USBD_CtlSendStatus>
      break;
 8008cd0:	e010      	b.n	8008cf4 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8008cd2:	6878      	ldr	r0, [r7, #4]
 8008cd4:	f000 f9e3 	bl	800909e <USBD_CtlSendStatus>
      break;
 8008cd8:	e00c      	b.n	8008cf4 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8008cda:	6839      	ldr	r1, [r7, #0]
 8008cdc:	6878      	ldr	r0, [r7, #4]
 8008cde:	f000 f900 	bl	8008ee2 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8008ce2:	4b07      	ldr	r3, [pc, #28]	@ (8008d00 <USBD_SetConfig+0x150>)
 8008ce4:	781b      	ldrb	r3, [r3, #0]
 8008ce6:	4619      	mov	r1, r3
 8008ce8:	6878      	ldr	r0, [r7, #4]
 8008cea:	f7fe ff4e 	bl	8007b8a <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8008cee:	2303      	movs	r3, #3
 8008cf0:	73fb      	strb	r3, [r7, #15]
      break;
 8008cf2:	bf00      	nop
  }

  return ret;
 8008cf4:	7bfb      	ldrb	r3, [r7, #15]
}
 8008cf6:	4618      	mov	r0, r3
 8008cf8:	3710      	adds	r7, #16
 8008cfa:	46bd      	mov	sp, r7
 8008cfc:	bd80      	pop	{r7, pc}
 8008cfe:	bf00      	nop
 8008d00:	2000032c 	.word	0x2000032c

08008d04 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008d04:	b580      	push	{r7, lr}
 8008d06:	b082      	sub	sp, #8
 8008d08:	af00      	add	r7, sp, #0
 8008d0a:	6078      	str	r0, [r7, #4]
 8008d0c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8008d0e:	683b      	ldr	r3, [r7, #0]
 8008d10:	88db      	ldrh	r3, [r3, #6]
 8008d12:	2b01      	cmp	r3, #1
 8008d14:	d004      	beq.n	8008d20 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8008d16:	6839      	ldr	r1, [r7, #0]
 8008d18:	6878      	ldr	r0, [r7, #4]
 8008d1a:	f000 f8e2 	bl	8008ee2 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8008d1e:	e023      	b.n	8008d68 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008d26:	b2db      	uxtb	r3, r3
 8008d28:	2b02      	cmp	r3, #2
 8008d2a:	dc02      	bgt.n	8008d32 <USBD_GetConfig+0x2e>
 8008d2c:	2b00      	cmp	r3, #0
 8008d2e:	dc03      	bgt.n	8008d38 <USBD_GetConfig+0x34>
 8008d30:	e015      	b.n	8008d5e <USBD_GetConfig+0x5a>
 8008d32:	2b03      	cmp	r3, #3
 8008d34:	d00b      	beq.n	8008d4e <USBD_GetConfig+0x4a>
 8008d36:	e012      	b.n	8008d5e <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	2200      	movs	r2, #0
 8008d3c:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	3308      	adds	r3, #8
 8008d42:	2201      	movs	r2, #1
 8008d44:	4619      	mov	r1, r3
 8008d46:	6878      	ldr	r0, [r7, #4]
 8008d48:	f000 f948 	bl	8008fdc <USBD_CtlSendData>
        break;
 8008d4c:	e00c      	b.n	8008d68 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	3304      	adds	r3, #4
 8008d52:	2201      	movs	r2, #1
 8008d54:	4619      	mov	r1, r3
 8008d56:	6878      	ldr	r0, [r7, #4]
 8008d58:	f000 f940 	bl	8008fdc <USBD_CtlSendData>
        break;
 8008d5c:	e004      	b.n	8008d68 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8008d5e:	6839      	ldr	r1, [r7, #0]
 8008d60:	6878      	ldr	r0, [r7, #4]
 8008d62:	f000 f8be 	bl	8008ee2 <USBD_CtlError>
        break;
 8008d66:	bf00      	nop
}
 8008d68:	bf00      	nop
 8008d6a:	3708      	adds	r7, #8
 8008d6c:	46bd      	mov	sp, r7
 8008d6e:	bd80      	pop	{r7, pc}

08008d70 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008d70:	b580      	push	{r7, lr}
 8008d72:	b082      	sub	sp, #8
 8008d74:	af00      	add	r7, sp, #0
 8008d76:	6078      	str	r0, [r7, #4]
 8008d78:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008d80:	b2db      	uxtb	r3, r3
 8008d82:	3b01      	subs	r3, #1
 8008d84:	2b02      	cmp	r3, #2
 8008d86:	d81e      	bhi.n	8008dc6 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8008d88:	683b      	ldr	r3, [r7, #0]
 8008d8a:	88db      	ldrh	r3, [r3, #6]
 8008d8c:	2b02      	cmp	r3, #2
 8008d8e:	d004      	beq.n	8008d9a <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8008d90:	6839      	ldr	r1, [r7, #0]
 8008d92:	6878      	ldr	r0, [r7, #4]
 8008d94:	f000 f8a5 	bl	8008ee2 <USBD_CtlError>
        break;
 8008d98:	e01a      	b.n	8008dd0 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	2201      	movs	r2, #1
 8008d9e:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8008da6:	2b00      	cmp	r3, #0
 8008da8:	d005      	beq.n	8008db6 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	68db      	ldr	r3, [r3, #12]
 8008dae:	f043 0202 	orr.w	r2, r3, #2
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	330c      	adds	r3, #12
 8008dba:	2202      	movs	r2, #2
 8008dbc:	4619      	mov	r1, r3
 8008dbe:	6878      	ldr	r0, [r7, #4]
 8008dc0:	f000 f90c 	bl	8008fdc <USBD_CtlSendData>
      break;
 8008dc4:	e004      	b.n	8008dd0 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8008dc6:	6839      	ldr	r1, [r7, #0]
 8008dc8:	6878      	ldr	r0, [r7, #4]
 8008dca:	f000 f88a 	bl	8008ee2 <USBD_CtlError>
      break;
 8008dce:	bf00      	nop
  }
}
 8008dd0:	bf00      	nop
 8008dd2:	3708      	adds	r7, #8
 8008dd4:	46bd      	mov	sp, r7
 8008dd6:	bd80      	pop	{r7, pc}

08008dd8 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008dd8:	b580      	push	{r7, lr}
 8008dda:	b082      	sub	sp, #8
 8008ddc:	af00      	add	r7, sp, #0
 8008dde:	6078      	str	r0, [r7, #4]
 8008de0:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008de2:	683b      	ldr	r3, [r7, #0]
 8008de4:	885b      	ldrh	r3, [r3, #2]
 8008de6:	2b01      	cmp	r3, #1
 8008de8:	d107      	bne.n	8008dfa <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	2201      	movs	r2, #1
 8008dee:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8008df2:	6878      	ldr	r0, [r7, #4]
 8008df4:	f000 f953 	bl	800909e <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8008df8:	e013      	b.n	8008e22 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8008dfa:	683b      	ldr	r3, [r7, #0]
 8008dfc:	885b      	ldrh	r3, [r3, #2]
 8008dfe:	2b02      	cmp	r3, #2
 8008e00:	d10b      	bne.n	8008e1a <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8008e02:	683b      	ldr	r3, [r7, #0]
 8008e04:	889b      	ldrh	r3, [r3, #4]
 8008e06:	0a1b      	lsrs	r3, r3, #8
 8008e08:	b29b      	uxth	r3, r3
 8008e0a:	b2da      	uxtb	r2, r3
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8008e12:	6878      	ldr	r0, [r7, #4]
 8008e14:	f000 f943 	bl	800909e <USBD_CtlSendStatus>
}
 8008e18:	e003      	b.n	8008e22 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8008e1a:	6839      	ldr	r1, [r7, #0]
 8008e1c:	6878      	ldr	r0, [r7, #4]
 8008e1e:	f000 f860 	bl	8008ee2 <USBD_CtlError>
}
 8008e22:	bf00      	nop
 8008e24:	3708      	adds	r7, #8
 8008e26:	46bd      	mov	sp, r7
 8008e28:	bd80      	pop	{r7, pc}

08008e2a <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008e2a:	b580      	push	{r7, lr}
 8008e2c:	b082      	sub	sp, #8
 8008e2e:	af00      	add	r7, sp, #0
 8008e30:	6078      	str	r0, [r7, #4]
 8008e32:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008e3a:	b2db      	uxtb	r3, r3
 8008e3c:	3b01      	subs	r3, #1
 8008e3e:	2b02      	cmp	r3, #2
 8008e40:	d80b      	bhi.n	8008e5a <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008e42:	683b      	ldr	r3, [r7, #0]
 8008e44:	885b      	ldrh	r3, [r3, #2]
 8008e46:	2b01      	cmp	r3, #1
 8008e48:	d10c      	bne.n	8008e64 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	2200      	movs	r2, #0
 8008e4e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8008e52:	6878      	ldr	r0, [r7, #4]
 8008e54:	f000 f923 	bl	800909e <USBD_CtlSendStatus>
      }
      break;
 8008e58:	e004      	b.n	8008e64 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8008e5a:	6839      	ldr	r1, [r7, #0]
 8008e5c:	6878      	ldr	r0, [r7, #4]
 8008e5e:	f000 f840 	bl	8008ee2 <USBD_CtlError>
      break;
 8008e62:	e000      	b.n	8008e66 <USBD_ClrFeature+0x3c>
      break;
 8008e64:	bf00      	nop
  }
}
 8008e66:	bf00      	nop
 8008e68:	3708      	adds	r7, #8
 8008e6a:	46bd      	mov	sp, r7
 8008e6c:	bd80      	pop	{r7, pc}

08008e6e <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8008e6e:	b580      	push	{r7, lr}
 8008e70:	b084      	sub	sp, #16
 8008e72:	af00      	add	r7, sp, #0
 8008e74:	6078      	str	r0, [r7, #4]
 8008e76:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8008e78:	683b      	ldr	r3, [r7, #0]
 8008e7a:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8008e7c:	68fb      	ldr	r3, [r7, #12]
 8008e7e:	781a      	ldrb	r2, [r3, #0]
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8008e84:	68fb      	ldr	r3, [r7, #12]
 8008e86:	3301      	adds	r3, #1
 8008e88:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8008e8a:	68fb      	ldr	r3, [r7, #12]
 8008e8c:	781a      	ldrb	r2, [r3, #0]
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8008e92:	68fb      	ldr	r3, [r7, #12]
 8008e94:	3301      	adds	r3, #1
 8008e96:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8008e98:	68f8      	ldr	r0, [r7, #12]
 8008e9a:	f7ff fa13 	bl	80082c4 <SWAPBYTE>
 8008e9e:	4603      	mov	r3, r0
 8008ea0:	461a      	mov	r2, r3
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8008ea6:	68fb      	ldr	r3, [r7, #12]
 8008ea8:	3301      	adds	r3, #1
 8008eaa:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8008eac:	68fb      	ldr	r3, [r7, #12]
 8008eae:	3301      	adds	r3, #1
 8008eb0:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8008eb2:	68f8      	ldr	r0, [r7, #12]
 8008eb4:	f7ff fa06 	bl	80082c4 <SWAPBYTE>
 8008eb8:	4603      	mov	r3, r0
 8008eba:	461a      	mov	r2, r3
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8008ec0:	68fb      	ldr	r3, [r7, #12]
 8008ec2:	3301      	adds	r3, #1
 8008ec4:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8008ec6:	68fb      	ldr	r3, [r7, #12]
 8008ec8:	3301      	adds	r3, #1
 8008eca:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8008ecc:	68f8      	ldr	r0, [r7, #12]
 8008ece:	f7ff f9f9 	bl	80082c4 <SWAPBYTE>
 8008ed2:	4603      	mov	r3, r0
 8008ed4:	461a      	mov	r2, r3
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	80da      	strh	r2, [r3, #6]
}
 8008eda:	bf00      	nop
 8008edc:	3710      	adds	r7, #16
 8008ede:	46bd      	mov	sp, r7
 8008ee0:	bd80      	pop	{r7, pc}

08008ee2 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008ee2:	b580      	push	{r7, lr}
 8008ee4:	b082      	sub	sp, #8
 8008ee6:	af00      	add	r7, sp, #0
 8008ee8:	6078      	str	r0, [r7, #4]
 8008eea:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8008eec:	2180      	movs	r1, #128	@ 0x80
 8008eee:	6878      	ldr	r0, [r7, #4]
 8008ef0:	f000 fd5e 	bl	80099b0 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8008ef4:	2100      	movs	r1, #0
 8008ef6:	6878      	ldr	r0, [r7, #4]
 8008ef8:	f000 fd5a 	bl	80099b0 <USBD_LL_StallEP>
}
 8008efc:	bf00      	nop
 8008efe:	3708      	adds	r7, #8
 8008f00:	46bd      	mov	sp, r7
 8008f02:	bd80      	pop	{r7, pc}

08008f04 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8008f04:	b580      	push	{r7, lr}
 8008f06:	b086      	sub	sp, #24
 8008f08:	af00      	add	r7, sp, #0
 8008f0a:	60f8      	str	r0, [r7, #12]
 8008f0c:	60b9      	str	r1, [r7, #8]
 8008f0e:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8008f10:	2300      	movs	r3, #0
 8008f12:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	2b00      	cmp	r3, #0
 8008f18:	d042      	beq.n	8008fa0 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 8008f1a:	68fb      	ldr	r3, [r7, #12]
 8008f1c:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8008f1e:	6938      	ldr	r0, [r7, #16]
 8008f20:	f000 f842 	bl	8008fa8 <USBD_GetLen>
 8008f24:	4603      	mov	r3, r0
 8008f26:	3301      	adds	r3, #1
 8008f28:	005b      	lsls	r3, r3, #1
 8008f2a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008f2e:	d808      	bhi.n	8008f42 <USBD_GetString+0x3e>
 8008f30:	6938      	ldr	r0, [r7, #16]
 8008f32:	f000 f839 	bl	8008fa8 <USBD_GetLen>
 8008f36:	4603      	mov	r3, r0
 8008f38:	3301      	adds	r3, #1
 8008f3a:	b29b      	uxth	r3, r3
 8008f3c:	005b      	lsls	r3, r3, #1
 8008f3e:	b29a      	uxth	r2, r3
 8008f40:	e001      	b.n	8008f46 <USBD_GetString+0x42>
 8008f42:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8008f4a:	7dfb      	ldrb	r3, [r7, #23]
 8008f4c:	68ba      	ldr	r2, [r7, #8]
 8008f4e:	4413      	add	r3, r2
 8008f50:	687a      	ldr	r2, [r7, #4]
 8008f52:	7812      	ldrb	r2, [r2, #0]
 8008f54:	701a      	strb	r2, [r3, #0]
  idx++;
 8008f56:	7dfb      	ldrb	r3, [r7, #23]
 8008f58:	3301      	adds	r3, #1
 8008f5a:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8008f5c:	7dfb      	ldrb	r3, [r7, #23]
 8008f5e:	68ba      	ldr	r2, [r7, #8]
 8008f60:	4413      	add	r3, r2
 8008f62:	2203      	movs	r2, #3
 8008f64:	701a      	strb	r2, [r3, #0]
  idx++;
 8008f66:	7dfb      	ldrb	r3, [r7, #23]
 8008f68:	3301      	adds	r3, #1
 8008f6a:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8008f6c:	e013      	b.n	8008f96 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 8008f6e:	7dfb      	ldrb	r3, [r7, #23]
 8008f70:	68ba      	ldr	r2, [r7, #8]
 8008f72:	4413      	add	r3, r2
 8008f74:	693a      	ldr	r2, [r7, #16]
 8008f76:	7812      	ldrb	r2, [r2, #0]
 8008f78:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8008f7a:	693b      	ldr	r3, [r7, #16]
 8008f7c:	3301      	adds	r3, #1
 8008f7e:	613b      	str	r3, [r7, #16]
    idx++;
 8008f80:	7dfb      	ldrb	r3, [r7, #23]
 8008f82:	3301      	adds	r3, #1
 8008f84:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8008f86:	7dfb      	ldrb	r3, [r7, #23]
 8008f88:	68ba      	ldr	r2, [r7, #8]
 8008f8a:	4413      	add	r3, r2
 8008f8c:	2200      	movs	r2, #0
 8008f8e:	701a      	strb	r2, [r3, #0]
    idx++;
 8008f90:	7dfb      	ldrb	r3, [r7, #23]
 8008f92:	3301      	adds	r3, #1
 8008f94:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8008f96:	693b      	ldr	r3, [r7, #16]
 8008f98:	781b      	ldrb	r3, [r3, #0]
 8008f9a:	2b00      	cmp	r3, #0
 8008f9c:	d1e7      	bne.n	8008f6e <USBD_GetString+0x6a>
 8008f9e:	e000      	b.n	8008fa2 <USBD_GetString+0x9e>
    return;
 8008fa0:	bf00      	nop
  }
}
 8008fa2:	3718      	adds	r7, #24
 8008fa4:	46bd      	mov	sp, r7
 8008fa6:	bd80      	pop	{r7, pc}

08008fa8 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8008fa8:	b480      	push	{r7}
 8008faa:	b085      	sub	sp, #20
 8008fac:	af00      	add	r7, sp, #0
 8008fae:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8008fb0:	2300      	movs	r3, #0
 8008fb2:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8008fb8:	e005      	b.n	8008fc6 <USBD_GetLen+0x1e>
  {
    len++;
 8008fba:	7bfb      	ldrb	r3, [r7, #15]
 8008fbc:	3301      	adds	r3, #1
 8008fbe:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8008fc0:	68bb      	ldr	r3, [r7, #8]
 8008fc2:	3301      	adds	r3, #1
 8008fc4:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8008fc6:	68bb      	ldr	r3, [r7, #8]
 8008fc8:	781b      	ldrb	r3, [r3, #0]
 8008fca:	2b00      	cmp	r3, #0
 8008fcc:	d1f5      	bne.n	8008fba <USBD_GetLen+0x12>
  }

  return len;
 8008fce:	7bfb      	ldrb	r3, [r7, #15]
}
 8008fd0:	4618      	mov	r0, r3
 8008fd2:	3714      	adds	r7, #20
 8008fd4:	46bd      	mov	sp, r7
 8008fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fda:	4770      	bx	lr

08008fdc <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8008fdc:	b580      	push	{r7, lr}
 8008fde:	b084      	sub	sp, #16
 8008fe0:	af00      	add	r7, sp, #0
 8008fe2:	60f8      	str	r0, [r7, #12]
 8008fe4:	60b9      	str	r1, [r7, #8]
 8008fe6:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8008fe8:	68fb      	ldr	r3, [r7, #12]
 8008fea:	2202      	movs	r2, #2
 8008fec:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8008ff0:	68fb      	ldr	r3, [r7, #12]
 8008ff2:	687a      	ldr	r2, [r7, #4]
 8008ff4:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 8008ff6:	68fb      	ldr	r3, [r7, #12]
 8008ff8:	68ba      	ldr	r2, [r7, #8]
 8008ffa:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8008ffc:	68fb      	ldr	r3, [r7, #12]
 8008ffe:	687a      	ldr	r2, [r7, #4]
 8009000:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	68ba      	ldr	r2, [r7, #8]
 8009006:	2100      	movs	r1, #0
 8009008:	68f8      	ldr	r0, [r7, #12]
 800900a:	f000 fd5a 	bl	8009ac2 <USBD_LL_Transmit>

  return USBD_OK;
 800900e:	2300      	movs	r3, #0
}
 8009010:	4618      	mov	r0, r3
 8009012:	3710      	adds	r7, #16
 8009014:	46bd      	mov	sp, r7
 8009016:	bd80      	pop	{r7, pc}

08009018 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8009018:	b580      	push	{r7, lr}
 800901a:	b084      	sub	sp, #16
 800901c:	af00      	add	r7, sp, #0
 800901e:	60f8      	str	r0, [r7, #12]
 8009020:	60b9      	str	r1, [r7, #8]
 8009022:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	68ba      	ldr	r2, [r7, #8]
 8009028:	2100      	movs	r1, #0
 800902a:	68f8      	ldr	r0, [r7, #12]
 800902c:	f000 fd49 	bl	8009ac2 <USBD_LL_Transmit>

  return USBD_OK;
 8009030:	2300      	movs	r3, #0
}
 8009032:	4618      	mov	r0, r3
 8009034:	3710      	adds	r7, #16
 8009036:	46bd      	mov	sp, r7
 8009038:	bd80      	pop	{r7, pc}

0800903a <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800903a:	b580      	push	{r7, lr}
 800903c:	b084      	sub	sp, #16
 800903e:	af00      	add	r7, sp, #0
 8009040:	60f8      	str	r0, [r7, #12]
 8009042:	60b9      	str	r1, [r7, #8]
 8009044:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8009046:	68fb      	ldr	r3, [r7, #12]
 8009048:	2203      	movs	r2, #3
 800904a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800904e:	68fb      	ldr	r3, [r7, #12]
 8009050:	687a      	ldr	r2, [r7, #4]
 8009052:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 8009056:	68fb      	ldr	r3, [r7, #12]
 8009058:	68ba      	ldr	r2, [r7, #8]
 800905a:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800905e:	68fb      	ldr	r3, [r7, #12]
 8009060:	687a      	ldr	r2, [r7, #4]
 8009062:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	68ba      	ldr	r2, [r7, #8]
 800906a:	2100      	movs	r1, #0
 800906c:	68f8      	ldr	r0, [r7, #12]
 800906e:	f000 fd49 	bl	8009b04 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009072:	2300      	movs	r3, #0
}
 8009074:	4618      	mov	r0, r3
 8009076:	3710      	adds	r7, #16
 8009078:	46bd      	mov	sp, r7
 800907a:	bd80      	pop	{r7, pc}

0800907c <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800907c:	b580      	push	{r7, lr}
 800907e:	b084      	sub	sp, #16
 8009080:	af00      	add	r7, sp, #0
 8009082:	60f8      	str	r0, [r7, #12]
 8009084:	60b9      	str	r1, [r7, #8]
 8009086:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	68ba      	ldr	r2, [r7, #8]
 800908c:	2100      	movs	r1, #0
 800908e:	68f8      	ldr	r0, [r7, #12]
 8009090:	f000 fd38 	bl	8009b04 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009094:	2300      	movs	r3, #0
}
 8009096:	4618      	mov	r0, r3
 8009098:	3710      	adds	r7, #16
 800909a:	46bd      	mov	sp, r7
 800909c:	bd80      	pop	{r7, pc}

0800909e <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800909e:	b580      	push	{r7, lr}
 80090a0:	b082      	sub	sp, #8
 80090a2:	af00      	add	r7, sp, #0
 80090a4:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	2204      	movs	r2, #4
 80090aa:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80090ae:	2300      	movs	r3, #0
 80090b0:	2200      	movs	r2, #0
 80090b2:	2100      	movs	r1, #0
 80090b4:	6878      	ldr	r0, [r7, #4]
 80090b6:	f000 fd04 	bl	8009ac2 <USBD_LL_Transmit>

  return USBD_OK;
 80090ba:	2300      	movs	r3, #0
}
 80090bc:	4618      	mov	r0, r3
 80090be:	3708      	adds	r7, #8
 80090c0:	46bd      	mov	sp, r7
 80090c2:	bd80      	pop	{r7, pc}

080090c4 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80090c4:	b580      	push	{r7, lr}
 80090c6:	b082      	sub	sp, #8
 80090c8:	af00      	add	r7, sp, #0
 80090ca:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	2205      	movs	r2, #5
 80090d0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80090d4:	2300      	movs	r3, #0
 80090d6:	2200      	movs	r2, #0
 80090d8:	2100      	movs	r1, #0
 80090da:	6878      	ldr	r0, [r7, #4]
 80090dc:	f000 fd12 	bl	8009b04 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80090e0:	2300      	movs	r3, #0
}
 80090e2:	4618      	mov	r0, r3
 80090e4:	3708      	adds	r7, #8
 80090e6:	46bd      	mov	sp, r7
 80090e8:	bd80      	pop	{r7, pc}
	...

080090ec <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 80090ec:	b480      	push	{r7}
 80090ee:	b087      	sub	sp, #28
 80090f0:	af00      	add	r7, sp, #0
 80090f2:	60f8      	str	r0, [r7, #12]
 80090f4:	60b9      	str	r1, [r7, #8]
 80090f6:	4613      	mov	r3, r2
 80090f8:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 80090fa:	2301      	movs	r3, #1
 80090fc:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 80090fe:	2300      	movs	r3, #0
 8009100:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8009102:	4b1f      	ldr	r3, [pc, #124]	@ (8009180 <FATFS_LinkDriverEx+0x94>)
 8009104:	7a5b      	ldrb	r3, [r3, #9]
 8009106:	b2db      	uxtb	r3, r3
 8009108:	2b00      	cmp	r3, #0
 800910a:	d131      	bne.n	8009170 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800910c:	4b1c      	ldr	r3, [pc, #112]	@ (8009180 <FATFS_LinkDriverEx+0x94>)
 800910e:	7a5b      	ldrb	r3, [r3, #9]
 8009110:	b2db      	uxtb	r3, r3
 8009112:	461a      	mov	r2, r3
 8009114:	4b1a      	ldr	r3, [pc, #104]	@ (8009180 <FATFS_LinkDriverEx+0x94>)
 8009116:	2100      	movs	r1, #0
 8009118:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800911a:	4b19      	ldr	r3, [pc, #100]	@ (8009180 <FATFS_LinkDriverEx+0x94>)
 800911c:	7a5b      	ldrb	r3, [r3, #9]
 800911e:	b2db      	uxtb	r3, r3
 8009120:	4a17      	ldr	r2, [pc, #92]	@ (8009180 <FATFS_LinkDriverEx+0x94>)
 8009122:	009b      	lsls	r3, r3, #2
 8009124:	4413      	add	r3, r2
 8009126:	68fa      	ldr	r2, [r7, #12]
 8009128:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800912a:	4b15      	ldr	r3, [pc, #84]	@ (8009180 <FATFS_LinkDriverEx+0x94>)
 800912c:	7a5b      	ldrb	r3, [r3, #9]
 800912e:	b2db      	uxtb	r3, r3
 8009130:	461a      	mov	r2, r3
 8009132:	4b13      	ldr	r3, [pc, #76]	@ (8009180 <FATFS_LinkDriverEx+0x94>)
 8009134:	4413      	add	r3, r2
 8009136:	79fa      	ldrb	r2, [r7, #7]
 8009138:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800913a:	4b11      	ldr	r3, [pc, #68]	@ (8009180 <FATFS_LinkDriverEx+0x94>)
 800913c:	7a5b      	ldrb	r3, [r3, #9]
 800913e:	b2db      	uxtb	r3, r3
 8009140:	1c5a      	adds	r2, r3, #1
 8009142:	b2d1      	uxtb	r1, r2
 8009144:	4a0e      	ldr	r2, [pc, #56]	@ (8009180 <FATFS_LinkDriverEx+0x94>)
 8009146:	7251      	strb	r1, [r2, #9]
 8009148:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800914a:	7dbb      	ldrb	r3, [r7, #22]
 800914c:	3330      	adds	r3, #48	@ 0x30
 800914e:	b2da      	uxtb	r2, r3
 8009150:	68bb      	ldr	r3, [r7, #8]
 8009152:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8009154:	68bb      	ldr	r3, [r7, #8]
 8009156:	3301      	adds	r3, #1
 8009158:	223a      	movs	r2, #58	@ 0x3a
 800915a:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800915c:	68bb      	ldr	r3, [r7, #8]
 800915e:	3302      	adds	r3, #2
 8009160:	222f      	movs	r2, #47	@ 0x2f
 8009162:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8009164:	68bb      	ldr	r3, [r7, #8]
 8009166:	3303      	adds	r3, #3
 8009168:	2200      	movs	r2, #0
 800916a:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800916c:	2300      	movs	r3, #0
 800916e:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8009170:	7dfb      	ldrb	r3, [r7, #23]
}
 8009172:	4618      	mov	r0, r3
 8009174:	371c      	adds	r7, #28
 8009176:	46bd      	mov	sp, r7
 8009178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800917c:	4770      	bx	lr
 800917e:	bf00      	nop
 8009180:	20000330 	.word	0x20000330

08009184 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8009184:	b580      	push	{r7, lr}
 8009186:	b082      	sub	sp, #8
 8009188:	af00      	add	r7, sp, #0
 800918a:	6078      	str	r0, [r7, #4]
 800918c:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800918e:	2200      	movs	r2, #0
 8009190:	6839      	ldr	r1, [r7, #0]
 8009192:	6878      	ldr	r0, [r7, #4]
 8009194:	f7ff ffaa 	bl	80090ec <FATFS_LinkDriverEx>
 8009198:	4603      	mov	r3, r0
}
 800919a:	4618      	mov	r0, r3
 800919c:	3708      	adds	r7, #8
 800919e:	46bd      	mov	sp, r7
 80091a0:	bd80      	pop	{r7, pc}
	...

080091a4 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 80091a4:	b580      	push	{r7, lr}
 80091a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 80091a8:	2200      	movs	r2, #0
 80091aa:	4912      	ldr	r1, [pc, #72]	@ (80091f4 <MX_USB_DEVICE_Init+0x50>)
 80091ac:	4812      	ldr	r0, [pc, #72]	@ (80091f8 <MX_USB_DEVICE_Init+0x54>)
 80091ae:	f7fe fc53 	bl	8007a58 <USBD_Init>
 80091b2:	4603      	mov	r3, r0
 80091b4:	2b00      	cmp	r3, #0
 80091b6:	d001      	beq.n	80091bc <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 80091b8:	f7f7 ff08 	bl	8000fcc <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 80091bc:	490f      	ldr	r1, [pc, #60]	@ (80091fc <MX_USB_DEVICE_Init+0x58>)
 80091be:	480e      	ldr	r0, [pc, #56]	@ (80091f8 <MX_USB_DEVICE_Init+0x54>)
 80091c0:	f7fe fc7a 	bl	8007ab8 <USBD_RegisterClass>
 80091c4:	4603      	mov	r3, r0
 80091c6:	2b00      	cmp	r3, #0
 80091c8:	d001      	beq.n	80091ce <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 80091ca:	f7f7 feff 	bl	8000fcc <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 80091ce:	490c      	ldr	r1, [pc, #48]	@ (8009200 <MX_USB_DEVICE_Init+0x5c>)
 80091d0:	4809      	ldr	r0, [pc, #36]	@ (80091f8 <MX_USB_DEVICE_Init+0x54>)
 80091d2:	f7fe fbb1 	bl	8007938 <USBD_CDC_RegisterInterface>
 80091d6:	4603      	mov	r3, r0
 80091d8:	2b00      	cmp	r3, #0
 80091da:	d001      	beq.n	80091e0 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 80091dc:	f7f7 fef6 	bl	8000fcc <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 80091e0:	4805      	ldr	r0, [pc, #20]	@ (80091f8 <MX_USB_DEVICE_Init+0x54>)
 80091e2:	f7fe fc9f 	bl	8007b24 <USBD_Start>
 80091e6:	4603      	mov	r3, r0
 80091e8:	2b00      	cmp	r3, #0
 80091ea:	d001      	beq.n	80091f0 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 80091ec:	f7f7 feee 	bl	8000fcc <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 80091f0:	bf00      	nop
 80091f2:	bd80      	pop	{r7, pc}
 80091f4:	200000c0 	.word	0x200000c0
 80091f8:	2000033c 	.word	0x2000033c
 80091fc:	2000002c 	.word	0x2000002c
 8009200:	200000ac 	.word	0x200000ac

08009204 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8009204:	b580      	push	{r7, lr}
 8009206:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8009208:	2200      	movs	r2, #0
 800920a:	4905      	ldr	r1, [pc, #20]	@ (8009220 <CDC_Init_FS+0x1c>)
 800920c:	4805      	ldr	r0, [pc, #20]	@ (8009224 <CDC_Init_FS+0x20>)
 800920e:	f7fe fbad 	bl	800796c <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8009212:	4905      	ldr	r1, [pc, #20]	@ (8009228 <CDC_Init_FS+0x24>)
 8009214:	4803      	ldr	r0, [pc, #12]	@ (8009224 <CDC_Init_FS+0x20>)
 8009216:	f7fe fbcb 	bl	80079b0 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800921a:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800921c:	4618      	mov	r0, r3
 800921e:	bd80      	pop	{r7, pc}
 8009220:	20000e18 	.word	0x20000e18
 8009224:	2000033c 	.word	0x2000033c
 8009228:	20000618 	.word	0x20000618

0800922c <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800922c:	b480      	push	{r7}
 800922e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8009230:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8009232:	4618      	mov	r0, r3
 8009234:	46bd      	mov	sp, r7
 8009236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800923a:	4770      	bx	lr

0800923c <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800923c:	b480      	push	{r7}
 800923e:	b083      	sub	sp, #12
 8009240:	af00      	add	r7, sp, #0
 8009242:	4603      	mov	r3, r0
 8009244:	6039      	str	r1, [r7, #0]
 8009246:	71fb      	strb	r3, [r7, #7]
 8009248:	4613      	mov	r3, r2
 800924a:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800924c:	79fb      	ldrb	r3, [r7, #7]
 800924e:	2b23      	cmp	r3, #35	@ 0x23
 8009250:	d84a      	bhi.n	80092e8 <CDC_Control_FS+0xac>
 8009252:	a201      	add	r2, pc, #4	@ (adr r2, 8009258 <CDC_Control_FS+0x1c>)
 8009254:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009258:	080092e9 	.word	0x080092e9
 800925c:	080092e9 	.word	0x080092e9
 8009260:	080092e9 	.word	0x080092e9
 8009264:	080092e9 	.word	0x080092e9
 8009268:	080092e9 	.word	0x080092e9
 800926c:	080092e9 	.word	0x080092e9
 8009270:	080092e9 	.word	0x080092e9
 8009274:	080092e9 	.word	0x080092e9
 8009278:	080092e9 	.word	0x080092e9
 800927c:	080092e9 	.word	0x080092e9
 8009280:	080092e9 	.word	0x080092e9
 8009284:	080092e9 	.word	0x080092e9
 8009288:	080092e9 	.word	0x080092e9
 800928c:	080092e9 	.word	0x080092e9
 8009290:	080092e9 	.word	0x080092e9
 8009294:	080092e9 	.word	0x080092e9
 8009298:	080092e9 	.word	0x080092e9
 800929c:	080092e9 	.word	0x080092e9
 80092a0:	080092e9 	.word	0x080092e9
 80092a4:	080092e9 	.word	0x080092e9
 80092a8:	080092e9 	.word	0x080092e9
 80092ac:	080092e9 	.word	0x080092e9
 80092b0:	080092e9 	.word	0x080092e9
 80092b4:	080092e9 	.word	0x080092e9
 80092b8:	080092e9 	.word	0x080092e9
 80092bc:	080092e9 	.word	0x080092e9
 80092c0:	080092e9 	.word	0x080092e9
 80092c4:	080092e9 	.word	0x080092e9
 80092c8:	080092e9 	.word	0x080092e9
 80092cc:	080092e9 	.word	0x080092e9
 80092d0:	080092e9 	.word	0x080092e9
 80092d4:	080092e9 	.word	0x080092e9
 80092d8:	080092e9 	.word	0x080092e9
 80092dc:	080092e9 	.word	0x080092e9
 80092e0:	080092e9 	.word	0x080092e9
 80092e4:	080092e9 	.word	0x080092e9
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 80092e8:	bf00      	nop
  }

  return (USBD_OK);
 80092ea:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 80092ec:	4618      	mov	r0, r3
 80092ee:	370c      	adds	r7, #12
 80092f0:	46bd      	mov	sp, r7
 80092f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092f6:	4770      	bx	lr

080092f8 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 80092f8:	b580      	push	{r7, lr}
 80092fa:	b082      	sub	sp, #8
 80092fc:	af00      	add	r7, sp, #0
 80092fe:	6078      	str	r0, [r7, #4]
 8009300:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8009302:	6879      	ldr	r1, [r7, #4]
 8009304:	4805      	ldr	r0, [pc, #20]	@ (800931c <CDC_Receive_FS+0x24>)
 8009306:	f7fe fb53 	bl	80079b0 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800930a:	4804      	ldr	r0, [pc, #16]	@ (800931c <CDC_Receive_FS+0x24>)
 800930c:	f7fe fb6e 	bl	80079ec <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8009310:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8009312:	4618      	mov	r0, r3
 8009314:	3708      	adds	r7, #8
 8009316:	46bd      	mov	sp, r7
 8009318:	bd80      	pop	{r7, pc}
 800931a:	bf00      	nop
 800931c:	2000033c 	.word	0x2000033c

08009320 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8009320:	b480      	push	{r7}
 8009322:	b087      	sub	sp, #28
 8009324:	af00      	add	r7, sp, #0
 8009326:	60f8      	str	r0, [r7, #12]
 8009328:	60b9      	str	r1, [r7, #8]
 800932a:	4613      	mov	r3, r2
 800932c:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800932e:	2300      	movs	r3, #0
 8009330:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8009332:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009336:	4618      	mov	r0, r3
 8009338:	371c      	adds	r7, #28
 800933a:	46bd      	mov	sp, r7
 800933c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009340:	4770      	bx	lr
	...

08009344 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009344:	b480      	push	{r7}
 8009346:	b083      	sub	sp, #12
 8009348:	af00      	add	r7, sp, #0
 800934a:	4603      	mov	r3, r0
 800934c:	6039      	str	r1, [r7, #0]
 800934e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8009350:	683b      	ldr	r3, [r7, #0]
 8009352:	2212      	movs	r2, #18
 8009354:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8009356:	4b03      	ldr	r3, [pc, #12]	@ (8009364 <USBD_FS_DeviceDescriptor+0x20>)
}
 8009358:	4618      	mov	r0, r3
 800935a:	370c      	adds	r7, #12
 800935c:	46bd      	mov	sp, r7
 800935e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009362:	4770      	bx	lr
 8009364:	200000e0 	.word	0x200000e0

08009368 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009368:	b480      	push	{r7}
 800936a:	b083      	sub	sp, #12
 800936c:	af00      	add	r7, sp, #0
 800936e:	4603      	mov	r3, r0
 8009370:	6039      	str	r1, [r7, #0]
 8009372:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8009374:	683b      	ldr	r3, [r7, #0]
 8009376:	2204      	movs	r2, #4
 8009378:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800937a:	4b03      	ldr	r3, [pc, #12]	@ (8009388 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800937c:	4618      	mov	r0, r3
 800937e:	370c      	adds	r7, #12
 8009380:	46bd      	mov	sp, r7
 8009382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009386:	4770      	bx	lr
 8009388:	20000100 	.word	0x20000100

0800938c <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800938c:	b580      	push	{r7, lr}
 800938e:	b082      	sub	sp, #8
 8009390:	af00      	add	r7, sp, #0
 8009392:	4603      	mov	r3, r0
 8009394:	6039      	str	r1, [r7, #0]
 8009396:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009398:	79fb      	ldrb	r3, [r7, #7]
 800939a:	2b00      	cmp	r3, #0
 800939c:	d105      	bne.n	80093aa <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800939e:	683a      	ldr	r2, [r7, #0]
 80093a0:	4907      	ldr	r1, [pc, #28]	@ (80093c0 <USBD_FS_ProductStrDescriptor+0x34>)
 80093a2:	4808      	ldr	r0, [pc, #32]	@ (80093c4 <USBD_FS_ProductStrDescriptor+0x38>)
 80093a4:	f7ff fdae 	bl	8008f04 <USBD_GetString>
 80093a8:	e004      	b.n	80093b4 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80093aa:	683a      	ldr	r2, [r7, #0]
 80093ac:	4904      	ldr	r1, [pc, #16]	@ (80093c0 <USBD_FS_ProductStrDescriptor+0x34>)
 80093ae:	4805      	ldr	r0, [pc, #20]	@ (80093c4 <USBD_FS_ProductStrDescriptor+0x38>)
 80093b0:	f7ff fda8 	bl	8008f04 <USBD_GetString>
  }
  return USBD_StrDesc;
 80093b4:	4b02      	ldr	r3, [pc, #8]	@ (80093c0 <USBD_FS_ProductStrDescriptor+0x34>)
}
 80093b6:	4618      	mov	r0, r3
 80093b8:	3708      	adds	r7, #8
 80093ba:	46bd      	mov	sp, r7
 80093bc:	bd80      	pop	{r7, pc}
 80093be:	bf00      	nop
 80093c0:	20001618 	.word	0x20001618
 80093c4:	08009f1c 	.word	0x08009f1c

080093c8 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80093c8:	b580      	push	{r7, lr}
 80093ca:	b082      	sub	sp, #8
 80093cc:	af00      	add	r7, sp, #0
 80093ce:	4603      	mov	r3, r0
 80093d0:	6039      	str	r1, [r7, #0]
 80093d2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80093d4:	683a      	ldr	r2, [r7, #0]
 80093d6:	4904      	ldr	r1, [pc, #16]	@ (80093e8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 80093d8:	4804      	ldr	r0, [pc, #16]	@ (80093ec <USBD_FS_ManufacturerStrDescriptor+0x24>)
 80093da:	f7ff fd93 	bl	8008f04 <USBD_GetString>
  return USBD_StrDesc;
 80093de:	4b02      	ldr	r3, [pc, #8]	@ (80093e8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 80093e0:	4618      	mov	r0, r3
 80093e2:	3708      	adds	r7, #8
 80093e4:	46bd      	mov	sp, r7
 80093e6:	bd80      	pop	{r7, pc}
 80093e8:	20001618 	.word	0x20001618
 80093ec:	08009f34 	.word	0x08009f34

080093f0 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80093f0:	b580      	push	{r7, lr}
 80093f2:	b082      	sub	sp, #8
 80093f4:	af00      	add	r7, sp, #0
 80093f6:	4603      	mov	r3, r0
 80093f8:	6039      	str	r1, [r7, #0]
 80093fa:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80093fc:	683b      	ldr	r3, [r7, #0]
 80093fe:	221a      	movs	r2, #26
 8009400:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8009402:	f000 f855 	bl	80094b0 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8009406:	4b02      	ldr	r3, [pc, #8]	@ (8009410 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8009408:	4618      	mov	r0, r3
 800940a:	3708      	adds	r7, #8
 800940c:	46bd      	mov	sp, r7
 800940e:	bd80      	pop	{r7, pc}
 8009410:	20000104 	.word	0x20000104

08009414 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009414:	b580      	push	{r7, lr}
 8009416:	b082      	sub	sp, #8
 8009418:	af00      	add	r7, sp, #0
 800941a:	4603      	mov	r3, r0
 800941c:	6039      	str	r1, [r7, #0]
 800941e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8009420:	79fb      	ldrb	r3, [r7, #7]
 8009422:	2b00      	cmp	r3, #0
 8009424:	d105      	bne.n	8009432 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8009426:	683a      	ldr	r2, [r7, #0]
 8009428:	4907      	ldr	r1, [pc, #28]	@ (8009448 <USBD_FS_ConfigStrDescriptor+0x34>)
 800942a:	4808      	ldr	r0, [pc, #32]	@ (800944c <USBD_FS_ConfigStrDescriptor+0x38>)
 800942c:	f7ff fd6a 	bl	8008f04 <USBD_GetString>
 8009430:	e004      	b.n	800943c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8009432:	683a      	ldr	r2, [r7, #0]
 8009434:	4904      	ldr	r1, [pc, #16]	@ (8009448 <USBD_FS_ConfigStrDescriptor+0x34>)
 8009436:	4805      	ldr	r0, [pc, #20]	@ (800944c <USBD_FS_ConfigStrDescriptor+0x38>)
 8009438:	f7ff fd64 	bl	8008f04 <USBD_GetString>
  }
  return USBD_StrDesc;
 800943c:	4b02      	ldr	r3, [pc, #8]	@ (8009448 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800943e:	4618      	mov	r0, r3
 8009440:	3708      	adds	r7, #8
 8009442:	46bd      	mov	sp, r7
 8009444:	bd80      	pop	{r7, pc}
 8009446:	bf00      	nop
 8009448:	20001618 	.word	0x20001618
 800944c:	08009f48 	.word	0x08009f48

08009450 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009450:	b580      	push	{r7, lr}
 8009452:	b082      	sub	sp, #8
 8009454:	af00      	add	r7, sp, #0
 8009456:	4603      	mov	r3, r0
 8009458:	6039      	str	r1, [r7, #0]
 800945a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800945c:	79fb      	ldrb	r3, [r7, #7]
 800945e:	2b00      	cmp	r3, #0
 8009460:	d105      	bne.n	800946e <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8009462:	683a      	ldr	r2, [r7, #0]
 8009464:	4907      	ldr	r1, [pc, #28]	@ (8009484 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8009466:	4808      	ldr	r0, [pc, #32]	@ (8009488 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8009468:	f7ff fd4c 	bl	8008f04 <USBD_GetString>
 800946c:	e004      	b.n	8009478 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800946e:	683a      	ldr	r2, [r7, #0]
 8009470:	4904      	ldr	r1, [pc, #16]	@ (8009484 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8009472:	4805      	ldr	r0, [pc, #20]	@ (8009488 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8009474:	f7ff fd46 	bl	8008f04 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009478:	4b02      	ldr	r3, [pc, #8]	@ (8009484 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800947a:	4618      	mov	r0, r3
 800947c:	3708      	adds	r7, #8
 800947e:	46bd      	mov	sp, r7
 8009480:	bd80      	pop	{r7, pc}
 8009482:	bf00      	nop
 8009484:	20001618 	.word	0x20001618
 8009488:	08009f54 	.word	0x08009f54

0800948c <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800948c:	b480      	push	{r7}
 800948e:	b083      	sub	sp, #12
 8009490:	af00      	add	r7, sp, #0
 8009492:	4603      	mov	r3, r0
 8009494:	6039      	str	r1, [r7, #0]
 8009496:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 8009498:	683b      	ldr	r3, [r7, #0]
 800949a:	220c      	movs	r2, #12
 800949c:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 800949e:	4b03      	ldr	r3, [pc, #12]	@ (80094ac <USBD_FS_USR_BOSDescriptor+0x20>)
}
 80094a0:	4618      	mov	r0, r3
 80094a2:	370c      	adds	r7, #12
 80094a4:	46bd      	mov	sp, r7
 80094a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094aa:	4770      	bx	lr
 80094ac:	200000f4 	.word	0x200000f4

080094b0 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 80094b0:	b580      	push	{r7, lr}
 80094b2:	b084      	sub	sp, #16
 80094b4:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80094b6:	4b0f      	ldr	r3, [pc, #60]	@ (80094f4 <Get_SerialNum+0x44>)
 80094b8:	681b      	ldr	r3, [r3, #0]
 80094ba:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80094bc:	4b0e      	ldr	r3, [pc, #56]	@ (80094f8 <Get_SerialNum+0x48>)
 80094be:	681b      	ldr	r3, [r3, #0]
 80094c0:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80094c2:	4b0e      	ldr	r3, [pc, #56]	@ (80094fc <Get_SerialNum+0x4c>)
 80094c4:	681b      	ldr	r3, [r3, #0]
 80094c6:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 80094c8:	68fa      	ldr	r2, [r7, #12]
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	4413      	add	r3, r2
 80094ce:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 80094d0:	68fb      	ldr	r3, [r7, #12]
 80094d2:	2b00      	cmp	r3, #0
 80094d4:	d009      	beq.n	80094ea <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80094d6:	2208      	movs	r2, #8
 80094d8:	4909      	ldr	r1, [pc, #36]	@ (8009500 <Get_SerialNum+0x50>)
 80094da:	68f8      	ldr	r0, [r7, #12]
 80094dc:	f000 f814 	bl	8009508 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80094e0:	2204      	movs	r2, #4
 80094e2:	4908      	ldr	r1, [pc, #32]	@ (8009504 <Get_SerialNum+0x54>)
 80094e4:	68b8      	ldr	r0, [r7, #8]
 80094e6:	f000 f80f 	bl	8009508 <IntToUnicode>
  }
}
 80094ea:	bf00      	nop
 80094ec:	3710      	adds	r7, #16
 80094ee:	46bd      	mov	sp, r7
 80094f0:	bd80      	pop	{r7, pc}
 80094f2:	bf00      	nop
 80094f4:	1ff07a10 	.word	0x1ff07a10
 80094f8:	1ff07a14 	.word	0x1ff07a14
 80094fc:	1ff07a18 	.word	0x1ff07a18
 8009500:	20000106 	.word	0x20000106
 8009504:	20000116 	.word	0x20000116

08009508 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8009508:	b480      	push	{r7}
 800950a:	b087      	sub	sp, #28
 800950c:	af00      	add	r7, sp, #0
 800950e:	60f8      	str	r0, [r7, #12]
 8009510:	60b9      	str	r1, [r7, #8]
 8009512:	4613      	mov	r3, r2
 8009514:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8009516:	2300      	movs	r3, #0
 8009518:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800951a:	2300      	movs	r3, #0
 800951c:	75fb      	strb	r3, [r7, #23]
 800951e:	e027      	b.n	8009570 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8009520:	68fb      	ldr	r3, [r7, #12]
 8009522:	0f1b      	lsrs	r3, r3, #28
 8009524:	2b09      	cmp	r3, #9
 8009526:	d80b      	bhi.n	8009540 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8009528:	68fb      	ldr	r3, [r7, #12]
 800952a:	0f1b      	lsrs	r3, r3, #28
 800952c:	b2da      	uxtb	r2, r3
 800952e:	7dfb      	ldrb	r3, [r7, #23]
 8009530:	005b      	lsls	r3, r3, #1
 8009532:	4619      	mov	r1, r3
 8009534:	68bb      	ldr	r3, [r7, #8]
 8009536:	440b      	add	r3, r1
 8009538:	3230      	adds	r2, #48	@ 0x30
 800953a:	b2d2      	uxtb	r2, r2
 800953c:	701a      	strb	r2, [r3, #0]
 800953e:	e00a      	b.n	8009556 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8009540:	68fb      	ldr	r3, [r7, #12]
 8009542:	0f1b      	lsrs	r3, r3, #28
 8009544:	b2da      	uxtb	r2, r3
 8009546:	7dfb      	ldrb	r3, [r7, #23]
 8009548:	005b      	lsls	r3, r3, #1
 800954a:	4619      	mov	r1, r3
 800954c:	68bb      	ldr	r3, [r7, #8]
 800954e:	440b      	add	r3, r1
 8009550:	3237      	adds	r2, #55	@ 0x37
 8009552:	b2d2      	uxtb	r2, r2
 8009554:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8009556:	68fb      	ldr	r3, [r7, #12]
 8009558:	011b      	lsls	r3, r3, #4
 800955a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800955c:	7dfb      	ldrb	r3, [r7, #23]
 800955e:	005b      	lsls	r3, r3, #1
 8009560:	3301      	adds	r3, #1
 8009562:	68ba      	ldr	r2, [r7, #8]
 8009564:	4413      	add	r3, r2
 8009566:	2200      	movs	r2, #0
 8009568:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800956a:	7dfb      	ldrb	r3, [r7, #23]
 800956c:	3301      	adds	r3, #1
 800956e:	75fb      	strb	r3, [r7, #23]
 8009570:	7dfa      	ldrb	r2, [r7, #23]
 8009572:	79fb      	ldrb	r3, [r7, #7]
 8009574:	429a      	cmp	r2, r3
 8009576:	d3d3      	bcc.n	8009520 <IntToUnicode+0x18>
  }
}
 8009578:	bf00      	nop
 800957a:	bf00      	nop
 800957c:	371c      	adds	r7, #28
 800957e:	46bd      	mov	sp, r7
 8009580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009584:	4770      	bx	lr
	...

08009588 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8009588:	b580      	push	{r7, lr}
 800958a:	b0aa      	sub	sp, #168	@ 0xa8
 800958c:	af00      	add	r7, sp, #0
 800958e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009590:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8009594:	2200      	movs	r2, #0
 8009596:	601a      	str	r2, [r3, #0]
 8009598:	605a      	str	r2, [r3, #4]
 800959a:	609a      	str	r2, [r3, #8]
 800959c:	60da      	str	r2, [r3, #12]
 800959e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80095a0:	f107 0314 	add.w	r3, r7, #20
 80095a4:	2280      	movs	r2, #128	@ 0x80
 80095a6:	2100      	movs	r1, #0
 80095a8:	4618      	mov	r0, r3
 80095aa:	f000 fc1d 	bl	8009de8 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	681b      	ldr	r3, [r3, #0]
 80095b2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80095b6:	d151      	bne.n	800965c <HAL_PCD_MspInit+0xd4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 80095b8:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80095bc:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 80095be:	2300      	movs	r3, #0
 80095c0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80095c4:	f107 0314 	add.w	r3, r7, #20
 80095c8:	4618      	mov	r0, r3
 80095ca:	f7fa fa43 	bl	8003a54 <HAL_RCCEx_PeriphCLKConfig>
 80095ce:	4603      	mov	r3, r0
 80095d0:	2b00      	cmp	r3, #0
 80095d2:	d001      	beq.n	80095d8 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 80095d4:	f7f7 fcfa 	bl	8000fcc <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80095d8:	4b22      	ldr	r3, [pc, #136]	@ (8009664 <HAL_PCD_MspInit+0xdc>)
 80095da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80095dc:	4a21      	ldr	r2, [pc, #132]	@ (8009664 <HAL_PCD_MspInit+0xdc>)
 80095de:	f043 0301 	orr.w	r3, r3, #1
 80095e2:	6313      	str	r3, [r2, #48]	@ 0x30
 80095e4:	4b1f      	ldr	r3, [pc, #124]	@ (8009664 <HAL_PCD_MspInit+0xdc>)
 80095e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80095e8:	f003 0301 	and.w	r3, r3, #1
 80095ec:	613b      	str	r3, [r7, #16]
 80095ee:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80095f0:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80095f4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80095f8:	2302      	movs	r3, #2
 80095fa:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80095fe:	2300      	movs	r3, #0
 8009600:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009604:	2303      	movs	r3, #3
 8009606:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800960a:	230a      	movs	r3, #10
 800960c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009610:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8009614:	4619      	mov	r1, r3
 8009616:	4814      	ldr	r0, [pc, #80]	@ (8009668 <HAL_PCD_MspInit+0xe0>)
 8009618:	f7f8 f890 	bl	800173c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800961c:	4b11      	ldr	r3, [pc, #68]	@ (8009664 <HAL_PCD_MspInit+0xdc>)
 800961e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009620:	4a10      	ldr	r2, [pc, #64]	@ (8009664 <HAL_PCD_MspInit+0xdc>)
 8009622:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009626:	6353      	str	r3, [r2, #52]	@ 0x34
 8009628:	4b0e      	ldr	r3, [pc, #56]	@ (8009664 <HAL_PCD_MspInit+0xdc>)
 800962a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800962c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009630:	60fb      	str	r3, [r7, #12]
 8009632:	68fb      	ldr	r3, [r7, #12]
 8009634:	4b0b      	ldr	r3, [pc, #44]	@ (8009664 <HAL_PCD_MspInit+0xdc>)
 8009636:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009638:	4a0a      	ldr	r2, [pc, #40]	@ (8009664 <HAL_PCD_MspInit+0xdc>)
 800963a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800963e:	6453      	str	r3, [r2, #68]	@ 0x44
 8009640:	4b08      	ldr	r3, [pc, #32]	@ (8009664 <HAL_PCD_MspInit+0xdc>)
 8009642:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009644:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009648:	60bb      	str	r3, [r7, #8]
 800964a:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800964c:	2200      	movs	r2, #0
 800964e:	2100      	movs	r1, #0
 8009650:	2043      	movs	r0, #67	@ 0x43
 8009652:	f7f8 f83c 	bl	80016ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8009656:	2043      	movs	r0, #67	@ 0x43
 8009658:	f7f8 f855 	bl	8001706 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800965c:	bf00      	nop
 800965e:	37a8      	adds	r7, #168	@ 0xa8
 8009660:	46bd      	mov	sp, r7
 8009662:	bd80      	pop	{r7, pc}
 8009664:	40023800 	.word	0x40023800
 8009668:	40020000 	.word	0x40020000

0800966c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800966c:	b580      	push	{r7, lr}
 800966e:	b082      	sub	sp, #8
 8009670:	af00      	add	r7, sp, #0
 8009672:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	f8d3 24dc 	ldr.w	r2, [r3, #1244]	@ 0x4dc
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8009680:	4619      	mov	r1, r3
 8009682:	4610      	mov	r0, r2
 8009684:	f7fe fa9b 	bl	8007bbe <USBD_LL_SetupStage>
}
 8009688:	bf00      	nop
 800968a:	3708      	adds	r7, #8
 800968c:	46bd      	mov	sp, r7
 800968e:	bd80      	pop	{r7, pc}

08009690 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009690:	b580      	push	{r7, lr}
 8009692:	b082      	sub	sp, #8
 8009694:	af00      	add	r7, sp, #0
 8009696:	6078      	str	r0, [r7, #4]
 8009698:	460b      	mov	r3, r1
 800969a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	f8d3 04dc 	ldr.w	r0, [r3, #1244]	@ 0x4dc
 80096a2:	78fa      	ldrb	r2, [r7, #3]
 80096a4:	6879      	ldr	r1, [r7, #4]
 80096a6:	4613      	mov	r3, r2
 80096a8:	00db      	lsls	r3, r3, #3
 80096aa:	4413      	add	r3, r2
 80096ac:	009b      	lsls	r3, r3, #2
 80096ae:	440b      	add	r3, r1
 80096b0:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80096b4:	681a      	ldr	r2, [r3, #0]
 80096b6:	78fb      	ldrb	r3, [r7, #3]
 80096b8:	4619      	mov	r1, r3
 80096ba:	f7fe fad5 	bl	8007c68 <USBD_LL_DataOutStage>
}
 80096be:	bf00      	nop
 80096c0:	3708      	adds	r7, #8
 80096c2:	46bd      	mov	sp, r7
 80096c4:	bd80      	pop	{r7, pc}

080096c6 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80096c6:	b580      	push	{r7, lr}
 80096c8:	b082      	sub	sp, #8
 80096ca:	af00      	add	r7, sp, #0
 80096cc:	6078      	str	r0, [r7, #4]
 80096ce:	460b      	mov	r3, r1
 80096d0:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	f8d3 04dc 	ldr.w	r0, [r3, #1244]	@ 0x4dc
 80096d8:	78fa      	ldrb	r2, [r7, #3]
 80096da:	6879      	ldr	r1, [r7, #4]
 80096dc:	4613      	mov	r3, r2
 80096de:	00db      	lsls	r3, r3, #3
 80096e0:	4413      	add	r3, r2
 80096e2:	009b      	lsls	r3, r3, #2
 80096e4:	440b      	add	r3, r1
 80096e6:	3320      	adds	r3, #32
 80096e8:	681a      	ldr	r2, [r3, #0]
 80096ea:	78fb      	ldrb	r3, [r7, #3]
 80096ec:	4619      	mov	r1, r3
 80096ee:	f7fe fb77 	bl	8007de0 <USBD_LL_DataInStage>
}
 80096f2:	bf00      	nop
 80096f4:	3708      	adds	r7, #8
 80096f6:	46bd      	mov	sp, r7
 80096f8:	bd80      	pop	{r7, pc}

080096fa <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80096fa:	b580      	push	{r7, lr}
 80096fc:	b082      	sub	sp, #8
 80096fe:	af00      	add	r7, sp, #0
 8009700:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 8009708:	4618      	mov	r0, r3
 800970a:	f7fe fcbb 	bl	8008084 <USBD_LL_SOF>
}
 800970e:	bf00      	nop
 8009710:	3708      	adds	r7, #8
 8009712:	46bd      	mov	sp, r7
 8009714:	bd80      	pop	{r7, pc}

08009716 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009716:	b580      	push	{r7, lr}
 8009718:	b084      	sub	sp, #16
 800971a:	af00      	add	r7, sp, #0
 800971c:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800971e:	2301      	movs	r3, #1
 8009720:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	79db      	ldrb	r3, [r3, #7]
 8009726:	2b00      	cmp	r3, #0
 8009728:	d102      	bne.n	8009730 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800972a:	2300      	movs	r3, #0
 800972c:	73fb      	strb	r3, [r7, #15]
 800972e:	e008      	b.n	8009742 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	79db      	ldrb	r3, [r3, #7]
 8009734:	2b02      	cmp	r3, #2
 8009736:	d102      	bne.n	800973e <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8009738:	2301      	movs	r3, #1
 800973a:	73fb      	strb	r3, [r7, #15]
 800973c:	e001      	b.n	8009742 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800973e:	f7f7 fc45 	bl	8000fcc <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 8009748:	7bfa      	ldrb	r2, [r7, #15]
 800974a:	4611      	mov	r1, r2
 800974c:	4618      	mov	r0, r3
 800974e:	f7fe fc55 	bl	8007ffc <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 8009758:	4618      	mov	r0, r3
 800975a:	f7fe fbfc 	bl	8007f56 <USBD_LL_Reset>
}
 800975e:	bf00      	nop
 8009760:	3710      	adds	r7, #16
 8009762:	46bd      	mov	sp, r7
 8009764:	bd80      	pop	{r7, pc}
	...

08009768 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009768:	b580      	push	{r7, lr}
 800976a:	b082      	sub	sp, #8
 800976c:	af00      	add	r7, sp, #0
 800976e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 8009776:	4618      	mov	r0, r3
 8009778:	f7fe fc50 	bl	800801c <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	681b      	ldr	r3, [r3, #0]
 8009780:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009784:	681b      	ldr	r3, [r3, #0]
 8009786:	687a      	ldr	r2, [r7, #4]
 8009788:	6812      	ldr	r2, [r2, #0]
 800978a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800978e:	f043 0301 	orr.w	r3, r3, #1
 8009792:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	7adb      	ldrb	r3, [r3, #11]
 8009798:	2b00      	cmp	r3, #0
 800979a:	d005      	beq.n	80097a8 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800979c:	4b04      	ldr	r3, [pc, #16]	@ (80097b0 <HAL_PCD_SuspendCallback+0x48>)
 800979e:	691b      	ldr	r3, [r3, #16]
 80097a0:	4a03      	ldr	r2, [pc, #12]	@ (80097b0 <HAL_PCD_SuspendCallback+0x48>)
 80097a2:	f043 0306 	orr.w	r3, r3, #6
 80097a6:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 80097a8:	bf00      	nop
 80097aa:	3708      	adds	r7, #8
 80097ac:	46bd      	mov	sp, r7
 80097ae:	bd80      	pop	{r7, pc}
 80097b0:	e000ed00 	.word	0xe000ed00

080097b4 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80097b4:	b580      	push	{r7, lr}
 80097b6:	b082      	sub	sp, #8
 80097b8:	af00      	add	r7, sp, #0
 80097ba:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 80097c2:	4618      	mov	r0, r3
 80097c4:	f7fe fc46 	bl	8008054 <USBD_LL_Resume>
}
 80097c8:	bf00      	nop
 80097ca:	3708      	adds	r7, #8
 80097cc:	46bd      	mov	sp, r7
 80097ce:	bd80      	pop	{r7, pc}

080097d0 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80097d0:	b580      	push	{r7, lr}
 80097d2:	b082      	sub	sp, #8
 80097d4:	af00      	add	r7, sp, #0
 80097d6:	6078      	str	r0, [r7, #4]
 80097d8:	460b      	mov	r3, r1
 80097da:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 80097e2:	78fa      	ldrb	r2, [r7, #3]
 80097e4:	4611      	mov	r1, r2
 80097e6:	4618      	mov	r0, r3
 80097e8:	f7fe fc9e 	bl	8008128 <USBD_LL_IsoOUTIncomplete>
}
 80097ec:	bf00      	nop
 80097ee:	3708      	adds	r7, #8
 80097f0:	46bd      	mov	sp, r7
 80097f2:	bd80      	pop	{r7, pc}

080097f4 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80097f4:	b580      	push	{r7, lr}
 80097f6:	b082      	sub	sp, #8
 80097f8:	af00      	add	r7, sp, #0
 80097fa:	6078      	str	r0, [r7, #4]
 80097fc:	460b      	mov	r3, r1
 80097fe:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 8009806:	78fa      	ldrb	r2, [r7, #3]
 8009808:	4611      	mov	r1, r2
 800980a:	4618      	mov	r0, r3
 800980c:	f7fe fc5a 	bl	80080c4 <USBD_LL_IsoINIncomplete>
}
 8009810:	bf00      	nop
 8009812:	3708      	adds	r7, #8
 8009814:	46bd      	mov	sp, r7
 8009816:	bd80      	pop	{r7, pc}

08009818 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009818:	b580      	push	{r7, lr}
 800981a:	b082      	sub	sp, #8
 800981c:	af00      	add	r7, sp, #0
 800981e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 8009826:	4618      	mov	r0, r3
 8009828:	f7fe fcb0 	bl	800818c <USBD_LL_DevConnected>
}
 800982c:	bf00      	nop
 800982e:	3708      	adds	r7, #8
 8009830:	46bd      	mov	sp, r7
 8009832:	bd80      	pop	{r7, pc}

08009834 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009834:	b580      	push	{r7, lr}
 8009836:	b082      	sub	sp, #8
 8009838:	af00      	add	r7, sp, #0
 800983a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 8009842:	4618      	mov	r0, r3
 8009844:	f7fe fcad 	bl	80081a2 <USBD_LL_DevDisconnected>
}
 8009848:	bf00      	nop
 800984a:	3708      	adds	r7, #8
 800984c:	46bd      	mov	sp, r7
 800984e:	bd80      	pop	{r7, pc}

08009850 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8009850:	b580      	push	{r7, lr}
 8009852:	b082      	sub	sp, #8
 8009854:	af00      	add	r7, sp, #0
 8009856:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	781b      	ldrb	r3, [r3, #0]
 800985c:	2b00      	cmp	r3, #0
 800985e:	d13f      	bne.n	80098e0 <USBD_LL_Init+0x90>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8009860:	4a22      	ldr	r2, [pc, #136]	@ (80098ec <USBD_LL_Init+0x9c>)
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	f8c2 34dc 	str.w	r3, [r2, #1244]	@ 0x4dc
  pdev->pData = &hpcd_USB_OTG_FS;
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	4a20      	ldr	r2, [pc, #128]	@ (80098ec <USBD_LL_Init+0x9c>)
 800986c:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8009870:	4b1e      	ldr	r3, [pc, #120]	@ (80098ec <USBD_LL_Init+0x9c>)
 8009872:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8009876:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8009878:	4b1c      	ldr	r3, [pc, #112]	@ (80098ec <USBD_LL_Init+0x9c>)
 800987a:	2206      	movs	r2, #6
 800987c:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800987e:	4b1b      	ldr	r3, [pc, #108]	@ (80098ec <USBD_LL_Init+0x9c>)
 8009880:	2202      	movs	r2, #2
 8009882:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8009884:	4b19      	ldr	r3, [pc, #100]	@ (80098ec <USBD_LL_Init+0x9c>)
 8009886:	2200      	movs	r2, #0
 8009888:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800988a:	4b18      	ldr	r3, [pc, #96]	@ (80098ec <USBD_LL_Init+0x9c>)
 800988c:	2202      	movs	r2, #2
 800988e:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8009890:	4b16      	ldr	r3, [pc, #88]	@ (80098ec <USBD_LL_Init+0x9c>)
 8009892:	2200      	movs	r2, #0
 8009894:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8009896:	4b15      	ldr	r3, [pc, #84]	@ (80098ec <USBD_LL_Init+0x9c>)
 8009898:	2200      	movs	r2, #0
 800989a:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800989c:	4b13      	ldr	r3, [pc, #76]	@ (80098ec <USBD_LL_Init+0x9c>)
 800989e:	2200      	movs	r2, #0
 80098a0:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 80098a2:	4b12      	ldr	r3, [pc, #72]	@ (80098ec <USBD_LL_Init+0x9c>)
 80098a4:	2200      	movs	r2, #0
 80098a6:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 80098a8:	4b10      	ldr	r3, [pc, #64]	@ (80098ec <USBD_LL_Init+0x9c>)
 80098aa:	2200      	movs	r2, #0
 80098ac:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80098ae:	4b0f      	ldr	r3, [pc, #60]	@ (80098ec <USBD_LL_Init+0x9c>)
 80098b0:	2200      	movs	r2, #0
 80098b2:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80098b4:	480d      	ldr	r0, [pc, #52]	@ (80098ec <USBD_LL_Init+0x9c>)
 80098b6:	f7f8 f941 	bl	8001b3c <HAL_PCD_Init>
 80098ba:	4603      	mov	r3, r0
 80098bc:	2b00      	cmp	r3, #0
 80098be:	d001      	beq.n	80098c4 <USBD_LL_Init+0x74>
  {
    Error_Handler( );
 80098c0:	f7f7 fb84 	bl	8000fcc <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 80098c4:	2180      	movs	r1, #128	@ 0x80
 80098c6:	4809      	ldr	r0, [pc, #36]	@ (80098ec <USBD_LL_Init+0x9c>)
 80098c8:	f7f9 fb8f 	bl	8002fea <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 80098cc:	2240      	movs	r2, #64	@ 0x40
 80098ce:	2100      	movs	r1, #0
 80098d0:	4806      	ldr	r0, [pc, #24]	@ (80098ec <USBD_LL_Init+0x9c>)
 80098d2:	f7f9 fb43 	bl	8002f5c <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 80098d6:	2280      	movs	r2, #128	@ 0x80
 80098d8:	2101      	movs	r1, #1
 80098da:	4804      	ldr	r0, [pc, #16]	@ (80098ec <USBD_LL_Init+0x9c>)
 80098dc:	f7f9 fb3e 	bl	8002f5c <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 80098e0:	2300      	movs	r3, #0
}
 80098e2:	4618      	mov	r0, r3
 80098e4:	3708      	adds	r7, #8
 80098e6:	46bd      	mov	sp, r7
 80098e8:	bd80      	pop	{r7, pc}
 80098ea:	bf00      	nop
 80098ec:	20001818 	.word	0x20001818

080098f0 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 80098f0:	b580      	push	{r7, lr}
 80098f2:	b084      	sub	sp, #16
 80098f4:	af00      	add	r7, sp, #0
 80098f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80098f8:	2300      	movs	r3, #0
 80098fa:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80098fc:	2300      	movs	r3, #0
 80098fe:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009906:	4618      	mov	r0, r3
 8009908:	f7f8 fa2e 	bl	8001d68 <HAL_PCD_Start>
 800990c:	4603      	mov	r3, r0
 800990e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009910:	7bfb      	ldrb	r3, [r7, #15]
 8009912:	4618      	mov	r0, r3
 8009914:	f000 f97e 	bl	8009c14 <USBD_Get_USB_Status>
 8009918:	4603      	mov	r3, r0
 800991a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800991c:	7bbb      	ldrb	r3, [r7, #14]
}
 800991e:	4618      	mov	r0, r3
 8009920:	3710      	adds	r7, #16
 8009922:	46bd      	mov	sp, r7
 8009924:	bd80      	pop	{r7, pc}

08009926 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8009926:	b580      	push	{r7, lr}
 8009928:	b084      	sub	sp, #16
 800992a:	af00      	add	r7, sp, #0
 800992c:	6078      	str	r0, [r7, #4]
 800992e:	4608      	mov	r0, r1
 8009930:	4611      	mov	r1, r2
 8009932:	461a      	mov	r2, r3
 8009934:	4603      	mov	r3, r0
 8009936:	70fb      	strb	r3, [r7, #3]
 8009938:	460b      	mov	r3, r1
 800993a:	70bb      	strb	r3, [r7, #2]
 800993c:	4613      	mov	r3, r2
 800993e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009940:	2300      	movs	r3, #0
 8009942:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009944:	2300      	movs	r3, #0
 8009946:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800994e:	78bb      	ldrb	r3, [r7, #2]
 8009950:	883a      	ldrh	r2, [r7, #0]
 8009952:	78f9      	ldrb	r1, [r7, #3]
 8009954:	f7f8 ff1c 	bl	8002790 <HAL_PCD_EP_Open>
 8009958:	4603      	mov	r3, r0
 800995a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800995c:	7bfb      	ldrb	r3, [r7, #15]
 800995e:	4618      	mov	r0, r3
 8009960:	f000 f958 	bl	8009c14 <USBD_Get_USB_Status>
 8009964:	4603      	mov	r3, r0
 8009966:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009968:	7bbb      	ldrb	r3, [r7, #14]
}
 800996a:	4618      	mov	r0, r3
 800996c:	3710      	adds	r7, #16
 800996e:	46bd      	mov	sp, r7
 8009970:	bd80      	pop	{r7, pc}

08009972 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009972:	b580      	push	{r7, lr}
 8009974:	b084      	sub	sp, #16
 8009976:	af00      	add	r7, sp, #0
 8009978:	6078      	str	r0, [r7, #4]
 800997a:	460b      	mov	r3, r1
 800997c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800997e:	2300      	movs	r3, #0
 8009980:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009982:	2300      	movs	r3, #0
 8009984:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800998c:	78fa      	ldrb	r2, [r7, #3]
 800998e:	4611      	mov	r1, r2
 8009990:	4618      	mov	r0, r3
 8009992:	f7f8 ff67 	bl	8002864 <HAL_PCD_EP_Close>
 8009996:	4603      	mov	r3, r0
 8009998:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800999a:	7bfb      	ldrb	r3, [r7, #15]
 800999c:	4618      	mov	r0, r3
 800999e:	f000 f939 	bl	8009c14 <USBD_Get_USB_Status>
 80099a2:	4603      	mov	r3, r0
 80099a4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80099a6:	7bbb      	ldrb	r3, [r7, #14]
}
 80099a8:	4618      	mov	r0, r3
 80099aa:	3710      	adds	r7, #16
 80099ac:	46bd      	mov	sp, r7
 80099ae:	bd80      	pop	{r7, pc}

080099b0 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80099b0:	b580      	push	{r7, lr}
 80099b2:	b084      	sub	sp, #16
 80099b4:	af00      	add	r7, sp, #0
 80099b6:	6078      	str	r0, [r7, #4]
 80099b8:	460b      	mov	r3, r1
 80099ba:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80099bc:	2300      	movs	r3, #0
 80099be:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80099c0:	2300      	movs	r3, #0
 80099c2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80099ca:	78fa      	ldrb	r2, [r7, #3]
 80099cc:	4611      	mov	r1, r2
 80099ce:	4618      	mov	r0, r3
 80099d0:	f7f9 f81f 	bl	8002a12 <HAL_PCD_EP_SetStall>
 80099d4:	4603      	mov	r3, r0
 80099d6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80099d8:	7bfb      	ldrb	r3, [r7, #15]
 80099da:	4618      	mov	r0, r3
 80099dc:	f000 f91a 	bl	8009c14 <USBD_Get_USB_Status>
 80099e0:	4603      	mov	r3, r0
 80099e2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80099e4:	7bbb      	ldrb	r3, [r7, #14]
}
 80099e6:	4618      	mov	r0, r3
 80099e8:	3710      	adds	r7, #16
 80099ea:	46bd      	mov	sp, r7
 80099ec:	bd80      	pop	{r7, pc}

080099ee <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80099ee:	b580      	push	{r7, lr}
 80099f0:	b084      	sub	sp, #16
 80099f2:	af00      	add	r7, sp, #0
 80099f4:	6078      	str	r0, [r7, #4]
 80099f6:	460b      	mov	r3, r1
 80099f8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80099fa:	2300      	movs	r3, #0
 80099fc:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80099fe:	2300      	movs	r3, #0
 8009a00:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009a08:	78fa      	ldrb	r2, [r7, #3]
 8009a0a:	4611      	mov	r1, r2
 8009a0c:	4618      	mov	r0, r3
 8009a0e:	f7f9 f863 	bl	8002ad8 <HAL_PCD_EP_ClrStall>
 8009a12:	4603      	mov	r3, r0
 8009a14:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009a16:	7bfb      	ldrb	r3, [r7, #15]
 8009a18:	4618      	mov	r0, r3
 8009a1a:	f000 f8fb 	bl	8009c14 <USBD_Get_USB_Status>
 8009a1e:	4603      	mov	r3, r0
 8009a20:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009a22:	7bbb      	ldrb	r3, [r7, #14]
}
 8009a24:	4618      	mov	r0, r3
 8009a26:	3710      	adds	r7, #16
 8009a28:	46bd      	mov	sp, r7
 8009a2a:	bd80      	pop	{r7, pc}

08009a2c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009a2c:	b480      	push	{r7}
 8009a2e:	b085      	sub	sp, #20
 8009a30:	af00      	add	r7, sp, #0
 8009a32:	6078      	str	r0, [r7, #4]
 8009a34:	460b      	mov	r3, r1
 8009a36:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009a3e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8009a40:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009a44:	2b00      	cmp	r3, #0
 8009a46:	da0b      	bge.n	8009a60 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8009a48:	78fb      	ldrb	r3, [r7, #3]
 8009a4a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009a4e:	68f9      	ldr	r1, [r7, #12]
 8009a50:	4613      	mov	r3, r2
 8009a52:	00db      	lsls	r3, r3, #3
 8009a54:	4413      	add	r3, r2
 8009a56:	009b      	lsls	r3, r3, #2
 8009a58:	440b      	add	r3, r1
 8009a5a:	3316      	adds	r3, #22
 8009a5c:	781b      	ldrb	r3, [r3, #0]
 8009a5e:	e00b      	b.n	8009a78 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8009a60:	78fb      	ldrb	r3, [r7, #3]
 8009a62:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009a66:	68f9      	ldr	r1, [r7, #12]
 8009a68:	4613      	mov	r3, r2
 8009a6a:	00db      	lsls	r3, r3, #3
 8009a6c:	4413      	add	r3, r2
 8009a6e:	009b      	lsls	r3, r3, #2
 8009a70:	440b      	add	r3, r1
 8009a72:	f203 2356 	addw	r3, r3, #598	@ 0x256
 8009a76:	781b      	ldrb	r3, [r3, #0]
  }
}
 8009a78:	4618      	mov	r0, r3
 8009a7a:	3714      	adds	r7, #20
 8009a7c:	46bd      	mov	sp, r7
 8009a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a82:	4770      	bx	lr

08009a84 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8009a84:	b580      	push	{r7, lr}
 8009a86:	b084      	sub	sp, #16
 8009a88:	af00      	add	r7, sp, #0
 8009a8a:	6078      	str	r0, [r7, #4]
 8009a8c:	460b      	mov	r3, r1
 8009a8e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009a90:	2300      	movs	r3, #0
 8009a92:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009a94:	2300      	movs	r3, #0
 8009a96:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009a9e:	78fa      	ldrb	r2, [r7, #3]
 8009aa0:	4611      	mov	r1, r2
 8009aa2:	4618      	mov	r0, r3
 8009aa4:	f7f8 fe50 	bl	8002748 <HAL_PCD_SetAddress>
 8009aa8:	4603      	mov	r3, r0
 8009aaa:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009aac:	7bfb      	ldrb	r3, [r7, #15]
 8009aae:	4618      	mov	r0, r3
 8009ab0:	f000 f8b0 	bl	8009c14 <USBD_Get_USB_Status>
 8009ab4:	4603      	mov	r3, r0
 8009ab6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009ab8:	7bbb      	ldrb	r3, [r7, #14]
}
 8009aba:	4618      	mov	r0, r3
 8009abc:	3710      	adds	r7, #16
 8009abe:	46bd      	mov	sp, r7
 8009ac0:	bd80      	pop	{r7, pc}

08009ac2 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8009ac2:	b580      	push	{r7, lr}
 8009ac4:	b086      	sub	sp, #24
 8009ac6:	af00      	add	r7, sp, #0
 8009ac8:	60f8      	str	r0, [r7, #12]
 8009aca:	607a      	str	r2, [r7, #4]
 8009acc:	603b      	str	r3, [r7, #0]
 8009ace:	460b      	mov	r3, r1
 8009ad0:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009ad2:	2300      	movs	r3, #0
 8009ad4:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009ad6:	2300      	movs	r3, #0
 8009ad8:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8009ada:	68fb      	ldr	r3, [r7, #12]
 8009adc:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8009ae0:	7af9      	ldrb	r1, [r7, #11]
 8009ae2:	683b      	ldr	r3, [r7, #0]
 8009ae4:	687a      	ldr	r2, [r7, #4]
 8009ae6:	f7f8 ff5a 	bl	800299e <HAL_PCD_EP_Transmit>
 8009aea:	4603      	mov	r3, r0
 8009aec:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009aee:	7dfb      	ldrb	r3, [r7, #23]
 8009af0:	4618      	mov	r0, r3
 8009af2:	f000 f88f 	bl	8009c14 <USBD_Get_USB_Status>
 8009af6:	4603      	mov	r3, r0
 8009af8:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8009afa:	7dbb      	ldrb	r3, [r7, #22]
}
 8009afc:	4618      	mov	r0, r3
 8009afe:	3718      	adds	r7, #24
 8009b00:	46bd      	mov	sp, r7
 8009b02:	bd80      	pop	{r7, pc}

08009b04 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8009b04:	b580      	push	{r7, lr}
 8009b06:	b086      	sub	sp, #24
 8009b08:	af00      	add	r7, sp, #0
 8009b0a:	60f8      	str	r0, [r7, #12]
 8009b0c:	607a      	str	r2, [r7, #4]
 8009b0e:	603b      	str	r3, [r7, #0]
 8009b10:	460b      	mov	r3, r1
 8009b12:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009b14:	2300      	movs	r3, #0
 8009b16:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009b18:	2300      	movs	r3, #0
 8009b1a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8009b1c:	68fb      	ldr	r3, [r7, #12]
 8009b1e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8009b22:	7af9      	ldrb	r1, [r7, #11]
 8009b24:	683b      	ldr	r3, [r7, #0]
 8009b26:	687a      	ldr	r2, [r7, #4]
 8009b28:	f7f8 fee6 	bl	80028f8 <HAL_PCD_EP_Receive>
 8009b2c:	4603      	mov	r3, r0
 8009b2e:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009b30:	7dfb      	ldrb	r3, [r7, #23]
 8009b32:	4618      	mov	r0, r3
 8009b34:	f000 f86e 	bl	8009c14 <USBD_Get_USB_Status>
 8009b38:	4603      	mov	r3, r0
 8009b3a:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8009b3c:	7dbb      	ldrb	r3, [r7, #22]
}
 8009b3e:	4618      	mov	r0, r3
 8009b40:	3718      	adds	r7, #24
 8009b42:	46bd      	mov	sp, r7
 8009b44:	bd80      	pop	{r7, pc}

08009b46 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009b46:	b580      	push	{r7, lr}
 8009b48:	b082      	sub	sp, #8
 8009b4a:	af00      	add	r7, sp, #0
 8009b4c:	6078      	str	r0, [r7, #4]
 8009b4e:	460b      	mov	r3, r1
 8009b50:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009b58:	78fa      	ldrb	r2, [r7, #3]
 8009b5a:	4611      	mov	r1, r2
 8009b5c:	4618      	mov	r0, r3
 8009b5e:	f7f8 ff06 	bl	800296e <HAL_PCD_EP_GetRxCount>
 8009b62:	4603      	mov	r3, r0
}
 8009b64:	4618      	mov	r0, r3
 8009b66:	3708      	adds	r7, #8
 8009b68:	46bd      	mov	sp, r7
 8009b6a:	bd80      	pop	{r7, pc}

08009b6c <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8009b6c:	b580      	push	{r7, lr}
 8009b6e:	b082      	sub	sp, #8
 8009b70:	af00      	add	r7, sp, #0
 8009b72:	6078      	str	r0, [r7, #4]
 8009b74:	460b      	mov	r3, r1
 8009b76:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 8009b78:	78fb      	ldrb	r3, [r7, #3]
 8009b7a:	2b00      	cmp	r3, #0
 8009b7c:	d002      	beq.n	8009b84 <HAL_PCDEx_LPM_Callback+0x18>
 8009b7e:	2b01      	cmp	r3, #1
 8009b80:	d01f      	beq.n	8009bc2 <HAL_PCDEx_LPM_Callback+0x56>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 8009b82:	e03b      	b.n	8009bfc <HAL_PCDEx_LPM_Callback+0x90>
    if (hpcd->Init.low_power_enable)
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	7adb      	ldrb	r3, [r3, #11]
 8009b88:	2b00      	cmp	r3, #0
 8009b8a:	d007      	beq.n	8009b9c <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 8009b8c:	f000 f83c 	bl	8009c08 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8009b90:	4b1c      	ldr	r3, [pc, #112]	@ (8009c04 <HAL_PCDEx_LPM_Callback+0x98>)
 8009b92:	691b      	ldr	r3, [r3, #16]
 8009b94:	4a1b      	ldr	r2, [pc, #108]	@ (8009c04 <HAL_PCDEx_LPM_Callback+0x98>)
 8009b96:	f023 0306 	bic.w	r3, r3, #6
 8009b9a:	6113      	str	r3, [r2, #16]
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	681b      	ldr	r3, [r3, #0]
 8009ba0:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009ba4:	681b      	ldr	r3, [r3, #0]
 8009ba6:	687a      	ldr	r2, [r7, #4]
 8009ba8:	6812      	ldr	r2, [r2, #0]
 8009baa:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8009bae:	f023 0301 	bic.w	r3, r3, #1
 8009bb2:	6013      	str	r3, [r2, #0]
    USBD_LL_Resume(hpcd->pData);
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 8009bba:	4618      	mov	r0, r3
 8009bbc:	f7fe fa4a 	bl	8008054 <USBD_LL_Resume>
    break;
 8009bc0:	e01c      	b.n	8009bfc <HAL_PCDEx_LPM_Callback+0x90>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	681b      	ldr	r3, [r3, #0]
 8009bc6:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009bca:	681b      	ldr	r3, [r3, #0]
 8009bcc:	687a      	ldr	r2, [r7, #4]
 8009bce:	6812      	ldr	r2, [r2, #0]
 8009bd0:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8009bd4:	f043 0301 	orr.w	r3, r3, #1
 8009bd8:	6013      	str	r3, [r2, #0]
    USBD_LL_Suspend(hpcd->pData);
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 8009be0:	4618      	mov	r0, r3
 8009be2:	f7fe fa1b 	bl	800801c <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	7adb      	ldrb	r3, [r3, #11]
 8009bea:	2b00      	cmp	r3, #0
 8009bec:	d005      	beq.n	8009bfa <HAL_PCDEx_LPM_Callback+0x8e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8009bee:	4b05      	ldr	r3, [pc, #20]	@ (8009c04 <HAL_PCDEx_LPM_Callback+0x98>)
 8009bf0:	691b      	ldr	r3, [r3, #16]
 8009bf2:	4a04      	ldr	r2, [pc, #16]	@ (8009c04 <HAL_PCDEx_LPM_Callback+0x98>)
 8009bf4:	f043 0306 	orr.w	r3, r3, #6
 8009bf8:	6113      	str	r3, [r2, #16]
    break;
 8009bfa:	bf00      	nop
}
 8009bfc:	bf00      	nop
 8009bfe:	3708      	adds	r7, #8
 8009c00:	46bd      	mov	sp, r7
 8009c02:	bd80      	pop	{r7, pc}
 8009c04:	e000ed00 	.word	0xe000ed00

08009c08 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 8009c08:	b580      	push	{r7, lr}
 8009c0a:	af00      	add	r7, sp, #0
  SystemClock_Config();
 8009c0c:	f7f6 ff5a 	bl	8000ac4 <SystemClock_Config>
}
 8009c10:	bf00      	nop
 8009c12:	bd80      	pop	{r7, pc}

08009c14 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8009c14:	b480      	push	{r7}
 8009c16:	b085      	sub	sp, #20
 8009c18:	af00      	add	r7, sp, #0
 8009c1a:	4603      	mov	r3, r0
 8009c1c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009c1e:	2300      	movs	r3, #0
 8009c20:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8009c22:	79fb      	ldrb	r3, [r7, #7]
 8009c24:	2b03      	cmp	r3, #3
 8009c26:	d817      	bhi.n	8009c58 <USBD_Get_USB_Status+0x44>
 8009c28:	a201      	add	r2, pc, #4	@ (adr r2, 8009c30 <USBD_Get_USB_Status+0x1c>)
 8009c2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c2e:	bf00      	nop
 8009c30:	08009c41 	.word	0x08009c41
 8009c34:	08009c47 	.word	0x08009c47
 8009c38:	08009c4d 	.word	0x08009c4d
 8009c3c:	08009c53 	.word	0x08009c53
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8009c40:	2300      	movs	r3, #0
 8009c42:	73fb      	strb	r3, [r7, #15]
    break;
 8009c44:	e00b      	b.n	8009c5e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8009c46:	2303      	movs	r3, #3
 8009c48:	73fb      	strb	r3, [r7, #15]
    break;
 8009c4a:	e008      	b.n	8009c5e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8009c4c:	2301      	movs	r3, #1
 8009c4e:	73fb      	strb	r3, [r7, #15]
    break;
 8009c50:	e005      	b.n	8009c5e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8009c52:	2303      	movs	r3, #3
 8009c54:	73fb      	strb	r3, [r7, #15]
    break;
 8009c56:	e002      	b.n	8009c5e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8009c58:	2303      	movs	r3, #3
 8009c5a:	73fb      	strb	r3, [r7, #15]
    break;
 8009c5c:	bf00      	nop
  }
  return usb_status;
 8009c5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009c60:	4618      	mov	r0, r3
 8009c62:	3714      	adds	r7, #20
 8009c64:	46bd      	mov	sp, r7
 8009c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c6a:	4770      	bx	lr

08009c6c <malloc>:
 8009c6c:	4b02      	ldr	r3, [pc, #8]	@ (8009c78 <malloc+0xc>)
 8009c6e:	4601      	mov	r1, r0
 8009c70:	6818      	ldr	r0, [r3, #0]
 8009c72:	f000 b82d 	b.w	8009cd0 <_malloc_r>
 8009c76:	bf00      	nop
 8009c78:	20000120 	.word	0x20000120

08009c7c <free>:
 8009c7c:	4b02      	ldr	r3, [pc, #8]	@ (8009c88 <free+0xc>)
 8009c7e:	4601      	mov	r1, r0
 8009c80:	6818      	ldr	r0, [r3, #0]
 8009c82:	f000 b8f5 	b.w	8009e70 <_free_r>
 8009c86:	bf00      	nop
 8009c88:	20000120 	.word	0x20000120

08009c8c <sbrk_aligned>:
 8009c8c:	b570      	push	{r4, r5, r6, lr}
 8009c8e:	4e0f      	ldr	r6, [pc, #60]	@ (8009ccc <sbrk_aligned+0x40>)
 8009c90:	460c      	mov	r4, r1
 8009c92:	6831      	ldr	r1, [r6, #0]
 8009c94:	4605      	mov	r5, r0
 8009c96:	b911      	cbnz	r1, 8009c9e <sbrk_aligned+0x12>
 8009c98:	f000 f8ae 	bl	8009df8 <_sbrk_r>
 8009c9c:	6030      	str	r0, [r6, #0]
 8009c9e:	4621      	mov	r1, r4
 8009ca0:	4628      	mov	r0, r5
 8009ca2:	f000 f8a9 	bl	8009df8 <_sbrk_r>
 8009ca6:	1c43      	adds	r3, r0, #1
 8009ca8:	d103      	bne.n	8009cb2 <sbrk_aligned+0x26>
 8009caa:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8009cae:	4620      	mov	r0, r4
 8009cb0:	bd70      	pop	{r4, r5, r6, pc}
 8009cb2:	1cc4      	adds	r4, r0, #3
 8009cb4:	f024 0403 	bic.w	r4, r4, #3
 8009cb8:	42a0      	cmp	r0, r4
 8009cba:	d0f8      	beq.n	8009cae <sbrk_aligned+0x22>
 8009cbc:	1a21      	subs	r1, r4, r0
 8009cbe:	4628      	mov	r0, r5
 8009cc0:	f000 f89a 	bl	8009df8 <_sbrk_r>
 8009cc4:	3001      	adds	r0, #1
 8009cc6:	d1f2      	bne.n	8009cae <sbrk_aligned+0x22>
 8009cc8:	e7ef      	b.n	8009caa <sbrk_aligned+0x1e>
 8009cca:	bf00      	nop
 8009ccc:	20001cf8 	.word	0x20001cf8

08009cd0 <_malloc_r>:
 8009cd0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009cd4:	1ccd      	adds	r5, r1, #3
 8009cd6:	f025 0503 	bic.w	r5, r5, #3
 8009cda:	3508      	adds	r5, #8
 8009cdc:	2d0c      	cmp	r5, #12
 8009cde:	bf38      	it	cc
 8009ce0:	250c      	movcc	r5, #12
 8009ce2:	2d00      	cmp	r5, #0
 8009ce4:	4606      	mov	r6, r0
 8009ce6:	db01      	blt.n	8009cec <_malloc_r+0x1c>
 8009ce8:	42a9      	cmp	r1, r5
 8009cea:	d904      	bls.n	8009cf6 <_malloc_r+0x26>
 8009cec:	230c      	movs	r3, #12
 8009cee:	6033      	str	r3, [r6, #0]
 8009cf0:	2000      	movs	r0, #0
 8009cf2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009cf6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009dcc <_malloc_r+0xfc>
 8009cfa:	f000 f869 	bl	8009dd0 <__malloc_lock>
 8009cfe:	f8d8 3000 	ldr.w	r3, [r8]
 8009d02:	461c      	mov	r4, r3
 8009d04:	bb44      	cbnz	r4, 8009d58 <_malloc_r+0x88>
 8009d06:	4629      	mov	r1, r5
 8009d08:	4630      	mov	r0, r6
 8009d0a:	f7ff ffbf 	bl	8009c8c <sbrk_aligned>
 8009d0e:	1c43      	adds	r3, r0, #1
 8009d10:	4604      	mov	r4, r0
 8009d12:	d158      	bne.n	8009dc6 <_malloc_r+0xf6>
 8009d14:	f8d8 4000 	ldr.w	r4, [r8]
 8009d18:	4627      	mov	r7, r4
 8009d1a:	2f00      	cmp	r7, #0
 8009d1c:	d143      	bne.n	8009da6 <_malloc_r+0xd6>
 8009d1e:	2c00      	cmp	r4, #0
 8009d20:	d04b      	beq.n	8009dba <_malloc_r+0xea>
 8009d22:	6823      	ldr	r3, [r4, #0]
 8009d24:	4639      	mov	r1, r7
 8009d26:	4630      	mov	r0, r6
 8009d28:	eb04 0903 	add.w	r9, r4, r3
 8009d2c:	f000 f864 	bl	8009df8 <_sbrk_r>
 8009d30:	4581      	cmp	r9, r0
 8009d32:	d142      	bne.n	8009dba <_malloc_r+0xea>
 8009d34:	6821      	ldr	r1, [r4, #0]
 8009d36:	1a6d      	subs	r5, r5, r1
 8009d38:	4629      	mov	r1, r5
 8009d3a:	4630      	mov	r0, r6
 8009d3c:	f7ff ffa6 	bl	8009c8c <sbrk_aligned>
 8009d40:	3001      	adds	r0, #1
 8009d42:	d03a      	beq.n	8009dba <_malloc_r+0xea>
 8009d44:	6823      	ldr	r3, [r4, #0]
 8009d46:	442b      	add	r3, r5
 8009d48:	6023      	str	r3, [r4, #0]
 8009d4a:	f8d8 3000 	ldr.w	r3, [r8]
 8009d4e:	685a      	ldr	r2, [r3, #4]
 8009d50:	bb62      	cbnz	r2, 8009dac <_malloc_r+0xdc>
 8009d52:	f8c8 7000 	str.w	r7, [r8]
 8009d56:	e00f      	b.n	8009d78 <_malloc_r+0xa8>
 8009d58:	6822      	ldr	r2, [r4, #0]
 8009d5a:	1b52      	subs	r2, r2, r5
 8009d5c:	d420      	bmi.n	8009da0 <_malloc_r+0xd0>
 8009d5e:	2a0b      	cmp	r2, #11
 8009d60:	d917      	bls.n	8009d92 <_malloc_r+0xc2>
 8009d62:	1961      	adds	r1, r4, r5
 8009d64:	42a3      	cmp	r3, r4
 8009d66:	6025      	str	r5, [r4, #0]
 8009d68:	bf18      	it	ne
 8009d6a:	6059      	strne	r1, [r3, #4]
 8009d6c:	6863      	ldr	r3, [r4, #4]
 8009d6e:	bf08      	it	eq
 8009d70:	f8c8 1000 	streq.w	r1, [r8]
 8009d74:	5162      	str	r2, [r4, r5]
 8009d76:	604b      	str	r3, [r1, #4]
 8009d78:	4630      	mov	r0, r6
 8009d7a:	f000 f82f 	bl	8009ddc <__malloc_unlock>
 8009d7e:	f104 000b 	add.w	r0, r4, #11
 8009d82:	1d23      	adds	r3, r4, #4
 8009d84:	f020 0007 	bic.w	r0, r0, #7
 8009d88:	1ac2      	subs	r2, r0, r3
 8009d8a:	bf1c      	itt	ne
 8009d8c:	1a1b      	subne	r3, r3, r0
 8009d8e:	50a3      	strne	r3, [r4, r2]
 8009d90:	e7af      	b.n	8009cf2 <_malloc_r+0x22>
 8009d92:	6862      	ldr	r2, [r4, #4]
 8009d94:	42a3      	cmp	r3, r4
 8009d96:	bf0c      	ite	eq
 8009d98:	f8c8 2000 	streq.w	r2, [r8]
 8009d9c:	605a      	strne	r2, [r3, #4]
 8009d9e:	e7eb      	b.n	8009d78 <_malloc_r+0xa8>
 8009da0:	4623      	mov	r3, r4
 8009da2:	6864      	ldr	r4, [r4, #4]
 8009da4:	e7ae      	b.n	8009d04 <_malloc_r+0x34>
 8009da6:	463c      	mov	r4, r7
 8009da8:	687f      	ldr	r7, [r7, #4]
 8009daa:	e7b6      	b.n	8009d1a <_malloc_r+0x4a>
 8009dac:	461a      	mov	r2, r3
 8009dae:	685b      	ldr	r3, [r3, #4]
 8009db0:	42a3      	cmp	r3, r4
 8009db2:	d1fb      	bne.n	8009dac <_malloc_r+0xdc>
 8009db4:	2300      	movs	r3, #0
 8009db6:	6053      	str	r3, [r2, #4]
 8009db8:	e7de      	b.n	8009d78 <_malloc_r+0xa8>
 8009dba:	230c      	movs	r3, #12
 8009dbc:	6033      	str	r3, [r6, #0]
 8009dbe:	4630      	mov	r0, r6
 8009dc0:	f000 f80c 	bl	8009ddc <__malloc_unlock>
 8009dc4:	e794      	b.n	8009cf0 <_malloc_r+0x20>
 8009dc6:	6005      	str	r5, [r0, #0]
 8009dc8:	e7d6      	b.n	8009d78 <_malloc_r+0xa8>
 8009dca:	bf00      	nop
 8009dcc:	20001cfc 	.word	0x20001cfc

08009dd0 <__malloc_lock>:
 8009dd0:	4801      	ldr	r0, [pc, #4]	@ (8009dd8 <__malloc_lock+0x8>)
 8009dd2:	f000 b84b 	b.w	8009e6c <__retarget_lock_acquire_recursive>
 8009dd6:	bf00      	nop
 8009dd8:	20001e38 	.word	0x20001e38

08009ddc <__malloc_unlock>:
 8009ddc:	4801      	ldr	r0, [pc, #4]	@ (8009de4 <__malloc_unlock+0x8>)
 8009dde:	f000 b846 	b.w	8009e6e <__retarget_lock_release_recursive>
 8009de2:	bf00      	nop
 8009de4:	20001e38 	.word	0x20001e38

08009de8 <memset>:
 8009de8:	4402      	add	r2, r0
 8009dea:	4603      	mov	r3, r0
 8009dec:	4293      	cmp	r3, r2
 8009dee:	d100      	bne.n	8009df2 <memset+0xa>
 8009df0:	4770      	bx	lr
 8009df2:	f803 1b01 	strb.w	r1, [r3], #1
 8009df6:	e7f9      	b.n	8009dec <memset+0x4>

08009df8 <_sbrk_r>:
 8009df8:	b538      	push	{r3, r4, r5, lr}
 8009dfa:	4d06      	ldr	r5, [pc, #24]	@ (8009e14 <_sbrk_r+0x1c>)
 8009dfc:	2300      	movs	r3, #0
 8009dfe:	4604      	mov	r4, r0
 8009e00:	4608      	mov	r0, r1
 8009e02:	602b      	str	r3, [r5, #0]
 8009e04:	f7f7 fa96 	bl	8001334 <_sbrk>
 8009e08:	1c43      	adds	r3, r0, #1
 8009e0a:	d102      	bne.n	8009e12 <_sbrk_r+0x1a>
 8009e0c:	682b      	ldr	r3, [r5, #0]
 8009e0e:	b103      	cbz	r3, 8009e12 <_sbrk_r+0x1a>
 8009e10:	6023      	str	r3, [r4, #0]
 8009e12:	bd38      	pop	{r3, r4, r5, pc}
 8009e14:	20001e3c 	.word	0x20001e3c

08009e18 <__errno>:
 8009e18:	4b01      	ldr	r3, [pc, #4]	@ (8009e20 <__errno+0x8>)
 8009e1a:	6818      	ldr	r0, [r3, #0]
 8009e1c:	4770      	bx	lr
 8009e1e:	bf00      	nop
 8009e20:	20000120 	.word	0x20000120

08009e24 <__libc_init_array>:
 8009e24:	b570      	push	{r4, r5, r6, lr}
 8009e26:	4d0d      	ldr	r5, [pc, #52]	@ (8009e5c <__libc_init_array+0x38>)
 8009e28:	4c0d      	ldr	r4, [pc, #52]	@ (8009e60 <__libc_init_array+0x3c>)
 8009e2a:	1b64      	subs	r4, r4, r5
 8009e2c:	10a4      	asrs	r4, r4, #2
 8009e2e:	2600      	movs	r6, #0
 8009e30:	42a6      	cmp	r6, r4
 8009e32:	d109      	bne.n	8009e48 <__libc_init_array+0x24>
 8009e34:	4d0b      	ldr	r5, [pc, #44]	@ (8009e64 <__libc_init_array+0x40>)
 8009e36:	4c0c      	ldr	r4, [pc, #48]	@ (8009e68 <__libc_init_array+0x44>)
 8009e38:	f000 f864 	bl	8009f04 <_init>
 8009e3c:	1b64      	subs	r4, r4, r5
 8009e3e:	10a4      	asrs	r4, r4, #2
 8009e40:	2600      	movs	r6, #0
 8009e42:	42a6      	cmp	r6, r4
 8009e44:	d105      	bne.n	8009e52 <__libc_init_array+0x2e>
 8009e46:	bd70      	pop	{r4, r5, r6, pc}
 8009e48:	f855 3b04 	ldr.w	r3, [r5], #4
 8009e4c:	4798      	blx	r3
 8009e4e:	3601      	adds	r6, #1
 8009e50:	e7ee      	b.n	8009e30 <__libc_init_array+0xc>
 8009e52:	f855 3b04 	ldr.w	r3, [r5], #4
 8009e56:	4798      	blx	r3
 8009e58:	3601      	adds	r6, #1
 8009e5a:	e7f2      	b.n	8009e42 <__libc_init_array+0x1e>
 8009e5c:	08009f7c 	.word	0x08009f7c
 8009e60:	08009f7c 	.word	0x08009f7c
 8009e64:	08009f7c 	.word	0x08009f7c
 8009e68:	08009f80 	.word	0x08009f80

08009e6c <__retarget_lock_acquire_recursive>:
 8009e6c:	4770      	bx	lr

08009e6e <__retarget_lock_release_recursive>:
 8009e6e:	4770      	bx	lr

08009e70 <_free_r>:
 8009e70:	b538      	push	{r3, r4, r5, lr}
 8009e72:	4605      	mov	r5, r0
 8009e74:	2900      	cmp	r1, #0
 8009e76:	d041      	beq.n	8009efc <_free_r+0x8c>
 8009e78:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009e7c:	1f0c      	subs	r4, r1, #4
 8009e7e:	2b00      	cmp	r3, #0
 8009e80:	bfb8      	it	lt
 8009e82:	18e4      	addlt	r4, r4, r3
 8009e84:	f7ff ffa4 	bl	8009dd0 <__malloc_lock>
 8009e88:	4a1d      	ldr	r2, [pc, #116]	@ (8009f00 <_free_r+0x90>)
 8009e8a:	6813      	ldr	r3, [r2, #0]
 8009e8c:	b933      	cbnz	r3, 8009e9c <_free_r+0x2c>
 8009e8e:	6063      	str	r3, [r4, #4]
 8009e90:	6014      	str	r4, [r2, #0]
 8009e92:	4628      	mov	r0, r5
 8009e94:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009e98:	f7ff bfa0 	b.w	8009ddc <__malloc_unlock>
 8009e9c:	42a3      	cmp	r3, r4
 8009e9e:	d908      	bls.n	8009eb2 <_free_r+0x42>
 8009ea0:	6820      	ldr	r0, [r4, #0]
 8009ea2:	1821      	adds	r1, r4, r0
 8009ea4:	428b      	cmp	r3, r1
 8009ea6:	bf01      	itttt	eq
 8009ea8:	6819      	ldreq	r1, [r3, #0]
 8009eaa:	685b      	ldreq	r3, [r3, #4]
 8009eac:	1809      	addeq	r1, r1, r0
 8009eae:	6021      	streq	r1, [r4, #0]
 8009eb0:	e7ed      	b.n	8009e8e <_free_r+0x1e>
 8009eb2:	461a      	mov	r2, r3
 8009eb4:	685b      	ldr	r3, [r3, #4]
 8009eb6:	b10b      	cbz	r3, 8009ebc <_free_r+0x4c>
 8009eb8:	42a3      	cmp	r3, r4
 8009eba:	d9fa      	bls.n	8009eb2 <_free_r+0x42>
 8009ebc:	6811      	ldr	r1, [r2, #0]
 8009ebe:	1850      	adds	r0, r2, r1
 8009ec0:	42a0      	cmp	r0, r4
 8009ec2:	d10b      	bne.n	8009edc <_free_r+0x6c>
 8009ec4:	6820      	ldr	r0, [r4, #0]
 8009ec6:	4401      	add	r1, r0
 8009ec8:	1850      	adds	r0, r2, r1
 8009eca:	4283      	cmp	r3, r0
 8009ecc:	6011      	str	r1, [r2, #0]
 8009ece:	d1e0      	bne.n	8009e92 <_free_r+0x22>
 8009ed0:	6818      	ldr	r0, [r3, #0]
 8009ed2:	685b      	ldr	r3, [r3, #4]
 8009ed4:	6053      	str	r3, [r2, #4]
 8009ed6:	4408      	add	r0, r1
 8009ed8:	6010      	str	r0, [r2, #0]
 8009eda:	e7da      	b.n	8009e92 <_free_r+0x22>
 8009edc:	d902      	bls.n	8009ee4 <_free_r+0x74>
 8009ede:	230c      	movs	r3, #12
 8009ee0:	602b      	str	r3, [r5, #0]
 8009ee2:	e7d6      	b.n	8009e92 <_free_r+0x22>
 8009ee4:	6820      	ldr	r0, [r4, #0]
 8009ee6:	1821      	adds	r1, r4, r0
 8009ee8:	428b      	cmp	r3, r1
 8009eea:	bf04      	itt	eq
 8009eec:	6819      	ldreq	r1, [r3, #0]
 8009eee:	685b      	ldreq	r3, [r3, #4]
 8009ef0:	6063      	str	r3, [r4, #4]
 8009ef2:	bf04      	itt	eq
 8009ef4:	1809      	addeq	r1, r1, r0
 8009ef6:	6021      	streq	r1, [r4, #0]
 8009ef8:	6054      	str	r4, [r2, #4]
 8009efa:	e7ca      	b.n	8009e92 <_free_r+0x22>
 8009efc:	bd38      	pop	{r3, r4, r5, pc}
 8009efe:	bf00      	nop
 8009f00:	20001cfc 	.word	0x20001cfc

08009f04 <_init>:
 8009f04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f06:	bf00      	nop
 8009f08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009f0a:	bc08      	pop	{r3}
 8009f0c:	469e      	mov	lr, r3
 8009f0e:	4770      	bx	lr

08009f10 <_fini>:
 8009f10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f12:	bf00      	nop
 8009f14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009f16:	bc08      	pop	{r3}
 8009f18:	469e      	mov	lr, r3
 8009f1a:	4770      	bx	lr
