Analysis & Synthesis report for de0_pulse_gen
Fri Dec  7 16:22:50 2018
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |de0_pulse_gen_top|rs232_ser:RS232_SER_0|fsm
 10. State Machine - |de0_pulse_gen_top|rs232_des:RS232_DES_0|fsm
 11. State Machine - |de0_pulse_gen_top|fcr_ctrl:FCR_0|cmd_state
 12. State Machine - |de0_pulse_gen_top|fcr_ctrl:FCR_0|parse_state
 13. State Machine - |de0_pulse_gen_top|fcr_ctrl:FCR_0|exe_state
 14. State Machine - |de0_pulse_gen_top|fcr_ctrl:FCR_0|rsp_state
 15. State Machine - |de0_pulse_gen_top|debounce:DB_1|fsm
 16. State Machine - |de0_pulse_gen_top|debounce:DB_0|fsm
 17. Registers Protected by Synthesis
 18. Registers Removed During Synthesis
 19. Removed Registers Triggering Further Register Optimizations
 20. General Register Statistics
 21. Inverted Register Statistics
 22. Multiplexer Restructuring Statistics (Restructuring Performed)
 23. Source assignments for fcr_ctrl:FCR_0|sync:SYNC0
 24. Source assignments for fcr_ctrl:FCR_0|sync:SYNC1
 25. Source assignments for rs232_des:RS232_DES_0|sync:SYNC0
 26. Parameter Settings for User Entity Instance: PLL0:PLL0_0|PLL0_0002:pll0_inst|altera_pll:altera_pll_i
 27. Parameter Settings for User Entity Instance: debounce:DB_0
 28. Parameter Settings for User Entity Instance: debounce:DB_1
 29. Parameter Settings for User Entity Instance: config_ind:CONFIG_IND_0
 30. Parameter Settings for User Entity Instance: fcr_ctrl:FCR_0|sync:SYNC0
 31. Parameter Settings for User Entity Instance: fcr_ctrl:FCR_0|sync:SYNC1
 32. Parameter Settings for User Entity Instance: rs232_des:RS232_DES_0
 33. Parameter Settings for User Entity Instance: rs232_des:RS232_DES_0|sync:SYNC0
 34. Parameter Settings for User Entity Instance: rs232_ser:RS232_SER_0
 35. Parameter Settings for User Entity Instance: lfsr_32:LFSR_32_0
 36. Parameter Settings for User Entity Instance: lfsr_32:LFSR_32_1
 37. Parameter Settings for User Entity Instance: lfsr_32:LFSR_32_2
 38. Parameter Settings for User Entity Instance: lfsr_32:LFSR_32_3
 39. Parameter Settings for User Entity Instance: lfsr_32:LFSR_32_4
 40. Parameter Settings for User Entity Instance: lfsr_32:LFSR_32_5
 41. Parameter Settings for User Entity Instance: lfsr_32:LFSR_32_6
 42. Parameter Settings for User Entity Instance: lfsr_32:LFSR_32_7
 43. Port Connectivity Checks: "pulse_gen:PG_7"
 44. Port Connectivity Checks: "lfsr_32:LFSR_32_7"
 45. Port Connectivity Checks: "pulse_gen:PG_6"
 46. Port Connectivity Checks: "lfsr_32:LFSR_32_6"
 47. Port Connectivity Checks: "pulse_gen:PG_5"
 48. Port Connectivity Checks: "lfsr_32:LFSR_32_5"
 49. Port Connectivity Checks: "pulse_gen:PG_4"
 50. Port Connectivity Checks: "lfsr_32:LFSR_32_4"
 51. Port Connectivity Checks: "pulse_gen:PG_3"
 52. Port Connectivity Checks: "lfsr_32:LFSR_32_3"
 53. Port Connectivity Checks: "pulse_gen:PG_2"
 54. Port Connectivity Checks: "lfsr_32:LFSR_32_2"
 55. Port Connectivity Checks: "pulse_gen:PG_1"
 56. Port Connectivity Checks: "lfsr_32:LFSR_32_1"
 57. Port Connectivity Checks: "pulse_gen:PG_0"
 58. Port Connectivity Checks: "lfsr_32:LFSR_32_0"
 59. Port Connectivity Checks: "pedge_req:PEDGE_REQ_0"
 60. Port Connectivity Checks: "rs232_des:RS232_DES_0"
 61. Port Connectivity Checks: "fcr_ctrl:FCR_0"
 62. Port Connectivity Checks: "debounce:DB_1"
 63. Port Connectivity Checks: "debounce:DB_0"
 64. Post-Synthesis Netlist Statistics for Top Partition
 65. Elapsed Time Per Partition
 66. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Dec  7 16:22:50 2018           ;
; Quartus Prime Version           ; 16.0.0 Build 211 04/27/2016 SJ Standard Edition ;
; Revision Name                   ; de0_pulse_gen                                   ;
; Top-level Entity Name           ; de0_pulse_gen_top                               ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 197                                             ;
; Total pins                      ; 206                                             ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 0                                               ;
; Total DSP Blocks                ; 0                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 1                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; de0_pulse_gen_top  ; de0_pulse_gen      ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                             ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                         ; Library ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------+---------+
; hdl/version_number.v             ; yes             ; User Verilog HDL File        ; /home/tyler/de0_pulse_gen/hdl/version_number.v                       ;         ;
; hdl/lfsr_32.v                    ; yes             ; User Verilog HDL File        ; /home/tyler/de0_pulse_gen/hdl/lfsr_32.v                              ;         ;
; hdl/pulse_gen.v                  ; yes             ; User Verilog HDL File        ; /home/tyler/de0_pulse_gen/hdl/pulse_gen.v                            ;         ;
; hdl/debounce.v                   ; yes             ; User Verilog HDL File        ; /home/tyler/de0_pulse_gen/hdl/debounce.v                             ;         ;
; hdl/pedge_req.v                  ; yes             ; User Verilog HDL File        ; /home/tyler/de0_pulse_gen/hdl/pedge_req.v                            ;         ;
; hdl/fcr_ctrl.v                   ; yes             ; User Verilog HDL File        ; /home/tyler/de0_pulse_gen/hdl/fcr_ctrl.v                             ;         ;
; hdl/fncs.vh                      ; yes             ; User Unspecified File        ; /home/tyler/de0_pulse_gen/hdl/fncs.vh                                ;         ;
; de0_pulse_gen_top.v              ; yes             ; User Verilog HDL File        ; /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v                        ;         ;
; hdl/rs232_ser.v                  ; yes             ; User Verilog HDL File        ; /home/tyler/de0_pulse_gen/hdl/rs232_ser.v                            ;         ;
; hdl/rs232_des.v                  ; yes             ; User Verilog HDL File        ; /home/tyler/de0_pulse_gen/hdl/rs232_des.v                            ;         ;
; hdl/posedge_detector.v           ; yes             ; User Verilog HDL File        ; /home/tyler/de0_pulse_gen/hdl/posedge_detector.v                     ;         ;
; hdl/negedge_detector.v           ; yes             ; User Verilog HDL File        ; /home/tyler/de0_pulse_gen/hdl/negedge_detector.v                     ;         ;
; hdl/config_ind.v                 ; yes             ; User Verilog HDL File        ; /home/tyler/de0_pulse_gen/hdl/config_ind.v                           ;         ;
; hdl/sync.v                       ; yes             ; User Verilog HDL File        ; /home/tyler/de0_pulse_gen/hdl/sync.v                                 ;         ;
; PLL0.v                           ; yes             ; User Wizard-Generated File   ; /home/tyler/de0_pulse_gen/PLL0.v                                     ; PLL0    ;
; PLL0/PLL0_0002.v                 ; yes             ; User Verilog HDL File        ; /home/tyler/de0_pulse_gen/PLL0/PLL0_0002.v                           ; PLL0    ;
; hdl/inc_params.v                 ; yes             ; Auto-Found Verilog HDL File  ; /home/tyler/de0_pulse_gen/hdl/inc_params.v                           ;         ;
; altera_pll.v                     ; yes             ; Megafunction                 ; /home/tyler/altera/16.0/quartus/libraries/megafunctions/altera_pll.v ;         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                          ;
+---------------------------------------------+------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                  ;
+---------------------------------------------+------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 113                                                                    ;
;                                             ;                                                                        ;
; Combinational ALUT usage for logic          ; 164                                                                    ;
;     -- 7 input functions                    ; 0                                                                      ;
;     -- 6 input functions                    ; 28                                                                     ;
;     -- 5 input functions                    ; 23                                                                     ;
;     -- 4 input functions                    ; 21                                                                     ;
;     -- <=3 input functions                  ; 92                                                                     ;
;                                             ;                                                                        ;
; Dedicated logic registers                   ; 197                                                                    ;
;                                             ;                                                                        ;
; I/O pins                                    ; 206                                                                    ;
;                                             ;                                                                        ;
; Total DSP Blocks                            ; 0                                                                      ;
;                                             ;                                                                        ;
; Total PLLs                                  ; 1                                                                      ;
;     -- PLLs                                 ; 1                                                                      ;
;                                             ;                                                                        ;
; Maximum fan-out node                        ; PLL0:PLL0_0|PLL0_0002:pll0_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 198                                                                    ;
; Total fan-out                               ; 1398                                                                   ;
; Average fan-out                             ; 1.60                                                                   ;
+---------------------------------------------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                          ;
+------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------+-------------------+--------------+
; Compilation Hierarchy Node         ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                        ; Entity Name       ; Library Name ;
+------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------+-------------------+--------------+
; |de0_pulse_gen_top                 ; 164 (1)           ; 197 (1)      ; 0                 ; 0          ; 206  ; 0            ; |de0_pulse_gen_top                                                         ; de0_pulse_gen_top ; work         ;
;    |PLL0:PLL0_0|                   ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |de0_pulse_gen_top|PLL0:PLL0_0                                             ; PLL0              ; PLL0         ;
;       |PLL0_0002:pll0_inst|        ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |de0_pulse_gen_top|PLL0:PLL0_0|PLL0_0002:pll0_inst                         ; PLL0_0002         ; PLL0         ;
;          |altera_pll:altera_pll_i| ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |de0_pulse_gen_top|PLL0:PLL0_0|PLL0_0002:pll0_inst|altera_pll:altera_pll_i ; altera_pll        ; work         ;
;    |config_ind:CONFIG_IND_0|       ; 31 (31)           ; 26 (26)      ; 0                 ; 0          ; 0    ; 0            ; |de0_pulse_gen_top|config_ind:CONFIG_IND_0                                 ; config_ind        ; work         ;
;    |debounce:DB_0|                 ; 30 (30)           ; 25 (25)      ; 0                 ; 0          ; 0    ; 0            ; |de0_pulse_gen_top|debounce:DB_0                                           ; debounce          ; work         ;
;    |debounce:DB_1|                 ; 30 (30)           ; 25 (25)      ; 0                 ; 0          ; 0    ; 0            ; |de0_pulse_gen_top|debounce:DB_1                                           ; debounce          ; work         ;
;    |fcr_ctrl:FCR_0|                ; 30 (28)           ; 78 (71)      ; 0                 ; 0          ; 0    ; 0            ; |de0_pulse_gen_top|fcr_ctrl:FCR_0                                          ; fcr_ctrl          ; work         ;
;       |negedge_detector:NEDGE0|    ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |de0_pulse_gen_top|fcr_ctrl:FCR_0|negedge_detector:NEDGE0                  ; negedge_detector  ; work         ;
;       |negedge_detector:NEDGE1|    ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |de0_pulse_gen_top|fcr_ctrl:FCR_0|negedge_detector:NEDGE1                  ; negedge_detector  ; work         ;
;       |posedge_detector:PEDGE0|    ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |de0_pulse_gen_top|fcr_ctrl:FCR_0|posedge_detector:PEDGE0                  ; posedge_detector  ; work         ;
;       |sync:SYNC0|                 ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |de0_pulse_gen_top|fcr_ctrl:FCR_0|sync:SYNC0                               ; sync              ; work         ;
;       |sync:SYNC1|                 ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |de0_pulse_gen_top|fcr_ctrl:FCR_0|sync:SYNC1                               ; sync              ; work         ;
;    |pedge_req:PEDGE_REQ_0|         ; 2 (2)             ; 4 (2)        ; 0                 ; 0          ; 0    ; 0            ; |de0_pulse_gen_top|pedge_req:PEDGE_REQ_0                                   ; pedge_req         ; work         ;
;       |negedge_detector:NEDGE_0|   ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |de0_pulse_gen_top|pedge_req:PEDGE_REQ_0|negedge_detector:NEDGE_0          ; negedge_detector  ; work         ;
;       |posedge_detector:PEDGE_0|   ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |de0_pulse_gen_top|pedge_req:PEDGE_REQ_0|posedge_detector:PEDGE_0          ; posedge_detector  ; work         ;
;    |rs232_des:RS232_DES_0|         ; 23 (23)           ; 24 (21)      ; 0                 ; 0          ; 0    ; 0            ; |de0_pulse_gen_top|rs232_des:RS232_DES_0                                   ; rs232_des         ; work         ;
;       |negedge_detector:NEDGE0|    ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |de0_pulse_gen_top|rs232_des:RS232_DES_0|negedge_detector:NEDGE0           ; negedge_detector  ; work         ;
;       |sync:SYNC0|                 ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |de0_pulse_gen_top|rs232_des:RS232_DES_0|sync:SYNC0                        ; sync              ; work         ;
;    |rs232_ser:RS232_SER_0|         ; 17 (17)           ; 14 (14)      ; 0                 ; 0          ; 0    ; 0            ; |de0_pulse_gen_top|rs232_ser:RS232_SER_0                                   ; rs232_ser         ; work         ;
+------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------+-------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                            ;
+--------+--------------+---------+--------------+--------------+--------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------+-----------------+
; Altera ; altera_pll   ; 16.0    ; N/A          ; N/A          ; |de0_pulse_gen_top|PLL0:PLL0_0 ; PLL0.v          ;
+--------+--------------+---------+--------------+--------------+--------------------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------+
; State Machine - |de0_pulse_gen_top|rs232_ser:RS232_SER_0|fsm  ;
+-------------+------------+-------------+-------------+--------+
; Name        ; fsm.S_STOP ; fsm.S_SHIFT ; fsm.S_START ; fsm.00 ;
+-------------+------------+-------------+-------------+--------+
; fsm.00      ; 0          ; 0           ; 0           ; 0      ;
; fsm.S_START ; 0          ; 0           ; 1           ; 1      ;
; fsm.S_SHIFT ; 0          ; 1           ; 0           ; 1      ;
; fsm.S_STOP  ; 1          ; 0           ; 0           ; 1      ;
+-------------+------------+-------------+-------------+--------+


Encoding Type:  One-Hot
+---------------------------------------------------------------+
; State Machine - |de0_pulse_gen_top|rs232_des:RS232_DES_0|fsm  ;
+-------------+------------+-------------+-------------+--------+
; Name        ; fsm.S_STOP ; fsm.S_SHIFT ; fsm.S_START ; fsm.00 ;
+-------------+------------+-------------+-------------+--------+
; fsm.00      ; 0          ; 0           ; 0           ; 0      ;
; fsm.S_START ; 0          ; 0           ; 1           ; 1      ;
; fsm.S_SHIFT ; 0          ; 1           ; 0           ; 1      ;
; fsm.S_STOP  ; 1          ; 0           ; 0           ; 1      ;
+-------------+------------+-------------+-------------+--------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------+
; State Machine - |de0_pulse_gen_top|fcr_ctrl:FCR_0|cmd_state                                               ;
+-----------------------+---------------------+---------------------+-----------------------+---------------+
; Name                  ; cmd_state.S_CMD_RSP ; cmd_state.S_CMD_EXE ; cmd_state.S_CMD_PARSE ; cmd_state.000 ;
+-----------------------+---------------------+---------------------+-----------------------+---------------+
; cmd_state.000         ; 0                   ; 0                   ; 0                     ; 0             ;
; cmd_state.S_CMD_PARSE ; 0                   ; 0                   ; 1                     ; 1             ;
; cmd_state.S_CMD_EXE   ; 0                   ; 1                   ; 0                     ; 1             ;
; cmd_state.S_CMD_RSP   ; 1                   ; 0                   ; 0                     ; 1             ;
+-----------------------+---------------------+---------------------+-----------------------+---------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |de0_pulse_gen_top|fcr_ctrl:FCR_0|parse_state                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+-------------------+----------------------------+
; Name                       ; parse_state.S_PARSE_DATA_1 ; parse_state.S_PARSE_DATA_2 ; parse_state.S_PARSE_DATA_3 ; parse_state.S_PARSE_DATA_4 ; parse_state.S_PARSE_DATA_5 ; parse_state.S_PARSE_DATA_6 ; parse_state.S_PARSE_DATA_7 ; parse_state.S_PARSE_DATA_8 ; parse_state.S_PARSE_ADR_0 ; parse_state.S_PARSE_ADR_1 ; parse_state.S_PARSE_ADR_2 ; parse_state.S_PARSE_ADR_3 ; parse_state.S_PARSE_ADR_4 ; parse_state.S_PARSE_ADR_5 ; parse_state.S_PARSE_PARAM ; parse_state.00000 ; parse_state.S_PARSE_DATA_0 ;
+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+-------------------+----------------------------+
; parse_state.00000          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                 ; 0                          ;
; parse_state.S_PARSE_PARAM  ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 1                 ; 0                          ;
; parse_state.S_PARSE_ADR_5  ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 1                 ; 0                          ;
; parse_state.S_PARSE_ADR_4  ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 1                 ; 0                          ;
; parse_state.S_PARSE_ADR_3  ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 1                 ; 0                          ;
; parse_state.S_PARSE_ADR_2  ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                 ; 0                          ;
; parse_state.S_PARSE_ADR_1  ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                 ; 0                          ;
; parse_state.S_PARSE_ADR_0  ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                 ; 0                          ;
; parse_state.S_PARSE_DATA_8 ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                          ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                 ; 0                          ;
; parse_state.S_PARSE_DATA_7 ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                          ; 0                          ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                 ; 0                          ;
; parse_state.S_PARSE_DATA_6 ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                          ; 0                          ; 0                          ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                 ; 0                          ;
; parse_state.S_PARSE_DATA_5 ; 0                          ; 0                          ; 0                          ; 0                          ; 1                          ; 0                          ; 0                          ; 0                          ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                 ; 0                          ;
; parse_state.S_PARSE_DATA_4 ; 0                          ; 0                          ; 0                          ; 1                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                 ; 0                          ;
; parse_state.S_PARSE_DATA_3 ; 0                          ; 0                          ; 1                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                 ; 0                          ;
; parse_state.S_PARSE_DATA_2 ; 0                          ; 1                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                 ; 0                          ;
; parse_state.S_PARSE_DATA_1 ; 1                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                 ; 0                          ;
; parse_state.S_PARSE_DATA_0 ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                 ; 1                          ;
+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+-------------------+----------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------+
; State Machine - |de0_pulse_gen_top|fcr_ctrl:FCR_0|exe_state                                                         ;
+--------------------------+--------------------------+---------------------+------------------+----------------------+
; Name                     ; exe_state.S_EXE_GET_VNUM ; exe_state.S_EXE_NOP ; exe_state.000000 ; exe_state.S_EXE_DONE ;
+--------------------------+--------------------------+---------------------+------------------+----------------------+
; exe_state.000000         ; 0                        ; 0                   ; 0                ; 0                    ;
; exe_state.S_EXE_NOP      ; 0                        ; 1                   ; 1                ; 0                    ;
; exe_state.S_EXE_GET_VNUM ; 1                        ; 0                   ; 1                ; 0                    ;
; exe_state.S_EXE_DONE     ; 0                        ; 0                   ; 1                ; 1                    ;
+--------------------------+--------------------------+---------------------+------------------+----------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |de0_pulse_gen_top|fcr_ctrl:FCR_0|rsp_state                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+---------------------+-----------------+
; Name                   ; rsp_state.S_RSP_DATA_0 ; rsp_state.S_RSP_DATA_1 ; rsp_state.S_RSP_DATA_2 ; rsp_state.S_RSP_DATA_3 ; rsp_state.S_RSP_DATA_4 ; rsp_state.S_RSP_DATA_5 ; rsp_state.S_RSP_DATA_6 ; rsp_state.S_RSP_DATA_7 ; rsp_state.S_RSP_DATA_8 ; rsp_state.S_RSP_ADR_0 ; rsp_state.S_RSP_ADR_1 ; rsp_state.S_RSP_ADR_2 ; rsp_state.S_RSP_ADR_3 ; rsp_state.S_RSP_ADR_4 ; rsp_state.S_RSP_ADR_5 ; rsp_state.S_RSP_PARAM ; rsp_state.S_RSP_ACT ; rsp_state.00000 ;
+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+---------------------+-----------------+
; rsp_state.00000        ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                   ; 0               ;
; rsp_state.S_RSP_ACT    ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                   ; 1               ;
; rsp_state.S_RSP_PARAM  ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                   ; 1               ;
; rsp_state.S_RSP_ADR_5  ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                   ; 1               ;
; rsp_state.S_RSP_ADR_4  ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                   ; 1               ;
; rsp_state.S_RSP_ADR_3  ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                   ; 1               ;
; rsp_state.S_RSP_ADR_2  ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                   ; 1               ;
; rsp_state.S_RSP_ADR_1  ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                   ; 1               ;
; rsp_state.S_RSP_ADR_0  ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                   ; 1               ;
; rsp_state.S_RSP_DATA_8 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                   ; 1               ;
; rsp_state.S_RSP_DATA_7 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                   ; 1               ;
; rsp_state.S_RSP_DATA_6 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                   ; 1               ;
; rsp_state.S_RSP_DATA_5 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                   ; 1               ;
; rsp_state.S_RSP_DATA_4 ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                   ; 1               ;
; rsp_state.S_RSP_DATA_3 ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                   ; 1               ;
; rsp_state.S_RSP_DATA_2 ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                   ; 1               ;
; rsp_state.S_RSP_DATA_1 ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                   ; 1               ;
; rsp_state.S_RSP_DATA_0 ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                   ; 1               ;
+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+---------------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------+
; State Machine - |de0_pulse_gen_top|debounce:DB_1|fsm ;
+-----------+------------------------------------------+
; Name      ; fsm.LATCH                                ;
+-----------+------------------------------------------+
; fsm.00    ; 0                                        ;
; fsm.LATCH ; 1                                        ;
+-----------+------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------+
; State Machine - |de0_pulse_gen_top|debounce:DB_0|fsm ;
+-----------+------------------------------------------+
; Name      ; fsm.LATCH                                ;
+-----------+------------------------------------------+
; fsm.00    ; 0                                        ;
; fsm.LATCH ; 1                                        ;
+-----------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                       ;
+----------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                          ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; fcr_ctrl:FCR_0|sync:SYNC1|ff[1]        ; yes                                                              ; yes                                        ;
; fcr_ctrl:FCR_0|sync:SYNC1|ff[0]        ; yes                                                              ; yes                                        ;
; fcr_ctrl:FCR_0|sync:SYNC0|ff[1]        ; yes                                                              ; yes                                        ;
; fcr_ctrl:FCR_0|sync:SYNC0|ff[0]        ; yes                                                              ; yes                                        ;
; rs232_des:RS232_DES_0|sync:SYNC0|ff[1] ; yes                                                              ; yes                                        ;
; rs232_des:RS232_DES_0|sync:SYNC0|ff[0] ; yes                                                              ; yes                                        ;
+----------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                     ;
+------------------------------------------+---------------------------------------------+
; Register name                            ; Reason for Removal                          ;
+------------------------------------------+---------------------------------------------+
; pulse_gen:PG_7|i_x_low[0]                ; Stuck at GND due to stuck port clock_enable ;
; pulse_gen:PG_7|i_x_high[0]               ; Stuck at VCC due to stuck port clock_enable ;
; pulse_gen:PG_7|i_x_high[1]               ; Stuck at GND due to stuck port clock_enable ;
; pulse_gen:PG_7|i_x_high[2]               ; Stuck at VCC due to stuck port clock_enable ;
; pulse_gen:PG_7|i_x_high[3,4]             ; Stuck at GND due to stuck port clock_enable ;
; pulse_gen:PG_7|i_x_high[5]               ; Stuck at VCC due to stuck port clock_enable ;
; pulse_gen:PG_7|i_x_high[6,7]             ; Stuck at GND due to stuck port clock_enable ;
; pulse_gen:PG_7|i_x_high[8]               ; Stuck at VCC due to stuck port clock_enable ;
; pulse_gen:PG_7|i_x_high[9]               ; Stuck at GND due to stuck port clock_enable ;
; pulse_gen:PG_7|i_x_high[10]              ; Stuck at VCC due to stuck port clock_enable ;
; pulse_gen:PG_7|i_x_high[11]              ; Stuck at GND due to stuck port clock_enable ;
; pulse_gen:PG_7|i_x_high[12..14]          ; Stuck at VCC due to stuck port clock_enable ;
; pulse_gen:PG_7|i_x_high[15,16]           ; Stuck at GND due to stuck port clock_enable ;
; pulse_gen:PG_7|i_x_high[17]              ; Stuck at VCC due to stuck port clock_enable ;
; pulse_gen:PG_7|i_x_high[18..30]          ; Stuck at GND due to stuck port clock_enable ;
; pulse_gen:PG_7|i_x_high[31]              ; Stuck at VCC due to stuck port clock_enable ;
; pulse_gen:PG_7|i_x_low[1]                ; Stuck at VCC due to stuck port clock_enable ;
; pulse_gen:PG_7|i_x_low[2]                ; Stuck at GND due to stuck port clock_enable ;
; pulse_gen:PG_7|i_x_low[3,4]              ; Stuck at VCC due to stuck port clock_enable ;
; pulse_gen:PG_7|i_x_low[5]                ; Stuck at GND due to stuck port clock_enable ;
; pulse_gen:PG_7|i_x_low[6]                ; Stuck at VCC due to stuck port clock_enable ;
; pulse_gen:PG_7|i_x_low[7]                ; Stuck at GND due to stuck port clock_enable ;
; pulse_gen:PG_7|i_x_low[8..11]            ; Stuck at VCC due to stuck port clock_enable ;
; pulse_gen:PG_7|i_x_low[12..17]           ; Stuck at GND due to stuck port clock_enable ;
; pulse_gen:PG_7|i_x_low[18..20]           ; Stuck at VCC due to stuck port clock_enable ;
; pulse_gen:PG_7|i_x_low[21..30]           ; Stuck at GND due to stuck port clock_enable ;
; pulse_gen:PG_7|i_x_low[31]               ; Stuck at VCC due to stuck port clock_enable ;
; pulse_gen:PG_6|i_x_low[0]                ; Stuck at GND due to stuck port clock_enable ;
; pulse_gen:PG_6|i_x_high[0]               ; Stuck at VCC due to stuck port clock_enable ;
; pulse_gen:PG_6|i_x_high[1]               ; Stuck at GND due to stuck port clock_enable ;
; pulse_gen:PG_6|i_x_high[2]               ; Stuck at VCC due to stuck port clock_enable ;
; pulse_gen:PG_6|i_x_high[3,4]             ; Stuck at GND due to stuck port clock_enable ;
; pulse_gen:PG_6|i_x_high[5]               ; Stuck at VCC due to stuck port clock_enable ;
; pulse_gen:PG_6|i_x_high[6,7]             ; Stuck at GND due to stuck port clock_enable ;
; pulse_gen:PG_6|i_x_high[8]               ; Stuck at VCC due to stuck port clock_enable ;
; pulse_gen:PG_6|i_x_high[9]               ; Stuck at GND due to stuck port clock_enable ;
; pulse_gen:PG_6|i_x_high[10]              ; Stuck at VCC due to stuck port clock_enable ;
; pulse_gen:PG_6|i_x_high[11]              ; Stuck at GND due to stuck port clock_enable ;
; pulse_gen:PG_6|i_x_high[12..14]          ; Stuck at VCC due to stuck port clock_enable ;
; pulse_gen:PG_6|i_x_high[15,16]           ; Stuck at GND due to stuck port clock_enable ;
; pulse_gen:PG_6|i_x_high[17]              ; Stuck at VCC due to stuck port clock_enable ;
; pulse_gen:PG_6|i_x_high[18..30]          ; Stuck at GND due to stuck port clock_enable ;
; pulse_gen:PG_6|i_x_high[31]              ; Stuck at VCC due to stuck port clock_enable ;
; pulse_gen:PG_6|i_x_low[1]                ; Stuck at VCC due to stuck port clock_enable ;
; pulse_gen:PG_6|i_x_low[2]                ; Stuck at GND due to stuck port clock_enable ;
; pulse_gen:PG_6|i_x_low[3,4]              ; Stuck at VCC due to stuck port clock_enable ;
; pulse_gen:PG_6|i_x_low[5]                ; Stuck at GND due to stuck port clock_enable ;
; pulse_gen:PG_6|i_x_low[6]                ; Stuck at VCC due to stuck port clock_enable ;
; pulse_gen:PG_6|i_x_low[7]                ; Stuck at GND due to stuck port clock_enable ;
; pulse_gen:PG_6|i_x_low[8..11]            ; Stuck at VCC due to stuck port clock_enable ;
; pulse_gen:PG_6|i_x_low[12..17]           ; Stuck at GND due to stuck port clock_enable ;
; pulse_gen:PG_6|i_x_low[18..20]           ; Stuck at VCC due to stuck port clock_enable ;
; pulse_gen:PG_6|i_x_low[21..30]           ; Stuck at GND due to stuck port clock_enable ;
; pulse_gen:PG_6|i_x_low[31]               ; Stuck at VCC due to stuck port clock_enable ;
; pulse_gen:PG_5|i_x_low[0]                ; Stuck at GND due to stuck port clock_enable ;
; pulse_gen:PG_5|i_x_high[0]               ; Stuck at VCC due to stuck port clock_enable ;
; pulse_gen:PG_5|i_x_high[1]               ; Stuck at GND due to stuck port clock_enable ;
; pulse_gen:PG_5|i_x_high[2]               ; Stuck at VCC due to stuck port clock_enable ;
; pulse_gen:PG_5|i_x_high[3,4]             ; Stuck at GND due to stuck port clock_enable ;
; pulse_gen:PG_5|i_x_high[5]               ; Stuck at VCC due to stuck port clock_enable ;
; pulse_gen:PG_5|i_x_high[6,7]             ; Stuck at GND due to stuck port clock_enable ;
; pulse_gen:PG_5|i_x_high[8]               ; Stuck at VCC due to stuck port clock_enable ;
; pulse_gen:PG_5|i_x_high[9]               ; Stuck at GND due to stuck port clock_enable ;
; pulse_gen:PG_5|i_x_high[10]              ; Stuck at VCC due to stuck port clock_enable ;
; pulse_gen:PG_5|i_x_high[11]              ; Stuck at GND due to stuck port clock_enable ;
; pulse_gen:PG_5|i_x_high[12..14]          ; Stuck at VCC due to stuck port clock_enable ;
; pulse_gen:PG_5|i_x_high[15,16]           ; Stuck at GND due to stuck port clock_enable ;
; pulse_gen:PG_5|i_x_high[17]              ; Stuck at VCC due to stuck port clock_enable ;
; pulse_gen:PG_5|i_x_high[18..30]          ; Stuck at GND due to stuck port clock_enable ;
; pulse_gen:PG_5|i_x_high[31]              ; Stuck at VCC due to stuck port clock_enable ;
; pulse_gen:PG_5|i_x_low[1]                ; Stuck at VCC due to stuck port clock_enable ;
; pulse_gen:PG_5|i_x_low[2]                ; Stuck at GND due to stuck port clock_enable ;
; pulse_gen:PG_5|i_x_low[3,4]              ; Stuck at VCC due to stuck port clock_enable ;
; pulse_gen:PG_5|i_x_low[5]                ; Stuck at GND due to stuck port clock_enable ;
; pulse_gen:PG_5|i_x_low[6]                ; Stuck at VCC due to stuck port clock_enable ;
; pulse_gen:PG_5|i_x_low[7]                ; Stuck at GND due to stuck port clock_enable ;
; pulse_gen:PG_5|i_x_low[8..11]            ; Stuck at VCC due to stuck port clock_enable ;
; pulse_gen:PG_5|i_x_low[12..17]           ; Stuck at GND due to stuck port clock_enable ;
; pulse_gen:PG_5|i_x_low[18..20]           ; Stuck at VCC due to stuck port clock_enable ;
; pulse_gen:PG_5|i_x_low[21..30]           ; Stuck at GND due to stuck port clock_enable ;
; pulse_gen:PG_5|i_x_low[31]               ; Stuck at VCC due to stuck port clock_enable ;
; pulse_gen:PG_4|i_x_low[0]                ; Stuck at GND due to stuck port clock_enable ;
; pulse_gen:PG_4|i_x_high[0]               ; Stuck at VCC due to stuck port clock_enable ;
; pulse_gen:PG_4|i_x_high[1]               ; Stuck at GND due to stuck port clock_enable ;
; pulse_gen:PG_4|i_x_high[2]               ; Stuck at VCC due to stuck port clock_enable ;
; pulse_gen:PG_4|i_x_high[3,4]             ; Stuck at GND due to stuck port clock_enable ;
; pulse_gen:PG_4|i_x_high[5]               ; Stuck at VCC due to stuck port clock_enable ;
; pulse_gen:PG_4|i_x_high[6,7]             ; Stuck at GND due to stuck port clock_enable ;
; pulse_gen:PG_4|i_x_high[8]               ; Stuck at VCC due to stuck port clock_enable ;
; pulse_gen:PG_4|i_x_high[9]               ; Stuck at GND due to stuck port clock_enable ;
; pulse_gen:PG_4|i_x_high[10]              ; Stuck at VCC due to stuck port clock_enable ;
; pulse_gen:PG_4|i_x_high[11]              ; Stuck at GND due to stuck port clock_enable ;
; pulse_gen:PG_4|i_x_high[12..14]          ; Stuck at VCC due to stuck port clock_enable ;
; pulse_gen:PG_4|i_x_high[15,16]           ; Stuck at GND due to stuck port clock_enable ;
; pulse_gen:PG_4|i_x_high[17]              ; Stuck at VCC due to stuck port clock_enable ;
; pulse_gen:PG_4|i_x_high[18..30]          ; Stuck at GND due to stuck port clock_enable ;
; pulse_gen:PG_4|i_x_high[31]              ; Stuck at VCC due to stuck port clock_enable ;
; pulse_gen:PG_4|i_x_low[1]                ; Stuck at VCC due to stuck port clock_enable ;
; pulse_gen:PG_4|i_x_low[2]                ; Stuck at GND due to stuck port clock_enable ;
; pulse_gen:PG_4|i_x_low[3,4]              ; Stuck at VCC due to stuck port clock_enable ;
; pulse_gen:PG_4|i_x_low[5]                ; Stuck at GND due to stuck port clock_enable ;
; pulse_gen:PG_4|i_x_low[6]                ; Stuck at VCC due to stuck port clock_enable ;
; pulse_gen:PG_4|i_x_low[7]                ; Stuck at GND due to stuck port clock_enable ;
; pulse_gen:PG_4|i_x_low[8..11]            ; Stuck at VCC due to stuck port clock_enable ;
; pulse_gen:PG_4|i_x_low[12..17]           ; Stuck at GND due to stuck port clock_enable ;
; pulse_gen:PG_4|i_x_low[18..20]           ; Stuck at VCC due to stuck port clock_enable ;
; pulse_gen:PG_4|i_x_low[21..30]           ; Stuck at GND due to stuck port clock_enable ;
; pulse_gen:PG_4|i_x_low[31]               ; Stuck at VCC due to stuck port clock_enable ;
; pulse_gen:PG_3|i_x_low[0]                ; Stuck at GND due to stuck port clock_enable ;
; pulse_gen:PG_3|i_x_high[0]               ; Stuck at VCC due to stuck port clock_enable ;
; pulse_gen:PG_3|i_x_high[1]               ; Stuck at GND due to stuck port clock_enable ;
; pulse_gen:PG_3|i_x_high[2]               ; Stuck at VCC due to stuck port clock_enable ;
; pulse_gen:PG_3|i_x_high[3,4]             ; Stuck at GND due to stuck port clock_enable ;
; pulse_gen:PG_3|i_x_high[5]               ; Stuck at VCC due to stuck port clock_enable ;
; pulse_gen:PG_3|i_x_high[6,7]             ; Stuck at GND due to stuck port clock_enable ;
; pulse_gen:PG_3|i_x_high[8]               ; Stuck at VCC due to stuck port clock_enable ;
; pulse_gen:PG_3|i_x_high[9]               ; Stuck at GND due to stuck port clock_enable ;
; pulse_gen:PG_3|i_x_high[10]              ; Stuck at VCC due to stuck port clock_enable ;
; pulse_gen:PG_3|i_x_high[11]              ; Stuck at GND due to stuck port clock_enable ;
; pulse_gen:PG_3|i_x_high[12..14]          ; Stuck at VCC due to stuck port clock_enable ;
; pulse_gen:PG_3|i_x_high[15,16]           ; Stuck at GND due to stuck port clock_enable ;
; pulse_gen:PG_3|i_x_high[17]              ; Stuck at VCC due to stuck port clock_enable ;
; pulse_gen:PG_3|i_x_high[18..30]          ; Stuck at GND due to stuck port clock_enable ;
; pulse_gen:PG_3|i_x_high[31]              ; Stuck at VCC due to stuck port clock_enable ;
; pulse_gen:PG_3|i_x_low[1]                ; Stuck at VCC due to stuck port clock_enable ;
; pulse_gen:PG_3|i_x_low[2]                ; Stuck at GND due to stuck port clock_enable ;
; pulse_gen:PG_3|i_x_low[3,4]              ; Stuck at VCC due to stuck port clock_enable ;
; pulse_gen:PG_3|i_x_low[5]                ; Stuck at GND due to stuck port clock_enable ;
; pulse_gen:PG_3|i_x_low[6]                ; Stuck at VCC due to stuck port clock_enable ;
; pulse_gen:PG_3|i_x_low[7]                ; Stuck at GND due to stuck port clock_enable ;
; pulse_gen:PG_3|i_x_low[8..11]            ; Stuck at VCC due to stuck port clock_enable ;
; pulse_gen:PG_3|i_x_low[12..17]           ; Stuck at GND due to stuck port clock_enable ;
; pulse_gen:PG_3|i_x_low[18..20]           ; Stuck at VCC due to stuck port clock_enable ;
; pulse_gen:PG_3|i_x_low[21..30]           ; Stuck at GND due to stuck port clock_enable ;
; pulse_gen:PG_3|i_x_low[31]               ; Stuck at VCC due to stuck port clock_enable ;
; pulse_gen:PG_2|i_x_low[0]                ; Stuck at GND due to stuck port clock_enable ;
; pulse_gen:PG_2|i_x_high[0]               ; Stuck at VCC due to stuck port clock_enable ;
; pulse_gen:PG_2|i_x_high[1]               ; Stuck at GND due to stuck port clock_enable ;
; pulse_gen:PG_2|i_x_high[2]               ; Stuck at VCC due to stuck port clock_enable ;
; pulse_gen:PG_2|i_x_high[3,4]             ; Stuck at GND due to stuck port clock_enable ;
; pulse_gen:PG_2|i_x_high[5]               ; Stuck at VCC due to stuck port clock_enable ;
; pulse_gen:PG_2|i_x_high[6,7]             ; Stuck at GND due to stuck port clock_enable ;
; pulse_gen:PG_2|i_x_high[8]               ; Stuck at VCC due to stuck port clock_enable ;
; pulse_gen:PG_2|i_x_high[9]               ; Stuck at GND due to stuck port clock_enable ;
; pulse_gen:PG_2|i_x_high[10]              ; Stuck at VCC due to stuck port clock_enable ;
; pulse_gen:PG_2|i_x_high[11]              ; Stuck at GND due to stuck port clock_enable ;
; pulse_gen:PG_2|i_x_high[12..14]          ; Stuck at VCC due to stuck port clock_enable ;
; pulse_gen:PG_2|i_x_high[15,16]           ; Stuck at GND due to stuck port clock_enable ;
; pulse_gen:PG_2|i_x_high[17]              ; Stuck at VCC due to stuck port clock_enable ;
; pulse_gen:PG_2|i_x_high[18..30]          ; Stuck at GND due to stuck port clock_enable ;
; pulse_gen:PG_2|i_x_high[31]              ; Stuck at VCC due to stuck port clock_enable ;
; pulse_gen:PG_2|i_x_low[1]                ; Stuck at VCC due to stuck port clock_enable ;
; pulse_gen:PG_2|i_x_low[2]                ; Stuck at GND due to stuck port clock_enable ;
; pulse_gen:PG_2|i_x_low[3,4]              ; Stuck at VCC due to stuck port clock_enable ;
; pulse_gen:PG_2|i_x_low[5]                ; Stuck at GND due to stuck port clock_enable ;
; pulse_gen:PG_2|i_x_low[6]                ; Stuck at VCC due to stuck port clock_enable ;
; pulse_gen:PG_2|i_x_low[7]                ; Stuck at GND due to stuck port clock_enable ;
; pulse_gen:PG_2|i_x_low[8..11]            ; Stuck at VCC due to stuck port clock_enable ;
; pulse_gen:PG_2|i_x_low[12..17]           ; Stuck at GND due to stuck port clock_enable ;
; pulse_gen:PG_2|i_x_low[18..20]           ; Stuck at VCC due to stuck port clock_enable ;
; pulse_gen:PG_2|i_x_low[21..30]           ; Stuck at GND due to stuck port clock_enable ;
; pulse_gen:PG_2|i_x_low[31]               ; Stuck at VCC due to stuck port clock_enable ;
; pulse_gen:PG_1|i_x_low[0]                ; Stuck at GND due to stuck port clock_enable ;
; pulse_gen:PG_1|i_x_high[0]               ; Stuck at VCC due to stuck port clock_enable ;
; pulse_gen:PG_1|i_x_high[1]               ; Stuck at GND due to stuck port clock_enable ;
; pulse_gen:PG_1|i_x_high[2]               ; Stuck at VCC due to stuck port clock_enable ;
; pulse_gen:PG_1|i_x_high[3,4]             ; Stuck at GND due to stuck port clock_enable ;
; pulse_gen:PG_1|i_x_high[5]               ; Stuck at VCC due to stuck port clock_enable ;
; pulse_gen:PG_1|i_x_high[6,7]             ; Stuck at GND due to stuck port clock_enable ;
; pulse_gen:PG_1|i_x_high[8]               ; Stuck at VCC due to stuck port clock_enable ;
; pulse_gen:PG_1|i_x_high[9]               ; Stuck at GND due to stuck port clock_enable ;
; pulse_gen:PG_1|i_x_high[10]              ; Stuck at VCC due to stuck port clock_enable ;
; pulse_gen:PG_1|i_x_high[11]              ; Stuck at GND due to stuck port clock_enable ;
; pulse_gen:PG_1|i_x_high[12..14]          ; Stuck at VCC due to stuck port clock_enable ;
; pulse_gen:PG_1|i_x_high[15,16]           ; Stuck at GND due to stuck port clock_enable ;
; pulse_gen:PG_1|i_x_high[17]              ; Stuck at VCC due to stuck port clock_enable ;
; pulse_gen:PG_1|i_x_high[18..30]          ; Stuck at GND due to stuck port clock_enable ;
; pulse_gen:PG_1|i_x_high[31]              ; Stuck at VCC due to stuck port clock_enable ;
; pulse_gen:PG_1|i_x_low[1]                ; Stuck at VCC due to stuck port clock_enable ;
; pulse_gen:PG_1|i_x_low[2]                ; Stuck at GND due to stuck port clock_enable ;
; pulse_gen:PG_1|i_x_low[3,4]              ; Stuck at VCC due to stuck port clock_enable ;
; pulse_gen:PG_1|i_x_low[5]                ; Stuck at GND due to stuck port clock_enable ;
; pulse_gen:PG_1|i_x_low[6]                ; Stuck at VCC due to stuck port clock_enable ;
; pulse_gen:PG_1|i_x_low[7]                ; Stuck at GND due to stuck port clock_enable ;
; pulse_gen:PG_1|i_x_low[8..11]            ; Stuck at VCC due to stuck port clock_enable ;
; pulse_gen:PG_1|i_x_low[12..17]           ; Stuck at GND due to stuck port clock_enable ;
; pulse_gen:PG_1|i_x_low[18..20]           ; Stuck at VCC due to stuck port clock_enable ;
; pulse_gen:PG_1|i_x_low[21..30]           ; Stuck at GND due to stuck port clock_enable ;
; pulse_gen:PG_1|i_x_low[31]               ; Stuck at VCC due to stuck port clock_enable ;
; pulse_gen:PG_0|i_x_low[0]                ; Stuck at GND due to stuck port clock_enable ;
; pulse_gen:PG_0|i_x_high[0]               ; Stuck at VCC due to stuck port clock_enable ;
; pulse_gen:PG_0|i_x_high[1]               ; Stuck at GND due to stuck port clock_enable ;
; pulse_gen:PG_0|i_x_high[2]               ; Stuck at VCC due to stuck port clock_enable ;
; pulse_gen:PG_0|i_x_high[3,4]             ; Stuck at GND due to stuck port clock_enable ;
; pulse_gen:PG_0|i_x_high[5]               ; Stuck at VCC due to stuck port clock_enable ;
; pulse_gen:PG_0|i_x_high[6,7]             ; Stuck at GND due to stuck port clock_enable ;
; pulse_gen:PG_0|i_x_high[8]               ; Stuck at VCC due to stuck port clock_enable ;
; pulse_gen:PG_0|i_x_high[9]               ; Stuck at GND due to stuck port clock_enable ;
; pulse_gen:PG_0|i_x_high[10]              ; Stuck at VCC due to stuck port clock_enable ;
; pulse_gen:PG_0|i_x_high[11]              ; Stuck at GND due to stuck port clock_enable ;
; pulse_gen:PG_0|i_x_high[12..14]          ; Stuck at VCC due to stuck port clock_enable ;
; pulse_gen:PG_0|i_x_high[15,16]           ; Stuck at GND due to stuck port clock_enable ;
; pulse_gen:PG_0|i_x_high[17]              ; Stuck at VCC due to stuck port clock_enable ;
; pulse_gen:PG_0|i_x_high[18..30]          ; Stuck at GND due to stuck port clock_enable ;
; pulse_gen:PG_0|i_x_high[31]              ; Stuck at VCC due to stuck port clock_enable ;
; pulse_gen:PG_0|i_x_low[1]                ; Stuck at VCC due to stuck port clock_enable ;
; pulse_gen:PG_0|i_x_low[2]                ; Stuck at GND due to stuck port clock_enable ;
; pulse_gen:PG_0|i_x_low[3,4]              ; Stuck at VCC due to stuck port clock_enable ;
; pulse_gen:PG_0|i_x_low[5]                ; Stuck at GND due to stuck port clock_enable ;
; pulse_gen:PG_0|i_x_low[6]                ; Stuck at VCC due to stuck port clock_enable ;
; pulse_gen:PG_0|i_x_low[7]                ; Stuck at GND due to stuck port clock_enable ;
; pulse_gen:PG_0|i_x_low[8..11]            ; Stuck at VCC due to stuck port clock_enable ;
; pulse_gen:PG_0|i_x_low[12..17]           ; Stuck at GND due to stuck port clock_enable ;
; pulse_gen:PG_0|i_x_low[18..20]           ; Stuck at VCC due to stuck port clock_enable ;
; pulse_gen:PG_0|i_x_low[21..30]           ; Stuck at GND due to stuck port clock_enable ;
; pulse_gen:PG_0|i_x_low[31]               ; Stuck at VCC due to stuck port clock_enable ;
; rs232_ser:RS232_SER_0|shift_reg[0..7]    ; Stuck at GND due to stuck port data_in      ;
; rs232_ser:RS232_SER_0|fsm~7              ; Lost fanout                                 ;
; rs232_ser:RS232_SER_0|fsm~8              ; Lost fanout                                 ;
; rs232_des:RS232_DES_0|fsm~7              ; Lost fanout                                 ;
; rs232_des:RS232_DES_0|fsm~8              ; Lost fanout                                 ;
; fcr_ctrl:FCR_0|cmd_state~4               ; Lost fanout                                 ;
; fcr_ctrl:FCR_0|cmd_state~5               ; Lost fanout                                 ;
; fcr_ctrl:FCR_0|cmd_state~6               ; Lost fanout                                 ;
; fcr_ctrl:FCR_0|parse_state~21            ; Lost fanout                                 ;
; fcr_ctrl:FCR_0|parse_state~22            ; Lost fanout                                 ;
; fcr_ctrl:FCR_0|parse_state~23            ; Lost fanout                                 ;
; fcr_ctrl:FCR_0|parse_state~24            ; Lost fanout                                 ;
; fcr_ctrl:FCR_0|exe_state~8               ; Lost fanout                                 ;
; fcr_ctrl:FCR_0|exe_state~9               ; Lost fanout                                 ;
; fcr_ctrl:FCR_0|exe_state~11              ; Lost fanout                                 ;
; fcr_ctrl:FCR_0|exe_state~12              ; Lost fanout                                 ;
; fcr_ctrl:FCR_0|exe_state~13              ; Lost fanout                                 ;
; fcr_ctrl:FCR_0|rsp_state~23              ; Lost fanout                                 ;
; fcr_ctrl:FCR_0|rsp_state~24              ; Lost fanout                                 ;
; fcr_ctrl:FCR_0|rsp_state~25              ; Lost fanout                                 ;
; fcr_ctrl:FCR_0|rsp_state~26              ; Lost fanout                                 ;
; fcr_ctrl:FCR_0|rsp_state~27              ; Lost fanout                                 ;
; debounce:DB_1|fsm~6                      ; Lost fanout                                 ;
; debounce:DB_0|fsm~6                      ; Lost fanout                                 ;
; pulse_gen:PG_0|pulse_out                 ; Stuck at GND due to stuck port data_in      ;
; pulse_gen:PG_1|pulse_out                 ; Stuck at GND due to stuck port data_in      ;
; pulse_gen:PG_2|pulse_out                 ; Stuck at GND due to stuck port data_in      ;
; pulse_gen:PG_3|pulse_out                 ; Stuck at GND due to stuck port data_in      ;
; pulse_gen:PG_4|pulse_out                 ; Stuck at GND due to stuck port data_in      ;
; pulse_gen:PG_5|pulse_out                 ; Stuck at GND due to stuck port data_in      ;
; pulse_gen:PG_6|pulse_out                 ; Stuck at GND due to stuck port data_in      ;
; pulse_gen:PG_7|pulse_out                 ; Stuck at GND due to stuck port data_in      ;
; pulse_cnt_0[1..31]                       ; Stuck at GND due to stuck port clock_enable ;
; pulse_cnt_1[0..31]                       ; Stuck at GND due to stuck port clock_enable ;
; pulse_cnt_2[0..31]                       ; Stuck at GND due to stuck port clock_enable ;
; pulse_cnt_3[0..31]                       ; Stuck at GND due to stuck port clock_enable ;
; pulse_cnt_4[0..31]                       ; Stuck at GND due to stuck port clock_enable ;
; pulse_cnt_5[0..31]                       ; Stuck at GND due to stuck port clock_enable ;
; pulse_cnt_6[0..31]                       ; Stuck at GND due to stuck port clock_enable ;
; pulse_cnt_7[0..31]                       ; Stuck at GND due to stuck port clock_enable ;
; pulse_cnt_0[0]                           ; Lost fanout                                 ;
; lfsr_32:LFSR_32_0|sr[0..31]              ; Lost fanout                                 ;
; lfsr_32:LFSR_32_1|sr[0..31]              ; Lost fanout                                 ;
; lfsr_32:LFSR_32_2|sr[0..31]              ; Lost fanout                                 ;
; lfsr_32:LFSR_32_3|sr[0..31]              ; Lost fanout                                 ;
; lfsr_32:LFSR_32_4|sr[0..31]              ; Lost fanout                                 ;
; lfsr_32:LFSR_32_5|sr[0..31]              ; Lost fanout                                 ;
; lfsr_32:LFSR_32_6|sr[0..31]              ; Lost fanout                                 ;
; lfsr_32:LFSR_32_7|sr[0..31]              ; Lost fanout                                 ;
; Total Number of Removed Registers = 1063 ;                                             ;
+------------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                ;
+------------------------------------+--------------------------------+--------------------------------------------------------------------------------------+
; Register name                      ; Reason for Removal             ; Registers Removed due to This Register                                               ;
+------------------------------------+--------------------------------+--------------------------------------------------------------------------------------+
; pulse_gen:PG_6|i_x_low[0]          ; Stuck at GND                   ; pulse_gen:PG_6|pulse_out, pulse_cnt_6[24], pulse_cnt_6[23], pulse_cnt_6[22],         ;
;                                    ; due to stuck port clock_enable ; pulse_cnt_6[21], pulse_cnt_6[20], pulse_cnt_6[19], pulse_cnt_6[18], pulse_cnt_6[17], ;
;                                    ;                                ; pulse_cnt_6[16], pulse_cnt_6[15], pulse_cnt_6[14], pulse_cnt_6[13], pulse_cnt_6[12], ;
;                                    ;                                ; pulse_cnt_6[11], pulse_cnt_6[10], pulse_cnt_6[9], pulse_cnt_6[8], pulse_cnt_6[7],    ;
;                                    ;                                ; pulse_cnt_6[6], pulse_cnt_6[5], pulse_cnt_6[4], pulse_cnt_6[3], pulse_cnt_6[2],      ;
;                                    ;                                ; pulse_cnt_6[1], pulse_cnt_6[0], lfsr_32:LFSR_32_6|sr[24], lfsr_32:LFSR_32_6|sr[25],  ;
;                                    ;                                ; lfsr_32:LFSR_32_6|sr[26], lfsr_32:LFSR_32_6|sr[27], lfsr_32:LFSR_32_6|sr[28],        ;
;                                    ;                                ; lfsr_32:LFSR_32_6|sr[29], lfsr_32:LFSR_32_6|sr[30], lfsr_32:LFSR_32_6|sr[31]         ;
; pulse_gen:PG_5|i_x_low[0]          ; Stuck at GND                   ; pulse_gen:PG_5|pulse_out, pulse_cnt_5[24], pulse_cnt_5[23], pulse_cnt_5[22],         ;
;                                    ; due to stuck port clock_enable ; pulse_cnt_5[21], pulse_cnt_5[20], pulse_cnt_5[19], pulse_cnt_5[18], pulse_cnt_5[17], ;
;                                    ;                                ; pulse_cnt_5[16], pulse_cnt_5[15], pulse_cnt_5[14], pulse_cnt_5[13], pulse_cnt_5[12], ;
;                                    ;                                ; pulse_cnt_5[11], pulse_cnt_5[10], pulse_cnt_5[9], pulse_cnt_5[8], pulse_cnt_5[7],    ;
;                                    ;                                ; pulse_cnt_5[6], pulse_cnt_5[5], pulse_cnt_5[4], pulse_cnt_5[3], pulse_cnt_5[2],      ;
;                                    ;                                ; pulse_cnt_5[1], pulse_cnt_5[0], lfsr_32:LFSR_32_5|sr[24], lfsr_32:LFSR_32_5|sr[25],  ;
;                                    ;                                ; lfsr_32:LFSR_32_5|sr[26], lfsr_32:LFSR_32_5|sr[27], lfsr_32:LFSR_32_5|sr[28],        ;
;                                    ;                                ; lfsr_32:LFSR_32_5|sr[29], lfsr_32:LFSR_32_5|sr[30], lfsr_32:LFSR_32_5|sr[31]         ;
; pulse_gen:PG_4|i_x_low[0]          ; Stuck at GND                   ; pulse_gen:PG_4|pulse_out, pulse_cnt_4[24], pulse_cnt_4[23], pulse_cnt_4[22],         ;
;                                    ; due to stuck port clock_enable ; pulse_cnt_4[21], pulse_cnt_4[20], pulse_cnt_4[19], pulse_cnt_4[18], pulse_cnt_4[17], ;
;                                    ;                                ; pulse_cnt_4[16], pulse_cnt_4[15], pulse_cnt_4[14], pulse_cnt_4[13], pulse_cnt_4[12], ;
;                                    ;                                ; pulse_cnt_4[11], pulse_cnt_4[10], pulse_cnt_4[9], pulse_cnt_4[8], pulse_cnt_4[7],    ;
;                                    ;                                ; pulse_cnt_4[6], pulse_cnt_4[5], pulse_cnt_4[4], pulse_cnt_4[3], pulse_cnt_4[2],      ;
;                                    ;                                ; pulse_cnt_4[1], pulse_cnt_4[0], lfsr_32:LFSR_32_4|sr[24], lfsr_32:LFSR_32_4|sr[25],  ;
;                                    ;                                ; lfsr_32:LFSR_32_4|sr[26], lfsr_32:LFSR_32_4|sr[27], lfsr_32:LFSR_32_4|sr[28],        ;
;                                    ;                                ; lfsr_32:LFSR_32_4|sr[29], lfsr_32:LFSR_32_4|sr[30], lfsr_32:LFSR_32_4|sr[31]         ;
; pulse_gen:PG_3|i_x_low[0]          ; Stuck at GND                   ; pulse_gen:PG_3|pulse_out, pulse_cnt_3[24], pulse_cnt_3[23], pulse_cnt_3[22],         ;
;                                    ; due to stuck port clock_enable ; pulse_cnt_3[21], pulse_cnt_3[20], pulse_cnt_3[19], pulse_cnt_3[18], pulse_cnt_3[17], ;
;                                    ;                                ; pulse_cnt_3[16], pulse_cnt_3[15], pulse_cnt_3[14], pulse_cnt_3[13], pulse_cnt_3[12], ;
;                                    ;                                ; pulse_cnt_3[11], pulse_cnt_3[10], pulse_cnt_3[9], pulse_cnt_3[8], pulse_cnt_3[7],    ;
;                                    ;                                ; pulse_cnt_3[6], pulse_cnt_3[5], pulse_cnt_3[4], pulse_cnt_3[3], pulse_cnt_3[2],      ;
;                                    ;                                ; pulse_cnt_3[1], pulse_cnt_3[0], lfsr_32:LFSR_32_3|sr[24], lfsr_32:LFSR_32_3|sr[25],  ;
;                                    ;                                ; lfsr_32:LFSR_32_3|sr[26], lfsr_32:LFSR_32_3|sr[27], lfsr_32:LFSR_32_3|sr[28],        ;
;                                    ;                                ; lfsr_32:LFSR_32_3|sr[29], lfsr_32:LFSR_32_3|sr[30], lfsr_32:LFSR_32_3|sr[31]         ;
; pulse_gen:PG_2|i_x_low[0]          ; Stuck at GND                   ; pulse_gen:PG_2|pulse_out, pulse_cnt_2[24], pulse_cnt_2[23], pulse_cnt_2[22],         ;
;                                    ; due to stuck port clock_enable ; pulse_cnt_2[21], pulse_cnt_2[20], pulse_cnt_2[19], pulse_cnt_2[18], pulse_cnt_2[17], ;
;                                    ;                                ; pulse_cnt_2[16], pulse_cnt_2[15], pulse_cnt_2[14], pulse_cnt_2[13], pulse_cnt_2[12], ;
;                                    ;                                ; pulse_cnt_2[11], pulse_cnt_2[10], pulse_cnt_2[9], pulse_cnt_2[8], pulse_cnt_2[7],    ;
;                                    ;                                ; pulse_cnt_2[6], pulse_cnt_2[5], pulse_cnt_2[4], pulse_cnt_2[3], pulse_cnt_2[2],      ;
;                                    ;                                ; pulse_cnt_2[1], pulse_cnt_2[0], lfsr_32:LFSR_32_2|sr[24], lfsr_32:LFSR_32_2|sr[25],  ;
;                                    ;                                ; lfsr_32:LFSR_32_2|sr[26], lfsr_32:LFSR_32_2|sr[27], lfsr_32:LFSR_32_2|sr[28],        ;
;                                    ;                                ; lfsr_32:LFSR_32_2|sr[29], lfsr_32:LFSR_32_2|sr[30], lfsr_32:LFSR_32_2|sr[31]         ;
; pulse_gen:PG_1|i_x_low[0]          ; Stuck at GND                   ; pulse_gen:PG_1|pulse_out, pulse_cnt_1[24], pulse_cnt_1[23], pulse_cnt_1[22],         ;
;                                    ; due to stuck port clock_enable ; pulse_cnt_1[21], pulse_cnt_1[20], pulse_cnt_1[19], pulse_cnt_1[18], pulse_cnt_1[17], ;
;                                    ;                                ; pulse_cnt_1[16], pulse_cnt_1[15], pulse_cnt_1[14], pulse_cnt_1[13], pulse_cnt_1[12], ;
;                                    ;                                ; pulse_cnt_1[11], pulse_cnt_1[10], pulse_cnt_1[9], pulse_cnt_1[8], pulse_cnt_1[7],    ;
;                                    ;                                ; pulse_cnt_1[6], pulse_cnt_1[5], pulse_cnt_1[4], pulse_cnt_1[3], pulse_cnt_1[2],      ;
;                                    ;                                ; pulse_cnt_1[1], pulse_cnt_1[0], lfsr_32:LFSR_32_1|sr[24], lfsr_32:LFSR_32_1|sr[25],  ;
;                                    ;                                ; lfsr_32:LFSR_32_1|sr[26], lfsr_32:LFSR_32_1|sr[27], lfsr_32:LFSR_32_1|sr[28],        ;
;                                    ;                                ; lfsr_32:LFSR_32_1|sr[29], lfsr_32:LFSR_32_1|sr[30], lfsr_32:LFSR_32_1|sr[31]         ;
; pulse_gen:PG_0|i_x_low[0]          ; Stuck at GND                   ; pulse_gen:PG_0|pulse_out, pulse_cnt_0[24], pulse_cnt_0[23], pulse_cnt_0[22],         ;
;                                    ; due to stuck port clock_enable ; pulse_cnt_0[21], pulse_cnt_0[20], pulse_cnt_0[19], pulse_cnt_0[18], pulse_cnt_0[17], ;
;                                    ;                                ; pulse_cnt_0[16], pulse_cnt_0[15], pulse_cnt_0[14], pulse_cnt_0[13], pulse_cnt_0[12], ;
;                                    ;                                ; pulse_cnt_0[11], pulse_cnt_0[10], pulse_cnt_0[9], pulse_cnt_0[8], pulse_cnt_0[7],    ;
;                                    ;                                ; pulse_cnt_0[6], pulse_cnt_0[5], pulse_cnt_0[4], pulse_cnt_0[3], pulse_cnt_0[2],      ;
;                                    ;                                ; pulse_cnt_0[1], pulse_cnt_0[0], lfsr_32:LFSR_32_0|sr[24], lfsr_32:LFSR_32_0|sr[25],  ;
;                                    ;                                ; lfsr_32:LFSR_32_0|sr[26], lfsr_32:LFSR_32_0|sr[27], lfsr_32:LFSR_32_0|sr[28],        ;
;                                    ;                                ; lfsr_32:LFSR_32_0|sr[29], lfsr_32:LFSR_32_0|sr[30], lfsr_32:LFSR_32_0|sr[31]         ;
; pulse_gen:PG_7|i_x_low[0]          ; Stuck at GND                   ; pulse_gen:PG_7|pulse_out, pulse_cnt_7[24], pulse_cnt_7[23], pulse_cnt_7[22],         ;
;                                    ; due to stuck port clock_enable ; pulse_cnt_7[21], pulse_cnt_7[20], pulse_cnt_7[19], pulse_cnt_7[18], pulse_cnt_7[17], ;
;                                    ;                                ; pulse_cnt_7[16], pulse_cnt_7[15], pulse_cnt_7[14], pulse_cnt_7[13], pulse_cnt_7[12], ;
;                                    ;                                ; pulse_cnt_7[11], pulse_cnt_7[10], pulse_cnt_7[9], pulse_cnt_7[8], pulse_cnt_7[7],    ;
;                                    ;                                ; pulse_cnt_7[6], pulse_cnt_7[5], pulse_cnt_7[4], pulse_cnt_7[3], pulse_cnt_7[2],      ;
;                                    ;                                ; pulse_cnt_7[1], pulse_cnt_7[0], lfsr_32:LFSR_32_7|sr[24], lfsr_32:LFSR_32_7|sr[25],  ;
;                                    ;                                ; lfsr_32:LFSR_32_7|sr[26], lfsr_32:LFSR_32_7|sr[27], lfsr_32:LFSR_32_7|sr[28],        ;
;                                    ;                                ; lfsr_32:LFSR_32_7|sr[29], lfsr_32:LFSR_32_7|sr[30], lfsr_32:LFSR_32_7|sr[31]         ;
; rs232_ser:RS232_SER_0|shift_reg[7] ; Stuck at GND                   ; rs232_ser:RS232_SER_0|shift_reg[6], rs232_ser:RS232_SER_0|shift_reg[5],              ;
;                                    ; due to stuck port data_in      ; rs232_ser:RS232_SER_0|shift_reg[4], rs232_ser:RS232_SER_0|shift_reg[3],              ;
;                                    ;                                ; rs232_ser:RS232_SER_0|shift_reg[2], rs232_ser:RS232_SER_0|shift_reg[1],              ;
;                                    ;                                ; rs232_ser:RS232_SER_0|shift_reg[0]                                                   ;
; lfsr_32:LFSR_32_4|sr[12]           ; Lost Fanouts                   ; lfsr_32:LFSR_32_4|sr[11], lfsr_32:LFSR_32_4|sr[10], lfsr_32:LFSR_32_4|sr[9],         ;
;                                    ;                                ; lfsr_32:LFSR_32_4|sr[8], lfsr_32:LFSR_32_4|sr[7]                                     ;
; lfsr_32:LFSR_32_3|sr[12]           ; Lost Fanouts                   ; lfsr_32:LFSR_32_3|sr[11], lfsr_32:LFSR_32_3|sr[10], lfsr_32:LFSR_32_3|sr[9],         ;
;                                    ;                                ; lfsr_32:LFSR_32_3|sr[8], lfsr_32:LFSR_32_3|sr[7]                                     ;
; lfsr_32:LFSR_32_5|sr[12]           ; Lost Fanouts                   ; lfsr_32:LFSR_32_5|sr[11], lfsr_32:LFSR_32_5|sr[10], lfsr_32:LFSR_32_5|sr[9],         ;
;                                    ;                                ; lfsr_32:LFSR_32_5|sr[8], lfsr_32:LFSR_32_5|sr[7]                                     ;
; lfsr_32:LFSR_32_2|sr[12]           ; Lost Fanouts                   ; lfsr_32:LFSR_32_2|sr[11], lfsr_32:LFSR_32_2|sr[10], lfsr_32:LFSR_32_2|sr[9],         ;
;                                    ;                                ; lfsr_32:LFSR_32_2|sr[8], lfsr_32:LFSR_32_2|sr[7]                                     ;
; lfsr_32:LFSR_32_6|sr[12]           ; Lost Fanouts                   ; lfsr_32:LFSR_32_6|sr[11], lfsr_32:LFSR_32_6|sr[10], lfsr_32:LFSR_32_6|sr[9],         ;
;                                    ;                                ; lfsr_32:LFSR_32_6|sr[8], lfsr_32:LFSR_32_6|sr[7]                                     ;
; lfsr_32:LFSR_32_1|sr[12]           ; Lost Fanouts                   ; lfsr_32:LFSR_32_1|sr[11], lfsr_32:LFSR_32_1|sr[10], lfsr_32:LFSR_32_1|sr[9],         ;
;                                    ;                                ; lfsr_32:LFSR_32_1|sr[8], lfsr_32:LFSR_32_1|sr[7]                                     ;
; lfsr_32:LFSR_32_7|sr[12]           ; Lost Fanouts                   ; lfsr_32:LFSR_32_7|sr[11], lfsr_32:LFSR_32_7|sr[10], lfsr_32:LFSR_32_7|sr[9],         ;
;                                    ;                                ; lfsr_32:LFSR_32_7|sr[8], lfsr_32:LFSR_32_7|sr[7]                                     ;
; lfsr_32:LFSR_32_0|sr[12]           ; Lost Fanouts                   ; lfsr_32:LFSR_32_0|sr[11], lfsr_32:LFSR_32_0|sr[10], lfsr_32:LFSR_32_0|sr[9],         ;
;                                    ;                                ; lfsr_32:LFSR_32_0|sr[8], lfsr_32:LFSR_32_0|sr[7]                                     ;
; lfsr_32:LFSR_32_6|sr[6]            ; Lost Fanouts                   ; lfsr_32:LFSR_32_6|sr[5], lfsr_32:LFSR_32_6|sr[4]                                     ;
; lfsr_32:LFSR_32_6|sr[3]            ; Lost Fanouts                   ; lfsr_32:LFSR_32_6|sr[2], lfsr_32:LFSR_32_6|sr[1]                                     ;
; lfsr_32:LFSR_32_7|sr[18]           ; Lost Fanouts                   ; lfsr_32:LFSR_32_7|sr[17], lfsr_32:LFSR_32_7|sr[16]                                   ;
; lfsr_32:LFSR_32_6|sr[18]           ; Lost Fanouts                   ; lfsr_32:LFSR_32_6|sr[17], lfsr_32:LFSR_32_6|sr[16]                                   ;
; lfsr_32:LFSR_32_5|sr[3]            ; Lost Fanouts                   ; lfsr_32:LFSR_32_5|sr[2], lfsr_32:LFSR_32_5|sr[1]                                     ;
; lfsr_32:LFSR_32_5|sr[6]            ; Lost Fanouts                   ; lfsr_32:LFSR_32_5|sr[5], lfsr_32:LFSR_32_5|sr[4]                                     ;
; lfsr_32:LFSR_32_5|sr[18]           ; Lost Fanouts                   ; lfsr_32:LFSR_32_5|sr[17], lfsr_32:LFSR_32_5|sr[16]                                   ;
; lfsr_32:LFSR_32_4|sr[3]            ; Lost Fanouts                   ; lfsr_32:LFSR_32_4|sr[2], lfsr_32:LFSR_32_4|sr[1]                                     ;
; lfsr_32:LFSR_32_4|sr[6]            ; Lost Fanouts                   ; lfsr_32:LFSR_32_4|sr[5], lfsr_32:LFSR_32_4|sr[4]                                     ;
; lfsr_32:LFSR_32_7|sr[3]            ; Lost Fanouts                   ; lfsr_32:LFSR_32_7|sr[2], lfsr_32:LFSR_32_7|sr[1]                                     ;
; lfsr_32:LFSR_32_7|sr[6]            ; Lost Fanouts                   ; lfsr_32:LFSR_32_7|sr[5], lfsr_32:LFSR_32_7|sr[4]                                     ;
; lfsr_32:LFSR_32_4|sr[18]           ; Lost Fanouts                   ; lfsr_32:LFSR_32_4|sr[17], lfsr_32:LFSR_32_4|sr[16]                                   ;
; lfsr_32:LFSR_32_0|sr[18]           ; Lost Fanouts                   ; lfsr_32:LFSR_32_0|sr[17], lfsr_32:LFSR_32_0|sr[16]                                   ;
; lfsr_32:LFSR_32_3|sr[6]            ; Lost Fanouts                   ; lfsr_32:LFSR_32_3|sr[5], lfsr_32:LFSR_32_3|sr[4]                                     ;
; lfsr_32:LFSR_32_3|sr[3]            ; Lost Fanouts                   ; lfsr_32:LFSR_32_3|sr[2], lfsr_32:LFSR_32_3|sr[1]                                     ;
; lfsr_32:LFSR_32_3|sr[18]           ; Lost Fanouts                   ; lfsr_32:LFSR_32_3|sr[17], lfsr_32:LFSR_32_3|sr[16]                                   ;
; lfsr_32:LFSR_32_2|sr[3]            ; Lost Fanouts                   ; lfsr_32:LFSR_32_2|sr[2], lfsr_32:LFSR_32_2|sr[1]                                     ;
; lfsr_32:LFSR_32_0|sr[6]            ; Lost Fanouts                   ; lfsr_32:LFSR_32_0|sr[5], lfsr_32:LFSR_32_0|sr[4]                                     ;
; lfsr_32:LFSR_32_2|sr[6]            ; Lost Fanouts                   ; lfsr_32:LFSR_32_2|sr[5], lfsr_32:LFSR_32_2|sr[4]                                     ;
; lfsr_32:LFSR_32_2|sr[18]           ; Lost Fanouts                   ; lfsr_32:LFSR_32_2|sr[17], lfsr_32:LFSR_32_2|sr[16]                                   ;
; lfsr_32:LFSR_32_1|sr[3]            ; Lost Fanouts                   ; lfsr_32:LFSR_32_1|sr[2], lfsr_32:LFSR_32_1|sr[1]                                     ;
; lfsr_32:LFSR_32_0|sr[3]            ; Lost Fanouts                   ; lfsr_32:LFSR_32_0|sr[2], lfsr_32:LFSR_32_0|sr[1]                                     ;
; lfsr_32:LFSR_32_1|sr[6]            ; Lost Fanouts                   ; lfsr_32:LFSR_32_1|sr[5], lfsr_32:LFSR_32_1|sr[4]                                     ;
; lfsr_32:LFSR_32_1|sr[18]           ; Lost Fanouts                   ; lfsr_32:LFSR_32_1|sr[17], lfsr_32:LFSR_32_1|sr[16]                                   ;
; lfsr_32:LFSR_32_0|sr[15]           ; Lost Fanouts                   ; lfsr_32:LFSR_32_0|sr[14]                                                             ;
; lfsr_32:LFSR_32_7|sr[15]           ; Lost Fanouts                   ; lfsr_32:LFSR_32_7|sr[14]                                                             ;
; lfsr_32:LFSR_32_1|sr[15]           ; Lost Fanouts                   ; lfsr_32:LFSR_32_1|sr[14]                                                             ;
; lfsr_32:LFSR_32_6|sr[15]           ; Lost Fanouts                   ; lfsr_32:LFSR_32_6|sr[14]                                                             ;
; lfsr_32:LFSR_32_2|sr[15]           ; Lost Fanouts                   ; lfsr_32:LFSR_32_2|sr[14]                                                             ;
; lfsr_32:LFSR_32_5|sr[15]           ; Lost Fanouts                   ; lfsr_32:LFSR_32_5|sr[14]                                                             ;
; lfsr_32:LFSR_32_3|sr[15]           ; Lost Fanouts                   ; lfsr_32:LFSR_32_3|sr[14]                                                             ;
; lfsr_32:LFSR_32_4|sr[15]           ; Lost Fanouts                   ; lfsr_32:LFSR_32_4|sr[14]                                                             ;
+------------------------------------+--------------------------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 197   ;
; Number of registers using Synchronous Clear  ; 70    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 127   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 73    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; rs232_ser:RS232_SER_0|tx               ; 2       ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |de0_pulse_gen_top|rs232_ser:RS232_SER_0|shift_reg[6]  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |de0_pulse_gen_top|rs232_ser:RS232_SER_0|launch_cnt[1] ;
; 6:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |de0_pulse_gen_top|rs232_des:RS232_DES_0|latch_cnt[0]  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |de0_pulse_gen_top|rs232_ser:RS232_SER_0|shift_cnt     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |de0_pulse_gen_top|rs232_des:RS232_DES_0|shift_cnt     ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |de0_pulse_gen_top|fcr_ctrl:FCR_0|Selector48           ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |de0_pulse_gen_top|fcr_ctrl:FCR_0|Selector47           ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |de0_pulse_gen_top|rs232_ser:RS232_SER_0|Selector9     ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |de0_pulse_gen_top|rs232_ser:RS232_SER_0|Selector8     ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; No         ; |de0_pulse_gen_top|rs232_des:RS232_DES_0|Selector8     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+


+---------------------------------------------------------------------+
; Source assignments for fcr_ctrl:FCR_0|sync:SYNC0                    ;
+-----------------------------+------------------------+------+-------+
; Assignment                  ; Value                  ; From ; To    ;
+-----------------------------+------------------------+------+-------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; ff[0] ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; ff[0] ;
; PRESERVE_REGISTER           ; ON                     ; -    ; ff[0] ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; ff[1] ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; ff[1] ;
; PRESERVE_REGISTER           ; ON                     ; -    ; ff[1] ;
+-----------------------------+------------------------+------+-------+


+---------------------------------------------------------------------+
; Source assignments for fcr_ctrl:FCR_0|sync:SYNC1                    ;
+-----------------------------+------------------------+------+-------+
; Assignment                  ; Value                  ; From ; To    ;
+-----------------------------+------------------------+------+-------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; ff[0] ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; ff[0] ;
; PRESERVE_REGISTER           ; ON                     ; -    ; ff[0] ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; ff[1] ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; ff[1] ;
; PRESERVE_REGISTER           ; ON                     ; -    ; ff[1] ;
+-----------------------------+------------------------+------+-------+


+---------------------------------------------------------------------+
; Source assignments for rs232_des:RS232_DES_0|sync:SYNC0             ;
+-----------------------------+------------------------+------+-------+
; Assignment                  ; Value                  ; From ; To    ;
+-----------------------------+------------------------+------+-------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; ff[0] ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; ff[0] ;
; PRESERVE_REGISTER           ; ON                     ; -    ; ff[0] ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; ff[1] ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; ff[1] ;
; PRESERVE_REGISTER           ; ON                     ; -    ; ff[1] ;
+-----------------------------+------------------------+------+-------+


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL0:PLL0_0|PLL0_0002:pll0_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+--------------------------------------+
; Parameter Name                       ; Value                  ; Type                                 ;
+--------------------------------------+------------------------+--------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                               ;
; fractional_vco_multiplier            ; false                  ; String                               ;
; pll_type                             ; General                ; String                               ;
; pll_subtype                          ; General                ; String                               ;
; number_of_clocks                     ; 2                      ; Signed Integer                       ;
; operation_mode                       ; direct                 ; String                               ;
; deserialization_factor               ; 4                      ; Signed Integer                       ;
; data_rate                            ; 0                      ; Signed Integer                       ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                       ;
; output_clock_frequency0              ; 50.000000 MHz          ; String                               ;
; phase_shift0                         ; 0 ps                   ; String                               ;
; duty_cycle0                          ; 50                     ; Signed Integer                       ;
; output_clock_frequency1              ; 200.000000 MHz         ; String                               ;
; phase_shift1                         ; 0 ps                   ; String                               ;
; duty_cycle1                          ; 50                     ; Signed Integer                       ;
; output_clock_frequency2              ; 0 MHz                  ; String                               ;
; phase_shift2                         ; 0 ps                   ; String                               ;
; duty_cycle2                          ; 50                     ; Signed Integer                       ;
; output_clock_frequency3              ; 0 MHz                  ; String                               ;
; phase_shift3                         ; 0 ps                   ; String                               ;
; duty_cycle3                          ; 50                     ; Signed Integer                       ;
; output_clock_frequency4              ; 0 MHz                  ; String                               ;
; phase_shift4                         ; 0 ps                   ; String                               ;
; duty_cycle4                          ; 50                     ; Signed Integer                       ;
; output_clock_frequency5              ; 0 MHz                  ; String                               ;
; phase_shift5                         ; 0 ps                   ; String                               ;
; duty_cycle5                          ; 50                     ; Signed Integer                       ;
; output_clock_frequency6              ; 0 MHz                  ; String                               ;
; phase_shift6                         ; 0 ps                   ; String                               ;
; duty_cycle6                          ; 50                     ; Signed Integer                       ;
; output_clock_frequency7              ; 0 MHz                  ; String                               ;
; phase_shift7                         ; 0 ps                   ; String                               ;
; duty_cycle7                          ; 50                     ; Signed Integer                       ;
; output_clock_frequency8              ; 0 MHz                  ; String                               ;
; phase_shift8                         ; 0 ps                   ; String                               ;
; duty_cycle8                          ; 50                     ; Signed Integer                       ;
; output_clock_frequency9              ; 0 MHz                  ; String                               ;
; phase_shift9                         ; 0 ps                   ; String                               ;
; duty_cycle9                          ; 50                     ; Signed Integer                       ;
; output_clock_frequency10             ; 0 MHz                  ; String                               ;
; phase_shift10                        ; 0 ps                   ; String                               ;
; duty_cycle10                         ; 50                     ; Signed Integer                       ;
; output_clock_frequency11             ; 0 MHz                  ; String                               ;
; phase_shift11                        ; 0 ps                   ; String                               ;
; duty_cycle11                         ; 50                     ; Signed Integer                       ;
; output_clock_frequency12             ; 0 MHz                  ; String                               ;
; phase_shift12                        ; 0 ps                   ; String                               ;
; duty_cycle12                         ; 50                     ; Signed Integer                       ;
; output_clock_frequency13             ; 0 MHz                  ; String                               ;
; phase_shift13                        ; 0 ps                   ; String                               ;
; duty_cycle13                         ; 50                     ; Signed Integer                       ;
; output_clock_frequency14             ; 0 MHz                  ; String                               ;
; phase_shift14                        ; 0 ps                   ; String                               ;
; duty_cycle14                         ; 50                     ; Signed Integer                       ;
; output_clock_frequency15             ; 0 MHz                  ; String                               ;
; phase_shift15                        ; 0 ps                   ; String                               ;
; duty_cycle15                         ; 50                     ; Signed Integer                       ;
; output_clock_frequency16             ; 0 MHz                  ; String                               ;
; phase_shift16                        ; 0 ps                   ; String                               ;
; duty_cycle16                         ; 50                     ; Signed Integer                       ;
; output_clock_frequency17             ; 0 MHz                  ; String                               ;
; phase_shift17                        ; 0 ps                   ; String                               ;
; duty_cycle17                         ; 50                     ; Signed Integer                       ;
; clock_name_0                         ;                        ; String                               ;
; clock_name_1                         ;                        ; String                               ;
; clock_name_2                         ;                        ; String                               ;
; clock_name_3                         ;                        ; String                               ;
; clock_name_4                         ;                        ; String                               ;
; clock_name_5                         ;                        ; String                               ;
; clock_name_6                         ;                        ; String                               ;
; clock_name_7                         ;                        ; String                               ;
; clock_name_8                         ;                        ; String                               ;
; clock_name_global_0                  ; false                  ; String                               ;
; clock_name_global_1                  ; false                  ; String                               ;
; clock_name_global_2                  ; false                  ; String                               ;
; clock_name_global_3                  ; false                  ; String                               ;
; clock_name_global_4                  ; false                  ; String                               ;
; clock_name_global_5                  ; false                  ; String                               ;
; clock_name_global_6                  ; false                  ; String                               ;
; clock_name_global_7                  ; false                  ; String                               ;
; clock_name_global_8                  ; false                  ; String                               ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                       ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                       ;
; m_cnt_bypass_en                      ; false                  ; String                               ;
; m_cnt_odd_div_duty_en                ; false                  ; String                               ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                       ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                       ;
; n_cnt_bypass_en                      ; false                  ; String                               ;
; n_cnt_odd_div_duty_en                ; false                  ; String                               ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en0                     ; false                  ; String                               ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                               ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en1                     ; false                  ; String                               ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                               ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en2                     ; false                  ; String                               ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                               ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en3                     ; false                  ; String                               ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                               ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en4                     ; false                  ; String                               ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                               ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en5                     ; false                  ; String                               ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                               ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en6                     ; false                  ; String                               ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                               ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en7                     ; false                  ; String                               ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                               ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en8                     ; false                  ; String                               ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                               ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en9                     ; false                  ; String                               ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                               ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en10                    ; false                  ; String                               ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                               ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en11                    ; false                  ; String                               ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                               ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en12                    ; false                  ; String                               ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                               ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en13                    ; false                  ; String                               ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                               ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en14                    ; false                  ; String                               ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                               ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en15                    ; false                  ; String                               ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                               ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en16                    ; false                  ; String                               ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                               ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en17                    ; false                  ; String                               ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                               ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                       ;
; pll_vco_div                          ; 1                      ; Signed Integer                       ;
; pll_slf_rst                          ; false                  ; String                               ;
; pll_bw_sel                           ; low                    ; String                               ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                               ;
; pll_cp_current                       ; 0                      ; Signed Integer                       ;
; pll_bwctrl                           ; 0                      ; Signed Integer                       ;
; pll_fractional_division              ; 1                      ; Signed Integer                       ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                       ;
; pll_dsm_out_sel                      ; 1st_order              ; String                               ;
; mimic_fbclk_type                     ; gclk                   ; String                               ;
; pll_fbclk_mux_1                      ; glb                    ; String                               ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                               ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                               ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                       ;
; refclk1_frequency                    ; 0 MHz                  ; String                               ;
; pll_clkin_0_src                      ; clk_0                  ; String                               ;
; pll_clkin_1_src                      ; clk_0                  ; String                               ;
; pll_clk_loss_sw_en                   ; false                  ; String                               ;
; pll_auto_clk_sw_en                   ; false                  ; String                               ;
; pll_manu_clk_sw_en                   ; false                  ; String                               ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                       ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                               ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                               ;
+--------------------------------------+------------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debounce:DB_0          ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; P_DEFVAL       ; 0                                ; Signed Integer  ;
; P_DELAY        ; 00000000001001100010010110100000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debounce:DB_1          ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; P_DEFVAL       ; 0                                ; Signed Integer  ;
; P_DELAY        ; 00000000001001100010010110100000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: config_ind:CONFIG_IND_0 ;
+----------------+----------+------------------------------------------+
; Parameter Name ; Value    ; Type                                     ;
+----------------+----------+------------------------------------------+
; P_CLK_FREQ_HZ  ; 50000000 ; Signed Integer                           ;
+----------------+----------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fcr_ctrl:FCR_0|sync:SYNC0 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; P_DEFVAL       ; 0     ; Unsigned Binary                               ;
; P_NFF          ; 2     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fcr_ctrl:FCR_0|sync:SYNC1 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; P_DEFVAL       ; 0     ; Unsigned Binary                               ;
; P_NFF          ; 2     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rs232_des:RS232_DES_0 ;
+----------------+----------+----------------------------------------+
; Parameter Name ; Value    ; Type                                   ;
+----------------+----------+----------------------------------------+
; P_CLK_FREQ_HZ  ; 50000000 ; Signed Integer                         ;
; P_BAUD_RATE    ; 3000000  ; Signed Integer                         ;
+----------------+----------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rs232_des:RS232_DES_0|sync:SYNC0 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; P_DEFVAL       ; 0     ; Unsigned Binary                                      ;
; P_NFF          ; 2     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rs232_ser:RS232_SER_0 ;
+----------------+----------+----------------------------------------+
; Parameter Name ; Value    ; Type                                   ;
+----------------+----------+----------------------------------------+
; P_CLK_FREQ_HZ  ; 50000000 ; Signed Integer                         ;
; P_BAUD_RATE    ; 3000000  ; Signed Integer                         ;
+----------------+----------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lfsr_32:LFSR_32_0      ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; P_INIT_SEED    ; 11010110011101111000100100111000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lfsr_32:LFSR_32_1      ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; P_INIT_SEED    ; 00101101000011110011100000000001 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lfsr_32:LFSR_32_2      ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; P_INIT_SEED    ; 11110010001100111000110010000101 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lfsr_32:LFSR_32_3      ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; P_INIT_SEED    ; 11111101001010000101001100111100 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lfsr_32:LFSR_32_4      ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; P_INIT_SEED    ; 10010110111110001010011000011010 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lfsr_32:LFSR_32_5      ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; P_INIT_SEED    ; 10010101010011011100000010100011 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lfsr_32:LFSR_32_6      ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; P_INIT_SEED    ; 00111011010000010011011111110111 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lfsr_32:LFSR_32_7      ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; P_INIT_SEED    ; 10100000110000111100010111010101 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pulse_gen:PG_7"                                                                                                                                                                            ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; x_low         ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; x_low_wr      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; x_low_wr[-1]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; x_high        ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; x_high_wr     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; x_high_wr[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "lfsr_32:LFSR_32_7"        ;
+---------+--------+----------+------------------------+
; Port    ; Type   ; Severity ; Details                ;
+---------+--------+----------+------------------------+
; seed    ; Input  ; Info     ; Explicitly unconnected ;
; seed_wr ; Input  ; Info     ; Explicitly unconnected ;
; y       ; Output ; Info     ; Explicitly unconnected ;
+---------+--------+----------+------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pulse_gen:PG_6"                                                                                                                                                                            ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; x_low         ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; x_low_wr      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; x_low_wr[-1]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; x_high        ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; x_high_wr     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; x_high_wr[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "lfsr_32:LFSR_32_6"        ;
+---------+--------+----------+------------------------+
; Port    ; Type   ; Severity ; Details                ;
+---------+--------+----------+------------------------+
; seed    ; Input  ; Info     ; Explicitly unconnected ;
; seed_wr ; Input  ; Info     ; Explicitly unconnected ;
; y       ; Output ; Info     ; Explicitly unconnected ;
+---------+--------+----------+------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pulse_gen:PG_5"                                                                                                                                                                            ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; x_low         ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; x_low_wr      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; x_low_wr[-1]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; x_high        ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; x_high_wr     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; x_high_wr[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "lfsr_32:LFSR_32_5"        ;
+---------+--------+----------+------------------------+
; Port    ; Type   ; Severity ; Details                ;
+---------+--------+----------+------------------------+
; seed    ; Input  ; Info     ; Explicitly unconnected ;
; seed_wr ; Input  ; Info     ; Explicitly unconnected ;
; y       ; Output ; Info     ; Explicitly unconnected ;
+---------+--------+----------+------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pulse_gen:PG_4"                                                                                                                                                                            ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; x_low         ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; x_low_wr      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; x_low_wr[-1]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; x_high        ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; x_high_wr     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; x_high_wr[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "lfsr_32:LFSR_32_4"        ;
+---------+--------+----------+------------------------+
; Port    ; Type   ; Severity ; Details                ;
+---------+--------+----------+------------------------+
; seed    ; Input  ; Info     ; Explicitly unconnected ;
; seed_wr ; Input  ; Info     ; Explicitly unconnected ;
; y       ; Output ; Info     ; Explicitly unconnected ;
+---------+--------+----------+------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pulse_gen:PG_3"                                                                                                                                                                            ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; x_low         ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; x_low_wr      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; x_low_wr[-1]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; x_high        ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; x_high_wr     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; x_high_wr[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "lfsr_32:LFSR_32_3"        ;
+---------+--------+----------+------------------------+
; Port    ; Type   ; Severity ; Details                ;
+---------+--------+----------+------------------------+
; seed    ; Input  ; Info     ; Explicitly unconnected ;
; seed_wr ; Input  ; Info     ; Explicitly unconnected ;
; y       ; Output ; Info     ; Explicitly unconnected ;
+---------+--------+----------+------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pulse_gen:PG_2"                                                                                                                                                                            ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; x_low         ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; x_low_wr      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; x_low_wr[-1]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; x_high        ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; x_high_wr     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; x_high_wr[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "lfsr_32:LFSR_32_2"        ;
+---------+--------+----------+------------------------+
; Port    ; Type   ; Severity ; Details                ;
+---------+--------+----------+------------------------+
; seed    ; Input  ; Info     ; Explicitly unconnected ;
; seed_wr ; Input  ; Info     ; Explicitly unconnected ;
; y       ; Output ; Info     ; Explicitly unconnected ;
+---------+--------+----------+------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pulse_gen:PG_1"                                                                                                                                                                            ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; x_low         ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; x_low_wr      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; x_low_wr[-1]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; x_high        ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; x_high_wr     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; x_high_wr[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "lfsr_32:LFSR_32_1"        ;
+---------+--------+----------+------------------------+
; Port    ; Type   ; Severity ; Details                ;
+---------+--------+----------+------------------------+
; seed    ; Input  ; Info     ; Explicitly unconnected ;
; seed_wr ; Input  ; Info     ; Explicitly unconnected ;
; y       ; Output ; Info     ; Explicitly unconnected ;
+---------+--------+----------+------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pulse_gen:PG_0"                                                                                                                                                                            ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; x_low         ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; x_low_wr      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; x_low_wr[-1]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; x_high        ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; x_high_wr     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; x_high_wr[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "lfsr_32:LFSR_32_0"        ;
+---------+--------+----------+------------------------+
; Port    ; Type   ; Severity ; Details                ;
+---------+--------+----------+------------------------+
; seed    ; Input  ; Info     ; Explicitly unconnected ;
; seed_wr ; Input  ; Info     ; Explicitly unconnected ;
; y       ; Output ; Info     ; Explicitly unconnected ;
+---------+--------+----------+------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "pedge_req:PEDGE_REQ_0" ;
+-------+-------+----------+------------------------+
; Port  ; Type  ; Severity ; Details                ;
+-------+-------+----------+------------------------+
; rst_n ; Input ; Info     ; Stuck at VCC           ;
+-------+-------+----------+------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "rs232_des:RS232_DES_0" ;
+--------------+-------+----------+-----------------+
; Port         ; Type  ; Severity ; Details         ;
+--------------+-------+----------+-----------------+
; rx_fifo_full ; Input ; Info     ; Stuck at GND    ;
+--------------+-------+----------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fcr_ctrl:FCR_0"                                                                              ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; rsp_byte_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cmd_busy      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------+
; Port Connectivity Checks: "debounce:DB_1" ;
+-------+-------+----------+----------------+
; Port  ; Type  ; Severity ; Details        ;
+-------+-------+----------+----------------+
; rst_n ; Input ; Info     ; Stuck at VCC   ;
+-------+-------+----------+----------------+


+-------------------------------------------+
; Port Connectivity Checks: "debounce:DB_0" ;
+-------+-------+----------+----------------+
; Port  ; Type  ; Severity ; Details        ;
+-------+-------+----------+----------------+
; rst_n ; Input ; Info     ; Stuck at VCC   ;
+-------+-------+----------+----------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 197                         ;
;     CLR               ; 44                          ;
;     CLR SCLR          ; 26                          ;
;     ENA               ; 16                          ;
;     ENA CLR           ; 57                          ;
;     SCLR              ; 44                          ;
;     plain             ; 10                          ;
; arriav_io_obuf        ; 98                          ;
; arriav_lcell_comb     ; 165                         ;
;     arith             ; 69                          ;
;         1 data inputs ; 69                          ;
;     normal            ; 96                          ;
;         0 data inputs ; 1                           ;
;         2 data inputs ; 12                          ;
;         3 data inputs ; 11                          ;
;         4 data inputs ; 21                          ;
;         5 data inputs ; 23                          ;
;         6 data inputs ; 28                          ;
; boundary_port         ; 206                         ;
; generic_pll           ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 3.40                        ;
; Average LUT depth     ; 1.67                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition
    Info: Processing started: Fri Dec  7 16:22:31 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off de0_pulse_gen -c de0_pulse_gen
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file hdl/version_number.v
    Info (12023): Found entity 1: version_number File: /home/tyler/de0_pulse_gen/hdl/version_number.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hdl/lfsr_32.v
    Info (12023): Found entity 1: lfsr_32 File: /home/tyler/de0_pulse_gen/hdl/lfsr_32.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file hdl/pulse_gen.v
    Info (12023): Found entity 1: pulse_gen File: /home/tyler/de0_pulse_gen/hdl/pulse_gen.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file hdl/exp_pgen.v
    Info (12023): Found entity 1: exp_pgen File: /home/tyler/de0_pulse_gen/hdl/exp_pgen.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file hdl/debounce.v
    Info (12023): Found entity 1: debounce File: /home/tyler/de0_pulse_gen/hdl/debounce.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file hdl/pedge_req.v
    Info (12023): Found entity 1: pedge_req File: /home/tyler/de0_pulse_gen/hdl/pedge_req.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file hdl/fcr_ctrl.v
    Info (12023): Found entity 1: fcr_ctrl File: /home/tyler/de0_pulse_gen/hdl/fcr_ctrl.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file de0_pulse_gen_top.v
    Info (12023): Found entity 1: de0_pulse_gen_top File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file hdl/rst_gen.v
    Info (12023): Found entity 1: rst_gen File: /home/tyler/de0_pulse_gen/hdl/rst_gen.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file hdl/rs232_ser.v
    Info (12023): Found entity 1: rs232_ser File: /home/tyler/de0_pulse_gen/hdl/rs232_ser.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file hdl/rs232_des.v
    Info (12023): Found entity 1: rs232_des File: /home/tyler/de0_pulse_gen/hdl/rs232_des.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file hdl/posedge_detector.v
    Info (12023): Found entity 1: posedge_detector File: /home/tyler/de0_pulse_gen/hdl/posedge_detector.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file hdl/negedge_detector.v
    Info (12023): Found entity 1: negedge_detector File: /home/tyler/de0_pulse_gen/hdl/negedge_detector.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file hdl/config_ind.v
    Info (12023): Found entity 1: config_ind File: /home/tyler/de0_pulse_gen/hdl/config_ind.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file hdl/sync.v
    Info (12023): Found entity 1: sync File: /home/tyler/de0_pulse_gen/hdl/sync.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file PLL0.v
    Info (12023): Found entity 1: PLL0 File: /home/tyler/de0_pulse_gen/PLL0.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file PLL0/PLL0_0002.v
    Info (12023): Found entity 1: PLL0_0002 File: /home/tyler/de0_pulse_gen/PLL0/PLL0_0002.v Line: 2
Warning (10037): Verilog HDL or VHDL warning at fcr_ctrl.v(185): conditional expression evaluates to a constant File: /home/tyler/de0_pulse_gen/hdl/fcr_ctrl.v Line: 185
Info (12127): Elaborating entity "de0_pulse_gen_top" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at de0_pulse_gen_top.v(407): truncated value with size 32 to match size of target (1) File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 407
Warning (10230): Verilog HDL assignment warning at de0_pulse_gen_top.v(411): truncated value with size 32 to match size of target (1) File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 411
Warning (10230): Verilog HDL assignment warning at de0_pulse_gen_top.v(432): truncated value with size 32 to match size of target (1) File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 432
Warning (10230): Verilog HDL assignment warning at de0_pulse_gen_top.v(433): truncated value with size 32 to match size of target (1) File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 433
Warning (10034): Output port "DRAM_ADDR" at de0_pulse_gen_top.v(31) has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 31
Warning (10034): Output port "DRAM_BA" at de0_pulse_gen_top.v(32) has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 32
Warning (10034): Output port "HEX0" at de0_pulse_gen_top.v(48) has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 48
Warning (10034): Output port "HEX1" at de0_pulse_gen_top.v(51) has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 51
Warning (10034): Output port "HEX2" at de0_pulse_gen_top.v(54) has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 54
Warning (10034): Output port "HEX3" at de0_pulse_gen_top.v(57) has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 57
Warning (10034): Output port "HEX4" at de0_pulse_gen_top.v(60) has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 60
Warning (10034): Output port "HEX5" at de0_pulse_gen_top.v(63) has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 63
Warning (10034): Output port "LEDR[9..3]" at de0_pulse_gen_top.v(69) has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 69
Warning (10034): Output port "VGA_B" at de0_pulse_gen_top.v(89) has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 89
Warning (10034): Output port "VGA_G" at de0_pulse_gen_top.v(90) has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 90
Warning (10034): Output port "VGA_R" at de0_pulse_gen_top.v(92) has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 92
Warning (10034): Output port "DRAM_CAS_N" at de0_pulse_gen_top.v(33) has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 33
Warning (10034): Output port "DRAM_CKE" at de0_pulse_gen_top.v(34) has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 34
Warning (10034): Output port "DRAM_CLK" at de0_pulse_gen_top.v(35) has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 35
Warning (10034): Output port "DRAM_CS_N" at de0_pulse_gen_top.v(36) has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 36
Warning (10034): Output port "DRAM_LDQM" at de0_pulse_gen_top.v(38) has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 38
Warning (10034): Output port "DRAM_RAS_N" at de0_pulse_gen_top.v(39) has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 39
Warning (10034): Output port "DRAM_UDQM" at de0_pulse_gen_top.v(40) has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 40
Warning (10034): Output port "DRAM_WE_N" at de0_pulse_gen_top.v(41) has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 41
Warning (10034): Output port "SD_CLK" at de0_pulse_gen_top.v(81) has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 81
Warning (10034): Output port "VGA_HS" at de0_pulse_gen_top.v(91) has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 91
Warning (10034): Output port "VGA_VS" at de0_pulse_gen_top.v(94) has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 94
Info (12128): Elaborating entity "PLL0" for hierarchy "PLL0:PLL0_0" File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 109
Info (12128): Elaborating entity "PLL0_0002" for hierarchy "PLL0:PLL0_0|PLL0_0002:pll0_inst" File: /home/tyler/de0_pulse_gen/PLL0.v Line: 22
Info (12128): Elaborating entity "altera_pll" for hierarchy "PLL0:PLL0_0|PLL0_0002:pll0_inst|altera_pll:altera_pll_i" File: /home/tyler/de0_pulse_gen/PLL0/PLL0_0002.v Line: 88
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "PLL0:PLL0_0|PLL0_0002:pll0_inst|altera_pll:altera_pll_i" File: /home/tyler/de0_pulse_gen/PLL0/PLL0_0002.v Line: 88
Info (12133): Instantiated megafunction "PLL0:PLL0_0|PLL0_0002:pll0_inst|altera_pll:altera_pll_i" with the following parameter: File: /home/tyler/de0_pulse_gen/PLL0/PLL0_0002.v Line: 88
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "50.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "200.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "debounce" for hierarchy "debounce:DB_0" File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 115
Warning (10230): Verilog HDL assignment warning at debounce.v(58): truncated value with size 32 to match size of target (1) File: /home/tyler/de0_pulse_gen/hdl/debounce.v Line: 58
Warning (10230): Verilog HDL assignment warning at debounce.v(59): truncated value with size 32 to match size of target (1) File: /home/tyler/de0_pulse_gen/hdl/debounce.v Line: 59
Info (12128): Elaborating entity "version_number" for hierarchy "version_number:VNUM_0" File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 123
Info (12128): Elaborating entity "config_ind" for hierarchy "config_ind:CONFIG_IND_0" File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 132
Info (12128): Elaborating entity "fcr_ctrl" for hierarchy "fcr_ctrl:FCR_0" File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 165
Warning (10036): Verilog HDL or VHDL warning at fcr_ctrl.v(41): object "data" assigned a value but never read File: /home/tyler/de0_pulse_gen/hdl/fcr_ctrl.v Line: 41
Warning (10036): Verilog HDL or VHDL warning at fcr_ctrl.v(46): object "erm_clear_cnt" assigned a value but never read File: /home/tyler/de0_pulse_gen/hdl/fcr_ctrl.v Line: 46
Info (10264): Verilog HDL Case Statement information at fcr_ctrl.v(170): all case item expressions in this case statement are onehot File: /home/tyler/de0_pulse_gen/hdl/fcr_ctrl.v Line: 170
Info (12128): Elaborating entity "sync" for hierarchy "fcr_ctrl:FCR_0|sync:SYNC0" File: /home/tyler/de0_pulse_gen/hdl/fcr_ctrl.v Line: 108
Info (12128): Elaborating entity "negedge_detector" for hierarchy "fcr_ctrl:FCR_0|negedge_detector:NEDGE1" File: /home/tyler/de0_pulse_gen/hdl/fcr_ctrl.v Line: 112
Info (12128): Elaborating entity "posedge_detector" for hierarchy "fcr_ctrl:FCR_0|posedge_detector:PEDGE0" File: /home/tyler/de0_pulse_gen/hdl/fcr_ctrl.v Line: 297
Info (12128): Elaborating entity "rs232_des" for hierarchy "rs232_des:RS232_DES_0" File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 179
Info (12128): Elaborating entity "rs232_ser" for hierarchy "rs232_ser:RS232_SER_0" File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 195
Info (12128): Elaborating entity "pedge_req" for hierarchy "pedge_req:PEDGE_REQ_0" File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 198
Info (12128): Elaborating entity "lfsr_32" for hierarchy "lfsr_32:LFSR_32_0" File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 210
Info (12128): Elaborating entity "pulse_gen" for hierarchy "pulse_gen:PG_0" File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 222
Info (12128): Elaborating entity "lfsr_32" for hierarchy "lfsr_32:LFSR_32_1" File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 235
Info (12128): Elaborating entity "lfsr_32" for hierarchy "lfsr_32:LFSR_32_2" File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 260
Info (12128): Elaborating entity "lfsr_32" for hierarchy "lfsr_32:LFSR_32_3" File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 285
Info (12128): Elaborating entity "lfsr_32" for hierarchy "lfsr_32:LFSR_32_4" File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 310
Info (12128): Elaborating entity "lfsr_32" for hierarchy "lfsr_32:LFSR_32_5" File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 335
Info (12128): Elaborating entity "lfsr_32" for hierarchy "lfsr_32:LFSR_32_6" File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 360
Info (12128): Elaborating entity "lfsr_32" for hierarchy "lfsr_32:LFSR_32_7" File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 385
Warning (12241): 8 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[8]" and its non-tri-state driver. File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 45
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[9]" and its non-tri-state driver. File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 45
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[10]" and its non-tri-state driver. File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 45
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[11]" and its non-tri-state driver. File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 45
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[24]" and its non-tri-state driver. File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 45
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[25]" and its non-tri-state driver. File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 45
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[26]" and its non-tri-state driver. File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 45
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[27]" and its non-tri-state driver. File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 45
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[29]" and its non-tri-state driver. File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 45
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GPIO_1[28]" has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 45
    Warning (13040): bidirectional pin "CLOCK4_50" has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 25
    Warning (13040): bidirectional pin "DRAM_DQ[0]" has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 37
    Warning (13040): bidirectional pin "DRAM_DQ[1]" has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 37
    Warning (13040): bidirectional pin "DRAM_DQ[2]" has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 37
    Warning (13040): bidirectional pin "DRAM_DQ[3]" has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 37
    Warning (13040): bidirectional pin "DRAM_DQ[4]" has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 37
    Warning (13040): bidirectional pin "DRAM_DQ[5]" has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 37
    Warning (13040): bidirectional pin "DRAM_DQ[6]" has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 37
    Warning (13040): bidirectional pin "DRAM_DQ[7]" has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 37
    Warning (13040): bidirectional pin "DRAM_DQ[8]" has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 37
    Warning (13040): bidirectional pin "DRAM_DQ[9]" has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 37
    Warning (13040): bidirectional pin "DRAM_DQ[10]" has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 37
    Warning (13040): bidirectional pin "DRAM_DQ[11]" has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 37
    Warning (13040): bidirectional pin "DRAM_DQ[12]" has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 37
    Warning (13040): bidirectional pin "DRAM_DQ[13]" has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 37
    Warning (13040): bidirectional pin "DRAM_DQ[14]" has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 37
    Warning (13040): bidirectional pin "DRAM_DQ[15]" has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 37
    Warning (13040): bidirectional pin "GPIO_0[0]" has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 44
    Warning (13040): bidirectional pin "GPIO_0[1]" has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 44
    Warning (13040): bidirectional pin "GPIO_0[2]" has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 44
    Warning (13040): bidirectional pin "GPIO_0[3]" has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 44
    Warning (13040): bidirectional pin "GPIO_0[4]" has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 44
    Warning (13040): bidirectional pin "GPIO_0[5]" has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 44
    Warning (13040): bidirectional pin "GPIO_0[6]" has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 44
    Warning (13040): bidirectional pin "GPIO_0[7]" has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 44
    Warning (13040): bidirectional pin "GPIO_0[8]" has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 44
    Warning (13040): bidirectional pin "GPIO_0[9]" has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 44
    Warning (13040): bidirectional pin "GPIO_0[10]" has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 44
    Warning (13040): bidirectional pin "GPIO_0[11]" has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 44
    Warning (13040): bidirectional pin "GPIO_0[12]" has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 44
    Warning (13040): bidirectional pin "GPIO_0[13]" has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 44
    Warning (13040): bidirectional pin "GPIO_0[14]" has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 44
    Warning (13040): bidirectional pin "GPIO_0[15]" has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 44
    Warning (13040): bidirectional pin "GPIO_0[16]" has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 44
    Warning (13040): bidirectional pin "GPIO_0[17]" has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 44
    Warning (13040): bidirectional pin "GPIO_0[18]" has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 44
    Warning (13040): bidirectional pin "GPIO_0[19]" has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 44
    Warning (13040): bidirectional pin "GPIO_0[20]" has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 44
    Warning (13040): bidirectional pin "GPIO_0[21]" has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 44
    Warning (13040): bidirectional pin "GPIO_0[22]" has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 44
    Warning (13040): bidirectional pin "GPIO_0[23]" has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 44
    Warning (13040): bidirectional pin "GPIO_0[24]" has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 44
    Warning (13040): bidirectional pin "GPIO_0[25]" has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 44
    Warning (13040): bidirectional pin "GPIO_0[26]" has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 44
    Warning (13040): bidirectional pin "GPIO_0[27]" has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 44
    Warning (13040): bidirectional pin "GPIO_0[28]" has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 44
    Warning (13040): bidirectional pin "GPIO_0[29]" has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 44
    Warning (13040): bidirectional pin "GPIO_0[30]" has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 44
    Warning (13040): bidirectional pin "GPIO_0[31]" has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 44
    Warning (13040): bidirectional pin "GPIO_0[32]" has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 44
    Warning (13040): bidirectional pin "GPIO_0[33]" has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 44
    Warning (13040): bidirectional pin "GPIO_0[34]" has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 44
    Warning (13040): bidirectional pin "GPIO_0[35]" has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 44
    Warning (13040): bidirectional pin "GPIO_1[0]" has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 45
    Warning (13040): bidirectional pin "GPIO_1[1]" has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 45
    Warning (13040): bidirectional pin "GPIO_1[2]" has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 45
    Warning (13040): bidirectional pin "GPIO_1[3]" has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 45
    Warning (13040): bidirectional pin "GPIO_1[4]" has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 45
    Warning (13040): bidirectional pin "GPIO_1[5]" has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 45
    Warning (13040): bidirectional pin "GPIO_1[6]" has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 45
    Warning (13040): bidirectional pin "GPIO_1[7]" has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 45
    Warning (13040): bidirectional pin "GPIO_1[12]" has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 45
    Warning (13040): bidirectional pin "GPIO_1[13]" has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 45
    Warning (13040): bidirectional pin "GPIO_1[14]" has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 45
    Warning (13040): bidirectional pin "GPIO_1[15]" has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 45
    Warning (13040): bidirectional pin "GPIO_1[16]" has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 45
    Warning (13040): bidirectional pin "GPIO_1[17]" has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 45
    Warning (13040): bidirectional pin "GPIO_1[18]" has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 45
    Warning (13040): bidirectional pin "GPIO_1[19]" has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 45
    Warning (13040): bidirectional pin "GPIO_1[20]" has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 45
    Warning (13040): bidirectional pin "GPIO_1[21]" has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 45
    Warning (13040): bidirectional pin "GPIO_1[22]" has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 45
    Warning (13040): bidirectional pin "GPIO_1[23]" has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 45
    Warning (13040): bidirectional pin "GPIO_1[30]" has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 45
    Warning (13040): bidirectional pin "GPIO_1[31]" has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 45
    Warning (13040): bidirectional pin "GPIO_1[32]" has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 45
    Warning (13040): bidirectional pin "GPIO_1[33]" has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 45
    Warning (13040): bidirectional pin "GPIO_1[34]" has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 45
    Warning (13040): bidirectional pin "GPIO_1[35]" has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 45
    Warning (13040): bidirectional pin "PS2_CLK" has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 72
    Warning (13040): bidirectional pin "PS2_CLK2" has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 73
    Warning (13040): bidirectional pin "PS2_DAT" has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 74
    Warning (13040): bidirectional pin "PS2_DAT2" has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 75
    Warning (13040): bidirectional pin "SD_CMD" has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 82
    Warning (13040): bidirectional pin "SD_DATA[0]" has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 83
    Warning (13040): bidirectional pin "SD_DATA[1]" has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 83
    Warning (13040): bidirectional pin "SD_DATA[2]" has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 83
    Warning (13040): bidirectional pin "SD_DATA[3]" has no driver File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 83
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "PLL0:PLL0_0|PLL0_0002:pll0_inst|altera_pll:altera_pll_i|outclk_wire[1]" File: /home/tyler/altera/16.0/quartus/libraries/megafunctions/altera_pll.v Line: 749
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO_1[8]~synth" File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 45
    Warning (13010): Node "GPIO_1[9]~synth" File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 45
    Warning (13010): Node "GPIO_1[10]~synth" File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 45
    Warning (13010): Node "GPIO_1[11]~synth" File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 45
    Warning (13010): Node "GPIO_1[24]~synth" File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 45
    Warning (13010): Node "GPIO_1[25]~synth" File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 45
    Warning (13010): Node "GPIO_1[26]~synth" File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 45
    Warning (13010): Node "GPIO_1[27]~synth" File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 45
    Warning (13010): Node "GPIO_1[29]~synth" File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 45
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 31
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 31
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 31
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 31
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 31
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 31
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 31
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 31
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 31
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 31
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 31
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 31
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 31
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 32
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 32
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 33
    Warning (13410): Pin "DRAM_CKE" is stuck at GND File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 34
    Warning (13410): Pin "DRAM_CLK" is stuck at GND File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 35
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 36
    Warning (13410): Pin "DRAM_LDQM" is stuck at GND File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 38
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 39
    Warning (13410): Pin "DRAM_UDQM" is stuck at GND File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 40
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 41
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 48
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 48
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 48
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 48
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 48
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 48
    Warning (13410): Pin "HEX0[6]" is stuck at GND File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 48
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 51
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 51
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 51
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 51
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 51
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 51
    Warning (13410): Pin "HEX1[6]" is stuck at GND File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 51
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 54
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 54
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 54
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 54
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 54
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 54
    Warning (13410): Pin "HEX2[6]" is stuck at GND File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 54
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 57
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 57
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 57
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 57
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 57
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 57
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 57
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 60
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 60
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 60
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 60
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 60
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 60
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 60
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 63
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 63
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 63
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 63
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 63
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 63
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 63
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 69
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 69
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 69
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 69
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 69
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 69
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 69
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 69
    Warning (13410): Pin "SD_CLK" is stuck at GND File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 81
    Warning (13410): Pin "VGA_B[0]" is stuck at GND File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 89
    Warning (13410): Pin "VGA_B[1]" is stuck at GND File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 89
    Warning (13410): Pin "VGA_B[2]" is stuck at GND File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 89
    Warning (13410): Pin "VGA_B[3]" is stuck at GND File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 89
    Warning (13410): Pin "VGA_G[0]" is stuck at GND File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 90
    Warning (13410): Pin "VGA_G[1]" is stuck at GND File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 90
    Warning (13410): Pin "VGA_G[2]" is stuck at GND File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 90
    Warning (13410): Pin "VGA_G[3]" is stuck at GND File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 90
    Warning (13410): Pin "VGA_HS" is stuck at GND File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 91
    Warning (13410): Pin "VGA_R[0]" is stuck at GND File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 92
    Warning (13410): Pin "VGA_R[1]" is stuck at GND File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 92
    Warning (13410): Pin "VGA_R[2]" is stuck at GND File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 92
    Warning (13410): Pin "VGA_R[3]" is stuck at GND File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 92
    Warning (13410): Pin "VGA_VS" is stuck at GND File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 94
Info (286030): Timing-Driven Synthesis is running
Info (17049): 280 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 230 assignments for entity "DE0_CV_Default" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK2_50 -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK3_50 -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK4_50 -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK_50 -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[0] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[10] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[11] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[12] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[1] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[2] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[3] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[4] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[5] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[6] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[7] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[8] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[9] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[0] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[1] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CAS_N -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CKE -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CLK -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CS_N -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[0] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[10] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[11] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[12] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[13] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[14] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[15] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[1] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[2] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[3] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[4] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[5] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[6] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[7] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[8] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[9] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_LDQM -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_RAS_N -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_UDQM -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_WE_N -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[0] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[10] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[11] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[12] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[13] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[14] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[15] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[16] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[17] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[18] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[19] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[1] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[20] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[21] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[22] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[23] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[24] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[25] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[26] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[27] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[28] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[29] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[2] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[30] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[31] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[32] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[33] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[34] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[35] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[3] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[4] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[5] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[6] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[7] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[8] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[9] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[0] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[10] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[11] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[12] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[13] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[14] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[15] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[16] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[17] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[18] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[19] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[1] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[20] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[21] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[22] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[23] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[24] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[25] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[26] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[27] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[28] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[29] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[2] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[30] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[31] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[32] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[33] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[34] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[35] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[3] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[4] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[5] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[6] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[7] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[8] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[9] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[0] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[1] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[2] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[3] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[4] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[5] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[6] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[0] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[1] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[2] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[3] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[4] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[5] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[6] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[0] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[1] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[2] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[3] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[4] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[5] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[6] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[0] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[1] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[2] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[3] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[4] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[5] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[6] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[0] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[1] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[2] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[3] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[4] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[5] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[6] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[0] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[1] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[2] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[3] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[4] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[5] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[6] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[0] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[1] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[2] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[3] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[0] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[1] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[2] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[3] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[4] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[5] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[6] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[7] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[8] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[9] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK2 -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT2 -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to RESET_N -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SD_CLK -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SD_CMD -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SD_DATA[0] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SD_DATA[1] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SD_DATA[2] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SD_DATA[3] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[0] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[1] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[2] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[3] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[4] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[5] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[6] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[7] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[8] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[9] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[0] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[1] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[2] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[3] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[0] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[1] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[2] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[3] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_HS -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[0] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[1] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[2] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[3] -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_VS -entity DE0_CV_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_CV_Default -section_id Top was ignored
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 14 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 19
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 22
    Warning (15610): No output dependent on input pin "KEY[3]" File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 66
    Warning (15610): No output dependent on input pin "RESET_N" File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 78
    Warning (15610): No output dependent on input pin "SW[0]" File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 86
    Warning (15610): No output dependent on input pin "SW[1]" File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 86
    Warning (15610): No output dependent on input pin "SW[2]" File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 86
    Warning (15610): No output dependent on input pin "SW[3]" File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 86
    Warning (15610): No output dependent on input pin "SW[4]" File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 86
    Warning (15610): No output dependent on input pin "SW[5]" File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 86
    Warning (15610): No output dependent on input pin "SW[6]" File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 86
    Warning (15610): No output dependent on input pin "SW[7]" File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 86
    Warning (15610): No output dependent on input pin "SW[8]" File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 86
    Warning (15610): No output dependent on input pin "SW[9]" File: /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v Line: 86
Info (21057): Implemented 448 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 90 output pins
    Info (21060): Implemented 98 bidirectional pins
    Info (21061): Implemented 241 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 482 warnings
    Info: Peak virtual memory: 1362 megabytes
    Info: Processing ended: Fri Dec  7 16:22:50 2018
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:27


