\hypertarget{union__hw__enet__iaur}{}\section{\+\_\+hw\+\_\+enet\+\_\+iaur Union Reference}
\label{union__hw__enet__iaur}\index{\+\_\+hw\+\_\+enet\+\_\+iaur@{\+\_\+hw\+\_\+enet\+\_\+iaur}}


H\+W\+\_\+\+E\+N\+E\+T\+\_\+\+I\+A\+UR -\/ Descriptor Individual Upper Address Register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+enet.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__enet__iaur_1_1__hw__enet__iaur__bitfields}{\+\_\+hw\+\_\+enet\+\_\+iaur\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__enet__iaur_a1dbcecb612aec0b61d43e5f2082afae4}{}\label{union__hw__enet__iaur_a1dbcecb612aec0b61d43e5f2082afae4}

\item 
struct \hyperlink{struct__hw__enet__iaur_1_1__hw__enet__iaur__bitfields}{\+\_\+hw\+\_\+enet\+\_\+iaur\+::\+\_\+hw\+\_\+enet\+\_\+iaur\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__enet__iaur_a946d6b34010032031c0178a2ea7392c2}{}\label{union__hw__enet__iaur_a946d6b34010032031c0178a2ea7392c2}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+E\+N\+E\+T\+\_\+\+I\+A\+UR -\/ Descriptor Individual Upper Address Register (RW) 

Reset value\+: 0x00000000U

I\+A\+UR contains the upper 32 bits of the 64-\/bit individual address hash table. The address recognition process uses this table to check for a possible match with the destination address (DA) field of receive frames with an individual DA. This register is not reset and you must initialize it. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+enet.\+h\end{DoxyCompactItemize}
