<html>
  <head>
    
  </head>
  <body bgcolor="white">
    <pre>--------------------------------------------------------------------------------
                        Calibration Status Report
--------------------------------------------------------------------------------

---------------------
; Table of Contents ;
---------------------
  1. Interface Summary
  2. Interface Details
  3. DQ Groups Masked From Calibration
  4. Rank Masked From Calibration
  5. Overall Calibration Status
  6. Margins Observed During Calibration
  7. DQ Calibration Settings
  8. DQS Calibration Settings

+----------------------------------------------------------------------------------------------------------------------------------------------------------+
| Interface Summary                                                                                                                                        |
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
+--------------------------+-------------------------------------------------------------------------------------------------------------------------------+
| Report Date              | Wed Sep 28 18:01:30 EDT 2011                                                                                                  |
| Interface Name           | mkFTop_alst4:ftop|mkDramServer_s4:dram0|ddr3_s4_uniphy:memc_memc|ddr3_s4_uniphy_0002:ddr3_s4_uniphy_inst|ddr3_s4_uniphy_p0:p0 |
| Interface Protocol       | DDR3                                                                                                                          |
| Post-calibration test    | Pass                                                                                                                          |
| Calibrated Read Latency  | 16 memory clock cycles                                                                                                        |
| Calibrated Write Latency | 5 memory clock cycles                                                                                                         |
+--------------------------+-------------------------------------------------------------------------------------------------------------------------------+

+----------------------------+
| Interface Details          |
+----------------------------+
+--------------------+-------+
| Address Width      | 13    |
| Bank Width         | 3     |
| Control Width      | 1     |
| Chip Select Width  | 1     |
| Clock Enable Width | 1     |
| ODT Width          | 1     |
| Data Width         | 16    |
| Data Mask Width    | 2     |
| Read DQS Width     | 2     |
| Write DQS Width    | 2     |
| Burst Length       | 1     |
| CAS Latency        | 7     |
| Rate               | HALF  |
| DQ Per DQS         | 8     |
| DLL Chain Length   | 8     |
| Number of Ranks    | 1     |
+--------------------+-------+

+------------------------------------+
| DQ Groups Masked From Calibration  |
+------------------------------------+
+----------+-------------------------+
| DQ Group | Status                  |
+----------+-------------------------+
| 0        | ACTIVE                  |
| 1        | ACTIVE                  |
+----------+-------------------------+

+---------------------------------+
| Rank Masked From Calibration    |
+---------------------------------+
+-------+-------------------------+
| Rank  | Status                  |
+-------+-------------------------+
| 0     | ACTIVE                  |
+-------+-------------------------+

+----------------------------------------------+
| Overall Calibration Status                   |
+----------------------------------------------+
+----------------------------------+-----------+
| Failing Stage                    | NONE      |
| Initial Failing DQ Group         | N/A       |
| Average Input Data Valid Window  | 736.00 ps |
| Average Output Data Valid Window | 460.00 ps |
+----------------------------------+-----------+

+------------------------------------------------------------------------------------------------------------------------------------+
| Margins Observed During Calibration                                                                                                |
+------------------------------------------------------------------------------------------------------------------------------------+
+----------+---------------------+----------------------+-----------------------+---------------------------+------------------------+
| DQ Group | Read DQ Margin (ps) | Write DQ Margin (ps) | Data Mask Margin (ps) | Write Leveling Range (ps) | DQS Enable Margin (ps) |
+----------+---------------------+----------------------+-----------------------+---------------------------+------------------------+
| 0        | -368 : 368          | -230 : 276           | -230 : 230            | 200 : 1972                | 1641.65103189          |
| 1        | -368 : 322          | -184 : 230           | -184 : 230            | 200 : 2022                | 1641.65103189          |
+----------+---------------------+----------------------+-----------------------+---------------------------+------------------------+

+--------------------------------------------------------------------------------------------------------+
| DQ Calibration Settings                                                                                |
+--------------------------------------------------------------------------------------------------------+
+--------+-----------------------------+--------------------------------+--------------------------------+
| DQ Pin | DQ Input Delay Setting (D1) | DQ Output Delay 1 Setting (D5) | DQ Output Delay 2 Setting (D6) |
+--------+-----------------------------+--------------------------------+--------------------------------+
| 0      | 1                           | 3                              | 3                              |
| 1      | 1                           | 4                              | 3                              |
| 2      | 1                           | 3                              | 3                              |
| 3      | 1                           | 4                              | 3                              |
| 4      | 1                           | 3                              | 3                              |
| 5      | 1                           | 3                              | 3                              |
| 6      | 0                           | 1                              | 3                              |
| 7      | 0                           | 1                              | 3                              |
| 8      | 2                           | 4                              | 3                              |
| 9      | 1                           | 3                              | 3                              |
| 10     | 1                           | 3                              | 3                              |
| 11     | 2                           | 3                              | 3                              |
| 12     | 1                           | 3                              | 3                              |
| 13     | 1                           | 2                              | 3                              |
| 14     | 2                           | 3                              | 3                              |
| 15     | 1                           | 2                              | 3                              |
+--------+-----------------------------+--------------------------------+--------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| DQS Calibration Settings                                                                                                                                                                                                                                 |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
+-----------+------------------------------+---------------------------+---------------------------------+---------------------------------+------------------------+--------------------------------+--------------------------+--------------------------+
| DQS Group | DQS Input Delay Setting (D4) | DQ/DQS Output Phase (Deg) | DQS Output Delay 1 Setting (D5) | DQS Output Delay 2 Setting (D6) | DQS Enable Phase (Deg) | DQS Enable Delay Setting (T11) | OCT Delay 1 Setting (D5) | OCT Delay 2 Setting (D6) |
+-----------+------------------------------+---------------------------+---------------------------------+---------------------------------+------------------------+--------------------------------+--------------------------+--------------------------+
| 0         | 0                            | 360                       | 0                               | 6                               | 360                    | 1                              | 0                        | 6                        |
| 1         | 1                            | 360                       | 0                               | 6                               | 405                    | 0                              | 0                        | 6                        |
+-----------+------------------------------+---------------------------+---------------------------------+---------------------------------+------------------------+--------------------------------+--------------------------+--------------------------+

+--------------------------------------------------------------------------+
| DM Calibration Settings                                                  |
+--------------------------------------------------------------------------+
+--------+--------------------------------+--------------------------------+
| DM Pin | DM Output Delay 1 Setting (D5) | DM Output Delay 2 Setting (D6) |
+--------+--------------------------------+--------------------------------+
| 0      | 1                              | 3                              |
| 1      | 4                              | 3                              |
+--------+--------------------------------+--------------------------------+</pre>
  </body>
</html>

<html>
  <head>
    
  </head>
  <body bgcolor="white">
    <pre>--------------------------------------------------------------------------------
                      Per DQ Group Calibration Status Report
--------------------------------------------------------------------------------

+---------------------------------------------------------------------------------------------------------------------------------------+
| Per Group Calibration Status                                                                                                          |
+---------------------------------------------------------------------------------------------------------------------------------------+
+-------+----------+--------------------+------------------+---------------+-----------------------------+------------------------------+
| Rank  | DQ Group | Calibration Status | Full Test Status | Failing Stage | Read Data Valid Window (ps) | Write Data Valid Window (ps) |
+-------+----------+--------------------+------------------+---------------+-----------------------------+------------------------------+
| 0     | 0        | Pass               | Pass             | None          | 736.0                       | 460.0                        |
| 0     | 1        | Pass               | Pass             | None          | 736.0                       | 368.0                        |
+-------+----------+--------------------+------------------+---------------+-----------------------------+------------------------------+</pre>
  </body>
</html>

