+-------------------------------------------------------------------------+
; QoR Summary                                                             ;
+-------------------------------------+-----------------------------------+
; Logic Utilization (in ALMs)         ; 272,363.3 / 912,800 (29.8 %)      ;
; Total Combinational ALUTs           ; 289046                            ;
; Total Registers                     ; 794212                            ;
; Total DSP Blocks                    ; 1,162 / 8,528 (13.6 %)            ;
; Total Block Memory Bits             ; 32,981,140 / 271,810,560 (12.1 %) ;
; Total RAM Blocks                    ; 2,196 / 13,272 (16.5 %)           ;
; Total MLABs                         ; 1045.0                            ;
; AI Suite IP Fmax                    ; 1000.0 MHz                        ;
; Actual AI Suite IPs Clock Frequency ; 600 MHz                           ;
+-------------------------------------+-----------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synthesis Resource Utilization                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------+-------------+-------------------+--------------------------------------------------------------------------------------+
; Instance Name                                                                                                                                                                                 ; Combinational ALUTs ; Registers     ; DSP Blocks  ; Block Memory Bits ; Entity Name                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------+-------------+-------------------+--------------------------------------------------------------------------------------+
; top                                                                                                                                                                                           ; 279543              ; 618200        ; 1162        ; 32981140          ; Total                                                                                ;
; Total non AI Suite IPs                                                                                                                                                                        ; 156681 (56%)        ; 385590 (62%)  ; 0 (0%)      ; 3294848 (10%)     ; Total non AI Suite IPs                                                               ;
; Total AI Suite IPs                                                                                                                                                                            ; 122862 (44%)        ; 232610 (38%)  ; 1162 (100%) ; 29686292 (90%)    ; Total AI Suite IPs                                                                   ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0                                                                                  ; 122862 (100%)       ; 232610 (100%) ; 1162 (100%) ; 29686292 (100%)   ; dla_top_wrapper_32x64_i5x1_fp16_sb31744_poolk4_actk32_prelu_clamp_sig_softmaxk1_AGX7 ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst                                                                     ; 122862 (100%)       ; 232610 (100%) ; 1162 (100%) ; 29686292 (100%)   ; dla_top                                                                              ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst                                                 ; 13490 (11%)         ; 11628 (5%)    ; 64 (6%)     ; 524288 (2%)       ; dla_aux_activation_top                                                               ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_aux_activation_config_decoder_inst          ; 58 (0%)             ; 589 (0%)      ; 0 (0%)      ; 0 (0%)            ; dla_aux_activation_config_decoder                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_aux_activation_group_inst                   ; 13431 (11%)         ; 11030 (5%)    ; 64 (6%)     ; 524288 (2%)       ; dla_aux_activation_group                                                             ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_reset_handler_simple_inst                   ; 1 (0%)              ; 9 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                             ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|dla1x_reset_handler_inst                             ; 0 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                             ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|debug_network|reset_synchronizer                                    ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                             ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|ddr_reset_synchronizer                                          ; 1 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                             ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|interface_profiling_counters|reset_synchronizer                     ; 1 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                             ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_reset_handler_simple_inst                             ; 1 (0%)              ; 9 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                             ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst|dla_reset_handler_simple_inst                          ; 1 (0%)              ; 9 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                             ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_input_inst|gen_areset.reset_handler                         ; 1 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                             ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_output_inst|gen_areset.reset_handler                        ; 1 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                             ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_input_inst|gen_areset.reset_handler                      ; 1 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                             ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_output_inst|gen_areset.reset_handler                     ; 1 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                             ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_areset.reset_handler                                  ; 1 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                             ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network                                                      ; 928 (1%)            ; 1519 (1%)     ; 0 (0%)      ; 160256 (1%)       ; dla_config_network                                                                   ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[10].gen_hld_fifo.dla_hld_fifo_inst          ; 65 (0%)             ; 68 (0%)       ; 0 (0%)      ; 16384 (0%)        ; dla_hld_fifo                                                                         ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[11].gen_hld_fifo.dla_hld_fifo_inst          ; 65 (0%)             ; 68 (0%)       ; 0 (0%)      ; 16384 (0%)        ; dla_hld_fifo                                                                         ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[12].gen_hld_fifo.dla_hld_fifo_inst          ; 65 (0%)             ; 68 (0%)       ; 0 (0%)      ; 12288 (0%)        ; dla_hld_fifo                                                                         ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[2].gen_hld_fifo.dla_hld_fifo_inst           ; 65 (0%)             ; 68 (0%)       ; 0 (0%)      ; 14848 (0%)        ; dla_hld_fifo                                                                         ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[3].gen_hld_fifo.dla_hld_fifo_inst           ; 65 (0%)             ; 68 (0%)       ; 0 (0%)      ; 12800 (0%)        ; dla_hld_fifo                                                                         ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[4].gen_hld_fifo.dla_hld_fifo_inst           ; 65 (0%)             ; 68 (0%)       ; 0 (0%)      ; 1024 (0%)         ; dla_hld_fifo                                                                         ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[5].gen_hld_fifo.dla_hld_fifo_inst           ; 65 (0%)             ; 68 (0%)       ; 0 (0%)      ; 16384 (0%)        ; dla_hld_fifo                                                                         ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[6].gen_hld_fifo.dla_hld_fifo_inst           ; 64 (0%)             ; 68 (0%)       ; 0 (0%)      ; 8192 (0%)         ; dla_hld_fifo                                                                         ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[9].gen_hld_fifo.dla_hld_fifo_inst           ; 64 (0%)             ; 68 (0%)       ; 0 (0%)      ; 12800 (0%)        ; dla_hld_fifo                                                                         ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[1].gen_acl_fifo.dla_acl_fifo_inst           ; 107 (0%)            ; 151 (0%)      ; 0 (0%)      ; 16384 (0%)        ; dla_acl_dcfifo                                                                       ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[7].gen_acl_fifo.dla_acl_fifo_inst           ; 109 (0%)            ; 151 (0%)      ; 0 (0%)      ; 16384 (0%)        ; dla_acl_dcfifo                                                                       ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[8].gen_acl_fifo.dla_acl_fifo_inst           ; 108 (0%)            ; 151 (0%)      ; 0 (0%)      ; 16384 (0%)        ; dla_acl_dcfifo                                                                       ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser                                        ; 64 (0%)             ; 628 (0%)      ; 0 (0%)      ; 0 (0%)            ; dla_acl_dcfifo                                                                       ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|debug_network                                                       ; 42 (0%)             ; 95 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_debug_network                                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|debug_network|GEN_RING[0].dla_debug_network_node_inst               ; 40 (0%)             ; 58 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_debug_network_node                                                               ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst                                             ; 41 (0%)             ; 48 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_platform_reset                                                                   ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|GEN_DDR_RESET[0].ddr_resetn_inst            ; 13 (0%)             ; 15 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_platform_reset_internal                                                          ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|dla_resetn_inst                             ; 13 (0%)             ; 15 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_platform_reset_internal                                                          ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|pcie_resetn_inst                            ; 13 (0%)             ; 15 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_platform_reset_internal                                                          ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|recombine_resets                            ; 0 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_cdc_reset_async                                                                  ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dma                                                                 ; 4701 (4%)           ; 11739 (5%)    ; 0 (0%)      ; 1046528 (4%)      ; dla_dma                                                                              ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|config_reader                                                   ; 1005 (1%)           ; 2080 (1%)     ; 0 (0%)      ; 173568 (1%)       ; dla_dma_reader                                                                       ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|feature_reader                                                  ; 801 (1%)            ; 3187 (1%)     ; 0 (0%)      ; 277504 (1%)       ; dla_dma_reader                                                                       ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|filter_reader                                                   ; 565 (0%)            ; 2374 (1%)     ; 0 (0%)      ; 215040 (1%)       ; dla_dma_reader                                                                       ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|csr                                                             ; 946 (1%)            ; 1256 (1%)     ; 0 (0%)      ; 33280 (0%)        ; dla_dma_csr                                                                          ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|feature_writer                                                  ; 1300 (1%)           ; 2732 (1%)     ; 0 (0%)      ; 347136 (1%)       ; dla_dma_writer                                                                       ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|read_arb                                                        ; 81 (0%)             ; 103 (0%)      ; 0 (0%)      ; 0 (0%)            ; dla_dma_read_arb                                                                     ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|GEN_RAM.GEN_MLAB.altdpram_component    ; 0 (0%)              ; 512 (0%)      ; 0 (0%)      ; 0 (0%)            ; altdpram                                                                             ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|dla_acl_dcfifo_reset_synchronizer_inst ; 2 (0%)              ; 29 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_acl_dcfifo_reset_synchronizer                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_addr_inst                           ; 7 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_acl_dcfifo_addr_incr                                                             ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_addr_inst                           ; 7 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_acl_dcfifo_addr_incr                                                             ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[0]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                            ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[1]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                            ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[2]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                            ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[0]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                            ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[1]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                            ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[2]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                            ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[0]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                            ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[1]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                            ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[2]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                            ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[0]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                            ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[1]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                            ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[2]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                            ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|interface_profiling_counters                                        ; 5340 (4%)           ; 5875 (3%)     ; 0 (0%)      ; 65536 (0%)        ; dla_interface_profiling_counters                                                     ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|interface_profiling_counters|ram                                    ; 0 (0%)              ; 0 (0%)        ; 0 (0%)      ; 65536 (0%)        ; altera_syncram                                                                       ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system                                                     ; 83023 (68%)         ; 165733 (71%)  ; 1088 (94%)  ; 26210836 (88%)    ; dla_pe_array_system                                                                  ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|GEN_LANE_ASSIGN[0].feature_data_reg                 ; 4 (0%)              ; 4 (0%)        ; 0 (0%)      ; 1556 (0%)         ; dla_delay                                                                            ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|exit_fifo                                           ; 70 (0%)             ; 82 (0%)       ; 0 (0%)      ; 524288 (2%)       ; dla_exit_fifo                                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|input_feeder                                        ; 7869 (6%)           ; 13210 (6%)    ; 0 (0%)      ; 12348416 (42%)    ; dla_input_feeder                                                                     ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|pe_array                                            ; 74656 (61%)         ; 123858 (53%)  ; 1088 (94%)  ; 32768 (0%)        ; dla_pe_array                                                                         ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|scratchpad                                          ; 216 (0%)            ; 28408 (12%)   ; 0 (0%)      ; 13303808 (45%)    ; dla_filter_bias_scale_scratchpad                                                     ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|sequencer                                           ; 207 (0%)            ; 171 (0%)      ; 0 (0%)      ; 0 (0%)            ; dla_sequencer                                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst                                                           ; 6878 (6%)           ; 18027 (8%)    ; 0 (0%)      ; 1605632 (5%)      ; dla_aux_pool_top                                                                     ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_aux_pool_config_decoder_inst                          ; 7 (0%)              ; 213 (0%)      ; 0 (0%)      ; 0 (0%)            ; dla_aux_pool_config_decoder                                                          ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_aux_pool_group_inst                                   ; 6870 (6%)           ; 17805 (8%)    ; 0 (0%)      ; 1605632 (5%)      ; dla_aux_pool_group                                                                   ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst                                                        ; 875 (1%)            ; 2545 (1%)     ; 10 (1%)     ; 73216 (0%)        ; dla_aux_softmax_top                                                                  ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst|dla_aux_softmax_config_decoder_inst                    ; 3 (0%)              ; 51 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_aux_softmax_config_decoder                                                       ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst|dla_aux_softmax_group_inst                             ; 870 (1%)            ; 2485 (1%)     ; 10 (1%)     ; 73216 (0%)        ; dla_aux_softmax_group                                                                ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_input_inst                                                  ; 1037 (1%)           ; 1549 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_width_adapter                                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_output_inst                                                 ; 74 (0%)             ; 657 (0%)      ; 0 (0%)      ; 0 (0%)            ; dla_width_adapter                                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_input_inst                                               ; 1040 (1%)           ; 1551 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_width_adapter                                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_output_inst                                              ; 33 (0%)             ; 585 (0%)      ; 0 (0%)      ; 0 (0%)            ; dla_width_adapter                                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_input_inst|gen_single.inp_pipe_inst                         ; 516 (0%)            ; 1027 (0%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_output_inst|gen_single.inp_pipe_inst                        ; 68 (0%)             ; 131 (0%)      ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_input_inst|gen_single.inp_pipe_inst                      ; 516 (0%)            ; 1027 (0%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_output_inst|gen_single.inp_pipe_inst                     ; 20 (0%)             ; 35 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[0].inp_enc_inst                  ; 515 (0%)            ; 1027 (0%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[1].inp_enc_inst                  ; 515 (0%)            ; 1027 (0%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[2].inp_enc_inst                  ; 515 (0%)            ; 1027 (0%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[3].inp_enc_inst                  ; 515 (0%)            ; 1027 (0%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[0].opt_enc_inst                  ; 516 (0%)            ; 1027 (0%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[1].opt_enc_inst                  ; 516 (0%)            ; 1027 (0%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[2].opt_enc_inst                  ; 518 (0%)            ; 1027 (0%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[3].opt_enc_inst                  ; 516 (0%)            ; 1027 (0%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.opt0_enc_inst                                  ; 516 (0%)            ; 1027 (0%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.opt1_enc_inst                                  ; 516 (0%)            ; 1027 (0%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst                                                           ; 5296 (4%)           ; 10431 (4%)    ; 0 (0%)      ; 0 (0%)            ; dla_xbar                                                                             ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.config_handler_inst                            ; 8 (0%)              ; 79 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_xbar_config_handler                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------+-------------+-------------------+--------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+---------------------+---------------+-------------+-------------------+--------------+-------------+--------------------------------------------------------------------------------------+
; Instance Name                                                                                                                                                                                 ; ALMs           ; Combinational ALUTs ; Registers     ; DSP Blocks  ; Block Memory Bits ; MLABs        ; M20Ks       ; Entity Name                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+---------------------+---------------+-------------+-------------------+--------------+-------------+--------------------------------------------------------------------------------------+
; top                                                                                                                                                                                           ; 272363.3       ; 289046              ; 794212        ; 1162        ; 32981140          ; 1045.0       ; 2196        ; Total                                                                                ;
; Total non AI Suite IPs                                                                                                                                                                        ; 179306.5 (66%) ; 165224 (57%)        ; 400585 (50%)  ; 0 (0%)      ; 3294848 (10%)     ; 627.0 (60%)  ; 627 (29%)   ; Total non AI Suite IPs                                                               ;
; Total AI Suite IPs                                                                                                                                                                            ; 93056.8 (34%)  ; 123822 (43%)        ; 393627 (50%)  ; 1162 (100%) ; 29686292 (90%)    ; 418.0 (40%)  ; 1569 (71%)  ; Total AI Suite IPs                                                                   ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0                                                                                  ; 93056.8 (100%) ; 123822 (100%)       ; 393627 (100%) ; 1162 (100%) ; 29686292 (100%)   ; 418.0 (100%) ; 1569 (100%) ; dla_top_wrapper_32x64_i5x1_fp16_sb31744_poolk4_actk32_prelu_clamp_sig_softmaxk1_AGX7 ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst                                                                     ; 93056.8 (100%) ; 123822 (100%)       ; 393627 (100%) ; 1162 (100%) ; 29686292 (100%)   ; 418.0 (100%) ; 1569 (100%) ; dla_top                                                                              ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst                                                 ; 9160.1 (10%)   ; 13328 (11%)         ; 34467 (9%)    ; 64 (6%)     ; 524288 (2%)       ; 66.0 (16%)   ; 26 (2%)     ; dla_aux_activation_top                                                               ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_aux_activation_config_decoder_inst          ; 170.8 (0%)     ; 58 (0%)             ; 615 (0%)      ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_aux_activation_config_decoder                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_aux_activation_group_inst                   ; 8987.0 (10%)   ; 13269 (11%)         ; 33830 (9%)    ; 64 (6%)     ; 524288 (2%)       ; 66.0 (16%)   ; 26 (2%)     ; dla_aux_activation_group                                                             ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_reset_handler_simple_inst                   ; 2.2 (0%)       ; 1 (0%)              ; 22 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_reset_handler_simple                                                             ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|dla1x_reset_handler_inst                             ; 1.4 (0%)       ; 0 (0%)              ; 10 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_reset_handler_simple                                                             ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|debug_network|reset_synchronizer                                    ; 1.3 (0%)       ; 0 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_reset_handler_simple                                                             ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|ddr_reset_synchronizer                                          ; 2.0 (0%)       ; 1 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_reset_handler_simple                                                             ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|interface_profiling_counters|reset_synchronizer                     ; 1.7 (0%)       ; 1 (0%)              ; 73 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_reset_handler_simple                                                             ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_reset_handler_simple_inst                             ; 1.2 (0%)       ; 0 (0%)              ; 7 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_reset_handler_simple                                                             ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst|dla_reset_handler_simple_inst                          ; 2.4 (0%)       ; 1 (0%)              ; 22 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_reset_handler_simple                                                             ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_input_inst|gen_areset.reset_handler                         ; 1.6 (0%)       ; 1 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_reset_handler_simple                                                             ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_output_inst|gen_areset.reset_handler                        ; 1.9 (0%)       ; 1 (0%)              ; 13 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_reset_handler_simple                                                             ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_input_inst|gen_areset.reset_handler                      ; 1.9 (0%)       ; 1 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_reset_handler_simple                                                             ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_output_inst|gen_areset.reset_handler                     ; 1.7 (0%)       ; 1 (0%)              ; 17 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_reset_handler_simple                                                             ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_areset.reset_handler                                  ; 1.9 (0%)       ; 1 (0%)              ; 12 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_reset_handler_simple                                                             ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network                                                      ; 686.5 (1%)     ; 917 (1%)            ; 1871 (0%)     ; 0 (0%)      ; 160256 (1%)       ; 0.0 (0%)     ; 12 (1%)     ; dla_config_network                                                                   ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[10].gen_hld_fifo.dla_hld_fifo_inst          ; 39.7 (0%)      ; 65 (0%)             ; 144 (0%)      ; 0 (0%)      ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)      ; dla_hld_fifo                                                                         ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[11].gen_hld_fifo.dla_hld_fifo_inst          ; 35.3 (0%)      ; 64 (0%)             ; 86 (0%)       ; 0 (0%)      ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)      ; dla_hld_fifo                                                                         ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[12].gen_hld_fifo.dla_hld_fifo_inst          ; 37.0 (0%)      ; 65 (0%)             ; 86 (0%)       ; 0 (0%)      ; 12288 (0%)        ; 0.0 (0%)     ; 1 (0%)      ; dla_hld_fifo                                                                         ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[2].gen_hld_fifo.dla_hld_fifo_inst           ; 36.6 (0%)      ; 64 (0%)             ; 90 (0%)       ; 0 (0%)      ; 14848 (0%)        ; 0.0 (0%)     ; 1 (0%)      ; dla_hld_fifo                                                                         ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[3].gen_hld_fifo.dla_hld_fifo_inst           ; 36.6 (0%)      ; 63 (0%)             ; 88 (0%)       ; 0 (0%)      ; 12800 (0%)        ; 0.0 (0%)     ; 1 (0%)      ; dla_hld_fifo                                                                         ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[4].gen_hld_fifo.dla_hld_fifo_inst           ; 36.9 (0%)      ; 64 (0%)             ; 89 (0%)       ; 0 (0%)      ; 1024 (0%)         ; 0.0 (0%)     ; 1 (0%)      ; dla_hld_fifo                                                                         ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[5].gen_hld_fifo.dla_hld_fifo_inst           ; 36.0 (0%)      ; 64 (0%)             ; 101 (0%)      ; 0 (0%)      ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)      ; dla_hld_fifo                                                                         ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[6].gen_hld_fifo.dla_hld_fifo_inst           ; 37.5 (0%)      ; 63 (0%)             ; 87 (0%)       ; 0 (0%)      ; 8192 (0%)         ; 0.0 (0%)     ; 1 (0%)      ; dla_hld_fifo                                                                         ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[9].gen_hld_fifo.dla_hld_fifo_inst           ; 39.0 (0%)      ; 63 (0%)             ; 98 (0%)       ; 0 (0%)      ; 12800 (0%)        ; 0.0 (0%)     ; 1 (0%)      ; dla_hld_fifo                                                                         ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[1].gen_acl_fifo.dla_acl_fifo_inst           ; 87.8 (0%)      ; 106 (0%)            ; 172 (0%)      ; 0 (0%)      ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)      ; dla_acl_dcfifo                                                                       ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[7].gen_acl_fifo.dla_acl_fifo_inst           ; 87.0 (0%)      ; 108 (0%)            ; 177 (0%)      ; 0 (0%)      ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)      ; dla_acl_dcfifo                                                                       ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[8].gen_acl_fifo.dla_acl_fifo_inst           ; 88.8 (0%)      ; 107 (0%)            ; 174 (0%)      ; 0 (0%)      ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)      ; dla_acl_dcfifo                                                                       ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser                                        ; 317.5 (0%)     ; 63 (0%)             ; 130 (0%)      ; 0 (0%)      ; 0 (0%)            ; 26.0 (6%)    ; 0 (0%)      ; dla_acl_dcfifo                                                                       ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|debug_network                                                       ; 35.2 (0%)      ; 42 (0%)             ; 107 (0%)      ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_debug_network                                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|debug_network|GEN_RING[0].dla_debug_network_node_inst               ; 25.1 (0%)      ; 40 (0%)             ; 66 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_debug_network_node                                                               ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst                                             ; 27.4 (0%)      ; 41 (0%)             ; 49 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_platform_reset                                                                   ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|GEN_DDR_RESET[0].ddr_resetn_inst            ; 8.5 (0%)       ; 13 (0%)             ; 16 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_platform_reset_internal                                                          ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|dla_resetn_inst                             ; 8.5 (0%)       ; 13 (0%)             ; 15 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_platform_reset_internal                                                          ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|pcie_resetn_inst                            ; 8.2 (0%)       ; 13 (0%)             ; 15 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_platform_reset_internal                                                          ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|recombine_resets                            ; 1.5 (0%)       ; 0 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_cdc_reset_async                                                                  ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dma                                                                 ; 5372.0 (6%)    ; 4681 (4%)           ; 10221 (3%)    ; 0 (0%)      ; 1046528 (4%)      ; 141.0 (34%)  ; 57 (4%)     ; dla_dma                                                                              ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|config_reader                                                   ; 935.9 (1%)     ; 1002 (1%)           ; 2437 (1%)     ; 0 (0%)      ; 173568 (1%)       ; 7.0 (2%)     ; 10 (1%)     ; dla_dma_reader                                                                       ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|feature_reader                                                  ; 1341.6 (1%)    ; 798 (1%)            ; 2376 (1%)     ; 0 (0%)      ; 277504 (1%)       ; 54.0 (13%)   ; 14 (1%)     ; dla_dma_reader                                                                       ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|filter_reader                                                   ; 994.3 (1%)     ; 566 (0%)            ; 1703 (0%)     ; 0 (0%)      ; 215040 (1%)       ; 42.0 (10%)   ; 11 (1%)     ; dla_dma_reader                                                                       ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|csr                                                             ; 720.6 (1%)     ; 943 (1%)            ; 1296 (0%)     ; 0 (0%)      ; 33280 (0%)        ; 4.0 (1%)     ; 2 (0%)      ; dla_dma_csr                                                                          ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|feature_writer                                                  ; 1306.8 (1%)    ; 1289 (1%)           ; 2318 (1%)     ; 0 (0%)      ; 347136 (1%)       ; 32.0 (8%)    ; 20 (1%)     ; dla_dma_writer                                                                       ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|read_arb                                                        ; 69.5 (0%)      ; 80 (0%)             ; 83 (0%)       ; 0 (0%)      ; 0 (0%)            ; 2.0 (0%)     ; 0 (0%)      ; dla_dma_read_arb                                                                     ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|GEN_RAM.GEN_MLAB.altdpram_component    ; 260.0 (0%)     ; 0 (0%)              ; 0 (0%)        ; 0 (0%)      ; 0 (0%)            ; 26.0 (6%)    ; 0 (0%)      ; altdpram                                                                             ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|dla_acl_dcfifo_reset_synchronizer_inst ; 10.6 (0%)      ; 2 (0%)              ; 29 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_acl_dcfifo_reset_synchronizer                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_addr_inst                           ; 3.4 (0%)       ; 7 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_acl_dcfifo_addr_incr                                                             ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_addr_inst                           ; 3.7 (0%)       ; 7 (0%)              ; 11 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_acl_dcfifo_addr_incr                                                             ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[0]                      ; 1.3 (0%)       ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_clock_cross_full_sync                                                            ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[1]                      ; 1.3 (0%)       ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_clock_cross_full_sync                                                            ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[2]                      ; 1.4 (0%)       ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_clock_cross_full_sync                                                            ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[0]             ; 1.6 (0%)       ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_clock_cross_full_sync                                                            ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[1]             ; 1.3 (0%)       ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_clock_cross_full_sync                                                            ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[2]             ; 1.8 (0%)       ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_clock_cross_full_sync                                                            ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[0]                      ; 1.2 (0%)       ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_clock_cross_full_sync                                                            ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[1]                      ; 1.4 (0%)       ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_clock_cross_full_sync                                                            ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[2]                      ; 1.2 (0%)       ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_clock_cross_full_sync                                                            ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[0]             ; 1.7 (0%)       ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_clock_cross_full_sync                                                            ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[1]             ; 1.4 (0%)       ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_clock_cross_full_sync                                                            ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[2]             ; 1.4 (0%)       ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_clock_cross_full_sync                                                            ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|interface_profiling_counters                                        ; 3674.4 (4%)    ; 5382 (4%)           ; 12213 (3%)    ; 0 (0%)      ; 65536 (0%)        ; 0.0 (0%)     ; 4 (0%)      ; dla_interface_profiling_counters                                                     ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|interface_profiling_counters|ram                                    ; 0.0 (0%)       ; 0 (0%)              ; 30 (0%)       ; 0 (0%)      ; 65536 (0%)        ; 0.0 (0%)     ; 4 (0%)      ; altera_syncram                                                                       ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system                                                     ; 61277.2 (66%)  ; 84329 (68%)         ; 284443 (72%)  ; 1088 (94%)  ; 26210836 (88%)    ; 177.0 (42%)  ; 1377 (88%)  ; dla_pe_array_system                                                                  ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|GEN_LANE_ASSIGN[0].feature_data_reg                 ; 1.2 (0%)       ; 4 (0%)              ; 4 (0%)        ; 0 (0%)      ; 1556 (0%)         ; 0.0 (0%)     ; 10 (1%)     ; dla_delay                                                                            ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|exit_fifo                                           ; 43.6 (0%)      ; 69 (0%)             ; 624 (0%)      ; 0 (0%)      ; 524288 (2%)       ; 0.0 (0%)     ; 26 (2%)     ; dla_exit_fifo                                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|input_feeder                                        ; 5878.2 (6%)    ; 7914 (6%)           ; 20842 (5%)    ; 0 (0%)      ; 12348416 (42%)    ; 49.0 (12%)   ; 605 (39%)   ; dla_input_feeder                                                                     ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|pe_array                                            ; 48894.8 (53%)  ; 75898 (61%)         ; 230106 (58%)  ; 1088 (94%)  ; 32768 (0%)        ; 128.0 (31%)  ; 32 (2%)     ; dla_pe_array                                                                         ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|scratchpad                                          ; 6308.8 (7%)    ; 217 (0%)            ; 32485 (8%)    ; 0 (0%)      ; 13303808 (45%)    ; 0.0 (0%)     ; 704 (45%)   ; dla_filter_bias_scale_scratchpad                                                     ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|sequencer                                           ; 150.5 (0%)     ; 226 (0%)            ; 382 (0%)      ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_sequencer                                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst                                                           ; 7049.7 (8%)    ; 6757 (5%)           ; 24557 (6%)    ; 0 (0%)      ; 1605632 (5%)      ; 0.0 (0%)     ; 86 (5%)     ; dla_aux_pool_top                                                                     ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_aux_pool_config_decoder_inst                          ; 42.1 (0%)      ; 7 (0%)              ; 313 (0%)      ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_aux_pool_config_decoder                                                          ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_aux_pool_group_inst                                   ; 7006.5 (8%)    ; 6750 (5%)           ; 24237 (6%)    ; 0 (0%)      ; 1605632 (5%)      ; 0.0 (0%)     ; 86 (5%)     ; dla_aux_pool_group                                                                   ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst                                                        ; 717.0 (1%)     ; 796 (1%)            ; 2703 (1%)     ; 10 (1%)     ; 73216 (0%)        ; 8.0 (2%)     ; 7 (0%)      ; dla_aux_softmax_top                                                                  ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst|dla_aux_softmax_config_decoder_inst                    ; 9.4 (0%)       ; 3 (0%)              ; 55 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_aux_softmax_config_decoder                                                       ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst|dla_aux_softmax_group_inst                             ; 705.3 (1%)     ; 792 (1%)            ; 2626 (1%)     ; 10 (1%)     ; 73216 (0%)        ; 8.0 (2%)     ; 7 (0%)      ; dla_aux_softmax_group                                                                ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_input_inst                                                  ; 627.4 (1%)     ; 1038 (1%)           ; 1892 (0%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_width_adapter                                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_output_inst                                                 ; 165.2 (0%)     ; 75 (0%)             ; 906 (0%)      ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_width_adapter                                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_input_inst                                               ; 647.2 (1%)     ; 1041 (1%)           ; 1841 (0%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_width_adapter                                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_output_inst                                              ; 149.0 (0%)     ; 34 (0%)             ; 811 (0%)      ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_width_adapter                                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_input_inst|gen_single.inp_pipe_inst                         ; 251.2 (0%)     ; 516 (0%)            ; 1213 (0%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_output_inst|gen_single.inp_pipe_inst                        ; 33.6 (0%)      ; 69 (0%)             ; 204 (0%)      ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_input_inst|gen_single.inp_pipe_inst                      ; 250.6 (0%)     ; 516 (0%)            ; 1232 (0%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_output_inst|gen_single.inp_pipe_inst                     ; 10.3 (0%)      ; 21 (0%)             ; 56 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[0].inp_enc_inst                  ; 252.2 (0%)     ; 515 (0%)            ; 1585 (0%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[1].inp_enc_inst                  ; 253.7 (0%)     ; 515 (0%)            ; 1490 (0%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[2].inp_enc_inst                  ; 248.8 (0%)     ; 515 (0%)            ; 1211 (0%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[3].inp_enc_inst                  ; 251.1 (0%)     ; 515 (0%)            ; 1397 (0%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[0].opt_enc_inst                  ; 521.1 (1%)     ; 516 (0%)            ; 2021 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[1].opt_enc_inst                  ; 250.6 (0%)     ; 516 (0%)            ; 1541 (0%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[2].opt_enc_inst                  ; 491.0 (1%)     ; 518 (0%)            ; 2315 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[3].opt_enc_inst                  ; 275.7 (0%)     ; 516 (0%)            ; 1470 (0%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.opt0_enc_inst                                  ; 252.4 (0%)     ; 516 (0%)            ; 1553 (0%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.opt1_enc_inst                                  ; 253.6 (0%)     ; 516 (0%)            ; 1517 (0%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst                                                           ; 3150.8 (3%)    ; 5298 (4%)           ; 17416 (4%)    ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_xbar                                                                             ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.config_handler_inst                            ; 22.2 (0%)      ; 8 (0%)              ; 122 (0%)      ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_xbar_config_handler                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+---------------------+---------------+-------------+-------------------+--------------+-------------+--------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                       ;
+------------+------------------------------------------------------------------------------------------------------+-----------------------+--------------------------------------------------+
; Fmax       ; Clock Name                                                                                           ; Corner Delay Model    ; Note                                             ;
+------------+------------------------------------------------------------------------------------------------------+-----------------------+--------------------------------------------------+
; 63.43 MHz  ; altera_reserved_tck                                                                                  ; Slow vid1 100C Model  ;                                                  ;
; 158.96 MHz ; sys_pll|iopll_0_clk_100m                                                                             ; Slow vid1 100C Model  ;                                                  ;
; 250.0 MHz  ; altera_int_osc_clk                                                                                   ; Slow vid1b 100C Model ; limit due to minimum pulse width restriction     ;
; 301.57 MHz ; pcie_wrapper|pcie_ss.top|host_pcie.pcie_ss|pcie_ss|u_rtile|intel_pcie_rtile_ast_qhip_pld_clkout_slow ; Slow vid1 100C Model  ;                                                  ;
; 375.94 MHz ; local_mem_wrapper|mem_ss_top|mem_ss_inst|mem_ss|emif_0|emif_0_core_usr_clk                           ; Slow vid1 100C Model  ;                                                  ;
; 399.68 MHz ; local_mem_wrapper|mem_ss_top|mem_ss_inst|mem_ss|emif_1|emif_1_core_usr_clk                           ; Slow vid1 100C Model  ;                                                  ;
; 400.0 MHz  ; local_mem_wrapper|mem_ss_top|mem_ss_inst|mem_ss|emif_3|emif_3_core_usr_clk                           ; Slow vid1b 100C Model ;                                                  ;
; 431.97 MHz ; local_mem_wrapper|mem_ss_top|mem_ss_inst|mem_ss|emif_2|emif_2_core_usr_clk                           ; Slow vid1 100C Model  ;                                                  ;
; 553.71 MHz ; sys_pll|iopll_0_clk_sys                                                                              ; Slow vid1 100C Model  ;                                                  ;
; 567.21 MHz ; pcie_wrapper|pcie_ss.top|host_pcie.pcie_ss|pcie_ss|u_rtile|intel_pcie_rtile_ast_qhip_pld_clkout      ; Slow vid1 100C Model  ;                                                  ;
; 641.03 MHz ; afu_top|pg_afu.port_gasket|user_clock|qph_user_clk|qph_user_clk_iopll|iopll_0_outclk1                ; Slow vid1b 100C Model ;                                                  ;
; 612.75 MHz ; local_mem_wrapper|mem_ss_top|mem_ss_inst|mem_ss|emif_0|emif_0_ref_clock                              ; Slow vid1 100C Model  ; limit due to low minimum pulse width restriction ;
; 1000.0 MHz ; afu_top|pg_afu.port_gasket|user_clock|qph_user_clk|qph_user_clk_iopll|iopll_0_outclk0                ; Slow vid1b 100C Model ; limit due to minimum pulse width restriction     ;
; 1000.0 MHz ; sys_pll|iopll_0_clk_sys_div2                                                                         ; Slow vid1b 100C Model ; limit due to minimum pulse width restriction     ;
+------------+------------------------------------------------------------------------------------------------------+-----------------------+--------------------------------------------------+
