
YellowSubmarineSTMControl.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f1c0  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000058c  0800f3c0  0800f3c0  0001f3c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f94c  0800f94c  000201e8  2**0
                  CONTENTS
  4 .ARM          00000008  0800f94c  0800f94c  0001f94c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f954  0800f954  000201e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0800f954  0800f954  0001f954  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800f95c  0800f95c  0001f95c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e8  20000000  0800f960  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004bd0  200001e8  0800fb48  000201e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004db8  0800fb48  00024db8  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000201e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002490d  00000000  00000000  00020216  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004d76  00000000  00000000  00044b23  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001cc8  00000000  00000000  000498a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001ae0  00000000  00000000  0004b568  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002f5b2  00000000  00000000  0004d048  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002239a  00000000  00000000  0007c5fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010d8d0  00000000  00000000  0009e994  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001ac264  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008da0  00000000  00000000  001ac2b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200001e8 	.word	0x200001e8
 800021c:	00000000 	.word	0x00000000
 8000220:	0800f3a8 	.word	0x0800f3a8

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200001ec 	.word	0x200001ec
 800023c:	0800f3a8 	.word	0x0800f3a8

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_drsub>:
 80002f0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002f4:	e002      	b.n	80002fc <__adddf3>
 80002f6:	bf00      	nop

080002f8 <__aeabi_dsub>:
 80002f8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002fc <__adddf3>:
 80002fc:	b530      	push	{r4, r5, lr}
 80002fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000302:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000306:	ea94 0f05 	teq	r4, r5
 800030a:	bf08      	it	eq
 800030c:	ea90 0f02 	teqeq	r0, r2
 8000310:	bf1f      	itttt	ne
 8000312:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000316:	ea55 0c02 	orrsne.w	ip, r5, r2
 800031a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800031e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000322:	f000 80e2 	beq.w	80004ea <__adddf3+0x1ee>
 8000326:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800032a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800032e:	bfb8      	it	lt
 8000330:	426d      	neglt	r5, r5
 8000332:	dd0c      	ble.n	800034e <__adddf3+0x52>
 8000334:	442c      	add	r4, r5
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	ea82 0000 	eor.w	r0, r2, r0
 8000342:	ea83 0101 	eor.w	r1, r3, r1
 8000346:	ea80 0202 	eor.w	r2, r0, r2
 800034a:	ea81 0303 	eor.w	r3, r1, r3
 800034e:	2d36      	cmp	r5, #54	; 0x36
 8000350:	bf88      	it	hi
 8000352:	bd30      	pophi	{r4, r5, pc}
 8000354:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000358:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800035c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000360:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000364:	d002      	beq.n	800036c <__adddf3+0x70>
 8000366:	4240      	negs	r0, r0
 8000368:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800036c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000370:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000374:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000378:	d002      	beq.n	8000380 <__adddf3+0x84>
 800037a:	4252      	negs	r2, r2
 800037c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000380:	ea94 0f05 	teq	r4, r5
 8000384:	f000 80a7 	beq.w	80004d6 <__adddf3+0x1da>
 8000388:	f1a4 0401 	sub.w	r4, r4, #1
 800038c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000390:	db0d      	blt.n	80003ae <__adddf3+0xb2>
 8000392:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000396:	fa22 f205 	lsr.w	r2, r2, r5
 800039a:	1880      	adds	r0, r0, r2
 800039c:	f141 0100 	adc.w	r1, r1, #0
 80003a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003a4:	1880      	adds	r0, r0, r2
 80003a6:	fa43 f305 	asr.w	r3, r3, r5
 80003aa:	4159      	adcs	r1, r3
 80003ac:	e00e      	b.n	80003cc <__adddf3+0xd0>
 80003ae:	f1a5 0520 	sub.w	r5, r5, #32
 80003b2:	f10e 0e20 	add.w	lr, lr, #32
 80003b6:	2a01      	cmp	r2, #1
 80003b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003bc:	bf28      	it	cs
 80003be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003c2:	fa43 f305 	asr.w	r3, r3, r5
 80003c6:	18c0      	adds	r0, r0, r3
 80003c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003d0:	d507      	bpl.n	80003e2 <__adddf3+0xe6>
 80003d2:	f04f 0e00 	mov.w	lr, #0
 80003d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003de:	eb6e 0101 	sbc.w	r1, lr, r1
 80003e2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003e6:	d31b      	bcc.n	8000420 <__adddf3+0x124>
 80003e8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ec:	d30c      	bcc.n	8000408 <__adddf3+0x10c>
 80003ee:	0849      	lsrs	r1, r1, #1
 80003f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003f8:	f104 0401 	add.w	r4, r4, #1
 80003fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000400:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000404:	f080 809a 	bcs.w	800053c <__adddf3+0x240>
 8000408:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800040c:	bf08      	it	eq
 800040e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000412:	f150 0000 	adcs.w	r0, r0, #0
 8000416:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800041a:	ea41 0105 	orr.w	r1, r1, r5
 800041e:	bd30      	pop	{r4, r5, pc}
 8000420:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000424:	4140      	adcs	r0, r0
 8000426:	eb41 0101 	adc.w	r1, r1, r1
 800042a:	3c01      	subs	r4, #1
 800042c:	bf28      	it	cs
 800042e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000432:	d2e9      	bcs.n	8000408 <__adddf3+0x10c>
 8000434:	f091 0f00 	teq	r1, #0
 8000438:	bf04      	itt	eq
 800043a:	4601      	moveq	r1, r0
 800043c:	2000      	moveq	r0, #0
 800043e:	fab1 f381 	clz	r3, r1
 8000442:	bf08      	it	eq
 8000444:	3320      	addeq	r3, #32
 8000446:	f1a3 030b 	sub.w	r3, r3, #11
 800044a:	f1b3 0220 	subs.w	r2, r3, #32
 800044e:	da0c      	bge.n	800046a <__adddf3+0x16e>
 8000450:	320c      	adds	r2, #12
 8000452:	dd08      	ble.n	8000466 <__adddf3+0x16a>
 8000454:	f102 0c14 	add.w	ip, r2, #20
 8000458:	f1c2 020c 	rsb	r2, r2, #12
 800045c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000460:	fa21 f102 	lsr.w	r1, r1, r2
 8000464:	e00c      	b.n	8000480 <__adddf3+0x184>
 8000466:	f102 0214 	add.w	r2, r2, #20
 800046a:	bfd8      	it	le
 800046c:	f1c2 0c20 	rsble	ip, r2, #32
 8000470:	fa01 f102 	lsl.w	r1, r1, r2
 8000474:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000478:	bfdc      	itt	le
 800047a:	ea41 010c 	orrle.w	r1, r1, ip
 800047e:	4090      	lslle	r0, r2
 8000480:	1ae4      	subs	r4, r4, r3
 8000482:	bfa2      	ittt	ge
 8000484:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000488:	4329      	orrge	r1, r5
 800048a:	bd30      	popge	{r4, r5, pc}
 800048c:	ea6f 0404 	mvn.w	r4, r4
 8000490:	3c1f      	subs	r4, #31
 8000492:	da1c      	bge.n	80004ce <__adddf3+0x1d2>
 8000494:	340c      	adds	r4, #12
 8000496:	dc0e      	bgt.n	80004b6 <__adddf3+0x1ba>
 8000498:	f104 0414 	add.w	r4, r4, #20
 800049c:	f1c4 0220 	rsb	r2, r4, #32
 80004a0:	fa20 f004 	lsr.w	r0, r0, r4
 80004a4:	fa01 f302 	lsl.w	r3, r1, r2
 80004a8:	ea40 0003 	orr.w	r0, r0, r3
 80004ac:	fa21 f304 	lsr.w	r3, r1, r4
 80004b0:	ea45 0103 	orr.w	r1, r5, r3
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f1c4 040c 	rsb	r4, r4, #12
 80004ba:	f1c4 0220 	rsb	r2, r4, #32
 80004be:	fa20 f002 	lsr.w	r0, r0, r2
 80004c2:	fa01 f304 	lsl.w	r3, r1, r4
 80004c6:	ea40 0003 	orr.w	r0, r0, r3
 80004ca:	4629      	mov	r1, r5
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	fa21 f004 	lsr.w	r0, r1, r4
 80004d2:	4629      	mov	r1, r5
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	f094 0f00 	teq	r4, #0
 80004da:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004de:	bf06      	itte	eq
 80004e0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004e4:	3401      	addeq	r4, #1
 80004e6:	3d01      	subne	r5, #1
 80004e8:	e74e      	b.n	8000388 <__adddf3+0x8c>
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf18      	it	ne
 80004f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004f4:	d029      	beq.n	800054a <__adddf3+0x24e>
 80004f6:	ea94 0f05 	teq	r4, r5
 80004fa:	bf08      	it	eq
 80004fc:	ea90 0f02 	teqeq	r0, r2
 8000500:	d005      	beq.n	800050e <__adddf3+0x212>
 8000502:	ea54 0c00 	orrs.w	ip, r4, r0
 8000506:	bf04      	itt	eq
 8000508:	4619      	moveq	r1, r3
 800050a:	4610      	moveq	r0, r2
 800050c:	bd30      	pop	{r4, r5, pc}
 800050e:	ea91 0f03 	teq	r1, r3
 8000512:	bf1e      	ittt	ne
 8000514:	2100      	movne	r1, #0
 8000516:	2000      	movne	r0, #0
 8000518:	bd30      	popne	{r4, r5, pc}
 800051a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800051e:	d105      	bne.n	800052c <__adddf3+0x230>
 8000520:	0040      	lsls	r0, r0, #1
 8000522:	4149      	adcs	r1, r1
 8000524:	bf28      	it	cs
 8000526:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800052a:	bd30      	pop	{r4, r5, pc}
 800052c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000530:	bf3c      	itt	cc
 8000532:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000536:	bd30      	popcc	{r4, r5, pc}
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800053c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000540:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000544:	f04f 0000 	mov.w	r0, #0
 8000548:	bd30      	pop	{r4, r5, pc}
 800054a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800054e:	bf1a      	itte	ne
 8000550:	4619      	movne	r1, r3
 8000552:	4610      	movne	r0, r2
 8000554:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000558:	bf1c      	itt	ne
 800055a:	460b      	movne	r3, r1
 800055c:	4602      	movne	r2, r0
 800055e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000562:	bf06      	itte	eq
 8000564:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000568:	ea91 0f03 	teqeq	r1, r3
 800056c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000570:	bd30      	pop	{r4, r5, pc}
 8000572:	bf00      	nop

08000574 <__aeabi_ui2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f04f 0500 	mov.w	r5, #0
 800058c:	f04f 0100 	mov.w	r1, #0
 8000590:	e750      	b.n	8000434 <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_i2d>:
 8000594:	f090 0f00 	teq	r0, #0
 8000598:	bf04      	itt	eq
 800059a:	2100      	moveq	r1, #0
 800059c:	4770      	bxeq	lr
 800059e:	b530      	push	{r4, r5, lr}
 80005a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005a8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80005ac:	bf48      	it	mi
 80005ae:	4240      	negmi	r0, r0
 80005b0:	f04f 0100 	mov.w	r1, #0
 80005b4:	e73e      	b.n	8000434 <__adddf3+0x138>
 80005b6:	bf00      	nop

080005b8 <__aeabi_f2d>:
 80005b8:	0042      	lsls	r2, r0, #1
 80005ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005be:	ea4f 0131 	mov.w	r1, r1, rrx
 80005c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005c6:	bf1f      	itttt	ne
 80005c8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005cc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005d0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005d4:	4770      	bxne	lr
 80005d6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005da:	bf08      	it	eq
 80005dc:	4770      	bxeq	lr
 80005de:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005e2:	bf04      	itt	eq
 80005e4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005e8:	4770      	bxeq	lr
 80005ea:	b530      	push	{r4, r5, lr}
 80005ec:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005f4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f8:	e71c      	b.n	8000434 <__adddf3+0x138>
 80005fa:	bf00      	nop

080005fc <__aeabi_ul2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f04f 0500 	mov.w	r5, #0
 800060a:	e00a      	b.n	8000622 <__aeabi_l2d+0x16>

0800060c <__aeabi_l2d>:
 800060c:	ea50 0201 	orrs.w	r2, r0, r1
 8000610:	bf08      	it	eq
 8000612:	4770      	bxeq	lr
 8000614:	b530      	push	{r4, r5, lr}
 8000616:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800061a:	d502      	bpl.n	8000622 <__aeabi_l2d+0x16>
 800061c:	4240      	negs	r0, r0
 800061e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000622:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000626:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800062a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800062e:	f43f aed8 	beq.w	80003e2 <__adddf3+0xe6>
 8000632:	f04f 0203 	mov.w	r2, #3
 8000636:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800063a:	bf18      	it	ne
 800063c:	3203      	addne	r2, #3
 800063e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000642:	bf18      	it	ne
 8000644:	3203      	addne	r2, #3
 8000646:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800064a:	f1c2 0320 	rsb	r3, r2, #32
 800064e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000652:	fa20 f002 	lsr.w	r0, r0, r2
 8000656:	fa01 fe03 	lsl.w	lr, r1, r3
 800065a:	ea40 000e 	orr.w	r0, r0, lr
 800065e:	fa21 f102 	lsr.w	r1, r1, r2
 8000662:	4414      	add	r4, r2
 8000664:	e6bd      	b.n	80003e2 <__adddf3+0xe6>
 8000666:	bf00      	nop

08000668 <__aeabi_uldivmod>:
 8000668:	b953      	cbnz	r3, 8000680 <__aeabi_uldivmod+0x18>
 800066a:	b94a      	cbnz	r2, 8000680 <__aeabi_uldivmod+0x18>
 800066c:	2900      	cmp	r1, #0
 800066e:	bf08      	it	eq
 8000670:	2800      	cmpeq	r0, #0
 8000672:	bf1c      	itt	ne
 8000674:	f04f 31ff 	movne.w	r1, #4294967295
 8000678:	f04f 30ff 	movne.w	r0, #4294967295
 800067c:	f000 b9ac 	b.w	80009d8 <__aeabi_idiv0>
 8000680:	f1ad 0c08 	sub.w	ip, sp, #8
 8000684:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000688:	f000 f83e 	bl	8000708 <__udivmoddi4>
 800068c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000690:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000694:	b004      	add	sp, #16
 8000696:	4770      	bx	lr

08000698 <__aeabi_d2lz>:
 8000698:	b508      	push	{r3, lr}
 800069a:	4602      	mov	r2, r0
 800069c:	460b      	mov	r3, r1
 800069e:	ec43 2b17 	vmov	d7, r2, r3
 80006a2:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80006a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80006aa:	d403      	bmi.n	80006b4 <__aeabi_d2lz+0x1c>
 80006ac:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80006b0:	f000 b80a 	b.w	80006c8 <__aeabi_d2ulz>
 80006b4:	eeb1 7b47 	vneg.f64	d7, d7
 80006b8:	ec51 0b17 	vmov	r0, r1, d7
 80006bc:	f000 f804 	bl	80006c8 <__aeabi_d2ulz>
 80006c0:	4240      	negs	r0, r0
 80006c2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006c6:	bd08      	pop	{r3, pc}

080006c8 <__aeabi_d2ulz>:
 80006c8:	ed9f 6b0b 	vldr	d6, [pc, #44]	; 80006f8 <__aeabi_d2ulz+0x30>
 80006cc:	ec41 0b17 	vmov	d7, r0, r1
 80006d0:	ed9f 5b0b 	vldr	d5, [pc, #44]	; 8000700 <__aeabi_d2ulz+0x38>
 80006d4:	ee27 6b06 	vmul.f64	d6, d7, d6
 80006d8:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 80006dc:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 80006e0:	eea4 7b45 	vfms.f64	d7, d4, d5
 80006e4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80006e8:	ee16 1a10 	vmov	r1, s12
 80006ec:	ee17 0a90 	vmov	r0, s15
 80006f0:	4770      	bx	lr
 80006f2:	bf00      	nop
 80006f4:	f3af 8000 	nop.w
 80006f8:	00000000 	.word	0x00000000
 80006fc:	3df00000 	.word	0x3df00000
 8000700:	00000000 	.word	0x00000000
 8000704:	41f00000 	.word	0x41f00000

08000708 <__udivmoddi4>:
 8000708:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800070c:	9d08      	ldr	r5, [sp, #32]
 800070e:	4604      	mov	r4, r0
 8000710:	468e      	mov	lr, r1
 8000712:	2b00      	cmp	r3, #0
 8000714:	d14d      	bne.n	80007b2 <__udivmoddi4+0xaa>
 8000716:	428a      	cmp	r2, r1
 8000718:	4694      	mov	ip, r2
 800071a:	d969      	bls.n	80007f0 <__udivmoddi4+0xe8>
 800071c:	fab2 f282 	clz	r2, r2
 8000720:	b152      	cbz	r2, 8000738 <__udivmoddi4+0x30>
 8000722:	fa01 f302 	lsl.w	r3, r1, r2
 8000726:	f1c2 0120 	rsb	r1, r2, #32
 800072a:	fa20 f101 	lsr.w	r1, r0, r1
 800072e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000732:	ea41 0e03 	orr.w	lr, r1, r3
 8000736:	4094      	lsls	r4, r2
 8000738:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800073c:	0c21      	lsrs	r1, r4, #16
 800073e:	fbbe f6f8 	udiv	r6, lr, r8
 8000742:	fa1f f78c 	uxth.w	r7, ip
 8000746:	fb08 e316 	mls	r3, r8, r6, lr
 800074a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800074e:	fb06 f107 	mul.w	r1, r6, r7
 8000752:	4299      	cmp	r1, r3
 8000754:	d90a      	bls.n	800076c <__udivmoddi4+0x64>
 8000756:	eb1c 0303 	adds.w	r3, ip, r3
 800075a:	f106 30ff 	add.w	r0, r6, #4294967295
 800075e:	f080 811f 	bcs.w	80009a0 <__udivmoddi4+0x298>
 8000762:	4299      	cmp	r1, r3
 8000764:	f240 811c 	bls.w	80009a0 <__udivmoddi4+0x298>
 8000768:	3e02      	subs	r6, #2
 800076a:	4463      	add	r3, ip
 800076c:	1a5b      	subs	r3, r3, r1
 800076e:	b2a4      	uxth	r4, r4
 8000770:	fbb3 f0f8 	udiv	r0, r3, r8
 8000774:	fb08 3310 	mls	r3, r8, r0, r3
 8000778:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800077c:	fb00 f707 	mul.w	r7, r0, r7
 8000780:	42a7      	cmp	r7, r4
 8000782:	d90a      	bls.n	800079a <__udivmoddi4+0x92>
 8000784:	eb1c 0404 	adds.w	r4, ip, r4
 8000788:	f100 33ff 	add.w	r3, r0, #4294967295
 800078c:	f080 810a 	bcs.w	80009a4 <__udivmoddi4+0x29c>
 8000790:	42a7      	cmp	r7, r4
 8000792:	f240 8107 	bls.w	80009a4 <__udivmoddi4+0x29c>
 8000796:	4464      	add	r4, ip
 8000798:	3802      	subs	r0, #2
 800079a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800079e:	1be4      	subs	r4, r4, r7
 80007a0:	2600      	movs	r6, #0
 80007a2:	b11d      	cbz	r5, 80007ac <__udivmoddi4+0xa4>
 80007a4:	40d4      	lsrs	r4, r2
 80007a6:	2300      	movs	r3, #0
 80007a8:	e9c5 4300 	strd	r4, r3, [r5]
 80007ac:	4631      	mov	r1, r6
 80007ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80007b2:	428b      	cmp	r3, r1
 80007b4:	d909      	bls.n	80007ca <__udivmoddi4+0xc2>
 80007b6:	2d00      	cmp	r5, #0
 80007b8:	f000 80ef 	beq.w	800099a <__udivmoddi4+0x292>
 80007bc:	2600      	movs	r6, #0
 80007be:	e9c5 0100 	strd	r0, r1, [r5]
 80007c2:	4630      	mov	r0, r6
 80007c4:	4631      	mov	r1, r6
 80007c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80007ca:	fab3 f683 	clz	r6, r3
 80007ce:	2e00      	cmp	r6, #0
 80007d0:	d14a      	bne.n	8000868 <__udivmoddi4+0x160>
 80007d2:	428b      	cmp	r3, r1
 80007d4:	d302      	bcc.n	80007dc <__udivmoddi4+0xd4>
 80007d6:	4282      	cmp	r2, r0
 80007d8:	f200 80f9 	bhi.w	80009ce <__udivmoddi4+0x2c6>
 80007dc:	1a84      	subs	r4, r0, r2
 80007de:	eb61 0303 	sbc.w	r3, r1, r3
 80007e2:	2001      	movs	r0, #1
 80007e4:	469e      	mov	lr, r3
 80007e6:	2d00      	cmp	r5, #0
 80007e8:	d0e0      	beq.n	80007ac <__udivmoddi4+0xa4>
 80007ea:	e9c5 4e00 	strd	r4, lr, [r5]
 80007ee:	e7dd      	b.n	80007ac <__udivmoddi4+0xa4>
 80007f0:	b902      	cbnz	r2, 80007f4 <__udivmoddi4+0xec>
 80007f2:	deff      	udf	#255	; 0xff
 80007f4:	fab2 f282 	clz	r2, r2
 80007f8:	2a00      	cmp	r2, #0
 80007fa:	f040 8092 	bne.w	8000922 <__udivmoddi4+0x21a>
 80007fe:	eba1 010c 	sub.w	r1, r1, ip
 8000802:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000806:	fa1f fe8c 	uxth.w	lr, ip
 800080a:	2601      	movs	r6, #1
 800080c:	0c20      	lsrs	r0, r4, #16
 800080e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000812:	fb07 1113 	mls	r1, r7, r3, r1
 8000816:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800081a:	fb0e f003 	mul.w	r0, lr, r3
 800081e:	4288      	cmp	r0, r1
 8000820:	d908      	bls.n	8000834 <__udivmoddi4+0x12c>
 8000822:	eb1c 0101 	adds.w	r1, ip, r1
 8000826:	f103 38ff 	add.w	r8, r3, #4294967295
 800082a:	d202      	bcs.n	8000832 <__udivmoddi4+0x12a>
 800082c:	4288      	cmp	r0, r1
 800082e:	f200 80cb 	bhi.w	80009c8 <__udivmoddi4+0x2c0>
 8000832:	4643      	mov	r3, r8
 8000834:	1a09      	subs	r1, r1, r0
 8000836:	b2a4      	uxth	r4, r4
 8000838:	fbb1 f0f7 	udiv	r0, r1, r7
 800083c:	fb07 1110 	mls	r1, r7, r0, r1
 8000840:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000844:	fb0e fe00 	mul.w	lr, lr, r0
 8000848:	45a6      	cmp	lr, r4
 800084a:	d908      	bls.n	800085e <__udivmoddi4+0x156>
 800084c:	eb1c 0404 	adds.w	r4, ip, r4
 8000850:	f100 31ff 	add.w	r1, r0, #4294967295
 8000854:	d202      	bcs.n	800085c <__udivmoddi4+0x154>
 8000856:	45a6      	cmp	lr, r4
 8000858:	f200 80bb 	bhi.w	80009d2 <__udivmoddi4+0x2ca>
 800085c:	4608      	mov	r0, r1
 800085e:	eba4 040e 	sub.w	r4, r4, lr
 8000862:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000866:	e79c      	b.n	80007a2 <__udivmoddi4+0x9a>
 8000868:	f1c6 0720 	rsb	r7, r6, #32
 800086c:	40b3      	lsls	r3, r6
 800086e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000872:	ea4c 0c03 	orr.w	ip, ip, r3
 8000876:	fa20 f407 	lsr.w	r4, r0, r7
 800087a:	fa01 f306 	lsl.w	r3, r1, r6
 800087e:	431c      	orrs	r4, r3
 8000880:	40f9      	lsrs	r1, r7
 8000882:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000886:	fa00 f306 	lsl.w	r3, r0, r6
 800088a:	fbb1 f8f9 	udiv	r8, r1, r9
 800088e:	0c20      	lsrs	r0, r4, #16
 8000890:	fa1f fe8c 	uxth.w	lr, ip
 8000894:	fb09 1118 	mls	r1, r9, r8, r1
 8000898:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800089c:	fb08 f00e 	mul.w	r0, r8, lr
 80008a0:	4288      	cmp	r0, r1
 80008a2:	fa02 f206 	lsl.w	r2, r2, r6
 80008a6:	d90b      	bls.n	80008c0 <__udivmoddi4+0x1b8>
 80008a8:	eb1c 0101 	adds.w	r1, ip, r1
 80008ac:	f108 3aff 	add.w	sl, r8, #4294967295
 80008b0:	f080 8088 	bcs.w	80009c4 <__udivmoddi4+0x2bc>
 80008b4:	4288      	cmp	r0, r1
 80008b6:	f240 8085 	bls.w	80009c4 <__udivmoddi4+0x2bc>
 80008ba:	f1a8 0802 	sub.w	r8, r8, #2
 80008be:	4461      	add	r1, ip
 80008c0:	1a09      	subs	r1, r1, r0
 80008c2:	b2a4      	uxth	r4, r4
 80008c4:	fbb1 f0f9 	udiv	r0, r1, r9
 80008c8:	fb09 1110 	mls	r1, r9, r0, r1
 80008cc:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80008d0:	fb00 fe0e 	mul.w	lr, r0, lr
 80008d4:	458e      	cmp	lr, r1
 80008d6:	d908      	bls.n	80008ea <__udivmoddi4+0x1e2>
 80008d8:	eb1c 0101 	adds.w	r1, ip, r1
 80008dc:	f100 34ff 	add.w	r4, r0, #4294967295
 80008e0:	d26c      	bcs.n	80009bc <__udivmoddi4+0x2b4>
 80008e2:	458e      	cmp	lr, r1
 80008e4:	d96a      	bls.n	80009bc <__udivmoddi4+0x2b4>
 80008e6:	3802      	subs	r0, #2
 80008e8:	4461      	add	r1, ip
 80008ea:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80008ee:	fba0 9402 	umull	r9, r4, r0, r2
 80008f2:	eba1 010e 	sub.w	r1, r1, lr
 80008f6:	42a1      	cmp	r1, r4
 80008f8:	46c8      	mov	r8, r9
 80008fa:	46a6      	mov	lr, r4
 80008fc:	d356      	bcc.n	80009ac <__udivmoddi4+0x2a4>
 80008fe:	d053      	beq.n	80009a8 <__udivmoddi4+0x2a0>
 8000900:	b15d      	cbz	r5, 800091a <__udivmoddi4+0x212>
 8000902:	ebb3 0208 	subs.w	r2, r3, r8
 8000906:	eb61 010e 	sbc.w	r1, r1, lr
 800090a:	fa01 f707 	lsl.w	r7, r1, r7
 800090e:	fa22 f306 	lsr.w	r3, r2, r6
 8000912:	40f1      	lsrs	r1, r6
 8000914:	431f      	orrs	r7, r3
 8000916:	e9c5 7100 	strd	r7, r1, [r5]
 800091a:	2600      	movs	r6, #0
 800091c:	4631      	mov	r1, r6
 800091e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000922:	f1c2 0320 	rsb	r3, r2, #32
 8000926:	40d8      	lsrs	r0, r3
 8000928:	fa0c fc02 	lsl.w	ip, ip, r2
 800092c:	fa21 f303 	lsr.w	r3, r1, r3
 8000930:	4091      	lsls	r1, r2
 8000932:	4301      	orrs	r1, r0
 8000934:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000938:	fa1f fe8c 	uxth.w	lr, ip
 800093c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000940:	fb07 3610 	mls	r6, r7, r0, r3
 8000944:	0c0b      	lsrs	r3, r1, #16
 8000946:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800094a:	fb00 f60e 	mul.w	r6, r0, lr
 800094e:	429e      	cmp	r6, r3
 8000950:	fa04 f402 	lsl.w	r4, r4, r2
 8000954:	d908      	bls.n	8000968 <__udivmoddi4+0x260>
 8000956:	eb1c 0303 	adds.w	r3, ip, r3
 800095a:	f100 38ff 	add.w	r8, r0, #4294967295
 800095e:	d22f      	bcs.n	80009c0 <__udivmoddi4+0x2b8>
 8000960:	429e      	cmp	r6, r3
 8000962:	d92d      	bls.n	80009c0 <__udivmoddi4+0x2b8>
 8000964:	3802      	subs	r0, #2
 8000966:	4463      	add	r3, ip
 8000968:	1b9b      	subs	r3, r3, r6
 800096a:	b289      	uxth	r1, r1
 800096c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000970:	fb07 3316 	mls	r3, r7, r6, r3
 8000974:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000978:	fb06 f30e 	mul.w	r3, r6, lr
 800097c:	428b      	cmp	r3, r1
 800097e:	d908      	bls.n	8000992 <__udivmoddi4+0x28a>
 8000980:	eb1c 0101 	adds.w	r1, ip, r1
 8000984:	f106 38ff 	add.w	r8, r6, #4294967295
 8000988:	d216      	bcs.n	80009b8 <__udivmoddi4+0x2b0>
 800098a:	428b      	cmp	r3, r1
 800098c:	d914      	bls.n	80009b8 <__udivmoddi4+0x2b0>
 800098e:	3e02      	subs	r6, #2
 8000990:	4461      	add	r1, ip
 8000992:	1ac9      	subs	r1, r1, r3
 8000994:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000998:	e738      	b.n	800080c <__udivmoddi4+0x104>
 800099a:	462e      	mov	r6, r5
 800099c:	4628      	mov	r0, r5
 800099e:	e705      	b.n	80007ac <__udivmoddi4+0xa4>
 80009a0:	4606      	mov	r6, r0
 80009a2:	e6e3      	b.n	800076c <__udivmoddi4+0x64>
 80009a4:	4618      	mov	r0, r3
 80009a6:	e6f8      	b.n	800079a <__udivmoddi4+0x92>
 80009a8:	454b      	cmp	r3, r9
 80009aa:	d2a9      	bcs.n	8000900 <__udivmoddi4+0x1f8>
 80009ac:	ebb9 0802 	subs.w	r8, r9, r2
 80009b0:	eb64 0e0c 	sbc.w	lr, r4, ip
 80009b4:	3801      	subs	r0, #1
 80009b6:	e7a3      	b.n	8000900 <__udivmoddi4+0x1f8>
 80009b8:	4646      	mov	r6, r8
 80009ba:	e7ea      	b.n	8000992 <__udivmoddi4+0x28a>
 80009bc:	4620      	mov	r0, r4
 80009be:	e794      	b.n	80008ea <__udivmoddi4+0x1e2>
 80009c0:	4640      	mov	r0, r8
 80009c2:	e7d1      	b.n	8000968 <__udivmoddi4+0x260>
 80009c4:	46d0      	mov	r8, sl
 80009c6:	e77b      	b.n	80008c0 <__udivmoddi4+0x1b8>
 80009c8:	3b02      	subs	r3, #2
 80009ca:	4461      	add	r1, ip
 80009cc:	e732      	b.n	8000834 <__udivmoddi4+0x12c>
 80009ce:	4630      	mov	r0, r6
 80009d0:	e709      	b.n	80007e6 <__udivmoddi4+0xde>
 80009d2:	4464      	add	r4, ip
 80009d4:	3802      	subs	r0, #2
 80009d6:	e742      	b.n	800085e <__udivmoddi4+0x156>

080009d8 <__aeabi_idiv0>:
 80009d8:	4770      	bx	lr
 80009da:	bf00      	nop

080009dc <_ZN5DHT2217pinChangeCallBackEv>:
#include <DHT22_TempHumidity.h>
#include"main.h"

//###############################################################################################################
void  DHT22::pinChangeCallBack()
{
 80009dc:	b580      	push	{r7, lr}
 80009de:	b082      	sub	sp, #8
 80009e0:	af00      	add	r7, sp, #0
 80009e2:	6078      	str	r0, [r7, #4]
  this->time = HAL_GetTick();
 80009e4:	f001 fda4 	bl	8002530 <HAL_GetTick>
 80009e8:	4602      	mov	r2, r0
 80009ea:	687b      	ldr	r3, [r7, #4]
 80009ec:	661a      	str	r2, [r3, #96]	; 0x60
  if(this->cnt < sizeof(this->data)-1)
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80009f4:	2b52      	cmp	r3, #82	; 0x52
 80009f6:	d81d      	bhi.n	8000a34 <_ZN5DHT2217pinChangeCallBackEv+0x58>
  {
	  this->data[this->cnt] = this->tim->Instance->CNT - this->lastCNT;
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	681b      	ldr	r3, [r3, #0]
 80009fc:	681b      	ldr	r3, [r3, #0]
 80009fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a00:	b2da      	uxtb	r2, r3
 8000a02:	687b      	ldr	r3, [r7, #4]
 8000a04:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8000a06:	b2db      	uxtb	r3, r3
 8000a08:	6879      	ldr	r1, [r7, #4]
 8000a0a:	f8b1 105e 	ldrh.w	r1, [r1, #94]	; 0x5e
 8000a0e:	1ad3      	subs	r3, r2, r3
 8000a10:	b2da      	uxtb	r2, r3
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	440b      	add	r3, r1
 8000a16:	729a      	strb	r2, [r3, #10]
	  this->lastCNT = this->tim->Instance->CNT;
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	681b      	ldr	r3, [r3, #0]
 8000a1c:	681b      	ldr	r3, [r3, #0]
 8000a1e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	665a      	str	r2, [r3, #100]	; 0x64
	  this->cnt++;
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8000a2a:	3301      	adds	r3, #1
 8000a2c:	b29a      	uxth	r2, r3
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  }
}
 8000a34:	bf00      	nop
 8000a36:	3708      	adds	r7, #8
 8000a38:	46bd      	mov	sp, r7
 8000a3a:	bd80      	pop	{r7, pc}

08000a3c <_ZN5DHT227delayUsEt>:
//###############################################################################################################
void  DHT22::delayUs(uint16_t delay)
{
 8000a3c:	b480      	push	{r7}
 8000a3e:	b083      	sub	sp, #12
 8000a40:	af00      	add	r7, sp, #0
 8000a42:	6078      	str	r0, [r7, #4]
 8000a44:	460b      	mov	r3, r1
 8000a46:	807b      	strh	r3, [r7, #2]
	this->tim->Instance->CNT=0;
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	681b      	ldr	r3, [r3, #0]
 8000a4c:	681b      	ldr	r3, [r3, #0]
 8000a4e:	2200      	movs	r2, #0
 8000a50:	625a      	str	r2, [r3, #36]	; 0x24
  while(this->tim->Instance->CNT < delay);
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	681b      	ldr	r3, [r3, #0]
 8000a56:	681b      	ldr	r3, [r3, #0]
 8000a58:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000a5a:	887b      	ldrh	r3, [r7, #2]
 8000a5c:	429a      	cmp	r2, r3
 8000a5e:	bf34      	ite	cc
 8000a60:	2301      	movcc	r3, #1
 8000a62:	2300      	movcs	r3, #0
 8000a64:	b2db      	uxtb	r3, r3
 8000a66:	2b00      	cmp	r3, #0
 8000a68:	d000      	beq.n	8000a6c <_ZN5DHT227delayUsEt+0x30>
 8000a6a:	e7f2      	b.n	8000a52 <_ZN5DHT227delayUsEt+0x16>
}
 8000a6c:	bf00      	nop
 8000a6e:	370c      	adds	r7, #12
 8000a70:	46bd      	mov	sp, r7
 8000a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a76:	4770      	bx	lr

08000a78 <_ZN5DHT226outputEv>:
//###############################################################################################################
void  DHT22::output()
{
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	b088      	sub	sp, #32
 8000a7c:	af00      	add	r7, sp, #0
 8000a7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio;
  this->gpio->BSRR = this->pin;
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	891a      	ldrh	r2, [r3, #8]
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	685b      	ldr	r3, [r3, #4]
 8000a88:	619a      	str	r2, [r3, #24]
  gpio.Mode = GPIO_MODE_OUTPUT_OD;
 8000a8a:	2311      	movs	r3, #17
 8000a8c:	613b      	str	r3, [r7, #16]
  gpio.Speed = GPIO_SPEED_FREQ_HIGH;
 8000a8e:	2302      	movs	r3, #2
 8000a90:	61bb      	str	r3, [r7, #24]
  gpio.Pin = this->pin;
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	891b      	ldrh	r3, [r3, #8]
 8000a96:	60fb      	str	r3, [r7, #12]
  gpio.Pull = GPIO_NOPULL;
 8000a98:	2300      	movs	r3, #0
 8000a9a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(this->gpio,&gpio);
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	685b      	ldr	r3, [r3, #4]
 8000aa0:	f107 020c 	add.w	r2, r7, #12
 8000aa4:	4611      	mov	r1, r2
 8000aa6:	4618      	mov	r0, r3
 8000aa8:	f001 ff16 	bl	80028d8 <HAL_GPIO_Init>
}
 8000aac:	bf00      	nop
 8000aae:	3720      	adds	r7, #32
 8000ab0:	46bd      	mov	sp, r7
 8000ab2:	bd80      	pop	{r7, pc}

08000ab4 <_ZN5DHT225inputEv>:
//###############################################################################################################
void  DHT22::input()
{
 8000ab4:	b580      	push	{r7, lr}
 8000ab6:	b088      	sub	sp, #32
 8000ab8:	af00      	add	r7, sp, #0
 8000aba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio;
  gpio.Mode = GPIO_MODE_IT_RISING_FALLING;
 8000abc:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 8000ac0:	613b      	str	r3, [r7, #16]
  gpio.Speed = GPIO_SPEED_FREQ_HIGH;
 8000ac2:	2302      	movs	r3, #2
 8000ac4:	61bb      	str	r3, [r7, #24]
  gpio.Pin = this->pin;
 8000ac6:	687b      	ldr	r3, [r7, #4]
 8000ac8:	891b      	ldrh	r3, [r3, #8]
 8000aca:	60fb      	str	r3, [r7, #12]
  gpio.Pull = GPIO_NOPULL;
 8000acc:	2300      	movs	r3, #0
 8000ace:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(this->gpio,&gpio);
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	685b      	ldr	r3, [r3, #4]
 8000ad4:	f107 020c 	add.w	r2, r7, #12
 8000ad8:	4611      	mov	r1, r2
 8000ada:	4618      	mov	r0, r3
 8000adc:	f001 fefc 	bl	80028d8 <HAL_GPIO_Init>
}
 8000ae0:	bf00      	nop
 8000ae2:	3720      	adds	r7, #32
 8000ae4:	46bd      	mov	sp, r7
 8000ae6:	bd80      	pop	{r7, pc}

08000ae8 <_ZN5DHT226decodeEPh>:
//###############################################################################################################
bool  DHT22::decode(uint8_t *byteArray)
{
 8000ae8:	b480      	push	{r7}
 8000aea:	b085      	sub	sp, #20
 8000aec:	af00      	add	r7, sp, #0
 8000aee:	6078      	str	r0, [r7, #4]
 8000af0:	6039      	str	r1, [r7, #0]
  int8_t bit;
      if((this->data[0] < 60) || (this->data[0] > 100) || (this->data[1] < 60) || (this->data[1] > 100))
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	7a9b      	ldrb	r3, [r3, #10]
 8000af6:	2b3b      	cmp	r3, #59	; 0x3b
 8000af8:	d90b      	bls.n	8000b12 <_ZN5DHT226decodeEPh+0x2a>
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	7a9b      	ldrb	r3, [r3, #10]
 8000afe:	2b64      	cmp	r3, #100	; 0x64
 8000b00:	d807      	bhi.n	8000b12 <_ZN5DHT226decodeEPh+0x2a>
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	7adb      	ldrb	r3, [r3, #11]
 8000b06:	2b3b      	cmp	r3, #59	; 0x3b
 8000b08:	d903      	bls.n	8000b12 <_ZN5DHT226decodeEPh+0x2a>
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	7adb      	ldrb	r3, [r3, #11]
 8000b0e:	2b64      	cmp	r3, #100	; 0x64
 8000b10:	d901      	bls.n	8000b16 <_ZN5DHT226decodeEPh+0x2e>
        return false;
 8000b12:	2300      	movs	r3, #0
 8000b14:	e069      	b.n	8000bea <_ZN5DHT226decodeEPh+0x102>
      bit = 7;
 8000b16:	2307      	movs	r3, #7
 8000b18:	73fb      	strb	r3, [r7, #15]
      for(uint8_t i=0 ; i<80 ; i+=2)
 8000b1a:	2300      	movs	r3, #0
 8000b1c:	73bb      	strb	r3, [r7, #14]
 8000b1e:	7bbb      	ldrb	r3, [r7, #14]
 8000b20:	2b4f      	cmp	r3, #79	; 0x4f
 8000b22:	d862      	bhi.n	8000bea <_ZN5DHT226decodeEPh+0x102>
      {
        if((this->data[i+2] >= 35) && (this->data[i+2] <= 70))
 8000b24:	7bbb      	ldrb	r3, [r7, #14]
 8000b26:	3302      	adds	r3, #2
 8000b28:	687a      	ldr	r2, [r7, #4]
 8000b2a:	4413      	add	r3, r2
 8000b2c:	7a9b      	ldrb	r3, [r3, #10]
 8000b2e:	2b22      	cmp	r3, #34	; 0x22
 8000b30:	d955      	bls.n	8000bde <_ZN5DHT226decodeEPh+0xf6>
 8000b32:	7bbb      	ldrb	r3, [r7, #14]
 8000b34:	3302      	adds	r3, #2
 8000b36:	687a      	ldr	r2, [r7, #4]
 8000b38:	4413      	add	r3, r2
 8000b3a:	7a9b      	ldrb	r3, [r3, #10]
 8000b3c:	2b46      	cmp	r3, #70	; 0x46
 8000b3e:	d84e      	bhi.n	8000bde <_ZN5DHT226decodeEPh+0xf6>
        {
          if((this->data[i+3] >= 10) && (this->data[i+3] <= 45))
 8000b40:	7bbb      	ldrb	r3, [r7, #14]
 8000b42:	3303      	adds	r3, #3
 8000b44:	687a      	ldr	r2, [r7, #4]
 8000b46:	4413      	add	r3, r2
 8000b48:	7a9b      	ldrb	r3, [r3, #10]
 8000b4a:	2b09      	cmp	r3, #9
 8000b4c:	d917      	bls.n	8000b7e <_ZN5DHT226decodeEPh+0x96>
 8000b4e:	7bbb      	ldrb	r3, [r7, #14]
 8000b50:	3303      	adds	r3, #3
 8000b52:	687a      	ldr	r2, [r7, #4]
 8000b54:	4413      	add	r3, r2
 8000b56:	7a9b      	ldrb	r3, [r3, #10]
 8000b58:	2b2d      	cmp	r3, #45	; 0x2d
 8000b5a:	d810      	bhi.n	8000b7e <_ZN5DHT226decodeEPh+0x96>
            *byteArray &= ~(1<<bit);
 8000b5c:	683b      	ldr	r3, [r7, #0]
 8000b5e:	781b      	ldrb	r3, [r3, #0]
 8000b60:	b25a      	sxtb	r2, r3
 8000b62:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000b66:	2101      	movs	r1, #1
 8000b68:	fa01 f303 	lsl.w	r3, r1, r3
 8000b6c:	b25b      	sxtb	r3, r3
 8000b6e:	43db      	mvns	r3, r3
 8000b70:	b25b      	sxtb	r3, r3
 8000b72:	4013      	ands	r3, r2
 8000b74:	b25b      	sxtb	r3, r3
 8000b76:	b2da      	uxtb	r2, r3
 8000b78:	683b      	ldr	r3, [r7, #0]
 8000b7a:	701a      	strb	r2, [r3, #0]
 8000b7c:	e01e      	b.n	8000bbc <_ZN5DHT226decodeEPh+0xd4>
          else if((this->data[i+3] >= 55) && (this->data[i+3] <= 95))
 8000b7e:	7bbb      	ldrb	r3, [r7, #14]
 8000b80:	3303      	adds	r3, #3
 8000b82:	687a      	ldr	r2, [r7, #4]
 8000b84:	4413      	add	r3, r2
 8000b86:	7a9b      	ldrb	r3, [r3, #10]
 8000b88:	2b36      	cmp	r3, #54	; 0x36
 8000b8a:	d915      	bls.n	8000bb8 <_ZN5DHT226decodeEPh+0xd0>
 8000b8c:	7bbb      	ldrb	r3, [r7, #14]
 8000b8e:	3303      	adds	r3, #3
 8000b90:	687a      	ldr	r2, [r7, #4]
 8000b92:	4413      	add	r3, r2
 8000b94:	7a9b      	ldrb	r3, [r3, #10]
 8000b96:	2b5f      	cmp	r3, #95	; 0x5f
 8000b98:	d80e      	bhi.n	8000bb8 <_ZN5DHT226decodeEPh+0xd0>
            *byteArray |= (1<<bit);
 8000b9a:	683b      	ldr	r3, [r7, #0]
 8000b9c:	781b      	ldrb	r3, [r3, #0]
 8000b9e:	b25a      	sxtb	r2, r3
 8000ba0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ba4:	2101      	movs	r1, #1
 8000ba6:	fa01 f303 	lsl.w	r3, r1, r3
 8000baa:	b25b      	sxtb	r3, r3
 8000bac:	4313      	orrs	r3, r2
 8000bae:	b25b      	sxtb	r3, r3
 8000bb0:	b2da      	uxtb	r2, r3
 8000bb2:	683b      	ldr	r3, [r7, #0]
 8000bb4:	701a      	strb	r2, [r3, #0]
 8000bb6:	e001      	b.n	8000bbc <_ZN5DHT226decodeEPh+0xd4>
          else
            return false;
 8000bb8:	2300      	movs	r3, #0
 8000bba:	e016      	b.n	8000bea <_ZN5DHT226decodeEPh+0x102>
          bit--;
 8000bbc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000bc0:	b2db      	uxtb	r3, r3
 8000bc2:	3b01      	subs	r3, #1
 8000bc4:	b2db      	uxtb	r3, r3
 8000bc6:	73fb      	strb	r3, [r7, #15]
          if(bit == -1)
 8000bc8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000bcc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000bd0:	d107      	bne.n	8000be2 <_ZN5DHT226decodeEPh+0xfa>
          {
            bit = 7;
 8000bd2:	2307      	movs	r3, #7
 8000bd4:	73fb      	strb	r3, [r7, #15]
            byteArray++;
 8000bd6:	683b      	ldr	r3, [r7, #0]
 8000bd8:	3301      	adds	r3, #1
 8000bda:	603b      	str	r3, [r7, #0]
          if(bit == -1)
 8000bdc:	e001      	b.n	8000be2 <_ZN5DHT226decodeEPh+0xfa>
          }
        }
        else
          return false;
 8000bde:	2300      	movs	r3, #0
 8000be0:	e003      	b.n	8000bea <_ZN5DHT226decodeEPh+0x102>
      for(uint8_t i=0 ; i<80 ; i+=2)
 8000be2:	7bbb      	ldrb	r3, [r7, #14]
 8000be4:	3302      	adds	r3, #2
 8000be6:	73bb      	strb	r3, [r7, #14]
 8000be8:	e799      	b.n	8000b1e <_ZN5DHT226decodeEPh+0x36>
      }

}
 8000bea:	4618      	mov	r0, r3
 8000bec:	3714      	adds	r7, #20
 8000bee:	46bd      	mov	sp, r7
 8000bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf4:	4770      	bx	lr

08000bf6 <_ZN5DHT224initEP17TIM_HandleTypeDeftP12GPIO_TypeDeft>:
//###############################################################################################################
bool DHT22::init(TIM_HandleTypeDef *tim,uint16_t  timerBusFrequencyMHz, GPIO_TypeDef *gpio, uint16_t  pin)
{
 8000bf6:	b580      	push	{r7, lr}
 8000bf8:	b084      	sub	sp, #16
 8000bfa:	af00      	add	r7, sp, #0
 8000bfc:	60f8      	str	r0, [r7, #12]
 8000bfe:	60b9      	str	r1, [r7, #8]
 8000c00:	603b      	str	r3, [r7, #0]
 8000c02:	4613      	mov	r3, r2
 8000c04:	80fb      	strh	r3, [r7, #6]
	this->tim = tim;
 8000c06:	68fb      	ldr	r3, [r7, #12]
 8000c08:	68ba      	ldr	r2, [r7, #8]
 8000c0a:	601a      	str	r2, [r3, #0]
	this->gpio = gpio;
 8000c0c:	68fb      	ldr	r3, [r7, #12]
 8000c0e:	683a      	ldr	r2, [r7, #0]
 8000c10:	605a      	str	r2, [r3, #4]
	this->pin = pin;
 8000c12:	68fb      	ldr	r3, [r7, #12]
 8000c14:	8b3a      	ldrh	r2, [r7, #24]
 8000c16:	811a      	strh	r2, [r3, #8]
  output();
 8000c18:	68f8      	ldr	r0, [r7, #12]
 8000c1a:	f7ff ff2d 	bl	8000a78 <_ZN5DHT226outputEv>
  this->tim->Init.Prescaler = timerBusFrequencyMHz - 1;
 8000c1e:	88fb      	ldrh	r3, [r7, #6]
 8000c20:	1e5a      	subs	r2, r3, #1
 8000c22:	68fb      	ldr	r3, [r7, #12]
 8000c24:	681b      	ldr	r3, [r3, #0]
 8000c26:	605a      	str	r2, [r3, #4]
  this->tim->Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c28:	68fb      	ldr	r3, [r7, #12]
 8000c2a:	681b      	ldr	r3, [r3, #0]
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	609a      	str	r2, [r3, #8]
  this->tim->Init.Period = 0xFFFF;
 8000c30:	68fb      	ldr	r3, [r7, #12]
 8000c32:	681b      	ldr	r3, [r3, #0]
 8000c34:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000c38:	60da      	str	r2, [r3, #12]
  this->tim->Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c3a:	68fb      	ldr	r3, [r7, #12]
 8000c3c:	681b      	ldr	r3, [r3, #0]
 8000c3e:	2200      	movs	r2, #0
 8000c40:	619a      	str	r2, [r3, #24]
  HAL_TIM_Base_Init(this->tim);
 8000c42:	68fb      	ldr	r3, [r7, #12]
 8000c44:	681b      	ldr	r3, [r3, #0]
 8000c46:	4618      	mov	r0, r3
 8000c48:	f004 f8dc 	bl	8004e04 <HAL_TIM_Base_Init>
  HAL_TIM_Base_Start(this->tim);
 8000c4c:	68fb      	ldr	r3, [r7, #12]
 8000c4e:	681b      	ldr	r3, [r3, #0]
 8000c50:	4618      	mov	r0, r3
 8000c52:	f004 f92f 	bl	8004eb4 <HAL_TIM_Base_Start>
  while(HAL_GetTick()<2000)
 8000c56:	f001 fc6b 	bl	8002530 <HAL_GetTick>
 8000c5a:	4603      	mov	r3, r0
 8000c5c:	f240 72cf 	movw	r2, #1999	; 0x7cf
 8000c60:	4293      	cmp	r3, r2
 8000c62:	bf94      	ite	ls
 8000c64:	2301      	movls	r3, #1
 8000c66:	2300      	movhi	r3, #0
 8000c68:	b2db      	uxtb	r3, r3
 8000c6a:	2b00      	cmp	r3, #0
 8000c6c:	d003      	beq.n	8000c76 <_ZN5DHT224initEP17TIM_HandleTypeDeftP12GPIO_TypeDeft+0x80>
	   HAL_Delay(5);
 8000c6e:	2005      	movs	r0, #5
 8000c70:	f001 fc6a 	bl	8002548 <HAL_Delay>
  while(HAL_GetTick()<2000)
 8000c74:	e7ef      	b.n	8000c56 <_ZN5DHT224initEP17TIM_HandleTypeDeftP12GPIO_TypeDeft+0x60>
  return true;
 8000c76:	2301      	movs	r3, #1
}
 8000c78:	4618      	mov	r0, r3
 8000c7a:	3710      	adds	r7, #16
 8000c7c:	46bd      	mov	sp, r7
 8000c7e:	bd80      	pop	{r7, pc}

08000c80 <_ZN5DHT224readEv>:
//###############################################################################################################
bool  DHT22::read()
{
 8000c80:	b580      	push	{r7, lr}
 8000c82:	b086      	sub	sp, #24
 8000c84:	af00      	add	r7, sp, #0
 8000c86:	6078      	str	r0, [r7, #4]
  uint32_t  startTime;

      output();
 8000c88:	6878      	ldr	r0, [r7, #4]
 8000c8a:	f7ff fef5 	bl	8000a78 <_ZN5DHT226outputEv>
      this->gpio->BSRR = (this->pin)<<16;
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	891b      	ldrh	r3, [r3, #8]
 8000c92:	041a      	lsls	r2, r3, #16
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	685b      	ldr	r3, [r3, #4]
 8000c98:	619a      	str	r2, [r3, #24]
      HAL_Delay(1);
 8000c9a:	2001      	movs	r0, #1
 8000c9c:	f001 fc54 	bl	8002548 <HAL_Delay>
      this->gpio->BSRR = this->pin;
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	891a      	ldrh	r2, [r3, #8]
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	685b      	ldr	r3, [r3, #4]
 8000ca8:	619a      	str	r2, [r3, #24]
      delayUs(5);
 8000caa:	2105      	movs	r1, #5
 8000cac:	6878      	ldr	r0, [r7, #4]
 8000cae:	f7ff fec5 	bl	8000a3c <_ZN5DHT227delayUsEt>
      this->gpio->BSRR = (this->pin)<<16;
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	891b      	ldrh	r3, [r3, #8]
 8000cb6:	041a      	lsls	r2, r3, #16
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	685b      	ldr	r3, [r3, #4]
 8000cbc:	619a      	str	r2, [r3, #24]
      delayUs(5);
 8000cbe:	2105      	movs	r1, #5
 8000cc0:	6878      	ldr	r0, [r7, #4]
 8000cc2:	f7ff febb 	bl	8000a3c <_ZN5DHT227delayUsEt>
      this->cnt = 0;
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	2200      	movs	r2, #0
 8000cca:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      this->lastCNT = 0;
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	665a      	str	r2, [r3, #100]	; 0x64
      this->tim->Instance->CNT = 0;
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	681b      	ldr	r3, [r3, #0]
 8000cda:	2200      	movs	r2, #0
 8000cdc:	625a      	str	r2, [r3, #36]	; 0x24
      startTime = HAL_GetTick();
 8000cde:	f001 fc27 	bl	8002530 <HAL_GetTick>
 8000ce2:	6178      	str	r0, [r7, #20]
      input();
 8000ce4:	6878      	ldr	r0, [r7, #4]
 8000ce6:	f7ff fee5 	bl	8000ab4 <_ZN5DHT225inputEv>
      while(1)
      {
        if(HAL_GetTick() - this->time > 1)
 8000cea:	f001 fc21 	bl	8002530 <HAL_GetTick>
 8000cee:	4602      	mov	r2, r0
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000cf4:	1ad3      	subs	r3, r2, r3
 8000cf6:	2b01      	cmp	r3, #1
 8000cf8:	bf8c      	ite	hi
 8000cfa:	2301      	movhi	r3, #1
 8000cfc:	2300      	movls	r3, #0
 8000cfe:	b2db      	uxtb	r3, r3
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	d0f2      	beq.n	8000cea <_ZN5DHT224readEv+0x6a>
        {
          uint8_t data[5];
          if(decode(data) == false)
 8000d04:	f107 030c 	add.w	r3, r7, #12
 8000d08:	4619      	mov	r1, r3
 8000d0a:	6878      	ldr	r0, [r7, #4]
 8000d0c:	f7ff feec 	bl	8000ae8 <_ZN5DHT226decodeEPh>
 8000d10:	4603      	mov	r3, r0
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	bf0c      	ite	eq
 8000d16:	2301      	moveq	r3, #1
 8000d18:	2300      	movne	r3, #0
 8000d1a:	b2db      	uxtb	r3, r3
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d001      	beq.n	8000d24 <_ZN5DHT224readEv+0xa4>
            return false;
 8000d20:	2300      	movs	r3, #0
 8000d22:	e033      	b.n	8000d8c <_ZN5DHT224readEv+0x10c>
          if(((data[0] + data[1] + data[2] + data[3]) & 0x00FF) != data[4])
 8000d24:	7b3b      	ldrb	r3, [r7, #12]
 8000d26:	461a      	mov	r2, r3
 8000d28:	7b7b      	ldrb	r3, [r7, #13]
 8000d2a:	4413      	add	r3, r2
 8000d2c:	7bba      	ldrb	r2, [r7, #14]
 8000d2e:	4413      	add	r3, r2
 8000d30:	7bfa      	ldrb	r2, [r7, #15]
 8000d32:	4413      	add	r3, r2
 8000d34:	b2db      	uxtb	r3, r3
 8000d36:	7c3a      	ldrb	r2, [r7, #16]
 8000d38:	4293      	cmp	r3, r2
 8000d3a:	d001      	beq.n	8000d40 <_ZN5DHT224readEv+0xc0>
            return false;
 8000d3c:	2300      	movs	r3, #0
 8000d3e:	e025      	b.n	8000d8c <_ZN5DHT224readEv+0x10c>

          this->temperature = (float)(data[2]*256 + data[3]) / 10.0f;
 8000d40:	7bbb      	ldrb	r3, [r7, #14]
 8000d42:	021b      	lsls	r3, r3, #8
 8000d44:	7bfa      	ldrb	r2, [r7, #15]
 8000d46:	4413      	add	r3, r2
 8000d48:	ee07 3a90 	vmov	s15, r3
 8000d4c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000d50:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8000d54:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	edc3 7a1a 	vstr	s15, [r3, #104]	; 0x68
          this->humidity = (float)(data[0]*256 + data[1]) / 10.0f;
 8000d5e:	7b3b      	ldrb	r3, [r7, #12]
 8000d60:	021b      	lsls	r3, r3, #8
 8000d62:	7b7a      	ldrb	r2, [r7, #13]
 8000d64:	4413      	add	r3, r2
 8000d66:	ee07 3a90 	vmov	s15, r3
 8000d6a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000d6e:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8000d72:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	edc3 7a1b 	vstr	s15, [r3, #108]	; 0x6c

          this->dataValid = true;
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	2201      	movs	r2, #1
 8000d80:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
          output();
 8000d84:	6878      	ldr	r0, [r7, #4]
 8000d86:	f7ff fe77 	bl	8000a78 <_ZN5DHT226outputEv>
          return true;
 8000d8a:	2301      	movs	r3, #1
        }
      }

}
 8000d8c:	4618      	mov	r0, r3
 8000d8e:	3718      	adds	r7, #24
 8000d90:	46bd      	mov	sp, r7
 8000d92:	bd80      	pop	{r7, pc}

08000d94 <_ZN4LSM6C1Ev>:

#define DS33_WHO_ID    0x69

// Constructors ////////////////////////////////////////////////////////////////

LSM6::LSM6(void)
 8000d94:	b480      	push	{r7}
 8000d96:	b083      	sub	sp, #12
 8000d98:	af00      	add	r7, sp, #0
 8000d9a:	6078      	str	r0, [r7, #4]
{
  _device = device_auto;
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	2201      	movs	r2, #1
 8000da0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  io_timeout = 0;  // 0 = no timeout
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	2200      	movs	r2, #0
 8000da8:	851a      	strh	r2, [r3, #40]	; 0x28
  did_timeout = false;
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	2200      	movs	r2, #0
 8000dae:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
}
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	4618      	mov	r0, r3
 8000db6:	370c      	adds	r7, #12
 8000db8:	46bd      	mov	sp, r7
 8000dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dbe:	4770      	bx	lr

08000dc0 <_ZN4LSM64initE19__I2C_HandleTypeDefNS_10deviceTypeENS_8sa0StateE>:
{
  return io_timeout;
}

bool LSM6::init(I2C_HandleTypeDef _hi2c,deviceType device, sa0State sa0)
{
 8000dc0:	b084      	sub	sp, #16
 8000dc2:	b580      	push	{r7, lr}
 8000dc4:	b082      	sub	sp, #8
 8000dc6:	af00      	add	r7, sp, #0
 8000dc8:	6078      	str	r0, [r7, #4]
 8000dca:	f107 0014 	add.w	r0, r7, #20
 8000dce:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	this->hi2c=_hi2c;
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	332c      	adds	r3, #44	; 0x2c
 8000dd6:	f107 0114 	add.w	r1, r7, #20
 8000dda:	224c      	movs	r2, #76	; 0x4c
 8000ddc:	4618      	mov	r0, r3
 8000dde:	f009 ff73 	bl	800acc8 <memcpy>
	device = device_DS33;
 8000de2:	2300      	movs	r3, #0
 8000de4:	f887 3060 	strb.w	r3, [r7, #96]	; 0x60

    // make sure device and SA0 were successfully detected; otherwise, indicate failure
    if (device == device_auto || sa0 == sa0_auto)
 8000de8:	f897 3060 	ldrb.w	r3, [r7, #96]	; 0x60
 8000dec:	2b01      	cmp	r3, #1
 8000dee:	d003      	beq.n	8000df8 <_ZN4LSM64initE19__I2C_HandleTypeDefNS_10deviceTypeENS_8sa0StateE+0x38>
 8000df0:	f897 3064 	ldrb.w	r3, [r7, #100]	; 0x64
 8000df4:	2b02      	cmp	r3, #2
 8000df6:	d101      	bne.n	8000dfc <_ZN4LSM64initE19__I2C_HandleTypeDefNS_10deviceTypeENS_8sa0StateE+0x3c>
    {
      return false;
 8000df8:	2300      	movs	r3, #0
 8000dfa:	e01e      	b.n	8000e3a <_ZN4LSM64initE19__I2C_HandleTypeDefNS_10deviceTypeENS_8sa0StateE+0x7a>
    }

  _device = device;
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	f897 2060 	ldrb.w	r2, [r7, #96]	; 0x60
 8000e02:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(device==device_DS33)
 8000e06:	f897 3060 	ldrb.w	r3, [r7, #96]	; 0x60
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d111      	bne.n	8000e32 <_ZN4LSM64initE19__I2C_HandleTypeDefNS_10deviceTypeENS_8sa0StateE+0x72>
  {
      address = (sa0 == sa0_high) ? DS33_SA0_HIGH_ADDRESS : DS33_SA0_LOW_ADDRESS;
 8000e0e:	f897 3064 	ldrb.w	r3, [r7, #100]	; 0x64
 8000e12:	2b01      	cmp	r3, #1
 8000e14:	d101      	bne.n	8000e1a <_ZN4LSM64initE19__I2C_HandleTypeDefNS_10deviceTypeENS_8sa0StateE+0x5a>
 8000e16:	226b      	movs	r2, #107	; 0x6b
 8000e18:	e000      	b.n	8000e1c <_ZN4LSM64initE19__I2C_HandleTypeDefNS_10deviceTypeENS_8sa0StateE+0x5c>
 8000e1a:	226a      	movs	r2, #106	; 0x6a
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
      address_shl=address<<1;
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8000e28:	005b      	lsls	r3, r3, #1
 8000e2a:	b2da      	uxtb	r2, r3
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
  }

  enableDefault();
 8000e32:	6878      	ldr	r0, [r7, #4]
 8000e34:	f000 f808 	bl	8000e48 <_ZN4LSM613enableDefaultEv>

  return true;
 8000e38:	2301      	movs	r3, #1
}
 8000e3a:	4618      	mov	r0, r3
 8000e3c:	3708      	adds	r7, #8
 8000e3e:	46bd      	mov	sp, r7
 8000e40:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000e44:	b004      	add	sp, #16
 8000e46:	4770      	bx	lr

08000e48 <_ZN4LSM613enableDefaultEv>:

void LSM6::enableDefault(void)
{
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	b082      	sub	sp, #8
 8000e4c:	af00      	add	r7, sp, #0
 8000e4e:	6078      	str	r0, [r7, #4]
  if (_device == device_DS33)
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d10e      	bne.n	8000e78 <_ZN4LSM613enableDefaultEv+0x30>
  {
    // Accelerometer

    // 0x80 = 0b10000000
    // ODR = 1000 (1.66 kHz (high performance)); FS_XL = 00 (+/-2 g full scale)
    writeReg(CTRL1_XL, 0x80);
 8000e5a:	2280      	movs	r2, #128	; 0x80
 8000e5c:	2110      	movs	r1, #16
 8000e5e:	6878      	ldr	r0, [r7, #4]
 8000e60:	f000 f80e 	bl	8000e80 <_ZN4LSM68writeRegEhh>
    // Gyro

    // 0x80 = 0b010000000
    // ODR = 1000 (1.66 kHz (high performance)); FS_XL = 00 (245 dps)
    writeReg(CTRL2_G, 0x80);
 8000e64:	2280      	movs	r2, #128	; 0x80
 8000e66:	2111      	movs	r1, #17
 8000e68:	6878      	ldr	r0, [r7, #4]
 8000e6a:	f000 f809 	bl	8000e80 <_ZN4LSM68writeRegEhh>
    // Common

    // 0x04 = 0b00000100
    // IF_INC = 1 (automatically increment register address)
    writeReg(CTRL3_C, 0x04);
 8000e6e:	2204      	movs	r2, #4
 8000e70:	2112      	movs	r1, #18
 8000e72:	6878      	ldr	r0, [r7, #4]
 8000e74:	f000 f804 	bl	8000e80 <_ZN4LSM68writeRegEhh>
  }
}
 8000e78:	bf00      	nop
 8000e7a:	3708      	adds	r7, #8
 8000e7c:	46bd      	mov	sp, r7
 8000e7e:	bd80      	pop	{r7, pc}

08000e80 <_ZN4LSM68writeRegEhh>:

void LSM6::writeReg(uint8_t reg, uint8_t value)
{
 8000e80:	b580      	push	{r7, lr}
 8000e82:	b088      	sub	sp, #32
 8000e84:	af04      	add	r7, sp, #16
 8000e86:	6078      	str	r0, [r7, #4]
 8000e88:	460b      	mov	r3, r1
 8000e8a:	70fb      	strb	r3, [r7, #3]
 8000e8c:	4613      	mov	r3, r2
 8000e8e:	70bb      	strb	r3, [r7, #2]
	uint8_t command=value;
 8000e90:	78bb      	ldrb	r3, [r7, #2]
 8000e92:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Mem_Write(&this->hi2c,address_shl, reg, 1, &command, sizeof(command), 100);
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	f103 002c 	add.w	r0, r3, #44	; 0x2c
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8000ea0:	b299      	uxth	r1, r3
 8000ea2:	78fb      	ldrb	r3, [r7, #3]
 8000ea4:	b29a      	uxth	r2, r3
 8000ea6:	2364      	movs	r3, #100	; 0x64
 8000ea8:	9302      	str	r3, [sp, #8]
 8000eaa:	2301      	movs	r3, #1
 8000eac:	9301      	str	r3, [sp, #4]
 8000eae:	f107 030f 	add.w	r3, r7, #15
 8000eb2:	9300      	str	r3, [sp, #0]
 8000eb4:	2301      	movs	r3, #1
 8000eb6:	f001 ff95 	bl	8002de4 <HAL_I2C_Mem_Write>

}
 8000eba:	bf00      	nop
 8000ebc:	3710      	adds	r7, #16
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	bd80      	pop	{r7, pc}

08000ec2 <_ZN4LSM67readRegEh>:

uint8_t LSM6::readReg(uint8_t reg)
{
 8000ec2:	b580      	push	{r7, lr}
 8000ec4:	b088      	sub	sp, #32
 8000ec6:	af04      	add	r7, sp, #16
 8000ec8:	6078      	str	r0, [r7, #4]
 8000eca:	460b      	mov	r3, r1
 8000ecc:	70fb      	strb	r3, [r7, #3]
	uint8_t value = 0;
 8000ece:	2300      	movs	r3, #0
 8000ed0:	73bb      	strb	r3, [r7, #14]
	HAL_StatusTypeDef status=HAL_I2C_Mem_Read(&this->hi2c, address_shl, reg, 1, &value, sizeof(value), 200);
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	f103 002c 	add.w	r0, r3, #44	; 0x2c
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8000ede:	b299      	uxth	r1, r3
 8000ee0:	78fb      	ldrb	r3, [r7, #3]
 8000ee2:	b29a      	uxth	r2, r3
 8000ee4:	23c8      	movs	r3, #200	; 0xc8
 8000ee6:	9302      	str	r3, [sp, #8]
 8000ee8:	2301      	movs	r3, #1
 8000eea:	9301      	str	r3, [sp, #4]
 8000eec:	f107 030e 	add.w	r3, r7, #14
 8000ef0:	9300      	str	r3, [sp, #0]
 8000ef2:	2301      	movs	r3, #1
 8000ef4:	f002 f88a 	bl	800300c <HAL_I2C_Mem_Read>
 8000ef8:	4603      	mov	r3, r0
 8000efa:	73fb      	strb	r3, [r7, #15]
	return (status==HAL_OK)?value:(-1);
 8000efc:	7bfb      	ldrb	r3, [r7, #15]
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	d101      	bne.n	8000f06 <_ZN4LSM67readRegEh+0x44>
 8000f02:	7bbb      	ldrb	r3, [r7, #14]
 8000f04:	e000      	b.n	8000f08 <_ZN4LSM67readRegEh+0x46>
 8000f06:	23ff      	movs	r3, #255	; 0xff
}
 8000f08:	4618      	mov	r0, r3
 8000f0a:	3710      	adds	r7, #16
 8000f0c:	46bd      	mov	sp, r7
 8000f0e:	bd80      	pop	{r7, pc}

08000f10 <_ZN4LSM67readAccEv>:


// Reads the 3 accelerometer channels and stores them in vector a
void LSM6::readAcc(void)
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	b084      	sub	sp, #16
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	6078      	str	r0, [r7, #4]
	uint8_t data[6];

	data[0]=readReg(OUTX_H_XL) ;
 8000f18:	2129      	movs	r1, #41	; 0x29
 8000f1a:	6878      	ldr	r0, [r7, #4]
 8000f1c:	f7ff ffd1 	bl	8000ec2 <_ZN4LSM67readRegEh>
 8000f20:	4603      	mov	r3, r0
 8000f22:	723b      	strb	r3, [r7, #8]
	data[1]=readReg(OUTX_L_XL);
 8000f24:	2128      	movs	r1, #40	; 0x28
 8000f26:	6878      	ldr	r0, [r7, #4]
 8000f28:	f7ff ffcb 	bl	8000ec2 <_ZN4LSM67readRegEh>
 8000f2c:	4603      	mov	r3, r0
 8000f2e:	727b      	strb	r3, [r7, #9]

	data[2]=readReg(OUTY_H_XL);
 8000f30:	212b      	movs	r1, #43	; 0x2b
 8000f32:	6878      	ldr	r0, [r7, #4]
 8000f34:	f7ff ffc5 	bl	8000ec2 <_ZN4LSM67readRegEh>
 8000f38:	4603      	mov	r3, r0
 8000f3a:	72bb      	strb	r3, [r7, #10]
	data[3]=readReg(OUTY_L_XL);
 8000f3c:	212a      	movs	r1, #42	; 0x2a
 8000f3e:	6878      	ldr	r0, [r7, #4]
 8000f40:	f7ff ffbf 	bl	8000ec2 <_ZN4LSM67readRegEh>
 8000f44:	4603      	mov	r3, r0
 8000f46:	72fb      	strb	r3, [r7, #11]

	data[4]=readReg(OUTZ_H_XL);
 8000f48:	212d      	movs	r1, #45	; 0x2d
 8000f4a:	6878      	ldr	r0, [r7, #4]
 8000f4c:	f7ff ffb9 	bl	8000ec2 <_ZN4LSM67readRegEh>
 8000f50:	4603      	mov	r3, r0
 8000f52:	733b      	strb	r3, [r7, #12]
	data[5]=readReg(OUTZ_L_XL);
 8000f54:	212c      	movs	r1, #44	; 0x2c
 8000f56:	6878      	ldr	r0, [r7, #4]
 8000f58:	f7ff ffb3 	bl	8000ec2 <_ZN4LSM67readRegEh>
 8000f5c:	4603      	mov	r3, r0
 8000f5e:	737b      	strb	r3, [r7, #13]

	a.x  = (int16_t)((data[0] << 8) | data[1]);
 8000f60:	7a3b      	ldrb	r3, [r7, #8]
 8000f62:	021b      	lsls	r3, r3, #8
 8000f64:	b21a      	sxth	r2, r3
 8000f66:	7a7b      	ldrb	r3, [r7, #9]
 8000f68:	b21b      	sxth	r3, r3
 8000f6a:	4313      	orrs	r3, r2
 8000f6c:	b21a      	sxth	r2, r3
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	801a      	strh	r2, [r3, #0]
	a.y = (int16_t)((data[2] << 8) | data[3]);
 8000f72:	7abb      	ldrb	r3, [r7, #10]
 8000f74:	021b      	lsls	r3, r3, #8
 8000f76:	b21a      	sxth	r2, r3
 8000f78:	7afb      	ldrb	r3, [r7, #11]
 8000f7a:	b21b      	sxth	r3, r3
 8000f7c:	4313      	orrs	r3, r2
 8000f7e:	b21a      	sxth	r2, r3
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	805a      	strh	r2, [r3, #2]
	a.z = (int16_t)((data[4] << 8) | data[5]);
 8000f84:	7b3b      	ldrb	r3, [r7, #12]
 8000f86:	021b      	lsls	r3, r3, #8
 8000f88:	b21a      	sxth	r2, r3
 8000f8a:	7b7b      	ldrb	r3, [r7, #13]
 8000f8c:	b21b      	sxth	r3, r3
 8000f8e:	4313      	orrs	r3, r2
 8000f90:	b21a      	sxth	r2, r3
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	809a      	strh	r2, [r3, #4]
}
 8000f96:	bf00      	nop
 8000f98:	3710      	adds	r7, #16
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	bd80      	pop	{r7, pc}

08000f9e <_ZN4LSM68readGyroEv>:

// Reads the 3 gyro channels and stores them in vector g
void LSM6::readGyro(void)
{
 8000f9e:	b580      	push	{r7, lr}
 8000fa0:	b084      	sub	sp, #16
 8000fa2:	af00      	add	r7, sp, #0
 8000fa4:	6078      	str	r0, [r7, #4]
	uint8_t data[6];

	data[0]=readReg(OUTX_H_G);
 8000fa6:	2123      	movs	r1, #35	; 0x23
 8000fa8:	6878      	ldr	r0, [r7, #4]
 8000faa:	f7ff ff8a 	bl	8000ec2 <_ZN4LSM67readRegEh>
 8000fae:	4603      	mov	r3, r0
 8000fb0:	723b      	strb	r3, [r7, #8]
	data[1]=readReg(OUTX_L_G);
 8000fb2:	2122      	movs	r1, #34	; 0x22
 8000fb4:	6878      	ldr	r0, [r7, #4]
 8000fb6:	f7ff ff84 	bl	8000ec2 <_ZN4LSM67readRegEh>
 8000fba:	4603      	mov	r3, r0
 8000fbc:	727b      	strb	r3, [r7, #9]

	data[2]=readReg(OUTY_H_G);
 8000fbe:	2125      	movs	r1, #37	; 0x25
 8000fc0:	6878      	ldr	r0, [r7, #4]
 8000fc2:	f7ff ff7e 	bl	8000ec2 <_ZN4LSM67readRegEh>
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	72bb      	strb	r3, [r7, #10]
	data[3]=readReg(OUTY_L_G);
 8000fca:	2124      	movs	r1, #36	; 0x24
 8000fcc:	6878      	ldr	r0, [r7, #4]
 8000fce:	f7ff ff78 	bl	8000ec2 <_ZN4LSM67readRegEh>
 8000fd2:	4603      	mov	r3, r0
 8000fd4:	72fb      	strb	r3, [r7, #11]

	data[4]=readReg(OUTZ_H_G);
 8000fd6:	2127      	movs	r1, #39	; 0x27
 8000fd8:	6878      	ldr	r0, [r7, #4]
 8000fda:	f7ff ff72 	bl	8000ec2 <_ZN4LSM67readRegEh>
 8000fde:	4603      	mov	r3, r0
 8000fe0:	733b      	strb	r3, [r7, #12]
	data[5]=readReg(OUTZ_L_G);
 8000fe2:	2126      	movs	r1, #38	; 0x26
 8000fe4:	6878      	ldr	r0, [r7, #4]
 8000fe6:	f7ff ff6c 	bl	8000ec2 <_ZN4LSM67readRegEh>
 8000fea:	4603      	mov	r3, r0
 8000fec:	737b      	strb	r3, [r7, #13]

	g.x  = (int16_t)((data[0] << 8) | data[1]);
 8000fee:	7a3b      	ldrb	r3, [r7, #8]
 8000ff0:	021b      	lsls	r3, r3, #8
 8000ff2:	b21a      	sxth	r2, r3
 8000ff4:	7a7b      	ldrb	r3, [r7, #9]
 8000ff6:	b21b      	sxth	r3, r3
 8000ff8:	4313      	orrs	r3, r2
 8000ffa:	b21a      	sxth	r2, r3
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	80da      	strh	r2, [r3, #6]
	g.y = (int16_t)((data[2] << 8) | data[3]);
 8001000:	7abb      	ldrb	r3, [r7, #10]
 8001002:	021b      	lsls	r3, r3, #8
 8001004:	b21a      	sxth	r2, r3
 8001006:	7afb      	ldrb	r3, [r7, #11]
 8001008:	b21b      	sxth	r3, r3
 800100a:	4313      	orrs	r3, r2
 800100c:	b21a      	sxth	r2, r3
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	811a      	strh	r2, [r3, #8]
	g.z = (int16_t)((data[4] << 8) | data[5]);
 8001012:	7b3b      	ldrb	r3, [r7, #12]
 8001014:	021b      	lsls	r3, r3, #8
 8001016:	b21a      	sxth	r2, r3
 8001018:	7b7b      	ldrb	r3, [r7, #13]
 800101a:	b21b      	sxth	r3, r3
 800101c:	4313      	orrs	r3, r2
 800101e:	b21a      	sxth	r2, r3
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	815a      	strh	r2, [r3, #10]

}
 8001024:	bf00      	nop
 8001026:	3710      	adds	r7, #16
 8001028:	46bd      	mov	sp, r7
 800102a:	bd80      	pop	{r7, pc}

0800102c <_ZN4LSM64readEv>:

// Reads all 6 channels of the LSM6 and stores them in the object variables
void LSM6::read(void)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	b082      	sub	sp, #8
 8001030:	af00      	add	r7, sp, #0
 8001032:	6078      	str	r0, [r7, #4]
  readAcc();
 8001034:	6878      	ldr	r0, [r7, #4]
 8001036:	f7ff ff6b 	bl	8000f10 <_ZN4LSM67readAccEv>
  readGyro();
 800103a:	6878      	ldr	r0, [r7, #4]
 800103c:	f7ff ffaf 	bl	8000f9e <_ZN4LSM68readGyroEv>
  scaleVectors();
 8001040:	6878      	ldr	r0, [r7, #4]
 8001042:	f000 f805 	bl	8001050 <_ZN4LSM612scaleVectorsEv>
}
 8001046:	bf00      	nop
 8001048:	3708      	adds	r7, #8
 800104a:	46bd      	mov	sp, r7
 800104c:	bd80      	pop	{r7, pc}
	...

08001050 <_ZN4LSM612scaleVectorsEv>:
  a->y /= mag;
  a->z /= mag;
}

void LSM6::scaleVectors()
{
 8001050:	b580      	push	{r7, lr}
 8001052:	b088      	sub	sp, #32
 8001054:	af00      	add	r7, sp, #0
 8001056:	6078      	str	r0, [r7, #4]
	   float a_x = this->a.x*2.0f/32678.0f;
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800105e:	ee07 3a90 	vmov	s15, r3
 8001062:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001066:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800106a:	eddf 6a5f 	vldr	s13, [pc, #380]	; 80011e8 <_ZN4LSM612scaleVectorsEv+0x198>
 800106e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001072:	edc7 7a07 	vstr	s15, [r7, #28]
	   float a_y = this->a.y*2.0f/32678.0f;
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800107c:	ee07 3a90 	vmov	s15, r3
 8001080:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001084:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8001088:	eddf 6a57 	vldr	s13, [pc, #348]	; 80011e8 <_ZN4LSM612scaleVectorsEv+0x198>
 800108c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001090:	edc7 7a06 	vstr	s15, [r7, #24]
	   float a_z = this->a.z*2.0f/32678.0f;
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800109a:	ee07 3a90 	vmov	s15, r3
 800109e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80010a2:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80010a6:	eddf 6a50 	vldr	s13, [pc, #320]	; 80011e8 <_ZN4LSM612scaleVectorsEv+0x198>
 80010aa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80010ae:	edc7 7a05 	vstr	s15, [r7, #20]
	   float alpha=atan2f(a_z,a_x)* 180.0f / 3.14 + 90.0f;
 80010b2:	edd7 0a07 	vldr	s1, [r7, #28]
 80010b6:	ed97 0a05 	vldr	s0, [r7, #20]
 80010ba:	f009 fc5f 	bl	800a97c <atan2f>
 80010be:	eef0 7a40 	vmov.f32	s15, s0
 80010c2:	ed9f 7a4a 	vldr	s14, [pc, #296]	; 80011ec <_ZN4LSM612scaleVectorsEv+0x19c>
 80010c6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80010ca:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 80010ce:	ed9f 5b42 	vldr	d5, [pc, #264]	; 80011d8 <_ZN4LSM612scaleVectorsEv+0x188>
 80010d2:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80010d6:	ed9f 6b42 	vldr	d6, [pc, #264]	; 80011e0 <_ZN4LSM612scaleVectorsEv+0x190>
 80010da:	ee37 7b06 	vadd.f64	d7, d7, d6
 80010de:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80010e2:	edc7 7a04 	vstr	s15, [r7, #16]
	   float gamma=atan2f(a_z,a_y)* 180.0f / 3.14 + 90.0f;
 80010e6:	edd7 0a06 	vldr	s1, [r7, #24]
 80010ea:	ed97 0a05 	vldr	s0, [r7, #20]
 80010ee:	f009 fc45 	bl	800a97c <atan2f>
 80010f2:	eef0 7a40 	vmov.f32	s15, s0
 80010f6:	ed9f 7a3d 	vldr	s14, [pc, #244]	; 80011ec <_ZN4LSM612scaleVectorsEv+0x19c>
 80010fa:	ee67 7a87 	vmul.f32	s15, s15, s14
 80010fe:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8001102:	ed9f 5b35 	vldr	d5, [pc, #212]	; 80011d8 <_ZN4LSM612scaleVectorsEv+0x188>
 8001106:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800110a:	ed9f 6b35 	vldr	d6, [pc, #212]	; 80011e0 <_ZN4LSM612scaleVectorsEv+0x190>
 800110e:	ee37 7b06 	vadd.f64	d7, d7, d6
 8001112:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001116:	edc7 7a03 	vstr	s15, [r7, #12]
	   float delta=atan2f(a_y,a_x)* 180.0f / 3.14 + 90.0f;
 800111a:	edd7 0a07 	vldr	s1, [r7, #28]
 800111e:	ed97 0a06 	vldr	s0, [r7, #24]
 8001122:	f009 fc2b 	bl	800a97c <atan2f>
 8001126:	eef0 7a40 	vmov.f32	s15, s0
 800112a:	ed9f 7a30 	vldr	s14, [pc, #192]	; 80011ec <_ZN4LSM612scaleVectorsEv+0x19c>
 800112e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001132:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8001136:	ed9f 5b28 	vldr	d5, [pc, #160]	; 80011d8 <_ZN4LSM612scaleVectorsEv+0x188>
 800113a:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800113e:	ed9f 6b28 	vldr	d6, [pc, #160]	; 80011e0 <_ZN4LSM612scaleVectorsEv+0x190>
 8001142:	ee37 7b06 	vadd.f64	d7, d7, d6
 8001146:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800114a:	edc7 7a02 	vstr	s15, [r7, #8]

	   this->a_scaled.x=alpha;
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	693a      	ldr	r2, [r7, #16]
 8001152:	60da      	str	r2, [r3, #12]
	   this->a_scaled.y=gamma;
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	68fa      	ldr	r2, [r7, #12]
 8001158:	611a      	str	r2, [r3, #16]
	   this->a_scaled.z=delta;
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	68ba      	ldr	r2, [r7, #8]
 800115e:	615a      	str	r2, [r3, #20]

	   this->g_scaled.x = this->g.x*125.0f/32678.0f;
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8001166:	ee07 3a90 	vmov	s15, r3
 800116a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800116e:	ed9f 7a20 	vldr	s14, [pc, #128]	; 80011f0 <_ZN4LSM612scaleVectorsEv+0x1a0>
 8001172:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001176:	eddf 6a1c 	vldr	s13, [pc, #112]	; 80011e8 <_ZN4LSM612scaleVectorsEv+0x198>
 800117a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	edc3 7a06 	vstr	s15, [r3, #24]
	   this->g_scaled.y = this->g.y*125.0f/32678.0f;
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800118a:	ee07 3a90 	vmov	s15, r3
 800118e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001192:	ed9f 7a17 	vldr	s14, [pc, #92]	; 80011f0 <_ZN4LSM612scaleVectorsEv+0x1a0>
 8001196:	ee27 7a87 	vmul.f32	s14, s15, s14
 800119a:	eddf 6a13 	vldr	s13, [pc, #76]	; 80011e8 <_ZN4LSM612scaleVectorsEv+0x198>
 800119e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	edc3 7a07 	vstr	s15, [r3, #28]
	   this->g_scaled.z = this->g.z*125.0f/32678.0f;
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 80011ae:	ee07 3a90 	vmov	s15, r3
 80011b2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80011b6:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 80011f0 <_ZN4LSM612scaleVectorsEv+0x1a0>
 80011ba:	ee27 7a87 	vmul.f32	s14, s15, s14
 80011be:	eddf 6a0a 	vldr	s13, [pc, #40]	; 80011e8 <_ZN4LSM612scaleVectorsEv+0x198>
 80011c2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	edc3 7a08 	vstr	s15, [r3, #32]
}
 80011cc:	bf00      	nop
 80011ce:	3720      	adds	r7, #32
 80011d0:	46bd      	mov	sp, r7
 80011d2:	bd80      	pop	{r7, pc}
 80011d4:	f3af 8000 	nop.w
 80011d8:	51eb851f 	.word	0x51eb851f
 80011dc:	40091eb8 	.word	0x40091eb8
 80011e0:	00000000 	.word	0x00000000
 80011e4:	40568000 	.word	0x40568000
 80011e8:	46ff4c00 	.word	0x46ff4c00
 80011ec:	43340000 	.word	0x43340000
 80011f0:	42fa0000 	.word	0x42fa0000

080011f4 <_ZN10Step_Motor3runEi>:
#include"main.h"



void Step_Motor::run(int direction)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b082      	sub	sp, #8
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	6078      	str	r0, [r7, #4]
 80011fc:	6039      	str	r1, [r7, #0]
	if(direction != SM_STOP)
 80011fe:	683b      	ldr	r3, [r7, #0]
 8001200:	2b03      	cmp	r3, #3
 8001202:	d01e      	beq.n	8001242 <_ZN10Step_Motor3runEi+0x4e>
	{
		if(direction== SM_LEFT && position>0)
 8001204:	683b      	ldr	r3, [r7, #0]
 8001206:	2b00      	cmp	r3, #0
 8001208:	d108      	bne.n	800121c <_ZN10Step_Motor3runEi+0x28>
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	6a1b      	ldr	r3, [r3, #32]
 800120e:	2b00      	cmp	r3, #0
 8001210:	dd04      	ble.n	800121c <_ZN10Step_Motor3runEi+0x28>
				position--;
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	6a1b      	ldr	r3, [r3, #32]
 8001216:	1e5a      	subs	r2, r3, #1
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	621a      	str	r2, [r3, #32]
		if(direction== SM_RIGHT && position<final_position)
 800121c:	683b      	ldr	r3, [r7, #0]
 800121e:	2b01      	cmp	r3, #1
 8001220:	d10a      	bne.n	8001238 <_ZN10Step_Motor3runEi+0x44>
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	6a1a      	ldr	r2, [r3, #32]
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800122a:	429a      	cmp	r2, r3
 800122c:	da04      	bge.n	8001238 <_ZN10Step_Motor3runEi+0x44>
				position++;
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	6a1b      	ldr	r3, [r3, #32]
 8001232:	1c5a      	adds	r2, r3, #1
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	621a      	str	r2, [r3, #32]

		step(direction);
 8001238:	6839      	ldr	r1, [r7, #0]
 800123a:	6878      	ldr	r0, [r7, #4]
 800123c:	f000 f808 	bl	8001250 <_ZN10Step_Motor4stepEi>
	}
	else
		stop();
}
 8001240:	e002      	b.n	8001248 <_ZN10Step_Motor3runEi+0x54>
		stop();
 8001242:	6878      	ldr	r0, [r7, #4]
 8001244:	f000 f831 	bl	80012aa <_ZN10Step_Motor4stopEv>
}
 8001248:	bf00      	nop
 800124a:	3708      	adds	r7, #8
 800124c:	46bd      	mov	sp, r7
 800124e:	bd80      	pop	{r7, pc}

08001250 <_ZN10Step_Motor4stepEi>:

void Step_Motor::step(int direction)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b082      	sub	sp, #8
 8001254:	af00      	add	r7, sp, #0
 8001256:	6078      	str	r0, [r7, #4]
 8001258:	6039      	str	r1, [r7, #0]
	HAL_GPIO_WritePin(EN_GPIO_Port,EN_Pin, GPIO_PIN_RESET); // enable pin
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	6898      	ldr	r0, [r3, #8]
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	899b      	ldrh	r3, [r3, #12]
 8001262:	2200      	movs	r2, #0
 8001264:	4619      	mov	r1, r3
 8001266:	f001 fcfb 	bl	8002c60 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DIR_GPIO_Port, DIR_Pin, (GPIO_PinState)direction); // set direction
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	6918      	ldr	r0, [r3, #16]
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	8a9b      	ldrh	r3, [r3, #20]
 8001272:	683a      	ldr	r2, [r7, #0]
 8001274:	b2d2      	uxtb	r2, r2
 8001276:	4619      	mov	r1, r3
 8001278:	f001 fcf2 	bl	8002c60 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(STEP_GPIO_Port, STEP_Pin, GPIO_PIN_RESET); // step low
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	6818      	ldr	r0, [r3, #0]
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	889b      	ldrh	r3, [r3, #4]
 8001284:	2200      	movs	r2, #0
 8001286:	4619      	mov	r1, r3
 8001288:	f001 fcea 	bl	8002c60 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 800128c:	2001      	movs	r0, #1
 800128e:	f001 f95b 	bl	8002548 <HAL_Delay>
	HAL_GPIO_WritePin(this->STEP_GPIO_Port,STEP_Pin, GPIO_PIN_SET); // step high
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	6818      	ldr	r0, [r3, #0]
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	889b      	ldrh	r3, [r3, #4]
 800129a:	2201      	movs	r2, #1
 800129c:	4619      	mov	r1, r3
 800129e:	f001 fcdf 	bl	8002c60 <HAL_GPIO_WritePin>
}
 80012a2:	bf00      	nop
 80012a4:	3708      	adds	r7, #8
 80012a6:	46bd      	mov	sp, r7
 80012a8:	bd80      	pop	{r7, pc}

080012aa <_ZN10Step_Motor4stopEv>:

void Step_Motor::stop()
{
 80012aa:	b580      	push	{r7, lr}
 80012ac:	b082      	sub	sp, #8
 80012ae:	af00      	add	r7, sp, #0
 80012b0:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(STEP_GPIO_Port, STEP_Pin, GPIO_PIN_RESET);
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	6818      	ldr	r0, [r3, #0]
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	889b      	ldrh	r3, [r3, #4]
 80012ba:	2200      	movs	r2, #0
 80012bc:	4619      	mov	r1, r3
 80012be:	f001 fccf 	bl	8002c60 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN_GPIO_Port,EN_Pin, GPIO_PIN_SET);
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	6898      	ldr	r0, [r3, #8]
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	899b      	ldrh	r3, [r3, #12]
 80012ca:	2201      	movs	r2, #1
 80012cc:	4619      	mov	r1, r3
 80012ce:	f001 fcc7 	bl	8002c60 <HAL_GPIO_WritePin>
}
 80012d2:	bf00      	nop
 80012d4:	3708      	adds	r7, #8
 80012d6:	46bd      	mov	sp, r7
 80012d8:	bd80      	pop	{r7, pc}

080012da <_ZN10Step_Motor4initEP12GPIO_TypeDeftS1_tS1_tS1_t>:


void Step_Motor::init(GPIO_TypeDef* STEP_GPIO_Port,	uint16_t STEP_Pin,GPIO_TypeDef* EN_GPIO_Port,	uint16_t EN_Pin, GPIO_TypeDef* DIR_GPIO_Port,uint16_t DIR_Pin,GPIO_TypeDef* INIT_SEQ_GPIO_Port,uint16_t INIT_SEQ_Pin)
{
 80012da:	b580      	push	{r7, lr}
 80012dc:	b086      	sub	sp, #24
 80012de:	af00      	add	r7, sp, #0
 80012e0:	60f8      	str	r0, [r7, #12]
 80012e2:	60b9      	str	r1, [r7, #8]
 80012e4:	603b      	str	r3, [r7, #0]
 80012e6:	4613      	mov	r3, r2
 80012e8:	80fb      	strh	r3, [r7, #6]
	this->STEP_GPIO_Port=STEP_GPIO_Port;
 80012ea:	68fb      	ldr	r3, [r7, #12]
 80012ec:	68ba      	ldr	r2, [r7, #8]
 80012ee:	601a      	str	r2, [r3, #0]
	this->STEP_Pin=STEP_Pin;
 80012f0:	68fb      	ldr	r3, [r7, #12]
 80012f2:	88fa      	ldrh	r2, [r7, #6]
 80012f4:	809a      	strh	r2, [r3, #4]
	this->EN_GPIO_Port=EN_GPIO_Port;
 80012f6:	68fb      	ldr	r3, [r7, #12]
 80012f8:	683a      	ldr	r2, [r7, #0]
 80012fa:	609a      	str	r2, [r3, #8]
	this->EN_Pin=EN_Pin;
 80012fc:	68fb      	ldr	r3, [r7, #12]
 80012fe:	8c3a      	ldrh	r2, [r7, #32]
 8001300:	819a      	strh	r2, [r3, #12]
	this->DIR_GPIO_Port=DIR_GPIO_Port;
 8001302:	68fb      	ldr	r3, [r7, #12]
 8001304:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001306:	611a      	str	r2, [r3, #16]
	this->DIR_Pin=DIR_Pin;
 8001308:	68fb      	ldr	r3, [r7, #12]
 800130a:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800130c:	829a      	strh	r2, [r3, #20]
	this->INIT_SEQ_GPIO_Port=INIT_SEQ_GPIO_Port;
 800130e:	68fb      	ldr	r3, [r7, #12]
 8001310:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001312:	619a      	str	r2, [r3, #24]
	this->INIT_SEQ_Pin=INIT_SEQ_Pin;
 8001314:	68fb      	ldr	r3, [r7, #12]
 8001316:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
 8001318:	839a      	strh	r2, [r3, #28]

	//dociera do krancowki na pozycji 0
	while(HAL_GPIO_ReadPin(this->INIT_SEQ_GPIO_Port, this->INIT_SEQ_Pin)==GPIO_PIN_RESET)
 800131a:	68fb      	ldr	r3, [r7, #12]
 800131c:	699a      	ldr	r2, [r3, #24]
 800131e:	68fb      	ldr	r3, [r7, #12]
 8001320:	8b9b      	ldrh	r3, [r3, #28]
 8001322:	4619      	mov	r1, r3
 8001324:	4610      	mov	r0, r2
 8001326:	f001 fc83 	bl	8002c30 <HAL_GPIO_ReadPin>
 800132a:	4603      	mov	r3, r0
 800132c:	2b00      	cmp	r3, #0
 800132e:	bf0c      	ite	eq
 8001330:	2301      	moveq	r3, #1
 8001332:	2300      	movne	r3, #0
 8001334:	b2db      	uxtb	r3, r3
 8001336:	2b00      	cmp	r3, #0
 8001338:	d004      	beq.n	8001344 <_ZN10Step_Motor4initEP12GPIO_TypeDeftS1_tS1_tS1_t+0x6a>
	{
		step(SM_LEFT);
 800133a:	2100      	movs	r1, #0
 800133c:	68f8      	ldr	r0, [r7, #12]
 800133e:	f7ff ff87 	bl	8001250 <_ZN10Step_Motor4stepEi>
	while(HAL_GPIO_ReadPin(this->INIT_SEQ_GPIO_Port, this->INIT_SEQ_Pin)==GPIO_PIN_RESET)
 8001342:	e7ea      	b.n	800131a <_ZN10Step_Motor4initEP12GPIO_TypeDeftS1_tS1_tS1_t+0x40>
	}

	//dociera na koniec do pozycji startowej
	for(int i=0; i<=final_position;i++)
 8001344:	2300      	movs	r3, #0
 8001346:	617b      	str	r3, [r7, #20]
 8001348:	68fb      	ldr	r3, [r7, #12]
 800134a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800134c:	697a      	ldr	r2, [r7, #20]
 800134e:	429a      	cmp	r2, r3
 8001350:	dc07      	bgt.n	8001362 <_ZN10Step_Motor4initEP12GPIO_TypeDeftS1_tS1_tS1_t+0x88>
	{
		step(SM_RIGHT);
 8001352:	2101      	movs	r1, #1
 8001354:	68f8      	ldr	r0, [r7, #12]
 8001356:	f7ff ff7b 	bl	8001250 <_ZN10Step_Motor4stepEi>
	for(int i=0; i<=final_position;i++)
 800135a:	697b      	ldr	r3, [r7, #20]
 800135c:	3301      	adds	r3, #1
 800135e:	617b      	str	r3, [r7, #20]
 8001360:	e7f2      	b.n	8001348 <_ZN10Step_Motor4initEP12GPIO_TypeDeftS1_tS1_tS1_t+0x6e>
	}

	stop();
 8001362:	68f8      	ldr	r0, [r7, #12]
 8001364:	f7ff ffa1 	bl	80012aa <_ZN10Step_Motor4stopEv>
	position=final_position;
 8001368:	68fb      	ldr	r3, [r7, #12]
 800136a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800136c:	68fb      	ldr	r3, [r7, #12]
 800136e:	621a      	str	r2, [r3, #32]
}
 8001370:	bf00      	nop
 8001372:	3718      	adds	r7, #24
 8001374:	46bd      	mov	sp, r7
 8001376:	bd80      	pop	{r7, pc}

08001378 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8001378:	b480      	push	{r7}
 800137a:	b085      	sub	sp, #20
 800137c:	af00      	add	r7, sp, #0
 800137e:	60f8      	str	r0, [r7, #12]
 8001380:	60b9      	str	r1, [r7, #8]
 8001382:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8001384:	68fb      	ldr	r3, [r7, #12]
 8001386:	4a07      	ldr	r2, [pc, #28]	; (80013a4 <vApplicationGetIdleTaskMemory+0x2c>)
 8001388:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800138a:	68bb      	ldr	r3, [r7, #8]
 800138c:	4a06      	ldr	r2, [pc, #24]	; (80013a8 <vApplicationGetIdleTaskMemory+0x30>)
 800138e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	2280      	movs	r2, #128	; 0x80
 8001394:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8001396:	bf00      	nop
 8001398:	3714      	adds	r7, #20
 800139a:	46bd      	mov	sp, r7
 800139c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a0:	4770      	bx	lr
 80013a2:	bf00      	nop
 80013a4:	20000204 	.word	0x20000204
 80013a8:	20000258 	.word	0x20000258

080013ac <vApplicationGetTimerTaskMemory>:
/* USER CODE BEGIN GET_TIMER_TASK_MEMORY */
static StaticTask_t xTimerTaskTCBBuffer;
static StackType_t xTimerStack[configTIMER_TASK_STACK_DEPTH];

void vApplicationGetTimerTaskMemory( StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize )
{
 80013ac:	b480      	push	{r7}
 80013ae:	b085      	sub	sp, #20
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	60f8      	str	r0, [r7, #12]
 80013b4:	60b9      	str	r1, [r7, #8]
 80013b6:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer = &xTimerTaskTCBBuffer;
 80013b8:	68fb      	ldr	r3, [r7, #12]
 80013ba:	4a07      	ldr	r2, [pc, #28]	; (80013d8 <vApplicationGetTimerTaskMemory+0x2c>)
 80013bc:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &xTimerStack[0];
 80013be:	68bb      	ldr	r3, [r7, #8]
 80013c0:	4a06      	ldr	r2, [pc, #24]	; (80013dc <vApplicationGetTimerTaskMemory+0x30>)
 80013c2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80013ca:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80013cc:	bf00      	nop
 80013ce:	3714      	adds	r7, #20
 80013d0:	46bd      	mov	sp, r7
 80013d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d6:	4770      	bx	lr
 80013d8:	20000458 	.word	0x20000458
 80013dc:	200004ac 	.word	0x200004ac

080013e0 <HAL_GPIO_EXTI_Callback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

/* DHT22 sensor callback */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b082      	sub	sp, #8
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	4603      	mov	r3, r0
 80013e8:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == DHT22_1.pin)
 80013ea:	4b06      	ldr	r3, [pc, #24]	; (8001404 <HAL_GPIO_EXTI_Callback+0x24>)
 80013ec:	891b      	ldrh	r3, [r3, #8]
 80013ee:	88fa      	ldrh	r2, [r7, #6]
 80013f0:	429a      	cmp	r2, r3
 80013f2:	d102      	bne.n	80013fa <HAL_GPIO_EXTI_Callback+0x1a>
		DHT22_1.pinChangeCallBack();
 80013f4:	4803      	ldr	r0, [pc, #12]	; (8001404 <HAL_GPIO_EXTI_Callback+0x24>)
 80013f6:	f7ff faf1 	bl	80009dc <_ZN5DHT2217pinChangeCallBackEv>
}
 80013fa:	bf00      	nop
 80013fc:	3708      	adds	r7, #8
 80013fe:	46bd      	mov	sp, r7
 8001400:	bd80      	pop	{r7, pc}
 8001402:	bf00      	nop
 8001404:	20000e9c 	.word	0x20000e9c

08001408 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001408:	b580      	push	{r7, lr}
 800140a:	b082      	sub	sp, #8
 800140c:	af00      	add	r7, sp, #0
 800140e:	6078      	str	r0, [r7, #4]
	if (rx_buffer == STOP_VERTICAL) {
 8001410:	4b14      	ldr	r3, [pc, #80]	; (8001464 <HAL_UART_RxCpltCallback+0x5c>)
 8001412:	781b      	ldrb	r3, [r3, #0]
 8001414:	2b30      	cmp	r3, #48	; 0x30
 8001416:	d102      	bne.n	800141e <HAL_UART_RxCpltCallback+0x16>
		SM_DIRECTION = SM_STOP;
 8001418:	4b13      	ldr	r3, [pc, #76]	; (8001468 <HAL_UART_RxCpltCallback+0x60>)
 800141a:	2203      	movs	r2, #3
 800141c:	601a      	str	r2, [r3, #0]
	}
	if (rx_buffer == UP) {
 800141e:	4b11      	ldr	r3, [pc, #68]	; (8001464 <HAL_UART_RxCpltCallback+0x5c>)
 8001420:	781b      	ldrb	r3, [r3, #0]
 8001422:	2b31      	cmp	r3, #49	; 0x31
 8001424:	d102      	bne.n	800142c <HAL_UART_RxCpltCallback+0x24>
		SM_DIRECTION = SM_RIGHT;
 8001426:	4b10      	ldr	r3, [pc, #64]	; (8001468 <HAL_UART_RxCpltCallback+0x60>)
 8001428:	2201      	movs	r2, #1
 800142a:	601a      	str	r2, [r3, #0]
	}
	if (rx_buffer == DOWN) {
 800142c:	4b0d      	ldr	r3, [pc, #52]	; (8001464 <HAL_UART_RxCpltCallback+0x5c>)
 800142e:	781b      	ldrb	r3, [r3, #0]
 8001430:	2b32      	cmp	r3, #50	; 0x32
 8001432:	d103      	bne.n	800143c <HAL_UART_RxCpltCallback+0x34>
		SM_DIRECTION = SM_LEFT;
 8001434:	4b0c      	ldr	r3, [pc, #48]	; (8001468 <HAL_UART_RxCpltCallback+0x60>)
 8001436:	2200      	movs	r2, #0
 8001438:	601a      	str	r2, [r3, #0]
 800143a:	e009      	b.n	8001450 <HAL_UART_RxCpltCallback+0x48>
	} else {
		a = rx_buffer - '0';
 800143c:	4b09      	ldr	r3, [pc, #36]	; (8001464 <HAL_UART_RxCpltCallback+0x5c>)
 800143e:	781b      	ldrb	r3, [r3, #0]
 8001440:	3b30      	subs	r3, #48	; 0x30
 8001442:	ee07 3a90 	vmov	s15, r3
 8001446:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800144a:	4b08      	ldr	r3, [pc, #32]	; (800146c <HAL_UART_RxCpltCallback+0x64>)
 800144c:	edc3 7a00 	vstr	s15, [r3]
	}
	HAL_UART_Receive_IT(&huart3, (uint8_t*) &rx_buffer, 1);
 8001450:	2201      	movs	r2, #1
 8001452:	4904      	ldr	r1, [pc, #16]	; (8001464 <HAL_UART_RxCpltCallback+0x5c>)
 8001454:	4806      	ldr	r0, [pc, #24]	; (8001470 <HAL_UART_RxCpltCallback+0x68>)
 8001456:	f004 ff74 	bl	8006342 <HAL_UART_Receive_IT>
}
 800145a:	bf00      	nop
 800145c:	3708      	adds	r7, #8
 800145e:	46bd      	mov	sp, r7
 8001460:	bd80      	pop	{r7, pc}
 8001462:	bf00      	nop
 8001464:	20000f10 	.word	0x20000f10
 8001468:	20000000 	.word	0x20000000
 800146c:	20000f14 	.word	0x20000f14
 8001470:	20000990 	.word	0x20000990

08001474 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8001474:	b5b0      	push	{r4, r5, r7, lr}
 8001476:	b090      	sub	sp, #64	; 0x40
 8001478:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 800147a:	f001 f808 	bl	800248e <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 800147e:	f000 f85f 	bl	8001540 <_Z18SystemClock_Configv>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8001482:	f000 fa7f 	bl	8001984 <_ZL12MX_GPIO_Initv>
	MX_USART3_UART_Init();
 8001486:	f000 fa17 	bl	80018b8 <_ZL19MX_USART3_UART_Initv>
	MX_USB_OTG_FS_PCD_Init();
 800148a:	f000 fa49 	bl	8001920 <_ZL22MX_USB_OTG_FS_PCD_Initv>
	MX_I2C1_Init();
 800148e:	f000 f8d7 	bl	8001640 <_ZL12MX_I2C1_Initv>
	MX_TIM2_Init();
 8001492:	f000 f923 	bl	80016dc <_ZL12MX_TIM2_Initv>
	MX_TIM3_Init();
 8001496:	f000 f9b1 	bl	80017fc <_ZL12MX_TIM3_Initv>
	/* USER CODE BEGIN 2 */
	HAL_TIM_Base_Start(&htim3);
 800149a:	4821      	ldr	r0, [pc, #132]	; (8001520 <main+0xac>)
 800149c:	f003 fd0a 	bl	8004eb4 <HAL_TIM_Base_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 80014a0:	2100      	movs	r1, #0
 80014a2:	4820      	ldr	r0, [pc, #128]	; (8001524 <main+0xb0>)
 80014a4:	f003 fdd8 	bl	8005058 <HAL_TIM_PWM_Start>
	/* add semaphores, ... */
	/* USER CODE END RTOS_SEMAPHORES */

	/* USER CODE BEGIN RTOS_TIMERS */

	osTimerDef(Send_data, Send_data_via_UART);
 80014a8:	4b1f      	ldr	r3, [pc, #124]	; (8001528 <main+0xb4>)
 80014aa:	63bb      	str	r3, [r7, #56]	; 0x38
 80014ac:	2300      	movs	r3, #0
 80014ae:	63fb      	str	r3, [r7, #60]	; 0x3c
	Send_dataHandle = osTimerCreate(osTimer(Send_data), osTimerPeriodic, NULL);
 80014b0:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80014b4:	2200      	movs	r2, #0
 80014b6:	2101      	movs	r1, #1
 80014b8:	4618      	mov	r0, r3
 80014ba:	f006 fcf9 	bl	8007eb0 <osTimerCreate>
 80014be:	4603      	mov	r3, r0
 80014c0:	4a1a      	ldr	r2, [pc, #104]	; (800152c <main+0xb8>)
 80014c2:	6013      	str	r3, [r2, #0]
	osTimerStart(Send_dataHandle, 1000);
 80014c4:	4b19      	ldr	r3, [pc, #100]	; (800152c <main+0xb8>)
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80014cc:	4618      	mov	r0, r3
 80014ce:	f006 fd23 	bl	8007f18 <osTimerStart>
	/* add queues, ... */
	/* USER CODE END RTOS_QUEUES */

	/* Create the thread(s) */
	/* definition and creation of Motors */
	osThreadDef(Motors, Motors_control_method, osPriorityHigh, 0, 128);
 80014d2:	4b17      	ldr	r3, [pc, #92]	; (8001530 <main+0xbc>)
 80014d4:	f107 041c 	add.w	r4, r7, #28
 80014d8:	461d      	mov	r5, r3
 80014da:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80014dc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80014de:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80014e2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	MotorsHandle = osThreadCreate(osThread(Motors), NULL);
 80014e6:	f107 031c 	add.w	r3, r7, #28
 80014ea:	2100      	movs	r1, #0
 80014ec:	4618      	mov	r0, r3
 80014ee:	f006 fc7e 	bl	8007dee <osThreadCreate>
 80014f2:	4603      	mov	r3, r0
 80014f4:	4a0f      	ldr	r2, [pc, #60]	; (8001534 <main+0xc0>)
 80014f6:	6013      	str	r3, [r2, #0]

	/* definition and creation of Sensors */
	osThreadDef(Sensors, Sensor_reading_method, osPriorityNormal, 0, 128);
 80014f8:	4b0f      	ldr	r3, [pc, #60]	; (8001538 <main+0xc4>)
 80014fa:	463c      	mov	r4, r7
 80014fc:	461d      	mov	r5, r3
 80014fe:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001500:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001502:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001506:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	SensorsHandle = osThreadCreate(osThread(Sensors), NULL);
 800150a:	463b      	mov	r3, r7
 800150c:	2100      	movs	r1, #0
 800150e:	4618      	mov	r0, r3
 8001510:	f006 fc6d 	bl	8007dee <osThreadCreate>
 8001514:	4603      	mov	r3, r0
 8001516:	4a09      	ldr	r2, [pc, #36]	; (800153c <main+0xc8>)
 8001518:	6013      	str	r3, [r2, #0]
	/* USER CODE BEGIN RTOS_THREADS */
	/* add threads, ... */
	/* USER CODE END RTOS_THREADS */

	/* Start scheduler */
	osKernelStart();
 800151a:	f006 fc61 	bl	8007de0 <osKernelStart>

	/* We should never get here as control is now taken by the scheduler */
	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
 800151e:	e7fe      	b.n	800151e <main+0xaa>
 8001520:	20000944 	.word	0x20000944
 8001524:	200008f8 	.word	0x200008f8
 8001528:	08001d35 	.word	0x08001d35
 800152c:	20000e20 	.word	0x20000e20
 8001530:	0800f3d0 	.word	0x0800f3d0
 8001534:	20000e18 	.word	0x20000e18
 8001538:	0800f3ec 	.word	0x0800f3ec
 800153c:	20000e1c 	.word	0x20000e1c

08001540 <_Z18SystemClock_Configv>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8001540:	b580      	push	{r7, lr}
 8001542:	b094      	sub	sp, #80	; 0x50
 8001544:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8001546:	f107 031c 	add.w	r3, r7, #28
 800154a:	2234      	movs	r2, #52	; 0x34
 800154c:	2100      	movs	r1, #0
 800154e:	4618      	mov	r0, r3
 8001550:	f009 fbc8 	bl	800ace4 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8001554:	f107 0308 	add.w	r3, r7, #8
 8001558:	2200      	movs	r2, #0
 800155a:	601a      	str	r2, [r3, #0]
 800155c:	605a      	str	r2, [r3, #4]
 800155e:	609a      	str	r2, [r3, #8]
 8001560:	60da      	str	r2, [r3, #12]
 8001562:	611a      	str	r2, [r3, #16]

	/** Configure LSE Drive Capability
	 */
	HAL_PWR_EnableBkUpAccess();
 8001564:	f002 faf2 	bl	8003b4c <HAL_PWR_EnableBkUpAccess>

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8001568:	4b33      	ldr	r3, [pc, #204]	; (8001638 <_Z18SystemClock_Configv+0xf8>)
 800156a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800156c:	4a32      	ldr	r2, [pc, #200]	; (8001638 <_Z18SystemClock_Configv+0xf8>)
 800156e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001572:	6413      	str	r3, [r2, #64]	; 0x40
 8001574:	4b30      	ldr	r3, [pc, #192]	; (8001638 <_Z18SystemClock_Configv+0xf8>)
 8001576:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001578:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800157c:	607b      	str	r3, [r7, #4]
 800157e:	687b      	ldr	r3, [r7, #4]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001580:	4b2e      	ldr	r3, [pc, #184]	; (800163c <_Z18SystemClock_Configv+0xfc>)
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001588:	4a2c      	ldr	r2, [pc, #176]	; (800163c <_Z18SystemClock_Configv+0xfc>)
 800158a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800158e:	6013      	str	r3, [r2, #0]
 8001590:	4b2a      	ldr	r3, [pc, #168]	; (800163c <_Z18SystemClock_Configv+0xfc>)
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001598:	603b      	str	r3, [r7, #0]
 800159a:	683b      	ldr	r3, [r7, #0]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800159c:	2301      	movs	r3, #1
 800159e:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80015a0:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 80015a4:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80015a6:	2302      	movs	r3, #2
 80015a8:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80015aa:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80015ae:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLM = 4;
 80015b0:	2304      	movs	r3, #4
 80015b2:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLN = 96;
 80015b4:	2360      	movs	r3, #96	; 0x60
 80015b6:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80015b8:	2302      	movs	r3, #2
 80015ba:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLQ = 4;
 80015bc:	2304      	movs	r3, #4
 80015be:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLR = 2;
 80015c0:	2302      	movs	r3, #2
 80015c2:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80015c4:	f107 031c 	add.w	r3, r7, #28
 80015c8:	4618      	mov	r0, r3
 80015ca:	f002 fb1f 	bl	8003c0c <HAL_RCC_OscConfig>
 80015ce:	4603      	mov	r3, r0
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	bf14      	ite	ne
 80015d4:	2301      	movne	r3, #1
 80015d6:	2300      	moveq	r3, #0
 80015d8:	b2db      	uxtb	r3, r3
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d001      	beq.n	80015e2 <_Z18SystemClock_Configv+0xa2>
		Error_Handler();
 80015de:	f000 fc01 	bl	8001de4 <Error_Handler>
	}

	/** Activate the Over-Drive mode
	 */
	if (HAL_PWREx_EnableOverDrive() != HAL_OK) {
 80015e2:	f002 fac3 	bl	8003b6c <HAL_PWREx_EnableOverDrive>
 80015e6:	4603      	mov	r3, r0
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	bf14      	ite	ne
 80015ec:	2301      	movne	r3, #1
 80015ee:	2300      	moveq	r3, #0
 80015f0:	b2db      	uxtb	r3, r3
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d001      	beq.n	80015fa <_Z18SystemClock_Configv+0xba>
		Error_Handler();
 80015f6:	f000 fbf5 	bl	8001de4 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80015fa:	230f      	movs	r3, #15
 80015fc:	60bb      	str	r3, [r7, #8]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80015fe:	2302      	movs	r3, #2
 8001600:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001602:	2300      	movs	r3, #0
 8001604:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001606:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800160a:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800160c:	2300      	movs	r3, #0
 800160e:	61bb      	str	r3, [r7, #24]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK) {
 8001610:	f107 0308 	add.w	r3, r7, #8
 8001614:	2103      	movs	r1, #3
 8001616:	4618      	mov	r0, r3
 8001618:	f002 fda6 	bl	8004168 <HAL_RCC_ClockConfig>
 800161c:	4603      	mov	r3, r0
 800161e:	2b00      	cmp	r3, #0
 8001620:	bf14      	ite	ne
 8001622:	2301      	movne	r3, #1
 8001624:	2300      	moveq	r3, #0
 8001626:	b2db      	uxtb	r3, r3
 8001628:	2b00      	cmp	r3, #0
 800162a:	d001      	beq.n	8001630 <_Z18SystemClock_Configv+0xf0>
		Error_Handler();
 800162c:	f000 fbda 	bl	8001de4 <Error_Handler>
	}
}
 8001630:	bf00      	nop
 8001632:	3750      	adds	r7, #80	; 0x50
 8001634:	46bd      	mov	sp, r7
 8001636:	bd80      	pop	{r7, pc}
 8001638:	40023800 	.word	0x40023800
 800163c:	40007000 	.word	0x40007000

08001640 <_ZL12MX_I2C1_Initv>:
/**
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void) {
 8001640:	b580      	push	{r7, lr}
 8001642:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 8001644:	4b22      	ldr	r3, [pc, #136]	; (80016d0 <_ZL12MX_I2C1_Initv+0x90>)
 8001646:	4a23      	ldr	r2, [pc, #140]	; (80016d4 <_ZL12MX_I2C1_Initv+0x94>)
 8001648:	601a      	str	r2, [r3, #0]
	hi2c1.Init.Timing = 0x20303E5D;
 800164a:	4b21      	ldr	r3, [pc, #132]	; (80016d0 <_ZL12MX_I2C1_Initv+0x90>)
 800164c:	4a22      	ldr	r2, [pc, #136]	; (80016d8 <_ZL12MX_I2C1_Initv+0x98>)
 800164e:	605a      	str	r2, [r3, #4]
	hi2c1.Init.OwnAddress1 = 0;
 8001650:	4b1f      	ldr	r3, [pc, #124]	; (80016d0 <_ZL12MX_I2C1_Initv+0x90>)
 8001652:	2200      	movs	r2, #0
 8001654:	609a      	str	r2, [r3, #8]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001656:	4b1e      	ldr	r3, [pc, #120]	; (80016d0 <_ZL12MX_I2C1_Initv+0x90>)
 8001658:	2201      	movs	r2, #1
 800165a:	60da      	str	r2, [r3, #12]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800165c:	4b1c      	ldr	r3, [pc, #112]	; (80016d0 <_ZL12MX_I2C1_Initv+0x90>)
 800165e:	2200      	movs	r2, #0
 8001660:	611a      	str	r2, [r3, #16]
	hi2c1.Init.OwnAddress2 = 0;
 8001662:	4b1b      	ldr	r3, [pc, #108]	; (80016d0 <_ZL12MX_I2C1_Initv+0x90>)
 8001664:	2200      	movs	r2, #0
 8001666:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001668:	4b19      	ldr	r3, [pc, #100]	; (80016d0 <_ZL12MX_I2C1_Initv+0x90>)
 800166a:	2200      	movs	r2, #0
 800166c:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800166e:	4b18      	ldr	r3, [pc, #96]	; (80016d0 <_ZL12MX_I2C1_Initv+0x90>)
 8001670:	2200      	movs	r2, #0
 8001672:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001674:	4b16      	ldr	r3, [pc, #88]	; (80016d0 <_ZL12MX_I2C1_Initv+0x90>)
 8001676:	2200      	movs	r2, #0
 8001678:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 800167a:	4815      	ldr	r0, [pc, #84]	; (80016d0 <_ZL12MX_I2C1_Initv+0x90>)
 800167c:	f001 fb22 	bl	8002cc4 <HAL_I2C_Init>
 8001680:	4603      	mov	r3, r0
 8001682:	2b00      	cmp	r3, #0
 8001684:	bf14      	ite	ne
 8001686:	2301      	movne	r3, #1
 8001688:	2300      	moveq	r3, #0
 800168a:	b2db      	uxtb	r3, r3
 800168c:	2b00      	cmp	r3, #0
 800168e:	d001      	beq.n	8001694 <_ZL12MX_I2C1_Initv+0x54>
		Error_Handler();
 8001690:	f000 fba8 	bl	8001de4 <Error_Handler>
	}

	/** Configure Analogue filter
	 */
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE)
 8001694:	2100      	movs	r1, #0
 8001696:	480e      	ldr	r0, [pc, #56]	; (80016d0 <_ZL12MX_I2C1_Initv+0x90>)
 8001698:	f002 f878 	bl	800378c <HAL_I2CEx_ConfigAnalogFilter>
 800169c:	4603      	mov	r3, r0
			!= HAL_OK) {
 800169e:	2b00      	cmp	r3, #0
 80016a0:	bf14      	ite	ne
 80016a2:	2301      	movne	r3, #1
 80016a4:	2300      	moveq	r3, #0
 80016a6:	b2db      	uxtb	r3, r3
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE)
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d001      	beq.n	80016b0 <_ZL12MX_I2C1_Initv+0x70>
		Error_Handler();
 80016ac:	f000 fb9a 	bl	8001de4 <Error_Handler>
	}

	/** Configure Digital filter
	 */
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK) {
 80016b0:	2100      	movs	r1, #0
 80016b2:	4807      	ldr	r0, [pc, #28]	; (80016d0 <_ZL12MX_I2C1_Initv+0x90>)
 80016b4:	f002 f8b5 	bl	8003822 <HAL_I2CEx_ConfigDigitalFilter>
 80016b8:	4603      	mov	r3, r0
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	bf14      	ite	ne
 80016be:	2301      	movne	r3, #1
 80016c0:	2300      	moveq	r3, #0
 80016c2:	b2db      	uxtb	r3, r3
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d001      	beq.n	80016cc <_ZL12MX_I2C1_Initv+0x8c>
		Error_Handler();
 80016c8:	f000 fb8c 	bl	8001de4 <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 80016cc:	bf00      	nop
 80016ce:	bd80      	pop	{r7, pc}
 80016d0:	200008ac 	.word	0x200008ac
 80016d4:	40005400 	.word	0x40005400
 80016d8:	20303e5d 	.word	0x20303e5d

080016dc <_ZL12MX_TIM2_Initv>:
/**
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void) {
 80016dc:	b580      	push	{r7, lr}
 80016de:	b08e      	sub	sp, #56	; 0x38
 80016e0:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 80016e2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80016e6:	2200      	movs	r2, #0
 80016e8:	601a      	str	r2, [r3, #0]
 80016ea:	605a      	str	r2, [r3, #4]
 80016ec:	609a      	str	r2, [r3, #8]
 80016ee:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 80016f0:	f107 031c 	add.w	r3, r7, #28
 80016f4:	2200      	movs	r2, #0
 80016f6:	601a      	str	r2, [r3, #0]
 80016f8:	605a      	str	r2, [r3, #4]
 80016fa:	609a      	str	r2, [r3, #8]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 80016fc:	463b      	mov	r3, r7
 80016fe:	2200      	movs	r2, #0
 8001700:	601a      	str	r2, [r3, #0]
 8001702:	605a      	str	r2, [r3, #4]
 8001704:	609a      	str	r2, [r3, #8]
 8001706:	60da      	str	r2, [r3, #12]
 8001708:	611a      	str	r2, [r3, #16]
 800170a:	615a      	str	r2, [r3, #20]
 800170c:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 800170e:	4b3a      	ldr	r3, [pc, #232]	; (80017f8 <_ZL12MX_TIM2_Initv+0x11c>)
 8001710:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001714:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 9600;
 8001716:	4b38      	ldr	r3, [pc, #224]	; (80017f8 <_ZL12MX_TIM2_Initv+0x11c>)
 8001718:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800171c:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800171e:	4b36      	ldr	r3, [pc, #216]	; (80017f8 <_ZL12MX_TIM2_Initv+0x11c>)
 8001720:	2200      	movs	r2, #0
 8001722:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 999;
 8001724:	4b34      	ldr	r3, [pc, #208]	; (80017f8 <_ZL12MX_TIM2_Initv+0x11c>)
 8001726:	f240 32e7 	movw	r2, #999	; 0x3e7
 800172a:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800172c:	4b32      	ldr	r3, [pc, #200]	; (80017f8 <_ZL12MX_TIM2_Initv+0x11c>)
 800172e:	2200      	movs	r2, #0
 8001730:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001732:	4b31      	ldr	r3, [pc, #196]	; (80017f8 <_ZL12MX_TIM2_Initv+0x11c>)
 8001734:	2200      	movs	r2, #0
 8001736:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK) {
 8001738:	482f      	ldr	r0, [pc, #188]	; (80017f8 <_ZL12MX_TIM2_Initv+0x11c>)
 800173a:	f003 fb63 	bl	8004e04 <HAL_TIM_Base_Init>
 800173e:	4603      	mov	r3, r0
 8001740:	2b00      	cmp	r3, #0
 8001742:	bf14      	ite	ne
 8001744:	2301      	movne	r3, #1
 8001746:	2300      	moveq	r3, #0
 8001748:	b2db      	uxtb	r3, r3
 800174a:	2b00      	cmp	r3, #0
 800174c:	d001      	beq.n	8001752 <_ZL12MX_TIM2_Initv+0x76>
		Error_Handler();
 800174e:	f000 fb49 	bl	8001de4 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001752:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001756:	62bb      	str	r3, [r7, #40]	; 0x28
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 8001758:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800175c:	4619      	mov	r1, r3
 800175e:	4826      	ldr	r0, [pc, #152]	; (80017f8 <_ZL12MX_TIM2_Initv+0x11c>)
 8001760:	f003 ffa8 	bl	80056b4 <HAL_TIM_ConfigClockSource>
 8001764:	4603      	mov	r3, r0
 8001766:	2b00      	cmp	r3, #0
 8001768:	bf14      	ite	ne
 800176a:	2301      	movne	r3, #1
 800176c:	2300      	moveq	r3, #0
 800176e:	b2db      	uxtb	r3, r3
 8001770:	2b00      	cmp	r3, #0
 8001772:	d001      	beq.n	8001778 <_ZL12MX_TIM2_Initv+0x9c>
		Error_Handler();
 8001774:	f000 fb36 	bl	8001de4 <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim2) != HAL_OK) {
 8001778:	481f      	ldr	r0, [pc, #124]	; (80017f8 <_ZL12MX_TIM2_Initv+0x11c>)
 800177a:	f003 fc0b 	bl	8004f94 <HAL_TIM_PWM_Init>
 800177e:	4603      	mov	r3, r0
 8001780:	2b00      	cmp	r3, #0
 8001782:	bf14      	ite	ne
 8001784:	2301      	movne	r3, #1
 8001786:	2300      	moveq	r3, #0
 8001788:	b2db      	uxtb	r3, r3
 800178a:	2b00      	cmp	r3, #0
 800178c:	d001      	beq.n	8001792 <_ZL12MX_TIM2_Initv+0xb6>
		Error_Handler();
 800178e:	f000 fb29 	bl	8001de4 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001792:	2300      	movs	r3, #0
 8001794:	61fb      	str	r3, [r7, #28]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001796:	2300      	movs	r3, #0
 8001798:	627b      	str	r3, [r7, #36]	; 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 800179a:	f107 031c 	add.w	r3, r7, #28
 800179e:	4619      	mov	r1, r3
 80017a0:	4815      	ldr	r0, [pc, #84]	; (80017f8 <_ZL12MX_TIM2_Initv+0x11c>)
 80017a2:	f004 fc41 	bl	8006028 <HAL_TIMEx_MasterConfigSynchronization>
 80017a6:	4603      	mov	r3, r0
			!= HAL_OK) {
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	bf14      	ite	ne
 80017ac:	2301      	movne	r3, #1
 80017ae:	2300      	moveq	r3, #0
 80017b0:	b2db      	uxtb	r3, r3
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d001      	beq.n	80017ba <_ZL12MX_TIM2_Initv+0xde>
		Error_Handler();
 80017b6:	f000 fb15 	bl	8001de4 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80017ba:	2360      	movs	r3, #96	; 0x60
 80017bc:	603b      	str	r3, [r7, #0]
	sConfigOC.Pulse = 0;
 80017be:	2300      	movs	r3, #0
 80017c0:	607b      	str	r3, [r7, #4]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80017c2:	2300      	movs	r3, #0
 80017c4:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80017c6:	2300      	movs	r3, #0
 80017c8:	613b      	str	r3, [r7, #16]
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1)
 80017ca:	463b      	mov	r3, r7
 80017cc:	2200      	movs	r2, #0
 80017ce:	4619      	mov	r1, r3
 80017d0:	4809      	ldr	r0, [pc, #36]	; (80017f8 <_ZL12MX_TIM2_Initv+0x11c>)
 80017d2:	f003 fe5b 	bl	800548c <HAL_TIM_PWM_ConfigChannel>
 80017d6:	4603      	mov	r3, r0
			!= HAL_OK) {
 80017d8:	2b00      	cmp	r3, #0
 80017da:	bf14      	ite	ne
 80017dc:	2301      	movne	r3, #1
 80017de:	2300      	moveq	r3, #0
 80017e0:	b2db      	uxtb	r3, r3
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1)
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d001      	beq.n	80017ea <_ZL12MX_TIM2_Initv+0x10e>
		Error_Handler();
 80017e6:	f000 fafd 	bl	8001de4 <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */
	HAL_TIM_MspPostInit(&htim2);
 80017ea:	4803      	ldr	r0, [pc, #12]	; (80017f8 <_ZL12MX_TIM2_Initv+0x11c>)
 80017ec:	f000 fbe6 	bl	8001fbc <HAL_TIM_MspPostInit>

}
 80017f0:	bf00      	nop
 80017f2:	3738      	adds	r7, #56	; 0x38
 80017f4:	46bd      	mov	sp, r7
 80017f6:	bd80      	pop	{r7, pc}
 80017f8:	200008f8 	.word	0x200008f8

080017fc <_ZL12MX_TIM3_Initv>:
/**
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void) {
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b088      	sub	sp, #32
 8001800:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM3_Init 0 */

	/* USER CODE END TIM3_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8001802:	f107 0310 	add.w	r3, r7, #16
 8001806:	2200      	movs	r2, #0
 8001808:	601a      	str	r2, [r3, #0]
 800180a:	605a      	str	r2, [r3, #4]
 800180c:	609a      	str	r2, [r3, #8]
 800180e:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001810:	1d3b      	adds	r3, r7, #4
 8001812:	2200      	movs	r2, #0
 8001814:	601a      	str	r2, [r3, #0]
 8001816:	605a      	str	r2, [r3, #4]
 8001818:	609a      	str	r2, [r3, #8]

	/* USER CODE BEGIN TIM3_Init 1 */

	/* USER CODE END TIM3_Init 1 */
	htim3.Instance = TIM3;
 800181a:	4b25      	ldr	r3, [pc, #148]	; (80018b0 <_ZL12MX_TIM3_Initv+0xb4>)
 800181c:	4a25      	ldr	r2, [pc, #148]	; (80018b4 <_ZL12MX_TIM3_Initv+0xb8>)
 800181e:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 0;
 8001820:	4b23      	ldr	r3, [pc, #140]	; (80018b0 <_ZL12MX_TIM3_Initv+0xb4>)
 8001822:	2200      	movs	r2, #0
 8001824:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001826:	4b22      	ldr	r3, [pc, #136]	; (80018b0 <_ZL12MX_TIM3_Initv+0xb4>)
 8001828:	2200      	movs	r2, #0
 800182a:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 65535;
 800182c:	4b20      	ldr	r3, [pc, #128]	; (80018b0 <_ZL12MX_TIM3_Initv+0xb4>)
 800182e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001832:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001834:	4b1e      	ldr	r3, [pc, #120]	; (80018b0 <_ZL12MX_TIM3_Initv+0xb4>)
 8001836:	2200      	movs	r2, #0
 8001838:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800183a:	4b1d      	ldr	r3, [pc, #116]	; (80018b0 <_ZL12MX_TIM3_Initv+0xb4>)
 800183c:	2200      	movs	r2, #0
 800183e:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim3) != HAL_OK) {
 8001840:	481b      	ldr	r0, [pc, #108]	; (80018b0 <_ZL12MX_TIM3_Initv+0xb4>)
 8001842:	f003 fadf 	bl	8004e04 <HAL_TIM_Base_Init>
 8001846:	4603      	mov	r3, r0
 8001848:	2b00      	cmp	r3, #0
 800184a:	bf14      	ite	ne
 800184c:	2301      	movne	r3, #1
 800184e:	2300      	moveq	r3, #0
 8001850:	b2db      	uxtb	r3, r3
 8001852:	2b00      	cmp	r3, #0
 8001854:	d001      	beq.n	800185a <_ZL12MX_TIM3_Initv+0x5e>
		Error_Handler();
 8001856:	f000 fac5 	bl	8001de4 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800185a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800185e:	613b      	str	r3, [r7, #16]
	if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK) {
 8001860:	f107 0310 	add.w	r3, r7, #16
 8001864:	4619      	mov	r1, r3
 8001866:	4812      	ldr	r0, [pc, #72]	; (80018b0 <_ZL12MX_TIM3_Initv+0xb4>)
 8001868:	f003 ff24 	bl	80056b4 <HAL_TIM_ConfigClockSource>
 800186c:	4603      	mov	r3, r0
 800186e:	2b00      	cmp	r3, #0
 8001870:	bf14      	ite	ne
 8001872:	2301      	movne	r3, #1
 8001874:	2300      	moveq	r3, #0
 8001876:	b2db      	uxtb	r3, r3
 8001878:	2b00      	cmp	r3, #0
 800187a:	d001      	beq.n	8001880 <_ZL12MX_TIM3_Initv+0x84>
		Error_Handler();
 800187c:	f000 fab2 	bl	8001de4 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001880:	2300      	movs	r3, #0
 8001882:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001884:	2300      	movs	r3, #0
 8001886:	60fb      	str	r3, [r7, #12]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig)
 8001888:	1d3b      	adds	r3, r7, #4
 800188a:	4619      	mov	r1, r3
 800188c:	4808      	ldr	r0, [pc, #32]	; (80018b0 <_ZL12MX_TIM3_Initv+0xb4>)
 800188e:	f004 fbcb 	bl	8006028 <HAL_TIMEx_MasterConfigSynchronization>
 8001892:	4603      	mov	r3, r0
			!= HAL_OK) {
 8001894:	2b00      	cmp	r3, #0
 8001896:	bf14      	ite	ne
 8001898:	2301      	movne	r3, #1
 800189a:	2300      	moveq	r3, #0
 800189c:	b2db      	uxtb	r3, r3
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig)
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d001      	beq.n	80018a6 <_ZL12MX_TIM3_Initv+0xaa>
		Error_Handler();
 80018a2:	f000 fa9f 	bl	8001de4 <Error_Handler>
	}
	/* USER CODE BEGIN TIM3_Init 2 */

	/* USER CODE END TIM3_Init 2 */

}
 80018a6:	bf00      	nop
 80018a8:	3720      	adds	r7, #32
 80018aa:	46bd      	mov	sp, r7
 80018ac:	bd80      	pop	{r7, pc}
 80018ae:	bf00      	nop
 80018b0:	20000944 	.word	0x20000944
 80018b4:	40000400 	.word	0x40000400

080018b8 <_ZL19MX_USART3_UART_Initv>:
/**
 * @brief USART3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART3_UART_Init(void) {
 80018b8:	b580      	push	{r7, lr}
 80018ba:	af00      	add	r7, sp, #0
	/* USER CODE END USART3_Init 0 */

	/* USER CODE BEGIN USART3_Init 1 */

	/* USER CODE END USART3_Init 1 */
	huart3.Instance = USART3;
 80018bc:	4b16      	ldr	r3, [pc, #88]	; (8001918 <_ZL19MX_USART3_UART_Initv+0x60>)
 80018be:	4a17      	ldr	r2, [pc, #92]	; (800191c <_ZL19MX_USART3_UART_Initv+0x64>)
 80018c0:	601a      	str	r2, [r3, #0]
	huart3.Init.BaudRate = 115200;
 80018c2:	4b15      	ldr	r3, [pc, #84]	; (8001918 <_ZL19MX_USART3_UART_Initv+0x60>)
 80018c4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80018c8:	605a      	str	r2, [r3, #4]
	huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80018ca:	4b13      	ldr	r3, [pc, #76]	; (8001918 <_ZL19MX_USART3_UART_Initv+0x60>)
 80018cc:	2200      	movs	r2, #0
 80018ce:	609a      	str	r2, [r3, #8]
	huart3.Init.StopBits = UART_STOPBITS_1;
 80018d0:	4b11      	ldr	r3, [pc, #68]	; (8001918 <_ZL19MX_USART3_UART_Initv+0x60>)
 80018d2:	2200      	movs	r2, #0
 80018d4:	60da      	str	r2, [r3, #12]
	huart3.Init.Parity = UART_PARITY_NONE;
 80018d6:	4b10      	ldr	r3, [pc, #64]	; (8001918 <_ZL19MX_USART3_UART_Initv+0x60>)
 80018d8:	2200      	movs	r2, #0
 80018da:	611a      	str	r2, [r3, #16]
	huart3.Init.Mode = UART_MODE_TX_RX;
 80018dc:	4b0e      	ldr	r3, [pc, #56]	; (8001918 <_ZL19MX_USART3_UART_Initv+0x60>)
 80018de:	220c      	movs	r2, #12
 80018e0:	615a      	str	r2, [r3, #20]
	huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80018e2:	4b0d      	ldr	r3, [pc, #52]	; (8001918 <_ZL19MX_USART3_UART_Initv+0x60>)
 80018e4:	2200      	movs	r2, #0
 80018e6:	619a      	str	r2, [r3, #24]
	huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80018e8:	4b0b      	ldr	r3, [pc, #44]	; (8001918 <_ZL19MX_USART3_UART_Initv+0x60>)
 80018ea:	2200      	movs	r2, #0
 80018ec:	61da      	str	r2, [r3, #28]
	huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80018ee:	4b0a      	ldr	r3, [pc, #40]	; (8001918 <_ZL19MX_USART3_UART_Initv+0x60>)
 80018f0:	2200      	movs	r2, #0
 80018f2:	621a      	str	r2, [r3, #32]
	huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80018f4:	4b08      	ldr	r3, [pc, #32]	; (8001918 <_ZL19MX_USART3_UART_Initv+0x60>)
 80018f6:	2200      	movs	r2, #0
 80018f8:	625a      	str	r2, [r3, #36]	; 0x24
	if (HAL_UART_Init(&huart3) != HAL_OK) {
 80018fa:	4807      	ldr	r0, [pc, #28]	; (8001918 <_ZL19MX_USART3_UART_Initv+0x60>)
 80018fc:	f004 fc40 	bl	8006180 <HAL_UART_Init>
 8001900:	4603      	mov	r3, r0
 8001902:	2b00      	cmp	r3, #0
 8001904:	bf14      	ite	ne
 8001906:	2301      	movne	r3, #1
 8001908:	2300      	moveq	r3, #0
 800190a:	b2db      	uxtb	r3, r3
 800190c:	2b00      	cmp	r3, #0
 800190e:	d001      	beq.n	8001914 <_ZL19MX_USART3_UART_Initv+0x5c>
		Error_Handler();
 8001910:	f000 fa68 	bl	8001de4 <Error_Handler>
	}
	/* USER CODE BEGIN USART3_Init 2 */

	/* USER CODE END USART3_Init 2 */

}
 8001914:	bf00      	nop
 8001916:	bd80      	pop	{r7, pc}
 8001918:	20000990 	.word	0x20000990
 800191c:	40004800 	.word	0x40004800

08001920 <_ZL22MX_USB_OTG_FS_PCD_Initv>:
/**
 * @brief USB_OTG_FS Initialization Function
 * @param None
 * @retval None
 */
static void MX_USB_OTG_FS_PCD_Init(void) {
 8001920:	b580      	push	{r7, lr}
 8001922:	af00      	add	r7, sp, #0
	/* USER CODE END USB_OTG_FS_Init 0 */

	/* USER CODE BEGIN USB_OTG_FS_Init 1 */

	/* USER CODE END USB_OTG_FS_Init 1 */
	hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8001924:	4b16      	ldr	r3, [pc, #88]	; (8001980 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 8001926:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800192a:	601a      	str	r2, [r3, #0]
	hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 800192c:	4b14      	ldr	r3, [pc, #80]	; (8001980 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 800192e:	2206      	movs	r2, #6
 8001930:	605a      	str	r2, [r3, #4]
	hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8001932:	4b13      	ldr	r3, [pc, #76]	; (8001980 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 8001934:	2202      	movs	r2, #2
 8001936:	60da      	str	r2, [r3, #12]
	hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8001938:	4b11      	ldr	r3, [pc, #68]	; (8001980 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 800193a:	2200      	movs	r2, #0
 800193c:	611a      	str	r2, [r3, #16]
	hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800193e:	4b10      	ldr	r3, [pc, #64]	; (8001980 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 8001940:	2202      	movs	r2, #2
 8001942:	619a      	str	r2, [r3, #24]
	hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8001944:	4b0e      	ldr	r3, [pc, #56]	; (8001980 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 8001946:	2201      	movs	r2, #1
 8001948:	61da      	str	r2, [r3, #28]
	hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800194a:	4b0d      	ldr	r3, [pc, #52]	; (8001980 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 800194c:	2200      	movs	r2, #0
 800194e:	621a      	str	r2, [r3, #32]
	hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8001950:	4b0b      	ldr	r3, [pc, #44]	; (8001980 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 8001952:	2200      	movs	r2, #0
 8001954:	625a      	str	r2, [r3, #36]	; 0x24
	hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8001956:	4b0a      	ldr	r3, [pc, #40]	; (8001980 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 8001958:	2201      	movs	r2, #1
 800195a:	62da      	str	r2, [r3, #44]	; 0x2c
	hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800195c:	4b08      	ldr	r3, [pc, #32]	; (8001980 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 800195e:	2200      	movs	r2, #0
 8001960:	631a      	str	r2, [r3, #48]	; 0x30
	if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK) {
 8001962:	4807      	ldr	r0, [pc, #28]	; (8001980 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 8001964:	f001 ffa9 	bl	80038ba <HAL_PCD_Init>
 8001968:	4603      	mov	r3, r0
 800196a:	2b00      	cmp	r3, #0
 800196c:	bf14      	ite	ne
 800196e:	2301      	movne	r3, #1
 8001970:	2300      	moveq	r3, #0
 8001972:	b2db      	uxtb	r3, r3
 8001974:	2b00      	cmp	r3, #0
 8001976:	d001      	beq.n	800197c <_ZL22MX_USB_OTG_FS_PCD_Initv+0x5c>
		Error_Handler();
 8001978:	f000 fa34 	bl	8001de4 <Error_Handler>
	}
	/* USER CODE BEGIN USB_OTG_FS_Init 2 */

	/* USER CODE END USB_OTG_FS_Init 2 */

}
 800197c:	bf00      	nop
 800197e:	bd80      	pop	{r7, pc}
 8001980:	20000a14 	.word	0x20000a14

08001984 <_ZL12MX_GPIO_Initv>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8001984:	b580      	push	{r7, lr}
 8001986:	b08c      	sub	sp, #48	; 0x30
 8001988:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 800198a:	f107 031c 	add.w	r3, r7, #28
 800198e:	2200      	movs	r2, #0
 8001990:	601a      	str	r2, [r3, #0]
 8001992:	605a      	str	r2, [r3, #4]
 8001994:	609a      	str	r2, [r3, #8]
 8001996:	60da      	str	r2, [r3, #12]
 8001998:	611a      	str	r2, [r3, #16]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800199a:	4b9d      	ldr	r3, [pc, #628]	; (8001c10 <_ZL12MX_GPIO_Initv+0x28c>)
 800199c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800199e:	4a9c      	ldr	r2, [pc, #624]	; (8001c10 <_ZL12MX_GPIO_Initv+0x28c>)
 80019a0:	f043 0304 	orr.w	r3, r3, #4
 80019a4:	6313      	str	r3, [r2, #48]	; 0x30
 80019a6:	4b9a      	ldr	r3, [pc, #616]	; (8001c10 <_ZL12MX_GPIO_Initv+0x28c>)
 80019a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019aa:	f003 0304 	and.w	r3, r3, #4
 80019ae:	61bb      	str	r3, [r7, #24]
 80019b0:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOF_CLK_ENABLE();
 80019b2:	4b97      	ldr	r3, [pc, #604]	; (8001c10 <_ZL12MX_GPIO_Initv+0x28c>)
 80019b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019b6:	4a96      	ldr	r2, [pc, #600]	; (8001c10 <_ZL12MX_GPIO_Initv+0x28c>)
 80019b8:	f043 0320 	orr.w	r3, r3, #32
 80019bc:	6313      	str	r3, [r2, #48]	; 0x30
 80019be:	4b94      	ldr	r3, [pc, #592]	; (8001c10 <_ZL12MX_GPIO_Initv+0x28c>)
 80019c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019c2:	f003 0320 	and.w	r3, r3, #32
 80019c6:	617b      	str	r3, [r7, #20]
 80019c8:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 80019ca:	4b91      	ldr	r3, [pc, #580]	; (8001c10 <_ZL12MX_GPIO_Initv+0x28c>)
 80019cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ce:	4a90      	ldr	r2, [pc, #576]	; (8001c10 <_ZL12MX_GPIO_Initv+0x28c>)
 80019d0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80019d4:	6313      	str	r3, [r2, #48]	; 0x30
 80019d6:	4b8e      	ldr	r3, [pc, #568]	; (8001c10 <_ZL12MX_GPIO_Initv+0x28c>)
 80019d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80019de:	613b      	str	r3, [r7, #16]
 80019e0:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80019e2:	4b8b      	ldr	r3, [pc, #556]	; (8001c10 <_ZL12MX_GPIO_Initv+0x28c>)
 80019e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019e6:	4a8a      	ldr	r2, [pc, #552]	; (8001c10 <_ZL12MX_GPIO_Initv+0x28c>)
 80019e8:	f043 0301 	orr.w	r3, r3, #1
 80019ec:	6313      	str	r3, [r2, #48]	; 0x30
 80019ee:	4b88      	ldr	r3, [pc, #544]	; (8001c10 <_ZL12MX_GPIO_Initv+0x28c>)
 80019f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019f2:	f003 0301 	and.w	r3, r3, #1
 80019f6:	60fb      	str	r3, [r7, #12]
 80019f8:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80019fa:	4b85      	ldr	r3, [pc, #532]	; (8001c10 <_ZL12MX_GPIO_Initv+0x28c>)
 80019fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019fe:	4a84      	ldr	r2, [pc, #528]	; (8001c10 <_ZL12MX_GPIO_Initv+0x28c>)
 8001a00:	f043 0302 	orr.w	r3, r3, #2
 8001a04:	6313      	str	r3, [r2, #48]	; 0x30
 8001a06:	4b82      	ldr	r3, [pc, #520]	; (8001c10 <_ZL12MX_GPIO_Initv+0x28c>)
 8001a08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a0a:	f003 0302 	and.w	r3, r3, #2
 8001a0e:	60bb      	str	r3, [r7, #8]
 8001a10:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOG_CLK_ENABLE();
 8001a12:	4b7f      	ldr	r3, [pc, #508]	; (8001c10 <_ZL12MX_GPIO_Initv+0x28c>)
 8001a14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a16:	4a7e      	ldr	r2, [pc, #504]	; (8001c10 <_ZL12MX_GPIO_Initv+0x28c>)
 8001a18:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001a1c:	6313      	str	r3, [r2, #48]	; 0x30
 8001a1e:	4b7c      	ldr	r3, [pc, #496]	; (8001c10 <_ZL12MX_GPIO_Initv+0x28c>)
 8001a20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a22:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001a26:	607b      	str	r3, [r7, #4]
 8001a28:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8001a2a:	4b79      	ldr	r3, [pc, #484]	; (8001c10 <_ZL12MX_GPIO_Initv+0x28c>)
 8001a2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a2e:	4a78      	ldr	r2, [pc, #480]	; (8001c10 <_ZL12MX_GPIO_Initv+0x28c>)
 8001a30:	f043 0308 	orr.w	r3, r3, #8
 8001a34:	6313      	str	r3, [r2, #48]	; 0x30
 8001a36:	4b76      	ldr	r3, [pc, #472]	; (8001c10 <_ZL12MX_GPIO_Initv+0x28c>)
 8001a38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a3a:	f003 0308 	and.w	r3, r3, #8
 8001a3e:	603b      	str	r3, [r7, #0]
 8001a40:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOF, SM2_INIT_SEQUENCE_Pin | SM2_DIR_Pin | SM2_STEP_Pin,
 8001a42:	2200      	movs	r2, #0
 8001a44:	f240 4105 	movw	r1, #1029	; 0x405
 8001a48:	4872      	ldr	r0, [pc, #456]	; (8001c14 <_ZL12MX_GPIO_Initv+0x290>)
 8001a4a:	f001 f909 	bl	8002c60 <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOC, SM1_STEP_Pin | SM1_DIR_Pin, GPIO_PIN_RESET);
 8001a4e:	2200      	movs	r2, #0
 8001a50:	2109      	movs	r1, #9
 8001a52:	4871      	ldr	r0, [pc, #452]	; (8001c18 <_ZL12MX_GPIO_Initv+0x294>)
 8001a54:	f001 f904 	bl	8002c60 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, LD1_Pin | LD3_Pin | LD2_Pin, GPIO_PIN_RESET);
 8001a58:	2200      	movs	r2, #0
 8001a5a:	f244 0181 	movw	r1, #16513	; 0x4081
 8001a5e:	486f      	ldr	r0, [pc, #444]	; (8001c1c <_ZL12MX_GPIO_Initv+0x298>)
 8001a60:	f001 f8fe 	bl	8002c60 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOG, DC1_ENABLE_Pin | USB_PowerSwitchOn_Pin,
 8001a64:	2200      	movs	r2, #0
 8001a66:	2141      	movs	r1, #65	; 0x41
 8001a68:	486d      	ldr	r0, [pc, #436]	; (8001c20 <_ZL12MX_GPIO_Initv+0x29c>)
 8001a6a:	f001 f8f9 	bl	8002c60 <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);

	/*Configure GPIO pin : USER_Btn_Pin */
	GPIO_InitStruct.Pin = USER_Btn_Pin;
 8001a6e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001a72:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001a74:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001a78:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8001a7e:	f107 031c 	add.w	r3, r7, #28
 8001a82:	4619      	mov	r1, r3
 8001a84:	4864      	ldr	r0, [pc, #400]	; (8001c18 <_ZL12MX_GPIO_Initv+0x294>)
 8001a86:	f000 ff27 	bl	80028d8 <HAL_GPIO_Init>

	/*Configure GPIO pins : SM2_INIT_SEQUENCE_Pin SM2_DIR_Pin SM2_STEP_Pin */
	GPIO_InitStruct.Pin = SM2_INIT_SEQUENCE_Pin | SM2_DIR_Pin | SM2_STEP_Pin;
 8001a8a:	f240 4305 	movw	r3, #1029	; 0x405
 8001a8e:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a90:	2301      	movs	r3, #1
 8001a92:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a94:	2300      	movs	r3, #0
 8001a96:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a98:	2300      	movs	r3, #0
 8001a9a:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001a9c:	f107 031c 	add.w	r3, r7, #28
 8001aa0:	4619      	mov	r1, r3
 8001aa2:	485c      	ldr	r0, [pc, #368]	; (8001c14 <_ZL12MX_GPIO_Initv+0x290>)
 8001aa4:	f000 ff18 	bl	80028d8 <HAL_GPIO_Init>

	/*Configure GPIO pin : SM1_INIT_SEQUENCE_Pin */
	GPIO_InitStruct.Pin = SM1_INIT_SEQUENCE_Pin;
 8001aa8:	2308      	movs	r3, #8
 8001aaa:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001aac:	2300      	movs	r3, #0
 8001aae:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(SM1_INIT_SEQUENCE_GPIO_Port, &GPIO_InitStruct);
 8001ab4:	f107 031c 	add.w	r3, r7, #28
 8001ab8:	4619      	mov	r1, r3
 8001aba:	4856      	ldr	r0, [pc, #344]	; (8001c14 <_ZL12MX_GPIO_Initv+0x290>)
 8001abc:	f000 ff0c 	bl	80028d8 <HAL_GPIO_Init>

	/*Configure GPIO pins : SM1_STEP_Pin SM1_DIR_Pin */
	GPIO_InitStruct.Pin = SM1_STEP_Pin | SM1_DIR_Pin;
 8001ac0:	2309      	movs	r3, #9
 8001ac2:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ac4:	2301      	movs	r3, #1
 8001ac6:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ac8:	2300      	movs	r3, #0
 8001aca:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001acc:	2300      	movs	r3, #0
 8001ace:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ad0:	f107 031c 	add.w	r3, r7, #28
 8001ad4:	4619      	mov	r1, r3
 8001ad6:	4850      	ldr	r0, [pc, #320]	; (8001c18 <_ZL12MX_GPIO_Initv+0x294>)
 8001ad8:	f000 fefe 	bl	80028d8 <HAL_GPIO_Init>

	/*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
	GPIO_InitStruct.Pin = RMII_MDC_Pin | RMII_RXD0_Pin | RMII_RXD1_Pin;
 8001adc:	2332      	movs	r3, #50	; 0x32
 8001ade:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ae0:	2302      	movs	r3, #2
 8001ae2:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ae4:	2300      	movs	r3, #0
 8001ae6:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ae8:	2303      	movs	r3, #3
 8001aea:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001aec:	230b      	movs	r3, #11
 8001aee:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001af0:	f107 031c 	add.w	r3, r7, #28
 8001af4:	4619      	mov	r1, r3
 8001af6:	4848      	ldr	r0, [pc, #288]	; (8001c18 <_ZL12MX_GPIO_Initv+0x294>)
 8001af8:	f000 feee 	bl	80028d8 <HAL_GPIO_Init>

	/*Configure GPIO pins : RMII_REF_CLK_Pin RMII_MDIO_Pin RMII_CRS_DV_Pin */
	GPIO_InitStruct.Pin = RMII_REF_CLK_Pin | RMII_MDIO_Pin | RMII_CRS_DV_Pin;
 8001afc:	2386      	movs	r3, #134	; 0x86
 8001afe:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b00:	2302      	movs	r3, #2
 8001b02:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b04:	2300      	movs	r3, #0
 8001b06:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b08:	2303      	movs	r3, #3
 8001b0a:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001b0c:	230b      	movs	r3, #11
 8001b0e:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b10:	f107 031c 	add.w	r3, r7, #28
 8001b14:	4619      	mov	r1, r3
 8001b16:	4843      	ldr	r0, [pc, #268]	; (8001c24 <_ZL12MX_GPIO_Initv+0x2a0>)
 8001b18:	f000 fede 	bl	80028d8 <HAL_GPIO_Init>

	/*Configure GPIO pin : DHT22_Pin */
	GPIO_InitStruct.Pin = DHT22_Pin;
 8001b1c:	2308      	movs	r3, #8
 8001b1e:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001b20:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001b24:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b26:	2300      	movs	r3, #0
 8001b28:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(DHT22_GPIO_Port, &GPIO_InitStruct);
 8001b2a:	f107 031c 	add.w	r3, r7, #28
 8001b2e:	4619      	mov	r1, r3
 8001b30:	483c      	ldr	r0, [pc, #240]	; (8001c24 <_ZL12MX_GPIO_Initv+0x2a0>)
 8001b32:	f000 fed1 	bl	80028d8 <HAL_GPIO_Init>

	/*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
	GPIO_InitStruct.Pin = LD1_Pin | LD3_Pin | LD2_Pin;
 8001b36:	f244 0381 	movw	r3, #16513	; 0x4081
 8001b3a:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b3c:	2301      	movs	r3, #1
 8001b3e:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b40:	2300      	movs	r3, #0
 8001b42:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b44:	2300      	movs	r3, #0
 8001b46:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b48:	f107 031c 	add.w	r3, r7, #28
 8001b4c:	4619      	mov	r1, r3
 8001b4e:	4833      	ldr	r0, [pc, #204]	; (8001c1c <_ZL12MX_GPIO_Initv+0x298>)
 8001b50:	f000 fec2 	bl	80028d8 <HAL_GPIO_Init>

	/*Configure GPIO pins : DC1_ENABLE_Pin USB_PowerSwitchOn_Pin */
	GPIO_InitStruct.Pin = DC1_ENABLE_Pin | USB_PowerSwitchOn_Pin;
 8001b54:	2341      	movs	r3, #65	; 0x41
 8001b56:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b58:	2301      	movs	r3, #1
 8001b5a:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b60:	2300      	movs	r3, #0
 8001b62:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001b64:	f107 031c 	add.w	r3, r7, #28
 8001b68:	4619      	mov	r1, r3
 8001b6a:	482d      	ldr	r0, [pc, #180]	; (8001c20 <_ZL12MX_GPIO_Initv+0x29c>)
 8001b6c:	f000 feb4 	bl	80028d8 <HAL_GPIO_Init>

	/*Configure GPIO pin : RMII_TXD1_Pin */
	GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8001b70:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001b74:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b76:	2302      	movs	r3, #2
 8001b78:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b7e:	2303      	movs	r3, #3
 8001b80:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001b82:	230b      	movs	r3, #11
 8001b84:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8001b86:	f107 031c 	add.w	r3, r7, #28
 8001b8a:	4619      	mov	r1, r3
 8001b8c:	4823      	ldr	r0, [pc, #140]	; (8001c1c <_ZL12MX_GPIO_Initv+0x298>)
 8001b8e:	f000 fea3 	bl	80028d8 <HAL_GPIO_Init>

	/*Configure GPIO pin : SM1_EN_Pin */
	GPIO_InitStruct.Pin = SM1_EN_Pin;
 8001b92:	2302      	movs	r3, #2
 8001b94:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b96:	2301      	movs	r3, #1
 8001b98:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(SM1_EN_GPIO_Port, &GPIO_InitStruct);
 8001ba2:	f107 031c 	add.w	r3, r7, #28
 8001ba6:	4619      	mov	r1, r3
 8001ba8:	481f      	ldr	r0, [pc, #124]	; (8001c28 <_ZL12MX_GPIO_Initv+0x2a4>)
 8001baa:	f000 fe95 	bl	80028d8 <HAL_GPIO_Init>

	/*Configure GPIO pin : USB_OverCurrent_Pin */
	GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8001bae:	2380      	movs	r3, #128	; 0x80
 8001bb0:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001bba:	f107 031c 	add.w	r3, r7, #28
 8001bbe:	4619      	mov	r1, r3
 8001bc0:	4817      	ldr	r0, [pc, #92]	; (8001c20 <_ZL12MX_GPIO_Initv+0x29c>)
 8001bc2:	f000 fe89 	bl	80028d8 <HAL_GPIO_Init>

	/*Configure GPIO pins : RMII_TX_EN_Pin RMII_TXD0_Pin */
	GPIO_InitStruct.Pin = RMII_TX_EN_Pin | RMII_TXD0_Pin;
 8001bc6:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8001bca:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bcc:	2302      	movs	r3, #2
 8001bce:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bd4:	2303      	movs	r3, #3
 8001bd6:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001bd8:	230b      	movs	r3, #11
 8001bda:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001bdc:	f107 031c 	add.w	r3, r7, #28
 8001be0:	4619      	mov	r1, r3
 8001be2:	480f      	ldr	r0, [pc, #60]	; (8001c20 <_ZL12MX_GPIO_Initv+0x29c>)
 8001be4:	f000 fe78 	bl	80028d8 <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI3_IRQn, 5, 0);
 8001be8:	2200      	movs	r2, #0
 8001bea:	2105      	movs	r1, #5
 8001bec:	2009      	movs	r0, #9
 8001bee:	f000 fdaa 	bl	8002746 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8001bf2:	2009      	movs	r0, #9
 8001bf4:	f000 fdc3 	bl	800277e <HAL_NVIC_EnableIRQ>

	HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	2105      	movs	r1, #5
 8001bfc:	2028      	movs	r0, #40	; 0x28
 8001bfe:	f000 fda2 	bl	8002746 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001c02:	2028      	movs	r0, #40	; 0x28
 8001c04:	f000 fdbb 	bl	800277e <HAL_NVIC_EnableIRQ>

}
 8001c08:	bf00      	nop
 8001c0a:	3730      	adds	r7, #48	; 0x30
 8001c0c:	46bd      	mov	sp, r7
 8001c0e:	bd80      	pop	{r7, pc}
 8001c10:	40023800 	.word	0x40023800
 8001c14:	40021400 	.word	0x40021400
 8001c18:	40020800 	.word	0x40020800
 8001c1c:	40020400 	.word	0x40020400
 8001c20:	40021800 	.word	0x40021800
 8001c24:	40020000 	.word	0x40020000
 8001c28:	40021c00 	.word	0x40021c00

08001c2c <_ZN10Step_MotorC1Ev>:

#define SM_RIGHT 1
#define SM_LEFT 0
#define SM_STOP 3

class Step_Motor
 8001c2c:	b480      	push	{r7}
 8001c2e:	b083      	sub	sp, #12
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	6078      	str	r0, [r7, #4]
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c3a:	625a      	str	r2, [r3, #36]	; 0x24
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	4618      	mov	r0, r3
 8001c40:	370c      	adds	r7, #12
 8001c42:	46bd      	mov	sp, r7
 8001c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c48:	4770      	bx	lr
	...

08001c4c <_Z21Motors_control_methodPKv>:
 * @brief  Function implementing the Motors thread.
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_Motors_control_method */
void Motors_control_method(void const *argument) {
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	b09c      	sub	sp, #112	; 0x70
 8001c50:	af06      	add	r7, sp, #24
 8001c52:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN 5 */
	Step_Motor SM_1;
 8001c54:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001c58:	4618      	mov	r0, r3
 8001c5a:	f7ff ffe7 	bl	8001c2c <_ZN10Step_MotorC1Ev>
	Step_Motor SM_2;
 8001c5e:	f107 0308 	add.w	r3, r7, #8
 8001c62:	4618      	mov	r0, r3
 8001c64:	f7ff ffe2 	bl	8001c2c <_ZN10Step_MotorC1Ev>

	/* Step motors init */
	SM_1.init(SM1_STEP_GPIO_Port, SM1_STEP_Pin, SM1_EN_GPIO_Port, SM1_EN_Pin,
 8001c68:	f107 0030 	add.w	r0, r7, #48	; 0x30
 8001c6c:	2308      	movs	r3, #8
 8001c6e:	9304      	str	r3, [sp, #16]
 8001c70:	4b0e      	ldr	r3, [pc, #56]	; (8001cac <_Z21Motors_control_methodPKv+0x60>)
 8001c72:	9303      	str	r3, [sp, #12]
 8001c74:	2308      	movs	r3, #8
 8001c76:	9302      	str	r3, [sp, #8]
 8001c78:	4b0d      	ldr	r3, [pc, #52]	; (8001cb0 <_Z21Motors_control_methodPKv+0x64>)
 8001c7a:	9301      	str	r3, [sp, #4]
 8001c7c:	2302      	movs	r3, #2
 8001c7e:	9300      	str	r3, [sp, #0]
 8001c80:	4b0c      	ldr	r3, [pc, #48]	; (8001cb4 <_Z21Motors_control_methodPKv+0x68>)
 8001c82:	2201      	movs	r2, #1
 8001c84:	490a      	ldr	r1, [pc, #40]	; (8001cb0 <_Z21Motors_control_methodPKv+0x64>)
 8001c86:	f7ff fb28 	bl	80012da <_ZN10Step_Motor4initEP12GPIO_TypeDeftS1_tS1_tS1_t>
			SM1_INIT_SEQUENCE_GPIO_Port, SM1_INIT_SEQUENCE_Pin);

	//SM_2.init(SM2_STEP_GPIO_Port, SM2_STEP_Pin, SM2_DIR_GPIO_Port, SM2_DIR_Pin,
	//			SM2_INIT_SEQUENCE_GPIO_Port, SM2_INIT_SEQUENCE_Pin);

	HAL_UART_Receive_IT(&huart3, (uint8_t*) &rx_buffer, 1);
 8001c8a:	2201      	movs	r2, #1
 8001c8c:	490a      	ldr	r1, [pc, #40]	; (8001cb8 <_Z21Motors_control_methodPKv+0x6c>)
 8001c8e:	480b      	ldr	r0, [pc, #44]	; (8001cbc <_Z21Motors_control_methodPKv+0x70>)
 8001c90:	f004 fb57 	bl	8006342 <HAL_UART_Receive_IT>
	//  HAL_GPIO_WritePin(DC1_ENABLE_GPIO_Port, DC1_ENABLE_Pin,GPIO_PIN_SET);

	/* Infinite loop */
	for (;;) {
		SM_1.run(SM_DIRECTION);
 8001c94:	4b0a      	ldr	r3, [pc, #40]	; (8001cc0 <_Z21Motors_control_methodPKv+0x74>)
 8001c96:	681a      	ldr	r2, [r3, #0]
 8001c98:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001c9c:	4611      	mov	r1, r2
 8001c9e:	4618      	mov	r0, r3
 8001ca0:	f7ff faa8 	bl	80011f4 <_ZN10Step_Motor3runEi>
		//SM_2.run(SM_DIRECTION);

		//  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1,a);

		osDelay(1);
 8001ca4:	2001      	movs	r0, #1
 8001ca6:	f006 f8ee 	bl	8007e86 <osDelay>
		SM_1.run(SM_DIRECTION);
 8001caa:	e7f3      	b.n	8001c94 <_Z21Motors_control_methodPKv+0x48>
 8001cac:	40021400 	.word	0x40021400
 8001cb0:	40020800 	.word	0x40020800
 8001cb4:	40021c00 	.word	0x40021c00
 8001cb8:	20000f10 	.word	0x20000f10
 8001cbc:	20000990 	.word	0x20000990
 8001cc0:	20000000 	.word	0x20000000

08001cc4 <_Z21Sensor_reading_methodPKv>:
 * @brief Function implementing the Sensors thread.
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_Sensor_reading_method */
void Sensor_reading_method(void const *argument) {
 8001cc4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001cc6:	b095      	sub	sp, #84	; 0x54
 8001cc8:	af12      	add	r7, sp, #72	; 0x48
 8001cca:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Sensor_reading_method */
	IMU_1.init(hi2c1, IMU_1.device_DS33, IMU_1.sa0_high);
 8001ccc:	4e14      	ldr	r6, [pc, #80]	; (8001d20 <_Z21Sensor_reading_methodPKv+0x5c>)
 8001cce:	2301      	movs	r3, #1
 8001cd0:	9311      	str	r3, [sp, #68]	; 0x44
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	9310      	str	r3, [sp, #64]	; 0x40
 8001cd6:	466d      	mov	r5, sp
 8001cd8:	f106 040c 	add.w	r4, r6, #12
 8001cdc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001cde:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001ce0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001ce2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001ce4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001ce6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001ce8:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001cec:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8001cf0:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 8001cf4:	480b      	ldr	r0, [pc, #44]	; (8001d24 <_Z21Sensor_reading_methodPKv+0x60>)
 8001cf6:	f7ff f863 	bl	8000dc0 <_ZN4LSM64initE19__I2C_HandleTypeDefNS_10deviceTypeENS_8sa0StateE>
	DHT22_1.init(&htim3, 96, DHT22_GPIO_Port, DHT22_Pin);
 8001cfa:	2308      	movs	r3, #8
 8001cfc:	9300      	str	r3, [sp, #0]
 8001cfe:	4b0a      	ldr	r3, [pc, #40]	; (8001d28 <_Z21Sensor_reading_methodPKv+0x64>)
 8001d00:	2260      	movs	r2, #96	; 0x60
 8001d02:	490a      	ldr	r1, [pc, #40]	; (8001d2c <_Z21Sensor_reading_methodPKv+0x68>)
 8001d04:	480a      	ldr	r0, [pc, #40]	; (8001d30 <_Z21Sensor_reading_methodPKv+0x6c>)
 8001d06:	f7fe ff76 	bl	8000bf6 <_ZN5DHT224initEP17TIM_HandleTypeDeftP12GPIO_TypeDeft>
	/* Infinite loop */
	for (;;) {
		IMU_1.read();
 8001d0a:	4806      	ldr	r0, [pc, #24]	; (8001d24 <_Z21Sensor_reading_methodPKv+0x60>)
 8001d0c:	f7ff f98e 	bl	800102c <_ZN4LSM64readEv>
		DHT22_1.read();
 8001d10:	4807      	ldr	r0, [pc, #28]	; (8001d30 <_Z21Sensor_reading_methodPKv+0x6c>)
 8001d12:	f7fe ffb5 	bl	8000c80 <_ZN5DHT224readEv>
		osDelay(1);
 8001d16:	2001      	movs	r0, #1
 8001d18:	f006 f8b5 	bl	8007e86 <osDelay>
		IMU_1.read();
 8001d1c:	e7f5      	b.n	8001d0a <_Z21Sensor_reading_methodPKv+0x46>
 8001d1e:	bf00      	nop
 8001d20:	200008ac 	.word	0x200008ac
 8001d24:	20000e24 	.word	0x20000e24
 8001d28:	40020000 	.word	0x40020000
 8001d2c:	20000944 	.word	0x20000944
 8001d30:	20000e9c 	.word	0x20000e9c

08001d34 <_Z18Send_data_via_UARTPKv>:
	}
	/* USER CODE END Sensor_reading_method */
}

/* Send_data_via_UART function */
void Send_data_via_UART(void const *argument) {
 8001d34:	b580      	push	{r7, lr}
 8001d36:	b0aa      	sub	sp, #168	; 0xa8
 8001d38:	af0e      	add	r7, sp, #56	; 0x38
 8001d3a:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Send_data_via_UART */
	char tx_buffer[100];
	int n = sprintf(tx_buffer,
			"[[%1.f,%1.f],[%0.1f,%0.1f,%0.1f,%0.1f,%0.1f,%0.1f]]",
			DHT22_1.temperature, DHT22_1.humidity, IMU_1.g_scaled.x,
 8001d3c:	4b25      	ldr	r3, [pc, #148]	; (8001dd4 <_Z18Send_data_via_UARTPKv+0xa0>)
 8001d3e:	edd3 7a1a 	vldr	s15, [r3, #104]	; 0x68
	int n = sprintf(tx_buffer,
 8001d42:	eeb7 0ae7 	vcvt.f64.f32	d0, s15
			DHT22_1.temperature, DHT22_1.humidity, IMU_1.g_scaled.x,
 8001d46:	4b23      	ldr	r3, [pc, #140]	; (8001dd4 <_Z18Send_data_via_UARTPKv+0xa0>)
 8001d48:	edd3 7a1b 	vldr	s15, [r3, #108]	; 0x6c
	int n = sprintf(tx_buffer,
 8001d4c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
			DHT22_1.temperature, DHT22_1.humidity, IMU_1.g_scaled.x,
 8001d50:	4b21      	ldr	r3, [pc, #132]	; (8001dd8 <_Z18Send_data_via_UARTPKv+0xa4>)
 8001d52:	edd3 6a06 	vldr	s13, [r3, #24]
	int n = sprintf(tx_buffer,
 8001d56:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
			IMU_1.g_scaled.y, IMU_1.g_scaled.z, IMU_1.a_scaled.x,
 8001d5a:	4b1f      	ldr	r3, [pc, #124]	; (8001dd8 <_Z18Send_data_via_UARTPKv+0xa4>)
 8001d5c:	edd3 5a07 	vldr	s11, [r3, #28]
	int n = sprintf(tx_buffer,
 8001d60:	eeb7 5ae5 	vcvt.f64.f32	d5, s11
			IMU_1.g_scaled.y, IMU_1.g_scaled.z, IMU_1.a_scaled.x,
 8001d64:	4b1c      	ldr	r3, [pc, #112]	; (8001dd8 <_Z18Send_data_via_UARTPKv+0xa4>)
 8001d66:	edd3 4a08 	vldr	s9, [r3, #32]
	int n = sprintf(tx_buffer,
 8001d6a:	eeb7 4ae4 	vcvt.f64.f32	d4, s9
			IMU_1.g_scaled.y, IMU_1.g_scaled.z, IMU_1.a_scaled.x,
 8001d6e:	4b1a      	ldr	r3, [pc, #104]	; (8001dd8 <_Z18Send_data_via_UARTPKv+0xa4>)
 8001d70:	edd3 3a03 	vldr	s7, [r3, #12]
	int n = sprintf(tx_buffer,
 8001d74:	eeb7 3ae3 	vcvt.f64.f32	d3, s7
			IMU_1.a_scaled.y, IMU_1.a_scaled.z);
 8001d78:	4b17      	ldr	r3, [pc, #92]	; (8001dd8 <_Z18Send_data_via_UARTPKv+0xa4>)
 8001d7a:	edd3 2a04 	vldr	s5, [r3, #16]
	int n = sprintf(tx_buffer,
 8001d7e:	eeb7 2ae2 	vcvt.f64.f32	d2, s5
			IMU_1.a_scaled.y, IMU_1.a_scaled.z);
 8001d82:	4b15      	ldr	r3, [pc, #84]	; (8001dd8 <_Z18Send_data_via_UARTPKv+0xa4>)
 8001d84:	edd3 1a05 	vldr	s3, [r3, #20]
	int n = sprintf(tx_buffer,
 8001d88:	eeb7 1ae1 	vcvt.f64.f32	d1, s3
 8001d8c:	f107 0008 	add.w	r0, r7, #8
 8001d90:	ed8d 1b0c 	vstr	d1, [sp, #48]	; 0x30
 8001d94:	ed8d 2b0a 	vstr	d2, [sp, #40]	; 0x28
 8001d98:	ed8d 3b08 	vstr	d3, [sp, #32]
 8001d9c:	ed8d 4b06 	vstr	d4, [sp, #24]
 8001da0:	ed8d 5b04 	vstr	d5, [sp, #16]
 8001da4:	ed8d 6b02 	vstr	d6, [sp, #8]
 8001da8:	ed8d 7b00 	vstr	d7, [sp]
 8001dac:	ec53 2b10 	vmov	r2, r3, d0
 8001db0:	490a      	ldr	r1, [pc, #40]	; (8001ddc <_Z18Send_data_via_UARTPKv+0xa8>)
 8001db2:	f009 fdef 	bl	800b994 <siprintf>
 8001db6:	66f8      	str	r0, [r7, #108]	; 0x6c
	HAL_UART_Transmit(&huart3, (uint8_t*) tx_buffer, n, 5000);
 8001db8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001dba:	b29a      	uxth	r2, r3
 8001dbc:	f107 0108 	add.w	r1, r7, #8
 8001dc0:	f241 3388 	movw	r3, #5000	; 0x1388
 8001dc4:	4806      	ldr	r0, [pc, #24]	; (8001de0 <_Z18Send_data_via_UARTPKv+0xac>)
 8001dc6:	f004 fa29 	bl	800621c <HAL_UART_Transmit>
	/* USER CODE END Send_data_via_UART */
}
 8001dca:	bf00      	nop
 8001dcc:	3770      	adds	r7, #112	; 0x70
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	bd80      	pop	{r7, pc}
 8001dd2:	bf00      	nop
 8001dd4:	20000e9c 	.word	0x20000e9c
 8001dd8:	20000e24 	.word	0x20000e24
 8001ddc:	0800f408 	.word	0x0800f408
 8001de0:	20000990 	.word	0x20000990

08001de4 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8001de4:	b480      	push	{r7}
 8001de6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001de8:	b672      	cpsid	i
}
 8001dea:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001dec:	e7fe      	b.n	8001dec <Error_Handler+0x8>
	...

08001df0 <_Z41__static_initialization_and_destruction_0ii>:
	}
	/* USER CODE END Error_Handler_Debug */
}
 8001df0:	b580      	push	{r7, lr}
 8001df2:	b082      	sub	sp, #8
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	6078      	str	r0, [r7, #4]
 8001df8:	6039      	str	r1, [r7, #0]
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	2b01      	cmp	r3, #1
 8001dfe:	d107      	bne.n	8001e10 <_Z41__static_initialization_and_destruction_0ii+0x20>
 8001e00:	683b      	ldr	r3, [r7, #0]
 8001e02:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001e06:	4293      	cmp	r3, r2
 8001e08:	d102      	bne.n	8001e10 <_Z41__static_initialization_and_destruction_0ii+0x20>
LSM6 IMU_1;
 8001e0a:	4803      	ldr	r0, [pc, #12]	; (8001e18 <_Z41__static_initialization_and_destruction_0ii+0x28>)
 8001e0c:	f7fe ffc2 	bl	8000d94 <_ZN4LSM6C1Ev>
}
 8001e10:	bf00      	nop
 8001e12:	3708      	adds	r7, #8
 8001e14:	46bd      	mov	sp, r7
 8001e16:	bd80      	pop	{r7, pc}
 8001e18:	20000e24 	.word	0x20000e24

08001e1c <_GLOBAL__sub_I_hi2c1>:
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	af00      	add	r7, sp, #0
 8001e20:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8001e24:	2001      	movs	r0, #1
 8001e26:	f7ff ffe3 	bl	8001df0 <_Z41__static_initialization_and_destruction_0ii>
 8001e2a:	bd80      	pop	{r7, pc}

08001e2c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	b082      	sub	sp, #8
 8001e30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001e32:	4b11      	ldr	r3, [pc, #68]	; (8001e78 <HAL_MspInit+0x4c>)
 8001e34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e36:	4a10      	ldr	r2, [pc, #64]	; (8001e78 <HAL_MspInit+0x4c>)
 8001e38:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e3c:	6413      	str	r3, [r2, #64]	; 0x40
 8001e3e:	4b0e      	ldr	r3, [pc, #56]	; (8001e78 <HAL_MspInit+0x4c>)
 8001e40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e42:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e46:	607b      	str	r3, [r7, #4]
 8001e48:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e4a:	4b0b      	ldr	r3, [pc, #44]	; (8001e78 <HAL_MspInit+0x4c>)
 8001e4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e4e:	4a0a      	ldr	r2, [pc, #40]	; (8001e78 <HAL_MspInit+0x4c>)
 8001e50:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001e54:	6453      	str	r3, [r2, #68]	; 0x44
 8001e56:	4b08      	ldr	r3, [pc, #32]	; (8001e78 <HAL_MspInit+0x4c>)
 8001e58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e5a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001e5e:	603b      	str	r3, [r7, #0]
 8001e60:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001e62:	2200      	movs	r2, #0
 8001e64:	210f      	movs	r1, #15
 8001e66:	f06f 0001 	mvn.w	r0, #1
 8001e6a:	f000 fc6c 	bl	8002746 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e6e:	bf00      	nop
 8001e70:	3708      	adds	r7, #8
 8001e72:	46bd      	mov	sp, r7
 8001e74:	bd80      	pop	{r7, pc}
 8001e76:	bf00      	nop
 8001e78:	40023800 	.word	0x40023800

08001e7c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b0ae      	sub	sp, #184	; 0xb8
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e84:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001e88:	2200      	movs	r2, #0
 8001e8a:	601a      	str	r2, [r3, #0]
 8001e8c:	605a      	str	r2, [r3, #4]
 8001e8e:	609a      	str	r2, [r3, #8]
 8001e90:	60da      	str	r2, [r3, #12]
 8001e92:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001e94:	f107 0314 	add.w	r3, r7, #20
 8001e98:	2290      	movs	r2, #144	; 0x90
 8001e9a:	2100      	movs	r1, #0
 8001e9c:	4618      	mov	r0, r3
 8001e9e:	f008 ff21 	bl	800ace4 <memset>
  if(hi2c->Instance==I2C1)
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	4a22      	ldr	r2, [pc, #136]	; (8001f30 <HAL_I2C_MspInit+0xb4>)
 8001ea8:	4293      	cmp	r3, r2
 8001eaa:	d13c      	bne.n	8001f26 <HAL_I2C_MspInit+0xaa>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001eac:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001eb0:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	67bb      	str	r3, [r7, #120]	; 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001eb6:	f107 0314 	add.w	r3, r7, #20
 8001eba:	4618      	mov	r0, r3
 8001ebc:	f002 fb7a 	bl	80045b4 <HAL_RCCEx_PeriphCLKConfig>
 8001ec0:	4603      	mov	r3, r0
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d001      	beq.n	8001eca <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8001ec6:	f7ff ff8d 	bl	8001de4 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001eca:	4b1a      	ldr	r3, [pc, #104]	; (8001f34 <HAL_I2C_MspInit+0xb8>)
 8001ecc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ece:	4a19      	ldr	r2, [pc, #100]	; (8001f34 <HAL_I2C_MspInit+0xb8>)
 8001ed0:	f043 0302 	orr.w	r3, r3, #2
 8001ed4:	6313      	str	r3, [r2, #48]	; 0x30
 8001ed6:	4b17      	ldr	r3, [pc, #92]	; (8001f34 <HAL_I2C_MspInit+0xb8>)
 8001ed8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eda:	f003 0302 	and.w	r3, r3, #2
 8001ede:	613b      	str	r3, [r7, #16]
 8001ee0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001ee2:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001ee6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001eea:	2312      	movs	r3, #18
 8001eec:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ef0:	2300      	movs	r3, #0
 8001ef2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ef6:	2303      	movs	r3, #3
 8001ef8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001efc:	2304      	movs	r3, #4
 8001efe:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f02:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001f06:	4619      	mov	r1, r3
 8001f08:	480b      	ldr	r0, [pc, #44]	; (8001f38 <HAL_I2C_MspInit+0xbc>)
 8001f0a:	f000 fce5 	bl	80028d8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001f0e:	4b09      	ldr	r3, [pc, #36]	; (8001f34 <HAL_I2C_MspInit+0xb8>)
 8001f10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f12:	4a08      	ldr	r2, [pc, #32]	; (8001f34 <HAL_I2C_MspInit+0xb8>)
 8001f14:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001f18:	6413      	str	r3, [r2, #64]	; 0x40
 8001f1a:	4b06      	ldr	r3, [pc, #24]	; (8001f34 <HAL_I2C_MspInit+0xb8>)
 8001f1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f1e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001f22:	60fb      	str	r3, [r7, #12]
 8001f24:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001f26:	bf00      	nop
 8001f28:	37b8      	adds	r7, #184	; 0xb8
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	bd80      	pop	{r7, pc}
 8001f2e:	bf00      	nop
 8001f30:	40005400 	.word	0x40005400
 8001f34:	40023800 	.word	0x40023800
 8001f38:	40020400 	.word	0x40020400

08001f3c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b084      	sub	sp, #16
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f4c:	d114      	bne.n	8001f78 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001f4e:	4b19      	ldr	r3, [pc, #100]	; (8001fb4 <HAL_TIM_Base_MspInit+0x78>)
 8001f50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f52:	4a18      	ldr	r2, [pc, #96]	; (8001fb4 <HAL_TIM_Base_MspInit+0x78>)
 8001f54:	f043 0301 	orr.w	r3, r3, #1
 8001f58:	6413      	str	r3, [r2, #64]	; 0x40
 8001f5a:	4b16      	ldr	r3, [pc, #88]	; (8001fb4 <HAL_TIM_Base_MspInit+0x78>)
 8001f5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f5e:	f003 0301 	and.w	r3, r3, #1
 8001f62:	60fb      	str	r3, [r7, #12]
 8001f64:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8001f66:	2200      	movs	r2, #0
 8001f68:	2105      	movs	r1, #5
 8001f6a:	201c      	movs	r0, #28
 8001f6c:	f000 fbeb 	bl	8002746 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001f70:	201c      	movs	r0, #28
 8001f72:	f000 fc04 	bl	800277e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001f76:	e018      	b.n	8001faa <HAL_TIM_Base_MspInit+0x6e>
  else if(htim_base->Instance==TIM3)
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	4a0e      	ldr	r2, [pc, #56]	; (8001fb8 <HAL_TIM_Base_MspInit+0x7c>)
 8001f7e:	4293      	cmp	r3, r2
 8001f80:	d113      	bne.n	8001faa <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001f82:	4b0c      	ldr	r3, [pc, #48]	; (8001fb4 <HAL_TIM_Base_MspInit+0x78>)
 8001f84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f86:	4a0b      	ldr	r2, [pc, #44]	; (8001fb4 <HAL_TIM_Base_MspInit+0x78>)
 8001f88:	f043 0302 	orr.w	r3, r3, #2
 8001f8c:	6413      	str	r3, [r2, #64]	; 0x40
 8001f8e:	4b09      	ldr	r3, [pc, #36]	; (8001fb4 <HAL_TIM_Base_MspInit+0x78>)
 8001f90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f92:	f003 0302 	and.w	r3, r3, #2
 8001f96:	60bb      	str	r3, [r7, #8]
 8001f98:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	2105      	movs	r1, #5
 8001f9e:	201d      	movs	r0, #29
 8001fa0:	f000 fbd1 	bl	8002746 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001fa4:	201d      	movs	r0, #29
 8001fa6:	f000 fbea 	bl	800277e <HAL_NVIC_EnableIRQ>
}
 8001faa:	bf00      	nop
 8001fac:	3710      	adds	r7, #16
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	bd80      	pop	{r7, pc}
 8001fb2:	bf00      	nop
 8001fb4:	40023800 	.word	0x40023800
 8001fb8:	40000400 	.word	0x40000400

08001fbc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b088      	sub	sp, #32
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fc4:	f107 030c 	add.w	r3, r7, #12
 8001fc8:	2200      	movs	r2, #0
 8001fca:	601a      	str	r2, [r3, #0]
 8001fcc:	605a      	str	r2, [r3, #4]
 8001fce:	609a      	str	r2, [r3, #8]
 8001fd0:	60da      	str	r2, [r3, #12]
 8001fd2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001fdc:	d11b      	bne.n	8002016 <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fde:	4b10      	ldr	r3, [pc, #64]	; (8002020 <HAL_TIM_MspPostInit+0x64>)
 8001fe0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fe2:	4a0f      	ldr	r2, [pc, #60]	; (8002020 <HAL_TIM_MspPostInit+0x64>)
 8001fe4:	f043 0301 	orr.w	r3, r3, #1
 8001fe8:	6313      	str	r3, [r2, #48]	; 0x30
 8001fea:	4b0d      	ldr	r3, [pc, #52]	; (8002020 <HAL_TIM_MspPostInit+0x64>)
 8001fec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fee:	f003 0301 	and.w	r3, r3, #1
 8001ff2:	60bb      	str	r3, [r7, #8]
 8001ff4:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0/WKUP     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001ff6:	2301      	movs	r3, #1
 8001ff8:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ffa:	2302      	movs	r3, #2
 8001ffc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ffe:	2300      	movs	r3, #0
 8002000:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002002:	2300      	movs	r3, #0
 8002004:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002006:	2301      	movs	r3, #1
 8002008:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800200a:	f107 030c 	add.w	r3, r7, #12
 800200e:	4619      	mov	r1, r3
 8002010:	4804      	ldr	r0, [pc, #16]	; (8002024 <HAL_TIM_MspPostInit+0x68>)
 8002012:	f000 fc61 	bl	80028d8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8002016:	bf00      	nop
 8002018:	3720      	adds	r7, #32
 800201a:	46bd      	mov	sp, r7
 800201c:	bd80      	pop	{r7, pc}
 800201e:	bf00      	nop
 8002020:	40023800 	.word	0x40023800
 8002024:	40020000 	.word	0x40020000

08002028 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	b0ae      	sub	sp, #184	; 0xb8
 800202c:	af00      	add	r7, sp, #0
 800202e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002030:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8002034:	2200      	movs	r2, #0
 8002036:	601a      	str	r2, [r3, #0]
 8002038:	605a      	str	r2, [r3, #4]
 800203a:	609a      	str	r2, [r3, #8]
 800203c:	60da      	str	r2, [r3, #12]
 800203e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002040:	f107 0314 	add.w	r3, r7, #20
 8002044:	2290      	movs	r2, #144	; 0x90
 8002046:	2100      	movs	r1, #0
 8002048:	4618      	mov	r0, r3
 800204a:	f008 fe4b 	bl	800ace4 <memset>
  if(huart->Instance==USART3)
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	4a26      	ldr	r2, [pc, #152]	; (80020ec <HAL_UART_MspInit+0xc4>)
 8002054:	4293      	cmp	r3, r2
 8002056:	d144      	bne.n	80020e2 <HAL_UART_MspInit+0xba>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8002058:	f44f 7380 	mov.w	r3, #256	; 0x100
 800205c:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 800205e:	2300      	movs	r3, #0
 8002060:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002062:	f107 0314 	add.w	r3, r7, #20
 8002066:	4618      	mov	r0, r3
 8002068:	f002 faa4 	bl	80045b4 <HAL_RCCEx_PeriphCLKConfig>
 800206c:	4603      	mov	r3, r0
 800206e:	2b00      	cmp	r3, #0
 8002070:	d001      	beq.n	8002076 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8002072:	f7ff feb7 	bl	8001de4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8002076:	4b1e      	ldr	r3, [pc, #120]	; (80020f0 <HAL_UART_MspInit+0xc8>)
 8002078:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800207a:	4a1d      	ldr	r2, [pc, #116]	; (80020f0 <HAL_UART_MspInit+0xc8>)
 800207c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002080:	6413      	str	r3, [r2, #64]	; 0x40
 8002082:	4b1b      	ldr	r3, [pc, #108]	; (80020f0 <HAL_UART_MspInit+0xc8>)
 8002084:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002086:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800208a:	613b      	str	r3, [r7, #16]
 800208c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800208e:	4b18      	ldr	r3, [pc, #96]	; (80020f0 <HAL_UART_MspInit+0xc8>)
 8002090:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002092:	4a17      	ldr	r2, [pc, #92]	; (80020f0 <HAL_UART_MspInit+0xc8>)
 8002094:	f043 0308 	orr.w	r3, r3, #8
 8002098:	6313      	str	r3, [r2, #48]	; 0x30
 800209a:	4b15      	ldr	r3, [pc, #84]	; (80020f0 <HAL_UART_MspInit+0xc8>)
 800209c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800209e:	f003 0308 	and.w	r3, r3, #8
 80020a2:	60fb      	str	r3, [r7, #12]
 80020a4:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 80020a6:	f44f 7340 	mov.w	r3, #768	; 0x300
 80020aa:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020ae:	2302      	movs	r3, #2
 80020b0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020b4:	2300      	movs	r3, #0
 80020b6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020ba:	2303      	movs	r3, #3
 80020bc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80020c0:	2307      	movs	r3, #7
 80020c2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80020c6:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80020ca:	4619      	mov	r1, r3
 80020cc:	4809      	ldr	r0, [pc, #36]	; (80020f4 <HAL_UART_MspInit+0xcc>)
 80020ce:	f000 fc03 	bl	80028d8 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 80020d2:	2200      	movs	r2, #0
 80020d4:	2105      	movs	r1, #5
 80020d6:	2027      	movs	r0, #39	; 0x27
 80020d8:	f000 fb35 	bl	8002746 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80020dc:	2027      	movs	r0, #39	; 0x27
 80020de:	f000 fb4e 	bl	800277e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80020e2:	bf00      	nop
 80020e4:	37b8      	adds	r7, #184	; 0xb8
 80020e6:	46bd      	mov	sp, r7
 80020e8:	bd80      	pop	{r7, pc}
 80020ea:	bf00      	nop
 80020ec:	40004800 	.word	0x40004800
 80020f0:	40023800 	.word	0x40023800
 80020f4:	40020c00 	.word	0x40020c00

080020f8 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 80020f8:	b580      	push	{r7, lr}
 80020fa:	b0ae      	sub	sp, #184	; 0xb8
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002100:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8002104:	2200      	movs	r2, #0
 8002106:	601a      	str	r2, [r3, #0]
 8002108:	605a      	str	r2, [r3, #4]
 800210a:	609a      	str	r2, [r3, #8]
 800210c:	60da      	str	r2, [r3, #12]
 800210e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002110:	f107 0314 	add.w	r3, r7, #20
 8002114:	2290      	movs	r2, #144	; 0x90
 8002116:	2100      	movs	r1, #0
 8002118:	4618      	mov	r0, r3
 800211a:	f008 fde3 	bl	800ace4 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002126:	d159      	bne.n	80021dc <HAL_PCD_MspInit+0xe4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8002128:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800212c:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 800212e:	2300      	movs	r3, #0
 8002130:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002134:	f107 0314 	add.w	r3, r7, #20
 8002138:	4618      	mov	r0, r3
 800213a:	f002 fa3b 	bl	80045b4 <HAL_RCCEx_PeriphCLKConfig>
 800213e:	4603      	mov	r3, r0
 8002140:	2b00      	cmp	r3, #0
 8002142:	d001      	beq.n	8002148 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 8002144:	f7ff fe4e 	bl	8001de4 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002148:	4b26      	ldr	r3, [pc, #152]	; (80021e4 <HAL_PCD_MspInit+0xec>)
 800214a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800214c:	4a25      	ldr	r2, [pc, #148]	; (80021e4 <HAL_PCD_MspInit+0xec>)
 800214e:	f043 0301 	orr.w	r3, r3, #1
 8002152:	6313      	str	r3, [r2, #48]	; 0x30
 8002154:	4b23      	ldr	r3, [pc, #140]	; (80021e4 <HAL_PCD_MspInit+0xec>)
 8002156:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002158:	f003 0301 	and.w	r3, r3, #1
 800215c:	613b      	str	r3, [r7, #16]
 800215e:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8002160:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8002164:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002168:	2302      	movs	r3, #2
 800216a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800216e:	2300      	movs	r3, #0
 8002170:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002174:	2303      	movs	r3, #3
 8002176:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800217a:	230a      	movs	r3, #10
 800217c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002180:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8002184:	4619      	mov	r1, r3
 8002186:	4818      	ldr	r0, [pc, #96]	; (80021e8 <HAL_PCD_MspInit+0xf0>)
 8002188:	f000 fba6 	bl	80028d8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 800218c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002190:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002194:	2300      	movs	r3, #0
 8002196:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800219a:	2300      	movs	r3, #0
 800219c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 80021a0:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80021a4:	4619      	mov	r1, r3
 80021a6:	4810      	ldr	r0, [pc, #64]	; (80021e8 <HAL_PCD_MspInit+0xf0>)
 80021a8:	f000 fb96 	bl	80028d8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80021ac:	4b0d      	ldr	r3, [pc, #52]	; (80021e4 <HAL_PCD_MspInit+0xec>)
 80021ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80021b0:	4a0c      	ldr	r2, [pc, #48]	; (80021e4 <HAL_PCD_MspInit+0xec>)
 80021b2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80021b6:	6353      	str	r3, [r2, #52]	; 0x34
 80021b8:	4b0a      	ldr	r3, [pc, #40]	; (80021e4 <HAL_PCD_MspInit+0xec>)
 80021ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80021bc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80021c0:	60fb      	str	r3, [r7, #12]
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	4b07      	ldr	r3, [pc, #28]	; (80021e4 <HAL_PCD_MspInit+0xec>)
 80021c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021c8:	4a06      	ldr	r2, [pc, #24]	; (80021e4 <HAL_PCD_MspInit+0xec>)
 80021ca:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80021ce:	6453      	str	r3, [r2, #68]	; 0x44
 80021d0:	4b04      	ldr	r3, [pc, #16]	; (80021e4 <HAL_PCD_MspInit+0xec>)
 80021d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021d4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80021d8:	60bb      	str	r3, [r7, #8]
 80021da:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 80021dc:	bf00      	nop
 80021de:	37b8      	adds	r7, #184	; 0xb8
 80021e0:	46bd      	mov	sp, r7
 80021e2:	bd80      	pop	{r7, pc}
 80021e4:	40023800 	.word	0x40023800
 80021e8:	40020000 	.word	0x40020000

080021ec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80021ec:	b480      	push	{r7}
 80021ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80021f0:	e7fe      	b.n	80021f0 <NMI_Handler+0x4>

080021f2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80021f2:	b480      	push	{r7}
 80021f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80021f6:	e7fe      	b.n	80021f6 <HardFault_Handler+0x4>

080021f8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80021f8:	b480      	push	{r7}
 80021fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80021fc:	e7fe      	b.n	80021fc <MemManage_Handler+0x4>

080021fe <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80021fe:	b480      	push	{r7}
 8002200:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002202:	e7fe      	b.n	8002202 <BusFault_Handler+0x4>

08002204 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002204:	b480      	push	{r7}
 8002206:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002208:	e7fe      	b.n	8002208 <UsageFault_Handler+0x4>

0800220a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800220a:	b480      	push	{r7}
 800220c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800220e:	bf00      	nop
 8002210:	46bd      	mov	sp, r7
 8002212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002216:	4770      	bx	lr

08002218 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002218:	b580      	push	{r7, lr}
 800221a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800221c:	f000 f974 	bl	8002508 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8002220:	f007 faa0 	bl	8009764 <xTaskGetSchedulerState>
 8002224:	4603      	mov	r3, r0
 8002226:	2b01      	cmp	r3, #1
 8002228:	d001      	beq.n	800222e <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 800222a:	f008 f92d 	bl	800a488 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800222e:	bf00      	nop
 8002230:	bd80      	pop	{r7, pc}

08002232 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8002232:	b580      	push	{r7, lr}
 8002234:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(DHT22_Pin);
 8002236:	2008      	movs	r0, #8
 8002238:	f000 fd2c 	bl	8002c94 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 800223c:	bf00      	nop
 800223e:	bd80      	pop	{r7, pc}

08002240 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002240:	b580      	push	{r7, lr}
 8002242:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002244:	4802      	ldr	r0, [pc, #8]	; (8002250 <TIM2_IRQHandler+0x10>)
 8002246:	f003 f801 	bl	800524c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800224a:	bf00      	nop
 800224c:	bd80      	pop	{r7, pc}
 800224e:	bf00      	nop
 8002250:	200008f8 	.word	0x200008f8

08002254 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002254:	b580      	push	{r7, lr}
 8002256:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002258:	4802      	ldr	r0, [pc, #8]	; (8002264 <TIM3_IRQHandler+0x10>)
 800225a:	f002 fff7 	bl	800524c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800225e:	bf00      	nop
 8002260:	bd80      	pop	{r7, pc}
 8002262:	bf00      	nop
 8002264:	20000944 	.word	0x20000944

08002268 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002268:	b580      	push	{r7, lr}
 800226a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 800226c:	4802      	ldr	r0, [pc, #8]	; (8002278 <USART3_IRQHandler+0x10>)
 800226e:	f004 f8b7 	bl	80063e0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8002272:	bf00      	nop
 8002274:	bd80      	pop	{r7, pc}
 8002276:	bf00      	nop
 8002278:	20000990 	.word	0x20000990

0800227c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800227c:	b580      	push	{r7, lr}
 800227e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USER_Btn_Pin);
 8002280:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8002284:	f000 fd06 	bl	8002c94 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002288:	bf00      	nop
 800228a:	bd80      	pop	{r7, pc}

0800228c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800228c:	b480      	push	{r7}
 800228e:	af00      	add	r7, sp, #0
	return 1;
 8002290:	2301      	movs	r3, #1
}
 8002292:	4618      	mov	r0, r3
 8002294:	46bd      	mov	sp, r7
 8002296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229a:	4770      	bx	lr

0800229c <_kill>:

int _kill(int pid, int sig)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	b082      	sub	sp, #8
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
 80022a4:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80022a6:	f008 fce5 	bl	800ac74 <__errno>
 80022aa:	4603      	mov	r3, r0
 80022ac:	2216      	movs	r2, #22
 80022ae:	601a      	str	r2, [r3, #0]
	return -1;
 80022b0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80022b4:	4618      	mov	r0, r3
 80022b6:	3708      	adds	r7, #8
 80022b8:	46bd      	mov	sp, r7
 80022ba:	bd80      	pop	{r7, pc}

080022bc <_exit>:

void _exit (int status)
{
 80022bc:	b580      	push	{r7, lr}
 80022be:	b082      	sub	sp, #8
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80022c4:	f04f 31ff 	mov.w	r1, #4294967295
 80022c8:	6878      	ldr	r0, [r7, #4]
 80022ca:	f7ff ffe7 	bl	800229c <_kill>
	while (1) {}		/* Make sure we hang here */
 80022ce:	e7fe      	b.n	80022ce <_exit+0x12>

080022d0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	b086      	sub	sp, #24
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	60f8      	str	r0, [r7, #12]
 80022d8:	60b9      	str	r1, [r7, #8]
 80022da:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022dc:	2300      	movs	r3, #0
 80022de:	617b      	str	r3, [r7, #20]
 80022e0:	e00a      	b.n	80022f8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80022e2:	f3af 8000 	nop.w
 80022e6:	4601      	mov	r1, r0
 80022e8:	68bb      	ldr	r3, [r7, #8]
 80022ea:	1c5a      	adds	r2, r3, #1
 80022ec:	60ba      	str	r2, [r7, #8]
 80022ee:	b2ca      	uxtb	r2, r1
 80022f0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022f2:	697b      	ldr	r3, [r7, #20]
 80022f4:	3301      	adds	r3, #1
 80022f6:	617b      	str	r3, [r7, #20]
 80022f8:	697a      	ldr	r2, [r7, #20]
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	429a      	cmp	r2, r3
 80022fe:	dbf0      	blt.n	80022e2 <_read+0x12>
	}

return len;
 8002300:	687b      	ldr	r3, [r7, #4]
}
 8002302:	4618      	mov	r0, r3
 8002304:	3718      	adds	r7, #24
 8002306:	46bd      	mov	sp, r7
 8002308:	bd80      	pop	{r7, pc}

0800230a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800230a:	b580      	push	{r7, lr}
 800230c:	b086      	sub	sp, #24
 800230e:	af00      	add	r7, sp, #0
 8002310:	60f8      	str	r0, [r7, #12]
 8002312:	60b9      	str	r1, [r7, #8]
 8002314:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002316:	2300      	movs	r3, #0
 8002318:	617b      	str	r3, [r7, #20]
 800231a:	e009      	b.n	8002330 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800231c:	68bb      	ldr	r3, [r7, #8]
 800231e:	1c5a      	adds	r2, r3, #1
 8002320:	60ba      	str	r2, [r7, #8]
 8002322:	781b      	ldrb	r3, [r3, #0]
 8002324:	4618      	mov	r0, r3
 8002326:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800232a:	697b      	ldr	r3, [r7, #20]
 800232c:	3301      	adds	r3, #1
 800232e:	617b      	str	r3, [r7, #20]
 8002330:	697a      	ldr	r2, [r7, #20]
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	429a      	cmp	r2, r3
 8002336:	dbf1      	blt.n	800231c <_write+0x12>
	}
	return len;
 8002338:	687b      	ldr	r3, [r7, #4]
}
 800233a:	4618      	mov	r0, r3
 800233c:	3718      	adds	r7, #24
 800233e:	46bd      	mov	sp, r7
 8002340:	bd80      	pop	{r7, pc}

08002342 <_close>:

int _close(int file)
{
 8002342:	b480      	push	{r7}
 8002344:	b083      	sub	sp, #12
 8002346:	af00      	add	r7, sp, #0
 8002348:	6078      	str	r0, [r7, #4]
	return -1;
 800234a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800234e:	4618      	mov	r0, r3
 8002350:	370c      	adds	r7, #12
 8002352:	46bd      	mov	sp, r7
 8002354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002358:	4770      	bx	lr

0800235a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800235a:	b480      	push	{r7}
 800235c:	b083      	sub	sp, #12
 800235e:	af00      	add	r7, sp, #0
 8002360:	6078      	str	r0, [r7, #4]
 8002362:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002364:	683b      	ldr	r3, [r7, #0]
 8002366:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800236a:	605a      	str	r2, [r3, #4]
	return 0;
 800236c:	2300      	movs	r3, #0
}
 800236e:	4618      	mov	r0, r3
 8002370:	370c      	adds	r7, #12
 8002372:	46bd      	mov	sp, r7
 8002374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002378:	4770      	bx	lr

0800237a <_isatty>:

int _isatty(int file)
{
 800237a:	b480      	push	{r7}
 800237c:	b083      	sub	sp, #12
 800237e:	af00      	add	r7, sp, #0
 8002380:	6078      	str	r0, [r7, #4]
	return 1;
 8002382:	2301      	movs	r3, #1
}
 8002384:	4618      	mov	r0, r3
 8002386:	370c      	adds	r7, #12
 8002388:	46bd      	mov	sp, r7
 800238a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238e:	4770      	bx	lr

08002390 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002390:	b480      	push	{r7}
 8002392:	b085      	sub	sp, #20
 8002394:	af00      	add	r7, sp, #0
 8002396:	60f8      	str	r0, [r7, #12]
 8002398:	60b9      	str	r1, [r7, #8]
 800239a:	607a      	str	r2, [r7, #4]
	return 0;
 800239c:	2300      	movs	r3, #0
}
 800239e:	4618      	mov	r0, r3
 80023a0:	3714      	adds	r7, #20
 80023a2:	46bd      	mov	sp, r7
 80023a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a8:	4770      	bx	lr
	...

080023ac <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	b086      	sub	sp, #24
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80023b4:	4a14      	ldr	r2, [pc, #80]	; (8002408 <_sbrk+0x5c>)
 80023b6:	4b15      	ldr	r3, [pc, #84]	; (800240c <_sbrk+0x60>)
 80023b8:	1ad3      	subs	r3, r2, r3
 80023ba:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80023bc:	697b      	ldr	r3, [r7, #20]
 80023be:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80023c0:	4b13      	ldr	r3, [pc, #76]	; (8002410 <_sbrk+0x64>)
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d102      	bne.n	80023ce <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80023c8:	4b11      	ldr	r3, [pc, #68]	; (8002410 <_sbrk+0x64>)
 80023ca:	4a12      	ldr	r2, [pc, #72]	; (8002414 <_sbrk+0x68>)
 80023cc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80023ce:	4b10      	ldr	r3, [pc, #64]	; (8002410 <_sbrk+0x64>)
 80023d0:	681a      	ldr	r2, [r3, #0]
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	4413      	add	r3, r2
 80023d6:	693a      	ldr	r2, [r7, #16]
 80023d8:	429a      	cmp	r2, r3
 80023da:	d207      	bcs.n	80023ec <_sbrk+0x40>
  {
    errno = ENOMEM;
 80023dc:	f008 fc4a 	bl	800ac74 <__errno>
 80023e0:	4603      	mov	r3, r0
 80023e2:	220c      	movs	r2, #12
 80023e4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80023e6:	f04f 33ff 	mov.w	r3, #4294967295
 80023ea:	e009      	b.n	8002400 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80023ec:	4b08      	ldr	r3, [pc, #32]	; (8002410 <_sbrk+0x64>)
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80023f2:	4b07      	ldr	r3, [pc, #28]	; (8002410 <_sbrk+0x64>)
 80023f4:	681a      	ldr	r2, [r3, #0]
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	4413      	add	r3, r2
 80023fa:	4a05      	ldr	r2, [pc, #20]	; (8002410 <_sbrk+0x64>)
 80023fc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80023fe:	68fb      	ldr	r3, [r7, #12]
}
 8002400:	4618      	mov	r0, r3
 8002402:	3718      	adds	r7, #24
 8002404:	46bd      	mov	sp, r7
 8002406:	bd80      	pop	{r7, pc}
 8002408:	20080000 	.word	0x20080000
 800240c:	00000400 	.word	0x00000400
 8002410:	20000f18 	.word	0x20000f18
 8002414:	20004db8 	.word	0x20004db8

08002418 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002418:	b480      	push	{r7}
 800241a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800241c:	4b06      	ldr	r3, [pc, #24]	; (8002438 <SystemInit+0x20>)
 800241e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002422:	4a05      	ldr	r2, [pc, #20]	; (8002438 <SystemInit+0x20>)
 8002424:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002428:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800242c:	bf00      	nop
 800242e:	46bd      	mov	sp, r7
 8002430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002434:	4770      	bx	lr
 8002436:	bf00      	nop
 8002438:	e000ed00 	.word	0xe000ed00

0800243c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800243c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002474 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002440:	480d      	ldr	r0, [pc, #52]	; (8002478 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002442:	490e      	ldr	r1, [pc, #56]	; (800247c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002444:	4a0e      	ldr	r2, [pc, #56]	; (8002480 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002446:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002448:	e002      	b.n	8002450 <LoopCopyDataInit>

0800244a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800244a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800244c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800244e:	3304      	adds	r3, #4

08002450 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002450:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002452:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002454:	d3f9      	bcc.n	800244a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002456:	4a0b      	ldr	r2, [pc, #44]	; (8002484 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002458:	4c0b      	ldr	r4, [pc, #44]	; (8002488 <LoopFillZerobss+0x26>)
  movs r3, #0
 800245a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800245c:	e001      	b.n	8002462 <LoopFillZerobss>

0800245e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800245e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002460:	3204      	adds	r2, #4

08002462 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002462:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002464:	d3fb      	bcc.n	800245e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002466:	f7ff ffd7 	bl	8002418 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800246a:	f008 fc09 	bl	800ac80 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800246e:	f7ff f801 	bl	8001474 <main>
  bx  lr    
 8002472:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002474:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8002478:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800247c:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 8002480:	0800f960 	.word	0x0800f960
  ldr r2, =_sbss
 8002484:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 8002488:	20004db8 	.word	0x20004db8

0800248c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800248c:	e7fe      	b.n	800248c <ADC_IRQHandler>

0800248e <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800248e:	b580      	push	{r7, lr}
 8002490:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002492:	2003      	movs	r0, #3
 8002494:	f000 f94c 	bl	8002730 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002498:	200f      	movs	r0, #15
 800249a:	f000 f805 	bl	80024a8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800249e:	f7ff fcc5 	bl	8001e2c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80024a2:	2300      	movs	r3, #0
}
 80024a4:	4618      	mov	r0, r3
 80024a6:	bd80      	pop	{r7, pc}

080024a8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	b082      	sub	sp, #8
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80024b0:	4b12      	ldr	r3, [pc, #72]	; (80024fc <HAL_InitTick+0x54>)
 80024b2:	681a      	ldr	r2, [r3, #0]
 80024b4:	4b12      	ldr	r3, [pc, #72]	; (8002500 <HAL_InitTick+0x58>)
 80024b6:	781b      	ldrb	r3, [r3, #0]
 80024b8:	4619      	mov	r1, r3
 80024ba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80024be:	fbb3 f3f1 	udiv	r3, r3, r1
 80024c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80024c6:	4618      	mov	r0, r3
 80024c8:	f000 f967 	bl	800279a <HAL_SYSTICK_Config>
 80024cc:	4603      	mov	r3, r0
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d001      	beq.n	80024d6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80024d2:	2301      	movs	r3, #1
 80024d4:	e00e      	b.n	80024f4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	2b0f      	cmp	r3, #15
 80024da:	d80a      	bhi.n	80024f2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80024dc:	2200      	movs	r2, #0
 80024de:	6879      	ldr	r1, [r7, #4]
 80024e0:	f04f 30ff 	mov.w	r0, #4294967295
 80024e4:	f000 f92f 	bl	8002746 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80024e8:	4a06      	ldr	r2, [pc, #24]	; (8002504 <HAL_InitTick+0x5c>)
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80024ee:	2300      	movs	r3, #0
 80024f0:	e000      	b.n	80024f4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80024f2:	2301      	movs	r3, #1
}
 80024f4:	4618      	mov	r0, r3
 80024f6:	3708      	adds	r7, #8
 80024f8:	46bd      	mov	sp, r7
 80024fa:	bd80      	pop	{r7, pc}
 80024fc:	20000004 	.word	0x20000004
 8002500:	2000000c 	.word	0x2000000c
 8002504:	20000008 	.word	0x20000008

08002508 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002508:	b480      	push	{r7}
 800250a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800250c:	4b06      	ldr	r3, [pc, #24]	; (8002528 <HAL_IncTick+0x20>)
 800250e:	781b      	ldrb	r3, [r3, #0]
 8002510:	461a      	mov	r2, r3
 8002512:	4b06      	ldr	r3, [pc, #24]	; (800252c <HAL_IncTick+0x24>)
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	4413      	add	r3, r2
 8002518:	4a04      	ldr	r2, [pc, #16]	; (800252c <HAL_IncTick+0x24>)
 800251a:	6013      	str	r3, [r2, #0]
}
 800251c:	bf00      	nop
 800251e:	46bd      	mov	sp, r7
 8002520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002524:	4770      	bx	lr
 8002526:	bf00      	nop
 8002528:	2000000c 	.word	0x2000000c
 800252c:	20000f1c 	.word	0x20000f1c

08002530 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002530:	b480      	push	{r7}
 8002532:	af00      	add	r7, sp, #0
  return uwTick;
 8002534:	4b03      	ldr	r3, [pc, #12]	; (8002544 <HAL_GetTick+0x14>)
 8002536:	681b      	ldr	r3, [r3, #0]
}
 8002538:	4618      	mov	r0, r3
 800253a:	46bd      	mov	sp, r7
 800253c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002540:	4770      	bx	lr
 8002542:	bf00      	nop
 8002544:	20000f1c 	.word	0x20000f1c

08002548 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002548:	b580      	push	{r7, lr}
 800254a:	b084      	sub	sp, #16
 800254c:	af00      	add	r7, sp, #0
 800254e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002550:	f7ff ffee 	bl	8002530 <HAL_GetTick>
 8002554:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002560:	d005      	beq.n	800256e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002562:	4b0a      	ldr	r3, [pc, #40]	; (800258c <HAL_Delay+0x44>)
 8002564:	781b      	ldrb	r3, [r3, #0]
 8002566:	461a      	mov	r2, r3
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	4413      	add	r3, r2
 800256c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800256e:	bf00      	nop
 8002570:	f7ff ffde 	bl	8002530 <HAL_GetTick>
 8002574:	4602      	mov	r2, r0
 8002576:	68bb      	ldr	r3, [r7, #8]
 8002578:	1ad3      	subs	r3, r2, r3
 800257a:	68fa      	ldr	r2, [r7, #12]
 800257c:	429a      	cmp	r2, r3
 800257e:	d8f7      	bhi.n	8002570 <HAL_Delay+0x28>
  {
  }
}
 8002580:	bf00      	nop
 8002582:	bf00      	nop
 8002584:	3710      	adds	r7, #16
 8002586:	46bd      	mov	sp, r7
 8002588:	bd80      	pop	{r7, pc}
 800258a:	bf00      	nop
 800258c:	2000000c 	.word	0x2000000c

08002590 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002590:	b480      	push	{r7}
 8002592:	b085      	sub	sp, #20
 8002594:	af00      	add	r7, sp, #0
 8002596:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	f003 0307 	and.w	r3, r3, #7
 800259e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80025a0:	4b0b      	ldr	r3, [pc, #44]	; (80025d0 <__NVIC_SetPriorityGrouping+0x40>)
 80025a2:	68db      	ldr	r3, [r3, #12]
 80025a4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80025a6:	68ba      	ldr	r2, [r7, #8]
 80025a8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80025ac:	4013      	ands	r3, r2
 80025ae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80025b4:	68bb      	ldr	r3, [r7, #8]
 80025b6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80025b8:	4b06      	ldr	r3, [pc, #24]	; (80025d4 <__NVIC_SetPriorityGrouping+0x44>)
 80025ba:	4313      	orrs	r3, r2
 80025bc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80025be:	4a04      	ldr	r2, [pc, #16]	; (80025d0 <__NVIC_SetPriorityGrouping+0x40>)
 80025c0:	68bb      	ldr	r3, [r7, #8]
 80025c2:	60d3      	str	r3, [r2, #12]
}
 80025c4:	bf00      	nop
 80025c6:	3714      	adds	r7, #20
 80025c8:	46bd      	mov	sp, r7
 80025ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ce:	4770      	bx	lr
 80025d0:	e000ed00 	.word	0xe000ed00
 80025d4:	05fa0000 	.word	0x05fa0000

080025d8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80025d8:	b480      	push	{r7}
 80025da:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80025dc:	4b04      	ldr	r3, [pc, #16]	; (80025f0 <__NVIC_GetPriorityGrouping+0x18>)
 80025de:	68db      	ldr	r3, [r3, #12]
 80025e0:	0a1b      	lsrs	r3, r3, #8
 80025e2:	f003 0307 	and.w	r3, r3, #7
}
 80025e6:	4618      	mov	r0, r3
 80025e8:	46bd      	mov	sp, r7
 80025ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ee:	4770      	bx	lr
 80025f0:	e000ed00 	.word	0xe000ed00

080025f4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80025f4:	b480      	push	{r7}
 80025f6:	b083      	sub	sp, #12
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	4603      	mov	r3, r0
 80025fc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002602:	2b00      	cmp	r3, #0
 8002604:	db0b      	blt.n	800261e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002606:	79fb      	ldrb	r3, [r7, #7]
 8002608:	f003 021f 	and.w	r2, r3, #31
 800260c:	4907      	ldr	r1, [pc, #28]	; (800262c <__NVIC_EnableIRQ+0x38>)
 800260e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002612:	095b      	lsrs	r3, r3, #5
 8002614:	2001      	movs	r0, #1
 8002616:	fa00 f202 	lsl.w	r2, r0, r2
 800261a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800261e:	bf00      	nop
 8002620:	370c      	adds	r7, #12
 8002622:	46bd      	mov	sp, r7
 8002624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002628:	4770      	bx	lr
 800262a:	bf00      	nop
 800262c:	e000e100 	.word	0xe000e100

08002630 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002630:	b480      	push	{r7}
 8002632:	b083      	sub	sp, #12
 8002634:	af00      	add	r7, sp, #0
 8002636:	4603      	mov	r3, r0
 8002638:	6039      	str	r1, [r7, #0]
 800263a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800263c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002640:	2b00      	cmp	r3, #0
 8002642:	db0a      	blt.n	800265a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002644:	683b      	ldr	r3, [r7, #0]
 8002646:	b2da      	uxtb	r2, r3
 8002648:	490c      	ldr	r1, [pc, #48]	; (800267c <__NVIC_SetPriority+0x4c>)
 800264a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800264e:	0112      	lsls	r2, r2, #4
 8002650:	b2d2      	uxtb	r2, r2
 8002652:	440b      	add	r3, r1
 8002654:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002658:	e00a      	b.n	8002670 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800265a:	683b      	ldr	r3, [r7, #0]
 800265c:	b2da      	uxtb	r2, r3
 800265e:	4908      	ldr	r1, [pc, #32]	; (8002680 <__NVIC_SetPriority+0x50>)
 8002660:	79fb      	ldrb	r3, [r7, #7]
 8002662:	f003 030f 	and.w	r3, r3, #15
 8002666:	3b04      	subs	r3, #4
 8002668:	0112      	lsls	r2, r2, #4
 800266a:	b2d2      	uxtb	r2, r2
 800266c:	440b      	add	r3, r1
 800266e:	761a      	strb	r2, [r3, #24]
}
 8002670:	bf00      	nop
 8002672:	370c      	adds	r7, #12
 8002674:	46bd      	mov	sp, r7
 8002676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800267a:	4770      	bx	lr
 800267c:	e000e100 	.word	0xe000e100
 8002680:	e000ed00 	.word	0xe000ed00

08002684 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002684:	b480      	push	{r7}
 8002686:	b089      	sub	sp, #36	; 0x24
 8002688:	af00      	add	r7, sp, #0
 800268a:	60f8      	str	r0, [r7, #12]
 800268c:	60b9      	str	r1, [r7, #8]
 800268e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	f003 0307 	and.w	r3, r3, #7
 8002696:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002698:	69fb      	ldr	r3, [r7, #28]
 800269a:	f1c3 0307 	rsb	r3, r3, #7
 800269e:	2b04      	cmp	r3, #4
 80026a0:	bf28      	it	cs
 80026a2:	2304      	movcs	r3, #4
 80026a4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80026a6:	69fb      	ldr	r3, [r7, #28]
 80026a8:	3304      	adds	r3, #4
 80026aa:	2b06      	cmp	r3, #6
 80026ac:	d902      	bls.n	80026b4 <NVIC_EncodePriority+0x30>
 80026ae:	69fb      	ldr	r3, [r7, #28]
 80026b0:	3b03      	subs	r3, #3
 80026b2:	e000      	b.n	80026b6 <NVIC_EncodePriority+0x32>
 80026b4:	2300      	movs	r3, #0
 80026b6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026b8:	f04f 32ff 	mov.w	r2, #4294967295
 80026bc:	69bb      	ldr	r3, [r7, #24]
 80026be:	fa02 f303 	lsl.w	r3, r2, r3
 80026c2:	43da      	mvns	r2, r3
 80026c4:	68bb      	ldr	r3, [r7, #8]
 80026c6:	401a      	ands	r2, r3
 80026c8:	697b      	ldr	r3, [r7, #20]
 80026ca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80026cc:	f04f 31ff 	mov.w	r1, #4294967295
 80026d0:	697b      	ldr	r3, [r7, #20]
 80026d2:	fa01 f303 	lsl.w	r3, r1, r3
 80026d6:	43d9      	mvns	r1, r3
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026dc:	4313      	orrs	r3, r2
         );
}
 80026de:	4618      	mov	r0, r3
 80026e0:	3724      	adds	r7, #36	; 0x24
 80026e2:	46bd      	mov	sp, r7
 80026e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e8:	4770      	bx	lr
	...

080026ec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80026ec:	b580      	push	{r7, lr}
 80026ee:	b082      	sub	sp, #8
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	3b01      	subs	r3, #1
 80026f8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80026fc:	d301      	bcc.n	8002702 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80026fe:	2301      	movs	r3, #1
 8002700:	e00f      	b.n	8002722 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002702:	4a0a      	ldr	r2, [pc, #40]	; (800272c <SysTick_Config+0x40>)
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	3b01      	subs	r3, #1
 8002708:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800270a:	210f      	movs	r1, #15
 800270c:	f04f 30ff 	mov.w	r0, #4294967295
 8002710:	f7ff ff8e 	bl	8002630 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002714:	4b05      	ldr	r3, [pc, #20]	; (800272c <SysTick_Config+0x40>)
 8002716:	2200      	movs	r2, #0
 8002718:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800271a:	4b04      	ldr	r3, [pc, #16]	; (800272c <SysTick_Config+0x40>)
 800271c:	2207      	movs	r2, #7
 800271e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002720:	2300      	movs	r3, #0
}
 8002722:	4618      	mov	r0, r3
 8002724:	3708      	adds	r7, #8
 8002726:	46bd      	mov	sp, r7
 8002728:	bd80      	pop	{r7, pc}
 800272a:	bf00      	nop
 800272c:	e000e010 	.word	0xe000e010

08002730 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002730:	b580      	push	{r7, lr}
 8002732:	b082      	sub	sp, #8
 8002734:	af00      	add	r7, sp, #0
 8002736:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002738:	6878      	ldr	r0, [r7, #4]
 800273a:	f7ff ff29 	bl	8002590 <__NVIC_SetPriorityGrouping>
}
 800273e:	bf00      	nop
 8002740:	3708      	adds	r7, #8
 8002742:	46bd      	mov	sp, r7
 8002744:	bd80      	pop	{r7, pc}

08002746 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002746:	b580      	push	{r7, lr}
 8002748:	b086      	sub	sp, #24
 800274a:	af00      	add	r7, sp, #0
 800274c:	4603      	mov	r3, r0
 800274e:	60b9      	str	r1, [r7, #8]
 8002750:	607a      	str	r2, [r7, #4]
 8002752:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002754:	2300      	movs	r3, #0
 8002756:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002758:	f7ff ff3e 	bl	80025d8 <__NVIC_GetPriorityGrouping>
 800275c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800275e:	687a      	ldr	r2, [r7, #4]
 8002760:	68b9      	ldr	r1, [r7, #8]
 8002762:	6978      	ldr	r0, [r7, #20]
 8002764:	f7ff ff8e 	bl	8002684 <NVIC_EncodePriority>
 8002768:	4602      	mov	r2, r0
 800276a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800276e:	4611      	mov	r1, r2
 8002770:	4618      	mov	r0, r3
 8002772:	f7ff ff5d 	bl	8002630 <__NVIC_SetPriority>
}
 8002776:	bf00      	nop
 8002778:	3718      	adds	r7, #24
 800277a:	46bd      	mov	sp, r7
 800277c:	bd80      	pop	{r7, pc}

0800277e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800277e:	b580      	push	{r7, lr}
 8002780:	b082      	sub	sp, #8
 8002782:	af00      	add	r7, sp, #0
 8002784:	4603      	mov	r3, r0
 8002786:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002788:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800278c:	4618      	mov	r0, r3
 800278e:	f7ff ff31 	bl	80025f4 <__NVIC_EnableIRQ>
}
 8002792:	bf00      	nop
 8002794:	3708      	adds	r7, #8
 8002796:	46bd      	mov	sp, r7
 8002798:	bd80      	pop	{r7, pc}

0800279a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800279a:	b580      	push	{r7, lr}
 800279c:	b082      	sub	sp, #8
 800279e:	af00      	add	r7, sp, #0
 80027a0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80027a2:	6878      	ldr	r0, [r7, #4]
 80027a4:	f7ff ffa2 	bl	80026ec <SysTick_Config>
 80027a8:	4603      	mov	r3, r0
}
 80027aa:	4618      	mov	r0, r3
 80027ac:	3708      	adds	r7, #8
 80027ae:	46bd      	mov	sp, r7
 80027b0:	bd80      	pop	{r7, pc}

080027b2 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80027b2:	b580      	push	{r7, lr}
 80027b4:	b084      	sub	sp, #16
 80027b6:	af00      	add	r7, sp, #0
 80027b8:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027be:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80027c0:	f7ff feb6 	bl	8002530 <HAL_GetTick>
 80027c4:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80027cc:	b2db      	uxtb	r3, r3
 80027ce:	2b02      	cmp	r3, #2
 80027d0:	d008      	beq.n	80027e4 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	2280      	movs	r2, #128	; 0x80
 80027d6:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	2200      	movs	r2, #0
 80027dc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80027e0:	2301      	movs	r3, #1
 80027e2:	e052      	b.n	800288a <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	681a      	ldr	r2, [r3, #0]
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	f022 0216 	bic.w	r2, r2, #22
 80027f2:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	695a      	ldr	r2, [r3, #20]
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002802:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002808:	2b00      	cmp	r3, #0
 800280a:	d103      	bne.n	8002814 <HAL_DMA_Abort+0x62>
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002810:	2b00      	cmp	r3, #0
 8002812:	d007      	beq.n	8002824 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	681a      	ldr	r2, [r3, #0]
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	f022 0208 	bic.w	r2, r2, #8
 8002822:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	681a      	ldr	r2, [r3, #0]
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	f022 0201 	bic.w	r2, r2, #1
 8002832:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002834:	e013      	b.n	800285e <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002836:	f7ff fe7b 	bl	8002530 <HAL_GetTick>
 800283a:	4602      	mov	r2, r0
 800283c:	68bb      	ldr	r3, [r7, #8]
 800283e:	1ad3      	subs	r3, r2, r3
 8002840:	2b05      	cmp	r3, #5
 8002842:	d90c      	bls.n	800285e <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	2220      	movs	r2, #32
 8002848:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	2203      	movs	r2, #3
 800284e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	2200      	movs	r2, #0
 8002856:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 800285a:	2303      	movs	r3, #3
 800285c:	e015      	b.n	800288a <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	f003 0301 	and.w	r3, r3, #1
 8002868:	2b00      	cmp	r3, #0
 800286a:	d1e4      	bne.n	8002836 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002870:	223f      	movs	r2, #63	; 0x3f
 8002872:	409a      	lsls	r2, r3
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	2201      	movs	r2, #1
 800287c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	2200      	movs	r2, #0
 8002884:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
  }
  return HAL_OK;
 8002888:	2300      	movs	r3, #0
}
 800288a:	4618      	mov	r0, r3
 800288c:	3710      	adds	r7, #16
 800288e:	46bd      	mov	sp, r7
 8002890:	bd80      	pop	{r7, pc}

08002892 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002892:	b480      	push	{r7}
 8002894:	b083      	sub	sp, #12
 8002896:	af00      	add	r7, sp, #0
 8002898:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80028a0:	b2db      	uxtb	r3, r3
 80028a2:	2b02      	cmp	r3, #2
 80028a4:	d004      	beq.n	80028b0 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	2280      	movs	r2, #128	; 0x80
 80028aa:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80028ac:	2301      	movs	r3, #1
 80028ae:	e00c      	b.n	80028ca <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	2205      	movs	r2, #5
 80028b4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	681a      	ldr	r2, [r3, #0]
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	f022 0201 	bic.w	r2, r2, #1
 80028c6:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80028c8:	2300      	movs	r3, #0
}
 80028ca:	4618      	mov	r0, r3
 80028cc:	370c      	adds	r7, #12
 80028ce:	46bd      	mov	sp, r7
 80028d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d4:	4770      	bx	lr
	...

080028d8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80028d8:	b480      	push	{r7}
 80028da:	b089      	sub	sp, #36	; 0x24
 80028dc:	af00      	add	r7, sp, #0
 80028de:	6078      	str	r0, [r7, #4]
 80028e0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80028e2:	2300      	movs	r3, #0
 80028e4:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80028e6:	2300      	movs	r3, #0
 80028e8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80028ea:	2300      	movs	r3, #0
 80028ec:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80028ee:	2300      	movs	r3, #0
 80028f0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 80028f2:	2300      	movs	r3, #0
 80028f4:	61fb      	str	r3, [r7, #28]
 80028f6:	e175      	b.n	8002be4 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80028f8:	2201      	movs	r2, #1
 80028fa:	69fb      	ldr	r3, [r7, #28]
 80028fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002900:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002902:	683b      	ldr	r3, [r7, #0]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	697a      	ldr	r2, [r7, #20]
 8002908:	4013      	ands	r3, r2
 800290a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800290c:	693a      	ldr	r2, [r7, #16]
 800290e:	697b      	ldr	r3, [r7, #20]
 8002910:	429a      	cmp	r2, r3
 8002912:	f040 8164 	bne.w	8002bde <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002916:	683b      	ldr	r3, [r7, #0]
 8002918:	685b      	ldr	r3, [r3, #4]
 800291a:	f003 0303 	and.w	r3, r3, #3
 800291e:	2b01      	cmp	r3, #1
 8002920:	d005      	beq.n	800292e <HAL_GPIO_Init+0x56>
 8002922:	683b      	ldr	r3, [r7, #0]
 8002924:	685b      	ldr	r3, [r3, #4]
 8002926:	f003 0303 	and.w	r3, r3, #3
 800292a:	2b02      	cmp	r3, #2
 800292c:	d130      	bne.n	8002990 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	689b      	ldr	r3, [r3, #8]
 8002932:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002934:	69fb      	ldr	r3, [r7, #28]
 8002936:	005b      	lsls	r3, r3, #1
 8002938:	2203      	movs	r2, #3
 800293a:	fa02 f303 	lsl.w	r3, r2, r3
 800293e:	43db      	mvns	r3, r3
 8002940:	69ba      	ldr	r2, [r7, #24]
 8002942:	4013      	ands	r3, r2
 8002944:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8002946:	683b      	ldr	r3, [r7, #0]
 8002948:	68da      	ldr	r2, [r3, #12]
 800294a:	69fb      	ldr	r3, [r7, #28]
 800294c:	005b      	lsls	r3, r3, #1
 800294e:	fa02 f303 	lsl.w	r3, r2, r3
 8002952:	69ba      	ldr	r2, [r7, #24]
 8002954:	4313      	orrs	r3, r2
 8002956:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	69ba      	ldr	r2, [r7, #24]
 800295c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	685b      	ldr	r3, [r3, #4]
 8002962:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002964:	2201      	movs	r2, #1
 8002966:	69fb      	ldr	r3, [r7, #28]
 8002968:	fa02 f303 	lsl.w	r3, r2, r3
 800296c:	43db      	mvns	r3, r3
 800296e:	69ba      	ldr	r2, [r7, #24]
 8002970:	4013      	ands	r3, r2
 8002972:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002974:	683b      	ldr	r3, [r7, #0]
 8002976:	685b      	ldr	r3, [r3, #4]
 8002978:	091b      	lsrs	r3, r3, #4
 800297a:	f003 0201 	and.w	r2, r3, #1
 800297e:	69fb      	ldr	r3, [r7, #28]
 8002980:	fa02 f303 	lsl.w	r3, r2, r3
 8002984:	69ba      	ldr	r2, [r7, #24]
 8002986:	4313      	orrs	r3, r2
 8002988:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	69ba      	ldr	r2, [r7, #24]
 800298e:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002990:	683b      	ldr	r3, [r7, #0]
 8002992:	685b      	ldr	r3, [r3, #4]
 8002994:	f003 0303 	and.w	r3, r3, #3
 8002998:	2b03      	cmp	r3, #3
 800299a:	d017      	beq.n	80029cc <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	68db      	ldr	r3, [r3, #12]
 80029a0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80029a2:	69fb      	ldr	r3, [r7, #28]
 80029a4:	005b      	lsls	r3, r3, #1
 80029a6:	2203      	movs	r2, #3
 80029a8:	fa02 f303 	lsl.w	r3, r2, r3
 80029ac:	43db      	mvns	r3, r3
 80029ae:	69ba      	ldr	r2, [r7, #24]
 80029b0:	4013      	ands	r3, r2
 80029b2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 80029b4:	683b      	ldr	r3, [r7, #0]
 80029b6:	689a      	ldr	r2, [r3, #8]
 80029b8:	69fb      	ldr	r3, [r7, #28]
 80029ba:	005b      	lsls	r3, r3, #1
 80029bc:	fa02 f303 	lsl.w	r3, r2, r3
 80029c0:	69ba      	ldr	r2, [r7, #24]
 80029c2:	4313      	orrs	r3, r2
 80029c4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	69ba      	ldr	r2, [r7, #24]
 80029ca:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80029cc:	683b      	ldr	r3, [r7, #0]
 80029ce:	685b      	ldr	r3, [r3, #4]
 80029d0:	f003 0303 	and.w	r3, r3, #3
 80029d4:	2b02      	cmp	r3, #2
 80029d6:	d123      	bne.n	8002a20 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80029d8:	69fb      	ldr	r3, [r7, #28]
 80029da:	08da      	lsrs	r2, r3, #3
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	3208      	adds	r2, #8
 80029e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80029e4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80029e6:	69fb      	ldr	r3, [r7, #28]
 80029e8:	f003 0307 	and.w	r3, r3, #7
 80029ec:	009b      	lsls	r3, r3, #2
 80029ee:	220f      	movs	r2, #15
 80029f0:	fa02 f303 	lsl.w	r3, r2, r3
 80029f4:	43db      	mvns	r3, r3
 80029f6:	69ba      	ldr	r2, [r7, #24]
 80029f8:	4013      	ands	r3, r2
 80029fa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80029fc:	683b      	ldr	r3, [r7, #0]
 80029fe:	691a      	ldr	r2, [r3, #16]
 8002a00:	69fb      	ldr	r3, [r7, #28]
 8002a02:	f003 0307 	and.w	r3, r3, #7
 8002a06:	009b      	lsls	r3, r3, #2
 8002a08:	fa02 f303 	lsl.w	r3, r2, r3
 8002a0c:	69ba      	ldr	r2, [r7, #24]
 8002a0e:	4313      	orrs	r3, r2
 8002a10:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8002a12:	69fb      	ldr	r3, [r7, #28]
 8002a14:	08da      	lsrs	r2, r3, #3
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	3208      	adds	r2, #8
 8002a1a:	69b9      	ldr	r1, [r7, #24]
 8002a1c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8002a26:	69fb      	ldr	r3, [r7, #28]
 8002a28:	005b      	lsls	r3, r3, #1
 8002a2a:	2203      	movs	r2, #3
 8002a2c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a30:	43db      	mvns	r3, r3
 8002a32:	69ba      	ldr	r2, [r7, #24]
 8002a34:	4013      	ands	r3, r2
 8002a36:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002a38:	683b      	ldr	r3, [r7, #0]
 8002a3a:	685b      	ldr	r3, [r3, #4]
 8002a3c:	f003 0203 	and.w	r2, r3, #3
 8002a40:	69fb      	ldr	r3, [r7, #28]
 8002a42:	005b      	lsls	r3, r3, #1
 8002a44:	fa02 f303 	lsl.w	r3, r2, r3
 8002a48:	69ba      	ldr	r2, [r7, #24]
 8002a4a:	4313      	orrs	r3, r2
 8002a4c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	69ba      	ldr	r2, [r7, #24]
 8002a52:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002a54:	683b      	ldr	r3, [r7, #0]
 8002a56:	685b      	ldr	r3, [r3, #4]
 8002a58:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	f000 80be 	beq.w	8002bde <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a62:	4b66      	ldr	r3, [pc, #408]	; (8002bfc <HAL_GPIO_Init+0x324>)
 8002a64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a66:	4a65      	ldr	r2, [pc, #404]	; (8002bfc <HAL_GPIO_Init+0x324>)
 8002a68:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002a6c:	6453      	str	r3, [r2, #68]	; 0x44
 8002a6e:	4b63      	ldr	r3, [pc, #396]	; (8002bfc <HAL_GPIO_Init+0x324>)
 8002a70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a72:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002a76:	60fb      	str	r3, [r7, #12]
 8002a78:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8002a7a:	4a61      	ldr	r2, [pc, #388]	; (8002c00 <HAL_GPIO_Init+0x328>)
 8002a7c:	69fb      	ldr	r3, [r7, #28]
 8002a7e:	089b      	lsrs	r3, r3, #2
 8002a80:	3302      	adds	r3, #2
 8002a82:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a86:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8002a88:	69fb      	ldr	r3, [r7, #28]
 8002a8a:	f003 0303 	and.w	r3, r3, #3
 8002a8e:	009b      	lsls	r3, r3, #2
 8002a90:	220f      	movs	r2, #15
 8002a92:	fa02 f303 	lsl.w	r3, r2, r3
 8002a96:	43db      	mvns	r3, r3
 8002a98:	69ba      	ldr	r2, [r7, #24]
 8002a9a:	4013      	ands	r3, r2
 8002a9c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	4a58      	ldr	r2, [pc, #352]	; (8002c04 <HAL_GPIO_Init+0x32c>)
 8002aa2:	4293      	cmp	r3, r2
 8002aa4:	d037      	beq.n	8002b16 <HAL_GPIO_Init+0x23e>
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	4a57      	ldr	r2, [pc, #348]	; (8002c08 <HAL_GPIO_Init+0x330>)
 8002aaa:	4293      	cmp	r3, r2
 8002aac:	d031      	beq.n	8002b12 <HAL_GPIO_Init+0x23a>
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	4a56      	ldr	r2, [pc, #344]	; (8002c0c <HAL_GPIO_Init+0x334>)
 8002ab2:	4293      	cmp	r3, r2
 8002ab4:	d02b      	beq.n	8002b0e <HAL_GPIO_Init+0x236>
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	4a55      	ldr	r2, [pc, #340]	; (8002c10 <HAL_GPIO_Init+0x338>)
 8002aba:	4293      	cmp	r3, r2
 8002abc:	d025      	beq.n	8002b0a <HAL_GPIO_Init+0x232>
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	4a54      	ldr	r2, [pc, #336]	; (8002c14 <HAL_GPIO_Init+0x33c>)
 8002ac2:	4293      	cmp	r3, r2
 8002ac4:	d01f      	beq.n	8002b06 <HAL_GPIO_Init+0x22e>
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	4a53      	ldr	r2, [pc, #332]	; (8002c18 <HAL_GPIO_Init+0x340>)
 8002aca:	4293      	cmp	r3, r2
 8002acc:	d019      	beq.n	8002b02 <HAL_GPIO_Init+0x22a>
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	4a52      	ldr	r2, [pc, #328]	; (8002c1c <HAL_GPIO_Init+0x344>)
 8002ad2:	4293      	cmp	r3, r2
 8002ad4:	d013      	beq.n	8002afe <HAL_GPIO_Init+0x226>
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	4a51      	ldr	r2, [pc, #324]	; (8002c20 <HAL_GPIO_Init+0x348>)
 8002ada:	4293      	cmp	r3, r2
 8002adc:	d00d      	beq.n	8002afa <HAL_GPIO_Init+0x222>
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	4a50      	ldr	r2, [pc, #320]	; (8002c24 <HAL_GPIO_Init+0x34c>)
 8002ae2:	4293      	cmp	r3, r2
 8002ae4:	d007      	beq.n	8002af6 <HAL_GPIO_Init+0x21e>
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	4a4f      	ldr	r2, [pc, #316]	; (8002c28 <HAL_GPIO_Init+0x350>)
 8002aea:	4293      	cmp	r3, r2
 8002aec:	d101      	bne.n	8002af2 <HAL_GPIO_Init+0x21a>
 8002aee:	2309      	movs	r3, #9
 8002af0:	e012      	b.n	8002b18 <HAL_GPIO_Init+0x240>
 8002af2:	230a      	movs	r3, #10
 8002af4:	e010      	b.n	8002b18 <HAL_GPIO_Init+0x240>
 8002af6:	2308      	movs	r3, #8
 8002af8:	e00e      	b.n	8002b18 <HAL_GPIO_Init+0x240>
 8002afa:	2307      	movs	r3, #7
 8002afc:	e00c      	b.n	8002b18 <HAL_GPIO_Init+0x240>
 8002afe:	2306      	movs	r3, #6
 8002b00:	e00a      	b.n	8002b18 <HAL_GPIO_Init+0x240>
 8002b02:	2305      	movs	r3, #5
 8002b04:	e008      	b.n	8002b18 <HAL_GPIO_Init+0x240>
 8002b06:	2304      	movs	r3, #4
 8002b08:	e006      	b.n	8002b18 <HAL_GPIO_Init+0x240>
 8002b0a:	2303      	movs	r3, #3
 8002b0c:	e004      	b.n	8002b18 <HAL_GPIO_Init+0x240>
 8002b0e:	2302      	movs	r3, #2
 8002b10:	e002      	b.n	8002b18 <HAL_GPIO_Init+0x240>
 8002b12:	2301      	movs	r3, #1
 8002b14:	e000      	b.n	8002b18 <HAL_GPIO_Init+0x240>
 8002b16:	2300      	movs	r3, #0
 8002b18:	69fa      	ldr	r2, [r7, #28]
 8002b1a:	f002 0203 	and.w	r2, r2, #3
 8002b1e:	0092      	lsls	r2, r2, #2
 8002b20:	4093      	lsls	r3, r2
 8002b22:	69ba      	ldr	r2, [r7, #24]
 8002b24:	4313      	orrs	r3, r2
 8002b26:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8002b28:	4935      	ldr	r1, [pc, #212]	; (8002c00 <HAL_GPIO_Init+0x328>)
 8002b2a:	69fb      	ldr	r3, [r7, #28]
 8002b2c:	089b      	lsrs	r3, r3, #2
 8002b2e:	3302      	adds	r3, #2
 8002b30:	69ba      	ldr	r2, [r7, #24]
 8002b32:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002b36:	4b3d      	ldr	r3, [pc, #244]	; (8002c2c <HAL_GPIO_Init+0x354>)
 8002b38:	689b      	ldr	r3, [r3, #8]
 8002b3a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b3c:	693b      	ldr	r3, [r7, #16]
 8002b3e:	43db      	mvns	r3, r3
 8002b40:	69ba      	ldr	r2, [r7, #24]
 8002b42:	4013      	ands	r3, r2
 8002b44:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002b46:	683b      	ldr	r3, [r7, #0]
 8002b48:	685b      	ldr	r3, [r3, #4]
 8002b4a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d003      	beq.n	8002b5a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002b52:	69ba      	ldr	r2, [r7, #24]
 8002b54:	693b      	ldr	r3, [r7, #16]
 8002b56:	4313      	orrs	r3, r2
 8002b58:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002b5a:	4a34      	ldr	r2, [pc, #208]	; (8002c2c <HAL_GPIO_Init+0x354>)
 8002b5c:	69bb      	ldr	r3, [r7, #24]
 8002b5e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002b60:	4b32      	ldr	r3, [pc, #200]	; (8002c2c <HAL_GPIO_Init+0x354>)
 8002b62:	68db      	ldr	r3, [r3, #12]
 8002b64:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b66:	693b      	ldr	r3, [r7, #16]
 8002b68:	43db      	mvns	r3, r3
 8002b6a:	69ba      	ldr	r2, [r7, #24]
 8002b6c:	4013      	ands	r3, r2
 8002b6e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002b70:	683b      	ldr	r3, [r7, #0]
 8002b72:	685b      	ldr	r3, [r3, #4]
 8002b74:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d003      	beq.n	8002b84 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002b7c:	69ba      	ldr	r2, [r7, #24]
 8002b7e:	693b      	ldr	r3, [r7, #16]
 8002b80:	4313      	orrs	r3, r2
 8002b82:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002b84:	4a29      	ldr	r2, [pc, #164]	; (8002c2c <HAL_GPIO_Init+0x354>)
 8002b86:	69bb      	ldr	r3, [r7, #24]
 8002b88:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002b8a:	4b28      	ldr	r3, [pc, #160]	; (8002c2c <HAL_GPIO_Init+0x354>)
 8002b8c:	685b      	ldr	r3, [r3, #4]
 8002b8e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b90:	693b      	ldr	r3, [r7, #16]
 8002b92:	43db      	mvns	r3, r3
 8002b94:	69ba      	ldr	r2, [r7, #24]
 8002b96:	4013      	ands	r3, r2
 8002b98:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002b9a:	683b      	ldr	r3, [r7, #0]
 8002b9c:	685b      	ldr	r3, [r3, #4]
 8002b9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d003      	beq.n	8002bae <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002ba6:	69ba      	ldr	r2, [r7, #24]
 8002ba8:	693b      	ldr	r3, [r7, #16]
 8002baa:	4313      	orrs	r3, r2
 8002bac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002bae:	4a1f      	ldr	r2, [pc, #124]	; (8002c2c <HAL_GPIO_Init+0x354>)
 8002bb0:	69bb      	ldr	r3, [r7, #24]
 8002bb2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002bb4:	4b1d      	ldr	r3, [pc, #116]	; (8002c2c <HAL_GPIO_Init+0x354>)
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002bba:	693b      	ldr	r3, [r7, #16]
 8002bbc:	43db      	mvns	r3, r3
 8002bbe:	69ba      	ldr	r2, [r7, #24]
 8002bc0:	4013      	ands	r3, r2
 8002bc2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002bc4:	683b      	ldr	r3, [r7, #0]
 8002bc6:	685b      	ldr	r3, [r3, #4]
 8002bc8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d003      	beq.n	8002bd8 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002bd0:	69ba      	ldr	r2, [r7, #24]
 8002bd2:	693b      	ldr	r3, [r7, #16]
 8002bd4:	4313      	orrs	r3, r2
 8002bd6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002bd8:	4a14      	ldr	r2, [pc, #80]	; (8002c2c <HAL_GPIO_Init+0x354>)
 8002bda:	69bb      	ldr	r3, [r7, #24]
 8002bdc:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8002bde:	69fb      	ldr	r3, [r7, #28]
 8002be0:	3301      	adds	r3, #1
 8002be2:	61fb      	str	r3, [r7, #28]
 8002be4:	69fb      	ldr	r3, [r7, #28]
 8002be6:	2b0f      	cmp	r3, #15
 8002be8:	f67f ae86 	bls.w	80028f8 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8002bec:	bf00      	nop
 8002bee:	bf00      	nop
 8002bf0:	3724      	adds	r7, #36	; 0x24
 8002bf2:	46bd      	mov	sp, r7
 8002bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf8:	4770      	bx	lr
 8002bfa:	bf00      	nop
 8002bfc:	40023800 	.word	0x40023800
 8002c00:	40013800 	.word	0x40013800
 8002c04:	40020000 	.word	0x40020000
 8002c08:	40020400 	.word	0x40020400
 8002c0c:	40020800 	.word	0x40020800
 8002c10:	40020c00 	.word	0x40020c00
 8002c14:	40021000 	.word	0x40021000
 8002c18:	40021400 	.word	0x40021400
 8002c1c:	40021800 	.word	0x40021800
 8002c20:	40021c00 	.word	0x40021c00
 8002c24:	40022000 	.word	0x40022000
 8002c28:	40022400 	.word	0x40022400
 8002c2c:	40013c00 	.word	0x40013c00

08002c30 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002c30:	b480      	push	{r7}
 8002c32:	b085      	sub	sp, #20
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	6078      	str	r0, [r7, #4]
 8002c38:	460b      	mov	r3, r1
 8002c3a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	691a      	ldr	r2, [r3, #16]
 8002c40:	887b      	ldrh	r3, [r7, #2]
 8002c42:	4013      	ands	r3, r2
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d002      	beq.n	8002c4e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002c48:	2301      	movs	r3, #1
 8002c4a:	73fb      	strb	r3, [r7, #15]
 8002c4c:	e001      	b.n	8002c52 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002c4e:	2300      	movs	r3, #0
 8002c50:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002c52:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c54:	4618      	mov	r0, r3
 8002c56:	3714      	adds	r7, #20
 8002c58:	46bd      	mov	sp, r7
 8002c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c5e:	4770      	bx	lr

08002c60 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002c60:	b480      	push	{r7}
 8002c62:	b083      	sub	sp, #12
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	6078      	str	r0, [r7, #4]
 8002c68:	460b      	mov	r3, r1
 8002c6a:	807b      	strh	r3, [r7, #2]
 8002c6c:	4613      	mov	r3, r2
 8002c6e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002c70:	787b      	ldrb	r3, [r7, #1]
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d003      	beq.n	8002c7e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002c76:	887a      	ldrh	r2, [r7, #2]
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8002c7c:	e003      	b.n	8002c86 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8002c7e:	887b      	ldrh	r3, [r7, #2]
 8002c80:	041a      	lsls	r2, r3, #16
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	619a      	str	r2, [r3, #24]
}
 8002c86:	bf00      	nop
 8002c88:	370c      	adds	r7, #12
 8002c8a:	46bd      	mov	sp, r7
 8002c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c90:	4770      	bx	lr
	...

08002c94 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002c94:	b580      	push	{r7, lr}
 8002c96:	b082      	sub	sp, #8
 8002c98:	af00      	add	r7, sp, #0
 8002c9a:	4603      	mov	r3, r0
 8002c9c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002c9e:	4b08      	ldr	r3, [pc, #32]	; (8002cc0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002ca0:	695a      	ldr	r2, [r3, #20]
 8002ca2:	88fb      	ldrh	r3, [r7, #6]
 8002ca4:	4013      	ands	r3, r2
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d006      	beq.n	8002cb8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002caa:	4a05      	ldr	r2, [pc, #20]	; (8002cc0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002cac:	88fb      	ldrh	r3, [r7, #6]
 8002cae:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002cb0:	88fb      	ldrh	r3, [r7, #6]
 8002cb2:	4618      	mov	r0, r3
 8002cb4:	f7fe fb94 	bl	80013e0 <HAL_GPIO_EXTI_Callback>
  }
}
 8002cb8:	bf00      	nop
 8002cba:	3708      	adds	r7, #8
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	bd80      	pop	{r7, pc}
 8002cc0:	40013c00 	.word	0x40013c00

08002cc4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002cc4:	b580      	push	{r7, lr}
 8002cc6:	b082      	sub	sp, #8
 8002cc8:	af00      	add	r7, sp, #0
 8002cca:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d101      	bne.n	8002cd6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002cd2:	2301      	movs	r3, #1
 8002cd4:	e07f      	b.n	8002dd6 <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002cdc:	b2db      	uxtb	r3, r3
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d106      	bne.n	8002cf0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	2200      	movs	r2, #0
 8002ce6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002cea:	6878      	ldr	r0, [r7, #4]
 8002cec:	f7ff f8c6 	bl	8001e7c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	2224      	movs	r2, #36	; 0x24
 8002cf4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	681a      	ldr	r2, [r3, #0]
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	f022 0201 	bic.w	r2, r2, #1
 8002d06:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	685a      	ldr	r2, [r3, #4]
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002d14:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	689a      	ldr	r2, [r3, #8]
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002d24:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	68db      	ldr	r3, [r3, #12]
 8002d2a:	2b01      	cmp	r3, #1
 8002d2c:	d107      	bne.n	8002d3e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	689a      	ldr	r2, [r3, #8]
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002d3a:	609a      	str	r2, [r3, #8]
 8002d3c:	e006      	b.n	8002d4c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	689a      	ldr	r2, [r3, #8]
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8002d4a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	68db      	ldr	r3, [r3, #12]
 8002d50:	2b02      	cmp	r3, #2
 8002d52:	d104      	bne.n	8002d5e <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002d5c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	6859      	ldr	r1, [r3, #4]
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681a      	ldr	r2, [r3, #0]
 8002d68:	4b1d      	ldr	r3, [pc, #116]	; (8002de0 <HAL_I2C_Init+0x11c>)
 8002d6a:	430b      	orrs	r3, r1
 8002d6c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	68da      	ldr	r2, [r3, #12]
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002d7c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	691a      	ldr	r2, [r3, #16]
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	695b      	ldr	r3, [r3, #20]
 8002d86:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	699b      	ldr	r3, [r3, #24]
 8002d8e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	430a      	orrs	r2, r1
 8002d96:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	69d9      	ldr	r1, [r3, #28]
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	6a1a      	ldr	r2, [r3, #32]
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	430a      	orrs	r2, r1
 8002da6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	681a      	ldr	r2, [r3, #0]
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	f042 0201 	orr.w	r2, r2, #1
 8002db6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	2200      	movs	r2, #0
 8002dbc:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	2220      	movs	r2, #32
 8002dc2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	2200      	movs	r2, #0
 8002dca:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	2200      	movs	r2, #0
 8002dd0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8002dd4:	2300      	movs	r3, #0
}
 8002dd6:	4618      	mov	r0, r3
 8002dd8:	3708      	adds	r7, #8
 8002dda:	46bd      	mov	sp, r7
 8002ddc:	bd80      	pop	{r7, pc}
 8002dde:	bf00      	nop
 8002de0:	02008000 	.word	0x02008000

08002de4 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002de4:	b580      	push	{r7, lr}
 8002de6:	b088      	sub	sp, #32
 8002de8:	af02      	add	r7, sp, #8
 8002dea:	60f8      	str	r0, [r7, #12]
 8002dec:	4608      	mov	r0, r1
 8002dee:	4611      	mov	r1, r2
 8002df0:	461a      	mov	r2, r3
 8002df2:	4603      	mov	r3, r0
 8002df4:	817b      	strh	r3, [r7, #10]
 8002df6:	460b      	mov	r3, r1
 8002df8:	813b      	strh	r3, [r7, #8]
 8002dfa:	4613      	mov	r3, r2
 8002dfc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002e04:	b2db      	uxtb	r3, r3
 8002e06:	2b20      	cmp	r3, #32
 8002e08:	f040 80f9 	bne.w	8002ffe <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002e0c:	6a3b      	ldr	r3, [r7, #32]
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d002      	beq.n	8002e18 <HAL_I2C_Mem_Write+0x34>
 8002e12:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d105      	bne.n	8002e24 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002e1e:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8002e20:	2301      	movs	r3, #1
 8002e22:	e0ed      	b.n	8003000 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002e2a:	2b01      	cmp	r3, #1
 8002e2c:	d101      	bne.n	8002e32 <HAL_I2C_Mem_Write+0x4e>
 8002e2e:	2302      	movs	r3, #2
 8002e30:	e0e6      	b.n	8003000 <HAL_I2C_Mem_Write+0x21c>
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	2201      	movs	r2, #1
 8002e36:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002e3a:	f7ff fb79 	bl	8002530 <HAL_GetTick>
 8002e3e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002e40:	697b      	ldr	r3, [r7, #20]
 8002e42:	9300      	str	r3, [sp, #0]
 8002e44:	2319      	movs	r3, #25
 8002e46:	2201      	movs	r2, #1
 8002e48:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002e4c:	68f8      	ldr	r0, [r7, #12]
 8002e4e:	f000 fac3 	bl	80033d8 <I2C_WaitOnFlagUntilTimeout>
 8002e52:	4603      	mov	r3, r0
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d001      	beq.n	8002e5c <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8002e58:	2301      	movs	r3, #1
 8002e5a:	e0d1      	b.n	8003000 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	2221      	movs	r2, #33	; 0x21
 8002e60:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	2240      	movs	r2, #64	; 0x40
 8002e68:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	2200      	movs	r2, #0
 8002e70:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	6a3a      	ldr	r2, [r7, #32]
 8002e76:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002e7c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	2200      	movs	r2, #0
 8002e82:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002e84:	88f8      	ldrh	r0, [r7, #6]
 8002e86:	893a      	ldrh	r2, [r7, #8]
 8002e88:	8979      	ldrh	r1, [r7, #10]
 8002e8a:	697b      	ldr	r3, [r7, #20]
 8002e8c:	9301      	str	r3, [sp, #4]
 8002e8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e90:	9300      	str	r3, [sp, #0]
 8002e92:	4603      	mov	r3, r0
 8002e94:	68f8      	ldr	r0, [r7, #12]
 8002e96:	f000 f9d3 	bl	8003240 <I2C_RequestMemoryWrite>
 8002e9a:	4603      	mov	r3, r0
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d005      	beq.n	8002eac <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	2200      	movs	r2, #0
 8002ea4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8002ea8:	2301      	movs	r3, #1
 8002eaa:	e0a9      	b.n	8003000 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002eb0:	b29b      	uxth	r3, r3
 8002eb2:	2bff      	cmp	r3, #255	; 0xff
 8002eb4:	d90e      	bls.n	8002ed4 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	22ff      	movs	r2, #255	; 0xff
 8002eba:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ec0:	b2da      	uxtb	r2, r3
 8002ec2:	8979      	ldrh	r1, [r7, #10]
 8002ec4:	2300      	movs	r3, #0
 8002ec6:	9300      	str	r3, [sp, #0]
 8002ec8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002ecc:	68f8      	ldr	r0, [r7, #12]
 8002ece:	f000 fc2b 	bl	8003728 <I2C_TransferConfig>
 8002ed2:	e00f      	b.n	8002ef4 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ed8:	b29a      	uxth	r2, r3
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ee2:	b2da      	uxtb	r2, r3
 8002ee4:	8979      	ldrh	r1, [r7, #10]
 8002ee6:	2300      	movs	r3, #0
 8002ee8:	9300      	str	r3, [sp, #0]
 8002eea:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002eee:	68f8      	ldr	r0, [r7, #12]
 8002ef0:	f000 fc1a 	bl	8003728 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002ef4:	697a      	ldr	r2, [r7, #20]
 8002ef6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002ef8:	68f8      	ldr	r0, [r7, #12]
 8002efa:	f000 faad 	bl	8003458 <I2C_WaitOnTXISFlagUntilTimeout>
 8002efe:	4603      	mov	r3, r0
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d001      	beq.n	8002f08 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8002f04:	2301      	movs	r3, #1
 8002f06:	e07b      	b.n	8003000 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f0c:	781a      	ldrb	r2, [r3, #0]
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f18:	1c5a      	adds	r2, r3, #1
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f22:	b29b      	uxth	r3, r3
 8002f24:	3b01      	subs	r3, #1
 8002f26:	b29a      	uxth	r2, r3
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f30:	3b01      	subs	r3, #1
 8002f32:	b29a      	uxth	r2, r3
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f3c:	b29b      	uxth	r3, r3
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d034      	beq.n	8002fac <HAL_I2C_Mem_Write+0x1c8>
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d130      	bne.n	8002fac <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002f4a:	697b      	ldr	r3, [r7, #20]
 8002f4c:	9300      	str	r3, [sp, #0]
 8002f4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f50:	2200      	movs	r2, #0
 8002f52:	2180      	movs	r1, #128	; 0x80
 8002f54:	68f8      	ldr	r0, [r7, #12]
 8002f56:	f000 fa3f 	bl	80033d8 <I2C_WaitOnFlagUntilTimeout>
 8002f5a:	4603      	mov	r3, r0
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d001      	beq.n	8002f64 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8002f60:	2301      	movs	r3, #1
 8002f62:	e04d      	b.n	8003000 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f68:	b29b      	uxth	r3, r3
 8002f6a:	2bff      	cmp	r3, #255	; 0xff
 8002f6c:	d90e      	bls.n	8002f8c <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	22ff      	movs	r2, #255	; 0xff
 8002f72:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f78:	b2da      	uxtb	r2, r3
 8002f7a:	8979      	ldrh	r1, [r7, #10]
 8002f7c:	2300      	movs	r3, #0
 8002f7e:	9300      	str	r3, [sp, #0]
 8002f80:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002f84:	68f8      	ldr	r0, [r7, #12]
 8002f86:	f000 fbcf 	bl	8003728 <I2C_TransferConfig>
 8002f8a:	e00f      	b.n	8002fac <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f90:	b29a      	uxth	r2, r3
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f9a:	b2da      	uxtb	r2, r3
 8002f9c:	8979      	ldrh	r1, [r7, #10]
 8002f9e:	2300      	movs	r3, #0
 8002fa0:	9300      	str	r3, [sp, #0]
 8002fa2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002fa6:	68f8      	ldr	r0, [r7, #12]
 8002fa8:	f000 fbbe 	bl	8003728 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002fb0:	b29b      	uxth	r3, r3
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d19e      	bne.n	8002ef4 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002fb6:	697a      	ldr	r2, [r7, #20]
 8002fb8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002fba:	68f8      	ldr	r0, [r7, #12]
 8002fbc:	f000 fa8c 	bl	80034d8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002fc0:	4603      	mov	r3, r0
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d001      	beq.n	8002fca <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8002fc6:	2301      	movs	r3, #1
 8002fc8:	e01a      	b.n	8003000 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	2220      	movs	r2, #32
 8002fd0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	6859      	ldr	r1, [r3, #4]
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	681a      	ldr	r2, [r3, #0]
 8002fdc:	4b0a      	ldr	r3, [pc, #40]	; (8003008 <HAL_I2C_Mem_Write+0x224>)
 8002fde:	400b      	ands	r3, r1
 8002fe0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	2220      	movs	r2, #32
 8002fe6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	2200      	movs	r2, #0
 8002fee:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	2200      	movs	r2, #0
 8002ff6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002ffa:	2300      	movs	r3, #0
 8002ffc:	e000      	b.n	8003000 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8002ffe:	2302      	movs	r3, #2
  }
}
 8003000:	4618      	mov	r0, r3
 8003002:	3718      	adds	r7, #24
 8003004:	46bd      	mov	sp, r7
 8003006:	bd80      	pop	{r7, pc}
 8003008:	fe00e800 	.word	0xfe00e800

0800300c <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800300c:	b580      	push	{r7, lr}
 800300e:	b088      	sub	sp, #32
 8003010:	af02      	add	r7, sp, #8
 8003012:	60f8      	str	r0, [r7, #12]
 8003014:	4608      	mov	r0, r1
 8003016:	4611      	mov	r1, r2
 8003018:	461a      	mov	r2, r3
 800301a:	4603      	mov	r3, r0
 800301c:	817b      	strh	r3, [r7, #10]
 800301e:	460b      	mov	r3, r1
 8003020:	813b      	strh	r3, [r7, #8]
 8003022:	4613      	mov	r3, r2
 8003024:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800302c:	b2db      	uxtb	r3, r3
 800302e:	2b20      	cmp	r3, #32
 8003030:	f040 80fd 	bne.w	800322e <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8003034:	6a3b      	ldr	r3, [r7, #32]
 8003036:	2b00      	cmp	r3, #0
 8003038:	d002      	beq.n	8003040 <HAL_I2C_Mem_Read+0x34>
 800303a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800303c:	2b00      	cmp	r3, #0
 800303e:	d105      	bne.n	800304c <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003046:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8003048:	2301      	movs	r3, #1
 800304a:	e0f1      	b.n	8003230 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003052:	2b01      	cmp	r3, #1
 8003054:	d101      	bne.n	800305a <HAL_I2C_Mem_Read+0x4e>
 8003056:	2302      	movs	r3, #2
 8003058:	e0ea      	b.n	8003230 <HAL_I2C_Mem_Read+0x224>
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	2201      	movs	r2, #1
 800305e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003062:	f7ff fa65 	bl	8002530 <HAL_GetTick>
 8003066:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003068:	697b      	ldr	r3, [r7, #20]
 800306a:	9300      	str	r3, [sp, #0]
 800306c:	2319      	movs	r3, #25
 800306e:	2201      	movs	r2, #1
 8003070:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003074:	68f8      	ldr	r0, [r7, #12]
 8003076:	f000 f9af 	bl	80033d8 <I2C_WaitOnFlagUntilTimeout>
 800307a:	4603      	mov	r3, r0
 800307c:	2b00      	cmp	r3, #0
 800307e:	d001      	beq.n	8003084 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8003080:	2301      	movs	r3, #1
 8003082:	e0d5      	b.n	8003230 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	2222      	movs	r2, #34	; 0x22
 8003088:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	2240      	movs	r2, #64	; 0x40
 8003090:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	2200      	movs	r2, #0
 8003098:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	6a3a      	ldr	r2, [r7, #32]
 800309e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80030a4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	2200      	movs	r2, #0
 80030aa:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80030ac:	88f8      	ldrh	r0, [r7, #6]
 80030ae:	893a      	ldrh	r2, [r7, #8]
 80030b0:	8979      	ldrh	r1, [r7, #10]
 80030b2:	697b      	ldr	r3, [r7, #20]
 80030b4:	9301      	str	r3, [sp, #4]
 80030b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030b8:	9300      	str	r3, [sp, #0]
 80030ba:	4603      	mov	r3, r0
 80030bc:	68f8      	ldr	r0, [r7, #12]
 80030be:	f000 f913 	bl	80032e8 <I2C_RequestMemoryRead>
 80030c2:	4603      	mov	r3, r0
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d005      	beq.n	80030d4 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	2200      	movs	r2, #0
 80030cc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80030d0:	2301      	movs	r3, #1
 80030d2:	e0ad      	b.n	8003230 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030d8:	b29b      	uxth	r3, r3
 80030da:	2bff      	cmp	r3, #255	; 0xff
 80030dc:	d90e      	bls.n	80030fc <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	22ff      	movs	r2, #255	; 0xff
 80030e2:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030e8:	b2da      	uxtb	r2, r3
 80030ea:	8979      	ldrh	r1, [r7, #10]
 80030ec:	4b52      	ldr	r3, [pc, #328]	; (8003238 <HAL_I2C_Mem_Read+0x22c>)
 80030ee:	9300      	str	r3, [sp, #0]
 80030f0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80030f4:	68f8      	ldr	r0, [r7, #12]
 80030f6:	f000 fb17 	bl	8003728 <I2C_TransferConfig>
 80030fa:	e00f      	b.n	800311c <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003100:	b29a      	uxth	r2, r3
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800310a:	b2da      	uxtb	r2, r3
 800310c:	8979      	ldrh	r1, [r7, #10]
 800310e:	4b4a      	ldr	r3, [pc, #296]	; (8003238 <HAL_I2C_Mem_Read+0x22c>)
 8003110:	9300      	str	r3, [sp, #0]
 8003112:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003116:	68f8      	ldr	r0, [r7, #12]
 8003118:	f000 fb06 	bl	8003728 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800311c:	697b      	ldr	r3, [r7, #20]
 800311e:	9300      	str	r3, [sp, #0]
 8003120:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003122:	2200      	movs	r2, #0
 8003124:	2104      	movs	r1, #4
 8003126:	68f8      	ldr	r0, [r7, #12]
 8003128:	f000 f956 	bl	80033d8 <I2C_WaitOnFlagUntilTimeout>
 800312c:	4603      	mov	r3, r0
 800312e:	2b00      	cmp	r3, #0
 8003130:	d001      	beq.n	8003136 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8003132:	2301      	movs	r3, #1
 8003134:	e07c      	b.n	8003230 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003140:	b2d2      	uxtb	r2, r2
 8003142:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003148:	1c5a      	adds	r2, r3, #1
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003152:	3b01      	subs	r3, #1
 8003154:	b29a      	uxth	r2, r3
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800315e:	b29b      	uxth	r3, r3
 8003160:	3b01      	subs	r3, #1
 8003162:	b29a      	uxth	r2, r3
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800316c:	b29b      	uxth	r3, r3
 800316e:	2b00      	cmp	r3, #0
 8003170:	d034      	beq.n	80031dc <HAL_I2C_Mem_Read+0x1d0>
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003176:	2b00      	cmp	r3, #0
 8003178:	d130      	bne.n	80031dc <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800317a:	697b      	ldr	r3, [r7, #20]
 800317c:	9300      	str	r3, [sp, #0]
 800317e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003180:	2200      	movs	r2, #0
 8003182:	2180      	movs	r1, #128	; 0x80
 8003184:	68f8      	ldr	r0, [r7, #12]
 8003186:	f000 f927 	bl	80033d8 <I2C_WaitOnFlagUntilTimeout>
 800318a:	4603      	mov	r3, r0
 800318c:	2b00      	cmp	r3, #0
 800318e:	d001      	beq.n	8003194 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8003190:	2301      	movs	r3, #1
 8003192:	e04d      	b.n	8003230 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003198:	b29b      	uxth	r3, r3
 800319a:	2bff      	cmp	r3, #255	; 0xff
 800319c:	d90e      	bls.n	80031bc <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	22ff      	movs	r2, #255	; 0xff
 80031a2:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031a8:	b2da      	uxtb	r2, r3
 80031aa:	8979      	ldrh	r1, [r7, #10]
 80031ac:	2300      	movs	r3, #0
 80031ae:	9300      	str	r3, [sp, #0]
 80031b0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80031b4:	68f8      	ldr	r0, [r7, #12]
 80031b6:	f000 fab7 	bl	8003728 <I2C_TransferConfig>
 80031ba:	e00f      	b.n	80031dc <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031c0:	b29a      	uxth	r2, r3
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031ca:	b2da      	uxtb	r2, r3
 80031cc:	8979      	ldrh	r1, [r7, #10]
 80031ce:	2300      	movs	r3, #0
 80031d0:	9300      	str	r3, [sp, #0]
 80031d2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80031d6:	68f8      	ldr	r0, [r7, #12]
 80031d8:	f000 faa6 	bl	8003728 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031e0:	b29b      	uxth	r3, r3
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d19a      	bne.n	800311c <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80031e6:	697a      	ldr	r2, [r7, #20]
 80031e8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80031ea:	68f8      	ldr	r0, [r7, #12]
 80031ec:	f000 f974 	bl	80034d8 <I2C_WaitOnSTOPFlagUntilTimeout>
 80031f0:	4603      	mov	r3, r0
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d001      	beq.n	80031fa <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80031f6:	2301      	movs	r3, #1
 80031f8:	e01a      	b.n	8003230 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	2220      	movs	r2, #32
 8003200:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	6859      	ldr	r1, [r3, #4]
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	681a      	ldr	r2, [r3, #0]
 800320c:	4b0b      	ldr	r3, [pc, #44]	; (800323c <HAL_I2C_Mem_Read+0x230>)
 800320e:	400b      	ands	r3, r1
 8003210:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	2220      	movs	r2, #32
 8003216:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	2200      	movs	r2, #0
 800321e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	2200      	movs	r2, #0
 8003226:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800322a:	2300      	movs	r3, #0
 800322c:	e000      	b.n	8003230 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800322e:	2302      	movs	r3, #2
  }
}
 8003230:	4618      	mov	r0, r3
 8003232:	3718      	adds	r7, #24
 8003234:	46bd      	mov	sp, r7
 8003236:	bd80      	pop	{r7, pc}
 8003238:	80002400 	.word	0x80002400
 800323c:	fe00e800 	.word	0xfe00e800

08003240 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8003240:	b580      	push	{r7, lr}
 8003242:	b086      	sub	sp, #24
 8003244:	af02      	add	r7, sp, #8
 8003246:	60f8      	str	r0, [r7, #12]
 8003248:	4608      	mov	r0, r1
 800324a:	4611      	mov	r1, r2
 800324c:	461a      	mov	r2, r3
 800324e:	4603      	mov	r3, r0
 8003250:	817b      	strh	r3, [r7, #10]
 8003252:	460b      	mov	r3, r1
 8003254:	813b      	strh	r3, [r7, #8]
 8003256:	4613      	mov	r3, r2
 8003258:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800325a:	88fb      	ldrh	r3, [r7, #6]
 800325c:	b2da      	uxtb	r2, r3
 800325e:	8979      	ldrh	r1, [r7, #10]
 8003260:	4b20      	ldr	r3, [pc, #128]	; (80032e4 <I2C_RequestMemoryWrite+0xa4>)
 8003262:	9300      	str	r3, [sp, #0]
 8003264:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003268:	68f8      	ldr	r0, [r7, #12]
 800326a:	f000 fa5d 	bl	8003728 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800326e:	69fa      	ldr	r2, [r7, #28]
 8003270:	69b9      	ldr	r1, [r7, #24]
 8003272:	68f8      	ldr	r0, [r7, #12]
 8003274:	f000 f8f0 	bl	8003458 <I2C_WaitOnTXISFlagUntilTimeout>
 8003278:	4603      	mov	r3, r0
 800327a:	2b00      	cmp	r3, #0
 800327c:	d001      	beq.n	8003282 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800327e:	2301      	movs	r3, #1
 8003280:	e02c      	b.n	80032dc <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003282:	88fb      	ldrh	r3, [r7, #6]
 8003284:	2b01      	cmp	r3, #1
 8003286:	d105      	bne.n	8003294 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003288:	893b      	ldrh	r3, [r7, #8]
 800328a:	b2da      	uxtb	r2, r3
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	629a      	str	r2, [r3, #40]	; 0x28
 8003292:	e015      	b.n	80032c0 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003294:	893b      	ldrh	r3, [r7, #8]
 8003296:	0a1b      	lsrs	r3, r3, #8
 8003298:	b29b      	uxth	r3, r3
 800329a:	b2da      	uxtb	r2, r3
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80032a2:	69fa      	ldr	r2, [r7, #28]
 80032a4:	69b9      	ldr	r1, [r7, #24]
 80032a6:	68f8      	ldr	r0, [r7, #12]
 80032a8:	f000 f8d6 	bl	8003458 <I2C_WaitOnTXISFlagUntilTimeout>
 80032ac:	4603      	mov	r3, r0
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d001      	beq.n	80032b6 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80032b2:	2301      	movs	r3, #1
 80032b4:	e012      	b.n	80032dc <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80032b6:	893b      	ldrh	r3, [r7, #8]
 80032b8:	b2da      	uxtb	r2, r3
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80032c0:	69fb      	ldr	r3, [r7, #28]
 80032c2:	9300      	str	r3, [sp, #0]
 80032c4:	69bb      	ldr	r3, [r7, #24]
 80032c6:	2200      	movs	r2, #0
 80032c8:	2180      	movs	r1, #128	; 0x80
 80032ca:	68f8      	ldr	r0, [r7, #12]
 80032cc:	f000 f884 	bl	80033d8 <I2C_WaitOnFlagUntilTimeout>
 80032d0:	4603      	mov	r3, r0
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d001      	beq.n	80032da <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80032d6:	2301      	movs	r3, #1
 80032d8:	e000      	b.n	80032dc <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80032da:	2300      	movs	r3, #0
}
 80032dc:	4618      	mov	r0, r3
 80032de:	3710      	adds	r7, #16
 80032e0:	46bd      	mov	sp, r7
 80032e2:	bd80      	pop	{r7, pc}
 80032e4:	80002000 	.word	0x80002000

080032e8 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80032e8:	b580      	push	{r7, lr}
 80032ea:	b086      	sub	sp, #24
 80032ec:	af02      	add	r7, sp, #8
 80032ee:	60f8      	str	r0, [r7, #12]
 80032f0:	4608      	mov	r0, r1
 80032f2:	4611      	mov	r1, r2
 80032f4:	461a      	mov	r2, r3
 80032f6:	4603      	mov	r3, r0
 80032f8:	817b      	strh	r3, [r7, #10]
 80032fa:	460b      	mov	r3, r1
 80032fc:	813b      	strh	r3, [r7, #8]
 80032fe:	4613      	mov	r3, r2
 8003300:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8003302:	88fb      	ldrh	r3, [r7, #6]
 8003304:	b2da      	uxtb	r2, r3
 8003306:	8979      	ldrh	r1, [r7, #10]
 8003308:	4b20      	ldr	r3, [pc, #128]	; (800338c <I2C_RequestMemoryRead+0xa4>)
 800330a:	9300      	str	r3, [sp, #0]
 800330c:	2300      	movs	r3, #0
 800330e:	68f8      	ldr	r0, [r7, #12]
 8003310:	f000 fa0a 	bl	8003728 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003314:	69fa      	ldr	r2, [r7, #28]
 8003316:	69b9      	ldr	r1, [r7, #24]
 8003318:	68f8      	ldr	r0, [r7, #12]
 800331a:	f000 f89d 	bl	8003458 <I2C_WaitOnTXISFlagUntilTimeout>
 800331e:	4603      	mov	r3, r0
 8003320:	2b00      	cmp	r3, #0
 8003322:	d001      	beq.n	8003328 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8003324:	2301      	movs	r3, #1
 8003326:	e02c      	b.n	8003382 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003328:	88fb      	ldrh	r3, [r7, #6]
 800332a:	2b01      	cmp	r3, #1
 800332c:	d105      	bne.n	800333a <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800332e:	893b      	ldrh	r3, [r7, #8]
 8003330:	b2da      	uxtb	r2, r3
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	629a      	str	r2, [r3, #40]	; 0x28
 8003338:	e015      	b.n	8003366 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800333a:	893b      	ldrh	r3, [r7, #8]
 800333c:	0a1b      	lsrs	r3, r3, #8
 800333e:	b29b      	uxth	r3, r3
 8003340:	b2da      	uxtb	r2, r3
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003348:	69fa      	ldr	r2, [r7, #28]
 800334a:	69b9      	ldr	r1, [r7, #24]
 800334c:	68f8      	ldr	r0, [r7, #12]
 800334e:	f000 f883 	bl	8003458 <I2C_WaitOnTXISFlagUntilTimeout>
 8003352:	4603      	mov	r3, r0
 8003354:	2b00      	cmp	r3, #0
 8003356:	d001      	beq.n	800335c <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8003358:	2301      	movs	r3, #1
 800335a:	e012      	b.n	8003382 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800335c:	893b      	ldrh	r3, [r7, #8]
 800335e:	b2da      	uxtb	r2, r3
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8003366:	69fb      	ldr	r3, [r7, #28]
 8003368:	9300      	str	r3, [sp, #0]
 800336a:	69bb      	ldr	r3, [r7, #24]
 800336c:	2200      	movs	r2, #0
 800336e:	2140      	movs	r1, #64	; 0x40
 8003370:	68f8      	ldr	r0, [r7, #12]
 8003372:	f000 f831 	bl	80033d8 <I2C_WaitOnFlagUntilTimeout>
 8003376:	4603      	mov	r3, r0
 8003378:	2b00      	cmp	r3, #0
 800337a:	d001      	beq.n	8003380 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 800337c:	2301      	movs	r3, #1
 800337e:	e000      	b.n	8003382 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8003380:	2300      	movs	r3, #0
}
 8003382:	4618      	mov	r0, r3
 8003384:	3710      	adds	r7, #16
 8003386:	46bd      	mov	sp, r7
 8003388:	bd80      	pop	{r7, pc}
 800338a:	bf00      	nop
 800338c:	80002000 	.word	0x80002000

08003390 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003390:	b480      	push	{r7}
 8003392:	b083      	sub	sp, #12
 8003394:	af00      	add	r7, sp, #0
 8003396:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	699b      	ldr	r3, [r3, #24]
 800339e:	f003 0302 	and.w	r3, r3, #2
 80033a2:	2b02      	cmp	r3, #2
 80033a4:	d103      	bne.n	80033ae <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	2200      	movs	r2, #0
 80033ac:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	699b      	ldr	r3, [r3, #24]
 80033b4:	f003 0301 	and.w	r3, r3, #1
 80033b8:	2b01      	cmp	r3, #1
 80033ba:	d007      	beq.n	80033cc <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	699a      	ldr	r2, [r3, #24]
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	f042 0201 	orr.w	r2, r2, #1
 80033ca:	619a      	str	r2, [r3, #24]
  }
}
 80033cc:	bf00      	nop
 80033ce:	370c      	adds	r7, #12
 80033d0:	46bd      	mov	sp, r7
 80033d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d6:	4770      	bx	lr

080033d8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80033d8:	b580      	push	{r7, lr}
 80033da:	b084      	sub	sp, #16
 80033dc:	af00      	add	r7, sp, #0
 80033de:	60f8      	str	r0, [r7, #12]
 80033e0:	60b9      	str	r1, [r7, #8]
 80033e2:	603b      	str	r3, [r7, #0]
 80033e4:	4613      	mov	r3, r2
 80033e6:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80033e8:	e022      	b.n	8003430 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80033ea:	683b      	ldr	r3, [r7, #0]
 80033ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033f0:	d01e      	beq.n	8003430 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80033f2:	f7ff f89d 	bl	8002530 <HAL_GetTick>
 80033f6:	4602      	mov	r2, r0
 80033f8:	69bb      	ldr	r3, [r7, #24]
 80033fa:	1ad3      	subs	r3, r2, r3
 80033fc:	683a      	ldr	r2, [r7, #0]
 80033fe:	429a      	cmp	r2, r3
 8003400:	d302      	bcc.n	8003408 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003402:	683b      	ldr	r3, [r7, #0]
 8003404:	2b00      	cmp	r3, #0
 8003406:	d113      	bne.n	8003430 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800340c:	f043 0220 	orr.w	r2, r3, #32
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	2220      	movs	r2, #32
 8003418:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	2200      	movs	r2, #0
 8003420:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	2200      	movs	r2, #0
 8003428:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 800342c:	2301      	movs	r3, #1
 800342e:	e00f      	b.n	8003450 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	699a      	ldr	r2, [r3, #24]
 8003436:	68bb      	ldr	r3, [r7, #8]
 8003438:	4013      	ands	r3, r2
 800343a:	68ba      	ldr	r2, [r7, #8]
 800343c:	429a      	cmp	r2, r3
 800343e:	bf0c      	ite	eq
 8003440:	2301      	moveq	r3, #1
 8003442:	2300      	movne	r3, #0
 8003444:	b2db      	uxtb	r3, r3
 8003446:	461a      	mov	r2, r3
 8003448:	79fb      	ldrb	r3, [r7, #7]
 800344a:	429a      	cmp	r2, r3
 800344c:	d0cd      	beq.n	80033ea <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800344e:	2300      	movs	r3, #0
}
 8003450:	4618      	mov	r0, r3
 8003452:	3710      	adds	r7, #16
 8003454:	46bd      	mov	sp, r7
 8003456:	bd80      	pop	{r7, pc}

08003458 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003458:	b580      	push	{r7, lr}
 800345a:	b084      	sub	sp, #16
 800345c:	af00      	add	r7, sp, #0
 800345e:	60f8      	str	r0, [r7, #12]
 8003460:	60b9      	str	r1, [r7, #8]
 8003462:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003464:	e02c      	b.n	80034c0 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003466:	687a      	ldr	r2, [r7, #4]
 8003468:	68b9      	ldr	r1, [r7, #8]
 800346a:	68f8      	ldr	r0, [r7, #12]
 800346c:	f000 f870 	bl	8003550 <I2C_IsErrorOccurred>
 8003470:	4603      	mov	r3, r0
 8003472:	2b00      	cmp	r3, #0
 8003474:	d001      	beq.n	800347a <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003476:	2301      	movs	r3, #1
 8003478:	e02a      	b.n	80034d0 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800347a:	68bb      	ldr	r3, [r7, #8]
 800347c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003480:	d01e      	beq.n	80034c0 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003482:	f7ff f855 	bl	8002530 <HAL_GetTick>
 8003486:	4602      	mov	r2, r0
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	1ad3      	subs	r3, r2, r3
 800348c:	68ba      	ldr	r2, [r7, #8]
 800348e:	429a      	cmp	r2, r3
 8003490:	d302      	bcc.n	8003498 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003492:	68bb      	ldr	r3, [r7, #8]
 8003494:	2b00      	cmp	r3, #0
 8003496:	d113      	bne.n	80034c0 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800349c:	f043 0220 	orr.w	r2, r3, #32
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	2220      	movs	r2, #32
 80034a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	2200      	movs	r2, #0
 80034b0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	2200      	movs	r2, #0
 80034b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80034bc:	2301      	movs	r3, #1
 80034be:	e007      	b.n	80034d0 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	699b      	ldr	r3, [r3, #24]
 80034c6:	f003 0302 	and.w	r3, r3, #2
 80034ca:	2b02      	cmp	r3, #2
 80034cc:	d1cb      	bne.n	8003466 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80034ce:	2300      	movs	r3, #0
}
 80034d0:	4618      	mov	r0, r3
 80034d2:	3710      	adds	r7, #16
 80034d4:	46bd      	mov	sp, r7
 80034d6:	bd80      	pop	{r7, pc}

080034d8 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80034d8:	b580      	push	{r7, lr}
 80034da:	b084      	sub	sp, #16
 80034dc:	af00      	add	r7, sp, #0
 80034de:	60f8      	str	r0, [r7, #12]
 80034e0:	60b9      	str	r1, [r7, #8]
 80034e2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80034e4:	e028      	b.n	8003538 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80034e6:	687a      	ldr	r2, [r7, #4]
 80034e8:	68b9      	ldr	r1, [r7, #8]
 80034ea:	68f8      	ldr	r0, [r7, #12]
 80034ec:	f000 f830 	bl	8003550 <I2C_IsErrorOccurred>
 80034f0:	4603      	mov	r3, r0
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d001      	beq.n	80034fa <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80034f6:	2301      	movs	r3, #1
 80034f8:	e026      	b.n	8003548 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80034fa:	f7ff f819 	bl	8002530 <HAL_GetTick>
 80034fe:	4602      	mov	r2, r0
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	1ad3      	subs	r3, r2, r3
 8003504:	68ba      	ldr	r2, [r7, #8]
 8003506:	429a      	cmp	r2, r3
 8003508:	d302      	bcc.n	8003510 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800350a:	68bb      	ldr	r3, [r7, #8]
 800350c:	2b00      	cmp	r3, #0
 800350e:	d113      	bne.n	8003538 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003514:	f043 0220 	orr.w	r2, r3, #32
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	2220      	movs	r2, #32
 8003520:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	2200      	movs	r2, #0
 8003528:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	2200      	movs	r2, #0
 8003530:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8003534:	2301      	movs	r3, #1
 8003536:	e007      	b.n	8003548 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	699b      	ldr	r3, [r3, #24]
 800353e:	f003 0320 	and.w	r3, r3, #32
 8003542:	2b20      	cmp	r3, #32
 8003544:	d1cf      	bne.n	80034e6 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003546:	2300      	movs	r3, #0
}
 8003548:	4618      	mov	r0, r3
 800354a:	3710      	adds	r7, #16
 800354c:	46bd      	mov	sp, r7
 800354e:	bd80      	pop	{r7, pc}

08003550 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003550:	b580      	push	{r7, lr}
 8003552:	b08a      	sub	sp, #40	; 0x28
 8003554:	af00      	add	r7, sp, #0
 8003556:	60f8      	str	r0, [r7, #12]
 8003558:	60b9      	str	r1, [r7, #8]
 800355a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800355c:	2300      	movs	r3, #0
 800355e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	699b      	ldr	r3, [r3, #24]
 8003568:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800356a:	2300      	movs	r3, #0
 800356c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8003572:	69bb      	ldr	r3, [r7, #24]
 8003574:	f003 0310 	and.w	r3, r3, #16
 8003578:	2b00      	cmp	r3, #0
 800357a:	d075      	beq.n	8003668 <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	2210      	movs	r2, #16
 8003582:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003584:	e056      	b.n	8003634 <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003586:	68bb      	ldr	r3, [r7, #8]
 8003588:	f1b3 3fff 	cmp.w	r3, #4294967295
 800358c:	d052      	beq.n	8003634 <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800358e:	f7fe ffcf 	bl	8002530 <HAL_GetTick>
 8003592:	4602      	mov	r2, r0
 8003594:	69fb      	ldr	r3, [r7, #28]
 8003596:	1ad3      	subs	r3, r2, r3
 8003598:	68ba      	ldr	r2, [r7, #8]
 800359a:	429a      	cmp	r2, r3
 800359c:	d302      	bcc.n	80035a4 <I2C_IsErrorOccurred+0x54>
 800359e:	68bb      	ldr	r3, [r7, #8]
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d147      	bne.n	8003634 <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	685b      	ldr	r3, [r3, #4]
 80035aa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80035ae:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80035b6:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	699b      	ldr	r3, [r3, #24]
 80035be:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80035c2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80035c6:	d12e      	bne.n	8003626 <I2C_IsErrorOccurred+0xd6>
 80035c8:	697b      	ldr	r3, [r7, #20]
 80035ca:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80035ce:	d02a      	beq.n	8003626 <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 80035d0:	7cfb      	ldrb	r3, [r7, #19]
 80035d2:	2b20      	cmp	r3, #32
 80035d4:	d027      	beq.n	8003626 <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	685a      	ldr	r2, [r3, #4]
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80035e4:	605a      	str	r2, [r3, #4]
            
            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80035e6:	f7fe ffa3 	bl	8002530 <HAL_GetTick>
 80035ea:	61f8      	str	r0, [r7, #28]
          }
          
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80035ec:	e01b      	b.n	8003626 <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80035ee:	f7fe ff9f 	bl	8002530 <HAL_GetTick>
 80035f2:	4602      	mov	r2, r0
 80035f4:	69fb      	ldr	r3, [r7, #28]
 80035f6:	1ad3      	subs	r3, r2, r3
 80035f8:	2b19      	cmp	r3, #25
 80035fa:	d914      	bls.n	8003626 <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003600:	f043 0220 	orr.w	r2, r3, #32
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	2220      	movs	r2, #32
 800360c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	2200      	movs	r2, #0
 8003614:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
              
              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	2200      	movs	r2, #0
 800361c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
              
              status = HAL_ERROR;
 8003620:	2301      	movs	r3, #1
 8003622:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	699b      	ldr	r3, [r3, #24]
 800362c:	f003 0320 	and.w	r3, r3, #32
 8003630:	2b20      	cmp	r3, #32
 8003632:	d1dc      	bne.n	80035ee <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	699b      	ldr	r3, [r3, #24]
 800363a:	f003 0320 	and.w	r3, r3, #32
 800363e:	2b20      	cmp	r3, #32
 8003640:	d003      	beq.n	800364a <I2C_IsErrorOccurred+0xfa>
 8003642:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003646:	2b00      	cmp	r3, #0
 8003648:	d09d      	beq.n	8003586 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800364a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800364e:	2b00      	cmp	r3, #0
 8003650:	d103      	bne.n	800365a <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	2220      	movs	r2, #32
 8003658:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800365a:	6a3b      	ldr	r3, [r7, #32]
 800365c:	f043 0304 	orr.w	r3, r3, #4
 8003660:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8003662:	2301      	movs	r3, #1
 8003664:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	699b      	ldr	r3, [r3, #24]
 800366e:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003670:	69bb      	ldr	r3, [r7, #24]
 8003672:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003676:	2b00      	cmp	r3, #0
 8003678:	d00b      	beq.n	8003692 <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800367a:	6a3b      	ldr	r3, [r7, #32]
 800367c:	f043 0301 	orr.w	r3, r3, #1
 8003680:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	f44f 7280 	mov.w	r2, #256	; 0x100
 800368a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800368c:	2301      	movs	r3, #1
 800368e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003692:	69bb      	ldr	r3, [r7, #24]
 8003694:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003698:	2b00      	cmp	r3, #0
 800369a:	d00b      	beq.n	80036b4 <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800369c:	6a3b      	ldr	r3, [r7, #32]
 800369e:	f043 0308 	orr.w	r3, r3, #8
 80036a2:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80036ac:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80036ae:	2301      	movs	r3, #1
 80036b0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80036b4:	69bb      	ldr	r3, [r7, #24]
 80036b6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d00b      	beq.n	80036d6 <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80036be:	6a3b      	ldr	r3, [r7, #32]
 80036c0:	f043 0302 	orr.w	r3, r3, #2
 80036c4:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	f44f 7200 	mov.w	r2, #512	; 0x200
 80036ce:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80036d0:	2301      	movs	r3, #1
 80036d2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 80036d6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d01c      	beq.n	8003718 <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80036de:	68f8      	ldr	r0, [r7, #12]
 80036e0:	f7ff fe56 	bl	8003390 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	6859      	ldr	r1, [r3, #4]
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	681a      	ldr	r2, [r3, #0]
 80036ee:	4b0d      	ldr	r3, [pc, #52]	; (8003724 <I2C_IsErrorOccurred+0x1d4>)
 80036f0:	400b      	ands	r3, r1
 80036f2:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80036f8:	6a3b      	ldr	r3, [r7, #32]
 80036fa:	431a      	orrs	r2, r3
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	2220      	movs	r2, #32
 8003704:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	2200      	movs	r2, #0
 800370c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	2200      	movs	r2, #0
 8003714:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8003718:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800371c:	4618      	mov	r0, r3
 800371e:	3728      	adds	r7, #40	; 0x28
 8003720:	46bd      	mov	sp, r7
 8003722:	bd80      	pop	{r7, pc}
 8003724:	fe00e800 	.word	0xfe00e800

08003728 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003728:	b480      	push	{r7}
 800372a:	b087      	sub	sp, #28
 800372c:	af00      	add	r7, sp, #0
 800372e:	60f8      	str	r0, [r7, #12]
 8003730:	607b      	str	r3, [r7, #4]
 8003732:	460b      	mov	r3, r1
 8003734:	817b      	strh	r3, [r7, #10]
 8003736:	4613      	mov	r3, r2
 8003738:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800373a:	897b      	ldrh	r3, [r7, #10]
 800373c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003740:	7a7b      	ldrb	r3, [r7, #9]
 8003742:	041b      	lsls	r3, r3, #16
 8003744:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003748:	431a      	orrs	r2, r3
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800374e:	6a3b      	ldr	r3, [r7, #32]
 8003750:	4313      	orrs	r3, r2
 8003752:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003756:	617b      	str	r3, [r7, #20]
                              (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	685a      	ldr	r2, [r3, #4]
 800375e:	6a3b      	ldr	r3, [r7, #32]
 8003760:	0d5b      	lsrs	r3, r3, #21
 8003762:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8003766:	4b08      	ldr	r3, [pc, #32]	; (8003788 <I2C_TransferConfig+0x60>)
 8003768:	430b      	orrs	r3, r1
 800376a:	43db      	mvns	r3, r3
 800376c:	ea02 0103 	and.w	r1, r2, r3
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	697a      	ldr	r2, [r7, #20]
 8003776:	430a      	orrs	r2, r1
 8003778:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
                I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800377a:	bf00      	nop
 800377c:	371c      	adds	r7, #28
 800377e:	46bd      	mov	sp, r7
 8003780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003784:	4770      	bx	lr
 8003786:	bf00      	nop
 8003788:	03ff63ff 	.word	0x03ff63ff

0800378c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800378c:	b480      	push	{r7}
 800378e:	b083      	sub	sp, #12
 8003790:	af00      	add	r7, sp, #0
 8003792:	6078      	str	r0, [r7, #4]
 8003794:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800379c:	b2db      	uxtb	r3, r3
 800379e:	2b20      	cmp	r3, #32
 80037a0:	d138      	bne.n	8003814 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80037a8:	2b01      	cmp	r3, #1
 80037aa:	d101      	bne.n	80037b0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80037ac:	2302      	movs	r3, #2
 80037ae:	e032      	b.n	8003816 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	2201      	movs	r2, #1
 80037b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	2224      	movs	r2, #36	; 0x24
 80037bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	681a      	ldr	r2, [r3, #0]
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	f022 0201 	bic.w	r2, r2, #1
 80037ce:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	681a      	ldr	r2, [r3, #0]
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80037de:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	6819      	ldr	r1, [r3, #0]
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	683a      	ldr	r2, [r7, #0]
 80037ec:	430a      	orrs	r2, r1
 80037ee:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	681a      	ldr	r2, [r3, #0]
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	f042 0201 	orr.w	r2, r2, #1
 80037fe:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	2220      	movs	r2, #32
 8003804:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	2200      	movs	r2, #0
 800380c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003810:	2300      	movs	r3, #0
 8003812:	e000      	b.n	8003816 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003814:	2302      	movs	r3, #2
  }
}
 8003816:	4618      	mov	r0, r3
 8003818:	370c      	adds	r7, #12
 800381a:	46bd      	mov	sp, r7
 800381c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003820:	4770      	bx	lr

08003822 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003822:	b480      	push	{r7}
 8003824:	b085      	sub	sp, #20
 8003826:	af00      	add	r7, sp, #0
 8003828:	6078      	str	r0, [r7, #4]
 800382a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003832:	b2db      	uxtb	r3, r3
 8003834:	2b20      	cmp	r3, #32
 8003836:	d139      	bne.n	80038ac <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800383e:	2b01      	cmp	r3, #1
 8003840:	d101      	bne.n	8003846 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003842:	2302      	movs	r3, #2
 8003844:	e033      	b.n	80038ae <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	2201      	movs	r2, #1
 800384a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	2224      	movs	r2, #36	; 0x24
 8003852:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	681a      	ldr	r2, [r3, #0]
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	f022 0201 	bic.w	r2, r2, #1
 8003864:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003874:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003876:	683b      	ldr	r3, [r7, #0]
 8003878:	021b      	lsls	r3, r3, #8
 800387a:	68fa      	ldr	r2, [r7, #12]
 800387c:	4313      	orrs	r3, r2
 800387e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	68fa      	ldr	r2, [r7, #12]
 8003886:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	681a      	ldr	r2, [r3, #0]
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	f042 0201 	orr.w	r2, r2, #1
 8003896:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	2220      	movs	r2, #32
 800389c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	2200      	movs	r2, #0
 80038a4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80038a8:	2300      	movs	r3, #0
 80038aa:	e000      	b.n	80038ae <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80038ac:	2302      	movs	r3, #2
  }
}
 80038ae:	4618      	mov	r0, r3
 80038b0:	3714      	adds	r7, #20
 80038b2:	46bd      	mov	sp, r7
 80038b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b8:	4770      	bx	lr

080038ba <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80038ba:	b5f0      	push	{r4, r5, r6, r7, lr}
 80038bc:	b08f      	sub	sp, #60	; 0x3c
 80038be:	af0a      	add	r7, sp, #40	; 0x28
 80038c0:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d101      	bne.n	80038cc <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80038c8:	2301      	movs	r3, #1
 80038ca:	e116      	b.n	8003afa <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 80038d8:	b2db      	uxtb	r3, r3
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d106      	bne.n	80038ec <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	2200      	movs	r2, #0
 80038e2:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80038e6:	6878      	ldr	r0, [r7, #4]
 80038e8:	f7fe fc06 	bl	80020f8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	2203      	movs	r2, #3
 80038f0:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80038f4:	68bb      	ldr	r3, [r7, #8]
 80038f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80038f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d102      	bne.n	8003906 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	2200      	movs	r2, #0
 8003904:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	4618      	mov	r0, r3
 800390c:	f003 ffa8 	bl	8007860 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	603b      	str	r3, [r7, #0]
 8003916:	687e      	ldr	r6, [r7, #4]
 8003918:	466d      	mov	r5, sp
 800391a:	f106 0410 	add.w	r4, r6, #16
 800391e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003920:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003922:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003924:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003926:	e894 0003 	ldmia.w	r4, {r0, r1}
 800392a:	e885 0003 	stmia.w	r5, {r0, r1}
 800392e:	1d33      	adds	r3, r6, #4
 8003930:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003932:	6838      	ldr	r0, [r7, #0]
 8003934:	f003 ff3c 	bl	80077b0 <USB_CoreInit>
 8003938:	4603      	mov	r3, r0
 800393a:	2b00      	cmp	r3, #0
 800393c:	d005      	beq.n	800394a <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	2202      	movs	r2, #2
 8003942:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8003946:	2301      	movs	r3, #1
 8003948:	e0d7      	b.n	8003afa <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	2100      	movs	r1, #0
 8003950:	4618      	mov	r0, r3
 8003952:	f003 ff96 	bl	8007882 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003956:	2300      	movs	r3, #0
 8003958:	73fb      	strb	r3, [r7, #15]
 800395a:	e04a      	b.n	80039f2 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800395c:	7bfa      	ldrb	r2, [r7, #15]
 800395e:	6879      	ldr	r1, [r7, #4]
 8003960:	4613      	mov	r3, r2
 8003962:	00db      	lsls	r3, r3, #3
 8003964:	1a9b      	subs	r3, r3, r2
 8003966:	009b      	lsls	r3, r3, #2
 8003968:	440b      	add	r3, r1
 800396a:	333d      	adds	r3, #61	; 0x3d
 800396c:	2201      	movs	r2, #1
 800396e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003970:	7bfa      	ldrb	r2, [r7, #15]
 8003972:	6879      	ldr	r1, [r7, #4]
 8003974:	4613      	mov	r3, r2
 8003976:	00db      	lsls	r3, r3, #3
 8003978:	1a9b      	subs	r3, r3, r2
 800397a:	009b      	lsls	r3, r3, #2
 800397c:	440b      	add	r3, r1
 800397e:	333c      	adds	r3, #60	; 0x3c
 8003980:	7bfa      	ldrb	r2, [r7, #15]
 8003982:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003984:	7bfa      	ldrb	r2, [r7, #15]
 8003986:	7bfb      	ldrb	r3, [r7, #15]
 8003988:	b298      	uxth	r0, r3
 800398a:	6879      	ldr	r1, [r7, #4]
 800398c:	4613      	mov	r3, r2
 800398e:	00db      	lsls	r3, r3, #3
 8003990:	1a9b      	subs	r3, r3, r2
 8003992:	009b      	lsls	r3, r3, #2
 8003994:	440b      	add	r3, r1
 8003996:	3342      	adds	r3, #66	; 0x42
 8003998:	4602      	mov	r2, r0
 800399a:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800399c:	7bfa      	ldrb	r2, [r7, #15]
 800399e:	6879      	ldr	r1, [r7, #4]
 80039a0:	4613      	mov	r3, r2
 80039a2:	00db      	lsls	r3, r3, #3
 80039a4:	1a9b      	subs	r3, r3, r2
 80039a6:	009b      	lsls	r3, r3, #2
 80039a8:	440b      	add	r3, r1
 80039aa:	333f      	adds	r3, #63	; 0x3f
 80039ac:	2200      	movs	r2, #0
 80039ae:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80039b0:	7bfa      	ldrb	r2, [r7, #15]
 80039b2:	6879      	ldr	r1, [r7, #4]
 80039b4:	4613      	mov	r3, r2
 80039b6:	00db      	lsls	r3, r3, #3
 80039b8:	1a9b      	subs	r3, r3, r2
 80039ba:	009b      	lsls	r3, r3, #2
 80039bc:	440b      	add	r3, r1
 80039be:	3344      	adds	r3, #68	; 0x44
 80039c0:	2200      	movs	r2, #0
 80039c2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80039c4:	7bfa      	ldrb	r2, [r7, #15]
 80039c6:	6879      	ldr	r1, [r7, #4]
 80039c8:	4613      	mov	r3, r2
 80039ca:	00db      	lsls	r3, r3, #3
 80039cc:	1a9b      	subs	r3, r3, r2
 80039ce:	009b      	lsls	r3, r3, #2
 80039d0:	440b      	add	r3, r1
 80039d2:	3348      	adds	r3, #72	; 0x48
 80039d4:	2200      	movs	r2, #0
 80039d6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80039d8:	7bfa      	ldrb	r2, [r7, #15]
 80039da:	6879      	ldr	r1, [r7, #4]
 80039dc:	4613      	mov	r3, r2
 80039de:	00db      	lsls	r3, r3, #3
 80039e0:	1a9b      	subs	r3, r3, r2
 80039e2:	009b      	lsls	r3, r3, #2
 80039e4:	440b      	add	r3, r1
 80039e6:	3350      	adds	r3, #80	; 0x50
 80039e8:	2200      	movs	r2, #0
 80039ea:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80039ec:	7bfb      	ldrb	r3, [r7, #15]
 80039ee:	3301      	adds	r3, #1
 80039f0:	73fb      	strb	r3, [r7, #15]
 80039f2:	7bfa      	ldrb	r2, [r7, #15]
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	685b      	ldr	r3, [r3, #4]
 80039f8:	429a      	cmp	r2, r3
 80039fa:	d3af      	bcc.n	800395c <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80039fc:	2300      	movs	r3, #0
 80039fe:	73fb      	strb	r3, [r7, #15]
 8003a00:	e044      	b.n	8003a8c <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003a02:	7bfa      	ldrb	r2, [r7, #15]
 8003a04:	6879      	ldr	r1, [r7, #4]
 8003a06:	4613      	mov	r3, r2
 8003a08:	00db      	lsls	r3, r3, #3
 8003a0a:	1a9b      	subs	r3, r3, r2
 8003a0c:	009b      	lsls	r3, r3, #2
 8003a0e:	440b      	add	r3, r1
 8003a10:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8003a14:	2200      	movs	r2, #0
 8003a16:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003a18:	7bfa      	ldrb	r2, [r7, #15]
 8003a1a:	6879      	ldr	r1, [r7, #4]
 8003a1c:	4613      	mov	r3, r2
 8003a1e:	00db      	lsls	r3, r3, #3
 8003a20:	1a9b      	subs	r3, r3, r2
 8003a22:	009b      	lsls	r3, r3, #2
 8003a24:	440b      	add	r3, r1
 8003a26:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8003a2a:	7bfa      	ldrb	r2, [r7, #15]
 8003a2c:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003a2e:	7bfa      	ldrb	r2, [r7, #15]
 8003a30:	6879      	ldr	r1, [r7, #4]
 8003a32:	4613      	mov	r3, r2
 8003a34:	00db      	lsls	r3, r3, #3
 8003a36:	1a9b      	subs	r3, r3, r2
 8003a38:	009b      	lsls	r3, r3, #2
 8003a3a:	440b      	add	r3, r1
 8003a3c:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8003a40:	2200      	movs	r2, #0
 8003a42:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003a44:	7bfa      	ldrb	r2, [r7, #15]
 8003a46:	6879      	ldr	r1, [r7, #4]
 8003a48:	4613      	mov	r3, r2
 8003a4a:	00db      	lsls	r3, r3, #3
 8003a4c:	1a9b      	subs	r3, r3, r2
 8003a4e:	009b      	lsls	r3, r3, #2
 8003a50:	440b      	add	r3, r1
 8003a52:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8003a56:	2200      	movs	r2, #0
 8003a58:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003a5a:	7bfa      	ldrb	r2, [r7, #15]
 8003a5c:	6879      	ldr	r1, [r7, #4]
 8003a5e:	4613      	mov	r3, r2
 8003a60:	00db      	lsls	r3, r3, #3
 8003a62:	1a9b      	subs	r3, r3, r2
 8003a64:	009b      	lsls	r3, r3, #2
 8003a66:	440b      	add	r3, r1
 8003a68:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8003a6c:	2200      	movs	r2, #0
 8003a6e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003a70:	7bfa      	ldrb	r2, [r7, #15]
 8003a72:	6879      	ldr	r1, [r7, #4]
 8003a74:	4613      	mov	r3, r2
 8003a76:	00db      	lsls	r3, r3, #3
 8003a78:	1a9b      	subs	r3, r3, r2
 8003a7a:	009b      	lsls	r3, r3, #2
 8003a7c:	440b      	add	r3, r1
 8003a7e:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8003a82:	2200      	movs	r2, #0
 8003a84:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003a86:	7bfb      	ldrb	r3, [r7, #15]
 8003a88:	3301      	adds	r3, #1
 8003a8a:	73fb      	strb	r3, [r7, #15]
 8003a8c:	7bfa      	ldrb	r2, [r7, #15]
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	685b      	ldr	r3, [r3, #4]
 8003a92:	429a      	cmp	r2, r3
 8003a94:	d3b5      	bcc.n	8003a02 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	603b      	str	r3, [r7, #0]
 8003a9c:	687e      	ldr	r6, [r7, #4]
 8003a9e:	466d      	mov	r5, sp
 8003aa0:	f106 0410 	add.w	r4, r6, #16
 8003aa4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003aa6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003aa8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003aaa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003aac:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003ab0:	e885 0003 	stmia.w	r5, {r0, r1}
 8003ab4:	1d33      	adds	r3, r6, #4
 8003ab6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003ab8:	6838      	ldr	r0, [r7, #0]
 8003aba:	f003 ff2f 	bl	800791c <USB_DevInit>
 8003abe:	4603      	mov	r3, r0
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d005      	beq.n	8003ad0 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	2202      	movs	r2, #2
 8003ac8:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8003acc:	2301      	movs	r3, #1
 8003ace:	e014      	b.n	8003afa <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	2200      	movs	r2, #0
 8003ad4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	2201      	movs	r2, #1
 8003adc:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ae4:	2b01      	cmp	r3, #1
 8003ae6:	d102      	bne.n	8003aee <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8003ae8:	6878      	ldr	r0, [r7, #4]
 8003aea:	f000 f80b 	bl	8003b04 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	4618      	mov	r0, r3
 8003af4:	f004 f8e9 	bl	8007cca <USB_DevDisconnect>

  return HAL_OK;
 8003af8:	2300      	movs	r3, #0
}
 8003afa:	4618      	mov	r0, r3
 8003afc:	3714      	adds	r7, #20
 8003afe:	46bd      	mov	sp, r7
 8003b00:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08003b04 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8003b04:	b480      	push	{r7}
 8003b06:	b085      	sub	sp, #20
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	2201      	movs	r2, #1
 8003b16:	f8c3 23fc 	str.w	r2, [r3, #1020]	; 0x3fc
  hpcd->LPM_State = LPM_L0;
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	2200      	movs	r2, #0
 8003b1e:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	699b      	ldr	r3, [r3, #24]
 8003b26:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003b32:	4b05      	ldr	r3, [pc, #20]	; (8003b48 <HAL_PCDEx_ActivateLPM+0x44>)
 8003b34:	4313      	orrs	r3, r2
 8003b36:	68fa      	ldr	r2, [r7, #12]
 8003b38:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 8003b3a:	2300      	movs	r3, #0
}
 8003b3c:	4618      	mov	r0, r3
 8003b3e:	3714      	adds	r7, #20
 8003b40:	46bd      	mov	sp, r7
 8003b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b46:	4770      	bx	lr
 8003b48:	10000003 	.word	0x10000003

08003b4c <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003b4c:	b480      	push	{r7}
 8003b4e:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003b50:	4b05      	ldr	r3, [pc, #20]	; (8003b68 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	4a04      	ldr	r2, [pc, #16]	; (8003b68 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003b56:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b5a:	6013      	str	r3, [r2, #0]
}
 8003b5c:	bf00      	nop
 8003b5e:	46bd      	mov	sp, r7
 8003b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b64:	4770      	bx	lr
 8003b66:	bf00      	nop
 8003b68:	40007000 	.word	0x40007000

08003b6c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8003b6c:	b580      	push	{r7, lr}
 8003b6e:	b082      	sub	sp, #8
 8003b70:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8003b72:	2300      	movs	r3, #0
 8003b74:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8003b76:	4b23      	ldr	r3, [pc, #140]	; (8003c04 <HAL_PWREx_EnableOverDrive+0x98>)
 8003b78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b7a:	4a22      	ldr	r2, [pc, #136]	; (8003c04 <HAL_PWREx_EnableOverDrive+0x98>)
 8003b7c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003b80:	6413      	str	r3, [r2, #64]	; 0x40
 8003b82:	4b20      	ldr	r3, [pc, #128]	; (8003c04 <HAL_PWREx_EnableOverDrive+0x98>)
 8003b84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b86:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b8a:	603b      	str	r3, [r7, #0]
 8003b8c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8003b8e:	4b1e      	ldr	r3, [pc, #120]	; (8003c08 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	4a1d      	ldr	r2, [pc, #116]	; (8003c08 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003b94:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b98:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003b9a:	f7fe fcc9 	bl	8002530 <HAL_GetTick>
 8003b9e:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003ba0:	e009      	b.n	8003bb6 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003ba2:	f7fe fcc5 	bl	8002530 <HAL_GetTick>
 8003ba6:	4602      	mov	r2, r0
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	1ad3      	subs	r3, r2, r3
 8003bac:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003bb0:	d901      	bls.n	8003bb6 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8003bb2:	2303      	movs	r3, #3
 8003bb4:	e022      	b.n	8003bfc <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003bb6:	4b14      	ldr	r3, [pc, #80]	; (8003c08 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003bb8:	685b      	ldr	r3, [r3, #4]
 8003bba:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003bbe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003bc2:	d1ee      	bne.n	8003ba2 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8003bc4:	4b10      	ldr	r3, [pc, #64]	; (8003c08 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	4a0f      	ldr	r2, [pc, #60]	; (8003c08 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003bca:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003bce:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003bd0:	f7fe fcae 	bl	8002530 <HAL_GetTick>
 8003bd4:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003bd6:	e009      	b.n	8003bec <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003bd8:	f7fe fcaa 	bl	8002530 <HAL_GetTick>
 8003bdc:	4602      	mov	r2, r0
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	1ad3      	subs	r3, r2, r3
 8003be2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003be6:	d901      	bls.n	8003bec <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8003be8:	2303      	movs	r3, #3
 8003bea:	e007      	b.n	8003bfc <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003bec:	4b06      	ldr	r3, [pc, #24]	; (8003c08 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003bee:	685b      	ldr	r3, [r3, #4]
 8003bf0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003bf4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003bf8:	d1ee      	bne.n	8003bd8 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8003bfa:	2300      	movs	r3, #0
}
 8003bfc:	4618      	mov	r0, r3
 8003bfe:	3708      	adds	r7, #8
 8003c00:	46bd      	mov	sp, r7
 8003c02:	bd80      	pop	{r7, pc}
 8003c04:	40023800 	.word	0x40023800
 8003c08:	40007000 	.word	0x40007000

08003c0c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003c0c:	b580      	push	{r7, lr}
 8003c0e:	b086      	sub	sp, #24
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8003c14:	2300      	movs	r3, #0
 8003c16:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d101      	bne.n	8003c22 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8003c1e:	2301      	movs	r3, #1
 8003c20:	e29b      	b.n	800415a <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f003 0301 	and.w	r3, r3, #1
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	f000 8087 	beq.w	8003d3e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003c30:	4b96      	ldr	r3, [pc, #600]	; (8003e8c <HAL_RCC_OscConfig+0x280>)
 8003c32:	689b      	ldr	r3, [r3, #8]
 8003c34:	f003 030c 	and.w	r3, r3, #12
 8003c38:	2b04      	cmp	r3, #4
 8003c3a:	d00c      	beq.n	8003c56 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003c3c:	4b93      	ldr	r3, [pc, #588]	; (8003e8c <HAL_RCC_OscConfig+0x280>)
 8003c3e:	689b      	ldr	r3, [r3, #8]
 8003c40:	f003 030c 	and.w	r3, r3, #12
 8003c44:	2b08      	cmp	r3, #8
 8003c46:	d112      	bne.n	8003c6e <HAL_RCC_OscConfig+0x62>
 8003c48:	4b90      	ldr	r3, [pc, #576]	; (8003e8c <HAL_RCC_OscConfig+0x280>)
 8003c4a:	685b      	ldr	r3, [r3, #4]
 8003c4c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003c50:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003c54:	d10b      	bne.n	8003c6e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c56:	4b8d      	ldr	r3, [pc, #564]	; (8003e8c <HAL_RCC_OscConfig+0x280>)
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d06c      	beq.n	8003d3c <HAL_RCC_OscConfig+0x130>
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	685b      	ldr	r3, [r3, #4]
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d168      	bne.n	8003d3c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8003c6a:	2301      	movs	r3, #1
 8003c6c:	e275      	b.n	800415a <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	685b      	ldr	r3, [r3, #4]
 8003c72:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003c76:	d106      	bne.n	8003c86 <HAL_RCC_OscConfig+0x7a>
 8003c78:	4b84      	ldr	r3, [pc, #528]	; (8003e8c <HAL_RCC_OscConfig+0x280>)
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	4a83      	ldr	r2, [pc, #524]	; (8003e8c <HAL_RCC_OscConfig+0x280>)
 8003c7e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003c82:	6013      	str	r3, [r2, #0]
 8003c84:	e02e      	b.n	8003ce4 <HAL_RCC_OscConfig+0xd8>
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	685b      	ldr	r3, [r3, #4]
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d10c      	bne.n	8003ca8 <HAL_RCC_OscConfig+0x9c>
 8003c8e:	4b7f      	ldr	r3, [pc, #508]	; (8003e8c <HAL_RCC_OscConfig+0x280>)
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	4a7e      	ldr	r2, [pc, #504]	; (8003e8c <HAL_RCC_OscConfig+0x280>)
 8003c94:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003c98:	6013      	str	r3, [r2, #0]
 8003c9a:	4b7c      	ldr	r3, [pc, #496]	; (8003e8c <HAL_RCC_OscConfig+0x280>)
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	4a7b      	ldr	r2, [pc, #492]	; (8003e8c <HAL_RCC_OscConfig+0x280>)
 8003ca0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003ca4:	6013      	str	r3, [r2, #0]
 8003ca6:	e01d      	b.n	8003ce4 <HAL_RCC_OscConfig+0xd8>
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	685b      	ldr	r3, [r3, #4]
 8003cac:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003cb0:	d10c      	bne.n	8003ccc <HAL_RCC_OscConfig+0xc0>
 8003cb2:	4b76      	ldr	r3, [pc, #472]	; (8003e8c <HAL_RCC_OscConfig+0x280>)
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	4a75      	ldr	r2, [pc, #468]	; (8003e8c <HAL_RCC_OscConfig+0x280>)
 8003cb8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003cbc:	6013      	str	r3, [r2, #0]
 8003cbe:	4b73      	ldr	r3, [pc, #460]	; (8003e8c <HAL_RCC_OscConfig+0x280>)
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	4a72      	ldr	r2, [pc, #456]	; (8003e8c <HAL_RCC_OscConfig+0x280>)
 8003cc4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003cc8:	6013      	str	r3, [r2, #0]
 8003cca:	e00b      	b.n	8003ce4 <HAL_RCC_OscConfig+0xd8>
 8003ccc:	4b6f      	ldr	r3, [pc, #444]	; (8003e8c <HAL_RCC_OscConfig+0x280>)
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	4a6e      	ldr	r2, [pc, #440]	; (8003e8c <HAL_RCC_OscConfig+0x280>)
 8003cd2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003cd6:	6013      	str	r3, [r2, #0]
 8003cd8:	4b6c      	ldr	r3, [pc, #432]	; (8003e8c <HAL_RCC_OscConfig+0x280>)
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	4a6b      	ldr	r2, [pc, #428]	; (8003e8c <HAL_RCC_OscConfig+0x280>)
 8003cde:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003ce2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	685b      	ldr	r3, [r3, #4]
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d013      	beq.n	8003d14 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cec:	f7fe fc20 	bl	8002530 <HAL_GetTick>
 8003cf0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003cf2:	e008      	b.n	8003d06 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003cf4:	f7fe fc1c 	bl	8002530 <HAL_GetTick>
 8003cf8:	4602      	mov	r2, r0
 8003cfa:	693b      	ldr	r3, [r7, #16]
 8003cfc:	1ad3      	subs	r3, r2, r3
 8003cfe:	2b64      	cmp	r3, #100	; 0x64
 8003d00:	d901      	bls.n	8003d06 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003d02:	2303      	movs	r3, #3
 8003d04:	e229      	b.n	800415a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d06:	4b61      	ldr	r3, [pc, #388]	; (8003e8c <HAL_RCC_OscConfig+0x280>)
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d0f0      	beq.n	8003cf4 <HAL_RCC_OscConfig+0xe8>
 8003d12:	e014      	b.n	8003d3e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d14:	f7fe fc0c 	bl	8002530 <HAL_GetTick>
 8003d18:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003d1a:	e008      	b.n	8003d2e <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003d1c:	f7fe fc08 	bl	8002530 <HAL_GetTick>
 8003d20:	4602      	mov	r2, r0
 8003d22:	693b      	ldr	r3, [r7, #16]
 8003d24:	1ad3      	subs	r3, r2, r3
 8003d26:	2b64      	cmp	r3, #100	; 0x64
 8003d28:	d901      	bls.n	8003d2e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8003d2a:	2303      	movs	r3, #3
 8003d2c:	e215      	b.n	800415a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003d2e:	4b57      	ldr	r3, [pc, #348]	; (8003e8c <HAL_RCC_OscConfig+0x280>)
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d1f0      	bne.n	8003d1c <HAL_RCC_OscConfig+0x110>
 8003d3a:	e000      	b.n	8003d3e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d3c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	f003 0302 	and.w	r3, r3, #2
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d069      	beq.n	8003e1e <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003d4a:	4b50      	ldr	r3, [pc, #320]	; (8003e8c <HAL_RCC_OscConfig+0x280>)
 8003d4c:	689b      	ldr	r3, [r3, #8]
 8003d4e:	f003 030c 	and.w	r3, r3, #12
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d00b      	beq.n	8003d6e <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003d56:	4b4d      	ldr	r3, [pc, #308]	; (8003e8c <HAL_RCC_OscConfig+0x280>)
 8003d58:	689b      	ldr	r3, [r3, #8]
 8003d5a:	f003 030c 	and.w	r3, r3, #12
 8003d5e:	2b08      	cmp	r3, #8
 8003d60:	d11c      	bne.n	8003d9c <HAL_RCC_OscConfig+0x190>
 8003d62:	4b4a      	ldr	r3, [pc, #296]	; (8003e8c <HAL_RCC_OscConfig+0x280>)
 8003d64:	685b      	ldr	r3, [r3, #4]
 8003d66:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d116      	bne.n	8003d9c <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003d6e:	4b47      	ldr	r3, [pc, #284]	; (8003e8c <HAL_RCC_OscConfig+0x280>)
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	f003 0302 	and.w	r3, r3, #2
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d005      	beq.n	8003d86 <HAL_RCC_OscConfig+0x17a>
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	68db      	ldr	r3, [r3, #12]
 8003d7e:	2b01      	cmp	r3, #1
 8003d80:	d001      	beq.n	8003d86 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8003d82:	2301      	movs	r3, #1
 8003d84:	e1e9      	b.n	800415a <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d86:	4b41      	ldr	r3, [pc, #260]	; (8003e8c <HAL_RCC_OscConfig+0x280>)
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	691b      	ldr	r3, [r3, #16]
 8003d92:	00db      	lsls	r3, r3, #3
 8003d94:	493d      	ldr	r1, [pc, #244]	; (8003e8c <HAL_RCC_OscConfig+0x280>)
 8003d96:	4313      	orrs	r3, r2
 8003d98:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003d9a:	e040      	b.n	8003e1e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	68db      	ldr	r3, [r3, #12]
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d023      	beq.n	8003dec <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003da4:	4b39      	ldr	r3, [pc, #228]	; (8003e8c <HAL_RCC_OscConfig+0x280>)
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	4a38      	ldr	r2, [pc, #224]	; (8003e8c <HAL_RCC_OscConfig+0x280>)
 8003daa:	f043 0301 	orr.w	r3, r3, #1
 8003dae:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003db0:	f7fe fbbe 	bl	8002530 <HAL_GetTick>
 8003db4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003db6:	e008      	b.n	8003dca <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003db8:	f7fe fbba 	bl	8002530 <HAL_GetTick>
 8003dbc:	4602      	mov	r2, r0
 8003dbe:	693b      	ldr	r3, [r7, #16]
 8003dc0:	1ad3      	subs	r3, r2, r3
 8003dc2:	2b02      	cmp	r3, #2
 8003dc4:	d901      	bls.n	8003dca <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8003dc6:	2303      	movs	r3, #3
 8003dc8:	e1c7      	b.n	800415a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003dca:	4b30      	ldr	r3, [pc, #192]	; (8003e8c <HAL_RCC_OscConfig+0x280>)
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	f003 0302 	and.w	r3, r3, #2
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d0f0      	beq.n	8003db8 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003dd6:	4b2d      	ldr	r3, [pc, #180]	; (8003e8c <HAL_RCC_OscConfig+0x280>)
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	691b      	ldr	r3, [r3, #16]
 8003de2:	00db      	lsls	r3, r3, #3
 8003de4:	4929      	ldr	r1, [pc, #164]	; (8003e8c <HAL_RCC_OscConfig+0x280>)
 8003de6:	4313      	orrs	r3, r2
 8003de8:	600b      	str	r3, [r1, #0]
 8003dea:	e018      	b.n	8003e1e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003dec:	4b27      	ldr	r3, [pc, #156]	; (8003e8c <HAL_RCC_OscConfig+0x280>)
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	4a26      	ldr	r2, [pc, #152]	; (8003e8c <HAL_RCC_OscConfig+0x280>)
 8003df2:	f023 0301 	bic.w	r3, r3, #1
 8003df6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003df8:	f7fe fb9a 	bl	8002530 <HAL_GetTick>
 8003dfc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003dfe:	e008      	b.n	8003e12 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003e00:	f7fe fb96 	bl	8002530 <HAL_GetTick>
 8003e04:	4602      	mov	r2, r0
 8003e06:	693b      	ldr	r3, [r7, #16]
 8003e08:	1ad3      	subs	r3, r2, r3
 8003e0a:	2b02      	cmp	r3, #2
 8003e0c:	d901      	bls.n	8003e12 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003e0e:	2303      	movs	r3, #3
 8003e10:	e1a3      	b.n	800415a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003e12:	4b1e      	ldr	r3, [pc, #120]	; (8003e8c <HAL_RCC_OscConfig+0x280>)
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f003 0302 	and.w	r3, r3, #2
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d1f0      	bne.n	8003e00 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	f003 0308 	and.w	r3, r3, #8
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d038      	beq.n	8003e9c <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	695b      	ldr	r3, [r3, #20]
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d019      	beq.n	8003e66 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003e32:	4b16      	ldr	r3, [pc, #88]	; (8003e8c <HAL_RCC_OscConfig+0x280>)
 8003e34:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003e36:	4a15      	ldr	r2, [pc, #84]	; (8003e8c <HAL_RCC_OscConfig+0x280>)
 8003e38:	f043 0301 	orr.w	r3, r3, #1
 8003e3c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e3e:	f7fe fb77 	bl	8002530 <HAL_GetTick>
 8003e42:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003e44:	e008      	b.n	8003e58 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003e46:	f7fe fb73 	bl	8002530 <HAL_GetTick>
 8003e4a:	4602      	mov	r2, r0
 8003e4c:	693b      	ldr	r3, [r7, #16]
 8003e4e:	1ad3      	subs	r3, r2, r3
 8003e50:	2b02      	cmp	r3, #2
 8003e52:	d901      	bls.n	8003e58 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003e54:	2303      	movs	r3, #3
 8003e56:	e180      	b.n	800415a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003e58:	4b0c      	ldr	r3, [pc, #48]	; (8003e8c <HAL_RCC_OscConfig+0x280>)
 8003e5a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003e5c:	f003 0302 	and.w	r3, r3, #2
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d0f0      	beq.n	8003e46 <HAL_RCC_OscConfig+0x23a>
 8003e64:	e01a      	b.n	8003e9c <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003e66:	4b09      	ldr	r3, [pc, #36]	; (8003e8c <HAL_RCC_OscConfig+0x280>)
 8003e68:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003e6a:	4a08      	ldr	r2, [pc, #32]	; (8003e8c <HAL_RCC_OscConfig+0x280>)
 8003e6c:	f023 0301 	bic.w	r3, r3, #1
 8003e70:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e72:	f7fe fb5d 	bl	8002530 <HAL_GetTick>
 8003e76:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003e78:	e00a      	b.n	8003e90 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003e7a:	f7fe fb59 	bl	8002530 <HAL_GetTick>
 8003e7e:	4602      	mov	r2, r0
 8003e80:	693b      	ldr	r3, [r7, #16]
 8003e82:	1ad3      	subs	r3, r2, r3
 8003e84:	2b02      	cmp	r3, #2
 8003e86:	d903      	bls.n	8003e90 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003e88:	2303      	movs	r3, #3
 8003e8a:	e166      	b.n	800415a <HAL_RCC_OscConfig+0x54e>
 8003e8c:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003e90:	4b92      	ldr	r3, [pc, #584]	; (80040dc <HAL_RCC_OscConfig+0x4d0>)
 8003e92:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003e94:	f003 0302 	and.w	r3, r3, #2
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d1ee      	bne.n	8003e7a <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	f003 0304 	and.w	r3, r3, #4
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	f000 80a4 	beq.w	8003ff2 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003eaa:	4b8c      	ldr	r3, [pc, #560]	; (80040dc <HAL_RCC_OscConfig+0x4d0>)
 8003eac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003eae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d10d      	bne.n	8003ed2 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8003eb6:	4b89      	ldr	r3, [pc, #548]	; (80040dc <HAL_RCC_OscConfig+0x4d0>)
 8003eb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003eba:	4a88      	ldr	r2, [pc, #544]	; (80040dc <HAL_RCC_OscConfig+0x4d0>)
 8003ebc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003ec0:	6413      	str	r3, [r2, #64]	; 0x40
 8003ec2:	4b86      	ldr	r3, [pc, #536]	; (80040dc <HAL_RCC_OscConfig+0x4d0>)
 8003ec4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ec6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003eca:	60bb      	str	r3, [r7, #8]
 8003ecc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003ece:	2301      	movs	r3, #1
 8003ed0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003ed2:	4b83      	ldr	r3, [pc, #524]	; (80040e0 <HAL_RCC_OscConfig+0x4d4>)
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d118      	bne.n	8003f10 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8003ede:	4b80      	ldr	r3, [pc, #512]	; (80040e0 <HAL_RCC_OscConfig+0x4d4>)
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	4a7f      	ldr	r2, [pc, #508]	; (80040e0 <HAL_RCC_OscConfig+0x4d4>)
 8003ee4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003ee8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003eea:	f7fe fb21 	bl	8002530 <HAL_GetTick>
 8003eee:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003ef0:	e008      	b.n	8003f04 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ef2:	f7fe fb1d 	bl	8002530 <HAL_GetTick>
 8003ef6:	4602      	mov	r2, r0
 8003ef8:	693b      	ldr	r3, [r7, #16]
 8003efa:	1ad3      	subs	r3, r2, r3
 8003efc:	2b64      	cmp	r3, #100	; 0x64
 8003efe:	d901      	bls.n	8003f04 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8003f00:	2303      	movs	r3, #3
 8003f02:	e12a      	b.n	800415a <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003f04:	4b76      	ldr	r3, [pc, #472]	; (80040e0 <HAL_RCC_OscConfig+0x4d4>)
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d0f0      	beq.n	8003ef2 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	689b      	ldr	r3, [r3, #8]
 8003f14:	2b01      	cmp	r3, #1
 8003f16:	d106      	bne.n	8003f26 <HAL_RCC_OscConfig+0x31a>
 8003f18:	4b70      	ldr	r3, [pc, #448]	; (80040dc <HAL_RCC_OscConfig+0x4d0>)
 8003f1a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f1c:	4a6f      	ldr	r2, [pc, #444]	; (80040dc <HAL_RCC_OscConfig+0x4d0>)
 8003f1e:	f043 0301 	orr.w	r3, r3, #1
 8003f22:	6713      	str	r3, [r2, #112]	; 0x70
 8003f24:	e02d      	b.n	8003f82 <HAL_RCC_OscConfig+0x376>
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	689b      	ldr	r3, [r3, #8]
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d10c      	bne.n	8003f48 <HAL_RCC_OscConfig+0x33c>
 8003f2e:	4b6b      	ldr	r3, [pc, #428]	; (80040dc <HAL_RCC_OscConfig+0x4d0>)
 8003f30:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f32:	4a6a      	ldr	r2, [pc, #424]	; (80040dc <HAL_RCC_OscConfig+0x4d0>)
 8003f34:	f023 0301 	bic.w	r3, r3, #1
 8003f38:	6713      	str	r3, [r2, #112]	; 0x70
 8003f3a:	4b68      	ldr	r3, [pc, #416]	; (80040dc <HAL_RCC_OscConfig+0x4d0>)
 8003f3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f3e:	4a67      	ldr	r2, [pc, #412]	; (80040dc <HAL_RCC_OscConfig+0x4d0>)
 8003f40:	f023 0304 	bic.w	r3, r3, #4
 8003f44:	6713      	str	r3, [r2, #112]	; 0x70
 8003f46:	e01c      	b.n	8003f82 <HAL_RCC_OscConfig+0x376>
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	689b      	ldr	r3, [r3, #8]
 8003f4c:	2b05      	cmp	r3, #5
 8003f4e:	d10c      	bne.n	8003f6a <HAL_RCC_OscConfig+0x35e>
 8003f50:	4b62      	ldr	r3, [pc, #392]	; (80040dc <HAL_RCC_OscConfig+0x4d0>)
 8003f52:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f54:	4a61      	ldr	r2, [pc, #388]	; (80040dc <HAL_RCC_OscConfig+0x4d0>)
 8003f56:	f043 0304 	orr.w	r3, r3, #4
 8003f5a:	6713      	str	r3, [r2, #112]	; 0x70
 8003f5c:	4b5f      	ldr	r3, [pc, #380]	; (80040dc <HAL_RCC_OscConfig+0x4d0>)
 8003f5e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f60:	4a5e      	ldr	r2, [pc, #376]	; (80040dc <HAL_RCC_OscConfig+0x4d0>)
 8003f62:	f043 0301 	orr.w	r3, r3, #1
 8003f66:	6713      	str	r3, [r2, #112]	; 0x70
 8003f68:	e00b      	b.n	8003f82 <HAL_RCC_OscConfig+0x376>
 8003f6a:	4b5c      	ldr	r3, [pc, #368]	; (80040dc <HAL_RCC_OscConfig+0x4d0>)
 8003f6c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f6e:	4a5b      	ldr	r2, [pc, #364]	; (80040dc <HAL_RCC_OscConfig+0x4d0>)
 8003f70:	f023 0301 	bic.w	r3, r3, #1
 8003f74:	6713      	str	r3, [r2, #112]	; 0x70
 8003f76:	4b59      	ldr	r3, [pc, #356]	; (80040dc <HAL_RCC_OscConfig+0x4d0>)
 8003f78:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f7a:	4a58      	ldr	r2, [pc, #352]	; (80040dc <HAL_RCC_OscConfig+0x4d0>)
 8003f7c:	f023 0304 	bic.w	r3, r3, #4
 8003f80:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	689b      	ldr	r3, [r3, #8]
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d015      	beq.n	8003fb6 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f8a:	f7fe fad1 	bl	8002530 <HAL_GetTick>
 8003f8e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f90:	e00a      	b.n	8003fa8 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f92:	f7fe facd 	bl	8002530 <HAL_GetTick>
 8003f96:	4602      	mov	r2, r0
 8003f98:	693b      	ldr	r3, [r7, #16]
 8003f9a:	1ad3      	subs	r3, r2, r3
 8003f9c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003fa0:	4293      	cmp	r3, r2
 8003fa2:	d901      	bls.n	8003fa8 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8003fa4:	2303      	movs	r3, #3
 8003fa6:	e0d8      	b.n	800415a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003fa8:	4b4c      	ldr	r3, [pc, #304]	; (80040dc <HAL_RCC_OscConfig+0x4d0>)
 8003faa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003fac:	f003 0302 	and.w	r3, r3, #2
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d0ee      	beq.n	8003f92 <HAL_RCC_OscConfig+0x386>
 8003fb4:	e014      	b.n	8003fe0 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003fb6:	f7fe fabb 	bl	8002530 <HAL_GetTick>
 8003fba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003fbc:	e00a      	b.n	8003fd4 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003fbe:	f7fe fab7 	bl	8002530 <HAL_GetTick>
 8003fc2:	4602      	mov	r2, r0
 8003fc4:	693b      	ldr	r3, [r7, #16]
 8003fc6:	1ad3      	subs	r3, r2, r3
 8003fc8:	f241 3288 	movw	r2, #5000	; 0x1388
 8003fcc:	4293      	cmp	r3, r2
 8003fce:	d901      	bls.n	8003fd4 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8003fd0:	2303      	movs	r3, #3
 8003fd2:	e0c2      	b.n	800415a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003fd4:	4b41      	ldr	r3, [pc, #260]	; (80040dc <HAL_RCC_OscConfig+0x4d0>)
 8003fd6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003fd8:	f003 0302 	and.w	r3, r3, #2
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d1ee      	bne.n	8003fbe <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003fe0:	7dfb      	ldrb	r3, [r7, #23]
 8003fe2:	2b01      	cmp	r3, #1
 8003fe4:	d105      	bne.n	8003ff2 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003fe6:	4b3d      	ldr	r3, [pc, #244]	; (80040dc <HAL_RCC_OscConfig+0x4d0>)
 8003fe8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fea:	4a3c      	ldr	r2, [pc, #240]	; (80040dc <HAL_RCC_OscConfig+0x4d0>)
 8003fec:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003ff0:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	699b      	ldr	r3, [r3, #24]
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	f000 80ae 	beq.w	8004158 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003ffc:	4b37      	ldr	r3, [pc, #220]	; (80040dc <HAL_RCC_OscConfig+0x4d0>)
 8003ffe:	689b      	ldr	r3, [r3, #8]
 8004000:	f003 030c 	and.w	r3, r3, #12
 8004004:	2b08      	cmp	r3, #8
 8004006:	d06d      	beq.n	80040e4 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	699b      	ldr	r3, [r3, #24]
 800400c:	2b02      	cmp	r3, #2
 800400e:	d14b      	bne.n	80040a8 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004010:	4b32      	ldr	r3, [pc, #200]	; (80040dc <HAL_RCC_OscConfig+0x4d0>)
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	4a31      	ldr	r2, [pc, #196]	; (80040dc <HAL_RCC_OscConfig+0x4d0>)
 8004016:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800401a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800401c:	f7fe fa88 	bl	8002530 <HAL_GetTick>
 8004020:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004022:	e008      	b.n	8004036 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004024:	f7fe fa84 	bl	8002530 <HAL_GetTick>
 8004028:	4602      	mov	r2, r0
 800402a:	693b      	ldr	r3, [r7, #16]
 800402c:	1ad3      	subs	r3, r2, r3
 800402e:	2b02      	cmp	r3, #2
 8004030:	d901      	bls.n	8004036 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8004032:	2303      	movs	r3, #3
 8004034:	e091      	b.n	800415a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004036:	4b29      	ldr	r3, [pc, #164]	; (80040dc <HAL_RCC_OscConfig+0x4d0>)
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800403e:	2b00      	cmp	r3, #0
 8004040:	d1f0      	bne.n	8004024 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	69da      	ldr	r2, [r3, #28]
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	6a1b      	ldr	r3, [r3, #32]
 800404a:	431a      	orrs	r2, r3
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004050:	019b      	lsls	r3, r3, #6
 8004052:	431a      	orrs	r2, r3
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004058:	085b      	lsrs	r3, r3, #1
 800405a:	3b01      	subs	r3, #1
 800405c:	041b      	lsls	r3, r3, #16
 800405e:	431a      	orrs	r2, r3
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004064:	061b      	lsls	r3, r3, #24
 8004066:	431a      	orrs	r2, r3
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800406c:	071b      	lsls	r3, r3, #28
 800406e:	491b      	ldr	r1, [pc, #108]	; (80040dc <HAL_RCC_OscConfig+0x4d0>)
 8004070:	4313      	orrs	r3, r2
 8004072:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004074:	4b19      	ldr	r3, [pc, #100]	; (80040dc <HAL_RCC_OscConfig+0x4d0>)
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	4a18      	ldr	r2, [pc, #96]	; (80040dc <HAL_RCC_OscConfig+0x4d0>)
 800407a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800407e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004080:	f7fe fa56 	bl	8002530 <HAL_GetTick>
 8004084:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004086:	e008      	b.n	800409a <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004088:	f7fe fa52 	bl	8002530 <HAL_GetTick>
 800408c:	4602      	mov	r2, r0
 800408e:	693b      	ldr	r3, [r7, #16]
 8004090:	1ad3      	subs	r3, r2, r3
 8004092:	2b02      	cmp	r3, #2
 8004094:	d901      	bls.n	800409a <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8004096:	2303      	movs	r3, #3
 8004098:	e05f      	b.n	800415a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800409a:	4b10      	ldr	r3, [pc, #64]	; (80040dc <HAL_RCC_OscConfig+0x4d0>)
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d0f0      	beq.n	8004088 <HAL_RCC_OscConfig+0x47c>
 80040a6:	e057      	b.n	8004158 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80040a8:	4b0c      	ldr	r3, [pc, #48]	; (80040dc <HAL_RCC_OscConfig+0x4d0>)
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	4a0b      	ldr	r2, [pc, #44]	; (80040dc <HAL_RCC_OscConfig+0x4d0>)
 80040ae:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80040b2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040b4:	f7fe fa3c 	bl	8002530 <HAL_GetTick>
 80040b8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80040ba:	e008      	b.n	80040ce <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80040bc:	f7fe fa38 	bl	8002530 <HAL_GetTick>
 80040c0:	4602      	mov	r2, r0
 80040c2:	693b      	ldr	r3, [r7, #16]
 80040c4:	1ad3      	subs	r3, r2, r3
 80040c6:	2b02      	cmp	r3, #2
 80040c8:	d901      	bls.n	80040ce <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 80040ca:	2303      	movs	r3, #3
 80040cc:	e045      	b.n	800415a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80040ce:	4b03      	ldr	r3, [pc, #12]	; (80040dc <HAL_RCC_OscConfig+0x4d0>)
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d1f0      	bne.n	80040bc <HAL_RCC_OscConfig+0x4b0>
 80040da:	e03d      	b.n	8004158 <HAL_RCC_OscConfig+0x54c>
 80040dc:	40023800 	.word	0x40023800
 80040e0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80040e4:	4b1f      	ldr	r3, [pc, #124]	; (8004164 <HAL_RCC_OscConfig+0x558>)
 80040e6:	685b      	ldr	r3, [r3, #4]
 80040e8:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	699b      	ldr	r3, [r3, #24]
 80040ee:	2b01      	cmp	r3, #1
 80040f0:	d030      	beq.n	8004154 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80040fc:	429a      	cmp	r2, r3
 80040fe:	d129      	bne.n	8004154 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800410a:	429a      	cmp	r2, r3
 800410c:	d122      	bne.n	8004154 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800410e:	68fa      	ldr	r2, [r7, #12]
 8004110:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004114:	4013      	ands	r3, r2
 8004116:	687a      	ldr	r2, [r7, #4]
 8004118:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800411a:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800411c:	4293      	cmp	r3, r2
 800411e:	d119      	bne.n	8004154 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800412a:	085b      	lsrs	r3, r3, #1
 800412c:	3b01      	subs	r3, #1
 800412e:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004130:	429a      	cmp	r2, r3
 8004132:	d10f      	bne.n	8004154 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800413e:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004140:	429a      	cmp	r2, r3
 8004142:	d107      	bne.n	8004154 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800414e:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004150:	429a      	cmp	r2, r3
 8004152:	d001      	beq.n	8004158 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8004154:	2301      	movs	r3, #1
 8004156:	e000      	b.n	800415a <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8004158:	2300      	movs	r3, #0
}
 800415a:	4618      	mov	r0, r3
 800415c:	3718      	adds	r7, #24
 800415e:	46bd      	mov	sp, r7
 8004160:	bd80      	pop	{r7, pc}
 8004162:	bf00      	nop
 8004164:	40023800 	.word	0x40023800

08004168 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004168:	b580      	push	{r7, lr}
 800416a:	b084      	sub	sp, #16
 800416c:	af00      	add	r7, sp, #0
 800416e:	6078      	str	r0, [r7, #4]
 8004170:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8004172:	2300      	movs	r3, #0
 8004174:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	2b00      	cmp	r3, #0
 800417a:	d101      	bne.n	8004180 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800417c:	2301      	movs	r3, #1
 800417e:	e0d0      	b.n	8004322 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004180:	4b6a      	ldr	r3, [pc, #424]	; (800432c <HAL_RCC_ClockConfig+0x1c4>)
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	f003 030f 	and.w	r3, r3, #15
 8004188:	683a      	ldr	r2, [r7, #0]
 800418a:	429a      	cmp	r2, r3
 800418c:	d910      	bls.n	80041b0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800418e:	4b67      	ldr	r3, [pc, #412]	; (800432c <HAL_RCC_ClockConfig+0x1c4>)
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	f023 020f 	bic.w	r2, r3, #15
 8004196:	4965      	ldr	r1, [pc, #404]	; (800432c <HAL_RCC_ClockConfig+0x1c4>)
 8004198:	683b      	ldr	r3, [r7, #0]
 800419a:	4313      	orrs	r3, r2
 800419c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800419e:	4b63      	ldr	r3, [pc, #396]	; (800432c <HAL_RCC_ClockConfig+0x1c4>)
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	f003 030f 	and.w	r3, r3, #15
 80041a6:	683a      	ldr	r2, [r7, #0]
 80041a8:	429a      	cmp	r2, r3
 80041aa:	d001      	beq.n	80041b0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80041ac:	2301      	movs	r3, #1
 80041ae:	e0b8      	b.n	8004322 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	f003 0302 	and.w	r3, r3, #2
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d020      	beq.n	80041fe <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	f003 0304 	and.w	r3, r3, #4
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d005      	beq.n	80041d4 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80041c8:	4b59      	ldr	r3, [pc, #356]	; (8004330 <HAL_RCC_ClockConfig+0x1c8>)
 80041ca:	689b      	ldr	r3, [r3, #8]
 80041cc:	4a58      	ldr	r2, [pc, #352]	; (8004330 <HAL_RCC_ClockConfig+0x1c8>)
 80041ce:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80041d2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	f003 0308 	and.w	r3, r3, #8
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d005      	beq.n	80041ec <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80041e0:	4b53      	ldr	r3, [pc, #332]	; (8004330 <HAL_RCC_ClockConfig+0x1c8>)
 80041e2:	689b      	ldr	r3, [r3, #8]
 80041e4:	4a52      	ldr	r2, [pc, #328]	; (8004330 <HAL_RCC_ClockConfig+0x1c8>)
 80041e6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80041ea:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80041ec:	4b50      	ldr	r3, [pc, #320]	; (8004330 <HAL_RCC_ClockConfig+0x1c8>)
 80041ee:	689b      	ldr	r3, [r3, #8]
 80041f0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	689b      	ldr	r3, [r3, #8]
 80041f8:	494d      	ldr	r1, [pc, #308]	; (8004330 <HAL_RCC_ClockConfig+0x1c8>)
 80041fa:	4313      	orrs	r3, r2
 80041fc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	f003 0301 	and.w	r3, r3, #1
 8004206:	2b00      	cmp	r3, #0
 8004208:	d040      	beq.n	800428c <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	685b      	ldr	r3, [r3, #4]
 800420e:	2b01      	cmp	r3, #1
 8004210:	d107      	bne.n	8004222 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004212:	4b47      	ldr	r3, [pc, #284]	; (8004330 <HAL_RCC_ClockConfig+0x1c8>)
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800421a:	2b00      	cmp	r3, #0
 800421c:	d115      	bne.n	800424a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800421e:	2301      	movs	r3, #1
 8004220:	e07f      	b.n	8004322 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	685b      	ldr	r3, [r3, #4]
 8004226:	2b02      	cmp	r3, #2
 8004228:	d107      	bne.n	800423a <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800422a:	4b41      	ldr	r3, [pc, #260]	; (8004330 <HAL_RCC_ClockConfig+0x1c8>)
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004232:	2b00      	cmp	r3, #0
 8004234:	d109      	bne.n	800424a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004236:	2301      	movs	r3, #1
 8004238:	e073      	b.n	8004322 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800423a:	4b3d      	ldr	r3, [pc, #244]	; (8004330 <HAL_RCC_ClockConfig+0x1c8>)
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	f003 0302 	and.w	r3, r3, #2
 8004242:	2b00      	cmp	r3, #0
 8004244:	d101      	bne.n	800424a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004246:	2301      	movs	r3, #1
 8004248:	e06b      	b.n	8004322 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800424a:	4b39      	ldr	r3, [pc, #228]	; (8004330 <HAL_RCC_ClockConfig+0x1c8>)
 800424c:	689b      	ldr	r3, [r3, #8]
 800424e:	f023 0203 	bic.w	r2, r3, #3
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	685b      	ldr	r3, [r3, #4]
 8004256:	4936      	ldr	r1, [pc, #216]	; (8004330 <HAL_RCC_ClockConfig+0x1c8>)
 8004258:	4313      	orrs	r3, r2
 800425a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800425c:	f7fe f968 	bl	8002530 <HAL_GetTick>
 8004260:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004262:	e00a      	b.n	800427a <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004264:	f7fe f964 	bl	8002530 <HAL_GetTick>
 8004268:	4602      	mov	r2, r0
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	1ad3      	subs	r3, r2, r3
 800426e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004272:	4293      	cmp	r3, r2
 8004274:	d901      	bls.n	800427a <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8004276:	2303      	movs	r3, #3
 8004278:	e053      	b.n	8004322 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800427a:	4b2d      	ldr	r3, [pc, #180]	; (8004330 <HAL_RCC_ClockConfig+0x1c8>)
 800427c:	689b      	ldr	r3, [r3, #8]
 800427e:	f003 020c 	and.w	r2, r3, #12
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	685b      	ldr	r3, [r3, #4]
 8004286:	009b      	lsls	r3, r3, #2
 8004288:	429a      	cmp	r2, r3
 800428a:	d1eb      	bne.n	8004264 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800428c:	4b27      	ldr	r3, [pc, #156]	; (800432c <HAL_RCC_ClockConfig+0x1c4>)
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	f003 030f 	and.w	r3, r3, #15
 8004294:	683a      	ldr	r2, [r7, #0]
 8004296:	429a      	cmp	r2, r3
 8004298:	d210      	bcs.n	80042bc <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800429a:	4b24      	ldr	r3, [pc, #144]	; (800432c <HAL_RCC_ClockConfig+0x1c4>)
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	f023 020f 	bic.w	r2, r3, #15
 80042a2:	4922      	ldr	r1, [pc, #136]	; (800432c <HAL_RCC_ClockConfig+0x1c4>)
 80042a4:	683b      	ldr	r3, [r7, #0]
 80042a6:	4313      	orrs	r3, r2
 80042a8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80042aa:	4b20      	ldr	r3, [pc, #128]	; (800432c <HAL_RCC_ClockConfig+0x1c4>)
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	f003 030f 	and.w	r3, r3, #15
 80042b2:	683a      	ldr	r2, [r7, #0]
 80042b4:	429a      	cmp	r2, r3
 80042b6:	d001      	beq.n	80042bc <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80042b8:	2301      	movs	r3, #1
 80042ba:	e032      	b.n	8004322 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	f003 0304 	and.w	r3, r3, #4
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d008      	beq.n	80042da <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80042c8:	4b19      	ldr	r3, [pc, #100]	; (8004330 <HAL_RCC_ClockConfig+0x1c8>)
 80042ca:	689b      	ldr	r3, [r3, #8]
 80042cc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	68db      	ldr	r3, [r3, #12]
 80042d4:	4916      	ldr	r1, [pc, #88]	; (8004330 <HAL_RCC_ClockConfig+0x1c8>)
 80042d6:	4313      	orrs	r3, r2
 80042d8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	f003 0308 	and.w	r3, r3, #8
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d009      	beq.n	80042fa <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80042e6:	4b12      	ldr	r3, [pc, #72]	; (8004330 <HAL_RCC_ClockConfig+0x1c8>)
 80042e8:	689b      	ldr	r3, [r3, #8]
 80042ea:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	691b      	ldr	r3, [r3, #16]
 80042f2:	00db      	lsls	r3, r3, #3
 80042f4:	490e      	ldr	r1, [pc, #56]	; (8004330 <HAL_RCC_ClockConfig+0x1c8>)
 80042f6:	4313      	orrs	r3, r2
 80042f8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80042fa:	f000 f821 	bl	8004340 <HAL_RCC_GetSysClockFreq>
 80042fe:	4602      	mov	r2, r0
 8004300:	4b0b      	ldr	r3, [pc, #44]	; (8004330 <HAL_RCC_ClockConfig+0x1c8>)
 8004302:	689b      	ldr	r3, [r3, #8]
 8004304:	091b      	lsrs	r3, r3, #4
 8004306:	f003 030f 	and.w	r3, r3, #15
 800430a:	490a      	ldr	r1, [pc, #40]	; (8004334 <HAL_RCC_ClockConfig+0x1cc>)
 800430c:	5ccb      	ldrb	r3, [r1, r3]
 800430e:	fa22 f303 	lsr.w	r3, r2, r3
 8004312:	4a09      	ldr	r2, [pc, #36]	; (8004338 <HAL_RCC_ClockConfig+0x1d0>)
 8004314:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004316:	4b09      	ldr	r3, [pc, #36]	; (800433c <HAL_RCC_ClockConfig+0x1d4>)
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	4618      	mov	r0, r3
 800431c:	f7fe f8c4 	bl	80024a8 <HAL_InitTick>

  return HAL_OK;
 8004320:	2300      	movs	r3, #0
}
 8004322:	4618      	mov	r0, r3
 8004324:	3710      	adds	r7, #16
 8004326:	46bd      	mov	sp, r7
 8004328:	bd80      	pop	{r7, pc}
 800432a:	bf00      	nop
 800432c:	40023c00 	.word	0x40023c00
 8004330:	40023800 	.word	0x40023800
 8004334:	0800f458 	.word	0x0800f458
 8004338:	20000004 	.word	0x20000004
 800433c:	20000008 	.word	0x20000008

08004340 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004340:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004344:	b094      	sub	sp, #80	; 0x50
 8004346:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8004348:	2300      	movs	r3, #0
 800434a:	647b      	str	r3, [r7, #68]	; 0x44
 800434c:	2300      	movs	r3, #0
 800434e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004350:	2300      	movs	r3, #0
 8004352:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0;
 8004354:	2300      	movs	r3, #0
 8004356:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004358:	4b79      	ldr	r3, [pc, #484]	; (8004540 <HAL_RCC_GetSysClockFreq+0x200>)
 800435a:	689b      	ldr	r3, [r3, #8]
 800435c:	f003 030c 	and.w	r3, r3, #12
 8004360:	2b08      	cmp	r3, #8
 8004362:	d00d      	beq.n	8004380 <HAL_RCC_GetSysClockFreq+0x40>
 8004364:	2b08      	cmp	r3, #8
 8004366:	f200 80e1 	bhi.w	800452c <HAL_RCC_GetSysClockFreq+0x1ec>
 800436a:	2b00      	cmp	r3, #0
 800436c:	d002      	beq.n	8004374 <HAL_RCC_GetSysClockFreq+0x34>
 800436e:	2b04      	cmp	r3, #4
 8004370:	d003      	beq.n	800437a <HAL_RCC_GetSysClockFreq+0x3a>
 8004372:	e0db      	b.n	800452c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004374:	4b73      	ldr	r3, [pc, #460]	; (8004544 <HAL_RCC_GetSysClockFreq+0x204>)
 8004376:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004378:	e0db      	b.n	8004532 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800437a:	4b73      	ldr	r3, [pc, #460]	; (8004548 <HAL_RCC_GetSysClockFreq+0x208>)
 800437c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800437e:	e0d8      	b.n	8004532 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004380:	4b6f      	ldr	r3, [pc, #444]	; (8004540 <HAL_RCC_GetSysClockFreq+0x200>)
 8004382:	685b      	ldr	r3, [r3, #4]
 8004384:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004388:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800438a:	4b6d      	ldr	r3, [pc, #436]	; (8004540 <HAL_RCC_GetSysClockFreq+0x200>)
 800438c:	685b      	ldr	r3, [r3, #4]
 800438e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004392:	2b00      	cmp	r3, #0
 8004394:	d063      	beq.n	800445e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004396:	4b6a      	ldr	r3, [pc, #424]	; (8004540 <HAL_RCC_GetSysClockFreq+0x200>)
 8004398:	685b      	ldr	r3, [r3, #4]
 800439a:	099b      	lsrs	r3, r3, #6
 800439c:	2200      	movs	r2, #0
 800439e:	63bb      	str	r3, [r7, #56]	; 0x38
 80043a0:	63fa      	str	r2, [r7, #60]	; 0x3c
 80043a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80043a4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80043a8:	633b      	str	r3, [r7, #48]	; 0x30
 80043aa:	2300      	movs	r3, #0
 80043ac:	637b      	str	r3, [r7, #52]	; 0x34
 80043ae:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80043b2:	4622      	mov	r2, r4
 80043b4:	462b      	mov	r3, r5
 80043b6:	f04f 0000 	mov.w	r0, #0
 80043ba:	f04f 0100 	mov.w	r1, #0
 80043be:	0159      	lsls	r1, r3, #5
 80043c0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80043c4:	0150      	lsls	r0, r2, #5
 80043c6:	4602      	mov	r2, r0
 80043c8:	460b      	mov	r3, r1
 80043ca:	4621      	mov	r1, r4
 80043cc:	1a51      	subs	r1, r2, r1
 80043ce:	6139      	str	r1, [r7, #16]
 80043d0:	4629      	mov	r1, r5
 80043d2:	eb63 0301 	sbc.w	r3, r3, r1
 80043d6:	617b      	str	r3, [r7, #20]
 80043d8:	f04f 0200 	mov.w	r2, #0
 80043dc:	f04f 0300 	mov.w	r3, #0
 80043e0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80043e4:	4659      	mov	r1, fp
 80043e6:	018b      	lsls	r3, r1, #6
 80043e8:	4651      	mov	r1, sl
 80043ea:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80043ee:	4651      	mov	r1, sl
 80043f0:	018a      	lsls	r2, r1, #6
 80043f2:	4651      	mov	r1, sl
 80043f4:	ebb2 0801 	subs.w	r8, r2, r1
 80043f8:	4659      	mov	r1, fp
 80043fa:	eb63 0901 	sbc.w	r9, r3, r1
 80043fe:	f04f 0200 	mov.w	r2, #0
 8004402:	f04f 0300 	mov.w	r3, #0
 8004406:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800440a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800440e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004412:	4690      	mov	r8, r2
 8004414:	4699      	mov	r9, r3
 8004416:	4623      	mov	r3, r4
 8004418:	eb18 0303 	adds.w	r3, r8, r3
 800441c:	60bb      	str	r3, [r7, #8]
 800441e:	462b      	mov	r3, r5
 8004420:	eb49 0303 	adc.w	r3, r9, r3
 8004424:	60fb      	str	r3, [r7, #12]
 8004426:	f04f 0200 	mov.w	r2, #0
 800442a:	f04f 0300 	mov.w	r3, #0
 800442e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004432:	4629      	mov	r1, r5
 8004434:	024b      	lsls	r3, r1, #9
 8004436:	4621      	mov	r1, r4
 8004438:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800443c:	4621      	mov	r1, r4
 800443e:	024a      	lsls	r2, r1, #9
 8004440:	4610      	mov	r0, r2
 8004442:	4619      	mov	r1, r3
 8004444:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004446:	2200      	movs	r2, #0
 8004448:	62bb      	str	r3, [r7, #40]	; 0x28
 800444a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800444c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004450:	f7fc f90a 	bl	8000668 <__aeabi_uldivmod>
 8004454:	4602      	mov	r2, r0
 8004456:	460b      	mov	r3, r1
 8004458:	4613      	mov	r3, r2
 800445a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800445c:	e058      	b.n	8004510 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800445e:	4b38      	ldr	r3, [pc, #224]	; (8004540 <HAL_RCC_GetSysClockFreq+0x200>)
 8004460:	685b      	ldr	r3, [r3, #4]
 8004462:	099b      	lsrs	r3, r3, #6
 8004464:	2200      	movs	r2, #0
 8004466:	4618      	mov	r0, r3
 8004468:	4611      	mov	r1, r2
 800446a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800446e:	623b      	str	r3, [r7, #32]
 8004470:	2300      	movs	r3, #0
 8004472:	627b      	str	r3, [r7, #36]	; 0x24
 8004474:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004478:	4642      	mov	r2, r8
 800447a:	464b      	mov	r3, r9
 800447c:	f04f 0000 	mov.w	r0, #0
 8004480:	f04f 0100 	mov.w	r1, #0
 8004484:	0159      	lsls	r1, r3, #5
 8004486:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800448a:	0150      	lsls	r0, r2, #5
 800448c:	4602      	mov	r2, r0
 800448e:	460b      	mov	r3, r1
 8004490:	4641      	mov	r1, r8
 8004492:	ebb2 0a01 	subs.w	sl, r2, r1
 8004496:	4649      	mov	r1, r9
 8004498:	eb63 0b01 	sbc.w	fp, r3, r1
 800449c:	f04f 0200 	mov.w	r2, #0
 80044a0:	f04f 0300 	mov.w	r3, #0
 80044a4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80044a8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80044ac:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80044b0:	ebb2 040a 	subs.w	r4, r2, sl
 80044b4:	eb63 050b 	sbc.w	r5, r3, fp
 80044b8:	f04f 0200 	mov.w	r2, #0
 80044bc:	f04f 0300 	mov.w	r3, #0
 80044c0:	00eb      	lsls	r3, r5, #3
 80044c2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80044c6:	00e2      	lsls	r2, r4, #3
 80044c8:	4614      	mov	r4, r2
 80044ca:	461d      	mov	r5, r3
 80044cc:	4643      	mov	r3, r8
 80044ce:	18e3      	adds	r3, r4, r3
 80044d0:	603b      	str	r3, [r7, #0]
 80044d2:	464b      	mov	r3, r9
 80044d4:	eb45 0303 	adc.w	r3, r5, r3
 80044d8:	607b      	str	r3, [r7, #4]
 80044da:	f04f 0200 	mov.w	r2, #0
 80044de:	f04f 0300 	mov.w	r3, #0
 80044e2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80044e6:	4629      	mov	r1, r5
 80044e8:	028b      	lsls	r3, r1, #10
 80044ea:	4621      	mov	r1, r4
 80044ec:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80044f0:	4621      	mov	r1, r4
 80044f2:	028a      	lsls	r2, r1, #10
 80044f4:	4610      	mov	r0, r2
 80044f6:	4619      	mov	r1, r3
 80044f8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80044fa:	2200      	movs	r2, #0
 80044fc:	61bb      	str	r3, [r7, #24]
 80044fe:	61fa      	str	r2, [r7, #28]
 8004500:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004504:	f7fc f8b0 	bl	8000668 <__aeabi_uldivmod>
 8004508:	4602      	mov	r2, r0
 800450a:	460b      	mov	r3, r1
 800450c:	4613      	mov	r3, r2
 800450e:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8004510:	4b0b      	ldr	r3, [pc, #44]	; (8004540 <HAL_RCC_GetSysClockFreq+0x200>)
 8004512:	685b      	ldr	r3, [r3, #4]
 8004514:	0c1b      	lsrs	r3, r3, #16
 8004516:	f003 0303 	and.w	r3, r3, #3
 800451a:	3301      	adds	r3, #1
 800451c:	005b      	lsls	r3, r3, #1
 800451e:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 8004520:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004522:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004524:	fbb2 f3f3 	udiv	r3, r2, r3
 8004528:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800452a:	e002      	b.n	8004532 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800452c:	4b05      	ldr	r3, [pc, #20]	; (8004544 <HAL_RCC_GetSysClockFreq+0x204>)
 800452e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004530:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004532:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8004534:	4618      	mov	r0, r3
 8004536:	3750      	adds	r7, #80	; 0x50
 8004538:	46bd      	mov	sp, r7
 800453a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800453e:	bf00      	nop
 8004540:	40023800 	.word	0x40023800
 8004544:	00f42400 	.word	0x00f42400
 8004548:	007a1200 	.word	0x007a1200

0800454c <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800454c:	b480      	push	{r7}
 800454e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004550:	4b03      	ldr	r3, [pc, #12]	; (8004560 <HAL_RCC_GetHCLKFreq+0x14>)
 8004552:	681b      	ldr	r3, [r3, #0]
}
 8004554:	4618      	mov	r0, r3
 8004556:	46bd      	mov	sp, r7
 8004558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800455c:	4770      	bx	lr
 800455e:	bf00      	nop
 8004560:	20000004 	.word	0x20000004

08004564 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004564:	b580      	push	{r7, lr}
 8004566:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004568:	f7ff fff0 	bl	800454c <HAL_RCC_GetHCLKFreq>
 800456c:	4602      	mov	r2, r0
 800456e:	4b05      	ldr	r3, [pc, #20]	; (8004584 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004570:	689b      	ldr	r3, [r3, #8]
 8004572:	0a9b      	lsrs	r3, r3, #10
 8004574:	f003 0307 	and.w	r3, r3, #7
 8004578:	4903      	ldr	r1, [pc, #12]	; (8004588 <HAL_RCC_GetPCLK1Freq+0x24>)
 800457a:	5ccb      	ldrb	r3, [r1, r3]
 800457c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004580:	4618      	mov	r0, r3
 8004582:	bd80      	pop	{r7, pc}
 8004584:	40023800 	.word	0x40023800
 8004588:	0800f468 	.word	0x0800f468

0800458c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800458c:	b580      	push	{r7, lr}
 800458e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004590:	f7ff ffdc 	bl	800454c <HAL_RCC_GetHCLKFreq>
 8004594:	4602      	mov	r2, r0
 8004596:	4b05      	ldr	r3, [pc, #20]	; (80045ac <HAL_RCC_GetPCLK2Freq+0x20>)
 8004598:	689b      	ldr	r3, [r3, #8]
 800459a:	0b5b      	lsrs	r3, r3, #13
 800459c:	f003 0307 	and.w	r3, r3, #7
 80045a0:	4903      	ldr	r1, [pc, #12]	; (80045b0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80045a2:	5ccb      	ldrb	r3, [r1, r3]
 80045a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80045a8:	4618      	mov	r0, r3
 80045aa:	bd80      	pop	{r7, pc}
 80045ac:	40023800 	.word	0x40023800
 80045b0:	0800f468 	.word	0x0800f468

080045b4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80045b4:	b580      	push	{r7, lr}
 80045b6:	b088      	sub	sp, #32
 80045b8:	af00      	add	r7, sp, #0
 80045ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80045bc:	2300      	movs	r3, #0
 80045be:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80045c0:	2300      	movs	r3, #0
 80045c2:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 80045c4:	2300      	movs	r3, #0
 80045c6:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 80045c8:	2300      	movs	r3, #0
 80045ca:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80045cc:	2300      	movs	r3, #0
 80045ce:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	f003 0301 	and.w	r3, r3, #1
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d012      	beq.n	8004602 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80045dc:	4b69      	ldr	r3, [pc, #420]	; (8004784 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80045de:	689b      	ldr	r3, [r3, #8]
 80045e0:	4a68      	ldr	r2, [pc, #416]	; (8004784 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80045e2:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80045e6:	6093      	str	r3, [r2, #8]
 80045e8:	4b66      	ldr	r3, [pc, #408]	; (8004784 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80045ea:	689a      	ldr	r2, [r3, #8]
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80045f0:	4964      	ldr	r1, [pc, #400]	; (8004784 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80045f2:	4313      	orrs	r3, r2
 80045f4:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d101      	bne.n	8004602 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 80045fe:	2301      	movs	r3, #1
 8004600:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800460a:	2b00      	cmp	r3, #0
 800460c:	d017      	beq.n	800463e <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800460e:	4b5d      	ldr	r3, [pc, #372]	; (8004784 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004610:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004614:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800461c:	4959      	ldr	r1, [pc, #356]	; (8004784 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800461e:	4313      	orrs	r3, r2
 8004620:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004628:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800462c:	d101      	bne.n	8004632 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800462e:	2301      	movs	r3, #1
 8004630:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004636:	2b00      	cmp	r3, #0
 8004638:	d101      	bne.n	800463e <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 800463a:	2301      	movs	r3, #1
 800463c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004646:	2b00      	cmp	r3, #0
 8004648:	d017      	beq.n	800467a <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800464a:	4b4e      	ldr	r3, [pc, #312]	; (8004784 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800464c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004650:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004658:	494a      	ldr	r1, [pc, #296]	; (8004784 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800465a:	4313      	orrs	r3, r2
 800465c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004664:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004668:	d101      	bne.n	800466e <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 800466a:	2301      	movs	r3, #1
 800466c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004672:	2b00      	cmp	r3, #0
 8004674:	d101      	bne.n	800467a <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8004676:	2301      	movs	r3, #1
 8004678:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004682:	2b00      	cmp	r3, #0
 8004684:	d001      	beq.n	800468a <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8004686:	2301      	movs	r3, #1
 8004688:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	f003 0320 	and.w	r3, r3, #32
 8004692:	2b00      	cmp	r3, #0
 8004694:	f000 808b 	beq.w	80047ae <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004698:	4b3a      	ldr	r3, [pc, #232]	; (8004784 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800469a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800469c:	4a39      	ldr	r2, [pc, #228]	; (8004784 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800469e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80046a2:	6413      	str	r3, [r2, #64]	; 0x40
 80046a4:	4b37      	ldr	r3, [pc, #220]	; (8004784 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80046a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046a8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80046ac:	60bb      	str	r3, [r7, #8]
 80046ae:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80046b0:	4b35      	ldr	r3, [pc, #212]	; (8004788 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	4a34      	ldr	r2, [pc, #208]	; (8004788 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80046b6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80046ba:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80046bc:	f7fd ff38 	bl	8002530 <HAL_GetTick>
 80046c0:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80046c2:	e008      	b.n	80046d6 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80046c4:	f7fd ff34 	bl	8002530 <HAL_GetTick>
 80046c8:	4602      	mov	r2, r0
 80046ca:	697b      	ldr	r3, [r7, #20]
 80046cc:	1ad3      	subs	r3, r2, r3
 80046ce:	2b64      	cmp	r3, #100	; 0x64
 80046d0:	d901      	bls.n	80046d6 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 80046d2:	2303      	movs	r3, #3
 80046d4:	e38f      	b.n	8004df6 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80046d6:	4b2c      	ldr	r3, [pc, #176]	; (8004788 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d0f0      	beq.n	80046c4 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80046e2:	4b28      	ldr	r3, [pc, #160]	; (8004784 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80046e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046e6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80046ea:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80046ec:	693b      	ldr	r3, [r7, #16]
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d035      	beq.n	800475e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046f6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80046fa:	693a      	ldr	r2, [r7, #16]
 80046fc:	429a      	cmp	r2, r3
 80046fe:	d02e      	beq.n	800475e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004700:	4b20      	ldr	r3, [pc, #128]	; (8004784 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004702:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004704:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004708:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800470a:	4b1e      	ldr	r3, [pc, #120]	; (8004784 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800470c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800470e:	4a1d      	ldr	r2, [pc, #116]	; (8004784 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004710:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004714:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004716:	4b1b      	ldr	r3, [pc, #108]	; (8004784 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004718:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800471a:	4a1a      	ldr	r2, [pc, #104]	; (8004784 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800471c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004720:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8004722:	4a18      	ldr	r2, [pc, #96]	; (8004784 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004724:	693b      	ldr	r3, [r7, #16]
 8004726:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004728:	4b16      	ldr	r3, [pc, #88]	; (8004784 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800472a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800472c:	f003 0301 	and.w	r3, r3, #1
 8004730:	2b01      	cmp	r3, #1
 8004732:	d114      	bne.n	800475e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004734:	f7fd fefc 	bl	8002530 <HAL_GetTick>
 8004738:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800473a:	e00a      	b.n	8004752 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800473c:	f7fd fef8 	bl	8002530 <HAL_GetTick>
 8004740:	4602      	mov	r2, r0
 8004742:	697b      	ldr	r3, [r7, #20]
 8004744:	1ad3      	subs	r3, r2, r3
 8004746:	f241 3288 	movw	r2, #5000	; 0x1388
 800474a:	4293      	cmp	r3, r2
 800474c:	d901      	bls.n	8004752 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800474e:	2303      	movs	r3, #3
 8004750:	e351      	b.n	8004df6 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004752:	4b0c      	ldr	r3, [pc, #48]	; (8004784 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004754:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004756:	f003 0302 	and.w	r3, r3, #2
 800475a:	2b00      	cmp	r3, #0
 800475c:	d0ee      	beq.n	800473c <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004762:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004766:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800476a:	d111      	bne.n	8004790 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 800476c:	4b05      	ldr	r3, [pc, #20]	; (8004784 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800476e:	689b      	ldr	r3, [r3, #8]
 8004770:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004778:	4b04      	ldr	r3, [pc, #16]	; (800478c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800477a:	400b      	ands	r3, r1
 800477c:	4901      	ldr	r1, [pc, #4]	; (8004784 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800477e:	4313      	orrs	r3, r2
 8004780:	608b      	str	r3, [r1, #8]
 8004782:	e00b      	b.n	800479c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8004784:	40023800 	.word	0x40023800
 8004788:	40007000 	.word	0x40007000
 800478c:	0ffffcff 	.word	0x0ffffcff
 8004790:	4bac      	ldr	r3, [pc, #688]	; (8004a44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004792:	689b      	ldr	r3, [r3, #8]
 8004794:	4aab      	ldr	r2, [pc, #684]	; (8004a44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004796:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800479a:	6093      	str	r3, [r2, #8]
 800479c:	4ba9      	ldr	r3, [pc, #676]	; (8004a44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800479e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047a4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80047a8:	49a6      	ldr	r1, [pc, #664]	; (8004a44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80047aa:	4313      	orrs	r3, r2
 80047ac:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	f003 0310 	and.w	r3, r3, #16
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d010      	beq.n	80047dc <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80047ba:	4ba2      	ldr	r3, [pc, #648]	; (8004a44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80047bc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80047c0:	4aa0      	ldr	r2, [pc, #640]	; (8004a44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80047c2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80047c6:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 80047ca:	4b9e      	ldr	r3, [pc, #632]	; (8004a44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80047cc:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047d4:	499b      	ldr	r1, [pc, #620]	; (8004a44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80047d6:	4313      	orrs	r3, r2
 80047d8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d00a      	beq.n	80047fe <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80047e8:	4b96      	ldr	r3, [pc, #600]	; (8004a44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80047ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80047ee:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80047f6:	4993      	ldr	r1, [pc, #588]	; (8004a44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80047f8:	4313      	orrs	r3, r2
 80047fa:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004806:	2b00      	cmp	r3, #0
 8004808:	d00a      	beq.n	8004820 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800480a:	4b8e      	ldr	r3, [pc, #568]	; (8004a44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800480c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004810:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004818:	498a      	ldr	r1, [pc, #552]	; (8004a44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800481a:	4313      	orrs	r3, r2
 800481c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004828:	2b00      	cmp	r3, #0
 800482a:	d00a      	beq.n	8004842 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800482c:	4b85      	ldr	r3, [pc, #532]	; (8004a44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800482e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004832:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800483a:	4982      	ldr	r1, [pc, #520]	; (8004a44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800483c:	4313      	orrs	r3, r2
 800483e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800484a:	2b00      	cmp	r3, #0
 800484c:	d00a      	beq.n	8004864 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800484e:	4b7d      	ldr	r3, [pc, #500]	; (8004a44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004850:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004854:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800485c:	4979      	ldr	r1, [pc, #484]	; (8004a44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800485e:	4313      	orrs	r3, r2
 8004860:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800486c:	2b00      	cmp	r3, #0
 800486e:	d00a      	beq.n	8004886 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004870:	4b74      	ldr	r3, [pc, #464]	; (8004a44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004872:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004876:	f023 0203 	bic.w	r2, r3, #3
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800487e:	4971      	ldr	r1, [pc, #452]	; (8004a44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004880:	4313      	orrs	r3, r2
 8004882:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800488e:	2b00      	cmp	r3, #0
 8004890:	d00a      	beq.n	80048a8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004892:	4b6c      	ldr	r3, [pc, #432]	; (8004a44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004894:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004898:	f023 020c 	bic.w	r2, r3, #12
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80048a0:	4968      	ldr	r1, [pc, #416]	; (8004a44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80048a2:	4313      	orrs	r3, r2
 80048a4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d00a      	beq.n	80048ca <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80048b4:	4b63      	ldr	r3, [pc, #396]	; (8004a44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80048b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80048ba:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80048c2:	4960      	ldr	r1, [pc, #384]	; (8004a44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80048c4:	4313      	orrs	r3, r2
 80048c6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d00a      	beq.n	80048ec <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80048d6:	4b5b      	ldr	r3, [pc, #364]	; (8004a44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80048d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80048dc:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80048e4:	4957      	ldr	r1, [pc, #348]	; (8004a44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80048e6:	4313      	orrs	r3, r2
 80048e8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d00a      	beq.n	800490e <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80048f8:	4b52      	ldr	r3, [pc, #328]	; (8004a44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80048fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80048fe:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004906:	494f      	ldr	r1, [pc, #316]	; (8004a44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004908:	4313      	orrs	r3, r2
 800490a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004916:	2b00      	cmp	r3, #0
 8004918:	d00a      	beq.n	8004930 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800491a:	4b4a      	ldr	r3, [pc, #296]	; (8004a44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800491c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004920:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004928:	4946      	ldr	r1, [pc, #280]	; (8004a44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800492a:	4313      	orrs	r3, r2
 800492c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004938:	2b00      	cmp	r3, #0
 800493a:	d00a      	beq.n	8004952 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 800493c:	4b41      	ldr	r3, [pc, #260]	; (8004a44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800493e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004942:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800494a:	493e      	ldr	r1, [pc, #248]	; (8004a44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800494c:	4313      	orrs	r3, r2
 800494e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800495a:	2b00      	cmp	r3, #0
 800495c:	d00a      	beq.n	8004974 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800495e:	4b39      	ldr	r3, [pc, #228]	; (8004a44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004960:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004964:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800496c:	4935      	ldr	r1, [pc, #212]	; (8004a44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800496e:	4313      	orrs	r3, r2
 8004970:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800497c:	2b00      	cmp	r3, #0
 800497e:	d00a      	beq.n	8004996 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004980:	4b30      	ldr	r3, [pc, #192]	; (8004a44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004982:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004986:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800498e:	492d      	ldr	r1, [pc, #180]	; (8004a44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004990:	4313      	orrs	r3, r2
 8004992:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d011      	beq.n	80049c6 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80049a2:	4b28      	ldr	r3, [pc, #160]	; (8004a44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80049a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80049a8:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80049b0:	4924      	ldr	r1, [pc, #144]	; (8004a44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80049b2:	4313      	orrs	r3, r2
 80049b4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80049bc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80049c0:	d101      	bne.n	80049c6 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 80049c2:	2301      	movs	r3, #1
 80049c4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	f003 0308 	and.w	r3, r3, #8
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d001      	beq.n	80049d6 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 80049d2:	2301      	movs	r3, #1
 80049d4:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d00a      	beq.n	80049f8 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80049e2:	4b18      	ldr	r3, [pc, #96]	; (8004a44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80049e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80049e8:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80049f0:	4914      	ldr	r1, [pc, #80]	; (8004a44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80049f2:	4313      	orrs	r3, r2
 80049f4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d00b      	beq.n	8004a1c <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004a04:	4b0f      	ldr	r3, [pc, #60]	; (8004a44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004a06:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a0a:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004a14:	490b      	ldr	r1, [pc, #44]	; (8004a44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004a16:	4313      	orrs	r3, r2
 8004a18:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d00f      	beq.n	8004a48 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8004a28:	4b06      	ldr	r3, [pc, #24]	; (8004a44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004a2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a2e:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004a38:	4902      	ldr	r1, [pc, #8]	; (8004a44 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004a3a:	4313      	orrs	r3, r2
 8004a3c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8004a40:	e002      	b.n	8004a48 <HAL_RCCEx_PeriphCLKConfig+0x494>
 8004a42:	bf00      	nop
 8004a44:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d00b      	beq.n	8004a6c <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004a54:	4b8a      	ldr	r3, [pc, #552]	; (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004a56:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004a5a:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a64:	4986      	ldr	r1, [pc, #536]	; (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004a66:	4313      	orrs	r3, r2
 8004a68:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d00b      	beq.n	8004a90 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8004a78:	4b81      	ldr	r3, [pc, #516]	; (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004a7a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004a7e:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004a88:	497d      	ldr	r1, [pc, #500]	; (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004a8a:	4313      	orrs	r3, r2
 8004a8c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004a90:	69fb      	ldr	r3, [r7, #28]
 8004a92:	2b01      	cmp	r3, #1
 8004a94:	d006      	beq.n	8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	f000 80d6 	beq.w	8004c50 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004aa4:	4b76      	ldr	r3, [pc, #472]	; (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	4a75      	ldr	r2, [pc, #468]	; (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004aaa:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004aae:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004ab0:	f7fd fd3e 	bl	8002530 <HAL_GetTick>
 8004ab4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004ab6:	e008      	b.n	8004aca <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004ab8:	f7fd fd3a 	bl	8002530 <HAL_GetTick>
 8004abc:	4602      	mov	r2, r0
 8004abe:	697b      	ldr	r3, [r7, #20]
 8004ac0:	1ad3      	subs	r3, r2, r3
 8004ac2:	2b64      	cmp	r3, #100	; 0x64
 8004ac4:	d901      	bls.n	8004aca <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004ac6:	2303      	movs	r3, #3
 8004ac8:	e195      	b.n	8004df6 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004aca:	4b6d      	ldr	r3, [pc, #436]	; (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d1f0      	bne.n	8004ab8 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	f003 0301 	and.w	r3, r3, #1
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d021      	beq.n	8004b26 <HAL_RCCEx_PeriphCLKConfig+0x572>
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d11d      	bne.n	8004b26 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004aea:	4b65      	ldr	r3, [pc, #404]	; (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004aec:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004af0:	0c1b      	lsrs	r3, r3, #16
 8004af2:	f003 0303 	and.w	r3, r3, #3
 8004af6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004af8:	4b61      	ldr	r3, [pc, #388]	; (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004afa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004afe:	0e1b      	lsrs	r3, r3, #24
 8004b00:	f003 030f 	and.w	r3, r3, #15
 8004b04:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	685b      	ldr	r3, [r3, #4]
 8004b0a:	019a      	lsls	r2, r3, #6
 8004b0c:	693b      	ldr	r3, [r7, #16]
 8004b0e:	041b      	lsls	r3, r3, #16
 8004b10:	431a      	orrs	r2, r3
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	061b      	lsls	r3, r3, #24
 8004b16:	431a      	orrs	r2, r3
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	689b      	ldr	r3, [r3, #8]
 8004b1c:	071b      	lsls	r3, r3, #28
 8004b1e:	4958      	ldr	r1, [pc, #352]	; (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004b20:	4313      	orrs	r3, r2
 8004b22:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d004      	beq.n	8004b3c <HAL_RCCEx_PeriphCLKConfig+0x588>
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b36:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004b3a:	d00a      	beq.n	8004b52 <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d02e      	beq.n	8004ba6 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b4c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004b50:	d129      	bne.n	8004ba6 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004b52:	4b4b      	ldr	r3, [pc, #300]	; (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004b54:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004b58:	0c1b      	lsrs	r3, r3, #16
 8004b5a:	f003 0303 	and.w	r3, r3, #3
 8004b5e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004b60:	4b47      	ldr	r3, [pc, #284]	; (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004b62:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004b66:	0f1b      	lsrs	r3, r3, #28
 8004b68:	f003 0307 	and.w	r3, r3, #7
 8004b6c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	685b      	ldr	r3, [r3, #4]
 8004b72:	019a      	lsls	r2, r3, #6
 8004b74:	693b      	ldr	r3, [r7, #16]
 8004b76:	041b      	lsls	r3, r3, #16
 8004b78:	431a      	orrs	r2, r3
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	68db      	ldr	r3, [r3, #12]
 8004b7e:	061b      	lsls	r3, r3, #24
 8004b80:	431a      	orrs	r2, r3
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	071b      	lsls	r3, r3, #28
 8004b86:	493e      	ldr	r1, [pc, #248]	; (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004b88:	4313      	orrs	r3, r2
 8004b8a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8004b8e:	4b3c      	ldr	r3, [pc, #240]	; (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004b90:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004b94:	f023 021f 	bic.w	r2, r3, #31
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b9c:	3b01      	subs	r3, #1
 8004b9e:	4938      	ldr	r1, [pc, #224]	; (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004ba0:	4313      	orrs	r3, r2
 8004ba2:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d01d      	beq.n	8004bee <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004bb2:	4b33      	ldr	r3, [pc, #204]	; (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004bb4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004bb8:	0e1b      	lsrs	r3, r3, #24
 8004bba:	f003 030f 	and.w	r3, r3, #15
 8004bbe:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004bc0:	4b2f      	ldr	r3, [pc, #188]	; (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004bc2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004bc6:	0f1b      	lsrs	r3, r3, #28
 8004bc8:	f003 0307 	and.w	r3, r3, #7
 8004bcc:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	685b      	ldr	r3, [r3, #4]
 8004bd2:	019a      	lsls	r2, r3, #6
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	691b      	ldr	r3, [r3, #16]
 8004bd8:	041b      	lsls	r3, r3, #16
 8004bda:	431a      	orrs	r2, r3
 8004bdc:	693b      	ldr	r3, [r7, #16]
 8004bde:	061b      	lsls	r3, r3, #24
 8004be0:	431a      	orrs	r2, r3
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	071b      	lsls	r3, r3, #28
 8004be6:	4926      	ldr	r1, [pc, #152]	; (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004be8:	4313      	orrs	r3, r2
 8004bea:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d011      	beq.n	8004c1e <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	685b      	ldr	r3, [r3, #4]
 8004bfe:	019a      	lsls	r2, r3, #6
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	691b      	ldr	r3, [r3, #16]
 8004c04:	041b      	lsls	r3, r3, #16
 8004c06:	431a      	orrs	r2, r3
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	68db      	ldr	r3, [r3, #12]
 8004c0c:	061b      	lsls	r3, r3, #24
 8004c0e:	431a      	orrs	r2, r3
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	689b      	ldr	r3, [r3, #8]
 8004c14:	071b      	lsls	r3, r3, #28
 8004c16:	491a      	ldr	r1, [pc, #104]	; (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004c18:	4313      	orrs	r3, r2
 8004c1a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004c1e:	4b18      	ldr	r3, [pc, #96]	; (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	4a17      	ldr	r2, [pc, #92]	; (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004c24:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004c28:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004c2a:	f7fd fc81 	bl	8002530 <HAL_GetTick>
 8004c2e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004c30:	e008      	b.n	8004c44 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004c32:	f7fd fc7d 	bl	8002530 <HAL_GetTick>
 8004c36:	4602      	mov	r2, r0
 8004c38:	697b      	ldr	r3, [r7, #20]
 8004c3a:	1ad3      	subs	r3, r2, r3
 8004c3c:	2b64      	cmp	r3, #100	; 0x64
 8004c3e:	d901      	bls.n	8004c44 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004c40:	2303      	movs	r3, #3
 8004c42:	e0d8      	b.n	8004df6 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004c44:	4b0e      	ldr	r3, [pc, #56]	; (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d0f0      	beq.n	8004c32 <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8004c50:	69bb      	ldr	r3, [r7, #24]
 8004c52:	2b01      	cmp	r3, #1
 8004c54:	f040 80ce 	bne.w	8004df4 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8004c58:	4b09      	ldr	r3, [pc, #36]	; (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	4a08      	ldr	r2, [pc, #32]	; (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004c5e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004c62:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004c64:	f7fd fc64 	bl	8002530 <HAL_GetTick>
 8004c68:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004c6a:	e00b      	b.n	8004c84 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004c6c:	f7fd fc60 	bl	8002530 <HAL_GetTick>
 8004c70:	4602      	mov	r2, r0
 8004c72:	697b      	ldr	r3, [r7, #20]
 8004c74:	1ad3      	subs	r3, r2, r3
 8004c76:	2b64      	cmp	r3, #100	; 0x64
 8004c78:	d904      	bls.n	8004c84 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004c7a:	2303      	movs	r3, #3
 8004c7c:	e0bb      	b.n	8004df6 <HAL_RCCEx_PeriphCLKConfig+0x842>
 8004c7e:	bf00      	nop
 8004c80:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004c84:	4b5e      	ldr	r3, [pc, #376]	; (8004e00 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004c8c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004c90:	d0ec      	beq.n	8004c6c <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d003      	beq.n	8004ca6 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d009      	beq.n	8004cba <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d02e      	beq.n	8004d10 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d12a      	bne.n	8004d10 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004cba:	4b51      	ldr	r3, [pc, #324]	; (8004e00 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004cbc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004cc0:	0c1b      	lsrs	r3, r3, #16
 8004cc2:	f003 0303 	and.w	r3, r3, #3
 8004cc6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004cc8:	4b4d      	ldr	r3, [pc, #308]	; (8004e00 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004cca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004cce:	0f1b      	lsrs	r3, r3, #28
 8004cd0:	f003 0307 	and.w	r3, r3, #7
 8004cd4:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	695b      	ldr	r3, [r3, #20]
 8004cda:	019a      	lsls	r2, r3, #6
 8004cdc:	693b      	ldr	r3, [r7, #16]
 8004cde:	041b      	lsls	r3, r3, #16
 8004ce0:	431a      	orrs	r2, r3
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	699b      	ldr	r3, [r3, #24]
 8004ce6:	061b      	lsls	r3, r3, #24
 8004ce8:	431a      	orrs	r2, r3
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	071b      	lsls	r3, r3, #28
 8004cee:	4944      	ldr	r1, [pc, #272]	; (8004e00 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004cf0:	4313      	orrs	r3, r2
 8004cf2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8004cf6:	4b42      	ldr	r3, [pc, #264]	; (8004e00 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004cf8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004cfc:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d04:	3b01      	subs	r3, #1
 8004d06:	021b      	lsls	r3, r3, #8
 8004d08:	493d      	ldr	r1, [pc, #244]	; (8004e00 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004d0a:	4313      	orrs	r3, r2
 8004d0c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d022      	beq.n	8004d62 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004d20:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004d24:	d11d      	bne.n	8004d62 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004d26:	4b36      	ldr	r3, [pc, #216]	; (8004e00 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004d28:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d2c:	0e1b      	lsrs	r3, r3, #24
 8004d2e:	f003 030f 	and.w	r3, r3, #15
 8004d32:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004d34:	4b32      	ldr	r3, [pc, #200]	; (8004e00 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004d36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d3a:	0f1b      	lsrs	r3, r3, #28
 8004d3c:	f003 0307 	and.w	r3, r3, #7
 8004d40:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	695b      	ldr	r3, [r3, #20]
 8004d46:	019a      	lsls	r2, r3, #6
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	6a1b      	ldr	r3, [r3, #32]
 8004d4c:	041b      	lsls	r3, r3, #16
 8004d4e:	431a      	orrs	r2, r3
 8004d50:	693b      	ldr	r3, [r7, #16]
 8004d52:	061b      	lsls	r3, r3, #24
 8004d54:	431a      	orrs	r2, r3
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	071b      	lsls	r3, r3, #28
 8004d5a:	4929      	ldr	r1, [pc, #164]	; (8004e00 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004d5c:	4313      	orrs	r3, r2
 8004d5e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	f003 0308 	and.w	r3, r3, #8
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d028      	beq.n	8004dc0 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004d6e:	4b24      	ldr	r3, [pc, #144]	; (8004e00 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004d70:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d74:	0e1b      	lsrs	r3, r3, #24
 8004d76:	f003 030f 	and.w	r3, r3, #15
 8004d7a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004d7c:	4b20      	ldr	r3, [pc, #128]	; (8004e00 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004d7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d82:	0c1b      	lsrs	r3, r3, #16
 8004d84:	f003 0303 	and.w	r3, r3, #3
 8004d88:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	695b      	ldr	r3, [r3, #20]
 8004d8e:	019a      	lsls	r2, r3, #6
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	041b      	lsls	r3, r3, #16
 8004d94:	431a      	orrs	r2, r3
 8004d96:	693b      	ldr	r3, [r7, #16]
 8004d98:	061b      	lsls	r3, r3, #24
 8004d9a:	431a      	orrs	r2, r3
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	69db      	ldr	r3, [r3, #28]
 8004da0:	071b      	lsls	r3, r3, #28
 8004da2:	4917      	ldr	r1, [pc, #92]	; (8004e00 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004da4:	4313      	orrs	r3, r2
 8004da6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8004daa:	4b15      	ldr	r3, [pc, #84]	; (8004e00 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004dac:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004db0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004db8:	4911      	ldr	r1, [pc, #68]	; (8004e00 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004dba:	4313      	orrs	r3, r2
 8004dbc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8004dc0:	4b0f      	ldr	r3, [pc, #60]	; (8004e00 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	4a0e      	ldr	r2, [pc, #56]	; (8004e00 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004dc6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004dca:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004dcc:	f7fd fbb0 	bl	8002530 <HAL_GetTick>
 8004dd0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004dd2:	e008      	b.n	8004de6 <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004dd4:	f7fd fbac 	bl	8002530 <HAL_GetTick>
 8004dd8:	4602      	mov	r2, r0
 8004dda:	697b      	ldr	r3, [r7, #20]
 8004ddc:	1ad3      	subs	r3, r2, r3
 8004dde:	2b64      	cmp	r3, #100	; 0x64
 8004de0:	d901      	bls.n	8004de6 <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004de2:	2303      	movs	r3, #3
 8004de4:	e007      	b.n	8004df6 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004de6:	4b06      	ldr	r3, [pc, #24]	; (8004e00 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004dee:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004df2:	d1ef      	bne.n	8004dd4 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8004df4:	2300      	movs	r3, #0
}
 8004df6:	4618      	mov	r0, r3
 8004df8:	3720      	adds	r7, #32
 8004dfa:	46bd      	mov	sp, r7
 8004dfc:	bd80      	pop	{r7, pc}
 8004dfe:	bf00      	nop
 8004e00:	40023800 	.word	0x40023800

08004e04 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004e04:	b580      	push	{r7, lr}
 8004e06:	b082      	sub	sp, #8
 8004e08:	af00      	add	r7, sp, #0
 8004e0a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d101      	bne.n	8004e16 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004e12:	2301      	movs	r3, #1
 8004e14:	e049      	b.n	8004eaa <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004e1c:	b2db      	uxtb	r3, r3
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d106      	bne.n	8004e30 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	2200      	movs	r2, #0
 8004e26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004e2a:	6878      	ldr	r0, [r7, #4]
 8004e2c:	f7fd f886 	bl	8001f3c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	2202      	movs	r2, #2
 8004e34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681a      	ldr	r2, [r3, #0]
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	3304      	adds	r3, #4
 8004e40:	4619      	mov	r1, r3
 8004e42:	4610      	mov	r0, r2
 8004e44:	f000 fd32 	bl	80058ac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	2201      	movs	r2, #1
 8004e4c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	2201      	movs	r2, #1
 8004e54:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	2201      	movs	r2, #1
 8004e5c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	2201      	movs	r2, #1
 8004e64:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	2201      	movs	r2, #1
 8004e6c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	2201      	movs	r2, #1
 8004e74:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	2201      	movs	r2, #1
 8004e7c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	2201      	movs	r2, #1
 8004e84:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	2201      	movs	r2, #1
 8004e8c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	2201      	movs	r2, #1
 8004e94:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	2201      	movs	r2, #1
 8004e9c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	2201      	movs	r2, #1
 8004ea4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004ea8:	2300      	movs	r3, #0
}
 8004eaa:	4618      	mov	r0, r3
 8004eac:	3708      	adds	r7, #8
 8004eae:	46bd      	mov	sp, r7
 8004eb0:	bd80      	pop	{r7, pc}
	...

08004eb4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004eb4:	b480      	push	{r7}
 8004eb6:	b085      	sub	sp, #20
 8004eb8:	af00      	add	r7, sp, #0
 8004eba:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ec2:	b2db      	uxtb	r3, r3
 8004ec4:	2b01      	cmp	r3, #1
 8004ec6:	d001      	beq.n	8004ecc <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004ec8:	2301      	movs	r3, #1
 8004eca:	e04c      	b.n	8004f66 <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	2202      	movs	r2, #2
 8004ed0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	4a26      	ldr	r2, [pc, #152]	; (8004f74 <HAL_TIM_Base_Start+0xc0>)
 8004eda:	4293      	cmp	r3, r2
 8004edc:	d022      	beq.n	8004f24 <HAL_TIM_Base_Start+0x70>
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ee6:	d01d      	beq.n	8004f24 <HAL_TIM_Base_Start+0x70>
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	4a22      	ldr	r2, [pc, #136]	; (8004f78 <HAL_TIM_Base_Start+0xc4>)
 8004eee:	4293      	cmp	r3, r2
 8004ef0:	d018      	beq.n	8004f24 <HAL_TIM_Base_Start+0x70>
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	4a21      	ldr	r2, [pc, #132]	; (8004f7c <HAL_TIM_Base_Start+0xc8>)
 8004ef8:	4293      	cmp	r3, r2
 8004efa:	d013      	beq.n	8004f24 <HAL_TIM_Base_Start+0x70>
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	4a1f      	ldr	r2, [pc, #124]	; (8004f80 <HAL_TIM_Base_Start+0xcc>)
 8004f02:	4293      	cmp	r3, r2
 8004f04:	d00e      	beq.n	8004f24 <HAL_TIM_Base_Start+0x70>
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	4a1e      	ldr	r2, [pc, #120]	; (8004f84 <HAL_TIM_Base_Start+0xd0>)
 8004f0c:	4293      	cmp	r3, r2
 8004f0e:	d009      	beq.n	8004f24 <HAL_TIM_Base_Start+0x70>
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	4a1c      	ldr	r2, [pc, #112]	; (8004f88 <HAL_TIM_Base_Start+0xd4>)
 8004f16:	4293      	cmp	r3, r2
 8004f18:	d004      	beq.n	8004f24 <HAL_TIM_Base_Start+0x70>
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	4a1b      	ldr	r2, [pc, #108]	; (8004f8c <HAL_TIM_Base_Start+0xd8>)
 8004f20:	4293      	cmp	r3, r2
 8004f22:	d115      	bne.n	8004f50 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	689a      	ldr	r2, [r3, #8]
 8004f2a:	4b19      	ldr	r3, [pc, #100]	; (8004f90 <HAL_TIM_Base_Start+0xdc>)
 8004f2c:	4013      	ands	r3, r2
 8004f2e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	2b06      	cmp	r3, #6
 8004f34:	d015      	beq.n	8004f62 <HAL_TIM_Base_Start+0xae>
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004f3c:	d011      	beq.n	8004f62 <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	681a      	ldr	r2, [r3, #0]
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	f042 0201 	orr.w	r2, r2, #1
 8004f4c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f4e:	e008      	b.n	8004f62 <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	681a      	ldr	r2, [r3, #0]
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	f042 0201 	orr.w	r2, r2, #1
 8004f5e:	601a      	str	r2, [r3, #0]
 8004f60:	e000      	b.n	8004f64 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f62:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004f64:	2300      	movs	r3, #0
}
 8004f66:	4618      	mov	r0, r3
 8004f68:	3714      	adds	r7, #20
 8004f6a:	46bd      	mov	sp, r7
 8004f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f70:	4770      	bx	lr
 8004f72:	bf00      	nop
 8004f74:	40010000 	.word	0x40010000
 8004f78:	40000400 	.word	0x40000400
 8004f7c:	40000800 	.word	0x40000800
 8004f80:	40000c00 	.word	0x40000c00
 8004f84:	40010400 	.word	0x40010400
 8004f88:	40014000 	.word	0x40014000
 8004f8c:	40001800 	.word	0x40001800
 8004f90:	00010007 	.word	0x00010007

08004f94 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004f94:	b580      	push	{r7, lr}
 8004f96:	b082      	sub	sp, #8
 8004f98:	af00      	add	r7, sp, #0
 8004f9a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d101      	bne.n	8004fa6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004fa2:	2301      	movs	r3, #1
 8004fa4:	e049      	b.n	800503a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004fac:	b2db      	uxtb	r3, r3
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d106      	bne.n	8004fc0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	2200      	movs	r2, #0
 8004fb6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004fba:	6878      	ldr	r0, [r7, #4]
 8004fbc:	f000 f841 	bl	8005042 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	2202      	movs	r2, #2
 8004fc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681a      	ldr	r2, [r3, #0]
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	3304      	adds	r3, #4
 8004fd0:	4619      	mov	r1, r3
 8004fd2:	4610      	mov	r0, r2
 8004fd4:	f000 fc6a 	bl	80058ac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	2201      	movs	r2, #1
 8004fdc:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	2201      	movs	r2, #1
 8004fe4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	2201      	movs	r2, #1
 8004fec:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	2201      	movs	r2, #1
 8004ff4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	2201      	movs	r2, #1
 8004ffc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	2201      	movs	r2, #1
 8005004:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	2201      	movs	r2, #1
 800500c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	2201      	movs	r2, #1
 8005014:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	2201      	movs	r2, #1
 800501c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	2201      	movs	r2, #1
 8005024:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	2201      	movs	r2, #1
 800502c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	2201      	movs	r2, #1
 8005034:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005038:	2300      	movs	r3, #0
}
 800503a:	4618      	mov	r0, r3
 800503c:	3708      	adds	r7, #8
 800503e:	46bd      	mov	sp, r7
 8005040:	bd80      	pop	{r7, pc}

08005042 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005042:	b480      	push	{r7}
 8005044:	b083      	sub	sp, #12
 8005046:	af00      	add	r7, sp, #0
 8005048:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800504a:	bf00      	nop
 800504c:	370c      	adds	r7, #12
 800504e:	46bd      	mov	sp, r7
 8005050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005054:	4770      	bx	lr
	...

08005058 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005058:	b580      	push	{r7, lr}
 800505a:	b084      	sub	sp, #16
 800505c:	af00      	add	r7, sp, #0
 800505e:	6078      	str	r0, [r7, #4]
 8005060:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005062:	683b      	ldr	r3, [r7, #0]
 8005064:	2b00      	cmp	r3, #0
 8005066:	d109      	bne.n	800507c <HAL_TIM_PWM_Start+0x24>
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800506e:	b2db      	uxtb	r3, r3
 8005070:	2b01      	cmp	r3, #1
 8005072:	bf14      	ite	ne
 8005074:	2301      	movne	r3, #1
 8005076:	2300      	moveq	r3, #0
 8005078:	b2db      	uxtb	r3, r3
 800507a:	e03c      	b.n	80050f6 <HAL_TIM_PWM_Start+0x9e>
 800507c:	683b      	ldr	r3, [r7, #0]
 800507e:	2b04      	cmp	r3, #4
 8005080:	d109      	bne.n	8005096 <HAL_TIM_PWM_Start+0x3e>
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005088:	b2db      	uxtb	r3, r3
 800508a:	2b01      	cmp	r3, #1
 800508c:	bf14      	ite	ne
 800508e:	2301      	movne	r3, #1
 8005090:	2300      	moveq	r3, #0
 8005092:	b2db      	uxtb	r3, r3
 8005094:	e02f      	b.n	80050f6 <HAL_TIM_PWM_Start+0x9e>
 8005096:	683b      	ldr	r3, [r7, #0]
 8005098:	2b08      	cmp	r3, #8
 800509a:	d109      	bne.n	80050b0 <HAL_TIM_PWM_Start+0x58>
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80050a2:	b2db      	uxtb	r3, r3
 80050a4:	2b01      	cmp	r3, #1
 80050a6:	bf14      	ite	ne
 80050a8:	2301      	movne	r3, #1
 80050aa:	2300      	moveq	r3, #0
 80050ac:	b2db      	uxtb	r3, r3
 80050ae:	e022      	b.n	80050f6 <HAL_TIM_PWM_Start+0x9e>
 80050b0:	683b      	ldr	r3, [r7, #0]
 80050b2:	2b0c      	cmp	r3, #12
 80050b4:	d109      	bne.n	80050ca <HAL_TIM_PWM_Start+0x72>
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80050bc:	b2db      	uxtb	r3, r3
 80050be:	2b01      	cmp	r3, #1
 80050c0:	bf14      	ite	ne
 80050c2:	2301      	movne	r3, #1
 80050c4:	2300      	moveq	r3, #0
 80050c6:	b2db      	uxtb	r3, r3
 80050c8:	e015      	b.n	80050f6 <HAL_TIM_PWM_Start+0x9e>
 80050ca:	683b      	ldr	r3, [r7, #0]
 80050cc:	2b10      	cmp	r3, #16
 80050ce:	d109      	bne.n	80050e4 <HAL_TIM_PWM_Start+0x8c>
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80050d6:	b2db      	uxtb	r3, r3
 80050d8:	2b01      	cmp	r3, #1
 80050da:	bf14      	ite	ne
 80050dc:	2301      	movne	r3, #1
 80050de:	2300      	moveq	r3, #0
 80050e0:	b2db      	uxtb	r3, r3
 80050e2:	e008      	b.n	80050f6 <HAL_TIM_PWM_Start+0x9e>
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80050ea:	b2db      	uxtb	r3, r3
 80050ec:	2b01      	cmp	r3, #1
 80050ee:	bf14      	ite	ne
 80050f0:	2301      	movne	r3, #1
 80050f2:	2300      	moveq	r3, #0
 80050f4:	b2db      	uxtb	r3, r3
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d001      	beq.n	80050fe <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80050fa:	2301      	movs	r3, #1
 80050fc:	e092      	b.n	8005224 <HAL_TIM_PWM_Start+0x1cc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80050fe:	683b      	ldr	r3, [r7, #0]
 8005100:	2b00      	cmp	r3, #0
 8005102:	d104      	bne.n	800510e <HAL_TIM_PWM_Start+0xb6>
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	2202      	movs	r2, #2
 8005108:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800510c:	e023      	b.n	8005156 <HAL_TIM_PWM_Start+0xfe>
 800510e:	683b      	ldr	r3, [r7, #0]
 8005110:	2b04      	cmp	r3, #4
 8005112:	d104      	bne.n	800511e <HAL_TIM_PWM_Start+0xc6>
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	2202      	movs	r2, #2
 8005118:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800511c:	e01b      	b.n	8005156 <HAL_TIM_PWM_Start+0xfe>
 800511e:	683b      	ldr	r3, [r7, #0]
 8005120:	2b08      	cmp	r3, #8
 8005122:	d104      	bne.n	800512e <HAL_TIM_PWM_Start+0xd6>
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	2202      	movs	r2, #2
 8005128:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800512c:	e013      	b.n	8005156 <HAL_TIM_PWM_Start+0xfe>
 800512e:	683b      	ldr	r3, [r7, #0]
 8005130:	2b0c      	cmp	r3, #12
 8005132:	d104      	bne.n	800513e <HAL_TIM_PWM_Start+0xe6>
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	2202      	movs	r2, #2
 8005138:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800513c:	e00b      	b.n	8005156 <HAL_TIM_PWM_Start+0xfe>
 800513e:	683b      	ldr	r3, [r7, #0]
 8005140:	2b10      	cmp	r3, #16
 8005142:	d104      	bne.n	800514e <HAL_TIM_PWM_Start+0xf6>
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	2202      	movs	r2, #2
 8005148:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800514c:	e003      	b.n	8005156 <HAL_TIM_PWM_Start+0xfe>
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	2202      	movs	r2, #2
 8005152:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	2201      	movs	r2, #1
 800515c:	6839      	ldr	r1, [r7, #0]
 800515e:	4618      	mov	r0, r3
 8005160:	f000 ff3c 	bl	8005fdc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	4a30      	ldr	r2, [pc, #192]	; (800522c <HAL_TIM_PWM_Start+0x1d4>)
 800516a:	4293      	cmp	r3, r2
 800516c:	d004      	beq.n	8005178 <HAL_TIM_PWM_Start+0x120>
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	4a2f      	ldr	r2, [pc, #188]	; (8005230 <HAL_TIM_PWM_Start+0x1d8>)
 8005174:	4293      	cmp	r3, r2
 8005176:	d101      	bne.n	800517c <HAL_TIM_PWM_Start+0x124>
 8005178:	2301      	movs	r3, #1
 800517a:	e000      	b.n	800517e <HAL_TIM_PWM_Start+0x126>
 800517c:	2300      	movs	r3, #0
 800517e:	2b00      	cmp	r3, #0
 8005180:	d007      	beq.n	8005192 <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005190:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	4a25      	ldr	r2, [pc, #148]	; (800522c <HAL_TIM_PWM_Start+0x1d4>)
 8005198:	4293      	cmp	r3, r2
 800519a:	d022      	beq.n	80051e2 <HAL_TIM_PWM_Start+0x18a>
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80051a4:	d01d      	beq.n	80051e2 <HAL_TIM_PWM_Start+0x18a>
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	4a22      	ldr	r2, [pc, #136]	; (8005234 <HAL_TIM_PWM_Start+0x1dc>)
 80051ac:	4293      	cmp	r3, r2
 80051ae:	d018      	beq.n	80051e2 <HAL_TIM_PWM_Start+0x18a>
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	4a20      	ldr	r2, [pc, #128]	; (8005238 <HAL_TIM_PWM_Start+0x1e0>)
 80051b6:	4293      	cmp	r3, r2
 80051b8:	d013      	beq.n	80051e2 <HAL_TIM_PWM_Start+0x18a>
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	4a1f      	ldr	r2, [pc, #124]	; (800523c <HAL_TIM_PWM_Start+0x1e4>)
 80051c0:	4293      	cmp	r3, r2
 80051c2:	d00e      	beq.n	80051e2 <HAL_TIM_PWM_Start+0x18a>
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	4a19      	ldr	r2, [pc, #100]	; (8005230 <HAL_TIM_PWM_Start+0x1d8>)
 80051ca:	4293      	cmp	r3, r2
 80051cc:	d009      	beq.n	80051e2 <HAL_TIM_PWM_Start+0x18a>
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	4a1b      	ldr	r2, [pc, #108]	; (8005240 <HAL_TIM_PWM_Start+0x1e8>)
 80051d4:	4293      	cmp	r3, r2
 80051d6:	d004      	beq.n	80051e2 <HAL_TIM_PWM_Start+0x18a>
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	4a19      	ldr	r2, [pc, #100]	; (8005244 <HAL_TIM_PWM_Start+0x1ec>)
 80051de:	4293      	cmp	r3, r2
 80051e0:	d115      	bne.n	800520e <HAL_TIM_PWM_Start+0x1b6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	689a      	ldr	r2, [r3, #8]
 80051e8:	4b17      	ldr	r3, [pc, #92]	; (8005248 <HAL_TIM_PWM_Start+0x1f0>)
 80051ea:	4013      	ands	r3, r2
 80051ec:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	2b06      	cmp	r3, #6
 80051f2:	d015      	beq.n	8005220 <HAL_TIM_PWM_Start+0x1c8>
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80051fa:	d011      	beq.n	8005220 <HAL_TIM_PWM_Start+0x1c8>
    {
      __HAL_TIM_ENABLE(htim);
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	681a      	ldr	r2, [r3, #0]
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	f042 0201 	orr.w	r2, r2, #1
 800520a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800520c:	e008      	b.n	8005220 <HAL_TIM_PWM_Start+0x1c8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	681a      	ldr	r2, [r3, #0]
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	f042 0201 	orr.w	r2, r2, #1
 800521c:	601a      	str	r2, [r3, #0]
 800521e:	e000      	b.n	8005222 <HAL_TIM_PWM_Start+0x1ca>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005220:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005222:	2300      	movs	r3, #0
}
 8005224:	4618      	mov	r0, r3
 8005226:	3710      	adds	r7, #16
 8005228:	46bd      	mov	sp, r7
 800522a:	bd80      	pop	{r7, pc}
 800522c:	40010000 	.word	0x40010000
 8005230:	40010400 	.word	0x40010400
 8005234:	40000400 	.word	0x40000400
 8005238:	40000800 	.word	0x40000800
 800523c:	40000c00 	.word	0x40000c00
 8005240:	40014000 	.word	0x40014000
 8005244:	40001800 	.word	0x40001800
 8005248:	00010007 	.word	0x00010007

0800524c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800524c:	b580      	push	{r7, lr}
 800524e:	b082      	sub	sp, #8
 8005250:	af00      	add	r7, sp, #0
 8005252:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	691b      	ldr	r3, [r3, #16]
 800525a:	f003 0302 	and.w	r3, r3, #2
 800525e:	2b02      	cmp	r3, #2
 8005260:	d122      	bne.n	80052a8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	68db      	ldr	r3, [r3, #12]
 8005268:	f003 0302 	and.w	r3, r3, #2
 800526c:	2b02      	cmp	r3, #2
 800526e:	d11b      	bne.n	80052a8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	f06f 0202 	mvn.w	r2, #2
 8005278:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	2201      	movs	r2, #1
 800527e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	699b      	ldr	r3, [r3, #24]
 8005286:	f003 0303 	and.w	r3, r3, #3
 800528a:	2b00      	cmp	r3, #0
 800528c:	d003      	beq.n	8005296 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800528e:	6878      	ldr	r0, [r7, #4]
 8005290:	f000 faee 	bl	8005870 <HAL_TIM_IC_CaptureCallback>
 8005294:	e005      	b.n	80052a2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005296:	6878      	ldr	r0, [r7, #4]
 8005298:	f000 fae0 	bl	800585c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800529c:	6878      	ldr	r0, [r7, #4]
 800529e:	f000 faf1 	bl	8005884 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	2200      	movs	r2, #0
 80052a6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	691b      	ldr	r3, [r3, #16]
 80052ae:	f003 0304 	and.w	r3, r3, #4
 80052b2:	2b04      	cmp	r3, #4
 80052b4:	d122      	bne.n	80052fc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	68db      	ldr	r3, [r3, #12]
 80052bc:	f003 0304 	and.w	r3, r3, #4
 80052c0:	2b04      	cmp	r3, #4
 80052c2:	d11b      	bne.n	80052fc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	f06f 0204 	mvn.w	r2, #4
 80052cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	2202      	movs	r2, #2
 80052d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	699b      	ldr	r3, [r3, #24]
 80052da:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d003      	beq.n	80052ea <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80052e2:	6878      	ldr	r0, [r7, #4]
 80052e4:	f000 fac4 	bl	8005870 <HAL_TIM_IC_CaptureCallback>
 80052e8:	e005      	b.n	80052f6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80052ea:	6878      	ldr	r0, [r7, #4]
 80052ec:	f000 fab6 	bl	800585c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80052f0:	6878      	ldr	r0, [r7, #4]
 80052f2:	f000 fac7 	bl	8005884 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	2200      	movs	r2, #0
 80052fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	691b      	ldr	r3, [r3, #16]
 8005302:	f003 0308 	and.w	r3, r3, #8
 8005306:	2b08      	cmp	r3, #8
 8005308:	d122      	bne.n	8005350 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	68db      	ldr	r3, [r3, #12]
 8005310:	f003 0308 	and.w	r3, r3, #8
 8005314:	2b08      	cmp	r3, #8
 8005316:	d11b      	bne.n	8005350 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	f06f 0208 	mvn.w	r2, #8
 8005320:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	2204      	movs	r2, #4
 8005326:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	69db      	ldr	r3, [r3, #28]
 800532e:	f003 0303 	and.w	r3, r3, #3
 8005332:	2b00      	cmp	r3, #0
 8005334:	d003      	beq.n	800533e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005336:	6878      	ldr	r0, [r7, #4]
 8005338:	f000 fa9a 	bl	8005870 <HAL_TIM_IC_CaptureCallback>
 800533c:	e005      	b.n	800534a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800533e:	6878      	ldr	r0, [r7, #4]
 8005340:	f000 fa8c 	bl	800585c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005344:	6878      	ldr	r0, [r7, #4]
 8005346:	f000 fa9d 	bl	8005884 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	2200      	movs	r2, #0
 800534e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	691b      	ldr	r3, [r3, #16]
 8005356:	f003 0310 	and.w	r3, r3, #16
 800535a:	2b10      	cmp	r3, #16
 800535c:	d122      	bne.n	80053a4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	68db      	ldr	r3, [r3, #12]
 8005364:	f003 0310 	and.w	r3, r3, #16
 8005368:	2b10      	cmp	r3, #16
 800536a:	d11b      	bne.n	80053a4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	f06f 0210 	mvn.w	r2, #16
 8005374:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	2208      	movs	r2, #8
 800537a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	69db      	ldr	r3, [r3, #28]
 8005382:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005386:	2b00      	cmp	r3, #0
 8005388:	d003      	beq.n	8005392 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800538a:	6878      	ldr	r0, [r7, #4]
 800538c:	f000 fa70 	bl	8005870 <HAL_TIM_IC_CaptureCallback>
 8005390:	e005      	b.n	800539e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005392:	6878      	ldr	r0, [r7, #4]
 8005394:	f000 fa62 	bl	800585c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005398:	6878      	ldr	r0, [r7, #4]
 800539a:	f000 fa73 	bl	8005884 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	2200      	movs	r2, #0
 80053a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	691b      	ldr	r3, [r3, #16]
 80053aa:	f003 0301 	and.w	r3, r3, #1
 80053ae:	2b01      	cmp	r3, #1
 80053b0:	d10e      	bne.n	80053d0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	68db      	ldr	r3, [r3, #12]
 80053b8:	f003 0301 	and.w	r3, r3, #1
 80053bc:	2b01      	cmp	r3, #1
 80053be:	d107      	bne.n	80053d0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	f06f 0201 	mvn.w	r2, #1
 80053c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80053ca:	6878      	ldr	r0, [r7, #4]
 80053cc:	f000 fa3c 	bl	8005848 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	691b      	ldr	r3, [r3, #16]
 80053d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80053da:	2b80      	cmp	r3, #128	; 0x80
 80053dc:	d10e      	bne.n	80053fc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	68db      	ldr	r3, [r3, #12]
 80053e4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80053e8:	2b80      	cmp	r3, #128	; 0x80
 80053ea:	d107      	bne.n	80053fc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80053f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80053f6:	6878      	ldr	r0, [r7, #4]
 80053f8:	f000 feae 	bl	8006158 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	691b      	ldr	r3, [r3, #16]
 8005402:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005406:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800540a:	d10e      	bne.n	800542a <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	68db      	ldr	r3, [r3, #12]
 8005412:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005416:	2b80      	cmp	r3, #128	; 0x80
 8005418:	d107      	bne.n	800542a <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8005422:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005424:	6878      	ldr	r0, [r7, #4]
 8005426:	f000 fea1 	bl	800616c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	691b      	ldr	r3, [r3, #16]
 8005430:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005434:	2b40      	cmp	r3, #64	; 0x40
 8005436:	d10e      	bne.n	8005456 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	68db      	ldr	r3, [r3, #12]
 800543e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005442:	2b40      	cmp	r3, #64	; 0x40
 8005444:	d107      	bne.n	8005456 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800544e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005450:	6878      	ldr	r0, [r7, #4]
 8005452:	f000 fa21 	bl	8005898 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	691b      	ldr	r3, [r3, #16]
 800545c:	f003 0320 	and.w	r3, r3, #32
 8005460:	2b20      	cmp	r3, #32
 8005462:	d10e      	bne.n	8005482 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	68db      	ldr	r3, [r3, #12]
 800546a:	f003 0320 	and.w	r3, r3, #32
 800546e:	2b20      	cmp	r3, #32
 8005470:	d107      	bne.n	8005482 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	f06f 0220 	mvn.w	r2, #32
 800547a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800547c:	6878      	ldr	r0, [r7, #4]
 800547e:	f000 fe61 	bl	8006144 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005482:	bf00      	nop
 8005484:	3708      	adds	r7, #8
 8005486:	46bd      	mov	sp, r7
 8005488:	bd80      	pop	{r7, pc}
	...

0800548c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800548c:	b580      	push	{r7, lr}
 800548e:	b086      	sub	sp, #24
 8005490:	af00      	add	r7, sp, #0
 8005492:	60f8      	str	r0, [r7, #12]
 8005494:	60b9      	str	r1, [r7, #8]
 8005496:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005498:	2300      	movs	r3, #0
 800549a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80054a2:	2b01      	cmp	r3, #1
 80054a4:	d101      	bne.n	80054aa <HAL_TIM_PWM_ConfigChannel+0x1e>
 80054a6:	2302      	movs	r3, #2
 80054a8:	e0ff      	b.n	80056aa <HAL_TIM_PWM_ConfigChannel+0x21e>
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	2201      	movs	r2, #1
 80054ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	2b14      	cmp	r3, #20
 80054b6:	f200 80f0 	bhi.w	800569a <HAL_TIM_PWM_ConfigChannel+0x20e>
 80054ba:	a201      	add	r2, pc, #4	; (adr r2, 80054c0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80054bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054c0:	08005515 	.word	0x08005515
 80054c4:	0800569b 	.word	0x0800569b
 80054c8:	0800569b 	.word	0x0800569b
 80054cc:	0800569b 	.word	0x0800569b
 80054d0:	08005555 	.word	0x08005555
 80054d4:	0800569b 	.word	0x0800569b
 80054d8:	0800569b 	.word	0x0800569b
 80054dc:	0800569b 	.word	0x0800569b
 80054e0:	08005597 	.word	0x08005597
 80054e4:	0800569b 	.word	0x0800569b
 80054e8:	0800569b 	.word	0x0800569b
 80054ec:	0800569b 	.word	0x0800569b
 80054f0:	080055d7 	.word	0x080055d7
 80054f4:	0800569b 	.word	0x0800569b
 80054f8:	0800569b 	.word	0x0800569b
 80054fc:	0800569b 	.word	0x0800569b
 8005500:	08005619 	.word	0x08005619
 8005504:	0800569b 	.word	0x0800569b
 8005508:	0800569b 	.word	0x0800569b
 800550c:	0800569b 	.word	0x0800569b
 8005510:	08005659 	.word	0x08005659
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	68b9      	ldr	r1, [r7, #8]
 800551a:	4618      	mov	r0, r3
 800551c:	f000 fa66 	bl	80059ec <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	699a      	ldr	r2, [r3, #24]
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	f042 0208 	orr.w	r2, r2, #8
 800552e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	699a      	ldr	r2, [r3, #24]
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	f022 0204 	bic.w	r2, r2, #4
 800553e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	6999      	ldr	r1, [r3, #24]
 8005546:	68bb      	ldr	r3, [r7, #8]
 8005548:	691a      	ldr	r2, [r3, #16]
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	430a      	orrs	r2, r1
 8005550:	619a      	str	r2, [r3, #24]
      break;
 8005552:	e0a5      	b.n	80056a0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	68b9      	ldr	r1, [r7, #8]
 800555a:	4618      	mov	r0, r3
 800555c:	f000 fab8 	bl	8005ad0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	699a      	ldr	r2, [r3, #24]
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800556e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	699a      	ldr	r2, [r3, #24]
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800557e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	6999      	ldr	r1, [r3, #24]
 8005586:	68bb      	ldr	r3, [r7, #8]
 8005588:	691b      	ldr	r3, [r3, #16]
 800558a:	021a      	lsls	r2, r3, #8
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	430a      	orrs	r2, r1
 8005592:	619a      	str	r2, [r3, #24]
      break;
 8005594:	e084      	b.n	80056a0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	68b9      	ldr	r1, [r7, #8]
 800559c:	4618      	mov	r0, r3
 800559e:	f000 fb0f 	bl	8005bc0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	69da      	ldr	r2, [r3, #28]
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	f042 0208 	orr.w	r2, r2, #8
 80055b0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	69da      	ldr	r2, [r3, #28]
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	f022 0204 	bic.w	r2, r2, #4
 80055c0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	69d9      	ldr	r1, [r3, #28]
 80055c8:	68bb      	ldr	r3, [r7, #8]
 80055ca:	691a      	ldr	r2, [r3, #16]
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	430a      	orrs	r2, r1
 80055d2:	61da      	str	r2, [r3, #28]
      break;
 80055d4:	e064      	b.n	80056a0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	68b9      	ldr	r1, [r7, #8]
 80055dc:	4618      	mov	r0, r3
 80055de:	f000 fb65 	bl	8005cac <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	69da      	ldr	r2, [r3, #28]
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80055f0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	69da      	ldr	r2, [r3, #28]
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005600:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	69d9      	ldr	r1, [r3, #28]
 8005608:	68bb      	ldr	r3, [r7, #8]
 800560a:	691b      	ldr	r3, [r3, #16]
 800560c:	021a      	lsls	r2, r3, #8
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	430a      	orrs	r2, r1
 8005614:	61da      	str	r2, [r3, #28]
      break;
 8005616:	e043      	b.n	80056a0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	68b9      	ldr	r1, [r7, #8]
 800561e:	4618      	mov	r0, r3
 8005620:	f000 fb9c 	bl	8005d5c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	f042 0208 	orr.w	r2, r2, #8
 8005632:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	f022 0204 	bic.w	r2, r2, #4
 8005642:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800564a:	68bb      	ldr	r3, [r7, #8]
 800564c:	691a      	ldr	r2, [r3, #16]
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	430a      	orrs	r2, r1
 8005654:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8005656:	e023      	b.n	80056a0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	68b9      	ldr	r1, [r7, #8]
 800565e:	4618      	mov	r0, r3
 8005660:	f000 fbce 	bl	8005e00 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005672:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005682:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800568a:	68bb      	ldr	r3, [r7, #8]
 800568c:	691b      	ldr	r3, [r3, #16]
 800568e:	021a      	lsls	r2, r3, #8
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	430a      	orrs	r2, r1
 8005696:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8005698:	e002      	b.n	80056a0 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800569a:	2301      	movs	r3, #1
 800569c:	75fb      	strb	r3, [r7, #23]
      break;
 800569e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	2200      	movs	r2, #0
 80056a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80056a8:	7dfb      	ldrb	r3, [r7, #23]
}
 80056aa:	4618      	mov	r0, r3
 80056ac:	3718      	adds	r7, #24
 80056ae:	46bd      	mov	sp, r7
 80056b0:	bd80      	pop	{r7, pc}
 80056b2:	bf00      	nop

080056b4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80056b4:	b580      	push	{r7, lr}
 80056b6:	b084      	sub	sp, #16
 80056b8:	af00      	add	r7, sp, #0
 80056ba:	6078      	str	r0, [r7, #4]
 80056bc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80056be:	2300      	movs	r3, #0
 80056c0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80056c8:	2b01      	cmp	r3, #1
 80056ca:	d101      	bne.n	80056d0 <HAL_TIM_ConfigClockSource+0x1c>
 80056cc:	2302      	movs	r3, #2
 80056ce:	e0b4      	b.n	800583a <HAL_TIM_ConfigClockSource+0x186>
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	2201      	movs	r2, #1
 80056d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	2202      	movs	r2, #2
 80056dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	689b      	ldr	r3, [r3, #8]
 80056e6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80056e8:	68ba      	ldr	r2, [r7, #8]
 80056ea:	4b56      	ldr	r3, [pc, #344]	; (8005844 <HAL_TIM_ConfigClockSource+0x190>)
 80056ec:	4013      	ands	r3, r2
 80056ee:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80056f0:	68bb      	ldr	r3, [r7, #8]
 80056f2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80056f6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	68ba      	ldr	r2, [r7, #8]
 80056fe:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005700:	683b      	ldr	r3, [r7, #0]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005708:	d03e      	beq.n	8005788 <HAL_TIM_ConfigClockSource+0xd4>
 800570a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800570e:	f200 8087 	bhi.w	8005820 <HAL_TIM_ConfigClockSource+0x16c>
 8005712:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005716:	f000 8086 	beq.w	8005826 <HAL_TIM_ConfigClockSource+0x172>
 800571a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800571e:	d87f      	bhi.n	8005820 <HAL_TIM_ConfigClockSource+0x16c>
 8005720:	2b70      	cmp	r3, #112	; 0x70
 8005722:	d01a      	beq.n	800575a <HAL_TIM_ConfigClockSource+0xa6>
 8005724:	2b70      	cmp	r3, #112	; 0x70
 8005726:	d87b      	bhi.n	8005820 <HAL_TIM_ConfigClockSource+0x16c>
 8005728:	2b60      	cmp	r3, #96	; 0x60
 800572a:	d050      	beq.n	80057ce <HAL_TIM_ConfigClockSource+0x11a>
 800572c:	2b60      	cmp	r3, #96	; 0x60
 800572e:	d877      	bhi.n	8005820 <HAL_TIM_ConfigClockSource+0x16c>
 8005730:	2b50      	cmp	r3, #80	; 0x50
 8005732:	d03c      	beq.n	80057ae <HAL_TIM_ConfigClockSource+0xfa>
 8005734:	2b50      	cmp	r3, #80	; 0x50
 8005736:	d873      	bhi.n	8005820 <HAL_TIM_ConfigClockSource+0x16c>
 8005738:	2b40      	cmp	r3, #64	; 0x40
 800573a:	d058      	beq.n	80057ee <HAL_TIM_ConfigClockSource+0x13a>
 800573c:	2b40      	cmp	r3, #64	; 0x40
 800573e:	d86f      	bhi.n	8005820 <HAL_TIM_ConfigClockSource+0x16c>
 8005740:	2b30      	cmp	r3, #48	; 0x30
 8005742:	d064      	beq.n	800580e <HAL_TIM_ConfigClockSource+0x15a>
 8005744:	2b30      	cmp	r3, #48	; 0x30
 8005746:	d86b      	bhi.n	8005820 <HAL_TIM_ConfigClockSource+0x16c>
 8005748:	2b20      	cmp	r3, #32
 800574a:	d060      	beq.n	800580e <HAL_TIM_ConfigClockSource+0x15a>
 800574c:	2b20      	cmp	r3, #32
 800574e:	d867      	bhi.n	8005820 <HAL_TIM_ConfigClockSource+0x16c>
 8005750:	2b00      	cmp	r3, #0
 8005752:	d05c      	beq.n	800580e <HAL_TIM_ConfigClockSource+0x15a>
 8005754:	2b10      	cmp	r3, #16
 8005756:	d05a      	beq.n	800580e <HAL_TIM_ConfigClockSource+0x15a>
 8005758:	e062      	b.n	8005820 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	6818      	ldr	r0, [r3, #0]
 800575e:	683b      	ldr	r3, [r7, #0]
 8005760:	6899      	ldr	r1, [r3, #8]
 8005762:	683b      	ldr	r3, [r7, #0]
 8005764:	685a      	ldr	r2, [r3, #4]
 8005766:	683b      	ldr	r3, [r7, #0]
 8005768:	68db      	ldr	r3, [r3, #12]
 800576a:	f000 fc17 	bl	8005f9c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	689b      	ldr	r3, [r3, #8]
 8005774:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005776:	68bb      	ldr	r3, [r7, #8]
 8005778:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800577c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	68ba      	ldr	r2, [r7, #8]
 8005784:	609a      	str	r2, [r3, #8]
      break;
 8005786:	e04f      	b.n	8005828 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	6818      	ldr	r0, [r3, #0]
 800578c:	683b      	ldr	r3, [r7, #0]
 800578e:	6899      	ldr	r1, [r3, #8]
 8005790:	683b      	ldr	r3, [r7, #0]
 8005792:	685a      	ldr	r2, [r3, #4]
 8005794:	683b      	ldr	r3, [r7, #0]
 8005796:	68db      	ldr	r3, [r3, #12]
 8005798:	f000 fc00 	bl	8005f9c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	689a      	ldr	r2, [r3, #8]
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80057aa:	609a      	str	r2, [r3, #8]
      break;
 80057ac:	e03c      	b.n	8005828 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	6818      	ldr	r0, [r3, #0]
 80057b2:	683b      	ldr	r3, [r7, #0]
 80057b4:	6859      	ldr	r1, [r3, #4]
 80057b6:	683b      	ldr	r3, [r7, #0]
 80057b8:	68db      	ldr	r3, [r3, #12]
 80057ba:	461a      	mov	r2, r3
 80057bc:	f000 fb74 	bl	8005ea8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	2150      	movs	r1, #80	; 0x50
 80057c6:	4618      	mov	r0, r3
 80057c8:	f000 fbcd 	bl	8005f66 <TIM_ITRx_SetConfig>
      break;
 80057cc:	e02c      	b.n	8005828 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	6818      	ldr	r0, [r3, #0]
 80057d2:	683b      	ldr	r3, [r7, #0]
 80057d4:	6859      	ldr	r1, [r3, #4]
 80057d6:	683b      	ldr	r3, [r7, #0]
 80057d8:	68db      	ldr	r3, [r3, #12]
 80057da:	461a      	mov	r2, r3
 80057dc:	f000 fb93 	bl	8005f06 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	2160      	movs	r1, #96	; 0x60
 80057e6:	4618      	mov	r0, r3
 80057e8:	f000 fbbd 	bl	8005f66 <TIM_ITRx_SetConfig>
      break;
 80057ec:	e01c      	b.n	8005828 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	6818      	ldr	r0, [r3, #0]
 80057f2:	683b      	ldr	r3, [r7, #0]
 80057f4:	6859      	ldr	r1, [r3, #4]
 80057f6:	683b      	ldr	r3, [r7, #0]
 80057f8:	68db      	ldr	r3, [r3, #12]
 80057fa:	461a      	mov	r2, r3
 80057fc:	f000 fb54 	bl	8005ea8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	2140      	movs	r1, #64	; 0x40
 8005806:	4618      	mov	r0, r3
 8005808:	f000 fbad 	bl	8005f66 <TIM_ITRx_SetConfig>
      break;
 800580c:	e00c      	b.n	8005828 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	681a      	ldr	r2, [r3, #0]
 8005812:	683b      	ldr	r3, [r7, #0]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	4619      	mov	r1, r3
 8005818:	4610      	mov	r0, r2
 800581a:	f000 fba4 	bl	8005f66 <TIM_ITRx_SetConfig>
      break;
 800581e:	e003      	b.n	8005828 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005820:	2301      	movs	r3, #1
 8005822:	73fb      	strb	r3, [r7, #15]
      break;
 8005824:	e000      	b.n	8005828 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005826:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	2201      	movs	r2, #1
 800582c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	2200      	movs	r2, #0
 8005834:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005838:	7bfb      	ldrb	r3, [r7, #15]
}
 800583a:	4618      	mov	r0, r3
 800583c:	3710      	adds	r7, #16
 800583e:	46bd      	mov	sp, r7
 8005840:	bd80      	pop	{r7, pc}
 8005842:	bf00      	nop
 8005844:	fffeff88 	.word	0xfffeff88

08005848 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005848:	b480      	push	{r7}
 800584a:	b083      	sub	sp, #12
 800584c:	af00      	add	r7, sp, #0
 800584e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005850:	bf00      	nop
 8005852:	370c      	adds	r7, #12
 8005854:	46bd      	mov	sp, r7
 8005856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800585a:	4770      	bx	lr

0800585c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800585c:	b480      	push	{r7}
 800585e:	b083      	sub	sp, #12
 8005860:	af00      	add	r7, sp, #0
 8005862:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005864:	bf00      	nop
 8005866:	370c      	adds	r7, #12
 8005868:	46bd      	mov	sp, r7
 800586a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800586e:	4770      	bx	lr

08005870 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005870:	b480      	push	{r7}
 8005872:	b083      	sub	sp, #12
 8005874:	af00      	add	r7, sp, #0
 8005876:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005878:	bf00      	nop
 800587a:	370c      	adds	r7, #12
 800587c:	46bd      	mov	sp, r7
 800587e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005882:	4770      	bx	lr

08005884 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005884:	b480      	push	{r7}
 8005886:	b083      	sub	sp, #12
 8005888:	af00      	add	r7, sp, #0
 800588a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800588c:	bf00      	nop
 800588e:	370c      	adds	r7, #12
 8005890:	46bd      	mov	sp, r7
 8005892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005896:	4770      	bx	lr

08005898 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005898:	b480      	push	{r7}
 800589a:	b083      	sub	sp, #12
 800589c:	af00      	add	r7, sp, #0
 800589e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80058a0:	bf00      	nop
 80058a2:	370c      	adds	r7, #12
 80058a4:	46bd      	mov	sp, r7
 80058a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058aa:	4770      	bx	lr

080058ac <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80058ac:	b480      	push	{r7}
 80058ae:	b085      	sub	sp, #20
 80058b0:	af00      	add	r7, sp, #0
 80058b2:	6078      	str	r0, [r7, #4]
 80058b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	4a40      	ldr	r2, [pc, #256]	; (80059c0 <TIM_Base_SetConfig+0x114>)
 80058c0:	4293      	cmp	r3, r2
 80058c2:	d013      	beq.n	80058ec <TIM_Base_SetConfig+0x40>
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80058ca:	d00f      	beq.n	80058ec <TIM_Base_SetConfig+0x40>
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	4a3d      	ldr	r2, [pc, #244]	; (80059c4 <TIM_Base_SetConfig+0x118>)
 80058d0:	4293      	cmp	r3, r2
 80058d2:	d00b      	beq.n	80058ec <TIM_Base_SetConfig+0x40>
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	4a3c      	ldr	r2, [pc, #240]	; (80059c8 <TIM_Base_SetConfig+0x11c>)
 80058d8:	4293      	cmp	r3, r2
 80058da:	d007      	beq.n	80058ec <TIM_Base_SetConfig+0x40>
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	4a3b      	ldr	r2, [pc, #236]	; (80059cc <TIM_Base_SetConfig+0x120>)
 80058e0:	4293      	cmp	r3, r2
 80058e2:	d003      	beq.n	80058ec <TIM_Base_SetConfig+0x40>
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	4a3a      	ldr	r2, [pc, #232]	; (80059d0 <TIM_Base_SetConfig+0x124>)
 80058e8:	4293      	cmp	r3, r2
 80058ea:	d108      	bne.n	80058fe <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80058f2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80058f4:	683b      	ldr	r3, [r7, #0]
 80058f6:	685b      	ldr	r3, [r3, #4]
 80058f8:	68fa      	ldr	r2, [r7, #12]
 80058fa:	4313      	orrs	r3, r2
 80058fc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	4a2f      	ldr	r2, [pc, #188]	; (80059c0 <TIM_Base_SetConfig+0x114>)
 8005902:	4293      	cmp	r3, r2
 8005904:	d02b      	beq.n	800595e <TIM_Base_SetConfig+0xb2>
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800590c:	d027      	beq.n	800595e <TIM_Base_SetConfig+0xb2>
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	4a2c      	ldr	r2, [pc, #176]	; (80059c4 <TIM_Base_SetConfig+0x118>)
 8005912:	4293      	cmp	r3, r2
 8005914:	d023      	beq.n	800595e <TIM_Base_SetConfig+0xb2>
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	4a2b      	ldr	r2, [pc, #172]	; (80059c8 <TIM_Base_SetConfig+0x11c>)
 800591a:	4293      	cmp	r3, r2
 800591c:	d01f      	beq.n	800595e <TIM_Base_SetConfig+0xb2>
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	4a2a      	ldr	r2, [pc, #168]	; (80059cc <TIM_Base_SetConfig+0x120>)
 8005922:	4293      	cmp	r3, r2
 8005924:	d01b      	beq.n	800595e <TIM_Base_SetConfig+0xb2>
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	4a29      	ldr	r2, [pc, #164]	; (80059d0 <TIM_Base_SetConfig+0x124>)
 800592a:	4293      	cmp	r3, r2
 800592c:	d017      	beq.n	800595e <TIM_Base_SetConfig+0xb2>
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	4a28      	ldr	r2, [pc, #160]	; (80059d4 <TIM_Base_SetConfig+0x128>)
 8005932:	4293      	cmp	r3, r2
 8005934:	d013      	beq.n	800595e <TIM_Base_SetConfig+0xb2>
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	4a27      	ldr	r2, [pc, #156]	; (80059d8 <TIM_Base_SetConfig+0x12c>)
 800593a:	4293      	cmp	r3, r2
 800593c:	d00f      	beq.n	800595e <TIM_Base_SetConfig+0xb2>
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	4a26      	ldr	r2, [pc, #152]	; (80059dc <TIM_Base_SetConfig+0x130>)
 8005942:	4293      	cmp	r3, r2
 8005944:	d00b      	beq.n	800595e <TIM_Base_SetConfig+0xb2>
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	4a25      	ldr	r2, [pc, #148]	; (80059e0 <TIM_Base_SetConfig+0x134>)
 800594a:	4293      	cmp	r3, r2
 800594c:	d007      	beq.n	800595e <TIM_Base_SetConfig+0xb2>
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	4a24      	ldr	r2, [pc, #144]	; (80059e4 <TIM_Base_SetConfig+0x138>)
 8005952:	4293      	cmp	r3, r2
 8005954:	d003      	beq.n	800595e <TIM_Base_SetConfig+0xb2>
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	4a23      	ldr	r2, [pc, #140]	; (80059e8 <TIM_Base_SetConfig+0x13c>)
 800595a:	4293      	cmp	r3, r2
 800595c:	d108      	bne.n	8005970 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005964:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005966:	683b      	ldr	r3, [r7, #0]
 8005968:	68db      	ldr	r3, [r3, #12]
 800596a:	68fa      	ldr	r2, [r7, #12]
 800596c:	4313      	orrs	r3, r2
 800596e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005976:	683b      	ldr	r3, [r7, #0]
 8005978:	695b      	ldr	r3, [r3, #20]
 800597a:	4313      	orrs	r3, r2
 800597c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	68fa      	ldr	r2, [r7, #12]
 8005982:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005984:	683b      	ldr	r3, [r7, #0]
 8005986:	689a      	ldr	r2, [r3, #8]
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800598c:	683b      	ldr	r3, [r7, #0]
 800598e:	681a      	ldr	r2, [r3, #0]
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	4a0a      	ldr	r2, [pc, #40]	; (80059c0 <TIM_Base_SetConfig+0x114>)
 8005998:	4293      	cmp	r3, r2
 800599a:	d003      	beq.n	80059a4 <TIM_Base_SetConfig+0xf8>
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	4a0c      	ldr	r2, [pc, #48]	; (80059d0 <TIM_Base_SetConfig+0x124>)
 80059a0:	4293      	cmp	r3, r2
 80059a2:	d103      	bne.n	80059ac <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80059a4:	683b      	ldr	r3, [r7, #0]
 80059a6:	691a      	ldr	r2, [r3, #16]
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	2201      	movs	r2, #1
 80059b0:	615a      	str	r2, [r3, #20]
}
 80059b2:	bf00      	nop
 80059b4:	3714      	adds	r7, #20
 80059b6:	46bd      	mov	sp, r7
 80059b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059bc:	4770      	bx	lr
 80059be:	bf00      	nop
 80059c0:	40010000 	.word	0x40010000
 80059c4:	40000400 	.word	0x40000400
 80059c8:	40000800 	.word	0x40000800
 80059cc:	40000c00 	.word	0x40000c00
 80059d0:	40010400 	.word	0x40010400
 80059d4:	40014000 	.word	0x40014000
 80059d8:	40014400 	.word	0x40014400
 80059dc:	40014800 	.word	0x40014800
 80059e0:	40001800 	.word	0x40001800
 80059e4:	40001c00 	.word	0x40001c00
 80059e8:	40002000 	.word	0x40002000

080059ec <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80059ec:	b480      	push	{r7}
 80059ee:	b087      	sub	sp, #28
 80059f0:	af00      	add	r7, sp, #0
 80059f2:	6078      	str	r0, [r7, #4]
 80059f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	6a1b      	ldr	r3, [r3, #32]
 80059fa:	f023 0201 	bic.w	r2, r3, #1
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	6a1b      	ldr	r3, [r3, #32]
 8005a06:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	685b      	ldr	r3, [r3, #4]
 8005a0c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	699b      	ldr	r3, [r3, #24]
 8005a12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005a14:	68fa      	ldr	r2, [r7, #12]
 8005a16:	4b2b      	ldr	r3, [pc, #172]	; (8005ac4 <TIM_OC1_SetConfig+0xd8>)
 8005a18:	4013      	ands	r3, r2
 8005a1a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	f023 0303 	bic.w	r3, r3, #3
 8005a22:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005a24:	683b      	ldr	r3, [r7, #0]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	68fa      	ldr	r2, [r7, #12]
 8005a2a:	4313      	orrs	r3, r2
 8005a2c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005a2e:	697b      	ldr	r3, [r7, #20]
 8005a30:	f023 0302 	bic.w	r3, r3, #2
 8005a34:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005a36:	683b      	ldr	r3, [r7, #0]
 8005a38:	689b      	ldr	r3, [r3, #8]
 8005a3a:	697a      	ldr	r2, [r7, #20]
 8005a3c:	4313      	orrs	r3, r2
 8005a3e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	4a21      	ldr	r2, [pc, #132]	; (8005ac8 <TIM_OC1_SetConfig+0xdc>)
 8005a44:	4293      	cmp	r3, r2
 8005a46:	d003      	beq.n	8005a50 <TIM_OC1_SetConfig+0x64>
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	4a20      	ldr	r2, [pc, #128]	; (8005acc <TIM_OC1_SetConfig+0xe0>)
 8005a4c:	4293      	cmp	r3, r2
 8005a4e:	d10c      	bne.n	8005a6a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005a50:	697b      	ldr	r3, [r7, #20]
 8005a52:	f023 0308 	bic.w	r3, r3, #8
 8005a56:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005a58:	683b      	ldr	r3, [r7, #0]
 8005a5a:	68db      	ldr	r3, [r3, #12]
 8005a5c:	697a      	ldr	r2, [r7, #20]
 8005a5e:	4313      	orrs	r3, r2
 8005a60:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005a62:	697b      	ldr	r3, [r7, #20]
 8005a64:	f023 0304 	bic.w	r3, r3, #4
 8005a68:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	4a16      	ldr	r2, [pc, #88]	; (8005ac8 <TIM_OC1_SetConfig+0xdc>)
 8005a6e:	4293      	cmp	r3, r2
 8005a70:	d003      	beq.n	8005a7a <TIM_OC1_SetConfig+0x8e>
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	4a15      	ldr	r2, [pc, #84]	; (8005acc <TIM_OC1_SetConfig+0xe0>)
 8005a76:	4293      	cmp	r3, r2
 8005a78:	d111      	bne.n	8005a9e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005a7a:	693b      	ldr	r3, [r7, #16]
 8005a7c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005a80:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005a82:	693b      	ldr	r3, [r7, #16]
 8005a84:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005a88:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005a8a:	683b      	ldr	r3, [r7, #0]
 8005a8c:	695b      	ldr	r3, [r3, #20]
 8005a8e:	693a      	ldr	r2, [r7, #16]
 8005a90:	4313      	orrs	r3, r2
 8005a92:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005a94:	683b      	ldr	r3, [r7, #0]
 8005a96:	699b      	ldr	r3, [r3, #24]
 8005a98:	693a      	ldr	r2, [r7, #16]
 8005a9a:	4313      	orrs	r3, r2
 8005a9c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	693a      	ldr	r2, [r7, #16]
 8005aa2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	68fa      	ldr	r2, [r7, #12]
 8005aa8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005aaa:	683b      	ldr	r3, [r7, #0]
 8005aac:	685a      	ldr	r2, [r3, #4]
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	697a      	ldr	r2, [r7, #20]
 8005ab6:	621a      	str	r2, [r3, #32]
}
 8005ab8:	bf00      	nop
 8005aba:	371c      	adds	r7, #28
 8005abc:	46bd      	mov	sp, r7
 8005abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac2:	4770      	bx	lr
 8005ac4:	fffeff8f 	.word	0xfffeff8f
 8005ac8:	40010000 	.word	0x40010000
 8005acc:	40010400 	.word	0x40010400

08005ad0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005ad0:	b480      	push	{r7}
 8005ad2:	b087      	sub	sp, #28
 8005ad4:	af00      	add	r7, sp, #0
 8005ad6:	6078      	str	r0, [r7, #4]
 8005ad8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	6a1b      	ldr	r3, [r3, #32]
 8005ade:	f023 0210 	bic.w	r2, r3, #16
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	6a1b      	ldr	r3, [r3, #32]
 8005aea:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	685b      	ldr	r3, [r3, #4]
 8005af0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	699b      	ldr	r3, [r3, #24]
 8005af6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005af8:	68fa      	ldr	r2, [r7, #12]
 8005afa:	4b2e      	ldr	r3, [pc, #184]	; (8005bb4 <TIM_OC2_SetConfig+0xe4>)
 8005afc:	4013      	ands	r3, r2
 8005afe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005b06:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005b08:	683b      	ldr	r3, [r7, #0]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	021b      	lsls	r3, r3, #8
 8005b0e:	68fa      	ldr	r2, [r7, #12]
 8005b10:	4313      	orrs	r3, r2
 8005b12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005b14:	697b      	ldr	r3, [r7, #20]
 8005b16:	f023 0320 	bic.w	r3, r3, #32
 8005b1a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005b1c:	683b      	ldr	r3, [r7, #0]
 8005b1e:	689b      	ldr	r3, [r3, #8]
 8005b20:	011b      	lsls	r3, r3, #4
 8005b22:	697a      	ldr	r2, [r7, #20]
 8005b24:	4313      	orrs	r3, r2
 8005b26:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	4a23      	ldr	r2, [pc, #140]	; (8005bb8 <TIM_OC2_SetConfig+0xe8>)
 8005b2c:	4293      	cmp	r3, r2
 8005b2e:	d003      	beq.n	8005b38 <TIM_OC2_SetConfig+0x68>
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	4a22      	ldr	r2, [pc, #136]	; (8005bbc <TIM_OC2_SetConfig+0xec>)
 8005b34:	4293      	cmp	r3, r2
 8005b36:	d10d      	bne.n	8005b54 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005b38:	697b      	ldr	r3, [r7, #20]
 8005b3a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005b3e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005b40:	683b      	ldr	r3, [r7, #0]
 8005b42:	68db      	ldr	r3, [r3, #12]
 8005b44:	011b      	lsls	r3, r3, #4
 8005b46:	697a      	ldr	r2, [r7, #20]
 8005b48:	4313      	orrs	r3, r2
 8005b4a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005b4c:	697b      	ldr	r3, [r7, #20]
 8005b4e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005b52:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	4a18      	ldr	r2, [pc, #96]	; (8005bb8 <TIM_OC2_SetConfig+0xe8>)
 8005b58:	4293      	cmp	r3, r2
 8005b5a:	d003      	beq.n	8005b64 <TIM_OC2_SetConfig+0x94>
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	4a17      	ldr	r2, [pc, #92]	; (8005bbc <TIM_OC2_SetConfig+0xec>)
 8005b60:	4293      	cmp	r3, r2
 8005b62:	d113      	bne.n	8005b8c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005b64:	693b      	ldr	r3, [r7, #16]
 8005b66:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005b6a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005b6c:	693b      	ldr	r3, [r7, #16]
 8005b6e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005b72:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005b74:	683b      	ldr	r3, [r7, #0]
 8005b76:	695b      	ldr	r3, [r3, #20]
 8005b78:	009b      	lsls	r3, r3, #2
 8005b7a:	693a      	ldr	r2, [r7, #16]
 8005b7c:	4313      	orrs	r3, r2
 8005b7e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005b80:	683b      	ldr	r3, [r7, #0]
 8005b82:	699b      	ldr	r3, [r3, #24]
 8005b84:	009b      	lsls	r3, r3, #2
 8005b86:	693a      	ldr	r2, [r7, #16]
 8005b88:	4313      	orrs	r3, r2
 8005b8a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	693a      	ldr	r2, [r7, #16]
 8005b90:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	68fa      	ldr	r2, [r7, #12]
 8005b96:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005b98:	683b      	ldr	r3, [r7, #0]
 8005b9a:	685a      	ldr	r2, [r3, #4]
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	697a      	ldr	r2, [r7, #20]
 8005ba4:	621a      	str	r2, [r3, #32]
}
 8005ba6:	bf00      	nop
 8005ba8:	371c      	adds	r7, #28
 8005baa:	46bd      	mov	sp, r7
 8005bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bb0:	4770      	bx	lr
 8005bb2:	bf00      	nop
 8005bb4:	feff8fff 	.word	0xfeff8fff
 8005bb8:	40010000 	.word	0x40010000
 8005bbc:	40010400 	.word	0x40010400

08005bc0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005bc0:	b480      	push	{r7}
 8005bc2:	b087      	sub	sp, #28
 8005bc4:	af00      	add	r7, sp, #0
 8005bc6:	6078      	str	r0, [r7, #4]
 8005bc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	6a1b      	ldr	r3, [r3, #32]
 8005bce:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	6a1b      	ldr	r3, [r3, #32]
 8005bda:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	685b      	ldr	r3, [r3, #4]
 8005be0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	69db      	ldr	r3, [r3, #28]
 8005be6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005be8:	68fa      	ldr	r2, [r7, #12]
 8005bea:	4b2d      	ldr	r3, [pc, #180]	; (8005ca0 <TIM_OC3_SetConfig+0xe0>)
 8005bec:	4013      	ands	r3, r2
 8005bee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	f023 0303 	bic.w	r3, r3, #3
 8005bf6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005bf8:	683b      	ldr	r3, [r7, #0]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	68fa      	ldr	r2, [r7, #12]
 8005bfe:	4313      	orrs	r3, r2
 8005c00:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005c02:	697b      	ldr	r3, [r7, #20]
 8005c04:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005c08:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005c0a:	683b      	ldr	r3, [r7, #0]
 8005c0c:	689b      	ldr	r3, [r3, #8]
 8005c0e:	021b      	lsls	r3, r3, #8
 8005c10:	697a      	ldr	r2, [r7, #20]
 8005c12:	4313      	orrs	r3, r2
 8005c14:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	4a22      	ldr	r2, [pc, #136]	; (8005ca4 <TIM_OC3_SetConfig+0xe4>)
 8005c1a:	4293      	cmp	r3, r2
 8005c1c:	d003      	beq.n	8005c26 <TIM_OC3_SetConfig+0x66>
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	4a21      	ldr	r2, [pc, #132]	; (8005ca8 <TIM_OC3_SetConfig+0xe8>)
 8005c22:	4293      	cmp	r3, r2
 8005c24:	d10d      	bne.n	8005c42 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005c26:	697b      	ldr	r3, [r7, #20]
 8005c28:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005c2c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005c2e:	683b      	ldr	r3, [r7, #0]
 8005c30:	68db      	ldr	r3, [r3, #12]
 8005c32:	021b      	lsls	r3, r3, #8
 8005c34:	697a      	ldr	r2, [r7, #20]
 8005c36:	4313      	orrs	r3, r2
 8005c38:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005c3a:	697b      	ldr	r3, [r7, #20]
 8005c3c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005c40:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	4a17      	ldr	r2, [pc, #92]	; (8005ca4 <TIM_OC3_SetConfig+0xe4>)
 8005c46:	4293      	cmp	r3, r2
 8005c48:	d003      	beq.n	8005c52 <TIM_OC3_SetConfig+0x92>
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	4a16      	ldr	r2, [pc, #88]	; (8005ca8 <TIM_OC3_SetConfig+0xe8>)
 8005c4e:	4293      	cmp	r3, r2
 8005c50:	d113      	bne.n	8005c7a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005c52:	693b      	ldr	r3, [r7, #16]
 8005c54:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005c58:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005c5a:	693b      	ldr	r3, [r7, #16]
 8005c5c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005c60:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005c62:	683b      	ldr	r3, [r7, #0]
 8005c64:	695b      	ldr	r3, [r3, #20]
 8005c66:	011b      	lsls	r3, r3, #4
 8005c68:	693a      	ldr	r2, [r7, #16]
 8005c6a:	4313      	orrs	r3, r2
 8005c6c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005c6e:	683b      	ldr	r3, [r7, #0]
 8005c70:	699b      	ldr	r3, [r3, #24]
 8005c72:	011b      	lsls	r3, r3, #4
 8005c74:	693a      	ldr	r2, [r7, #16]
 8005c76:	4313      	orrs	r3, r2
 8005c78:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	693a      	ldr	r2, [r7, #16]
 8005c7e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	68fa      	ldr	r2, [r7, #12]
 8005c84:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005c86:	683b      	ldr	r3, [r7, #0]
 8005c88:	685a      	ldr	r2, [r3, #4]
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	697a      	ldr	r2, [r7, #20]
 8005c92:	621a      	str	r2, [r3, #32]
}
 8005c94:	bf00      	nop
 8005c96:	371c      	adds	r7, #28
 8005c98:	46bd      	mov	sp, r7
 8005c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c9e:	4770      	bx	lr
 8005ca0:	fffeff8f 	.word	0xfffeff8f
 8005ca4:	40010000 	.word	0x40010000
 8005ca8:	40010400 	.word	0x40010400

08005cac <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005cac:	b480      	push	{r7}
 8005cae:	b087      	sub	sp, #28
 8005cb0:	af00      	add	r7, sp, #0
 8005cb2:	6078      	str	r0, [r7, #4]
 8005cb4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	6a1b      	ldr	r3, [r3, #32]
 8005cba:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	6a1b      	ldr	r3, [r3, #32]
 8005cc6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	685b      	ldr	r3, [r3, #4]
 8005ccc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	69db      	ldr	r3, [r3, #28]
 8005cd2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005cd4:	68fa      	ldr	r2, [r7, #12]
 8005cd6:	4b1e      	ldr	r3, [pc, #120]	; (8005d50 <TIM_OC4_SetConfig+0xa4>)
 8005cd8:	4013      	ands	r3, r2
 8005cda:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005ce2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005ce4:	683b      	ldr	r3, [r7, #0]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	021b      	lsls	r3, r3, #8
 8005cea:	68fa      	ldr	r2, [r7, #12]
 8005cec:	4313      	orrs	r3, r2
 8005cee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005cf0:	693b      	ldr	r3, [r7, #16]
 8005cf2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005cf6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005cf8:	683b      	ldr	r3, [r7, #0]
 8005cfa:	689b      	ldr	r3, [r3, #8]
 8005cfc:	031b      	lsls	r3, r3, #12
 8005cfe:	693a      	ldr	r2, [r7, #16]
 8005d00:	4313      	orrs	r3, r2
 8005d02:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	4a13      	ldr	r2, [pc, #76]	; (8005d54 <TIM_OC4_SetConfig+0xa8>)
 8005d08:	4293      	cmp	r3, r2
 8005d0a:	d003      	beq.n	8005d14 <TIM_OC4_SetConfig+0x68>
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	4a12      	ldr	r2, [pc, #72]	; (8005d58 <TIM_OC4_SetConfig+0xac>)
 8005d10:	4293      	cmp	r3, r2
 8005d12:	d109      	bne.n	8005d28 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005d14:	697b      	ldr	r3, [r7, #20]
 8005d16:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005d1a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005d1c:	683b      	ldr	r3, [r7, #0]
 8005d1e:	695b      	ldr	r3, [r3, #20]
 8005d20:	019b      	lsls	r3, r3, #6
 8005d22:	697a      	ldr	r2, [r7, #20]
 8005d24:	4313      	orrs	r3, r2
 8005d26:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	697a      	ldr	r2, [r7, #20]
 8005d2c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	68fa      	ldr	r2, [r7, #12]
 8005d32:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005d34:	683b      	ldr	r3, [r7, #0]
 8005d36:	685a      	ldr	r2, [r3, #4]
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	693a      	ldr	r2, [r7, #16]
 8005d40:	621a      	str	r2, [r3, #32]
}
 8005d42:	bf00      	nop
 8005d44:	371c      	adds	r7, #28
 8005d46:	46bd      	mov	sp, r7
 8005d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d4c:	4770      	bx	lr
 8005d4e:	bf00      	nop
 8005d50:	feff8fff 	.word	0xfeff8fff
 8005d54:	40010000 	.word	0x40010000
 8005d58:	40010400 	.word	0x40010400

08005d5c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8005d5c:	b480      	push	{r7}
 8005d5e:	b087      	sub	sp, #28
 8005d60:	af00      	add	r7, sp, #0
 8005d62:	6078      	str	r0, [r7, #4]
 8005d64:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	6a1b      	ldr	r3, [r3, #32]
 8005d6a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	6a1b      	ldr	r3, [r3, #32]
 8005d76:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	685b      	ldr	r3, [r3, #4]
 8005d7c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005d84:	68fa      	ldr	r2, [r7, #12]
 8005d86:	4b1b      	ldr	r3, [pc, #108]	; (8005df4 <TIM_OC5_SetConfig+0x98>)
 8005d88:	4013      	ands	r3, r2
 8005d8a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005d8c:	683b      	ldr	r3, [r7, #0]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	68fa      	ldr	r2, [r7, #12]
 8005d92:	4313      	orrs	r3, r2
 8005d94:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005d96:	693b      	ldr	r3, [r7, #16]
 8005d98:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8005d9c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005d9e:	683b      	ldr	r3, [r7, #0]
 8005da0:	689b      	ldr	r3, [r3, #8]
 8005da2:	041b      	lsls	r3, r3, #16
 8005da4:	693a      	ldr	r2, [r7, #16]
 8005da6:	4313      	orrs	r3, r2
 8005da8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	4a12      	ldr	r2, [pc, #72]	; (8005df8 <TIM_OC5_SetConfig+0x9c>)
 8005dae:	4293      	cmp	r3, r2
 8005db0:	d003      	beq.n	8005dba <TIM_OC5_SetConfig+0x5e>
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	4a11      	ldr	r2, [pc, #68]	; (8005dfc <TIM_OC5_SetConfig+0xa0>)
 8005db6:	4293      	cmp	r3, r2
 8005db8:	d109      	bne.n	8005dce <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005dba:	697b      	ldr	r3, [r7, #20]
 8005dbc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005dc0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005dc2:	683b      	ldr	r3, [r7, #0]
 8005dc4:	695b      	ldr	r3, [r3, #20]
 8005dc6:	021b      	lsls	r3, r3, #8
 8005dc8:	697a      	ldr	r2, [r7, #20]
 8005dca:	4313      	orrs	r3, r2
 8005dcc:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	697a      	ldr	r2, [r7, #20]
 8005dd2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	68fa      	ldr	r2, [r7, #12]
 8005dd8:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005dda:	683b      	ldr	r3, [r7, #0]
 8005ddc:	685a      	ldr	r2, [r3, #4]
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	693a      	ldr	r2, [r7, #16]
 8005de6:	621a      	str	r2, [r3, #32]
}
 8005de8:	bf00      	nop
 8005dea:	371c      	adds	r7, #28
 8005dec:	46bd      	mov	sp, r7
 8005dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005df2:	4770      	bx	lr
 8005df4:	fffeff8f 	.word	0xfffeff8f
 8005df8:	40010000 	.word	0x40010000
 8005dfc:	40010400 	.word	0x40010400

08005e00 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8005e00:	b480      	push	{r7}
 8005e02:	b087      	sub	sp, #28
 8005e04:	af00      	add	r7, sp, #0
 8005e06:	6078      	str	r0, [r7, #4]
 8005e08:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	6a1b      	ldr	r3, [r3, #32]
 8005e0e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	6a1b      	ldr	r3, [r3, #32]
 8005e1a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	685b      	ldr	r3, [r3, #4]
 8005e20:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005e28:	68fa      	ldr	r2, [r7, #12]
 8005e2a:	4b1c      	ldr	r3, [pc, #112]	; (8005e9c <TIM_OC6_SetConfig+0x9c>)
 8005e2c:	4013      	ands	r3, r2
 8005e2e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005e30:	683b      	ldr	r3, [r7, #0]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	021b      	lsls	r3, r3, #8
 8005e36:	68fa      	ldr	r2, [r7, #12]
 8005e38:	4313      	orrs	r3, r2
 8005e3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005e3c:	693b      	ldr	r3, [r7, #16]
 8005e3e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005e42:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005e44:	683b      	ldr	r3, [r7, #0]
 8005e46:	689b      	ldr	r3, [r3, #8]
 8005e48:	051b      	lsls	r3, r3, #20
 8005e4a:	693a      	ldr	r2, [r7, #16]
 8005e4c:	4313      	orrs	r3, r2
 8005e4e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	4a13      	ldr	r2, [pc, #76]	; (8005ea0 <TIM_OC6_SetConfig+0xa0>)
 8005e54:	4293      	cmp	r3, r2
 8005e56:	d003      	beq.n	8005e60 <TIM_OC6_SetConfig+0x60>
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	4a12      	ldr	r2, [pc, #72]	; (8005ea4 <TIM_OC6_SetConfig+0xa4>)
 8005e5c:	4293      	cmp	r3, r2
 8005e5e:	d109      	bne.n	8005e74 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005e60:	697b      	ldr	r3, [r7, #20]
 8005e62:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005e66:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005e68:	683b      	ldr	r3, [r7, #0]
 8005e6a:	695b      	ldr	r3, [r3, #20]
 8005e6c:	029b      	lsls	r3, r3, #10
 8005e6e:	697a      	ldr	r2, [r7, #20]
 8005e70:	4313      	orrs	r3, r2
 8005e72:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	697a      	ldr	r2, [r7, #20]
 8005e78:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	68fa      	ldr	r2, [r7, #12]
 8005e7e:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005e80:	683b      	ldr	r3, [r7, #0]
 8005e82:	685a      	ldr	r2, [r3, #4]
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	693a      	ldr	r2, [r7, #16]
 8005e8c:	621a      	str	r2, [r3, #32]
}
 8005e8e:	bf00      	nop
 8005e90:	371c      	adds	r7, #28
 8005e92:	46bd      	mov	sp, r7
 8005e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e98:	4770      	bx	lr
 8005e9a:	bf00      	nop
 8005e9c:	feff8fff 	.word	0xfeff8fff
 8005ea0:	40010000 	.word	0x40010000
 8005ea4:	40010400 	.word	0x40010400

08005ea8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005ea8:	b480      	push	{r7}
 8005eaa:	b087      	sub	sp, #28
 8005eac:	af00      	add	r7, sp, #0
 8005eae:	60f8      	str	r0, [r7, #12]
 8005eb0:	60b9      	str	r1, [r7, #8]
 8005eb2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	6a1b      	ldr	r3, [r3, #32]
 8005eb8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	6a1b      	ldr	r3, [r3, #32]
 8005ebe:	f023 0201 	bic.w	r2, r3, #1
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	699b      	ldr	r3, [r3, #24]
 8005eca:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005ecc:	693b      	ldr	r3, [r7, #16]
 8005ece:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005ed2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	011b      	lsls	r3, r3, #4
 8005ed8:	693a      	ldr	r2, [r7, #16]
 8005eda:	4313      	orrs	r3, r2
 8005edc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005ede:	697b      	ldr	r3, [r7, #20]
 8005ee0:	f023 030a 	bic.w	r3, r3, #10
 8005ee4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005ee6:	697a      	ldr	r2, [r7, #20]
 8005ee8:	68bb      	ldr	r3, [r7, #8]
 8005eea:	4313      	orrs	r3, r2
 8005eec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	693a      	ldr	r2, [r7, #16]
 8005ef2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	697a      	ldr	r2, [r7, #20]
 8005ef8:	621a      	str	r2, [r3, #32]
}
 8005efa:	bf00      	nop
 8005efc:	371c      	adds	r7, #28
 8005efe:	46bd      	mov	sp, r7
 8005f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f04:	4770      	bx	lr

08005f06 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005f06:	b480      	push	{r7}
 8005f08:	b087      	sub	sp, #28
 8005f0a:	af00      	add	r7, sp, #0
 8005f0c:	60f8      	str	r0, [r7, #12]
 8005f0e:	60b9      	str	r1, [r7, #8]
 8005f10:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	6a1b      	ldr	r3, [r3, #32]
 8005f16:	f023 0210 	bic.w	r2, r3, #16
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	699b      	ldr	r3, [r3, #24]
 8005f22:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	6a1b      	ldr	r3, [r3, #32]
 8005f28:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005f2a:	697b      	ldr	r3, [r7, #20]
 8005f2c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005f30:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	031b      	lsls	r3, r3, #12
 8005f36:	697a      	ldr	r2, [r7, #20]
 8005f38:	4313      	orrs	r3, r2
 8005f3a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005f3c:	693b      	ldr	r3, [r7, #16]
 8005f3e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005f42:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005f44:	68bb      	ldr	r3, [r7, #8]
 8005f46:	011b      	lsls	r3, r3, #4
 8005f48:	693a      	ldr	r2, [r7, #16]
 8005f4a:	4313      	orrs	r3, r2
 8005f4c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	697a      	ldr	r2, [r7, #20]
 8005f52:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	693a      	ldr	r2, [r7, #16]
 8005f58:	621a      	str	r2, [r3, #32]
}
 8005f5a:	bf00      	nop
 8005f5c:	371c      	adds	r7, #28
 8005f5e:	46bd      	mov	sp, r7
 8005f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f64:	4770      	bx	lr

08005f66 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005f66:	b480      	push	{r7}
 8005f68:	b085      	sub	sp, #20
 8005f6a:	af00      	add	r7, sp, #0
 8005f6c:	6078      	str	r0, [r7, #4]
 8005f6e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	689b      	ldr	r3, [r3, #8]
 8005f74:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005f7c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005f7e:	683a      	ldr	r2, [r7, #0]
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	4313      	orrs	r3, r2
 8005f84:	f043 0307 	orr.w	r3, r3, #7
 8005f88:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	68fa      	ldr	r2, [r7, #12]
 8005f8e:	609a      	str	r2, [r3, #8]
}
 8005f90:	bf00      	nop
 8005f92:	3714      	adds	r7, #20
 8005f94:	46bd      	mov	sp, r7
 8005f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f9a:	4770      	bx	lr

08005f9c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005f9c:	b480      	push	{r7}
 8005f9e:	b087      	sub	sp, #28
 8005fa0:	af00      	add	r7, sp, #0
 8005fa2:	60f8      	str	r0, [r7, #12]
 8005fa4:	60b9      	str	r1, [r7, #8]
 8005fa6:	607a      	str	r2, [r7, #4]
 8005fa8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	689b      	ldr	r3, [r3, #8]
 8005fae:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005fb0:	697b      	ldr	r3, [r7, #20]
 8005fb2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005fb6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005fb8:	683b      	ldr	r3, [r7, #0]
 8005fba:	021a      	lsls	r2, r3, #8
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	431a      	orrs	r2, r3
 8005fc0:	68bb      	ldr	r3, [r7, #8]
 8005fc2:	4313      	orrs	r3, r2
 8005fc4:	697a      	ldr	r2, [r7, #20]
 8005fc6:	4313      	orrs	r3, r2
 8005fc8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	697a      	ldr	r2, [r7, #20]
 8005fce:	609a      	str	r2, [r3, #8]
}
 8005fd0:	bf00      	nop
 8005fd2:	371c      	adds	r7, #28
 8005fd4:	46bd      	mov	sp, r7
 8005fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fda:	4770      	bx	lr

08005fdc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005fdc:	b480      	push	{r7}
 8005fde:	b087      	sub	sp, #28
 8005fe0:	af00      	add	r7, sp, #0
 8005fe2:	60f8      	str	r0, [r7, #12]
 8005fe4:	60b9      	str	r1, [r7, #8]
 8005fe6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005fe8:	68bb      	ldr	r3, [r7, #8]
 8005fea:	f003 031f 	and.w	r3, r3, #31
 8005fee:	2201      	movs	r2, #1
 8005ff0:	fa02 f303 	lsl.w	r3, r2, r3
 8005ff4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	6a1a      	ldr	r2, [r3, #32]
 8005ffa:	697b      	ldr	r3, [r7, #20]
 8005ffc:	43db      	mvns	r3, r3
 8005ffe:	401a      	ands	r2, r3
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	6a1a      	ldr	r2, [r3, #32]
 8006008:	68bb      	ldr	r3, [r7, #8]
 800600a:	f003 031f 	and.w	r3, r3, #31
 800600e:	6879      	ldr	r1, [r7, #4]
 8006010:	fa01 f303 	lsl.w	r3, r1, r3
 8006014:	431a      	orrs	r2, r3
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	621a      	str	r2, [r3, #32]
}
 800601a:	bf00      	nop
 800601c:	371c      	adds	r7, #28
 800601e:	46bd      	mov	sp, r7
 8006020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006024:	4770      	bx	lr
	...

08006028 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006028:	b480      	push	{r7}
 800602a:	b085      	sub	sp, #20
 800602c:	af00      	add	r7, sp, #0
 800602e:	6078      	str	r0, [r7, #4]
 8006030:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006038:	2b01      	cmp	r3, #1
 800603a:	d101      	bne.n	8006040 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800603c:	2302      	movs	r3, #2
 800603e:	e06d      	b.n	800611c <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	2201      	movs	r2, #1
 8006044:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	2202      	movs	r2, #2
 800604c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	685b      	ldr	r3, [r3, #4]
 8006056:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	689b      	ldr	r3, [r3, #8]
 800605e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	4a30      	ldr	r2, [pc, #192]	; (8006128 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006066:	4293      	cmp	r3, r2
 8006068:	d004      	beq.n	8006074 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	4a2f      	ldr	r2, [pc, #188]	; (800612c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006070:	4293      	cmp	r3, r2
 8006072:	d108      	bne.n	8006086 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800607a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800607c:	683b      	ldr	r3, [r7, #0]
 800607e:	685b      	ldr	r3, [r3, #4]
 8006080:	68fa      	ldr	r2, [r7, #12]
 8006082:	4313      	orrs	r3, r2
 8006084:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800608c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800608e:	683b      	ldr	r3, [r7, #0]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	68fa      	ldr	r2, [r7, #12]
 8006094:	4313      	orrs	r3, r2
 8006096:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	68fa      	ldr	r2, [r7, #12]
 800609e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	4a20      	ldr	r2, [pc, #128]	; (8006128 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80060a6:	4293      	cmp	r3, r2
 80060a8:	d022      	beq.n	80060f0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80060b2:	d01d      	beq.n	80060f0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	4a1d      	ldr	r2, [pc, #116]	; (8006130 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80060ba:	4293      	cmp	r3, r2
 80060bc:	d018      	beq.n	80060f0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	4a1c      	ldr	r2, [pc, #112]	; (8006134 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80060c4:	4293      	cmp	r3, r2
 80060c6:	d013      	beq.n	80060f0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	4a1a      	ldr	r2, [pc, #104]	; (8006138 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80060ce:	4293      	cmp	r3, r2
 80060d0:	d00e      	beq.n	80060f0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	4a15      	ldr	r2, [pc, #84]	; (800612c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80060d8:	4293      	cmp	r3, r2
 80060da:	d009      	beq.n	80060f0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	4a16      	ldr	r2, [pc, #88]	; (800613c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80060e2:	4293      	cmp	r3, r2
 80060e4:	d004      	beq.n	80060f0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	4a15      	ldr	r2, [pc, #84]	; (8006140 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80060ec:	4293      	cmp	r3, r2
 80060ee:	d10c      	bne.n	800610a <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80060f0:	68bb      	ldr	r3, [r7, #8]
 80060f2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80060f6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80060f8:	683b      	ldr	r3, [r7, #0]
 80060fa:	689b      	ldr	r3, [r3, #8]
 80060fc:	68ba      	ldr	r2, [r7, #8]
 80060fe:	4313      	orrs	r3, r2
 8006100:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	68ba      	ldr	r2, [r7, #8]
 8006108:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	2201      	movs	r2, #1
 800610e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	2200      	movs	r2, #0
 8006116:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800611a:	2300      	movs	r3, #0
}
 800611c:	4618      	mov	r0, r3
 800611e:	3714      	adds	r7, #20
 8006120:	46bd      	mov	sp, r7
 8006122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006126:	4770      	bx	lr
 8006128:	40010000 	.word	0x40010000
 800612c:	40010400 	.word	0x40010400
 8006130:	40000400 	.word	0x40000400
 8006134:	40000800 	.word	0x40000800
 8006138:	40000c00 	.word	0x40000c00
 800613c:	40014000 	.word	0x40014000
 8006140:	40001800 	.word	0x40001800

08006144 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006144:	b480      	push	{r7}
 8006146:	b083      	sub	sp, #12
 8006148:	af00      	add	r7, sp, #0
 800614a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800614c:	bf00      	nop
 800614e:	370c      	adds	r7, #12
 8006150:	46bd      	mov	sp, r7
 8006152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006156:	4770      	bx	lr

08006158 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006158:	b480      	push	{r7}
 800615a:	b083      	sub	sp, #12
 800615c:	af00      	add	r7, sp, #0
 800615e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006160:	bf00      	nop
 8006162:	370c      	adds	r7, #12
 8006164:	46bd      	mov	sp, r7
 8006166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800616a:	4770      	bx	lr

0800616c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800616c:	b480      	push	{r7}
 800616e:	b083      	sub	sp, #12
 8006170:	af00      	add	r7, sp, #0
 8006172:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006174:	bf00      	nop
 8006176:	370c      	adds	r7, #12
 8006178:	46bd      	mov	sp, r7
 800617a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800617e:	4770      	bx	lr

08006180 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006180:	b580      	push	{r7, lr}
 8006182:	b082      	sub	sp, #8
 8006184:	af00      	add	r7, sp, #0
 8006186:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	2b00      	cmp	r3, #0
 800618c:	d101      	bne.n	8006192 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800618e:	2301      	movs	r3, #1
 8006190:	e040      	b.n	8006214 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006196:	2b00      	cmp	r3, #0
 8006198:	d106      	bne.n	80061a8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	2200      	movs	r2, #0
 800619e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80061a2:	6878      	ldr	r0, [r7, #4]
 80061a4:	f7fb ff40 	bl	8002028 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	2224      	movs	r2, #36	; 0x24
 80061ac:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	681a      	ldr	r2, [r3, #0]
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	f022 0201 	bic.w	r2, r2, #1
 80061bc:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80061be:	6878      	ldr	r0, [r7, #4]
 80061c0:	f000 fc18 	bl	80069f4 <UART_SetConfig>
 80061c4:	4603      	mov	r3, r0
 80061c6:	2b01      	cmp	r3, #1
 80061c8:	d101      	bne.n	80061ce <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80061ca:	2301      	movs	r3, #1
 80061cc:	e022      	b.n	8006214 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d002      	beq.n	80061dc <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80061d6:	6878      	ldr	r0, [r7, #4]
 80061d8:	f000 fe70 	bl	8006ebc <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	685a      	ldr	r2, [r3, #4]
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80061ea:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	689a      	ldr	r2, [r3, #8]
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80061fa:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	681a      	ldr	r2, [r3, #0]
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	f042 0201 	orr.w	r2, r2, #1
 800620a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800620c:	6878      	ldr	r0, [r7, #4]
 800620e:	f000 fef7 	bl	8007000 <UART_CheckIdleState>
 8006212:	4603      	mov	r3, r0
}
 8006214:	4618      	mov	r0, r3
 8006216:	3708      	adds	r7, #8
 8006218:	46bd      	mov	sp, r7
 800621a:	bd80      	pop	{r7, pc}

0800621c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800621c:	b580      	push	{r7, lr}
 800621e:	b08a      	sub	sp, #40	; 0x28
 8006220:	af02      	add	r7, sp, #8
 8006222:	60f8      	str	r0, [r7, #12]
 8006224:	60b9      	str	r1, [r7, #8]
 8006226:	603b      	str	r3, [r7, #0]
 8006228:	4613      	mov	r3, r2
 800622a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006230:	2b20      	cmp	r3, #32
 8006232:	f040 8081 	bne.w	8006338 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006236:	68bb      	ldr	r3, [r7, #8]
 8006238:	2b00      	cmp	r3, #0
 800623a:	d002      	beq.n	8006242 <HAL_UART_Transmit+0x26>
 800623c:	88fb      	ldrh	r3, [r7, #6]
 800623e:	2b00      	cmp	r3, #0
 8006240:	d101      	bne.n	8006246 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8006242:	2301      	movs	r3, #1
 8006244:	e079      	b.n	800633a <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800624c:	2b01      	cmp	r3, #1
 800624e:	d101      	bne.n	8006254 <HAL_UART_Transmit+0x38>
 8006250:	2302      	movs	r3, #2
 8006252:	e072      	b.n	800633a <HAL_UART_Transmit+0x11e>
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	2201      	movs	r2, #1
 8006258:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	2200      	movs	r2, #0
 8006260:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	2221      	movs	r2, #33	; 0x21
 8006268:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800626a:	f7fc f961 	bl	8002530 <HAL_GetTick>
 800626e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	88fa      	ldrh	r2, [r7, #6]
 8006274:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	88fa      	ldrh	r2, [r7, #6]
 800627c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	689b      	ldr	r3, [r3, #8]
 8006284:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006288:	d108      	bne.n	800629c <HAL_UART_Transmit+0x80>
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	691b      	ldr	r3, [r3, #16]
 800628e:	2b00      	cmp	r3, #0
 8006290:	d104      	bne.n	800629c <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8006292:	2300      	movs	r3, #0
 8006294:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006296:	68bb      	ldr	r3, [r7, #8]
 8006298:	61bb      	str	r3, [r7, #24]
 800629a:	e003      	b.n	80062a4 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 800629c:	68bb      	ldr	r3, [r7, #8]
 800629e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80062a0:	2300      	movs	r3, #0
 80062a2:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	2200      	movs	r2, #0
 80062a8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 80062ac:	e02c      	b.n	8006308 <HAL_UART_Transmit+0xec>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80062ae:	683b      	ldr	r3, [r7, #0]
 80062b0:	9300      	str	r3, [sp, #0]
 80062b2:	697b      	ldr	r3, [r7, #20]
 80062b4:	2200      	movs	r2, #0
 80062b6:	2180      	movs	r1, #128	; 0x80
 80062b8:	68f8      	ldr	r0, [r7, #12]
 80062ba:	f000 feea 	bl	8007092 <UART_WaitOnFlagUntilTimeout>
 80062be:	4603      	mov	r3, r0
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d001      	beq.n	80062c8 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 80062c4:	2303      	movs	r3, #3
 80062c6:	e038      	b.n	800633a <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 80062c8:	69fb      	ldr	r3, [r7, #28]
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d10b      	bne.n	80062e6 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80062ce:	69bb      	ldr	r3, [r7, #24]
 80062d0:	881b      	ldrh	r3, [r3, #0]
 80062d2:	461a      	mov	r2, r3
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80062dc:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80062de:	69bb      	ldr	r3, [r7, #24]
 80062e0:	3302      	adds	r3, #2
 80062e2:	61bb      	str	r3, [r7, #24]
 80062e4:	e007      	b.n	80062f6 <HAL_UART_Transmit+0xda>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80062e6:	69fb      	ldr	r3, [r7, #28]
 80062e8:	781a      	ldrb	r2, [r3, #0]
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80062f0:	69fb      	ldr	r3, [r7, #28]
 80062f2:	3301      	adds	r3, #1
 80062f4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80062fc:	b29b      	uxth	r3, r3
 80062fe:	3b01      	subs	r3, #1
 8006300:	b29a      	uxth	r2, r3
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800630e:	b29b      	uxth	r3, r3
 8006310:	2b00      	cmp	r3, #0
 8006312:	d1cc      	bne.n	80062ae <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006314:	683b      	ldr	r3, [r7, #0]
 8006316:	9300      	str	r3, [sp, #0]
 8006318:	697b      	ldr	r3, [r7, #20]
 800631a:	2200      	movs	r2, #0
 800631c:	2140      	movs	r1, #64	; 0x40
 800631e:	68f8      	ldr	r0, [r7, #12]
 8006320:	f000 feb7 	bl	8007092 <UART_WaitOnFlagUntilTimeout>
 8006324:	4603      	mov	r3, r0
 8006326:	2b00      	cmp	r3, #0
 8006328:	d001      	beq.n	800632e <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 800632a:	2303      	movs	r3, #3
 800632c:	e005      	b.n	800633a <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	2220      	movs	r2, #32
 8006332:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8006334:	2300      	movs	r3, #0
 8006336:	e000      	b.n	800633a <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8006338:	2302      	movs	r3, #2
  }
}
 800633a:	4618      	mov	r0, r3
 800633c:	3720      	adds	r7, #32
 800633e:	46bd      	mov	sp, r7
 8006340:	bd80      	pop	{r7, pc}

08006342 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006342:	b580      	push	{r7, lr}
 8006344:	b08a      	sub	sp, #40	; 0x28
 8006346:	af00      	add	r7, sp, #0
 8006348:	60f8      	str	r0, [r7, #12]
 800634a:	60b9      	str	r1, [r7, #8]
 800634c:	4613      	mov	r3, r2
 800634e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006354:	2b20      	cmp	r3, #32
 8006356:	d13d      	bne.n	80063d4 <HAL_UART_Receive_IT+0x92>
  {
    if ((pData == NULL) || (Size == 0U))
 8006358:	68bb      	ldr	r3, [r7, #8]
 800635a:	2b00      	cmp	r3, #0
 800635c:	d002      	beq.n	8006364 <HAL_UART_Receive_IT+0x22>
 800635e:	88fb      	ldrh	r3, [r7, #6]
 8006360:	2b00      	cmp	r3, #0
 8006362:	d101      	bne.n	8006368 <HAL_UART_Receive_IT+0x26>
    {
      return HAL_ERROR;
 8006364:	2301      	movs	r3, #1
 8006366:	e036      	b.n	80063d6 <HAL_UART_Receive_IT+0x94>
    }

    __HAL_LOCK(huart);
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800636e:	2b01      	cmp	r3, #1
 8006370:	d101      	bne.n	8006376 <HAL_UART_Receive_IT+0x34>
 8006372:	2302      	movs	r3, #2
 8006374:	e02f      	b.n	80063d6 <HAL_UART_Receive_IT+0x94>
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	2201      	movs	r2, #1
 800637a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	2200      	movs	r2, #0
 8006382:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	685b      	ldr	r3, [r3, #4]
 800638a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800638e:	2b00      	cmp	r3, #0
 8006390:	d018      	beq.n	80063c4 <HAL_UART_Receive_IT+0x82>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006398:	697b      	ldr	r3, [r7, #20]
 800639a:	e853 3f00 	ldrex	r3, [r3]
 800639e:	613b      	str	r3, [r7, #16]
   return(result);
 80063a0:	693b      	ldr	r3, [r7, #16]
 80063a2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80063a6:	627b      	str	r3, [r7, #36]	; 0x24
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	461a      	mov	r2, r3
 80063ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063b0:	623b      	str	r3, [r7, #32]
 80063b2:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063b4:	69f9      	ldr	r1, [r7, #28]
 80063b6:	6a3a      	ldr	r2, [r7, #32]
 80063b8:	e841 2300 	strex	r3, r2, [r1]
 80063bc:	61bb      	str	r3, [r7, #24]
   return(result);
 80063be:	69bb      	ldr	r3, [r7, #24]
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d1e6      	bne.n	8006392 <HAL_UART_Receive_IT+0x50>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80063c4:	88fb      	ldrh	r3, [r7, #6]
 80063c6:	461a      	mov	r2, r3
 80063c8:	68b9      	ldr	r1, [r7, #8]
 80063ca:	68f8      	ldr	r0, [r7, #12]
 80063cc:	f000 ff26 	bl	800721c <UART_Start_Receive_IT>
 80063d0:	4603      	mov	r3, r0
 80063d2:	e000      	b.n	80063d6 <HAL_UART_Receive_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80063d4:	2302      	movs	r3, #2
  }
}
 80063d6:	4618      	mov	r0, r3
 80063d8:	3728      	adds	r7, #40	; 0x28
 80063da:	46bd      	mov	sp, r7
 80063dc:	bd80      	pop	{r7, pc}
	...

080063e0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80063e0:	b580      	push	{r7, lr}
 80063e2:	b0ba      	sub	sp, #232	; 0xe8
 80063e4:	af00      	add	r7, sp, #0
 80063e6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	69db      	ldr	r3, [r3, #28]
 80063ee:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	689b      	ldr	r3, [r3, #8]
 8006402:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006406:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800640a:	f640 030f 	movw	r3, #2063	; 0x80f
 800640e:	4013      	ands	r3, r2
 8006410:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8006414:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006418:	2b00      	cmp	r3, #0
 800641a:	d115      	bne.n	8006448 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800641c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006420:	f003 0320 	and.w	r3, r3, #32
 8006424:	2b00      	cmp	r3, #0
 8006426:	d00f      	beq.n	8006448 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006428:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800642c:	f003 0320 	and.w	r3, r3, #32
 8006430:	2b00      	cmp	r3, #0
 8006432:	d009      	beq.n	8006448 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006438:	2b00      	cmp	r3, #0
 800643a:	f000 82a4 	beq.w	8006986 <HAL_UART_IRQHandler+0x5a6>
      {
        huart->RxISR(huart);
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006442:	6878      	ldr	r0, [r7, #4]
 8006444:	4798      	blx	r3
      }
      return;
 8006446:	e29e      	b.n	8006986 <HAL_UART_IRQHandler+0x5a6>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8006448:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800644c:	2b00      	cmp	r3, #0
 800644e:	f000 8117 	beq.w	8006680 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8006452:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006456:	f003 0301 	and.w	r3, r3, #1
 800645a:	2b00      	cmp	r3, #0
 800645c:	d106      	bne.n	800646c <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800645e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8006462:	4b85      	ldr	r3, [pc, #532]	; (8006678 <HAL_UART_IRQHandler+0x298>)
 8006464:	4013      	ands	r3, r2
 8006466:	2b00      	cmp	r3, #0
 8006468:	f000 810a 	beq.w	8006680 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800646c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006470:	f003 0301 	and.w	r3, r3, #1
 8006474:	2b00      	cmp	r3, #0
 8006476:	d011      	beq.n	800649c <HAL_UART_IRQHandler+0xbc>
 8006478:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800647c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006480:	2b00      	cmp	r3, #0
 8006482:	d00b      	beq.n	800649c <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	2201      	movs	r2, #1
 800648a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006492:	f043 0201 	orr.w	r2, r3, #1
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800649c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80064a0:	f003 0302 	and.w	r3, r3, #2
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d011      	beq.n	80064cc <HAL_UART_IRQHandler+0xec>
 80064a8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80064ac:	f003 0301 	and.w	r3, r3, #1
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	d00b      	beq.n	80064cc <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	2202      	movs	r2, #2
 80064ba:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80064c2:	f043 0204 	orr.w	r2, r3, #4
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80064cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80064d0:	f003 0304 	and.w	r3, r3, #4
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d011      	beq.n	80064fc <HAL_UART_IRQHandler+0x11c>
 80064d8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80064dc:	f003 0301 	and.w	r3, r3, #1
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d00b      	beq.n	80064fc <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	2204      	movs	r2, #4
 80064ea:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80064f2:	f043 0202 	orr.w	r2, r3, #2
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80064fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006500:	f003 0308 	and.w	r3, r3, #8
 8006504:	2b00      	cmp	r3, #0
 8006506:	d017      	beq.n	8006538 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006508:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800650c:	f003 0320 	and.w	r3, r3, #32
 8006510:	2b00      	cmp	r3, #0
 8006512:	d105      	bne.n	8006520 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8006514:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006518:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800651c:	2b00      	cmp	r3, #0
 800651e:	d00b      	beq.n	8006538 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	2208      	movs	r2, #8
 8006526:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800652e:	f043 0208 	orr.w	r2, r3, #8
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006538:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800653c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006540:	2b00      	cmp	r3, #0
 8006542:	d012      	beq.n	800656a <HAL_UART_IRQHandler+0x18a>
 8006544:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006548:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800654c:	2b00      	cmp	r3, #0
 800654e:	d00c      	beq.n	800656a <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006558:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006560:	f043 0220 	orr.w	r2, r3, #32
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006570:	2b00      	cmp	r3, #0
 8006572:	f000 820a 	beq.w	800698a <HAL_UART_IRQHandler+0x5aa>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8006576:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800657a:	f003 0320 	and.w	r3, r3, #32
 800657e:	2b00      	cmp	r3, #0
 8006580:	d00d      	beq.n	800659e <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006582:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006586:	f003 0320 	and.w	r3, r3, #32
 800658a:	2b00      	cmp	r3, #0
 800658c:	d007      	beq.n	800659e <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006592:	2b00      	cmp	r3, #0
 8006594:	d003      	beq.n	800659e <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800659a:	6878      	ldr	r0, [r7, #4]
 800659c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80065a4:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	689b      	ldr	r3, [r3, #8]
 80065ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80065b2:	2b40      	cmp	r3, #64	; 0x40
 80065b4:	d005      	beq.n	80065c2 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80065b6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80065ba:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d04f      	beq.n	8006662 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80065c2:	6878      	ldr	r0, [r7, #4]
 80065c4:	f000 fef4 	bl	80073b0 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	689b      	ldr	r3, [r3, #8]
 80065ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80065d2:	2b40      	cmp	r3, #64	; 0x40
 80065d4:	d141      	bne.n	800665a <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	3308      	adds	r3, #8
 80065dc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065e0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80065e4:	e853 3f00 	ldrex	r3, [r3]
 80065e8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80065ec:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80065f0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80065f4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	3308      	adds	r3, #8
 80065fe:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8006602:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8006606:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800660a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800660e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8006612:	e841 2300 	strex	r3, r2, [r1]
 8006616:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800661a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800661e:	2b00      	cmp	r3, #0
 8006620:	d1d9      	bne.n	80065d6 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006626:	2b00      	cmp	r3, #0
 8006628:	d013      	beq.n	8006652 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800662e:	4a13      	ldr	r2, [pc, #76]	; (800667c <HAL_UART_IRQHandler+0x29c>)
 8006630:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006636:	4618      	mov	r0, r3
 8006638:	f7fc f92b 	bl	8002892 <HAL_DMA_Abort_IT>
 800663c:	4603      	mov	r3, r0
 800663e:	2b00      	cmp	r3, #0
 8006640:	d017      	beq.n	8006672 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006646:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006648:	687a      	ldr	r2, [r7, #4]
 800664a:	6f12      	ldr	r2, [r2, #112]	; 0x70
 800664c:	4610      	mov	r0, r2
 800664e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006650:	e00f      	b.n	8006672 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006652:	6878      	ldr	r0, [r7, #4]
 8006654:	f000 f9ae 	bl	80069b4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006658:	e00b      	b.n	8006672 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800665a:	6878      	ldr	r0, [r7, #4]
 800665c:	f000 f9aa 	bl	80069b4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006660:	e007      	b.n	8006672 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006662:	6878      	ldr	r0, [r7, #4]
 8006664:	f000 f9a6 	bl	80069b4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	2200      	movs	r2, #0
 800666c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 8006670:	e18b      	b.n	800698a <HAL_UART_IRQHandler+0x5aa>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006672:	bf00      	nop
    return;
 8006674:	e189      	b.n	800698a <HAL_UART_IRQHandler+0x5aa>
 8006676:	bf00      	nop
 8006678:	04000120 	.word	0x04000120
 800667c:	08007477 	.word	0x08007477

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006684:	2b01      	cmp	r3, #1
 8006686:	f040 8144 	bne.w	8006912 <HAL_UART_IRQHandler+0x532>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800668a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800668e:	f003 0310 	and.w	r3, r3, #16
 8006692:	2b00      	cmp	r3, #0
 8006694:	f000 813d 	beq.w	8006912 <HAL_UART_IRQHandler+0x532>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006698:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800669c:	f003 0310 	and.w	r3, r3, #16
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	f000 8136 	beq.w	8006912 <HAL_UART_IRQHandler+0x532>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	2210      	movs	r2, #16
 80066ac:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	689b      	ldr	r3, [r3, #8]
 80066b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80066b8:	2b40      	cmp	r3, #64	; 0x40
 80066ba:	f040 80b2 	bne.w	8006822 <HAL_UART_IRQHandler+0x442>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	685b      	ldr	r3, [r3, #4]
 80066c6:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80066ca:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	f000 815d 	beq.w	800698e <HAL_UART_IRQHandler+0x5ae>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80066da:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80066de:	429a      	cmp	r2, r3
 80066e0:	f080 8155 	bcs.w	800698e <HAL_UART_IRQHandler+0x5ae>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80066ea:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80066f2:	69db      	ldr	r3, [r3, #28]
 80066f4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80066f8:	f000 8085 	beq.w	8006806 <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006704:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006708:	e853 3f00 	ldrex	r3, [r3]
 800670c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8006710:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006714:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006718:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	461a      	mov	r2, r3
 8006722:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8006726:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800672a:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800672e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8006732:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8006736:	e841 2300 	strex	r3, r2, [r1]
 800673a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800673e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006742:	2b00      	cmp	r3, #0
 8006744:	d1da      	bne.n	80066fc <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	3308      	adds	r3, #8
 800674c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800674e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006750:	e853 3f00 	ldrex	r3, [r3]
 8006754:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8006756:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006758:	f023 0301 	bic.w	r3, r3, #1
 800675c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	3308      	adds	r3, #8
 8006766:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800676a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800676e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006770:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8006772:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8006776:	e841 2300 	strex	r3, r2, [r1]
 800677a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800677c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800677e:	2b00      	cmp	r3, #0
 8006780:	d1e1      	bne.n	8006746 <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	3308      	adds	r3, #8
 8006788:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800678a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800678c:	e853 3f00 	ldrex	r3, [r3]
 8006790:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8006792:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006794:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006798:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	3308      	adds	r3, #8
 80067a2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80067a6:	66fa      	str	r2, [r7, #108]	; 0x6c
 80067a8:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067aa:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80067ac:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80067ae:	e841 2300 	strex	r3, r2, [r1]
 80067b2:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80067b4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	d1e3      	bne.n	8006782 <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	2220      	movs	r2, #32
 80067be:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	2200      	movs	r2, #0
 80067c4:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067cc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80067ce:	e853 3f00 	ldrex	r3, [r3]
 80067d2:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80067d4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80067d6:	f023 0310 	bic.w	r3, r3, #16
 80067da:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	461a      	mov	r2, r3
 80067e4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80067e8:	65bb      	str	r3, [r7, #88]	; 0x58
 80067ea:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067ec:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80067ee:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80067f0:	e841 2300 	strex	r3, r2, [r1]
 80067f4:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80067f6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d1e4      	bne.n	80067c6 <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006800:	4618      	mov	r0, r3
 8006802:	f7fb ffd6 	bl	80027b2 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006812:	b29b      	uxth	r3, r3
 8006814:	1ad3      	subs	r3, r2, r3
 8006816:	b29b      	uxth	r3, r3
 8006818:	4619      	mov	r1, r3
 800681a:	6878      	ldr	r0, [r7, #4]
 800681c:	f000 f8d4 	bl	80069c8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006820:	e0b5      	b.n	800698e <HAL_UART_IRQHandler+0x5ae>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800682e:	b29b      	uxth	r3, r3
 8006830:	1ad3      	subs	r3, r2, r3
 8006832:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800683c:	b29b      	uxth	r3, r3
 800683e:	2b00      	cmp	r3, #0
 8006840:	f000 80a7 	beq.w	8006992 <HAL_UART_IRQHandler+0x5b2>
          && (nb_rx_data > 0U))
 8006844:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006848:	2b00      	cmp	r3, #0
 800684a:	f000 80a2 	beq.w	8006992 <HAL_UART_IRQHandler+0x5b2>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006854:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006856:	e853 3f00 	ldrex	r3, [r3]
 800685a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800685c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800685e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006862:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	461a      	mov	r2, r3
 800686c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8006870:	647b      	str	r3, [r7, #68]	; 0x44
 8006872:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006874:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006876:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006878:	e841 2300 	strex	r3, r2, [r1]
 800687c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800687e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006880:	2b00      	cmp	r3, #0
 8006882:	d1e4      	bne.n	800684e <HAL_UART_IRQHandler+0x46e>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	3308      	adds	r3, #8
 800688a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800688c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800688e:	e853 3f00 	ldrex	r3, [r3]
 8006892:	623b      	str	r3, [r7, #32]
   return(result);
 8006894:	6a3b      	ldr	r3, [r7, #32]
 8006896:	f023 0301 	bic.w	r3, r3, #1
 800689a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	3308      	adds	r3, #8
 80068a4:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80068a8:	633a      	str	r2, [r7, #48]	; 0x30
 80068aa:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068ac:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80068ae:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80068b0:	e841 2300 	strex	r3, r2, [r1]
 80068b4:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80068b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d1e3      	bne.n	8006884 <HAL_UART_IRQHandler+0x4a4>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	2220      	movs	r2, #32
 80068c0:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	2200      	movs	r2, #0
 80068c6:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	2200      	movs	r2, #0
 80068cc:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068d4:	693b      	ldr	r3, [r7, #16]
 80068d6:	e853 3f00 	ldrex	r3, [r3]
 80068da:	60fb      	str	r3, [r7, #12]
   return(result);
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	f023 0310 	bic.w	r3, r3, #16
 80068e2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	461a      	mov	r2, r3
 80068ec:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80068f0:	61fb      	str	r3, [r7, #28]
 80068f2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068f4:	69b9      	ldr	r1, [r7, #24]
 80068f6:	69fa      	ldr	r2, [r7, #28]
 80068f8:	e841 2300 	strex	r3, r2, [r1]
 80068fc:	617b      	str	r3, [r7, #20]
   return(result);
 80068fe:	697b      	ldr	r3, [r7, #20]
 8006900:	2b00      	cmp	r3, #0
 8006902:	d1e4      	bne.n	80068ce <HAL_UART_IRQHandler+0x4ee>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006904:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006908:	4619      	mov	r1, r3
 800690a:	6878      	ldr	r0, [r7, #4]
 800690c:	f000 f85c 	bl	80069c8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006910:	e03f      	b.n	8006992 <HAL_UART_IRQHandler+0x5b2>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006912:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006916:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800691a:	2b00      	cmp	r3, #0
 800691c:	d00e      	beq.n	800693c <HAL_UART_IRQHandler+0x55c>
 800691e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006922:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006926:	2b00      	cmp	r3, #0
 8006928:	d008      	beq.n	800693c <HAL_UART_IRQHandler+0x55c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8006932:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006934:	6878      	ldr	r0, [r7, #4]
 8006936:	f000 f853 	bl	80069e0 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800693a:	e02d      	b.n	8006998 <HAL_UART_IRQHandler+0x5b8>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800693c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006940:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006944:	2b00      	cmp	r3, #0
 8006946:	d00e      	beq.n	8006966 <HAL_UART_IRQHandler+0x586>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8006948:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800694c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006950:	2b00      	cmp	r3, #0
 8006952:	d008      	beq.n	8006966 <HAL_UART_IRQHandler+0x586>
  {
    if (huart->TxISR != NULL)
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006958:	2b00      	cmp	r3, #0
 800695a:	d01c      	beq.n	8006996 <HAL_UART_IRQHandler+0x5b6>
    {
      huart->TxISR(huart);
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006960:	6878      	ldr	r0, [r7, #4]
 8006962:	4798      	blx	r3
    }
    return;
 8006964:	e017      	b.n	8006996 <HAL_UART_IRQHandler+0x5b6>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006966:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800696a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800696e:	2b00      	cmp	r3, #0
 8006970:	d012      	beq.n	8006998 <HAL_UART_IRQHandler+0x5b8>
 8006972:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006976:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800697a:	2b00      	cmp	r3, #0
 800697c:	d00c      	beq.n	8006998 <HAL_UART_IRQHandler+0x5b8>
  {
    UART_EndTransmit_IT(huart);
 800697e:	6878      	ldr	r0, [r7, #4]
 8006980:	f000 fd8f 	bl	80074a2 <UART_EndTransmit_IT>
    return;
 8006984:	e008      	b.n	8006998 <HAL_UART_IRQHandler+0x5b8>
      return;
 8006986:	bf00      	nop
 8006988:	e006      	b.n	8006998 <HAL_UART_IRQHandler+0x5b8>
    return;
 800698a:	bf00      	nop
 800698c:	e004      	b.n	8006998 <HAL_UART_IRQHandler+0x5b8>
      return;
 800698e:	bf00      	nop
 8006990:	e002      	b.n	8006998 <HAL_UART_IRQHandler+0x5b8>
      return;
 8006992:	bf00      	nop
 8006994:	e000      	b.n	8006998 <HAL_UART_IRQHandler+0x5b8>
    return;
 8006996:	bf00      	nop
  }

}
 8006998:	37e8      	adds	r7, #232	; 0xe8
 800699a:	46bd      	mov	sp, r7
 800699c:	bd80      	pop	{r7, pc}
 800699e:	bf00      	nop

080069a0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80069a0:	b480      	push	{r7}
 80069a2:	b083      	sub	sp, #12
 80069a4:	af00      	add	r7, sp, #0
 80069a6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80069a8:	bf00      	nop
 80069aa:	370c      	adds	r7, #12
 80069ac:	46bd      	mov	sp, r7
 80069ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069b2:	4770      	bx	lr

080069b4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80069b4:	b480      	push	{r7}
 80069b6:	b083      	sub	sp, #12
 80069b8:	af00      	add	r7, sp, #0
 80069ba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80069bc:	bf00      	nop
 80069be:	370c      	adds	r7, #12
 80069c0:	46bd      	mov	sp, r7
 80069c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069c6:	4770      	bx	lr

080069c8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80069c8:	b480      	push	{r7}
 80069ca:	b083      	sub	sp, #12
 80069cc:	af00      	add	r7, sp, #0
 80069ce:	6078      	str	r0, [r7, #4]
 80069d0:	460b      	mov	r3, r1
 80069d2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80069d4:	bf00      	nop
 80069d6:	370c      	adds	r7, #12
 80069d8:	46bd      	mov	sp, r7
 80069da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069de:	4770      	bx	lr

080069e0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80069e0:	b480      	push	{r7}
 80069e2:	b083      	sub	sp, #12
 80069e4:	af00      	add	r7, sp, #0
 80069e6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80069e8:	bf00      	nop
 80069ea:	370c      	adds	r7, #12
 80069ec:	46bd      	mov	sp, r7
 80069ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069f2:	4770      	bx	lr

080069f4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80069f4:	b580      	push	{r7, lr}
 80069f6:	b088      	sub	sp, #32
 80069f8:	af00      	add	r7, sp, #0
 80069fa:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80069fc:	2300      	movs	r3, #0
 80069fe:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	689a      	ldr	r2, [r3, #8]
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	691b      	ldr	r3, [r3, #16]
 8006a08:	431a      	orrs	r2, r3
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	695b      	ldr	r3, [r3, #20]
 8006a0e:	431a      	orrs	r2, r3
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	69db      	ldr	r3, [r3, #28]
 8006a14:	4313      	orrs	r3, r2
 8006a16:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	681a      	ldr	r2, [r3, #0]
 8006a1e:	4ba6      	ldr	r3, [pc, #664]	; (8006cb8 <UART_SetConfig+0x2c4>)
 8006a20:	4013      	ands	r3, r2
 8006a22:	687a      	ldr	r2, [r7, #4]
 8006a24:	6812      	ldr	r2, [r2, #0]
 8006a26:	6979      	ldr	r1, [r7, #20]
 8006a28:	430b      	orrs	r3, r1
 8006a2a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	685b      	ldr	r3, [r3, #4]
 8006a32:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	68da      	ldr	r2, [r3, #12]
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	430a      	orrs	r2, r1
 8006a40:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	699b      	ldr	r3, [r3, #24]
 8006a46:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	6a1b      	ldr	r3, [r3, #32]
 8006a4c:	697a      	ldr	r2, [r7, #20]
 8006a4e:	4313      	orrs	r3, r2
 8006a50:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	689b      	ldr	r3, [r3, #8]
 8006a58:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	697a      	ldr	r2, [r7, #20]
 8006a62:	430a      	orrs	r2, r1
 8006a64:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	4a94      	ldr	r2, [pc, #592]	; (8006cbc <UART_SetConfig+0x2c8>)
 8006a6c:	4293      	cmp	r3, r2
 8006a6e:	d120      	bne.n	8006ab2 <UART_SetConfig+0xbe>
 8006a70:	4b93      	ldr	r3, [pc, #588]	; (8006cc0 <UART_SetConfig+0x2cc>)
 8006a72:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006a76:	f003 0303 	and.w	r3, r3, #3
 8006a7a:	2b03      	cmp	r3, #3
 8006a7c:	d816      	bhi.n	8006aac <UART_SetConfig+0xb8>
 8006a7e:	a201      	add	r2, pc, #4	; (adr r2, 8006a84 <UART_SetConfig+0x90>)
 8006a80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a84:	08006a95 	.word	0x08006a95
 8006a88:	08006aa1 	.word	0x08006aa1
 8006a8c:	08006a9b 	.word	0x08006a9b
 8006a90:	08006aa7 	.word	0x08006aa7
 8006a94:	2301      	movs	r3, #1
 8006a96:	77fb      	strb	r3, [r7, #31]
 8006a98:	e150      	b.n	8006d3c <UART_SetConfig+0x348>
 8006a9a:	2302      	movs	r3, #2
 8006a9c:	77fb      	strb	r3, [r7, #31]
 8006a9e:	e14d      	b.n	8006d3c <UART_SetConfig+0x348>
 8006aa0:	2304      	movs	r3, #4
 8006aa2:	77fb      	strb	r3, [r7, #31]
 8006aa4:	e14a      	b.n	8006d3c <UART_SetConfig+0x348>
 8006aa6:	2308      	movs	r3, #8
 8006aa8:	77fb      	strb	r3, [r7, #31]
 8006aaa:	e147      	b.n	8006d3c <UART_SetConfig+0x348>
 8006aac:	2310      	movs	r3, #16
 8006aae:	77fb      	strb	r3, [r7, #31]
 8006ab0:	e144      	b.n	8006d3c <UART_SetConfig+0x348>
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	4a83      	ldr	r2, [pc, #524]	; (8006cc4 <UART_SetConfig+0x2d0>)
 8006ab8:	4293      	cmp	r3, r2
 8006aba:	d132      	bne.n	8006b22 <UART_SetConfig+0x12e>
 8006abc:	4b80      	ldr	r3, [pc, #512]	; (8006cc0 <UART_SetConfig+0x2cc>)
 8006abe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006ac2:	f003 030c 	and.w	r3, r3, #12
 8006ac6:	2b0c      	cmp	r3, #12
 8006ac8:	d828      	bhi.n	8006b1c <UART_SetConfig+0x128>
 8006aca:	a201      	add	r2, pc, #4	; (adr r2, 8006ad0 <UART_SetConfig+0xdc>)
 8006acc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ad0:	08006b05 	.word	0x08006b05
 8006ad4:	08006b1d 	.word	0x08006b1d
 8006ad8:	08006b1d 	.word	0x08006b1d
 8006adc:	08006b1d 	.word	0x08006b1d
 8006ae0:	08006b11 	.word	0x08006b11
 8006ae4:	08006b1d 	.word	0x08006b1d
 8006ae8:	08006b1d 	.word	0x08006b1d
 8006aec:	08006b1d 	.word	0x08006b1d
 8006af0:	08006b0b 	.word	0x08006b0b
 8006af4:	08006b1d 	.word	0x08006b1d
 8006af8:	08006b1d 	.word	0x08006b1d
 8006afc:	08006b1d 	.word	0x08006b1d
 8006b00:	08006b17 	.word	0x08006b17
 8006b04:	2300      	movs	r3, #0
 8006b06:	77fb      	strb	r3, [r7, #31]
 8006b08:	e118      	b.n	8006d3c <UART_SetConfig+0x348>
 8006b0a:	2302      	movs	r3, #2
 8006b0c:	77fb      	strb	r3, [r7, #31]
 8006b0e:	e115      	b.n	8006d3c <UART_SetConfig+0x348>
 8006b10:	2304      	movs	r3, #4
 8006b12:	77fb      	strb	r3, [r7, #31]
 8006b14:	e112      	b.n	8006d3c <UART_SetConfig+0x348>
 8006b16:	2308      	movs	r3, #8
 8006b18:	77fb      	strb	r3, [r7, #31]
 8006b1a:	e10f      	b.n	8006d3c <UART_SetConfig+0x348>
 8006b1c:	2310      	movs	r3, #16
 8006b1e:	77fb      	strb	r3, [r7, #31]
 8006b20:	e10c      	b.n	8006d3c <UART_SetConfig+0x348>
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	4a68      	ldr	r2, [pc, #416]	; (8006cc8 <UART_SetConfig+0x2d4>)
 8006b28:	4293      	cmp	r3, r2
 8006b2a:	d120      	bne.n	8006b6e <UART_SetConfig+0x17a>
 8006b2c:	4b64      	ldr	r3, [pc, #400]	; (8006cc0 <UART_SetConfig+0x2cc>)
 8006b2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006b32:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8006b36:	2b30      	cmp	r3, #48	; 0x30
 8006b38:	d013      	beq.n	8006b62 <UART_SetConfig+0x16e>
 8006b3a:	2b30      	cmp	r3, #48	; 0x30
 8006b3c:	d814      	bhi.n	8006b68 <UART_SetConfig+0x174>
 8006b3e:	2b20      	cmp	r3, #32
 8006b40:	d009      	beq.n	8006b56 <UART_SetConfig+0x162>
 8006b42:	2b20      	cmp	r3, #32
 8006b44:	d810      	bhi.n	8006b68 <UART_SetConfig+0x174>
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d002      	beq.n	8006b50 <UART_SetConfig+0x15c>
 8006b4a:	2b10      	cmp	r3, #16
 8006b4c:	d006      	beq.n	8006b5c <UART_SetConfig+0x168>
 8006b4e:	e00b      	b.n	8006b68 <UART_SetConfig+0x174>
 8006b50:	2300      	movs	r3, #0
 8006b52:	77fb      	strb	r3, [r7, #31]
 8006b54:	e0f2      	b.n	8006d3c <UART_SetConfig+0x348>
 8006b56:	2302      	movs	r3, #2
 8006b58:	77fb      	strb	r3, [r7, #31]
 8006b5a:	e0ef      	b.n	8006d3c <UART_SetConfig+0x348>
 8006b5c:	2304      	movs	r3, #4
 8006b5e:	77fb      	strb	r3, [r7, #31]
 8006b60:	e0ec      	b.n	8006d3c <UART_SetConfig+0x348>
 8006b62:	2308      	movs	r3, #8
 8006b64:	77fb      	strb	r3, [r7, #31]
 8006b66:	e0e9      	b.n	8006d3c <UART_SetConfig+0x348>
 8006b68:	2310      	movs	r3, #16
 8006b6a:	77fb      	strb	r3, [r7, #31]
 8006b6c:	e0e6      	b.n	8006d3c <UART_SetConfig+0x348>
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	4a56      	ldr	r2, [pc, #344]	; (8006ccc <UART_SetConfig+0x2d8>)
 8006b74:	4293      	cmp	r3, r2
 8006b76:	d120      	bne.n	8006bba <UART_SetConfig+0x1c6>
 8006b78:	4b51      	ldr	r3, [pc, #324]	; (8006cc0 <UART_SetConfig+0x2cc>)
 8006b7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006b7e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8006b82:	2bc0      	cmp	r3, #192	; 0xc0
 8006b84:	d013      	beq.n	8006bae <UART_SetConfig+0x1ba>
 8006b86:	2bc0      	cmp	r3, #192	; 0xc0
 8006b88:	d814      	bhi.n	8006bb4 <UART_SetConfig+0x1c0>
 8006b8a:	2b80      	cmp	r3, #128	; 0x80
 8006b8c:	d009      	beq.n	8006ba2 <UART_SetConfig+0x1ae>
 8006b8e:	2b80      	cmp	r3, #128	; 0x80
 8006b90:	d810      	bhi.n	8006bb4 <UART_SetConfig+0x1c0>
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d002      	beq.n	8006b9c <UART_SetConfig+0x1a8>
 8006b96:	2b40      	cmp	r3, #64	; 0x40
 8006b98:	d006      	beq.n	8006ba8 <UART_SetConfig+0x1b4>
 8006b9a:	e00b      	b.n	8006bb4 <UART_SetConfig+0x1c0>
 8006b9c:	2300      	movs	r3, #0
 8006b9e:	77fb      	strb	r3, [r7, #31]
 8006ba0:	e0cc      	b.n	8006d3c <UART_SetConfig+0x348>
 8006ba2:	2302      	movs	r3, #2
 8006ba4:	77fb      	strb	r3, [r7, #31]
 8006ba6:	e0c9      	b.n	8006d3c <UART_SetConfig+0x348>
 8006ba8:	2304      	movs	r3, #4
 8006baa:	77fb      	strb	r3, [r7, #31]
 8006bac:	e0c6      	b.n	8006d3c <UART_SetConfig+0x348>
 8006bae:	2308      	movs	r3, #8
 8006bb0:	77fb      	strb	r3, [r7, #31]
 8006bb2:	e0c3      	b.n	8006d3c <UART_SetConfig+0x348>
 8006bb4:	2310      	movs	r3, #16
 8006bb6:	77fb      	strb	r3, [r7, #31]
 8006bb8:	e0c0      	b.n	8006d3c <UART_SetConfig+0x348>
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	4a44      	ldr	r2, [pc, #272]	; (8006cd0 <UART_SetConfig+0x2dc>)
 8006bc0:	4293      	cmp	r3, r2
 8006bc2:	d125      	bne.n	8006c10 <UART_SetConfig+0x21c>
 8006bc4:	4b3e      	ldr	r3, [pc, #248]	; (8006cc0 <UART_SetConfig+0x2cc>)
 8006bc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006bca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006bce:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006bd2:	d017      	beq.n	8006c04 <UART_SetConfig+0x210>
 8006bd4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006bd8:	d817      	bhi.n	8006c0a <UART_SetConfig+0x216>
 8006bda:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006bde:	d00b      	beq.n	8006bf8 <UART_SetConfig+0x204>
 8006be0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006be4:	d811      	bhi.n	8006c0a <UART_SetConfig+0x216>
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d003      	beq.n	8006bf2 <UART_SetConfig+0x1fe>
 8006bea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006bee:	d006      	beq.n	8006bfe <UART_SetConfig+0x20a>
 8006bf0:	e00b      	b.n	8006c0a <UART_SetConfig+0x216>
 8006bf2:	2300      	movs	r3, #0
 8006bf4:	77fb      	strb	r3, [r7, #31]
 8006bf6:	e0a1      	b.n	8006d3c <UART_SetConfig+0x348>
 8006bf8:	2302      	movs	r3, #2
 8006bfa:	77fb      	strb	r3, [r7, #31]
 8006bfc:	e09e      	b.n	8006d3c <UART_SetConfig+0x348>
 8006bfe:	2304      	movs	r3, #4
 8006c00:	77fb      	strb	r3, [r7, #31]
 8006c02:	e09b      	b.n	8006d3c <UART_SetConfig+0x348>
 8006c04:	2308      	movs	r3, #8
 8006c06:	77fb      	strb	r3, [r7, #31]
 8006c08:	e098      	b.n	8006d3c <UART_SetConfig+0x348>
 8006c0a:	2310      	movs	r3, #16
 8006c0c:	77fb      	strb	r3, [r7, #31]
 8006c0e:	e095      	b.n	8006d3c <UART_SetConfig+0x348>
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	4a2f      	ldr	r2, [pc, #188]	; (8006cd4 <UART_SetConfig+0x2e0>)
 8006c16:	4293      	cmp	r3, r2
 8006c18:	d125      	bne.n	8006c66 <UART_SetConfig+0x272>
 8006c1a:	4b29      	ldr	r3, [pc, #164]	; (8006cc0 <UART_SetConfig+0x2cc>)
 8006c1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006c20:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8006c24:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006c28:	d017      	beq.n	8006c5a <UART_SetConfig+0x266>
 8006c2a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006c2e:	d817      	bhi.n	8006c60 <UART_SetConfig+0x26c>
 8006c30:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006c34:	d00b      	beq.n	8006c4e <UART_SetConfig+0x25a>
 8006c36:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006c3a:	d811      	bhi.n	8006c60 <UART_SetConfig+0x26c>
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d003      	beq.n	8006c48 <UART_SetConfig+0x254>
 8006c40:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006c44:	d006      	beq.n	8006c54 <UART_SetConfig+0x260>
 8006c46:	e00b      	b.n	8006c60 <UART_SetConfig+0x26c>
 8006c48:	2301      	movs	r3, #1
 8006c4a:	77fb      	strb	r3, [r7, #31]
 8006c4c:	e076      	b.n	8006d3c <UART_SetConfig+0x348>
 8006c4e:	2302      	movs	r3, #2
 8006c50:	77fb      	strb	r3, [r7, #31]
 8006c52:	e073      	b.n	8006d3c <UART_SetConfig+0x348>
 8006c54:	2304      	movs	r3, #4
 8006c56:	77fb      	strb	r3, [r7, #31]
 8006c58:	e070      	b.n	8006d3c <UART_SetConfig+0x348>
 8006c5a:	2308      	movs	r3, #8
 8006c5c:	77fb      	strb	r3, [r7, #31]
 8006c5e:	e06d      	b.n	8006d3c <UART_SetConfig+0x348>
 8006c60:	2310      	movs	r3, #16
 8006c62:	77fb      	strb	r3, [r7, #31]
 8006c64:	e06a      	b.n	8006d3c <UART_SetConfig+0x348>
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	4a1b      	ldr	r2, [pc, #108]	; (8006cd8 <UART_SetConfig+0x2e4>)
 8006c6c:	4293      	cmp	r3, r2
 8006c6e:	d138      	bne.n	8006ce2 <UART_SetConfig+0x2ee>
 8006c70:	4b13      	ldr	r3, [pc, #76]	; (8006cc0 <UART_SetConfig+0x2cc>)
 8006c72:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006c76:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8006c7a:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006c7e:	d017      	beq.n	8006cb0 <UART_SetConfig+0x2bc>
 8006c80:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006c84:	d82a      	bhi.n	8006cdc <UART_SetConfig+0x2e8>
 8006c86:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006c8a:	d00b      	beq.n	8006ca4 <UART_SetConfig+0x2b0>
 8006c8c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006c90:	d824      	bhi.n	8006cdc <UART_SetConfig+0x2e8>
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	d003      	beq.n	8006c9e <UART_SetConfig+0x2aa>
 8006c96:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006c9a:	d006      	beq.n	8006caa <UART_SetConfig+0x2b6>
 8006c9c:	e01e      	b.n	8006cdc <UART_SetConfig+0x2e8>
 8006c9e:	2300      	movs	r3, #0
 8006ca0:	77fb      	strb	r3, [r7, #31]
 8006ca2:	e04b      	b.n	8006d3c <UART_SetConfig+0x348>
 8006ca4:	2302      	movs	r3, #2
 8006ca6:	77fb      	strb	r3, [r7, #31]
 8006ca8:	e048      	b.n	8006d3c <UART_SetConfig+0x348>
 8006caa:	2304      	movs	r3, #4
 8006cac:	77fb      	strb	r3, [r7, #31]
 8006cae:	e045      	b.n	8006d3c <UART_SetConfig+0x348>
 8006cb0:	2308      	movs	r3, #8
 8006cb2:	77fb      	strb	r3, [r7, #31]
 8006cb4:	e042      	b.n	8006d3c <UART_SetConfig+0x348>
 8006cb6:	bf00      	nop
 8006cb8:	efff69f3 	.word	0xefff69f3
 8006cbc:	40011000 	.word	0x40011000
 8006cc0:	40023800 	.word	0x40023800
 8006cc4:	40004400 	.word	0x40004400
 8006cc8:	40004800 	.word	0x40004800
 8006ccc:	40004c00 	.word	0x40004c00
 8006cd0:	40005000 	.word	0x40005000
 8006cd4:	40011400 	.word	0x40011400
 8006cd8:	40007800 	.word	0x40007800
 8006cdc:	2310      	movs	r3, #16
 8006cde:	77fb      	strb	r3, [r7, #31]
 8006ce0:	e02c      	b.n	8006d3c <UART_SetConfig+0x348>
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	4a72      	ldr	r2, [pc, #456]	; (8006eb0 <UART_SetConfig+0x4bc>)
 8006ce8:	4293      	cmp	r3, r2
 8006cea:	d125      	bne.n	8006d38 <UART_SetConfig+0x344>
 8006cec:	4b71      	ldr	r3, [pc, #452]	; (8006eb4 <UART_SetConfig+0x4c0>)
 8006cee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006cf2:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8006cf6:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8006cfa:	d017      	beq.n	8006d2c <UART_SetConfig+0x338>
 8006cfc:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8006d00:	d817      	bhi.n	8006d32 <UART_SetConfig+0x33e>
 8006d02:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006d06:	d00b      	beq.n	8006d20 <UART_SetConfig+0x32c>
 8006d08:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006d0c:	d811      	bhi.n	8006d32 <UART_SetConfig+0x33e>
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d003      	beq.n	8006d1a <UART_SetConfig+0x326>
 8006d12:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006d16:	d006      	beq.n	8006d26 <UART_SetConfig+0x332>
 8006d18:	e00b      	b.n	8006d32 <UART_SetConfig+0x33e>
 8006d1a:	2300      	movs	r3, #0
 8006d1c:	77fb      	strb	r3, [r7, #31]
 8006d1e:	e00d      	b.n	8006d3c <UART_SetConfig+0x348>
 8006d20:	2302      	movs	r3, #2
 8006d22:	77fb      	strb	r3, [r7, #31]
 8006d24:	e00a      	b.n	8006d3c <UART_SetConfig+0x348>
 8006d26:	2304      	movs	r3, #4
 8006d28:	77fb      	strb	r3, [r7, #31]
 8006d2a:	e007      	b.n	8006d3c <UART_SetConfig+0x348>
 8006d2c:	2308      	movs	r3, #8
 8006d2e:	77fb      	strb	r3, [r7, #31]
 8006d30:	e004      	b.n	8006d3c <UART_SetConfig+0x348>
 8006d32:	2310      	movs	r3, #16
 8006d34:	77fb      	strb	r3, [r7, #31]
 8006d36:	e001      	b.n	8006d3c <UART_SetConfig+0x348>
 8006d38:	2310      	movs	r3, #16
 8006d3a:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	69db      	ldr	r3, [r3, #28]
 8006d40:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006d44:	d15b      	bne.n	8006dfe <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8006d46:	7ffb      	ldrb	r3, [r7, #31]
 8006d48:	2b08      	cmp	r3, #8
 8006d4a:	d828      	bhi.n	8006d9e <UART_SetConfig+0x3aa>
 8006d4c:	a201      	add	r2, pc, #4	; (adr r2, 8006d54 <UART_SetConfig+0x360>)
 8006d4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d52:	bf00      	nop
 8006d54:	08006d79 	.word	0x08006d79
 8006d58:	08006d81 	.word	0x08006d81
 8006d5c:	08006d89 	.word	0x08006d89
 8006d60:	08006d9f 	.word	0x08006d9f
 8006d64:	08006d8f 	.word	0x08006d8f
 8006d68:	08006d9f 	.word	0x08006d9f
 8006d6c:	08006d9f 	.word	0x08006d9f
 8006d70:	08006d9f 	.word	0x08006d9f
 8006d74:	08006d97 	.word	0x08006d97
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006d78:	f7fd fbf4 	bl	8004564 <HAL_RCC_GetPCLK1Freq>
 8006d7c:	61b8      	str	r0, [r7, #24]
        break;
 8006d7e:	e013      	b.n	8006da8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006d80:	f7fd fc04 	bl	800458c <HAL_RCC_GetPCLK2Freq>
 8006d84:	61b8      	str	r0, [r7, #24]
        break;
 8006d86:	e00f      	b.n	8006da8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006d88:	4b4b      	ldr	r3, [pc, #300]	; (8006eb8 <UART_SetConfig+0x4c4>)
 8006d8a:	61bb      	str	r3, [r7, #24]
        break;
 8006d8c:	e00c      	b.n	8006da8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006d8e:	f7fd fad7 	bl	8004340 <HAL_RCC_GetSysClockFreq>
 8006d92:	61b8      	str	r0, [r7, #24]
        break;
 8006d94:	e008      	b.n	8006da8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006d96:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006d9a:	61bb      	str	r3, [r7, #24]
        break;
 8006d9c:	e004      	b.n	8006da8 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8006d9e:	2300      	movs	r3, #0
 8006da0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006da2:	2301      	movs	r3, #1
 8006da4:	77bb      	strb	r3, [r7, #30]
        break;
 8006da6:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006da8:	69bb      	ldr	r3, [r7, #24]
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d074      	beq.n	8006e98 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006dae:	69bb      	ldr	r3, [r7, #24]
 8006db0:	005a      	lsls	r2, r3, #1
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	685b      	ldr	r3, [r3, #4]
 8006db6:	085b      	lsrs	r3, r3, #1
 8006db8:	441a      	add	r2, r3
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	685b      	ldr	r3, [r3, #4]
 8006dbe:	fbb2 f3f3 	udiv	r3, r2, r3
 8006dc2:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006dc4:	693b      	ldr	r3, [r7, #16]
 8006dc6:	2b0f      	cmp	r3, #15
 8006dc8:	d916      	bls.n	8006df8 <UART_SetConfig+0x404>
 8006dca:	693b      	ldr	r3, [r7, #16]
 8006dcc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006dd0:	d212      	bcs.n	8006df8 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006dd2:	693b      	ldr	r3, [r7, #16]
 8006dd4:	b29b      	uxth	r3, r3
 8006dd6:	f023 030f 	bic.w	r3, r3, #15
 8006dda:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006ddc:	693b      	ldr	r3, [r7, #16]
 8006dde:	085b      	lsrs	r3, r3, #1
 8006de0:	b29b      	uxth	r3, r3
 8006de2:	f003 0307 	and.w	r3, r3, #7
 8006de6:	b29a      	uxth	r2, r3
 8006de8:	89fb      	ldrh	r3, [r7, #14]
 8006dea:	4313      	orrs	r3, r2
 8006dec:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	89fa      	ldrh	r2, [r7, #14]
 8006df4:	60da      	str	r2, [r3, #12]
 8006df6:	e04f      	b.n	8006e98 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8006df8:	2301      	movs	r3, #1
 8006dfa:	77bb      	strb	r3, [r7, #30]
 8006dfc:	e04c      	b.n	8006e98 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006dfe:	7ffb      	ldrb	r3, [r7, #31]
 8006e00:	2b08      	cmp	r3, #8
 8006e02:	d828      	bhi.n	8006e56 <UART_SetConfig+0x462>
 8006e04:	a201      	add	r2, pc, #4	; (adr r2, 8006e0c <UART_SetConfig+0x418>)
 8006e06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e0a:	bf00      	nop
 8006e0c:	08006e31 	.word	0x08006e31
 8006e10:	08006e39 	.word	0x08006e39
 8006e14:	08006e41 	.word	0x08006e41
 8006e18:	08006e57 	.word	0x08006e57
 8006e1c:	08006e47 	.word	0x08006e47
 8006e20:	08006e57 	.word	0x08006e57
 8006e24:	08006e57 	.word	0x08006e57
 8006e28:	08006e57 	.word	0x08006e57
 8006e2c:	08006e4f 	.word	0x08006e4f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006e30:	f7fd fb98 	bl	8004564 <HAL_RCC_GetPCLK1Freq>
 8006e34:	61b8      	str	r0, [r7, #24]
        break;
 8006e36:	e013      	b.n	8006e60 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006e38:	f7fd fba8 	bl	800458c <HAL_RCC_GetPCLK2Freq>
 8006e3c:	61b8      	str	r0, [r7, #24]
        break;
 8006e3e:	e00f      	b.n	8006e60 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006e40:	4b1d      	ldr	r3, [pc, #116]	; (8006eb8 <UART_SetConfig+0x4c4>)
 8006e42:	61bb      	str	r3, [r7, #24]
        break;
 8006e44:	e00c      	b.n	8006e60 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006e46:	f7fd fa7b 	bl	8004340 <HAL_RCC_GetSysClockFreq>
 8006e4a:	61b8      	str	r0, [r7, #24]
        break;
 8006e4c:	e008      	b.n	8006e60 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006e4e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006e52:	61bb      	str	r3, [r7, #24]
        break;
 8006e54:	e004      	b.n	8006e60 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8006e56:	2300      	movs	r3, #0
 8006e58:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006e5a:	2301      	movs	r3, #1
 8006e5c:	77bb      	strb	r3, [r7, #30]
        break;
 8006e5e:	bf00      	nop
    }

    if (pclk != 0U)
 8006e60:	69bb      	ldr	r3, [r7, #24]
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d018      	beq.n	8006e98 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	685b      	ldr	r3, [r3, #4]
 8006e6a:	085a      	lsrs	r2, r3, #1
 8006e6c:	69bb      	ldr	r3, [r7, #24]
 8006e6e:	441a      	add	r2, r3
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	685b      	ldr	r3, [r3, #4]
 8006e74:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e78:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006e7a:	693b      	ldr	r3, [r7, #16]
 8006e7c:	2b0f      	cmp	r3, #15
 8006e7e:	d909      	bls.n	8006e94 <UART_SetConfig+0x4a0>
 8006e80:	693b      	ldr	r3, [r7, #16]
 8006e82:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006e86:	d205      	bcs.n	8006e94 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006e88:	693b      	ldr	r3, [r7, #16]
 8006e8a:	b29a      	uxth	r2, r3
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	60da      	str	r2, [r3, #12]
 8006e92:	e001      	b.n	8006e98 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8006e94:	2301      	movs	r3, #1
 8006e96:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	2200      	movs	r2, #0
 8006e9c:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	2200      	movs	r2, #0
 8006ea2:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8006ea4:	7fbb      	ldrb	r3, [r7, #30]
}
 8006ea6:	4618      	mov	r0, r3
 8006ea8:	3720      	adds	r7, #32
 8006eaa:	46bd      	mov	sp, r7
 8006eac:	bd80      	pop	{r7, pc}
 8006eae:	bf00      	nop
 8006eb0:	40007c00 	.word	0x40007c00
 8006eb4:	40023800 	.word	0x40023800
 8006eb8:	00f42400 	.word	0x00f42400

08006ebc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006ebc:	b480      	push	{r7}
 8006ebe:	b083      	sub	sp, #12
 8006ec0:	af00      	add	r7, sp, #0
 8006ec2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ec8:	f003 0301 	and.w	r3, r3, #1
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	d00a      	beq.n	8006ee6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	685b      	ldr	r3, [r3, #4]
 8006ed6:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	430a      	orrs	r2, r1
 8006ee4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006eea:	f003 0302 	and.w	r3, r3, #2
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d00a      	beq.n	8006f08 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	685b      	ldr	r3, [r3, #4]
 8006ef8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	430a      	orrs	r2, r1
 8006f06:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f0c:	f003 0304 	and.w	r3, r3, #4
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	d00a      	beq.n	8006f2a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	685b      	ldr	r3, [r3, #4]
 8006f1a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	430a      	orrs	r2, r1
 8006f28:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f2e:	f003 0308 	and.w	r3, r3, #8
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d00a      	beq.n	8006f4c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	685b      	ldr	r3, [r3, #4]
 8006f3c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	430a      	orrs	r2, r1
 8006f4a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f50:	f003 0310 	and.w	r3, r3, #16
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d00a      	beq.n	8006f6e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	689b      	ldr	r3, [r3, #8]
 8006f5e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	430a      	orrs	r2, r1
 8006f6c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f72:	f003 0320 	and.w	r3, r3, #32
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d00a      	beq.n	8006f90 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	689b      	ldr	r3, [r3, #8]
 8006f80:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	430a      	orrs	r2, r1
 8006f8e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f94:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	d01a      	beq.n	8006fd2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	685b      	ldr	r3, [r3, #4]
 8006fa2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	430a      	orrs	r2, r1
 8006fb0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fb6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006fba:	d10a      	bne.n	8006fd2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	685b      	ldr	r3, [r3, #4]
 8006fc2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	430a      	orrs	r2, r1
 8006fd0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fd6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	d00a      	beq.n	8006ff4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	685b      	ldr	r3, [r3, #4]
 8006fe4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	430a      	orrs	r2, r1
 8006ff2:	605a      	str	r2, [r3, #4]
  }
}
 8006ff4:	bf00      	nop
 8006ff6:	370c      	adds	r7, #12
 8006ff8:	46bd      	mov	sp, r7
 8006ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ffe:	4770      	bx	lr

08007000 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007000:	b580      	push	{r7, lr}
 8007002:	b086      	sub	sp, #24
 8007004:	af02      	add	r7, sp, #8
 8007006:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	2200      	movs	r2, #0
 800700c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007010:	f7fb fa8e 	bl	8002530 <HAL_GetTick>
 8007014:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	f003 0308 	and.w	r3, r3, #8
 8007020:	2b08      	cmp	r3, #8
 8007022:	d10e      	bne.n	8007042 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007024:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007028:	9300      	str	r3, [sp, #0]
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	2200      	movs	r2, #0
 800702e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007032:	6878      	ldr	r0, [r7, #4]
 8007034:	f000 f82d 	bl	8007092 <UART_WaitOnFlagUntilTimeout>
 8007038:	4603      	mov	r3, r0
 800703a:	2b00      	cmp	r3, #0
 800703c:	d001      	beq.n	8007042 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800703e:	2303      	movs	r3, #3
 8007040:	e023      	b.n	800708a <UART_CheckIdleState+0x8a>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	f003 0304 	and.w	r3, r3, #4
 800704c:	2b04      	cmp	r3, #4
 800704e:	d10e      	bne.n	800706e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007050:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007054:	9300      	str	r3, [sp, #0]
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	2200      	movs	r2, #0
 800705a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800705e:	6878      	ldr	r0, [r7, #4]
 8007060:	f000 f817 	bl	8007092 <UART_WaitOnFlagUntilTimeout>
 8007064:	4603      	mov	r3, r0
 8007066:	2b00      	cmp	r3, #0
 8007068:	d001      	beq.n	800706e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800706a:	2303      	movs	r3, #3
 800706c:	e00d      	b.n	800708a <UART_CheckIdleState+0x8a>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	2220      	movs	r2, #32
 8007072:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	2220      	movs	r2, #32
 8007078:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	2200      	movs	r2, #0
 800707e:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	2200      	movs	r2, #0
 8007084:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8007088:	2300      	movs	r3, #0
}
 800708a:	4618      	mov	r0, r3
 800708c:	3710      	adds	r7, #16
 800708e:	46bd      	mov	sp, r7
 8007090:	bd80      	pop	{r7, pc}

08007092 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007092:	b580      	push	{r7, lr}
 8007094:	b09c      	sub	sp, #112	; 0x70
 8007096:	af00      	add	r7, sp, #0
 8007098:	60f8      	str	r0, [r7, #12]
 800709a:	60b9      	str	r1, [r7, #8]
 800709c:	603b      	str	r3, [r7, #0]
 800709e:	4613      	mov	r3, r2
 80070a0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80070a2:	e0a5      	b.n	80071f0 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80070a4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80070a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80070aa:	f000 80a1 	beq.w	80071f0 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80070ae:	f7fb fa3f 	bl	8002530 <HAL_GetTick>
 80070b2:	4602      	mov	r2, r0
 80070b4:	683b      	ldr	r3, [r7, #0]
 80070b6:	1ad3      	subs	r3, r2, r3
 80070b8:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80070ba:	429a      	cmp	r2, r3
 80070bc:	d302      	bcc.n	80070c4 <UART_WaitOnFlagUntilTimeout+0x32>
 80070be:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	d13e      	bne.n	8007142 <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070ca:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80070cc:	e853 3f00 	ldrex	r3, [r3]
 80070d0:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80070d2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80070d4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80070d8:	667b      	str	r3, [r7, #100]	; 0x64
 80070da:	68fb      	ldr	r3, [r7, #12]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	461a      	mov	r2, r3
 80070e0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80070e2:	65fb      	str	r3, [r7, #92]	; 0x5c
 80070e4:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070e6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80070e8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80070ea:	e841 2300 	strex	r3, r2, [r1]
 80070ee:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80070f0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	d1e6      	bne.n	80070c4 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	3308      	adds	r3, #8
 80070fc:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007100:	e853 3f00 	ldrex	r3, [r3]
 8007104:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007106:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007108:	f023 0301 	bic.w	r3, r3, #1
 800710c:	663b      	str	r3, [r7, #96]	; 0x60
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	3308      	adds	r3, #8
 8007114:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8007116:	64ba      	str	r2, [r7, #72]	; 0x48
 8007118:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800711a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800711c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800711e:	e841 2300 	strex	r3, r2, [r1]
 8007122:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8007124:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007126:	2b00      	cmp	r3, #0
 8007128:	d1e5      	bne.n	80070f6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	2220      	movs	r2, #32
 800712e:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	2220      	movs	r2, #32
 8007134:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	2200      	movs	r2, #0
 800713a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800713e:	2303      	movs	r3, #3
 8007140:	e067      	b.n	8007212 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	f003 0304 	and.w	r3, r3, #4
 800714c:	2b00      	cmp	r3, #0
 800714e:	d04f      	beq.n	80071f0 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	69db      	ldr	r3, [r3, #28]
 8007156:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800715a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800715e:	d147      	bne.n	80071f0 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007168:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007170:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007172:	e853 3f00 	ldrex	r3, [r3]
 8007176:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007178:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800717a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800717e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007180:	68fb      	ldr	r3, [r7, #12]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	461a      	mov	r2, r3
 8007186:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007188:	637b      	str	r3, [r7, #52]	; 0x34
 800718a:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800718c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800718e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007190:	e841 2300 	strex	r3, r2, [r1]
 8007194:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8007196:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007198:	2b00      	cmp	r3, #0
 800719a:	d1e6      	bne.n	800716a <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	3308      	adds	r3, #8
 80071a2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071a4:	697b      	ldr	r3, [r7, #20]
 80071a6:	e853 3f00 	ldrex	r3, [r3]
 80071aa:	613b      	str	r3, [r7, #16]
   return(result);
 80071ac:	693b      	ldr	r3, [r7, #16]
 80071ae:	f023 0301 	bic.w	r3, r3, #1
 80071b2:	66bb      	str	r3, [r7, #104]	; 0x68
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	3308      	adds	r3, #8
 80071ba:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80071bc:	623a      	str	r2, [r7, #32]
 80071be:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071c0:	69f9      	ldr	r1, [r7, #28]
 80071c2:	6a3a      	ldr	r2, [r7, #32]
 80071c4:	e841 2300 	strex	r3, r2, [r1]
 80071c8:	61bb      	str	r3, [r7, #24]
   return(result);
 80071ca:	69bb      	ldr	r3, [r7, #24]
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	d1e5      	bne.n	800719c <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	2220      	movs	r2, #32
 80071d4:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	2220      	movs	r2, #32
 80071da:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	2220      	movs	r2, #32
 80071e0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	2200      	movs	r2, #0
 80071e8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 80071ec:	2303      	movs	r3, #3
 80071ee:	e010      	b.n	8007212 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	69da      	ldr	r2, [r3, #28]
 80071f6:	68bb      	ldr	r3, [r7, #8]
 80071f8:	4013      	ands	r3, r2
 80071fa:	68ba      	ldr	r2, [r7, #8]
 80071fc:	429a      	cmp	r2, r3
 80071fe:	bf0c      	ite	eq
 8007200:	2301      	moveq	r3, #1
 8007202:	2300      	movne	r3, #0
 8007204:	b2db      	uxtb	r3, r3
 8007206:	461a      	mov	r2, r3
 8007208:	79fb      	ldrb	r3, [r7, #7]
 800720a:	429a      	cmp	r2, r3
 800720c:	f43f af4a 	beq.w	80070a4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007210:	2300      	movs	r3, #0
}
 8007212:	4618      	mov	r0, r3
 8007214:	3770      	adds	r7, #112	; 0x70
 8007216:	46bd      	mov	sp, r7
 8007218:	bd80      	pop	{r7, pc}
	...

0800721c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800721c:	b480      	push	{r7}
 800721e:	b097      	sub	sp, #92	; 0x5c
 8007220:	af00      	add	r7, sp, #0
 8007222:	60f8      	str	r0, [r7, #12]
 8007224:	60b9      	str	r1, [r7, #8]
 8007226:	4613      	mov	r3, r2
 8007228:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	68ba      	ldr	r2, [r7, #8]
 800722e:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	88fa      	ldrh	r2, [r7, #6]
 8007234:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	88fa      	ldrh	r2, [r7, #6]
 800723c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	2200      	movs	r2, #0
 8007244:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	689b      	ldr	r3, [r3, #8]
 800724a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800724e:	d10e      	bne.n	800726e <UART_Start_Receive_IT+0x52>
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	691b      	ldr	r3, [r3, #16]
 8007254:	2b00      	cmp	r3, #0
 8007256:	d105      	bne.n	8007264 <UART_Start_Receive_IT+0x48>
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	f240 12ff 	movw	r2, #511	; 0x1ff
 800725e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007262:	e02d      	b.n	80072c0 <UART_Start_Receive_IT+0xa4>
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	22ff      	movs	r2, #255	; 0xff
 8007268:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800726c:	e028      	b.n	80072c0 <UART_Start_Receive_IT+0xa4>
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	689b      	ldr	r3, [r3, #8]
 8007272:	2b00      	cmp	r3, #0
 8007274:	d10d      	bne.n	8007292 <UART_Start_Receive_IT+0x76>
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	691b      	ldr	r3, [r3, #16]
 800727a:	2b00      	cmp	r3, #0
 800727c:	d104      	bne.n	8007288 <UART_Start_Receive_IT+0x6c>
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	22ff      	movs	r2, #255	; 0xff
 8007282:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007286:	e01b      	b.n	80072c0 <UART_Start_Receive_IT+0xa4>
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	227f      	movs	r2, #127	; 0x7f
 800728c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007290:	e016      	b.n	80072c0 <UART_Start_Receive_IT+0xa4>
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	689b      	ldr	r3, [r3, #8]
 8007296:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800729a:	d10d      	bne.n	80072b8 <UART_Start_Receive_IT+0x9c>
 800729c:	68fb      	ldr	r3, [r7, #12]
 800729e:	691b      	ldr	r3, [r3, #16]
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	d104      	bne.n	80072ae <UART_Start_Receive_IT+0x92>
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	227f      	movs	r2, #127	; 0x7f
 80072a8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80072ac:	e008      	b.n	80072c0 <UART_Start_Receive_IT+0xa4>
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	223f      	movs	r2, #63	; 0x3f
 80072b2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80072b6:	e003      	b.n	80072c0 <UART_Start_Receive_IT+0xa4>
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	2200      	movs	r2, #0
 80072bc:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	2200      	movs	r2, #0
 80072c4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	2222      	movs	r2, #34	; 0x22
 80072cc:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	3308      	adds	r3, #8
 80072d4:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072d6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80072d8:	e853 3f00 	ldrex	r3, [r3]
 80072dc:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80072de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072e0:	f043 0301 	orr.w	r3, r3, #1
 80072e4:	657b      	str	r3, [r7, #84]	; 0x54
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	3308      	adds	r3, #8
 80072ec:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80072ee:	64ba      	str	r2, [r7, #72]	; 0x48
 80072f0:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072f2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80072f4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80072f6:	e841 2300 	strex	r3, r2, [r1]
 80072fa:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80072fc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d1e5      	bne.n	80072ce <UART_Start_Receive_IT+0xb2>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	689b      	ldr	r3, [r3, #8]
 8007306:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800730a:	d107      	bne.n	800731c <UART_Start_Receive_IT+0x100>
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	691b      	ldr	r3, [r3, #16]
 8007310:	2b00      	cmp	r3, #0
 8007312:	d103      	bne.n	800731c <UART_Start_Receive_IT+0x100>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	4a24      	ldr	r2, [pc, #144]	; (80073a8 <UART_Start_Receive_IT+0x18c>)
 8007318:	665a      	str	r2, [r3, #100]	; 0x64
 800731a:	e002      	b.n	8007322 <UART_Start_Receive_IT+0x106>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	4a23      	ldr	r2, [pc, #140]	; (80073ac <UART_Start_Receive_IT+0x190>)
 8007320:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	2200      	movs	r2, #0
 8007326:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	691b      	ldr	r3, [r3, #16]
 800732e:	2b00      	cmp	r3, #0
 8007330:	d019      	beq.n	8007366 <UART_Start_Receive_IT+0x14a>
  { 
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007338:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800733a:	e853 3f00 	ldrex	r3, [r3]
 800733e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007340:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007342:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8007346:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007348:	68fb      	ldr	r3, [r7, #12]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	461a      	mov	r2, r3
 800734e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007350:	637b      	str	r3, [r7, #52]	; 0x34
 8007352:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007354:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007356:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007358:	e841 2300 	strex	r3, r2, [r1]
 800735c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800735e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007360:	2b00      	cmp	r3, #0
 8007362:	d1e6      	bne.n	8007332 <UART_Start_Receive_IT+0x116>
 8007364:	e018      	b.n	8007398 <UART_Start_Receive_IT+0x17c>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8007366:	68fb      	ldr	r3, [r7, #12]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800736c:	697b      	ldr	r3, [r7, #20]
 800736e:	e853 3f00 	ldrex	r3, [r3]
 8007372:	613b      	str	r3, [r7, #16]
   return(result);
 8007374:	693b      	ldr	r3, [r7, #16]
 8007376:	f043 0320 	orr.w	r3, r3, #32
 800737a:	653b      	str	r3, [r7, #80]	; 0x50
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	461a      	mov	r2, r3
 8007382:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007384:	623b      	str	r3, [r7, #32]
 8007386:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007388:	69f9      	ldr	r1, [r7, #28]
 800738a:	6a3a      	ldr	r2, [r7, #32]
 800738c:	e841 2300 	strex	r3, r2, [r1]
 8007390:	61bb      	str	r3, [r7, #24]
   return(result);
 8007392:	69bb      	ldr	r3, [r7, #24]
 8007394:	2b00      	cmp	r3, #0
 8007396:	d1e6      	bne.n	8007366 <UART_Start_Receive_IT+0x14a>
  }
  return HAL_OK;
 8007398:	2300      	movs	r3, #0
}
 800739a:	4618      	mov	r0, r3
 800739c:	375c      	adds	r7, #92	; 0x5c
 800739e:	46bd      	mov	sp, r7
 80073a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073a4:	4770      	bx	lr
 80073a6:	bf00      	nop
 80073a8:	08007653 	.word	0x08007653
 80073ac:	080074f7 	.word	0x080074f7

080073b0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80073b0:	b480      	push	{r7}
 80073b2:	b095      	sub	sp, #84	; 0x54
 80073b4:	af00      	add	r7, sp, #0
 80073b6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80073c0:	e853 3f00 	ldrex	r3, [r3]
 80073c4:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80073c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073c8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80073cc:	64fb      	str	r3, [r7, #76]	; 0x4c
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	461a      	mov	r2, r3
 80073d4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80073d6:	643b      	str	r3, [r7, #64]	; 0x40
 80073d8:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073da:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80073dc:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80073de:	e841 2300 	strex	r3, r2, [r1]
 80073e2:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80073e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d1e6      	bne.n	80073b8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	3308      	adds	r3, #8
 80073f0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073f2:	6a3b      	ldr	r3, [r7, #32]
 80073f4:	e853 3f00 	ldrex	r3, [r3]
 80073f8:	61fb      	str	r3, [r7, #28]
   return(result);
 80073fa:	69fb      	ldr	r3, [r7, #28]
 80073fc:	f023 0301 	bic.w	r3, r3, #1
 8007400:	64bb      	str	r3, [r7, #72]	; 0x48
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	3308      	adds	r3, #8
 8007408:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800740a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800740c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800740e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007410:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007412:	e841 2300 	strex	r3, r2, [r1]
 8007416:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007418:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800741a:	2b00      	cmp	r3, #0
 800741c:	d1e5      	bne.n	80073ea <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007422:	2b01      	cmp	r3, #1
 8007424:	d118      	bne.n	8007458 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	e853 3f00 	ldrex	r3, [r3]
 8007432:	60bb      	str	r3, [r7, #8]
   return(result);
 8007434:	68bb      	ldr	r3, [r7, #8]
 8007436:	f023 0310 	bic.w	r3, r3, #16
 800743a:	647b      	str	r3, [r7, #68]	; 0x44
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	461a      	mov	r2, r3
 8007442:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007444:	61bb      	str	r3, [r7, #24]
 8007446:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007448:	6979      	ldr	r1, [r7, #20]
 800744a:	69ba      	ldr	r2, [r7, #24]
 800744c:	e841 2300 	strex	r3, r2, [r1]
 8007450:	613b      	str	r3, [r7, #16]
   return(result);
 8007452:	693b      	ldr	r3, [r7, #16]
 8007454:	2b00      	cmp	r3, #0
 8007456:	d1e6      	bne.n	8007426 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	2220      	movs	r2, #32
 800745c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	2200      	movs	r2, #0
 8007462:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	2200      	movs	r2, #0
 8007468:	665a      	str	r2, [r3, #100]	; 0x64
}
 800746a:	bf00      	nop
 800746c:	3754      	adds	r7, #84	; 0x54
 800746e:	46bd      	mov	sp, r7
 8007470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007474:	4770      	bx	lr

08007476 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007476:	b580      	push	{r7, lr}
 8007478:	b084      	sub	sp, #16
 800747a:	af00      	add	r7, sp, #0
 800747c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007482:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	2200      	movs	r2, #0
 8007488:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	2200      	movs	r2, #0
 8007490:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007494:	68f8      	ldr	r0, [r7, #12]
 8007496:	f7ff fa8d 	bl	80069b4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800749a:	bf00      	nop
 800749c:	3710      	adds	r7, #16
 800749e:	46bd      	mov	sp, r7
 80074a0:	bd80      	pop	{r7, pc}

080074a2 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80074a2:	b580      	push	{r7, lr}
 80074a4:	b088      	sub	sp, #32
 80074a6:	af00      	add	r7, sp, #0
 80074a8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	e853 3f00 	ldrex	r3, [r3]
 80074b6:	60bb      	str	r3, [r7, #8]
   return(result);
 80074b8:	68bb      	ldr	r3, [r7, #8]
 80074ba:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80074be:	61fb      	str	r3, [r7, #28]
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	461a      	mov	r2, r3
 80074c6:	69fb      	ldr	r3, [r7, #28]
 80074c8:	61bb      	str	r3, [r7, #24]
 80074ca:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074cc:	6979      	ldr	r1, [r7, #20]
 80074ce:	69ba      	ldr	r2, [r7, #24]
 80074d0:	e841 2300 	strex	r3, r2, [r1]
 80074d4:	613b      	str	r3, [r7, #16]
   return(result);
 80074d6:	693b      	ldr	r3, [r7, #16]
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d1e6      	bne.n	80074aa <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	2220      	movs	r2, #32
 80074e0:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	2200      	movs	r2, #0
 80074e6:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80074e8:	6878      	ldr	r0, [r7, #4]
 80074ea:	f7ff fa59 	bl	80069a0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80074ee:	bf00      	nop
 80074f0:	3720      	adds	r7, #32
 80074f2:	46bd      	mov	sp, r7
 80074f4:	bd80      	pop	{r7, pc}

080074f6 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80074f6:	b580      	push	{r7, lr}
 80074f8:	b096      	sub	sp, #88	; 0x58
 80074fa:	af00      	add	r7, sp, #0
 80074fc:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8007504:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800750c:	2b22      	cmp	r3, #34	; 0x22
 800750e:	f040 8094 	bne.w	800763a <UART_RxISR_8BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007518:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800751c:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8007520:	b2d9      	uxtb	r1, r3
 8007522:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8007526:	b2da      	uxtb	r2, r3
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800752c:	400a      	ands	r2, r1
 800752e:	b2d2      	uxtb	r2, r2
 8007530:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007536:	1c5a      	adds	r2, r3, #1
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007542:	b29b      	uxth	r3, r3
 8007544:	3b01      	subs	r3, #1
 8007546:	b29a      	uxth	r2, r3
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007554:	b29b      	uxth	r3, r3
 8007556:	2b00      	cmp	r3, #0
 8007558:	d177      	bne.n	800764a <UART_RxISR_8BIT+0x154>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007560:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007562:	e853 3f00 	ldrex	r3, [r3]
 8007566:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007568:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800756a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800756e:	653b      	str	r3, [r7, #80]	; 0x50
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	461a      	mov	r2, r3
 8007576:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007578:	647b      	str	r3, [r7, #68]	; 0x44
 800757a:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800757c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800757e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007580:	e841 2300 	strex	r3, r2, [r1]
 8007584:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007586:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007588:	2b00      	cmp	r3, #0
 800758a:	d1e6      	bne.n	800755a <UART_RxISR_8BIT+0x64>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	3308      	adds	r3, #8
 8007592:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007594:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007596:	e853 3f00 	ldrex	r3, [r3]
 800759a:	623b      	str	r3, [r7, #32]
   return(result);
 800759c:	6a3b      	ldr	r3, [r7, #32]
 800759e:	f023 0301 	bic.w	r3, r3, #1
 80075a2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	3308      	adds	r3, #8
 80075aa:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80075ac:	633a      	str	r2, [r7, #48]	; 0x30
 80075ae:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075b0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80075b2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80075b4:	e841 2300 	strex	r3, r2, [r1]
 80075b8:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80075ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075bc:	2b00      	cmp	r3, #0
 80075be:	d1e5      	bne.n	800758c <UART_RxISR_8BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	2220      	movs	r2, #32
 80075c4:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	2200      	movs	r2, #0
 80075ca:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80075d0:	2b01      	cmp	r3, #1
 80075d2:	d12e      	bne.n	8007632 <UART_RxISR_8BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	2200      	movs	r2, #0
 80075d8:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075e0:	693b      	ldr	r3, [r7, #16]
 80075e2:	e853 3f00 	ldrex	r3, [r3]
 80075e6:	60fb      	str	r3, [r7, #12]
   return(result);
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	f023 0310 	bic.w	r3, r3, #16
 80075ee:	64bb      	str	r3, [r7, #72]	; 0x48
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	461a      	mov	r2, r3
 80075f6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80075f8:	61fb      	str	r3, [r7, #28]
 80075fa:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075fc:	69b9      	ldr	r1, [r7, #24]
 80075fe:	69fa      	ldr	r2, [r7, #28]
 8007600:	e841 2300 	strex	r3, r2, [r1]
 8007604:	617b      	str	r3, [r7, #20]
   return(result);
 8007606:	697b      	ldr	r3, [r7, #20]
 8007608:	2b00      	cmp	r3, #0
 800760a:	d1e6      	bne.n	80075da <UART_RxISR_8BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	69db      	ldr	r3, [r3, #28]
 8007612:	f003 0310 	and.w	r3, r3, #16
 8007616:	2b10      	cmp	r3, #16
 8007618:	d103      	bne.n	8007622 <UART_RxISR_8BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	2210      	movs	r2, #16
 8007620:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8007628:	4619      	mov	r1, r3
 800762a:	6878      	ldr	r0, [r7, #4]
 800762c:	f7ff f9cc 	bl	80069c8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007630:	e00b      	b.n	800764a <UART_RxISR_8BIT+0x154>
        HAL_UART_RxCpltCallback(huart);
 8007632:	6878      	ldr	r0, [r7, #4]
 8007634:	f7f9 fee8 	bl	8001408 <HAL_UART_RxCpltCallback>
}
 8007638:	e007      	b.n	800764a <UART_RxISR_8BIT+0x154>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	699a      	ldr	r2, [r3, #24]
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	f042 0208 	orr.w	r2, r2, #8
 8007648:	619a      	str	r2, [r3, #24]
}
 800764a:	bf00      	nop
 800764c:	3758      	adds	r7, #88	; 0x58
 800764e:	46bd      	mov	sp, r7
 8007650:	bd80      	pop	{r7, pc}

08007652 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8007652:	b580      	push	{r7, lr}
 8007654:	b096      	sub	sp, #88	; 0x58
 8007656:	af00      	add	r7, sp, #0
 8007658:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8007660:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007668:	2b22      	cmp	r3, #34	; 0x22
 800766a:	f040 8094 	bne.w	8007796 <UART_RxISR_16BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007674:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800767c:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 800767e:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 8007682:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8007686:	4013      	ands	r3, r2
 8007688:	b29a      	uxth	r2, r3
 800768a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800768c:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007692:	1c9a      	adds	r2, r3, #2
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800769e:	b29b      	uxth	r3, r3
 80076a0:	3b01      	subs	r3, #1
 80076a2:	b29a      	uxth	r2, r3
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80076b0:	b29b      	uxth	r3, r3
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d177      	bne.n	80077a6 <UART_RxISR_16BIT+0x154>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80076be:	e853 3f00 	ldrex	r3, [r3]
 80076c2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80076c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80076c6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80076ca:	64fb      	str	r3, [r7, #76]	; 0x4c
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	461a      	mov	r2, r3
 80076d2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80076d4:	643b      	str	r3, [r7, #64]	; 0x40
 80076d6:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076d8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80076da:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80076dc:	e841 2300 	strex	r3, r2, [r1]
 80076e0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80076e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d1e6      	bne.n	80076b6 <UART_RxISR_16BIT+0x64>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	3308      	adds	r3, #8
 80076ee:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076f0:	6a3b      	ldr	r3, [r7, #32]
 80076f2:	e853 3f00 	ldrex	r3, [r3]
 80076f6:	61fb      	str	r3, [r7, #28]
   return(result);
 80076f8:	69fb      	ldr	r3, [r7, #28]
 80076fa:	f023 0301 	bic.w	r3, r3, #1
 80076fe:	64bb      	str	r3, [r7, #72]	; 0x48
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	3308      	adds	r3, #8
 8007706:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007708:	62fa      	str	r2, [r7, #44]	; 0x2c
 800770a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800770c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800770e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007710:	e841 2300 	strex	r3, r2, [r1]
 8007714:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007716:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007718:	2b00      	cmp	r3, #0
 800771a:	d1e5      	bne.n	80076e8 <UART_RxISR_16BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	2220      	movs	r2, #32
 8007720:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	2200      	movs	r2, #0
 8007726:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800772c:	2b01      	cmp	r3, #1
 800772e:	d12e      	bne.n	800778e <UART_RxISR_16BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	2200      	movs	r2, #0
 8007734:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	e853 3f00 	ldrex	r3, [r3]
 8007742:	60bb      	str	r3, [r7, #8]
   return(result);
 8007744:	68bb      	ldr	r3, [r7, #8]
 8007746:	f023 0310 	bic.w	r3, r3, #16
 800774a:	647b      	str	r3, [r7, #68]	; 0x44
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	461a      	mov	r2, r3
 8007752:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007754:	61bb      	str	r3, [r7, #24]
 8007756:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007758:	6979      	ldr	r1, [r7, #20]
 800775a:	69ba      	ldr	r2, [r7, #24]
 800775c:	e841 2300 	strex	r3, r2, [r1]
 8007760:	613b      	str	r3, [r7, #16]
   return(result);
 8007762:	693b      	ldr	r3, [r7, #16]
 8007764:	2b00      	cmp	r3, #0
 8007766:	d1e6      	bne.n	8007736 <UART_RxISR_16BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	69db      	ldr	r3, [r3, #28]
 800776e:	f003 0310 	and.w	r3, r3, #16
 8007772:	2b10      	cmp	r3, #16
 8007774:	d103      	bne.n	800777e <UART_RxISR_16BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	2210      	movs	r2, #16
 800777c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8007784:	4619      	mov	r1, r3
 8007786:	6878      	ldr	r0, [r7, #4]
 8007788:	f7ff f91e 	bl	80069c8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800778c:	e00b      	b.n	80077a6 <UART_RxISR_16BIT+0x154>
        HAL_UART_RxCpltCallback(huart);
 800778e:	6878      	ldr	r0, [r7, #4]
 8007790:	f7f9 fe3a 	bl	8001408 <HAL_UART_RxCpltCallback>
}
 8007794:	e007      	b.n	80077a6 <UART_RxISR_16BIT+0x154>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	699a      	ldr	r2, [r3, #24]
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	f042 0208 	orr.w	r2, r2, #8
 80077a4:	619a      	str	r2, [r3, #24]
}
 80077a6:	bf00      	nop
 80077a8:	3758      	adds	r7, #88	; 0x58
 80077aa:	46bd      	mov	sp, r7
 80077ac:	bd80      	pop	{r7, pc}
	...

080077b0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80077b0:	b084      	sub	sp, #16
 80077b2:	b580      	push	{r7, lr}
 80077b4:	b084      	sub	sp, #16
 80077b6:	af00      	add	r7, sp, #0
 80077b8:	6078      	str	r0, [r7, #4]
 80077ba:	f107 001c 	add.w	r0, r7, #28
 80077be:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80077c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077c4:	2b01      	cmp	r3, #1
 80077c6:	d120      	bne.n	800780a <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077cc:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	68da      	ldr	r2, [r3, #12]
 80077d8:	4b20      	ldr	r3, [pc, #128]	; (800785c <USB_CoreInit+0xac>)
 80077da:	4013      	ands	r3, r2
 80077dc:	687a      	ldr	r2, [r7, #4]
 80077de:	60d3      	str	r3, [r2, #12]
    /* Select ULPI Interface */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	68db      	ldr	r3, [r3, #12]
 80077e4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80077ec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80077ee:	2b01      	cmp	r3, #1
 80077f0:	d105      	bne.n	80077fe <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	68db      	ldr	r3, [r3, #12]
 80077f6:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80077fe:	6878      	ldr	r0, [r7, #4]
 8007800:	f000 fa92 	bl	8007d28 <USB_CoreReset>
 8007804:	4603      	mov	r3, r0
 8007806:	73fb      	strb	r3, [r7, #15]
 8007808:	e010      	b.n	800782c <USB_CoreInit+0x7c>
  }
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	68db      	ldr	r3, [r3, #12]
 800780e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007816:	6878      	ldr	r0, [r7, #4]
 8007818:	f000 fa86 	bl	8007d28 <USB_CoreReset>
 800781c:	4603      	mov	r3, r0
 800781e:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007824:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if (cfg.dma_enable == 1U)
 800782c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800782e:	2b01      	cmp	r3, #1
 8007830:	d10b      	bne.n	800784a <USB_CoreInit+0x9a>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	689b      	ldr	r3, [r3, #8]
 8007836:	f043 0206 	orr.w	r2, r3, #6
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	689b      	ldr	r3, [r3, #8]
 8007842:	f043 0220 	orr.w	r2, r3, #32
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800784a:	7bfb      	ldrb	r3, [r7, #15]
}
 800784c:	4618      	mov	r0, r3
 800784e:	3710      	adds	r7, #16
 8007850:	46bd      	mov	sp, r7
 8007852:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007856:	b004      	add	sp, #16
 8007858:	4770      	bx	lr
 800785a:	bf00      	nop
 800785c:	ffbdffbf 	.word	0xffbdffbf

08007860 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007860:	b480      	push	{r7}
 8007862:	b083      	sub	sp, #12
 8007864:	af00      	add	r7, sp, #0
 8007866:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	689b      	ldr	r3, [r3, #8]
 800786c:	f023 0201 	bic.w	r2, r3, #1
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007874:	2300      	movs	r3, #0
}
 8007876:	4618      	mov	r0, r3
 8007878:	370c      	adds	r7, #12
 800787a:	46bd      	mov	sp, r7
 800787c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007880:	4770      	bx	lr

08007882 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8007882:	b580      	push	{r7, lr}
 8007884:	b084      	sub	sp, #16
 8007886:	af00      	add	r7, sp, #0
 8007888:	6078      	str	r0, [r7, #4]
 800788a:	460b      	mov	r3, r1
 800788c:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800788e:	2300      	movs	r3, #0
 8007890:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	68db      	ldr	r3, [r3, #12]
 8007896:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800789e:	78fb      	ldrb	r3, [r7, #3]
 80078a0:	2b01      	cmp	r3, #1
 80078a2:	d115      	bne.n	80078d0 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	68db      	ldr	r3, [r3, #12]
 80078a8:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80078b0:	2001      	movs	r0, #1
 80078b2:	f7fa fe49 	bl	8002548 <HAL_Delay>
      ms++;
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	3301      	adds	r3, #1
 80078ba:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 80078bc:	6878      	ldr	r0, [r7, #4]
 80078be:	f000 fa25 	bl	8007d0c <USB_GetMode>
 80078c2:	4603      	mov	r3, r0
 80078c4:	2b01      	cmp	r3, #1
 80078c6:	d01e      	beq.n	8007906 <USB_SetCurrentMode+0x84>
 80078c8:	68fb      	ldr	r3, [r7, #12]
 80078ca:	2b31      	cmp	r3, #49	; 0x31
 80078cc:	d9f0      	bls.n	80078b0 <USB_SetCurrentMode+0x2e>
 80078ce:	e01a      	b.n	8007906 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80078d0:	78fb      	ldrb	r3, [r7, #3]
 80078d2:	2b00      	cmp	r3, #0
 80078d4:	d115      	bne.n	8007902 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	68db      	ldr	r3, [r3, #12]
 80078da:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80078e2:	2001      	movs	r0, #1
 80078e4:	f7fa fe30 	bl	8002548 <HAL_Delay>
      ms++;
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	3301      	adds	r3, #1
 80078ec:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 80078ee:	6878      	ldr	r0, [r7, #4]
 80078f0:	f000 fa0c 	bl	8007d0c <USB_GetMode>
 80078f4:	4603      	mov	r3, r0
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	d005      	beq.n	8007906 <USB_SetCurrentMode+0x84>
 80078fa:	68fb      	ldr	r3, [r7, #12]
 80078fc:	2b31      	cmp	r3, #49	; 0x31
 80078fe:	d9f0      	bls.n	80078e2 <USB_SetCurrentMode+0x60>
 8007900:	e001      	b.n	8007906 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8007902:	2301      	movs	r3, #1
 8007904:	e005      	b.n	8007912 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	2b32      	cmp	r3, #50	; 0x32
 800790a:	d101      	bne.n	8007910 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800790c:	2301      	movs	r3, #1
 800790e:	e000      	b.n	8007912 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8007910:	2300      	movs	r3, #0
}
 8007912:	4618      	mov	r0, r3
 8007914:	3710      	adds	r7, #16
 8007916:	46bd      	mov	sp, r7
 8007918:	bd80      	pop	{r7, pc}
	...

0800791c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800791c:	b084      	sub	sp, #16
 800791e:	b580      	push	{r7, lr}
 8007920:	b086      	sub	sp, #24
 8007922:	af00      	add	r7, sp, #0
 8007924:	6078      	str	r0, [r7, #4]
 8007926:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800792a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800792e:	2300      	movs	r3, #0
 8007930:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8007936:	2300      	movs	r3, #0
 8007938:	613b      	str	r3, [r7, #16]
 800793a:	e009      	b.n	8007950 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800793c:	687a      	ldr	r2, [r7, #4]
 800793e:	693b      	ldr	r3, [r7, #16]
 8007940:	3340      	adds	r3, #64	; 0x40
 8007942:	009b      	lsls	r3, r3, #2
 8007944:	4413      	add	r3, r2
 8007946:	2200      	movs	r2, #0
 8007948:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800794a:	693b      	ldr	r3, [r7, #16]
 800794c:	3301      	adds	r3, #1
 800794e:	613b      	str	r3, [r7, #16]
 8007950:	693b      	ldr	r3, [r7, #16]
 8007952:	2b0e      	cmp	r3, #14
 8007954:	d9f2      	bls.n	800793c <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8007956:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007958:	2b00      	cmp	r3, #0
 800795a:	d11c      	bne.n	8007996 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007962:	685b      	ldr	r3, [r3, #4]
 8007964:	68fa      	ldr	r2, [r7, #12]
 8007966:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800796a:	f043 0302 	orr.w	r3, r3, #2
 800796e:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007974:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	601a      	str	r2, [r3, #0]
 8007994:	e005      	b.n	80079a2 <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800799a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80079a2:	68fb      	ldr	r3, [r7, #12]
 80079a4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80079a8:	461a      	mov	r2, r3
 80079aa:	2300      	movs	r3, #0
 80079ac:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 80079ae:	68fb      	ldr	r3, [r7, #12]
 80079b0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80079b4:	4619      	mov	r1, r3
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80079bc:	461a      	mov	r2, r3
 80079be:	680b      	ldr	r3, [r1, #0]
 80079c0:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80079c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079c4:	2b01      	cmp	r3, #1
 80079c6:	d10c      	bne.n	80079e2 <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80079c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	d104      	bne.n	80079d8 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80079ce:	2100      	movs	r1, #0
 80079d0:	6878      	ldr	r0, [r7, #4]
 80079d2:	f000 f961 	bl	8007c98 <USB_SetDevSpeed>
 80079d6:	e008      	b.n	80079ea <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80079d8:	2101      	movs	r1, #1
 80079da:	6878      	ldr	r0, [r7, #4]
 80079dc:	f000 f95c 	bl	8007c98 <USB_SetDevSpeed>
 80079e0:	e003      	b.n	80079ea <USB_DevInit+0xce>
  }
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80079e2:	2103      	movs	r1, #3
 80079e4:	6878      	ldr	r0, [r7, #4]
 80079e6:	f000 f957 	bl	8007c98 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80079ea:	2110      	movs	r1, #16
 80079ec:	6878      	ldr	r0, [r7, #4]
 80079ee:	f000 f8f3 	bl	8007bd8 <USB_FlushTxFifo>
 80079f2:	4603      	mov	r3, r0
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	d001      	beq.n	80079fc <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 80079f8:	2301      	movs	r3, #1
 80079fa:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80079fc:	6878      	ldr	r0, [r7, #4]
 80079fe:	f000 f91d 	bl	8007c3c <USB_FlushRxFifo>
 8007a02:	4603      	mov	r3, r0
 8007a04:	2b00      	cmp	r3, #0
 8007a06:	d001      	beq.n	8007a0c <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 8007a08:	2301      	movs	r3, #1
 8007a0a:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8007a0c:	68fb      	ldr	r3, [r7, #12]
 8007a0e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007a12:	461a      	mov	r2, r3
 8007a14:	2300      	movs	r3, #0
 8007a16:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007a1e:	461a      	mov	r2, r3
 8007a20:	2300      	movs	r3, #0
 8007a22:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007a2a:	461a      	mov	r2, r3
 8007a2c:	2300      	movs	r3, #0
 8007a2e:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007a30:	2300      	movs	r3, #0
 8007a32:	613b      	str	r3, [r7, #16]
 8007a34:	e043      	b.n	8007abe <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007a36:	693b      	ldr	r3, [r7, #16]
 8007a38:	015a      	lsls	r2, r3, #5
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	4413      	add	r3, r2
 8007a3e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007a48:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007a4c:	d118      	bne.n	8007a80 <USB_DevInit+0x164>
    {
      if (i == 0U)
 8007a4e:	693b      	ldr	r3, [r7, #16]
 8007a50:	2b00      	cmp	r3, #0
 8007a52:	d10a      	bne.n	8007a6a <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8007a54:	693b      	ldr	r3, [r7, #16]
 8007a56:	015a      	lsls	r2, r3, #5
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	4413      	add	r3, r2
 8007a5c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007a60:	461a      	mov	r2, r3
 8007a62:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007a66:	6013      	str	r3, [r2, #0]
 8007a68:	e013      	b.n	8007a92 <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8007a6a:	693b      	ldr	r3, [r7, #16]
 8007a6c:	015a      	lsls	r2, r3, #5
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	4413      	add	r3, r2
 8007a72:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007a76:	461a      	mov	r2, r3
 8007a78:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8007a7c:	6013      	str	r3, [r2, #0]
 8007a7e:	e008      	b.n	8007a92 <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8007a80:	693b      	ldr	r3, [r7, #16]
 8007a82:	015a      	lsls	r2, r3, #5
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	4413      	add	r3, r2
 8007a88:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007a8c:	461a      	mov	r2, r3
 8007a8e:	2300      	movs	r3, #0
 8007a90:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8007a92:	693b      	ldr	r3, [r7, #16]
 8007a94:	015a      	lsls	r2, r3, #5
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	4413      	add	r3, r2
 8007a9a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007a9e:	461a      	mov	r2, r3
 8007aa0:	2300      	movs	r3, #0
 8007aa2:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8007aa4:	693b      	ldr	r3, [r7, #16]
 8007aa6:	015a      	lsls	r2, r3, #5
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	4413      	add	r3, r2
 8007aac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007ab0:	461a      	mov	r2, r3
 8007ab2:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8007ab6:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007ab8:	693b      	ldr	r3, [r7, #16]
 8007aba:	3301      	adds	r3, #1
 8007abc:	613b      	str	r3, [r7, #16]
 8007abe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ac0:	693a      	ldr	r2, [r7, #16]
 8007ac2:	429a      	cmp	r2, r3
 8007ac4:	d3b7      	bcc.n	8007a36 <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007ac6:	2300      	movs	r3, #0
 8007ac8:	613b      	str	r3, [r7, #16]
 8007aca:	e043      	b.n	8007b54 <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007acc:	693b      	ldr	r3, [r7, #16]
 8007ace:	015a      	lsls	r2, r3, #5
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	4413      	add	r3, r2
 8007ad4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007ade:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007ae2:	d118      	bne.n	8007b16 <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 8007ae4:	693b      	ldr	r3, [r7, #16]
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	d10a      	bne.n	8007b00 <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8007aea:	693b      	ldr	r3, [r7, #16]
 8007aec:	015a      	lsls	r2, r3, #5
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	4413      	add	r3, r2
 8007af2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007af6:	461a      	mov	r2, r3
 8007af8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007afc:	6013      	str	r3, [r2, #0]
 8007afe:	e013      	b.n	8007b28 <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8007b00:	693b      	ldr	r3, [r7, #16]
 8007b02:	015a      	lsls	r2, r3, #5
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	4413      	add	r3, r2
 8007b08:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007b0c:	461a      	mov	r2, r3
 8007b0e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8007b12:	6013      	str	r3, [r2, #0]
 8007b14:	e008      	b.n	8007b28 <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8007b16:	693b      	ldr	r3, [r7, #16]
 8007b18:	015a      	lsls	r2, r3, #5
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	4413      	add	r3, r2
 8007b1e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007b22:	461a      	mov	r2, r3
 8007b24:	2300      	movs	r3, #0
 8007b26:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8007b28:	693b      	ldr	r3, [r7, #16]
 8007b2a:	015a      	lsls	r2, r3, #5
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	4413      	add	r3, r2
 8007b30:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007b34:	461a      	mov	r2, r3
 8007b36:	2300      	movs	r3, #0
 8007b38:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8007b3a:	693b      	ldr	r3, [r7, #16]
 8007b3c:	015a      	lsls	r2, r3, #5
 8007b3e:	68fb      	ldr	r3, [r7, #12]
 8007b40:	4413      	add	r3, r2
 8007b42:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007b46:	461a      	mov	r2, r3
 8007b48:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8007b4c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007b4e:	693b      	ldr	r3, [r7, #16]
 8007b50:	3301      	adds	r3, #1
 8007b52:	613b      	str	r3, [r7, #16]
 8007b54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b56:	693a      	ldr	r2, [r7, #16]
 8007b58:	429a      	cmp	r2, r3
 8007b5a:	d3b7      	bcc.n	8007acc <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007b62:	691b      	ldr	r3, [r3, #16]
 8007b64:	68fa      	ldr	r2, [r7, #12]
 8007b66:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007b6a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007b6e:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	2200      	movs	r2, #0
 8007b74:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8007b7c:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8007b7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b80:	2b00      	cmp	r3, #0
 8007b82:	d105      	bne.n	8007b90 <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	699b      	ldr	r3, [r3, #24]
 8007b88:	f043 0210 	orr.w	r2, r3, #16
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	699a      	ldr	r2, [r3, #24]
 8007b94:	4b0e      	ldr	r3, [pc, #56]	; (8007bd0 <USB_DevInit+0x2b4>)
 8007b96:	4313      	orrs	r3, r2
 8007b98:	687a      	ldr	r2, [r7, #4]
 8007b9a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8007b9c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	d005      	beq.n	8007bae <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	699b      	ldr	r3, [r3, #24]
 8007ba6:	f043 0208 	orr.w	r2, r3, #8
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8007bae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007bb0:	2b01      	cmp	r3, #1
 8007bb2:	d105      	bne.n	8007bc0 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	699a      	ldr	r2, [r3, #24]
 8007bb8:	4b06      	ldr	r3, [pc, #24]	; (8007bd4 <USB_DevInit+0x2b8>)
 8007bba:	4313      	orrs	r3, r2
 8007bbc:	687a      	ldr	r2, [r7, #4]
 8007bbe:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8007bc0:	7dfb      	ldrb	r3, [r7, #23]
}
 8007bc2:	4618      	mov	r0, r3
 8007bc4:	3718      	adds	r7, #24
 8007bc6:	46bd      	mov	sp, r7
 8007bc8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007bcc:	b004      	add	sp, #16
 8007bce:	4770      	bx	lr
 8007bd0:	803c3800 	.word	0x803c3800
 8007bd4:	40000004 	.word	0x40000004

08007bd8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8007bd8:	b480      	push	{r7}
 8007bda:	b085      	sub	sp, #20
 8007bdc:	af00      	add	r7, sp, #0
 8007bde:	6078      	str	r0, [r7, #4]
 8007be0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007be2:	2300      	movs	r3, #0
 8007be4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	3301      	adds	r3, #1
 8007bea:	60fb      	str	r3, [r7, #12]
 8007bec:	4a12      	ldr	r2, [pc, #72]	; (8007c38 <USB_FlushTxFifo+0x60>)
 8007bee:	4293      	cmp	r3, r2
 8007bf0:	d901      	bls.n	8007bf6 <USB_FlushTxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8007bf2:	2303      	movs	r3, #3
 8007bf4:	e01a      	b.n	8007c2c <USB_FlushTxFifo+0x54>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	691b      	ldr	r3, [r3, #16]
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	daf3      	bge.n	8007be6 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8007bfe:	2300      	movs	r3, #0
 8007c00:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8007c02:	683b      	ldr	r3, [r7, #0]
 8007c04:	019b      	lsls	r3, r3, #6
 8007c06:	f043 0220 	orr.w	r2, r3, #32
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8007c0e:	68fb      	ldr	r3, [r7, #12]
 8007c10:	3301      	adds	r3, #1
 8007c12:	60fb      	str	r3, [r7, #12]
 8007c14:	4a08      	ldr	r2, [pc, #32]	; (8007c38 <USB_FlushTxFifo+0x60>)
 8007c16:	4293      	cmp	r3, r2
 8007c18:	d901      	bls.n	8007c1e <USB_FlushTxFifo+0x46>
    {
      return HAL_TIMEOUT;
 8007c1a:	2303      	movs	r3, #3
 8007c1c:	e006      	b.n	8007c2c <USB_FlushTxFifo+0x54>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	691b      	ldr	r3, [r3, #16]
 8007c22:	f003 0320 	and.w	r3, r3, #32
 8007c26:	2b20      	cmp	r3, #32
 8007c28:	d0f1      	beq.n	8007c0e <USB_FlushTxFifo+0x36>

  return HAL_OK;
 8007c2a:	2300      	movs	r3, #0
}
 8007c2c:	4618      	mov	r0, r3
 8007c2e:	3714      	adds	r7, #20
 8007c30:	46bd      	mov	sp, r7
 8007c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c36:	4770      	bx	lr
 8007c38:	00030d40 	.word	0x00030d40

08007c3c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8007c3c:	b480      	push	{r7}
 8007c3e:	b085      	sub	sp, #20
 8007c40:	af00      	add	r7, sp, #0
 8007c42:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007c44:	2300      	movs	r3, #0
 8007c46:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8007c48:	68fb      	ldr	r3, [r7, #12]
 8007c4a:	3301      	adds	r3, #1
 8007c4c:	60fb      	str	r3, [r7, #12]
 8007c4e:	4a11      	ldr	r2, [pc, #68]	; (8007c94 <USB_FlushRxFifo+0x58>)
 8007c50:	4293      	cmp	r3, r2
 8007c52:	d901      	bls.n	8007c58 <USB_FlushRxFifo+0x1c>
    {
      return HAL_TIMEOUT;
 8007c54:	2303      	movs	r3, #3
 8007c56:	e017      	b.n	8007c88 <USB_FlushRxFifo+0x4c>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	691b      	ldr	r3, [r3, #16]
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	daf3      	bge.n	8007c48 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8007c60:	2300      	movs	r3, #0
 8007c62:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	2210      	movs	r2, #16
 8007c68:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	3301      	adds	r3, #1
 8007c6e:	60fb      	str	r3, [r7, #12]
 8007c70:	4a08      	ldr	r2, [pc, #32]	; (8007c94 <USB_FlushRxFifo+0x58>)
 8007c72:	4293      	cmp	r3, r2
 8007c74:	d901      	bls.n	8007c7a <USB_FlushRxFifo+0x3e>
    {
      return HAL_TIMEOUT;
 8007c76:	2303      	movs	r3, #3
 8007c78:	e006      	b.n	8007c88 <USB_FlushRxFifo+0x4c>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	691b      	ldr	r3, [r3, #16]
 8007c7e:	f003 0310 	and.w	r3, r3, #16
 8007c82:	2b10      	cmp	r3, #16
 8007c84:	d0f1      	beq.n	8007c6a <USB_FlushRxFifo+0x2e>

  return HAL_OK;
 8007c86:	2300      	movs	r3, #0
}
 8007c88:	4618      	mov	r0, r3
 8007c8a:	3714      	adds	r7, #20
 8007c8c:	46bd      	mov	sp, r7
 8007c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c92:	4770      	bx	lr
 8007c94:	00030d40 	.word	0x00030d40

08007c98 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8007c98:	b480      	push	{r7}
 8007c9a:	b085      	sub	sp, #20
 8007c9c:	af00      	add	r7, sp, #0
 8007c9e:	6078      	str	r0, [r7, #4]
 8007ca0:	460b      	mov	r3, r1
 8007ca2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007cae:	681a      	ldr	r2, [r3, #0]
 8007cb0:	78fb      	ldrb	r3, [r7, #3]
 8007cb2:	68f9      	ldr	r1, [r7, #12]
 8007cb4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007cb8:	4313      	orrs	r3, r2
 8007cba:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8007cbc:	2300      	movs	r3, #0
}
 8007cbe:	4618      	mov	r0, r3
 8007cc0:	3714      	adds	r7, #20
 8007cc2:	46bd      	mov	sp, r7
 8007cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cc8:	4770      	bx	lr

08007cca <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8007cca:	b480      	push	{r7}
 8007ccc:	b085      	sub	sp, #20
 8007cce:	af00      	add	r7, sp, #0
 8007cd0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	68fa      	ldr	r2, [r7, #12]
 8007ce0:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8007ce4:	f023 0303 	bic.w	r3, r3, #3
 8007ce8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007cf0:	685b      	ldr	r3, [r3, #4]
 8007cf2:	68fa      	ldr	r2, [r7, #12]
 8007cf4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007cf8:	f043 0302 	orr.w	r3, r3, #2
 8007cfc:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007cfe:	2300      	movs	r3, #0
}
 8007d00:	4618      	mov	r0, r3
 8007d02:	3714      	adds	r7, #20
 8007d04:	46bd      	mov	sp, r7
 8007d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d0a:	4770      	bx	lr

08007d0c <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8007d0c:	b480      	push	{r7}
 8007d0e:	b083      	sub	sp, #12
 8007d10:	af00      	add	r7, sp, #0
 8007d12:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	695b      	ldr	r3, [r3, #20]
 8007d18:	f003 0301 	and.w	r3, r3, #1
}
 8007d1c:	4618      	mov	r0, r3
 8007d1e:	370c      	adds	r7, #12
 8007d20:	46bd      	mov	sp, r7
 8007d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d26:	4770      	bx	lr

08007d28 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007d28:	b480      	push	{r7}
 8007d2a:	b085      	sub	sp, #20
 8007d2c:	af00      	add	r7, sp, #0
 8007d2e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007d30:	2300      	movs	r3, #0
 8007d32:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	3301      	adds	r3, #1
 8007d38:	60fb      	str	r3, [r7, #12]
 8007d3a:	4a13      	ldr	r2, [pc, #76]	; (8007d88 <USB_CoreReset+0x60>)
 8007d3c:	4293      	cmp	r3, r2
 8007d3e:	d901      	bls.n	8007d44 <USB_CoreReset+0x1c>
    {
      return HAL_TIMEOUT;
 8007d40:	2303      	movs	r3, #3
 8007d42:	e01a      	b.n	8007d7a <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	691b      	ldr	r3, [r3, #16]
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	daf3      	bge.n	8007d34 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8007d4c:	2300      	movs	r3, #0
 8007d4e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	691b      	ldr	r3, [r3, #16]
 8007d54:	f043 0201 	orr.w	r2, r3, #1
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	3301      	adds	r3, #1
 8007d60:	60fb      	str	r3, [r7, #12]
 8007d62:	4a09      	ldr	r2, [pc, #36]	; (8007d88 <USB_CoreReset+0x60>)
 8007d64:	4293      	cmp	r3, r2
 8007d66:	d901      	bls.n	8007d6c <USB_CoreReset+0x44>
    {
      return HAL_TIMEOUT;
 8007d68:	2303      	movs	r3, #3
 8007d6a:	e006      	b.n	8007d7a <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	691b      	ldr	r3, [r3, #16]
 8007d70:	f003 0301 	and.w	r3, r3, #1
 8007d74:	2b01      	cmp	r3, #1
 8007d76:	d0f1      	beq.n	8007d5c <USB_CoreReset+0x34>

  return HAL_OK;
 8007d78:	2300      	movs	r3, #0
}
 8007d7a:	4618      	mov	r0, r3
 8007d7c:	3714      	adds	r7, #20
 8007d7e:	46bd      	mov	sp, r7
 8007d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d84:	4770      	bx	lr
 8007d86:	bf00      	nop
 8007d88:	00030d40 	.word	0x00030d40

08007d8c <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8007d8c:	b480      	push	{r7}
 8007d8e:	b085      	sub	sp, #20
 8007d90:	af00      	add	r7, sp, #0
 8007d92:	4603      	mov	r3, r0
 8007d94:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8007d96:	2300      	movs	r3, #0
 8007d98:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8007d9a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007d9e:	2b84      	cmp	r3, #132	; 0x84
 8007da0:	d005      	beq.n	8007dae <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8007da2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	4413      	add	r3, r2
 8007daa:	3303      	adds	r3, #3
 8007dac:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8007dae:	68fb      	ldr	r3, [r7, #12]
}
 8007db0:	4618      	mov	r0, r3
 8007db2:	3714      	adds	r7, #20
 8007db4:	46bd      	mov	sp, r7
 8007db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dba:	4770      	bx	lr

08007dbc <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8007dbc:	b480      	push	{r7}
 8007dbe:	b083      	sub	sp, #12
 8007dc0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007dc2:	f3ef 8305 	mrs	r3, IPSR
 8007dc6:	607b      	str	r3, [r7, #4]
  return(result);
 8007dc8:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	bf14      	ite	ne
 8007dce:	2301      	movne	r3, #1
 8007dd0:	2300      	moveq	r3, #0
 8007dd2:	b2db      	uxtb	r3, r3
}
 8007dd4:	4618      	mov	r0, r3
 8007dd6:	370c      	adds	r7, #12
 8007dd8:	46bd      	mov	sp, r7
 8007dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dde:	4770      	bx	lr

08007de0 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8007de0:	b580      	push	{r7, lr}
 8007de2:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8007de4:	f001 f868 	bl	8008eb8 <vTaskStartScheduler>
  
  return osOK;
 8007de8:	2300      	movs	r3, #0
}
 8007dea:	4618      	mov	r0, r3
 8007dec:	bd80      	pop	{r7, pc}

08007dee <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8007dee:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007df0:	b089      	sub	sp, #36	; 0x24
 8007df2:	af04      	add	r7, sp, #16
 8007df4:	6078      	str	r0, [r7, #4]
 8007df6:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	695b      	ldr	r3, [r3, #20]
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	d020      	beq.n	8007e42 <osThreadCreate+0x54>
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	699b      	ldr	r3, [r3, #24]
 8007e04:	2b00      	cmp	r3, #0
 8007e06:	d01c      	beq.n	8007e42 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	685c      	ldr	r4, [r3, #4]
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	681d      	ldr	r5, [r3, #0]
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	691e      	ldr	r6, [r3, #16]
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8007e1a:	4618      	mov	r0, r3
 8007e1c:	f7ff ffb6 	bl	8007d8c <makeFreeRtosPriority>
 8007e20:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	695b      	ldr	r3, [r3, #20]
 8007e26:	687a      	ldr	r2, [r7, #4]
 8007e28:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007e2a:	9202      	str	r2, [sp, #8]
 8007e2c:	9301      	str	r3, [sp, #4]
 8007e2e:	9100      	str	r1, [sp, #0]
 8007e30:	683b      	ldr	r3, [r7, #0]
 8007e32:	4632      	mov	r2, r6
 8007e34:	4629      	mov	r1, r5
 8007e36:	4620      	mov	r0, r4
 8007e38:	f000 fe6c 	bl	8008b14 <xTaskCreateStatic>
 8007e3c:	4603      	mov	r3, r0
 8007e3e:	60fb      	str	r3, [r7, #12]
 8007e40:	e01c      	b.n	8007e7c <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	685c      	ldr	r4, [r3, #4]
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007e4e:	b29e      	uxth	r6, r3
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8007e56:	4618      	mov	r0, r3
 8007e58:	f7ff ff98 	bl	8007d8c <makeFreeRtosPriority>
 8007e5c:	4602      	mov	r2, r0
 8007e5e:	f107 030c 	add.w	r3, r7, #12
 8007e62:	9301      	str	r3, [sp, #4]
 8007e64:	9200      	str	r2, [sp, #0]
 8007e66:	683b      	ldr	r3, [r7, #0]
 8007e68:	4632      	mov	r2, r6
 8007e6a:	4629      	mov	r1, r5
 8007e6c:	4620      	mov	r0, r4
 8007e6e:	f000 feb4 	bl	8008bda <xTaskCreate>
 8007e72:	4603      	mov	r3, r0
 8007e74:	2b01      	cmp	r3, #1
 8007e76:	d001      	beq.n	8007e7c <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8007e78:	2300      	movs	r3, #0
 8007e7a:	e000      	b.n	8007e7e <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8007e7c:	68fb      	ldr	r3, [r7, #12]
}
 8007e7e:	4618      	mov	r0, r3
 8007e80:	3714      	adds	r7, #20
 8007e82:	46bd      	mov	sp, r7
 8007e84:	bdf0      	pop	{r4, r5, r6, r7, pc}

08007e86 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8007e86:	b580      	push	{r7, lr}
 8007e88:	b084      	sub	sp, #16
 8007e8a:	af00      	add	r7, sp, #0
 8007e8c:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	d001      	beq.n	8007e9c <osDelay+0x16>
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	e000      	b.n	8007e9e <osDelay+0x18>
 8007e9c:	2301      	movs	r3, #1
 8007e9e:	4618      	mov	r0, r3
 8007ea0:	f000 ffd4 	bl	8008e4c <vTaskDelay>
  
  return osOK;
 8007ea4:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8007ea6:	4618      	mov	r0, r3
 8007ea8:	3710      	adds	r7, #16
 8007eaa:	46bd      	mov	sp, r7
 8007eac:	bd80      	pop	{r7, pc}
	...

08007eb0 <osTimerCreate>:
* @param  argument      argument to the timer call back function.
* @retval  timer ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osTimerCreate shall be consistent in every CMSIS-RTOS.
*/
osTimerId osTimerCreate (const osTimerDef_t *timer_def, os_timer_type type, void *argument)
{
 8007eb0:	b580      	push	{r7, lr}
 8007eb2:	b086      	sub	sp, #24
 8007eb4:	af02      	add	r7, sp, #8
 8007eb6:	60f8      	str	r0, [r7, #12]
 8007eb8:	460b      	mov	r3, r1
 8007eba:	607a      	str	r2, [r7, #4]
 8007ebc:	72fb      	strb	r3, [r7, #11]
#if (configUSE_TIMERS == 1)

#if( ( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) 
  if(timer_def->controlblock != NULL) {
 8007ebe:	68fb      	ldr	r3, [r7, #12]
 8007ec0:	685b      	ldr	r3, [r3, #4]
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	d013      	beq.n	8007eee <osTimerCreate+0x3e>
    return xTimerCreateStatic((const char *)"",
 8007ec6:	7afb      	ldrb	r3, [r7, #11]
 8007ec8:	2b01      	cmp	r3, #1
 8007eca:	d101      	bne.n	8007ed0 <osTimerCreate+0x20>
 8007ecc:	2101      	movs	r1, #1
 8007ece:	e000      	b.n	8007ed2 <osTimerCreate+0x22>
 8007ed0:	2100      	movs	r1, #0
                      1, // period should be filled when starting the Timer using osTimerStart
                      (type == osTimerPeriodic) ? pdTRUE : pdFALSE,
                      (void *) argument,
                      (TimerCallbackFunction_t)timer_def->ptimer,
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	681b      	ldr	r3, [r3, #0]
                      (StaticTimer_t *)timer_def->controlblock);
 8007ed6:	68fa      	ldr	r2, [r7, #12]
 8007ed8:	6852      	ldr	r2, [r2, #4]
    return xTimerCreateStatic((const char *)"",
 8007eda:	9201      	str	r2, [sp, #4]
 8007edc:	9300      	str	r3, [sp, #0]
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	460a      	mov	r2, r1
 8007ee2:	2101      	movs	r1, #1
 8007ee4:	480b      	ldr	r0, [pc, #44]	; (8007f14 <osTimerCreate+0x64>)
 8007ee6:	f001 fdb6 	bl	8009a56 <xTimerCreateStatic>
 8007eea:	4603      	mov	r3, r0
 8007eec:	e00e      	b.n	8007f0c <osTimerCreate+0x5c>
  }
  else {
    return xTimerCreate((const char *)"",
 8007eee:	7afb      	ldrb	r3, [r7, #11]
 8007ef0:	2b01      	cmp	r3, #1
 8007ef2:	d101      	bne.n	8007ef8 <osTimerCreate+0x48>
 8007ef4:	2201      	movs	r2, #1
 8007ef6:	e000      	b.n	8007efa <osTimerCreate+0x4a>
 8007ef8:	2200      	movs	r2, #0
                      1, // period should be filled when starting the Timer using osTimerStart
                      (type == osTimerPeriodic) ? pdTRUE : pdFALSE,
                      (void *) argument,
                      (TimerCallbackFunction_t)timer_def->ptimer);
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	681b      	ldr	r3, [r3, #0]
    return xTimerCreate((const char *)"",
 8007efe:	9300      	str	r3, [sp, #0]
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	2101      	movs	r1, #1
 8007f04:	4803      	ldr	r0, [pc, #12]	; (8007f14 <osTimerCreate+0x64>)
 8007f06:	f001 fd85 	bl	8009a14 <xTimerCreate>
 8007f0a:	4603      	mov	r3, r0
#endif

#else 
	return NULL;
#endif
}
 8007f0c:	4618      	mov	r0, r3
 8007f0e:	3710      	adds	r7, #16
 8007f10:	46bd      	mov	sp, r7
 8007f12:	bd80      	pop	{r7, pc}
 8007f14:	0800f43c 	.word	0x0800f43c

08007f18 <osTimerStart>:
* @param  millisec      time delay value of the timer.
* @retval  status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osTimerStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osTimerStart (osTimerId timer_id, uint32_t millisec)
{
 8007f18:	b580      	push	{r7, lr}
 8007f1a:	b088      	sub	sp, #32
 8007f1c:	af02      	add	r7, sp, #8
 8007f1e:	6078      	str	r0, [r7, #4]
 8007f20:	6039      	str	r1, [r7, #0]
  osStatus result = osOK;
 8007f22:	2300      	movs	r3, #0
 8007f24:	617b      	str	r3, [r7, #20]
#if (configUSE_TIMERS == 1)  
  portBASE_TYPE taskWoken = pdFALSE;
 8007f26:	2300      	movs	r3, #0
 8007f28:	60fb      	str	r3, [r7, #12]
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8007f2a:	683b      	ldr	r3, [r7, #0]
 8007f2c:	613b      	str	r3, [r7, #16]

  if (ticks == 0)
 8007f2e:	693b      	ldr	r3, [r7, #16]
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	d101      	bne.n	8007f38 <osTimerStart+0x20>
    ticks = 1;
 8007f34:	2301      	movs	r3, #1
 8007f36:	613b      	str	r3, [r7, #16]
    
  if (inHandlerMode()) 
 8007f38:	f7ff ff40 	bl	8007dbc <inHandlerMode>
 8007f3c:	4603      	mov	r3, r0
 8007f3e:	2b00      	cmp	r3, #0
 8007f40:	d01a      	beq.n	8007f78 <osTimerStart+0x60>
  {
    if (xTimerChangePeriodFromISR(timer_id, ticks, &taskWoken) != pdPASS)
 8007f42:	f107 030c 	add.w	r3, r7, #12
 8007f46:	2200      	movs	r2, #0
 8007f48:	9200      	str	r2, [sp, #0]
 8007f4a:	693a      	ldr	r2, [r7, #16]
 8007f4c:	2109      	movs	r1, #9
 8007f4e:	6878      	ldr	r0, [r7, #4]
 8007f50:	f001 fe00 	bl	8009b54 <xTimerGenericCommand>
 8007f54:	4603      	mov	r3, r0
 8007f56:	2b01      	cmp	r3, #1
 8007f58:	d002      	beq.n	8007f60 <osTimerStart+0x48>
    {
      result = osErrorOS;
 8007f5a:	23ff      	movs	r3, #255	; 0xff
 8007f5c:	617b      	str	r3, [r7, #20]
 8007f5e:	e018      	b.n	8007f92 <osTimerStart+0x7a>
    }
    else
    {
      portEND_SWITCHING_ISR(taskWoken);     
 8007f60:	68fb      	ldr	r3, [r7, #12]
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	d015      	beq.n	8007f92 <osTimerStart+0x7a>
 8007f66:	4b0d      	ldr	r3, [pc, #52]	; (8007f9c <osTimerStart+0x84>)
 8007f68:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007f6c:	601a      	str	r2, [r3, #0]
 8007f6e:	f3bf 8f4f 	dsb	sy
 8007f72:	f3bf 8f6f 	isb	sy
 8007f76:	e00c      	b.n	8007f92 <osTimerStart+0x7a>
    }
  }
  else 
  {
    if (xTimerChangePeriod(timer_id, ticks, 0) != pdPASS)
 8007f78:	2300      	movs	r3, #0
 8007f7a:	9300      	str	r3, [sp, #0]
 8007f7c:	2300      	movs	r3, #0
 8007f7e:	693a      	ldr	r2, [r7, #16]
 8007f80:	2104      	movs	r1, #4
 8007f82:	6878      	ldr	r0, [r7, #4]
 8007f84:	f001 fde6 	bl	8009b54 <xTimerGenericCommand>
 8007f88:	4603      	mov	r3, r0
 8007f8a:	2b01      	cmp	r3, #1
 8007f8c:	d001      	beq.n	8007f92 <osTimerStart+0x7a>
      result = osErrorOS;
 8007f8e:	23ff      	movs	r3, #255	; 0xff
 8007f90:	617b      	str	r3, [r7, #20]
  }

#else 
  result = osErrorOS;
#endif
  return result;
 8007f92:	697b      	ldr	r3, [r7, #20]
}
 8007f94:	4618      	mov	r0, r3
 8007f96:	3718      	adds	r7, #24
 8007f98:	46bd      	mov	sp, r7
 8007f9a:	bd80      	pop	{r7, pc}
 8007f9c:	e000ed04 	.word	0xe000ed04

08007fa0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8007fa0:	b480      	push	{r7}
 8007fa2:	b083      	sub	sp, #12
 8007fa4:	af00      	add	r7, sp, #0
 8007fa6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	f103 0208 	add.w	r2, r3, #8
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	f04f 32ff 	mov.w	r2, #4294967295
 8007fb8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	f103 0208 	add.w	r2, r3, #8
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	f103 0208 	add.w	r2, r3, #8
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	2200      	movs	r2, #0
 8007fd2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8007fd4:	bf00      	nop
 8007fd6:	370c      	adds	r7, #12
 8007fd8:	46bd      	mov	sp, r7
 8007fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fde:	4770      	bx	lr

08007fe0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8007fe0:	b480      	push	{r7}
 8007fe2:	b083      	sub	sp, #12
 8007fe4:	af00      	add	r7, sp, #0
 8007fe6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	2200      	movs	r2, #0
 8007fec:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8007fee:	bf00      	nop
 8007ff0:	370c      	adds	r7, #12
 8007ff2:	46bd      	mov	sp, r7
 8007ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ff8:	4770      	bx	lr

08007ffa <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007ffa:	b480      	push	{r7}
 8007ffc:	b085      	sub	sp, #20
 8007ffe:	af00      	add	r7, sp, #0
 8008000:	6078      	str	r0, [r7, #4]
 8008002:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	685b      	ldr	r3, [r3, #4]
 8008008:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800800a:	683b      	ldr	r3, [r7, #0]
 800800c:	68fa      	ldr	r2, [r7, #12]
 800800e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8008010:	68fb      	ldr	r3, [r7, #12]
 8008012:	689a      	ldr	r2, [r3, #8]
 8008014:	683b      	ldr	r3, [r7, #0]
 8008016:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	689b      	ldr	r3, [r3, #8]
 800801c:	683a      	ldr	r2, [r7, #0]
 800801e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8008020:	68fb      	ldr	r3, [r7, #12]
 8008022:	683a      	ldr	r2, [r7, #0]
 8008024:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8008026:	683b      	ldr	r3, [r7, #0]
 8008028:	687a      	ldr	r2, [r7, #4]
 800802a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	1c5a      	adds	r2, r3, #1
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	601a      	str	r2, [r3, #0]
}
 8008036:	bf00      	nop
 8008038:	3714      	adds	r7, #20
 800803a:	46bd      	mov	sp, r7
 800803c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008040:	4770      	bx	lr

08008042 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008042:	b480      	push	{r7}
 8008044:	b085      	sub	sp, #20
 8008046:	af00      	add	r7, sp, #0
 8008048:	6078      	str	r0, [r7, #4]
 800804a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800804c:	683b      	ldr	r3, [r7, #0]
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8008052:	68bb      	ldr	r3, [r7, #8]
 8008054:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008058:	d103      	bne.n	8008062 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	691b      	ldr	r3, [r3, #16]
 800805e:	60fb      	str	r3, [r7, #12]
 8008060:	e00c      	b.n	800807c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	3308      	adds	r3, #8
 8008066:	60fb      	str	r3, [r7, #12]
 8008068:	e002      	b.n	8008070 <vListInsert+0x2e>
 800806a:	68fb      	ldr	r3, [r7, #12]
 800806c:	685b      	ldr	r3, [r3, #4]
 800806e:	60fb      	str	r3, [r7, #12]
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	685b      	ldr	r3, [r3, #4]
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	68ba      	ldr	r2, [r7, #8]
 8008078:	429a      	cmp	r2, r3
 800807a:	d2f6      	bcs.n	800806a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	685a      	ldr	r2, [r3, #4]
 8008080:	683b      	ldr	r3, [r7, #0]
 8008082:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8008084:	683b      	ldr	r3, [r7, #0]
 8008086:	685b      	ldr	r3, [r3, #4]
 8008088:	683a      	ldr	r2, [r7, #0]
 800808a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800808c:	683b      	ldr	r3, [r7, #0]
 800808e:	68fa      	ldr	r2, [r7, #12]
 8008090:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8008092:	68fb      	ldr	r3, [r7, #12]
 8008094:	683a      	ldr	r2, [r7, #0]
 8008096:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8008098:	683b      	ldr	r3, [r7, #0]
 800809a:	687a      	ldr	r2, [r7, #4]
 800809c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	1c5a      	adds	r2, r3, #1
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	601a      	str	r2, [r3, #0]
}
 80080a8:	bf00      	nop
 80080aa:	3714      	adds	r7, #20
 80080ac:	46bd      	mov	sp, r7
 80080ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080b2:	4770      	bx	lr

080080b4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80080b4:	b480      	push	{r7}
 80080b6:	b085      	sub	sp, #20
 80080b8:	af00      	add	r7, sp, #0
 80080ba:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	691b      	ldr	r3, [r3, #16]
 80080c0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	685b      	ldr	r3, [r3, #4]
 80080c6:	687a      	ldr	r2, [r7, #4]
 80080c8:	6892      	ldr	r2, [r2, #8]
 80080ca:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	689b      	ldr	r3, [r3, #8]
 80080d0:	687a      	ldr	r2, [r7, #4]
 80080d2:	6852      	ldr	r2, [r2, #4]
 80080d4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	685b      	ldr	r3, [r3, #4]
 80080da:	687a      	ldr	r2, [r7, #4]
 80080dc:	429a      	cmp	r2, r3
 80080de:	d103      	bne.n	80080e8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	689a      	ldr	r2, [r3, #8]
 80080e4:	68fb      	ldr	r3, [r7, #12]
 80080e6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	2200      	movs	r2, #0
 80080ec:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	1e5a      	subs	r2, r3, #1
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80080f8:	68fb      	ldr	r3, [r7, #12]
 80080fa:	681b      	ldr	r3, [r3, #0]
}
 80080fc:	4618      	mov	r0, r3
 80080fe:	3714      	adds	r7, #20
 8008100:	46bd      	mov	sp, r7
 8008102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008106:	4770      	bx	lr

08008108 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8008108:	b580      	push	{r7, lr}
 800810a:	b084      	sub	sp, #16
 800810c:	af00      	add	r7, sp, #0
 800810e:	6078      	str	r0, [r7, #4]
 8008110:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8008116:	68fb      	ldr	r3, [r7, #12]
 8008118:	2b00      	cmp	r3, #0
 800811a:	d10c      	bne.n	8008136 <xQueueGenericReset+0x2e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800811c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008120:	b672      	cpsid	i
 8008122:	f383 8811 	msr	BASEPRI, r3
 8008126:	f3bf 8f6f 	isb	sy
 800812a:	f3bf 8f4f 	dsb	sy
 800812e:	b662      	cpsie	i
 8008130:	60bb      	str	r3, [r7, #8]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8008132:	bf00      	nop
 8008134:	e7fe      	b.n	8008134 <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 8008136:	f002 f911 	bl	800a35c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800813a:	68fb      	ldr	r3, [r7, #12]
 800813c:	681a      	ldr	r2, [r3, #0]
 800813e:	68fb      	ldr	r3, [r7, #12]
 8008140:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008142:	68f9      	ldr	r1, [r7, #12]
 8008144:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8008146:	fb01 f303 	mul.w	r3, r1, r3
 800814a:	441a      	add	r2, r3
 800814c:	68fb      	ldr	r3, [r7, #12]
 800814e:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	2200      	movs	r2, #0
 8008154:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8008156:	68fb      	ldr	r3, [r7, #12]
 8008158:	681a      	ldr	r2, [r3, #0]
 800815a:	68fb      	ldr	r3, [r7, #12]
 800815c:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	681a      	ldr	r2, [r3, #0]
 8008162:	68fb      	ldr	r3, [r7, #12]
 8008164:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008166:	3b01      	subs	r3, #1
 8008168:	68f9      	ldr	r1, [r7, #12]
 800816a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800816c:	fb01 f303 	mul.w	r3, r1, r3
 8008170:	441a      	add	r2, r3
 8008172:	68fb      	ldr	r3, [r7, #12]
 8008174:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8008176:	68fb      	ldr	r3, [r7, #12]
 8008178:	22ff      	movs	r2, #255	; 0xff
 800817a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	22ff      	movs	r2, #255	; 0xff
 8008182:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8008186:	683b      	ldr	r3, [r7, #0]
 8008188:	2b00      	cmp	r3, #0
 800818a:	d114      	bne.n	80081b6 <xQueueGenericReset+0xae>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800818c:	68fb      	ldr	r3, [r7, #12]
 800818e:	691b      	ldr	r3, [r3, #16]
 8008190:	2b00      	cmp	r3, #0
 8008192:	d01a      	beq.n	80081ca <xQueueGenericReset+0xc2>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	3310      	adds	r3, #16
 8008198:	4618      	mov	r0, r3
 800819a:	f001 f91f 	bl	80093dc <xTaskRemoveFromEventList>
 800819e:	4603      	mov	r3, r0
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	d012      	beq.n	80081ca <xQueueGenericReset+0xc2>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80081a4:	4b0c      	ldr	r3, [pc, #48]	; (80081d8 <xQueueGenericReset+0xd0>)
 80081a6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80081aa:	601a      	str	r2, [r3, #0]
 80081ac:	f3bf 8f4f 	dsb	sy
 80081b0:	f3bf 8f6f 	isb	sy
 80081b4:	e009      	b.n	80081ca <xQueueGenericReset+0xc2>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80081b6:	68fb      	ldr	r3, [r7, #12]
 80081b8:	3310      	adds	r3, #16
 80081ba:	4618      	mov	r0, r3
 80081bc:	f7ff fef0 	bl	8007fa0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80081c0:	68fb      	ldr	r3, [r7, #12]
 80081c2:	3324      	adds	r3, #36	; 0x24
 80081c4:	4618      	mov	r0, r3
 80081c6:	f7ff feeb 	bl	8007fa0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80081ca:	f002 f8fb 	bl	800a3c4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80081ce:	2301      	movs	r3, #1
}
 80081d0:	4618      	mov	r0, r3
 80081d2:	3710      	adds	r7, #16
 80081d4:	46bd      	mov	sp, r7
 80081d6:	bd80      	pop	{r7, pc}
 80081d8:	e000ed04 	.word	0xe000ed04

080081dc <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80081dc:	b580      	push	{r7, lr}
 80081de:	b08e      	sub	sp, #56	; 0x38
 80081e0:	af02      	add	r7, sp, #8
 80081e2:	60f8      	str	r0, [r7, #12]
 80081e4:	60b9      	str	r1, [r7, #8]
 80081e6:	607a      	str	r2, [r7, #4]
 80081e8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80081ea:	68fb      	ldr	r3, [r7, #12]
 80081ec:	2b00      	cmp	r3, #0
 80081ee:	d10c      	bne.n	800820a <xQueueGenericCreateStatic+0x2e>
	__asm volatile
 80081f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081f4:	b672      	cpsid	i
 80081f6:	f383 8811 	msr	BASEPRI, r3
 80081fa:	f3bf 8f6f 	isb	sy
 80081fe:	f3bf 8f4f 	dsb	sy
 8008202:	b662      	cpsie	i
 8008204:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8008206:	bf00      	nop
 8008208:	e7fe      	b.n	8008208 <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800820a:	683b      	ldr	r3, [r7, #0]
 800820c:	2b00      	cmp	r3, #0
 800820e:	d10c      	bne.n	800822a <xQueueGenericCreateStatic+0x4e>
	__asm volatile
 8008210:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008214:	b672      	cpsid	i
 8008216:	f383 8811 	msr	BASEPRI, r3
 800821a:	f3bf 8f6f 	isb	sy
 800821e:	f3bf 8f4f 	dsb	sy
 8008222:	b662      	cpsie	i
 8008224:	627b      	str	r3, [r7, #36]	; 0x24
}
 8008226:	bf00      	nop
 8008228:	e7fe      	b.n	8008228 <xQueueGenericCreateStatic+0x4c>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	2b00      	cmp	r3, #0
 800822e:	d002      	beq.n	8008236 <xQueueGenericCreateStatic+0x5a>
 8008230:	68bb      	ldr	r3, [r7, #8]
 8008232:	2b00      	cmp	r3, #0
 8008234:	d001      	beq.n	800823a <xQueueGenericCreateStatic+0x5e>
 8008236:	2301      	movs	r3, #1
 8008238:	e000      	b.n	800823c <xQueueGenericCreateStatic+0x60>
 800823a:	2300      	movs	r3, #0
 800823c:	2b00      	cmp	r3, #0
 800823e:	d10c      	bne.n	800825a <xQueueGenericCreateStatic+0x7e>
	__asm volatile
 8008240:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008244:	b672      	cpsid	i
 8008246:	f383 8811 	msr	BASEPRI, r3
 800824a:	f3bf 8f6f 	isb	sy
 800824e:	f3bf 8f4f 	dsb	sy
 8008252:	b662      	cpsie	i
 8008254:	623b      	str	r3, [r7, #32]
}
 8008256:	bf00      	nop
 8008258:	e7fe      	b.n	8008258 <xQueueGenericCreateStatic+0x7c>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	2b00      	cmp	r3, #0
 800825e:	d102      	bne.n	8008266 <xQueueGenericCreateStatic+0x8a>
 8008260:	68bb      	ldr	r3, [r7, #8]
 8008262:	2b00      	cmp	r3, #0
 8008264:	d101      	bne.n	800826a <xQueueGenericCreateStatic+0x8e>
 8008266:	2301      	movs	r3, #1
 8008268:	e000      	b.n	800826c <xQueueGenericCreateStatic+0x90>
 800826a:	2300      	movs	r3, #0
 800826c:	2b00      	cmp	r3, #0
 800826e:	d10c      	bne.n	800828a <xQueueGenericCreateStatic+0xae>
	__asm volatile
 8008270:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008274:	b672      	cpsid	i
 8008276:	f383 8811 	msr	BASEPRI, r3
 800827a:	f3bf 8f6f 	isb	sy
 800827e:	f3bf 8f4f 	dsb	sy
 8008282:	b662      	cpsie	i
 8008284:	61fb      	str	r3, [r7, #28]
}
 8008286:	bf00      	nop
 8008288:	e7fe      	b.n	8008288 <xQueueGenericCreateStatic+0xac>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800828a:	2348      	movs	r3, #72	; 0x48
 800828c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800828e:	697b      	ldr	r3, [r7, #20]
 8008290:	2b48      	cmp	r3, #72	; 0x48
 8008292:	d00c      	beq.n	80082ae <xQueueGenericCreateStatic+0xd2>
	__asm volatile
 8008294:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008298:	b672      	cpsid	i
 800829a:	f383 8811 	msr	BASEPRI, r3
 800829e:	f3bf 8f6f 	isb	sy
 80082a2:	f3bf 8f4f 	dsb	sy
 80082a6:	b662      	cpsie	i
 80082a8:	61bb      	str	r3, [r7, #24]
}
 80082aa:	bf00      	nop
 80082ac:	e7fe      	b.n	80082ac <xQueueGenericCreateStatic+0xd0>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80082ae:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80082b0:	683b      	ldr	r3, [r7, #0]
 80082b2:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 80082b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80082b6:	2b00      	cmp	r3, #0
 80082b8:	d00d      	beq.n	80082d6 <xQueueGenericCreateStatic+0xfa>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80082ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80082bc:	2201      	movs	r2, #1
 80082be:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80082c2:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80082c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80082c8:	9300      	str	r3, [sp, #0]
 80082ca:	4613      	mov	r3, r2
 80082cc:	687a      	ldr	r2, [r7, #4]
 80082ce:	68b9      	ldr	r1, [r7, #8]
 80082d0:	68f8      	ldr	r0, [r7, #12]
 80082d2:	f000 f805 	bl	80082e0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80082d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80082d8:	4618      	mov	r0, r3
 80082da:	3730      	adds	r7, #48	; 0x30
 80082dc:	46bd      	mov	sp, r7
 80082de:	bd80      	pop	{r7, pc}

080082e0 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80082e0:	b580      	push	{r7, lr}
 80082e2:	b084      	sub	sp, #16
 80082e4:	af00      	add	r7, sp, #0
 80082e6:	60f8      	str	r0, [r7, #12]
 80082e8:	60b9      	str	r1, [r7, #8]
 80082ea:	607a      	str	r2, [r7, #4]
 80082ec:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80082ee:	68bb      	ldr	r3, [r7, #8]
 80082f0:	2b00      	cmp	r3, #0
 80082f2:	d103      	bne.n	80082fc <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80082f4:	69bb      	ldr	r3, [r7, #24]
 80082f6:	69ba      	ldr	r2, [r7, #24]
 80082f8:	601a      	str	r2, [r3, #0]
 80082fa:	e002      	b.n	8008302 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80082fc:	69bb      	ldr	r3, [r7, #24]
 80082fe:	687a      	ldr	r2, [r7, #4]
 8008300:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8008302:	69bb      	ldr	r3, [r7, #24]
 8008304:	68fa      	ldr	r2, [r7, #12]
 8008306:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8008308:	69bb      	ldr	r3, [r7, #24]
 800830a:	68ba      	ldr	r2, [r7, #8]
 800830c:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800830e:	2101      	movs	r1, #1
 8008310:	69b8      	ldr	r0, [r7, #24]
 8008312:	f7ff fef9 	bl	8008108 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8008316:	bf00      	nop
 8008318:	3710      	adds	r7, #16
 800831a:	46bd      	mov	sp, r7
 800831c:	bd80      	pop	{r7, pc}
	...

08008320 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8008320:	b580      	push	{r7, lr}
 8008322:	b08e      	sub	sp, #56	; 0x38
 8008324:	af00      	add	r7, sp, #0
 8008326:	60f8      	str	r0, [r7, #12]
 8008328:	60b9      	str	r1, [r7, #8]
 800832a:	607a      	str	r2, [r7, #4]
 800832c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800832e:	2300      	movs	r3, #0
 8008330:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008332:	68fb      	ldr	r3, [r7, #12]
 8008334:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8008336:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008338:	2b00      	cmp	r3, #0
 800833a:	d10c      	bne.n	8008356 <xQueueGenericSend+0x36>
	__asm volatile
 800833c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008340:	b672      	cpsid	i
 8008342:	f383 8811 	msr	BASEPRI, r3
 8008346:	f3bf 8f6f 	isb	sy
 800834a:	f3bf 8f4f 	dsb	sy
 800834e:	b662      	cpsie	i
 8008350:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8008352:	bf00      	nop
 8008354:	e7fe      	b.n	8008354 <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008356:	68bb      	ldr	r3, [r7, #8]
 8008358:	2b00      	cmp	r3, #0
 800835a:	d103      	bne.n	8008364 <xQueueGenericSend+0x44>
 800835c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800835e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008360:	2b00      	cmp	r3, #0
 8008362:	d101      	bne.n	8008368 <xQueueGenericSend+0x48>
 8008364:	2301      	movs	r3, #1
 8008366:	e000      	b.n	800836a <xQueueGenericSend+0x4a>
 8008368:	2300      	movs	r3, #0
 800836a:	2b00      	cmp	r3, #0
 800836c:	d10c      	bne.n	8008388 <xQueueGenericSend+0x68>
	__asm volatile
 800836e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008372:	b672      	cpsid	i
 8008374:	f383 8811 	msr	BASEPRI, r3
 8008378:	f3bf 8f6f 	isb	sy
 800837c:	f3bf 8f4f 	dsb	sy
 8008380:	b662      	cpsie	i
 8008382:	627b      	str	r3, [r7, #36]	; 0x24
}
 8008384:	bf00      	nop
 8008386:	e7fe      	b.n	8008386 <xQueueGenericSend+0x66>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008388:	683b      	ldr	r3, [r7, #0]
 800838a:	2b02      	cmp	r3, #2
 800838c:	d103      	bne.n	8008396 <xQueueGenericSend+0x76>
 800838e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008390:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008392:	2b01      	cmp	r3, #1
 8008394:	d101      	bne.n	800839a <xQueueGenericSend+0x7a>
 8008396:	2301      	movs	r3, #1
 8008398:	e000      	b.n	800839c <xQueueGenericSend+0x7c>
 800839a:	2300      	movs	r3, #0
 800839c:	2b00      	cmp	r3, #0
 800839e:	d10c      	bne.n	80083ba <xQueueGenericSend+0x9a>
	__asm volatile
 80083a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80083a4:	b672      	cpsid	i
 80083a6:	f383 8811 	msr	BASEPRI, r3
 80083aa:	f3bf 8f6f 	isb	sy
 80083ae:	f3bf 8f4f 	dsb	sy
 80083b2:	b662      	cpsie	i
 80083b4:	623b      	str	r3, [r7, #32]
}
 80083b6:	bf00      	nop
 80083b8:	e7fe      	b.n	80083b8 <xQueueGenericSend+0x98>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80083ba:	f001 f9d3 	bl	8009764 <xTaskGetSchedulerState>
 80083be:	4603      	mov	r3, r0
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	d102      	bne.n	80083ca <xQueueGenericSend+0xaa>
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	2b00      	cmp	r3, #0
 80083c8:	d101      	bne.n	80083ce <xQueueGenericSend+0xae>
 80083ca:	2301      	movs	r3, #1
 80083cc:	e000      	b.n	80083d0 <xQueueGenericSend+0xb0>
 80083ce:	2300      	movs	r3, #0
 80083d0:	2b00      	cmp	r3, #0
 80083d2:	d10c      	bne.n	80083ee <xQueueGenericSend+0xce>
	__asm volatile
 80083d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80083d8:	b672      	cpsid	i
 80083da:	f383 8811 	msr	BASEPRI, r3
 80083de:	f3bf 8f6f 	isb	sy
 80083e2:	f3bf 8f4f 	dsb	sy
 80083e6:	b662      	cpsie	i
 80083e8:	61fb      	str	r3, [r7, #28]
}
 80083ea:	bf00      	nop
 80083ec:	e7fe      	b.n	80083ec <xQueueGenericSend+0xcc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80083ee:	f001 ffb5 	bl	800a35c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80083f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80083f4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80083f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80083f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80083fa:	429a      	cmp	r2, r3
 80083fc:	d302      	bcc.n	8008404 <xQueueGenericSend+0xe4>
 80083fe:	683b      	ldr	r3, [r7, #0]
 8008400:	2b02      	cmp	r3, #2
 8008402:	d129      	bne.n	8008458 <xQueueGenericSend+0x138>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008404:	683a      	ldr	r2, [r7, #0]
 8008406:	68b9      	ldr	r1, [r7, #8]
 8008408:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800840a:	f000 fa15 	bl	8008838 <prvCopyDataToQueue>
 800840e:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008410:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008412:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008414:	2b00      	cmp	r3, #0
 8008416:	d010      	beq.n	800843a <xQueueGenericSend+0x11a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008418:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800841a:	3324      	adds	r3, #36	; 0x24
 800841c:	4618      	mov	r0, r3
 800841e:	f000 ffdd 	bl	80093dc <xTaskRemoveFromEventList>
 8008422:	4603      	mov	r3, r0
 8008424:	2b00      	cmp	r3, #0
 8008426:	d013      	beq.n	8008450 <xQueueGenericSend+0x130>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8008428:	4b3f      	ldr	r3, [pc, #252]	; (8008528 <xQueueGenericSend+0x208>)
 800842a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800842e:	601a      	str	r2, [r3, #0]
 8008430:	f3bf 8f4f 	dsb	sy
 8008434:	f3bf 8f6f 	isb	sy
 8008438:	e00a      	b.n	8008450 <xQueueGenericSend+0x130>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800843a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800843c:	2b00      	cmp	r3, #0
 800843e:	d007      	beq.n	8008450 <xQueueGenericSend+0x130>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8008440:	4b39      	ldr	r3, [pc, #228]	; (8008528 <xQueueGenericSend+0x208>)
 8008442:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008446:	601a      	str	r2, [r3, #0]
 8008448:	f3bf 8f4f 	dsb	sy
 800844c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8008450:	f001 ffb8 	bl	800a3c4 <vPortExitCritical>
				return pdPASS;
 8008454:	2301      	movs	r3, #1
 8008456:	e063      	b.n	8008520 <xQueueGenericSend+0x200>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	2b00      	cmp	r3, #0
 800845c:	d103      	bne.n	8008466 <xQueueGenericSend+0x146>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800845e:	f001 ffb1 	bl	800a3c4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8008462:	2300      	movs	r3, #0
 8008464:	e05c      	b.n	8008520 <xQueueGenericSend+0x200>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008466:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008468:	2b00      	cmp	r3, #0
 800846a:	d106      	bne.n	800847a <xQueueGenericSend+0x15a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800846c:	f107 0314 	add.w	r3, r7, #20
 8008470:	4618      	mov	r0, r3
 8008472:	f001 f817 	bl	80094a4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008476:	2301      	movs	r3, #1
 8008478:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800847a:	f001 ffa3 	bl	800a3c4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800847e:	f000 fd85 	bl	8008f8c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008482:	f001 ff6b 	bl	800a35c <vPortEnterCritical>
 8008486:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008488:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800848c:	b25b      	sxtb	r3, r3
 800848e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008492:	d103      	bne.n	800849c <xQueueGenericSend+0x17c>
 8008494:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008496:	2200      	movs	r2, #0
 8008498:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800849c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800849e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80084a2:	b25b      	sxtb	r3, r3
 80084a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80084a8:	d103      	bne.n	80084b2 <xQueueGenericSend+0x192>
 80084aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80084ac:	2200      	movs	r2, #0
 80084ae:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80084b2:	f001 ff87 	bl	800a3c4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80084b6:	1d3a      	adds	r2, r7, #4
 80084b8:	f107 0314 	add.w	r3, r7, #20
 80084bc:	4611      	mov	r1, r2
 80084be:	4618      	mov	r0, r3
 80084c0:	f001 f806 	bl	80094d0 <xTaskCheckForTimeOut>
 80084c4:	4603      	mov	r3, r0
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	d124      	bne.n	8008514 <xQueueGenericSend+0x1f4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80084ca:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80084cc:	f000 faac 	bl	8008a28 <prvIsQueueFull>
 80084d0:	4603      	mov	r3, r0
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	d018      	beq.n	8008508 <xQueueGenericSend+0x1e8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80084d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80084d8:	3310      	adds	r3, #16
 80084da:	687a      	ldr	r2, [r7, #4]
 80084dc:	4611      	mov	r1, r2
 80084de:	4618      	mov	r0, r3
 80084e0:	f000 ff28 	bl	8009334 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80084e4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80084e6:	f000 fa37 	bl	8008958 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80084ea:	f000 fd5d 	bl	8008fa8 <xTaskResumeAll>
 80084ee:	4603      	mov	r3, r0
 80084f0:	2b00      	cmp	r3, #0
 80084f2:	f47f af7c 	bne.w	80083ee <xQueueGenericSend+0xce>
				{
					portYIELD_WITHIN_API();
 80084f6:	4b0c      	ldr	r3, [pc, #48]	; (8008528 <xQueueGenericSend+0x208>)
 80084f8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80084fc:	601a      	str	r2, [r3, #0]
 80084fe:	f3bf 8f4f 	dsb	sy
 8008502:	f3bf 8f6f 	isb	sy
 8008506:	e772      	b.n	80083ee <xQueueGenericSend+0xce>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8008508:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800850a:	f000 fa25 	bl	8008958 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800850e:	f000 fd4b 	bl	8008fa8 <xTaskResumeAll>
 8008512:	e76c      	b.n	80083ee <xQueueGenericSend+0xce>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8008514:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008516:	f000 fa1f 	bl	8008958 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800851a:	f000 fd45 	bl	8008fa8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800851e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8008520:	4618      	mov	r0, r3
 8008522:	3738      	adds	r7, #56	; 0x38
 8008524:	46bd      	mov	sp, r7
 8008526:	bd80      	pop	{r7, pc}
 8008528:	e000ed04 	.word	0xe000ed04

0800852c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800852c:	b580      	push	{r7, lr}
 800852e:	b08e      	sub	sp, #56	; 0x38
 8008530:	af00      	add	r7, sp, #0
 8008532:	60f8      	str	r0, [r7, #12]
 8008534:	60b9      	str	r1, [r7, #8]
 8008536:	607a      	str	r2, [r7, #4]
 8008538:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800853a:	68fb      	ldr	r3, [r7, #12]
 800853c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800853e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008540:	2b00      	cmp	r3, #0
 8008542:	d10c      	bne.n	800855e <xQueueGenericSendFromISR+0x32>
	__asm volatile
 8008544:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008548:	b672      	cpsid	i
 800854a:	f383 8811 	msr	BASEPRI, r3
 800854e:	f3bf 8f6f 	isb	sy
 8008552:	f3bf 8f4f 	dsb	sy
 8008556:	b662      	cpsie	i
 8008558:	627b      	str	r3, [r7, #36]	; 0x24
}
 800855a:	bf00      	nop
 800855c:	e7fe      	b.n	800855c <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800855e:	68bb      	ldr	r3, [r7, #8]
 8008560:	2b00      	cmp	r3, #0
 8008562:	d103      	bne.n	800856c <xQueueGenericSendFromISR+0x40>
 8008564:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008566:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008568:	2b00      	cmp	r3, #0
 800856a:	d101      	bne.n	8008570 <xQueueGenericSendFromISR+0x44>
 800856c:	2301      	movs	r3, #1
 800856e:	e000      	b.n	8008572 <xQueueGenericSendFromISR+0x46>
 8008570:	2300      	movs	r3, #0
 8008572:	2b00      	cmp	r3, #0
 8008574:	d10c      	bne.n	8008590 <xQueueGenericSendFromISR+0x64>
	__asm volatile
 8008576:	f04f 0350 	mov.w	r3, #80	; 0x50
 800857a:	b672      	cpsid	i
 800857c:	f383 8811 	msr	BASEPRI, r3
 8008580:	f3bf 8f6f 	isb	sy
 8008584:	f3bf 8f4f 	dsb	sy
 8008588:	b662      	cpsie	i
 800858a:	623b      	str	r3, [r7, #32]
}
 800858c:	bf00      	nop
 800858e:	e7fe      	b.n	800858e <xQueueGenericSendFromISR+0x62>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008590:	683b      	ldr	r3, [r7, #0]
 8008592:	2b02      	cmp	r3, #2
 8008594:	d103      	bne.n	800859e <xQueueGenericSendFromISR+0x72>
 8008596:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008598:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800859a:	2b01      	cmp	r3, #1
 800859c:	d101      	bne.n	80085a2 <xQueueGenericSendFromISR+0x76>
 800859e:	2301      	movs	r3, #1
 80085a0:	e000      	b.n	80085a4 <xQueueGenericSendFromISR+0x78>
 80085a2:	2300      	movs	r3, #0
 80085a4:	2b00      	cmp	r3, #0
 80085a6:	d10c      	bne.n	80085c2 <xQueueGenericSendFromISR+0x96>
	__asm volatile
 80085a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80085ac:	b672      	cpsid	i
 80085ae:	f383 8811 	msr	BASEPRI, r3
 80085b2:	f3bf 8f6f 	isb	sy
 80085b6:	f3bf 8f4f 	dsb	sy
 80085ba:	b662      	cpsie	i
 80085bc:	61fb      	str	r3, [r7, #28]
}
 80085be:	bf00      	nop
 80085c0:	e7fe      	b.n	80085c0 <xQueueGenericSendFromISR+0x94>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80085c2:	f001 ffb3 	bl	800a52c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80085c6:	f3ef 8211 	mrs	r2, BASEPRI
 80085ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80085ce:	b672      	cpsid	i
 80085d0:	f383 8811 	msr	BASEPRI, r3
 80085d4:	f3bf 8f6f 	isb	sy
 80085d8:	f3bf 8f4f 	dsb	sy
 80085dc:	b662      	cpsie	i
 80085de:	61ba      	str	r2, [r7, #24]
 80085e0:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80085e2:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80085e4:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80085e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80085e8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80085ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80085ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80085ee:	429a      	cmp	r2, r3
 80085f0:	d302      	bcc.n	80085f8 <xQueueGenericSendFromISR+0xcc>
 80085f2:	683b      	ldr	r3, [r7, #0]
 80085f4:	2b02      	cmp	r3, #2
 80085f6:	d12c      	bne.n	8008652 <xQueueGenericSendFromISR+0x126>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80085f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80085fa:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80085fe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008602:	683a      	ldr	r2, [r7, #0]
 8008604:	68b9      	ldr	r1, [r7, #8]
 8008606:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008608:	f000 f916 	bl	8008838 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800860c:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8008610:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008614:	d112      	bne.n	800863c <xQueueGenericSendFromISR+0x110>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008616:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008618:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800861a:	2b00      	cmp	r3, #0
 800861c:	d016      	beq.n	800864c <xQueueGenericSendFromISR+0x120>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800861e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008620:	3324      	adds	r3, #36	; 0x24
 8008622:	4618      	mov	r0, r3
 8008624:	f000 feda 	bl	80093dc <xTaskRemoveFromEventList>
 8008628:	4603      	mov	r3, r0
 800862a:	2b00      	cmp	r3, #0
 800862c:	d00e      	beq.n	800864c <xQueueGenericSendFromISR+0x120>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	2b00      	cmp	r3, #0
 8008632:	d00b      	beq.n	800864c <xQueueGenericSendFromISR+0x120>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	2201      	movs	r2, #1
 8008638:	601a      	str	r2, [r3, #0]
 800863a:	e007      	b.n	800864c <xQueueGenericSendFromISR+0x120>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800863c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8008640:	3301      	adds	r3, #1
 8008642:	b2db      	uxtb	r3, r3
 8008644:	b25a      	sxtb	r2, r3
 8008646:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008648:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800864c:	2301      	movs	r3, #1
 800864e:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8008650:	e001      	b.n	8008656 <xQueueGenericSendFromISR+0x12a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8008652:	2300      	movs	r3, #0
 8008654:	637b      	str	r3, [r7, #52]	; 0x34
 8008656:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008658:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800865a:	693b      	ldr	r3, [r7, #16]
 800865c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8008660:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008662:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8008664:	4618      	mov	r0, r3
 8008666:	3738      	adds	r7, #56	; 0x38
 8008668:	46bd      	mov	sp, r7
 800866a:	bd80      	pop	{r7, pc}

0800866c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800866c:	b580      	push	{r7, lr}
 800866e:	b08c      	sub	sp, #48	; 0x30
 8008670:	af00      	add	r7, sp, #0
 8008672:	60f8      	str	r0, [r7, #12]
 8008674:	60b9      	str	r1, [r7, #8]
 8008676:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8008678:	2300      	movs	r3, #0
 800867a:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8008680:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008682:	2b00      	cmp	r3, #0
 8008684:	d10c      	bne.n	80086a0 <xQueueReceive+0x34>
	__asm volatile
 8008686:	f04f 0350 	mov.w	r3, #80	; 0x50
 800868a:	b672      	cpsid	i
 800868c:	f383 8811 	msr	BASEPRI, r3
 8008690:	f3bf 8f6f 	isb	sy
 8008694:	f3bf 8f4f 	dsb	sy
 8008698:	b662      	cpsie	i
 800869a:	623b      	str	r3, [r7, #32]
}
 800869c:	bf00      	nop
 800869e:	e7fe      	b.n	800869e <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80086a0:	68bb      	ldr	r3, [r7, #8]
 80086a2:	2b00      	cmp	r3, #0
 80086a4:	d103      	bne.n	80086ae <xQueueReceive+0x42>
 80086a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80086aa:	2b00      	cmp	r3, #0
 80086ac:	d101      	bne.n	80086b2 <xQueueReceive+0x46>
 80086ae:	2301      	movs	r3, #1
 80086b0:	e000      	b.n	80086b4 <xQueueReceive+0x48>
 80086b2:	2300      	movs	r3, #0
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	d10c      	bne.n	80086d2 <xQueueReceive+0x66>
	__asm volatile
 80086b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80086bc:	b672      	cpsid	i
 80086be:	f383 8811 	msr	BASEPRI, r3
 80086c2:	f3bf 8f6f 	isb	sy
 80086c6:	f3bf 8f4f 	dsb	sy
 80086ca:	b662      	cpsie	i
 80086cc:	61fb      	str	r3, [r7, #28]
}
 80086ce:	bf00      	nop
 80086d0:	e7fe      	b.n	80086d0 <xQueueReceive+0x64>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80086d2:	f001 f847 	bl	8009764 <xTaskGetSchedulerState>
 80086d6:	4603      	mov	r3, r0
 80086d8:	2b00      	cmp	r3, #0
 80086da:	d102      	bne.n	80086e2 <xQueueReceive+0x76>
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	2b00      	cmp	r3, #0
 80086e0:	d101      	bne.n	80086e6 <xQueueReceive+0x7a>
 80086e2:	2301      	movs	r3, #1
 80086e4:	e000      	b.n	80086e8 <xQueueReceive+0x7c>
 80086e6:	2300      	movs	r3, #0
 80086e8:	2b00      	cmp	r3, #0
 80086ea:	d10c      	bne.n	8008706 <xQueueReceive+0x9a>
	__asm volatile
 80086ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80086f0:	b672      	cpsid	i
 80086f2:	f383 8811 	msr	BASEPRI, r3
 80086f6:	f3bf 8f6f 	isb	sy
 80086fa:	f3bf 8f4f 	dsb	sy
 80086fe:	b662      	cpsie	i
 8008700:	61bb      	str	r3, [r7, #24]
}
 8008702:	bf00      	nop
 8008704:	e7fe      	b.n	8008704 <xQueueReceive+0x98>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008706:	f001 fe29 	bl	800a35c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800870a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800870c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800870e:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008710:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008712:	2b00      	cmp	r3, #0
 8008714:	d01f      	beq.n	8008756 <xQueueReceive+0xea>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008716:	68b9      	ldr	r1, [r7, #8]
 8008718:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800871a:	f000 f8f7 	bl	800890c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800871e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008720:	1e5a      	subs	r2, r3, #1
 8008722:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008724:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008726:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008728:	691b      	ldr	r3, [r3, #16]
 800872a:	2b00      	cmp	r3, #0
 800872c:	d00f      	beq.n	800874e <xQueueReceive+0xe2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800872e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008730:	3310      	adds	r3, #16
 8008732:	4618      	mov	r0, r3
 8008734:	f000 fe52 	bl	80093dc <xTaskRemoveFromEventList>
 8008738:	4603      	mov	r3, r0
 800873a:	2b00      	cmp	r3, #0
 800873c:	d007      	beq.n	800874e <xQueueReceive+0xe2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800873e:	4b3d      	ldr	r3, [pc, #244]	; (8008834 <xQueueReceive+0x1c8>)
 8008740:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008744:	601a      	str	r2, [r3, #0]
 8008746:	f3bf 8f4f 	dsb	sy
 800874a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800874e:	f001 fe39 	bl	800a3c4 <vPortExitCritical>
				return pdPASS;
 8008752:	2301      	movs	r3, #1
 8008754:	e069      	b.n	800882a <xQueueReceive+0x1be>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	2b00      	cmp	r3, #0
 800875a:	d103      	bne.n	8008764 <xQueueReceive+0xf8>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800875c:	f001 fe32 	bl	800a3c4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8008760:	2300      	movs	r3, #0
 8008762:	e062      	b.n	800882a <xQueueReceive+0x1be>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008764:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008766:	2b00      	cmp	r3, #0
 8008768:	d106      	bne.n	8008778 <xQueueReceive+0x10c>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800876a:	f107 0310 	add.w	r3, r7, #16
 800876e:	4618      	mov	r0, r3
 8008770:	f000 fe98 	bl	80094a4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008774:	2301      	movs	r3, #1
 8008776:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008778:	f001 fe24 	bl	800a3c4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800877c:	f000 fc06 	bl	8008f8c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008780:	f001 fdec 	bl	800a35c <vPortEnterCritical>
 8008784:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008786:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800878a:	b25b      	sxtb	r3, r3
 800878c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008790:	d103      	bne.n	800879a <xQueueReceive+0x12e>
 8008792:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008794:	2200      	movs	r2, #0
 8008796:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800879a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800879c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80087a0:	b25b      	sxtb	r3, r3
 80087a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80087a6:	d103      	bne.n	80087b0 <xQueueReceive+0x144>
 80087a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80087aa:	2200      	movs	r2, #0
 80087ac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80087b0:	f001 fe08 	bl	800a3c4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80087b4:	1d3a      	adds	r2, r7, #4
 80087b6:	f107 0310 	add.w	r3, r7, #16
 80087ba:	4611      	mov	r1, r2
 80087bc:	4618      	mov	r0, r3
 80087be:	f000 fe87 	bl	80094d0 <xTaskCheckForTimeOut>
 80087c2:	4603      	mov	r3, r0
 80087c4:	2b00      	cmp	r3, #0
 80087c6:	d123      	bne.n	8008810 <xQueueReceive+0x1a4>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80087c8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80087ca:	f000 f917 	bl	80089fc <prvIsQueueEmpty>
 80087ce:	4603      	mov	r3, r0
 80087d0:	2b00      	cmp	r3, #0
 80087d2:	d017      	beq.n	8008804 <xQueueReceive+0x198>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80087d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80087d6:	3324      	adds	r3, #36	; 0x24
 80087d8:	687a      	ldr	r2, [r7, #4]
 80087da:	4611      	mov	r1, r2
 80087dc:	4618      	mov	r0, r3
 80087de:	f000 fda9 	bl	8009334 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80087e2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80087e4:	f000 f8b8 	bl	8008958 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80087e8:	f000 fbde 	bl	8008fa8 <xTaskResumeAll>
 80087ec:	4603      	mov	r3, r0
 80087ee:	2b00      	cmp	r3, #0
 80087f0:	d189      	bne.n	8008706 <xQueueReceive+0x9a>
				{
					portYIELD_WITHIN_API();
 80087f2:	4b10      	ldr	r3, [pc, #64]	; (8008834 <xQueueReceive+0x1c8>)
 80087f4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80087f8:	601a      	str	r2, [r3, #0]
 80087fa:	f3bf 8f4f 	dsb	sy
 80087fe:	f3bf 8f6f 	isb	sy
 8008802:	e780      	b.n	8008706 <xQueueReceive+0x9a>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8008804:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008806:	f000 f8a7 	bl	8008958 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800880a:	f000 fbcd 	bl	8008fa8 <xTaskResumeAll>
 800880e:	e77a      	b.n	8008706 <xQueueReceive+0x9a>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8008810:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008812:	f000 f8a1 	bl	8008958 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008816:	f000 fbc7 	bl	8008fa8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800881a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800881c:	f000 f8ee 	bl	80089fc <prvIsQueueEmpty>
 8008820:	4603      	mov	r3, r0
 8008822:	2b00      	cmp	r3, #0
 8008824:	f43f af6f 	beq.w	8008706 <xQueueReceive+0x9a>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8008828:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800882a:	4618      	mov	r0, r3
 800882c:	3730      	adds	r7, #48	; 0x30
 800882e:	46bd      	mov	sp, r7
 8008830:	bd80      	pop	{r7, pc}
 8008832:	bf00      	nop
 8008834:	e000ed04 	.word	0xe000ed04

08008838 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8008838:	b580      	push	{r7, lr}
 800883a:	b086      	sub	sp, #24
 800883c:	af00      	add	r7, sp, #0
 800883e:	60f8      	str	r0, [r7, #12]
 8008840:	60b9      	str	r1, [r7, #8]
 8008842:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8008844:	2300      	movs	r3, #0
 8008846:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008848:	68fb      	ldr	r3, [r7, #12]
 800884a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800884c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800884e:	68fb      	ldr	r3, [r7, #12]
 8008850:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008852:	2b00      	cmp	r3, #0
 8008854:	d10d      	bne.n	8008872 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008856:	68fb      	ldr	r3, [r7, #12]
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	2b00      	cmp	r3, #0
 800885c:	d14d      	bne.n	80088fa <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800885e:	68fb      	ldr	r3, [r7, #12]
 8008860:	689b      	ldr	r3, [r3, #8]
 8008862:	4618      	mov	r0, r3
 8008864:	f000 ff9c 	bl	80097a0 <xTaskPriorityDisinherit>
 8008868:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800886a:	68fb      	ldr	r3, [r7, #12]
 800886c:	2200      	movs	r2, #0
 800886e:	609a      	str	r2, [r3, #8]
 8008870:	e043      	b.n	80088fa <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	2b00      	cmp	r3, #0
 8008876:	d119      	bne.n	80088ac <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008878:	68fb      	ldr	r3, [r7, #12]
 800887a:	6858      	ldr	r0, [r3, #4]
 800887c:	68fb      	ldr	r3, [r7, #12]
 800887e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008880:	461a      	mov	r2, r3
 8008882:	68b9      	ldr	r1, [r7, #8]
 8008884:	f002 fa20 	bl	800acc8 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008888:	68fb      	ldr	r3, [r7, #12]
 800888a:	685a      	ldr	r2, [r3, #4]
 800888c:	68fb      	ldr	r3, [r7, #12]
 800888e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008890:	441a      	add	r2, r3
 8008892:	68fb      	ldr	r3, [r7, #12]
 8008894:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008896:	68fb      	ldr	r3, [r7, #12]
 8008898:	685a      	ldr	r2, [r3, #4]
 800889a:	68fb      	ldr	r3, [r7, #12]
 800889c:	689b      	ldr	r3, [r3, #8]
 800889e:	429a      	cmp	r2, r3
 80088a0:	d32b      	bcc.n	80088fa <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80088a2:	68fb      	ldr	r3, [r7, #12]
 80088a4:	681a      	ldr	r2, [r3, #0]
 80088a6:	68fb      	ldr	r3, [r7, #12]
 80088a8:	605a      	str	r2, [r3, #4]
 80088aa:	e026      	b.n	80088fa <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80088ac:	68fb      	ldr	r3, [r7, #12]
 80088ae:	68d8      	ldr	r0, [r3, #12]
 80088b0:	68fb      	ldr	r3, [r7, #12]
 80088b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80088b4:	461a      	mov	r2, r3
 80088b6:	68b9      	ldr	r1, [r7, #8]
 80088b8:	f002 fa06 	bl	800acc8 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80088bc:	68fb      	ldr	r3, [r7, #12]
 80088be:	68da      	ldr	r2, [r3, #12]
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80088c4:	425b      	negs	r3, r3
 80088c6:	441a      	add	r2, r3
 80088c8:	68fb      	ldr	r3, [r7, #12]
 80088ca:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80088cc:	68fb      	ldr	r3, [r7, #12]
 80088ce:	68da      	ldr	r2, [r3, #12]
 80088d0:	68fb      	ldr	r3, [r7, #12]
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	429a      	cmp	r2, r3
 80088d6:	d207      	bcs.n	80088e8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80088d8:	68fb      	ldr	r3, [r7, #12]
 80088da:	689a      	ldr	r2, [r3, #8]
 80088dc:	68fb      	ldr	r3, [r7, #12]
 80088de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80088e0:	425b      	negs	r3, r3
 80088e2:	441a      	add	r2, r3
 80088e4:	68fb      	ldr	r3, [r7, #12]
 80088e6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	2b02      	cmp	r3, #2
 80088ec:	d105      	bne.n	80088fa <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80088ee:	693b      	ldr	r3, [r7, #16]
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	d002      	beq.n	80088fa <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80088f4:	693b      	ldr	r3, [r7, #16]
 80088f6:	3b01      	subs	r3, #1
 80088f8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80088fa:	693b      	ldr	r3, [r7, #16]
 80088fc:	1c5a      	adds	r2, r3, #1
 80088fe:	68fb      	ldr	r3, [r7, #12]
 8008900:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8008902:	697b      	ldr	r3, [r7, #20]
}
 8008904:	4618      	mov	r0, r3
 8008906:	3718      	adds	r7, #24
 8008908:	46bd      	mov	sp, r7
 800890a:	bd80      	pop	{r7, pc}

0800890c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800890c:	b580      	push	{r7, lr}
 800890e:	b082      	sub	sp, #8
 8008910:	af00      	add	r7, sp, #0
 8008912:	6078      	str	r0, [r7, #4]
 8008914:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800891a:	2b00      	cmp	r3, #0
 800891c:	d018      	beq.n	8008950 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	68da      	ldr	r2, [r3, #12]
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008926:	441a      	add	r2, r3
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	68da      	ldr	r2, [r3, #12]
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	689b      	ldr	r3, [r3, #8]
 8008934:	429a      	cmp	r2, r3
 8008936:	d303      	bcc.n	8008940 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	681a      	ldr	r2, [r3, #0]
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	68d9      	ldr	r1, [r3, #12]
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008948:	461a      	mov	r2, r3
 800894a:	6838      	ldr	r0, [r7, #0]
 800894c:	f002 f9bc 	bl	800acc8 <memcpy>
	}
}
 8008950:	bf00      	nop
 8008952:	3708      	adds	r7, #8
 8008954:	46bd      	mov	sp, r7
 8008956:	bd80      	pop	{r7, pc}

08008958 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8008958:	b580      	push	{r7, lr}
 800895a:	b084      	sub	sp, #16
 800895c:	af00      	add	r7, sp, #0
 800895e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8008960:	f001 fcfc 	bl	800a35c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800896a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800896c:	e011      	b.n	8008992 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008972:	2b00      	cmp	r3, #0
 8008974:	d012      	beq.n	800899c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	3324      	adds	r3, #36	; 0x24
 800897a:	4618      	mov	r0, r3
 800897c:	f000 fd2e 	bl	80093dc <xTaskRemoveFromEventList>
 8008980:	4603      	mov	r3, r0
 8008982:	2b00      	cmp	r3, #0
 8008984:	d001      	beq.n	800898a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8008986:	f000 fe09 	bl	800959c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800898a:	7bfb      	ldrb	r3, [r7, #15]
 800898c:	3b01      	subs	r3, #1
 800898e:	b2db      	uxtb	r3, r3
 8008990:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008992:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008996:	2b00      	cmp	r3, #0
 8008998:	dce9      	bgt.n	800896e <prvUnlockQueue+0x16>
 800899a:	e000      	b.n	800899e <prvUnlockQueue+0x46>
					break;
 800899c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	22ff      	movs	r2, #255	; 0xff
 80089a2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80089a6:	f001 fd0d 	bl	800a3c4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80089aa:	f001 fcd7 	bl	800a35c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80089b4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80089b6:	e011      	b.n	80089dc <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	691b      	ldr	r3, [r3, #16]
 80089bc:	2b00      	cmp	r3, #0
 80089be:	d012      	beq.n	80089e6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	3310      	adds	r3, #16
 80089c4:	4618      	mov	r0, r3
 80089c6:	f000 fd09 	bl	80093dc <xTaskRemoveFromEventList>
 80089ca:	4603      	mov	r3, r0
 80089cc:	2b00      	cmp	r3, #0
 80089ce:	d001      	beq.n	80089d4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80089d0:	f000 fde4 	bl	800959c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80089d4:	7bbb      	ldrb	r3, [r7, #14]
 80089d6:	3b01      	subs	r3, #1
 80089d8:	b2db      	uxtb	r3, r3
 80089da:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80089dc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80089e0:	2b00      	cmp	r3, #0
 80089e2:	dce9      	bgt.n	80089b8 <prvUnlockQueue+0x60>
 80089e4:	e000      	b.n	80089e8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80089e6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	22ff      	movs	r2, #255	; 0xff
 80089ec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80089f0:	f001 fce8 	bl	800a3c4 <vPortExitCritical>
}
 80089f4:	bf00      	nop
 80089f6:	3710      	adds	r7, #16
 80089f8:	46bd      	mov	sp, r7
 80089fa:	bd80      	pop	{r7, pc}

080089fc <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80089fc:	b580      	push	{r7, lr}
 80089fe:	b084      	sub	sp, #16
 8008a00:	af00      	add	r7, sp, #0
 8008a02:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008a04:	f001 fcaa 	bl	800a35c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a0c:	2b00      	cmp	r3, #0
 8008a0e:	d102      	bne.n	8008a16 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8008a10:	2301      	movs	r3, #1
 8008a12:	60fb      	str	r3, [r7, #12]
 8008a14:	e001      	b.n	8008a1a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8008a16:	2300      	movs	r3, #0
 8008a18:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008a1a:	f001 fcd3 	bl	800a3c4 <vPortExitCritical>

	return xReturn;
 8008a1e:	68fb      	ldr	r3, [r7, #12]
}
 8008a20:	4618      	mov	r0, r3
 8008a22:	3710      	adds	r7, #16
 8008a24:	46bd      	mov	sp, r7
 8008a26:	bd80      	pop	{r7, pc}

08008a28 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8008a28:	b580      	push	{r7, lr}
 8008a2a:	b084      	sub	sp, #16
 8008a2c:	af00      	add	r7, sp, #0
 8008a2e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008a30:	f001 fc94 	bl	800a35c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008a3c:	429a      	cmp	r2, r3
 8008a3e:	d102      	bne.n	8008a46 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8008a40:	2301      	movs	r3, #1
 8008a42:	60fb      	str	r3, [r7, #12]
 8008a44:	e001      	b.n	8008a4a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8008a46:	2300      	movs	r3, #0
 8008a48:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008a4a:	f001 fcbb 	bl	800a3c4 <vPortExitCritical>

	return xReturn;
 8008a4e:	68fb      	ldr	r3, [r7, #12]
}
 8008a50:	4618      	mov	r0, r3
 8008a52:	3710      	adds	r7, #16
 8008a54:	46bd      	mov	sp, r7
 8008a56:	bd80      	pop	{r7, pc}

08008a58 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8008a58:	b480      	push	{r7}
 8008a5a:	b085      	sub	sp, #20
 8008a5c:	af00      	add	r7, sp, #0
 8008a5e:	6078      	str	r0, [r7, #4]
 8008a60:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008a62:	2300      	movs	r3, #0
 8008a64:	60fb      	str	r3, [r7, #12]
 8008a66:	e014      	b.n	8008a92 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8008a68:	4a0f      	ldr	r2, [pc, #60]	; (8008aa8 <vQueueAddToRegistry+0x50>)
 8008a6a:	68fb      	ldr	r3, [r7, #12]
 8008a6c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8008a70:	2b00      	cmp	r3, #0
 8008a72:	d10b      	bne.n	8008a8c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8008a74:	490c      	ldr	r1, [pc, #48]	; (8008aa8 <vQueueAddToRegistry+0x50>)
 8008a76:	68fb      	ldr	r3, [r7, #12]
 8008a78:	683a      	ldr	r2, [r7, #0]
 8008a7a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8008a7e:	4a0a      	ldr	r2, [pc, #40]	; (8008aa8 <vQueueAddToRegistry+0x50>)
 8008a80:	68fb      	ldr	r3, [r7, #12]
 8008a82:	00db      	lsls	r3, r3, #3
 8008a84:	4413      	add	r3, r2
 8008a86:	687a      	ldr	r2, [r7, #4]
 8008a88:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8008a8a:	e006      	b.n	8008a9a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008a8c:	68fb      	ldr	r3, [r7, #12]
 8008a8e:	3301      	adds	r3, #1
 8008a90:	60fb      	str	r3, [r7, #12]
 8008a92:	68fb      	ldr	r3, [r7, #12]
 8008a94:	2b07      	cmp	r3, #7
 8008a96:	d9e7      	bls.n	8008a68 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8008a98:	bf00      	nop
 8008a9a:	bf00      	nop
 8008a9c:	3714      	adds	r7, #20
 8008a9e:	46bd      	mov	sp, r7
 8008aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aa4:	4770      	bx	lr
 8008aa6:	bf00      	nop
 8008aa8:	20000f20 	.word	0x20000f20

08008aac <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008aac:	b580      	push	{r7, lr}
 8008aae:	b086      	sub	sp, #24
 8008ab0:	af00      	add	r7, sp, #0
 8008ab2:	60f8      	str	r0, [r7, #12]
 8008ab4:	60b9      	str	r1, [r7, #8]
 8008ab6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8008ab8:	68fb      	ldr	r3, [r7, #12]
 8008aba:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8008abc:	f001 fc4e 	bl	800a35c <vPortEnterCritical>
 8008ac0:	697b      	ldr	r3, [r7, #20]
 8008ac2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008ac6:	b25b      	sxtb	r3, r3
 8008ac8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008acc:	d103      	bne.n	8008ad6 <vQueueWaitForMessageRestricted+0x2a>
 8008ace:	697b      	ldr	r3, [r7, #20]
 8008ad0:	2200      	movs	r2, #0
 8008ad2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008ad6:	697b      	ldr	r3, [r7, #20]
 8008ad8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008adc:	b25b      	sxtb	r3, r3
 8008ade:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ae2:	d103      	bne.n	8008aec <vQueueWaitForMessageRestricted+0x40>
 8008ae4:	697b      	ldr	r3, [r7, #20]
 8008ae6:	2200      	movs	r2, #0
 8008ae8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008aec:	f001 fc6a 	bl	800a3c4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8008af0:	697b      	ldr	r3, [r7, #20]
 8008af2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008af4:	2b00      	cmp	r3, #0
 8008af6:	d106      	bne.n	8008b06 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8008af8:	697b      	ldr	r3, [r7, #20]
 8008afa:	3324      	adds	r3, #36	; 0x24
 8008afc:	687a      	ldr	r2, [r7, #4]
 8008afe:	68b9      	ldr	r1, [r7, #8]
 8008b00:	4618      	mov	r0, r3
 8008b02:	f000 fc3d 	bl	8009380 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8008b06:	6978      	ldr	r0, [r7, #20]
 8008b08:	f7ff ff26 	bl	8008958 <prvUnlockQueue>
	}
 8008b0c:	bf00      	nop
 8008b0e:	3718      	adds	r7, #24
 8008b10:	46bd      	mov	sp, r7
 8008b12:	bd80      	pop	{r7, pc}

08008b14 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8008b14:	b580      	push	{r7, lr}
 8008b16:	b08e      	sub	sp, #56	; 0x38
 8008b18:	af04      	add	r7, sp, #16
 8008b1a:	60f8      	str	r0, [r7, #12]
 8008b1c:	60b9      	str	r1, [r7, #8]
 8008b1e:	607a      	str	r2, [r7, #4]
 8008b20:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8008b22:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008b24:	2b00      	cmp	r3, #0
 8008b26:	d10c      	bne.n	8008b42 <xTaskCreateStatic+0x2e>
	__asm volatile
 8008b28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b2c:	b672      	cpsid	i
 8008b2e:	f383 8811 	msr	BASEPRI, r3
 8008b32:	f3bf 8f6f 	isb	sy
 8008b36:	f3bf 8f4f 	dsb	sy
 8008b3a:	b662      	cpsie	i
 8008b3c:	623b      	str	r3, [r7, #32]
}
 8008b3e:	bf00      	nop
 8008b40:	e7fe      	b.n	8008b40 <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 8008b42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b44:	2b00      	cmp	r3, #0
 8008b46:	d10c      	bne.n	8008b62 <xTaskCreateStatic+0x4e>
	__asm volatile
 8008b48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b4c:	b672      	cpsid	i
 8008b4e:	f383 8811 	msr	BASEPRI, r3
 8008b52:	f3bf 8f6f 	isb	sy
 8008b56:	f3bf 8f4f 	dsb	sy
 8008b5a:	b662      	cpsie	i
 8008b5c:	61fb      	str	r3, [r7, #28]
}
 8008b5e:	bf00      	nop
 8008b60:	e7fe      	b.n	8008b60 <xTaskCreateStatic+0x4c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8008b62:	2354      	movs	r3, #84	; 0x54
 8008b64:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8008b66:	693b      	ldr	r3, [r7, #16]
 8008b68:	2b54      	cmp	r3, #84	; 0x54
 8008b6a:	d00c      	beq.n	8008b86 <xTaskCreateStatic+0x72>
	__asm volatile
 8008b6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b70:	b672      	cpsid	i
 8008b72:	f383 8811 	msr	BASEPRI, r3
 8008b76:	f3bf 8f6f 	isb	sy
 8008b7a:	f3bf 8f4f 	dsb	sy
 8008b7e:	b662      	cpsie	i
 8008b80:	61bb      	str	r3, [r7, #24]
}
 8008b82:	bf00      	nop
 8008b84:	e7fe      	b.n	8008b84 <xTaskCreateStatic+0x70>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8008b86:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8008b88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b8a:	2b00      	cmp	r3, #0
 8008b8c:	d01e      	beq.n	8008bcc <xTaskCreateStatic+0xb8>
 8008b8e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008b90:	2b00      	cmp	r3, #0
 8008b92:	d01b      	beq.n	8008bcc <xTaskCreateStatic+0xb8>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008b94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b96:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8008b98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b9a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008b9c:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8008b9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ba0:	2202      	movs	r2, #2
 8008ba2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8008ba6:	2300      	movs	r3, #0
 8008ba8:	9303      	str	r3, [sp, #12]
 8008baa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bac:	9302      	str	r3, [sp, #8]
 8008bae:	f107 0314 	add.w	r3, r7, #20
 8008bb2:	9301      	str	r3, [sp, #4]
 8008bb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008bb6:	9300      	str	r3, [sp, #0]
 8008bb8:	683b      	ldr	r3, [r7, #0]
 8008bba:	687a      	ldr	r2, [r7, #4]
 8008bbc:	68b9      	ldr	r1, [r7, #8]
 8008bbe:	68f8      	ldr	r0, [r7, #12]
 8008bc0:	f000 f850 	bl	8008c64 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008bc4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8008bc6:	f000 f8d7 	bl	8008d78 <prvAddNewTaskToReadyList>
 8008bca:	e001      	b.n	8008bd0 <xTaskCreateStatic+0xbc>
		}
		else
		{
			xReturn = NULL;
 8008bcc:	2300      	movs	r3, #0
 8008bce:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8008bd0:	697b      	ldr	r3, [r7, #20]
	}
 8008bd2:	4618      	mov	r0, r3
 8008bd4:	3728      	adds	r7, #40	; 0x28
 8008bd6:	46bd      	mov	sp, r7
 8008bd8:	bd80      	pop	{r7, pc}

08008bda <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8008bda:	b580      	push	{r7, lr}
 8008bdc:	b08c      	sub	sp, #48	; 0x30
 8008bde:	af04      	add	r7, sp, #16
 8008be0:	60f8      	str	r0, [r7, #12]
 8008be2:	60b9      	str	r1, [r7, #8]
 8008be4:	603b      	str	r3, [r7, #0]
 8008be6:	4613      	mov	r3, r2
 8008be8:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8008bea:	88fb      	ldrh	r3, [r7, #6]
 8008bec:	009b      	lsls	r3, r3, #2
 8008bee:	4618      	mov	r0, r3
 8008bf0:	f001 fce0 	bl	800a5b4 <pvPortMalloc>
 8008bf4:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8008bf6:	697b      	ldr	r3, [r7, #20]
 8008bf8:	2b00      	cmp	r3, #0
 8008bfa:	d00e      	beq.n	8008c1a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8008bfc:	2054      	movs	r0, #84	; 0x54
 8008bfe:	f001 fcd9 	bl	800a5b4 <pvPortMalloc>
 8008c02:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8008c04:	69fb      	ldr	r3, [r7, #28]
 8008c06:	2b00      	cmp	r3, #0
 8008c08:	d003      	beq.n	8008c12 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8008c0a:	69fb      	ldr	r3, [r7, #28]
 8008c0c:	697a      	ldr	r2, [r7, #20]
 8008c0e:	631a      	str	r2, [r3, #48]	; 0x30
 8008c10:	e005      	b.n	8008c1e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8008c12:	6978      	ldr	r0, [r7, #20]
 8008c14:	f001 fd98 	bl	800a748 <vPortFree>
 8008c18:	e001      	b.n	8008c1e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8008c1a:	2300      	movs	r3, #0
 8008c1c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8008c1e:	69fb      	ldr	r3, [r7, #28]
 8008c20:	2b00      	cmp	r3, #0
 8008c22:	d017      	beq.n	8008c54 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8008c24:	69fb      	ldr	r3, [r7, #28]
 8008c26:	2200      	movs	r2, #0
 8008c28:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8008c2c:	88fa      	ldrh	r2, [r7, #6]
 8008c2e:	2300      	movs	r3, #0
 8008c30:	9303      	str	r3, [sp, #12]
 8008c32:	69fb      	ldr	r3, [r7, #28]
 8008c34:	9302      	str	r3, [sp, #8]
 8008c36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008c38:	9301      	str	r3, [sp, #4]
 8008c3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c3c:	9300      	str	r3, [sp, #0]
 8008c3e:	683b      	ldr	r3, [r7, #0]
 8008c40:	68b9      	ldr	r1, [r7, #8]
 8008c42:	68f8      	ldr	r0, [r7, #12]
 8008c44:	f000 f80e 	bl	8008c64 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008c48:	69f8      	ldr	r0, [r7, #28]
 8008c4a:	f000 f895 	bl	8008d78 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8008c4e:	2301      	movs	r3, #1
 8008c50:	61bb      	str	r3, [r7, #24]
 8008c52:	e002      	b.n	8008c5a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8008c54:	f04f 33ff 	mov.w	r3, #4294967295
 8008c58:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8008c5a:	69bb      	ldr	r3, [r7, #24]
	}
 8008c5c:	4618      	mov	r0, r3
 8008c5e:	3720      	adds	r7, #32
 8008c60:	46bd      	mov	sp, r7
 8008c62:	bd80      	pop	{r7, pc}

08008c64 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8008c64:	b580      	push	{r7, lr}
 8008c66:	b088      	sub	sp, #32
 8008c68:	af00      	add	r7, sp, #0
 8008c6a:	60f8      	str	r0, [r7, #12]
 8008c6c:	60b9      	str	r1, [r7, #8]
 8008c6e:	607a      	str	r2, [r7, #4]
 8008c70:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8008c72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c74:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008c76:	6879      	ldr	r1, [r7, #4]
 8008c78:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 8008c7c:	440b      	add	r3, r1
 8008c7e:	009b      	lsls	r3, r3, #2
 8008c80:	4413      	add	r3, r2
 8008c82:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8008c84:	69bb      	ldr	r3, [r7, #24]
 8008c86:	f023 0307 	bic.w	r3, r3, #7
 8008c8a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8008c8c:	69bb      	ldr	r3, [r7, #24]
 8008c8e:	f003 0307 	and.w	r3, r3, #7
 8008c92:	2b00      	cmp	r3, #0
 8008c94:	d00c      	beq.n	8008cb0 <prvInitialiseNewTask+0x4c>
	__asm volatile
 8008c96:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c9a:	b672      	cpsid	i
 8008c9c:	f383 8811 	msr	BASEPRI, r3
 8008ca0:	f3bf 8f6f 	isb	sy
 8008ca4:	f3bf 8f4f 	dsb	sy
 8008ca8:	b662      	cpsie	i
 8008caa:	617b      	str	r3, [r7, #20]
}
 8008cac:	bf00      	nop
 8008cae:	e7fe      	b.n	8008cae <prvInitialiseNewTask+0x4a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8008cb0:	68bb      	ldr	r3, [r7, #8]
 8008cb2:	2b00      	cmp	r3, #0
 8008cb4:	d01f      	beq.n	8008cf6 <prvInitialiseNewTask+0x92>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008cb6:	2300      	movs	r3, #0
 8008cb8:	61fb      	str	r3, [r7, #28]
 8008cba:	e012      	b.n	8008ce2 <prvInitialiseNewTask+0x7e>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8008cbc:	68ba      	ldr	r2, [r7, #8]
 8008cbe:	69fb      	ldr	r3, [r7, #28]
 8008cc0:	4413      	add	r3, r2
 8008cc2:	7819      	ldrb	r1, [r3, #0]
 8008cc4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008cc6:	69fb      	ldr	r3, [r7, #28]
 8008cc8:	4413      	add	r3, r2
 8008cca:	3334      	adds	r3, #52	; 0x34
 8008ccc:	460a      	mov	r2, r1
 8008cce:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8008cd0:	68ba      	ldr	r2, [r7, #8]
 8008cd2:	69fb      	ldr	r3, [r7, #28]
 8008cd4:	4413      	add	r3, r2
 8008cd6:	781b      	ldrb	r3, [r3, #0]
 8008cd8:	2b00      	cmp	r3, #0
 8008cda:	d006      	beq.n	8008cea <prvInitialiseNewTask+0x86>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008cdc:	69fb      	ldr	r3, [r7, #28]
 8008cde:	3301      	adds	r3, #1
 8008ce0:	61fb      	str	r3, [r7, #28]
 8008ce2:	69fb      	ldr	r3, [r7, #28]
 8008ce4:	2b0f      	cmp	r3, #15
 8008ce6:	d9e9      	bls.n	8008cbc <prvInitialiseNewTask+0x58>
 8008ce8:	e000      	b.n	8008cec <prvInitialiseNewTask+0x88>
			{
				break;
 8008cea:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8008cec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008cee:	2200      	movs	r2, #0
 8008cf0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008cf4:	e003      	b.n	8008cfe <prvInitialiseNewTask+0x9a>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8008cf6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008cf8:	2200      	movs	r2, #0
 8008cfa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8008cfe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d00:	2b06      	cmp	r3, #6
 8008d02:	d901      	bls.n	8008d08 <prvInitialiseNewTask+0xa4>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8008d04:	2306      	movs	r3, #6
 8008d06:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8008d08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d0a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008d0c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8008d0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d10:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008d12:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8008d14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d16:	2200      	movs	r2, #0
 8008d18:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8008d1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d1c:	3304      	adds	r3, #4
 8008d1e:	4618      	mov	r0, r3
 8008d20:	f7ff f95e 	bl	8007fe0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8008d24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d26:	3318      	adds	r3, #24
 8008d28:	4618      	mov	r0, r3
 8008d2a:	f7ff f959 	bl	8007fe0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8008d2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d30:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008d32:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008d34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d36:	f1c3 0207 	rsb	r2, r3, #7
 8008d3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d3c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8008d3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d40:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008d42:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8008d44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d46:	2200      	movs	r2, #0
 8008d48:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008d4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d4c:	2200      	movs	r2, #0
 8008d4e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008d52:	683a      	ldr	r2, [r7, #0]
 8008d54:	68f9      	ldr	r1, [r7, #12]
 8008d56:	69b8      	ldr	r0, [r7, #24]
 8008d58:	f001 f9f0 	bl	800a13c <pxPortInitialiseStack>
 8008d5c:	4602      	mov	r2, r0
 8008d5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d60:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8008d62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008d64:	2b00      	cmp	r3, #0
 8008d66:	d002      	beq.n	8008d6e <prvInitialiseNewTask+0x10a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8008d68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008d6a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008d6c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008d6e:	bf00      	nop
 8008d70:	3720      	adds	r7, #32
 8008d72:	46bd      	mov	sp, r7
 8008d74:	bd80      	pop	{r7, pc}
	...

08008d78 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8008d78:	b580      	push	{r7, lr}
 8008d7a:	b082      	sub	sp, #8
 8008d7c:	af00      	add	r7, sp, #0
 8008d7e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8008d80:	f001 faec 	bl	800a35c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8008d84:	4b2a      	ldr	r3, [pc, #168]	; (8008e30 <prvAddNewTaskToReadyList+0xb8>)
 8008d86:	681b      	ldr	r3, [r3, #0]
 8008d88:	3301      	adds	r3, #1
 8008d8a:	4a29      	ldr	r2, [pc, #164]	; (8008e30 <prvAddNewTaskToReadyList+0xb8>)
 8008d8c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8008d8e:	4b29      	ldr	r3, [pc, #164]	; (8008e34 <prvAddNewTaskToReadyList+0xbc>)
 8008d90:	681b      	ldr	r3, [r3, #0]
 8008d92:	2b00      	cmp	r3, #0
 8008d94:	d109      	bne.n	8008daa <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8008d96:	4a27      	ldr	r2, [pc, #156]	; (8008e34 <prvAddNewTaskToReadyList+0xbc>)
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8008d9c:	4b24      	ldr	r3, [pc, #144]	; (8008e30 <prvAddNewTaskToReadyList+0xb8>)
 8008d9e:	681b      	ldr	r3, [r3, #0]
 8008da0:	2b01      	cmp	r3, #1
 8008da2:	d110      	bne.n	8008dc6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8008da4:	f000 fc1e 	bl	80095e4 <prvInitialiseTaskLists>
 8008da8:	e00d      	b.n	8008dc6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8008daa:	4b23      	ldr	r3, [pc, #140]	; (8008e38 <prvAddNewTaskToReadyList+0xc0>)
 8008dac:	681b      	ldr	r3, [r3, #0]
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	d109      	bne.n	8008dc6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8008db2:	4b20      	ldr	r3, [pc, #128]	; (8008e34 <prvAddNewTaskToReadyList+0xbc>)
 8008db4:	681b      	ldr	r3, [r3, #0]
 8008db6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008dbc:	429a      	cmp	r2, r3
 8008dbe:	d802      	bhi.n	8008dc6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8008dc0:	4a1c      	ldr	r2, [pc, #112]	; (8008e34 <prvAddNewTaskToReadyList+0xbc>)
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8008dc6:	4b1d      	ldr	r3, [pc, #116]	; (8008e3c <prvAddNewTaskToReadyList+0xc4>)
 8008dc8:	681b      	ldr	r3, [r3, #0]
 8008dca:	3301      	adds	r3, #1
 8008dcc:	4a1b      	ldr	r2, [pc, #108]	; (8008e3c <prvAddNewTaskToReadyList+0xc4>)
 8008dce:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008dd4:	2201      	movs	r2, #1
 8008dd6:	409a      	lsls	r2, r3
 8008dd8:	4b19      	ldr	r3, [pc, #100]	; (8008e40 <prvAddNewTaskToReadyList+0xc8>)
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	4313      	orrs	r3, r2
 8008dde:	4a18      	ldr	r2, [pc, #96]	; (8008e40 <prvAddNewTaskToReadyList+0xc8>)
 8008de0:	6013      	str	r3, [r2, #0]
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008de6:	4613      	mov	r3, r2
 8008de8:	009b      	lsls	r3, r3, #2
 8008dea:	4413      	add	r3, r2
 8008dec:	009b      	lsls	r3, r3, #2
 8008dee:	4a15      	ldr	r2, [pc, #84]	; (8008e44 <prvAddNewTaskToReadyList+0xcc>)
 8008df0:	441a      	add	r2, r3
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	3304      	adds	r3, #4
 8008df6:	4619      	mov	r1, r3
 8008df8:	4610      	mov	r0, r2
 8008dfa:	f7ff f8fe 	bl	8007ffa <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8008dfe:	f001 fae1 	bl	800a3c4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8008e02:	4b0d      	ldr	r3, [pc, #52]	; (8008e38 <prvAddNewTaskToReadyList+0xc0>)
 8008e04:	681b      	ldr	r3, [r3, #0]
 8008e06:	2b00      	cmp	r3, #0
 8008e08:	d00e      	beq.n	8008e28 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008e0a:	4b0a      	ldr	r3, [pc, #40]	; (8008e34 <prvAddNewTaskToReadyList+0xbc>)
 8008e0c:	681b      	ldr	r3, [r3, #0]
 8008e0e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008e14:	429a      	cmp	r2, r3
 8008e16:	d207      	bcs.n	8008e28 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8008e18:	4b0b      	ldr	r3, [pc, #44]	; (8008e48 <prvAddNewTaskToReadyList+0xd0>)
 8008e1a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008e1e:	601a      	str	r2, [r3, #0]
 8008e20:	f3bf 8f4f 	dsb	sy
 8008e24:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008e28:	bf00      	nop
 8008e2a:	3708      	adds	r7, #8
 8008e2c:	46bd      	mov	sp, r7
 8008e2e:	bd80      	pop	{r7, pc}
 8008e30:	20001060 	.word	0x20001060
 8008e34:	20000f60 	.word	0x20000f60
 8008e38:	2000106c 	.word	0x2000106c
 8008e3c:	2000107c 	.word	0x2000107c
 8008e40:	20001068 	.word	0x20001068
 8008e44:	20000f64 	.word	0x20000f64
 8008e48:	e000ed04 	.word	0xe000ed04

08008e4c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8008e4c:	b580      	push	{r7, lr}
 8008e4e:	b084      	sub	sp, #16
 8008e50:	af00      	add	r7, sp, #0
 8008e52:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8008e54:	2300      	movs	r3, #0
 8008e56:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	2b00      	cmp	r3, #0
 8008e5c:	d019      	beq.n	8008e92 <vTaskDelay+0x46>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8008e5e:	4b14      	ldr	r3, [pc, #80]	; (8008eb0 <vTaskDelay+0x64>)
 8008e60:	681b      	ldr	r3, [r3, #0]
 8008e62:	2b00      	cmp	r3, #0
 8008e64:	d00c      	beq.n	8008e80 <vTaskDelay+0x34>
	__asm volatile
 8008e66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e6a:	b672      	cpsid	i
 8008e6c:	f383 8811 	msr	BASEPRI, r3
 8008e70:	f3bf 8f6f 	isb	sy
 8008e74:	f3bf 8f4f 	dsb	sy
 8008e78:	b662      	cpsie	i
 8008e7a:	60bb      	str	r3, [r7, #8]
}
 8008e7c:	bf00      	nop
 8008e7e:	e7fe      	b.n	8008e7e <vTaskDelay+0x32>
			vTaskSuspendAll();
 8008e80:	f000 f884 	bl	8008f8c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8008e84:	2100      	movs	r1, #0
 8008e86:	6878      	ldr	r0, [r7, #4]
 8008e88:	f000 fd14 	bl	80098b4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8008e8c:	f000 f88c 	bl	8008fa8 <xTaskResumeAll>
 8008e90:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8008e92:	68fb      	ldr	r3, [r7, #12]
 8008e94:	2b00      	cmp	r3, #0
 8008e96:	d107      	bne.n	8008ea8 <vTaskDelay+0x5c>
		{
			portYIELD_WITHIN_API();
 8008e98:	4b06      	ldr	r3, [pc, #24]	; (8008eb4 <vTaskDelay+0x68>)
 8008e9a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008e9e:	601a      	str	r2, [r3, #0]
 8008ea0:	f3bf 8f4f 	dsb	sy
 8008ea4:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008ea8:	bf00      	nop
 8008eaa:	3710      	adds	r7, #16
 8008eac:	46bd      	mov	sp, r7
 8008eae:	bd80      	pop	{r7, pc}
 8008eb0:	20001088 	.word	0x20001088
 8008eb4:	e000ed04 	.word	0xe000ed04

08008eb8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008eb8:	b580      	push	{r7, lr}
 8008eba:	b08a      	sub	sp, #40	; 0x28
 8008ebc:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8008ebe:	2300      	movs	r3, #0
 8008ec0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8008ec2:	2300      	movs	r3, #0
 8008ec4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8008ec6:	463a      	mov	r2, r7
 8008ec8:	1d39      	adds	r1, r7, #4
 8008eca:	f107 0308 	add.w	r3, r7, #8
 8008ece:	4618      	mov	r0, r3
 8008ed0:	f7f8 fa52 	bl	8001378 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8008ed4:	6839      	ldr	r1, [r7, #0]
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	68ba      	ldr	r2, [r7, #8]
 8008eda:	9202      	str	r2, [sp, #8]
 8008edc:	9301      	str	r3, [sp, #4]
 8008ede:	2300      	movs	r3, #0
 8008ee0:	9300      	str	r3, [sp, #0]
 8008ee2:	2300      	movs	r3, #0
 8008ee4:	460a      	mov	r2, r1
 8008ee6:	4923      	ldr	r1, [pc, #140]	; (8008f74 <vTaskStartScheduler+0xbc>)
 8008ee8:	4823      	ldr	r0, [pc, #140]	; (8008f78 <vTaskStartScheduler+0xc0>)
 8008eea:	f7ff fe13 	bl	8008b14 <xTaskCreateStatic>
 8008eee:	4603      	mov	r3, r0
 8008ef0:	4a22      	ldr	r2, [pc, #136]	; (8008f7c <vTaskStartScheduler+0xc4>)
 8008ef2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8008ef4:	4b21      	ldr	r3, [pc, #132]	; (8008f7c <vTaskStartScheduler+0xc4>)
 8008ef6:	681b      	ldr	r3, [r3, #0]
 8008ef8:	2b00      	cmp	r3, #0
 8008efa:	d002      	beq.n	8008f02 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8008efc:	2301      	movs	r3, #1
 8008efe:	617b      	str	r3, [r7, #20]
 8008f00:	e001      	b.n	8008f06 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8008f02:	2300      	movs	r3, #0
 8008f04:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8008f06:	697b      	ldr	r3, [r7, #20]
 8008f08:	2b01      	cmp	r3, #1
 8008f0a:	d102      	bne.n	8008f12 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8008f0c:	f000 fd38 	bl	8009980 <xTimerCreateTimerTask>
 8008f10:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8008f12:	697b      	ldr	r3, [r7, #20]
 8008f14:	2b01      	cmp	r3, #1
 8008f16:	d118      	bne.n	8008f4a <vTaskStartScheduler+0x92>
	__asm volatile
 8008f18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f1c:	b672      	cpsid	i
 8008f1e:	f383 8811 	msr	BASEPRI, r3
 8008f22:	f3bf 8f6f 	isb	sy
 8008f26:	f3bf 8f4f 	dsb	sy
 8008f2a:	b662      	cpsie	i
 8008f2c:	613b      	str	r3, [r7, #16]
}
 8008f2e:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8008f30:	4b13      	ldr	r3, [pc, #76]	; (8008f80 <vTaskStartScheduler+0xc8>)
 8008f32:	f04f 32ff 	mov.w	r2, #4294967295
 8008f36:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8008f38:	4b12      	ldr	r3, [pc, #72]	; (8008f84 <vTaskStartScheduler+0xcc>)
 8008f3a:	2201      	movs	r2, #1
 8008f3c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8008f3e:	4b12      	ldr	r3, [pc, #72]	; (8008f88 <vTaskStartScheduler+0xd0>)
 8008f40:	2200      	movs	r2, #0
 8008f42:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8008f44:	f001 f98c 	bl	800a260 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8008f48:	e010      	b.n	8008f6c <vTaskStartScheduler+0xb4>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008f4a:	697b      	ldr	r3, [r7, #20]
 8008f4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008f50:	d10c      	bne.n	8008f6c <vTaskStartScheduler+0xb4>
	__asm volatile
 8008f52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f56:	b672      	cpsid	i
 8008f58:	f383 8811 	msr	BASEPRI, r3
 8008f5c:	f3bf 8f6f 	isb	sy
 8008f60:	f3bf 8f4f 	dsb	sy
 8008f64:	b662      	cpsie	i
 8008f66:	60fb      	str	r3, [r7, #12]
}
 8008f68:	bf00      	nop
 8008f6a:	e7fe      	b.n	8008f6a <vTaskStartScheduler+0xb2>
}
 8008f6c:	bf00      	nop
 8008f6e:	3718      	adds	r7, #24
 8008f70:	46bd      	mov	sp, r7
 8008f72:	bd80      	pop	{r7, pc}
 8008f74:	0800f440 	.word	0x0800f440
 8008f78:	080095b5 	.word	0x080095b5
 8008f7c:	20001084 	.word	0x20001084
 8008f80:	20001080 	.word	0x20001080
 8008f84:	2000106c 	.word	0x2000106c
 8008f88:	20001064 	.word	0x20001064

08008f8c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008f8c:	b480      	push	{r7}
 8008f8e:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8008f90:	4b04      	ldr	r3, [pc, #16]	; (8008fa4 <vTaskSuspendAll+0x18>)
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	3301      	adds	r3, #1
 8008f96:	4a03      	ldr	r2, [pc, #12]	; (8008fa4 <vTaskSuspendAll+0x18>)
 8008f98:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8008f9a:	bf00      	nop
 8008f9c:	46bd      	mov	sp, r7
 8008f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fa2:	4770      	bx	lr
 8008fa4:	20001088 	.word	0x20001088

08008fa8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008fa8:	b580      	push	{r7, lr}
 8008faa:	b084      	sub	sp, #16
 8008fac:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8008fae:	2300      	movs	r3, #0
 8008fb0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8008fb2:	2300      	movs	r3, #0
 8008fb4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8008fb6:	4b42      	ldr	r3, [pc, #264]	; (80090c0 <xTaskResumeAll+0x118>)
 8008fb8:	681b      	ldr	r3, [r3, #0]
 8008fba:	2b00      	cmp	r3, #0
 8008fbc:	d10c      	bne.n	8008fd8 <xTaskResumeAll+0x30>
	__asm volatile
 8008fbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008fc2:	b672      	cpsid	i
 8008fc4:	f383 8811 	msr	BASEPRI, r3
 8008fc8:	f3bf 8f6f 	isb	sy
 8008fcc:	f3bf 8f4f 	dsb	sy
 8008fd0:	b662      	cpsie	i
 8008fd2:	603b      	str	r3, [r7, #0]
}
 8008fd4:	bf00      	nop
 8008fd6:	e7fe      	b.n	8008fd6 <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8008fd8:	f001 f9c0 	bl	800a35c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8008fdc:	4b38      	ldr	r3, [pc, #224]	; (80090c0 <xTaskResumeAll+0x118>)
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	3b01      	subs	r3, #1
 8008fe2:	4a37      	ldr	r2, [pc, #220]	; (80090c0 <xTaskResumeAll+0x118>)
 8008fe4:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008fe6:	4b36      	ldr	r3, [pc, #216]	; (80090c0 <xTaskResumeAll+0x118>)
 8008fe8:	681b      	ldr	r3, [r3, #0]
 8008fea:	2b00      	cmp	r3, #0
 8008fec:	d161      	bne.n	80090b2 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8008fee:	4b35      	ldr	r3, [pc, #212]	; (80090c4 <xTaskResumeAll+0x11c>)
 8008ff0:	681b      	ldr	r3, [r3, #0]
 8008ff2:	2b00      	cmp	r3, #0
 8008ff4:	d05d      	beq.n	80090b2 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008ff6:	e02e      	b.n	8009056 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008ff8:	4b33      	ldr	r3, [pc, #204]	; (80090c8 <xTaskResumeAll+0x120>)
 8008ffa:	68db      	ldr	r3, [r3, #12]
 8008ffc:	68db      	ldr	r3, [r3, #12]
 8008ffe:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009000:	68fb      	ldr	r3, [r7, #12]
 8009002:	3318      	adds	r3, #24
 8009004:	4618      	mov	r0, r3
 8009006:	f7ff f855 	bl	80080b4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800900a:	68fb      	ldr	r3, [r7, #12]
 800900c:	3304      	adds	r3, #4
 800900e:	4618      	mov	r0, r3
 8009010:	f7ff f850 	bl	80080b4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009014:	68fb      	ldr	r3, [r7, #12]
 8009016:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009018:	2201      	movs	r2, #1
 800901a:	409a      	lsls	r2, r3
 800901c:	4b2b      	ldr	r3, [pc, #172]	; (80090cc <xTaskResumeAll+0x124>)
 800901e:	681b      	ldr	r3, [r3, #0]
 8009020:	4313      	orrs	r3, r2
 8009022:	4a2a      	ldr	r2, [pc, #168]	; (80090cc <xTaskResumeAll+0x124>)
 8009024:	6013      	str	r3, [r2, #0]
 8009026:	68fb      	ldr	r3, [r7, #12]
 8009028:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800902a:	4613      	mov	r3, r2
 800902c:	009b      	lsls	r3, r3, #2
 800902e:	4413      	add	r3, r2
 8009030:	009b      	lsls	r3, r3, #2
 8009032:	4a27      	ldr	r2, [pc, #156]	; (80090d0 <xTaskResumeAll+0x128>)
 8009034:	441a      	add	r2, r3
 8009036:	68fb      	ldr	r3, [r7, #12]
 8009038:	3304      	adds	r3, #4
 800903a:	4619      	mov	r1, r3
 800903c:	4610      	mov	r0, r2
 800903e:	f7fe ffdc 	bl	8007ffa <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009042:	68fb      	ldr	r3, [r7, #12]
 8009044:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009046:	4b23      	ldr	r3, [pc, #140]	; (80090d4 <xTaskResumeAll+0x12c>)
 8009048:	681b      	ldr	r3, [r3, #0]
 800904a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800904c:	429a      	cmp	r2, r3
 800904e:	d302      	bcc.n	8009056 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8009050:	4b21      	ldr	r3, [pc, #132]	; (80090d8 <xTaskResumeAll+0x130>)
 8009052:	2201      	movs	r2, #1
 8009054:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009056:	4b1c      	ldr	r3, [pc, #112]	; (80090c8 <xTaskResumeAll+0x120>)
 8009058:	681b      	ldr	r3, [r3, #0]
 800905a:	2b00      	cmp	r3, #0
 800905c:	d1cc      	bne.n	8008ff8 <xTaskResumeAll+0x50>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800905e:	68fb      	ldr	r3, [r7, #12]
 8009060:	2b00      	cmp	r3, #0
 8009062:	d001      	beq.n	8009068 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8009064:	f000 fb5e 	bl	8009724 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8009068:	4b1c      	ldr	r3, [pc, #112]	; (80090dc <xTaskResumeAll+0x134>)
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	2b00      	cmp	r3, #0
 8009072:	d010      	beq.n	8009096 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8009074:	f000 f846 	bl	8009104 <xTaskIncrementTick>
 8009078:	4603      	mov	r3, r0
 800907a:	2b00      	cmp	r3, #0
 800907c:	d002      	beq.n	8009084 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800907e:	4b16      	ldr	r3, [pc, #88]	; (80090d8 <xTaskResumeAll+0x130>)
 8009080:	2201      	movs	r2, #1
 8009082:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	3b01      	subs	r3, #1
 8009088:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	2b00      	cmp	r3, #0
 800908e:	d1f1      	bne.n	8009074 <xTaskResumeAll+0xcc>

						uxPendedTicks = 0;
 8009090:	4b12      	ldr	r3, [pc, #72]	; (80090dc <xTaskResumeAll+0x134>)
 8009092:	2200      	movs	r2, #0
 8009094:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8009096:	4b10      	ldr	r3, [pc, #64]	; (80090d8 <xTaskResumeAll+0x130>)
 8009098:	681b      	ldr	r3, [r3, #0]
 800909a:	2b00      	cmp	r3, #0
 800909c:	d009      	beq.n	80090b2 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800909e:	2301      	movs	r3, #1
 80090a0:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80090a2:	4b0f      	ldr	r3, [pc, #60]	; (80090e0 <xTaskResumeAll+0x138>)
 80090a4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80090a8:	601a      	str	r2, [r3, #0]
 80090aa:	f3bf 8f4f 	dsb	sy
 80090ae:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80090b2:	f001 f987 	bl	800a3c4 <vPortExitCritical>

	return xAlreadyYielded;
 80090b6:	68bb      	ldr	r3, [r7, #8]
}
 80090b8:	4618      	mov	r0, r3
 80090ba:	3710      	adds	r7, #16
 80090bc:	46bd      	mov	sp, r7
 80090be:	bd80      	pop	{r7, pc}
 80090c0:	20001088 	.word	0x20001088
 80090c4:	20001060 	.word	0x20001060
 80090c8:	20001020 	.word	0x20001020
 80090cc:	20001068 	.word	0x20001068
 80090d0:	20000f64 	.word	0x20000f64
 80090d4:	20000f60 	.word	0x20000f60
 80090d8:	20001074 	.word	0x20001074
 80090dc:	20001070 	.word	0x20001070
 80090e0:	e000ed04 	.word	0xe000ed04

080090e4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80090e4:	b480      	push	{r7}
 80090e6:	b083      	sub	sp, #12
 80090e8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80090ea:	4b05      	ldr	r3, [pc, #20]	; (8009100 <xTaskGetTickCount+0x1c>)
 80090ec:	681b      	ldr	r3, [r3, #0]
 80090ee:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80090f0:	687b      	ldr	r3, [r7, #4]
}
 80090f2:	4618      	mov	r0, r3
 80090f4:	370c      	adds	r7, #12
 80090f6:	46bd      	mov	sp, r7
 80090f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090fc:	4770      	bx	lr
 80090fe:	bf00      	nop
 8009100:	20001064 	.word	0x20001064

08009104 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8009104:	b580      	push	{r7, lr}
 8009106:	b086      	sub	sp, #24
 8009108:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800910a:	2300      	movs	r3, #0
 800910c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800910e:	4b4f      	ldr	r3, [pc, #316]	; (800924c <xTaskIncrementTick+0x148>)
 8009110:	681b      	ldr	r3, [r3, #0]
 8009112:	2b00      	cmp	r3, #0
 8009114:	f040 808a 	bne.w	800922c <xTaskIncrementTick+0x128>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8009118:	4b4d      	ldr	r3, [pc, #308]	; (8009250 <xTaskIncrementTick+0x14c>)
 800911a:	681b      	ldr	r3, [r3, #0]
 800911c:	3301      	adds	r3, #1
 800911e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8009120:	4a4b      	ldr	r2, [pc, #300]	; (8009250 <xTaskIncrementTick+0x14c>)
 8009122:	693b      	ldr	r3, [r7, #16]
 8009124:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8009126:	693b      	ldr	r3, [r7, #16]
 8009128:	2b00      	cmp	r3, #0
 800912a:	d122      	bne.n	8009172 <xTaskIncrementTick+0x6e>
		{
			taskSWITCH_DELAYED_LISTS();
 800912c:	4b49      	ldr	r3, [pc, #292]	; (8009254 <xTaskIncrementTick+0x150>)
 800912e:	681b      	ldr	r3, [r3, #0]
 8009130:	681b      	ldr	r3, [r3, #0]
 8009132:	2b00      	cmp	r3, #0
 8009134:	d00c      	beq.n	8009150 <xTaskIncrementTick+0x4c>
	__asm volatile
 8009136:	f04f 0350 	mov.w	r3, #80	; 0x50
 800913a:	b672      	cpsid	i
 800913c:	f383 8811 	msr	BASEPRI, r3
 8009140:	f3bf 8f6f 	isb	sy
 8009144:	f3bf 8f4f 	dsb	sy
 8009148:	b662      	cpsie	i
 800914a:	603b      	str	r3, [r7, #0]
}
 800914c:	bf00      	nop
 800914e:	e7fe      	b.n	800914e <xTaskIncrementTick+0x4a>
 8009150:	4b40      	ldr	r3, [pc, #256]	; (8009254 <xTaskIncrementTick+0x150>)
 8009152:	681b      	ldr	r3, [r3, #0]
 8009154:	60fb      	str	r3, [r7, #12]
 8009156:	4b40      	ldr	r3, [pc, #256]	; (8009258 <xTaskIncrementTick+0x154>)
 8009158:	681b      	ldr	r3, [r3, #0]
 800915a:	4a3e      	ldr	r2, [pc, #248]	; (8009254 <xTaskIncrementTick+0x150>)
 800915c:	6013      	str	r3, [r2, #0]
 800915e:	4a3e      	ldr	r2, [pc, #248]	; (8009258 <xTaskIncrementTick+0x154>)
 8009160:	68fb      	ldr	r3, [r7, #12]
 8009162:	6013      	str	r3, [r2, #0]
 8009164:	4b3d      	ldr	r3, [pc, #244]	; (800925c <xTaskIncrementTick+0x158>)
 8009166:	681b      	ldr	r3, [r3, #0]
 8009168:	3301      	adds	r3, #1
 800916a:	4a3c      	ldr	r2, [pc, #240]	; (800925c <xTaskIncrementTick+0x158>)
 800916c:	6013      	str	r3, [r2, #0]
 800916e:	f000 fad9 	bl	8009724 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8009172:	4b3b      	ldr	r3, [pc, #236]	; (8009260 <xTaskIncrementTick+0x15c>)
 8009174:	681b      	ldr	r3, [r3, #0]
 8009176:	693a      	ldr	r2, [r7, #16]
 8009178:	429a      	cmp	r2, r3
 800917a:	d348      	bcc.n	800920e <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800917c:	4b35      	ldr	r3, [pc, #212]	; (8009254 <xTaskIncrementTick+0x150>)
 800917e:	681b      	ldr	r3, [r3, #0]
 8009180:	681b      	ldr	r3, [r3, #0]
 8009182:	2b00      	cmp	r3, #0
 8009184:	d104      	bne.n	8009190 <xTaskIncrementTick+0x8c>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009186:	4b36      	ldr	r3, [pc, #216]	; (8009260 <xTaskIncrementTick+0x15c>)
 8009188:	f04f 32ff 	mov.w	r2, #4294967295
 800918c:	601a      	str	r2, [r3, #0]
					break;
 800918e:	e03e      	b.n	800920e <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009190:	4b30      	ldr	r3, [pc, #192]	; (8009254 <xTaskIncrementTick+0x150>)
 8009192:	681b      	ldr	r3, [r3, #0]
 8009194:	68db      	ldr	r3, [r3, #12]
 8009196:	68db      	ldr	r3, [r3, #12]
 8009198:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800919a:	68bb      	ldr	r3, [r7, #8]
 800919c:	685b      	ldr	r3, [r3, #4]
 800919e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80091a0:	693a      	ldr	r2, [r7, #16]
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	429a      	cmp	r2, r3
 80091a6:	d203      	bcs.n	80091b0 <xTaskIncrementTick+0xac>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80091a8:	4a2d      	ldr	r2, [pc, #180]	; (8009260 <xTaskIncrementTick+0x15c>)
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80091ae:	e02e      	b.n	800920e <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80091b0:	68bb      	ldr	r3, [r7, #8]
 80091b2:	3304      	adds	r3, #4
 80091b4:	4618      	mov	r0, r3
 80091b6:	f7fe ff7d 	bl	80080b4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80091ba:	68bb      	ldr	r3, [r7, #8]
 80091bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80091be:	2b00      	cmp	r3, #0
 80091c0:	d004      	beq.n	80091cc <xTaskIncrementTick+0xc8>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80091c2:	68bb      	ldr	r3, [r7, #8]
 80091c4:	3318      	adds	r3, #24
 80091c6:	4618      	mov	r0, r3
 80091c8:	f7fe ff74 	bl	80080b4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80091cc:	68bb      	ldr	r3, [r7, #8]
 80091ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80091d0:	2201      	movs	r2, #1
 80091d2:	409a      	lsls	r2, r3
 80091d4:	4b23      	ldr	r3, [pc, #140]	; (8009264 <xTaskIncrementTick+0x160>)
 80091d6:	681b      	ldr	r3, [r3, #0]
 80091d8:	4313      	orrs	r3, r2
 80091da:	4a22      	ldr	r2, [pc, #136]	; (8009264 <xTaskIncrementTick+0x160>)
 80091dc:	6013      	str	r3, [r2, #0]
 80091de:	68bb      	ldr	r3, [r7, #8]
 80091e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80091e2:	4613      	mov	r3, r2
 80091e4:	009b      	lsls	r3, r3, #2
 80091e6:	4413      	add	r3, r2
 80091e8:	009b      	lsls	r3, r3, #2
 80091ea:	4a1f      	ldr	r2, [pc, #124]	; (8009268 <xTaskIncrementTick+0x164>)
 80091ec:	441a      	add	r2, r3
 80091ee:	68bb      	ldr	r3, [r7, #8]
 80091f0:	3304      	adds	r3, #4
 80091f2:	4619      	mov	r1, r3
 80091f4:	4610      	mov	r0, r2
 80091f6:	f7fe ff00 	bl	8007ffa <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80091fa:	68bb      	ldr	r3, [r7, #8]
 80091fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80091fe:	4b1b      	ldr	r3, [pc, #108]	; (800926c <xTaskIncrementTick+0x168>)
 8009200:	681b      	ldr	r3, [r3, #0]
 8009202:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009204:	429a      	cmp	r2, r3
 8009206:	d3b9      	bcc.n	800917c <xTaskIncrementTick+0x78>
						{
							xSwitchRequired = pdTRUE;
 8009208:	2301      	movs	r3, #1
 800920a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800920c:	e7b6      	b.n	800917c <xTaskIncrementTick+0x78>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800920e:	4b17      	ldr	r3, [pc, #92]	; (800926c <xTaskIncrementTick+0x168>)
 8009210:	681b      	ldr	r3, [r3, #0]
 8009212:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009214:	4914      	ldr	r1, [pc, #80]	; (8009268 <xTaskIncrementTick+0x164>)
 8009216:	4613      	mov	r3, r2
 8009218:	009b      	lsls	r3, r3, #2
 800921a:	4413      	add	r3, r2
 800921c:	009b      	lsls	r3, r3, #2
 800921e:	440b      	add	r3, r1
 8009220:	681b      	ldr	r3, [r3, #0]
 8009222:	2b01      	cmp	r3, #1
 8009224:	d907      	bls.n	8009236 <xTaskIncrementTick+0x132>
			{
				xSwitchRequired = pdTRUE;
 8009226:	2301      	movs	r3, #1
 8009228:	617b      	str	r3, [r7, #20]
 800922a:	e004      	b.n	8009236 <xTaskIncrementTick+0x132>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800922c:	4b10      	ldr	r3, [pc, #64]	; (8009270 <xTaskIncrementTick+0x16c>)
 800922e:	681b      	ldr	r3, [r3, #0]
 8009230:	3301      	adds	r3, #1
 8009232:	4a0f      	ldr	r2, [pc, #60]	; (8009270 <xTaskIncrementTick+0x16c>)
 8009234:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8009236:	4b0f      	ldr	r3, [pc, #60]	; (8009274 <xTaskIncrementTick+0x170>)
 8009238:	681b      	ldr	r3, [r3, #0]
 800923a:	2b00      	cmp	r3, #0
 800923c:	d001      	beq.n	8009242 <xTaskIncrementTick+0x13e>
		{
			xSwitchRequired = pdTRUE;
 800923e:	2301      	movs	r3, #1
 8009240:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8009242:	697b      	ldr	r3, [r7, #20]
}
 8009244:	4618      	mov	r0, r3
 8009246:	3718      	adds	r7, #24
 8009248:	46bd      	mov	sp, r7
 800924a:	bd80      	pop	{r7, pc}
 800924c:	20001088 	.word	0x20001088
 8009250:	20001064 	.word	0x20001064
 8009254:	20001018 	.word	0x20001018
 8009258:	2000101c 	.word	0x2000101c
 800925c:	20001078 	.word	0x20001078
 8009260:	20001080 	.word	0x20001080
 8009264:	20001068 	.word	0x20001068
 8009268:	20000f64 	.word	0x20000f64
 800926c:	20000f60 	.word	0x20000f60
 8009270:	20001070 	.word	0x20001070
 8009274:	20001074 	.word	0x20001074

08009278 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009278:	b480      	push	{r7}
 800927a:	b087      	sub	sp, #28
 800927c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800927e:	4b28      	ldr	r3, [pc, #160]	; (8009320 <vTaskSwitchContext+0xa8>)
 8009280:	681b      	ldr	r3, [r3, #0]
 8009282:	2b00      	cmp	r3, #0
 8009284:	d003      	beq.n	800928e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8009286:	4b27      	ldr	r3, [pc, #156]	; (8009324 <vTaskSwitchContext+0xac>)
 8009288:	2201      	movs	r2, #1
 800928a:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800928c:	e041      	b.n	8009312 <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 800928e:	4b25      	ldr	r3, [pc, #148]	; (8009324 <vTaskSwitchContext+0xac>)
 8009290:	2200      	movs	r2, #0
 8009292:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009294:	4b24      	ldr	r3, [pc, #144]	; (8009328 <vTaskSwitchContext+0xb0>)
 8009296:	681b      	ldr	r3, [r3, #0]
 8009298:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800929a:	68fb      	ldr	r3, [r7, #12]
 800929c:	fab3 f383 	clz	r3, r3
 80092a0:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80092a2:	7afb      	ldrb	r3, [r7, #11]
 80092a4:	f1c3 031f 	rsb	r3, r3, #31
 80092a8:	617b      	str	r3, [r7, #20]
 80092aa:	4920      	ldr	r1, [pc, #128]	; (800932c <vTaskSwitchContext+0xb4>)
 80092ac:	697a      	ldr	r2, [r7, #20]
 80092ae:	4613      	mov	r3, r2
 80092b0:	009b      	lsls	r3, r3, #2
 80092b2:	4413      	add	r3, r2
 80092b4:	009b      	lsls	r3, r3, #2
 80092b6:	440b      	add	r3, r1
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	2b00      	cmp	r3, #0
 80092bc:	d10c      	bne.n	80092d8 <vTaskSwitchContext+0x60>
	__asm volatile
 80092be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80092c2:	b672      	cpsid	i
 80092c4:	f383 8811 	msr	BASEPRI, r3
 80092c8:	f3bf 8f6f 	isb	sy
 80092cc:	f3bf 8f4f 	dsb	sy
 80092d0:	b662      	cpsie	i
 80092d2:	607b      	str	r3, [r7, #4]
}
 80092d4:	bf00      	nop
 80092d6:	e7fe      	b.n	80092d6 <vTaskSwitchContext+0x5e>
 80092d8:	697a      	ldr	r2, [r7, #20]
 80092da:	4613      	mov	r3, r2
 80092dc:	009b      	lsls	r3, r3, #2
 80092de:	4413      	add	r3, r2
 80092e0:	009b      	lsls	r3, r3, #2
 80092e2:	4a12      	ldr	r2, [pc, #72]	; (800932c <vTaskSwitchContext+0xb4>)
 80092e4:	4413      	add	r3, r2
 80092e6:	613b      	str	r3, [r7, #16]
 80092e8:	693b      	ldr	r3, [r7, #16]
 80092ea:	685b      	ldr	r3, [r3, #4]
 80092ec:	685a      	ldr	r2, [r3, #4]
 80092ee:	693b      	ldr	r3, [r7, #16]
 80092f0:	605a      	str	r2, [r3, #4]
 80092f2:	693b      	ldr	r3, [r7, #16]
 80092f4:	685a      	ldr	r2, [r3, #4]
 80092f6:	693b      	ldr	r3, [r7, #16]
 80092f8:	3308      	adds	r3, #8
 80092fa:	429a      	cmp	r2, r3
 80092fc:	d104      	bne.n	8009308 <vTaskSwitchContext+0x90>
 80092fe:	693b      	ldr	r3, [r7, #16]
 8009300:	685b      	ldr	r3, [r3, #4]
 8009302:	685a      	ldr	r2, [r3, #4]
 8009304:	693b      	ldr	r3, [r7, #16]
 8009306:	605a      	str	r2, [r3, #4]
 8009308:	693b      	ldr	r3, [r7, #16]
 800930a:	685b      	ldr	r3, [r3, #4]
 800930c:	68db      	ldr	r3, [r3, #12]
 800930e:	4a08      	ldr	r2, [pc, #32]	; (8009330 <vTaskSwitchContext+0xb8>)
 8009310:	6013      	str	r3, [r2, #0]
}
 8009312:	bf00      	nop
 8009314:	371c      	adds	r7, #28
 8009316:	46bd      	mov	sp, r7
 8009318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800931c:	4770      	bx	lr
 800931e:	bf00      	nop
 8009320:	20001088 	.word	0x20001088
 8009324:	20001074 	.word	0x20001074
 8009328:	20001068 	.word	0x20001068
 800932c:	20000f64 	.word	0x20000f64
 8009330:	20000f60 	.word	0x20000f60

08009334 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8009334:	b580      	push	{r7, lr}
 8009336:	b084      	sub	sp, #16
 8009338:	af00      	add	r7, sp, #0
 800933a:	6078      	str	r0, [r7, #4]
 800933c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	2b00      	cmp	r3, #0
 8009342:	d10c      	bne.n	800935e <vTaskPlaceOnEventList+0x2a>
	__asm volatile
 8009344:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009348:	b672      	cpsid	i
 800934a:	f383 8811 	msr	BASEPRI, r3
 800934e:	f3bf 8f6f 	isb	sy
 8009352:	f3bf 8f4f 	dsb	sy
 8009356:	b662      	cpsie	i
 8009358:	60fb      	str	r3, [r7, #12]
}
 800935a:	bf00      	nop
 800935c:	e7fe      	b.n	800935c <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800935e:	4b07      	ldr	r3, [pc, #28]	; (800937c <vTaskPlaceOnEventList+0x48>)
 8009360:	681b      	ldr	r3, [r3, #0]
 8009362:	3318      	adds	r3, #24
 8009364:	4619      	mov	r1, r3
 8009366:	6878      	ldr	r0, [r7, #4]
 8009368:	f7fe fe6b 	bl	8008042 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800936c:	2101      	movs	r1, #1
 800936e:	6838      	ldr	r0, [r7, #0]
 8009370:	f000 faa0 	bl	80098b4 <prvAddCurrentTaskToDelayedList>
}
 8009374:	bf00      	nop
 8009376:	3710      	adds	r7, #16
 8009378:	46bd      	mov	sp, r7
 800937a:	bd80      	pop	{r7, pc}
 800937c:	20000f60 	.word	0x20000f60

08009380 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009380:	b580      	push	{r7, lr}
 8009382:	b086      	sub	sp, #24
 8009384:	af00      	add	r7, sp, #0
 8009386:	60f8      	str	r0, [r7, #12]
 8009388:	60b9      	str	r1, [r7, #8]
 800938a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800938c:	68fb      	ldr	r3, [r7, #12]
 800938e:	2b00      	cmp	r3, #0
 8009390:	d10c      	bne.n	80093ac <vTaskPlaceOnEventListRestricted+0x2c>
	__asm volatile
 8009392:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009396:	b672      	cpsid	i
 8009398:	f383 8811 	msr	BASEPRI, r3
 800939c:	f3bf 8f6f 	isb	sy
 80093a0:	f3bf 8f4f 	dsb	sy
 80093a4:	b662      	cpsie	i
 80093a6:	617b      	str	r3, [r7, #20]
}
 80093a8:	bf00      	nop
 80093aa:	e7fe      	b.n	80093aa <vTaskPlaceOnEventListRestricted+0x2a>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80093ac:	4b0a      	ldr	r3, [pc, #40]	; (80093d8 <vTaskPlaceOnEventListRestricted+0x58>)
 80093ae:	681b      	ldr	r3, [r3, #0]
 80093b0:	3318      	adds	r3, #24
 80093b2:	4619      	mov	r1, r3
 80093b4:	68f8      	ldr	r0, [r7, #12]
 80093b6:	f7fe fe20 	bl	8007ffa <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	2b00      	cmp	r3, #0
 80093be:	d002      	beq.n	80093c6 <vTaskPlaceOnEventListRestricted+0x46>
		{
			xTicksToWait = portMAX_DELAY;
 80093c0:	f04f 33ff 	mov.w	r3, #4294967295
 80093c4:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80093c6:	6879      	ldr	r1, [r7, #4]
 80093c8:	68b8      	ldr	r0, [r7, #8]
 80093ca:	f000 fa73 	bl	80098b4 <prvAddCurrentTaskToDelayedList>
	}
 80093ce:	bf00      	nop
 80093d0:	3718      	adds	r7, #24
 80093d2:	46bd      	mov	sp, r7
 80093d4:	bd80      	pop	{r7, pc}
 80093d6:	bf00      	nop
 80093d8:	20000f60 	.word	0x20000f60

080093dc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80093dc:	b580      	push	{r7, lr}
 80093de:	b086      	sub	sp, #24
 80093e0:	af00      	add	r7, sp, #0
 80093e2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	68db      	ldr	r3, [r3, #12]
 80093e8:	68db      	ldr	r3, [r3, #12]
 80093ea:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80093ec:	693b      	ldr	r3, [r7, #16]
 80093ee:	2b00      	cmp	r3, #0
 80093f0:	d10c      	bne.n	800940c <xTaskRemoveFromEventList+0x30>
	__asm volatile
 80093f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80093f6:	b672      	cpsid	i
 80093f8:	f383 8811 	msr	BASEPRI, r3
 80093fc:	f3bf 8f6f 	isb	sy
 8009400:	f3bf 8f4f 	dsb	sy
 8009404:	b662      	cpsie	i
 8009406:	60fb      	str	r3, [r7, #12]
}
 8009408:	bf00      	nop
 800940a:	e7fe      	b.n	800940a <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800940c:	693b      	ldr	r3, [r7, #16]
 800940e:	3318      	adds	r3, #24
 8009410:	4618      	mov	r0, r3
 8009412:	f7fe fe4f 	bl	80080b4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009416:	4b1d      	ldr	r3, [pc, #116]	; (800948c <xTaskRemoveFromEventList+0xb0>)
 8009418:	681b      	ldr	r3, [r3, #0]
 800941a:	2b00      	cmp	r3, #0
 800941c:	d11c      	bne.n	8009458 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800941e:	693b      	ldr	r3, [r7, #16]
 8009420:	3304      	adds	r3, #4
 8009422:	4618      	mov	r0, r3
 8009424:	f7fe fe46 	bl	80080b4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8009428:	693b      	ldr	r3, [r7, #16]
 800942a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800942c:	2201      	movs	r2, #1
 800942e:	409a      	lsls	r2, r3
 8009430:	4b17      	ldr	r3, [pc, #92]	; (8009490 <xTaskRemoveFromEventList+0xb4>)
 8009432:	681b      	ldr	r3, [r3, #0]
 8009434:	4313      	orrs	r3, r2
 8009436:	4a16      	ldr	r2, [pc, #88]	; (8009490 <xTaskRemoveFromEventList+0xb4>)
 8009438:	6013      	str	r3, [r2, #0]
 800943a:	693b      	ldr	r3, [r7, #16]
 800943c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800943e:	4613      	mov	r3, r2
 8009440:	009b      	lsls	r3, r3, #2
 8009442:	4413      	add	r3, r2
 8009444:	009b      	lsls	r3, r3, #2
 8009446:	4a13      	ldr	r2, [pc, #76]	; (8009494 <xTaskRemoveFromEventList+0xb8>)
 8009448:	441a      	add	r2, r3
 800944a:	693b      	ldr	r3, [r7, #16]
 800944c:	3304      	adds	r3, #4
 800944e:	4619      	mov	r1, r3
 8009450:	4610      	mov	r0, r2
 8009452:	f7fe fdd2 	bl	8007ffa <vListInsertEnd>
 8009456:	e005      	b.n	8009464 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8009458:	693b      	ldr	r3, [r7, #16]
 800945a:	3318      	adds	r3, #24
 800945c:	4619      	mov	r1, r3
 800945e:	480e      	ldr	r0, [pc, #56]	; (8009498 <xTaskRemoveFromEventList+0xbc>)
 8009460:	f7fe fdcb 	bl	8007ffa <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009464:	693b      	ldr	r3, [r7, #16]
 8009466:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009468:	4b0c      	ldr	r3, [pc, #48]	; (800949c <xTaskRemoveFromEventList+0xc0>)
 800946a:	681b      	ldr	r3, [r3, #0]
 800946c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800946e:	429a      	cmp	r2, r3
 8009470:	d905      	bls.n	800947e <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8009472:	2301      	movs	r3, #1
 8009474:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8009476:	4b0a      	ldr	r3, [pc, #40]	; (80094a0 <xTaskRemoveFromEventList+0xc4>)
 8009478:	2201      	movs	r2, #1
 800947a:	601a      	str	r2, [r3, #0]
 800947c:	e001      	b.n	8009482 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800947e:	2300      	movs	r3, #0
 8009480:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8009482:	697b      	ldr	r3, [r7, #20]
}
 8009484:	4618      	mov	r0, r3
 8009486:	3718      	adds	r7, #24
 8009488:	46bd      	mov	sp, r7
 800948a:	bd80      	pop	{r7, pc}
 800948c:	20001088 	.word	0x20001088
 8009490:	20001068 	.word	0x20001068
 8009494:	20000f64 	.word	0x20000f64
 8009498:	20001020 	.word	0x20001020
 800949c:	20000f60 	.word	0x20000f60
 80094a0:	20001074 	.word	0x20001074

080094a4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80094a4:	b480      	push	{r7}
 80094a6:	b083      	sub	sp, #12
 80094a8:	af00      	add	r7, sp, #0
 80094aa:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80094ac:	4b06      	ldr	r3, [pc, #24]	; (80094c8 <vTaskInternalSetTimeOutState+0x24>)
 80094ae:	681a      	ldr	r2, [r3, #0]
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80094b4:	4b05      	ldr	r3, [pc, #20]	; (80094cc <vTaskInternalSetTimeOutState+0x28>)
 80094b6:	681a      	ldr	r2, [r3, #0]
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	605a      	str	r2, [r3, #4]
}
 80094bc:	bf00      	nop
 80094be:	370c      	adds	r7, #12
 80094c0:	46bd      	mov	sp, r7
 80094c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094c6:	4770      	bx	lr
 80094c8:	20001078 	.word	0x20001078
 80094cc:	20001064 	.word	0x20001064

080094d0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80094d0:	b580      	push	{r7, lr}
 80094d2:	b088      	sub	sp, #32
 80094d4:	af00      	add	r7, sp, #0
 80094d6:	6078      	str	r0, [r7, #4]
 80094d8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	2b00      	cmp	r3, #0
 80094de:	d10c      	bne.n	80094fa <xTaskCheckForTimeOut+0x2a>
	__asm volatile
 80094e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80094e4:	b672      	cpsid	i
 80094e6:	f383 8811 	msr	BASEPRI, r3
 80094ea:	f3bf 8f6f 	isb	sy
 80094ee:	f3bf 8f4f 	dsb	sy
 80094f2:	b662      	cpsie	i
 80094f4:	613b      	str	r3, [r7, #16]
}
 80094f6:	bf00      	nop
 80094f8:	e7fe      	b.n	80094f8 <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 80094fa:	683b      	ldr	r3, [r7, #0]
 80094fc:	2b00      	cmp	r3, #0
 80094fe:	d10c      	bne.n	800951a <xTaskCheckForTimeOut+0x4a>
	__asm volatile
 8009500:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009504:	b672      	cpsid	i
 8009506:	f383 8811 	msr	BASEPRI, r3
 800950a:	f3bf 8f6f 	isb	sy
 800950e:	f3bf 8f4f 	dsb	sy
 8009512:	b662      	cpsie	i
 8009514:	60fb      	str	r3, [r7, #12]
}
 8009516:	bf00      	nop
 8009518:	e7fe      	b.n	8009518 <xTaskCheckForTimeOut+0x48>

	taskENTER_CRITICAL();
 800951a:	f000 ff1f 	bl	800a35c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800951e:	4b1d      	ldr	r3, [pc, #116]	; (8009594 <xTaskCheckForTimeOut+0xc4>)
 8009520:	681b      	ldr	r3, [r3, #0]
 8009522:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	685b      	ldr	r3, [r3, #4]
 8009528:	69ba      	ldr	r2, [r7, #24]
 800952a:	1ad3      	subs	r3, r2, r3
 800952c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800952e:	683b      	ldr	r3, [r7, #0]
 8009530:	681b      	ldr	r3, [r3, #0]
 8009532:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009536:	d102      	bne.n	800953e <xTaskCheckForTimeOut+0x6e>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8009538:	2300      	movs	r3, #0
 800953a:	61fb      	str	r3, [r7, #28]
 800953c:	e023      	b.n	8009586 <xTaskCheckForTimeOut+0xb6>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	681a      	ldr	r2, [r3, #0]
 8009542:	4b15      	ldr	r3, [pc, #84]	; (8009598 <xTaskCheckForTimeOut+0xc8>)
 8009544:	681b      	ldr	r3, [r3, #0]
 8009546:	429a      	cmp	r2, r3
 8009548:	d007      	beq.n	800955a <xTaskCheckForTimeOut+0x8a>
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	685b      	ldr	r3, [r3, #4]
 800954e:	69ba      	ldr	r2, [r7, #24]
 8009550:	429a      	cmp	r2, r3
 8009552:	d302      	bcc.n	800955a <xTaskCheckForTimeOut+0x8a>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8009554:	2301      	movs	r3, #1
 8009556:	61fb      	str	r3, [r7, #28]
 8009558:	e015      	b.n	8009586 <xTaskCheckForTimeOut+0xb6>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800955a:	683b      	ldr	r3, [r7, #0]
 800955c:	681b      	ldr	r3, [r3, #0]
 800955e:	697a      	ldr	r2, [r7, #20]
 8009560:	429a      	cmp	r2, r3
 8009562:	d20b      	bcs.n	800957c <xTaskCheckForTimeOut+0xac>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8009564:	683b      	ldr	r3, [r7, #0]
 8009566:	681a      	ldr	r2, [r3, #0]
 8009568:	697b      	ldr	r3, [r7, #20]
 800956a:	1ad2      	subs	r2, r2, r3
 800956c:	683b      	ldr	r3, [r7, #0]
 800956e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8009570:	6878      	ldr	r0, [r7, #4]
 8009572:	f7ff ff97 	bl	80094a4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8009576:	2300      	movs	r3, #0
 8009578:	61fb      	str	r3, [r7, #28]
 800957a:	e004      	b.n	8009586 <xTaskCheckForTimeOut+0xb6>
		}
		else
		{
			*pxTicksToWait = 0;
 800957c:	683b      	ldr	r3, [r7, #0]
 800957e:	2200      	movs	r2, #0
 8009580:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8009582:	2301      	movs	r3, #1
 8009584:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8009586:	f000 ff1d 	bl	800a3c4 <vPortExitCritical>

	return xReturn;
 800958a:	69fb      	ldr	r3, [r7, #28]
}
 800958c:	4618      	mov	r0, r3
 800958e:	3720      	adds	r7, #32
 8009590:	46bd      	mov	sp, r7
 8009592:	bd80      	pop	{r7, pc}
 8009594:	20001064 	.word	0x20001064
 8009598:	20001078 	.word	0x20001078

0800959c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800959c:	b480      	push	{r7}
 800959e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80095a0:	4b03      	ldr	r3, [pc, #12]	; (80095b0 <vTaskMissedYield+0x14>)
 80095a2:	2201      	movs	r2, #1
 80095a4:	601a      	str	r2, [r3, #0]
}
 80095a6:	bf00      	nop
 80095a8:	46bd      	mov	sp, r7
 80095aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095ae:	4770      	bx	lr
 80095b0:	20001074 	.word	0x20001074

080095b4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80095b4:	b580      	push	{r7, lr}
 80095b6:	b082      	sub	sp, #8
 80095b8:	af00      	add	r7, sp, #0
 80095ba:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80095bc:	f000 f852 	bl	8009664 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80095c0:	4b06      	ldr	r3, [pc, #24]	; (80095dc <prvIdleTask+0x28>)
 80095c2:	681b      	ldr	r3, [r3, #0]
 80095c4:	2b01      	cmp	r3, #1
 80095c6:	d9f9      	bls.n	80095bc <prvIdleTask+0x8>
			{
				taskYIELD();
 80095c8:	4b05      	ldr	r3, [pc, #20]	; (80095e0 <prvIdleTask+0x2c>)
 80095ca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80095ce:	601a      	str	r2, [r3, #0]
 80095d0:	f3bf 8f4f 	dsb	sy
 80095d4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80095d8:	e7f0      	b.n	80095bc <prvIdleTask+0x8>
 80095da:	bf00      	nop
 80095dc:	20000f64 	.word	0x20000f64
 80095e0:	e000ed04 	.word	0xe000ed04

080095e4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80095e4:	b580      	push	{r7, lr}
 80095e6:	b082      	sub	sp, #8
 80095e8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80095ea:	2300      	movs	r3, #0
 80095ec:	607b      	str	r3, [r7, #4]
 80095ee:	e00c      	b.n	800960a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80095f0:	687a      	ldr	r2, [r7, #4]
 80095f2:	4613      	mov	r3, r2
 80095f4:	009b      	lsls	r3, r3, #2
 80095f6:	4413      	add	r3, r2
 80095f8:	009b      	lsls	r3, r3, #2
 80095fa:	4a12      	ldr	r2, [pc, #72]	; (8009644 <prvInitialiseTaskLists+0x60>)
 80095fc:	4413      	add	r3, r2
 80095fe:	4618      	mov	r0, r3
 8009600:	f7fe fcce 	bl	8007fa0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	3301      	adds	r3, #1
 8009608:	607b      	str	r3, [r7, #4]
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	2b06      	cmp	r3, #6
 800960e:	d9ef      	bls.n	80095f0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8009610:	480d      	ldr	r0, [pc, #52]	; (8009648 <prvInitialiseTaskLists+0x64>)
 8009612:	f7fe fcc5 	bl	8007fa0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8009616:	480d      	ldr	r0, [pc, #52]	; (800964c <prvInitialiseTaskLists+0x68>)
 8009618:	f7fe fcc2 	bl	8007fa0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800961c:	480c      	ldr	r0, [pc, #48]	; (8009650 <prvInitialiseTaskLists+0x6c>)
 800961e:	f7fe fcbf 	bl	8007fa0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8009622:	480c      	ldr	r0, [pc, #48]	; (8009654 <prvInitialiseTaskLists+0x70>)
 8009624:	f7fe fcbc 	bl	8007fa0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8009628:	480b      	ldr	r0, [pc, #44]	; (8009658 <prvInitialiseTaskLists+0x74>)
 800962a:	f7fe fcb9 	bl	8007fa0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800962e:	4b0b      	ldr	r3, [pc, #44]	; (800965c <prvInitialiseTaskLists+0x78>)
 8009630:	4a05      	ldr	r2, [pc, #20]	; (8009648 <prvInitialiseTaskLists+0x64>)
 8009632:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8009634:	4b0a      	ldr	r3, [pc, #40]	; (8009660 <prvInitialiseTaskLists+0x7c>)
 8009636:	4a05      	ldr	r2, [pc, #20]	; (800964c <prvInitialiseTaskLists+0x68>)
 8009638:	601a      	str	r2, [r3, #0]
}
 800963a:	bf00      	nop
 800963c:	3708      	adds	r7, #8
 800963e:	46bd      	mov	sp, r7
 8009640:	bd80      	pop	{r7, pc}
 8009642:	bf00      	nop
 8009644:	20000f64 	.word	0x20000f64
 8009648:	20000ff0 	.word	0x20000ff0
 800964c:	20001004 	.word	0x20001004
 8009650:	20001020 	.word	0x20001020
 8009654:	20001034 	.word	0x20001034
 8009658:	2000104c 	.word	0x2000104c
 800965c:	20001018 	.word	0x20001018
 8009660:	2000101c 	.word	0x2000101c

08009664 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8009664:	b580      	push	{r7, lr}
 8009666:	b082      	sub	sp, #8
 8009668:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800966a:	e019      	b.n	80096a0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800966c:	f000 fe76 	bl	800a35c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009670:	4b10      	ldr	r3, [pc, #64]	; (80096b4 <prvCheckTasksWaitingTermination+0x50>)
 8009672:	68db      	ldr	r3, [r3, #12]
 8009674:	68db      	ldr	r3, [r3, #12]
 8009676:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	3304      	adds	r3, #4
 800967c:	4618      	mov	r0, r3
 800967e:	f7fe fd19 	bl	80080b4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8009682:	4b0d      	ldr	r3, [pc, #52]	; (80096b8 <prvCheckTasksWaitingTermination+0x54>)
 8009684:	681b      	ldr	r3, [r3, #0]
 8009686:	3b01      	subs	r3, #1
 8009688:	4a0b      	ldr	r2, [pc, #44]	; (80096b8 <prvCheckTasksWaitingTermination+0x54>)
 800968a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800968c:	4b0b      	ldr	r3, [pc, #44]	; (80096bc <prvCheckTasksWaitingTermination+0x58>)
 800968e:	681b      	ldr	r3, [r3, #0]
 8009690:	3b01      	subs	r3, #1
 8009692:	4a0a      	ldr	r2, [pc, #40]	; (80096bc <prvCheckTasksWaitingTermination+0x58>)
 8009694:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8009696:	f000 fe95 	bl	800a3c4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800969a:	6878      	ldr	r0, [r7, #4]
 800969c:	f000 f810 	bl	80096c0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80096a0:	4b06      	ldr	r3, [pc, #24]	; (80096bc <prvCheckTasksWaitingTermination+0x58>)
 80096a2:	681b      	ldr	r3, [r3, #0]
 80096a4:	2b00      	cmp	r3, #0
 80096a6:	d1e1      	bne.n	800966c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80096a8:	bf00      	nop
 80096aa:	bf00      	nop
 80096ac:	3708      	adds	r7, #8
 80096ae:	46bd      	mov	sp, r7
 80096b0:	bd80      	pop	{r7, pc}
 80096b2:	bf00      	nop
 80096b4:	20001034 	.word	0x20001034
 80096b8:	20001060 	.word	0x20001060
 80096bc:	20001048 	.word	0x20001048

080096c0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80096c0:	b580      	push	{r7, lr}
 80096c2:	b084      	sub	sp, #16
 80096c4:	af00      	add	r7, sp, #0
 80096c6:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80096ce:	2b00      	cmp	r3, #0
 80096d0:	d108      	bne.n	80096e4 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80096d6:	4618      	mov	r0, r3
 80096d8:	f001 f836 	bl	800a748 <vPortFree>
				vPortFree( pxTCB );
 80096dc:	6878      	ldr	r0, [r7, #4]
 80096de:	f001 f833 	bl	800a748 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80096e2:	e01a      	b.n	800971a <prvDeleteTCB+0x5a>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80096ea:	2b01      	cmp	r3, #1
 80096ec:	d103      	bne.n	80096f6 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80096ee:	6878      	ldr	r0, [r7, #4]
 80096f0:	f001 f82a 	bl	800a748 <vPortFree>
	}
 80096f4:	e011      	b.n	800971a <prvDeleteTCB+0x5a>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80096fc:	2b02      	cmp	r3, #2
 80096fe:	d00c      	beq.n	800971a <prvDeleteTCB+0x5a>
	__asm volatile
 8009700:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009704:	b672      	cpsid	i
 8009706:	f383 8811 	msr	BASEPRI, r3
 800970a:	f3bf 8f6f 	isb	sy
 800970e:	f3bf 8f4f 	dsb	sy
 8009712:	b662      	cpsie	i
 8009714:	60fb      	str	r3, [r7, #12]
}
 8009716:	bf00      	nop
 8009718:	e7fe      	b.n	8009718 <prvDeleteTCB+0x58>
	}
 800971a:	bf00      	nop
 800971c:	3710      	adds	r7, #16
 800971e:	46bd      	mov	sp, r7
 8009720:	bd80      	pop	{r7, pc}
	...

08009724 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8009724:	b480      	push	{r7}
 8009726:	b083      	sub	sp, #12
 8009728:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800972a:	4b0c      	ldr	r3, [pc, #48]	; (800975c <prvResetNextTaskUnblockTime+0x38>)
 800972c:	681b      	ldr	r3, [r3, #0]
 800972e:	681b      	ldr	r3, [r3, #0]
 8009730:	2b00      	cmp	r3, #0
 8009732:	d104      	bne.n	800973e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8009734:	4b0a      	ldr	r3, [pc, #40]	; (8009760 <prvResetNextTaskUnblockTime+0x3c>)
 8009736:	f04f 32ff 	mov.w	r2, #4294967295
 800973a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800973c:	e008      	b.n	8009750 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800973e:	4b07      	ldr	r3, [pc, #28]	; (800975c <prvResetNextTaskUnblockTime+0x38>)
 8009740:	681b      	ldr	r3, [r3, #0]
 8009742:	68db      	ldr	r3, [r3, #12]
 8009744:	68db      	ldr	r3, [r3, #12]
 8009746:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	685b      	ldr	r3, [r3, #4]
 800974c:	4a04      	ldr	r2, [pc, #16]	; (8009760 <prvResetNextTaskUnblockTime+0x3c>)
 800974e:	6013      	str	r3, [r2, #0]
}
 8009750:	bf00      	nop
 8009752:	370c      	adds	r7, #12
 8009754:	46bd      	mov	sp, r7
 8009756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800975a:	4770      	bx	lr
 800975c:	20001018 	.word	0x20001018
 8009760:	20001080 	.word	0x20001080

08009764 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8009764:	b480      	push	{r7}
 8009766:	b083      	sub	sp, #12
 8009768:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800976a:	4b0b      	ldr	r3, [pc, #44]	; (8009798 <xTaskGetSchedulerState+0x34>)
 800976c:	681b      	ldr	r3, [r3, #0]
 800976e:	2b00      	cmp	r3, #0
 8009770:	d102      	bne.n	8009778 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8009772:	2301      	movs	r3, #1
 8009774:	607b      	str	r3, [r7, #4]
 8009776:	e008      	b.n	800978a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009778:	4b08      	ldr	r3, [pc, #32]	; (800979c <xTaskGetSchedulerState+0x38>)
 800977a:	681b      	ldr	r3, [r3, #0]
 800977c:	2b00      	cmp	r3, #0
 800977e:	d102      	bne.n	8009786 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8009780:	2302      	movs	r3, #2
 8009782:	607b      	str	r3, [r7, #4]
 8009784:	e001      	b.n	800978a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8009786:	2300      	movs	r3, #0
 8009788:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800978a:	687b      	ldr	r3, [r7, #4]
	}
 800978c:	4618      	mov	r0, r3
 800978e:	370c      	adds	r7, #12
 8009790:	46bd      	mov	sp, r7
 8009792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009796:	4770      	bx	lr
 8009798:	2000106c 	.word	0x2000106c
 800979c:	20001088 	.word	0x20001088

080097a0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80097a0:	b580      	push	{r7, lr}
 80097a2:	b086      	sub	sp, #24
 80097a4:	af00      	add	r7, sp, #0
 80097a6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80097ac:	2300      	movs	r3, #0
 80097ae:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	2b00      	cmp	r3, #0
 80097b4:	d072      	beq.n	800989c <xTaskPriorityDisinherit+0xfc>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80097b6:	4b3c      	ldr	r3, [pc, #240]	; (80098a8 <xTaskPriorityDisinherit+0x108>)
 80097b8:	681b      	ldr	r3, [r3, #0]
 80097ba:	693a      	ldr	r2, [r7, #16]
 80097bc:	429a      	cmp	r2, r3
 80097be:	d00c      	beq.n	80097da <xTaskPriorityDisinherit+0x3a>
	__asm volatile
 80097c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80097c4:	b672      	cpsid	i
 80097c6:	f383 8811 	msr	BASEPRI, r3
 80097ca:	f3bf 8f6f 	isb	sy
 80097ce:	f3bf 8f4f 	dsb	sy
 80097d2:	b662      	cpsie	i
 80097d4:	60fb      	str	r3, [r7, #12]
}
 80097d6:	bf00      	nop
 80097d8:	e7fe      	b.n	80097d8 <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 80097da:	693b      	ldr	r3, [r7, #16]
 80097dc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80097de:	2b00      	cmp	r3, #0
 80097e0:	d10c      	bne.n	80097fc <xTaskPriorityDisinherit+0x5c>
	__asm volatile
 80097e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80097e6:	b672      	cpsid	i
 80097e8:	f383 8811 	msr	BASEPRI, r3
 80097ec:	f3bf 8f6f 	isb	sy
 80097f0:	f3bf 8f4f 	dsb	sy
 80097f4:	b662      	cpsie	i
 80097f6:	60bb      	str	r3, [r7, #8]
}
 80097f8:	bf00      	nop
 80097fa:	e7fe      	b.n	80097fa <xTaskPriorityDisinherit+0x5a>
			( pxTCB->uxMutexesHeld )--;
 80097fc:	693b      	ldr	r3, [r7, #16]
 80097fe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009800:	1e5a      	subs	r2, r3, #1
 8009802:	693b      	ldr	r3, [r7, #16]
 8009804:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8009806:	693b      	ldr	r3, [r7, #16]
 8009808:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800980a:	693b      	ldr	r3, [r7, #16]
 800980c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800980e:	429a      	cmp	r2, r3
 8009810:	d044      	beq.n	800989c <xTaskPriorityDisinherit+0xfc>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8009812:	693b      	ldr	r3, [r7, #16]
 8009814:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009816:	2b00      	cmp	r3, #0
 8009818:	d140      	bne.n	800989c <xTaskPriorityDisinherit+0xfc>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800981a:	693b      	ldr	r3, [r7, #16]
 800981c:	3304      	adds	r3, #4
 800981e:	4618      	mov	r0, r3
 8009820:	f7fe fc48 	bl	80080b4 <uxListRemove>
 8009824:	4603      	mov	r3, r0
 8009826:	2b00      	cmp	r3, #0
 8009828:	d115      	bne.n	8009856 <xTaskPriorityDisinherit+0xb6>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800982a:	693b      	ldr	r3, [r7, #16]
 800982c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800982e:	491f      	ldr	r1, [pc, #124]	; (80098ac <xTaskPriorityDisinherit+0x10c>)
 8009830:	4613      	mov	r3, r2
 8009832:	009b      	lsls	r3, r3, #2
 8009834:	4413      	add	r3, r2
 8009836:	009b      	lsls	r3, r3, #2
 8009838:	440b      	add	r3, r1
 800983a:	681b      	ldr	r3, [r3, #0]
 800983c:	2b00      	cmp	r3, #0
 800983e:	d10a      	bne.n	8009856 <xTaskPriorityDisinherit+0xb6>
 8009840:	693b      	ldr	r3, [r7, #16]
 8009842:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009844:	2201      	movs	r2, #1
 8009846:	fa02 f303 	lsl.w	r3, r2, r3
 800984a:	43da      	mvns	r2, r3
 800984c:	4b18      	ldr	r3, [pc, #96]	; (80098b0 <xTaskPriorityDisinherit+0x110>)
 800984e:	681b      	ldr	r3, [r3, #0]
 8009850:	4013      	ands	r3, r2
 8009852:	4a17      	ldr	r2, [pc, #92]	; (80098b0 <xTaskPriorityDisinherit+0x110>)
 8009854:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8009856:	693b      	ldr	r3, [r7, #16]
 8009858:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800985a:	693b      	ldr	r3, [r7, #16]
 800985c:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800985e:	693b      	ldr	r3, [r7, #16]
 8009860:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009862:	f1c3 0207 	rsb	r2, r3, #7
 8009866:	693b      	ldr	r3, [r7, #16]
 8009868:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800986a:	693b      	ldr	r3, [r7, #16]
 800986c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800986e:	2201      	movs	r2, #1
 8009870:	409a      	lsls	r2, r3
 8009872:	4b0f      	ldr	r3, [pc, #60]	; (80098b0 <xTaskPriorityDisinherit+0x110>)
 8009874:	681b      	ldr	r3, [r3, #0]
 8009876:	4313      	orrs	r3, r2
 8009878:	4a0d      	ldr	r2, [pc, #52]	; (80098b0 <xTaskPriorityDisinherit+0x110>)
 800987a:	6013      	str	r3, [r2, #0]
 800987c:	693b      	ldr	r3, [r7, #16]
 800987e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009880:	4613      	mov	r3, r2
 8009882:	009b      	lsls	r3, r3, #2
 8009884:	4413      	add	r3, r2
 8009886:	009b      	lsls	r3, r3, #2
 8009888:	4a08      	ldr	r2, [pc, #32]	; (80098ac <xTaskPriorityDisinherit+0x10c>)
 800988a:	441a      	add	r2, r3
 800988c:	693b      	ldr	r3, [r7, #16]
 800988e:	3304      	adds	r3, #4
 8009890:	4619      	mov	r1, r3
 8009892:	4610      	mov	r0, r2
 8009894:	f7fe fbb1 	bl	8007ffa <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8009898:	2301      	movs	r3, #1
 800989a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800989c:	697b      	ldr	r3, [r7, #20]
	}
 800989e:	4618      	mov	r0, r3
 80098a0:	3718      	adds	r7, #24
 80098a2:	46bd      	mov	sp, r7
 80098a4:	bd80      	pop	{r7, pc}
 80098a6:	bf00      	nop
 80098a8:	20000f60 	.word	0x20000f60
 80098ac:	20000f64 	.word	0x20000f64
 80098b0:	20001068 	.word	0x20001068

080098b4 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80098b4:	b580      	push	{r7, lr}
 80098b6:	b084      	sub	sp, #16
 80098b8:	af00      	add	r7, sp, #0
 80098ba:	6078      	str	r0, [r7, #4]
 80098bc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80098be:	4b29      	ldr	r3, [pc, #164]	; (8009964 <prvAddCurrentTaskToDelayedList+0xb0>)
 80098c0:	681b      	ldr	r3, [r3, #0]
 80098c2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80098c4:	4b28      	ldr	r3, [pc, #160]	; (8009968 <prvAddCurrentTaskToDelayedList+0xb4>)
 80098c6:	681b      	ldr	r3, [r3, #0]
 80098c8:	3304      	adds	r3, #4
 80098ca:	4618      	mov	r0, r3
 80098cc:	f7fe fbf2 	bl	80080b4 <uxListRemove>
 80098d0:	4603      	mov	r3, r0
 80098d2:	2b00      	cmp	r3, #0
 80098d4:	d10b      	bne.n	80098ee <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80098d6:	4b24      	ldr	r3, [pc, #144]	; (8009968 <prvAddCurrentTaskToDelayedList+0xb4>)
 80098d8:	681b      	ldr	r3, [r3, #0]
 80098da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80098dc:	2201      	movs	r2, #1
 80098de:	fa02 f303 	lsl.w	r3, r2, r3
 80098e2:	43da      	mvns	r2, r3
 80098e4:	4b21      	ldr	r3, [pc, #132]	; (800996c <prvAddCurrentTaskToDelayedList+0xb8>)
 80098e6:	681b      	ldr	r3, [r3, #0]
 80098e8:	4013      	ands	r3, r2
 80098ea:	4a20      	ldr	r2, [pc, #128]	; (800996c <prvAddCurrentTaskToDelayedList+0xb8>)
 80098ec:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80098f4:	d10a      	bne.n	800990c <prvAddCurrentTaskToDelayedList+0x58>
 80098f6:	683b      	ldr	r3, [r7, #0]
 80098f8:	2b00      	cmp	r3, #0
 80098fa:	d007      	beq.n	800990c <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80098fc:	4b1a      	ldr	r3, [pc, #104]	; (8009968 <prvAddCurrentTaskToDelayedList+0xb4>)
 80098fe:	681b      	ldr	r3, [r3, #0]
 8009900:	3304      	adds	r3, #4
 8009902:	4619      	mov	r1, r3
 8009904:	481a      	ldr	r0, [pc, #104]	; (8009970 <prvAddCurrentTaskToDelayedList+0xbc>)
 8009906:	f7fe fb78 	bl	8007ffa <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800990a:	e026      	b.n	800995a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800990c:	68fa      	ldr	r2, [r7, #12]
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	4413      	add	r3, r2
 8009912:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8009914:	4b14      	ldr	r3, [pc, #80]	; (8009968 <prvAddCurrentTaskToDelayedList+0xb4>)
 8009916:	681b      	ldr	r3, [r3, #0]
 8009918:	68ba      	ldr	r2, [r7, #8]
 800991a:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800991c:	68ba      	ldr	r2, [r7, #8]
 800991e:	68fb      	ldr	r3, [r7, #12]
 8009920:	429a      	cmp	r2, r3
 8009922:	d209      	bcs.n	8009938 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009924:	4b13      	ldr	r3, [pc, #76]	; (8009974 <prvAddCurrentTaskToDelayedList+0xc0>)
 8009926:	681a      	ldr	r2, [r3, #0]
 8009928:	4b0f      	ldr	r3, [pc, #60]	; (8009968 <prvAddCurrentTaskToDelayedList+0xb4>)
 800992a:	681b      	ldr	r3, [r3, #0]
 800992c:	3304      	adds	r3, #4
 800992e:	4619      	mov	r1, r3
 8009930:	4610      	mov	r0, r2
 8009932:	f7fe fb86 	bl	8008042 <vListInsert>
}
 8009936:	e010      	b.n	800995a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009938:	4b0f      	ldr	r3, [pc, #60]	; (8009978 <prvAddCurrentTaskToDelayedList+0xc4>)
 800993a:	681a      	ldr	r2, [r3, #0]
 800993c:	4b0a      	ldr	r3, [pc, #40]	; (8009968 <prvAddCurrentTaskToDelayedList+0xb4>)
 800993e:	681b      	ldr	r3, [r3, #0]
 8009940:	3304      	adds	r3, #4
 8009942:	4619      	mov	r1, r3
 8009944:	4610      	mov	r0, r2
 8009946:	f7fe fb7c 	bl	8008042 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800994a:	4b0c      	ldr	r3, [pc, #48]	; (800997c <prvAddCurrentTaskToDelayedList+0xc8>)
 800994c:	681b      	ldr	r3, [r3, #0]
 800994e:	68ba      	ldr	r2, [r7, #8]
 8009950:	429a      	cmp	r2, r3
 8009952:	d202      	bcs.n	800995a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8009954:	4a09      	ldr	r2, [pc, #36]	; (800997c <prvAddCurrentTaskToDelayedList+0xc8>)
 8009956:	68bb      	ldr	r3, [r7, #8]
 8009958:	6013      	str	r3, [r2, #0]
}
 800995a:	bf00      	nop
 800995c:	3710      	adds	r7, #16
 800995e:	46bd      	mov	sp, r7
 8009960:	bd80      	pop	{r7, pc}
 8009962:	bf00      	nop
 8009964:	20001064 	.word	0x20001064
 8009968:	20000f60 	.word	0x20000f60
 800996c:	20001068 	.word	0x20001068
 8009970:	2000104c 	.word	0x2000104c
 8009974:	2000101c 	.word	0x2000101c
 8009978:	20001018 	.word	0x20001018
 800997c:	20001080 	.word	0x20001080

08009980 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8009980:	b580      	push	{r7, lr}
 8009982:	b08a      	sub	sp, #40	; 0x28
 8009984:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8009986:	2300      	movs	r3, #0
 8009988:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800998a:	f000 fb97 	bl	800a0bc <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800998e:	4b1d      	ldr	r3, [pc, #116]	; (8009a04 <xTimerCreateTimerTask+0x84>)
 8009990:	681b      	ldr	r3, [r3, #0]
 8009992:	2b00      	cmp	r3, #0
 8009994:	d021      	beq.n	80099da <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8009996:	2300      	movs	r3, #0
 8009998:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800999a:	2300      	movs	r3, #0
 800999c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800999e:	1d3a      	adds	r2, r7, #4
 80099a0:	f107 0108 	add.w	r1, r7, #8
 80099a4:	f107 030c 	add.w	r3, r7, #12
 80099a8:	4618      	mov	r0, r3
 80099aa:	f7f7 fcff 	bl	80013ac <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80099ae:	6879      	ldr	r1, [r7, #4]
 80099b0:	68bb      	ldr	r3, [r7, #8]
 80099b2:	68fa      	ldr	r2, [r7, #12]
 80099b4:	9202      	str	r2, [sp, #8]
 80099b6:	9301      	str	r3, [sp, #4]
 80099b8:	2302      	movs	r3, #2
 80099ba:	9300      	str	r3, [sp, #0]
 80099bc:	2300      	movs	r3, #0
 80099be:	460a      	mov	r2, r1
 80099c0:	4911      	ldr	r1, [pc, #68]	; (8009a08 <xTimerCreateTimerTask+0x88>)
 80099c2:	4812      	ldr	r0, [pc, #72]	; (8009a0c <xTimerCreateTimerTask+0x8c>)
 80099c4:	f7ff f8a6 	bl	8008b14 <xTaskCreateStatic>
 80099c8:	4603      	mov	r3, r0
 80099ca:	4a11      	ldr	r2, [pc, #68]	; (8009a10 <xTimerCreateTimerTask+0x90>)
 80099cc:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80099ce:	4b10      	ldr	r3, [pc, #64]	; (8009a10 <xTimerCreateTimerTask+0x90>)
 80099d0:	681b      	ldr	r3, [r3, #0]
 80099d2:	2b00      	cmp	r3, #0
 80099d4:	d001      	beq.n	80099da <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80099d6:	2301      	movs	r3, #1
 80099d8:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80099da:	697b      	ldr	r3, [r7, #20]
 80099dc:	2b00      	cmp	r3, #0
 80099de:	d10c      	bne.n	80099fa <xTimerCreateTimerTask+0x7a>
	__asm volatile
 80099e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80099e4:	b672      	cpsid	i
 80099e6:	f383 8811 	msr	BASEPRI, r3
 80099ea:	f3bf 8f6f 	isb	sy
 80099ee:	f3bf 8f4f 	dsb	sy
 80099f2:	b662      	cpsie	i
 80099f4:	613b      	str	r3, [r7, #16]
}
 80099f6:	bf00      	nop
 80099f8:	e7fe      	b.n	80099f8 <xTimerCreateTimerTask+0x78>
	return xReturn;
 80099fa:	697b      	ldr	r3, [r7, #20]
}
 80099fc:	4618      	mov	r0, r3
 80099fe:	3718      	adds	r7, #24
 8009a00:	46bd      	mov	sp, r7
 8009a02:	bd80      	pop	{r7, pc}
 8009a04:	200010bc 	.word	0x200010bc
 8009a08:	0800f448 	.word	0x0800f448
 8009a0c:	08009c91 	.word	0x08009c91
 8009a10:	200010c0 	.word	0x200010c0

08009a14 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 8009a14:	b580      	push	{r7, lr}
 8009a16:	b088      	sub	sp, #32
 8009a18:	af02      	add	r7, sp, #8
 8009a1a:	60f8      	str	r0, [r7, #12]
 8009a1c:	60b9      	str	r1, [r7, #8]
 8009a1e:	607a      	str	r2, [r7, #4]
 8009a20:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 8009a22:	2028      	movs	r0, #40	; 0x28
 8009a24:	f000 fdc6 	bl	800a5b4 <pvPortMalloc>
 8009a28:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 8009a2a:	697b      	ldr	r3, [r7, #20]
 8009a2c:	2b00      	cmp	r3, #0
 8009a2e:	d00d      	beq.n	8009a4c <xTimerCreate+0x38>
		{
			/* Status is thus far zero as the timer is not created statically
			and has not been started.  The autoreload bit may get set in
			prvInitialiseNewTimer. */
			pxNewTimer->ucStatus = 0x00;
 8009a30:	697b      	ldr	r3, [r7, #20]
 8009a32:	2200      	movs	r2, #0
 8009a34:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8009a38:	697b      	ldr	r3, [r7, #20]
 8009a3a:	9301      	str	r3, [sp, #4]
 8009a3c:	6a3b      	ldr	r3, [r7, #32]
 8009a3e:	9300      	str	r3, [sp, #0]
 8009a40:	683b      	ldr	r3, [r7, #0]
 8009a42:	687a      	ldr	r2, [r7, #4]
 8009a44:	68b9      	ldr	r1, [r7, #8]
 8009a46:	68f8      	ldr	r0, [r7, #12]
 8009a48:	f000 f847 	bl	8009ada <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 8009a4c:	697b      	ldr	r3, [r7, #20]
	}
 8009a4e:	4618      	mov	r0, r3
 8009a50:	3718      	adds	r7, #24
 8009a52:	46bd      	mov	sp, r7
 8009a54:	bd80      	pop	{r7, pc}

08009a56 <xTimerCreateStatic>:
										const TickType_t xTimerPeriodInTicks,
										const UBaseType_t uxAutoReload,
										void * const pvTimerID,
										TimerCallbackFunction_t pxCallbackFunction,
										StaticTimer_t *pxTimerBuffer )
	{
 8009a56:	b580      	push	{r7, lr}
 8009a58:	b08a      	sub	sp, #40	; 0x28
 8009a5a:	af02      	add	r7, sp, #8
 8009a5c:	60f8      	str	r0, [r7, #12]
 8009a5e:	60b9      	str	r1, [r7, #8]
 8009a60:	607a      	str	r2, [r7, #4]
 8009a62:	603b      	str	r3, [r7, #0]
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTimer_t equals the size of the real timer
			structure. */
			volatile size_t xSize = sizeof( StaticTimer_t );
 8009a64:	2328      	movs	r3, #40	; 0x28
 8009a66:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Timer_t ) );
 8009a68:	693b      	ldr	r3, [r7, #16]
 8009a6a:	2b28      	cmp	r3, #40	; 0x28
 8009a6c:	d00c      	beq.n	8009a88 <xTimerCreateStatic+0x32>
	__asm volatile
 8009a6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a72:	b672      	cpsid	i
 8009a74:	f383 8811 	msr	BASEPRI, r3
 8009a78:	f3bf 8f6f 	isb	sy
 8009a7c:	f3bf 8f4f 	dsb	sy
 8009a80:	b662      	cpsie	i
 8009a82:	61bb      	str	r3, [r7, #24]
}
 8009a84:	bf00      	nop
 8009a86:	e7fe      	b.n	8009a86 <xTimerCreateStatic+0x30>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8009a88:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */

		/* A pointer to a StaticTimer_t structure MUST be provided, use it. */
		configASSERT( pxTimerBuffer );
 8009a8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009a8c:	2b00      	cmp	r3, #0
 8009a8e:	d10c      	bne.n	8009aaa <xTimerCreateStatic+0x54>
	__asm volatile
 8009a90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a94:	b672      	cpsid	i
 8009a96:	f383 8811 	msr	BASEPRI, r3
 8009a9a:	f3bf 8f6f 	isb	sy
 8009a9e:	f3bf 8f4f 	dsb	sy
 8009aa2:	b662      	cpsie	i
 8009aa4:	617b      	str	r3, [r7, #20]
}
 8009aa6:	bf00      	nop
 8009aa8:	e7fe      	b.n	8009aa8 <xTimerCreateStatic+0x52>
		pxNewTimer = ( Timer_t * ) pxTimerBuffer; /*lint !e740 !e9087 StaticTimer_t is a pointer to a Timer_t, so guaranteed to be aligned and sized correctly (checked by an assert()), so this is safe. */
 8009aaa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009aac:	61fb      	str	r3, [r7, #28]

		if( pxNewTimer != NULL )
 8009aae:	69fb      	ldr	r3, [r7, #28]
 8009ab0:	2b00      	cmp	r3, #0
 8009ab2:	d00d      	beq.n	8009ad0 <xTimerCreateStatic+0x7a>
		{
			/* Timers can be created statically or dynamically so note this
			timer was created statically in case it is later deleted.  The
			autoreload bit may get set in prvInitialiseNewTimer(). */
			pxNewTimer->ucStatus = tmrSTATUS_IS_STATICALLY_ALLOCATED;
 8009ab4:	69fb      	ldr	r3, [r7, #28]
 8009ab6:	2202      	movs	r2, #2
 8009ab8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8009abc:	69fb      	ldr	r3, [r7, #28]
 8009abe:	9301      	str	r3, [sp, #4]
 8009ac0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ac2:	9300      	str	r3, [sp, #0]
 8009ac4:	683b      	ldr	r3, [r7, #0]
 8009ac6:	687a      	ldr	r2, [r7, #4]
 8009ac8:	68b9      	ldr	r1, [r7, #8]
 8009aca:	68f8      	ldr	r0, [r7, #12]
 8009acc:	f000 f805 	bl	8009ada <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 8009ad0:	69fb      	ldr	r3, [r7, #28]
	}
 8009ad2:	4618      	mov	r0, r3
 8009ad4:	3720      	adds	r7, #32
 8009ad6:	46bd      	mov	sp, r7
 8009ad8:	bd80      	pop	{r7, pc}

08009ada <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 8009ada:	b580      	push	{r7, lr}
 8009adc:	b086      	sub	sp, #24
 8009ade:	af00      	add	r7, sp, #0
 8009ae0:	60f8      	str	r0, [r7, #12]
 8009ae2:	60b9      	str	r1, [r7, #8]
 8009ae4:	607a      	str	r2, [r7, #4]
 8009ae6:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 8009ae8:	68bb      	ldr	r3, [r7, #8]
 8009aea:	2b00      	cmp	r3, #0
 8009aec:	d10c      	bne.n	8009b08 <prvInitialiseNewTimer+0x2e>
	__asm volatile
 8009aee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009af2:	b672      	cpsid	i
 8009af4:	f383 8811 	msr	BASEPRI, r3
 8009af8:	f3bf 8f6f 	isb	sy
 8009afc:	f3bf 8f4f 	dsb	sy
 8009b00:	b662      	cpsie	i
 8009b02:	617b      	str	r3, [r7, #20]
}
 8009b04:	bf00      	nop
 8009b06:	e7fe      	b.n	8009b06 <prvInitialiseNewTimer+0x2c>

	if( pxNewTimer != NULL )
 8009b08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b0a:	2b00      	cmp	r3, #0
 8009b0c:	d01e      	beq.n	8009b4c <prvInitialiseNewTimer+0x72>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 8009b0e:	f000 fad5 	bl	800a0bc <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 8009b12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b14:	68fa      	ldr	r2, [r7, #12]
 8009b16:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 8009b18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b1a:	68ba      	ldr	r2, [r7, #8]
 8009b1c:	619a      	str	r2, [r3, #24]
		pxNewTimer->pvTimerID = pvTimerID;
 8009b1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b20:	683a      	ldr	r2, [r7, #0]
 8009b22:	61da      	str	r2, [r3, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 8009b24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b26:	6a3a      	ldr	r2, [r7, #32]
 8009b28:	621a      	str	r2, [r3, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 8009b2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b2c:	3304      	adds	r3, #4
 8009b2e:	4618      	mov	r0, r3
 8009b30:	f7fe fa56 	bl	8007fe0 <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	2b00      	cmp	r3, #0
 8009b38:	d008      	beq.n	8009b4c <prvInitialiseNewTimer+0x72>
		{
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 8009b3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b3c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8009b40:	f043 0304 	orr.w	r3, r3, #4
 8009b44:	b2da      	uxtb	r2, r3
 8009b46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b48:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		}
		traceTIMER_CREATE( pxNewTimer );
	}
}
 8009b4c:	bf00      	nop
 8009b4e:	3718      	adds	r7, #24
 8009b50:	46bd      	mov	sp, r7
 8009b52:	bd80      	pop	{r7, pc}

08009b54 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8009b54:	b580      	push	{r7, lr}
 8009b56:	b08a      	sub	sp, #40	; 0x28
 8009b58:	af00      	add	r7, sp, #0
 8009b5a:	60f8      	str	r0, [r7, #12]
 8009b5c:	60b9      	str	r1, [r7, #8]
 8009b5e:	607a      	str	r2, [r7, #4]
 8009b60:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8009b62:	2300      	movs	r3, #0
 8009b64:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8009b66:	68fb      	ldr	r3, [r7, #12]
 8009b68:	2b00      	cmp	r3, #0
 8009b6a:	d10c      	bne.n	8009b86 <xTimerGenericCommand+0x32>
	__asm volatile
 8009b6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b70:	b672      	cpsid	i
 8009b72:	f383 8811 	msr	BASEPRI, r3
 8009b76:	f3bf 8f6f 	isb	sy
 8009b7a:	f3bf 8f4f 	dsb	sy
 8009b7e:	b662      	cpsie	i
 8009b80:	623b      	str	r3, [r7, #32]
}
 8009b82:	bf00      	nop
 8009b84:	e7fe      	b.n	8009b84 <xTimerGenericCommand+0x30>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8009b86:	4b1a      	ldr	r3, [pc, #104]	; (8009bf0 <xTimerGenericCommand+0x9c>)
 8009b88:	681b      	ldr	r3, [r3, #0]
 8009b8a:	2b00      	cmp	r3, #0
 8009b8c:	d02a      	beq.n	8009be4 <xTimerGenericCommand+0x90>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8009b8e:	68bb      	ldr	r3, [r7, #8]
 8009b90:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	61bb      	str	r3, [r7, #24]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8009b96:	68fb      	ldr	r3, [r7, #12]
 8009b98:	61fb      	str	r3, [r7, #28]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8009b9a:	68bb      	ldr	r3, [r7, #8]
 8009b9c:	2b05      	cmp	r3, #5
 8009b9e:	dc18      	bgt.n	8009bd2 <xTimerGenericCommand+0x7e>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8009ba0:	f7ff fde0 	bl	8009764 <xTaskGetSchedulerState>
 8009ba4:	4603      	mov	r3, r0
 8009ba6:	2b02      	cmp	r3, #2
 8009ba8:	d109      	bne.n	8009bbe <xTimerGenericCommand+0x6a>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8009baa:	4b11      	ldr	r3, [pc, #68]	; (8009bf0 <xTimerGenericCommand+0x9c>)
 8009bac:	6818      	ldr	r0, [r3, #0]
 8009bae:	f107 0114 	add.w	r1, r7, #20
 8009bb2:	2300      	movs	r3, #0
 8009bb4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009bb6:	f7fe fbb3 	bl	8008320 <xQueueGenericSend>
 8009bba:	6278      	str	r0, [r7, #36]	; 0x24
 8009bbc:	e012      	b.n	8009be4 <xTimerGenericCommand+0x90>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8009bbe:	4b0c      	ldr	r3, [pc, #48]	; (8009bf0 <xTimerGenericCommand+0x9c>)
 8009bc0:	6818      	ldr	r0, [r3, #0]
 8009bc2:	f107 0114 	add.w	r1, r7, #20
 8009bc6:	2300      	movs	r3, #0
 8009bc8:	2200      	movs	r2, #0
 8009bca:	f7fe fba9 	bl	8008320 <xQueueGenericSend>
 8009bce:	6278      	str	r0, [r7, #36]	; 0x24
 8009bd0:	e008      	b.n	8009be4 <xTimerGenericCommand+0x90>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8009bd2:	4b07      	ldr	r3, [pc, #28]	; (8009bf0 <xTimerGenericCommand+0x9c>)
 8009bd4:	6818      	ldr	r0, [r3, #0]
 8009bd6:	f107 0114 	add.w	r1, r7, #20
 8009bda:	2300      	movs	r3, #0
 8009bdc:	683a      	ldr	r2, [r7, #0]
 8009bde:	f7fe fca5 	bl	800852c <xQueueGenericSendFromISR>
 8009be2:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8009be4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8009be6:	4618      	mov	r0, r3
 8009be8:	3728      	adds	r7, #40	; 0x28
 8009bea:	46bd      	mov	sp, r7
 8009bec:	bd80      	pop	{r7, pc}
 8009bee:	bf00      	nop
 8009bf0:	200010bc 	.word	0x200010bc

08009bf4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8009bf4:	b580      	push	{r7, lr}
 8009bf6:	b088      	sub	sp, #32
 8009bf8:	af02      	add	r7, sp, #8
 8009bfa:	6078      	str	r0, [r7, #4]
 8009bfc:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009bfe:	4b23      	ldr	r3, [pc, #140]	; (8009c8c <prvProcessExpiredTimer+0x98>)
 8009c00:	681b      	ldr	r3, [r3, #0]
 8009c02:	68db      	ldr	r3, [r3, #12]
 8009c04:	68db      	ldr	r3, [r3, #12]
 8009c06:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009c08:	697b      	ldr	r3, [r7, #20]
 8009c0a:	3304      	adds	r3, #4
 8009c0c:	4618      	mov	r0, r3
 8009c0e:	f7fe fa51 	bl	80080b4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009c12:	697b      	ldr	r3, [r7, #20]
 8009c14:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8009c18:	f003 0304 	and.w	r3, r3, #4
 8009c1c:	2b00      	cmp	r3, #0
 8009c1e:	d024      	beq.n	8009c6a <prvProcessExpiredTimer+0x76>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8009c20:	697b      	ldr	r3, [r7, #20]
 8009c22:	699a      	ldr	r2, [r3, #24]
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	18d1      	adds	r1, r2, r3
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	683a      	ldr	r2, [r7, #0]
 8009c2c:	6978      	ldr	r0, [r7, #20]
 8009c2e:	f000 f8d3 	bl	8009dd8 <prvInsertTimerInActiveList>
 8009c32:	4603      	mov	r3, r0
 8009c34:	2b00      	cmp	r3, #0
 8009c36:	d021      	beq.n	8009c7c <prvProcessExpiredTimer+0x88>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009c38:	2300      	movs	r3, #0
 8009c3a:	9300      	str	r3, [sp, #0]
 8009c3c:	2300      	movs	r3, #0
 8009c3e:	687a      	ldr	r2, [r7, #4]
 8009c40:	2100      	movs	r1, #0
 8009c42:	6978      	ldr	r0, [r7, #20]
 8009c44:	f7ff ff86 	bl	8009b54 <xTimerGenericCommand>
 8009c48:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8009c4a:	693b      	ldr	r3, [r7, #16]
 8009c4c:	2b00      	cmp	r3, #0
 8009c4e:	d115      	bne.n	8009c7c <prvProcessExpiredTimer+0x88>
	__asm volatile
 8009c50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c54:	b672      	cpsid	i
 8009c56:	f383 8811 	msr	BASEPRI, r3
 8009c5a:	f3bf 8f6f 	isb	sy
 8009c5e:	f3bf 8f4f 	dsb	sy
 8009c62:	b662      	cpsie	i
 8009c64:	60fb      	str	r3, [r7, #12]
}
 8009c66:	bf00      	nop
 8009c68:	e7fe      	b.n	8009c68 <prvProcessExpiredTimer+0x74>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009c6a:	697b      	ldr	r3, [r7, #20]
 8009c6c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8009c70:	f023 0301 	bic.w	r3, r3, #1
 8009c74:	b2da      	uxtb	r2, r3
 8009c76:	697b      	ldr	r3, [r7, #20]
 8009c78:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009c7c:	697b      	ldr	r3, [r7, #20]
 8009c7e:	6a1b      	ldr	r3, [r3, #32]
 8009c80:	6978      	ldr	r0, [r7, #20]
 8009c82:	4798      	blx	r3
}
 8009c84:	bf00      	nop
 8009c86:	3718      	adds	r7, #24
 8009c88:	46bd      	mov	sp, r7
 8009c8a:	bd80      	pop	{r7, pc}
 8009c8c:	200010b4 	.word	0x200010b4

08009c90 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8009c90:	b580      	push	{r7, lr}
 8009c92:	b084      	sub	sp, #16
 8009c94:	af00      	add	r7, sp, #0
 8009c96:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009c98:	f107 0308 	add.w	r3, r7, #8
 8009c9c:	4618      	mov	r0, r3
 8009c9e:	f000 f857 	bl	8009d50 <prvGetNextExpireTime>
 8009ca2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8009ca4:	68bb      	ldr	r3, [r7, #8]
 8009ca6:	4619      	mov	r1, r3
 8009ca8:	68f8      	ldr	r0, [r7, #12]
 8009caa:	f000 f803 	bl	8009cb4 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8009cae:	f000 f8d5 	bl	8009e5c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009cb2:	e7f1      	b.n	8009c98 <prvTimerTask+0x8>

08009cb4 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8009cb4:	b580      	push	{r7, lr}
 8009cb6:	b084      	sub	sp, #16
 8009cb8:	af00      	add	r7, sp, #0
 8009cba:	6078      	str	r0, [r7, #4]
 8009cbc:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8009cbe:	f7ff f965 	bl	8008f8c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009cc2:	f107 0308 	add.w	r3, r7, #8
 8009cc6:	4618      	mov	r0, r3
 8009cc8:	f000 f866 	bl	8009d98 <prvSampleTimeNow>
 8009ccc:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8009cce:	68bb      	ldr	r3, [r7, #8]
 8009cd0:	2b00      	cmp	r3, #0
 8009cd2:	d130      	bne.n	8009d36 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8009cd4:	683b      	ldr	r3, [r7, #0]
 8009cd6:	2b00      	cmp	r3, #0
 8009cd8:	d10a      	bne.n	8009cf0 <prvProcessTimerOrBlockTask+0x3c>
 8009cda:	687a      	ldr	r2, [r7, #4]
 8009cdc:	68fb      	ldr	r3, [r7, #12]
 8009cde:	429a      	cmp	r2, r3
 8009ce0:	d806      	bhi.n	8009cf0 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8009ce2:	f7ff f961 	bl	8008fa8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8009ce6:	68f9      	ldr	r1, [r7, #12]
 8009ce8:	6878      	ldr	r0, [r7, #4]
 8009cea:	f7ff ff83 	bl	8009bf4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8009cee:	e024      	b.n	8009d3a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8009cf0:	683b      	ldr	r3, [r7, #0]
 8009cf2:	2b00      	cmp	r3, #0
 8009cf4:	d008      	beq.n	8009d08 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8009cf6:	4b13      	ldr	r3, [pc, #76]	; (8009d44 <prvProcessTimerOrBlockTask+0x90>)
 8009cf8:	681b      	ldr	r3, [r3, #0]
 8009cfa:	681b      	ldr	r3, [r3, #0]
 8009cfc:	2b00      	cmp	r3, #0
 8009cfe:	d101      	bne.n	8009d04 <prvProcessTimerOrBlockTask+0x50>
 8009d00:	2301      	movs	r3, #1
 8009d02:	e000      	b.n	8009d06 <prvProcessTimerOrBlockTask+0x52>
 8009d04:	2300      	movs	r3, #0
 8009d06:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8009d08:	4b0f      	ldr	r3, [pc, #60]	; (8009d48 <prvProcessTimerOrBlockTask+0x94>)
 8009d0a:	6818      	ldr	r0, [r3, #0]
 8009d0c:	687a      	ldr	r2, [r7, #4]
 8009d0e:	68fb      	ldr	r3, [r7, #12]
 8009d10:	1ad3      	subs	r3, r2, r3
 8009d12:	683a      	ldr	r2, [r7, #0]
 8009d14:	4619      	mov	r1, r3
 8009d16:	f7fe fec9 	bl	8008aac <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8009d1a:	f7ff f945 	bl	8008fa8 <xTaskResumeAll>
 8009d1e:	4603      	mov	r3, r0
 8009d20:	2b00      	cmp	r3, #0
 8009d22:	d10a      	bne.n	8009d3a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8009d24:	4b09      	ldr	r3, [pc, #36]	; (8009d4c <prvProcessTimerOrBlockTask+0x98>)
 8009d26:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009d2a:	601a      	str	r2, [r3, #0]
 8009d2c:	f3bf 8f4f 	dsb	sy
 8009d30:	f3bf 8f6f 	isb	sy
}
 8009d34:	e001      	b.n	8009d3a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8009d36:	f7ff f937 	bl	8008fa8 <xTaskResumeAll>
}
 8009d3a:	bf00      	nop
 8009d3c:	3710      	adds	r7, #16
 8009d3e:	46bd      	mov	sp, r7
 8009d40:	bd80      	pop	{r7, pc}
 8009d42:	bf00      	nop
 8009d44:	200010b8 	.word	0x200010b8
 8009d48:	200010bc 	.word	0x200010bc
 8009d4c:	e000ed04 	.word	0xe000ed04

08009d50 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8009d50:	b480      	push	{r7}
 8009d52:	b085      	sub	sp, #20
 8009d54:	af00      	add	r7, sp, #0
 8009d56:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8009d58:	4b0e      	ldr	r3, [pc, #56]	; (8009d94 <prvGetNextExpireTime+0x44>)
 8009d5a:	681b      	ldr	r3, [r3, #0]
 8009d5c:	681b      	ldr	r3, [r3, #0]
 8009d5e:	2b00      	cmp	r3, #0
 8009d60:	d101      	bne.n	8009d66 <prvGetNextExpireTime+0x16>
 8009d62:	2201      	movs	r2, #1
 8009d64:	e000      	b.n	8009d68 <prvGetNextExpireTime+0x18>
 8009d66:	2200      	movs	r2, #0
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	681b      	ldr	r3, [r3, #0]
 8009d70:	2b00      	cmp	r3, #0
 8009d72:	d105      	bne.n	8009d80 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009d74:	4b07      	ldr	r3, [pc, #28]	; (8009d94 <prvGetNextExpireTime+0x44>)
 8009d76:	681b      	ldr	r3, [r3, #0]
 8009d78:	68db      	ldr	r3, [r3, #12]
 8009d7a:	681b      	ldr	r3, [r3, #0]
 8009d7c:	60fb      	str	r3, [r7, #12]
 8009d7e:	e001      	b.n	8009d84 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8009d80:	2300      	movs	r3, #0
 8009d82:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8009d84:	68fb      	ldr	r3, [r7, #12]
}
 8009d86:	4618      	mov	r0, r3
 8009d88:	3714      	adds	r7, #20
 8009d8a:	46bd      	mov	sp, r7
 8009d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d90:	4770      	bx	lr
 8009d92:	bf00      	nop
 8009d94:	200010b4 	.word	0x200010b4

08009d98 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8009d98:	b580      	push	{r7, lr}
 8009d9a:	b084      	sub	sp, #16
 8009d9c:	af00      	add	r7, sp, #0
 8009d9e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8009da0:	f7ff f9a0 	bl	80090e4 <xTaskGetTickCount>
 8009da4:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8009da6:	4b0b      	ldr	r3, [pc, #44]	; (8009dd4 <prvSampleTimeNow+0x3c>)
 8009da8:	681b      	ldr	r3, [r3, #0]
 8009daa:	68fa      	ldr	r2, [r7, #12]
 8009dac:	429a      	cmp	r2, r3
 8009dae:	d205      	bcs.n	8009dbc <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8009db0:	f000 f91e 	bl	8009ff0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	2201      	movs	r2, #1
 8009db8:	601a      	str	r2, [r3, #0]
 8009dba:	e002      	b.n	8009dc2 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	2200      	movs	r2, #0
 8009dc0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8009dc2:	4a04      	ldr	r2, [pc, #16]	; (8009dd4 <prvSampleTimeNow+0x3c>)
 8009dc4:	68fb      	ldr	r3, [r7, #12]
 8009dc6:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8009dc8:	68fb      	ldr	r3, [r7, #12]
}
 8009dca:	4618      	mov	r0, r3
 8009dcc:	3710      	adds	r7, #16
 8009dce:	46bd      	mov	sp, r7
 8009dd0:	bd80      	pop	{r7, pc}
 8009dd2:	bf00      	nop
 8009dd4:	200010c4 	.word	0x200010c4

08009dd8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8009dd8:	b580      	push	{r7, lr}
 8009dda:	b086      	sub	sp, #24
 8009ddc:	af00      	add	r7, sp, #0
 8009dde:	60f8      	str	r0, [r7, #12]
 8009de0:	60b9      	str	r1, [r7, #8]
 8009de2:	607a      	str	r2, [r7, #4]
 8009de4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8009de6:	2300      	movs	r3, #0
 8009de8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8009dea:	68fb      	ldr	r3, [r7, #12]
 8009dec:	68ba      	ldr	r2, [r7, #8]
 8009dee:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009df0:	68fb      	ldr	r3, [r7, #12]
 8009df2:	68fa      	ldr	r2, [r7, #12]
 8009df4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8009df6:	68ba      	ldr	r2, [r7, #8]
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	429a      	cmp	r2, r3
 8009dfc:	d812      	bhi.n	8009e24 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009dfe:	687a      	ldr	r2, [r7, #4]
 8009e00:	683b      	ldr	r3, [r7, #0]
 8009e02:	1ad2      	subs	r2, r2, r3
 8009e04:	68fb      	ldr	r3, [r7, #12]
 8009e06:	699b      	ldr	r3, [r3, #24]
 8009e08:	429a      	cmp	r2, r3
 8009e0a:	d302      	bcc.n	8009e12 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8009e0c:	2301      	movs	r3, #1
 8009e0e:	617b      	str	r3, [r7, #20]
 8009e10:	e01b      	b.n	8009e4a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8009e12:	4b10      	ldr	r3, [pc, #64]	; (8009e54 <prvInsertTimerInActiveList+0x7c>)
 8009e14:	681a      	ldr	r2, [r3, #0]
 8009e16:	68fb      	ldr	r3, [r7, #12]
 8009e18:	3304      	adds	r3, #4
 8009e1a:	4619      	mov	r1, r3
 8009e1c:	4610      	mov	r0, r2
 8009e1e:	f7fe f910 	bl	8008042 <vListInsert>
 8009e22:	e012      	b.n	8009e4a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8009e24:	687a      	ldr	r2, [r7, #4]
 8009e26:	683b      	ldr	r3, [r7, #0]
 8009e28:	429a      	cmp	r2, r3
 8009e2a:	d206      	bcs.n	8009e3a <prvInsertTimerInActiveList+0x62>
 8009e2c:	68ba      	ldr	r2, [r7, #8]
 8009e2e:	683b      	ldr	r3, [r7, #0]
 8009e30:	429a      	cmp	r2, r3
 8009e32:	d302      	bcc.n	8009e3a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8009e34:	2301      	movs	r3, #1
 8009e36:	617b      	str	r3, [r7, #20]
 8009e38:	e007      	b.n	8009e4a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009e3a:	4b07      	ldr	r3, [pc, #28]	; (8009e58 <prvInsertTimerInActiveList+0x80>)
 8009e3c:	681a      	ldr	r2, [r3, #0]
 8009e3e:	68fb      	ldr	r3, [r7, #12]
 8009e40:	3304      	adds	r3, #4
 8009e42:	4619      	mov	r1, r3
 8009e44:	4610      	mov	r0, r2
 8009e46:	f7fe f8fc 	bl	8008042 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8009e4a:	697b      	ldr	r3, [r7, #20]
}
 8009e4c:	4618      	mov	r0, r3
 8009e4e:	3718      	adds	r7, #24
 8009e50:	46bd      	mov	sp, r7
 8009e52:	bd80      	pop	{r7, pc}
 8009e54:	200010b8 	.word	0x200010b8
 8009e58:	200010b4 	.word	0x200010b4

08009e5c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8009e5c:	b580      	push	{r7, lr}
 8009e5e:	b08c      	sub	sp, #48	; 0x30
 8009e60:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009e62:	e0b2      	b.n	8009fca <prvProcessReceivedCommands+0x16e>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8009e64:	68bb      	ldr	r3, [r7, #8]
 8009e66:	2b00      	cmp	r3, #0
 8009e68:	f2c0 80ae 	blt.w	8009fc8 <prvProcessReceivedCommands+0x16c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8009e6c:	693b      	ldr	r3, [r7, #16]
 8009e6e:	627b      	str	r3, [r7, #36]	; 0x24

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8009e70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e72:	695b      	ldr	r3, [r3, #20]
 8009e74:	2b00      	cmp	r3, #0
 8009e76:	d004      	beq.n	8009e82 <prvProcessReceivedCommands+0x26>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009e78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e7a:	3304      	adds	r3, #4
 8009e7c:	4618      	mov	r0, r3
 8009e7e:	f7fe f919 	bl	80080b4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009e82:	1d3b      	adds	r3, r7, #4
 8009e84:	4618      	mov	r0, r3
 8009e86:	f7ff ff87 	bl	8009d98 <prvSampleTimeNow>
 8009e8a:	6238      	str	r0, [r7, #32]

			switch( xMessage.xMessageID )
 8009e8c:	68bb      	ldr	r3, [r7, #8]
 8009e8e:	2b09      	cmp	r3, #9
 8009e90:	f200 809b 	bhi.w	8009fca <prvProcessReceivedCommands+0x16e>
 8009e94:	a201      	add	r2, pc, #4	; (adr r2, 8009e9c <prvProcessReceivedCommands+0x40>)
 8009e96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e9a:	bf00      	nop
 8009e9c:	08009ec5 	.word	0x08009ec5
 8009ea0:	08009ec5 	.word	0x08009ec5
 8009ea4:	08009ec5 	.word	0x08009ec5
 8009ea8:	08009f3d 	.word	0x08009f3d
 8009eac:	08009f51 	.word	0x08009f51
 8009eb0:	08009f9f 	.word	0x08009f9f
 8009eb4:	08009ec5 	.word	0x08009ec5
 8009eb8:	08009ec5 	.word	0x08009ec5
 8009ebc:	08009f3d 	.word	0x08009f3d
 8009ec0:	08009f51 	.word	0x08009f51
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009ec4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ec6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8009eca:	f043 0301 	orr.w	r3, r3, #1
 8009ece:	b2da      	uxtb	r2, r3
 8009ed0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ed2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8009ed6:	68fa      	ldr	r2, [r7, #12]
 8009ed8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009eda:	699b      	ldr	r3, [r3, #24]
 8009edc:	18d1      	adds	r1, r2, r3
 8009ede:	68fb      	ldr	r3, [r7, #12]
 8009ee0:	6a3a      	ldr	r2, [r7, #32]
 8009ee2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8009ee4:	f7ff ff78 	bl	8009dd8 <prvInsertTimerInActiveList>
 8009ee8:	4603      	mov	r3, r0
 8009eea:	2b00      	cmp	r3, #0
 8009eec:	d06d      	beq.n	8009fca <prvProcessReceivedCommands+0x16e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009eee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ef0:	6a1b      	ldr	r3, [r3, #32]
 8009ef2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8009ef4:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009ef6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ef8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8009efc:	f003 0304 	and.w	r3, r3, #4
 8009f00:	2b00      	cmp	r3, #0
 8009f02:	d062      	beq.n	8009fca <prvProcessReceivedCommands+0x16e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8009f04:	68fa      	ldr	r2, [r7, #12]
 8009f06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f08:	699b      	ldr	r3, [r3, #24]
 8009f0a:	441a      	add	r2, r3
 8009f0c:	2300      	movs	r3, #0
 8009f0e:	9300      	str	r3, [sp, #0]
 8009f10:	2300      	movs	r3, #0
 8009f12:	2100      	movs	r1, #0
 8009f14:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8009f16:	f7ff fe1d 	bl	8009b54 <xTimerGenericCommand>
 8009f1a:	61f8      	str	r0, [r7, #28]
							configASSERT( xResult );
 8009f1c:	69fb      	ldr	r3, [r7, #28]
 8009f1e:	2b00      	cmp	r3, #0
 8009f20:	d153      	bne.n	8009fca <prvProcessReceivedCommands+0x16e>
	__asm volatile
 8009f22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f26:	b672      	cpsid	i
 8009f28:	f383 8811 	msr	BASEPRI, r3
 8009f2c:	f3bf 8f6f 	isb	sy
 8009f30:	f3bf 8f4f 	dsb	sy
 8009f34:	b662      	cpsie	i
 8009f36:	61bb      	str	r3, [r7, #24]
}
 8009f38:	bf00      	nop
 8009f3a:	e7fe      	b.n	8009f3a <prvProcessReceivedCommands+0xde>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009f3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f3e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8009f42:	f023 0301 	bic.w	r3, r3, #1
 8009f46:	b2da      	uxtb	r2, r3
 8009f48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f4a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
					break;
 8009f4e:	e03c      	b.n	8009fca <prvProcessReceivedCommands+0x16e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009f50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f52:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8009f56:	f043 0301 	orr.w	r3, r3, #1
 8009f5a:	b2da      	uxtb	r2, r3
 8009f5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f5e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8009f62:	68fa      	ldr	r2, [r7, #12]
 8009f64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f66:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8009f68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f6a:	699b      	ldr	r3, [r3, #24]
 8009f6c:	2b00      	cmp	r3, #0
 8009f6e:	d10c      	bne.n	8009f8a <prvProcessReceivedCommands+0x12e>
	__asm volatile
 8009f70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f74:	b672      	cpsid	i
 8009f76:	f383 8811 	msr	BASEPRI, r3
 8009f7a:	f3bf 8f6f 	isb	sy
 8009f7e:	f3bf 8f4f 	dsb	sy
 8009f82:	b662      	cpsie	i
 8009f84:	617b      	str	r3, [r7, #20]
}
 8009f86:	bf00      	nop
 8009f88:	e7fe      	b.n	8009f88 <prvProcessReceivedCommands+0x12c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8009f8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f8c:	699a      	ldr	r2, [r3, #24]
 8009f8e:	6a3b      	ldr	r3, [r7, #32]
 8009f90:	18d1      	adds	r1, r2, r3
 8009f92:	6a3b      	ldr	r3, [r7, #32]
 8009f94:	6a3a      	ldr	r2, [r7, #32]
 8009f96:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8009f98:	f7ff ff1e 	bl	8009dd8 <prvInsertTimerInActiveList>
					break;
 8009f9c:	e015      	b.n	8009fca <prvProcessReceivedCommands+0x16e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8009f9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009fa0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8009fa4:	f003 0302 	and.w	r3, r3, #2
 8009fa8:	2b00      	cmp	r3, #0
 8009faa:	d103      	bne.n	8009fb4 <prvProcessReceivedCommands+0x158>
						{
							vPortFree( pxTimer );
 8009fac:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8009fae:	f000 fbcb 	bl	800a748 <vPortFree>
 8009fb2:	e00a      	b.n	8009fca <prvProcessReceivedCommands+0x16e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009fb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009fb6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8009fba:	f023 0301 	bic.w	r3, r3, #1
 8009fbe:	b2da      	uxtb	r2, r3
 8009fc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009fc2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8009fc6:	e000      	b.n	8009fca <prvProcessReceivedCommands+0x16e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8009fc8:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009fca:	4b08      	ldr	r3, [pc, #32]	; (8009fec <prvProcessReceivedCommands+0x190>)
 8009fcc:	681b      	ldr	r3, [r3, #0]
 8009fce:	f107 0108 	add.w	r1, r7, #8
 8009fd2:	2200      	movs	r2, #0
 8009fd4:	4618      	mov	r0, r3
 8009fd6:	f7fe fb49 	bl	800866c <xQueueReceive>
 8009fda:	4603      	mov	r3, r0
 8009fdc:	2b00      	cmp	r3, #0
 8009fde:	f47f af41 	bne.w	8009e64 <prvProcessReceivedCommands+0x8>
	}
}
 8009fe2:	bf00      	nop
 8009fe4:	bf00      	nop
 8009fe6:	3728      	adds	r7, #40	; 0x28
 8009fe8:	46bd      	mov	sp, r7
 8009fea:	bd80      	pop	{r7, pc}
 8009fec:	200010bc 	.word	0x200010bc

08009ff0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8009ff0:	b580      	push	{r7, lr}
 8009ff2:	b088      	sub	sp, #32
 8009ff4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009ff6:	e04a      	b.n	800a08e <prvSwitchTimerLists+0x9e>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009ff8:	4b2e      	ldr	r3, [pc, #184]	; (800a0b4 <prvSwitchTimerLists+0xc4>)
 8009ffa:	681b      	ldr	r3, [r3, #0]
 8009ffc:	68db      	ldr	r3, [r3, #12]
 8009ffe:	681b      	ldr	r3, [r3, #0]
 800a000:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a002:	4b2c      	ldr	r3, [pc, #176]	; (800a0b4 <prvSwitchTimerLists+0xc4>)
 800a004:	681b      	ldr	r3, [r3, #0]
 800a006:	68db      	ldr	r3, [r3, #12]
 800a008:	68db      	ldr	r3, [r3, #12]
 800a00a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a00c:	68fb      	ldr	r3, [r7, #12]
 800a00e:	3304      	adds	r3, #4
 800a010:	4618      	mov	r0, r3
 800a012:	f7fe f84f 	bl	80080b4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a016:	68fb      	ldr	r3, [r7, #12]
 800a018:	6a1b      	ldr	r3, [r3, #32]
 800a01a:	68f8      	ldr	r0, [r7, #12]
 800a01c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a01e:	68fb      	ldr	r3, [r7, #12]
 800a020:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800a024:	f003 0304 	and.w	r3, r3, #4
 800a028:	2b00      	cmp	r3, #0
 800a02a:	d030      	beq.n	800a08e <prvSwitchTimerLists+0x9e>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800a02c:	68fb      	ldr	r3, [r7, #12]
 800a02e:	699b      	ldr	r3, [r3, #24]
 800a030:	693a      	ldr	r2, [r7, #16]
 800a032:	4413      	add	r3, r2
 800a034:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800a036:	68ba      	ldr	r2, [r7, #8]
 800a038:	693b      	ldr	r3, [r7, #16]
 800a03a:	429a      	cmp	r2, r3
 800a03c:	d90e      	bls.n	800a05c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800a03e:	68fb      	ldr	r3, [r7, #12]
 800a040:	68ba      	ldr	r2, [r7, #8]
 800a042:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a044:	68fb      	ldr	r3, [r7, #12]
 800a046:	68fa      	ldr	r2, [r7, #12]
 800a048:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a04a:	4b1a      	ldr	r3, [pc, #104]	; (800a0b4 <prvSwitchTimerLists+0xc4>)
 800a04c:	681a      	ldr	r2, [r3, #0]
 800a04e:	68fb      	ldr	r3, [r7, #12]
 800a050:	3304      	adds	r3, #4
 800a052:	4619      	mov	r1, r3
 800a054:	4610      	mov	r0, r2
 800a056:	f7fd fff4 	bl	8008042 <vListInsert>
 800a05a:	e018      	b.n	800a08e <prvSwitchTimerLists+0x9e>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a05c:	2300      	movs	r3, #0
 800a05e:	9300      	str	r3, [sp, #0]
 800a060:	2300      	movs	r3, #0
 800a062:	693a      	ldr	r2, [r7, #16]
 800a064:	2100      	movs	r1, #0
 800a066:	68f8      	ldr	r0, [r7, #12]
 800a068:	f7ff fd74 	bl	8009b54 <xTimerGenericCommand>
 800a06c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	2b00      	cmp	r3, #0
 800a072:	d10c      	bne.n	800a08e <prvSwitchTimerLists+0x9e>
	__asm volatile
 800a074:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a078:	b672      	cpsid	i
 800a07a:	f383 8811 	msr	BASEPRI, r3
 800a07e:	f3bf 8f6f 	isb	sy
 800a082:	f3bf 8f4f 	dsb	sy
 800a086:	b662      	cpsie	i
 800a088:	603b      	str	r3, [r7, #0]
}
 800a08a:	bf00      	nop
 800a08c:	e7fe      	b.n	800a08c <prvSwitchTimerLists+0x9c>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a08e:	4b09      	ldr	r3, [pc, #36]	; (800a0b4 <prvSwitchTimerLists+0xc4>)
 800a090:	681b      	ldr	r3, [r3, #0]
 800a092:	681b      	ldr	r3, [r3, #0]
 800a094:	2b00      	cmp	r3, #0
 800a096:	d1af      	bne.n	8009ff8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800a098:	4b06      	ldr	r3, [pc, #24]	; (800a0b4 <prvSwitchTimerLists+0xc4>)
 800a09a:	681b      	ldr	r3, [r3, #0]
 800a09c:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800a09e:	4b06      	ldr	r3, [pc, #24]	; (800a0b8 <prvSwitchTimerLists+0xc8>)
 800a0a0:	681b      	ldr	r3, [r3, #0]
 800a0a2:	4a04      	ldr	r2, [pc, #16]	; (800a0b4 <prvSwitchTimerLists+0xc4>)
 800a0a4:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800a0a6:	4a04      	ldr	r2, [pc, #16]	; (800a0b8 <prvSwitchTimerLists+0xc8>)
 800a0a8:	697b      	ldr	r3, [r7, #20]
 800a0aa:	6013      	str	r3, [r2, #0]
}
 800a0ac:	bf00      	nop
 800a0ae:	3718      	adds	r7, #24
 800a0b0:	46bd      	mov	sp, r7
 800a0b2:	bd80      	pop	{r7, pc}
 800a0b4:	200010b4 	.word	0x200010b4
 800a0b8:	200010b8 	.word	0x200010b8

0800a0bc <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800a0bc:	b580      	push	{r7, lr}
 800a0be:	b082      	sub	sp, #8
 800a0c0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800a0c2:	f000 f94b 	bl	800a35c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800a0c6:	4b15      	ldr	r3, [pc, #84]	; (800a11c <prvCheckForValidListAndQueue+0x60>)
 800a0c8:	681b      	ldr	r3, [r3, #0]
 800a0ca:	2b00      	cmp	r3, #0
 800a0cc:	d120      	bne.n	800a110 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800a0ce:	4814      	ldr	r0, [pc, #80]	; (800a120 <prvCheckForValidListAndQueue+0x64>)
 800a0d0:	f7fd ff66 	bl	8007fa0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800a0d4:	4813      	ldr	r0, [pc, #76]	; (800a124 <prvCheckForValidListAndQueue+0x68>)
 800a0d6:	f7fd ff63 	bl	8007fa0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800a0da:	4b13      	ldr	r3, [pc, #76]	; (800a128 <prvCheckForValidListAndQueue+0x6c>)
 800a0dc:	4a10      	ldr	r2, [pc, #64]	; (800a120 <prvCheckForValidListAndQueue+0x64>)
 800a0de:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800a0e0:	4b12      	ldr	r3, [pc, #72]	; (800a12c <prvCheckForValidListAndQueue+0x70>)
 800a0e2:	4a10      	ldr	r2, [pc, #64]	; (800a124 <prvCheckForValidListAndQueue+0x68>)
 800a0e4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800a0e6:	2300      	movs	r3, #0
 800a0e8:	9300      	str	r3, [sp, #0]
 800a0ea:	4b11      	ldr	r3, [pc, #68]	; (800a130 <prvCheckForValidListAndQueue+0x74>)
 800a0ec:	4a11      	ldr	r2, [pc, #68]	; (800a134 <prvCheckForValidListAndQueue+0x78>)
 800a0ee:	210c      	movs	r1, #12
 800a0f0:	200a      	movs	r0, #10
 800a0f2:	f7fe f873 	bl	80081dc <xQueueGenericCreateStatic>
 800a0f6:	4603      	mov	r3, r0
 800a0f8:	4a08      	ldr	r2, [pc, #32]	; (800a11c <prvCheckForValidListAndQueue+0x60>)
 800a0fa:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800a0fc:	4b07      	ldr	r3, [pc, #28]	; (800a11c <prvCheckForValidListAndQueue+0x60>)
 800a0fe:	681b      	ldr	r3, [r3, #0]
 800a100:	2b00      	cmp	r3, #0
 800a102:	d005      	beq.n	800a110 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800a104:	4b05      	ldr	r3, [pc, #20]	; (800a11c <prvCheckForValidListAndQueue+0x60>)
 800a106:	681b      	ldr	r3, [r3, #0]
 800a108:	490b      	ldr	r1, [pc, #44]	; (800a138 <prvCheckForValidListAndQueue+0x7c>)
 800a10a:	4618      	mov	r0, r3
 800a10c:	f7fe fca4 	bl	8008a58 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a110:	f000 f958 	bl	800a3c4 <vPortExitCritical>
}
 800a114:	bf00      	nop
 800a116:	46bd      	mov	sp, r7
 800a118:	bd80      	pop	{r7, pc}
 800a11a:	bf00      	nop
 800a11c:	200010bc 	.word	0x200010bc
 800a120:	2000108c 	.word	0x2000108c
 800a124:	200010a0 	.word	0x200010a0
 800a128:	200010b4 	.word	0x200010b4
 800a12c:	200010b8 	.word	0x200010b8
 800a130:	20001140 	.word	0x20001140
 800a134:	200010c8 	.word	0x200010c8
 800a138:	0800f450 	.word	0x0800f450

0800a13c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800a13c:	b480      	push	{r7}
 800a13e:	b085      	sub	sp, #20
 800a140:	af00      	add	r7, sp, #0
 800a142:	60f8      	str	r0, [r7, #12]
 800a144:	60b9      	str	r1, [r7, #8]
 800a146:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800a148:	68fb      	ldr	r3, [r7, #12]
 800a14a:	3b04      	subs	r3, #4
 800a14c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a14e:	68fb      	ldr	r3, [r7, #12]
 800a150:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800a154:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a156:	68fb      	ldr	r3, [r7, #12]
 800a158:	3b04      	subs	r3, #4
 800a15a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800a15c:	68bb      	ldr	r3, [r7, #8]
 800a15e:	f023 0201 	bic.w	r2, r3, #1
 800a162:	68fb      	ldr	r3, [r7, #12]
 800a164:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a166:	68fb      	ldr	r3, [r7, #12]
 800a168:	3b04      	subs	r3, #4
 800a16a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800a16c:	4a0c      	ldr	r2, [pc, #48]	; (800a1a0 <pxPortInitialiseStack+0x64>)
 800a16e:	68fb      	ldr	r3, [r7, #12]
 800a170:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800a172:	68fb      	ldr	r3, [r7, #12]
 800a174:	3b14      	subs	r3, #20
 800a176:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800a178:	687a      	ldr	r2, [r7, #4]
 800a17a:	68fb      	ldr	r3, [r7, #12]
 800a17c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800a17e:	68fb      	ldr	r3, [r7, #12]
 800a180:	3b04      	subs	r3, #4
 800a182:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800a184:	68fb      	ldr	r3, [r7, #12]
 800a186:	f06f 0202 	mvn.w	r2, #2
 800a18a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800a18c:	68fb      	ldr	r3, [r7, #12]
 800a18e:	3b20      	subs	r3, #32
 800a190:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800a192:	68fb      	ldr	r3, [r7, #12]
}
 800a194:	4618      	mov	r0, r3
 800a196:	3714      	adds	r7, #20
 800a198:	46bd      	mov	sp, r7
 800a19a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a19e:	4770      	bx	lr
 800a1a0:	0800a1a5 	.word	0x0800a1a5

0800a1a4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800a1a4:	b480      	push	{r7}
 800a1a6:	b085      	sub	sp, #20
 800a1a8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800a1aa:	2300      	movs	r3, #0
 800a1ac:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800a1ae:	4b14      	ldr	r3, [pc, #80]	; (800a200 <prvTaskExitError+0x5c>)
 800a1b0:	681b      	ldr	r3, [r3, #0]
 800a1b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a1b6:	d00c      	beq.n	800a1d2 <prvTaskExitError+0x2e>
	__asm volatile
 800a1b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a1bc:	b672      	cpsid	i
 800a1be:	f383 8811 	msr	BASEPRI, r3
 800a1c2:	f3bf 8f6f 	isb	sy
 800a1c6:	f3bf 8f4f 	dsb	sy
 800a1ca:	b662      	cpsie	i
 800a1cc:	60fb      	str	r3, [r7, #12]
}
 800a1ce:	bf00      	nop
 800a1d0:	e7fe      	b.n	800a1d0 <prvTaskExitError+0x2c>
	__asm volatile
 800a1d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a1d6:	b672      	cpsid	i
 800a1d8:	f383 8811 	msr	BASEPRI, r3
 800a1dc:	f3bf 8f6f 	isb	sy
 800a1e0:	f3bf 8f4f 	dsb	sy
 800a1e4:	b662      	cpsie	i
 800a1e6:	60bb      	str	r3, [r7, #8]
}
 800a1e8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800a1ea:	bf00      	nop
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	2b00      	cmp	r3, #0
 800a1f0:	d0fc      	beq.n	800a1ec <prvTaskExitError+0x48>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800a1f2:	bf00      	nop
 800a1f4:	bf00      	nop
 800a1f6:	3714      	adds	r7, #20
 800a1f8:	46bd      	mov	sp, r7
 800a1fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1fe:	4770      	bx	lr
 800a200:	20000010 	.word	0x20000010
	...

0800a210 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800a210:	4b07      	ldr	r3, [pc, #28]	; (800a230 <pxCurrentTCBConst2>)
 800a212:	6819      	ldr	r1, [r3, #0]
 800a214:	6808      	ldr	r0, [r1, #0]
 800a216:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a21a:	f380 8809 	msr	PSP, r0
 800a21e:	f3bf 8f6f 	isb	sy
 800a222:	f04f 0000 	mov.w	r0, #0
 800a226:	f380 8811 	msr	BASEPRI, r0
 800a22a:	4770      	bx	lr
 800a22c:	f3af 8000 	nop.w

0800a230 <pxCurrentTCBConst2>:
 800a230:	20000f60 	.word	0x20000f60
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800a234:	bf00      	nop
 800a236:	bf00      	nop

0800a238 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800a238:	4808      	ldr	r0, [pc, #32]	; (800a25c <prvPortStartFirstTask+0x24>)
 800a23a:	6800      	ldr	r0, [r0, #0]
 800a23c:	6800      	ldr	r0, [r0, #0]
 800a23e:	f380 8808 	msr	MSP, r0
 800a242:	f04f 0000 	mov.w	r0, #0
 800a246:	f380 8814 	msr	CONTROL, r0
 800a24a:	b662      	cpsie	i
 800a24c:	b661      	cpsie	f
 800a24e:	f3bf 8f4f 	dsb	sy
 800a252:	f3bf 8f6f 	isb	sy
 800a256:	df00      	svc	0
 800a258:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800a25a:	bf00      	nop
 800a25c:	e000ed08 	.word	0xe000ed08

0800a260 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800a260:	b580      	push	{r7, lr}
 800a262:	b084      	sub	sp, #16
 800a264:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800a266:	4b37      	ldr	r3, [pc, #220]	; (800a344 <xPortStartScheduler+0xe4>)
 800a268:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a26a:	68fb      	ldr	r3, [r7, #12]
 800a26c:	781b      	ldrb	r3, [r3, #0]
 800a26e:	b2db      	uxtb	r3, r3
 800a270:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800a272:	68fb      	ldr	r3, [r7, #12]
 800a274:	22ff      	movs	r2, #255	; 0xff
 800a276:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800a278:	68fb      	ldr	r3, [r7, #12]
 800a27a:	781b      	ldrb	r3, [r3, #0]
 800a27c:	b2db      	uxtb	r3, r3
 800a27e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a280:	78fb      	ldrb	r3, [r7, #3]
 800a282:	b2db      	uxtb	r3, r3
 800a284:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800a288:	b2da      	uxtb	r2, r3
 800a28a:	4b2f      	ldr	r3, [pc, #188]	; (800a348 <xPortStartScheduler+0xe8>)
 800a28c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a28e:	4b2f      	ldr	r3, [pc, #188]	; (800a34c <xPortStartScheduler+0xec>)
 800a290:	2207      	movs	r2, #7
 800a292:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a294:	e009      	b.n	800a2aa <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800a296:	4b2d      	ldr	r3, [pc, #180]	; (800a34c <xPortStartScheduler+0xec>)
 800a298:	681b      	ldr	r3, [r3, #0]
 800a29a:	3b01      	subs	r3, #1
 800a29c:	4a2b      	ldr	r2, [pc, #172]	; (800a34c <xPortStartScheduler+0xec>)
 800a29e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800a2a0:	78fb      	ldrb	r3, [r7, #3]
 800a2a2:	b2db      	uxtb	r3, r3
 800a2a4:	005b      	lsls	r3, r3, #1
 800a2a6:	b2db      	uxtb	r3, r3
 800a2a8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a2aa:	78fb      	ldrb	r3, [r7, #3]
 800a2ac:	b2db      	uxtb	r3, r3
 800a2ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a2b2:	2b80      	cmp	r3, #128	; 0x80
 800a2b4:	d0ef      	beq.n	800a296 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800a2b6:	4b25      	ldr	r3, [pc, #148]	; (800a34c <xPortStartScheduler+0xec>)
 800a2b8:	681b      	ldr	r3, [r3, #0]
 800a2ba:	f1c3 0307 	rsb	r3, r3, #7
 800a2be:	2b04      	cmp	r3, #4
 800a2c0:	d00c      	beq.n	800a2dc <xPortStartScheduler+0x7c>
	__asm volatile
 800a2c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a2c6:	b672      	cpsid	i
 800a2c8:	f383 8811 	msr	BASEPRI, r3
 800a2cc:	f3bf 8f6f 	isb	sy
 800a2d0:	f3bf 8f4f 	dsb	sy
 800a2d4:	b662      	cpsie	i
 800a2d6:	60bb      	str	r3, [r7, #8]
}
 800a2d8:	bf00      	nop
 800a2da:	e7fe      	b.n	800a2da <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800a2dc:	4b1b      	ldr	r3, [pc, #108]	; (800a34c <xPortStartScheduler+0xec>)
 800a2de:	681b      	ldr	r3, [r3, #0]
 800a2e0:	021b      	lsls	r3, r3, #8
 800a2e2:	4a1a      	ldr	r2, [pc, #104]	; (800a34c <xPortStartScheduler+0xec>)
 800a2e4:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800a2e6:	4b19      	ldr	r3, [pc, #100]	; (800a34c <xPortStartScheduler+0xec>)
 800a2e8:	681b      	ldr	r3, [r3, #0]
 800a2ea:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800a2ee:	4a17      	ldr	r2, [pc, #92]	; (800a34c <xPortStartScheduler+0xec>)
 800a2f0:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a2f2:	687b      	ldr	r3, [r7, #4]
 800a2f4:	b2da      	uxtb	r2, r3
 800a2f6:	68fb      	ldr	r3, [r7, #12]
 800a2f8:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800a2fa:	4b15      	ldr	r3, [pc, #84]	; (800a350 <xPortStartScheduler+0xf0>)
 800a2fc:	681b      	ldr	r3, [r3, #0]
 800a2fe:	4a14      	ldr	r2, [pc, #80]	; (800a350 <xPortStartScheduler+0xf0>)
 800a300:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800a304:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800a306:	4b12      	ldr	r3, [pc, #72]	; (800a350 <xPortStartScheduler+0xf0>)
 800a308:	681b      	ldr	r3, [r3, #0]
 800a30a:	4a11      	ldr	r2, [pc, #68]	; (800a350 <xPortStartScheduler+0xf0>)
 800a30c:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800a310:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800a312:	f000 f8dd 	bl	800a4d0 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800a316:	4b0f      	ldr	r3, [pc, #60]	; (800a354 <xPortStartScheduler+0xf4>)
 800a318:	2200      	movs	r2, #0
 800a31a:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800a31c:	f000 f8fc 	bl	800a518 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800a320:	4b0d      	ldr	r3, [pc, #52]	; (800a358 <xPortStartScheduler+0xf8>)
 800a322:	681b      	ldr	r3, [r3, #0]
 800a324:	4a0c      	ldr	r2, [pc, #48]	; (800a358 <xPortStartScheduler+0xf8>)
 800a326:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800a32a:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800a32c:	f7ff ff84 	bl	800a238 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800a330:	f7fe ffa2 	bl	8009278 <vTaskSwitchContext>
	prvTaskExitError();
 800a334:	f7ff ff36 	bl	800a1a4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800a338:	2300      	movs	r3, #0
}
 800a33a:	4618      	mov	r0, r3
 800a33c:	3710      	adds	r7, #16
 800a33e:	46bd      	mov	sp, r7
 800a340:	bd80      	pop	{r7, pc}
 800a342:	bf00      	nop
 800a344:	e000e400 	.word	0xe000e400
 800a348:	20001188 	.word	0x20001188
 800a34c:	2000118c 	.word	0x2000118c
 800a350:	e000ed20 	.word	0xe000ed20
 800a354:	20000010 	.word	0x20000010
 800a358:	e000ef34 	.word	0xe000ef34

0800a35c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800a35c:	b480      	push	{r7}
 800a35e:	b083      	sub	sp, #12
 800a360:	af00      	add	r7, sp, #0
	__asm volatile
 800a362:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a366:	b672      	cpsid	i
 800a368:	f383 8811 	msr	BASEPRI, r3
 800a36c:	f3bf 8f6f 	isb	sy
 800a370:	f3bf 8f4f 	dsb	sy
 800a374:	b662      	cpsie	i
 800a376:	607b      	str	r3, [r7, #4]
}
 800a378:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800a37a:	4b10      	ldr	r3, [pc, #64]	; (800a3bc <vPortEnterCritical+0x60>)
 800a37c:	681b      	ldr	r3, [r3, #0]
 800a37e:	3301      	adds	r3, #1
 800a380:	4a0e      	ldr	r2, [pc, #56]	; (800a3bc <vPortEnterCritical+0x60>)
 800a382:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800a384:	4b0d      	ldr	r3, [pc, #52]	; (800a3bc <vPortEnterCritical+0x60>)
 800a386:	681b      	ldr	r3, [r3, #0]
 800a388:	2b01      	cmp	r3, #1
 800a38a:	d111      	bne.n	800a3b0 <vPortEnterCritical+0x54>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800a38c:	4b0c      	ldr	r3, [pc, #48]	; (800a3c0 <vPortEnterCritical+0x64>)
 800a38e:	681b      	ldr	r3, [r3, #0]
 800a390:	b2db      	uxtb	r3, r3
 800a392:	2b00      	cmp	r3, #0
 800a394:	d00c      	beq.n	800a3b0 <vPortEnterCritical+0x54>
	__asm volatile
 800a396:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a39a:	b672      	cpsid	i
 800a39c:	f383 8811 	msr	BASEPRI, r3
 800a3a0:	f3bf 8f6f 	isb	sy
 800a3a4:	f3bf 8f4f 	dsb	sy
 800a3a8:	b662      	cpsie	i
 800a3aa:	603b      	str	r3, [r7, #0]
}
 800a3ac:	bf00      	nop
 800a3ae:	e7fe      	b.n	800a3ae <vPortEnterCritical+0x52>
	}
}
 800a3b0:	bf00      	nop
 800a3b2:	370c      	adds	r7, #12
 800a3b4:	46bd      	mov	sp, r7
 800a3b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3ba:	4770      	bx	lr
 800a3bc:	20000010 	.word	0x20000010
 800a3c0:	e000ed04 	.word	0xe000ed04

0800a3c4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800a3c4:	b480      	push	{r7}
 800a3c6:	b083      	sub	sp, #12
 800a3c8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800a3ca:	4b13      	ldr	r3, [pc, #76]	; (800a418 <vPortExitCritical+0x54>)
 800a3cc:	681b      	ldr	r3, [r3, #0]
 800a3ce:	2b00      	cmp	r3, #0
 800a3d0:	d10c      	bne.n	800a3ec <vPortExitCritical+0x28>
	__asm volatile
 800a3d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a3d6:	b672      	cpsid	i
 800a3d8:	f383 8811 	msr	BASEPRI, r3
 800a3dc:	f3bf 8f6f 	isb	sy
 800a3e0:	f3bf 8f4f 	dsb	sy
 800a3e4:	b662      	cpsie	i
 800a3e6:	607b      	str	r3, [r7, #4]
}
 800a3e8:	bf00      	nop
 800a3ea:	e7fe      	b.n	800a3ea <vPortExitCritical+0x26>
	uxCriticalNesting--;
 800a3ec:	4b0a      	ldr	r3, [pc, #40]	; (800a418 <vPortExitCritical+0x54>)
 800a3ee:	681b      	ldr	r3, [r3, #0]
 800a3f0:	3b01      	subs	r3, #1
 800a3f2:	4a09      	ldr	r2, [pc, #36]	; (800a418 <vPortExitCritical+0x54>)
 800a3f4:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800a3f6:	4b08      	ldr	r3, [pc, #32]	; (800a418 <vPortExitCritical+0x54>)
 800a3f8:	681b      	ldr	r3, [r3, #0]
 800a3fa:	2b00      	cmp	r3, #0
 800a3fc:	d105      	bne.n	800a40a <vPortExitCritical+0x46>
 800a3fe:	2300      	movs	r3, #0
 800a400:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a402:	683b      	ldr	r3, [r7, #0]
 800a404:	f383 8811 	msr	BASEPRI, r3
}
 800a408:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800a40a:	bf00      	nop
 800a40c:	370c      	adds	r7, #12
 800a40e:	46bd      	mov	sp, r7
 800a410:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a414:	4770      	bx	lr
 800a416:	bf00      	nop
 800a418:	20000010 	.word	0x20000010
 800a41c:	00000000 	.word	0x00000000

0800a420 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800a420:	f3ef 8009 	mrs	r0, PSP
 800a424:	f3bf 8f6f 	isb	sy
 800a428:	4b15      	ldr	r3, [pc, #84]	; (800a480 <pxCurrentTCBConst>)
 800a42a:	681a      	ldr	r2, [r3, #0]
 800a42c:	f01e 0f10 	tst.w	lr, #16
 800a430:	bf08      	it	eq
 800a432:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800a436:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a43a:	6010      	str	r0, [r2, #0]
 800a43c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800a440:	f04f 0050 	mov.w	r0, #80	; 0x50
 800a444:	b672      	cpsid	i
 800a446:	f380 8811 	msr	BASEPRI, r0
 800a44a:	f3bf 8f4f 	dsb	sy
 800a44e:	f3bf 8f6f 	isb	sy
 800a452:	b662      	cpsie	i
 800a454:	f7fe ff10 	bl	8009278 <vTaskSwitchContext>
 800a458:	f04f 0000 	mov.w	r0, #0
 800a45c:	f380 8811 	msr	BASEPRI, r0
 800a460:	bc09      	pop	{r0, r3}
 800a462:	6819      	ldr	r1, [r3, #0]
 800a464:	6808      	ldr	r0, [r1, #0]
 800a466:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a46a:	f01e 0f10 	tst.w	lr, #16
 800a46e:	bf08      	it	eq
 800a470:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800a474:	f380 8809 	msr	PSP, r0
 800a478:	f3bf 8f6f 	isb	sy
 800a47c:	4770      	bx	lr
 800a47e:	bf00      	nop

0800a480 <pxCurrentTCBConst>:
 800a480:	20000f60 	.word	0x20000f60
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800a484:	bf00      	nop
 800a486:	bf00      	nop

0800a488 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800a488:	b580      	push	{r7, lr}
 800a48a:	b082      	sub	sp, #8
 800a48c:	af00      	add	r7, sp, #0
	__asm volatile
 800a48e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a492:	b672      	cpsid	i
 800a494:	f383 8811 	msr	BASEPRI, r3
 800a498:	f3bf 8f6f 	isb	sy
 800a49c:	f3bf 8f4f 	dsb	sy
 800a4a0:	b662      	cpsie	i
 800a4a2:	607b      	str	r3, [r7, #4]
}
 800a4a4:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800a4a6:	f7fe fe2d 	bl	8009104 <xTaskIncrementTick>
 800a4aa:	4603      	mov	r3, r0
 800a4ac:	2b00      	cmp	r3, #0
 800a4ae:	d003      	beq.n	800a4b8 <xPortSysTickHandler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a4b0:	4b06      	ldr	r3, [pc, #24]	; (800a4cc <xPortSysTickHandler+0x44>)
 800a4b2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a4b6:	601a      	str	r2, [r3, #0]
 800a4b8:	2300      	movs	r3, #0
 800a4ba:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a4bc:	683b      	ldr	r3, [r7, #0]
 800a4be:	f383 8811 	msr	BASEPRI, r3
}
 800a4c2:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800a4c4:	bf00      	nop
 800a4c6:	3708      	adds	r7, #8
 800a4c8:	46bd      	mov	sp, r7
 800a4ca:	bd80      	pop	{r7, pc}
 800a4cc:	e000ed04 	.word	0xe000ed04

0800a4d0 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800a4d0:	b480      	push	{r7}
 800a4d2:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a4d4:	4b0b      	ldr	r3, [pc, #44]	; (800a504 <vPortSetupTimerInterrupt+0x34>)
 800a4d6:	2200      	movs	r2, #0
 800a4d8:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a4da:	4b0b      	ldr	r3, [pc, #44]	; (800a508 <vPortSetupTimerInterrupt+0x38>)
 800a4dc:	2200      	movs	r2, #0
 800a4de:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a4e0:	4b0a      	ldr	r3, [pc, #40]	; (800a50c <vPortSetupTimerInterrupt+0x3c>)
 800a4e2:	681b      	ldr	r3, [r3, #0]
 800a4e4:	4a0a      	ldr	r2, [pc, #40]	; (800a510 <vPortSetupTimerInterrupt+0x40>)
 800a4e6:	fba2 2303 	umull	r2, r3, r2, r3
 800a4ea:	099b      	lsrs	r3, r3, #6
 800a4ec:	4a09      	ldr	r2, [pc, #36]	; (800a514 <vPortSetupTimerInterrupt+0x44>)
 800a4ee:	3b01      	subs	r3, #1
 800a4f0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a4f2:	4b04      	ldr	r3, [pc, #16]	; (800a504 <vPortSetupTimerInterrupt+0x34>)
 800a4f4:	2207      	movs	r2, #7
 800a4f6:	601a      	str	r2, [r3, #0]
}
 800a4f8:	bf00      	nop
 800a4fa:	46bd      	mov	sp, r7
 800a4fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a500:	4770      	bx	lr
 800a502:	bf00      	nop
 800a504:	e000e010 	.word	0xe000e010
 800a508:	e000e018 	.word	0xe000e018
 800a50c:	20000004 	.word	0x20000004
 800a510:	10624dd3 	.word	0x10624dd3
 800a514:	e000e014 	.word	0xe000e014

0800a518 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800a518:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800a528 <vPortEnableVFP+0x10>
 800a51c:	6801      	ldr	r1, [r0, #0]
 800a51e:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800a522:	6001      	str	r1, [r0, #0]
 800a524:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800a526:	bf00      	nop
 800a528:	e000ed88 	.word	0xe000ed88

0800a52c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800a52c:	b480      	push	{r7}
 800a52e:	b085      	sub	sp, #20
 800a530:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800a532:	f3ef 8305 	mrs	r3, IPSR
 800a536:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800a538:	68fb      	ldr	r3, [r7, #12]
 800a53a:	2b0f      	cmp	r3, #15
 800a53c:	d916      	bls.n	800a56c <vPortValidateInterruptPriority+0x40>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800a53e:	4a19      	ldr	r2, [pc, #100]	; (800a5a4 <vPortValidateInterruptPriority+0x78>)
 800a540:	68fb      	ldr	r3, [r7, #12]
 800a542:	4413      	add	r3, r2
 800a544:	781b      	ldrb	r3, [r3, #0]
 800a546:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800a548:	4b17      	ldr	r3, [pc, #92]	; (800a5a8 <vPortValidateInterruptPriority+0x7c>)
 800a54a:	781b      	ldrb	r3, [r3, #0]
 800a54c:	7afa      	ldrb	r2, [r7, #11]
 800a54e:	429a      	cmp	r2, r3
 800a550:	d20c      	bcs.n	800a56c <vPortValidateInterruptPriority+0x40>
	__asm volatile
 800a552:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a556:	b672      	cpsid	i
 800a558:	f383 8811 	msr	BASEPRI, r3
 800a55c:	f3bf 8f6f 	isb	sy
 800a560:	f3bf 8f4f 	dsb	sy
 800a564:	b662      	cpsie	i
 800a566:	607b      	str	r3, [r7, #4]
}
 800a568:	bf00      	nop
 800a56a:	e7fe      	b.n	800a56a <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800a56c:	4b0f      	ldr	r3, [pc, #60]	; (800a5ac <vPortValidateInterruptPriority+0x80>)
 800a56e:	681b      	ldr	r3, [r3, #0]
 800a570:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800a574:	4b0e      	ldr	r3, [pc, #56]	; (800a5b0 <vPortValidateInterruptPriority+0x84>)
 800a576:	681b      	ldr	r3, [r3, #0]
 800a578:	429a      	cmp	r2, r3
 800a57a:	d90c      	bls.n	800a596 <vPortValidateInterruptPriority+0x6a>
	__asm volatile
 800a57c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a580:	b672      	cpsid	i
 800a582:	f383 8811 	msr	BASEPRI, r3
 800a586:	f3bf 8f6f 	isb	sy
 800a58a:	f3bf 8f4f 	dsb	sy
 800a58e:	b662      	cpsie	i
 800a590:	603b      	str	r3, [r7, #0]
}
 800a592:	bf00      	nop
 800a594:	e7fe      	b.n	800a594 <vPortValidateInterruptPriority+0x68>
	}
 800a596:	bf00      	nop
 800a598:	3714      	adds	r7, #20
 800a59a:	46bd      	mov	sp, r7
 800a59c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5a0:	4770      	bx	lr
 800a5a2:	bf00      	nop
 800a5a4:	e000e3f0 	.word	0xe000e3f0
 800a5a8:	20001188 	.word	0x20001188
 800a5ac:	e000ed0c 	.word	0xe000ed0c
 800a5b0:	2000118c 	.word	0x2000118c

0800a5b4 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800a5b4:	b580      	push	{r7, lr}
 800a5b6:	b08a      	sub	sp, #40	; 0x28
 800a5b8:	af00      	add	r7, sp, #0
 800a5ba:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800a5bc:	2300      	movs	r3, #0
 800a5be:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800a5c0:	f7fe fce4 	bl	8008f8c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800a5c4:	4b5b      	ldr	r3, [pc, #364]	; (800a734 <pvPortMalloc+0x180>)
 800a5c6:	681b      	ldr	r3, [r3, #0]
 800a5c8:	2b00      	cmp	r3, #0
 800a5ca:	d101      	bne.n	800a5d0 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800a5cc:	f000 f91a 	bl	800a804 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800a5d0:	4b59      	ldr	r3, [pc, #356]	; (800a738 <pvPortMalloc+0x184>)
 800a5d2:	681a      	ldr	r2, [r3, #0]
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	4013      	ands	r3, r2
 800a5d8:	2b00      	cmp	r3, #0
 800a5da:	f040 8092 	bne.w	800a702 <pvPortMalloc+0x14e>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	2b00      	cmp	r3, #0
 800a5e2:	d01f      	beq.n	800a624 <pvPortMalloc+0x70>
			{
				xWantedSize += xHeapStructSize;
 800a5e4:	2208      	movs	r2, #8
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	4413      	add	r3, r2
 800a5ea:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	f003 0307 	and.w	r3, r3, #7
 800a5f2:	2b00      	cmp	r3, #0
 800a5f4:	d016      	beq.n	800a624 <pvPortMalloc+0x70>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800a5f6:	687b      	ldr	r3, [r7, #4]
 800a5f8:	f023 0307 	bic.w	r3, r3, #7
 800a5fc:	3308      	adds	r3, #8
 800a5fe:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a600:	687b      	ldr	r3, [r7, #4]
 800a602:	f003 0307 	and.w	r3, r3, #7
 800a606:	2b00      	cmp	r3, #0
 800a608:	d00c      	beq.n	800a624 <pvPortMalloc+0x70>
	__asm volatile
 800a60a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a60e:	b672      	cpsid	i
 800a610:	f383 8811 	msr	BASEPRI, r3
 800a614:	f3bf 8f6f 	isb	sy
 800a618:	f3bf 8f4f 	dsb	sy
 800a61c:	b662      	cpsie	i
 800a61e:	617b      	str	r3, [r7, #20]
}
 800a620:	bf00      	nop
 800a622:	e7fe      	b.n	800a622 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800a624:	687b      	ldr	r3, [r7, #4]
 800a626:	2b00      	cmp	r3, #0
 800a628:	d06b      	beq.n	800a702 <pvPortMalloc+0x14e>
 800a62a:	4b44      	ldr	r3, [pc, #272]	; (800a73c <pvPortMalloc+0x188>)
 800a62c:	681b      	ldr	r3, [r3, #0]
 800a62e:	687a      	ldr	r2, [r7, #4]
 800a630:	429a      	cmp	r2, r3
 800a632:	d866      	bhi.n	800a702 <pvPortMalloc+0x14e>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800a634:	4b42      	ldr	r3, [pc, #264]	; (800a740 <pvPortMalloc+0x18c>)
 800a636:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800a638:	4b41      	ldr	r3, [pc, #260]	; (800a740 <pvPortMalloc+0x18c>)
 800a63a:	681b      	ldr	r3, [r3, #0]
 800a63c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a63e:	e004      	b.n	800a64a <pvPortMalloc+0x96>
				{
					pxPreviousBlock = pxBlock;
 800a640:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a642:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800a644:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a646:	681b      	ldr	r3, [r3, #0]
 800a648:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a64a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a64c:	685b      	ldr	r3, [r3, #4]
 800a64e:	687a      	ldr	r2, [r7, #4]
 800a650:	429a      	cmp	r2, r3
 800a652:	d903      	bls.n	800a65c <pvPortMalloc+0xa8>
 800a654:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a656:	681b      	ldr	r3, [r3, #0]
 800a658:	2b00      	cmp	r3, #0
 800a65a:	d1f1      	bne.n	800a640 <pvPortMalloc+0x8c>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800a65c:	4b35      	ldr	r3, [pc, #212]	; (800a734 <pvPortMalloc+0x180>)
 800a65e:	681b      	ldr	r3, [r3, #0]
 800a660:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a662:	429a      	cmp	r2, r3
 800a664:	d04d      	beq.n	800a702 <pvPortMalloc+0x14e>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a666:	6a3b      	ldr	r3, [r7, #32]
 800a668:	681b      	ldr	r3, [r3, #0]
 800a66a:	2208      	movs	r2, #8
 800a66c:	4413      	add	r3, r2
 800a66e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a670:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a672:	681a      	ldr	r2, [r3, #0]
 800a674:	6a3b      	ldr	r3, [r7, #32]
 800a676:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a678:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a67a:	685a      	ldr	r2, [r3, #4]
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	1ad2      	subs	r2, r2, r3
 800a680:	2308      	movs	r3, #8
 800a682:	005b      	lsls	r3, r3, #1
 800a684:	429a      	cmp	r2, r3
 800a686:	d921      	bls.n	800a6cc <pvPortMalloc+0x118>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800a688:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a68a:	687b      	ldr	r3, [r7, #4]
 800a68c:	4413      	add	r3, r2
 800a68e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a690:	69bb      	ldr	r3, [r7, #24]
 800a692:	f003 0307 	and.w	r3, r3, #7
 800a696:	2b00      	cmp	r3, #0
 800a698:	d00c      	beq.n	800a6b4 <pvPortMalloc+0x100>
	__asm volatile
 800a69a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a69e:	b672      	cpsid	i
 800a6a0:	f383 8811 	msr	BASEPRI, r3
 800a6a4:	f3bf 8f6f 	isb	sy
 800a6a8:	f3bf 8f4f 	dsb	sy
 800a6ac:	b662      	cpsie	i
 800a6ae:	613b      	str	r3, [r7, #16]
}
 800a6b0:	bf00      	nop
 800a6b2:	e7fe      	b.n	800a6b2 <pvPortMalloc+0xfe>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800a6b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a6b6:	685a      	ldr	r2, [r3, #4]
 800a6b8:	687b      	ldr	r3, [r7, #4]
 800a6ba:	1ad2      	subs	r2, r2, r3
 800a6bc:	69bb      	ldr	r3, [r7, #24]
 800a6be:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800a6c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a6c2:	687a      	ldr	r2, [r7, #4]
 800a6c4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800a6c6:	69b8      	ldr	r0, [r7, #24]
 800a6c8:	f000 f8fe 	bl	800a8c8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a6cc:	4b1b      	ldr	r3, [pc, #108]	; (800a73c <pvPortMalloc+0x188>)
 800a6ce:	681a      	ldr	r2, [r3, #0]
 800a6d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a6d2:	685b      	ldr	r3, [r3, #4]
 800a6d4:	1ad3      	subs	r3, r2, r3
 800a6d6:	4a19      	ldr	r2, [pc, #100]	; (800a73c <pvPortMalloc+0x188>)
 800a6d8:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a6da:	4b18      	ldr	r3, [pc, #96]	; (800a73c <pvPortMalloc+0x188>)
 800a6dc:	681a      	ldr	r2, [r3, #0]
 800a6de:	4b19      	ldr	r3, [pc, #100]	; (800a744 <pvPortMalloc+0x190>)
 800a6e0:	681b      	ldr	r3, [r3, #0]
 800a6e2:	429a      	cmp	r2, r3
 800a6e4:	d203      	bcs.n	800a6ee <pvPortMalloc+0x13a>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800a6e6:	4b15      	ldr	r3, [pc, #84]	; (800a73c <pvPortMalloc+0x188>)
 800a6e8:	681b      	ldr	r3, [r3, #0]
 800a6ea:	4a16      	ldr	r2, [pc, #88]	; (800a744 <pvPortMalloc+0x190>)
 800a6ec:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800a6ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a6f0:	685a      	ldr	r2, [r3, #4]
 800a6f2:	4b11      	ldr	r3, [pc, #68]	; (800a738 <pvPortMalloc+0x184>)
 800a6f4:	681b      	ldr	r3, [r3, #0]
 800a6f6:	431a      	orrs	r2, r3
 800a6f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a6fa:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800a6fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a6fe:	2200      	movs	r2, #0
 800a700:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800a702:	f7fe fc51 	bl	8008fa8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800a706:	69fb      	ldr	r3, [r7, #28]
 800a708:	f003 0307 	and.w	r3, r3, #7
 800a70c:	2b00      	cmp	r3, #0
 800a70e:	d00c      	beq.n	800a72a <pvPortMalloc+0x176>
	__asm volatile
 800a710:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a714:	b672      	cpsid	i
 800a716:	f383 8811 	msr	BASEPRI, r3
 800a71a:	f3bf 8f6f 	isb	sy
 800a71e:	f3bf 8f4f 	dsb	sy
 800a722:	b662      	cpsie	i
 800a724:	60fb      	str	r3, [r7, #12]
}
 800a726:	bf00      	nop
 800a728:	e7fe      	b.n	800a728 <pvPortMalloc+0x174>
	return pvReturn;
 800a72a:	69fb      	ldr	r3, [r7, #28]
}
 800a72c:	4618      	mov	r0, r3
 800a72e:	3728      	adds	r7, #40	; 0x28
 800a730:	46bd      	mov	sp, r7
 800a732:	bd80      	pop	{r7, pc}
 800a734:	20004d98 	.word	0x20004d98
 800a738:	20004da4 	.word	0x20004da4
 800a73c:	20004d9c 	.word	0x20004d9c
 800a740:	20004d90 	.word	0x20004d90
 800a744:	20004da0 	.word	0x20004da0

0800a748 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800a748:	b580      	push	{r7, lr}
 800a74a:	b086      	sub	sp, #24
 800a74c:	af00      	add	r7, sp, #0
 800a74e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800a750:	687b      	ldr	r3, [r7, #4]
 800a752:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	2b00      	cmp	r3, #0
 800a758:	d04c      	beq.n	800a7f4 <vPortFree+0xac>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800a75a:	2308      	movs	r3, #8
 800a75c:	425b      	negs	r3, r3
 800a75e:	697a      	ldr	r2, [r7, #20]
 800a760:	4413      	add	r3, r2
 800a762:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800a764:	697b      	ldr	r3, [r7, #20]
 800a766:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a768:	693b      	ldr	r3, [r7, #16]
 800a76a:	685a      	ldr	r2, [r3, #4]
 800a76c:	4b23      	ldr	r3, [pc, #140]	; (800a7fc <vPortFree+0xb4>)
 800a76e:	681b      	ldr	r3, [r3, #0]
 800a770:	4013      	ands	r3, r2
 800a772:	2b00      	cmp	r3, #0
 800a774:	d10c      	bne.n	800a790 <vPortFree+0x48>
	__asm volatile
 800a776:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a77a:	b672      	cpsid	i
 800a77c:	f383 8811 	msr	BASEPRI, r3
 800a780:	f3bf 8f6f 	isb	sy
 800a784:	f3bf 8f4f 	dsb	sy
 800a788:	b662      	cpsie	i
 800a78a:	60fb      	str	r3, [r7, #12]
}
 800a78c:	bf00      	nop
 800a78e:	e7fe      	b.n	800a78e <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800a790:	693b      	ldr	r3, [r7, #16]
 800a792:	681b      	ldr	r3, [r3, #0]
 800a794:	2b00      	cmp	r3, #0
 800a796:	d00c      	beq.n	800a7b2 <vPortFree+0x6a>
	__asm volatile
 800a798:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a79c:	b672      	cpsid	i
 800a79e:	f383 8811 	msr	BASEPRI, r3
 800a7a2:	f3bf 8f6f 	isb	sy
 800a7a6:	f3bf 8f4f 	dsb	sy
 800a7aa:	b662      	cpsie	i
 800a7ac:	60bb      	str	r3, [r7, #8]
}
 800a7ae:	bf00      	nop
 800a7b0:	e7fe      	b.n	800a7b0 <vPortFree+0x68>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800a7b2:	693b      	ldr	r3, [r7, #16]
 800a7b4:	685a      	ldr	r2, [r3, #4]
 800a7b6:	4b11      	ldr	r3, [pc, #68]	; (800a7fc <vPortFree+0xb4>)
 800a7b8:	681b      	ldr	r3, [r3, #0]
 800a7ba:	4013      	ands	r3, r2
 800a7bc:	2b00      	cmp	r3, #0
 800a7be:	d019      	beq.n	800a7f4 <vPortFree+0xac>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800a7c0:	693b      	ldr	r3, [r7, #16]
 800a7c2:	681b      	ldr	r3, [r3, #0]
 800a7c4:	2b00      	cmp	r3, #0
 800a7c6:	d115      	bne.n	800a7f4 <vPortFree+0xac>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800a7c8:	693b      	ldr	r3, [r7, #16]
 800a7ca:	685a      	ldr	r2, [r3, #4]
 800a7cc:	4b0b      	ldr	r3, [pc, #44]	; (800a7fc <vPortFree+0xb4>)
 800a7ce:	681b      	ldr	r3, [r3, #0]
 800a7d0:	43db      	mvns	r3, r3
 800a7d2:	401a      	ands	r2, r3
 800a7d4:	693b      	ldr	r3, [r7, #16]
 800a7d6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800a7d8:	f7fe fbd8 	bl	8008f8c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800a7dc:	693b      	ldr	r3, [r7, #16]
 800a7de:	685a      	ldr	r2, [r3, #4]
 800a7e0:	4b07      	ldr	r3, [pc, #28]	; (800a800 <vPortFree+0xb8>)
 800a7e2:	681b      	ldr	r3, [r3, #0]
 800a7e4:	4413      	add	r3, r2
 800a7e6:	4a06      	ldr	r2, [pc, #24]	; (800a800 <vPortFree+0xb8>)
 800a7e8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a7ea:	6938      	ldr	r0, [r7, #16]
 800a7ec:	f000 f86c 	bl	800a8c8 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800a7f0:	f7fe fbda 	bl	8008fa8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800a7f4:	bf00      	nop
 800a7f6:	3718      	adds	r7, #24
 800a7f8:	46bd      	mov	sp, r7
 800a7fa:	bd80      	pop	{r7, pc}
 800a7fc:	20004da4 	.word	0x20004da4
 800a800:	20004d9c 	.word	0x20004d9c

0800a804 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800a804:	b480      	push	{r7}
 800a806:	b085      	sub	sp, #20
 800a808:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800a80a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800a80e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800a810:	4b27      	ldr	r3, [pc, #156]	; (800a8b0 <prvHeapInit+0xac>)
 800a812:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800a814:	68fb      	ldr	r3, [r7, #12]
 800a816:	f003 0307 	and.w	r3, r3, #7
 800a81a:	2b00      	cmp	r3, #0
 800a81c:	d00c      	beq.n	800a838 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800a81e:	68fb      	ldr	r3, [r7, #12]
 800a820:	3307      	adds	r3, #7
 800a822:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a824:	68fb      	ldr	r3, [r7, #12]
 800a826:	f023 0307 	bic.w	r3, r3, #7
 800a82a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800a82c:	68ba      	ldr	r2, [r7, #8]
 800a82e:	68fb      	ldr	r3, [r7, #12]
 800a830:	1ad3      	subs	r3, r2, r3
 800a832:	4a1f      	ldr	r2, [pc, #124]	; (800a8b0 <prvHeapInit+0xac>)
 800a834:	4413      	add	r3, r2
 800a836:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800a838:	68fb      	ldr	r3, [r7, #12]
 800a83a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800a83c:	4a1d      	ldr	r2, [pc, #116]	; (800a8b4 <prvHeapInit+0xb0>)
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800a842:	4b1c      	ldr	r3, [pc, #112]	; (800a8b4 <prvHeapInit+0xb0>)
 800a844:	2200      	movs	r2, #0
 800a846:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	68ba      	ldr	r2, [r7, #8]
 800a84c:	4413      	add	r3, r2
 800a84e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800a850:	2208      	movs	r2, #8
 800a852:	68fb      	ldr	r3, [r7, #12]
 800a854:	1a9b      	subs	r3, r3, r2
 800a856:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a858:	68fb      	ldr	r3, [r7, #12]
 800a85a:	f023 0307 	bic.w	r3, r3, #7
 800a85e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800a860:	68fb      	ldr	r3, [r7, #12]
 800a862:	4a15      	ldr	r2, [pc, #84]	; (800a8b8 <prvHeapInit+0xb4>)
 800a864:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800a866:	4b14      	ldr	r3, [pc, #80]	; (800a8b8 <prvHeapInit+0xb4>)
 800a868:	681b      	ldr	r3, [r3, #0]
 800a86a:	2200      	movs	r2, #0
 800a86c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800a86e:	4b12      	ldr	r3, [pc, #72]	; (800a8b8 <prvHeapInit+0xb4>)
 800a870:	681b      	ldr	r3, [r3, #0]
 800a872:	2200      	movs	r2, #0
 800a874:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800a87a:	683b      	ldr	r3, [r7, #0]
 800a87c:	68fa      	ldr	r2, [r7, #12]
 800a87e:	1ad2      	subs	r2, r2, r3
 800a880:	683b      	ldr	r3, [r7, #0]
 800a882:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800a884:	4b0c      	ldr	r3, [pc, #48]	; (800a8b8 <prvHeapInit+0xb4>)
 800a886:	681a      	ldr	r2, [r3, #0]
 800a888:	683b      	ldr	r3, [r7, #0]
 800a88a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a88c:	683b      	ldr	r3, [r7, #0]
 800a88e:	685b      	ldr	r3, [r3, #4]
 800a890:	4a0a      	ldr	r2, [pc, #40]	; (800a8bc <prvHeapInit+0xb8>)
 800a892:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a894:	683b      	ldr	r3, [r7, #0]
 800a896:	685b      	ldr	r3, [r3, #4]
 800a898:	4a09      	ldr	r2, [pc, #36]	; (800a8c0 <prvHeapInit+0xbc>)
 800a89a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800a89c:	4b09      	ldr	r3, [pc, #36]	; (800a8c4 <prvHeapInit+0xc0>)
 800a89e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800a8a2:	601a      	str	r2, [r3, #0]
}
 800a8a4:	bf00      	nop
 800a8a6:	3714      	adds	r7, #20
 800a8a8:	46bd      	mov	sp, r7
 800a8aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8ae:	4770      	bx	lr
 800a8b0:	20001190 	.word	0x20001190
 800a8b4:	20004d90 	.word	0x20004d90
 800a8b8:	20004d98 	.word	0x20004d98
 800a8bc:	20004da0 	.word	0x20004da0
 800a8c0:	20004d9c 	.word	0x20004d9c
 800a8c4:	20004da4 	.word	0x20004da4

0800a8c8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800a8c8:	b480      	push	{r7}
 800a8ca:	b085      	sub	sp, #20
 800a8cc:	af00      	add	r7, sp, #0
 800a8ce:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800a8d0:	4b28      	ldr	r3, [pc, #160]	; (800a974 <prvInsertBlockIntoFreeList+0xac>)
 800a8d2:	60fb      	str	r3, [r7, #12]
 800a8d4:	e002      	b.n	800a8dc <prvInsertBlockIntoFreeList+0x14>
 800a8d6:	68fb      	ldr	r3, [r7, #12]
 800a8d8:	681b      	ldr	r3, [r3, #0]
 800a8da:	60fb      	str	r3, [r7, #12]
 800a8dc:	68fb      	ldr	r3, [r7, #12]
 800a8de:	681b      	ldr	r3, [r3, #0]
 800a8e0:	687a      	ldr	r2, [r7, #4]
 800a8e2:	429a      	cmp	r2, r3
 800a8e4:	d8f7      	bhi.n	800a8d6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800a8e6:	68fb      	ldr	r3, [r7, #12]
 800a8e8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800a8ea:	68fb      	ldr	r3, [r7, #12]
 800a8ec:	685b      	ldr	r3, [r3, #4]
 800a8ee:	68ba      	ldr	r2, [r7, #8]
 800a8f0:	4413      	add	r3, r2
 800a8f2:	687a      	ldr	r2, [r7, #4]
 800a8f4:	429a      	cmp	r2, r3
 800a8f6:	d108      	bne.n	800a90a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800a8f8:	68fb      	ldr	r3, [r7, #12]
 800a8fa:	685a      	ldr	r2, [r3, #4]
 800a8fc:	687b      	ldr	r3, [r7, #4]
 800a8fe:	685b      	ldr	r3, [r3, #4]
 800a900:	441a      	add	r2, r3
 800a902:	68fb      	ldr	r3, [r7, #12]
 800a904:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800a906:	68fb      	ldr	r3, [r7, #12]
 800a908:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800a90e:	687b      	ldr	r3, [r7, #4]
 800a910:	685b      	ldr	r3, [r3, #4]
 800a912:	68ba      	ldr	r2, [r7, #8]
 800a914:	441a      	add	r2, r3
 800a916:	68fb      	ldr	r3, [r7, #12]
 800a918:	681b      	ldr	r3, [r3, #0]
 800a91a:	429a      	cmp	r2, r3
 800a91c:	d118      	bne.n	800a950 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800a91e:	68fb      	ldr	r3, [r7, #12]
 800a920:	681a      	ldr	r2, [r3, #0]
 800a922:	4b15      	ldr	r3, [pc, #84]	; (800a978 <prvInsertBlockIntoFreeList+0xb0>)
 800a924:	681b      	ldr	r3, [r3, #0]
 800a926:	429a      	cmp	r2, r3
 800a928:	d00d      	beq.n	800a946 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800a92a:	687b      	ldr	r3, [r7, #4]
 800a92c:	685a      	ldr	r2, [r3, #4]
 800a92e:	68fb      	ldr	r3, [r7, #12]
 800a930:	681b      	ldr	r3, [r3, #0]
 800a932:	685b      	ldr	r3, [r3, #4]
 800a934:	441a      	add	r2, r3
 800a936:	687b      	ldr	r3, [r7, #4]
 800a938:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800a93a:	68fb      	ldr	r3, [r7, #12]
 800a93c:	681b      	ldr	r3, [r3, #0]
 800a93e:	681a      	ldr	r2, [r3, #0]
 800a940:	687b      	ldr	r3, [r7, #4]
 800a942:	601a      	str	r2, [r3, #0]
 800a944:	e008      	b.n	800a958 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800a946:	4b0c      	ldr	r3, [pc, #48]	; (800a978 <prvInsertBlockIntoFreeList+0xb0>)
 800a948:	681a      	ldr	r2, [r3, #0]
 800a94a:	687b      	ldr	r3, [r7, #4]
 800a94c:	601a      	str	r2, [r3, #0]
 800a94e:	e003      	b.n	800a958 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800a950:	68fb      	ldr	r3, [r7, #12]
 800a952:	681a      	ldr	r2, [r3, #0]
 800a954:	687b      	ldr	r3, [r7, #4]
 800a956:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800a958:	68fa      	ldr	r2, [r7, #12]
 800a95a:	687b      	ldr	r3, [r7, #4]
 800a95c:	429a      	cmp	r2, r3
 800a95e:	d002      	beq.n	800a966 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800a960:	68fb      	ldr	r3, [r7, #12]
 800a962:	687a      	ldr	r2, [r7, #4]
 800a964:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a966:	bf00      	nop
 800a968:	3714      	adds	r7, #20
 800a96a:	46bd      	mov	sp, r7
 800a96c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a970:	4770      	bx	lr
 800a972:	bf00      	nop
 800a974:	20004d90 	.word	0x20004d90
 800a978:	20004d98 	.word	0x20004d98

0800a97c <atan2f>:
 800a97c:	f000 b800 	b.w	800a980 <__ieee754_atan2f>

0800a980 <__ieee754_atan2f>:
 800a980:	ee10 2a90 	vmov	r2, s1
 800a984:	f022 4100 	bic.w	r1, r2, #2147483648	; 0x80000000
 800a988:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 800a98c:	b510      	push	{r4, lr}
 800a98e:	eef0 7a40 	vmov.f32	s15, s0
 800a992:	dc06      	bgt.n	800a9a2 <__ieee754_atan2f+0x22>
 800a994:	ee10 0a10 	vmov	r0, s0
 800a998:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 800a99c:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800a9a0:	dd04      	ble.n	800a9ac <__ieee754_atan2f+0x2c>
 800a9a2:	ee77 7aa0 	vadd.f32	s15, s15, s1
 800a9a6:	eeb0 0a67 	vmov.f32	s0, s15
 800a9aa:	bd10      	pop	{r4, pc}
 800a9ac:	f1b2 5f7e 	cmp.w	r2, #1065353216	; 0x3f800000
 800a9b0:	d103      	bne.n	800a9ba <__ieee754_atan2f+0x3a>
 800a9b2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a9b6:	f000 b881 	b.w	800aabc <atanf>
 800a9ba:	1794      	asrs	r4, r2, #30
 800a9bc:	f004 0402 	and.w	r4, r4, #2
 800a9c0:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 800a9c4:	b93b      	cbnz	r3, 800a9d6 <__ieee754_atan2f+0x56>
 800a9c6:	2c02      	cmp	r4, #2
 800a9c8:	d05c      	beq.n	800aa84 <__ieee754_atan2f+0x104>
 800a9ca:	ed9f 7a33 	vldr	s14, [pc, #204]	; 800aa98 <__ieee754_atan2f+0x118>
 800a9ce:	2c03      	cmp	r4, #3
 800a9d0:	fe47 7a00 	vseleq.f32	s15, s14, s0
 800a9d4:	e7e7      	b.n	800a9a6 <__ieee754_atan2f+0x26>
 800a9d6:	b939      	cbnz	r1, 800a9e8 <__ieee754_atan2f+0x68>
 800a9d8:	eddf 7a30 	vldr	s15, [pc, #192]	; 800aa9c <__ieee754_atan2f+0x11c>
 800a9dc:	ed9f 0a30 	vldr	s0, [pc, #192]	; 800aaa0 <__ieee754_atan2f+0x120>
 800a9e0:	2800      	cmp	r0, #0
 800a9e2:	fe67 7a80 	vselge.f32	s15, s15, s0
 800a9e6:	e7de      	b.n	800a9a6 <__ieee754_atan2f+0x26>
 800a9e8:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 800a9ec:	d110      	bne.n	800aa10 <__ieee754_atan2f+0x90>
 800a9ee:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800a9f2:	f104 34ff 	add.w	r4, r4, #4294967295
 800a9f6:	d107      	bne.n	800aa08 <__ieee754_atan2f+0x88>
 800a9f8:	2c02      	cmp	r4, #2
 800a9fa:	d846      	bhi.n	800aa8a <__ieee754_atan2f+0x10a>
 800a9fc:	4b29      	ldr	r3, [pc, #164]	; (800aaa4 <__ieee754_atan2f+0x124>)
 800a9fe:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800aa02:	edd4 7a00 	vldr	s15, [r4]
 800aa06:	e7ce      	b.n	800a9a6 <__ieee754_atan2f+0x26>
 800aa08:	2c02      	cmp	r4, #2
 800aa0a:	d841      	bhi.n	800aa90 <__ieee754_atan2f+0x110>
 800aa0c:	4b26      	ldr	r3, [pc, #152]	; (800aaa8 <__ieee754_atan2f+0x128>)
 800aa0e:	e7f6      	b.n	800a9fe <__ieee754_atan2f+0x7e>
 800aa10:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800aa14:	d0e0      	beq.n	800a9d8 <__ieee754_atan2f+0x58>
 800aa16:	1a5b      	subs	r3, r3, r1
 800aa18:	f1b3 5ff4 	cmp.w	r3, #511705088	; 0x1e800000
 800aa1c:	ea4f 51e3 	mov.w	r1, r3, asr #23
 800aa20:	da1a      	bge.n	800aa58 <__ieee754_atan2f+0xd8>
 800aa22:	2a00      	cmp	r2, #0
 800aa24:	da01      	bge.n	800aa2a <__ieee754_atan2f+0xaa>
 800aa26:	313c      	adds	r1, #60	; 0x3c
 800aa28:	db19      	blt.n	800aa5e <__ieee754_atan2f+0xde>
 800aa2a:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 800aa2e:	f000 f919 	bl	800ac64 <fabsf>
 800aa32:	f000 f843 	bl	800aabc <atanf>
 800aa36:	eef0 7a40 	vmov.f32	s15, s0
 800aa3a:	2c01      	cmp	r4, #1
 800aa3c:	d012      	beq.n	800aa64 <__ieee754_atan2f+0xe4>
 800aa3e:	2c02      	cmp	r4, #2
 800aa40:	d017      	beq.n	800aa72 <__ieee754_atan2f+0xf2>
 800aa42:	2c00      	cmp	r4, #0
 800aa44:	d0af      	beq.n	800a9a6 <__ieee754_atan2f+0x26>
 800aa46:	ed9f 0a19 	vldr	s0, [pc, #100]	; 800aaac <__ieee754_atan2f+0x12c>
 800aa4a:	ee77 7a80 	vadd.f32	s15, s15, s0
 800aa4e:	ed9f 0a18 	vldr	s0, [pc, #96]	; 800aab0 <__ieee754_atan2f+0x130>
 800aa52:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800aa56:	e7a6      	b.n	800a9a6 <__ieee754_atan2f+0x26>
 800aa58:	eddf 7a10 	vldr	s15, [pc, #64]	; 800aa9c <__ieee754_atan2f+0x11c>
 800aa5c:	e7ed      	b.n	800aa3a <__ieee754_atan2f+0xba>
 800aa5e:	eddf 7a15 	vldr	s15, [pc, #84]	; 800aab4 <__ieee754_atan2f+0x134>
 800aa62:	e7ea      	b.n	800aa3a <__ieee754_atan2f+0xba>
 800aa64:	ee17 3a90 	vmov	r3, s15
 800aa68:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800aa6c:	ee07 3a90 	vmov	s15, r3
 800aa70:	e799      	b.n	800a9a6 <__ieee754_atan2f+0x26>
 800aa72:	ed9f 0a0e 	vldr	s0, [pc, #56]	; 800aaac <__ieee754_atan2f+0x12c>
 800aa76:	ee77 7a80 	vadd.f32	s15, s15, s0
 800aa7a:	ed9f 0a0d 	vldr	s0, [pc, #52]	; 800aab0 <__ieee754_atan2f+0x130>
 800aa7e:	ee70 7a67 	vsub.f32	s15, s0, s15
 800aa82:	e790      	b.n	800a9a6 <__ieee754_atan2f+0x26>
 800aa84:	eddf 7a0a 	vldr	s15, [pc, #40]	; 800aab0 <__ieee754_atan2f+0x130>
 800aa88:	e78d      	b.n	800a9a6 <__ieee754_atan2f+0x26>
 800aa8a:	eddf 7a0b 	vldr	s15, [pc, #44]	; 800aab8 <__ieee754_atan2f+0x138>
 800aa8e:	e78a      	b.n	800a9a6 <__ieee754_atan2f+0x26>
 800aa90:	eddf 7a08 	vldr	s15, [pc, #32]	; 800aab4 <__ieee754_atan2f+0x134>
 800aa94:	e787      	b.n	800a9a6 <__ieee754_atan2f+0x26>
 800aa96:	bf00      	nop
 800aa98:	c0490fdb 	.word	0xc0490fdb
 800aa9c:	3fc90fdb 	.word	0x3fc90fdb
 800aaa0:	bfc90fdb 	.word	0xbfc90fdb
 800aaa4:	0800f470 	.word	0x0800f470
 800aaa8:	0800f47c 	.word	0x0800f47c
 800aaac:	33bbbd2e 	.word	0x33bbbd2e
 800aab0:	40490fdb 	.word	0x40490fdb
 800aab4:	00000000 	.word	0x00000000
 800aab8:	3f490fdb 	.word	0x3f490fdb

0800aabc <atanf>:
 800aabc:	b538      	push	{r3, r4, r5, lr}
 800aabe:	ee10 5a10 	vmov	r5, s0
 800aac2:	f025 4400 	bic.w	r4, r5, #2147483648	; 0x80000000
 800aac6:	f1b4 4fa1 	cmp.w	r4, #1350565888	; 0x50800000
 800aaca:	eef0 7a40 	vmov.f32	s15, s0
 800aace:	db0f      	blt.n	800aaf0 <atanf+0x34>
 800aad0:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 800aad4:	dd04      	ble.n	800aae0 <atanf+0x24>
 800aad6:	ee70 7a00 	vadd.f32	s15, s0, s0
 800aada:	eeb0 0a67 	vmov.f32	s0, s15
 800aade:	bd38      	pop	{r3, r4, r5, pc}
 800aae0:	eddf 7a4d 	vldr	s15, [pc, #308]	; 800ac18 <atanf+0x15c>
 800aae4:	ed9f 0a4d 	vldr	s0, [pc, #308]	; 800ac1c <atanf+0x160>
 800aae8:	2d00      	cmp	r5, #0
 800aaea:	fe77 7a80 	vselgt.f32	s15, s15, s0
 800aaee:	e7f4      	b.n	800aada <atanf+0x1e>
 800aaf0:	4b4b      	ldr	r3, [pc, #300]	; (800ac20 <atanf+0x164>)
 800aaf2:	429c      	cmp	r4, r3
 800aaf4:	dc10      	bgt.n	800ab18 <atanf+0x5c>
 800aaf6:	f1b4 5f44 	cmp.w	r4, #822083584	; 0x31000000
 800aafa:	da0a      	bge.n	800ab12 <atanf+0x56>
 800aafc:	ed9f 7a49 	vldr	s14, [pc, #292]	; 800ac24 <atanf+0x168>
 800ab00:	ee30 7a07 	vadd.f32	s14, s0, s14
 800ab04:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800ab08:	eeb4 7ae6 	vcmpe.f32	s14, s13
 800ab0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ab10:	dce3      	bgt.n	800aada <atanf+0x1e>
 800ab12:	f04f 33ff 	mov.w	r3, #4294967295
 800ab16:	e013      	b.n	800ab40 <atanf+0x84>
 800ab18:	f000 f8a4 	bl	800ac64 <fabsf>
 800ab1c:	4b42      	ldr	r3, [pc, #264]	; (800ac28 <atanf+0x16c>)
 800ab1e:	429c      	cmp	r4, r3
 800ab20:	dc4f      	bgt.n	800abc2 <atanf+0x106>
 800ab22:	f5a3 03d0 	sub.w	r3, r3, #6815744	; 0x680000
 800ab26:	429c      	cmp	r4, r3
 800ab28:	dc41      	bgt.n	800abae <atanf+0xf2>
 800ab2a:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 800ab2e:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800ab32:	eea0 7a27 	vfma.f32	s14, s0, s15
 800ab36:	2300      	movs	r3, #0
 800ab38:	ee30 0a27 	vadd.f32	s0, s0, s15
 800ab3c:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800ab40:	1c5a      	adds	r2, r3, #1
 800ab42:	ee27 6aa7 	vmul.f32	s12, s15, s15
 800ab46:	ed9f 7a39 	vldr	s14, [pc, #228]	; 800ac2c <atanf+0x170>
 800ab4a:	eddf 5a39 	vldr	s11, [pc, #228]	; 800ac30 <atanf+0x174>
 800ab4e:	ed9f 5a39 	vldr	s10, [pc, #228]	; 800ac34 <atanf+0x178>
 800ab52:	ee66 6a06 	vmul.f32	s13, s12, s12
 800ab56:	eee6 5a87 	vfma.f32	s11, s13, s14
 800ab5a:	ed9f 7a37 	vldr	s14, [pc, #220]	; 800ac38 <atanf+0x17c>
 800ab5e:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800ab62:	eddf 5a36 	vldr	s11, [pc, #216]	; 800ac3c <atanf+0x180>
 800ab66:	eee7 5a26 	vfma.f32	s11, s14, s13
 800ab6a:	ed9f 7a35 	vldr	s14, [pc, #212]	; 800ac40 <atanf+0x184>
 800ab6e:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800ab72:	eddf 5a34 	vldr	s11, [pc, #208]	; 800ac44 <atanf+0x188>
 800ab76:	eee7 5a26 	vfma.f32	s11, s14, s13
 800ab7a:	ed9f 7a33 	vldr	s14, [pc, #204]	; 800ac48 <atanf+0x18c>
 800ab7e:	eea6 5a87 	vfma.f32	s10, s13, s14
 800ab82:	ed9f 7a32 	vldr	s14, [pc, #200]	; 800ac4c <atanf+0x190>
 800ab86:	eea5 7a26 	vfma.f32	s14, s10, s13
 800ab8a:	ed9f 5a31 	vldr	s10, [pc, #196]	; 800ac50 <atanf+0x194>
 800ab8e:	eea7 5a26 	vfma.f32	s10, s14, s13
 800ab92:	ed9f 7a30 	vldr	s14, [pc, #192]	; 800ac54 <atanf+0x198>
 800ab96:	eea5 7a26 	vfma.f32	s14, s10, s13
 800ab9a:	ee27 7a26 	vmul.f32	s14, s14, s13
 800ab9e:	eea5 7a86 	vfma.f32	s14, s11, s12
 800aba2:	ee27 7a87 	vmul.f32	s14, s15, s14
 800aba6:	d121      	bne.n	800abec <atanf+0x130>
 800aba8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800abac:	e795      	b.n	800aada <atanf+0x1e>
 800abae:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800abb2:	ee30 7a67 	vsub.f32	s14, s0, s15
 800abb6:	ee30 0a27 	vadd.f32	s0, s0, s15
 800abba:	2301      	movs	r3, #1
 800abbc:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800abc0:	e7be      	b.n	800ab40 <atanf+0x84>
 800abc2:	4b25      	ldr	r3, [pc, #148]	; (800ac58 <atanf+0x19c>)
 800abc4:	429c      	cmp	r4, r3
 800abc6:	dc0b      	bgt.n	800abe0 <atanf+0x124>
 800abc8:	eef7 7a08 	vmov.f32	s15, #120	; 0x3fc00000  1.5
 800abcc:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800abd0:	eea0 7a27 	vfma.f32	s14, s0, s15
 800abd4:	2302      	movs	r3, #2
 800abd6:	ee70 6a67 	vsub.f32	s13, s0, s15
 800abda:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800abde:	e7af      	b.n	800ab40 <atanf+0x84>
 800abe0:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800abe4:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800abe8:	2303      	movs	r3, #3
 800abea:	e7a9      	b.n	800ab40 <atanf+0x84>
 800abec:	4a1b      	ldr	r2, [pc, #108]	; (800ac5c <atanf+0x1a0>)
 800abee:	491c      	ldr	r1, [pc, #112]	; (800ac60 <atanf+0x1a4>)
 800abf0:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800abf4:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800abf8:	ed93 0a00 	vldr	s0, [r3]
 800abfc:	ee37 7a40 	vsub.f32	s14, s14, s0
 800ac00:	ed92 0a00 	vldr	s0, [r2]
 800ac04:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ac08:	2d00      	cmp	r5, #0
 800ac0a:	ee70 7a67 	vsub.f32	s15, s0, s15
 800ac0e:	bfb8      	it	lt
 800ac10:	eef1 7a67 	vneglt.f32	s15, s15
 800ac14:	e761      	b.n	800aada <atanf+0x1e>
 800ac16:	bf00      	nop
 800ac18:	3fc90fdb 	.word	0x3fc90fdb
 800ac1c:	bfc90fdb 	.word	0xbfc90fdb
 800ac20:	3edfffff 	.word	0x3edfffff
 800ac24:	7149f2ca 	.word	0x7149f2ca
 800ac28:	3f97ffff 	.word	0x3f97ffff
 800ac2c:	3c8569d7 	.word	0x3c8569d7
 800ac30:	3d4bda59 	.word	0x3d4bda59
 800ac34:	bd6ef16b 	.word	0xbd6ef16b
 800ac38:	3d886b35 	.word	0x3d886b35
 800ac3c:	3dba2e6e 	.word	0x3dba2e6e
 800ac40:	3e124925 	.word	0x3e124925
 800ac44:	3eaaaaab 	.word	0x3eaaaaab
 800ac48:	bd15a221 	.word	0xbd15a221
 800ac4c:	bd9d8795 	.word	0xbd9d8795
 800ac50:	bde38e38 	.word	0xbde38e38
 800ac54:	be4ccccd 	.word	0xbe4ccccd
 800ac58:	401bffff 	.word	0x401bffff
 800ac5c:	0800f488 	.word	0x0800f488
 800ac60:	0800f498 	.word	0x0800f498

0800ac64 <fabsf>:
 800ac64:	ee10 3a10 	vmov	r3, s0
 800ac68:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800ac6c:	ee00 3a10 	vmov	s0, r3
 800ac70:	4770      	bx	lr
	...

0800ac74 <__errno>:
 800ac74:	4b01      	ldr	r3, [pc, #4]	; (800ac7c <__errno+0x8>)
 800ac76:	6818      	ldr	r0, [r3, #0]
 800ac78:	4770      	bx	lr
 800ac7a:	bf00      	nop
 800ac7c:	20000014 	.word	0x20000014

0800ac80 <__libc_init_array>:
 800ac80:	b570      	push	{r4, r5, r6, lr}
 800ac82:	4d0d      	ldr	r5, [pc, #52]	; (800acb8 <__libc_init_array+0x38>)
 800ac84:	4c0d      	ldr	r4, [pc, #52]	; (800acbc <__libc_init_array+0x3c>)
 800ac86:	1b64      	subs	r4, r4, r5
 800ac88:	10a4      	asrs	r4, r4, #2
 800ac8a:	2600      	movs	r6, #0
 800ac8c:	42a6      	cmp	r6, r4
 800ac8e:	d109      	bne.n	800aca4 <__libc_init_array+0x24>
 800ac90:	4d0b      	ldr	r5, [pc, #44]	; (800acc0 <__libc_init_array+0x40>)
 800ac92:	4c0c      	ldr	r4, [pc, #48]	; (800acc4 <__libc_init_array+0x44>)
 800ac94:	f004 fb88 	bl	800f3a8 <_init>
 800ac98:	1b64      	subs	r4, r4, r5
 800ac9a:	10a4      	asrs	r4, r4, #2
 800ac9c:	2600      	movs	r6, #0
 800ac9e:	42a6      	cmp	r6, r4
 800aca0:	d105      	bne.n	800acae <__libc_init_array+0x2e>
 800aca2:	bd70      	pop	{r4, r5, r6, pc}
 800aca4:	f855 3b04 	ldr.w	r3, [r5], #4
 800aca8:	4798      	blx	r3
 800acaa:	3601      	adds	r6, #1
 800acac:	e7ee      	b.n	800ac8c <__libc_init_array+0xc>
 800acae:	f855 3b04 	ldr.w	r3, [r5], #4
 800acb2:	4798      	blx	r3
 800acb4:	3601      	adds	r6, #1
 800acb6:	e7f2      	b.n	800ac9e <__libc_init_array+0x1e>
 800acb8:	0800f954 	.word	0x0800f954
 800acbc:	0800f954 	.word	0x0800f954
 800acc0:	0800f954 	.word	0x0800f954
 800acc4:	0800f95c 	.word	0x0800f95c

0800acc8 <memcpy>:
 800acc8:	440a      	add	r2, r1
 800acca:	4291      	cmp	r1, r2
 800accc:	f100 33ff 	add.w	r3, r0, #4294967295
 800acd0:	d100      	bne.n	800acd4 <memcpy+0xc>
 800acd2:	4770      	bx	lr
 800acd4:	b510      	push	{r4, lr}
 800acd6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800acda:	f803 4f01 	strb.w	r4, [r3, #1]!
 800acde:	4291      	cmp	r1, r2
 800ace0:	d1f9      	bne.n	800acd6 <memcpy+0xe>
 800ace2:	bd10      	pop	{r4, pc}

0800ace4 <memset>:
 800ace4:	4402      	add	r2, r0
 800ace6:	4603      	mov	r3, r0
 800ace8:	4293      	cmp	r3, r2
 800acea:	d100      	bne.n	800acee <memset+0xa>
 800acec:	4770      	bx	lr
 800acee:	f803 1b01 	strb.w	r1, [r3], #1
 800acf2:	e7f9      	b.n	800ace8 <memset+0x4>

0800acf4 <__cvt>:
 800acf4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800acf6:	ed2d 8b02 	vpush	{d8}
 800acfa:	eeb0 8b40 	vmov.f64	d8, d0
 800acfe:	b085      	sub	sp, #20
 800ad00:	4617      	mov	r7, r2
 800ad02:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800ad04:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800ad06:	ee18 2a90 	vmov	r2, s17
 800ad0a:	f025 0520 	bic.w	r5, r5, #32
 800ad0e:	2a00      	cmp	r2, #0
 800ad10:	bfb6      	itet	lt
 800ad12:	222d      	movlt	r2, #45	; 0x2d
 800ad14:	2200      	movge	r2, #0
 800ad16:	eeb1 8b40 	vneglt.f64	d8, d0
 800ad1a:	2d46      	cmp	r5, #70	; 0x46
 800ad1c:	460c      	mov	r4, r1
 800ad1e:	701a      	strb	r2, [r3, #0]
 800ad20:	d004      	beq.n	800ad2c <__cvt+0x38>
 800ad22:	2d45      	cmp	r5, #69	; 0x45
 800ad24:	d100      	bne.n	800ad28 <__cvt+0x34>
 800ad26:	3401      	adds	r4, #1
 800ad28:	2102      	movs	r1, #2
 800ad2a:	e000      	b.n	800ad2e <__cvt+0x3a>
 800ad2c:	2103      	movs	r1, #3
 800ad2e:	ab03      	add	r3, sp, #12
 800ad30:	9301      	str	r3, [sp, #4]
 800ad32:	ab02      	add	r3, sp, #8
 800ad34:	9300      	str	r3, [sp, #0]
 800ad36:	4622      	mov	r2, r4
 800ad38:	4633      	mov	r3, r6
 800ad3a:	eeb0 0b48 	vmov.f64	d0, d8
 800ad3e:	f001 fd2f 	bl	800c7a0 <_dtoa_r>
 800ad42:	2d47      	cmp	r5, #71	; 0x47
 800ad44:	d101      	bne.n	800ad4a <__cvt+0x56>
 800ad46:	07fb      	lsls	r3, r7, #31
 800ad48:	d51a      	bpl.n	800ad80 <__cvt+0x8c>
 800ad4a:	2d46      	cmp	r5, #70	; 0x46
 800ad4c:	eb00 0204 	add.w	r2, r0, r4
 800ad50:	d10c      	bne.n	800ad6c <__cvt+0x78>
 800ad52:	7803      	ldrb	r3, [r0, #0]
 800ad54:	2b30      	cmp	r3, #48	; 0x30
 800ad56:	d107      	bne.n	800ad68 <__cvt+0x74>
 800ad58:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800ad5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ad60:	bf1c      	itt	ne
 800ad62:	f1c4 0401 	rsbne	r4, r4, #1
 800ad66:	6034      	strne	r4, [r6, #0]
 800ad68:	6833      	ldr	r3, [r6, #0]
 800ad6a:	441a      	add	r2, r3
 800ad6c:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800ad70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ad74:	bf08      	it	eq
 800ad76:	9203      	streq	r2, [sp, #12]
 800ad78:	2130      	movs	r1, #48	; 0x30
 800ad7a:	9b03      	ldr	r3, [sp, #12]
 800ad7c:	4293      	cmp	r3, r2
 800ad7e:	d307      	bcc.n	800ad90 <__cvt+0x9c>
 800ad80:	9b03      	ldr	r3, [sp, #12]
 800ad82:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ad84:	1a1b      	subs	r3, r3, r0
 800ad86:	6013      	str	r3, [r2, #0]
 800ad88:	b005      	add	sp, #20
 800ad8a:	ecbd 8b02 	vpop	{d8}
 800ad8e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ad90:	1c5c      	adds	r4, r3, #1
 800ad92:	9403      	str	r4, [sp, #12]
 800ad94:	7019      	strb	r1, [r3, #0]
 800ad96:	e7f0      	b.n	800ad7a <__cvt+0x86>

0800ad98 <__exponent>:
 800ad98:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ad9a:	4603      	mov	r3, r0
 800ad9c:	2900      	cmp	r1, #0
 800ad9e:	bfb8      	it	lt
 800ada0:	4249      	neglt	r1, r1
 800ada2:	f803 2b02 	strb.w	r2, [r3], #2
 800ada6:	bfb4      	ite	lt
 800ada8:	222d      	movlt	r2, #45	; 0x2d
 800adaa:	222b      	movge	r2, #43	; 0x2b
 800adac:	2909      	cmp	r1, #9
 800adae:	7042      	strb	r2, [r0, #1]
 800adb0:	dd2a      	ble.n	800ae08 <__exponent+0x70>
 800adb2:	f10d 0407 	add.w	r4, sp, #7
 800adb6:	46a4      	mov	ip, r4
 800adb8:	270a      	movs	r7, #10
 800adba:	46a6      	mov	lr, r4
 800adbc:	460a      	mov	r2, r1
 800adbe:	fb91 f6f7 	sdiv	r6, r1, r7
 800adc2:	fb07 1516 	mls	r5, r7, r6, r1
 800adc6:	3530      	adds	r5, #48	; 0x30
 800adc8:	2a63      	cmp	r2, #99	; 0x63
 800adca:	f104 34ff 	add.w	r4, r4, #4294967295
 800adce:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800add2:	4631      	mov	r1, r6
 800add4:	dcf1      	bgt.n	800adba <__exponent+0x22>
 800add6:	3130      	adds	r1, #48	; 0x30
 800add8:	f1ae 0502 	sub.w	r5, lr, #2
 800addc:	f804 1c01 	strb.w	r1, [r4, #-1]
 800ade0:	1c44      	adds	r4, r0, #1
 800ade2:	4629      	mov	r1, r5
 800ade4:	4561      	cmp	r1, ip
 800ade6:	d30a      	bcc.n	800adfe <__exponent+0x66>
 800ade8:	f10d 0209 	add.w	r2, sp, #9
 800adec:	eba2 020e 	sub.w	r2, r2, lr
 800adf0:	4565      	cmp	r5, ip
 800adf2:	bf88      	it	hi
 800adf4:	2200      	movhi	r2, #0
 800adf6:	4413      	add	r3, r2
 800adf8:	1a18      	subs	r0, r3, r0
 800adfa:	b003      	add	sp, #12
 800adfc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800adfe:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ae02:	f804 2f01 	strb.w	r2, [r4, #1]!
 800ae06:	e7ed      	b.n	800ade4 <__exponent+0x4c>
 800ae08:	2330      	movs	r3, #48	; 0x30
 800ae0a:	3130      	adds	r1, #48	; 0x30
 800ae0c:	7083      	strb	r3, [r0, #2]
 800ae0e:	70c1      	strb	r1, [r0, #3]
 800ae10:	1d03      	adds	r3, r0, #4
 800ae12:	e7f1      	b.n	800adf8 <__exponent+0x60>
 800ae14:	0000      	movs	r0, r0
	...

0800ae18 <_printf_float>:
 800ae18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae1c:	b08b      	sub	sp, #44	; 0x2c
 800ae1e:	460c      	mov	r4, r1
 800ae20:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 800ae24:	4616      	mov	r6, r2
 800ae26:	461f      	mov	r7, r3
 800ae28:	4605      	mov	r5, r0
 800ae2a:	f002 fd97 	bl	800d95c <_localeconv_r>
 800ae2e:	f8d0 b000 	ldr.w	fp, [r0]
 800ae32:	4658      	mov	r0, fp
 800ae34:	f7f5 fa04 	bl	8000240 <strlen>
 800ae38:	2300      	movs	r3, #0
 800ae3a:	9308      	str	r3, [sp, #32]
 800ae3c:	f8d8 3000 	ldr.w	r3, [r8]
 800ae40:	f894 9018 	ldrb.w	r9, [r4, #24]
 800ae44:	6822      	ldr	r2, [r4, #0]
 800ae46:	3307      	adds	r3, #7
 800ae48:	f023 0307 	bic.w	r3, r3, #7
 800ae4c:	f103 0108 	add.w	r1, r3, #8
 800ae50:	f8c8 1000 	str.w	r1, [r8]
 800ae54:	4682      	mov	sl, r0
 800ae56:	e9d3 0100 	ldrd	r0, r1, [r3]
 800ae5a:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 800ae5e:	ed9f 7b98 	vldr	d7, [pc, #608]	; 800b0c0 <_printf_float+0x2a8>
 800ae62:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 800ae66:	eeb0 6bc0 	vabs.f64	d6, d0
 800ae6a:	eeb4 6b47 	vcmp.f64	d6, d7
 800ae6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ae72:	dd24      	ble.n	800aebe <_printf_float+0xa6>
 800ae74:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800ae78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ae7c:	d502      	bpl.n	800ae84 <_printf_float+0x6c>
 800ae7e:	232d      	movs	r3, #45	; 0x2d
 800ae80:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ae84:	4b90      	ldr	r3, [pc, #576]	; (800b0c8 <_printf_float+0x2b0>)
 800ae86:	4891      	ldr	r0, [pc, #580]	; (800b0cc <_printf_float+0x2b4>)
 800ae88:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800ae8c:	bf94      	ite	ls
 800ae8e:	4698      	movls	r8, r3
 800ae90:	4680      	movhi	r8, r0
 800ae92:	2303      	movs	r3, #3
 800ae94:	6123      	str	r3, [r4, #16]
 800ae96:	f022 0204 	bic.w	r2, r2, #4
 800ae9a:	2300      	movs	r3, #0
 800ae9c:	6022      	str	r2, [r4, #0]
 800ae9e:	9304      	str	r3, [sp, #16]
 800aea0:	9700      	str	r7, [sp, #0]
 800aea2:	4633      	mov	r3, r6
 800aea4:	aa09      	add	r2, sp, #36	; 0x24
 800aea6:	4621      	mov	r1, r4
 800aea8:	4628      	mov	r0, r5
 800aeaa:	f000 f9d3 	bl	800b254 <_printf_common>
 800aeae:	3001      	adds	r0, #1
 800aeb0:	f040 808a 	bne.w	800afc8 <_printf_float+0x1b0>
 800aeb4:	f04f 30ff 	mov.w	r0, #4294967295
 800aeb8:	b00b      	add	sp, #44	; 0x2c
 800aeba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aebe:	eeb4 0b40 	vcmp.f64	d0, d0
 800aec2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aec6:	d709      	bvc.n	800aedc <_printf_float+0xc4>
 800aec8:	ee10 3a90 	vmov	r3, s1
 800aecc:	2b00      	cmp	r3, #0
 800aece:	bfbc      	itt	lt
 800aed0:	232d      	movlt	r3, #45	; 0x2d
 800aed2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800aed6:	487e      	ldr	r0, [pc, #504]	; (800b0d0 <_printf_float+0x2b8>)
 800aed8:	4b7e      	ldr	r3, [pc, #504]	; (800b0d4 <_printf_float+0x2bc>)
 800aeda:	e7d5      	b.n	800ae88 <_printf_float+0x70>
 800aedc:	6863      	ldr	r3, [r4, #4]
 800aede:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 800aee2:	9104      	str	r1, [sp, #16]
 800aee4:	1c59      	adds	r1, r3, #1
 800aee6:	d13c      	bne.n	800af62 <_printf_float+0x14a>
 800aee8:	2306      	movs	r3, #6
 800aeea:	6063      	str	r3, [r4, #4]
 800aeec:	2300      	movs	r3, #0
 800aeee:	9303      	str	r3, [sp, #12]
 800aef0:	ab08      	add	r3, sp, #32
 800aef2:	e9cd 9301 	strd	r9, r3, [sp, #4]
 800aef6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800aefa:	ab07      	add	r3, sp, #28
 800aefc:	6861      	ldr	r1, [r4, #4]
 800aefe:	9300      	str	r3, [sp, #0]
 800af00:	6022      	str	r2, [r4, #0]
 800af02:	f10d 031b 	add.w	r3, sp, #27
 800af06:	4628      	mov	r0, r5
 800af08:	f7ff fef4 	bl	800acf4 <__cvt>
 800af0c:	9b04      	ldr	r3, [sp, #16]
 800af0e:	9907      	ldr	r1, [sp, #28]
 800af10:	2b47      	cmp	r3, #71	; 0x47
 800af12:	4680      	mov	r8, r0
 800af14:	d108      	bne.n	800af28 <_printf_float+0x110>
 800af16:	1cc8      	adds	r0, r1, #3
 800af18:	db02      	blt.n	800af20 <_printf_float+0x108>
 800af1a:	6863      	ldr	r3, [r4, #4]
 800af1c:	4299      	cmp	r1, r3
 800af1e:	dd41      	ble.n	800afa4 <_printf_float+0x18c>
 800af20:	f1a9 0902 	sub.w	r9, r9, #2
 800af24:	fa5f f989 	uxtb.w	r9, r9
 800af28:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800af2c:	d820      	bhi.n	800af70 <_printf_float+0x158>
 800af2e:	3901      	subs	r1, #1
 800af30:	464a      	mov	r2, r9
 800af32:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800af36:	9107      	str	r1, [sp, #28]
 800af38:	f7ff ff2e 	bl	800ad98 <__exponent>
 800af3c:	9a08      	ldr	r2, [sp, #32]
 800af3e:	9004      	str	r0, [sp, #16]
 800af40:	1813      	adds	r3, r2, r0
 800af42:	2a01      	cmp	r2, #1
 800af44:	6123      	str	r3, [r4, #16]
 800af46:	dc02      	bgt.n	800af4e <_printf_float+0x136>
 800af48:	6822      	ldr	r2, [r4, #0]
 800af4a:	07d2      	lsls	r2, r2, #31
 800af4c:	d501      	bpl.n	800af52 <_printf_float+0x13a>
 800af4e:	3301      	adds	r3, #1
 800af50:	6123      	str	r3, [r4, #16]
 800af52:	f89d 301b 	ldrb.w	r3, [sp, #27]
 800af56:	2b00      	cmp	r3, #0
 800af58:	d0a2      	beq.n	800aea0 <_printf_float+0x88>
 800af5a:	232d      	movs	r3, #45	; 0x2d
 800af5c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800af60:	e79e      	b.n	800aea0 <_printf_float+0x88>
 800af62:	9904      	ldr	r1, [sp, #16]
 800af64:	2947      	cmp	r1, #71	; 0x47
 800af66:	d1c1      	bne.n	800aeec <_printf_float+0xd4>
 800af68:	2b00      	cmp	r3, #0
 800af6a:	d1bf      	bne.n	800aeec <_printf_float+0xd4>
 800af6c:	2301      	movs	r3, #1
 800af6e:	e7bc      	b.n	800aeea <_printf_float+0xd2>
 800af70:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 800af74:	d118      	bne.n	800afa8 <_printf_float+0x190>
 800af76:	2900      	cmp	r1, #0
 800af78:	6863      	ldr	r3, [r4, #4]
 800af7a:	dd0b      	ble.n	800af94 <_printf_float+0x17c>
 800af7c:	6121      	str	r1, [r4, #16]
 800af7e:	b913      	cbnz	r3, 800af86 <_printf_float+0x16e>
 800af80:	6822      	ldr	r2, [r4, #0]
 800af82:	07d0      	lsls	r0, r2, #31
 800af84:	d502      	bpl.n	800af8c <_printf_float+0x174>
 800af86:	3301      	adds	r3, #1
 800af88:	440b      	add	r3, r1
 800af8a:	6123      	str	r3, [r4, #16]
 800af8c:	2300      	movs	r3, #0
 800af8e:	65a1      	str	r1, [r4, #88]	; 0x58
 800af90:	9304      	str	r3, [sp, #16]
 800af92:	e7de      	b.n	800af52 <_printf_float+0x13a>
 800af94:	b913      	cbnz	r3, 800af9c <_printf_float+0x184>
 800af96:	6822      	ldr	r2, [r4, #0]
 800af98:	07d2      	lsls	r2, r2, #31
 800af9a:	d501      	bpl.n	800afa0 <_printf_float+0x188>
 800af9c:	3302      	adds	r3, #2
 800af9e:	e7f4      	b.n	800af8a <_printf_float+0x172>
 800afa0:	2301      	movs	r3, #1
 800afa2:	e7f2      	b.n	800af8a <_printf_float+0x172>
 800afa4:	f04f 0967 	mov.w	r9, #103	; 0x67
 800afa8:	9b08      	ldr	r3, [sp, #32]
 800afaa:	4299      	cmp	r1, r3
 800afac:	db05      	blt.n	800afba <_printf_float+0x1a2>
 800afae:	6823      	ldr	r3, [r4, #0]
 800afb0:	6121      	str	r1, [r4, #16]
 800afb2:	07d8      	lsls	r0, r3, #31
 800afb4:	d5ea      	bpl.n	800af8c <_printf_float+0x174>
 800afb6:	1c4b      	adds	r3, r1, #1
 800afb8:	e7e7      	b.n	800af8a <_printf_float+0x172>
 800afba:	2900      	cmp	r1, #0
 800afbc:	bfd4      	ite	le
 800afbe:	f1c1 0202 	rsble	r2, r1, #2
 800afc2:	2201      	movgt	r2, #1
 800afc4:	4413      	add	r3, r2
 800afc6:	e7e0      	b.n	800af8a <_printf_float+0x172>
 800afc8:	6823      	ldr	r3, [r4, #0]
 800afca:	055a      	lsls	r2, r3, #21
 800afcc:	d407      	bmi.n	800afde <_printf_float+0x1c6>
 800afce:	6923      	ldr	r3, [r4, #16]
 800afd0:	4642      	mov	r2, r8
 800afd2:	4631      	mov	r1, r6
 800afd4:	4628      	mov	r0, r5
 800afd6:	47b8      	blx	r7
 800afd8:	3001      	adds	r0, #1
 800afda:	d12a      	bne.n	800b032 <_printf_float+0x21a>
 800afdc:	e76a      	b.n	800aeb4 <_printf_float+0x9c>
 800afde:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800afe2:	f240 80e2 	bls.w	800b1aa <_printf_float+0x392>
 800afe6:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 800afea:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800afee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aff2:	d133      	bne.n	800b05c <_printf_float+0x244>
 800aff4:	4a38      	ldr	r2, [pc, #224]	; (800b0d8 <_printf_float+0x2c0>)
 800aff6:	2301      	movs	r3, #1
 800aff8:	4631      	mov	r1, r6
 800affa:	4628      	mov	r0, r5
 800affc:	47b8      	blx	r7
 800affe:	3001      	adds	r0, #1
 800b000:	f43f af58 	beq.w	800aeb4 <_printf_float+0x9c>
 800b004:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800b008:	429a      	cmp	r2, r3
 800b00a:	db02      	blt.n	800b012 <_printf_float+0x1fa>
 800b00c:	6823      	ldr	r3, [r4, #0]
 800b00e:	07d8      	lsls	r0, r3, #31
 800b010:	d50f      	bpl.n	800b032 <_printf_float+0x21a>
 800b012:	4653      	mov	r3, sl
 800b014:	465a      	mov	r2, fp
 800b016:	4631      	mov	r1, r6
 800b018:	4628      	mov	r0, r5
 800b01a:	47b8      	blx	r7
 800b01c:	3001      	adds	r0, #1
 800b01e:	f43f af49 	beq.w	800aeb4 <_printf_float+0x9c>
 800b022:	f04f 0800 	mov.w	r8, #0
 800b026:	f104 091a 	add.w	r9, r4, #26
 800b02a:	9b08      	ldr	r3, [sp, #32]
 800b02c:	3b01      	subs	r3, #1
 800b02e:	4543      	cmp	r3, r8
 800b030:	dc09      	bgt.n	800b046 <_printf_float+0x22e>
 800b032:	6823      	ldr	r3, [r4, #0]
 800b034:	079b      	lsls	r3, r3, #30
 800b036:	f100 8108 	bmi.w	800b24a <_printf_float+0x432>
 800b03a:	68e0      	ldr	r0, [r4, #12]
 800b03c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b03e:	4298      	cmp	r0, r3
 800b040:	bfb8      	it	lt
 800b042:	4618      	movlt	r0, r3
 800b044:	e738      	b.n	800aeb8 <_printf_float+0xa0>
 800b046:	2301      	movs	r3, #1
 800b048:	464a      	mov	r2, r9
 800b04a:	4631      	mov	r1, r6
 800b04c:	4628      	mov	r0, r5
 800b04e:	47b8      	blx	r7
 800b050:	3001      	adds	r0, #1
 800b052:	f43f af2f 	beq.w	800aeb4 <_printf_float+0x9c>
 800b056:	f108 0801 	add.w	r8, r8, #1
 800b05a:	e7e6      	b.n	800b02a <_printf_float+0x212>
 800b05c:	9b07      	ldr	r3, [sp, #28]
 800b05e:	2b00      	cmp	r3, #0
 800b060:	dc3c      	bgt.n	800b0dc <_printf_float+0x2c4>
 800b062:	4a1d      	ldr	r2, [pc, #116]	; (800b0d8 <_printf_float+0x2c0>)
 800b064:	2301      	movs	r3, #1
 800b066:	4631      	mov	r1, r6
 800b068:	4628      	mov	r0, r5
 800b06a:	47b8      	blx	r7
 800b06c:	3001      	adds	r0, #1
 800b06e:	f43f af21 	beq.w	800aeb4 <_printf_float+0x9c>
 800b072:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800b076:	4313      	orrs	r3, r2
 800b078:	d102      	bne.n	800b080 <_printf_float+0x268>
 800b07a:	6823      	ldr	r3, [r4, #0]
 800b07c:	07d9      	lsls	r1, r3, #31
 800b07e:	d5d8      	bpl.n	800b032 <_printf_float+0x21a>
 800b080:	4653      	mov	r3, sl
 800b082:	465a      	mov	r2, fp
 800b084:	4631      	mov	r1, r6
 800b086:	4628      	mov	r0, r5
 800b088:	47b8      	blx	r7
 800b08a:	3001      	adds	r0, #1
 800b08c:	f43f af12 	beq.w	800aeb4 <_printf_float+0x9c>
 800b090:	f04f 0900 	mov.w	r9, #0
 800b094:	f104 0a1a 	add.w	sl, r4, #26
 800b098:	9b07      	ldr	r3, [sp, #28]
 800b09a:	425b      	negs	r3, r3
 800b09c:	454b      	cmp	r3, r9
 800b09e:	dc01      	bgt.n	800b0a4 <_printf_float+0x28c>
 800b0a0:	9b08      	ldr	r3, [sp, #32]
 800b0a2:	e795      	b.n	800afd0 <_printf_float+0x1b8>
 800b0a4:	2301      	movs	r3, #1
 800b0a6:	4652      	mov	r2, sl
 800b0a8:	4631      	mov	r1, r6
 800b0aa:	4628      	mov	r0, r5
 800b0ac:	47b8      	blx	r7
 800b0ae:	3001      	adds	r0, #1
 800b0b0:	f43f af00 	beq.w	800aeb4 <_printf_float+0x9c>
 800b0b4:	f109 0901 	add.w	r9, r9, #1
 800b0b8:	e7ee      	b.n	800b098 <_printf_float+0x280>
 800b0ba:	bf00      	nop
 800b0bc:	f3af 8000 	nop.w
 800b0c0:	ffffffff 	.word	0xffffffff
 800b0c4:	7fefffff 	.word	0x7fefffff
 800b0c8:	0800f4ac 	.word	0x0800f4ac
 800b0cc:	0800f4b0 	.word	0x0800f4b0
 800b0d0:	0800f4b8 	.word	0x0800f4b8
 800b0d4:	0800f4b4 	.word	0x0800f4b4
 800b0d8:	0800f4bc 	.word	0x0800f4bc
 800b0dc:	9a08      	ldr	r2, [sp, #32]
 800b0de:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b0e0:	429a      	cmp	r2, r3
 800b0e2:	bfa8      	it	ge
 800b0e4:	461a      	movge	r2, r3
 800b0e6:	2a00      	cmp	r2, #0
 800b0e8:	4691      	mov	r9, r2
 800b0ea:	dc38      	bgt.n	800b15e <_printf_float+0x346>
 800b0ec:	2300      	movs	r3, #0
 800b0ee:	9305      	str	r3, [sp, #20]
 800b0f0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b0f4:	f104 021a 	add.w	r2, r4, #26
 800b0f8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b0fa:	9905      	ldr	r1, [sp, #20]
 800b0fc:	9304      	str	r3, [sp, #16]
 800b0fe:	eba3 0309 	sub.w	r3, r3, r9
 800b102:	428b      	cmp	r3, r1
 800b104:	dc33      	bgt.n	800b16e <_printf_float+0x356>
 800b106:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800b10a:	429a      	cmp	r2, r3
 800b10c:	db3c      	blt.n	800b188 <_printf_float+0x370>
 800b10e:	6823      	ldr	r3, [r4, #0]
 800b110:	07da      	lsls	r2, r3, #31
 800b112:	d439      	bmi.n	800b188 <_printf_float+0x370>
 800b114:	9b08      	ldr	r3, [sp, #32]
 800b116:	9a04      	ldr	r2, [sp, #16]
 800b118:	9907      	ldr	r1, [sp, #28]
 800b11a:	1a9a      	subs	r2, r3, r2
 800b11c:	eba3 0901 	sub.w	r9, r3, r1
 800b120:	4591      	cmp	r9, r2
 800b122:	bfa8      	it	ge
 800b124:	4691      	movge	r9, r2
 800b126:	f1b9 0f00 	cmp.w	r9, #0
 800b12a:	dc35      	bgt.n	800b198 <_printf_float+0x380>
 800b12c:	f04f 0800 	mov.w	r8, #0
 800b130:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b134:	f104 0a1a 	add.w	sl, r4, #26
 800b138:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800b13c:	1a9b      	subs	r3, r3, r2
 800b13e:	eba3 0309 	sub.w	r3, r3, r9
 800b142:	4543      	cmp	r3, r8
 800b144:	f77f af75 	ble.w	800b032 <_printf_float+0x21a>
 800b148:	2301      	movs	r3, #1
 800b14a:	4652      	mov	r2, sl
 800b14c:	4631      	mov	r1, r6
 800b14e:	4628      	mov	r0, r5
 800b150:	47b8      	blx	r7
 800b152:	3001      	adds	r0, #1
 800b154:	f43f aeae 	beq.w	800aeb4 <_printf_float+0x9c>
 800b158:	f108 0801 	add.w	r8, r8, #1
 800b15c:	e7ec      	b.n	800b138 <_printf_float+0x320>
 800b15e:	4613      	mov	r3, r2
 800b160:	4631      	mov	r1, r6
 800b162:	4642      	mov	r2, r8
 800b164:	4628      	mov	r0, r5
 800b166:	47b8      	blx	r7
 800b168:	3001      	adds	r0, #1
 800b16a:	d1bf      	bne.n	800b0ec <_printf_float+0x2d4>
 800b16c:	e6a2      	b.n	800aeb4 <_printf_float+0x9c>
 800b16e:	2301      	movs	r3, #1
 800b170:	4631      	mov	r1, r6
 800b172:	4628      	mov	r0, r5
 800b174:	9204      	str	r2, [sp, #16]
 800b176:	47b8      	blx	r7
 800b178:	3001      	adds	r0, #1
 800b17a:	f43f ae9b 	beq.w	800aeb4 <_printf_float+0x9c>
 800b17e:	9b05      	ldr	r3, [sp, #20]
 800b180:	9a04      	ldr	r2, [sp, #16]
 800b182:	3301      	adds	r3, #1
 800b184:	9305      	str	r3, [sp, #20]
 800b186:	e7b7      	b.n	800b0f8 <_printf_float+0x2e0>
 800b188:	4653      	mov	r3, sl
 800b18a:	465a      	mov	r2, fp
 800b18c:	4631      	mov	r1, r6
 800b18e:	4628      	mov	r0, r5
 800b190:	47b8      	blx	r7
 800b192:	3001      	adds	r0, #1
 800b194:	d1be      	bne.n	800b114 <_printf_float+0x2fc>
 800b196:	e68d      	b.n	800aeb4 <_printf_float+0x9c>
 800b198:	9a04      	ldr	r2, [sp, #16]
 800b19a:	464b      	mov	r3, r9
 800b19c:	4442      	add	r2, r8
 800b19e:	4631      	mov	r1, r6
 800b1a0:	4628      	mov	r0, r5
 800b1a2:	47b8      	blx	r7
 800b1a4:	3001      	adds	r0, #1
 800b1a6:	d1c1      	bne.n	800b12c <_printf_float+0x314>
 800b1a8:	e684      	b.n	800aeb4 <_printf_float+0x9c>
 800b1aa:	9a08      	ldr	r2, [sp, #32]
 800b1ac:	2a01      	cmp	r2, #1
 800b1ae:	dc01      	bgt.n	800b1b4 <_printf_float+0x39c>
 800b1b0:	07db      	lsls	r3, r3, #31
 800b1b2:	d537      	bpl.n	800b224 <_printf_float+0x40c>
 800b1b4:	2301      	movs	r3, #1
 800b1b6:	4642      	mov	r2, r8
 800b1b8:	4631      	mov	r1, r6
 800b1ba:	4628      	mov	r0, r5
 800b1bc:	47b8      	blx	r7
 800b1be:	3001      	adds	r0, #1
 800b1c0:	f43f ae78 	beq.w	800aeb4 <_printf_float+0x9c>
 800b1c4:	4653      	mov	r3, sl
 800b1c6:	465a      	mov	r2, fp
 800b1c8:	4631      	mov	r1, r6
 800b1ca:	4628      	mov	r0, r5
 800b1cc:	47b8      	blx	r7
 800b1ce:	3001      	adds	r0, #1
 800b1d0:	f43f ae70 	beq.w	800aeb4 <_printf_float+0x9c>
 800b1d4:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 800b1d8:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800b1dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b1e0:	d01b      	beq.n	800b21a <_printf_float+0x402>
 800b1e2:	9b08      	ldr	r3, [sp, #32]
 800b1e4:	f108 0201 	add.w	r2, r8, #1
 800b1e8:	3b01      	subs	r3, #1
 800b1ea:	4631      	mov	r1, r6
 800b1ec:	4628      	mov	r0, r5
 800b1ee:	47b8      	blx	r7
 800b1f0:	3001      	adds	r0, #1
 800b1f2:	d10e      	bne.n	800b212 <_printf_float+0x3fa>
 800b1f4:	e65e      	b.n	800aeb4 <_printf_float+0x9c>
 800b1f6:	2301      	movs	r3, #1
 800b1f8:	464a      	mov	r2, r9
 800b1fa:	4631      	mov	r1, r6
 800b1fc:	4628      	mov	r0, r5
 800b1fe:	47b8      	blx	r7
 800b200:	3001      	adds	r0, #1
 800b202:	f43f ae57 	beq.w	800aeb4 <_printf_float+0x9c>
 800b206:	f108 0801 	add.w	r8, r8, #1
 800b20a:	9b08      	ldr	r3, [sp, #32]
 800b20c:	3b01      	subs	r3, #1
 800b20e:	4543      	cmp	r3, r8
 800b210:	dcf1      	bgt.n	800b1f6 <_printf_float+0x3de>
 800b212:	9b04      	ldr	r3, [sp, #16]
 800b214:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800b218:	e6db      	b.n	800afd2 <_printf_float+0x1ba>
 800b21a:	f04f 0800 	mov.w	r8, #0
 800b21e:	f104 091a 	add.w	r9, r4, #26
 800b222:	e7f2      	b.n	800b20a <_printf_float+0x3f2>
 800b224:	2301      	movs	r3, #1
 800b226:	4642      	mov	r2, r8
 800b228:	e7df      	b.n	800b1ea <_printf_float+0x3d2>
 800b22a:	2301      	movs	r3, #1
 800b22c:	464a      	mov	r2, r9
 800b22e:	4631      	mov	r1, r6
 800b230:	4628      	mov	r0, r5
 800b232:	47b8      	blx	r7
 800b234:	3001      	adds	r0, #1
 800b236:	f43f ae3d 	beq.w	800aeb4 <_printf_float+0x9c>
 800b23a:	f108 0801 	add.w	r8, r8, #1
 800b23e:	68e3      	ldr	r3, [r4, #12]
 800b240:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b242:	1a5b      	subs	r3, r3, r1
 800b244:	4543      	cmp	r3, r8
 800b246:	dcf0      	bgt.n	800b22a <_printf_float+0x412>
 800b248:	e6f7      	b.n	800b03a <_printf_float+0x222>
 800b24a:	f04f 0800 	mov.w	r8, #0
 800b24e:	f104 0919 	add.w	r9, r4, #25
 800b252:	e7f4      	b.n	800b23e <_printf_float+0x426>

0800b254 <_printf_common>:
 800b254:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b258:	4616      	mov	r6, r2
 800b25a:	4699      	mov	r9, r3
 800b25c:	688a      	ldr	r2, [r1, #8]
 800b25e:	690b      	ldr	r3, [r1, #16]
 800b260:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b264:	4293      	cmp	r3, r2
 800b266:	bfb8      	it	lt
 800b268:	4613      	movlt	r3, r2
 800b26a:	6033      	str	r3, [r6, #0]
 800b26c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b270:	4607      	mov	r7, r0
 800b272:	460c      	mov	r4, r1
 800b274:	b10a      	cbz	r2, 800b27a <_printf_common+0x26>
 800b276:	3301      	adds	r3, #1
 800b278:	6033      	str	r3, [r6, #0]
 800b27a:	6823      	ldr	r3, [r4, #0]
 800b27c:	0699      	lsls	r1, r3, #26
 800b27e:	bf42      	ittt	mi
 800b280:	6833      	ldrmi	r3, [r6, #0]
 800b282:	3302      	addmi	r3, #2
 800b284:	6033      	strmi	r3, [r6, #0]
 800b286:	6825      	ldr	r5, [r4, #0]
 800b288:	f015 0506 	ands.w	r5, r5, #6
 800b28c:	d106      	bne.n	800b29c <_printf_common+0x48>
 800b28e:	f104 0a19 	add.w	sl, r4, #25
 800b292:	68e3      	ldr	r3, [r4, #12]
 800b294:	6832      	ldr	r2, [r6, #0]
 800b296:	1a9b      	subs	r3, r3, r2
 800b298:	42ab      	cmp	r3, r5
 800b29a:	dc26      	bgt.n	800b2ea <_printf_common+0x96>
 800b29c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b2a0:	1e13      	subs	r3, r2, #0
 800b2a2:	6822      	ldr	r2, [r4, #0]
 800b2a4:	bf18      	it	ne
 800b2a6:	2301      	movne	r3, #1
 800b2a8:	0692      	lsls	r2, r2, #26
 800b2aa:	d42b      	bmi.n	800b304 <_printf_common+0xb0>
 800b2ac:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b2b0:	4649      	mov	r1, r9
 800b2b2:	4638      	mov	r0, r7
 800b2b4:	47c0      	blx	r8
 800b2b6:	3001      	adds	r0, #1
 800b2b8:	d01e      	beq.n	800b2f8 <_printf_common+0xa4>
 800b2ba:	6823      	ldr	r3, [r4, #0]
 800b2bc:	68e5      	ldr	r5, [r4, #12]
 800b2be:	6832      	ldr	r2, [r6, #0]
 800b2c0:	f003 0306 	and.w	r3, r3, #6
 800b2c4:	2b04      	cmp	r3, #4
 800b2c6:	bf08      	it	eq
 800b2c8:	1aad      	subeq	r5, r5, r2
 800b2ca:	68a3      	ldr	r3, [r4, #8]
 800b2cc:	6922      	ldr	r2, [r4, #16]
 800b2ce:	bf0c      	ite	eq
 800b2d0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b2d4:	2500      	movne	r5, #0
 800b2d6:	4293      	cmp	r3, r2
 800b2d8:	bfc4      	itt	gt
 800b2da:	1a9b      	subgt	r3, r3, r2
 800b2dc:	18ed      	addgt	r5, r5, r3
 800b2de:	2600      	movs	r6, #0
 800b2e0:	341a      	adds	r4, #26
 800b2e2:	42b5      	cmp	r5, r6
 800b2e4:	d11a      	bne.n	800b31c <_printf_common+0xc8>
 800b2e6:	2000      	movs	r0, #0
 800b2e8:	e008      	b.n	800b2fc <_printf_common+0xa8>
 800b2ea:	2301      	movs	r3, #1
 800b2ec:	4652      	mov	r2, sl
 800b2ee:	4649      	mov	r1, r9
 800b2f0:	4638      	mov	r0, r7
 800b2f2:	47c0      	blx	r8
 800b2f4:	3001      	adds	r0, #1
 800b2f6:	d103      	bne.n	800b300 <_printf_common+0xac>
 800b2f8:	f04f 30ff 	mov.w	r0, #4294967295
 800b2fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b300:	3501      	adds	r5, #1
 800b302:	e7c6      	b.n	800b292 <_printf_common+0x3e>
 800b304:	18e1      	adds	r1, r4, r3
 800b306:	1c5a      	adds	r2, r3, #1
 800b308:	2030      	movs	r0, #48	; 0x30
 800b30a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b30e:	4422      	add	r2, r4
 800b310:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b314:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b318:	3302      	adds	r3, #2
 800b31a:	e7c7      	b.n	800b2ac <_printf_common+0x58>
 800b31c:	2301      	movs	r3, #1
 800b31e:	4622      	mov	r2, r4
 800b320:	4649      	mov	r1, r9
 800b322:	4638      	mov	r0, r7
 800b324:	47c0      	blx	r8
 800b326:	3001      	adds	r0, #1
 800b328:	d0e6      	beq.n	800b2f8 <_printf_common+0xa4>
 800b32a:	3601      	adds	r6, #1
 800b32c:	e7d9      	b.n	800b2e2 <_printf_common+0x8e>
	...

0800b330 <_printf_i>:
 800b330:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b334:	7e0f      	ldrb	r7, [r1, #24]
 800b336:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800b338:	2f78      	cmp	r7, #120	; 0x78
 800b33a:	4691      	mov	r9, r2
 800b33c:	4680      	mov	r8, r0
 800b33e:	460c      	mov	r4, r1
 800b340:	469a      	mov	sl, r3
 800b342:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800b346:	d807      	bhi.n	800b358 <_printf_i+0x28>
 800b348:	2f62      	cmp	r7, #98	; 0x62
 800b34a:	d80a      	bhi.n	800b362 <_printf_i+0x32>
 800b34c:	2f00      	cmp	r7, #0
 800b34e:	f000 80d8 	beq.w	800b502 <_printf_i+0x1d2>
 800b352:	2f58      	cmp	r7, #88	; 0x58
 800b354:	f000 80a3 	beq.w	800b49e <_printf_i+0x16e>
 800b358:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b35c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800b360:	e03a      	b.n	800b3d8 <_printf_i+0xa8>
 800b362:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800b366:	2b15      	cmp	r3, #21
 800b368:	d8f6      	bhi.n	800b358 <_printf_i+0x28>
 800b36a:	a101      	add	r1, pc, #4	; (adr r1, 800b370 <_printf_i+0x40>)
 800b36c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b370:	0800b3c9 	.word	0x0800b3c9
 800b374:	0800b3dd 	.word	0x0800b3dd
 800b378:	0800b359 	.word	0x0800b359
 800b37c:	0800b359 	.word	0x0800b359
 800b380:	0800b359 	.word	0x0800b359
 800b384:	0800b359 	.word	0x0800b359
 800b388:	0800b3dd 	.word	0x0800b3dd
 800b38c:	0800b359 	.word	0x0800b359
 800b390:	0800b359 	.word	0x0800b359
 800b394:	0800b359 	.word	0x0800b359
 800b398:	0800b359 	.word	0x0800b359
 800b39c:	0800b4e9 	.word	0x0800b4e9
 800b3a0:	0800b40d 	.word	0x0800b40d
 800b3a4:	0800b4cb 	.word	0x0800b4cb
 800b3a8:	0800b359 	.word	0x0800b359
 800b3ac:	0800b359 	.word	0x0800b359
 800b3b0:	0800b50b 	.word	0x0800b50b
 800b3b4:	0800b359 	.word	0x0800b359
 800b3b8:	0800b40d 	.word	0x0800b40d
 800b3bc:	0800b359 	.word	0x0800b359
 800b3c0:	0800b359 	.word	0x0800b359
 800b3c4:	0800b4d3 	.word	0x0800b4d3
 800b3c8:	682b      	ldr	r3, [r5, #0]
 800b3ca:	1d1a      	adds	r2, r3, #4
 800b3cc:	681b      	ldr	r3, [r3, #0]
 800b3ce:	602a      	str	r2, [r5, #0]
 800b3d0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b3d4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b3d8:	2301      	movs	r3, #1
 800b3da:	e0a3      	b.n	800b524 <_printf_i+0x1f4>
 800b3dc:	6820      	ldr	r0, [r4, #0]
 800b3de:	6829      	ldr	r1, [r5, #0]
 800b3e0:	0606      	lsls	r6, r0, #24
 800b3e2:	f101 0304 	add.w	r3, r1, #4
 800b3e6:	d50a      	bpl.n	800b3fe <_printf_i+0xce>
 800b3e8:	680e      	ldr	r6, [r1, #0]
 800b3ea:	602b      	str	r3, [r5, #0]
 800b3ec:	2e00      	cmp	r6, #0
 800b3ee:	da03      	bge.n	800b3f8 <_printf_i+0xc8>
 800b3f0:	232d      	movs	r3, #45	; 0x2d
 800b3f2:	4276      	negs	r6, r6
 800b3f4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b3f8:	485e      	ldr	r0, [pc, #376]	; (800b574 <_printf_i+0x244>)
 800b3fa:	230a      	movs	r3, #10
 800b3fc:	e019      	b.n	800b432 <_printf_i+0x102>
 800b3fe:	680e      	ldr	r6, [r1, #0]
 800b400:	602b      	str	r3, [r5, #0]
 800b402:	f010 0f40 	tst.w	r0, #64	; 0x40
 800b406:	bf18      	it	ne
 800b408:	b236      	sxthne	r6, r6
 800b40a:	e7ef      	b.n	800b3ec <_printf_i+0xbc>
 800b40c:	682b      	ldr	r3, [r5, #0]
 800b40e:	6820      	ldr	r0, [r4, #0]
 800b410:	1d19      	adds	r1, r3, #4
 800b412:	6029      	str	r1, [r5, #0]
 800b414:	0601      	lsls	r1, r0, #24
 800b416:	d501      	bpl.n	800b41c <_printf_i+0xec>
 800b418:	681e      	ldr	r6, [r3, #0]
 800b41a:	e002      	b.n	800b422 <_printf_i+0xf2>
 800b41c:	0646      	lsls	r6, r0, #25
 800b41e:	d5fb      	bpl.n	800b418 <_printf_i+0xe8>
 800b420:	881e      	ldrh	r6, [r3, #0]
 800b422:	4854      	ldr	r0, [pc, #336]	; (800b574 <_printf_i+0x244>)
 800b424:	2f6f      	cmp	r7, #111	; 0x6f
 800b426:	bf0c      	ite	eq
 800b428:	2308      	moveq	r3, #8
 800b42a:	230a      	movne	r3, #10
 800b42c:	2100      	movs	r1, #0
 800b42e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b432:	6865      	ldr	r5, [r4, #4]
 800b434:	60a5      	str	r5, [r4, #8]
 800b436:	2d00      	cmp	r5, #0
 800b438:	bfa2      	ittt	ge
 800b43a:	6821      	ldrge	r1, [r4, #0]
 800b43c:	f021 0104 	bicge.w	r1, r1, #4
 800b440:	6021      	strge	r1, [r4, #0]
 800b442:	b90e      	cbnz	r6, 800b448 <_printf_i+0x118>
 800b444:	2d00      	cmp	r5, #0
 800b446:	d04d      	beq.n	800b4e4 <_printf_i+0x1b4>
 800b448:	4615      	mov	r5, r2
 800b44a:	fbb6 f1f3 	udiv	r1, r6, r3
 800b44e:	fb03 6711 	mls	r7, r3, r1, r6
 800b452:	5dc7      	ldrb	r7, [r0, r7]
 800b454:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800b458:	4637      	mov	r7, r6
 800b45a:	42bb      	cmp	r3, r7
 800b45c:	460e      	mov	r6, r1
 800b45e:	d9f4      	bls.n	800b44a <_printf_i+0x11a>
 800b460:	2b08      	cmp	r3, #8
 800b462:	d10b      	bne.n	800b47c <_printf_i+0x14c>
 800b464:	6823      	ldr	r3, [r4, #0]
 800b466:	07de      	lsls	r6, r3, #31
 800b468:	d508      	bpl.n	800b47c <_printf_i+0x14c>
 800b46a:	6923      	ldr	r3, [r4, #16]
 800b46c:	6861      	ldr	r1, [r4, #4]
 800b46e:	4299      	cmp	r1, r3
 800b470:	bfde      	ittt	le
 800b472:	2330      	movle	r3, #48	; 0x30
 800b474:	f805 3c01 	strble.w	r3, [r5, #-1]
 800b478:	f105 35ff 	addle.w	r5, r5, #4294967295
 800b47c:	1b52      	subs	r2, r2, r5
 800b47e:	6122      	str	r2, [r4, #16]
 800b480:	f8cd a000 	str.w	sl, [sp]
 800b484:	464b      	mov	r3, r9
 800b486:	aa03      	add	r2, sp, #12
 800b488:	4621      	mov	r1, r4
 800b48a:	4640      	mov	r0, r8
 800b48c:	f7ff fee2 	bl	800b254 <_printf_common>
 800b490:	3001      	adds	r0, #1
 800b492:	d14c      	bne.n	800b52e <_printf_i+0x1fe>
 800b494:	f04f 30ff 	mov.w	r0, #4294967295
 800b498:	b004      	add	sp, #16
 800b49a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b49e:	4835      	ldr	r0, [pc, #212]	; (800b574 <_printf_i+0x244>)
 800b4a0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800b4a4:	6829      	ldr	r1, [r5, #0]
 800b4a6:	6823      	ldr	r3, [r4, #0]
 800b4a8:	f851 6b04 	ldr.w	r6, [r1], #4
 800b4ac:	6029      	str	r1, [r5, #0]
 800b4ae:	061d      	lsls	r5, r3, #24
 800b4b0:	d514      	bpl.n	800b4dc <_printf_i+0x1ac>
 800b4b2:	07df      	lsls	r7, r3, #31
 800b4b4:	bf44      	itt	mi
 800b4b6:	f043 0320 	orrmi.w	r3, r3, #32
 800b4ba:	6023      	strmi	r3, [r4, #0]
 800b4bc:	b91e      	cbnz	r6, 800b4c6 <_printf_i+0x196>
 800b4be:	6823      	ldr	r3, [r4, #0]
 800b4c0:	f023 0320 	bic.w	r3, r3, #32
 800b4c4:	6023      	str	r3, [r4, #0]
 800b4c6:	2310      	movs	r3, #16
 800b4c8:	e7b0      	b.n	800b42c <_printf_i+0xfc>
 800b4ca:	6823      	ldr	r3, [r4, #0]
 800b4cc:	f043 0320 	orr.w	r3, r3, #32
 800b4d0:	6023      	str	r3, [r4, #0]
 800b4d2:	2378      	movs	r3, #120	; 0x78
 800b4d4:	4828      	ldr	r0, [pc, #160]	; (800b578 <_printf_i+0x248>)
 800b4d6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800b4da:	e7e3      	b.n	800b4a4 <_printf_i+0x174>
 800b4dc:	0659      	lsls	r1, r3, #25
 800b4de:	bf48      	it	mi
 800b4e0:	b2b6      	uxthmi	r6, r6
 800b4e2:	e7e6      	b.n	800b4b2 <_printf_i+0x182>
 800b4e4:	4615      	mov	r5, r2
 800b4e6:	e7bb      	b.n	800b460 <_printf_i+0x130>
 800b4e8:	682b      	ldr	r3, [r5, #0]
 800b4ea:	6826      	ldr	r6, [r4, #0]
 800b4ec:	6961      	ldr	r1, [r4, #20]
 800b4ee:	1d18      	adds	r0, r3, #4
 800b4f0:	6028      	str	r0, [r5, #0]
 800b4f2:	0635      	lsls	r5, r6, #24
 800b4f4:	681b      	ldr	r3, [r3, #0]
 800b4f6:	d501      	bpl.n	800b4fc <_printf_i+0x1cc>
 800b4f8:	6019      	str	r1, [r3, #0]
 800b4fa:	e002      	b.n	800b502 <_printf_i+0x1d2>
 800b4fc:	0670      	lsls	r0, r6, #25
 800b4fe:	d5fb      	bpl.n	800b4f8 <_printf_i+0x1c8>
 800b500:	8019      	strh	r1, [r3, #0]
 800b502:	2300      	movs	r3, #0
 800b504:	6123      	str	r3, [r4, #16]
 800b506:	4615      	mov	r5, r2
 800b508:	e7ba      	b.n	800b480 <_printf_i+0x150>
 800b50a:	682b      	ldr	r3, [r5, #0]
 800b50c:	1d1a      	adds	r2, r3, #4
 800b50e:	602a      	str	r2, [r5, #0]
 800b510:	681d      	ldr	r5, [r3, #0]
 800b512:	6862      	ldr	r2, [r4, #4]
 800b514:	2100      	movs	r1, #0
 800b516:	4628      	mov	r0, r5
 800b518:	f7f4 fe9a 	bl	8000250 <memchr>
 800b51c:	b108      	cbz	r0, 800b522 <_printf_i+0x1f2>
 800b51e:	1b40      	subs	r0, r0, r5
 800b520:	6060      	str	r0, [r4, #4]
 800b522:	6863      	ldr	r3, [r4, #4]
 800b524:	6123      	str	r3, [r4, #16]
 800b526:	2300      	movs	r3, #0
 800b528:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b52c:	e7a8      	b.n	800b480 <_printf_i+0x150>
 800b52e:	6923      	ldr	r3, [r4, #16]
 800b530:	462a      	mov	r2, r5
 800b532:	4649      	mov	r1, r9
 800b534:	4640      	mov	r0, r8
 800b536:	47d0      	blx	sl
 800b538:	3001      	adds	r0, #1
 800b53a:	d0ab      	beq.n	800b494 <_printf_i+0x164>
 800b53c:	6823      	ldr	r3, [r4, #0]
 800b53e:	079b      	lsls	r3, r3, #30
 800b540:	d413      	bmi.n	800b56a <_printf_i+0x23a>
 800b542:	68e0      	ldr	r0, [r4, #12]
 800b544:	9b03      	ldr	r3, [sp, #12]
 800b546:	4298      	cmp	r0, r3
 800b548:	bfb8      	it	lt
 800b54a:	4618      	movlt	r0, r3
 800b54c:	e7a4      	b.n	800b498 <_printf_i+0x168>
 800b54e:	2301      	movs	r3, #1
 800b550:	4632      	mov	r2, r6
 800b552:	4649      	mov	r1, r9
 800b554:	4640      	mov	r0, r8
 800b556:	47d0      	blx	sl
 800b558:	3001      	adds	r0, #1
 800b55a:	d09b      	beq.n	800b494 <_printf_i+0x164>
 800b55c:	3501      	adds	r5, #1
 800b55e:	68e3      	ldr	r3, [r4, #12]
 800b560:	9903      	ldr	r1, [sp, #12]
 800b562:	1a5b      	subs	r3, r3, r1
 800b564:	42ab      	cmp	r3, r5
 800b566:	dcf2      	bgt.n	800b54e <_printf_i+0x21e>
 800b568:	e7eb      	b.n	800b542 <_printf_i+0x212>
 800b56a:	2500      	movs	r5, #0
 800b56c:	f104 0619 	add.w	r6, r4, #25
 800b570:	e7f5      	b.n	800b55e <_printf_i+0x22e>
 800b572:	bf00      	nop
 800b574:	0800f4be 	.word	0x0800f4be
 800b578:	0800f4cf 	.word	0x0800f4cf

0800b57c <_scanf_float>:
 800b57c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b580:	b087      	sub	sp, #28
 800b582:	4617      	mov	r7, r2
 800b584:	9303      	str	r3, [sp, #12]
 800b586:	688b      	ldr	r3, [r1, #8]
 800b588:	1e5a      	subs	r2, r3, #1
 800b58a:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800b58e:	bf83      	ittte	hi
 800b590:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800b594:	195b      	addhi	r3, r3, r5
 800b596:	9302      	strhi	r3, [sp, #8]
 800b598:	2300      	movls	r3, #0
 800b59a:	bf86      	itte	hi
 800b59c:	f240 135d 	movwhi	r3, #349	; 0x15d
 800b5a0:	608b      	strhi	r3, [r1, #8]
 800b5a2:	9302      	strls	r3, [sp, #8]
 800b5a4:	680b      	ldr	r3, [r1, #0]
 800b5a6:	468b      	mov	fp, r1
 800b5a8:	2500      	movs	r5, #0
 800b5aa:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800b5ae:	f84b 3b1c 	str.w	r3, [fp], #28
 800b5b2:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800b5b6:	4680      	mov	r8, r0
 800b5b8:	460c      	mov	r4, r1
 800b5ba:	465e      	mov	r6, fp
 800b5bc:	46aa      	mov	sl, r5
 800b5be:	46a9      	mov	r9, r5
 800b5c0:	9501      	str	r5, [sp, #4]
 800b5c2:	68a2      	ldr	r2, [r4, #8]
 800b5c4:	b152      	cbz	r2, 800b5dc <_scanf_float+0x60>
 800b5c6:	683b      	ldr	r3, [r7, #0]
 800b5c8:	781b      	ldrb	r3, [r3, #0]
 800b5ca:	2b4e      	cmp	r3, #78	; 0x4e
 800b5cc:	d864      	bhi.n	800b698 <_scanf_float+0x11c>
 800b5ce:	2b40      	cmp	r3, #64	; 0x40
 800b5d0:	d83c      	bhi.n	800b64c <_scanf_float+0xd0>
 800b5d2:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800b5d6:	b2c8      	uxtb	r0, r1
 800b5d8:	280e      	cmp	r0, #14
 800b5da:	d93a      	bls.n	800b652 <_scanf_float+0xd6>
 800b5dc:	f1b9 0f00 	cmp.w	r9, #0
 800b5e0:	d003      	beq.n	800b5ea <_scanf_float+0x6e>
 800b5e2:	6823      	ldr	r3, [r4, #0]
 800b5e4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800b5e8:	6023      	str	r3, [r4, #0]
 800b5ea:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b5ee:	f1ba 0f01 	cmp.w	sl, #1
 800b5f2:	f200 8113 	bhi.w	800b81c <_scanf_float+0x2a0>
 800b5f6:	455e      	cmp	r6, fp
 800b5f8:	f200 8105 	bhi.w	800b806 <_scanf_float+0x28a>
 800b5fc:	2501      	movs	r5, #1
 800b5fe:	4628      	mov	r0, r5
 800b600:	b007      	add	sp, #28
 800b602:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b606:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800b60a:	2a0d      	cmp	r2, #13
 800b60c:	d8e6      	bhi.n	800b5dc <_scanf_float+0x60>
 800b60e:	a101      	add	r1, pc, #4	; (adr r1, 800b614 <_scanf_float+0x98>)
 800b610:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800b614:	0800b753 	.word	0x0800b753
 800b618:	0800b5dd 	.word	0x0800b5dd
 800b61c:	0800b5dd 	.word	0x0800b5dd
 800b620:	0800b5dd 	.word	0x0800b5dd
 800b624:	0800b7b3 	.word	0x0800b7b3
 800b628:	0800b78b 	.word	0x0800b78b
 800b62c:	0800b5dd 	.word	0x0800b5dd
 800b630:	0800b5dd 	.word	0x0800b5dd
 800b634:	0800b761 	.word	0x0800b761
 800b638:	0800b5dd 	.word	0x0800b5dd
 800b63c:	0800b5dd 	.word	0x0800b5dd
 800b640:	0800b5dd 	.word	0x0800b5dd
 800b644:	0800b5dd 	.word	0x0800b5dd
 800b648:	0800b719 	.word	0x0800b719
 800b64c:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800b650:	e7db      	b.n	800b60a <_scanf_float+0x8e>
 800b652:	290e      	cmp	r1, #14
 800b654:	d8c2      	bhi.n	800b5dc <_scanf_float+0x60>
 800b656:	a001      	add	r0, pc, #4	; (adr r0, 800b65c <_scanf_float+0xe0>)
 800b658:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800b65c:	0800b70b 	.word	0x0800b70b
 800b660:	0800b5dd 	.word	0x0800b5dd
 800b664:	0800b70b 	.word	0x0800b70b
 800b668:	0800b79f 	.word	0x0800b79f
 800b66c:	0800b5dd 	.word	0x0800b5dd
 800b670:	0800b6b9 	.word	0x0800b6b9
 800b674:	0800b6f5 	.word	0x0800b6f5
 800b678:	0800b6f5 	.word	0x0800b6f5
 800b67c:	0800b6f5 	.word	0x0800b6f5
 800b680:	0800b6f5 	.word	0x0800b6f5
 800b684:	0800b6f5 	.word	0x0800b6f5
 800b688:	0800b6f5 	.word	0x0800b6f5
 800b68c:	0800b6f5 	.word	0x0800b6f5
 800b690:	0800b6f5 	.word	0x0800b6f5
 800b694:	0800b6f5 	.word	0x0800b6f5
 800b698:	2b6e      	cmp	r3, #110	; 0x6e
 800b69a:	d809      	bhi.n	800b6b0 <_scanf_float+0x134>
 800b69c:	2b60      	cmp	r3, #96	; 0x60
 800b69e:	d8b2      	bhi.n	800b606 <_scanf_float+0x8a>
 800b6a0:	2b54      	cmp	r3, #84	; 0x54
 800b6a2:	d077      	beq.n	800b794 <_scanf_float+0x218>
 800b6a4:	2b59      	cmp	r3, #89	; 0x59
 800b6a6:	d199      	bne.n	800b5dc <_scanf_float+0x60>
 800b6a8:	2d07      	cmp	r5, #7
 800b6aa:	d197      	bne.n	800b5dc <_scanf_float+0x60>
 800b6ac:	2508      	movs	r5, #8
 800b6ae:	e029      	b.n	800b704 <_scanf_float+0x188>
 800b6b0:	2b74      	cmp	r3, #116	; 0x74
 800b6b2:	d06f      	beq.n	800b794 <_scanf_float+0x218>
 800b6b4:	2b79      	cmp	r3, #121	; 0x79
 800b6b6:	e7f6      	b.n	800b6a6 <_scanf_float+0x12a>
 800b6b8:	6821      	ldr	r1, [r4, #0]
 800b6ba:	05c8      	lsls	r0, r1, #23
 800b6bc:	d51a      	bpl.n	800b6f4 <_scanf_float+0x178>
 800b6be:	9b02      	ldr	r3, [sp, #8]
 800b6c0:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800b6c4:	6021      	str	r1, [r4, #0]
 800b6c6:	f109 0901 	add.w	r9, r9, #1
 800b6ca:	b11b      	cbz	r3, 800b6d4 <_scanf_float+0x158>
 800b6cc:	3b01      	subs	r3, #1
 800b6ce:	3201      	adds	r2, #1
 800b6d0:	9302      	str	r3, [sp, #8]
 800b6d2:	60a2      	str	r2, [r4, #8]
 800b6d4:	68a3      	ldr	r3, [r4, #8]
 800b6d6:	3b01      	subs	r3, #1
 800b6d8:	60a3      	str	r3, [r4, #8]
 800b6da:	6923      	ldr	r3, [r4, #16]
 800b6dc:	3301      	adds	r3, #1
 800b6de:	6123      	str	r3, [r4, #16]
 800b6e0:	687b      	ldr	r3, [r7, #4]
 800b6e2:	3b01      	subs	r3, #1
 800b6e4:	2b00      	cmp	r3, #0
 800b6e6:	607b      	str	r3, [r7, #4]
 800b6e8:	f340 8084 	ble.w	800b7f4 <_scanf_float+0x278>
 800b6ec:	683b      	ldr	r3, [r7, #0]
 800b6ee:	3301      	adds	r3, #1
 800b6f0:	603b      	str	r3, [r7, #0]
 800b6f2:	e766      	b.n	800b5c2 <_scanf_float+0x46>
 800b6f4:	eb1a 0f05 	cmn.w	sl, r5
 800b6f8:	f47f af70 	bne.w	800b5dc <_scanf_float+0x60>
 800b6fc:	6822      	ldr	r2, [r4, #0]
 800b6fe:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800b702:	6022      	str	r2, [r4, #0]
 800b704:	f806 3b01 	strb.w	r3, [r6], #1
 800b708:	e7e4      	b.n	800b6d4 <_scanf_float+0x158>
 800b70a:	6822      	ldr	r2, [r4, #0]
 800b70c:	0610      	lsls	r0, r2, #24
 800b70e:	f57f af65 	bpl.w	800b5dc <_scanf_float+0x60>
 800b712:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800b716:	e7f4      	b.n	800b702 <_scanf_float+0x186>
 800b718:	f1ba 0f00 	cmp.w	sl, #0
 800b71c:	d10e      	bne.n	800b73c <_scanf_float+0x1c0>
 800b71e:	f1b9 0f00 	cmp.w	r9, #0
 800b722:	d10e      	bne.n	800b742 <_scanf_float+0x1c6>
 800b724:	6822      	ldr	r2, [r4, #0]
 800b726:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800b72a:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800b72e:	d108      	bne.n	800b742 <_scanf_float+0x1c6>
 800b730:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800b734:	6022      	str	r2, [r4, #0]
 800b736:	f04f 0a01 	mov.w	sl, #1
 800b73a:	e7e3      	b.n	800b704 <_scanf_float+0x188>
 800b73c:	f1ba 0f02 	cmp.w	sl, #2
 800b740:	d055      	beq.n	800b7ee <_scanf_float+0x272>
 800b742:	2d01      	cmp	r5, #1
 800b744:	d002      	beq.n	800b74c <_scanf_float+0x1d0>
 800b746:	2d04      	cmp	r5, #4
 800b748:	f47f af48 	bne.w	800b5dc <_scanf_float+0x60>
 800b74c:	3501      	adds	r5, #1
 800b74e:	b2ed      	uxtb	r5, r5
 800b750:	e7d8      	b.n	800b704 <_scanf_float+0x188>
 800b752:	f1ba 0f01 	cmp.w	sl, #1
 800b756:	f47f af41 	bne.w	800b5dc <_scanf_float+0x60>
 800b75a:	f04f 0a02 	mov.w	sl, #2
 800b75e:	e7d1      	b.n	800b704 <_scanf_float+0x188>
 800b760:	b97d      	cbnz	r5, 800b782 <_scanf_float+0x206>
 800b762:	f1b9 0f00 	cmp.w	r9, #0
 800b766:	f47f af3c 	bne.w	800b5e2 <_scanf_float+0x66>
 800b76a:	6822      	ldr	r2, [r4, #0]
 800b76c:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800b770:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800b774:	f47f af39 	bne.w	800b5ea <_scanf_float+0x6e>
 800b778:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800b77c:	6022      	str	r2, [r4, #0]
 800b77e:	2501      	movs	r5, #1
 800b780:	e7c0      	b.n	800b704 <_scanf_float+0x188>
 800b782:	2d03      	cmp	r5, #3
 800b784:	d0e2      	beq.n	800b74c <_scanf_float+0x1d0>
 800b786:	2d05      	cmp	r5, #5
 800b788:	e7de      	b.n	800b748 <_scanf_float+0x1cc>
 800b78a:	2d02      	cmp	r5, #2
 800b78c:	f47f af26 	bne.w	800b5dc <_scanf_float+0x60>
 800b790:	2503      	movs	r5, #3
 800b792:	e7b7      	b.n	800b704 <_scanf_float+0x188>
 800b794:	2d06      	cmp	r5, #6
 800b796:	f47f af21 	bne.w	800b5dc <_scanf_float+0x60>
 800b79a:	2507      	movs	r5, #7
 800b79c:	e7b2      	b.n	800b704 <_scanf_float+0x188>
 800b79e:	6822      	ldr	r2, [r4, #0]
 800b7a0:	0591      	lsls	r1, r2, #22
 800b7a2:	f57f af1b 	bpl.w	800b5dc <_scanf_float+0x60>
 800b7a6:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800b7aa:	6022      	str	r2, [r4, #0]
 800b7ac:	f8cd 9004 	str.w	r9, [sp, #4]
 800b7b0:	e7a8      	b.n	800b704 <_scanf_float+0x188>
 800b7b2:	6822      	ldr	r2, [r4, #0]
 800b7b4:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 800b7b8:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800b7bc:	d006      	beq.n	800b7cc <_scanf_float+0x250>
 800b7be:	0550      	lsls	r0, r2, #21
 800b7c0:	f57f af0c 	bpl.w	800b5dc <_scanf_float+0x60>
 800b7c4:	f1b9 0f00 	cmp.w	r9, #0
 800b7c8:	f43f af0f 	beq.w	800b5ea <_scanf_float+0x6e>
 800b7cc:	0591      	lsls	r1, r2, #22
 800b7ce:	bf58      	it	pl
 800b7d0:	9901      	ldrpl	r1, [sp, #4]
 800b7d2:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800b7d6:	bf58      	it	pl
 800b7d8:	eba9 0101 	subpl.w	r1, r9, r1
 800b7dc:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800b7e0:	bf58      	it	pl
 800b7e2:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800b7e6:	6022      	str	r2, [r4, #0]
 800b7e8:	f04f 0900 	mov.w	r9, #0
 800b7ec:	e78a      	b.n	800b704 <_scanf_float+0x188>
 800b7ee:	f04f 0a03 	mov.w	sl, #3
 800b7f2:	e787      	b.n	800b704 <_scanf_float+0x188>
 800b7f4:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800b7f8:	4639      	mov	r1, r7
 800b7fa:	4640      	mov	r0, r8
 800b7fc:	4798      	blx	r3
 800b7fe:	2800      	cmp	r0, #0
 800b800:	f43f aedf 	beq.w	800b5c2 <_scanf_float+0x46>
 800b804:	e6ea      	b.n	800b5dc <_scanf_float+0x60>
 800b806:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800b80a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800b80e:	463a      	mov	r2, r7
 800b810:	4640      	mov	r0, r8
 800b812:	4798      	blx	r3
 800b814:	6923      	ldr	r3, [r4, #16]
 800b816:	3b01      	subs	r3, #1
 800b818:	6123      	str	r3, [r4, #16]
 800b81a:	e6ec      	b.n	800b5f6 <_scanf_float+0x7a>
 800b81c:	1e6b      	subs	r3, r5, #1
 800b81e:	2b06      	cmp	r3, #6
 800b820:	d825      	bhi.n	800b86e <_scanf_float+0x2f2>
 800b822:	2d02      	cmp	r5, #2
 800b824:	d836      	bhi.n	800b894 <_scanf_float+0x318>
 800b826:	455e      	cmp	r6, fp
 800b828:	f67f aee8 	bls.w	800b5fc <_scanf_float+0x80>
 800b82c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800b830:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800b834:	463a      	mov	r2, r7
 800b836:	4640      	mov	r0, r8
 800b838:	4798      	blx	r3
 800b83a:	6923      	ldr	r3, [r4, #16]
 800b83c:	3b01      	subs	r3, #1
 800b83e:	6123      	str	r3, [r4, #16]
 800b840:	e7f1      	b.n	800b826 <_scanf_float+0x2aa>
 800b842:	9802      	ldr	r0, [sp, #8]
 800b844:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800b848:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 800b84c:	9002      	str	r0, [sp, #8]
 800b84e:	463a      	mov	r2, r7
 800b850:	4640      	mov	r0, r8
 800b852:	4798      	blx	r3
 800b854:	6923      	ldr	r3, [r4, #16]
 800b856:	3b01      	subs	r3, #1
 800b858:	6123      	str	r3, [r4, #16]
 800b85a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b85e:	fa5f fa8a 	uxtb.w	sl, sl
 800b862:	f1ba 0f02 	cmp.w	sl, #2
 800b866:	d1ec      	bne.n	800b842 <_scanf_float+0x2c6>
 800b868:	3d03      	subs	r5, #3
 800b86a:	b2ed      	uxtb	r5, r5
 800b86c:	1b76      	subs	r6, r6, r5
 800b86e:	6823      	ldr	r3, [r4, #0]
 800b870:	05da      	lsls	r2, r3, #23
 800b872:	d52f      	bpl.n	800b8d4 <_scanf_float+0x358>
 800b874:	055b      	lsls	r3, r3, #21
 800b876:	d510      	bpl.n	800b89a <_scanf_float+0x31e>
 800b878:	455e      	cmp	r6, fp
 800b87a:	f67f aebf 	bls.w	800b5fc <_scanf_float+0x80>
 800b87e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800b882:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800b886:	463a      	mov	r2, r7
 800b888:	4640      	mov	r0, r8
 800b88a:	4798      	blx	r3
 800b88c:	6923      	ldr	r3, [r4, #16]
 800b88e:	3b01      	subs	r3, #1
 800b890:	6123      	str	r3, [r4, #16]
 800b892:	e7f1      	b.n	800b878 <_scanf_float+0x2fc>
 800b894:	46aa      	mov	sl, r5
 800b896:	9602      	str	r6, [sp, #8]
 800b898:	e7df      	b.n	800b85a <_scanf_float+0x2de>
 800b89a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800b89e:	6923      	ldr	r3, [r4, #16]
 800b8a0:	2965      	cmp	r1, #101	; 0x65
 800b8a2:	f103 33ff 	add.w	r3, r3, #4294967295
 800b8a6:	f106 35ff 	add.w	r5, r6, #4294967295
 800b8aa:	6123      	str	r3, [r4, #16]
 800b8ac:	d00c      	beq.n	800b8c8 <_scanf_float+0x34c>
 800b8ae:	2945      	cmp	r1, #69	; 0x45
 800b8b0:	d00a      	beq.n	800b8c8 <_scanf_float+0x34c>
 800b8b2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800b8b6:	463a      	mov	r2, r7
 800b8b8:	4640      	mov	r0, r8
 800b8ba:	4798      	blx	r3
 800b8bc:	6923      	ldr	r3, [r4, #16]
 800b8be:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800b8c2:	3b01      	subs	r3, #1
 800b8c4:	1eb5      	subs	r5, r6, #2
 800b8c6:	6123      	str	r3, [r4, #16]
 800b8c8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800b8cc:	463a      	mov	r2, r7
 800b8ce:	4640      	mov	r0, r8
 800b8d0:	4798      	blx	r3
 800b8d2:	462e      	mov	r6, r5
 800b8d4:	6825      	ldr	r5, [r4, #0]
 800b8d6:	f015 0510 	ands.w	r5, r5, #16
 800b8da:	d14e      	bne.n	800b97a <_scanf_float+0x3fe>
 800b8dc:	7035      	strb	r5, [r6, #0]
 800b8de:	6823      	ldr	r3, [r4, #0]
 800b8e0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800b8e4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b8e8:	d119      	bne.n	800b91e <_scanf_float+0x3a2>
 800b8ea:	9b01      	ldr	r3, [sp, #4]
 800b8ec:	454b      	cmp	r3, r9
 800b8ee:	eba3 0209 	sub.w	r2, r3, r9
 800b8f2:	d121      	bne.n	800b938 <_scanf_float+0x3bc>
 800b8f4:	2200      	movs	r2, #0
 800b8f6:	4659      	mov	r1, fp
 800b8f8:	4640      	mov	r0, r8
 800b8fa:	f000 fe3b 	bl	800c574 <_strtod_r>
 800b8fe:	6822      	ldr	r2, [r4, #0]
 800b900:	9b03      	ldr	r3, [sp, #12]
 800b902:	f012 0f02 	tst.w	r2, #2
 800b906:	681b      	ldr	r3, [r3, #0]
 800b908:	d021      	beq.n	800b94e <_scanf_float+0x3d2>
 800b90a:	9903      	ldr	r1, [sp, #12]
 800b90c:	1d1a      	adds	r2, r3, #4
 800b90e:	600a      	str	r2, [r1, #0]
 800b910:	681b      	ldr	r3, [r3, #0]
 800b912:	ed83 0b00 	vstr	d0, [r3]
 800b916:	68e3      	ldr	r3, [r4, #12]
 800b918:	3301      	adds	r3, #1
 800b91a:	60e3      	str	r3, [r4, #12]
 800b91c:	e66f      	b.n	800b5fe <_scanf_float+0x82>
 800b91e:	9b04      	ldr	r3, [sp, #16]
 800b920:	2b00      	cmp	r3, #0
 800b922:	d0e7      	beq.n	800b8f4 <_scanf_float+0x378>
 800b924:	9905      	ldr	r1, [sp, #20]
 800b926:	230a      	movs	r3, #10
 800b928:	462a      	mov	r2, r5
 800b92a:	3101      	adds	r1, #1
 800b92c:	4640      	mov	r0, r8
 800b92e:	f000 fea9 	bl	800c684 <_strtol_r>
 800b932:	9b04      	ldr	r3, [sp, #16]
 800b934:	9e05      	ldr	r6, [sp, #20]
 800b936:	1ac2      	subs	r2, r0, r3
 800b938:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800b93c:	429e      	cmp	r6, r3
 800b93e:	bf28      	it	cs
 800b940:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800b944:	490e      	ldr	r1, [pc, #56]	; (800b980 <_scanf_float+0x404>)
 800b946:	4630      	mov	r0, r6
 800b948:	f000 f824 	bl	800b994 <siprintf>
 800b94c:	e7d2      	b.n	800b8f4 <_scanf_float+0x378>
 800b94e:	9903      	ldr	r1, [sp, #12]
 800b950:	f012 0f04 	tst.w	r2, #4
 800b954:	f103 0204 	add.w	r2, r3, #4
 800b958:	600a      	str	r2, [r1, #0]
 800b95a:	d1d9      	bne.n	800b910 <_scanf_float+0x394>
 800b95c:	eeb4 0b40 	vcmp.f64	d0, d0
 800b960:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b964:	681e      	ldr	r6, [r3, #0]
 800b966:	d705      	bvc.n	800b974 <_scanf_float+0x3f8>
 800b968:	4806      	ldr	r0, [pc, #24]	; (800b984 <_scanf_float+0x408>)
 800b96a:	f000 f80d 	bl	800b988 <nanf>
 800b96e:	ed86 0a00 	vstr	s0, [r6]
 800b972:	e7d0      	b.n	800b916 <_scanf_float+0x39a>
 800b974:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 800b978:	e7f9      	b.n	800b96e <_scanf_float+0x3f2>
 800b97a:	2500      	movs	r5, #0
 800b97c:	e63f      	b.n	800b5fe <_scanf_float+0x82>
 800b97e:	bf00      	nop
 800b980:	0800f4e0 	.word	0x0800f4e0
 800b984:	0800f8e8 	.word	0x0800f8e8

0800b988 <nanf>:
 800b988:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800b990 <nanf+0x8>
 800b98c:	4770      	bx	lr
 800b98e:	bf00      	nop
 800b990:	7fc00000 	.word	0x7fc00000

0800b994 <siprintf>:
 800b994:	b40e      	push	{r1, r2, r3}
 800b996:	b500      	push	{lr}
 800b998:	b09c      	sub	sp, #112	; 0x70
 800b99a:	ab1d      	add	r3, sp, #116	; 0x74
 800b99c:	9002      	str	r0, [sp, #8]
 800b99e:	9006      	str	r0, [sp, #24]
 800b9a0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800b9a4:	4809      	ldr	r0, [pc, #36]	; (800b9cc <siprintf+0x38>)
 800b9a6:	9107      	str	r1, [sp, #28]
 800b9a8:	9104      	str	r1, [sp, #16]
 800b9aa:	4909      	ldr	r1, [pc, #36]	; (800b9d0 <siprintf+0x3c>)
 800b9ac:	f853 2b04 	ldr.w	r2, [r3], #4
 800b9b0:	9105      	str	r1, [sp, #20]
 800b9b2:	6800      	ldr	r0, [r0, #0]
 800b9b4:	9301      	str	r3, [sp, #4]
 800b9b6:	a902      	add	r1, sp, #8
 800b9b8:	f002 fdfe 	bl	800e5b8 <_svfiprintf_r>
 800b9bc:	9b02      	ldr	r3, [sp, #8]
 800b9be:	2200      	movs	r2, #0
 800b9c0:	701a      	strb	r2, [r3, #0]
 800b9c2:	b01c      	add	sp, #112	; 0x70
 800b9c4:	f85d eb04 	ldr.w	lr, [sp], #4
 800b9c8:	b003      	add	sp, #12
 800b9ca:	4770      	bx	lr
 800b9cc:	20000014 	.word	0x20000014
 800b9d0:	ffff0208 	.word	0xffff0208

0800b9d4 <sulp>:
 800b9d4:	b570      	push	{r4, r5, r6, lr}
 800b9d6:	4604      	mov	r4, r0
 800b9d8:	460d      	mov	r5, r1
 800b9da:	4616      	mov	r6, r2
 800b9dc:	ec45 4b10 	vmov	d0, r4, r5
 800b9e0:	f002 fb4c 	bl	800e07c <__ulp>
 800b9e4:	b17e      	cbz	r6, 800ba06 <sulp+0x32>
 800b9e6:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800b9ea:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800b9ee:	2b00      	cmp	r3, #0
 800b9f0:	dd09      	ble.n	800ba06 <sulp+0x32>
 800b9f2:	051b      	lsls	r3, r3, #20
 800b9f4:	f103 517f 	add.w	r1, r3, #1069547520	; 0x3fc00000
 800b9f8:	2000      	movs	r0, #0
 800b9fa:	f501 1140 	add.w	r1, r1, #3145728	; 0x300000
 800b9fe:	ec41 0b17 	vmov	d7, r0, r1
 800ba02:	ee20 0b07 	vmul.f64	d0, d0, d7
 800ba06:	bd70      	pop	{r4, r5, r6, pc}

0800ba08 <_strtod_l>:
 800ba08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba0c:	ed2d 8b0e 	vpush	{d8-d14}
 800ba10:	b097      	sub	sp, #92	; 0x5c
 800ba12:	461f      	mov	r7, r3
 800ba14:	2300      	movs	r3, #0
 800ba16:	9312      	str	r3, [sp, #72]	; 0x48
 800ba18:	4ba1      	ldr	r3, [pc, #644]	; (800bca0 <_strtod_l+0x298>)
 800ba1a:	920d      	str	r2, [sp, #52]	; 0x34
 800ba1c:	681b      	ldr	r3, [r3, #0]
 800ba1e:	9307      	str	r3, [sp, #28]
 800ba20:	4604      	mov	r4, r0
 800ba22:	4618      	mov	r0, r3
 800ba24:	468b      	mov	fp, r1
 800ba26:	f7f4 fc0b 	bl	8000240 <strlen>
 800ba2a:	f04f 0800 	mov.w	r8, #0
 800ba2e:	4605      	mov	r5, r0
 800ba30:	f04f 0900 	mov.w	r9, #0
 800ba34:	f8cd b044 	str.w	fp, [sp, #68]	; 0x44
 800ba38:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800ba3a:	7813      	ldrb	r3, [r2, #0]
 800ba3c:	2b2b      	cmp	r3, #43	; 0x2b
 800ba3e:	d04d      	beq.n	800badc <_strtod_l+0xd4>
 800ba40:	d83a      	bhi.n	800bab8 <_strtod_l+0xb0>
 800ba42:	2b0d      	cmp	r3, #13
 800ba44:	d833      	bhi.n	800baae <_strtod_l+0xa6>
 800ba46:	2b08      	cmp	r3, #8
 800ba48:	d833      	bhi.n	800bab2 <_strtod_l+0xaa>
 800ba4a:	2b00      	cmp	r3, #0
 800ba4c:	d03d      	beq.n	800baca <_strtod_l+0xc2>
 800ba4e:	2300      	movs	r3, #0
 800ba50:	9308      	str	r3, [sp, #32]
 800ba52:	9e11      	ldr	r6, [sp, #68]	; 0x44
 800ba54:	7833      	ldrb	r3, [r6, #0]
 800ba56:	2b30      	cmp	r3, #48	; 0x30
 800ba58:	f040 80b0 	bne.w	800bbbc <_strtod_l+0x1b4>
 800ba5c:	7873      	ldrb	r3, [r6, #1]
 800ba5e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800ba62:	2b58      	cmp	r3, #88	; 0x58
 800ba64:	d167      	bne.n	800bb36 <_strtod_l+0x12e>
 800ba66:	9b08      	ldr	r3, [sp, #32]
 800ba68:	9301      	str	r3, [sp, #4]
 800ba6a:	ab12      	add	r3, sp, #72	; 0x48
 800ba6c:	9702      	str	r7, [sp, #8]
 800ba6e:	9300      	str	r3, [sp, #0]
 800ba70:	4a8c      	ldr	r2, [pc, #560]	; (800bca4 <_strtod_l+0x29c>)
 800ba72:	ab13      	add	r3, sp, #76	; 0x4c
 800ba74:	a911      	add	r1, sp, #68	; 0x44
 800ba76:	4620      	mov	r0, r4
 800ba78:	f001 fc68 	bl	800d34c <__gethex>
 800ba7c:	f010 0507 	ands.w	r5, r0, #7
 800ba80:	4607      	mov	r7, r0
 800ba82:	d005      	beq.n	800ba90 <_strtod_l+0x88>
 800ba84:	2d06      	cmp	r5, #6
 800ba86:	d12b      	bne.n	800bae0 <_strtod_l+0xd8>
 800ba88:	3601      	adds	r6, #1
 800ba8a:	2300      	movs	r3, #0
 800ba8c:	9611      	str	r6, [sp, #68]	; 0x44
 800ba8e:	9308      	str	r3, [sp, #32]
 800ba90:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ba92:	2b00      	cmp	r3, #0
 800ba94:	f040 854e 	bne.w	800c534 <_strtod_l+0xb2c>
 800ba98:	9b08      	ldr	r3, [sp, #32]
 800ba9a:	b1e3      	cbz	r3, 800bad6 <_strtod_l+0xce>
 800ba9c:	ec49 8b17 	vmov	d7, r8, r9
 800baa0:	eeb1 0b47 	vneg.f64	d0, d7
 800baa4:	b017      	add	sp, #92	; 0x5c
 800baa6:	ecbd 8b0e 	vpop	{d8-d14}
 800baaa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800baae:	2b20      	cmp	r3, #32
 800bab0:	d1cd      	bne.n	800ba4e <_strtod_l+0x46>
 800bab2:	3201      	adds	r2, #1
 800bab4:	9211      	str	r2, [sp, #68]	; 0x44
 800bab6:	e7bf      	b.n	800ba38 <_strtod_l+0x30>
 800bab8:	2b2d      	cmp	r3, #45	; 0x2d
 800baba:	d1c8      	bne.n	800ba4e <_strtod_l+0x46>
 800babc:	2301      	movs	r3, #1
 800babe:	9308      	str	r3, [sp, #32]
 800bac0:	1c53      	adds	r3, r2, #1
 800bac2:	9311      	str	r3, [sp, #68]	; 0x44
 800bac4:	7853      	ldrb	r3, [r2, #1]
 800bac6:	2b00      	cmp	r3, #0
 800bac8:	d1c3      	bne.n	800ba52 <_strtod_l+0x4a>
 800baca:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800bacc:	f8cd b044 	str.w	fp, [sp, #68]	; 0x44
 800bad0:	2b00      	cmp	r3, #0
 800bad2:	f040 852d 	bne.w	800c530 <_strtod_l+0xb28>
 800bad6:	ec49 8b10 	vmov	d0, r8, r9
 800bada:	e7e3      	b.n	800baa4 <_strtod_l+0x9c>
 800badc:	2300      	movs	r3, #0
 800bade:	e7ee      	b.n	800babe <_strtod_l+0xb6>
 800bae0:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800bae2:	b13a      	cbz	r2, 800baf4 <_strtod_l+0xec>
 800bae4:	2135      	movs	r1, #53	; 0x35
 800bae6:	a814      	add	r0, sp, #80	; 0x50
 800bae8:	f002 fbd0 	bl	800e28c <__copybits>
 800baec:	9912      	ldr	r1, [sp, #72]	; 0x48
 800baee:	4620      	mov	r0, r4
 800baf0:	f001 ff92 	bl	800da18 <_Bfree>
 800baf4:	3d01      	subs	r5, #1
 800baf6:	2d04      	cmp	r5, #4
 800baf8:	d806      	bhi.n	800bb08 <_strtod_l+0x100>
 800bafa:	e8df f005 	tbb	[pc, r5]
 800bafe:	030a      	.short	0x030a
 800bb00:	1714      	.short	0x1714
 800bb02:	0a          	.byte	0x0a
 800bb03:	00          	.byte	0x00
 800bb04:	e9dd 8914 	ldrd	r8, r9, [sp, #80]	; 0x50
 800bb08:	073f      	lsls	r7, r7, #28
 800bb0a:	d5c1      	bpl.n	800ba90 <_strtod_l+0x88>
 800bb0c:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 800bb10:	e7be      	b.n	800ba90 <_strtod_l+0x88>
 800bb12:	e9dd 8314 	ldrd	r8, r3, [sp, #80]	; 0x50
 800bb16:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800bb18:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800bb1c:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800bb20:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 800bb24:	e7f0      	b.n	800bb08 <_strtod_l+0x100>
 800bb26:	f8df 9180 	ldr.w	r9, [pc, #384]	; 800bca8 <_strtod_l+0x2a0>
 800bb2a:	e7ed      	b.n	800bb08 <_strtod_l+0x100>
 800bb2c:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 800bb30:	f04f 38ff 	mov.w	r8, #4294967295
 800bb34:	e7e8      	b.n	800bb08 <_strtod_l+0x100>
 800bb36:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800bb38:	1c5a      	adds	r2, r3, #1
 800bb3a:	9211      	str	r2, [sp, #68]	; 0x44
 800bb3c:	785b      	ldrb	r3, [r3, #1]
 800bb3e:	2b30      	cmp	r3, #48	; 0x30
 800bb40:	d0f9      	beq.n	800bb36 <_strtod_l+0x12e>
 800bb42:	2b00      	cmp	r3, #0
 800bb44:	d0a4      	beq.n	800ba90 <_strtod_l+0x88>
 800bb46:	2301      	movs	r3, #1
 800bb48:	f04f 0a00 	mov.w	sl, #0
 800bb4c:	9304      	str	r3, [sp, #16]
 800bb4e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800bb50:	930a      	str	r3, [sp, #40]	; 0x28
 800bb52:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 800bb56:	f8cd a018 	str.w	sl, [sp, #24]
 800bb5a:	220a      	movs	r2, #10
 800bb5c:	9811      	ldr	r0, [sp, #68]	; 0x44
 800bb5e:	7807      	ldrb	r7, [r0, #0]
 800bb60:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 800bb64:	b2d9      	uxtb	r1, r3
 800bb66:	2909      	cmp	r1, #9
 800bb68:	d92a      	bls.n	800bbc0 <_strtod_l+0x1b8>
 800bb6a:	9907      	ldr	r1, [sp, #28]
 800bb6c:	462a      	mov	r2, r5
 800bb6e:	f002 fe3b 	bl	800e7e8 <strncmp>
 800bb72:	2800      	cmp	r0, #0
 800bb74:	d033      	beq.n	800bbde <_strtod_l+0x1d6>
 800bb76:	2000      	movs	r0, #0
 800bb78:	9b06      	ldr	r3, [sp, #24]
 800bb7a:	463a      	mov	r2, r7
 800bb7c:	4601      	mov	r1, r0
 800bb7e:	4607      	mov	r7, r0
 800bb80:	2a65      	cmp	r2, #101	; 0x65
 800bb82:	d001      	beq.n	800bb88 <_strtod_l+0x180>
 800bb84:	2a45      	cmp	r2, #69	; 0x45
 800bb86:	d117      	bne.n	800bbb8 <_strtod_l+0x1b0>
 800bb88:	b91b      	cbnz	r3, 800bb92 <_strtod_l+0x18a>
 800bb8a:	9b04      	ldr	r3, [sp, #16]
 800bb8c:	4303      	orrs	r3, r0
 800bb8e:	d09c      	beq.n	800baca <_strtod_l+0xc2>
 800bb90:	2300      	movs	r3, #0
 800bb92:	f8dd b044 	ldr.w	fp, [sp, #68]	; 0x44
 800bb96:	f10b 0201 	add.w	r2, fp, #1
 800bb9a:	9211      	str	r2, [sp, #68]	; 0x44
 800bb9c:	f89b 2001 	ldrb.w	r2, [fp, #1]
 800bba0:	2a2b      	cmp	r2, #43	; 0x2b
 800bba2:	d071      	beq.n	800bc88 <_strtod_l+0x280>
 800bba4:	2a2d      	cmp	r2, #45	; 0x2d
 800bba6:	d077      	beq.n	800bc98 <_strtod_l+0x290>
 800bba8:	f04f 0e00 	mov.w	lr, #0
 800bbac:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 800bbb0:	2d09      	cmp	r5, #9
 800bbb2:	d97f      	bls.n	800bcb4 <_strtod_l+0x2ac>
 800bbb4:	f8cd b044 	str.w	fp, [sp, #68]	; 0x44
 800bbb8:	2500      	movs	r5, #0
 800bbba:	e09b      	b.n	800bcf4 <_strtod_l+0x2ec>
 800bbbc:	2300      	movs	r3, #0
 800bbbe:	e7c3      	b.n	800bb48 <_strtod_l+0x140>
 800bbc0:	9906      	ldr	r1, [sp, #24]
 800bbc2:	2908      	cmp	r1, #8
 800bbc4:	bfdd      	ittte	le
 800bbc6:	9909      	ldrle	r1, [sp, #36]	; 0x24
 800bbc8:	fb02 3301 	mlale	r3, r2, r1, r3
 800bbcc:	9309      	strle	r3, [sp, #36]	; 0x24
 800bbce:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 800bbd2:	9b06      	ldr	r3, [sp, #24]
 800bbd4:	3001      	adds	r0, #1
 800bbd6:	3301      	adds	r3, #1
 800bbd8:	9306      	str	r3, [sp, #24]
 800bbda:	9011      	str	r0, [sp, #68]	; 0x44
 800bbdc:	e7be      	b.n	800bb5c <_strtod_l+0x154>
 800bbde:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800bbe0:	195a      	adds	r2, r3, r5
 800bbe2:	9211      	str	r2, [sp, #68]	; 0x44
 800bbe4:	5d5a      	ldrb	r2, [r3, r5]
 800bbe6:	9b06      	ldr	r3, [sp, #24]
 800bbe8:	b3a3      	cbz	r3, 800bc54 <_strtod_l+0x24c>
 800bbea:	4607      	mov	r7, r0
 800bbec:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800bbf0:	2909      	cmp	r1, #9
 800bbf2:	d912      	bls.n	800bc1a <_strtod_l+0x212>
 800bbf4:	2101      	movs	r1, #1
 800bbf6:	e7c3      	b.n	800bb80 <_strtod_l+0x178>
 800bbf8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800bbfa:	1c5a      	adds	r2, r3, #1
 800bbfc:	9211      	str	r2, [sp, #68]	; 0x44
 800bbfe:	785a      	ldrb	r2, [r3, #1]
 800bc00:	3001      	adds	r0, #1
 800bc02:	2a30      	cmp	r2, #48	; 0x30
 800bc04:	d0f8      	beq.n	800bbf8 <_strtod_l+0x1f0>
 800bc06:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800bc0a:	2b08      	cmp	r3, #8
 800bc0c:	f200 8497 	bhi.w	800c53e <_strtod_l+0xb36>
 800bc10:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800bc12:	930a      	str	r3, [sp, #40]	; 0x28
 800bc14:	4607      	mov	r7, r0
 800bc16:	2000      	movs	r0, #0
 800bc18:	4603      	mov	r3, r0
 800bc1a:	3a30      	subs	r2, #48	; 0x30
 800bc1c:	f100 0101 	add.w	r1, r0, #1
 800bc20:	d012      	beq.n	800bc48 <_strtod_l+0x240>
 800bc22:	440f      	add	r7, r1
 800bc24:	eb00 0c03 	add.w	ip, r0, r3
 800bc28:	4619      	mov	r1, r3
 800bc2a:	250a      	movs	r5, #10
 800bc2c:	4561      	cmp	r1, ip
 800bc2e:	d113      	bne.n	800bc58 <_strtod_l+0x250>
 800bc30:	1819      	adds	r1, r3, r0
 800bc32:	2908      	cmp	r1, #8
 800bc34:	f103 0301 	add.w	r3, r3, #1
 800bc38:	4403      	add	r3, r0
 800bc3a:	dc1c      	bgt.n	800bc76 <_strtod_l+0x26e>
 800bc3c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bc3e:	210a      	movs	r1, #10
 800bc40:	fb01 2200 	mla	r2, r1, r0, r2
 800bc44:	9209      	str	r2, [sp, #36]	; 0x24
 800bc46:	2100      	movs	r1, #0
 800bc48:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800bc4a:	1c50      	adds	r0, r2, #1
 800bc4c:	9011      	str	r0, [sp, #68]	; 0x44
 800bc4e:	7852      	ldrb	r2, [r2, #1]
 800bc50:	4608      	mov	r0, r1
 800bc52:	e7cb      	b.n	800bbec <_strtod_l+0x1e4>
 800bc54:	9806      	ldr	r0, [sp, #24]
 800bc56:	e7d4      	b.n	800bc02 <_strtod_l+0x1fa>
 800bc58:	2908      	cmp	r1, #8
 800bc5a:	dc04      	bgt.n	800bc66 <_strtod_l+0x25e>
 800bc5c:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800bc5e:	436e      	muls	r6, r5
 800bc60:	9609      	str	r6, [sp, #36]	; 0x24
 800bc62:	3101      	adds	r1, #1
 800bc64:	e7e2      	b.n	800bc2c <_strtod_l+0x224>
 800bc66:	f101 0e01 	add.w	lr, r1, #1
 800bc6a:	f1be 0f10 	cmp.w	lr, #16
 800bc6e:	bfd8      	it	le
 800bc70:	fb05 fa0a 	mulle.w	sl, r5, sl
 800bc74:	e7f5      	b.n	800bc62 <_strtod_l+0x25a>
 800bc76:	2b10      	cmp	r3, #16
 800bc78:	bfdc      	itt	le
 800bc7a:	210a      	movle	r1, #10
 800bc7c:	fb01 2a0a 	mlale	sl, r1, sl, r2
 800bc80:	e7e1      	b.n	800bc46 <_strtod_l+0x23e>
 800bc82:	2700      	movs	r7, #0
 800bc84:	2101      	movs	r1, #1
 800bc86:	e780      	b.n	800bb8a <_strtod_l+0x182>
 800bc88:	f04f 0e00 	mov.w	lr, #0
 800bc8c:	f10b 0202 	add.w	r2, fp, #2
 800bc90:	9211      	str	r2, [sp, #68]	; 0x44
 800bc92:	f89b 2002 	ldrb.w	r2, [fp, #2]
 800bc96:	e789      	b.n	800bbac <_strtod_l+0x1a4>
 800bc98:	f04f 0e01 	mov.w	lr, #1
 800bc9c:	e7f6      	b.n	800bc8c <_strtod_l+0x284>
 800bc9e:	bf00      	nop
 800bca0:	0800f730 	.word	0x0800f730
 800bca4:	0800f4e8 	.word	0x0800f4e8
 800bca8:	7ff00000 	.word	0x7ff00000
 800bcac:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800bcae:	1c55      	adds	r5, r2, #1
 800bcb0:	9511      	str	r5, [sp, #68]	; 0x44
 800bcb2:	7852      	ldrb	r2, [r2, #1]
 800bcb4:	2a30      	cmp	r2, #48	; 0x30
 800bcb6:	d0f9      	beq.n	800bcac <_strtod_l+0x2a4>
 800bcb8:	f1a2 0531 	sub.w	r5, r2, #49	; 0x31
 800bcbc:	2d08      	cmp	r5, #8
 800bcbe:	f63f af7b 	bhi.w	800bbb8 <_strtod_l+0x1b0>
 800bcc2:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 800bcc6:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800bcc8:	9207      	str	r2, [sp, #28]
 800bcca:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800bccc:	1c55      	adds	r5, r2, #1
 800bcce:	9511      	str	r5, [sp, #68]	; 0x44
 800bcd0:	7852      	ldrb	r2, [r2, #1]
 800bcd2:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 800bcd6:	2e09      	cmp	r6, #9
 800bcd8:	d937      	bls.n	800bd4a <_strtod_l+0x342>
 800bcda:	9e07      	ldr	r6, [sp, #28]
 800bcdc:	1bad      	subs	r5, r5, r6
 800bcde:	2d08      	cmp	r5, #8
 800bce0:	f644 651f 	movw	r5, #19999	; 0x4e1f
 800bce4:	dc02      	bgt.n	800bcec <_strtod_l+0x2e4>
 800bce6:	4565      	cmp	r5, ip
 800bce8:	bfa8      	it	ge
 800bcea:	4665      	movge	r5, ip
 800bcec:	f1be 0f00 	cmp.w	lr, #0
 800bcf0:	d000      	beq.n	800bcf4 <_strtod_l+0x2ec>
 800bcf2:	426d      	negs	r5, r5
 800bcf4:	2b00      	cmp	r3, #0
 800bcf6:	d14d      	bne.n	800bd94 <_strtod_l+0x38c>
 800bcf8:	9b04      	ldr	r3, [sp, #16]
 800bcfa:	4303      	orrs	r3, r0
 800bcfc:	f47f aec8 	bne.w	800ba90 <_strtod_l+0x88>
 800bd00:	2900      	cmp	r1, #0
 800bd02:	f47f aee2 	bne.w	800baca <_strtod_l+0xc2>
 800bd06:	2a69      	cmp	r2, #105	; 0x69
 800bd08:	d027      	beq.n	800bd5a <_strtod_l+0x352>
 800bd0a:	dc24      	bgt.n	800bd56 <_strtod_l+0x34e>
 800bd0c:	2a49      	cmp	r2, #73	; 0x49
 800bd0e:	d024      	beq.n	800bd5a <_strtod_l+0x352>
 800bd10:	2a4e      	cmp	r2, #78	; 0x4e
 800bd12:	f47f aeda 	bne.w	800baca <_strtod_l+0xc2>
 800bd16:	4996      	ldr	r1, [pc, #600]	; (800bf70 <_strtod_l+0x568>)
 800bd18:	a811      	add	r0, sp, #68	; 0x44
 800bd1a:	f001 fd6f 	bl	800d7fc <__match>
 800bd1e:	2800      	cmp	r0, #0
 800bd20:	f43f aed3 	beq.w	800baca <_strtod_l+0xc2>
 800bd24:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800bd26:	781b      	ldrb	r3, [r3, #0]
 800bd28:	2b28      	cmp	r3, #40	; 0x28
 800bd2a:	d12d      	bne.n	800bd88 <_strtod_l+0x380>
 800bd2c:	4991      	ldr	r1, [pc, #580]	; (800bf74 <_strtod_l+0x56c>)
 800bd2e:	aa14      	add	r2, sp, #80	; 0x50
 800bd30:	a811      	add	r0, sp, #68	; 0x44
 800bd32:	f001 fd77 	bl	800d824 <__hexnan>
 800bd36:	2805      	cmp	r0, #5
 800bd38:	d126      	bne.n	800bd88 <_strtod_l+0x380>
 800bd3a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800bd3c:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 800bd40:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 800bd44:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 800bd48:	e6a2      	b.n	800ba90 <_strtod_l+0x88>
 800bd4a:	250a      	movs	r5, #10
 800bd4c:	fb05 250c 	mla	r5, r5, ip, r2
 800bd50:	f1a5 0c30 	sub.w	ip, r5, #48	; 0x30
 800bd54:	e7b9      	b.n	800bcca <_strtod_l+0x2c2>
 800bd56:	2a6e      	cmp	r2, #110	; 0x6e
 800bd58:	e7db      	b.n	800bd12 <_strtod_l+0x30a>
 800bd5a:	4987      	ldr	r1, [pc, #540]	; (800bf78 <_strtod_l+0x570>)
 800bd5c:	a811      	add	r0, sp, #68	; 0x44
 800bd5e:	f001 fd4d 	bl	800d7fc <__match>
 800bd62:	2800      	cmp	r0, #0
 800bd64:	f43f aeb1 	beq.w	800baca <_strtod_l+0xc2>
 800bd68:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800bd6a:	4984      	ldr	r1, [pc, #528]	; (800bf7c <_strtod_l+0x574>)
 800bd6c:	3b01      	subs	r3, #1
 800bd6e:	a811      	add	r0, sp, #68	; 0x44
 800bd70:	9311      	str	r3, [sp, #68]	; 0x44
 800bd72:	f001 fd43 	bl	800d7fc <__match>
 800bd76:	b910      	cbnz	r0, 800bd7e <_strtod_l+0x376>
 800bd78:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800bd7a:	3301      	adds	r3, #1
 800bd7c:	9311      	str	r3, [sp, #68]	; 0x44
 800bd7e:	f8df 9210 	ldr.w	r9, [pc, #528]	; 800bf90 <_strtod_l+0x588>
 800bd82:	f04f 0800 	mov.w	r8, #0
 800bd86:	e683      	b.n	800ba90 <_strtod_l+0x88>
 800bd88:	487d      	ldr	r0, [pc, #500]	; (800bf80 <_strtod_l+0x578>)
 800bd8a:	f002 fd15 	bl	800e7b8 <nan>
 800bd8e:	ec59 8b10 	vmov	r8, r9, d0
 800bd92:	e67d      	b.n	800ba90 <_strtod_l+0x88>
 800bd94:	1bea      	subs	r2, r5, r7
 800bd96:	eddd 7a09 	vldr	s15, [sp, #36]	; 0x24
 800bd9a:	9207      	str	r2, [sp, #28]
 800bd9c:	9a06      	ldr	r2, [sp, #24]
 800bd9e:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800bda2:	2a00      	cmp	r2, #0
 800bda4:	bf08      	it	eq
 800bda6:	461a      	moveq	r2, r3
 800bda8:	2b10      	cmp	r3, #16
 800bdaa:	9206      	str	r2, [sp, #24]
 800bdac:	461a      	mov	r2, r3
 800bdae:	bfa8      	it	ge
 800bdb0:	2210      	movge	r2, #16
 800bdb2:	2b09      	cmp	r3, #9
 800bdb4:	ec59 8b17 	vmov	r8, r9, d7
 800bdb8:	dd0c      	ble.n	800bdd4 <_strtod_l+0x3cc>
 800bdba:	4972      	ldr	r1, [pc, #456]	; (800bf84 <_strtod_l+0x57c>)
 800bdbc:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 800bdc0:	ed11 5b12 	vldr	d5, [r1, #-72]	; 0xffffffb8
 800bdc4:	ee06 aa90 	vmov	s13, sl
 800bdc8:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 800bdcc:	eea7 6b05 	vfma.f64	d6, d7, d5
 800bdd0:	ec59 8b16 	vmov	r8, r9, d6
 800bdd4:	2b0f      	cmp	r3, #15
 800bdd6:	dc36      	bgt.n	800be46 <_strtod_l+0x43e>
 800bdd8:	9907      	ldr	r1, [sp, #28]
 800bdda:	2900      	cmp	r1, #0
 800bddc:	f43f ae58 	beq.w	800ba90 <_strtod_l+0x88>
 800bde0:	dd23      	ble.n	800be2a <_strtod_l+0x422>
 800bde2:	2916      	cmp	r1, #22
 800bde4:	dc0b      	bgt.n	800bdfe <_strtod_l+0x3f6>
 800bde6:	4b67      	ldr	r3, [pc, #412]	; (800bf84 <_strtod_l+0x57c>)
 800bde8:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 800bdec:	ed93 7b00 	vldr	d7, [r3]
 800bdf0:	ec49 8b16 	vmov	d6, r8, r9
 800bdf4:	ee27 7b06 	vmul.f64	d7, d7, d6
 800bdf8:	ec59 8b17 	vmov	r8, r9, d7
 800bdfc:	e648      	b.n	800ba90 <_strtod_l+0x88>
 800bdfe:	9807      	ldr	r0, [sp, #28]
 800be00:	f1c3 0125 	rsb	r1, r3, #37	; 0x25
 800be04:	4281      	cmp	r1, r0
 800be06:	db1e      	blt.n	800be46 <_strtod_l+0x43e>
 800be08:	4a5e      	ldr	r2, [pc, #376]	; (800bf84 <_strtod_l+0x57c>)
 800be0a:	f1c3 030f 	rsb	r3, r3, #15
 800be0e:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 800be12:	ed91 7b00 	vldr	d7, [r1]
 800be16:	ec49 8b16 	vmov	d6, r8, r9
 800be1a:	1ac3      	subs	r3, r0, r3
 800be1c:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 800be20:	ee27 7b06 	vmul.f64	d7, d7, d6
 800be24:	ed92 6b00 	vldr	d6, [r2]
 800be28:	e7e4      	b.n	800bdf4 <_strtod_l+0x3ec>
 800be2a:	9907      	ldr	r1, [sp, #28]
 800be2c:	3116      	adds	r1, #22
 800be2e:	db0a      	blt.n	800be46 <_strtod_l+0x43e>
 800be30:	4b54      	ldr	r3, [pc, #336]	; (800bf84 <_strtod_l+0x57c>)
 800be32:	1b7d      	subs	r5, r7, r5
 800be34:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800be38:	ed95 7b00 	vldr	d7, [r5]
 800be3c:	ec49 8b16 	vmov	d6, r8, r9
 800be40:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800be44:	e7d8      	b.n	800bdf8 <_strtod_l+0x3f0>
 800be46:	9907      	ldr	r1, [sp, #28]
 800be48:	1a9a      	subs	r2, r3, r2
 800be4a:	440a      	add	r2, r1
 800be4c:	2a00      	cmp	r2, #0
 800be4e:	dd6f      	ble.n	800bf30 <_strtod_l+0x528>
 800be50:	f012 000f 	ands.w	r0, r2, #15
 800be54:	d00a      	beq.n	800be6c <_strtod_l+0x464>
 800be56:	494b      	ldr	r1, [pc, #300]	; (800bf84 <_strtod_l+0x57c>)
 800be58:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800be5c:	ed91 7b00 	vldr	d7, [r1]
 800be60:	ec49 8b16 	vmov	d6, r8, r9
 800be64:	ee27 7b06 	vmul.f64	d7, d7, d6
 800be68:	ec59 8b17 	vmov	r8, r9, d7
 800be6c:	f032 020f 	bics.w	r2, r2, #15
 800be70:	d04f      	beq.n	800bf12 <_strtod_l+0x50a>
 800be72:	f5b2 7f9a 	cmp.w	r2, #308	; 0x134
 800be76:	dd22      	ble.n	800bebe <_strtod_l+0x4b6>
 800be78:	2500      	movs	r5, #0
 800be7a:	462e      	mov	r6, r5
 800be7c:	9506      	str	r5, [sp, #24]
 800be7e:	462f      	mov	r7, r5
 800be80:	2322      	movs	r3, #34	; 0x22
 800be82:	f8df 910c 	ldr.w	r9, [pc, #268]	; 800bf90 <_strtod_l+0x588>
 800be86:	6023      	str	r3, [r4, #0]
 800be88:	f04f 0800 	mov.w	r8, #0
 800be8c:	9b06      	ldr	r3, [sp, #24]
 800be8e:	2b00      	cmp	r3, #0
 800be90:	f43f adfe 	beq.w	800ba90 <_strtod_l+0x88>
 800be94:	9912      	ldr	r1, [sp, #72]	; 0x48
 800be96:	4620      	mov	r0, r4
 800be98:	f001 fdbe 	bl	800da18 <_Bfree>
 800be9c:	4639      	mov	r1, r7
 800be9e:	4620      	mov	r0, r4
 800bea0:	f001 fdba 	bl	800da18 <_Bfree>
 800bea4:	4631      	mov	r1, r6
 800bea6:	4620      	mov	r0, r4
 800bea8:	f001 fdb6 	bl	800da18 <_Bfree>
 800beac:	9906      	ldr	r1, [sp, #24]
 800beae:	4620      	mov	r0, r4
 800beb0:	f001 fdb2 	bl	800da18 <_Bfree>
 800beb4:	4629      	mov	r1, r5
 800beb6:	4620      	mov	r0, r4
 800beb8:	f001 fdae 	bl	800da18 <_Bfree>
 800bebc:	e5e8      	b.n	800ba90 <_strtod_l+0x88>
 800bebe:	2000      	movs	r0, #0
 800bec0:	ec49 8b17 	vmov	d7, r8, r9
 800bec4:	f8df c0c0 	ldr.w	ip, [pc, #192]	; 800bf88 <_strtod_l+0x580>
 800bec8:	1112      	asrs	r2, r2, #4
 800beca:	4601      	mov	r1, r0
 800becc:	2a01      	cmp	r2, #1
 800bece:	dc23      	bgt.n	800bf18 <_strtod_l+0x510>
 800bed0:	b108      	cbz	r0, 800bed6 <_strtod_l+0x4ce>
 800bed2:	ec59 8b17 	vmov	r8, r9, d7
 800bed6:	4a2c      	ldr	r2, [pc, #176]	; (800bf88 <_strtod_l+0x580>)
 800bed8:	482c      	ldr	r0, [pc, #176]	; (800bf8c <_strtod_l+0x584>)
 800beda:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800bede:	ed92 7b00 	vldr	d7, [r2]
 800bee2:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 800bee6:	ec49 8b16 	vmov	d6, r8, r9
 800beea:	4a29      	ldr	r2, [pc, #164]	; (800bf90 <_strtod_l+0x588>)
 800beec:	ee27 7b06 	vmul.f64	d7, d7, d6
 800bef0:	ee17 1a90 	vmov	r1, s15
 800bef4:	400a      	ands	r2, r1
 800bef6:	4282      	cmp	r2, r0
 800bef8:	ec59 8b17 	vmov	r8, r9, d7
 800befc:	d8bc      	bhi.n	800be78 <_strtod_l+0x470>
 800befe:	f5a0 1080 	sub.w	r0, r0, #1048576	; 0x100000
 800bf02:	4282      	cmp	r2, r0
 800bf04:	bf86      	itte	hi
 800bf06:	f8df 908c 	ldrhi.w	r9, [pc, #140]	; 800bf94 <_strtod_l+0x58c>
 800bf0a:	f04f 38ff 	movhi.w	r8, #4294967295
 800bf0e:	f101 7954 	addls.w	r9, r1, #55574528	; 0x3500000
 800bf12:	2200      	movs	r2, #0
 800bf14:	9204      	str	r2, [sp, #16]
 800bf16:	e078      	b.n	800c00a <_strtod_l+0x602>
 800bf18:	07d6      	lsls	r6, r2, #31
 800bf1a:	d504      	bpl.n	800bf26 <_strtod_l+0x51e>
 800bf1c:	ed9c 6b00 	vldr	d6, [ip]
 800bf20:	2001      	movs	r0, #1
 800bf22:	ee27 7b06 	vmul.f64	d7, d7, d6
 800bf26:	3101      	adds	r1, #1
 800bf28:	1052      	asrs	r2, r2, #1
 800bf2a:	f10c 0c08 	add.w	ip, ip, #8
 800bf2e:	e7cd      	b.n	800becc <_strtod_l+0x4c4>
 800bf30:	d0ef      	beq.n	800bf12 <_strtod_l+0x50a>
 800bf32:	4252      	negs	r2, r2
 800bf34:	f012 000f 	ands.w	r0, r2, #15
 800bf38:	d00a      	beq.n	800bf50 <_strtod_l+0x548>
 800bf3a:	4912      	ldr	r1, [pc, #72]	; (800bf84 <_strtod_l+0x57c>)
 800bf3c:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800bf40:	ed91 7b00 	vldr	d7, [r1]
 800bf44:	ec49 8b16 	vmov	d6, r8, r9
 800bf48:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800bf4c:	ec59 8b17 	vmov	r8, r9, d7
 800bf50:	1112      	asrs	r2, r2, #4
 800bf52:	d0de      	beq.n	800bf12 <_strtod_l+0x50a>
 800bf54:	2a1f      	cmp	r2, #31
 800bf56:	dd1f      	ble.n	800bf98 <_strtod_l+0x590>
 800bf58:	2500      	movs	r5, #0
 800bf5a:	462e      	mov	r6, r5
 800bf5c:	9506      	str	r5, [sp, #24]
 800bf5e:	462f      	mov	r7, r5
 800bf60:	2322      	movs	r3, #34	; 0x22
 800bf62:	f04f 0800 	mov.w	r8, #0
 800bf66:	f04f 0900 	mov.w	r9, #0
 800bf6a:	6023      	str	r3, [r4, #0]
 800bf6c:	e78e      	b.n	800be8c <_strtod_l+0x484>
 800bf6e:	bf00      	nop
 800bf70:	0800f4b9 	.word	0x0800f4b9
 800bf74:	0800f4fc 	.word	0x0800f4fc
 800bf78:	0800f4b1 	.word	0x0800f4b1
 800bf7c:	0800f63c 	.word	0x0800f63c
 800bf80:	0800f8e8 	.word	0x0800f8e8
 800bf84:	0800f7c8 	.word	0x0800f7c8
 800bf88:	0800f7a0 	.word	0x0800f7a0
 800bf8c:	7ca00000 	.word	0x7ca00000
 800bf90:	7ff00000 	.word	0x7ff00000
 800bf94:	7fefffff 	.word	0x7fefffff
 800bf98:	f012 0110 	ands.w	r1, r2, #16
 800bf9c:	bf18      	it	ne
 800bf9e:	216a      	movne	r1, #106	; 0x6a
 800bfa0:	9104      	str	r1, [sp, #16]
 800bfa2:	ec49 8b17 	vmov	d7, r8, r9
 800bfa6:	49be      	ldr	r1, [pc, #760]	; (800c2a0 <_strtod_l+0x898>)
 800bfa8:	2000      	movs	r0, #0
 800bfaa:	07d6      	lsls	r6, r2, #31
 800bfac:	d504      	bpl.n	800bfb8 <_strtod_l+0x5b0>
 800bfae:	ed91 6b00 	vldr	d6, [r1]
 800bfb2:	2001      	movs	r0, #1
 800bfb4:	ee27 7b06 	vmul.f64	d7, d7, d6
 800bfb8:	1052      	asrs	r2, r2, #1
 800bfba:	f101 0108 	add.w	r1, r1, #8
 800bfbe:	d1f4      	bne.n	800bfaa <_strtod_l+0x5a2>
 800bfc0:	b108      	cbz	r0, 800bfc6 <_strtod_l+0x5be>
 800bfc2:	ec59 8b17 	vmov	r8, r9, d7
 800bfc6:	9a04      	ldr	r2, [sp, #16]
 800bfc8:	b1c2      	cbz	r2, 800bffc <_strtod_l+0x5f4>
 800bfca:	f3c9 510a 	ubfx	r1, r9, #20, #11
 800bfce:	f1c1 026b 	rsb	r2, r1, #107	; 0x6b
 800bfd2:	2a00      	cmp	r2, #0
 800bfd4:	4648      	mov	r0, r9
 800bfd6:	dd11      	ble.n	800bffc <_strtod_l+0x5f4>
 800bfd8:	2a1f      	cmp	r2, #31
 800bfda:	f340 812e 	ble.w	800c23a <_strtod_l+0x832>
 800bfde:	2a34      	cmp	r2, #52	; 0x34
 800bfe0:	bfde      	ittt	le
 800bfe2:	f1c1 014b 	rsble	r1, r1, #75	; 0x4b
 800bfe6:	f04f 32ff 	movle.w	r2, #4294967295
 800bfea:	fa02 f101 	lslle.w	r1, r2, r1
 800bfee:	f04f 0800 	mov.w	r8, #0
 800bff2:	bfcc      	ite	gt
 800bff4:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 800bff8:	ea01 0900 	andle.w	r9, r1, r0
 800bffc:	ec49 8b17 	vmov	d7, r8, r9
 800c000:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800c004:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c008:	d0a6      	beq.n	800bf58 <_strtod_l+0x550>
 800c00a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c00c:	9200      	str	r2, [sp, #0]
 800c00e:	990a      	ldr	r1, [sp, #40]	; 0x28
 800c010:	9a06      	ldr	r2, [sp, #24]
 800c012:	4620      	mov	r0, r4
 800c014:	f001 fd68 	bl	800dae8 <__s2b>
 800c018:	9006      	str	r0, [sp, #24]
 800c01a:	2800      	cmp	r0, #0
 800c01c:	f43f af2c 	beq.w	800be78 <_strtod_l+0x470>
 800c020:	9b07      	ldr	r3, [sp, #28]
 800c022:	1b7d      	subs	r5, r7, r5
 800c024:	2b00      	cmp	r3, #0
 800c026:	bfb4      	ite	lt
 800c028:	462b      	movlt	r3, r5
 800c02a:	2300      	movge	r3, #0
 800c02c:	9309      	str	r3, [sp, #36]	; 0x24
 800c02e:	9b07      	ldr	r3, [sp, #28]
 800c030:	ed9f 9b93 	vldr	d9, [pc, #588]	; 800c280 <_strtod_l+0x878>
 800c034:	ed9f ab94 	vldr	d10, [pc, #592]	; 800c288 <_strtod_l+0x880>
 800c038:	ed9f bb95 	vldr	d11, [pc, #596]	; 800c290 <_strtod_l+0x888>
 800c03c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800c040:	2500      	movs	r5, #0
 800c042:	930c      	str	r3, [sp, #48]	; 0x30
 800c044:	462e      	mov	r6, r5
 800c046:	9b06      	ldr	r3, [sp, #24]
 800c048:	4620      	mov	r0, r4
 800c04a:	6859      	ldr	r1, [r3, #4]
 800c04c:	f001 fca4 	bl	800d998 <_Balloc>
 800c050:	4607      	mov	r7, r0
 800c052:	2800      	cmp	r0, #0
 800c054:	f43f af14 	beq.w	800be80 <_strtod_l+0x478>
 800c058:	9b06      	ldr	r3, [sp, #24]
 800c05a:	691a      	ldr	r2, [r3, #16]
 800c05c:	3202      	adds	r2, #2
 800c05e:	f103 010c 	add.w	r1, r3, #12
 800c062:	0092      	lsls	r2, r2, #2
 800c064:	300c      	adds	r0, #12
 800c066:	f7fe fe2f 	bl	800acc8 <memcpy>
 800c06a:	ec49 8b10 	vmov	d0, r8, r9
 800c06e:	aa14      	add	r2, sp, #80	; 0x50
 800c070:	a913      	add	r1, sp, #76	; 0x4c
 800c072:	4620      	mov	r0, r4
 800c074:	f002 f87e 	bl	800e174 <__d2b>
 800c078:	ec49 8b18 	vmov	d8, r8, r9
 800c07c:	9012      	str	r0, [sp, #72]	; 0x48
 800c07e:	2800      	cmp	r0, #0
 800c080:	f43f aefe 	beq.w	800be80 <_strtod_l+0x478>
 800c084:	2101      	movs	r1, #1
 800c086:	4620      	mov	r0, r4
 800c088:	f001 fdc8 	bl	800dc1c <__i2b>
 800c08c:	4606      	mov	r6, r0
 800c08e:	2800      	cmp	r0, #0
 800c090:	f43f aef6 	beq.w	800be80 <_strtod_l+0x478>
 800c094:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800c096:	9914      	ldr	r1, [sp, #80]	; 0x50
 800c098:	2b00      	cmp	r3, #0
 800c09a:	bfab      	itete	ge
 800c09c:	9a09      	ldrge	r2, [sp, #36]	; 0x24
 800c09e:	9a0c      	ldrlt	r2, [sp, #48]	; 0x30
 800c0a0:	f8dd a030 	ldrge.w	sl, [sp, #48]	; 0x30
 800c0a4:	f8dd b024 	ldrlt.w	fp, [sp, #36]	; 0x24
 800c0a8:	bfac      	ite	ge
 800c0aa:	eb03 0b02 	addge.w	fp, r3, r2
 800c0ae:	eba2 0a03 	sublt.w	sl, r2, r3
 800c0b2:	9a04      	ldr	r2, [sp, #16]
 800c0b4:	1a9b      	subs	r3, r3, r2
 800c0b6:	440b      	add	r3, r1
 800c0b8:	4a7a      	ldr	r2, [pc, #488]	; (800c2a4 <_strtod_l+0x89c>)
 800c0ba:	3b01      	subs	r3, #1
 800c0bc:	4293      	cmp	r3, r2
 800c0be:	f1c1 0136 	rsb	r1, r1, #54	; 0x36
 800c0c2:	f280 80cd 	bge.w	800c260 <_strtod_l+0x858>
 800c0c6:	1ad2      	subs	r2, r2, r3
 800c0c8:	2a1f      	cmp	r2, #31
 800c0ca:	eba1 0102 	sub.w	r1, r1, r2
 800c0ce:	f04f 0001 	mov.w	r0, #1
 800c0d2:	f300 80b9 	bgt.w	800c248 <_strtod_l+0x840>
 800c0d6:	fa00 f302 	lsl.w	r3, r0, r2
 800c0da:	930b      	str	r3, [sp, #44]	; 0x2c
 800c0dc:	2300      	movs	r3, #0
 800c0de:	930a      	str	r3, [sp, #40]	; 0x28
 800c0e0:	eb0b 0301 	add.w	r3, fp, r1
 800c0e4:	9a04      	ldr	r2, [sp, #16]
 800c0e6:	459b      	cmp	fp, r3
 800c0e8:	448a      	add	sl, r1
 800c0ea:	4492      	add	sl, r2
 800c0ec:	465a      	mov	r2, fp
 800c0ee:	bfa8      	it	ge
 800c0f0:	461a      	movge	r2, r3
 800c0f2:	4552      	cmp	r2, sl
 800c0f4:	bfa8      	it	ge
 800c0f6:	4652      	movge	r2, sl
 800c0f8:	2a00      	cmp	r2, #0
 800c0fa:	bfc2      	ittt	gt
 800c0fc:	1a9b      	subgt	r3, r3, r2
 800c0fe:	ebaa 0a02 	subgt.w	sl, sl, r2
 800c102:	ebab 0b02 	subgt.w	fp, fp, r2
 800c106:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c108:	2a00      	cmp	r2, #0
 800c10a:	dd18      	ble.n	800c13e <_strtod_l+0x736>
 800c10c:	4631      	mov	r1, r6
 800c10e:	4620      	mov	r0, r4
 800c110:	930f      	str	r3, [sp, #60]	; 0x3c
 800c112:	f001 fe43 	bl	800dd9c <__pow5mult>
 800c116:	4606      	mov	r6, r0
 800c118:	2800      	cmp	r0, #0
 800c11a:	f43f aeb1 	beq.w	800be80 <_strtod_l+0x478>
 800c11e:	4601      	mov	r1, r0
 800c120:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800c122:	4620      	mov	r0, r4
 800c124:	f001 fd90 	bl	800dc48 <__multiply>
 800c128:	900e      	str	r0, [sp, #56]	; 0x38
 800c12a:	2800      	cmp	r0, #0
 800c12c:	f43f aea8 	beq.w	800be80 <_strtod_l+0x478>
 800c130:	9912      	ldr	r1, [sp, #72]	; 0x48
 800c132:	4620      	mov	r0, r4
 800c134:	f001 fc70 	bl	800da18 <_Bfree>
 800c138:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c13a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c13c:	9212      	str	r2, [sp, #72]	; 0x48
 800c13e:	2b00      	cmp	r3, #0
 800c140:	f300 8093 	bgt.w	800c26a <_strtod_l+0x862>
 800c144:	9b07      	ldr	r3, [sp, #28]
 800c146:	2b00      	cmp	r3, #0
 800c148:	dd08      	ble.n	800c15c <_strtod_l+0x754>
 800c14a:	4639      	mov	r1, r7
 800c14c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c14e:	4620      	mov	r0, r4
 800c150:	f001 fe24 	bl	800dd9c <__pow5mult>
 800c154:	4607      	mov	r7, r0
 800c156:	2800      	cmp	r0, #0
 800c158:	f43f ae92 	beq.w	800be80 <_strtod_l+0x478>
 800c15c:	f1ba 0f00 	cmp.w	sl, #0
 800c160:	dd08      	ble.n	800c174 <_strtod_l+0x76c>
 800c162:	4639      	mov	r1, r7
 800c164:	4652      	mov	r2, sl
 800c166:	4620      	mov	r0, r4
 800c168:	f001 fe72 	bl	800de50 <__lshift>
 800c16c:	4607      	mov	r7, r0
 800c16e:	2800      	cmp	r0, #0
 800c170:	f43f ae86 	beq.w	800be80 <_strtod_l+0x478>
 800c174:	f1bb 0f00 	cmp.w	fp, #0
 800c178:	dd08      	ble.n	800c18c <_strtod_l+0x784>
 800c17a:	4631      	mov	r1, r6
 800c17c:	465a      	mov	r2, fp
 800c17e:	4620      	mov	r0, r4
 800c180:	f001 fe66 	bl	800de50 <__lshift>
 800c184:	4606      	mov	r6, r0
 800c186:	2800      	cmp	r0, #0
 800c188:	f43f ae7a 	beq.w	800be80 <_strtod_l+0x478>
 800c18c:	9912      	ldr	r1, [sp, #72]	; 0x48
 800c18e:	463a      	mov	r2, r7
 800c190:	4620      	mov	r0, r4
 800c192:	f001 fee9 	bl	800df68 <__mdiff>
 800c196:	4605      	mov	r5, r0
 800c198:	2800      	cmp	r0, #0
 800c19a:	f43f ae71 	beq.w	800be80 <_strtod_l+0x478>
 800c19e:	2300      	movs	r3, #0
 800c1a0:	f8d0 a00c 	ldr.w	sl, [r0, #12]
 800c1a4:	60c3      	str	r3, [r0, #12]
 800c1a6:	4631      	mov	r1, r6
 800c1a8:	f001 fec2 	bl	800df30 <__mcmp>
 800c1ac:	2800      	cmp	r0, #0
 800c1ae:	da7d      	bge.n	800c2ac <_strtod_l+0x8a4>
 800c1b0:	ea5a 0308 	orrs.w	r3, sl, r8
 800c1b4:	f040 80a3 	bne.w	800c2fe <_strtod_l+0x8f6>
 800c1b8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c1bc:	2b00      	cmp	r3, #0
 800c1be:	f040 809e 	bne.w	800c2fe <_strtod_l+0x8f6>
 800c1c2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800c1c6:	0d1b      	lsrs	r3, r3, #20
 800c1c8:	051b      	lsls	r3, r3, #20
 800c1ca:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800c1ce:	f240 8096 	bls.w	800c2fe <_strtod_l+0x8f6>
 800c1d2:	696b      	ldr	r3, [r5, #20]
 800c1d4:	b91b      	cbnz	r3, 800c1de <_strtod_l+0x7d6>
 800c1d6:	692b      	ldr	r3, [r5, #16]
 800c1d8:	2b01      	cmp	r3, #1
 800c1da:	f340 8090 	ble.w	800c2fe <_strtod_l+0x8f6>
 800c1de:	4629      	mov	r1, r5
 800c1e0:	2201      	movs	r2, #1
 800c1e2:	4620      	mov	r0, r4
 800c1e4:	f001 fe34 	bl	800de50 <__lshift>
 800c1e8:	4631      	mov	r1, r6
 800c1ea:	4605      	mov	r5, r0
 800c1ec:	f001 fea0 	bl	800df30 <__mcmp>
 800c1f0:	2800      	cmp	r0, #0
 800c1f2:	f340 8084 	ble.w	800c2fe <_strtod_l+0x8f6>
 800c1f6:	9904      	ldr	r1, [sp, #16]
 800c1f8:	4a2b      	ldr	r2, [pc, #172]	; (800c2a8 <_strtod_l+0x8a0>)
 800c1fa:	464b      	mov	r3, r9
 800c1fc:	2900      	cmp	r1, #0
 800c1fe:	f000 809d 	beq.w	800c33c <_strtod_l+0x934>
 800c202:	ea02 0109 	and.w	r1, r2, r9
 800c206:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800c20a:	f300 8097 	bgt.w	800c33c <_strtod_l+0x934>
 800c20e:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800c212:	f77f aea5 	ble.w	800bf60 <_strtod_l+0x558>
 800c216:	ed9f 7b20 	vldr	d7, [pc, #128]	; 800c298 <_strtod_l+0x890>
 800c21a:	ec49 8b16 	vmov	d6, r8, r9
 800c21e:	ee26 7b07 	vmul.f64	d7, d6, d7
 800c222:	ed8d 7b04 	vstr	d7, [sp, #16]
 800c226:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 800c22a:	4313      	orrs	r3, r2
 800c22c:	bf08      	it	eq
 800c22e:	2322      	moveq	r3, #34	; 0x22
 800c230:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800c234:	bf08      	it	eq
 800c236:	6023      	streq	r3, [r4, #0]
 800c238:	e62c      	b.n	800be94 <_strtod_l+0x48c>
 800c23a:	f04f 31ff 	mov.w	r1, #4294967295
 800c23e:	fa01 f202 	lsl.w	r2, r1, r2
 800c242:	ea02 0808 	and.w	r8, r2, r8
 800c246:	e6d9      	b.n	800bffc <_strtod_l+0x5f4>
 800c248:	f1c3 437f 	rsb	r3, r3, #4278190080	; 0xff000000
 800c24c:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
 800c250:	f503 437b 	add.w	r3, r3, #64256	; 0xfb00
 800c254:	33e2      	adds	r3, #226	; 0xe2
 800c256:	fa00 f303 	lsl.w	r3, r0, r3
 800c25a:	e9cd 300a 	strd	r3, r0, [sp, #40]	; 0x28
 800c25e:	e73f      	b.n	800c0e0 <_strtod_l+0x6d8>
 800c260:	2200      	movs	r2, #0
 800c262:	2301      	movs	r3, #1
 800c264:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800c268:	e73a      	b.n	800c0e0 <_strtod_l+0x6d8>
 800c26a:	9912      	ldr	r1, [sp, #72]	; 0x48
 800c26c:	461a      	mov	r2, r3
 800c26e:	4620      	mov	r0, r4
 800c270:	f001 fdee 	bl	800de50 <__lshift>
 800c274:	9012      	str	r0, [sp, #72]	; 0x48
 800c276:	2800      	cmp	r0, #0
 800c278:	f47f af64 	bne.w	800c144 <_strtod_l+0x73c>
 800c27c:	e600      	b.n	800be80 <_strtod_l+0x478>
 800c27e:	bf00      	nop
 800c280:	94a03595 	.word	0x94a03595
 800c284:	3fcfffff 	.word	0x3fcfffff
 800c288:	94a03595 	.word	0x94a03595
 800c28c:	3fdfffff 	.word	0x3fdfffff
 800c290:	35afe535 	.word	0x35afe535
 800c294:	3fe00000 	.word	0x3fe00000
 800c298:	00000000 	.word	0x00000000
 800c29c:	39500000 	.word	0x39500000
 800c2a0:	0800f510 	.word	0x0800f510
 800c2a4:	fffffc02 	.word	0xfffffc02
 800c2a8:	7ff00000 	.word	0x7ff00000
 800c2ac:	46cb      	mov	fp, r9
 800c2ae:	d15f      	bne.n	800c370 <_strtod_l+0x968>
 800c2b0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c2b4:	f1ba 0f00 	cmp.w	sl, #0
 800c2b8:	d02a      	beq.n	800c310 <_strtod_l+0x908>
 800c2ba:	4aa7      	ldr	r2, [pc, #668]	; (800c558 <_strtod_l+0xb50>)
 800c2bc:	4293      	cmp	r3, r2
 800c2be:	d12b      	bne.n	800c318 <_strtod_l+0x910>
 800c2c0:	9b04      	ldr	r3, [sp, #16]
 800c2c2:	4642      	mov	r2, r8
 800c2c4:	b1fb      	cbz	r3, 800c306 <_strtod_l+0x8fe>
 800c2c6:	4ba5      	ldr	r3, [pc, #660]	; (800c55c <_strtod_l+0xb54>)
 800c2c8:	ea09 0303 	and.w	r3, r9, r3
 800c2cc:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800c2d0:	f04f 31ff 	mov.w	r1, #4294967295
 800c2d4:	d81a      	bhi.n	800c30c <_strtod_l+0x904>
 800c2d6:	0d1b      	lsrs	r3, r3, #20
 800c2d8:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800c2dc:	fa01 f303 	lsl.w	r3, r1, r3
 800c2e0:	429a      	cmp	r2, r3
 800c2e2:	d119      	bne.n	800c318 <_strtod_l+0x910>
 800c2e4:	4b9e      	ldr	r3, [pc, #632]	; (800c560 <_strtod_l+0xb58>)
 800c2e6:	459b      	cmp	fp, r3
 800c2e8:	d102      	bne.n	800c2f0 <_strtod_l+0x8e8>
 800c2ea:	3201      	adds	r2, #1
 800c2ec:	f43f adc8 	beq.w	800be80 <_strtod_l+0x478>
 800c2f0:	4b9a      	ldr	r3, [pc, #616]	; (800c55c <_strtod_l+0xb54>)
 800c2f2:	ea0b 0303 	and.w	r3, fp, r3
 800c2f6:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 800c2fa:	f04f 0800 	mov.w	r8, #0
 800c2fe:	9b04      	ldr	r3, [sp, #16]
 800c300:	2b00      	cmp	r3, #0
 800c302:	d188      	bne.n	800c216 <_strtod_l+0x80e>
 800c304:	e5c6      	b.n	800be94 <_strtod_l+0x48c>
 800c306:	f04f 33ff 	mov.w	r3, #4294967295
 800c30a:	e7e9      	b.n	800c2e0 <_strtod_l+0x8d8>
 800c30c:	460b      	mov	r3, r1
 800c30e:	e7e7      	b.n	800c2e0 <_strtod_l+0x8d8>
 800c310:	ea53 0308 	orrs.w	r3, r3, r8
 800c314:	f43f af6f 	beq.w	800c1f6 <_strtod_l+0x7ee>
 800c318:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c31a:	b1cb      	cbz	r3, 800c350 <_strtod_l+0x948>
 800c31c:	ea13 0f0b 	tst.w	r3, fp
 800c320:	d0ed      	beq.n	800c2fe <_strtod_l+0x8f6>
 800c322:	9a04      	ldr	r2, [sp, #16]
 800c324:	4640      	mov	r0, r8
 800c326:	4649      	mov	r1, r9
 800c328:	f1ba 0f00 	cmp.w	sl, #0
 800c32c:	d014      	beq.n	800c358 <_strtod_l+0x950>
 800c32e:	f7ff fb51 	bl	800b9d4 <sulp>
 800c332:	ee38 7b00 	vadd.f64	d7, d8, d0
 800c336:	ec59 8b17 	vmov	r8, r9, d7
 800c33a:	e7e0      	b.n	800c2fe <_strtod_l+0x8f6>
 800c33c:	4013      	ands	r3, r2
 800c33e:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800c342:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 800c346:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 800c34a:	f04f 38ff 	mov.w	r8, #4294967295
 800c34e:	e7d6      	b.n	800c2fe <_strtod_l+0x8f6>
 800c350:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c352:	ea13 0f08 	tst.w	r3, r8
 800c356:	e7e3      	b.n	800c320 <_strtod_l+0x918>
 800c358:	f7ff fb3c 	bl	800b9d4 <sulp>
 800c35c:	ee38 0b40 	vsub.f64	d0, d8, d0
 800c360:	eeb5 0b40 	vcmp.f64	d0, #0.0
 800c364:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c368:	ec59 8b10 	vmov	r8, r9, d0
 800c36c:	d1c7      	bne.n	800c2fe <_strtod_l+0x8f6>
 800c36e:	e5f7      	b.n	800bf60 <_strtod_l+0x558>
 800c370:	4631      	mov	r1, r6
 800c372:	4628      	mov	r0, r5
 800c374:	f001 ff5a 	bl	800e22c <__ratio>
 800c378:	eeb0 7b00 	vmov.f64	d7, #0	; 0x40000000  2.0
 800c37c:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800c380:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c384:	d865      	bhi.n	800c452 <_strtod_l+0xa4a>
 800c386:	f1ba 0f00 	cmp.w	sl, #0
 800c38a:	d042      	beq.n	800c412 <_strtod_l+0xa0a>
 800c38c:	4b75      	ldr	r3, [pc, #468]	; (800c564 <_strtod_l+0xb5c>)
 800c38e:	2200      	movs	r2, #0
 800c390:	eeb7 db00 	vmov.f64	d13, #112	; 0x3f800000  1.0
 800c394:	4871      	ldr	r0, [pc, #452]	; (800c55c <_strtod_l+0xb54>)
 800c396:	f8df c1d8 	ldr.w	ip, [pc, #472]	; 800c570 <_strtod_l+0xb68>
 800c39a:	ea0b 0100 	and.w	r1, fp, r0
 800c39e:	4561      	cmp	r1, ip
 800c3a0:	f040 808e 	bne.w	800c4c0 <_strtod_l+0xab8>
 800c3a4:	f1ab 7954 	sub.w	r9, fp, #55574528	; 0x3500000
 800c3a8:	ec49 8b10 	vmov	d0, r8, r9
 800c3ac:	ec43 2b1c 	vmov	d12, r2, r3
 800c3b0:	910a      	str	r1, [sp, #40]	; 0x28
 800c3b2:	f001 fe63 	bl	800e07c <__ulp>
 800c3b6:	ec49 8b1e 	vmov	d14, r8, r9
 800c3ba:	4868      	ldr	r0, [pc, #416]	; (800c55c <_strtod_l+0xb54>)
 800c3bc:	eeac eb00 	vfma.f64	d14, d12, d0
 800c3c0:	ee1e 3a90 	vmov	r3, s29
 800c3c4:	4a68      	ldr	r2, [pc, #416]	; (800c568 <_strtod_l+0xb60>)
 800c3c6:	990a      	ldr	r1, [sp, #40]	; 0x28
 800c3c8:	4018      	ands	r0, r3
 800c3ca:	4290      	cmp	r0, r2
 800c3cc:	ec59 8b1e 	vmov	r8, r9, d14
 800c3d0:	d94e      	bls.n	800c470 <_strtod_l+0xa68>
 800c3d2:	ee18 3a90 	vmov	r3, s17
 800c3d6:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800c3da:	4293      	cmp	r3, r2
 800c3dc:	d104      	bne.n	800c3e8 <_strtod_l+0x9e0>
 800c3de:	ee18 3a10 	vmov	r3, s16
 800c3e2:	3301      	adds	r3, #1
 800c3e4:	f43f ad4c 	beq.w	800be80 <_strtod_l+0x478>
 800c3e8:	f8df 9174 	ldr.w	r9, [pc, #372]	; 800c560 <_strtod_l+0xb58>
 800c3ec:	f04f 38ff 	mov.w	r8, #4294967295
 800c3f0:	9912      	ldr	r1, [sp, #72]	; 0x48
 800c3f2:	4620      	mov	r0, r4
 800c3f4:	f001 fb10 	bl	800da18 <_Bfree>
 800c3f8:	4639      	mov	r1, r7
 800c3fa:	4620      	mov	r0, r4
 800c3fc:	f001 fb0c 	bl	800da18 <_Bfree>
 800c400:	4631      	mov	r1, r6
 800c402:	4620      	mov	r0, r4
 800c404:	f001 fb08 	bl	800da18 <_Bfree>
 800c408:	4629      	mov	r1, r5
 800c40a:	4620      	mov	r0, r4
 800c40c:	f001 fb04 	bl	800da18 <_Bfree>
 800c410:	e619      	b.n	800c046 <_strtod_l+0x63e>
 800c412:	f1b8 0f00 	cmp.w	r8, #0
 800c416:	d112      	bne.n	800c43e <_strtod_l+0xa36>
 800c418:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c41c:	b9b3      	cbnz	r3, 800c44c <_strtod_l+0xa44>
 800c41e:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 800c422:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800c426:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c42a:	eeb6 db00 	vmov.f64	d13, #96	; 0x3f000000  0.5
 800c42e:	bf58      	it	pl
 800c430:	ee20 db0d 	vmulpl.f64	d13, d0, d13
 800c434:	eeb1 7b4d 	vneg.f64	d7, d13
 800c438:	ec53 2b17 	vmov	r2, r3, d7
 800c43c:	e7aa      	b.n	800c394 <_strtod_l+0x98c>
 800c43e:	f1b8 0f01 	cmp.w	r8, #1
 800c442:	d103      	bne.n	800c44c <_strtod_l+0xa44>
 800c444:	f1b9 0f00 	cmp.w	r9, #0
 800c448:	f43f ad8a 	beq.w	800bf60 <_strtod_l+0x558>
 800c44c:	4b47      	ldr	r3, [pc, #284]	; (800c56c <_strtod_l+0xb64>)
 800c44e:	2200      	movs	r2, #0
 800c450:	e79e      	b.n	800c390 <_strtod_l+0x988>
 800c452:	eeb6 db00 	vmov.f64	d13, #96	; 0x3f000000  0.5
 800c456:	ee20 db0d 	vmul.f64	d13, d0, d13
 800c45a:	f1ba 0f00 	cmp.w	sl, #0
 800c45e:	d104      	bne.n	800c46a <_strtod_l+0xa62>
 800c460:	eeb1 7b4d 	vneg.f64	d7, d13
 800c464:	ec53 2b17 	vmov	r2, r3, d7
 800c468:	e794      	b.n	800c394 <_strtod_l+0x98c>
 800c46a:	eeb0 7b4d 	vmov.f64	d7, d13
 800c46e:	e7f9      	b.n	800c464 <_strtod_l+0xa5c>
 800c470:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 800c474:	9b04      	ldr	r3, [sp, #16]
 800c476:	2b00      	cmp	r3, #0
 800c478:	d1ba      	bne.n	800c3f0 <_strtod_l+0x9e8>
 800c47a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800c47e:	0d1b      	lsrs	r3, r3, #20
 800c480:	051b      	lsls	r3, r3, #20
 800c482:	4299      	cmp	r1, r3
 800c484:	d1b4      	bne.n	800c3f0 <_strtod_l+0x9e8>
 800c486:	ec51 0b1d 	vmov	r0, r1, d13
 800c48a:	f7f4 f905 	bl	8000698 <__aeabi_d2lz>
 800c48e:	f7f4 f8bd 	bl	800060c <__aeabi_l2d>
 800c492:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c496:	ec41 0b17 	vmov	d7, r0, r1
 800c49a:	ea43 0308 	orr.w	r3, r3, r8
 800c49e:	ea53 030a 	orrs.w	r3, r3, sl
 800c4a2:	ee3d db47 	vsub.f64	d13, d13, d7
 800c4a6:	d03c      	beq.n	800c522 <_strtod_l+0xb1a>
 800c4a8:	eeb4 dbca 	vcmpe.f64	d13, d10
 800c4ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c4b0:	f53f acf0 	bmi.w	800be94 <_strtod_l+0x48c>
 800c4b4:	eeb4 dbcb 	vcmpe.f64	d13, d11
 800c4b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c4bc:	dd98      	ble.n	800c3f0 <_strtod_l+0x9e8>
 800c4be:	e4e9      	b.n	800be94 <_strtod_l+0x48c>
 800c4c0:	9804      	ldr	r0, [sp, #16]
 800c4c2:	b1f0      	cbz	r0, 800c502 <_strtod_l+0xafa>
 800c4c4:	f1b1 6fd4 	cmp.w	r1, #111149056	; 0x6a00000
 800c4c8:	d81b      	bhi.n	800c502 <_strtod_l+0xafa>
 800c4ca:	ed9f 7b21 	vldr	d7, [pc, #132]	; 800c550 <_strtod_l+0xb48>
 800c4ce:	eeb4 dbc7 	vcmpe.f64	d13, d7
 800c4d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c4d6:	d811      	bhi.n	800c4fc <_strtod_l+0xaf4>
 800c4d8:	eebc dbcd 	vcvt.u32.f64	s26, d13
 800c4dc:	ee1d 3a10 	vmov	r3, s26
 800c4e0:	2b01      	cmp	r3, #1
 800c4e2:	bf38      	it	cc
 800c4e4:	2301      	movcc	r3, #1
 800c4e6:	ee0d 3a10 	vmov	s26, r3
 800c4ea:	eeb8 db4d 	vcvt.f64.u32	d13, s26
 800c4ee:	f1ba 0f00 	cmp.w	sl, #0
 800c4f2:	d113      	bne.n	800c51c <_strtod_l+0xb14>
 800c4f4:	eeb1 7b4d 	vneg.f64	d7, d13
 800c4f8:	ec53 2b17 	vmov	r2, r3, d7
 800c4fc:	f103 60d6 	add.w	r0, r3, #112197632	; 0x6b00000
 800c500:	1a43      	subs	r3, r0, r1
 800c502:	eeb0 0b48 	vmov.f64	d0, d8
 800c506:	ec43 2b1c 	vmov	d12, r2, r3
 800c50a:	910a      	str	r1, [sp, #40]	; 0x28
 800c50c:	f001 fdb6 	bl	800e07c <__ulp>
 800c510:	990a      	ldr	r1, [sp, #40]	; 0x28
 800c512:	eeac 8b00 	vfma.f64	d8, d12, d0
 800c516:	ec59 8b18 	vmov	r8, r9, d8
 800c51a:	e7ab      	b.n	800c474 <_strtod_l+0xa6c>
 800c51c:	eeb0 7b4d 	vmov.f64	d7, d13
 800c520:	e7ea      	b.n	800c4f8 <_strtod_l+0xaf0>
 800c522:	eeb4 dbc9 	vcmpe.f64	d13, d9
 800c526:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c52a:	f57f af61 	bpl.w	800c3f0 <_strtod_l+0x9e8>
 800c52e:	e4b1      	b.n	800be94 <_strtod_l+0x48c>
 800c530:	2300      	movs	r3, #0
 800c532:	9308      	str	r3, [sp, #32]
 800c534:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c536:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800c538:	6013      	str	r3, [r2, #0]
 800c53a:	f7ff baad 	b.w	800ba98 <_strtod_l+0x90>
 800c53e:	2a65      	cmp	r2, #101	; 0x65
 800c540:	f43f ab9f 	beq.w	800bc82 <_strtod_l+0x27a>
 800c544:	2a45      	cmp	r2, #69	; 0x45
 800c546:	f43f ab9c 	beq.w	800bc82 <_strtod_l+0x27a>
 800c54a:	2101      	movs	r1, #1
 800c54c:	f7ff bbd4 	b.w	800bcf8 <_strtod_l+0x2f0>
 800c550:	ffc00000 	.word	0xffc00000
 800c554:	41dfffff 	.word	0x41dfffff
 800c558:	000fffff 	.word	0x000fffff
 800c55c:	7ff00000 	.word	0x7ff00000
 800c560:	7fefffff 	.word	0x7fefffff
 800c564:	3ff00000 	.word	0x3ff00000
 800c568:	7c9fffff 	.word	0x7c9fffff
 800c56c:	bff00000 	.word	0xbff00000
 800c570:	7fe00000 	.word	0x7fe00000

0800c574 <_strtod_r>:
 800c574:	4b01      	ldr	r3, [pc, #4]	; (800c57c <_strtod_r+0x8>)
 800c576:	f7ff ba47 	b.w	800ba08 <_strtod_l>
 800c57a:	bf00      	nop
 800c57c:	2000007c 	.word	0x2000007c

0800c580 <_strtol_l.constprop.0>:
 800c580:	2b01      	cmp	r3, #1
 800c582:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c586:	d001      	beq.n	800c58c <_strtol_l.constprop.0+0xc>
 800c588:	2b24      	cmp	r3, #36	; 0x24
 800c58a:	d906      	bls.n	800c59a <_strtol_l.constprop.0+0x1a>
 800c58c:	f7fe fb72 	bl	800ac74 <__errno>
 800c590:	2316      	movs	r3, #22
 800c592:	6003      	str	r3, [r0, #0]
 800c594:	2000      	movs	r0, #0
 800c596:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c59a:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800c680 <_strtol_l.constprop.0+0x100>
 800c59e:	460d      	mov	r5, r1
 800c5a0:	462e      	mov	r6, r5
 800c5a2:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c5a6:	f814 700c 	ldrb.w	r7, [r4, ip]
 800c5aa:	f017 0708 	ands.w	r7, r7, #8
 800c5ae:	d1f7      	bne.n	800c5a0 <_strtol_l.constprop.0+0x20>
 800c5b0:	2c2d      	cmp	r4, #45	; 0x2d
 800c5b2:	d132      	bne.n	800c61a <_strtol_l.constprop.0+0x9a>
 800c5b4:	782c      	ldrb	r4, [r5, #0]
 800c5b6:	2701      	movs	r7, #1
 800c5b8:	1cb5      	adds	r5, r6, #2
 800c5ba:	2b00      	cmp	r3, #0
 800c5bc:	d05b      	beq.n	800c676 <_strtol_l.constprop.0+0xf6>
 800c5be:	2b10      	cmp	r3, #16
 800c5c0:	d109      	bne.n	800c5d6 <_strtol_l.constprop.0+0x56>
 800c5c2:	2c30      	cmp	r4, #48	; 0x30
 800c5c4:	d107      	bne.n	800c5d6 <_strtol_l.constprop.0+0x56>
 800c5c6:	782c      	ldrb	r4, [r5, #0]
 800c5c8:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800c5cc:	2c58      	cmp	r4, #88	; 0x58
 800c5ce:	d14d      	bne.n	800c66c <_strtol_l.constprop.0+0xec>
 800c5d0:	786c      	ldrb	r4, [r5, #1]
 800c5d2:	2310      	movs	r3, #16
 800c5d4:	3502      	adds	r5, #2
 800c5d6:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800c5da:	f108 38ff 	add.w	r8, r8, #4294967295
 800c5de:	f04f 0c00 	mov.w	ip, #0
 800c5e2:	fbb8 f9f3 	udiv	r9, r8, r3
 800c5e6:	4666      	mov	r6, ip
 800c5e8:	fb03 8a19 	mls	sl, r3, r9, r8
 800c5ec:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800c5f0:	f1be 0f09 	cmp.w	lr, #9
 800c5f4:	d816      	bhi.n	800c624 <_strtol_l.constprop.0+0xa4>
 800c5f6:	4674      	mov	r4, lr
 800c5f8:	42a3      	cmp	r3, r4
 800c5fa:	dd24      	ble.n	800c646 <_strtol_l.constprop.0+0xc6>
 800c5fc:	f1bc 0f00 	cmp.w	ip, #0
 800c600:	db1e      	blt.n	800c640 <_strtol_l.constprop.0+0xc0>
 800c602:	45b1      	cmp	r9, r6
 800c604:	d31c      	bcc.n	800c640 <_strtol_l.constprop.0+0xc0>
 800c606:	d101      	bne.n	800c60c <_strtol_l.constprop.0+0x8c>
 800c608:	45a2      	cmp	sl, r4
 800c60a:	db19      	blt.n	800c640 <_strtol_l.constprop.0+0xc0>
 800c60c:	fb06 4603 	mla	r6, r6, r3, r4
 800c610:	f04f 0c01 	mov.w	ip, #1
 800c614:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c618:	e7e8      	b.n	800c5ec <_strtol_l.constprop.0+0x6c>
 800c61a:	2c2b      	cmp	r4, #43	; 0x2b
 800c61c:	bf04      	itt	eq
 800c61e:	782c      	ldrbeq	r4, [r5, #0]
 800c620:	1cb5      	addeq	r5, r6, #2
 800c622:	e7ca      	b.n	800c5ba <_strtol_l.constprop.0+0x3a>
 800c624:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 800c628:	f1be 0f19 	cmp.w	lr, #25
 800c62c:	d801      	bhi.n	800c632 <_strtol_l.constprop.0+0xb2>
 800c62e:	3c37      	subs	r4, #55	; 0x37
 800c630:	e7e2      	b.n	800c5f8 <_strtol_l.constprop.0+0x78>
 800c632:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800c636:	f1be 0f19 	cmp.w	lr, #25
 800c63a:	d804      	bhi.n	800c646 <_strtol_l.constprop.0+0xc6>
 800c63c:	3c57      	subs	r4, #87	; 0x57
 800c63e:	e7db      	b.n	800c5f8 <_strtol_l.constprop.0+0x78>
 800c640:	f04f 3cff 	mov.w	ip, #4294967295
 800c644:	e7e6      	b.n	800c614 <_strtol_l.constprop.0+0x94>
 800c646:	f1bc 0f00 	cmp.w	ip, #0
 800c64a:	da05      	bge.n	800c658 <_strtol_l.constprop.0+0xd8>
 800c64c:	2322      	movs	r3, #34	; 0x22
 800c64e:	6003      	str	r3, [r0, #0]
 800c650:	4646      	mov	r6, r8
 800c652:	b942      	cbnz	r2, 800c666 <_strtol_l.constprop.0+0xe6>
 800c654:	4630      	mov	r0, r6
 800c656:	e79e      	b.n	800c596 <_strtol_l.constprop.0+0x16>
 800c658:	b107      	cbz	r7, 800c65c <_strtol_l.constprop.0+0xdc>
 800c65a:	4276      	negs	r6, r6
 800c65c:	2a00      	cmp	r2, #0
 800c65e:	d0f9      	beq.n	800c654 <_strtol_l.constprop.0+0xd4>
 800c660:	f1bc 0f00 	cmp.w	ip, #0
 800c664:	d000      	beq.n	800c668 <_strtol_l.constprop.0+0xe8>
 800c666:	1e69      	subs	r1, r5, #1
 800c668:	6011      	str	r1, [r2, #0]
 800c66a:	e7f3      	b.n	800c654 <_strtol_l.constprop.0+0xd4>
 800c66c:	2430      	movs	r4, #48	; 0x30
 800c66e:	2b00      	cmp	r3, #0
 800c670:	d1b1      	bne.n	800c5d6 <_strtol_l.constprop.0+0x56>
 800c672:	2308      	movs	r3, #8
 800c674:	e7af      	b.n	800c5d6 <_strtol_l.constprop.0+0x56>
 800c676:	2c30      	cmp	r4, #48	; 0x30
 800c678:	d0a5      	beq.n	800c5c6 <_strtol_l.constprop.0+0x46>
 800c67a:	230a      	movs	r3, #10
 800c67c:	e7ab      	b.n	800c5d6 <_strtol_l.constprop.0+0x56>
 800c67e:	bf00      	nop
 800c680:	0800f539 	.word	0x0800f539

0800c684 <_strtol_r>:
 800c684:	f7ff bf7c 	b.w	800c580 <_strtol_l.constprop.0>

0800c688 <quorem>:
 800c688:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c68c:	6903      	ldr	r3, [r0, #16]
 800c68e:	690c      	ldr	r4, [r1, #16]
 800c690:	42a3      	cmp	r3, r4
 800c692:	4607      	mov	r7, r0
 800c694:	f2c0 8081 	blt.w	800c79a <quorem+0x112>
 800c698:	3c01      	subs	r4, #1
 800c69a:	f101 0814 	add.w	r8, r1, #20
 800c69e:	f100 0514 	add.w	r5, r0, #20
 800c6a2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c6a6:	9301      	str	r3, [sp, #4]
 800c6a8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800c6ac:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c6b0:	3301      	adds	r3, #1
 800c6b2:	429a      	cmp	r2, r3
 800c6b4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800c6b8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800c6bc:	fbb2 f6f3 	udiv	r6, r2, r3
 800c6c0:	d331      	bcc.n	800c726 <quorem+0x9e>
 800c6c2:	f04f 0e00 	mov.w	lr, #0
 800c6c6:	4640      	mov	r0, r8
 800c6c8:	46ac      	mov	ip, r5
 800c6ca:	46f2      	mov	sl, lr
 800c6cc:	f850 2b04 	ldr.w	r2, [r0], #4
 800c6d0:	b293      	uxth	r3, r2
 800c6d2:	fb06 e303 	mla	r3, r6, r3, lr
 800c6d6:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800c6da:	b29b      	uxth	r3, r3
 800c6dc:	ebaa 0303 	sub.w	r3, sl, r3
 800c6e0:	f8dc a000 	ldr.w	sl, [ip]
 800c6e4:	0c12      	lsrs	r2, r2, #16
 800c6e6:	fa13 f38a 	uxtah	r3, r3, sl
 800c6ea:	fb06 e202 	mla	r2, r6, r2, lr
 800c6ee:	9300      	str	r3, [sp, #0]
 800c6f0:	9b00      	ldr	r3, [sp, #0]
 800c6f2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800c6f6:	b292      	uxth	r2, r2
 800c6f8:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800c6fc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800c700:	f8bd 3000 	ldrh.w	r3, [sp]
 800c704:	4581      	cmp	r9, r0
 800c706:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c70a:	f84c 3b04 	str.w	r3, [ip], #4
 800c70e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800c712:	d2db      	bcs.n	800c6cc <quorem+0x44>
 800c714:	f855 300b 	ldr.w	r3, [r5, fp]
 800c718:	b92b      	cbnz	r3, 800c726 <quorem+0x9e>
 800c71a:	9b01      	ldr	r3, [sp, #4]
 800c71c:	3b04      	subs	r3, #4
 800c71e:	429d      	cmp	r5, r3
 800c720:	461a      	mov	r2, r3
 800c722:	d32e      	bcc.n	800c782 <quorem+0xfa>
 800c724:	613c      	str	r4, [r7, #16]
 800c726:	4638      	mov	r0, r7
 800c728:	f001 fc02 	bl	800df30 <__mcmp>
 800c72c:	2800      	cmp	r0, #0
 800c72e:	db24      	blt.n	800c77a <quorem+0xf2>
 800c730:	3601      	adds	r6, #1
 800c732:	4628      	mov	r0, r5
 800c734:	f04f 0c00 	mov.w	ip, #0
 800c738:	f858 2b04 	ldr.w	r2, [r8], #4
 800c73c:	f8d0 e000 	ldr.w	lr, [r0]
 800c740:	b293      	uxth	r3, r2
 800c742:	ebac 0303 	sub.w	r3, ip, r3
 800c746:	0c12      	lsrs	r2, r2, #16
 800c748:	fa13 f38e 	uxtah	r3, r3, lr
 800c74c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800c750:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800c754:	b29b      	uxth	r3, r3
 800c756:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c75a:	45c1      	cmp	r9, r8
 800c75c:	f840 3b04 	str.w	r3, [r0], #4
 800c760:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800c764:	d2e8      	bcs.n	800c738 <quorem+0xb0>
 800c766:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c76a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c76e:	b922      	cbnz	r2, 800c77a <quorem+0xf2>
 800c770:	3b04      	subs	r3, #4
 800c772:	429d      	cmp	r5, r3
 800c774:	461a      	mov	r2, r3
 800c776:	d30a      	bcc.n	800c78e <quorem+0x106>
 800c778:	613c      	str	r4, [r7, #16]
 800c77a:	4630      	mov	r0, r6
 800c77c:	b003      	add	sp, #12
 800c77e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c782:	6812      	ldr	r2, [r2, #0]
 800c784:	3b04      	subs	r3, #4
 800c786:	2a00      	cmp	r2, #0
 800c788:	d1cc      	bne.n	800c724 <quorem+0x9c>
 800c78a:	3c01      	subs	r4, #1
 800c78c:	e7c7      	b.n	800c71e <quorem+0x96>
 800c78e:	6812      	ldr	r2, [r2, #0]
 800c790:	3b04      	subs	r3, #4
 800c792:	2a00      	cmp	r2, #0
 800c794:	d1f0      	bne.n	800c778 <quorem+0xf0>
 800c796:	3c01      	subs	r4, #1
 800c798:	e7eb      	b.n	800c772 <quorem+0xea>
 800c79a:	2000      	movs	r0, #0
 800c79c:	e7ee      	b.n	800c77c <quorem+0xf4>
	...

0800c7a0 <_dtoa_r>:
 800c7a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c7a4:	ed2d 8b02 	vpush	{d8}
 800c7a8:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800c7aa:	b091      	sub	sp, #68	; 0x44
 800c7ac:	ed8d 0b02 	vstr	d0, [sp, #8]
 800c7b0:	ec59 8b10 	vmov	r8, r9, d0
 800c7b4:	9c1c      	ldr	r4, [sp, #112]	; 0x70
 800c7b6:	9106      	str	r1, [sp, #24]
 800c7b8:	4606      	mov	r6, r0
 800c7ba:	9208      	str	r2, [sp, #32]
 800c7bc:	930c      	str	r3, [sp, #48]	; 0x30
 800c7be:	b975      	cbnz	r5, 800c7de <_dtoa_r+0x3e>
 800c7c0:	2010      	movs	r0, #16
 800c7c2:	f001 f8cf 	bl	800d964 <malloc>
 800c7c6:	4602      	mov	r2, r0
 800c7c8:	6270      	str	r0, [r6, #36]	; 0x24
 800c7ca:	b920      	cbnz	r0, 800c7d6 <_dtoa_r+0x36>
 800c7cc:	4baa      	ldr	r3, [pc, #680]	; (800ca78 <_dtoa_r+0x2d8>)
 800c7ce:	21ea      	movs	r1, #234	; 0xea
 800c7d0:	48aa      	ldr	r0, [pc, #680]	; (800ca7c <_dtoa_r+0x2dc>)
 800c7d2:	f002 f82b 	bl	800e82c <__assert_func>
 800c7d6:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800c7da:	6005      	str	r5, [r0, #0]
 800c7dc:	60c5      	str	r5, [r0, #12]
 800c7de:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800c7e0:	6819      	ldr	r1, [r3, #0]
 800c7e2:	b151      	cbz	r1, 800c7fa <_dtoa_r+0x5a>
 800c7e4:	685a      	ldr	r2, [r3, #4]
 800c7e6:	604a      	str	r2, [r1, #4]
 800c7e8:	2301      	movs	r3, #1
 800c7ea:	4093      	lsls	r3, r2
 800c7ec:	608b      	str	r3, [r1, #8]
 800c7ee:	4630      	mov	r0, r6
 800c7f0:	f001 f912 	bl	800da18 <_Bfree>
 800c7f4:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800c7f6:	2200      	movs	r2, #0
 800c7f8:	601a      	str	r2, [r3, #0]
 800c7fa:	f1b9 0300 	subs.w	r3, r9, #0
 800c7fe:	bfbb      	ittet	lt
 800c800:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800c804:	9303      	strlt	r3, [sp, #12]
 800c806:	2300      	movge	r3, #0
 800c808:	2201      	movlt	r2, #1
 800c80a:	bfac      	ite	ge
 800c80c:	6023      	strge	r3, [r4, #0]
 800c80e:	6022      	strlt	r2, [r4, #0]
 800c810:	4b9b      	ldr	r3, [pc, #620]	; (800ca80 <_dtoa_r+0x2e0>)
 800c812:	9c03      	ldr	r4, [sp, #12]
 800c814:	43a3      	bics	r3, r4
 800c816:	d11c      	bne.n	800c852 <_dtoa_r+0xb2>
 800c818:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c81a:	f242 730f 	movw	r3, #9999	; 0x270f
 800c81e:	6013      	str	r3, [r2, #0]
 800c820:	f3c4 0313 	ubfx	r3, r4, #0, #20
 800c824:	ea53 0308 	orrs.w	r3, r3, r8
 800c828:	f000 84fd 	beq.w	800d226 <_dtoa_r+0xa86>
 800c82c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800c82e:	b963      	cbnz	r3, 800c84a <_dtoa_r+0xaa>
 800c830:	4b94      	ldr	r3, [pc, #592]	; (800ca84 <_dtoa_r+0x2e4>)
 800c832:	e01f      	b.n	800c874 <_dtoa_r+0xd4>
 800c834:	4b94      	ldr	r3, [pc, #592]	; (800ca88 <_dtoa_r+0x2e8>)
 800c836:	9301      	str	r3, [sp, #4]
 800c838:	3308      	adds	r3, #8
 800c83a:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800c83c:	6013      	str	r3, [r2, #0]
 800c83e:	9801      	ldr	r0, [sp, #4]
 800c840:	b011      	add	sp, #68	; 0x44
 800c842:	ecbd 8b02 	vpop	{d8}
 800c846:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c84a:	4b8e      	ldr	r3, [pc, #568]	; (800ca84 <_dtoa_r+0x2e4>)
 800c84c:	9301      	str	r3, [sp, #4]
 800c84e:	3303      	adds	r3, #3
 800c850:	e7f3      	b.n	800c83a <_dtoa_r+0x9a>
 800c852:	ed9d 8b02 	vldr	d8, [sp, #8]
 800c856:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800c85a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c85e:	d10b      	bne.n	800c878 <_dtoa_r+0xd8>
 800c860:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c862:	2301      	movs	r3, #1
 800c864:	6013      	str	r3, [r2, #0]
 800c866:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800c868:	2b00      	cmp	r3, #0
 800c86a:	f000 84d9 	beq.w	800d220 <_dtoa_r+0xa80>
 800c86e:	4887      	ldr	r0, [pc, #540]	; (800ca8c <_dtoa_r+0x2ec>)
 800c870:	6018      	str	r0, [r3, #0]
 800c872:	1e43      	subs	r3, r0, #1
 800c874:	9301      	str	r3, [sp, #4]
 800c876:	e7e2      	b.n	800c83e <_dtoa_r+0x9e>
 800c878:	a90f      	add	r1, sp, #60	; 0x3c
 800c87a:	aa0e      	add	r2, sp, #56	; 0x38
 800c87c:	4630      	mov	r0, r6
 800c87e:	eeb0 0b48 	vmov.f64	d0, d8
 800c882:	f001 fc77 	bl	800e174 <__d2b>
 800c886:	f3c4 510a 	ubfx	r1, r4, #20, #11
 800c88a:	4605      	mov	r5, r0
 800c88c:	980e      	ldr	r0, [sp, #56]	; 0x38
 800c88e:	2900      	cmp	r1, #0
 800c890:	d046      	beq.n	800c920 <_dtoa_r+0x180>
 800c892:	ee18 4a90 	vmov	r4, s17
 800c896:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800c89a:	ec53 2b18 	vmov	r2, r3, d8
 800c89e:	f044 537f 	orr.w	r3, r4, #1069547520	; 0x3fc00000
 800c8a2:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800c8a6:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 800c8aa:	2400      	movs	r4, #0
 800c8ac:	ec43 2b16 	vmov	d6, r2, r3
 800c8b0:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 800c8b4:	ed9f 5b6a 	vldr	d5, [pc, #424]	; 800ca60 <_dtoa_r+0x2c0>
 800c8b8:	ee36 7b47 	vsub.f64	d7, d6, d7
 800c8bc:	ed9f 6b6a 	vldr	d6, [pc, #424]	; 800ca68 <_dtoa_r+0x2c8>
 800c8c0:	eea7 6b05 	vfma.f64	d6, d7, d5
 800c8c4:	ed9f 5b6a 	vldr	d5, [pc, #424]	; 800ca70 <_dtoa_r+0x2d0>
 800c8c8:	ee07 1a90 	vmov	s15, r1
 800c8cc:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 800c8d0:	eeb0 7b46 	vmov.f64	d7, d6
 800c8d4:	eea4 7b05 	vfma.f64	d7, d4, d5
 800c8d8:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800c8dc:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800c8e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c8e4:	ee16 ba90 	vmov	fp, s13
 800c8e8:	940a      	str	r4, [sp, #40]	; 0x28
 800c8ea:	d508      	bpl.n	800c8fe <_dtoa_r+0x15e>
 800c8ec:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800c8f0:	eeb4 6b47 	vcmp.f64	d6, d7
 800c8f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c8f8:	bf18      	it	ne
 800c8fa:	f10b 3bff 	addne.w	fp, fp, #4294967295
 800c8fe:	f1bb 0f16 	cmp.w	fp, #22
 800c902:	d82f      	bhi.n	800c964 <_dtoa_r+0x1c4>
 800c904:	4b62      	ldr	r3, [pc, #392]	; (800ca90 <_dtoa_r+0x2f0>)
 800c906:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800c90a:	ed93 7b00 	vldr	d7, [r3]
 800c90e:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800c912:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c916:	d501      	bpl.n	800c91c <_dtoa_r+0x17c>
 800c918:	f10b 3bff 	add.w	fp, fp, #4294967295
 800c91c:	2300      	movs	r3, #0
 800c91e:	e022      	b.n	800c966 <_dtoa_r+0x1c6>
 800c920:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800c922:	4401      	add	r1, r0
 800c924:	f201 4332 	addw	r3, r1, #1074	; 0x432
 800c928:	2b20      	cmp	r3, #32
 800c92a:	bfc1      	itttt	gt
 800c92c:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800c930:	fa04 f303 	lslgt.w	r3, r4, r3
 800c934:	f201 4412 	addwgt	r4, r1, #1042	; 0x412
 800c938:	fa28 f804 	lsrgt.w	r8, r8, r4
 800c93c:	bfd6      	itet	le
 800c93e:	f1c3 0320 	rsble	r3, r3, #32
 800c942:	ea43 0808 	orrgt.w	r8, r3, r8
 800c946:	fa08 f803 	lslle.w	r8, r8, r3
 800c94a:	ee07 8a90 	vmov	s15, r8
 800c94e:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800c952:	3901      	subs	r1, #1
 800c954:	ee17 4a90 	vmov	r4, s15
 800c958:	ec53 2b17 	vmov	r2, r3, d7
 800c95c:	f1a4 73f8 	sub.w	r3, r4, #32505856	; 0x1f00000
 800c960:	2401      	movs	r4, #1
 800c962:	e7a3      	b.n	800c8ac <_dtoa_r+0x10c>
 800c964:	2301      	movs	r3, #1
 800c966:	930b      	str	r3, [sp, #44]	; 0x2c
 800c968:	1a43      	subs	r3, r0, r1
 800c96a:	1e5a      	subs	r2, r3, #1
 800c96c:	bf45      	ittet	mi
 800c96e:	f1c3 0301 	rsbmi	r3, r3, #1
 800c972:	9304      	strmi	r3, [sp, #16]
 800c974:	2300      	movpl	r3, #0
 800c976:	2300      	movmi	r3, #0
 800c978:	9205      	str	r2, [sp, #20]
 800c97a:	bf54      	ite	pl
 800c97c:	9304      	strpl	r3, [sp, #16]
 800c97e:	9305      	strmi	r3, [sp, #20]
 800c980:	f1bb 0f00 	cmp.w	fp, #0
 800c984:	db18      	blt.n	800c9b8 <_dtoa_r+0x218>
 800c986:	9b05      	ldr	r3, [sp, #20]
 800c988:	f8cd b024 	str.w	fp, [sp, #36]	; 0x24
 800c98c:	445b      	add	r3, fp
 800c98e:	9305      	str	r3, [sp, #20]
 800c990:	2300      	movs	r3, #0
 800c992:	9a06      	ldr	r2, [sp, #24]
 800c994:	2a09      	cmp	r2, #9
 800c996:	d849      	bhi.n	800ca2c <_dtoa_r+0x28c>
 800c998:	2a05      	cmp	r2, #5
 800c99a:	bfc4      	itt	gt
 800c99c:	3a04      	subgt	r2, #4
 800c99e:	9206      	strgt	r2, [sp, #24]
 800c9a0:	9a06      	ldr	r2, [sp, #24]
 800c9a2:	f1a2 0202 	sub.w	r2, r2, #2
 800c9a6:	bfcc      	ite	gt
 800c9a8:	2400      	movgt	r4, #0
 800c9aa:	2401      	movle	r4, #1
 800c9ac:	2a03      	cmp	r2, #3
 800c9ae:	d848      	bhi.n	800ca42 <_dtoa_r+0x2a2>
 800c9b0:	e8df f002 	tbb	[pc, r2]
 800c9b4:	3a2c2e0b 	.word	0x3a2c2e0b
 800c9b8:	9b04      	ldr	r3, [sp, #16]
 800c9ba:	2200      	movs	r2, #0
 800c9bc:	eba3 030b 	sub.w	r3, r3, fp
 800c9c0:	9304      	str	r3, [sp, #16]
 800c9c2:	9209      	str	r2, [sp, #36]	; 0x24
 800c9c4:	f1cb 0300 	rsb	r3, fp, #0
 800c9c8:	e7e3      	b.n	800c992 <_dtoa_r+0x1f2>
 800c9ca:	2200      	movs	r2, #0
 800c9cc:	9207      	str	r2, [sp, #28]
 800c9ce:	9a08      	ldr	r2, [sp, #32]
 800c9d0:	2a00      	cmp	r2, #0
 800c9d2:	dc39      	bgt.n	800ca48 <_dtoa_r+0x2a8>
 800c9d4:	f04f 0a01 	mov.w	sl, #1
 800c9d8:	46d1      	mov	r9, sl
 800c9da:	4652      	mov	r2, sl
 800c9dc:	f8cd a020 	str.w	sl, [sp, #32]
 800c9e0:	6a77      	ldr	r7, [r6, #36]	; 0x24
 800c9e2:	2100      	movs	r1, #0
 800c9e4:	6079      	str	r1, [r7, #4]
 800c9e6:	2004      	movs	r0, #4
 800c9e8:	f100 0c14 	add.w	ip, r0, #20
 800c9ec:	4594      	cmp	ip, r2
 800c9ee:	6879      	ldr	r1, [r7, #4]
 800c9f0:	d92f      	bls.n	800ca52 <_dtoa_r+0x2b2>
 800c9f2:	4630      	mov	r0, r6
 800c9f4:	930d      	str	r3, [sp, #52]	; 0x34
 800c9f6:	f000 ffcf 	bl	800d998 <_Balloc>
 800c9fa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c9fc:	9001      	str	r0, [sp, #4]
 800c9fe:	4602      	mov	r2, r0
 800ca00:	2800      	cmp	r0, #0
 800ca02:	d149      	bne.n	800ca98 <_dtoa_r+0x2f8>
 800ca04:	4b23      	ldr	r3, [pc, #140]	; (800ca94 <_dtoa_r+0x2f4>)
 800ca06:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800ca0a:	e6e1      	b.n	800c7d0 <_dtoa_r+0x30>
 800ca0c:	2201      	movs	r2, #1
 800ca0e:	e7dd      	b.n	800c9cc <_dtoa_r+0x22c>
 800ca10:	2200      	movs	r2, #0
 800ca12:	9207      	str	r2, [sp, #28]
 800ca14:	9a08      	ldr	r2, [sp, #32]
 800ca16:	eb0b 0a02 	add.w	sl, fp, r2
 800ca1a:	f10a 0901 	add.w	r9, sl, #1
 800ca1e:	464a      	mov	r2, r9
 800ca20:	2a01      	cmp	r2, #1
 800ca22:	bfb8      	it	lt
 800ca24:	2201      	movlt	r2, #1
 800ca26:	e7db      	b.n	800c9e0 <_dtoa_r+0x240>
 800ca28:	2201      	movs	r2, #1
 800ca2a:	e7f2      	b.n	800ca12 <_dtoa_r+0x272>
 800ca2c:	2401      	movs	r4, #1
 800ca2e:	2200      	movs	r2, #0
 800ca30:	e9cd 2406 	strd	r2, r4, [sp, #24]
 800ca34:	f04f 3aff 	mov.w	sl, #4294967295
 800ca38:	2100      	movs	r1, #0
 800ca3a:	46d1      	mov	r9, sl
 800ca3c:	2212      	movs	r2, #18
 800ca3e:	9108      	str	r1, [sp, #32]
 800ca40:	e7ce      	b.n	800c9e0 <_dtoa_r+0x240>
 800ca42:	2201      	movs	r2, #1
 800ca44:	9207      	str	r2, [sp, #28]
 800ca46:	e7f5      	b.n	800ca34 <_dtoa_r+0x294>
 800ca48:	f8dd a020 	ldr.w	sl, [sp, #32]
 800ca4c:	46d1      	mov	r9, sl
 800ca4e:	4652      	mov	r2, sl
 800ca50:	e7c6      	b.n	800c9e0 <_dtoa_r+0x240>
 800ca52:	3101      	adds	r1, #1
 800ca54:	6079      	str	r1, [r7, #4]
 800ca56:	0040      	lsls	r0, r0, #1
 800ca58:	e7c6      	b.n	800c9e8 <_dtoa_r+0x248>
 800ca5a:	bf00      	nop
 800ca5c:	f3af 8000 	nop.w
 800ca60:	636f4361 	.word	0x636f4361
 800ca64:	3fd287a7 	.word	0x3fd287a7
 800ca68:	8b60c8b3 	.word	0x8b60c8b3
 800ca6c:	3fc68a28 	.word	0x3fc68a28
 800ca70:	509f79fb 	.word	0x509f79fb
 800ca74:	3fd34413 	.word	0x3fd34413
 800ca78:	0800f646 	.word	0x0800f646
 800ca7c:	0800f65d 	.word	0x0800f65d
 800ca80:	7ff00000 	.word	0x7ff00000
 800ca84:	0800f642 	.word	0x0800f642
 800ca88:	0800f639 	.word	0x0800f639
 800ca8c:	0800f4bd 	.word	0x0800f4bd
 800ca90:	0800f7c8 	.word	0x0800f7c8
 800ca94:	0800f6b8 	.word	0x0800f6b8
 800ca98:	6a72      	ldr	r2, [r6, #36]	; 0x24
 800ca9a:	9901      	ldr	r1, [sp, #4]
 800ca9c:	6011      	str	r1, [r2, #0]
 800ca9e:	f1b9 0f0e 	cmp.w	r9, #14
 800caa2:	d86c      	bhi.n	800cb7e <_dtoa_r+0x3de>
 800caa4:	2c00      	cmp	r4, #0
 800caa6:	d06a      	beq.n	800cb7e <_dtoa_r+0x3de>
 800caa8:	f1bb 0f00 	cmp.w	fp, #0
 800caac:	f340 80a0 	ble.w	800cbf0 <_dtoa_r+0x450>
 800cab0:	49c1      	ldr	r1, [pc, #772]	; (800cdb8 <_dtoa_r+0x618>)
 800cab2:	f00b 020f 	and.w	r2, fp, #15
 800cab6:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 800caba:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800cabe:	ed92 7b00 	vldr	d7, [r2]
 800cac2:	ea4f 112b 	mov.w	r1, fp, asr #4
 800cac6:	f000 8087 	beq.w	800cbd8 <_dtoa_r+0x438>
 800caca:	4abc      	ldr	r2, [pc, #752]	; (800cdbc <_dtoa_r+0x61c>)
 800cacc:	ed92 6b08 	vldr	d6, [r2, #32]
 800cad0:	ee88 6b06 	vdiv.f64	d6, d8, d6
 800cad4:	ed8d 6b02 	vstr	d6, [sp, #8]
 800cad8:	f001 010f 	and.w	r1, r1, #15
 800cadc:	2203      	movs	r2, #3
 800cade:	48b7      	ldr	r0, [pc, #732]	; (800cdbc <_dtoa_r+0x61c>)
 800cae0:	2900      	cmp	r1, #0
 800cae2:	d17b      	bne.n	800cbdc <_dtoa_r+0x43c>
 800cae4:	ed9d 6b02 	vldr	d6, [sp, #8]
 800cae8:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800caec:	ed8d 7b02 	vstr	d7, [sp, #8]
 800caf0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800caf2:	2900      	cmp	r1, #0
 800caf4:	f000 80a2 	beq.w	800cc3c <_dtoa_r+0x49c>
 800caf8:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 800cafc:	ed9d 7b02 	vldr	d7, [sp, #8]
 800cb00:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800cb04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cb08:	f140 8098 	bpl.w	800cc3c <_dtoa_r+0x49c>
 800cb0c:	f1b9 0f00 	cmp.w	r9, #0
 800cb10:	f000 8094 	beq.w	800cc3c <_dtoa_r+0x49c>
 800cb14:	f1ba 0f00 	cmp.w	sl, #0
 800cb18:	dd2f      	ble.n	800cb7a <_dtoa_r+0x3da>
 800cb1a:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 800cb1e:	ee27 7b06 	vmul.f64	d7, d7, d6
 800cb22:	ed8d 7b02 	vstr	d7, [sp, #8]
 800cb26:	f10b 37ff 	add.w	r7, fp, #4294967295
 800cb2a:	3201      	adds	r2, #1
 800cb2c:	4650      	mov	r0, sl
 800cb2e:	ed9d 6b02 	vldr	d6, [sp, #8]
 800cb32:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 800cb36:	ee07 2a90 	vmov	s15, r2
 800cb3a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800cb3e:	eea7 5b06 	vfma.f64	d5, d7, d6
 800cb42:	ee15 4a90 	vmov	r4, s11
 800cb46:	ec52 1b15 	vmov	r1, r2, d5
 800cb4a:	f1a4 7250 	sub.w	r2, r4, #54525952	; 0x3400000
 800cb4e:	2800      	cmp	r0, #0
 800cb50:	d177      	bne.n	800cc42 <_dtoa_r+0x4a2>
 800cb52:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 800cb56:	ee36 6b47 	vsub.f64	d6, d6, d7
 800cb5a:	ec42 1b17 	vmov	d7, r1, r2
 800cb5e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800cb62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cb66:	f300 8263 	bgt.w	800d030 <_dtoa_r+0x890>
 800cb6a:	eeb1 7b47 	vneg.f64	d7, d7
 800cb6e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800cb72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cb76:	f100 8258 	bmi.w	800d02a <_dtoa_r+0x88a>
 800cb7a:	ed8d 8b02 	vstr	d8, [sp, #8]
 800cb7e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800cb80:	2a00      	cmp	r2, #0
 800cb82:	f2c0 811d 	blt.w	800cdc0 <_dtoa_r+0x620>
 800cb86:	f1bb 0f0e 	cmp.w	fp, #14
 800cb8a:	f300 8119 	bgt.w	800cdc0 <_dtoa_r+0x620>
 800cb8e:	4b8a      	ldr	r3, [pc, #552]	; (800cdb8 <_dtoa_r+0x618>)
 800cb90:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800cb94:	ed93 6b00 	vldr	d6, [r3]
 800cb98:	9b08      	ldr	r3, [sp, #32]
 800cb9a:	2b00      	cmp	r3, #0
 800cb9c:	f280 80b7 	bge.w	800cd0e <_dtoa_r+0x56e>
 800cba0:	f1b9 0f00 	cmp.w	r9, #0
 800cba4:	f300 80b3 	bgt.w	800cd0e <_dtoa_r+0x56e>
 800cba8:	f040 823f 	bne.w	800d02a <_dtoa_r+0x88a>
 800cbac:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 800cbb0:	ee26 6b07 	vmul.f64	d6, d6, d7
 800cbb4:	ed9d 7b02 	vldr	d7, [sp, #8]
 800cbb8:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800cbbc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cbc0:	464c      	mov	r4, r9
 800cbc2:	464f      	mov	r7, r9
 800cbc4:	f280 8215 	bge.w	800cff2 <_dtoa_r+0x852>
 800cbc8:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800cbcc:	2331      	movs	r3, #49	; 0x31
 800cbce:	f808 3b01 	strb.w	r3, [r8], #1
 800cbd2:	f10b 0b01 	add.w	fp, fp, #1
 800cbd6:	e211      	b.n	800cffc <_dtoa_r+0x85c>
 800cbd8:	2202      	movs	r2, #2
 800cbda:	e780      	b.n	800cade <_dtoa_r+0x33e>
 800cbdc:	07cc      	lsls	r4, r1, #31
 800cbde:	d504      	bpl.n	800cbea <_dtoa_r+0x44a>
 800cbe0:	ed90 6b00 	vldr	d6, [r0]
 800cbe4:	3201      	adds	r2, #1
 800cbe6:	ee27 7b06 	vmul.f64	d7, d7, d6
 800cbea:	1049      	asrs	r1, r1, #1
 800cbec:	3008      	adds	r0, #8
 800cbee:	e777      	b.n	800cae0 <_dtoa_r+0x340>
 800cbf0:	d022      	beq.n	800cc38 <_dtoa_r+0x498>
 800cbf2:	f1cb 0100 	rsb	r1, fp, #0
 800cbf6:	4a70      	ldr	r2, [pc, #448]	; (800cdb8 <_dtoa_r+0x618>)
 800cbf8:	f001 000f 	and.w	r0, r1, #15
 800cbfc:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800cc00:	ed92 7b00 	vldr	d7, [r2]
 800cc04:	ee28 7b07 	vmul.f64	d7, d8, d7
 800cc08:	ed8d 7b02 	vstr	d7, [sp, #8]
 800cc0c:	486b      	ldr	r0, [pc, #428]	; (800cdbc <_dtoa_r+0x61c>)
 800cc0e:	1109      	asrs	r1, r1, #4
 800cc10:	2400      	movs	r4, #0
 800cc12:	2202      	movs	r2, #2
 800cc14:	b929      	cbnz	r1, 800cc22 <_dtoa_r+0x482>
 800cc16:	2c00      	cmp	r4, #0
 800cc18:	f43f af6a 	beq.w	800caf0 <_dtoa_r+0x350>
 800cc1c:	ed8d 7b02 	vstr	d7, [sp, #8]
 800cc20:	e766      	b.n	800caf0 <_dtoa_r+0x350>
 800cc22:	07cf      	lsls	r7, r1, #31
 800cc24:	d505      	bpl.n	800cc32 <_dtoa_r+0x492>
 800cc26:	ed90 6b00 	vldr	d6, [r0]
 800cc2a:	3201      	adds	r2, #1
 800cc2c:	2401      	movs	r4, #1
 800cc2e:	ee27 7b06 	vmul.f64	d7, d7, d6
 800cc32:	1049      	asrs	r1, r1, #1
 800cc34:	3008      	adds	r0, #8
 800cc36:	e7ed      	b.n	800cc14 <_dtoa_r+0x474>
 800cc38:	2202      	movs	r2, #2
 800cc3a:	e759      	b.n	800caf0 <_dtoa_r+0x350>
 800cc3c:	465f      	mov	r7, fp
 800cc3e:	4648      	mov	r0, r9
 800cc40:	e775      	b.n	800cb2e <_dtoa_r+0x38e>
 800cc42:	ec42 1b17 	vmov	d7, r1, r2
 800cc46:	4a5c      	ldr	r2, [pc, #368]	; (800cdb8 <_dtoa_r+0x618>)
 800cc48:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800cc4c:	ed12 4b02 	vldr	d4, [r2, #-8]
 800cc50:	9a01      	ldr	r2, [sp, #4]
 800cc52:	1814      	adds	r4, r2, r0
 800cc54:	9a07      	ldr	r2, [sp, #28]
 800cc56:	b352      	cbz	r2, 800ccae <_dtoa_r+0x50e>
 800cc58:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 800cc5c:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 800cc60:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800cc64:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800cc68:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800cc6c:	ee35 7b47 	vsub.f64	d7, d5, d7
 800cc70:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800cc74:	ee14 2a90 	vmov	r2, s9
 800cc78:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800cc7c:	3230      	adds	r2, #48	; 0x30
 800cc7e:	ee36 6b45 	vsub.f64	d6, d6, d5
 800cc82:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800cc86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cc8a:	f808 2b01 	strb.w	r2, [r8], #1
 800cc8e:	d439      	bmi.n	800cd04 <_dtoa_r+0x564>
 800cc90:	ee32 5b46 	vsub.f64	d5, d2, d6
 800cc94:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800cc98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cc9c:	d472      	bmi.n	800cd84 <_dtoa_r+0x5e4>
 800cc9e:	45a0      	cmp	r8, r4
 800cca0:	f43f af6b 	beq.w	800cb7a <_dtoa_r+0x3da>
 800cca4:	ee27 7b03 	vmul.f64	d7, d7, d3
 800cca8:	ee26 6b03 	vmul.f64	d6, d6, d3
 800ccac:	e7e0      	b.n	800cc70 <_dtoa_r+0x4d0>
 800ccae:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800ccb2:	ee27 7b04 	vmul.f64	d7, d7, d4
 800ccb6:	4621      	mov	r1, r4
 800ccb8:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800ccbc:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800ccc0:	ee14 2a90 	vmov	r2, s9
 800ccc4:	3230      	adds	r2, #48	; 0x30
 800ccc6:	f808 2b01 	strb.w	r2, [r8], #1
 800ccca:	45a0      	cmp	r8, r4
 800cccc:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800ccd0:	ee36 6b45 	vsub.f64	d6, d6, d5
 800ccd4:	d118      	bne.n	800cd08 <_dtoa_r+0x568>
 800ccd6:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 800ccda:	ee37 4b05 	vadd.f64	d4, d7, d5
 800ccde:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800cce2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cce6:	dc4d      	bgt.n	800cd84 <_dtoa_r+0x5e4>
 800cce8:	ee35 7b47 	vsub.f64	d7, d5, d7
 800ccec:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800ccf0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ccf4:	f57f af41 	bpl.w	800cb7a <_dtoa_r+0x3da>
 800ccf8:	4688      	mov	r8, r1
 800ccfa:	3901      	subs	r1, #1
 800ccfc:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 800cd00:	2b30      	cmp	r3, #48	; 0x30
 800cd02:	d0f9      	beq.n	800ccf8 <_dtoa_r+0x558>
 800cd04:	46bb      	mov	fp, r7
 800cd06:	e02a      	b.n	800cd5e <_dtoa_r+0x5be>
 800cd08:	ee26 6b03 	vmul.f64	d6, d6, d3
 800cd0c:	e7d6      	b.n	800ccbc <_dtoa_r+0x51c>
 800cd0e:	ed9d 7b02 	vldr	d7, [sp, #8]
 800cd12:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 800cd16:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800cd1a:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800cd1e:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800cd22:	ee15 3a10 	vmov	r3, s10
 800cd26:	3330      	adds	r3, #48	; 0x30
 800cd28:	f808 3b01 	strb.w	r3, [r8], #1
 800cd2c:	9b01      	ldr	r3, [sp, #4]
 800cd2e:	eba8 0303 	sub.w	r3, r8, r3
 800cd32:	4599      	cmp	r9, r3
 800cd34:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 800cd38:	eea3 7b46 	vfms.f64	d7, d3, d6
 800cd3c:	d133      	bne.n	800cda6 <_dtoa_r+0x606>
 800cd3e:	ee37 7b07 	vadd.f64	d7, d7, d7
 800cd42:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800cd46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cd4a:	dc1a      	bgt.n	800cd82 <_dtoa_r+0x5e2>
 800cd4c:	eeb4 7b46 	vcmp.f64	d7, d6
 800cd50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cd54:	d103      	bne.n	800cd5e <_dtoa_r+0x5be>
 800cd56:	ee15 3a10 	vmov	r3, s10
 800cd5a:	07d9      	lsls	r1, r3, #31
 800cd5c:	d411      	bmi.n	800cd82 <_dtoa_r+0x5e2>
 800cd5e:	4629      	mov	r1, r5
 800cd60:	4630      	mov	r0, r6
 800cd62:	f000 fe59 	bl	800da18 <_Bfree>
 800cd66:	2300      	movs	r3, #0
 800cd68:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800cd6a:	f888 3000 	strb.w	r3, [r8]
 800cd6e:	f10b 0301 	add.w	r3, fp, #1
 800cd72:	6013      	str	r3, [r2, #0]
 800cd74:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800cd76:	2b00      	cmp	r3, #0
 800cd78:	f43f ad61 	beq.w	800c83e <_dtoa_r+0x9e>
 800cd7c:	f8c3 8000 	str.w	r8, [r3]
 800cd80:	e55d      	b.n	800c83e <_dtoa_r+0x9e>
 800cd82:	465f      	mov	r7, fp
 800cd84:	4643      	mov	r3, r8
 800cd86:	4698      	mov	r8, r3
 800cd88:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800cd8c:	2a39      	cmp	r2, #57	; 0x39
 800cd8e:	d106      	bne.n	800cd9e <_dtoa_r+0x5fe>
 800cd90:	9a01      	ldr	r2, [sp, #4]
 800cd92:	429a      	cmp	r2, r3
 800cd94:	d1f7      	bne.n	800cd86 <_dtoa_r+0x5e6>
 800cd96:	9901      	ldr	r1, [sp, #4]
 800cd98:	2230      	movs	r2, #48	; 0x30
 800cd9a:	3701      	adds	r7, #1
 800cd9c:	700a      	strb	r2, [r1, #0]
 800cd9e:	781a      	ldrb	r2, [r3, #0]
 800cda0:	3201      	adds	r2, #1
 800cda2:	701a      	strb	r2, [r3, #0]
 800cda4:	e7ae      	b.n	800cd04 <_dtoa_r+0x564>
 800cda6:	ee27 7b04 	vmul.f64	d7, d7, d4
 800cdaa:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800cdae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cdb2:	d1b2      	bne.n	800cd1a <_dtoa_r+0x57a>
 800cdb4:	e7d3      	b.n	800cd5e <_dtoa_r+0x5be>
 800cdb6:	bf00      	nop
 800cdb8:	0800f7c8 	.word	0x0800f7c8
 800cdbc:	0800f7a0 	.word	0x0800f7a0
 800cdc0:	9907      	ldr	r1, [sp, #28]
 800cdc2:	2900      	cmp	r1, #0
 800cdc4:	f000 80d0 	beq.w	800cf68 <_dtoa_r+0x7c8>
 800cdc8:	9906      	ldr	r1, [sp, #24]
 800cdca:	2901      	cmp	r1, #1
 800cdcc:	f300 80b4 	bgt.w	800cf38 <_dtoa_r+0x798>
 800cdd0:	990a      	ldr	r1, [sp, #40]	; 0x28
 800cdd2:	2900      	cmp	r1, #0
 800cdd4:	f000 80ac 	beq.w	800cf30 <_dtoa_r+0x790>
 800cdd8:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800cddc:	f8dd 8010 	ldr.w	r8, [sp, #16]
 800cde0:	461c      	mov	r4, r3
 800cde2:	930a      	str	r3, [sp, #40]	; 0x28
 800cde4:	9b04      	ldr	r3, [sp, #16]
 800cde6:	4413      	add	r3, r2
 800cde8:	9304      	str	r3, [sp, #16]
 800cdea:	9b05      	ldr	r3, [sp, #20]
 800cdec:	2101      	movs	r1, #1
 800cdee:	4413      	add	r3, r2
 800cdf0:	4630      	mov	r0, r6
 800cdf2:	9305      	str	r3, [sp, #20]
 800cdf4:	f000 ff12 	bl	800dc1c <__i2b>
 800cdf8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cdfa:	4607      	mov	r7, r0
 800cdfc:	f1b8 0f00 	cmp.w	r8, #0
 800ce00:	dd0d      	ble.n	800ce1e <_dtoa_r+0x67e>
 800ce02:	9a05      	ldr	r2, [sp, #20]
 800ce04:	2a00      	cmp	r2, #0
 800ce06:	dd0a      	ble.n	800ce1e <_dtoa_r+0x67e>
 800ce08:	4542      	cmp	r2, r8
 800ce0a:	9904      	ldr	r1, [sp, #16]
 800ce0c:	bfa8      	it	ge
 800ce0e:	4642      	movge	r2, r8
 800ce10:	1a89      	subs	r1, r1, r2
 800ce12:	9104      	str	r1, [sp, #16]
 800ce14:	9905      	ldr	r1, [sp, #20]
 800ce16:	eba8 0802 	sub.w	r8, r8, r2
 800ce1a:	1a8a      	subs	r2, r1, r2
 800ce1c:	9205      	str	r2, [sp, #20]
 800ce1e:	b303      	cbz	r3, 800ce62 <_dtoa_r+0x6c2>
 800ce20:	9a07      	ldr	r2, [sp, #28]
 800ce22:	2a00      	cmp	r2, #0
 800ce24:	f000 80a5 	beq.w	800cf72 <_dtoa_r+0x7d2>
 800ce28:	2c00      	cmp	r4, #0
 800ce2a:	dd13      	ble.n	800ce54 <_dtoa_r+0x6b4>
 800ce2c:	4639      	mov	r1, r7
 800ce2e:	4622      	mov	r2, r4
 800ce30:	4630      	mov	r0, r6
 800ce32:	930d      	str	r3, [sp, #52]	; 0x34
 800ce34:	f000 ffb2 	bl	800dd9c <__pow5mult>
 800ce38:	462a      	mov	r2, r5
 800ce3a:	4601      	mov	r1, r0
 800ce3c:	4607      	mov	r7, r0
 800ce3e:	4630      	mov	r0, r6
 800ce40:	f000 ff02 	bl	800dc48 <__multiply>
 800ce44:	4629      	mov	r1, r5
 800ce46:	900a      	str	r0, [sp, #40]	; 0x28
 800ce48:	4630      	mov	r0, r6
 800ce4a:	f000 fde5 	bl	800da18 <_Bfree>
 800ce4e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ce50:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ce52:	4615      	mov	r5, r2
 800ce54:	1b1a      	subs	r2, r3, r4
 800ce56:	d004      	beq.n	800ce62 <_dtoa_r+0x6c2>
 800ce58:	4629      	mov	r1, r5
 800ce5a:	4630      	mov	r0, r6
 800ce5c:	f000 ff9e 	bl	800dd9c <__pow5mult>
 800ce60:	4605      	mov	r5, r0
 800ce62:	2101      	movs	r1, #1
 800ce64:	4630      	mov	r0, r6
 800ce66:	f000 fed9 	bl	800dc1c <__i2b>
 800ce6a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ce6c:	2b00      	cmp	r3, #0
 800ce6e:	4604      	mov	r4, r0
 800ce70:	f340 8081 	ble.w	800cf76 <_dtoa_r+0x7d6>
 800ce74:	461a      	mov	r2, r3
 800ce76:	4601      	mov	r1, r0
 800ce78:	4630      	mov	r0, r6
 800ce7a:	f000 ff8f 	bl	800dd9c <__pow5mult>
 800ce7e:	9b06      	ldr	r3, [sp, #24]
 800ce80:	2b01      	cmp	r3, #1
 800ce82:	4604      	mov	r4, r0
 800ce84:	dd7a      	ble.n	800cf7c <_dtoa_r+0x7dc>
 800ce86:	2300      	movs	r3, #0
 800ce88:	930a      	str	r3, [sp, #40]	; 0x28
 800ce8a:	6922      	ldr	r2, [r4, #16]
 800ce8c:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800ce90:	6910      	ldr	r0, [r2, #16]
 800ce92:	f000 fe73 	bl	800db7c <__hi0bits>
 800ce96:	f1c0 0020 	rsb	r0, r0, #32
 800ce9a:	9b05      	ldr	r3, [sp, #20]
 800ce9c:	4418      	add	r0, r3
 800ce9e:	f010 001f 	ands.w	r0, r0, #31
 800cea2:	f000 808c 	beq.w	800cfbe <_dtoa_r+0x81e>
 800cea6:	f1c0 0220 	rsb	r2, r0, #32
 800ceaa:	2a04      	cmp	r2, #4
 800ceac:	f340 8085 	ble.w	800cfba <_dtoa_r+0x81a>
 800ceb0:	f1c0 001c 	rsb	r0, r0, #28
 800ceb4:	9b04      	ldr	r3, [sp, #16]
 800ceb6:	4403      	add	r3, r0
 800ceb8:	9304      	str	r3, [sp, #16]
 800ceba:	9b05      	ldr	r3, [sp, #20]
 800cebc:	4403      	add	r3, r0
 800cebe:	4480      	add	r8, r0
 800cec0:	9305      	str	r3, [sp, #20]
 800cec2:	9b04      	ldr	r3, [sp, #16]
 800cec4:	2b00      	cmp	r3, #0
 800cec6:	dd05      	ble.n	800ced4 <_dtoa_r+0x734>
 800cec8:	4629      	mov	r1, r5
 800ceca:	461a      	mov	r2, r3
 800cecc:	4630      	mov	r0, r6
 800cece:	f000 ffbf 	bl	800de50 <__lshift>
 800ced2:	4605      	mov	r5, r0
 800ced4:	9b05      	ldr	r3, [sp, #20]
 800ced6:	2b00      	cmp	r3, #0
 800ced8:	dd05      	ble.n	800cee6 <_dtoa_r+0x746>
 800ceda:	4621      	mov	r1, r4
 800cedc:	461a      	mov	r2, r3
 800cede:	4630      	mov	r0, r6
 800cee0:	f000 ffb6 	bl	800de50 <__lshift>
 800cee4:	4604      	mov	r4, r0
 800cee6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cee8:	2b00      	cmp	r3, #0
 800ceea:	d06a      	beq.n	800cfc2 <_dtoa_r+0x822>
 800ceec:	4621      	mov	r1, r4
 800ceee:	4628      	mov	r0, r5
 800cef0:	f001 f81e 	bl	800df30 <__mcmp>
 800cef4:	2800      	cmp	r0, #0
 800cef6:	da64      	bge.n	800cfc2 <_dtoa_r+0x822>
 800cef8:	2300      	movs	r3, #0
 800cefa:	4629      	mov	r1, r5
 800cefc:	220a      	movs	r2, #10
 800cefe:	4630      	mov	r0, r6
 800cf00:	f000 fdac 	bl	800da5c <__multadd>
 800cf04:	9b07      	ldr	r3, [sp, #28]
 800cf06:	f10b 3bff 	add.w	fp, fp, #4294967295
 800cf0a:	4605      	mov	r5, r0
 800cf0c:	2b00      	cmp	r3, #0
 800cf0e:	f000 8191 	beq.w	800d234 <_dtoa_r+0xa94>
 800cf12:	4639      	mov	r1, r7
 800cf14:	2300      	movs	r3, #0
 800cf16:	220a      	movs	r2, #10
 800cf18:	4630      	mov	r0, r6
 800cf1a:	f000 fd9f 	bl	800da5c <__multadd>
 800cf1e:	f1ba 0f00 	cmp.w	sl, #0
 800cf22:	4607      	mov	r7, r0
 800cf24:	f300 808d 	bgt.w	800d042 <_dtoa_r+0x8a2>
 800cf28:	9b06      	ldr	r3, [sp, #24]
 800cf2a:	2b02      	cmp	r3, #2
 800cf2c:	dc50      	bgt.n	800cfd0 <_dtoa_r+0x830>
 800cf2e:	e088      	b.n	800d042 <_dtoa_r+0x8a2>
 800cf30:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800cf32:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800cf36:	e751      	b.n	800cddc <_dtoa_r+0x63c>
 800cf38:	f109 34ff 	add.w	r4, r9, #4294967295
 800cf3c:	42a3      	cmp	r3, r4
 800cf3e:	bfbf      	itttt	lt
 800cf40:	9a09      	ldrlt	r2, [sp, #36]	; 0x24
 800cf42:	1ae3      	sublt	r3, r4, r3
 800cf44:	18d2      	addlt	r2, r2, r3
 800cf46:	9209      	strlt	r2, [sp, #36]	; 0x24
 800cf48:	bfb6      	itet	lt
 800cf4a:	4623      	movlt	r3, r4
 800cf4c:	1b1c      	subge	r4, r3, r4
 800cf4e:	2400      	movlt	r4, #0
 800cf50:	f1b9 0f00 	cmp.w	r9, #0
 800cf54:	bfb5      	itete	lt
 800cf56:	9a04      	ldrlt	r2, [sp, #16]
 800cf58:	f8dd 8010 	ldrge.w	r8, [sp, #16]
 800cf5c:	eba2 0809 	sublt.w	r8, r2, r9
 800cf60:	464a      	movge	r2, r9
 800cf62:	bfb8      	it	lt
 800cf64:	2200      	movlt	r2, #0
 800cf66:	e73c      	b.n	800cde2 <_dtoa_r+0x642>
 800cf68:	f8dd 8010 	ldr.w	r8, [sp, #16]
 800cf6c:	9f07      	ldr	r7, [sp, #28]
 800cf6e:	461c      	mov	r4, r3
 800cf70:	e744      	b.n	800cdfc <_dtoa_r+0x65c>
 800cf72:	461a      	mov	r2, r3
 800cf74:	e770      	b.n	800ce58 <_dtoa_r+0x6b8>
 800cf76:	9b06      	ldr	r3, [sp, #24]
 800cf78:	2b01      	cmp	r3, #1
 800cf7a:	dc18      	bgt.n	800cfae <_dtoa_r+0x80e>
 800cf7c:	9b02      	ldr	r3, [sp, #8]
 800cf7e:	b9b3      	cbnz	r3, 800cfae <_dtoa_r+0x80e>
 800cf80:	9b03      	ldr	r3, [sp, #12]
 800cf82:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800cf86:	b9a2      	cbnz	r2, 800cfb2 <_dtoa_r+0x812>
 800cf88:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800cf8c:	0d12      	lsrs	r2, r2, #20
 800cf8e:	0512      	lsls	r2, r2, #20
 800cf90:	b18a      	cbz	r2, 800cfb6 <_dtoa_r+0x816>
 800cf92:	9b04      	ldr	r3, [sp, #16]
 800cf94:	3301      	adds	r3, #1
 800cf96:	9304      	str	r3, [sp, #16]
 800cf98:	9b05      	ldr	r3, [sp, #20]
 800cf9a:	3301      	adds	r3, #1
 800cf9c:	9305      	str	r3, [sp, #20]
 800cf9e:	2301      	movs	r3, #1
 800cfa0:	930a      	str	r3, [sp, #40]	; 0x28
 800cfa2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cfa4:	2b00      	cmp	r3, #0
 800cfa6:	f47f af70 	bne.w	800ce8a <_dtoa_r+0x6ea>
 800cfaa:	2001      	movs	r0, #1
 800cfac:	e775      	b.n	800ce9a <_dtoa_r+0x6fa>
 800cfae:	2300      	movs	r3, #0
 800cfb0:	e7f6      	b.n	800cfa0 <_dtoa_r+0x800>
 800cfb2:	9b02      	ldr	r3, [sp, #8]
 800cfb4:	e7f4      	b.n	800cfa0 <_dtoa_r+0x800>
 800cfb6:	920a      	str	r2, [sp, #40]	; 0x28
 800cfb8:	e7f3      	b.n	800cfa2 <_dtoa_r+0x802>
 800cfba:	d082      	beq.n	800cec2 <_dtoa_r+0x722>
 800cfbc:	4610      	mov	r0, r2
 800cfbe:	301c      	adds	r0, #28
 800cfc0:	e778      	b.n	800ceb4 <_dtoa_r+0x714>
 800cfc2:	f1b9 0f00 	cmp.w	r9, #0
 800cfc6:	dc37      	bgt.n	800d038 <_dtoa_r+0x898>
 800cfc8:	9b06      	ldr	r3, [sp, #24]
 800cfca:	2b02      	cmp	r3, #2
 800cfcc:	dd34      	ble.n	800d038 <_dtoa_r+0x898>
 800cfce:	46ca      	mov	sl, r9
 800cfd0:	f1ba 0f00 	cmp.w	sl, #0
 800cfd4:	d10d      	bne.n	800cff2 <_dtoa_r+0x852>
 800cfd6:	4621      	mov	r1, r4
 800cfd8:	4653      	mov	r3, sl
 800cfda:	2205      	movs	r2, #5
 800cfdc:	4630      	mov	r0, r6
 800cfde:	f000 fd3d 	bl	800da5c <__multadd>
 800cfe2:	4601      	mov	r1, r0
 800cfe4:	4604      	mov	r4, r0
 800cfe6:	4628      	mov	r0, r5
 800cfe8:	f000 ffa2 	bl	800df30 <__mcmp>
 800cfec:	2800      	cmp	r0, #0
 800cfee:	f73f adeb 	bgt.w	800cbc8 <_dtoa_r+0x428>
 800cff2:	9b08      	ldr	r3, [sp, #32]
 800cff4:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800cff8:	ea6f 0b03 	mvn.w	fp, r3
 800cffc:	f04f 0900 	mov.w	r9, #0
 800d000:	4621      	mov	r1, r4
 800d002:	4630      	mov	r0, r6
 800d004:	f000 fd08 	bl	800da18 <_Bfree>
 800d008:	2f00      	cmp	r7, #0
 800d00a:	f43f aea8 	beq.w	800cd5e <_dtoa_r+0x5be>
 800d00e:	f1b9 0f00 	cmp.w	r9, #0
 800d012:	d005      	beq.n	800d020 <_dtoa_r+0x880>
 800d014:	45b9      	cmp	r9, r7
 800d016:	d003      	beq.n	800d020 <_dtoa_r+0x880>
 800d018:	4649      	mov	r1, r9
 800d01a:	4630      	mov	r0, r6
 800d01c:	f000 fcfc 	bl	800da18 <_Bfree>
 800d020:	4639      	mov	r1, r7
 800d022:	4630      	mov	r0, r6
 800d024:	f000 fcf8 	bl	800da18 <_Bfree>
 800d028:	e699      	b.n	800cd5e <_dtoa_r+0x5be>
 800d02a:	2400      	movs	r4, #0
 800d02c:	4627      	mov	r7, r4
 800d02e:	e7e0      	b.n	800cff2 <_dtoa_r+0x852>
 800d030:	46bb      	mov	fp, r7
 800d032:	4604      	mov	r4, r0
 800d034:	4607      	mov	r7, r0
 800d036:	e5c7      	b.n	800cbc8 <_dtoa_r+0x428>
 800d038:	9b07      	ldr	r3, [sp, #28]
 800d03a:	46ca      	mov	sl, r9
 800d03c:	2b00      	cmp	r3, #0
 800d03e:	f000 8100 	beq.w	800d242 <_dtoa_r+0xaa2>
 800d042:	f1b8 0f00 	cmp.w	r8, #0
 800d046:	dd05      	ble.n	800d054 <_dtoa_r+0x8b4>
 800d048:	4639      	mov	r1, r7
 800d04a:	4642      	mov	r2, r8
 800d04c:	4630      	mov	r0, r6
 800d04e:	f000 feff 	bl	800de50 <__lshift>
 800d052:	4607      	mov	r7, r0
 800d054:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d056:	2b00      	cmp	r3, #0
 800d058:	d05d      	beq.n	800d116 <_dtoa_r+0x976>
 800d05a:	6879      	ldr	r1, [r7, #4]
 800d05c:	4630      	mov	r0, r6
 800d05e:	f000 fc9b 	bl	800d998 <_Balloc>
 800d062:	4680      	mov	r8, r0
 800d064:	b928      	cbnz	r0, 800d072 <_dtoa_r+0x8d2>
 800d066:	4b82      	ldr	r3, [pc, #520]	; (800d270 <_dtoa_r+0xad0>)
 800d068:	4602      	mov	r2, r0
 800d06a:	f240 21ea 	movw	r1, #746	; 0x2ea
 800d06e:	f7ff bbaf 	b.w	800c7d0 <_dtoa_r+0x30>
 800d072:	693a      	ldr	r2, [r7, #16]
 800d074:	3202      	adds	r2, #2
 800d076:	0092      	lsls	r2, r2, #2
 800d078:	f107 010c 	add.w	r1, r7, #12
 800d07c:	300c      	adds	r0, #12
 800d07e:	f7fd fe23 	bl	800acc8 <memcpy>
 800d082:	2201      	movs	r2, #1
 800d084:	4641      	mov	r1, r8
 800d086:	4630      	mov	r0, r6
 800d088:	f000 fee2 	bl	800de50 <__lshift>
 800d08c:	9b01      	ldr	r3, [sp, #4]
 800d08e:	3301      	adds	r3, #1
 800d090:	9304      	str	r3, [sp, #16]
 800d092:	9b01      	ldr	r3, [sp, #4]
 800d094:	4453      	add	r3, sl
 800d096:	9308      	str	r3, [sp, #32]
 800d098:	9b02      	ldr	r3, [sp, #8]
 800d09a:	f003 0301 	and.w	r3, r3, #1
 800d09e:	46b9      	mov	r9, r7
 800d0a0:	9307      	str	r3, [sp, #28]
 800d0a2:	4607      	mov	r7, r0
 800d0a4:	9b04      	ldr	r3, [sp, #16]
 800d0a6:	4621      	mov	r1, r4
 800d0a8:	3b01      	subs	r3, #1
 800d0aa:	4628      	mov	r0, r5
 800d0ac:	9302      	str	r3, [sp, #8]
 800d0ae:	f7ff faeb 	bl	800c688 <quorem>
 800d0b2:	4603      	mov	r3, r0
 800d0b4:	3330      	adds	r3, #48	; 0x30
 800d0b6:	9005      	str	r0, [sp, #20]
 800d0b8:	4649      	mov	r1, r9
 800d0ba:	4628      	mov	r0, r5
 800d0bc:	9309      	str	r3, [sp, #36]	; 0x24
 800d0be:	f000 ff37 	bl	800df30 <__mcmp>
 800d0c2:	463a      	mov	r2, r7
 800d0c4:	4682      	mov	sl, r0
 800d0c6:	4621      	mov	r1, r4
 800d0c8:	4630      	mov	r0, r6
 800d0ca:	f000 ff4d 	bl	800df68 <__mdiff>
 800d0ce:	68c2      	ldr	r2, [r0, #12]
 800d0d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d0d2:	4680      	mov	r8, r0
 800d0d4:	bb0a      	cbnz	r2, 800d11a <_dtoa_r+0x97a>
 800d0d6:	4601      	mov	r1, r0
 800d0d8:	4628      	mov	r0, r5
 800d0da:	f000 ff29 	bl	800df30 <__mcmp>
 800d0de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d0e0:	4602      	mov	r2, r0
 800d0e2:	4641      	mov	r1, r8
 800d0e4:	4630      	mov	r0, r6
 800d0e6:	e9cd 3209 	strd	r3, r2, [sp, #36]	; 0x24
 800d0ea:	f000 fc95 	bl	800da18 <_Bfree>
 800d0ee:	9b06      	ldr	r3, [sp, #24]
 800d0f0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d0f2:	f8dd 8010 	ldr.w	r8, [sp, #16]
 800d0f6:	ea43 0102 	orr.w	r1, r3, r2
 800d0fa:	9b07      	ldr	r3, [sp, #28]
 800d0fc:	430b      	orrs	r3, r1
 800d0fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d100:	d10d      	bne.n	800d11e <_dtoa_r+0x97e>
 800d102:	2b39      	cmp	r3, #57	; 0x39
 800d104:	d029      	beq.n	800d15a <_dtoa_r+0x9ba>
 800d106:	f1ba 0f00 	cmp.w	sl, #0
 800d10a:	dd01      	ble.n	800d110 <_dtoa_r+0x970>
 800d10c:	9b05      	ldr	r3, [sp, #20]
 800d10e:	3331      	adds	r3, #49	; 0x31
 800d110:	9a02      	ldr	r2, [sp, #8]
 800d112:	7013      	strb	r3, [r2, #0]
 800d114:	e774      	b.n	800d000 <_dtoa_r+0x860>
 800d116:	4638      	mov	r0, r7
 800d118:	e7b8      	b.n	800d08c <_dtoa_r+0x8ec>
 800d11a:	2201      	movs	r2, #1
 800d11c:	e7e1      	b.n	800d0e2 <_dtoa_r+0x942>
 800d11e:	f1ba 0f00 	cmp.w	sl, #0
 800d122:	db06      	blt.n	800d132 <_dtoa_r+0x992>
 800d124:	9906      	ldr	r1, [sp, #24]
 800d126:	ea41 0a0a 	orr.w	sl, r1, sl
 800d12a:	9907      	ldr	r1, [sp, #28]
 800d12c:	ea5a 0101 	orrs.w	r1, sl, r1
 800d130:	d120      	bne.n	800d174 <_dtoa_r+0x9d4>
 800d132:	2a00      	cmp	r2, #0
 800d134:	ddec      	ble.n	800d110 <_dtoa_r+0x970>
 800d136:	4629      	mov	r1, r5
 800d138:	2201      	movs	r2, #1
 800d13a:	4630      	mov	r0, r6
 800d13c:	9304      	str	r3, [sp, #16]
 800d13e:	f000 fe87 	bl	800de50 <__lshift>
 800d142:	4621      	mov	r1, r4
 800d144:	4605      	mov	r5, r0
 800d146:	f000 fef3 	bl	800df30 <__mcmp>
 800d14a:	2800      	cmp	r0, #0
 800d14c:	9b04      	ldr	r3, [sp, #16]
 800d14e:	dc02      	bgt.n	800d156 <_dtoa_r+0x9b6>
 800d150:	d1de      	bne.n	800d110 <_dtoa_r+0x970>
 800d152:	07da      	lsls	r2, r3, #31
 800d154:	d5dc      	bpl.n	800d110 <_dtoa_r+0x970>
 800d156:	2b39      	cmp	r3, #57	; 0x39
 800d158:	d1d8      	bne.n	800d10c <_dtoa_r+0x96c>
 800d15a:	9a02      	ldr	r2, [sp, #8]
 800d15c:	2339      	movs	r3, #57	; 0x39
 800d15e:	7013      	strb	r3, [r2, #0]
 800d160:	4643      	mov	r3, r8
 800d162:	4698      	mov	r8, r3
 800d164:	3b01      	subs	r3, #1
 800d166:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 800d16a:	2a39      	cmp	r2, #57	; 0x39
 800d16c:	d051      	beq.n	800d212 <_dtoa_r+0xa72>
 800d16e:	3201      	adds	r2, #1
 800d170:	701a      	strb	r2, [r3, #0]
 800d172:	e745      	b.n	800d000 <_dtoa_r+0x860>
 800d174:	2a00      	cmp	r2, #0
 800d176:	dd03      	ble.n	800d180 <_dtoa_r+0x9e0>
 800d178:	2b39      	cmp	r3, #57	; 0x39
 800d17a:	d0ee      	beq.n	800d15a <_dtoa_r+0x9ba>
 800d17c:	3301      	adds	r3, #1
 800d17e:	e7c7      	b.n	800d110 <_dtoa_r+0x970>
 800d180:	9a04      	ldr	r2, [sp, #16]
 800d182:	9908      	ldr	r1, [sp, #32]
 800d184:	f802 3c01 	strb.w	r3, [r2, #-1]
 800d188:	428a      	cmp	r2, r1
 800d18a:	d02b      	beq.n	800d1e4 <_dtoa_r+0xa44>
 800d18c:	4629      	mov	r1, r5
 800d18e:	2300      	movs	r3, #0
 800d190:	220a      	movs	r2, #10
 800d192:	4630      	mov	r0, r6
 800d194:	f000 fc62 	bl	800da5c <__multadd>
 800d198:	45b9      	cmp	r9, r7
 800d19a:	4605      	mov	r5, r0
 800d19c:	f04f 0300 	mov.w	r3, #0
 800d1a0:	f04f 020a 	mov.w	r2, #10
 800d1a4:	4649      	mov	r1, r9
 800d1a6:	4630      	mov	r0, r6
 800d1a8:	d107      	bne.n	800d1ba <_dtoa_r+0xa1a>
 800d1aa:	f000 fc57 	bl	800da5c <__multadd>
 800d1ae:	4681      	mov	r9, r0
 800d1b0:	4607      	mov	r7, r0
 800d1b2:	9b04      	ldr	r3, [sp, #16]
 800d1b4:	3301      	adds	r3, #1
 800d1b6:	9304      	str	r3, [sp, #16]
 800d1b8:	e774      	b.n	800d0a4 <_dtoa_r+0x904>
 800d1ba:	f000 fc4f 	bl	800da5c <__multadd>
 800d1be:	4639      	mov	r1, r7
 800d1c0:	4681      	mov	r9, r0
 800d1c2:	2300      	movs	r3, #0
 800d1c4:	220a      	movs	r2, #10
 800d1c6:	4630      	mov	r0, r6
 800d1c8:	f000 fc48 	bl	800da5c <__multadd>
 800d1cc:	4607      	mov	r7, r0
 800d1ce:	e7f0      	b.n	800d1b2 <_dtoa_r+0xa12>
 800d1d0:	f1ba 0f00 	cmp.w	sl, #0
 800d1d4:	9a01      	ldr	r2, [sp, #4]
 800d1d6:	bfcc      	ite	gt
 800d1d8:	46d0      	movgt	r8, sl
 800d1da:	f04f 0801 	movle.w	r8, #1
 800d1de:	4490      	add	r8, r2
 800d1e0:	f04f 0900 	mov.w	r9, #0
 800d1e4:	4629      	mov	r1, r5
 800d1e6:	2201      	movs	r2, #1
 800d1e8:	4630      	mov	r0, r6
 800d1ea:	9302      	str	r3, [sp, #8]
 800d1ec:	f000 fe30 	bl	800de50 <__lshift>
 800d1f0:	4621      	mov	r1, r4
 800d1f2:	4605      	mov	r5, r0
 800d1f4:	f000 fe9c 	bl	800df30 <__mcmp>
 800d1f8:	2800      	cmp	r0, #0
 800d1fa:	dcb1      	bgt.n	800d160 <_dtoa_r+0x9c0>
 800d1fc:	d102      	bne.n	800d204 <_dtoa_r+0xa64>
 800d1fe:	9b02      	ldr	r3, [sp, #8]
 800d200:	07db      	lsls	r3, r3, #31
 800d202:	d4ad      	bmi.n	800d160 <_dtoa_r+0x9c0>
 800d204:	4643      	mov	r3, r8
 800d206:	4698      	mov	r8, r3
 800d208:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d20c:	2a30      	cmp	r2, #48	; 0x30
 800d20e:	d0fa      	beq.n	800d206 <_dtoa_r+0xa66>
 800d210:	e6f6      	b.n	800d000 <_dtoa_r+0x860>
 800d212:	9a01      	ldr	r2, [sp, #4]
 800d214:	429a      	cmp	r2, r3
 800d216:	d1a4      	bne.n	800d162 <_dtoa_r+0x9c2>
 800d218:	f10b 0b01 	add.w	fp, fp, #1
 800d21c:	2331      	movs	r3, #49	; 0x31
 800d21e:	e778      	b.n	800d112 <_dtoa_r+0x972>
 800d220:	4b14      	ldr	r3, [pc, #80]	; (800d274 <_dtoa_r+0xad4>)
 800d222:	f7ff bb27 	b.w	800c874 <_dtoa_r+0xd4>
 800d226:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800d228:	2b00      	cmp	r3, #0
 800d22a:	f47f ab03 	bne.w	800c834 <_dtoa_r+0x94>
 800d22e:	4b12      	ldr	r3, [pc, #72]	; (800d278 <_dtoa_r+0xad8>)
 800d230:	f7ff bb20 	b.w	800c874 <_dtoa_r+0xd4>
 800d234:	f1ba 0f00 	cmp.w	sl, #0
 800d238:	dc03      	bgt.n	800d242 <_dtoa_r+0xaa2>
 800d23a:	9b06      	ldr	r3, [sp, #24]
 800d23c:	2b02      	cmp	r3, #2
 800d23e:	f73f aec7 	bgt.w	800cfd0 <_dtoa_r+0x830>
 800d242:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800d246:	4621      	mov	r1, r4
 800d248:	4628      	mov	r0, r5
 800d24a:	f7ff fa1d 	bl	800c688 <quorem>
 800d24e:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800d252:	f808 3b01 	strb.w	r3, [r8], #1
 800d256:	9a01      	ldr	r2, [sp, #4]
 800d258:	eba8 0202 	sub.w	r2, r8, r2
 800d25c:	4592      	cmp	sl, r2
 800d25e:	ddb7      	ble.n	800d1d0 <_dtoa_r+0xa30>
 800d260:	4629      	mov	r1, r5
 800d262:	2300      	movs	r3, #0
 800d264:	220a      	movs	r2, #10
 800d266:	4630      	mov	r0, r6
 800d268:	f000 fbf8 	bl	800da5c <__multadd>
 800d26c:	4605      	mov	r5, r0
 800d26e:	e7ea      	b.n	800d246 <_dtoa_r+0xaa6>
 800d270:	0800f6b8 	.word	0x0800f6b8
 800d274:	0800f4bc 	.word	0x0800f4bc
 800d278:	0800f639 	.word	0x0800f639

0800d27c <rshift>:
 800d27c:	6903      	ldr	r3, [r0, #16]
 800d27e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800d282:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d286:	ea4f 1261 	mov.w	r2, r1, asr #5
 800d28a:	f100 0414 	add.w	r4, r0, #20
 800d28e:	dd45      	ble.n	800d31c <rshift+0xa0>
 800d290:	f011 011f 	ands.w	r1, r1, #31
 800d294:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800d298:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800d29c:	d10c      	bne.n	800d2b8 <rshift+0x3c>
 800d29e:	f100 0710 	add.w	r7, r0, #16
 800d2a2:	4629      	mov	r1, r5
 800d2a4:	42b1      	cmp	r1, r6
 800d2a6:	d334      	bcc.n	800d312 <rshift+0x96>
 800d2a8:	1a9b      	subs	r3, r3, r2
 800d2aa:	009b      	lsls	r3, r3, #2
 800d2ac:	1eea      	subs	r2, r5, #3
 800d2ae:	4296      	cmp	r6, r2
 800d2b0:	bf38      	it	cc
 800d2b2:	2300      	movcc	r3, #0
 800d2b4:	4423      	add	r3, r4
 800d2b6:	e015      	b.n	800d2e4 <rshift+0x68>
 800d2b8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800d2bc:	f1c1 0820 	rsb	r8, r1, #32
 800d2c0:	40cf      	lsrs	r7, r1
 800d2c2:	f105 0e04 	add.w	lr, r5, #4
 800d2c6:	46a1      	mov	r9, r4
 800d2c8:	4576      	cmp	r6, lr
 800d2ca:	46f4      	mov	ip, lr
 800d2cc:	d815      	bhi.n	800d2fa <rshift+0x7e>
 800d2ce:	1a9a      	subs	r2, r3, r2
 800d2d0:	0092      	lsls	r2, r2, #2
 800d2d2:	3a04      	subs	r2, #4
 800d2d4:	3501      	adds	r5, #1
 800d2d6:	42ae      	cmp	r6, r5
 800d2d8:	bf38      	it	cc
 800d2da:	2200      	movcc	r2, #0
 800d2dc:	18a3      	adds	r3, r4, r2
 800d2de:	50a7      	str	r7, [r4, r2]
 800d2e0:	b107      	cbz	r7, 800d2e4 <rshift+0x68>
 800d2e2:	3304      	adds	r3, #4
 800d2e4:	1b1a      	subs	r2, r3, r4
 800d2e6:	42a3      	cmp	r3, r4
 800d2e8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800d2ec:	bf08      	it	eq
 800d2ee:	2300      	moveq	r3, #0
 800d2f0:	6102      	str	r2, [r0, #16]
 800d2f2:	bf08      	it	eq
 800d2f4:	6143      	streq	r3, [r0, #20]
 800d2f6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d2fa:	f8dc c000 	ldr.w	ip, [ip]
 800d2fe:	fa0c fc08 	lsl.w	ip, ip, r8
 800d302:	ea4c 0707 	orr.w	r7, ip, r7
 800d306:	f849 7b04 	str.w	r7, [r9], #4
 800d30a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800d30e:	40cf      	lsrs	r7, r1
 800d310:	e7da      	b.n	800d2c8 <rshift+0x4c>
 800d312:	f851 cb04 	ldr.w	ip, [r1], #4
 800d316:	f847 cf04 	str.w	ip, [r7, #4]!
 800d31a:	e7c3      	b.n	800d2a4 <rshift+0x28>
 800d31c:	4623      	mov	r3, r4
 800d31e:	e7e1      	b.n	800d2e4 <rshift+0x68>

0800d320 <__hexdig_fun>:
 800d320:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800d324:	2b09      	cmp	r3, #9
 800d326:	d802      	bhi.n	800d32e <__hexdig_fun+0xe>
 800d328:	3820      	subs	r0, #32
 800d32a:	b2c0      	uxtb	r0, r0
 800d32c:	4770      	bx	lr
 800d32e:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800d332:	2b05      	cmp	r3, #5
 800d334:	d801      	bhi.n	800d33a <__hexdig_fun+0x1a>
 800d336:	3847      	subs	r0, #71	; 0x47
 800d338:	e7f7      	b.n	800d32a <__hexdig_fun+0xa>
 800d33a:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800d33e:	2b05      	cmp	r3, #5
 800d340:	d801      	bhi.n	800d346 <__hexdig_fun+0x26>
 800d342:	3827      	subs	r0, #39	; 0x27
 800d344:	e7f1      	b.n	800d32a <__hexdig_fun+0xa>
 800d346:	2000      	movs	r0, #0
 800d348:	4770      	bx	lr
	...

0800d34c <__gethex>:
 800d34c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d350:	ed2d 8b02 	vpush	{d8}
 800d354:	b089      	sub	sp, #36	; 0x24
 800d356:	ee08 0a10 	vmov	s16, r0
 800d35a:	9304      	str	r3, [sp, #16]
 800d35c:	4bb4      	ldr	r3, [pc, #720]	; (800d630 <__gethex+0x2e4>)
 800d35e:	681b      	ldr	r3, [r3, #0]
 800d360:	9301      	str	r3, [sp, #4]
 800d362:	4618      	mov	r0, r3
 800d364:	468b      	mov	fp, r1
 800d366:	4690      	mov	r8, r2
 800d368:	f7f2 ff6a 	bl	8000240 <strlen>
 800d36c:	9b01      	ldr	r3, [sp, #4]
 800d36e:	f8db 2000 	ldr.w	r2, [fp]
 800d372:	4403      	add	r3, r0
 800d374:	4682      	mov	sl, r0
 800d376:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800d37a:	9305      	str	r3, [sp, #20]
 800d37c:	1c93      	adds	r3, r2, #2
 800d37e:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800d382:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800d386:	32fe      	adds	r2, #254	; 0xfe
 800d388:	18d1      	adds	r1, r2, r3
 800d38a:	461f      	mov	r7, r3
 800d38c:	f813 0b01 	ldrb.w	r0, [r3], #1
 800d390:	9100      	str	r1, [sp, #0]
 800d392:	2830      	cmp	r0, #48	; 0x30
 800d394:	d0f8      	beq.n	800d388 <__gethex+0x3c>
 800d396:	f7ff ffc3 	bl	800d320 <__hexdig_fun>
 800d39a:	4604      	mov	r4, r0
 800d39c:	2800      	cmp	r0, #0
 800d39e:	d13a      	bne.n	800d416 <__gethex+0xca>
 800d3a0:	9901      	ldr	r1, [sp, #4]
 800d3a2:	4652      	mov	r2, sl
 800d3a4:	4638      	mov	r0, r7
 800d3a6:	f001 fa1f 	bl	800e7e8 <strncmp>
 800d3aa:	4605      	mov	r5, r0
 800d3ac:	2800      	cmp	r0, #0
 800d3ae:	d168      	bne.n	800d482 <__gethex+0x136>
 800d3b0:	f817 000a 	ldrb.w	r0, [r7, sl]
 800d3b4:	eb07 060a 	add.w	r6, r7, sl
 800d3b8:	f7ff ffb2 	bl	800d320 <__hexdig_fun>
 800d3bc:	2800      	cmp	r0, #0
 800d3be:	d062      	beq.n	800d486 <__gethex+0x13a>
 800d3c0:	4633      	mov	r3, r6
 800d3c2:	7818      	ldrb	r0, [r3, #0]
 800d3c4:	2830      	cmp	r0, #48	; 0x30
 800d3c6:	461f      	mov	r7, r3
 800d3c8:	f103 0301 	add.w	r3, r3, #1
 800d3cc:	d0f9      	beq.n	800d3c2 <__gethex+0x76>
 800d3ce:	f7ff ffa7 	bl	800d320 <__hexdig_fun>
 800d3d2:	2301      	movs	r3, #1
 800d3d4:	fab0 f480 	clz	r4, r0
 800d3d8:	0964      	lsrs	r4, r4, #5
 800d3da:	4635      	mov	r5, r6
 800d3dc:	9300      	str	r3, [sp, #0]
 800d3de:	463a      	mov	r2, r7
 800d3e0:	4616      	mov	r6, r2
 800d3e2:	3201      	adds	r2, #1
 800d3e4:	7830      	ldrb	r0, [r6, #0]
 800d3e6:	f7ff ff9b 	bl	800d320 <__hexdig_fun>
 800d3ea:	2800      	cmp	r0, #0
 800d3ec:	d1f8      	bne.n	800d3e0 <__gethex+0x94>
 800d3ee:	9901      	ldr	r1, [sp, #4]
 800d3f0:	4652      	mov	r2, sl
 800d3f2:	4630      	mov	r0, r6
 800d3f4:	f001 f9f8 	bl	800e7e8 <strncmp>
 800d3f8:	b980      	cbnz	r0, 800d41c <__gethex+0xd0>
 800d3fa:	b94d      	cbnz	r5, 800d410 <__gethex+0xc4>
 800d3fc:	eb06 050a 	add.w	r5, r6, sl
 800d400:	462a      	mov	r2, r5
 800d402:	4616      	mov	r6, r2
 800d404:	3201      	adds	r2, #1
 800d406:	7830      	ldrb	r0, [r6, #0]
 800d408:	f7ff ff8a 	bl	800d320 <__hexdig_fun>
 800d40c:	2800      	cmp	r0, #0
 800d40e:	d1f8      	bne.n	800d402 <__gethex+0xb6>
 800d410:	1bad      	subs	r5, r5, r6
 800d412:	00ad      	lsls	r5, r5, #2
 800d414:	e004      	b.n	800d420 <__gethex+0xd4>
 800d416:	2400      	movs	r4, #0
 800d418:	4625      	mov	r5, r4
 800d41a:	e7e0      	b.n	800d3de <__gethex+0x92>
 800d41c:	2d00      	cmp	r5, #0
 800d41e:	d1f7      	bne.n	800d410 <__gethex+0xc4>
 800d420:	7833      	ldrb	r3, [r6, #0]
 800d422:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800d426:	2b50      	cmp	r3, #80	; 0x50
 800d428:	d13b      	bne.n	800d4a2 <__gethex+0x156>
 800d42a:	7873      	ldrb	r3, [r6, #1]
 800d42c:	2b2b      	cmp	r3, #43	; 0x2b
 800d42e:	d02c      	beq.n	800d48a <__gethex+0x13e>
 800d430:	2b2d      	cmp	r3, #45	; 0x2d
 800d432:	d02e      	beq.n	800d492 <__gethex+0x146>
 800d434:	1c71      	adds	r1, r6, #1
 800d436:	f04f 0900 	mov.w	r9, #0
 800d43a:	7808      	ldrb	r0, [r1, #0]
 800d43c:	f7ff ff70 	bl	800d320 <__hexdig_fun>
 800d440:	1e43      	subs	r3, r0, #1
 800d442:	b2db      	uxtb	r3, r3
 800d444:	2b18      	cmp	r3, #24
 800d446:	d82c      	bhi.n	800d4a2 <__gethex+0x156>
 800d448:	f1a0 0210 	sub.w	r2, r0, #16
 800d44c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800d450:	f7ff ff66 	bl	800d320 <__hexdig_fun>
 800d454:	1e43      	subs	r3, r0, #1
 800d456:	b2db      	uxtb	r3, r3
 800d458:	2b18      	cmp	r3, #24
 800d45a:	d91d      	bls.n	800d498 <__gethex+0x14c>
 800d45c:	f1b9 0f00 	cmp.w	r9, #0
 800d460:	d000      	beq.n	800d464 <__gethex+0x118>
 800d462:	4252      	negs	r2, r2
 800d464:	4415      	add	r5, r2
 800d466:	f8cb 1000 	str.w	r1, [fp]
 800d46a:	b1e4      	cbz	r4, 800d4a6 <__gethex+0x15a>
 800d46c:	9b00      	ldr	r3, [sp, #0]
 800d46e:	2b00      	cmp	r3, #0
 800d470:	bf14      	ite	ne
 800d472:	2700      	movne	r7, #0
 800d474:	2706      	moveq	r7, #6
 800d476:	4638      	mov	r0, r7
 800d478:	b009      	add	sp, #36	; 0x24
 800d47a:	ecbd 8b02 	vpop	{d8}
 800d47e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d482:	463e      	mov	r6, r7
 800d484:	4625      	mov	r5, r4
 800d486:	2401      	movs	r4, #1
 800d488:	e7ca      	b.n	800d420 <__gethex+0xd4>
 800d48a:	f04f 0900 	mov.w	r9, #0
 800d48e:	1cb1      	adds	r1, r6, #2
 800d490:	e7d3      	b.n	800d43a <__gethex+0xee>
 800d492:	f04f 0901 	mov.w	r9, #1
 800d496:	e7fa      	b.n	800d48e <__gethex+0x142>
 800d498:	230a      	movs	r3, #10
 800d49a:	fb03 0202 	mla	r2, r3, r2, r0
 800d49e:	3a10      	subs	r2, #16
 800d4a0:	e7d4      	b.n	800d44c <__gethex+0x100>
 800d4a2:	4631      	mov	r1, r6
 800d4a4:	e7df      	b.n	800d466 <__gethex+0x11a>
 800d4a6:	1bf3      	subs	r3, r6, r7
 800d4a8:	3b01      	subs	r3, #1
 800d4aa:	4621      	mov	r1, r4
 800d4ac:	2b07      	cmp	r3, #7
 800d4ae:	dc0b      	bgt.n	800d4c8 <__gethex+0x17c>
 800d4b0:	ee18 0a10 	vmov	r0, s16
 800d4b4:	f000 fa70 	bl	800d998 <_Balloc>
 800d4b8:	4604      	mov	r4, r0
 800d4ba:	b940      	cbnz	r0, 800d4ce <__gethex+0x182>
 800d4bc:	4b5d      	ldr	r3, [pc, #372]	; (800d634 <__gethex+0x2e8>)
 800d4be:	4602      	mov	r2, r0
 800d4c0:	21de      	movs	r1, #222	; 0xde
 800d4c2:	485d      	ldr	r0, [pc, #372]	; (800d638 <__gethex+0x2ec>)
 800d4c4:	f001 f9b2 	bl	800e82c <__assert_func>
 800d4c8:	3101      	adds	r1, #1
 800d4ca:	105b      	asrs	r3, r3, #1
 800d4cc:	e7ee      	b.n	800d4ac <__gethex+0x160>
 800d4ce:	f100 0914 	add.w	r9, r0, #20
 800d4d2:	f04f 0b00 	mov.w	fp, #0
 800d4d6:	f1ca 0301 	rsb	r3, sl, #1
 800d4da:	f8cd 9008 	str.w	r9, [sp, #8]
 800d4de:	f8cd b000 	str.w	fp, [sp]
 800d4e2:	9306      	str	r3, [sp, #24]
 800d4e4:	42b7      	cmp	r7, r6
 800d4e6:	d340      	bcc.n	800d56a <__gethex+0x21e>
 800d4e8:	9802      	ldr	r0, [sp, #8]
 800d4ea:	9b00      	ldr	r3, [sp, #0]
 800d4ec:	f840 3b04 	str.w	r3, [r0], #4
 800d4f0:	eba0 0009 	sub.w	r0, r0, r9
 800d4f4:	1080      	asrs	r0, r0, #2
 800d4f6:	0146      	lsls	r6, r0, #5
 800d4f8:	6120      	str	r0, [r4, #16]
 800d4fa:	4618      	mov	r0, r3
 800d4fc:	f000 fb3e 	bl	800db7c <__hi0bits>
 800d500:	1a30      	subs	r0, r6, r0
 800d502:	f8d8 6000 	ldr.w	r6, [r8]
 800d506:	42b0      	cmp	r0, r6
 800d508:	dd63      	ble.n	800d5d2 <__gethex+0x286>
 800d50a:	1b87      	subs	r7, r0, r6
 800d50c:	4639      	mov	r1, r7
 800d50e:	4620      	mov	r0, r4
 800d510:	f000 fedf 	bl	800e2d2 <__any_on>
 800d514:	4682      	mov	sl, r0
 800d516:	b1a8      	cbz	r0, 800d544 <__gethex+0x1f8>
 800d518:	1e7b      	subs	r3, r7, #1
 800d51a:	1159      	asrs	r1, r3, #5
 800d51c:	f003 021f 	and.w	r2, r3, #31
 800d520:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800d524:	f04f 0a01 	mov.w	sl, #1
 800d528:	fa0a f202 	lsl.w	r2, sl, r2
 800d52c:	420a      	tst	r2, r1
 800d52e:	d009      	beq.n	800d544 <__gethex+0x1f8>
 800d530:	4553      	cmp	r3, sl
 800d532:	dd05      	ble.n	800d540 <__gethex+0x1f4>
 800d534:	1eb9      	subs	r1, r7, #2
 800d536:	4620      	mov	r0, r4
 800d538:	f000 fecb 	bl	800e2d2 <__any_on>
 800d53c:	2800      	cmp	r0, #0
 800d53e:	d145      	bne.n	800d5cc <__gethex+0x280>
 800d540:	f04f 0a02 	mov.w	sl, #2
 800d544:	4639      	mov	r1, r7
 800d546:	4620      	mov	r0, r4
 800d548:	f7ff fe98 	bl	800d27c <rshift>
 800d54c:	443d      	add	r5, r7
 800d54e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800d552:	42ab      	cmp	r3, r5
 800d554:	da4c      	bge.n	800d5f0 <__gethex+0x2a4>
 800d556:	ee18 0a10 	vmov	r0, s16
 800d55a:	4621      	mov	r1, r4
 800d55c:	f000 fa5c 	bl	800da18 <_Bfree>
 800d560:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800d562:	2300      	movs	r3, #0
 800d564:	6013      	str	r3, [r2, #0]
 800d566:	27a3      	movs	r7, #163	; 0xa3
 800d568:	e785      	b.n	800d476 <__gethex+0x12a>
 800d56a:	1e73      	subs	r3, r6, #1
 800d56c:	9a05      	ldr	r2, [sp, #20]
 800d56e:	9303      	str	r3, [sp, #12]
 800d570:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800d574:	4293      	cmp	r3, r2
 800d576:	d019      	beq.n	800d5ac <__gethex+0x260>
 800d578:	f1bb 0f20 	cmp.w	fp, #32
 800d57c:	d107      	bne.n	800d58e <__gethex+0x242>
 800d57e:	9b02      	ldr	r3, [sp, #8]
 800d580:	9a00      	ldr	r2, [sp, #0]
 800d582:	f843 2b04 	str.w	r2, [r3], #4
 800d586:	9302      	str	r3, [sp, #8]
 800d588:	2300      	movs	r3, #0
 800d58a:	9300      	str	r3, [sp, #0]
 800d58c:	469b      	mov	fp, r3
 800d58e:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800d592:	f7ff fec5 	bl	800d320 <__hexdig_fun>
 800d596:	9b00      	ldr	r3, [sp, #0]
 800d598:	f000 000f 	and.w	r0, r0, #15
 800d59c:	fa00 f00b 	lsl.w	r0, r0, fp
 800d5a0:	4303      	orrs	r3, r0
 800d5a2:	9300      	str	r3, [sp, #0]
 800d5a4:	f10b 0b04 	add.w	fp, fp, #4
 800d5a8:	9b03      	ldr	r3, [sp, #12]
 800d5aa:	e00d      	b.n	800d5c8 <__gethex+0x27c>
 800d5ac:	9b03      	ldr	r3, [sp, #12]
 800d5ae:	9a06      	ldr	r2, [sp, #24]
 800d5b0:	4413      	add	r3, r2
 800d5b2:	42bb      	cmp	r3, r7
 800d5b4:	d3e0      	bcc.n	800d578 <__gethex+0x22c>
 800d5b6:	4618      	mov	r0, r3
 800d5b8:	9901      	ldr	r1, [sp, #4]
 800d5ba:	9307      	str	r3, [sp, #28]
 800d5bc:	4652      	mov	r2, sl
 800d5be:	f001 f913 	bl	800e7e8 <strncmp>
 800d5c2:	9b07      	ldr	r3, [sp, #28]
 800d5c4:	2800      	cmp	r0, #0
 800d5c6:	d1d7      	bne.n	800d578 <__gethex+0x22c>
 800d5c8:	461e      	mov	r6, r3
 800d5ca:	e78b      	b.n	800d4e4 <__gethex+0x198>
 800d5cc:	f04f 0a03 	mov.w	sl, #3
 800d5d0:	e7b8      	b.n	800d544 <__gethex+0x1f8>
 800d5d2:	da0a      	bge.n	800d5ea <__gethex+0x29e>
 800d5d4:	1a37      	subs	r7, r6, r0
 800d5d6:	4621      	mov	r1, r4
 800d5d8:	ee18 0a10 	vmov	r0, s16
 800d5dc:	463a      	mov	r2, r7
 800d5de:	f000 fc37 	bl	800de50 <__lshift>
 800d5e2:	1bed      	subs	r5, r5, r7
 800d5e4:	4604      	mov	r4, r0
 800d5e6:	f100 0914 	add.w	r9, r0, #20
 800d5ea:	f04f 0a00 	mov.w	sl, #0
 800d5ee:	e7ae      	b.n	800d54e <__gethex+0x202>
 800d5f0:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800d5f4:	42a8      	cmp	r0, r5
 800d5f6:	dd72      	ble.n	800d6de <__gethex+0x392>
 800d5f8:	1b45      	subs	r5, r0, r5
 800d5fa:	42ae      	cmp	r6, r5
 800d5fc:	dc36      	bgt.n	800d66c <__gethex+0x320>
 800d5fe:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800d602:	2b02      	cmp	r3, #2
 800d604:	d02a      	beq.n	800d65c <__gethex+0x310>
 800d606:	2b03      	cmp	r3, #3
 800d608:	d02c      	beq.n	800d664 <__gethex+0x318>
 800d60a:	2b01      	cmp	r3, #1
 800d60c:	d11c      	bne.n	800d648 <__gethex+0x2fc>
 800d60e:	42ae      	cmp	r6, r5
 800d610:	d11a      	bne.n	800d648 <__gethex+0x2fc>
 800d612:	2e01      	cmp	r6, #1
 800d614:	d112      	bne.n	800d63c <__gethex+0x2f0>
 800d616:	9a04      	ldr	r2, [sp, #16]
 800d618:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800d61c:	6013      	str	r3, [r2, #0]
 800d61e:	2301      	movs	r3, #1
 800d620:	6123      	str	r3, [r4, #16]
 800d622:	f8c9 3000 	str.w	r3, [r9]
 800d626:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800d628:	2762      	movs	r7, #98	; 0x62
 800d62a:	601c      	str	r4, [r3, #0]
 800d62c:	e723      	b.n	800d476 <__gethex+0x12a>
 800d62e:	bf00      	nop
 800d630:	0800f730 	.word	0x0800f730
 800d634:	0800f6b8 	.word	0x0800f6b8
 800d638:	0800f6c9 	.word	0x0800f6c9
 800d63c:	1e71      	subs	r1, r6, #1
 800d63e:	4620      	mov	r0, r4
 800d640:	f000 fe47 	bl	800e2d2 <__any_on>
 800d644:	2800      	cmp	r0, #0
 800d646:	d1e6      	bne.n	800d616 <__gethex+0x2ca>
 800d648:	ee18 0a10 	vmov	r0, s16
 800d64c:	4621      	mov	r1, r4
 800d64e:	f000 f9e3 	bl	800da18 <_Bfree>
 800d652:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800d654:	2300      	movs	r3, #0
 800d656:	6013      	str	r3, [r2, #0]
 800d658:	2750      	movs	r7, #80	; 0x50
 800d65a:	e70c      	b.n	800d476 <__gethex+0x12a>
 800d65c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800d65e:	2b00      	cmp	r3, #0
 800d660:	d1f2      	bne.n	800d648 <__gethex+0x2fc>
 800d662:	e7d8      	b.n	800d616 <__gethex+0x2ca>
 800d664:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800d666:	2b00      	cmp	r3, #0
 800d668:	d1d5      	bne.n	800d616 <__gethex+0x2ca>
 800d66a:	e7ed      	b.n	800d648 <__gethex+0x2fc>
 800d66c:	1e6f      	subs	r7, r5, #1
 800d66e:	f1ba 0f00 	cmp.w	sl, #0
 800d672:	d131      	bne.n	800d6d8 <__gethex+0x38c>
 800d674:	b127      	cbz	r7, 800d680 <__gethex+0x334>
 800d676:	4639      	mov	r1, r7
 800d678:	4620      	mov	r0, r4
 800d67a:	f000 fe2a 	bl	800e2d2 <__any_on>
 800d67e:	4682      	mov	sl, r0
 800d680:	117b      	asrs	r3, r7, #5
 800d682:	2101      	movs	r1, #1
 800d684:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800d688:	f007 071f 	and.w	r7, r7, #31
 800d68c:	fa01 f707 	lsl.w	r7, r1, r7
 800d690:	421f      	tst	r7, r3
 800d692:	4629      	mov	r1, r5
 800d694:	4620      	mov	r0, r4
 800d696:	bf18      	it	ne
 800d698:	f04a 0a02 	orrne.w	sl, sl, #2
 800d69c:	1b76      	subs	r6, r6, r5
 800d69e:	f7ff fded 	bl	800d27c <rshift>
 800d6a2:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800d6a6:	2702      	movs	r7, #2
 800d6a8:	f1ba 0f00 	cmp.w	sl, #0
 800d6ac:	d048      	beq.n	800d740 <__gethex+0x3f4>
 800d6ae:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800d6b2:	2b02      	cmp	r3, #2
 800d6b4:	d015      	beq.n	800d6e2 <__gethex+0x396>
 800d6b6:	2b03      	cmp	r3, #3
 800d6b8:	d017      	beq.n	800d6ea <__gethex+0x39e>
 800d6ba:	2b01      	cmp	r3, #1
 800d6bc:	d109      	bne.n	800d6d2 <__gethex+0x386>
 800d6be:	f01a 0f02 	tst.w	sl, #2
 800d6c2:	d006      	beq.n	800d6d2 <__gethex+0x386>
 800d6c4:	f8d9 0000 	ldr.w	r0, [r9]
 800d6c8:	ea4a 0a00 	orr.w	sl, sl, r0
 800d6cc:	f01a 0f01 	tst.w	sl, #1
 800d6d0:	d10e      	bne.n	800d6f0 <__gethex+0x3a4>
 800d6d2:	f047 0710 	orr.w	r7, r7, #16
 800d6d6:	e033      	b.n	800d740 <__gethex+0x3f4>
 800d6d8:	f04f 0a01 	mov.w	sl, #1
 800d6dc:	e7d0      	b.n	800d680 <__gethex+0x334>
 800d6de:	2701      	movs	r7, #1
 800d6e0:	e7e2      	b.n	800d6a8 <__gethex+0x35c>
 800d6e2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800d6e4:	f1c3 0301 	rsb	r3, r3, #1
 800d6e8:	9315      	str	r3, [sp, #84]	; 0x54
 800d6ea:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800d6ec:	2b00      	cmp	r3, #0
 800d6ee:	d0f0      	beq.n	800d6d2 <__gethex+0x386>
 800d6f0:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800d6f4:	f104 0314 	add.w	r3, r4, #20
 800d6f8:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800d6fc:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800d700:	f04f 0c00 	mov.w	ip, #0
 800d704:	4618      	mov	r0, r3
 800d706:	f853 2b04 	ldr.w	r2, [r3], #4
 800d70a:	f1b2 3fff 	cmp.w	r2, #4294967295
 800d70e:	d01c      	beq.n	800d74a <__gethex+0x3fe>
 800d710:	3201      	adds	r2, #1
 800d712:	6002      	str	r2, [r0, #0]
 800d714:	2f02      	cmp	r7, #2
 800d716:	f104 0314 	add.w	r3, r4, #20
 800d71a:	d13f      	bne.n	800d79c <__gethex+0x450>
 800d71c:	f8d8 2000 	ldr.w	r2, [r8]
 800d720:	3a01      	subs	r2, #1
 800d722:	42b2      	cmp	r2, r6
 800d724:	d10a      	bne.n	800d73c <__gethex+0x3f0>
 800d726:	1171      	asrs	r1, r6, #5
 800d728:	2201      	movs	r2, #1
 800d72a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800d72e:	f006 061f 	and.w	r6, r6, #31
 800d732:	fa02 f606 	lsl.w	r6, r2, r6
 800d736:	421e      	tst	r6, r3
 800d738:	bf18      	it	ne
 800d73a:	4617      	movne	r7, r2
 800d73c:	f047 0720 	orr.w	r7, r7, #32
 800d740:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800d742:	601c      	str	r4, [r3, #0]
 800d744:	9b04      	ldr	r3, [sp, #16]
 800d746:	601d      	str	r5, [r3, #0]
 800d748:	e695      	b.n	800d476 <__gethex+0x12a>
 800d74a:	4299      	cmp	r1, r3
 800d74c:	f843 cc04 	str.w	ip, [r3, #-4]
 800d750:	d8d8      	bhi.n	800d704 <__gethex+0x3b8>
 800d752:	68a3      	ldr	r3, [r4, #8]
 800d754:	459b      	cmp	fp, r3
 800d756:	db19      	blt.n	800d78c <__gethex+0x440>
 800d758:	6861      	ldr	r1, [r4, #4]
 800d75a:	ee18 0a10 	vmov	r0, s16
 800d75e:	3101      	adds	r1, #1
 800d760:	f000 f91a 	bl	800d998 <_Balloc>
 800d764:	4681      	mov	r9, r0
 800d766:	b918      	cbnz	r0, 800d770 <__gethex+0x424>
 800d768:	4b1a      	ldr	r3, [pc, #104]	; (800d7d4 <__gethex+0x488>)
 800d76a:	4602      	mov	r2, r0
 800d76c:	2184      	movs	r1, #132	; 0x84
 800d76e:	e6a8      	b.n	800d4c2 <__gethex+0x176>
 800d770:	6922      	ldr	r2, [r4, #16]
 800d772:	3202      	adds	r2, #2
 800d774:	f104 010c 	add.w	r1, r4, #12
 800d778:	0092      	lsls	r2, r2, #2
 800d77a:	300c      	adds	r0, #12
 800d77c:	f7fd faa4 	bl	800acc8 <memcpy>
 800d780:	4621      	mov	r1, r4
 800d782:	ee18 0a10 	vmov	r0, s16
 800d786:	f000 f947 	bl	800da18 <_Bfree>
 800d78a:	464c      	mov	r4, r9
 800d78c:	6923      	ldr	r3, [r4, #16]
 800d78e:	1c5a      	adds	r2, r3, #1
 800d790:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800d794:	6122      	str	r2, [r4, #16]
 800d796:	2201      	movs	r2, #1
 800d798:	615a      	str	r2, [r3, #20]
 800d79a:	e7bb      	b.n	800d714 <__gethex+0x3c8>
 800d79c:	6922      	ldr	r2, [r4, #16]
 800d79e:	455a      	cmp	r2, fp
 800d7a0:	dd0b      	ble.n	800d7ba <__gethex+0x46e>
 800d7a2:	2101      	movs	r1, #1
 800d7a4:	4620      	mov	r0, r4
 800d7a6:	f7ff fd69 	bl	800d27c <rshift>
 800d7aa:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800d7ae:	3501      	adds	r5, #1
 800d7b0:	42ab      	cmp	r3, r5
 800d7b2:	f6ff aed0 	blt.w	800d556 <__gethex+0x20a>
 800d7b6:	2701      	movs	r7, #1
 800d7b8:	e7c0      	b.n	800d73c <__gethex+0x3f0>
 800d7ba:	f016 061f 	ands.w	r6, r6, #31
 800d7be:	d0fa      	beq.n	800d7b6 <__gethex+0x46a>
 800d7c0:	4453      	add	r3, sl
 800d7c2:	f1c6 0620 	rsb	r6, r6, #32
 800d7c6:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800d7ca:	f000 f9d7 	bl	800db7c <__hi0bits>
 800d7ce:	42b0      	cmp	r0, r6
 800d7d0:	dbe7      	blt.n	800d7a2 <__gethex+0x456>
 800d7d2:	e7f0      	b.n	800d7b6 <__gethex+0x46a>
 800d7d4:	0800f6b8 	.word	0x0800f6b8

0800d7d8 <L_shift>:
 800d7d8:	f1c2 0208 	rsb	r2, r2, #8
 800d7dc:	0092      	lsls	r2, r2, #2
 800d7de:	b570      	push	{r4, r5, r6, lr}
 800d7e0:	f1c2 0620 	rsb	r6, r2, #32
 800d7e4:	6843      	ldr	r3, [r0, #4]
 800d7e6:	6804      	ldr	r4, [r0, #0]
 800d7e8:	fa03 f506 	lsl.w	r5, r3, r6
 800d7ec:	432c      	orrs	r4, r5
 800d7ee:	40d3      	lsrs	r3, r2
 800d7f0:	6004      	str	r4, [r0, #0]
 800d7f2:	f840 3f04 	str.w	r3, [r0, #4]!
 800d7f6:	4288      	cmp	r0, r1
 800d7f8:	d3f4      	bcc.n	800d7e4 <L_shift+0xc>
 800d7fa:	bd70      	pop	{r4, r5, r6, pc}

0800d7fc <__match>:
 800d7fc:	b530      	push	{r4, r5, lr}
 800d7fe:	6803      	ldr	r3, [r0, #0]
 800d800:	3301      	adds	r3, #1
 800d802:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d806:	b914      	cbnz	r4, 800d80e <__match+0x12>
 800d808:	6003      	str	r3, [r0, #0]
 800d80a:	2001      	movs	r0, #1
 800d80c:	bd30      	pop	{r4, r5, pc}
 800d80e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d812:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800d816:	2d19      	cmp	r5, #25
 800d818:	bf98      	it	ls
 800d81a:	3220      	addls	r2, #32
 800d81c:	42a2      	cmp	r2, r4
 800d81e:	d0f0      	beq.n	800d802 <__match+0x6>
 800d820:	2000      	movs	r0, #0
 800d822:	e7f3      	b.n	800d80c <__match+0x10>

0800d824 <__hexnan>:
 800d824:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d828:	680b      	ldr	r3, [r1, #0]
 800d82a:	115e      	asrs	r6, r3, #5
 800d82c:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800d830:	f013 031f 	ands.w	r3, r3, #31
 800d834:	b087      	sub	sp, #28
 800d836:	bf18      	it	ne
 800d838:	3604      	addne	r6, #4
 800d83a:	2500      	movs	r5, #0
 800d83c:	1f37      	subs	r7, r6, #4
 800d83e:	4690      	mov	r8, r2
 800d840:	6802      	ldr	r2, [r0, #0]
 800d842:	9301      	str	r3, [sp, #4]
 800d844:	4682      	mov	sl, r0
 800d846:	f846 5c04 	str.w	r5, [r6, #-4]
 800d84a:	46b9      	mov	r9, r7
 800d84c:	463c      	mov	r4, r7
 800d84e:	9502      	str	r5, [sp, #8]
 800d850:	46ab      	mov	fp, r5
 800d852:	7851      	ldrb	r1, [r2, #1]
 800d854:	1c53      	adds	r3, r2, #1
 800d856:	9303      	str	r3, [sp, #12]
 800d858:	b341      	cbz	r1, 800d8ac <__hexnan+0x88>
 800d85a:	4608      	mov	r0, r1
 800d85c:	9205      	str	r2, [sp, #20]
 800d85e:	9104      	str	r1, [sp, #16]
 800d860:	f7ff fd5e 	bl	800d320 <__hexdig_fun>
 800d864:	2800      	cmp	r0, #0
 800d866:	d14f      	bne.n	800d908 <__hexnan+0xe4>
 800d868:	9904      	ldr	r1, [sp, #16]
 800d86a:	9a05      	ldr	r2, [sp, #20]
 800d86c:	2920      	cmp	r1, #32
 800d86e:	d818      	bhi.n	800d8a2 <__hexnan+0x7e>
 800d870:	9b02      	ldr	r3, [sp, #8]
 800d872:	459b      	cmp	fp, r3
 800d874:	dd13      	ble.n	800d89e <__hexnan+0x7a>
 800d876:	454c      	cmp	r4, r9
 800d878:	d206      	bcs.n	800d888 <__hexnan+0x64>
 800d87a:	2d07      	cmp	r5, #7
 800d87c:	dc04      	bgt.n	800d888 <__hexnan+0x64>
 800d87e:	462a      	mov	r2, r5
 800d880:	4649      	mov	r1, r9
 800d882:	4620      	mov	r0, r4
 800d884:	f7ff ffa8 	bl	800d7d8 <L_shift>
 800d888:	4544      	cmp	r4, r8
 800d88a:	d950      	bls.n	800d92e <__hexnan+0x10a>
 800d88c:	2300      	movs	r3, #0
 800d88e:	f1a4 0904 	sub.w	r9, r4, #4
 800d892:	f844 3c04 	str.w	r3, [r4, #-4]
 800d896:	f8cd b008 	str.w	fp, [sp, #8]
 800d89a:	464c      	mov	r4, r9
 800d89c:	461d      	mov	r5, r3
 800d89e:	9a03      	ldr	r2, [sp, #12]
 800d8a0:	e7d7      	b.n	800d852 <__hexnan+0x2e>
 800d8a2:	2929      	cmp	r1, #41	; 0x29
 800d8a4:	d156      	bne.n	800d954 <__hexnan+0x130>
 800d8a6:	3202      	adds	r2, #2
 800d8a8:	f8ca 2000 	str.w	r2, [sl]
 800d8ac:	f1bb 0f00 	cmp.w	fp, #0
 800d8b0:	d050      	beq.n	800d954 <__hexnan+0x130>
 800d8b2:	454c      	cmp	r4, r9
 800d8b4:	d206      	bcs.n	800d8c4 <__hexnan+0xa0>
 800d8b6:	2d07      	cmp	r5, #7
 800d8b8:	dc04      	bgt.n	800d8c4 <__hexnan+0xa0>
 800d8ba:	462a      	mov	r2, r5
 800d8bc:	4649      	mov	r1, r9
 800d8be:	4620      	mov	r0, r4
 800d8c0:	f7ff ff8a 	bl	800d7d8 <L_shift>
 800d8c4:	4544      	cmp	r4, r8
 800d8c6:	d934      	bls.n	800d932 <__hexnan+0x10e>
 800d8c8:	f1a8 0204 	sub.w	r2, r8, #4
 800d8cc:	4623      	mov	r3, r4
 800d8ce:	f853 1b04 	ldr.w	r1, [r3], #4
 800d8d2:	f842 1f04 	str.w	r1, [r2, #4]!
 800d8d6:	429f      	cmp	r7, r3
 800d8d8:	d2f9      	bcs.n	800d8ce <__hexnan+0xaa>
 800d8da:	1b3b      	subs	r3, r7, r4
 800d8dc:	f023 0303 	bic.w	r3, r3, #3
 800d8e0:	3304      	adds	r3, #4
 800d8e2:	3401      	adds	r4, #1
 800d8e4:	3e03      	subs	r6, #3
 800d8e6:	42b4      	cmp	r4, r6
 800d8e8:	bf88      	it	hi
 800d8ea:	2304      	movhi	r3, #4
 800d8ec:	4443      	add	r3, r8
 800d8ee:	2200      	movs	r2, #0
 800d8f0:	f843 2b04 	str.w	r2, [r3], #4
 800d8f4:	429f      	cmp	r7, r3
 800d8f6:	d2fb      	bcs.n	800d8f0 <__hexnan+0xcc>
 800d8f8:	683b      	ldr	r3, [r7, #0]
 800d8fa:	b91b      	cbnz	r3, 800d904 <__hexnan+0xe0>
 800d8fc:	4547      	cmp	r7, r8
 800d8fe:	d127      	bne.n	800d950 <__hexnan+0x12c>
 800d900:	2301      	movs	r3, #1
 800d902:	603b      	str	r3, [r7, #0]
 800d904:	2005      	movs	r0, #5
 800d906:	e026      	b.n	800d956 <__hexnan+0x132>
 800d908:	3501      	adds	r5, #1
 800d90a:	2d08      	cmp	r5, #8
 800d90c:	f10b 0b01 	add.w	fp, fp, #1
 800d910:	dd06      	ble.n	800d920 <__hexnan+0xfc>
 800d912:	4544      	cmp	r4, r8
 800d914:	d9c3      	bls.n	800d89e <__hexnan+0x7a>
 800d916:	2300      	movs	r3, #0
 800d918:	f844 3c04 	str.w	r3, [r4, #-4]
 800d91c:	2501      	movs	r5, #1
 800d91e:	3c04      	subs	r4, #4
 800d920:	6822      	ldr	r2, [r4, #0]
 800d922:	f000 000f 	and.w	r0, r0, #15
 800d926:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800d92a:	6022      	str	r2, [r4, #0]
 800d92c:	e7b7      	b.n	800d89e <__hexnan+0x7a>
 800d92e:	2508      	movs	r5, #8
 800d930:	e7b5      	b.n	800d89e <__hexnan+0x7a>
 800d932:	9b01      	ldr	r3, [sp, #4]
 800d934:	2b00      	cmp	r3, #0
 800d936:	d0df      	beq.n	800d8f8 <__hexnan+0xd4>
 800d938:	f04f 32ff 	mov.w	r2, #4294967295
 800d93c:	f1c3 0320 	rsb	r3, r3, #32
 800d940:	fa22 f303 	lsr.w	r3, r2, r3
 800d944:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800d948:	401a      	ands	r2, r3
 800d94a:	f846 2c04 	str.w	r2, [r6, #-4]
 800d94e:	e7d3      	b.n	800d8f8 <__hexnan+0xd4>
 800d950:	3f04      	subs	r7, #4
 800d952:	e7d1      	b.n	800d8f8 <__hexnan+0xd4>
 800d954:	2004      	movs	r0, #4
 800d956:	b007      	add	sp, #28
 800d958:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800d95c <_localeconv_r>:
 800d95c:	4800      	ldr	r0, [pc, #0]	; (800d960 <_localeconv_r+0x4>)
 800d95e:	4770      	bx	lr
 800d960:	2000016c 	.word	0x2000016c

0800d964 <malloc>:
 800d964:	4b02      	ldr	r3, [pc, #8]	; (800d970 <malloc+0xc>)
 800d966:	4601      	mov	r1, r0
 800d968:	6818      	ldr	r0, [r3, #0]
 800d96a:	f000 bd55 	b.w	800e418 <_malloc_r>
 800d96e:	bf00      	nop
 800d970:	20000014 	.word	0x20000014

0800d974 <__ascii_mbtowc>:
 800d974:	b082      	sub	sp, #8
 800d976:	b901      	cbnz	r1, 800d97a <__ascii_mbtowc+0x6>
 800d978:	a901      	add	r1, sp, #4
 800d97a:	b142      	cbz	r2, 800d98e <__ascii_mbtowc+0x1a>
 800d97c:	b14b      	cbz	r3, 800d992 <__ascii_mbtowc+0x1e>
 800d97e:	7813      	ldrb	r3, [r2, #0]
 800d980:	600b      	str	r3, [r1, #0]
 800d982:	7812      	ldrb	r2, [r2, #0]
 800d984:	1e10      	subs	r0, r2, #0
 800d986:	bf18      	it	ne
 800d988:	2001      	movne	r0, #1
 800d98a:	b002      	add	sp, #8
 800d98c:	4770      	bx	lr
 800d98e:	4610      	mov	r0, r2
 800d990:	e7fb      	b.n	800d98a <__ascii_mbtowc+0x16>
 800d992:	f06f 0001 	mvn.w	r0, #1
 800d996:	e7f8      	b.n	800d98a <__ascii_mbtowc+0x16>

0800d998 <_Balloc>:
 800d998:	b570      	push	{r4, r5, r6, lr}
 800d99a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800d99c:	4604      	mov	r4, r0
 800d99e:	460d      	mov	r5, r1
 800d9a0:	b976      	cbnz	r6, 800d9c0 <_Balloc+0x28>
 800d9a2:	2010      	movs	r0, #16
 800d9a4:	f7ff ffde 	bl	800d964 <malloc>
 800d9a8:	4602      	mov	r2, r0
 800d9aa:	6260      	str	r0, [r4, #36]	; 0x24
 800d9ac:	b920      	cbnz	r0, 800d9b8 <_Balloc+0x20>
 800d9ae:	4b18      	ldr	r3, [pc, #96]	; (800da10 <_Balloc+0x78>)
 800d9b0:	4818      	ldr	r0, [pc, #96]	; (800da14 <_Balloc+0x7c>)
 800d9b2:	2166      	movs	r1, #102	; 0x66
 800d9b4:	f000 ff3a 	bl	800e82c <__assert_func>
 800d9b8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d9bc:	6006      	str	r6, [r0, #0]
 800d9be:	60c6      	str	r6, [r0, #12]
 800d9c0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800d9c2:	68f3      	ldr	r3, [r6, #12]
 800d9c4:	b183      	cbz	r3, 800d9e8 <_Balloc+0x50>
 800d9c6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d9c8:	68db      	ldr	r3, [r3, #12]
 800d9ca:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800d9ce:	b9b8      	cbnz	r0, 800da00 <_Balloc+0x68>
 800d9d0:	2101      	movs	r1, #1
 800d9d2:	fa01 f605 	lsl.w	r6, r1, r5
 800d9d6:	1d72      	adds	r2, r6, #5
 800d9d8:	0092      	lsls	r2, r2, #2
 800d9da:	4620      	mov	r0, r4
 800d9dc:	f000 fc9a 	bl	800e314 <_calloc_r>
 800d9e0:	b160      	cbz	r0, 800d9fc <_Balloc+0x64>
 800d9e2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800d9e6:	e00e      	b.n	800da06 <_Balloc+0x6e>
 800d9e8:	2221      	movs	r2, #33	; 0x21
 800d9ea:	2104      	movs	r1, #4
 800d9ec:	4620      	mov	r0, r4
 800d9ee:	f000 fc91 	bl	800e314 <_calloc_r>
 800d9f2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d9f4:	60f0      	str	r0, [r6, #12]
 800d9f6:	68db      	ldr	r3, [r3, #12]
 800d9f8:	2b00      	cmp	r3, #0
 800d9fa:	d1e4      	bne.n	800d9c6 <_Balloc+0x2e>
 800d9fc:	2000      	movs	r0, #0
 800d9fe:	bd70      	pop	{r4, r5, r6, pc}
 800da00:	6802      	ldr	r2, [r0, #0]
 800da02:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800da06:	2300      	movs	r3, #0
 800da08:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800da0c:	e7f7      	b.n	800d9fe <_Balloc+0x66>
 800da0e:	bf00      	nop
 800da10:	0800f646 	.word	0x0800f646
 800da14:	0800f744 	.word	0x0800f744

0800da18 <_Bfree>:
 800da18:	b570      	push	{r4, r5, r6, lr}
 800da1a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800da1c:	4605      	mov	r5, r0
 800da1e:	460c      	mov	r4, r1
 800da20:	b976      	cbnz	r6, 800da40 <_Bfree+0x28>
 800da22:	2010      	movs	r0, #16
 800da24:	f7ff ff9e 	bl	800d964 <malloc>
 800da28:	4602      	mov	r2, r0
 800da2a:	6268      	str	r0, [r5, #36]	; 0x24
 800da2c:	b920      	cbnz	r0, 800da38 <_Bfree+0x20>
 800da2e:	4b09      	ldr	r3, [pc, #36]	; (800da54 <_Bfree+0x3c>)
 800da30:	4809      	ldr	r0, [pc, #36]	; (800da58 <_Bfree+0x40>)
 800da32:	218a      	movs	r1, #138	; 0x8a
 800da34:	f000 fefa 	bl	800e82c <__assert_func>
 800da38:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800da3c:	6006      	str	r6, [r0, #0]
 800da3e:	60c6      	str	r6, [r0, #12]
 800da40:	b13c      	cbz	r4, 800da52 <_Bfree+0x3a>
 800da42:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800da44:	6862      	ldr	r2, [r4, #4]
 800da46:	68db      	ldr	r3, [r3, #12]
 800da48:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800da4c:	6021      	str	r1, [r4, #0]
 800da4e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800da52:	bd70      	pop	{r4, r5, r6, pc}
 800da54:	0800f646 	.word	0x0800f646
 800da58:	0800f744 	.word	0x0800f744

0800da5c <__multadd>:
 800da5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800da60:	690d      	ldr	r5, [r1, #16]
 800da62:	4607      	mov	r7, r0
 800da64:	460c      	mov	r4, r1
 800da66:	461e      	mov	r6, r3
 800da68:	f101 0c14 	add.w	ip, r1, #20
 800da6c:	2000      	movs	r0, #0
 800da6e:	f8dc 3000 	ldr.w	r3, [ip]
 800da72:	b299      	uxth	r1, r3
 800da74:	fb02 6101 	mla	r1, r2, r1, r6
 800da78:	0c1e      	lsrs	r6, r3, #16
 800da7a:	0c0b      	lsrs	r3, r1, #16
 800da7c:	fb02 3306 	mla	r3, r2, r6, r3
 800da80:	b289      	uxth	r1, r1
 800da82:	3001      	adds	r0, #1
 800da84:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800da88:	4285      	cmp	r5, r0
 800da8a:	f84c 1b04 	str.w	r1, [ip], #4
 800da8e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800da92:	dcec      	bgt.n	800da6e <__multadd+0x12>
 800da94:	b30e      	cbz	r6, 800dada <__multadd+0x7e>
 800da96:	68a3      	ldr	r3, [r4, #8]
 800da98:	42ab      	cmp	r3, r5
 800da9a:	dc19      	bgt.n	800dad0 <__multadd+0x74>
 800da9c:	6861      	ldr	r1, [r4, #4]
 800da9e:	4638      	mov	r0, r7
 800daa0:	3101      	adds	r1, #1
 800daa2:	f7ff ff79 	bl	800d998 <_Balloc>
 800daa6:	4680      	mov	r8, r0
 800daa8:	b928      	cbnz	r0, 800dab6 <__multadd+0x5a>
 800daaa:	4602      	mov	r2, r0
 800daac:	4b0c      	ldr	r3, [pc, #48]	; (800dae0 <__multadd+0x84>)
 800daae:	480d      	ldr	r0, [pc, #52]	; (800dae4 <__multadd+0x88>)
 800dab0:	21b5      	movs	r1, #181	; 0xb5
 800dab2:	f000 febb 	bl	800e82c <__assert_func>
 800dab6:	6922      	ldr	r2, [r4, #16]
 800dab8:	3202      	adds	r2, #2
 800daba:	f104 010c 	add.w	r1, r4, #12
 800dabe:	0092      	lsls	r2, r2, #2
 800dac0:	300c      	adds	r0, #12
 800dac2:	f7fd f901 	bl	800acc8 <memcpy>
 800dac6:	4621      	mov	r1, r4
 800dac8:	4638      	mov	r0, r7
 800daca:	f7ff ffa5 	bl	800da18 <_Bfree>
 800dace:	4644      	mov	r4, r8
 800dad0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800dad4:	3501      	adds	r5, #1
 800dad6:	615e      	str	r6, [r3, #20]
 800dad8:	6125      	str	r5, [r4, #16]
 800dada:	4620      	mov	r0, r4
 800dadc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dae0:	0800f6b8 	.word	0x0800f6b8
 800dae4:	0800f744 	.word	0x0800f744

0800dae8 <__s2b>:
 800dae8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800daec:	460c      	mov	r4, r1
 800daee:	4615      	mov	r5, r2
 800daf0:	461f      	mov	r7, r3
 800daf2:	2209      	movs	r2, #9
 800daf4:	3308      	adds	r3, #8
 800daf6:	4606      	mov	r6, r0
 800daf8:	fb93 f3f2 	sdiv	r3, r3, r2
 800dafc:	2100      	movs	r1, #0
 800dafe:	2201      	movs	r2, #1
 800db00:	429a      	cmp	r2, r3
 800db02:	db09      	blt.n	800db18 <__s2b+0x30>
 800db04:	4630      	mov	r0, r6
 800db06:	f7ff ff47 	bl	800d998 <_Balloc>
 800db0a:	b940      	cbnz	r0, 800db1e <__s2b+0x36>
 800db0c:	4602      	mov	r2, r0
 800db0e:	4b19      	ldr	r3, [pc, #100]	; (800db74 <__s2b+0x8c>)
 800db10:	4819      	ldr	r0, [pc, #100]	; (800db78 <__s2b+0x90>)
 800db12:	21ce      	movs	r1, #206	; 0xce
 800db14:	f000 fe8a 	bl	800e82c <__assert_func>
 800db18:	0052      	lsls	r2, r2, #1
 800db1a:	3101      	adds	r1, #1
 800db1c:	e7f0      	b.n	800db00 <__s2b+0x18>
 800db1e:	9b08      	ldr	r3, [sp, #32]
 800db20:	6143      	str	r3, [r0, #20]
 800db22:	2d09      	cmp	r5, #9
 800db24:	f04f 0301 	mov.w	r3, #1
 800db28:	6103      	str	r3, [r0, #16]
 800db2a:	dd16      	ble.n	800db5a <__s2b+0x72>
 800db2c:	f104 0909 	add.w	r9, r4, #9
 800db30:	46c8      	mov	r8, r9
 800db32:	442c      	add	r4, r5
 800db34:	f818 3b01 	ldrb.w	r3, [r8], #1
 800db38:	4601      	mov	r1, r0
 800db3a:	3b30      	subs	r3, #48	; 0x30
 800db3c:	220a      	movs	r2, #10
 800db3e:	4630      	mov	r0, r6
 800db40:	f7ff ff8c 	bl	800da5c <__multadd>
 800db44:	45a0      	cmp	r8, r4
 800db46:	d1f5      	bne.n	800db34 <__s2b+0x4c>
 800db48:	f1a5 0408 	sub.w	r4, r5, #8
 800db4c:	444c      	add	r4, r9
 800db4e:	1b2d      	subs	r5, r5, r4
 800db50:	1963      	adds	r3, r4, r5
 800db52:	42bb      	cmp	r3, r7
 800db54:	db04      	blt.n	800db60 <__s2b+0x78>
 800db56:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800db5a:	340a      	adds	r4, #10
 800db5c:	2509      	movs	r5, #9
 800db5e:	e7f6      	b.n	800db4e <__s2b+0x66>
 800db60:	f814 3b01 	ldrb.w	r3, [r4], #1
 800db64:	4601      	mov	r1, r0
 800db66:	3b30      	subs	r3, #48	; 0x30
 800db68:	220a      	movs	r2, #10
 800db6a:	4630      	mov	r0, r6
 800db6c:	f7ff ff76 	bl	800da5c <__multadd>
 800db70:	e7ee      	b.n	800db50 <__s2b+0x68>
 800db72:	bf00      	nop
 800db74:	0800f6b8 	.word	0x0800f6b8
 800db78:	0800f744 	.word	0x0800f744

0800db7c <__hi0bits>:
 800db7c:	0c03      	lsrs	r3, r0, #16
 800db7e:	041b      	lsls	r3, r3, #16
 800db80:	b9d3      	cbnz	r3, 800dbb8 <__hi0bits+0x3c>
 800db82:	0400      	lsls	r0, r0, #16
 800db84:	2310      	movs	r3, #16
 800db86:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800db8a:	bf04      	itt	eq
 800db8c:	0200      	lsleq	r0, r0, #8
 800db8e:	3308      	addeq	r3, #8
 800db90:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800db94:	bf04      	itt	eq
 800db96:	0100      	lsleq	r0, r0, #4
 800db98:	3304      	addeq	r3, #4
 800db9a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800db9e:	bf04      	itt	eq
 800dba0:	0080      	lsleq	r0, r0, #2
 800dba2:	3302      	addeq	r3, #2
 800dba4:	2800      	cmp	r0, #0
 800dba6:	db05      	blt.n	800dbb4 <__hi0bits+0x38>
 800dba8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800dbac:	f103 0301 	add.w	r3, r3, #1
 800dbb0:	bf08      	it	eq
 800dbb2:	2320      	moveq	r3, #32
 800dbb4:	4618      	mov	r0, r3
 800dbb6:	4770      	bx	lr
 800dbb8:	2300      	movs	r3, #0
 800dbba:	e7e4      	b.n	800db86 <__hi0bits+0xa>

0800dbbc <__lo0bits>:
 800dbbc:	6803      	ldr	r3, [r0, #0]
 800dbbe:	f013 0207 	ands.w	r2, r3, #7
 800dbc2:	4601      	mov	r1, r0
 800dbc4:	d00b      	beq.n	800dbde <__lo0bits+0x22>
 800dbc6:	07da      	lsls	r2, r3, #31
 800dbc8:	d423      	bmi.n	800dc12 <__lo0bits+0x56>
 800dbca:	0798      	lsls	r0, r3, #30
 800dbcc:	bf49      	itett	mi
 800dbce:	085b      	lsrmi	r3, r3, #1
 800dbd0:	089b      	lsrpl	r3, r3, #2
 800dbd2:	2001      	movmi	r0, #1
 800dbd4:	600b      	strmi	r3, [r1, #0]
 800dbd6:	bf5c      	itt	pl
 800dbd8:	600b      	strpl	r3, [r1, #0]
 800dbda:	2002      	movpl	r0, #2
 800dbdc:	4770      	bx	lr
 800dbde:	b298      	uxth	r0, r3
 800dbe0:	b9a8      	cbnz	r0, 800dc0e <__lo0bits+0x52>
 800dbe2:	0c1b      	lsrs	r3, r3, #16
 800dbe4:	2010      	movs	r0, #16
 800dbe6:	b2da      	uxtb	r2, r3
 800dbe8:	b90a      	cbnz	r2, 800dbee <__lo0bits+0x32>
 800dbea:	3008      	adds	r0, #8
 800dbec:	0a1b      	lsrs	r3, r3, #8
 800dbee:	071a      	lsls	r2, r3, #28
 800dbf0:	bf04      	itt	eq
 800dbf2:	091b      	lsreq	r3, r3, #4
 800dbf4:	3004      	addeq	r0, #4
 800dbf6:	079a      	lsls	r2, r3, #30
 800dbf8:	bf04      	itt	eq
 800dbfa:	089b      	lsreq	r3, r3, #2
 800dbfc:	3002      	addeq	r0, #2
 800dbfe:	07da      	lsls	r2, r3, #31
 800dc00:	d403      	bmi.n	800dc0a <__lo0bits+0x4e>
 800dc02:	085b      	lsrs	r3, r3, #1
 800dc04:	f100 0001 	add.w	r0, r0, #1
 800dc08:	d005      	beq.n	800dc16 <__lo0bits+0x5a>
 800dc0a:	600b      	str	r3, [r1, #0]
 800dc0c:	4770      	bx	lr
 800dc0e:	4610      	mov	r0, r2
 800dc10:	e7e9      	b.n	800dbe6 <__lo0bits+0x2a>
 800dc12:	2000      	movs	r0, #0
 800dc14:	4770      	bx	lr
 800dc16:	2020      	movs	r0, #32
 800dc18:	4770      	bx	lr
	...

0800dc1c <__i2b>:
 800dc1c:	b510      	push	{r4, lr}
 800dc1e:	460c      	mov	r4, r1
 800dc20:	2101      	movs	r1, #1
 800dc22:	f7ff feb9 	bl	800d998 <_Balloc>
 800dc26:	4602      	mov	r2, r0
 800dc28:	b928      	cbnz	r0, 800dc36 <__i2b+0x1a>
 800dc2a:	4b05      	ldr	r3, [pc, #20]	; (800dc40 <__i2b+0x24>)
 800dc2c:	4805      	ldr	r0, [pc, #20]	; (800dc44 <__i2b+0x28>)
 800dc2e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800dc32:	f000 fdfb 	bl	800e82c <__assert_func>
 800dc36:	2301      	movs	r3, #1
 800dc38:	6144      	str	r4, [r0, #20]
 800dc3a:	6103      	str	r3, [r0, #16]
 800dc3c:	bd10      	pop	{r4, pc}
 800dc3e:	bf00      	nop
 800dc40:	0800f6b8 	.word	0x0800f6b8
 800dc44:	0800f744 	.word	0x0800f744

0800dc48 <__multiply>:
 800dc48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dc4c:	4691      	mov	r9, r2
 800dc4e:	690a      	ldr	r2, [r1, #16]
 800dc50:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800dc54:	429a      	cmp	r2, r3
 800dc56:	bfb8      	it	lt
 800dc58:	460b      	movlt	r3, r1
 800dc5a:	460c      	mov	r4, r1
 800dc5c:	bfbc      	itt	lt
 800dc5e:	464c      	movlt	r4, r9
 800dc60:	4699      	movlt	r9, r3
 800dc62:	6927      	ldr	r7, [r4, #16]
 800dc64:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800dc68:	68a3      	ldr	r3, [r4, #8]
 800dc6a:	6861      	ldr	r1, [r4, #4]
 800dc6c:	eb07 060a 	add.w	r6, r7, sl
 800dc70:	42b3      	cmp	r3, r6
 800dc72:	b085      	sub	sp, #20
 800dc74:	bfb8      	it	lt
 800dc76:	3101      	addlt	r1, #1
 800dc78:	f7ff fe8e 	bl	800d998 <_Balloc>
 800dc7c:	b930      	cbnz	r0, 800dc8c <__multiply+0x44>
 800dc7e:	4602      	mov	r2, r0
 800dc80:	4b44      	ldr	r3, [pc, #272]	; (800dd94 <__multiply+0x14c>)
 800dc82:	4845      	ldr	r0, [pc, #276]	; (800dd98 <__multiply+0x150>)
 800dc84:	f240 115d 	movw	r1, #349	; 0x15d
 800dc88:	f000 fdd0 	bl	800e82c <__assert_func>
 800dc8c:	f100 0514 	add.w	r5, r0, #20
 800dc90:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800dc94:	462b      	mov	r3, r5
 800dc96:	2200      	movs	r2, #0
 800dc98:	4543      	cmp	r3, r8
 800dc9a:	d321      	bcc.n	800dce0 <__multiply+0x98>
 800dc9c:	f104 0314 	add.w	r3, r4, #20
 800dca0:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800dca4:	f109 0314 	add.w	r3, r9, #20
 800dca8:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800dcac:	9202      	str	r2, [sp, #8]
 800dcae:	1b3a      	subs	r2, r7, r4
 800dcb0:	3a15      	subs	r2, #21
 800dcb2:	f022 0203 	bic.w	r2, r2, #3
 800dcb6:	3204      	adds	r2, #4
 800dcb8:	f104 0115 	add.w	r1, r4, #21
 800dcbc:	428f      	cmp	r7, r1
 800dcbe:	bf38      	it	cc
 800dcc0:	2204      	movcc	r2, #4
 800dcc2:	9201      	str	r2, [sp, #4]
 800dcc4:	9a02      	ldr	r2, [sp, #8]
 800dcc6:	9303      	str	r3, [sp, #12]
 800dcc8:	429a      	cmp	r2, r3
 800dcca:	d80c      	bhi.n	800dce6 <__multiply+0x9e>
 800dccc:	2e00      	cmp	r6, #0
 800dcce:	dd03      	ble.n	800dcd8 <__multiply+0x90>
 800dcd0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800dcd4:	2b00      	cmp	r3, #0
 800dcd6:	d05a      	beq.n	800dd8e <__multiply+0x146>
 800dcd8:	6106      	str	r6, [r0, #16]
 800dcda:	b005      	add	sp, #20
 800dcdc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dce0:	f843 2b04 	str.w	r2, [r3], #4
 800dce4:	e7d8      	b.n	800dc98 <__multiply+0x50>
 800dce6:	f8b3 a000 	ldrh.w	sl, [r3]
 800dcea:	f1ba 0f00 	cmp.w	sl, #0
 800dcee:	d024      	beq.n	800dd3a <__multiply+0xf2>
 800dcf0:	f104 0e14 	add.w	lr, r4, #20
 800dcf4:	46a9      	mov	r9, r5
 800dcf6:	f04f 0c00 	mov.w	ip, #0
 800dcfa:	f85e 2b04 	ldr.w	r2, [lr], #4
 800dcfe:	f8d9 1000 	ldr.w	r1, [r9]
 800dd02:	fa1f fb82 	uxth.w	fp, r2
 800dd06:	b289      	uxth	r1, r1
 800dd08:	fb0a 110b 	mla	r1, sl, fp, r1
 800dd0c:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800dd10:	f8d9 2000 	ldr.w	r2, [r9]
 800dd14:	4461      	add	r1, ip
 800dd16:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800dd1a:	fb0a c20b 	mla	r2, sl, fp, ip
 800dd1e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800dd22:	b289      	uxth	r1, r1
 800dd24:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800dd28:	4577      	cmp	r7, lr
 800dd2a:	f849 1b04 	str.w	r1, [r9], #4
 800dd2e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800dd32:	d8e2      	bhi.n	800dcfa <__multiply+0xb2>
 800dd34:	9a01      	ldr	r2, [sp, #4]
 800dd36:	f845 c002 	str.w	ip, [r5, r2]
 800dd3a:	9a03      	ldr	r2, [sp, #12]
 800dd3c:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800dd40:	3304      	adds	r3, #4
 800dd42:	f1b9 0f00 	cmp.w	r9, #0
 800dd46:	d020      	beq.n	800dd8a <__multiply+0x142>
 800dd48:	6829      	ldr	r1, [r5, #0]
 800dd4a:	f104 0c14 	add.w	ip, r4, #20
 800dd4e:	46ae      	mov	lr, r5
 800dd50:	f04f 0a00 	mov.w	sl, #0
 800dd54:	f8bc b000 	ldrh.w	fp, [ip]
 800dd58:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800dd5c:	fb09 220b 	mla	r2, r9, fp, r2
 800dd60:	4492      	add	sl, r2
 800dd62:	b289      	uxth	r1, r1
 800dd64:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800dd68:	f84e 1b04 	str.w	r1, [lr], #4
 800dd6c:	f85c 2b04 	ldr.w	r2, [ip], #4
 800dd70:	f8be 1000 	ldrh.w	r1, [lr]
 800dd74:	0c12      	lsrs	r2, r2, #16
 800dd76:	fb09 1102 	mla	r1, r9, r2, r1
 800dd7a:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800dd7e:	4567      	cmp	r7, ip
 800dd80:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800dd84:	d8e6      	bhi.n	800dd54 <__multiply+0x10c>
 800dd86:	9a01      	ldr	r2, [sp, #4]
 800dd88:	50a9      	str	r1, [r5, r2]
 800dd8a:	3504      	adds	r5, #4
 800dd8c:	e79a      	b.n	800dcc4 <__multiply+0x7c>
 800dd8e:	3e01      	subs	r6, #1
 800dd90:	e79c      	b.n	800dccc <__multiply+0x84>
 800dd92:	bf00      	nop
 800dd94:	0800f6b8 	.word	0x0800f6b8
 800dd98:	0800f744 	.word	0x0800f744

0800dd9c <__pow5mult>:
 800dd9c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800dda0:	4615      	mov	r5, r2
 800dda2:	f012 0203 	ands.w	r2, r2, #3
 800dda6:	4606      	mov	r6, r0
 800dda8:	460f      	mov	r7, r1
 800ddaa:	d007      	beq.n	800ddbc <__pow5mult+0x20>
 800ddac:	4c25      	ldr	r4, [pc, #148]	; (800de44 <__pow5mult+0xa8>)
 800ddae:	3a01      	subs	r2, #1
 800ddb0:	2300      	movs	r3, #0
 800ddb2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ddb6:	f7ff fe51 	bl	800da5c <__multadd>
 800ddba:	4607      	mov	r7, r0
 800ddbc:	10ad      	asrs	r5, r5, #2
 800ddbe:	d03d      	beq.n	800de3c <__pow5mult+0xa0>
 800ddc0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800ddc2:	b97c      	cbnz	r4, 800dde4 <__pow5mult+0x48>
 800ddc4:	2010      	movs	r0, #16
 800ddc6:	f7ff fdcd 	bl	800d964 <malloc>
 800ddca:	4602      	mov	r2, r0
 800ddcc:	6270      	str	r0, [r6, #36]	; 0x24
 800ddce:	b928      	cbnz	r0, 800dddc <__pow5mult+0x40>
 800ddd0:	4b1d      	ldr	r3, [pc, #116]	; (800de48 <__pow5mult+0xac>)
 800ddd2:	481e      	ldr	r0, [pc, #120]	; (800de4c <__pow5mult+0xb0>)
 800ddd4:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800ddd8:	f000 fd28 	bl	800e82c <__assert_func>
 800dddc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800dde0:	6004      	str	r4, [r0, #0]
 800dde2:	60c4      	str	r4, [r0, #12]
 800dde4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800dde8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ddec:	b94c      	cbnz	r4, 800de02 <__pow5mult+0x66>
 800ddee:	f240 2171 	movw	r1, #625	; 0x271
 800ddf2:	4630      	mov	r0, r6
 800ddf4:	f7ff ff12 	bl	800dc1c <__i2b>
 800ddf8:	2300      	movs	r3, #0
 800ddfa:	f8c8 0008 	str.w	r0, [r8, #8]
 800ddfe:	4604      	mov	r4, r0
 800de00:	6003      	str	r3, [r0, #0]
 800de02:	f04f 0900 	mov.w	r9, #0
 800de06:	07eb      	lsls	r3, r5, #31
 800de08:	d50a      	bpl.n	800de20 <__pow5mult+0x84>
 800de0a:	4639      	mov	r1, r7
 800de0c:	4622      	mov	r2, r4
 800de0e:	4630      	mov	r0, r6
 800de10:	f7ff ff1a 	bl	800dc48 <__multiply>
 800de14:	4639      	mov	r1, r7
 800de16:	4680      	mov	r8, r0
 800de18:	4630      	mov	r0, r6
 800de1a:	f7ff fdfd 	bl	800da18 <_Bfree>
 800de1e:	4647      	mov	r7, r8
 800de20:	106d      	asrs	r5, r5, #1
 800de22:	d00b      	beq.n	800de3c <__pow5mult+0xa0>
 800de24:	6820      	ldr	r0, [r4, #0]
 800de26:	b938      	cbnz	r0, 800de38 <__pow5mult+0x9c>
 800de28:	4622      	mov	r2, r4
 800de2a:	4621      	mov	r1, r4
 800de2c:	4630      	mov	r0, r6
 800de2e:	f7ff ff0b 	bl	800dc48 <__multiply>
 800de32:	6020      	str	r0, [r4, #0]
 800de34:	f8c0 9000 	str.w	r9, [r0]
 800de38:	4604      	mov	r4, r0
 800de3a:	e7e4      	b.n	800de06 <__pow5mult+0x6a>
 800de3c:	4638      	mov	r0, r7
 800de3e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800de42:	bf00      	nop
 800de44:	0800f890 	.word	0x0800f890
 800de48:	0800f646 	.word	0x0800f646
 800de4c:	0800f744 	.word	0x0800f744

0800de50 <__lshift>:
 800de50:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800de54:	460c      	mov	r4, r1
 800de56:	6849      	ldr	r1, [r1, #4]
 800de58:	6923      	ldr	r3, [r4, #16]
 800de5a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800de5e:	68a3      	ldr	r3, [r4, #8]
 800de60:	4607      	mov	r7, r0
 800de62:	4691      	mov	r9, r2
 800de64:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800de68:	f108 0601 	add.w	r6, r8, #1
 800de6c:	42b3      	cmp	r3, r6
 800de6e:	db0b      	blt.n	800de88 <__lshift+0x38>
 800de70:	4638      	mov	r0, r7
 800de72:	f7ff fd91 	bl	800d998 <_Balloc>
 800de76:	4605      	mov	r5, r0
 800de78:	b948      	cbnz	r0, 800de8e <__lshift+0x3e>
 800de7a:	4602      	mov	r2, r0
 800de7c:	4b2a      	ldr	r3, [pc, #168]	; (800df28 <__lshift+0xd8>)
 800de7e:	482b      	ldr	r0, [pc, #172]	; (800df2c <__lshift+0xdc>)
 800de80:	f240 11d9 	movw	r1, #473	; 0x1d9
 800de84:	f000 fcd2 	bl	800e82c <__assert_func>
 800de88:	3101      	adds	r1, #1
 800de8a:	005b      	lsls	r3, r3, #1
 800de8c:	e7ee      	b.n	800de6c <__lshift+0x1c>
 800de8e:	2300      	movs	r3, #0
 800de90:	f100 0114 	add.w	r1, r0, #20
 800de94:	f100 0210 	add.w	r2, r0, #16
 800de98:	4618      	mov	r0, r3
 800de9a:	4553      	cmp	r3, sl
 800de9c:	db37      	blt.n	800df0e <__lshift+0xbe>
 800de9e:	6920      	ldr	r0, [r4, #16]
 800dea0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800dea4:	f104 0314 	add.w	r3, r4, #20
 800dea8:	f019 091f 	ands.w	r9, r9, #31
 800deac:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800deb0:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800deb4:	d02f      	beq.n	800df16 <__lshift+0xc6>
 800deb6:	f1c9 0e20 	rsb	lr, r9, #32
 800deba:	468a      	mov	sl, r1
 800debc:	f04f 0c00 	mov.w	ip, #0
 800dec0:	681a      	ldr	r2, [r3, #0]
 800dec2:	fa02 f209 	lsl.w	r2, r2, r9
 800dec6:	ea42 020c 	orr.w	r2, r2, ip
 800deca:	f84a 2b04 	str.w	r2, [sl], #4
 800dece:	f853 2b04 	ldr.w	r2, [r3], #4
 800ded2:	4298      	cmp	r0, r3
 800ded4:	fa22 fc0e 	lsr.w	ip, r2, lr
 800ded8:	d8f2      	bhi.n	800dec0 <__lshift+0x70>
 800deda:	1b03      	subs	r3, r0, r4
 800dedc:	3b15      	subs	r3, #21
 800dede:	f023 0303 	bic.w	r3, r3, #3
 800dee2:	3304      	adds	r3, #4
 800dee4:	f104 0215 	add.w	r2, r4, #21
 800dee8:	4290      	cmp	r0, r2
 800deea:	bf38      	it	cc
 800deec:	2304      	movcc	r3, #4
 800deee:	f841 c003 	str.w	ip, [r1, r3]
 800def2:	f1bc 0f00 	cmp.w	ip, #0
 800def6:	d001      	beq.n	800defc <__lshift+0xac>
 800def8:	f108 0602 	add.w	r6, r8, #2
 800defc:	3e01      	subs	r6, #1
 800defe:	4638      	mov	r0, r7
 800df00:	612e      	str	r6, [r5, #16]
 800df02:	4621      	mov	r1, r4
 800df04:	f7ff fd88 	bl	800da18 <_Bfree>
 800df08:	4628      	mov	r0, r5
 800df0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800df0e:	f842 0f04 	str.w	r0, [r2, #4]!
 800df12:	3301      	adds	r3, #1
 800df14:	e7c1      	b.n	800de9a <__lshift+0x4a>
 800df16:	3904      	subs	r1, #4
 800df18:	f853 2b04 	ldr.w	r2, [r3], #4
 800df1c:	f841 2f04 	str.w	r2, [r1, #4]!
 800df20:	4298      	cmp	r0, r3
 800df22:	d8f9      	bhi.n	800df18 <__lshift+0xc8>
 800df24:	e7ea      	b.n	800defc <__lshift+0xac>
 800df26:	bf00      	nop
 800df28:	0800f6b8 	.word	0x0800f6b8
 800df2c:	0800f744 	.word	0x0800f744

0800df30 <__mcmp>:
 800df30:	b530      	push	{r4, r5, lr}
 800df32:	6902      	ldr	r2, [r0, #16]
 800df34:	690c      	ldr	r4, [r1, #16]
 800df36:	1b12      	subs	r2, r2, r4
 800df38:	d10e      	bne.n	800df58 <__mcmp+0x28>
 800df3a:	f100 0314 	add.w	r3, r0, #20
 800df3e:	3114      	adds	r1, #20
 800df40:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800df44:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800df48:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800df4c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800df50:	42a5      	cmp	r5, r4
 800df52:	d003      	beq.n	800df5c <__mcmp+0x2c>
 800df54:	d305      	bcc.n	800df62 <__mcmp+0x32>
 800df56:	2201      	movs	r2, #1
 800df58:	4610      	mov	r0, r2
 800df5a:	bd30      	pop	{r4, r5, pc}
 800df5c:	4283      	cmp	r3, r0
 800df5e:	d3f3      	bcc.n	800df48 <__mcmp+0x18>
 800df60:	e7fa      	b.n	800df58 <__mcmp+0x28>
 800df62:	f04f 32ff 	mov.w	r2, #4294967295
 800df66:	e7f7      	b.n	800df58 <__mcmp+0x28>

0800df68 <__mdiff>:
 800df68:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800df6c:	460c      	mov	r4, r1
 800df6e:	4606      	mov	r6, r0
 800df70:	4611      	mov	r1, r2
 800df72:	4620      	mov	r0, r4
 800df74:	4690      	mov	r8, r2
 800df76:	f7ff ffdb 	bl	800df30 <__mcmp>
 800df7a:	1e05      	subs	r5, r0, #0
 800df7c:	d110      	bne.n	800dfa0 <__mdiff+0x38>
 800df7e:	4629      	mov	r1, r5
 800df80:	4630      	mov	r0, r6
 800df82:	f7ff fd09 	bl	800d998 <_Balloc>
 800df86:	b930      	cbnz	r0, 800df96 <__mdiff+0x2e>
 800df88:	4b3a      	ldr	r3, [pc, #232]	; (800e074 <__mdiff+0x10c>)
 800df8a:	4602      	mov	r2, r0
 800df8c:	f240 2132 	movw	r1, #562	; 0x232
 800df90:	4839      	ldr	r0, [pc, #228]	; (800e078 <__mdiff+0x110>)
 800df92:	f000 fc4b 	bl	800e82c <__assert_func>
 800df96:	2301      	movs	r3, #1
 800df98:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800df9c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dfa0:	bfa4      	itt	ge
 800dfa2:	4643      	movge	r3, r8
 800dfa4:	46a0      	movge	r8, r4
 800dfa6:	4630      	mov	r0, r6
 800dfa8:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800dfac:	bfa6      	itte	ge
 800dfae:	461c      	movge	r4, r3
 800dfb0:	2500      	movge	r5, #0
 800dfb2:	2501      	movlt	r5, #1
 800dfb4:	f7ff fcf0 	bl	800d998 <_Balloc>
 800dfb8:	b920      	cbnz	r0, 800dfc4 <__mdiff+0x5c>
 800dfba:	4b2e      	ldr	r3, [pc, #184]	; (800e074 <__mdiff+0x10c>)
 800dfbc:	4602      	mov	r2, r0
 800dfbe:	f44f 7110 	mov.w	r1, #576	; 0x240
 800dfc2:	e7e5      	b.n	800df90 <__mdiff+0x28>
 800dfc4:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800dfc8:	6926      	ldr	r6, [r4, #16]
 800dfca:	60c5      	str	r5, [r0, #12]
 800dfcc:	f104 0914 	add.w	r9, r4, #20
 800dfd0:	f108 0514 	add.w	r5, r8, #20
 800dfd4:	f100 0e14 	add.w	lr, r0, #20
 800dfd8:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800dfdc:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800dfe0:	f108 0210 	add.w	r2, r8, #16
 800dfe4:	46f2      	mov	sl, lr
 800dfe6:	2100      	movs	r1, #0
 800dfe8:	f859 3b04 	ldr.w	r3, [r9], #4
 800dfec:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800dff0:	fa1f f883 	uxth.w	r8, r3
 800dff4:	fa11 f18b 	uxtah	r1, r1, fp
 800dff8:	0c1b      	lsrs	r3, r3, #16
 800dffa:	eba1 0808 	sub.w	r8, r1, r8
 800dffe:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800e002:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800e006:	fa1f f888 	uxth.w	r8, r8
 800e00a:	1419      	asrs	r1, r3, #16
 800e00c:	454e      	cmp	r6, r9
 800e00e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800e012:	f84a 3b04 	str.w	r3, [sl], #4
 800e016:	d8e7      	bhi.n	800dfe8 <__mdiff+0x80>
 800e018:	1b33      	subs	r3, r6, r4
 800e01a:	3b15      	subs	r3, #21
 800e01c:	f023 0303 	bic.w	r3, r3, #3
 800e020:	3304      	adds	r3, #4
 800e022:	3415      	adds	r4, #21
 800e024:	42a6      	cmp	r6, r4
 800e026:	bf38      	it	cc
 800e028:	2304      	movcc	r3, #4
 800e02a:	441d      	add	r5, r3
 800e02c:	4473      	add	r3, lr
 800e02e:	469e      	mov	lr, r3
 800e030:	462e      	mov	r6, r5
 800e032:	4566      	cmp	r6, ip
 800e034:	d30e      	bcc.n	800e054 <__mdiff+0xec>
 800e036:	f10c 0203 	add.w	r2, ip, #3
 800e03a:	1b52      	subs	r2, r2, r5
 800e03c:	f022 0203 	bic.w	r2, r2, #3
 800e040:	3d03      	subs	r5, #3
 800e042:	45ac      	cmp	ip, r5
 800e044:	bf38      	it	cc
 800e046:	2200      	movcc	r2, #0
 800e048:	441a      	add	r2, r3
 800e04a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800e04e:	b17b      	cbz	r3, 800e070 <__mdiff+0x108>
 800e050:	6107      	str	r7, [r0, #16]
 800e052:	e7a3      	b.n	800df9c <__mdiff+0x34>
 800e054:	f856 8b04 	ldr.w	r8, [r6], #4
 800e058:	fa11 f288 	uxtah	r2, r1, r8
 800e05c:	1414      	asrs	r4, r2, #16
 800e05e:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800e062:	b292      	uxth	r2, r2
 800e064:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800e068:	f84e 2b04 	str.w	r2, [lr], #4
 800e06c:	1421      	asrs	r1, r4, #16
 800e06e:	e7e0      	b.n	800e032 <__mdiff+0xca>
 800e070:	3f01      	subs	r7, #1
 800e072:	e7ea      	b.n	800e04a <__mdiff+0xe2>
 800e074:	0800f6b8 	.word	0x0800f6b8
 800e078:	0800f744 	.word	0x0800f744

0800e07c <__ulp>:
 800e07c:	b082      	sub	sp, #8
 800e07e:	ed8d 0b00 	vstr	d0, [sp]
 800e082:	9b01      	ldr	r3, [sp, #4]
 800e084:	4912      	ldr	r1, [pc, #72]	; (800e0d0 <__ulp+0x54>)
 800e086:	4019      	ands	r1, r3
 800e088:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800e08c:	2900      	cmp	r1, #0
 800e08e:	dd05      	ble.n	800e09c <__ulp+0x20>
 800e090:	2200      	movs	r2, #0
 800e092:	460b      	mov	r3, r1
 800e094:	ec43 2b10 	vmov	d0, r2, r3
 800e098:	b002      	add	sp, #8
 800e09a:	4770      	bx	lr
 800e09c:	4249      	negs	r1, r1
 800e09e:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800e0a2:	ea4f 5021 	mov.w	r0, r1, asr #20
 800e0a6:	f04f 0200 	mov.w	r2, #0
 800e0aa:	f04f 0300 	mov.w	r3, #0
 800e0ae:	da04      	bge.n	800e0ba <__ulp+0x3e>
 800e0b0:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800e0b4:	fa41 f300 	asr.w	r3, r1, r0
 800e0b8:	e7ec      	b.n	800e094 <__ulp+0x18>
 800e0ba:	f1a0 0114 	sub.w	r1, r0, #20
 800e0be:	291e      	cmp	r1, #30
 800e0c0:	bfda      	itte	le
 800e0c2:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800e0c6:	fa20 f101 	lsrle.w	r1, r0, r1
 800e0ca:	2101      	movgt	r1, #1
 800e0cc:	460a      	mov	r2, r1
 800e0ce:	e7e1      	b.n	800e094 <__ulp+0x18>
 800e0d0:	7ff00000 	.word	0x7ff00000

0800e0d4 <__b2d>:
 800e0d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e0d6:	6905      	ldr	r5, [r0, #16]
 800e0d8:	f100 0714 	add.w	r7, r0, #20
 800e0dc:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800e0e0:	1f2e      	subs	r6, r5, #4
 800e0e2:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800e0e6:	4620      	mov	r0, r4
 800e0e8:	f7ff fd48 	bl	800db7c <__hi0bits>
 800e0ec:	f1c0 0320 	rsb	r3, r0, #32
 800e0f0:	280a      	cmp	r0, #10
 800e0f2:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800e170 <__b2d+0x9c>
 800e0f6:	600b      	str	r3, [r1, #0]
 800e0f8:	dc14      	bgt.n	800e124 <__b2d+0x50>
 800e0fa:	f1c0 0e0b 	rsb	lr, r0, #11
 800e0fe:	fa24 f10e 	lsr.w	r1, r4, lr
 800e102:	42b7      	cmp	r7, r6
 800e104:	ea41 030c 	orr.w	r3, r1, ip
 800e108:	bf34      	ite	cc
 800e10a:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800e10e:	2100      	movcs	r1, #0
 800e110:	3015      	adds	r0, #21
 800e112:	fa04 f000 	lsl.w	r0, r4, r0
 800e116:	fa21 f10e 	lsr.w	r1, r1, lr
 800e11a:	ea40 0201 	orr.w	r2, r0, r1
 800e11e:	ec43 2b10 	vmov	d0, r2, r3
 800e122:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e124:	42b7      	cmp	r7, r6
 800e126:	bf3a      	itte	cc
 800e128:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800e12c:	f1a5 0608 	subcc.w	r6, r5, #8
 800e130:	2100      	movcs	r1, #0
 800e132:	380b      	subs	r0, #11
 800e134:	d017      	beq.n	800e166 <__b2d+0x92>
 800e136:	f1c0 0c20 	rsb	ip, r0, #32
 800e13a:	fa04 f500 	lsl.w	r5, r4, r0
 800e13e:	42be      	cmp	r6, r7
 800e140:	fa21 f40c 	lsr.w	r4, r1, ip
 800e144:	ea45 0504 	orr.w	r5, r5, r4
 800e148:	bf8c      	ite	hi
 800e14a:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800e14e:	2400      	movls	r4, #0
 800e150:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800e154:	fa01 f000 	lsl.w	r0, r1, r0
 800e158:	fa24 f40c 	lsr.w	r4, r4, ip
 800e15c:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800e160:	ea40 0204 	orr.w	r2, r0, r4
 800e164:	e7db      	b.n	800e11e <__b2d+0x4a>
 800e166:	ea44 030c 	orr.w	r3, r4, ip
 800e16a:	460a      	mov	r2, r1
 800e16c:	e7d7      	b.n	800e11e <__b2d+0x4a>
 800e16e:	bf00      	nop
 800e170:	3ff00000 	.word	0x3ff00000

0800e174 <__d2b>:
 800e174:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800e178:	4689      	mov	r9, r1
 800e17a:	2101      	movs	r1, #1
 800e17c:	ec57 6b10 	vmov	r6, r7, d0
 800e180:	4690      	mov	r8, r2
 800e182:	f7ff fc09 	bl	800d998 <_Balloc>
 800e186:	4604      	mov	r4, r0
 800e188:	b930      	cbnz	r0, 800e198 <__d2b+0x24>
 800e18a:	4602      	mov	r2, r0
 800e18c:	4b25      	ldr	r3, [pc, #148]	; (800e224 <__d2b+0xb0>)
 800e18e:	4826      	ldr	r0, [pc, #152]	; (800e228 <__d2b+0xb4>)
 800e190:	f240 310a 	movw	r1, #778	; 0x30a
 800e194:	f000 fb4a 	bl	800e82c <__assert_func>
 800e198:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800e19c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800e1a0:	bb35      	cbnz	r5, 800e1f0 <__d2b+0x7c>
 800e1a2:	2e00      	cmp	r6, #0
 800e1a4:	9301      	str	r3, [sp, #4]
 800e1a6:	d028      	beq.n	800e1fa <__d2b+0x86>
 800e1a8:	4668      	mov	r0, sp
 800e1aa:	9600      	str	r6, [sp, #0]
 800e1ac:	f7ff fd06 	bl	800dbbc <__lo0bits>
 800e1b0:	9900      	ldr	r1, [sp, #0]
 800e1b2:	b300      	cbz	r0, 800e1f6 <__d2b+0x82>
 800e1b4:	9a01      	ldr	r2, [sp, #4]
 800e1b6:	f1c0 0320 	rsb	r3, r0, #32
 800e1ba:	fa02 f303 	lsl.w	r3, r2, r3
 800e1be:	430b      	orrs	r3, r1
 800e1c0:	40c2      	lsrs	r2, r0
 800e1c2:	6163      	str	r3, [r4, #20]
 800e1c4:	9201      	str	r2, [sp, #4]
 800e1c6:	9b01      	ldr	r3, [sp, #4]
 800e1c8:	61a3      	str	r3, [r4, #24]
 800e1ca:	2b00      	cmp	r3, #0
 800e1cc:	bf14      	ite	ne
 800e1ce:	2202      	movne	r2, #2
 800e1d0:	2201      	moveq	r2, #1
 800e1d2:	6122      	str	r2, [r4, #16]
 800e1d4:	b1d5      	cbz	r5, 800e20c <__d2b+0x98>
 800e1d6:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800e1da:	4405      	add	r5, r0
 800e1dc:	f8c9 5000 	str.w	r5, [r9]
 800e1e0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800e1e4:	f8c8 0000 	str.w	r0, [r8]
 800e1e8:	4620      	mov	r0, r4
 800e1ea:	b003      	add	sp, #12
 800e1ec:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e1f0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800e1f4:	e7d5      	b.n	800e1a2 <__d2b+0x2e>
 800e1f6:	6161      	str	r1, [r4, #20]
 800e1f8:	e7e5      	b.n	800e1c6 <__d2b+0x52>
 800e1fa:	a801      	add	r0, sp, #4
 800e1fc:	f7ff fcde 	bl	800dbbc <__lo0bits>
 800e200:	9b01      	ldr	r3, [sp, #4]
 800e202:	6163      	str	r3, [r4, #20]
 800e204:	2201      	movs	r2, #1
 800e206:	6122      	str	r2, [r4, #16]
 800e208:	3020      	adds	r0, #32
 800e20a:	e7e3      	b.n	800e1d4 <__d2b+0x60>
 800e20c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800e210:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800e214:	f8c9 0000 	str.w	r0, [r9]
 800e218:	6918      	ldr	r0, [r3, #16]
 800e21a:	f7ff fcaf 	bl	800db7c <__hi0bits>
 800e21e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800e222:	e7df      	b.n	800e1e4 <__d2b+0x70>
 800e224:	0800f6b8 	.word	0x0800f6b8
 800e228:	0800f744 	.word	0x0800f744

0800e22c <__ratio>:
 800e22c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e230:	4688      	mov	r8, r1
 800e232:	4669      	mov	r1, sp
 800e234:	4681      	mov	r9, r0
 800e236:	f7ff ff4d 	bl	800e0d4 <__b2d>
 800e23a:	a901      	add	r1, sp, #4
 800e23c:	4640      	mov	r0, r8
 800e23e:	ec55 4b10 	vmov	r4, r5, d0
 800e242:	ee10 aa10 	vmov	sl, s0
 800e246:	f7ff ff45 	bl	800e0d4 <__b2d>
 800e24a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800e24e:	f8d8 1010 	ldr.w	r1, [r8, #16]
 800e252:	1a59      	subs	r1, r3, r1
 800e254:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e258:	1ad3      	subs	r3, r2, r3
 800e25a:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800e25e:	ec57 6b10 	vmov	r6, r7, d0
 800e262:	2b00      	cmp	r3, #0
 800e264:	bfd6      	itet	le
 800e266:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800e26a:	462a      	movgt	r2, r5
 800e26c:	463a      	movle	r2, r7
 800e26e:	46ab      	mov	fp, r5
 800e270:	bfd6      	itet	le
 800e272:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 800e276:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 800e27a:	ee00 3a90 	vmovle	s1, r3
 800e27e:	ec4b ab17 	vmov	d7, sl, fp
 800e282:	ee87 0b00 	vdiv.f64	d0, d7, d0
 800e286:	b003      	add	sp, #12
 800e288:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800e28c <__copybits>:
 800e28c:	3901      	subs	r1, #1
 800e28e:	b570      	push	{r4, r5, r6, lr}
 800e290:	1149      	asrs	r1, r1, #5
 800e292:	6914      	ldr	r4, [r2, #16]
 800e294:	3101      	adds	r1, #1
 800e296:	f102 0314 	add.w	r3, r2, #20
 800e29a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800e29e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800e2a2:	1f05      	subs	r5, r0, #4
 800e2a4:	42a3      	cmp	r3, r4
 800e2a6:	d30c      	bcc.n	800e2c2 <__copybits+0x36>
 800e2a8:	1aa3      	subs	r3, r4, r2
 800e2aa:	3b11      	subs	r3, #17
 800e2ac:	f023 0303 	bic.w	r3, r3, #3
 800e2b0:	3211      	adds	r2, #17
 800e2b2:	42a2      	cmp	r2, r4
 800e2b4:	bf88      	it	hi
 800e2b6:	2300      	movhi	r3, #0
 800e2b8:	4418      	add	r0, r3
 800e2ba:	2300      	movs	r3, #0
 800e2bc:	4288      	cmp	r0, r1
 800e2be:	d305      	bcc.n	800e2cc <__copybits+0x40>
 800e2c0:	bd70      	pop	{r4, r5, r6, pc}
 800e2c2:	f853 6b04 	ldr.w	r6, [r3], #4
 800e2c6:	f845 6f04 	str.w	r6, [r5, #4]!
 800e2ca:	e7eb      	b.n	800e2a4 <__copybits+0x18>
 800e2cc:	f840 3b04 	str.w	r3, [r0], #4
 800e2d0:	e7f4      	b.n	800e2bc <__copybits+0x30>

0800e2d2 <__any_on>:
 800e2d2:	f100 0214 	add.w	r2, r0, #20
 800e2d6:	6900      	ldr	r0, [r0, #16]
 800e2d8:	114b      	asrs	r3, r1, #5
 800e2da:	4298      	cmp	r0, r3
 800e2dc:	b510      	push	{r4, lr}
 800e2de:	db11      	blt.n	800e304 <__any_on+0x32>
 800e2e0:	dd0a      	ble.n	800e2f8 <__any_on+0x26>
 800e2e2:	f011 011f 	ands.w	r1, r1, #31
 800e2e6:	d007      	beq.n	800e2f8 <__any_on+0x26>
 800e2e8:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800e2ec:	fa24 f001 	lsr.w	r0, r4, r1
 800e2f0:	fa00 f101 	lsl.w	r1, r0, r1
 800e2f4:	428c      	cmp	r4, r1
 800e2f6:	d10b      	bne.n	800e310 <__any_on+0x3e>
 800e2f8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800e2fc:	4293      	cmp	r3, r2
 800e2fe:	d803      	bhi.n	800e308 <__any_on+0x36>
 800e300:	2000      	movs	r0, #0
 800e302:	bd10      	pop	{r4, pc}
 800e304:	4603      	mov	r3, r0
 800e306:	e7f7      	b.n	800e2f8 <__any_on+0x26>
 800e308:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800e30c:	2900      	cmp	r1, #0
 800e30e:	d0f5      	beq.n	800e2fc <__any_on+0x2a>
 800e310:	2001      	movs	r0, #1
 800e312:	e7f6      	b.n	800e302 <__any_on+0x30>

0800e314 <_calloc_r>:
 800e314:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800e316:	fba1 2402 	umull	r2, r4, r1, r2
 800e31a:	b94c      	cbnz	r4, 800e330 <_calloc_r+0x1c>
 800e31c:	4611      	mov	r1, r2
 800e31e:	9201      	str	r2, [sp, #4]
 800e320:	f000 f87a 	bl	800e418 <_malloc_r>
 800e324:	9a01      	ldr	r2, [sp, #4]
 800e326:	4605      	mov	r5, r0
 800e328:	b930      	cbnz	r0, 800e338 <_calloc_r+0x24>
 800e32a:	4628      	mov	r0, r5
 800e32c:	b003      	add	sp, #12
 800e32e:	bd30      	pop	{r4, r5, pc}
 800e330:	220c      	movs	r2, #12
 800e332:	6002      	str	r2, [r0, #0]
 800e334:	2500      	movs	r5, #0
 800e336:	e7f8      	b.n	800e32a <_calloc_r+0x16>
 800e338:	4621      	mov	r1, r4
 800e33a:	f7fc fcd3 	bl	800ace4 <memset>
 800e33e:	e7f4      	b.n	800e32a <_calloc_r+0x16>

0800e340 <_free_r>:
 800e340:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800e342:	2900      	cmp	r1, #0
 800e344:	d044      	beq.n	800e3d0 <_free_r+0x90>
 800e346:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e34a:	9001      	str	r0, [sp, #4]
 800e34c:	2b00      	cmp	r3, #0
 800e34e:	f1a1 0404 	sub.w	r4, r1, #4
 800e352:	bfb8      	it	lt
 800e354:	18e4      	addlt	r4, r4, r3
 800e356:	f000 fab3 	bl	800e8c0 <__malloc_lock>
 800e35a:	4a1e      	ldr	r2, [pc, #120]	; (800e3d4 <_free_r+0x94>)
 800e35c:	9801      	ldr	r0, [sp, #4]
 800e35e:	6813      	ldr	r3, [r2, #0]
 800e360:	b933      	cbnz	r3, 800e370 <_free_r+0x30>
 800e362:	6063      	str	r3, [r4, #4]
 800e364:	6014      	str	r4, [r2, #0]
 800e366:	b003      	add	sp, #12
 800e368:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800e36c:	f000 baae 	b.w	800e8cc <__malloc_unlock>
 800e370:	42a3      	cmp	r3, r4
 800e372:	d908      	bls.n	800e386 <_free_r+0x46>
 800e374:	6825      	ldr	r5, [r4, #0]
 800e376:	1961      	adds	r1, r4, r5
 800e378:	428b      	cmp	r3, r1
 800e37a:	bf01      	itttt	eq
 800e37c:	6819      	ldreq	r1, [r3, #0]
 800e37e:	685b      	ldreq	r3, [r3, #4]
 800e380:	1949      	addeq	r1, r1, r5
 800e382:	6021      	streq	r1, [r4, #0]
 800e384:	e7ed      	b.n	800e362 <_free_r+0x22>
 800e386:	461a      	mov	r2, r3
 800e388:	685b      	ldr	r3, [r3, #4]
 800e38a:	b10b      	cbz	r3, 800e390 <_free_r+0x50>
 800e38c:	42a3      	cmp	r3, r4
 800e38e:	d9fa      	bls.n	800e386 <_free_r+0x46>
 800e390:	6811      	ldr	r1, [r2, #0]
 800e392:	1855      	adds	r5, r2, r1
 800e394:	42a5      	cmp	r5, r4
 800e396:	d10b      	bne.n	800e3b0 <_free_r+0x70>
 800e398:	6824      	ldr	r4, [r4, #0]
 800e39a:	4421      	add	r1, r4
 800e39c:	1854      	adds	r4, r2, r1
 800e39e:	42a3      	cmp	r3, r4
 800e3a0:	6011      	str	r1, [r2, #0]
 800e3a2:	d1e0      	bne.n	800e366 <_free_r+0x26>
 800e3a4:	681c      	ldr	r4, [r3, #0]
 800e3a6:	685b      	ldr	r3, [r3, #4]
 800e3a8:	6053      	str	r3, [r2, #4]
 800e3aa:	4421      	add	r1, r4
 800e3ac:	6011      	str	r1, [r2, #0]
 800e3ae:	e7da      	b.n	800e366 <_free_r+0x26>
 800e3b0:	d902      	bls.n	800e3b8 <_free_r+0x78>
 800e3b2:	230c      	movs	r3, #12
 800e3b4:	6003      	str	r3, [r0, #0]
 800e3b6:	e7d6      	b.n	800e366 <_free_r+0x26>
 800e3b8:	6825      	ldr	r5, [r4, #0]
 800e3ba:	1961      	adds	r1, r4, r5
 800e3bc:	428b      	cmp	r3, r1
 800e3be:	bf04      	itt	eq
 800e3c0:	6819      	ldreq	r1, [r3, #0]
 800e3c2:	685b      	ldreq	r3, [r3, #4]
 800e3c4:	6063      	str	r3, [r4, #4]
 800e3c6:	bf04      	itt	eq
 800e3c8:	1949      	addeq	r1, r1, r5
 800e3ca:	6021      	streq	r1, [r4, #0]
 800e3cc:	6054      	str	r4, [r2, #4]
 800e3ce:	e7ca      	b.n	800e366 <_free_r+0x26>
 800e3d0:	b003      	add	sp, #12
 800e3d2:	bd30      	pop	{r4, r5, pc}
 800e3d4:	20004da8 	.word	0x20004da8

0800e3d8 <sbrk_aligned>:
 800e3d8:	b570      	push	{r4, r5, r6, lr}
 800e3da:	4e0e      	ldr	r6, [pc, #56]	; (800e414 <sbrk_aligned+0x3c>)
 800e3dc:	460c      	mov	r4, r1
 800e3de:	6831      	ldr	r1, [r6, #0]
 800e3e0:	4605      	mov	r5, r0
 800e3e2:	b911      	cbnz	r1, 800e3ea <sbrk_aligned+0x12>
 800e3e4:	f000 f9f0 	bl	800e7c8 <_sbrk_r>
 800e3e8:	6030      	str	r0, [r6, #0]
 800e3ea:	4621      	mov	r1, r4
 800e3ec:	4628      	mov	r0, r5
 800e3ee:	f000 f9eb 	bl	800e7c8 <_sbrk_r>
 800e3f2:	1c43      	adds	r3, r0, #1
 800e3f4:	d00a      	beq.n	800e40c <sbrk_aligned+0x34>
 800e3f6:	1cc4      	adds	r4, r0, #3
 800e3f8:	f024 0403 	bic.w	r4, r4, #3
 800e3fc:	42a0      	cmp	r0, r4
 800e3fe:	d007      	beq.n	800e410 <sbrk_aligned+0x38>
 800e400:	1a21      	subs	r1, r4, r0
 800e402:	4628      	mov	r0, r5
 800e404:	f000 f9e0 	bl	800e7c8 <_sbrk_r>
 800e408:	3001      	adds	r0, #1
 800e40a:	d101      	bne.n	800e410 <sbrk_aligned+0x38>
 800e40c:	f04f 34ff 	mov.w	r4, #4294967295
 800e410:	4620      	mov	r0, r4
 800e412:	bd70      	pop	{r4, r5, r6, pc}
 800e414:	20004dac 	.word	0x20004dac

0800e418 <_malloc_r>:
 800e418:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e41c:	1ccd      	adds	r5, r1, #3
 800e41e:	f025 0503 	bic.w	r5, r5, #3
 800e422:	3508      	adds	r5, #8
 800e424:	2d0c      	cmp	r5, #12
 800e426:	bf38      	it	cc
 800e428:	250c      	movcc	r5, #12
 800e42a:	2d00      	cmp	r5, #0
 800e42c:	4607      	mov	r7, r0
 800e42e:	db01      	blt.n	800e434 <_malloc_r+0x1c>
 800e430:	42a9      	cmp	r1, r5
 800e432:	d905      	bls.n	800e440 <_malloc_r+0x28>
 800e434:	230c      	movs	r3, #12
 800e436:	603b      	str	r3, [r7, #0]
 800e438:	2600      	movs	r6, #0
 800e43a:	4630      	mov	r0, r6
 800e43c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e440:	4e2e      	ldr	r6, [pc, #184]	; (800e4fc <_malloc_r+0xe4>)
 800e442:	f000 fa3d 	bl	800e8c0 <__malloc_lock>
 800e446:	6833      	ldr	r3, [r6, #0]
 800e448:	461c      	mov	r4, r3
 800e44a:	bb34      	cbnz	r4, 800e49a <_malloc_r+0x82>
 800e44c:	4629      	mov	r1, r5
 800e44e:	4638      	mov	r0, r7
 800e450:	f7ff ffc2 	bl	800e3d8 <sbrk_aligned>
 800e454:	1c43      	adds	r3, r0, #1
 800e456:	4604      	mov	r4, r0
 800e458:	d14d      	bne.n	800e4f6 <_malloc_r+0xde>
 800e45a:	6834      	ldr	r4, [r6, #0]
 800e45c:	4626      	mov	r6, r4
 800e45e:	2e00      	cmp	r6, #0
 800e460:	d140      	bne.n	800e4e4 <_malloc_r+0xcc>
 800e462:	6823      	ldr	r3, [r4, #0]
 800e464:	4631      	mov	r1, r6
 800e466:	4638      	mov	r0, r7
 800e468:	eb04 0803 	add.w	r8, r4, r3
 800e46c:	f000 f9ac 	bl	800e7c8 <_sbrk_r>
 800e470:	4580      	cmp	r8, r0
 800e472:	d13a      	bne.n	800e4ea <_malloc_r+0xd2>
 800e474:	6821      	ldr	r1, [r4, #0]
 800e476:	3503      	adds	r5, #3
 800e478:	1a6d      	subs	r5, r5, r1
 800e47a:	f025 0503 	bic.w	r5, r5, #3
 800e47e:	3508      	adds	r5, #8
 800e480:	2d0c      	cmp	r5, #12
 800e482:	bf38      	it	cc
 800e484:	250c      	movcc	r5, #12
 800e486:	4629      	mov	r1, r5
 800e488:	4638      	mov	r0, r7
 800e48a:	f7ff ffa5 	bl	800e3d8 <sbrk_aligned>
 800e48e:	3001      	adds	r0, #1
 800e490:	d02b      	beq.n	800e4ea <_malloc_r+0xd2>
 800e492:	6823      	ldr	r3, [r4, #0]
 800e494:	442b      	add	r3, r5
 800e496:	6023      	str	r3, [r4, #0]
 800e498:	e00e      	b.n	800e4b8 <_malloc_r+0xa0>
 800e49a:	6822      	ldr	r2, [r4, #0]
 800e49c:	1b52      	subs	r2, r2, r5
 800e49e:	d41e      	bmi.n	800e4de <_malloc_r+0xc6>
 800e4a0:	2a0b      	cmp	r2, #11
 800e4a2:	d916      	bls.n	800e4d2 <_malloc_r+0xba>
 800e4a4:	1961      	adds	r1, r4, r5
 800e4a6:	42a3      	cmp	r3, r4
 800e4a8:	6025      	str	r5, [r4, #0]
 800e4aa:	bf18      	it	ne
 800e4ac:	6059      	strne	r1, [r3, #4]
 800e4ae:	6863      	ldr	r3, [r4, #4]
 800e4b0:	bf08      	it	eq
 800e4b2:	6031      	streq	r1, [r6, #0]
 800e4b4:	5162      	str	r2, [r4, r5]
 800e4b6:	604b      	str	r3, [r1, #4]
 800e4b8:	4638      	mov	r0, r7
 800e4ba:	f104 060b 	add.w	r6, r4, #11
 800e4be:	f000 fa05 	bl	800e8cc <__malloc_unlock>
 800e4c2:	f026 0607 	bic.w	r6, r6, #7
 800e4c6:	1d23      	adds	r3, r4, #4
 800e4c8:	1af2      	subs	r2, r6, r3
 800e4ca:	d0b6      	beq.n	800e43a <_malloc_r+0x22>
 800e4cc:	1b9b      	subs	r3, r3, r6
 800e4ce:	50a3      	str	r3, [r4, r2]
 800e4d0:	e7b3      	b.n	800e43a <_malloc_r+0x22>
 800e4d2:	6862      	ldr	r2, [r4, #4]
 800e4d4:	42a3      	cmp	r3, r4
 800e4d6:	bf0c      	ite	eq
 800e4d8:	6032      	streq	r2, [r6, #0]
 800e4da:	605a      	strne	r2, [r3, #4]
 800e4dc:	e7ec      	b.n	800e4b8 <_malloc_r+0xa0>
 800e4de:	4623      	mov	r3, r4
 800e4e0:	6864      	ldr	r4, [r4, #4]
 800e4e2:	e7b2      	b.n	800e44a <_malloc_r+0x32>
 800e4e4:	4634      	mov	r4, r6
 800e4e6:	6876      	ldr	r6, [r6, #4]
 800e4e8:	e7b9      	b.n	800e45e <_malloc_r+0x46>
 800e4ea:	230c      	movs	r3, #12
 800e4ec:	603b      	str	r3, [r7, #0]
 800e4ee:	4638      	mov	r0, r7
 800e4f0:	f000 f9ec 	bl	800e8cc <__malloc_unlock>
 800e4f4:	e7a1      	b.n	800e43a <_malloc_r+0x22>
 800e4f6:	6025      	str	r5, [r4, #0]
 800e4f8:	e7de      	b.n	800e4b8 <_malloc_r+0xa0>
 800e4fa:	bf00      	nop
 800e4fc:	20004da8 	.word	0x20004da8

0800e500 <__ssputs_r>:
 800e500:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e504:	688e      	ldr	r6, [r1, #8]
 800e506:	429e      	cmp	r6, r3
 800e508:	4682      	mov	sl, r0
 800e50a:	460c      	mov	r4, r1
 800e50c:	4690      	mov	r8, r2
 800e50e:	461f      	mov	r7, r3
 800e510:	d838      	bhi.n	800e584 <__ssputs_r+0x84>
 800e512:	898a      	ldrh	r2, [r1, #12]
 800e514:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800e518:	d032      	beq.n	800e580 <__ssputs_r+0x80>
 800e51a:	6825      	ldr	r5, [r4, #0]
 800e51c:	6909      	ldr	r1, [r1, #16]
 800e51e:	eba5 0901 	sub.w	r9, r5, r1
 800e522:	6965      	ldr	r5, [r4, #20]
 800e524:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e528:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800e52c:	3301      	adds	r3, #1
 800e52e:	444b      	add	r3, r9
 800e530:	106d      	asrs	r5, r5, #1
 800e532:	429d      	cmp	r5, r3
 800e534:	bf38      	it	cc
 800e536:	461d      	movcc	r5, r3
 800e538:	0553      	lsls	r3, r2, #21
 800e53a:	d531      	bpl.n	800e5a0 <__ssputs_r+0xa0>
 800e53c:	4629      	mov	r1, r5
 800e53e:	f7ff ff6b 	bl	800e418 <_malloc_r>
 800e542:	4606      	mov	r6, r0
 800e544:	b950      	cbnz	r0, 800e55c <__ssputs_r+0x5c>
 800e546:	230c      	movs	r3, #12
 800e548:	f8ca 3000 	str.w	r3, [sl]
 800e54c:	89a3      	ldrh	r3, [r4, #12]
 800e54e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e552:	81a3      	strh	r3, [r4, #12]
 800e554:	f04f 30ff 	mov.w	r0, #4294967295
 800e558:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e55c:	6921      	ldr	r1, [r4, #16]
 800e55e:	464a      	mov	r2, r9
 800e560:	f7fc fbb2 	bl	800acc8 <memcpy>
 800e564:	89a3      	ldrh	r3, [r4, #12]
 800e566:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800e56a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e56e:	81a3      	strh	r3, [r4, #12]
 800e570:	6126      	str	r6, [r4, #16]
 800e572:	6165      	str	r5, [r4, #20]
 800e574:	444e      	add	r6, r9
 800e576:	eba5 0509 	sub.w	r5, r5, r9
 800e57a:	6026      	str	r6, [r4, #0]
 800e57c:	60a5      	str	r5, [r4, #8]
 800e57e:	463e      	mov	r6, r7
 800e580:	42be      	cmp	r6, r7
 800e582:	d900      	bls.n	800e586 <__ssputs_r+0x86>
 800e584:	463e      	mov	r6, r7
 800e586:	6820      	ldr	r0, [r4, #0]
 800e588:	4632      	mov	r2, r6
 800e58a:	4641      	mov	r1, r8
 800e58c:	f000 f97e 	bl	800e88c <memmove>
 800e590:	68a3      	ldr	r3, [r4, #8]
 800e592:	1b9b      	subs	r3, r3, r6
 800e594:	60a3      	str	r3, [r4, #8]
 800e596:	6823      	ldr	r3, [r4, #0]
 800e598:	4433      	add	r3, r6
 800e59a:	6023      	str	r3, [r4, #0]
 800e59c:	2000      	movs	r0, #0
 800e59e:	e7db      	b.n	800e558 <__ssputs_r+0x58>
 800e5a0:	462a      	mov	r2, r5
 800e5a2:	f000 f999 	bl	800e8d8 <_realloc_r>
 800e5a6:	4606      	mov	r6, r0
 800e5a8:	2800      	cmp	r0, #0
 800e5aa:	d1e1      	bne.n	800e570 <__ssputs_r+0x70>
 800e5ac:	6921      	ldr	r1, [r4, #16]
 800e5ae:	4650      	mov	r0, sl
 800e5b0:	f7ff fec6 	bl	800e340 <_free_r>
 800e5b4:	e7c7      	b.n	800e546 <__ssputs_r+0x46>
	...

0800e5b8 <_svfiprintf_r>:
 800e5b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e5bc:	4698      	mov	r8, r3
 800e5be:	898b      	ldrh	r3, [r1, #12]
 800e5c0:	061b      	lsls	r3, r3, #24
 800e5c2:	b09d      	sub	sp, #116	; 0x74
 800e5c4:	4607      	mov	r7, r0
 800e5c6:	460d      	mov	r5, r1
 800e5c8:	4614      	mov	r4, r2
 800e5ca:	d50e      	bpl.n	800e5ea <_svfiprintf_r+0x32>
 800e5cc:	690b      	ldr	r3, [r1, #16]
 800e5ce:	b963      	cbnz	r3, 800e5ea <_svfiprintf_r+0x32>
 800e5d0:	2140      	movs	r1, #64	; 0x40
 800e5d2:	f7ff ff21 	bl	800e418 <_malloc_r>
 800e5d6:	6028      	str	r0, [r5, #0]
 800e5d8:	6128      	str	r0, [r5, #16]
 800e5da:	b920      	cbnz	r0, 800e5e6 <_svfiprintf_r+0x2e>
 800e5dc:	230c      	movs	r3, #12
 800e5de:	603b      	str	r3, [r7, #0]
 800e5e0:	f04f 30ff 	mov.w	r0, #4294967295
 800e5e4:	e0d1      	b.n	800e78a <_svfiprintf_r+0x1d2>
 800e5e6:	2340      	movs	r3, #64	; 0x40
 800e5e8:	616b      	str	r3, [r5, #20]
 800e5ea:	2300      	movs	r3, #0
 800e5ec:	9309      	str	r3, [sp, #36]	; 0x24
 800e5ee:	2320      	movs	r3, #32
 800e5f0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800e5f4:	f8cd 800c 	str.w	r8, [sp, #12]
 800e5f8:	2330      	movs	r3, #48	; 0x30
 800e5fa:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800e7a4 <_svfiprintf_r+0x1ec>
 800e5fe:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800e602:	f04f 0901 	mov.w	r9, #1
 800e606:	4623      	mov	r3, r4
 800e608:	469a      	mov	sl, r3
 800e60a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e60e:	b10a      	cbz	r2, 800e614 <_svfiprintf_r+0x5c>
 800e610:	2a25      	cmp	r2, #37	; 0x25
 800e612:	d1f9      	bne.n	800e608 <_svfiprintf_r+0x50>
 800e614:	ebba 0b04 	subs.w	fp, sl, r4
 800e618:	d00b      	beq.n	800e632 <_svfiprintf_r+0x7a>
 800e61a:	465b      	mov	r3, fp
 800e61c:	4622      	mov	r2, r4
 800e61e:	4629      	mov	r1, r5
 800e620:	4638      	mov	r0, r7
 800e622:	f7ff ff6d 	bl	800e500 <__ssputs_r>
 800e626:	3001      	adds	r0, #1
 800e628:	f000 80aa 	beq.w	800e780 <_svfiprintf_r+0x1c8>
 800e62c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e62e:	445a      	add	r2, fp
 800e630:	9209      	str	r2, [sp, #36]	; 0x24
 800e632:	f89a 3000 	ldrb.w	r3, [sl]
 800e636:	2b00      	cmp	r3, #0
 800e638:	f000 80a2 	beq.w	800e780 <_svfiprintf_r+0x1c8>
 800e63c:	2300      	movs	r3, #0
 800e63e:	f04f 32ff 	mov.w	r2, #4294967295
 800e642:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e646:	f10a 0a01 	add.w	sl, sl, #1
 800e64a:	9304      	str	r3, [sp, #16]
 800e64c:	9307      	str	r3, [sp, #28]
 800e64e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800e652:	931a      	str	r3, [sp, #104]	; 0x68
 800e654:	4654      	mov	r4, sl
 800e656:	2205      	movs	r2, #5
 800e658:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e65c:	4851      	ldr	r0, [pc, #324]	; (800e7a4 <_svfiprintf_r+0x1ec>)
 800e65e:	f7f1 fdf7 	bl	8000250 <memchr>
 800e662:	9a04      	ldr	r2, [sp, #16]
 800e664:	b9d8      	cbnz	r0, 800e69e <_svfiprintf_r+0xe6>
 800e666:	06d0      	lsls	r0, r2, #27
 800e668:	bf44      	itt	mi
 800e66a:	2320      	movmi	r3, #32
 800e66c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e670:	0711      	lsls	r1, r2, #28
 800e672:	bf44      	itt	mi
 800e674:	232b      	movmi	r3, #43	; 0x2b
 800e676:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e67a:	f89a 3000 	ldrb.w	r3, [sl]
 800e67e:	2b2a      	cmp	r3, #42	; 0x2a
 800e680:	d015      	beq.n	800e6ae <_svfiprintf_r+0xf6>
 800e682:	9a07      	ldr	r2, [sp, #28]
 800e684:	4654      	mov	r4, sl
 800e686:	2000      	movs	r0, #0
 800e688:	f04f 0c0a 	mov.w	ip, #10
 800e68c:	4621      	mov	r1, r4
 800e68e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e692:	3b30      	subs	r3, #48	; 0x30
 800e694:	2b09      	cmp	r3, #9
 800e696:	d94e      	bls.n	800e736 <_svfiprintf_r+0x17e>
 800e698:	b1b0      	cbz	r0, 800e6c8 <_svfiprintf_r+0x110>
 800e69a:	9207      	str	r2, [sp, #28]
 800e69c:	e014      	b.n	800e6c8 <_svfiprintf_r+0x110>
 800e69e:	eba0 0308 	sub.w	r3, r0, r8
 800e6a2:	fa09 f303 	lsl.w	r3, r9, r3
 800e6a6:	4313      	orrs	r3, r2
 800e6a8:	9304      	str	r3, [sp, #16]
 800e6aa:	46a2      	mov	sl, r4
 800e6ac:	e7d2      	b.n	800e654 <_svfiprintf_r+0x9c>
 800e6ae:	9b03      	ldr	r3, [sp, #12]
 800e6b0:	1d19      	adds	r1, r3, #4
 800e6b2:	681b      	ldr	r3, [r3, #0]
 800e6b4:	9103      	str	r1, [sp, #12]
 800e6b6:	2b00      	cmp	r3, #0
 800e6b8:	bfbb      	ittet	lt
 800e6ba:	425b      	neglt	r3, r3
 800e6bc:	f042 0202 	orrlt.w	r2, r2, #2
 800e6c0:	9307      	strge	r3, [sp, #28]
 800e6c2:	9307      	strlt	r3, [sp, #28]
 800e6c4:	bfb8      	it	lt
 800e6c6:	9204      	strlt	r2, [sp, #16]
 800e6c8:	7823      	ldrb	r3, [r4, #0]
 800e6ca:	2b2e      	cmp	r3, #46	; 0x2e
 800e6cc:	d10c      	bne.n	800e6e8 <_svfiprintf_r+0x130>
 800e6ce:	7863      	ldrb	r3, [r4, #1]
 800e6d0:	2b2a      	cmp	r3, #42	; 0x2a
 800e6d2:	d135      	bne.n	800e740 <_svfiprintf_r+0x188>
 800e6d4:	9b03      	ldr	r3, [sp, #12]
 800e6d6:	1d1a      	adds	r2, r3, #4
 800e6d8:	681b      	ldr	r3, [r3, #0]
 800e6da:	9203      	str	r2, [sp, #12]
 800e6dc:	2b00      	cmp	r3, #0
 800e6de:	bfb8      	it	lt
 800e6e0:	f04f 33ff 	movlt.w	r3, #4294967295
 800e6e4:	3402      	adds	r4, #2
 800e6e6:	9305      	str	r3, [sp, #20]
 800e6e8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800e7b4 <_svfiprintf_r+0x1fc>
 800e6ec:	7821      	ldrb	r1, [r4, #0]
 800e6ee:	2203      	movs	r2, #3
 800e6f0:	4650      	mov	r0, sl
 800e6f2:	f7f1 fdad 	bl	8000250 <memchr>
 800e6f6:	b140      	cbz	r0, 800e70a <_svfiprintf_r+0x152>
 800e6f8:	2340      	movs	r3, #64	; 0x40
 800e6fa:	eba0 000a 	sub.w	r0, r0, sl
 800e6fe:	fa03 f000 	lsl.w	r0, r3, r0
 800e702:	9b04      	ldr	r3, [sp, #16]
 800e704:	4303      	orrs	r3, r0
 800e706:	3401      	adds	r4, #1
 800e708:	9304      	str	r3, [sp, #16]
 800e70a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e70e:	4826      	ldr	r0, [pc, #152]	; (800e7a8 <_svfiprintf_r+0x1f0>)
 800e710:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800e714:	2206      	movs	r2, #6
 800e716:	f7f1 fd9b 	bl	8000250 <memchr>
 800e71a:	2800      	cmp	r0, #0
 800e71c:	d038      	beq.n	800e790 <_svfiprintf_r+0x1d8>
 800e71e:	4b23      	ldr	r3, [pc, #140]	; (800e7ac <_svfiprintf_r+0x1f4>)
 800e720:	bb1b      	cbnz	r3, 800e76a <_svfiprintf_r+0x1b2>
 800e722:	9b03      	ldr	r3, [sp, #12]
 800e724:	3307      	adds	r3, #7
 800e726:	f023 0307 	bic.w	r3, r3, #7
 800e72a:	3308      	adds	r3, #8
 800e72c:	9303      	str	r3, [sp, #12]
 800e72e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e730:	4433      	add	r3, r6
 800e732:	9309      	str	r3, [sp, #36]	; 0x24
 800e734:	e767      	b.n	800e606 <_svfiprintf_r+0x4e>
 800e736:	fb0c 3202 	mla	r2, ip, r2, r3
 800e73a:	460c      	mov	r4, r1
 800e73c:	2001      	movs	r0, #1
 800e73e:	e7a5      	b.n	800e68c <_svfiprintf_r+0xd4>
 800e740:	2300      	movs	r3, #0
 800e742:	3401      	adds	r4, #1
 800e744:	9305      	str	r3, [sp, #20]
 800e746:	4619      	mov	r1, r3
 800e748:	f04f 0c0a 	mov.w	ip, #10
 800e74c:	4620      	mov	r0, r4
 800e74e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e752:	3a30      	subs	r2, #48	; 0x30
 800e754:	2a09      	cmp	r2, #9
 800e756:	d903      	bls.n	800e760 <_svfiprintf_r+0x1a8>
 800e758:	2b00      	cmp	r3, #0
 800e75a:	d0c5      	beq.n	800e6e8 <_svfiprintf_r+0x130>
 800e75c:	9105      	str	r1, [sp, #20]
 800e75e:	e7c3      	b.n	800e6e8 <_svfiprintf_r+0x130>
 800e760:	fb0c 2101 	mla	r1, ip, r1, r2
 800e764:	4604      	mov	r4, r0
 800e766:	2301      	movs	r3, #1
 800e768:	e7f0      	b.n	800e74c <_svfiprintf_r+0x194>
 800e76a:	ab03      	add	r3, sp, #12
 800e76c:	9300      	str	r3, [sp, #0]
 800e76e:	462a      	mov	r2, r5
 800e770:	4b0f      	ldr	r3, [pc, #60]	; (800e7b0 <_svfiprintf_r+0x1f8>)
 800e772:	a904      	add	r1, sp, #16
 800e774:	4638      	mov	r0, r7
 800e776:	f7fc fb4f 	bl	800ae18 <_printf_float>
 800e77a:	1c42      	adds	r2, r0, #1
 800e77c:	4606      	mov	r6, r0
 800e77e:	d1d6      	bne.n	800e72e <_svfiprintf_r+0x176>
 800e780:	89ab      	ldrh	r3, [r5, #12]
 800e782:	065b      	lsls	r3, r3, #25
 800e784:	f53f af2c 	bmi.w	800e5e0 <_svfiprintf_r+0x28>
 800e788:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e78a:	b01d      	add	sp, #116	; 0x74
 800e78c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e790:	ab03      	add	r3, sp, #12
 800e792:	9300      	str	r3, [sp, #0]
 800e794:	462a      	mov	r2, r5
 800e796:	4b06      	ldr	r3, [pc, #24]	; (800e7b0 <_svfiprintf_r+0x1f8>)
 800e798:	a904      	add	r1, sp, #16
 800e79a:	4638      	mov	r0, r7
 800e79c:	f7fc fdc8 	bl	800b330 <_printf_i>
 800e7a0:	e7eb      	b.n	800e77a <_svfiprintf_r+0x1c2>
 800e7a2:	bf00      	nop
 800e7a4:	0800f89c 	.word	0x0800f89c
 800e7a8:	0800f8a6 	.word	0x0800f8a6
 800e7ac:	0800ae19 	.word	0x0800ae19
 800e7b0:	0800e501 	.word	0x0800e501
 800e7b4:	0800f8a2 	.word	0x0800f8a2

0800e7b8 <nan>:
 800e7b8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800e7c0 <nan+0x8>
 800e7bc:	4770      	bx	lr
 800e7be:	bf00      	nop
 800e7c0:	00000000 	.word	0x00000000
 800e7c4:	7ff80000 	.word	0x7ff80000

0800e7c8 <_sbrk_r>:
 800e7c8:	b538      	push	{r3, r4, r5, lr}
 800e7ca:	4d06      	ldr	r5, [pc, #24]	; (800e7e4 <_sbrk_r+0x1c>)
 800e7cc:	2300      	movs	r3, #0
 800e7ce:	4604      	mov	r4, r0
 800e7d0:	4608      	mov	r0, r1
 800e7d2:	602b      	str	r3, [r5, #0]
 800e7d4:	f7f3 fdea 	bl	80023ac <_sbrk>
 800e7d8:	1c43      	adds	r3, r0, #1
 800e7da:	d102      	bne.n	800e7e2 <_sbrk_r+0x1a>
 800e7dc:	682b      	ldr	r3, [r5, #0]
 800e7de:	b103      	cbz	r3, 800e7e2 <_sbrk_r+0x1a>
 800e7e0:	6023      	str	r3, [r4, #0]
 800e7e2:	bd38      	pop	{r3, r4, r5, pc}
 800e7e4:	20004db0 	.word	0x20004db0

0800e7e8 <strncmp>:
 800e7e8:	b510      	push	{r4, lr}
 800e7ea:	b17a      	cbz	r2, 800e80c <strncmp+0x24>
 800e7ec:	4603      	mov	r3, r0
 800e7ee:	3901      	subs	r1, #1
 800e7f0:	1884      	adds	r4, r0, r2
 800e7f2:	f813 0b01 	ldrb.w	r0, [r3], #1
 800e7f6:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800e7fa:	4290      	cmp	r0, r2
 800e7fc:	d101      	bne.n	800e802 <strncmp+0x1a>
 800e7fe:	42a3      	cmp	r3, r4
 800e800:	d101      	bne.n	800e806 <strncmp+0x1e>
 800e802:	1a80      	subs	r0, r0, r2
 800e804:	bd10      	pop	{r4, pc}
 800e806:	2800      	cmp	r0, #0
 800e808:	d1f3      	bne.n	800e7f2 <strncmp+0xa>
 800e80a:	e7fa      	b.n	800e802 <strncmp+0x1a>
 800e80c:	4610      	mov	r0, r2
 800e80e:	e7f9      	b.n	800e804 <strncmp+0x1c>

0800e810 <__ascii_wctomb>:
 800e810:	b149      	cbz	r1, 800e826 <__ascii_wctomb+0x16>
 800e812:	2aff      	cmp	r2, #255	; 0xff
 800e814:	bf85      	ittet	hi
 800e816:	238a      	movhi	r3, #138	; 0x8a
 800e818:	6003      	strhi	r3, [r0, #0]
 800e81a:	700a      	strbls	r2, [r1, #0]
 800e81c:	f04f 30ff 	movhi.w	r0, #4294967295
 800e820:	bf98      	it	ls
 800e822:	2001      	movls	r0, #1
 800e824:	4770      	bx	lr
 800e826:	4608      	mov	r0, r1
 800e828:	4770      	bx	lr
	...

0800e82c <__assert_func>:
 800e82c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800e82e:	4614      	mov	r4, r2
 800e830:	461a      	mov	r2, r3
 800e832:	4b09      	ldr	r3, [pc, #36]	; (800e858 <__assert_func+0x2c>)
 800e834:	681b      	ldr	r3, [r3, #0]
 800e836:	4605      	mov	r5, r0
 800e838:	68d8      	ldr	r0, [r3, #12]
 800e83a:	b14c      	cbz	r4, 800e850 <__assert_func+0x24>
 800e83c:	4b07      	ldr	r3, [pc, #28]	; (800e85c <__assert_func+0x30>)
 800e83e:	9100      	str	r1, [sp, #0]
 800e840:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800e844:	4906      	ldr	r1, [pc, #24]	; (800e860 <__assert_func+0x34>)
 800e846:	462b      	mov	r3, r5
 800e848:	f000 f80e 	bl	800e868 <fiprintf>
 800e84c:	f000 fa8c 	bl	800ed68 <abort>
 800e850:	4b04      	ldr	r3, [pc, #16]	; (800e864 <__assert_func+0x38>)
 800e852:	461c      	mov	r4, r3
 800e854:	e7f3      	b.n	800e83e <__assert_func+0x12>
 800e856:	bf00      	nop
 800e858:	20000014 	.word	0x20000014
 800e85c:	0800f8ad 	.word	0x0800f8ad
 800e860:	0800f8ba 	.word	0x0800f8ba
 800e864:	0800f8e8 	.word	0x0800f8e8

0800e868 <fiprintf>:
 800e868:	b40e      	push	{r1, r2, r3}
 800e86a:	b503      	push	{r0, r1, lr}
 800e86c:	4601      	mov	r1, r0
 800e86e:	ab03      	add	r3, sp, #12
 800e870:	4805      	ldr	r0, [pc, #20]	; (800e888 <fiprintf+0x20>)
 800e872:	f853 2b04 	ldr.w	r2, [r3], #4
 800e876:	6800      	ldr	r0, [r0, #0]
 800e878:	9301      	str	r3, [sp, #4]
 800e87a:	f000 f885 	bl	800e988 <_vfiprintf_r>
 800e87e:	b002      	add	sp, #8
 800e880:	f85d eb04 	ldr.w	lr, [sp], #4
 800e884:	b003      	add	sp, #12
 800e886:	4770      	bx	lr
 800e888:	20000014 	.word	0x20000014

0800e88c <memmove>:
 800e88c:	4288      	cmp	r0, r1
 800e88e:	b510      	push	{r4, lr}
 800e890:	eb01 0402 	add.w	r4, r1, r2
 800e894:	d902      	bls.n	800e89c <memmove+0x10>
 800e896:	4284      	cmp	r4, r0
 800e898:	4623      	mov	r3, r4
 800e89a:	d807      	bhi.n	800e8ac <memmove+0x20>
 800e89c:	1e43      	subs	r3, r0, #1
 800e89e:	42a1      	cmp	r1, r4
 800e8a0:	d008      	beq.n	800e8b4 <memmove+0x28>
 800e8a2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e8a6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e8aa:	e7f8      	b.n	800e89e <memmove+0x12>
 800e8ac:	4402      	add	r2, r0
 800e8ae:	4601      	mov	r1, r0
 800e8b0:	428a      	cmp	r2, r1
 800e8b2:	d100      	bne.n	800e8b6 <memmove+0x2a>
 800e8b4:	bd10      	pop	{r4, pc}
 800e8b6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e8ba:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800e8be:	e7f7      	b.n	800e8b0 <memmove+0x24>

0800e8c0 <__malloc_lock>:
 800e8c0:	4801      	ldr	r0, [pc, #4]	; (800e8c8 <__malloc_lock+0x8>)
 800e8c2:	f000 bc11 	b.w	800f0e8 <__retarget_lock_acquire_recursive>
 800e8c6:	bf00      	nop
 800e8c8:	20004db4 	.word	0x20004db4

0800e8cc <__malloc_unlock>:
 800e8cc:	4801      	ldr	r0, [pc, #4]	; (800e8d4 <__malloc_unlock+0x8>)
 800e8ce:	f000 bc0c 	b.w	800f0ea <__retarget_lock_release_recursive>
 800e8d2:	bf00      	nop
 800e8d4:	20004db4 	.word	0x20004db4

0800e8d8 <_realloc_r>:
 800e8d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e8dc:	4680      	mov	r8, r0
 800e8de:	4614      	mov	r4, r2
 800e8e0:	460e      	mov	r6, r1
 800e8e2:	b921      	cbnz	r1, 800e8ee <_realloc_r+0x16>
 800e8e4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e8e8:	4611      	mov	r1, r2
 800e8ea:	f7ff bd95 	b.w	800e418 <_malloc_r>
 800e8ee:	b92a      	cbnz	r2, 800e8fc <_realloc_r+0x24>
 800e8f0:	f7ff fd26 	bl	800e340 <_free_r>
 800e8f4:	4625      	mov	r5, r4
 800e8f6:	4628      	mov	r0, r5
 800e8f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e8fc:	f000 fc5c 	bl	800f1b8 <_malloc_usable_size_r>
 800e900:	4284      	cmp	r4, r0
 800e902:	4607      	mov	r7, r0
 800e904:	d802      	bhi.n	800e90c <_realloc_r+0x34>
 800e906:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800e90a:	d812      	bhi.n	800e932 <_realloc_r+0x5a>
 800e90c:	4621      	mov	r1, r4
 800e90e:	4640      	mov	r0, r8
 800e910:	f7ff fd82 	bl	800e418 <_malloc_r>
 800e914:	4605      	mov	r5, r0
 800e916:	2800      	cmp	r0, #0
 800e918:	d0ed      	beq.n	800e8f6 <_realloc_r+0x1e>
 800e91a:	42bc      	cmp	r4, r7
 800e91c:	4622      	mov	r2, r4
 800e91e:	4631      	mov	r1, r6
 800e920:	bf28      	it	cs
 800e922:	463a      	movcs	r2, r7
 800e924:	f7fc f9d0 	bl	800acc8 <memcpy>
 800e928:	4631      	mov	r1, r6
 800e92a:	4640      	mov	r0, r8
 800e92c:	f7ff fd08 	bl	800e340 <_free_r>
 800e930:	e7e1      	b.n	800e8f6 <_realloc_r+0x1e>
 800e932:	4635      	mov	r5, r6
 800e934:	e7df      	b.n	800e8f6 <_realloc_r+0x1e>

0800e936 <__sfputc_r>:
 800e936:	6893      	ldr	r3, [r2, #8]
 800e938:	3b01      	subs	r3, #1
 800e93a:	2b00      	cmp	r3, #0
 800e93c:	b410      	push	{r4}
 800e93e:	6093      	str	r3, [r2, #8]
 800e940:	da08      	bge.n	800e954 <__sfputc_r+0x1e>
 800e942:	6994      	ldr	r4, [r2, #24]
 800e944:	42a3      	cmp	r3, r4
 800e946:	db01      	blt.n	800e94c <__sfputc_r+0x16>
 800e948:	290a      	cmp	r1, #10
 800e94a:	d103      	bne.n	800e954 <__sfputc_r+0x1e>
 800e94c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e950:	f000 b94a 	b.w	800ebe8 <__swbuf_r>
 800e954:	6813      	ldr	r3, [r2, #0]
 800e956:	1c58      	adds	r0, r3, #1
 800e958:	6010      	str	r0, [r2, #0]
 800e95a:	7019      	strb	r1, [r3, #0]
 800e95c:	4608      	mov	r0, r1
 800e95e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e962:	4770      	bx	lr

0800e964 <__sfputs_r>:
 800e964:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e966:	4606      	mov	r6, r0
 800e968:	460f      	mov	r7, r1
 800e96a:	4614      	mov	r4, r2
 800e96c:	18d5      	adds	r5, r2, r3
 800e96e:	42ac      	cmp	r4, r5
 800e970:	d101      	bne.n	800e976 <__sfputs_r+0x12>
 800e972:	2000      	movs	r0, #0
 800e974:	e007      	b.n	800e986 <__sfputs_r+0x22>
 800e976:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e97a:	463a      	mov	r2, r7
 800e97c:	4630      	mov	r0, r6
 800e97e:	f7ff ffda 	bl	800e936 <__sfputc_r>
 800e982:	1c43      	adds	r3, r0, #1
 800e984:	d1f3      	bne.n	800e96e <__sfputs_r+0xa>
 800e986:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800e988 <_vfiprintf_r>:
 800e988:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e98c:	460d      	mov	r5, r1
 800e98e:	b09d      	sub	sp, #116	; 0x74
 800e990:	4614      	mov	r4, r2
 800e992:	4698      	mov	r8, r3
 800e994:	4606      	mov	r6, r0
 800e996:	b118      	cbz	r0, 800e9a0 <_vfiprintf_r+0x18>
 800e998:	6983      	ldr	r3, [r0, #24]
 800e99a:	b90b      	cbnz	r3, 800e9a0 <_vfiprintf_r+0x18>
 800e99c:	f000 fb06 	bl	800efac <__sinit>
 800e9a0:	4b89      	ldr	r3, [pc, #548]	; (800ebc8 <_vfiprintf_r+0x240>)
 800e9a2:	429d      	cmp	r5, r3
 800e9a4:	d11b      	bne.n	800e9de <_vfiprintf_r+0x56>
 800e9a6:	6875      	ldr	r5, [r6, #4]
 800e9a8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e9aa:	07d9      	lsls	r1, r3, #31
 800e9ac:	d405      	bmi.n	800e9ba <_vfiprintf_r+0x32>
 800e9ae:	89ab      	ldrh	r3, [r5, #12]
 800e9b0:	059a      	lsls	r2, r3, #22
 800e9b2:	d402      	bmi.n	800e9ba <_vfiprintf_r+0x32>
 800e9b4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e9b6:	f000 fb97 	bl	800f0e8 <__retarget_lock_acquire_recursive>
 800e9ba:	89ab      	ldrh	r3, [r5, #12]
 800e9bc:	071b      	lsls	r3, r3, #28
 800e9be:	d501      	bpl.n	800e9c4 <_vfiprintf_r+0x3c>
 800e9c0:	692b      	ldr	r3, [r5, #16]
 800e9c2:	b9eb      	cbnz	r3, 800ea00 <_vfiprintf_r+0x78>
 800e9c4:	4629      	mov	r1, r5
 800e9c6:	4630      	mov	r0, r6
 800e9c8:	f000 f960 	bl	800ec8c <__swsetup_r>
 800e9cc:	b1c0      	cbz	r0, 800ea00 <_vfiprintf_r+0x78>
 800e9ce:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e9d0:	07dc      	lsls	r4, r3, #31
 800e9d2:	d50e      	bpl.n	800e9f2 <_vfiprintf_r+0x6a>
 800e9d4:	f04f 30ff 	mov.w	r0, #4294967295
 800e9d8:	b01d      	add	sp, #116	; 0x74
 800e9da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e9de:	4b7b      	ldr	r3, [pc, #492]	; (800ebcc <_vfiprintf_r+0x244>)
 800e9e0:	429d      	cmp	r5, r3
 800e9e2:	d101      	bne.n	800e9e8 <_vfiprintf_r+0x60>
 800e9e4:	68b5      	ldr	r5, [r6, #8]
 800e9e6:	e7df      	b.n	800e9a8 <_vfiprintf_r+0x20>
 800e9e8:	4b79      	ldr	r3, [pc, #484]	; (800ebd0 <_vfiprintf_r+0x248>)
 800e9ea:	429d      	cmp	r5, r3
 800e9ec:	bf08      	it	eq
 800e9ee:	68f5      	ldreq	r5, [r6, #12]
 800e9f0:	e7da      	b.n	800e9a8 <_vfiprintf_r+0x20>
 800e9f2:	89ab      	ldrh	r3, [r5, #12]
 800e9f4:	0598      	lsls	r0, r3, #22
 800e9f6:	d4ed      	bmi.n	800e9d4 <_vfiprintf_r+0x4c>
 800e9f8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e9fa:	f000 fb76 	bl	800f0ea <__retarget_lock_release_recursive>
 800e9fe:	e7e9      	b.n	800e9d4 <_vfiprintf_r+0x4c>
 800ea00:	2300      	movs	r3, #0
 800ea02:	9309      	str	r3, [sp, #36]	; 0x24
 800ea04:	2320      	movs	r3, #32
 800ea06:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ea0a:	f8cd 800c 	str.w	r8, [sp, #12]
 800ea0e:	2330      	movs	r3, #48	; 0x30
 800ea10:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800ebd4 <_vfiprintf_r+0x24c>
 800ea14:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ea18:	f04f 0901 	mov.w	r9, #1
 800ea1c:	4623      	mov	r3, r4
 800ea1e:	469a      	mov	sl, r3
 800ea20:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ea24:	b10a      	cbz	r2, 800ea2a <_vfiprintf_r+0xa2>
 800ea26:	2a25      	cmp	r2, #37	; 0x25
 800ea28:	d1f9      	bne.n	800ea1e <_vfiprintf_r+0x96>
 800ea2a:	ebba 0b04 	subs.w	fp, sl, r4
 800ea2e:	d00b      	beq.n	800ea48 <_vfiprintf_r+0xc0>
 800ea30:	465b      	mov	r3, fp
 800ea32:	4622      	mov	r2, r4
 800ea34:	4629      	mov	r1, r5
 800ea36:	4630      	mov	r0, r6
 800ea38:	f7ff ff94 	bl	800e964 <__sfputs_r>
 800ea3c:	3001      	adds	r0, #1
 800ea3e:	f000 80aa 	beq.w	800eb96 <_vfiprintf_r+0x20e>
 800ea42:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ea44:	445a      	add	r2, fp
 800ea46:	9209      	str	r2, [sp, #36]	; 0x24
 800ea48:	f89a 3000 	ldrb.w	r3, [sl]
 800ea4c:	2b00      	cmp	r3, #0
 800ea4e:	f000 80a2 	beq.w	800eb96 <_vfiprintf_r+0x20e>
 800ea52:	2300      	movs	r3, #0
 800ea54:	f04f 32ff 	mov.w	r2, #4294967295
 800ea58:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ea5c:	f10a 0a01 	add.w	sl, sl, #1
 800ea60:	9304      	str	r3, [sp, #16]
 800ea62:	9307      	str	r3, [sp, #28]
 800ea64:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ea68:	931a      	str	r3, [sp, #104]	; 0x68
 800ea6a:	4654      	mov	r4, sl
 800ea6c:	2205      	movs	r2, #5
 800ea6e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ea72:	4858      	ldr	r0, [pc, #352]	; (800ebd4 <_vfiprintf_r+0x24c>)
 800ea74:	f7f1 fbec 	bl	8000250 <memchr>
 800ea78:	9a04      	ldr	r2, [sp, #16]
 800ea7a:	b9d8      	cbnz	r0, 800eab4 <_vfiprintf_r+0x12c>
 800ea7c:	06d1      	lsls	r1, r2, #27
 800ea7e:	bf44      	itt	mi
 800ea80:	2320      	movmi	r3, #32
 800ea82:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ea86:	0713      	lsls	r3, r2, #28
 800ea88:	bf44      	itt	mi
 800ea8a:	232b      	movmi	r3, #43	; 0x2b
 800ea8c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ea90:	f89a 3000 	ldrb.w	r3, [sl]
 800ea94:	2b2a      	cmp	r3, #42	; 0x2a
 800ea96:	d015      	beq.n	800eac4 <_vfiprintf_r+0x13c>
 800ea98:	9a07      	ldr	r2, [sp, #28]
 800ea9a:	4654      	mov	r4, sl
 800ea9c:	2000      	movs	r0, #0
 800ea9e:	f04f 0c0a 	mov.w	ip, #10
 800eaa2:	4621      	mov	r1, r4
 800eaa4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800eaa8:	3b30      	subs	r3, #48	; 0x30
 800eaaa:	2b09      	cmp	r3, #9
 800eaac:	d94e      	bls.n	800eb4c <_vfiprintf_r+0x1c4>
 800eaae:	b1b0      	cbz	r0, 800eade <_vfiprintf_r+0x156>
 800eab0:	9207      	str	r2, [sp, #28]
 800eab2:	e014      	b.n	800eade <_vfiprintf_r+0x156>
 800eab4:	eba0 0308 	sub.w	r3, r0, r8
 800eab8:	fa09 f303 	lsl.w	r3, r9, r3
 800eabc:	4313      	orrs	r3, r2
 800eabe:	9304      	str	r3, [sp, #16]
 800eac0:	46a2      	mov	sl, r4
 800eac2:	e7d2      	b.n	800ea6a <_vfiprintf_r+0xe2>
 800eac4:	9b03      	ldr	r3, [sp, #12]
 800eac6:	1d19      	adds	r1, r3, #4
 800eac8:	681b      	ldr	r3, [r3, #0]
 800eaca:	9103      	str	r1, [sp, #12]
 800eacc:	2b00      	cmp	r3, #0
 800eace:	bfbb      	ittet	lt
 800ead0:	425b      	neglt	r3, r3
 800ead2:	f042 0202 	orrlt.w	r2, r2, #2
 800ead6:	9307      	strge	r3, [sp, #28]
 800ead8:	9307      	strlt	r3, [sp, #28]
 800eada:	bfb8      	it	lt
 800eadc:	9204      	strlt	r2, [sp, #16]
 800eade:	7823      	ldrb	r3, [r4, #0]
 800eae0:	2b2e      	cmp	r3, #46	; 0x2e
 800eae2:	d10c      	bne.n	800eafe <_vfiprintf_r+0x176>
 800eae4:	7863      	ldrb	r3, [r4, #1]
 800eae6:	2b2a      	cmp	r3, #42	; 0x2a
 800eae8:	d135      	bne.n	800eb56 <_vfiprintf_r+0x1ce>
 800eaea:	9b03      	ldr	r3, [sp, #12]
 800eaec:	1d1a      	adds	r2, r3, #4
 800eaee:	681b      	ldr	r3, [r3, #0]
 800eaf0:	9203      	str	r2, [sp, #12]
 800eaf2:	2b00      	cmp	r3, #0
 800eaf4:	bfb8      	it	lt
 800eaf6:	f04f 33ff 	movlt.w	r3, #4294967295
 800eafa:	3402      	adds	r4, #2
 800eafc:	9305      	str	r3, [sp, #20]
 800eafe:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800ebe4 <_vfiprintf_r+0x25c>
 800eb02:	7821      	ldrb	r1, [r4, #0]
 800eb04:	2203      	movs	r2, #3
 800eb06:	4650      	mov	r0, sl
 800eb08:	f7f1 fba2 	bl	8000250 <memchr>
 800eb0c:	b140      	cbz	r0, 800eb20 <_vfiprintf_r+0x198>
 800eb0e:	2340      	movs	r3, #64	; 0x40
 800eb10:	eba0 000a 	sub.w	r0, r0, sl
 800eb14:	fa03 f000 	lsl.w	r0, r3, r0
 800eb18:	9b04      	ldr	r3, [sp, #16]
 800eb1a:	4303      	orrs	r3, r0
 800eb1c:	3401      	adds	r4, #1
 800eb1e:	9304      	str	r3, [sp, #16]
 800eb20:	f814 1b01 	ldrb.w	r1, [r4], #1
 800eb24:	482c      	ldr	r0, [pc, #176]	; (800ebd8 <_vfiprintf_r+0x250>)
 800eb26:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800eb2a:	2206      	movs	r2, #6
 800eb2c:	f7f1 fb90 	bl	8000250 <memchr>
 800eb30:	2800      	cmp	r0, #0
 800eb32:	d03f      	beq.n	800ebb4 <_vfiprintf_r+0x22c>
 800eb34:	4b29      	ldr	r3, [pc, #164]	; (800ebdc <_vfiprintf_r+0x254>)
 800eb36:	bb1b      	cbnz	r3, 800eb80 <_vfiprintf_r+0x1f8>
 800eb38:	9b03      	ldr	r3, [sp, #12]
 800eb3a:	3307      	adds	r3, #7
 800eb3c:	f023 0307 	bic.w	r3, r3, #7
 800eb40:	3308      	adds	r3, #8
 800eb42:	9303      	str	r3, [sp, #12]
 800eb44:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800eb46:	443b      	add	r3, r7
 800eb48:	9309      	str	r3, [sp, #36]	; 0x24
 800eb4a:	e767      	b.n	800ea1c <_vfiprintf_r+0x94>
 800eb4c:	fb0c 3202 	mla	r2, ip, r2, r3
 800eb50:	460c      	mov	r4, r1
 800eb52:	2001      	movs	r0, #1
 800eb54:	e7a5      	b.n	800eaa2 <_vfiprintf_r+0x11a>
 800eb56:	2300      	movs	r3, #0
 800eb58:	3401      	adds	r4, #1
 800eb5a:	9305      	str	r3, [sp, #20]
 800eb5c:	4619      	mov	r1, r3
 800eb5e:	f04f 0c0a 	mov.w	ip, #10
 800eb62:	4620      	mov	r0, r4
 800eb64:	f810 2b01 	ldrb.w	r2, [r0], #1
 800eb68:	3a30      	subs	r2, #48	; 0x30
 800eb6a:	2a09      	cmp	r2, #9
 800eb6c:	d903      	bls.n	800eb76 <_vfiprintf_r+0x1ee>
 800eb6e:	2b00      	cmp	r3, #0
 800eb70:	d0c5      	beq.n	800eafe <_vfiprintf_r+0x176>
 800eb72:	9105      	str	r1, [sp, #20]
 800eb74:	e7c3      	b.n	800eafe <_vfiprintf_r+0x176>
 800eb76:	fb0c 2101 	mla	r1, ip, r1, r2
 800eb7a:	4604      	mov	r4, r0
 800eb7c:	2301      	movs	r3, #1
 800eb7e:	e7f0      	b.n	800eb62 <_vfiprintf_r+0x1da>
 800eb80:	ab03      	add	r3, sp, #12
 800eb82:	9300      	str	r3, [sp, #0]
 800eb84:	462a      	mov	r2, r5
 800eb86:	4b16      	ldr	r3, [pc, #88]	; (800ebe0 <_vfiprintf_r+0x258>)
 800eb88:	a904      	add	r1, sp, #16
 800eb8a:	4630      	mov	r0, r6
 800eb8c:	f7fc f944 	bl	800ae18 <_printf_float>
 800eb90:	4607      	mov	r7, r0
 800eb92:	1c78      	adds	r0, r7, #1
 800eb94:	d1d6      	bne.n	800eb44 <_vfiprintf_r+0x1bc>
 800eb96:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800eb98:	07d9      	lsls	r1, r3, #31
 800eb9a:	d405      	bmi.n	800eba8 <_vfiprintf_r+0x220>
 800eb9c:	89ab      	ldrh	r3, [r5, #12]
 800eb9e:	059a      	lsls	r2, r3, #22
 800eba0:	d402      	bmi.n	800eba8 <_vfiprintf_r+0x220>
 800eba2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800eba4:	f000 faa1 	bl	800f0ea <__retarget_lock_release_recursive>
 800eba8:	89ab      	ldrh	r3, [r5, #12]
 800ebaa:	065b      	lsls	r3, r3, #25
 800ebac:	f53f af12 	bmi.w	800e9d4 <_vfiprintf_r+0x4c>
 800ebb0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ebb2:	e711      	b.n	800e9d8 <_vfiprintf_r+0x50>
 800ebb4:	ab03      	add	r3, sp, #12
 800ebb6:	9300      	str	r3, [sp, #0]
 800ebb8:	462a      	mov	r2, r5
 800ebba:	4b09      	ldr	r3, [pc, #36]	; (800ebe0 <_vfiprintf_r+0x258>)
 800ebbc:	a904      	add	r1, sp, #16
 800ebbe:	4630      	mov	r0, r6
 800ebc0:	f7fc fbb6 	bl	800b330 <_printf_i>
 800ebc4:	e7e4      	b.n	800eb90 <_vfiprintf_r+0x208>
 800ebc6:	bf00      	nop
 800ebc8:	0800f90c 	.word	0x0800f90c
 800ebcc:	0800f92c 	.word	0x0800f92c
 800ebd0:	0800f8ec 	.word	0x0800f8ec
 800ebd4:	0800f89c 	.word	0x0800f89c
 800ebd8:	0800f8a6 	.word	0x0800f8a6
 800ebdc:	0800ae19 	.word	0x0800ae19
 800ebe0:	0800e965 	.word	0x0800e965
 800ebe4:	0800f8a2 	.word	0x0800f8a2

0800ebe8 <__swbuf_r>:
 800ebe8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ebea:	460e      	mov	r6, r1
 800ebec:	4614      	mov	r4, r2
 800ebee:	4605      	mov	r5, r0
 800ebf0:	b118      	cbz	r0, 800ebfa <__swbuf_r+0x12>
 800ebf2:	6983      	ldr	r3, [r0, #24]
 800ebf4:	b90b      	cbnz	r3, 800ebfa <__swbuf_r+0x12>
 800ebf6:	f000 f9d9 	bl	800efac <__sinit>
 800ebfa:	4b21      	ldr	r3, [pc, #132]	; (800ec80 <__swbuf_r+0x98>)
 800ebfc:	429c      	cmp	r4, r3
 800ebfe:	d12b      	bne.n	800ec58 <__swbuf_r+0x70>
 800ec00:	686c      	ldr	r4, [r5, #4]
 800ec02:	69a3      	ldr	r3, [r4, #24]
 800ec04:	60a3      	str	r3, [r4, #8]
 800ec06:	89a3      	ldrh	r3, [r4, #12]
 800ec08:	071a      	lsls	r2, r3, #28
 800ec0a:	d52f      	bpl.n	800ec6c <__swbuf_r+0x84>
 800ec0c:	6923      	ldr	r3, [r4, #16]
 800ec0e:	b36b      	cbz	r3, 800ec6c <__swbuf_r+0x84>
 800ec10:	6923      	ldr	r3, [r4, #16]
 800ec12:	6820      	ldr	r0, [r4, #0]
 800ec14:	1ac0      	subs	r0, r0, r3
 800ec16:	6963      	ldr	r3, [r4, #20]
 800ec18:	b2f6      	uxtb	r6, r6
 800ec1a:	4283      	cmp	r3, r0
 800ec1c:	4637      	mov	r7, r6
 800ec1e:	dc04      	bgt.n	800ec2a <__swbuf_r+0x42>
 800ec20:	4621      	mov	r1, r4
 800ec22:	4628      	mov	r0, r5
 800ec24:	f000 f92e 	bl	800ee84 <_fflush_r>
 800ec28:	bb30      	cbnz	r0, 800ec78 <__swbuf_r+0x90>
 800ec2a:	68a3      	ldr	r3, [r4, #8]
 800ec2c:	3b01      	subs	r3, #1
 800ec2e:	60a3      	str	r3, [r4, #8]
 800ec30:	6823      	ldr	r3, [r4, #0]
 800ec32:	1c5a      	adds	r2, r3, #1
 800ec34:	6022      	str	r2, [r4, #0]
 800ec36:	701e      	strb	r6, [r3, #0]
 800ec38:	6963      	ldr	r3, [r4, #20]
 800ec3a:	3001      	adds	r0, #1
 800ec3c:	4283      	cmp	r3, r0
 800ec3e:	d004      	beq.n	800ec4a <__swbuf_r+0x62>
 800ec40:	89a3      	ldrh	r3, [r4, #12]
 800ec42:	07db      	lsls	r3, r3, #31
 800ec44:	d506      	bpl.n	800ec54 <__swbuf_r+0x6c>
 800ec46:	2e0a      	cmp	r6, #10
 800ec48:	d104      	bne.n	800ec54 <__swbuf_r+0x6c>
 800ec4a:	4621      	mov	r1, r4
 800ec4c:	4628      	mov	r0, r5
 800ec4e:	f000 f919 	bl	800ee84 <_fflush_r>
 800ec52:	b988      	cbnz	r0, 800ec78 <__swbuf_r+0x90>
 800ec54:	4638      	mov	r0, r7
 800ec56:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ec58:	4b0a      	ldr	r3, [pc, #40]	; (800ec84 <__swbuf_r+0x9c>)
 800ec5a:	429c      	cmp	r4, r3
 800ec5c:	d101      	bne.n	800ec62 <__swbuf_r+0x7a>
 800ec5e:	68ac      	ldr	r4, [r5, #8]
 800ec60:	e7cf      	b.n	800ec02 <__swbuf_r+0x1a>
 800ec62:	4b09      	ldr	r3, [pc, #36]	; (800ec88 <__swbuf_r+0xa0>)
 800ec64:	429c      	cmp	r4, r3
 800ec66:	bf08      	it	eq
 800ec68:	68ec      	ldreq	r4, [r5, #12]
 800ec6a:	e7ca      	b.n	800ec02 <__swbuf_r+0x1a>
 800ec6c:	4621      	mov	r1, r4
 800ec6e:	4628      	mov	r0, r5
 800ec70:	f000 f80c 	bl	800ec8c <__swsetup_r>
 800ec74:	2800      	cmp	r0, #0
 800ec76:	d0cb      	beq.n	800ec10 <__swbuf_r+0x28>
 800ec78:	f04f 37ff 	mov.w	r7, #4294967295
 800ec7c:	e7ea      	b.n	800ec54 <__swbuf_r+0x6c>
 800ec7e:	bf00      	nop
 800ec80:	0800f90c 	.word	0x0800f90c
 800ec84:	0800f92c 	.word	0x0800f92c
 800ec88:	0800f8ec 	.word	0x0800f8ec

0800ec8c <__swsetup_r>:
 800ec8c:	4b32      	ldr	r3, [pc, #200]	; (800ed58 <__swsetup_r+0xcc>)
 800ec8e:	b570      	push	{r4, r5, r6, lr}
 800ec90:	681d      	ldr	r5, [r3, #0]
 800ec92:	4606      	mov	r6, r0
 800ec94:	460c      	mov	r4, r1
 800ec96:	b125      	cbz	r5, 800eca2 <__swsetup_r+0x16>
 800ec98:	69ab      	ldr	r3, [r5, #24]
 800ec9a:	b913      	cbnz	r3, 800eca2 <__swsetup_r+0x16>
 800ec9c:	4628      	mov	r0, r5
 800ec9e:	f000 f985 	bl	800efac <__sinit>
 800eca2:	4b2e      	ldr	r3, [pc, #184]	; (800ed5c <__swsetup_r+0xd0>)
 800eca4:	429c      	cmp	r4, r3
 800eca6:	d10f      	bne.n	800ecc8 <__swsetup_r+0x3c>
 800eca8:	686c      	ldr	r4, [r5, #4]
 800ecaa:	89a3      	ldrh	r3, [r4, #12]
 800ecac:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ecb0:	0719      	lsls	r1, r3, #28
 800ecb2:	d42c      	bmi.n	800ed0e <__swsetup_r+0x82>
 800ecb4:	06dd      	lsls	r5, r3, #27
 800ecb6:	d411      	bmi.n	800ecdc <__swsetup_r+0x50>
 800ecb8:	2309      	movs	r3, #9
 800ecba:	6033      	str	r3, [r6, #0]
 800ecbc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800ecc0:	81a3      	strh	r3, [r4, #12]
 800ecc2:	f04f 30ff 	mov.w	r0, #4294967295
 800ecc6:	e03e      	b.n	800ed46 <__swsetup_r+0xba>
 800ecc8:	4b25      	ldr	r3, [pc, #148]	; (800ed60 <__swsetup_r+0xd4>)
 800ecca:	429c      	cmp	r4, r3
 800eccc:	d101      	bne.n	800ecd2 <__swsetup_r+0x46>
 800ecce:	68ac      	ldr	r4, [r5, #8]
 800ecd0:	e7eb      	b.n	800ecaa <__swsetup_r+0x1e>
 800ecd2:	4b24      	ldr	r3, [pc, #144]	; (800ed64 <__swsetup_r+0xd8>)
 800ecd4:	429c      	cmp	r4, r3
 800ecd6:	bf08      	it	eq
 800ecd8:	68ec      	ldreq	r4, [r5, #12]
 800ecda:	e7e6      	b.n	800ecaa <__swsetup_r+0x1e>
 800ecdc:	0758      	lsls	r0, r3, #29
 800ecde:	d512      	bpl.n	800ed06 <__swsetup_r+0x7a>
 800ece0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ece2:	b141      	cbz	r1, 800ecf6 <__swsetup_r+0x6a>
 800ece4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ece8:	4299      	cmp	r1, r3
 800ecea:	d002      	beq.n	800ecf2 <__swsetup_r+0x66>
 800ecec:	4630      	mov	r0, r6
 800ecee:	f7ff fb27 	bl	800e340 <_free_r>
 800ecf2:	2300      	movs	r3, #0
 800ecf4:	6363      	str	r3, [r4, #52]	; 0x34
 800ecf6:	89a3      	ldrh	r3, [r4, #12]
 800ecf8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800ecfc:	81a3      	strh	r3, [r4, #12]
 800ecfe:	2300      	movs	r3, #0
 800ed00:	6063      	str	r3, [r4, #4]
 800ed02:	6923      	ldr	r3, [r4, #16]
 800ed04:	6023      	str	r3, [r4, #0]
 800ed06:	89a3      	ldrh	r3, [r4, #12]
 800ed08:	f043 0308 	orr.w	r3, r3, #8
 800ed0c:	81a3      	strh	r3, [r4, #12]
 800ed0e:	6923      	ldr	r3, [r4, #16]
 800ed10:	b94b      	cbnz	r3, 800ed26 <__swsetup_r+0x9a>
 800ed12:	89a3      	ldrh	r3, [r4, #12]
 800ed14:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800ed18:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ed1c:	d003      	beq.n	800ed26 <__swsetup_r+0x9a>
 800ed1e:	4621      	mov	r1, r4
 800ed20:	4630      	mov	r0, r6
 800ed22:	f000 fa09 	bl	800f138 <__smakebuf_r>
 800ed26:	89a0      	ldrh	r0, [r4, #12]
 800ed28:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ed2c:	f010 0301 	ands.w	r3, r0, #1
 800ed30:	d00a      	beq.n	800ed48 <__swsetup_r+0xbc>
 800ed32:	2300      	movs	r3, #0
 800ed34:	60a3      	str	r3, [r4, #8]
 800ed36:	6963      	ldr	r3, [r4, #20]
 800ed38:	425b      	negs	r3, r3
 800ed3a:	61a3      	str	r3, [r4, #24]
 800ed3c:	6923      	ldr	r3, [r4, #16]
 800ed3e:	b943      	cbnz	r3, 800ed52 <__swsetup_r+0xc6>
 800ed40:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800ed44:	d1ba      	bne.n	800ecbc <__swsetup_r+0x30>
 800ed46:	bd70      	pop	{r4, r5, r6, pc}
 800ed48:	0781      	lsls	r1, r0, #30
 800ed4a:	bf58      	it	pl
 800ed4c:	6963      	ldrpl	r3, [r4, #20]
 800ed4e:	60a3      	str	r3, [r4, #8]
 800ed50:	e7f4      	b.n	800ed3c <__swsetup_r+0xb0>
 800ed52:	2000      	movs	r0, #0
 800ed54:	e7f7      	b.n	800ed46 <__swsetup_r+0xba>
 800ed56:	bf00      	nop
 800ed58:	20000014 	.word	0x20000014
 800ed5c:	0800f90c 	.word	0x0800f90c
 800ed60:	0800f92c 	.word	0x0800f92c
 800ed64:	0800f8ec 	.word	0x0800f8ec

0800ed68 <abort>:
 800ed68:	b508      	push	{r3, lr}
 800ed6a:	2006      	movs	r0, #6
 800ed6c:	f000 fa54 	bl	800f218 <raise>
 800ed70:	2001      	movs	r0, #1
 800ed72:	f7f3 faa3 	bl	80022bc <_exit>
	...

0800ed78 <__sflush_r>:
 800ed78:	898a      	ldrh	r2, [r1, #12]
 800ed7a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ed7e:	4605      	mov	r5, r0
 800ed80:	0710      	lsls	r0, r2, #28
 800ed82:	460c      	mov	r4, r1
 800ed84:	d458      	bmi.n	800ee38 <__sflush_r+0xc0>
 800ed86:	684b      	ldr	r3, [r1, #4]
 800ed88:	2b00      	cmp	r3, #0
 800ed8a:	dc05      	bgt.n	800ed98 <__sflush_r+0x20>
 800ed8c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800ed8e:	2b00      	cmp	r3, #0
 800ed90:	dc02      	bgt.n	800ed98 <__sflush_r+0x20>
 800ed92:	2000      	movs	r0, #0
 800ed94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ed98:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ed9a:	2e00      	cmp	r6, #0
 800ed9c:	d0f9      	beq.n	800ed92 <__sflush_r+0x1a>
 800ed9e:	2300      	movs	r3, #0
 800eda0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800eda4:	682f      	ldr	r7, [r5, #0]
 800eda6:	602b      	str	r3, [r5, #0]
 800eda8:	d032      	beq.n	800ee10 <__sflush_r+0x98>
 800edaa:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800edac:	89a3      	ldrh	r3, [r4, #12]
 800edae:	075a      	lsls	r2, r3, #29
 800edb0:	d505      	bpl.n	800edbe <__sflush_r+0x46>
 800edb2:	6863      	ldr	r3, [r4, #4]
 800edb4:	1ac0      	subs	r0, r0, r3
 800edb6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800edb8:	b10b      	cbz	r3, 800edbe <__sflush_r+0x46>
 800edba:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800edbc:	1ac0      	subs	r0, r0, r3
 800edbe:	2300      	movs	r3, #0
 800edc0:	4602      	mov	r2, r0
 800edc2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800edc4:	6a21      	ldr	r1, [r4, #32]
 800edc6:	4628      	mov	r0, r5
 800edc8:	47b0      	blx	r6
 800edca:	1c43      	adds	r3, r0, #1
 800edcc:	89a3      	ldrh	r3, [r4, #12]
 800edce:	d106      	bne.n	800edde <__sflush_r+0x66>
 800edd0:	6829      	ldr	r1, [r5, #0]
 800edd2:	291d      	cmp	r1, #29
 800edd4:	d82c      	bhi.n	800ee30 <__sflush_r+0xb8>
 800edd6:	4a2a      	ldr	r2, [pc, #168]	; (800ee80 <__sflush_r+0x108>)
 800edd8:	40ca      	lsrs	r2, r1
 800edda:	07d6      	lsls	r6, r2, #31
 800eddc:	d528      	bpl.n	800ee30 <__sflush_r+0xb8>
 800edde:	2200      	movs	r2, #0
 800ede0:	6062      	str	r2, [r4, #4]
 800ede2:	04d9      	lsls	r1, r3, #19
 800ede4:	6922      	ldr	r2, [r4, #16]
 800ede6:	6022      	str	r2, [r4, #0]
 800ede8:	d504      	bpl.n	800edf4 <__sflush_r+0x7c>
 800edea:	1c42      	adds	r2, r0, #1
 800edec:	d101      	bne.n	800edf2 <__sflush_r+0x7a>
 800edee:	682b      	ldr	r3, [r5, #0]
 800edf0:	b903      	cbnz	r3, 800edf4 <__sflush_r+0x7c>
 800edf2:	6560      	str	r0, [r4, #84]	; 0x54
 800edf4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800edf6:	602f      	str	r7, [r5, #0]
 800edf8:	2900      	cmp	r1, #0
 800edfa:	d0ca      	beq.n	800ed92 <__sflush_r+0x1a>
 800edfc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ee00:	4299      	cmp	r1, r3
 800ee02:	d002      	beq.n	800ee0a <__sflush_r+0x92>
 800ee04:	4628      	mov	r0, r5
 800ee06:	f7ff fa9b 	bl	800e340 <_free_r>
 800ee0a:	2000      	movs	r0, #0
 800ee0c:	6360      	str	r0, [r4, #52]	; 0x34
 800ee0e:	e7c1      	b.n	800ed94 <__sflush_r+0x1c>
 800ee10:	6a21      	ldr	r1, [r4, #32]
 800ee12:	2301      	movs	r3, #1
 800ee14:	4628      	mov	r0, r5
 800ee16:	47b0      	blx	r6
 800ee18:	1c41      	adds	r1, r0, #1
 800ee1a:	d1c7      	bne.n	800edac <__sflush_r+0x34>
 800ee1c:	682b      	ldr	r3, [r5, #0]
 800ee1e:	2b00      	cmp	r3, #0
 800ee20:	d0c4      	beq.n	800edac <__sflush_r+0x34>
 800ee22:	2b1d      	cmp	r3, #29
 800ee24:	d001      	beq.n	800ee2a <__sflush_r+0xb2>
 800ee26:	2b16      	cmp	r3, #22
 800ee28:	d101      	bne.n	800ee2e <__sflush_r+0xb6>
 800ee2a:	602f      	str	r7, [r5, #0]
 800ee2c:	e7b1      	b.n	800ed92 <__sflush_r+0x1a>
 800ee2e:	89a3      	ldrh	r3, [r4, #12]
 800ee30:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ee34:	81a3      	strh	r3, [r4, #12]
 800ee36:	e7ad      	b.n	800ed94 <__sflush_r+0x1c>
 800ee38:	690f      	ldr	r7, [r1, #16]
 800ee3a:	2f00      	cmp	r7, #0
 800ee3c:	d0a9      	beq.n	800ed92 <__sflush_r+0x1a>
 800ee3e:	0793      	lsls	r3, r2, #30
 800ee40:	680e      	ldr	r6, [r1, #0]
 800ee42:	bf08      	it	eq
 800ee44:	694b      	ldreq	r3, [r1, #20]
 800ee46:	600f      	str	r7, [r1, #0]
 800ee48:	bf18      	it	ne
 800ee4a:	2300      	movne	r3, #0
 800ee4c:	eba6 0807 	sub.w	r8, r6, r7
 800ee50:	608b      	str	r3, [r1, #8]
 800ee52:	f1b8 0f00 	cmp.w	r8, #0
 800ee56:	dd9c      	ble.n	800ed92 <__sflush_r+0x1a>
 800ee58:	6a21      	ldr	r1, [r4, #32]
 800ee5a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800ee5c:	4643      	mov	r3, r8
 800ee5e:	463a      	mov	r2, r7
 800ee60:	4628      	mov	r0, r5
 800ee62:	47b0      	blx	r6
 800ee64:	2800      	cmp	r0, #0
 800ee66:	dc06      	bgt.n	800ee76 <__sflush_r+0xfe>
 800ee68:	89a3      	ldrh	r3, [r4, #12]
 800ee6a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ee6e:	81a3      	strh	r3, [r4, #12]
 800ee70:	f04f 30ff 	mov.w	r0, #4294967295
 800ee74:	e78e      	b.n	800ed94 <__sflush_r+0x1c>
 800ee76:	4407      	add	r7, r0
 800ee78:	eba8 0800 	sub.w	r8, r8, r0
 800ee7c:	e7e9      	b.n	800ee52 <__sflush_r+0xda>
 800ee7e:	bf00      	nop
 800ee80:	20400001 	.word	0x20400001

0800ee84 <_fflush_r>:
 800ee84:	b538      	push	{r3, r4, r5, lr}
 800ee86:	690b      	ldr	r3, [r1, #16]
 800ee88:	4605      	mov	r5, r0
 800ee8a:	460c      	mov	r4, r1
 800ee8c:	b913      	cbnz	r3, 800ee94 <_fflush_r+0x10>
 800ee8e:	2500      	movs	r5, #0
 800ee90:	4628      	mov	r0, r5
 800ee92:	bd38      	pop	{r3, r4, r5, pc}
 800ee94:	b118      	cbz	r0, 800ee9e <_fflush_r+0x1a>
 800ee96:	6983      	ldr	r3, [r0, #24]
 800ee98:	b90b      	cbnz	r3, 800ee9e <_fflush_r+0x1a>
 800ee9a:	f000 f887 	bl	800efac <__sinit>
 800ee9e:	4b14      	ldr	r3, [pc, #80]	; (800eef0 <_fflush_r+0x6c>)
 800eea0:	429c      	cmp	r4, r3
 800eea2:	d11b      	bne.n	800eedc <_fflush_r+0x58>
 800eea4:	686c      	ldr	r4, [r5, #4]
 800eea6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800eeaa:	2b00      	cmp	r3, #0
 800eeac:	d0ef      	beq.n	800ee8e <_fflush_r+0xa>
 800eeae:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800eeb0:	07d0      	lsls	r0, r2, #31
 800eeb2:	d404      	bmi.n	800eebe <_fflush_r+0x3a>
 800eeb4:	0599      	lsls	r1, r3, #22
 800eeb6:	d402      	bmi.n	800eebe <_fflush_r+0x3a>
 800eeb8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800eeba:	f000 f915 	bl	800f0e8 <__retarget_lock_acquire_recursive>
 800eebe:	4628      	mov	r0, r5
 800eec0:	4621      	mov	r1, r4
 800eec2:	f7ff ff59 	bl	800ed78 <__sflush_r>
 800eec6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800eec8:	07da      	lsls	r2, r3, #31
 800eeca:	4605      	mov	r5, r0
 800eecc:	d4e0      	bmi.n	800ee90 <_fflush_r+0xc>
 800eece:	89a3      	ldrh	r3, [r4, #12]
 800eed0:	059b      	lsls	r3, r3, #22
 800eed2:	d4dd      	bmi.n	800ee90 <_fflush_r+0xc>
 800eed4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800eed6:	f000 f908 	bl	800f0ea <__retarget_lock_release_recursive>
 800eeda:	e7d9      	b.n	800ee90 <_fflush_r+0xc>
 800eedc:	4b05      	ldr	r3, [pc, #20]	; (800eef4 <_fflush_r+0x70>)
 800eede:	429c      	cmp	r4, r3
 800eee0:	d101      	bne.n	800eee6 <_fflush_r+0x62>
 800eee2:	68ac      	ldr	r4, [r5, #8]
 800eee4:	e7df      	b.n	800eea6 <_fflush_r+0x22>
 800eee6:	4b04      	ldr	r3, [pc, #16]	; (800eef8 <_fflush_r+0x74>)
 800eee8:	429c      	cmp	r4, r3
 800eeea:	bf08      	it	eq
 800eeec:	68ec      	ldreq	r4, [r5, #12]
 800eeee:	e7da      	b.n	800eea6 <_fflush_r+0x22>
 800eef0:	0800f90c 	.word	0x0800f90c
 800eef4:	0800f92c 	.word	0x0800f92c
 800eef8:	0800f8ec 	.word	0x0800f8ec

0800eefc <std>:
 800eefc:	2300      	movs	r3, #0
 800eefe:	b510      	push	{r4, lr}
 800ef00:	4604      	mov	r4, r0
 800ef02:	e9c0 3300 	strd	r3, r3, [r0]
 800ef06:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ef0a:	6083      	str	r3, [r0, #8]
 800ef0c:	8181      	strh	r1, [r0, #12]
 800ef0e:	6643      	str	r3, [r0, #100]	; 0x64
 800ef10:	81c2      	strh	r2, [r0, #14]
 800ef12:	6183      	str	r3, [r0, #24]
 800ef14:	4619      	mov	r1, r3
 800ef16:	2208      	movs	r2, #8
 800ef18:	305c      	adds	r0, #92	; 0x5c
 800ef1a:	f7fb fee3 	bl	800ace4 <memset>
 800ef1e:	4b05      	ldr	r3, [pc, #20]	; (800ef34 <std+0x38>)
 800ef20:	6263      	str	r3, [r4, #36]	; 0x24
 800ef22:	4b05      	ldr	r3, [pc, #20]	; (800ef38 <std+0x3c>)
 800ef24:	62a3      	str	r3, [r4, #40]	; 0x28
 800ef26:	4b05      	ldr	r3, [pc, #20]	; (800ef3c <std+0x40>)
 800ef28:	62e3      	str	r3, [r4, #44]	; 0x2c
 800ef2a:	4b05      	ldr	r3, [pc, #20]	; (800ef40 <std+0x44>)
 800ef2c:	6224      	str	r4, [r4, #32]
 800ef2e:	6323      	str	r3, [r4, #48]	; 0x30
 800ef30:	bd10      	pop	{r4, pc}
 800ef32:	bf00      	nop
 800ef34:	0800f251 	.word	0x0800f251
 800ef38:	0800f273 	.word	0x0800f273
 800ef3c:	0800f2ab 	.word	0x0800f2ab
 800ef40:	0800f2cf 	.word	0x0800f2cf

0800ef44 <_cleanup_r>:
 800ef44:	4901      	ldr	r1, [pc, #4]	; (800ef4c <_cleanup_r+0x8>)
 800ef46:	f000 b8af 	b.w	800f0a8 <_fwalk_reent>
 800ef4a:	bf00      	nop
 800ef4c:	0800ee85 	.word	0x0800ee85

0800ef50 <__sfmoreglue>:
 800ef50:	b570      	push	{r4, r5, r6, lr}
 800ef52:	2268      	movs	r2, #104	; 0x68
 800ef54:	1e4d      	subs	r5, r1, #1
 800ef56:	4355      	muls	r5, r2
 800ef58:	460e      	mov	r6, r1
 800ef5a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800ef5e:	f7ff fa5b 	bl	800e418 <_malloc_r>
 800ef62:	4604      	mov	r4, r0
 800ef64:	b140      	cbz	r0, 800ef78 <__sfmoreglue+0x28>
 800ef66:	2100      	movs	r1, #0
 800ef68:	e9c0 1600 	strd	r1, r6, [r0]
 800ef6c:	300c      	adds	r0, #12
 800ef6e:	60a0      	str	r0, [r4, #8]
 800ef70:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800ef74:	f7fb feb6 	bl	800ace4 <memset>
 800ef78:	4620      	mov	r0, r4
 800ef7a:	bd70      	pop	{r4, r5, r6, pc}

0800ef7c <__sfp_lock_acquire>:
 800ef7c:	4801      	ldr	r0, [pc, #4]	; (800ef84 <__sfp_lock_acquire+0x8>)
 800ef7e:	f000 b8b3 	b.w	800f0e8 <__retarget_lock_acquire_recursive>
 800ef82:	bf00      	nop
 800ef84:	20004db5 	.word	0x20004db5

0800ef88 <__sfp_lock_release>:
 800ef88:	4801      	ldr	r0, [pc, #4]	; (800ef90 <__sfp_lock_release+0x8>)
 800ef8a:	f000 b8ae 	b.w	800f0ea <__retarget_lock_release_recursive>
 800ef8e:	bf00      	nop
 800ef90:	20004db5 	.word	0x20004db5

0800ef94 <__sinit_lock_acquire>:
 800ef94:	4801      	ldr	r0, [pc, #4]	; (800ef9c <__sinit_lock_acquire+0x8>)
 800ef96:	f000 b8a7 	b.w	800f0e8 <__retarget_lock_acquire_recursive>
 800ef9a:	bf00      	nop
 800ef9c:	20004db6 	.word	0x20004db6

0800efa0 <__sinit_lock_release>:
 800efa0:	4801      	ldr	r0, [pc, #4]	; (800efa8 <__sinit_lock_release+0x8>)
 800efa2:	f000 b8a2 	b.w	800f0ea <__retarget_lock_release_recursive>
 800efa6:	bf00      	nop
 800efa8:	20004db6 	.word	0x20004db6

0800efac <__sinit>:
 800efac:	b510      	push	{r4, lr}
 800efae:	4604      	mov	r4, r0
 800efb0:	f7ff fff0 	bl	800ef94 <__sinit_lock_acquire>
 800efb4:	69a3      	ldr	r3, [r4, #24]
 800efb6:	b11b      	cbz	r3, 800efc0 <__sinit+0x14>
 800efb8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800efbc:	f7ff bff0 	b.w	800efa0 <__sinit_lock_release>
 800efc0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800efc4:	6523      	str	r3, [r4, #80]	; 0x50
 800efc6:	4b13      	ldr	r3, [pc, #76]	; (800f014 <__sinit+0x68>)
 800efc8:	4a13      	ldr	r2, [pc, #76]	; (800f018 <__sinit+0x6c>)
 800efca:	681b      	ldr	r3, [r3, #0]
 800efcc:	62a2      	str	r2, [r4, #40]	; 0x28
 800efce:	42a3      	cmp	r3, r4
 800efd0:	bf04      	itt	eq
 800efd2:	2301      	moveq	r3, #1
 800efd4:	61a3      	streq	r3, [r4, #24]
 800efd6:	4620      	mov	r0, r4
 800efd8:	f000 f820 	bl	800f01c <__sfp>
 800efdc:	6060      	str	r0, [r4, #4]
 800efde:	4620      	mov	r0, r4
 800efe0:	f000 f81c 	bl	800f01c <__sfp>
 800efe4:	60a0      	str	r0, [r4, #8]
 800efe6:	4620      	mov	r0, r4
 800efe8:	f000 f818 	bl	800f01c <__sfp>
 800efec:	2200      	movs	r2, #0
 800efee:	60e0      	str	r0, [r4, #12]
 800eff0:	2104      	movs	r1, #4
 800eff2:	6860      	ldr	r0, [r4, #4]
 800eff4:	f7ff ff82 	bl	800eefc <std>
 800eff8:	68a0      	ldr	r0, [r4, #8]
 800effa:	2201      	movs	r2, #1
 800effc:	2109      	movs	r1, #9
 800effe:	f7ff ff7d 	bl	800eefc <std>
 800f002:	68e0      	ldr	r0, [r4, #12]
 800f004:	2202      	movs	r2, #2
 800f006:	2112      	movs	r1, #18
 800f008:	f7ff ff78 	bl	800eefc <std>
 800f00c:	2301      	movs	r3, #1
 800f00e:	61a3      	str	r3, [r4, #24]
 800f010:	e7d2      	b.n	800efb8 <__sinit+0xc>
 800f012:	bf00      	nop
 800f014:	0800f4a8 	.word	0x0800f4a8
 800f018:	0800ef45 	.word	0x0800ef45

0800f01c <__sfp>:
 800f01c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f01e:	4607      	mov	r7, r0
 800f020:	f7ff ffac 	bl	800ef7c <__sfp_lock_acquire>
 800f024:	4b1e      	ldr	r3, [pc, #120]	; (800f0a0 <__sfp+0x84>)
 800f026:	681e      	ldr	r6, [r3, #0]
 800f028:	69b3      	ldr	r3, [r6, #24]
 800f02a:	b913      	cbnz	r3, 800f032 <__sfp+0x16>
 800f02c:	4630      	mov	r0, r6
 800f02e:	f7ff ffbd 	bl	800efac <__sinit>
 800f032:	3648      	adds	r6, #72	; 0x48
 800f034:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800f038:	3b01      	subs	r3, #1
 800f03a:	d503      	bpl.n	800f044 <__sfp+0x28>
 800f03c:	6833      	ldr	r3, [r6, #0]
 800f03e:	b30b      	cbz	r3, 800f084 <__sfp+0x68>
 800f040:	6836      	ldr	r6, [r6, #0]
 800f042:	e7f7      	b.n	800f034 <__sfp+0x18>
 800f044:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800f048:	b9d5      	cbnz	r5, 800f080 <__sfp+0x64>
 800f04a:	4b16      	ldr	r3, [pc, #88]	; (800f0a4 <__sfp+0x88>)
 800f04c:	60e3      	str	r3, [r4, #12]
 800f04e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800f052:	6665      	str	r5, [r4, #100]	; 0x64
 800f054:	f000 f847 	bl	800f0e6 <__retarget_lock_init_recursive>
 800f058:	f7ff ff96 	bl	800ef88 <__sfp_lock_release>
 800f05c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800f060:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800f064:	6025      	str	r5, [r4, #0]
 800f066:	61a5      	str	r5, [r4, #24]
 800f068:	2208      	movs	r2, #8
 800f06a:	4629      	mov	r1, r5
 800f06c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800f070:	f7fb fe38 	bl	800ace4 <memset>
 800f074:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800f078:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800f07c:	4620      	mov	r0, r4
 800f07e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f080:	3468      	adds	r4, #104	; 0x68
 800f082:	e7d9      	b.n	800f038 <__sfp+0x1c>
 800f084:	2104      	movs	r1, #4
 800f086:	4638      	mov	r0, r7
 800f088:	f7ff ff62 	bl	800ef50 <__sfmoreglue>
 800f08c:	4604      	mov	r4, r0
 800f08e:	6030      	str	r0, [r6, #0]
 800f090:	2800      	cmp	r0, #0
 800f092:	d1d5      	bne.n	800f040 <__sfp+0x24>
 800f094:	f7ff ff78 	bl	800ef88 <__sfp_lock_release>
 800f098:	230c      	movs	r3, #12
 800f09a:	603b      	str	r3, [r7, #0]
 800f09c:	e7ee      	b.n	800f07c <__sfp+0x60>
 800f09e:	bf00      	nop
 800f0a0:	0800f4a8 	.word	0x0800f4a8
 800f0a4:	ffff0001 	.word	0xffff0001

0800f0a8 <_fwalk_reent>:
 800f0a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f0ac:	4606      	mov	r6, r0
 800f0ae:	4688      	mov	r8, r1
 800f0b0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800f0b4:	2700      	movs	r7, #0
 800f0b6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800f0ba:	f1b9 0901 	subs.w	r9, r9, #1
 800f0be:	d505      	bpl.n	800f0cc <_fwalk_reent+0x24>
 800f0c0:	6824      	ldr	r4, [r4, #0]
 800f0c2:	2c00      	cmp	r4, #0
 800f0c4:	d1f7      	bne.n	800f0b6 <_fwalk_reent+0xe>
 800f0c6:	4638      	mov	r0, r7
 800f0c8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f0cc:	89ab      	ldrh	r3, [r5, #12]
 800f0ce:	2b01      	cmp	r3, #1
 800f0d0:	d907      	bls.n	800f0e2 <_fwalk_reent+0x3a>
 800f0d2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800f0d6:	3301      	adds	r3, #1
 800f0d8:	d003      	beq.n	800f0e2 <_fwalk_reent+0x3a>
 800f0da:	4629      	mov	r1, r5
 800f0dc:	4630      	mov	r0, r6
 800f0de:	47c0      	blx	r8
 800f0e0:	4307      	orrs	r7, r0
 800f0e2:	3568      	adds	r5, #104	; 0x68
 800f0e4:	e7e9      	b.n	800f0ba <_fwalk_reent+0x12>

0800f0e6 <__retarget_lock_init_recursive>:
 800f0e6:	4770      	bx	lr

0800f0e8 <__retarget_lock_acquire_recursive>:
 800f0e8:	4770      	bx	lr

0800f0ea <__retarget_lock_release_recursive>:
 800f0ea:	4770      	bx	lr

0800f0ec <__swhatbuf_r>:
 800f0ec:	b570      	push	{r4, r5, r6, lr}
 800f0ee:	460e      	mov	r6, r1
 800f0f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f0f4:	2900      	cmp	r1, #0
 800f0f6:	b096      	sub	sp, #88	; 0x58
 800f0f8:	4614      	mov	r4, r2
 800f0fa:	461d      	mov	r5, r3
 800f0fc:	da08      	bge.n	800f110 <__swhatbuf_r+0x24>
 800f0fe:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800f102:	2200      	movs	r2, #0
 800f104:	602a      	str	r2, [r5, #0]
 800f106:	061a      	lsls	r2, r3, #24
 800f108:	d410      	bmi.n	800f12c <__swhatbuf_r+0x40>
 800f10a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800f10e:	e00e      	b.n	800f12e <__swhatbuf_r+0x42>
 800f110:	466a      	mov	r2, sp
 800f112:	f000 f903 	bl	800f31c <_fstat_r>
 800f116:	2800      	cmp	r0, #0
 800f118:	dbf1      	blt.n	800f0fe <__swhatbuf_r+0x12>
 800f11a:	9a01      	ldr	r2, [sp, #4]
 800f11c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800f120:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800f124:	425a      	negs	r2, r3
 800f126:	415a      	adcs	r2, r3
 800f128:	602a      	str	r2, [r5, #0]
 800f12a:	e7ee      	b.n	800f10a <__swhatbuf_r+0x1e>
 800f12c:	2340      	movs	r3, #64	; 0x40
 800f12e:	2000      	movs	r0, #0
 800f130:	6023      	str	r3, [r4, #0]
 800f132:	b016      	add	sp, #88	; 0x58
 800f134:	bd70      	pop	{r4, r5, r6, pc}
	...

0800f138 <__smakebuf_r>:
 800f138:	898b      	ldrh	r3, [r1, #12]
 800f13a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800f13c:	079d      	lsls	r5, r3, #30
 800f13e:	4606      	mov	r6, r0
 800f140:	460c      	mov	r4, r1
 800f142:	d507      	bpl.n	800f154 <__smakebuf_r+0x1c>
 800f144:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800f148:	6023      	str	r3, [r4, #0]
 800f14a:	6123      	str	r3, [r4, #16]
 800f14c:	2301      	movs	r3, #1
 800f14e:	6163      	str	r3, [r4, #20]
 800f150:	b002      	add	sp, #8
 800f152:	bd70      	pop	{r4, r5, r6, pc}
 800f154:	ab01      	add	r3, sp, #4
 800f156:	466a      	mov	r2, sp
 800f158:	f7ff ffc8 	bl	800f0ec <__swhatbuf_r>
 800f15c:	9900      	ldr	r1, [sp, #0]
 800f15e:	4605      	mov	r5, r0
 800f160:	4630      	mov	r0, r6
 800f162:	f7ff f959 	bl	800e418 <_malloc_r>
 800f166:	b948      	cbnz	r0, 800f17c <__smakebuf_r+0x44>
 800f168:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f16c:	059a      	lsls	r2, r3, #22
 800f16e:	d4ef      	bmi.n	800f150 <__smakebuf_r+0x18>
 800f170:	f023 0303 	bic.w	r3, r3, #3
 800f174:	f043 0302 	orr.w	r3, r3, #2
 800f178:	81a3      	strh	r3, [r4, #12]
 800f17a:	e7e3      	b.n	800f144 <__smakebuf_r+0xc>
 800f17c:	4b0d      	ldr	r3, [pc, #52]	; (800f1b4 <__smakebuf_r+0x7c>)
 800f17e:	62b3      	str	r3, [r6, #40]	; 0x28
 800f180:	89a3      	ldrh	r3, [r4, #12]
 800f182:	6020      	str	r0, [r4, #0]
 800f184:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f188:	81a3      	strh	r3, [r4, #12]
 800f18a:	9b00      	ldr	r3, [sp, #0]
 800f18c:	6163      	str	r3, [r4, #20]
 800f18e:	9b01      	ldr	r3, [sp, #4]
 800f190:	6120      	str	r0, [r4, #16]
 800f192:	b15b      	cbz	r3, 800f1ac <__smakebuf_r+0x74>
 800f194:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f198:	4630      	mov	r0, r6
 800f19a:	f000 f8d1 	bl	800f340 <_isatty_r>
 800f19e:	b128      	cbz	r0, 800f1ac <__smakebuf_r+0x74>
 800f1a0:	89a3      	ldrh	r3, [r4, #12]
 800f1a2:	f023 0303 	bic.w	r3, r3, #3
 800f1a6:	f043 0301 	orr.w	r3, r3, #1
 800f1aa:	81a3      	strh	r3, [r4, #12]
 800f1ac:	89a0      	ldrh	r0, [r4, #12]
 800f1ae:	4305      	orrs	r5, r0
 800f1b0:	81a5      	strh	r5, [r4, #12]
 800f1b2:	e7cd      	b.n	800f150 <__smakebuf_r+0x18>
 800f1b4:	0800ef45 	.word	0x0800ef45

0800f1b8 <_malloc_usable_size_r>:
 800f1b8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f1bc:	1f18      	subs	r0, r3, #4
 800f1be:	2b00      	cmp	r3, #0
 800f1c0:	bfbc      	itt	lt
 800f1c2:	580b      	ldrlt	r3, [r1, r0]
 800f1c4:	18c0      	addlt	r0, r0, r3
 800f1c6:	4770      	bx	lr

0800f1c8 <_raise_r>:
 800f1c8:	291f      	cmp	r1, #31
 800f1ca:	b538      	push	{r3, r4, r5, lr}
 800f1cc:	4604      	mov	r4, r0
 800f1ce:	460d      	mov	r5, r1
 800f1d0:	d904      	bls.n	800f1dc <_raise_r+0x14>
 800f1d2:	2316      	movs	r3, #22
 800f1d4:	6003      	str	r3, [r0, #0]
 800f1d6:	f04f 30ff 	mov.w	r0, #4294967295
 800f1da:	bd38      	pop	{r3, r4, r5, pc}
 800f1dc:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800f1de:	b112      	cbz	r2, 800f1e6 <_raise_r+0x1e>
 800f1e0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f1e4:	b94b      	cbnz	r3, 800f1fa <_raise_r+0x32>
 800f1e6:	4620      	mov	r0, r4
 800f1e8:	f000 f830 	bl	800f24c <_getpid_r>
 800f1ec:	462a      	mov	r2, r5
 800f1ee:	4601      	mov	r1, r0
 800f1f0:	4620      	mov	r0, r4
 800f1f2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f1f6:	f000 b817 	b.w	800f228 <_kill_r>
 800f1fa:	2b01      	cmp	r3, #1
 800f1fc:	d00a      	beq.n	800f214 <_raise_r+0x4c>
 800f1fe:	1c59      	adds	r1, r3, #1
 800f200:	d103      	bne.n	800f20a <_raise_r+0x42>
 800f202:	2316      	movs	r3, #22
 800f204:	6003      	str	r3, [r0, #0]
 800f206:	2001      	movs	r0, #1
 800f208:	e7e7      	b.n	800f1da <_raise_r+0x12>
 800f20a:	2400      	movs	r4, #0
 800f20c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800f210:	4628      	mov	r0, r5
 800f212:	4798      	blx	r3
 800f214:	2000      	movs	r0, #0
 800f216:	e7e0      	b.n	800f1da <_raise_r+0x12>

0800f218 <raise>:
 800f218:	4b02      	ldr	r3, [pc, #8]	; (800f224 <raise+0xc>)
 800f21a:	4601      	mov	r1, r0
 800f21c:	6818      	ldr	r0, [r3, #0]
 800f21e:	f7ff bfd3 	b.w	800f1c8 <_raise_r>
 800f222:	bf00      	nop
 800f224:	20000014 	.word	0x20000014

0800f228 <_kill_r>:
 800f228:	b538      	push	{r3, r4, r5, lr}
 800f22a:	4d07      	ldr	r5, [pc, #28]	; (800f248 <_kill_r+0x20>)
 800f22c:	2300      	movs	r3, #0
 800f22e:	4604      	mov	r4, r0
 800f230:	4608      	mov	r0, r1
 800f232:	4611      	mov	r1, r2
 800f234:	602b      	str	r3, [r5, #0]
 800f236:	f7f3 f831 	bl	800229c <_kill>
 800f23a:	1c43      	adds	r3, r0, #1
 800f23c:	d102      	bne.n	800f244 <_kill_r+0x1c>
 800f23e:	682b      	ldr	r3, [r5, #0]
 800f240:	b103      	cbz	r3, 800f244 <_kill_r+0x1c>
 800f242:	6023      	str	r3, [r4, #0]
 800f244:	bd38      	pop	{r3, r4, r5, pc}
 800f246:	bf00      	nop
 800f248:	20004db0 	.word	0x20004db0

0800f24c <_getpid_r>:
 800f24c:	f7f3 b81e 	b.w	800228c <_getpid>

0800f250 <__sread>:
 800f250:	b510      	push	{r4, lr}
 800f252:	460c      	mov	r4, r1
 800f254:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f258:	f000 f894 	bl	800f384 <_read_r>
 800f25c:	2800      	cmp	r0, #0
 800f25e:	bfab      	itete	ge
 800f260:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800f262:	89a3      	ldrhlt	r3, [r4, #12]
 800f264:	181b      	addge	r3, r3, r0
 800f266:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800f26a:	bfac      	ite	ge
 800f26c:	6563      	strge	r3, [r4, #84]	; 0x54
 800f26e:	81a3      	strhlt	r3, [r4, #12]
 800f270:	bd10      	pop	{r4, pc}

0800f272 <__swrite>:
 800f272:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f276:	461f      	mov	r7, r3
 800f278:	898b      	ldrh	r3, [r1, #12]
 800f27a:	05db      	lsls	r3, r3, #23
 800f27c:	4605      	mov	r5, r0
 800f27e:	460c      	mov	r4, r1
 800f280:	4616      	mov	r6, r2
 800f282:	d505      	bpl.n	800f290 <__swrite+0x1e>
 800f284:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f288:	2302      	movs	r3, #2
 800f28a:	2200      	movs	r2, #0
 800f28c:	f000 f868 	bl	800f360 <_lseek_r>
 800f290:	89a3      	ldrh	r3, [r4, #12]
 800f292:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f296:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800f29a:	81a3      	strh	r3, [r4, #12]
 800f29c:	4632      	mov	r2, r6
 800f29e:	463b      	mov	r3, r7
 800f2a0:	4628      	mov	r0, r5
 800f2a2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f2a6:	f000 b817 	b.w	800f2d8 <_write_r>

0800f2aa <__sseek>:
 800f2aa:	b510      	push	{r4, lr}
 800f2ac:	460c      	mov	r4, r1
 800f2ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f2b2:	f000 f855 	bl	800f360 <_lseek_r>
 800f2b6:	1c43      	adds	r3, r0, #1
 800f2b8:	89a3      	ldrh	r3, [r4, #12]
 800f2ba:	bf15      	itete	ne
 800f2bc:	6560      	strne	r0, [r4, #84]	; 0x54
 800f2be:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800f2c2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800f2c6:	81a3      	strheq	r3, [r4, #12]
 800f2c8:	bf18      	it	ne
 800f2ca:	81a3      	strhne	r3, [r4, #12]
 800f2cc:	bd10      	pop	{r4, pc}

0800f2ce <__sclose>:
 800f2ce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f2d2:	f000 b813 	b.w	800f2fc <_close_r>
	...

0800f2d8 <_write_r>:
 800f2d8:	b538      	push	{r3, r4, r5, lr}
 800f2da:	4d07      	ldr	r5, [pc, #28]	; (800f2f8 <_write_r+0x20>)
 800f2dc:	4604      	mov	r4, r0
 800f2de:	4608      	mov	r0, r1
 800f2e0:	4611      	mov	r1, r2
 800f2e2:	2200      	movs	r2, #0
 800f2e4:	602a      	str	r2, [r5, #0]
 800f2e6:	461a      	mov	r2, r3
 800f2e8:	f7f3 f80f 	bl	800230a <_write>
 800f2ec:	1c43      	adds	r3, r0, #1
 800f2ee:	d102      	bne.n	800f2f6 <_write_r+0x1e>
 800f2f0:	682b      	ldr	r3, [r5, #0]
 800f2f2:	b103      	cbz	r3, 800f2f6 <_write_r+0x1e>
 800f2f4:	6023      	str	r3, [r4, #0]
 800f2f6:	bd38      	pop	{r3, r4, r5, pc}
 800f2f8:	20004db0 	.word	0x20004db0

0800f2fc <_close_r>:
 800f2fc:	b538      	push	{r3, r4, r5, lr}
 800f2fe:	4d06      	ldr	r5, [pc, #24]	; (800f318 <_close_r+0x1c>)
 800f300:	2300      	movs	r3, #0
 800f302:	4604      	mov	r4, r0
 800f304:	4608      	mov	r0, r1
 800f306:	602b      	str	r3, [r5, #0]
 800f308:	f7f3 f81b 	bl	8002342 <_close>
 800f30c:	1c43      	adds	r3, r0, #1
 800f30e:	d102      	bne.n	800f316 <_close_r+0x1a>
 800f310:	682b      	ldr	r3, [r5, #0]
 800f312:	b103      	cbz	r3, 800f316 <_close_r+0x1a>
 800f314:	6023      	str	r3, [r4, #0]
 800f316:	bd38      	pop	{r3, r4, r5, pc}
 800f318:	20004db0 	.word	0x20004db0

0800f31c <_fstat_r>:
 800f31c:	b538      	push	{r3, r4, r5, lr}
 800f31e:	4d07      	ldr	r5, [pc, #28]	; (800f33c <_fstat_r+0x20>)
 800f320:	2300      	movs	r3, #0
 800f322:	4604      	mov	r4, r0
 800f324:	4608      	mov	r0, r1
 800f326:	4611      	mov	r1, r2
 800f328:	602b      	str	r3, [r5, #0]
 800f32a:	f7f3 f816 	bl	800235a <_fstat>
 800f32e:	1c43      	adds	r3, r0, #1
 800f330:	d102      	bne.n	800f338 <_fstat_r+0x1c>
 800f332:	682b      	ldr	r3, [r5, #0]
 800f334:	b103      	cbz	r3, 800f338 <_fstat_r+0x1c>
 800f336:	6023      	str	r3, [r4, #0]
 800f338:	bd38      	pop	{r3, r4, r5, pc}
 800f33a:	bf00      	nop
 800f33c:	20004db0 	.word	0x20004db0

0800f340 <_isatty_r>:
 800f340:	b538      	push	{r3, r4, r5, lr}
 800f342:	4d06      	ldr	r5, [pc, #24]	; (800f35c <_isatty_r+0x1c>)
 800f344:	2300      	movs	r3, #0
 800f346:	4604      	mov	r4, r0
 800f348:	4608      	mov	r0, r1
 800f34a:	602b      	str	r3, [r5, #0]
 800f34c:	f7f3 f815 	bl	800237a <_isatty>
 800f350:	1c43      	adds	r3, r0, #1
 800f352:	d102      	bne.n	800f35a <_isatty_r+0x1a>
 800f354:	682b      	ldr	r3, [r5, #0]
 800f356:	b103      	cbz	r3, 800f35a <_isatty_r+0x1a>
 800f358:	6023      	str	r3, [r4, #0]
 800f35a:	bd38      	pop	{r3, r4, r5, pc}
 800f35c:	20004db0 	.word	0x20004db0

0800f360 <_lseek_r>:
 800f360:	b538      	push	{r3, r4, r5, lr}
 800f362:	4d07      	ldr	r5, [pc, #28]	; (800f380 <_lseek_r+0x20>)
 800f364:	4604      	mov	r4, r0
 800f366:	4608      	mov	r0, r1
 800f368:	4611      	mov	r1, r2
 800f36a:	2200      	movs	r2, #0
 800f36c:	602a      	str	r2, [r5, #0]
 800f36e:	461a      	mov	r2, r3
 800f370:	f7f3 f80e 	bl	8002390 <_lseek>
 800f374:	1c43      	adds	r3, r0, #1
 800f376:	d102      	bne.n	800f37e <_lseek_r+0x1e>
 800f378:	682b      	ldr	r3, [r5, #0]
 800f37a:	b103      	cbz	r3, 800f37e <_lseek_r+0x1e>
 800f37c:	6023      	str	r3, [r4, #0]
 800f37e:	bd38      	pop	{r3, r4, r5, pc}
 800f380:	20004db0 	.word	0x20004db0

0800f384 <_read_r>:
 800f384:	b538      	push	{r3, r4, r5, lr}
 800f386:	4d07      	ldr	r5, [pc, #28]	; (800f3a4 <_read_r+0x20>)
 800f388:	4604      	mov	r4, r0
 800f38a:	4608      	mov	r0, r1
 800f38c:	4611      	mov	r1, r2
 800f38e:	2200      	movs	r2, #0
 800f390:	602a      	str	r2, [r5, #0]
 800f392:	461a      	mov	r2, r3
 800f394:	f7f2 ff9c 	bl	80022d0 <_read>
 800f398:	1c43      	adds	r3, r0, #1
 800f39a:	d102      	bne.n	800f3a2 <_read_r+0x1e>
 800f39c:	682b      	ldr	r3, [r5, #0]
 800f39e:	b103      	cbz	r3, 800f3a2 <_read_r+0x1e>
 800f3a0:	6023      	str	r3, [r4, #0]
 800f3a2:	bd38      	pop	{r3, r4, r5, pc}
 800f3a4:	20004db0 	.word	0x20004db0

0800f3a8 <_init>:
 800f3a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f3aa:	bf00      	nop
 800f3ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f3ae:	bc08      	pop	{r3}
 800f3b0:	469e      	mov	lr, r3
 800f3b2:	4770      	bx	lr

0800f3b4 <_fini>:
 800f3b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f3b6:	bf00      	nop
 800f3b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f3ba:	bc08      	pop	{r3}
 800f3bc:	469e      	mov	lr, r3
 800f3be:	4770      	bx	lr
