<HTML>
<HEAD>
<TITLE>Innovus</TITLE>
</HEAD>
<BODY>
##########################################################
<TABLE>
<TR><TD width = 150>#  Generated by:   </TD><TD>Cadence Innovus 21.17-s075_1</TD></TR>
<TR><TD>#  OS:              </TD><TD>Linux x86_64(Host ID zeus)</TD></TR>
<TR><TD>#  Generated on:    </TD><TD>Sat Aug  3 21:32:41 2024</TD></TR>
<TR><TD>#  Design:          /TD><TD>CHIP</TD></TR>
<TR><TD>#  Command:    </TD><TD>summaryReport</TD></TR>
</TABLE>
##########################################################
<HR SIZE=3>
<H3>Layer Information Page</H3>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
<CAPTION ALIGN = TOP><P ALIGN=LEFT><B>Layer OVERLAP Information</B></P></CAPTION>
    <TR>
    <TD>Type<BR></TD>
    <TD>Overlap<BR></TD>
</TABLE>
<BR>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
<CAPTION ALIGN = TOP><P ALIGN=LEFT><B>Layer METAL8 Information</B></P></CAPTION>
    <TR>
    <TD>Type<BR></TD>
    <TD>Routing<BR></TD>
    <TR>
    <TD>Wire Pitch X<BR></TD>
    <TD>1.150 um<BR></TD>
    <TR>
    <TD>Wire Pitch Y<BR></TD>
    <TD>1.150 um<BR></TD>
    <TR>
    <TD>Offset X<BR></TD>
    <TD>0.230 um<BR></TD>
    <TR>
    <TD>Offset Y<BR></TD>
    <TD>0.230 um<BR></TD>
    <TR>
    <TD>Wire Width<BR></TD>
    <TD>0.440 um<BR></TD>
    <TR>
    <TD>Spacing<BR></TD>
    <TD>0.460 um<BR></TD>
</TABLE>
<BR>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
<CAPTION ALIGN = TOP><P ALIGN=LEFT><B>Layer VIA78 Information</B></P></CAPTION>
    <TR>
    <TD>Type<BR></TD>
    <TD>Cut<BR></TD>
    <TR>
    <TD>Vias<BR></TD>
    <TD><A HREF="CHIP_via_layer_VIA78.htm">For complete list click here</A><BR></TD>
</TABLE>
<BR>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
<CAPTION ALIGN = TOP><P ALIGN=LEFT><B>Layer METAL7 Information</B></P></CAPTION>
    <TR>
    <TD>Type<BR></TD>
    <TD>Routing<BR></TD>
    <TR>
    <TD>Wire Pitch X<BR></TD>
    <TD>0.615 um<BR></TD>
    <TR>
    <TD>Wire Pitch Y<BR></TD>
    <TD>0.615 um<BR></TD>
    <TR>
    <TD>Offset X<BR></TD>
    <TD>0.205 um<BR></TD>
    <TR>
    <TD>Offset Y<BR></TD>
    <TD>0.205 um<BR></TD>
    <TR>
    <TD>Wire Width<BR></TD>
    <TD>0.200 um<BR></TD>
    <TR>
    <TD>Spacing<BR></TD>
    <TD>0.210 um<BR></TD>
</TABLE>
<BR>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
<CAPTION ALIGN = TOP><P ALIGN=LEFT><B>Layer VIA67 Information</B></P></CAPTION>
    <TR>
    <TD>Type<BR></TD>
    <TD>Cut<BR></TD>
    <TR>
    <TD>Vias<BR></TD>
    <TD><A HREF="CHIP_via_layer_VIA67.htm">For complete list click here</A><BR></TD>
</TABLE>
<BR>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
<CAPTION ALIGN = TOP><P ALIGN=LEFT><B>Layer METAL6 Information</B></P></CAPTION>
    <TR>
    <TD>Type<BR></TD>
    <TD>Routing<BR></TD>
    <TR>
    <TD>Wire Pitch X<BR></TD>
    <TD>0.460 um<BR></TD>
    <TR>
    <TD>Wire Pitch Y<BR></TD>
    <TD>0.460 um<BR></TD>
    <TR>
    <TD>Offset X<BR></TD>
    <TD>0.230 um<BR></TD>
    <TR>
    <TD>Offset Y<BR></TD>
    <TD>0.230 um<BR></TD>
    <TR>
    <TD>Wire Width<BR></TD>
    <TD>0.200 um<BR></TD>
    <TR>
    <TD>Spacing<BR></TD>
    <TD>0.210 um<BR></TD>
</TABLE>
<BR>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
<CAPTION ALIGN = TOP><P ALIGN=LEFT><B>Layer VIA56 Information</B></P></CAPTION>
    <TR>
    <TD>Type<BR></TD>
    <TD>Cut<BR></TD>
    <TR>
    <TD>Vias<BR></TD>
    <TD><A HREF="CHIP_via_layer_VIA56.htm">For complete list click here</A><BR></TD>
</TABLE>
<BR>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
<CAPTION ALIGN = TOP><P ALIGN=LEFT><B>Layer METAL5 Information</B></P></CAPTION>
    <TR>
    <TD>Type<BR></TD>
    <TD>Routing<BR></TD>
    <TR>
    <TD>Wire Pitch X<BR></TD>
    <TD>0.410 um<BR></TD>
    <TR>
    <TD>Wire Pitch Y<BR></TD>
    <TD>0.410 um<BR></TD>
    <TR>
    <TD>Offset X<BR></TD>
    <TD>0.205 um<BR></TD>
    <TR>
    <TD>Offset Y<BR></TD>
    <TD>0.205 um<BR></TD>
    <TR>
    <TD>Wire Width<BR></TD>
    <TD>0.200 um<BR></TD>
    <TR>
    <TD>Spacing<BR></TD>
    <TD>0.210 um<BR></TD>
</TABLE>
<BR>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
<CAPTION ALIGN = TOP><P ALIGN=LEFT><B>Layer VIA45 Information</B></P></CAPTION>
    <TR>
    <TD>Type<BR></TD>
    <TD>Cut<BR></TD>
    <TR>
    <TD>Vias<BR></TD>
    <TD><A HREF="CHIP_via_layer_VIA45.htm">For complete list click here</A><BR></TD>
</TABLE>
<BR>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
<CAPTION ALIGN = TOP><P ALIGN=LEFT><B>Layer METAL4 Information</B></P></CAPTION>
    <TR>
    <TD>Type<BR></TD>
    <TD>Routing<BR></TD>
    <TR>
    <TD>Wire Pitch X<BR></TD>
    <TD>0.460 um<BR></TD>
    <TR>
    <TD>Wire Pitch Y<BR></TD>
    <TD>0.460 um<BR></TD>
    <TR>
    <TD>Offset X<BR></TD>
    <TD>0.230 um<BR></TD>
    <TR>
    <TD>Offset Y<BR></TD>
    <TD>0.230 um<BR></TD>
    <TR>
    <TD>Wire Width<BR></TD>
    <TD>0.200 um<BR></TD>
    <TR>
    <TD>Spacing<BR></TD>
    <TD>0.210 um<BR></TD>
</TABLE>
<BR>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
<CAPTION ALIGN = TOP><P ALIGN=LEFT><B>Layer VIA34 Information</B></P></CAPTION>
    <TR>
    <TD>Type<BR></TD>
    <TD>Cut<BR></TD>
    <TR>
    <TD>Vias<BR></TD>
    <TD><A HREF="CHIP_via_layer_VIA34.htm">For complete list click here</A><BR></TD>
</TABLE>
<BR>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
<CAPTION ALIGN = TOP><P ALIGN=LEFT><B>Layer METAL3 Information</B></P></CAPTION>
    <TR>
    <TD>Type<BR></TD>
    <TD>Routing<BR></TD>
    <TR>
    <TD>Wire Pitch X<BR></TD>
    <TD>0.410 um<BR></TD>
    <TR>
    <TD>Wire Pitch Y<BR></TD>
    <TD>0.410 um<BR></TD>
    <TR>
    <TD>Offset X<BR></TD>
    <TD>0.205 um<BR></TD>
    <TR>
    <TD>Offset Y<BR></TD>
    <TD>0.205 um<BR></TD>
    <TR>
    <TD>Wire Width<BR></TD>
    <TD>0.200 um<BR></TD>
    <TR>
    <TD>Spacing<BR></TD>
    <TD>0.210 um<BR></TD>
</TABLE>
<BR>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
<CAPTION ALIGN = TOP><P ALIGN=LEFT><B>Layer VIA23 Information</B></P></CAPTION>
    <TR>
    <TD>Type<BR></TD>
    <TD>Cut<BR></TD>
    <TR>
    <TD>Vias<BR></TD>
    <TD><A HREF="CHIP_via_layer_VIA23.htm">For complete list click here</A><BR></TD>
</TABLE>
<BR>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
<CAPTION ALIGN = TOP><P ALIGN=LEFT><B>Layer METAL2 Information</B></P></CAPTION>
    <TR>
    <TD>Type<BR></TD>
    <TD>Routing<BR></TD>
    <TR>
    <TD>Wire Pitch X<BR></TD>
    <TD>0.460 um<BR></TD>
    <TR>
    <TD>Wire Pitch Y<BR></TD>
    <TD>0.460 um<BR></TD>
    <TR>
    <TD>Offset X<BR></TD>
    <TD>0.230 um<BR></TD>
    <TR>
    <TD>Offset Y<BR></TD>
    <TD>0.230 um<BR></TD>
    <TR>
    <TD>Wire Width<BR></TD>
    <TD>0.200 um<BR></TD>
    <TR>
    <TD>Spacing<BR></TD>
    <TD>0.210 um<BR></TD>
</TABLE>
<BR>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
<CAPTION ALIGN = TOP><P ALIGN=LEFT><B>Layer VIA12 Information</B></P></CAPTION>
    <TR>
    <TD>Type<BR></TD>
    <TD>Cut<BR></TD>
    <TR>
    <TD>Vias<BR></TD>
    <TD><A HREF="CHIP_via_layer_VIA12.htm">For complete list click here</A><BR></TD>
</TABLE>
<BR>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
<CAPTION ALIGN = TOP><P ALIGN=LEFT><B>Layer METAL1 Information</B></P></CAPTION>
    <TR>
    <TD>Type<BR></TD>
    <TD>Routing<BR></TD>
    <TR>
    <TD>Wire Pitch X<BR></TD>
    <TD>0.410 um<BR></TD>
    <TR>
    <TD>Wire Pitch Y<BR></TD>
    <TD>0.410 um<BR></TD>
    <TR>
    <TD>Offset X<BR></TD>
    <TD>0.205 um<BR></TD>
    <TR>
    <TD>Offset Y<BR></TD>
    <TD>0.205 um<BR></TD>
    <TR>
    <TD>Wire Width<BR></TD>
    <TD>0.160 um<BR></TD>
    <TR>
    <TD>Spacing<BR></TD>
    <TD>0.180 um<BR></TD>
</TABLE>
<BR>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
<CAPTION ALIGN = TOP><P ALIGN=LEFT><B>Layer POLY1 Information</B></P></CAPTION>
    <TR>
    <TD>Type<BR></TD>
    <TD>Masterslice<BR></TD>
</TABLE>
<BR>

</BODY>
</HTML>
