
                                 Formality (R)

               Version L-2016.03-SP1 for linux64 - Apr 13, 2016 

                    Copyright (c) 1988 - 2016 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.

  ** Highlights of Formality (R) Version L-2016.03 **
   - New alternate verification strategies for resolving inconclusive verifications
   - Automation for deploying alternate strategies
   - New command to export the mapping of reference to implementation registers
   - New capability to combine PG and low power information from db libraries with Verilog functional models

   * Please refer to the Formality Release Notes for details and additional enhancements

Build: 4031317
Hostname: IC (RHEL64)
Current time: Fri Aug 16 07:48:17 2024

Loading db file '/opt/Synopsys/Formality2016/libraries/syn/gtech.db'
###################################################################
########################### Variables #############################
###################################################################
set SSLIB "/home/IC/Labs/Final_system_dft/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db"
/home/IC/Labs/Final_system_dft/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
set TTLIB "/home/IC/Labs/Final_system_dft/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db"
/home/IC/Labs/Final_system_dft/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
set FFLIB "/home/IC/Labs/Final_system_dft/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db"
/home/IC/Labs/Final_system_dft/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
###################################################################
############################ Guidance #############################
###################################################################
# Synopsys setup variable
set synopsys_auto_setup true
true
# Formality Setup File
set_svf "/home/IC/Labs/Final_system_dft/dft/SYS_TOP.svf"
SVF set to '/home/IC/Labs/Final_system_dft/dft/SYS_TOP.svf'.
1
###################################################################
###################### Reference Container ########################
###################################################################
# Read Reference Design Verilog Files
read_sverilog  -container Ref [glob /home/IC/Labs/Final_system_dft/rtl/system_rtl/*.sv]
No target library specified, default is WORK
Initializing DesignWare ...
Initialization Complete
Loading verilog file '/home/IC/Labs/Final_system_dft/rtl/system_rtl/data_sampling.sv'
Loading verilog file '/home/IC/Labs/Final_system_dft/rtl/system_rtl/PULSE_GEN.sv'
Loading verilog file '/home/IC/Labs/Final_system_dft/rtl/system_rtl/FIFO_WR.sv'
Loading verilog file '/home/IC/Labs/Final_system_dft/rtl/system_rtl/UART.sv'
Loading verilog file '/home/IC/Labs/Final_system_dft/rtl/system_rtl/Parity_check.sv'
Loading verilog file '/home/IC/Labs/Final_system_dft/rtl/system_rtl/FIFO_MEM_CNTRL.sv'
Loading verilog file '/home/IC/Labs/Final_system_dft/rtl/system_rtl/strt_check.sv'
Loading verilog file '/home/IC/Labs/Final_system_dft/rtl/system_rtl/MUX.sv'
Loading verilog file '/home/IC/Labs/Final_system_dft/rtl/system_rtl/CLKDIV_MUX.sv'
Loading verilog file '/home/IC/Labs/Final_system_dft/rtl/system_rtl/stop_check.sv'
Loading verilog file '/home/IC/Labs/Final_system_dft/rtl/system_rtl/UART_TOP_TX_RX.sv'
Loading verilog file '/home/IC/Labs/Final_system_dft/rtl/system_rtl/RST_SYNC.sv'
Loading verilog file '/home/IC/Labs/Final_system_dft/rtl/system_rtl/FIFO_TOP.sv'
Loading verilog file '/home/IC/Labs/Final_system_dft/rtl/system_rtl/FIFO_RD.sv'
Loading verilog file '/home/IC/Labs/Final_system_dft/rtl/system_rtl/UART_TOP_RX.sv'
Loading verilog file '/home/IC/Labs/Final_system_dft/rtl/system_rtl/ALU.sv'
Loading verilog file '/home/IC/Labs/Final_system_dft/rtl/system_rtl/DF_SYNC.sv'
Loading verilog file '/home/IC/Labs/Final_system_dft/rtl/system_rtl/mux2X1.sv'
Loading verilog file '/home/IC/Labs/Final_system_dft/rtl/system_rtl/CLK-DIV.sv'
Loading verilog file '/home/IC/Labs/Final_system_dft/rtl/system_rtl/serializer.sv'
Loading verilog file '/home/IC/Labs/Final_system_dft/rtl/system_rtl/SYS_TOP.sv'
Loading verilog file '/home/IC/Labs/Final_system_dft/rtl/system_rtl/RegFile.sv'
Loading verilog file '/home/IC/Labs/Final_system_dft/rtl/system_rtl/UART_TOP.sv'
Loading verilog file '/home/IC/Labs/Final_system_dft/rtl/system_rtl/edge_bit_count.sv'
Loading verilog file '/home/IC/Labs/Final_system_dft/rtl/system_rtl/parity_calc.sv'
Loading verilog file '/home/IC/Labs/Final_system_dft/rtl/system_rtl/CLK_GATE.sv'
Loading verilog file '/home/IC/Labs/Final_system_dft/rtl/system_rtl/SYS_Control.sv'
Loading verilog file '/home/IC/Labs/Final_system_dft/rtl/system_rtl/deserializer.sv'
Loading verilog file '/home/IC/Labs/Final_system_dft/rtl/system_rtl/FSM.sv'
Loading verilog file '/home/IC/Labs/Final_system_dft/rtl/system_rtl/DATA_SYNC.sv'
Created container 'Ref'
Current container set to 'Ref'
1
# Read Reference technology libraries
read_db -container Ref [list $SSLIB $TTLIB $FFLIB]
Loading db file '/home/IC/Labs/Final_system_dft/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/Labs/Final_system_dft/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/Labs/Final_system_dft/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
1
# set the top Reference Design 
set_reference_design SYS_TOP
Reference design set to 'Ref:/WORK/SYS_TOP'
1
set_top SYS_TOP
Setting top design to 'Ref:/WORK/SYS_TOP'
Status:   Elaborating design SYS_TOP   ...  
Status:   Elaborating design mux2X1   ...  
Status:   Elaborating design RST_SYNC  NUM_STAGES=2 ...  
Information: Created design named 'RST_SYNC_NUM_STAGES2'. (FE-LINK-13)
Status:   Elaborating design DATA_SYNC  NUM_STAGES=2, BUS_WIDTH=8 ...  
Information: Created design named 'DATA_SYNC_NUM_STAGES2_BUS_WIDTH8'. (FE-LINK-13)
Status:   Elaborating design RegFile  WIDTH=8, DEPTH=16, ADDR=4 ...  
Information: Created design named 'RegFile_WIDTH8_DEPTH16_ADDR4'. (FE-LINK-13)
Status:   Elaborating design ALU  OPER_WIDTH=8, OUT_WIDTH=16 ...  
Information: Created design named 'ALU_OPER_WIDTH8_OUT_WIDTH16'. (FE-LINK-13)
Status:   Elaborating design UART_RX_TX_TOP   ...  
Status:   Elaborating design UART_TOP_RX   ...  
Status:   Elaborating design FSM   ...  
Status:   Elaborating design data_sampling   ...  
Status:   Elaborating design edge_bit_count   ...  
Status:   Elaborating design deserializer   ...  
Status:   Elaborating design Parity_check   ...  
Status:   Elaborating design stop_check   ...  
Status:   Elaborating design strt_check   ...  
Status:   Elaborating design UART_TX_TOP   ...  
Status:   Elaborating design UART_TX   ...  
Status:   Elaborating design serializer  IN_WIDTH=8 ...  
Information: Created design named 'serializer_IN_WIDTH8'. (FE-LINK-13)
Status:   Elaborating design parity_calc  IN_WIDTH=8 ...  
Information: Created design named 'parity_calc_IN_WIDTH8'. (FE-LINK-13)
Status:   Elaborating design MUX   ...  
Status:   Elaborating design FIFO_TOP   ...  
Status:   Elaborating design FIFO_buffer  in_width=8 ...  
Information: Created design named 'FIFO_buffer_in_width8'. (FE-LINK-13)
Status:   Elaborating design fifo_wr  IN_WIDTH=3 ...  
Information: Created design named 'fifo_wr_IN_WIDTH3'. (FE-LINK-13)
Status:   Elaborating design fifo_rd  ADDRSIZE=3 ...  
Information: Created design named 'fifo_rd_ADDRSIZE3'. (FE-LINK-13)
Status:   Elaborating design DF_SYNC   ...  
Status:   Elaborating design sys_ctrl  IN_WIDTH=16, WIDTH=8 ...  
Information: Created design named 'sys_ctrl_IN_WIDTH16_WIDTH8'. (FE-LINK-13)
Status:   Elaborating design PULSE_GEN   ...  
Status:   Elaborating design ClkDiv   ...  
Warning: Unsigned to signed assignment occurs. (File: /home/IC/Labs/Final_system_dft/rtl/system_rtl/CLK-DIV.sv Line: 29)  (FMR_VLOG-057)
Warning: Unsigned to signed assignment occurs. (File: /home/IC/Labs/Final_system_dft/rtl/system_rtl/CLK-DIV.sv Line: 43)  (FMR_VLOG-057)
Status:   Elaborating design CLKDIV_MUX   ...  
Status:   Elaborating design CLK_GATE   ...  
Status:  Implementing inferred operators...

************ Library Checking Summary ************
Warning:  3 unlinked power cell(s) with unread pg pins.
        Use 'report_libraries -defects all' for more details.
**************************************************

Top design set to 'Ref:/WORK/SYS_TOP' with warnings
Reference design set to 'Ref:/WORK/SYS_TOP'
1
###################################################################
#################### Implementation Container #####################
###################################################################
# Read Implementation Design Files
read_verilog -netlist -container Imp "/home/IC/Labs/Final_system_dft/dft/SYS_TOP.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Labs/Final_system_dft/dft/SYS_TOP.v'
Created container 'Imp'
Current container set to 'Imp'
1
# Read Implementation technology libraries
read_db -container Imp [list $TTLIB $SSLIB $FFLIB]
Loading db file '/home/IC/Labs/Final_system_dft/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/Labs/Final_system_dft/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/Labs/Final_system_dft/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
1
# set the top Implementation Design
set_implementation_design SYS_TOP
Implementation design set to 'Imp:/WORK/SYS_TOP'
1
set_top SYS_TOP
Setting top design to 'Imp:/WORK/SYS_TOP'
Status:  Implementing inferred operators...

************ Library Checking Summary ************
Warning:  3 unlinked power cell(s) with unread pg pins.
        Use 'report_libraries -defects all' for more details.
**************************************************

Top design successfully set to 'Imp:/WORK/SYS_TOP'
Implementation design set to 'Imp:/WORK/SYS_TOP'
1
###################### Matching Compare points ####################
match
Reference design is 'Ref:/WORK/SYS_TOP'
Implementation design is 'Imp:/WORK/SYS_TOP'
Status:  Checking designs...
    Warning: 2 (12) undriven nets found in reference (implementation) design; see formality.log for list (FM-399)
Status:  Building verification models...
Status:  Processing Guide Commands...
    Set 'Ref:/WORK/SYS_TOP/SE' to constant 0    
    Set 'Imp:/WORK/SYS_TOP/SE' to constant 0    
    Set 'Ref:/WORK/SYS_TOP/test_mode' to constant 1    
    Set 'Imp:/WORK/SYS_TOP/test_mode' to constant 1    
    Set 'Imp:/WORK/SYS_TOP/SE' to constant 0    ; previous value was also 0
    Set 'Imp:/WORK/SYS_TOP/test_mode' to constant 1    ; previous value was also 1
    Set don't verify point 'Ref:/WORK/SYS_TOP/SO'

***************************** Guidance Summary *****************************
                                         Status
Command                 Accepted   Rejected  Unsupported  Unprocessed  Total
----------------------------------------------------------------------------
environment         :          2          0          0          0          2
instance_map        :         29          0          0          0         29
mark                :         28          0          0          0         28
multiplier          :          3          0          0          0          3
reg_constant        :          1          0          0          0          1
replace             :          4          0          0          0          4
scan_input          :          2          0          0          0          2
transformation
   map              :         26          0          0          0         26
   share            :          4          0          0          0          4
uniquify            :         32          3          0          0         35
ununiquify          :          1          0          0          0          1

Note: If verification succeeds you can safely ignore unaccepted guidance commands.

SVF files read:
      /home/IC/Labs/Final_system_dft/dft/SYS_TOP.svf

SVF files produced:
  /home/IC/Labs/Final_system_dft/fm_dft/formality_svf/
    svf.txt
****************************************************************************

Status:  Matching...
    
*********************************** Matching Results ***********************************    
 376 Compare points matched by name    
 0 Compare points matched by signature analysis    
 0 Compare points matched by topology    
 4 Matched primary inputs, black-box outputs    
 0(4) Unmatched reference(implementation) compare points    
 0(0) Unmatched reference(implementation) primary inputs, black-box outputs    
 1(4) Unmatched reference(implementation) unread points    
----------------------------------------------------------------------------------------    
Unmatched Objects                                                        REF        IMPL    
----------------------------------------------------------------------------------------    
 Output ports (Port)                                                       0           4    
****************************************************************************************

1
######################### Run Verification ########################
set successful [verify]
Reference design is 'Ref:/WORK/SYS_TOP'
Implementation design is 'Imp:/WORK/SYS_TOP'
    
*********************************** Matching Results ***********************************    
 376 Compare points matched by name    
 0 Compare points matched by signature analysis    
 0 Compare points matched by topology    
 4 Matched primary inputs, black-box outputs    
 0(4) Unmatched reference(implementation) compare points    
 0(0) Unmatched reference(implementation) primary inputs, black-box outputs    
 1(4) Unmatched reference(implementation) unread points    
----------------------------------------------------------------------------------------    
Unmatched Objects                                                        REF        IMPL    
----------------------------------------------------------------------------------------    
 Output ports (Port)                                                       0           4    
****************************************************************************************

Status:  Verifying...

***************************** Synopsys Auto Setup Summary ******************************

!!! Synopsys Auto Setup Mode was enabled. !!!
!!! Verification results are valid assuming the following setup constraints: !!!

### RTL Interpretation Setup
   set hdlin_ignore_parallel_case false
   set hdlin_ignore_full_case false
   set hdlin_error_on_mismatch_message false
   set hdlin_ignore_embedded_configuration true

### Undriven Signal Handling Setup
   set verification_set_undriven_signals synthesis

### Test Logic Setup
   set verification_verify_directly_undriven_output false
   Constants set on:
     SYS_TOP/SE
     SYS_TOP/test_mode
   For details see report_dont_verify_points and report_constants


For further details on Synopsys Auto Setup Mode: Type man synopsys_auto_setup
****************************************************************************************


********************************* Verification Results *********************************
Verification SUCCEEDED
   ATTENTION: synopsys_auto_setup mode was enabled.
              See Synopsys Auto Setup Summary for details.
----------------------------------------------------------
 Reference design: Ref:/WORK/SYS_TOP
 Implementation design: Imp:/WORK/SYS_TOP
 376 Passing compare points
----------------------------------------------------------------------------------------
Matched Compare Points     BBPin    Loop   BBNet     Cut    Port     DFF     LAT   TOTAL
----------------------------------------------------------------------------------------
Passing (equivalent)           0       0       0       0       1     375       0     376
Failing (not equivalent)       0       0       0       0       0       0       0       0
Not Compared
  Constant reg                                                         0       1       1
  Don't verify                 0       0       0       0       1       0       0       1
  Unread                       0       0       0       0       0      73       0      73
****************************************************************************************
1
if {!$successful} {
diagnose
analyze_points -failing
}
########################### Reporting ############################# 
report_passing_points > "passing_points.rpt"
report_failing_points > "failing_points.rpt"
report_aborted_points > "aborted_points.rpt"
report_unverified_points > "unverified_points.rpt"
########################### Start GUI ############################# 
start_gui
