Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date              : Fri May 29 20:17:49 2015
| Host              : Dtysky running 64-bit major release  (build 9200)
| Command           : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_1 -file B:/Complex_Mind/FPGA-Imaging-Library/Master/Geometry/Rotate/DocGen/timing_report.txt
| Design            : Rotate
| Device            : 7z010-clg400
| Speed File        : -1  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 20 input ports with no input delay specified. (HIGH)

angle[0]
angle[1]
angle[2]
angle[3]
angle[4]
angle[5]
angle[6]
angle[7]
angle[8]
frame_in_data[0]
frame_in_data[1]
frame_in_data[2]
frame_in_data[3]
frame_in_data[4]
frame_in_data[5]
frame_in_data[6]
frame_in_data[7]
frame_in_ready
in_enable
rst_n

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

frame_enable
frame_out_count_x[0]
frame_out_count_x[1]
frame_out_count_x[2]
frame_out_count_x[3]
frame_out_count_x[4]
frame_out_count_x[5]
frame_out_count_x[6]
frame_out_count_x[7]
frame_out_count_x[8]
frame_out_count_y[0]
frame_out_count_y[1]
frame_out_count_y[2]
frame_out_count_y[3]
frame_out_count_y[4]
frame_out_count_y[5]
frame_out_count_y[6]
frame_out_count_y[7]
frame_out_count_y[8]
out_data[0]
out_data[1]
out_data[2]
out_data[3]
out_data[4]
out_data[5]
out_data[6]
out_data[7]
out_ready

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     95.208        0.000                      0                  322       -0.050       -0.387                     14                  322       49.020        0.000                       0                   253  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
CLK    {0.000 50.000}     100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                95.208        0.000                      0                  322       -0.050       -0.387                     14                  322       49.020        0.000                       0                   253  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        CLK                         
(none)                      CLK           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack       95.208ns,  Total Violation        0.000ns
Hold  :           14  Failing Endpoints,  Worst Slack       -0.050ns,  Total Violation       -0.387ns
PW    :            0  Failing Endpoints,  Worst Slack       49.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.208ns  (required time - arrival time)
  Source:                 count_v_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            count_v_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK rise@100.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.414ns  (logic 1.819ns (41.210%)  route 2.595ns (58.790%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 101.503 - 100.000 ) 
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=252, unset)          1.677     1.677    clk
                                                                      r  count_v_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.496     2.173 f  count_v_reg[4]/Q
                         net (fo=11, unplaced)        0.829     3.002    count_v_reg__1[4]
                                                                      f  count_v[8]_i_10/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     3.297 r  count_v[8]_i_10/O
                         net (fo=1, unplaced)         0.000     3.297    n_0_count_v[8]_i_10
                                                                      r  count_v_reg[8]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.847 r  count_v_reg[8]_i_3/CO[3]
                         net (fo=8, unplaced)         0.938     4.785    count_v2
                                                                      r  count_v[9]_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.150     4.935 f  count_v[9]_i_3/O
                         net (fo=1, unplaced)         0.311     5.246    n_0_count_v[9]_i_3
                                                                      f  count_v[9]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.328     5.574 r  count_v[9]_i_1/O
                         net (fo=10, unplaced)        0.517     6.091    n_0_count_v[9]_i_1
                         FDCE                                         r  count_v_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)      100.000   100.000 r  
                                                      0.000   100.000 r  clk
                         net (fo=252, unset)          1.503   101.503    clk
                                                                      r  count_v_reg[0]/C
                         clock pessimism              0.000   101.503    
                         clock uncertainty           -0.035   101.468    
                         FDCE (Setup_fdce_C_CE)      -0.169   101.299    count_v_reg[0]
  -------------------------------------------------------------------
                         required time                        101.299    
                         arrival time                          -6.091    
  -------------------------------------------------------------------
                         slack                                 95.208    

Slack (MET) :             95.208ns  (required time - arrival time)
  Source:                 count_v_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            count_v_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK rise@100.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.414ns  (logic 1.819ns (41.210%)  route 2.595ns (58.790%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 101.503 - 100.000 ) 
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=252, unset)          1.677     1.677    clk
                                                                      r  count_v_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.496     2.173 f  count_v_reg[4]/Q
                         net (fo=11, unplaced)        0.829     3.002    count_v_reg__1[4]
                                                                      f  count_v[8]_i_10/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     3.297 r  count_v[8]_i_10/O
                         net (fo=1, unplaced)         0.000     3.297    n_0_count_v[8]_i_10
                                                                      r  count_v_reg[8]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.847 r  count_v_reg[8]_i_3/CO[3]
                         net (fo=8, unplaced)         0.938     4.785    count_v2
                                                                      r  count_v[9]_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.150     4.935 f  count_v[9]_i_3/O
                         net (fo=1, unplaced)         0.311     5.246    n_0_count_v[9]_i_3
                                                                      f  count_v[9]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.328     5.574 r  count_v[9]_i_1/O
                         net (fo=10, unplaced)        0.517     6.091    n_0_count_v[9]_i_1
                         FDCE                                         r  count_v_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)      100.000   100.000 r  
                                                      0.000   100.000 r  clk
                         net (fo=252, unset)          1.503   101.503    clk
                                                                      r  count_v_reg[1]/C
                         clock pessimism              0.000   101.503    
                         clock uncertainty           -0.035   101.468    
                         FDCE (Setup_fdce_C_CE)      -0.169   101.299    count_v_reg[1]
  -------------------------------------------------------------------
                         required time                        101.299    
                         arrival time                          -6.091    
  -------------------------------------------------------------------
                         slack                                 95.208    

Slack (MET) :             95.208ns  (required time - arrival time)
  Source:                 count_v_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            count_v_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK rise@100.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.414ns  (logic 1.819ns (41.210%)  route 2.595ns (58.790%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 101.503 - 100.000 ) 
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=252, unset)          1.677     1.677    clk
                                                                      r  count_v_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.496     2.173 f  count_v_reg[4]/Q
                         net (fo=11, unplaced)        0.829     3.002    count_v_reg__1[4]
                                                                      f  count_v[8]_i_10/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     3.297 r  count_v[8]_i_10/O
                         net (fo=1, unplaced)         0.000     3.297    n_0_count_v[8]_i_10
                                                                      r  count_v_reg[8]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.847 r  count_v_reg[8]_i_3/CO[3]
                         net (fo=8, unplaced)         0.938     4.785    count_v2
                                                                      r  count_v[9]_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.150     4.935 f  count_v[9]_i_3/O
                         net (fo=1, unplaced)         0.311     5.246    n_0_count_v[9]_i_3
                                                                      f  count_v[9]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.328     5.574 r  count_v[9]_i_1/O
                         net (fo=10, unplaced)        0.517     6.091    n_0_count_v[9]_i_1
                         FDCE                                         r  count_v_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)      100.000   100.000 r  
                                                      0.000   100.000 r  clk
                         net (fo=252, unset)          1.503   101.503    clk
                                                                      r  count_v_reg[2]/C
                         clock pessimism              0.000   101.503    
                         clock uncertainty           -0.035   101.468    
                         FDCE (Setup_fdce_C_CE)      -0.169   101.299    count_v_reg[2]
  -------------------------------------------------------------------
                         required time                        101.299    
                         arrival time                          -6.091    
  -------------------------------------------------------------------
                         slack                                 95.208    

Slack (MET) :             95.208ns  (required time - arrival time)
  Source:                 count_v_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            count_v_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK rise@100.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.414ns  (logic 1.819ns (41.210%)  route 2.595ns (58.790%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 101.503 - 100.000 ) 
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=252, unset)          1.677     1.677    clk
                                                                      r  count_v_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.496     2.173 f  count_v_reg[4]/Q
                         net (fo=11, unplaced)        0.829     3.002    count_v_reg__1[4]
                                                                      f  count_v[8]_i_10/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     3.297 r  count_v[8]_i_10/O
                         net (fo=1, unplaced)         0.000     3.297    n_0_count_v[8]_i_10
                                                                      r  count_v_reg[8]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.847 r  count_v_reg[8]_i_3/CO[3]
                         net (fo=8, unplaced)         0.938     4.785    count_v2
                                                                      r  count_v[9]_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.150     4.935 f  count_v[9]_i_3/O
                         net (fo=1, unplaced)         0.311     5.246    n_0_count_v[9]_i_3
                                                                      f  count_v[9]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.328     5.574 r  count_v[9]_i_1/O
                         net (fo=10, unplaced)        0.517     6.091    n_0_count_v[9]_i_1
                         FDCE                                         r  count_v_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)      100.000   100.000 r  
                                                      0.000   100.000 r  clk
                         net (fo=252, unset)          1.503   101.503    clk
                                                                      r  count_v_reg[3]/C
                         clock pessimism              0.000   101.503    
                         clock uncertainty           -0.035   101.468    
                         FDCE (Setup_fdce_C_CE)      -0.169   101.299    count_v_reg[3]
  -------------------------------------------------------------------
                         required time                        101.299    
                         arrival time                          -6.091    
  -------------------------------------------------------------------
                         slack                                 95.208    

Slack (MET) :             95.208ns  (required time - arrival time)
  Source:                 count_v_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            count_v_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK rise@100.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.414ns  (logic 1.819ns (41.210%)  route 2.595ns (58.790%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 101.503 - 100.000 ) 
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=252, unset)          1.677     1.677    clk
                                                                      r  count_v_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.496     2.173 f  count_v_reg[4]/Q
                         net (fo=11, unplaced)        0.829     3.002    count_v_reg__1[4]
                                                                      f  count_v[8]_i_10/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     3.297 r  count_v[8]_i_10/O
                         net (fo=1, unplaced)         0.000     3.297    n_0_count_v[8]_i_10
                                                                      r  count_v_reg[8]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.847 r  count_v_reg[8]_i_3/CO[3]
                         net (fo=8, unplaced)         0.938     4.785    count_v2
                                                                      r  count_v[9]_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.150     4.935 f  count_v[9]_i_3/O
                         net (fo=1, unplaced)         0.311     5.246    n_0_count_v[9]_i_3
                                                                      f  count_v[9]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.328     5.574 r  count_v[9]_i_1/O
                         net (fo=10, unplaced)        0.517     6.091    n_0_count_v[9]_i_1
                         FDCE                                         r  count_v_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)      100.000   100.000 r  
                                                      0.000   100.000 r  clk
                         net (fo=252, unset)          1.503   101.503    clk
                                                                      r  count_v_reg[4]/C
                         clock pessimism              0.000   101.503    
                         clock uncertainty           -0.035   101.468    
                         FDCE (Setup_fdce_C_CE)      -0.169   101.299    count_v_reg[4]
  -------------------------------------------------------------------
                         required time                        101.299    
                         arrival time                          -6.091    
  -------------------------------------------------------------------
                         slack                                 95.208    

Slack (MET) :             95.208ns  (required time - arrival time)
  Source:                 count_v_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            count_v_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK rise@100.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.414ns  (logic 1.819ns (41.210%)  route 2.595ns (58.790%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 101.503 - 100.000 ) 
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=252, unset)          1.677     1.677    clk
                                                                      r  count_v_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.496     2.173 f  count_v_reg[4]/Q
                         net (fo=11, unplaced)        0.829     3.002    count_v_reg__1[4]
                                                                      f  count_v[8]_i_10/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     3.297 r  count_v[8]_i_10/O
                         net (fo=1, unplaced)         0.000     3.297    n_0_count_v[8]_i_10
                                                                      r  count_v_reg[8]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.847 r  count_v_reg[8]_i_3/CO[3]
                         net (fo=8, unplaced)         0.938     4.785    count_v2
                                                                      r  count_v[9]_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.150     4.935 f  count_v[9]_i_3/O
                         net (fo=1, unplaced)         0.311     5.246    n_0_count_v[9]_i_3
                                                                      f  count_v[9]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.328     5.574 r  count_v[9]_i_1/O
                         net (fo=10, unplaced)        0.517     6.091    n_0_count_v[9]_i_1
                         FDCE                                         r  count_v_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)      100.000   100.000 r  
                                                      0.000   100.000 r  clk
                         net (fo=252, unset)          1.503   101.503    clk
                                                                      r  count_v_reg[5]/C
                         clock pessimism              0.000   101.503    
                         clock uncertainty           -0.035   101.468    
                         FDCE (Setup_fdce_C_CE)      -0.169   101.299    count_v_reg[5]
  -------------------------------------------------------------------
                         required time                        101.299    
                         arrival time                          -6.091    
  -------------------------------------------------------------------
                         slack                                 95.208    

Slack (MET) :             95.208ns  (required time - arrival time)
  Source:                 count_v_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            count_v_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK rise@100.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.414ns  (logic 1.819ns (41.210%)  route 2.595ns (58.790%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 101.503 - 100.000 ) 
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=252, unset)          1.677     1.677    clk
                                                                      r  count_v_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.496     2.173 f  count_v_reg[4]/Q
                         net (fo=11, unplaced)        0.829     3.002    count_v_reg__1[4]
                                                                      f  count_v[8]_i_10/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     3.297 r  count_v[8]_i_10/O
                         net (fo=1, unplaced)         0.000     3.297    n_0_count_v[8]_i_10
                                                                      r  count_v_reg[8]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.847 r  count_v_reg[8]_i_3/CO[3]
                         net (fo=8, unplaced)         0.938     4.785    count_v2
                                                                      r  count_v[9]_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.150     4.935 f  count_v[9]_i_3/O
                         net (fo=1, unplaced)         0.311     5.246    n_0_count_v[9]_i_3
                                                                      f  count_v[9]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.328     5.574 r  count_v[9]_i_1/O
                         net (fo=10, unplaced)        0.517     6.091    n_0_count_v[9]_i_1
                         FDCE                                         r  count_v_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)      100.000   100.000 r  
                                                      0.000   100.000 r  clk
                         net (fo=252, unset)          1.503   101.503    clk
                                                                      r  count_v_reg[6]/C
                         clock pessimism              0.000   101.503    
                         clock uncertainty           -0.035   101.468    
                         FDCE (Setup_fdce_C_CE)      -0.169   101.299    count_v_reg[6]
  -------------------------------------------------------------------
                         required time                        101.299    
                         arrival time                          -6.091    
  -------------------------------------------------------------------
                         slack                                 95.208    

Slack (MET) :             95.208ns  (required time - arrival time)
  Source:                 count_v_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            count_v_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK rise@100.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.414ns  (logic 1.819ns (41.210%)  route 2.595ns (58.790%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 101.503 - 100.000 ) 
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=252, unset)          1.677     1.677    clk
                                                                      r  count_v_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.496     2.173 f  count_v_reg[4]/Q
                         net (fo=11, unplaced)        0.829     3.002    count_v_reg__1[4]
                                                                      f  count_v[8]_i_10/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     3.297 r  count_v[8]_i_10/O
                         net (fo=1, unplaced)         0.000     3.297    n_0_count_v[8]_i_10
                                                                      r  count_v_reg[8]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.847 r  count_v_reg[8]_i_3/CO[3]
                         net (fo=8, unplaced)         0.938     4.785    count_v2
                                                                      r  count_v[9]_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.150     4.935 f  count_v[9]_i_3/O
                         net (fo=1, unplaced)         0.311     5.246    n_0_count_v[9]_i_3
                                                                      f  count_v[9]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.328     5.574 r  count_v[9]_i_1/O
                         net (fo=10, unplaced)        0.517     6.091    n_0_count_v[9]_i_1
                         FDCE                                         r  count_v_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)      100.000   100.000 r  
                                                      0.000   100.000 r  clk
                         net (fo=252, unset)          1.503   101.503    clk
                                                                      r  count_v_reg[7]/C
                         clock pessimism              0.000   101.503    
                         clock uncertainty           -0.035   101.468    
                         FDCE (Setup_fdce_C_CE)      -0.169   101.299    count_v_reg[7]
  -------------------------------------------------------------------
                         required time                        101.299    
                         arrival time                          -6.091    
  -------------------------------------------------------------------
                         slack                                 95.208    

Slack (MET) :             95.208ns  (required time - arrival time)
  Source:                 count_v_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            count_v_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK rise@100.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.414ns  (logic 1.819ns (41.210%)  route 2.595ns (58.790%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 101.503 - 100.000 ) 
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=252, unset)          1.677     1.677    clk
                                                                      r  count_v_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.496     2.173 f  count_v_reg[4]/Q
                         net (fo=11, unplaced)        0.829     3.002    count_v_reg__1[4]
                                                                      f  count_v[8]_i_10/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     3.297 r  count_v[8]_i_10/O
                         net (fo=1, unplaced)         0.000     3.297    n_0_count_v[8]_i_10
                                                                      r  count_v_reg[8]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.847 r  count_v_reg[8]_i_3/CO[3]
                         net (fo=8, unplaced)         0.938     4.785    count_v2
                                                                      r  count_v[9]_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.150     4.935 f  count_v[9]_i_3/O
                         net (fo=1, unplaced)         0.311     5.246    n_0_count_v[9]_i_3
                                                                      f  count_v[9]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.328     5.574 r  count_v[9]_i_1/O
                         net (fo=10, unplaced)        0.517     6.091    n_0_count_v[9]_i_1
                         FDCE                                         r  count_v_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)      100.000   100.000 r  
                                                      0.000   100.000 r  clk
                         net (fo=252, unset)          1.503   101.503    clk
                                                                      r  count_v_reg[8]/C
                         clock pessimism              0.000   101.503    
                         clock uncertainty           -0.035   101.468    
                         FDCE (Setup_fdce_C_CE)      -0.169   101.299    count_v_reg[8]
  -------------------------------------------------------------------
                         required time                        101.299    
                         arrival time                          -6.091    
  -------------------------------------------------------------------
                         slack                                 95.208    

Slack (MET) :             95.208ns  (required time - arrival time)
  Source:                 count_v_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            count_v_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK rise@100.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.414ns  (logic 1.819ns (41.210%)  route 2.595ns (58.790%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 101.503 - 100.000 ) 
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=252, unset)          1.677     1.677    clk
                                                                      r  count_v_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.496     2.173 f  count_v_reg[4]/Q
                         net (fo=11, unplaced)        0.829     3.002    count_v_reg__1[4]
                                                                      f  count_v[8]_i_10/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     3.297 r  count_v[8]_i_10/O
                         net (fo=1, unplaced)         0.000     3.297    n_0_count_v[8]_i_10
                                                                      r  count_v_reg[8]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.847 r  count_v_reg[8]_i_3/CO[3]
                         net (fo=8, unplaced)         0.938     4.785    count_v2
                                                                      r  count_v[9]_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.150     4.935 f  count_v[9]_i_3/O
                         net (fo=1, unplaced)         0.311     5.246    n_0_count_v[9]_i_3
                                                                      f  count_v[9]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.328     5.574 r  count_v[9]_i_1/O
                         net (fo=10, unplaced)        0.517     6.091    n_0_count_v[9]_i_1
                         FDCE                                         r  count_v_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)      100.000   100.000 r  
                                                      0.000   100.000 r  clk
                         net (fo=252, unset)          1.503   101.503    clk
                                                                      r  count_v_reg[9]/C
                         clock pessimism              0.000   101.503    
                         clock uncertainty           -0.035   101.468    
                         FDCE (Setup_fdce_C_CE)      -0.169   101.299    count_v_reg[9]
  -------------------------------------------------------------------
                         required time                        101.299    
                         arrival time                          -6.091    
  -------------------------------------------------------------------
                         slack                                 95.208    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.050ns  (arrival time - required time)
  Source:                 add_x_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reg_frame_out_count_x_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.203ns (60.992%)  route 0.130ns (39.008%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=252, unset)          0.562     0.562    clk
                                                                      r  add_x_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.158     0.720 r  add_x_reg[10]/Q
                         net (fo=1, unplaced)         0.130     0.850    add_x[10]
                                                                      r  reg_frame_out_count_x[10]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     0.895 r  reg_frame_out_count_x[10]_i_1/O
                         net (fo=1, unplaced)         0.000     0.895    n_0_reg_frame_out_count_x[10]_i_1
                         FDRE                                         r  reg_frame_out_count_x_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=252, unset)          0.833     0.833    clk
                                                                      r  reg_frame_out_count_x_reg[10]/C
                         clock pessimism              0.000     0.833    
                         FDRE (Hold_fdre_C_D)         0.112     0.945    reg_frame_out_count_x_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.945    
                         arrival time                           0.895    
  -------------------------------------------------------------------
                         slack                                 -0.050    

Slack (VIOLATED) :        -0.043ns  (arrival time - required time)
  Source:                 add_y_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reg_frame_out_count_y_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.203ns (59.633%)  route 0.137ns (40.367%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=252, unset)          0.562     0.562    clk
                                                                      r  add_y_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.158     0.720 r  add_y_reg[7]/Q
                         net (fo=3, unplaced)         0.137     0.857    add_y[7]
                                                                      r  reg_frame_out_count_y[8]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.045     0.902 r  reg_frame_out_count_y[8]_i_1/O
                         net (fo=1, unplaced)         0.000     0.902    n_0_reg_frame_out_count_y[8]_i_1
                         FDRE                                         r  reg_frame_out_count_y_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=252, unset)          0.833     0.833    clk
                                                                      r  reg_frame_out_count_y_reg[8]/C
                         clock pessimism              0.000     0.833    
                         FDRE (Hold_fdre_C_D)         0.112     0.945    reg_frame_out_count_y_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.945    
                         arrival time                           0.902    
  -------------------------------------------------------------------
                         slack                                 -0.043    

Slack (VIOLATED) :        -0.040ns  (arrival time - required time)
  Source:                 add_y_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reg_frame_out_count_y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.203ns (59.193%)  route 0.140ns (40.807%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=252, unset)          0.562     0.562    clk
                                                                      r  add_y_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.158     0.720 r  add_y_reg[6]/Q
                         net (fo=4, unplaced)         0.140     0.860    add_y[6]
                                                                      r  reg_frame_out_count_y[6]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     0.905 r  reg_frame_out_count_y[6]_i_1/O
                         net (fo=1, unplaced)         0.000     0.905    n_0_reg_frame_out_count_y[6]_i_1
                         FDRE                                         r  reg_frame_out_count_y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=252, unset)          0.833     0.833    clk
                                                                      r  reg_frame_out_count_y_reg[6]/C
                         clock pessimism              0.000     0.833    
                         FDRE (Hold_fdre_C_D)         0.112     0.945    reg_frame_out_count_y_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.945    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                 -0.040    

Slack (VIOLATED) :        -0.038ns  (arrival time - required time)
  Source:                 add_x_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reg_frame_out_count_x_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.203ns (58.904%)  route 0.142ns (41.096%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=252, unset)          0.562     0.562    clk
                                                                      r  add_x_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.158     0.720 r  add_x_reg[6]/Q
                         net (fo=5, unplaced)         0.142     0.862    add_x[6]
                                                                      r  reg_frame_out_count_x[6]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.907 r  reg_frame_out_count_x[6]_i_1/O
                         net (fo=1, unplaced)         0.000     0.907    n_0_reg_frame_out_count_x[6]_i_1
                         FDRE                                         r  reg_frame_out_count_x_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=252, unset)          0.833     0.833    clk
                                                                      r  reg_frame_out_count_x_reg[6]/C
                         clock pessimism              0.000     0.833    
                         FDRE (Hold_fdre_C_D)         0.112     0.945    reg_frame_out_count_x_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.945    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                 -0.038    

Slack (VIOLATED) :        -0.035ns  (arrival time - required time)
  Source:                 add_y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reg_frame_out_count_y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.203ns (58.404%)  route 0.145ns (41.596%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=252, unset)          0.562     0.562    clk
                                                                      r  add_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.158     0.720 f  add_y_reg[3]/Q
                         net (fo=7, unplaced)         0.145     0.865    add_y[3]
                                                                      f  reg_frame_out_count_y[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.910 r  reg_frame_out_count_y[3]_i_1/O
                         net (fo=1, unplaced)         0.000     0.910    n_0_reg_frame_out_count_y[3]_i_1
                         FDRE                                         r  reg_frame_out_count_y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=252, unset)          0.833     0.833    clk
                                                                      r  reg_frame_out_count_y_reg[3]/C
                         clock pessimism              0.000     0.833    
                         FDRE (Hold_fdre_C_D)         0.112     0.945    reg_frame_out_count_y_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.945    
                         arrival time                           0.910    
  -------------------------------------------------------------------
                         slack                                 -0.035    

Slack (VIOLATED) :        -0.030ns  (arrival time - required time)
  Source:                 add_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reg_frame_out_count_x_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.158ns (53.030%)  route 0.140ns (46.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=252, unset)          0.562     0.562    clk
                                                                      r  add_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.158     0.720 r  add_x_reg[2]/Q
                         net (fo=1, unplaced)         0.140     0.860    add_x[2]
                         FDRE                                         r  reg_frame_out_count_x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=252, unset)          0.833     0.833    clk
                                                                      r  reg_frame_out_count_x_reg[2]/C
                         clock pessimism              0.000     0.833    
                         FDRE (Hold_fdre_C_D)         0.057     0.890    reg_frame_out_count_x_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           0.860    
  -------------------------------------------------------------------
                         slack                                 -0.030    

Slack (VIOLATED) :        -0.030ns  (arrival time - required time)
  Source:                 add_y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reg_frame_out_count_y_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.158ns (53.030%)  route 0.140ns (46.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=252, unset)          0.562     0.562    clk
                                                                      r  add_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.158     0.720 r  add_y_reg[2]/Q
                         net (fo=1, unplaced)         0.140     0.860    add_y[2]
                         FDRE                                         r  reg_frame_out_count_y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=252, unset)          0.833     0.833    clk
                                                                      r  reg_frame_out_count_y_reg[2]/C
                         clock pessimism              0.000     0.833    
                         FDRE (Hold_fdre_C_D)         0.057     0.890    reg_frame_out_count_y_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           0.860    
  -------------------------------------------------------------------
                         slack                                 -0.030    

Slack (VIOLATED) :        -0.029ns  (arrival time - required time)
  Source:                 add_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reg_frame_out_count_x_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.158ns (52.880%)  route 0.141ns (47.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=252, unset)          0.562     0.562    clk
                                                                      r  add_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.158     0.720 r  add_x_reg[0]/Q
                         net (fo=1, unplaced)         0.141     0.861    add_x[0]
                         FDRE                                         r  reg_frame_out_count_x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=252, unset)          0.833     0.833    clk
                                                                      r  reg_frame_out_count_x_reg[0]/C
                         clock pessimism              0.000     0.833    
                         FDRE (Hold_fdre_C_D)         0.057     0.890    reg_frame_out_count_x_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           0.861    
  -------------------------------------------------------------------
                         slack                                 -0.029    

Slack (VIOLATED) :        -0.029ns  (arrival time - required time)
  Source:                 add_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reg_frame_out_count_x_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.158ns (52.880%)  route 0.141ns (47.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=252, unset)          0.562     0.562    clk
                                                                      r  add_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.158     0.720 r  add_x_reg[4]/Q
                         net (fo=1, unplaced)         0.141     0.861    add_x[4]
                         FDRE                                         r  reg_frame_out_count_x_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=252, unset)          0.833     0.833    clk
                                                                      r  reg_frame_out_count_x_reg[4]/C
                         clock pessimism              0.000     0.833    
                         FDRE (Hold_fdre_C_D)         0.057     0.890    reg_frame_out_count_x_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           0.861    
  -------------------------------------------------------------------
                         slack                                 -0.029    

Slack (VIOLATED) :        -0.029ns  (arrival time - required time)
  Source:                 add_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reg_frame_out_count_y_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.158ns (52.880%)  route 0.141ns (47.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=252, unset)          0.562     0.562    clk
                                                                      r  add_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.158     0.720 r  add_y_reg[0]/Q
                         net (fo=1, unplaced)         0.141     0.861    add_y[0]
                         FDRE                                         r  reg_frame_out_count_y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=252, unset)          0.833     0.833    clk
                                                                      r  reg_frame_out_count_y_reg[0]/C
                         clock pessimism              0.000     0.833    
                         FDRE (Hold_fdre_C_D)         0.057     0.890    reg_frame_out_count_y_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           0.861    
  -------------------------------------------------------------------
                         slack                                 -0.029    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform:           { 0 50 }
Period:             100.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required  Actual   Slack   Location  Pin                                                                       
Min Period        n/a     DSP48E1/CLK  n/a            2.154     100.000  97.846            MulX1/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK  
Min Period        n/a     DSP48E1/CLK  n/a            2.154     100.000  97.846            MulX2/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK  
Min Period        n/a     DSP48E1/CLK  n/a            2.154     100.000  97.846            MulY1/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK  
Min Period        n/a     DSP48E1/CLK  n/a            2.154     100.000  97.846            MulY2/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK  
Min Period        n/a     FDRE/C       n/a            1.000     100.000  99.000            FRSX1/num_comp_reg[0]/C                                                   
Min Period        n/a     FDRE/C       n/a            1.000     100.000  99.000            FRSX1/num_comp_reg[1]/C                                                   
Min Period        n/a     FDRE/C       n/a            1.000     100.000  99.000            FRSX1/num_comp_reg[2]/C                                                   
Min Period        n/a     FDRE/C       n/a            1.000     100.000  99.000            FRSX1/num_comp_reg[3]/C                                                   
Min Period        n/a     FDRE/C       n/a            1.000     100.000  99.000            FRSX1/num_comp_reg[4]/C                                                   
Min Period        n/a     FDRE/C       n/a            1.000     100.000  99.000            FRSX1/num_comp_reg[5]/C                                                   
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980     50.000   49.020            buffer[5].tmp_b_reg_srl6/CLK                                              
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980     50.000   49.020            buffer[5].tmp_b_reg_srl6/CLK                                              
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980     50.000   49.020            buffer[5].tmp_l_reg_srl6/CLK                                              
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980     50.000   49.020            buffer[5].tmp_l_reg_srl6/CLK                                              
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980     50.000   49.020            buffer[5].tmp_r_reg_srl6/CLK                                              
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980     50.000   49.020            buffer[5].tmp_r_reg_srl6/CLK                                              
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980     50.000   49.020            buffer[5].tmp_t_reg_srl6/CLK                                              
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980     50.000   49.020            buffer[5].tmp_t_reg_srl6/CLK                                              
Low Pulse Width   Slow    FDRE/C       n/a            0.500     50.000   49.500            FRSX1/num_comp_reg[0]/C                                                   
Low Pulse Width   Fast    FDRE/C       n/a            0.500     50.000   49.500            FRSX1/num_comp_reg[0]/C                                                   
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980     50.000   49.020            buffer[5].tmp_b_reg_srl6/CLK                                              
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980     50.000   49.020            buffer[5].tmp_b_reg_srl6/CLK                                              
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980     50.000   49.020            buffer[5].tmp_l_reg_srl6/CLK                                              
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980     50.000   49.020            buffer[5].tmp_l_reg_srl6/CLK                                              
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980     50.000   49.020            buffer[5].tmp_r_reg_srl6/CLK                                              
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980     50.000   49.020            buffer[5].tmp_r_reg_srl6/CLK                                              
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980     50.000   49.020            buffer[5].tmp_t_reg_srl6/CLK                                              
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980     50.000   49.020            buffer[5].tmp_t_reg_srl6/CLK                                              
High Pulse Width  Slow    FDRE/C       n/a            0.500     50.000   49.500            FRSX1/num_comp_reg[0]/C                                                   
High Pulse Width  Fast    FDRE/C       n/a            0.500     50.000   49.500            FRSX1/num_comp_reg[0]/C                                                   



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK
  To Clock:  

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 con_mul_enable_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frame_enable
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.533ns  (logic 0.791ns (31.228%)  route 1.742ns (68.772%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=252, unset)          1.677     1.677    clk
                                                                      r  con_mul_enable_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.496     2.173 r  con_mul_enable_reg[0]/Q
                         net (fo=5, unplaced)         0.769     2.942    con_mul_enable[0]
                                                                      r  frame_enable_INST_0/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.237 r  frame_enable_INST_0/O
                         net (fo=0)                   0.973     4.210    frame_enable
                                                                      r  frame_enable
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_out_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            out_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.113ns  (logic 0.791ns (37.435%)  route 1.322ns (62.565%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=252, unset)          1.677     1.677    clk
                                                                      r  reg_out_ready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.496     2.173 r  reg_out_ready_reg/Q
                         net (fo=8, unplaced)         0.349     2.522    out_ready
                                                                      r  out_data[0]_INST_0/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.817 r  out_data[0]_INST_0/O
                         net (fo=0)                   0.973     3.790    out_data[0]
                                                                      r  out_data[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_out_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            out_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.113ns  (logic 0.791ns (37.435%)  route 1.322ns (62.565%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=252, unset)          1.677     1.677    clk
                                                                      r  reg_out_ready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.496     2.173 r  reg_out_ready_reg/Q
                         net (fo=8, unplaced)         0.349     2.522    out_ready
                                                                      r  out_data[1]_INST_0/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.817 r  out_data[1]_INST_0/O
                         net (fo=0)                   0.973     3.790    out_data[1]
                                                                      r  out_data[1]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_out_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            out_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.113ns  (logic 0.791ns (37.435%)  route 1.322ns (62.565%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=252, unset)          1.677     1.677    clk
                                                                      r  reg_out_ready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.496     2.173 r  reg_out_ready_reg/Q
                         net (fo=8, unplaced)         0.349     2.522    out_ready
                                                                      r  out_data[2]_INST_0/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.817 r  out_data[2]_INST_0/O
                         net (fo=0)                   0.973     3.790    out_data[2]
                                                                      r  out_data[2]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_out_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            out_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.113ns  (logic 0.791ns (37.435%)  route 1.322ns (62.565%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=252, unset)          1.677     1.677    clk
                                                                      r  reg_out_ready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.496     2.173 r  reg_out_ready_reg/Q
                         net (fo=8, unplaced)         0.349     2.522    out_ready
                                                                      r  out_data[3]_INST_0/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.817 r  out_data[3]_INST_0/O
                         net (fo=0)                   0.973     3.790    out_data[3]
                                                                      r  out_data[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_out_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            out_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.113ns  (logic 0.791ns (37.435%)  route 1.322ns (62.565%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=252, unset)          1.677     1.677    clk
                                                                      r  reg_out_ready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.496     2.173 r  reg_out_ready_reg/Q
                         net (fo=8, unplaced)         0.349     2.522    out_ready
                                                                      r  out_data[4]_INST_0/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.817 r  out_data[4]_INST_0/O
                         net (fo=0)                   0.973     3.790    out_data[4]
                                                                      r  out_data[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_out_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            out_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.113ns  (logic 0.791ns (37.435%)  route 1.322ns (62.565%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=252, unset)          1.677     1.677    clk
                                                                      r  reg_out_ready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.496     2.173 r  reg_out_ready_reg/Q
                         net (fo=8, unplaced)         0.349     2.522    out_ready
                                                                      r  out_data[5]_INST_0/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.817 r  out_data[5]_INST_0/O
                         net (fo=0)                   0.973     3.790    out_data[5]
                                                                      r  out_data[5]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_out_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            out_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.113ns  (logic 0.791ns (37.435%)  route 1.322ns (62.565%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=252, unset)          1.677     1.677    clk
                                                                      r  reg_out_ready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.496     2.173 r  reg_out_ready_reg/Q
                         net (fo=8, unplaced)         0.349     2.522    out_ready
                                                                      r  out_data[6]_INST_0/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.817 r  out_data[6]_INST_0/O
                         net (fo=0)                   0.973     3.790    out_data[6]
                                                                      r  out_data[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_out_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            out_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.113ns  (logic 0.791ns (37.435%)  route 1.322ns (62.565%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=252, unset)          1.677     1.677    clk
                                                                      r  reg_out_ready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.496     2.173 r  reg_out_ready_reg/Q
                         net (fo=8, unplaced)         0.349     2.522    out_ready
                                                                      r  out_data[7]_INST_0/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.817 r  out_data[7]_INST_0/O
                         net (fo=0)                   0.973     3.790    out_data[7]
                                                                      r  out_data[7]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_frame_out_count_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frame_out_count_x[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.469ns  (logic 0.496ns (33.764%)  route 0.973ns (66.236%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=252, unset)          1.677     1.677    clk
                                                                      r  reg_frame_out_count_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.496     2.173 r  reg_frame_out_count_x_reg[0]/Q
                         net (fo=0)                   0.973     3.146    frame_out_count_x[0]
                                                                      r  frame_out_count_x[0]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reg_frame_out_count_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frame_out_count_x[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.568ns  (logic 0.158ns (27.810%)  route 0.410ns (72.190%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=252, unset)          0.562     0.562    clk
                                                                      r  reg_frame_out_count_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.158     0.720 r  reg_frame_out_count_x_reg[0]/Q
                         net (fo=0)                   0.410     1.130    frame_out_count_x[0]
                                                                      r  frame_out_count_x[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_frame_out_count_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frame_out_count_x[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.568ns  (logic 0.158ns (27.810%)  route 0.410ns (72.190%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=252, unset)          0.562     0.562    clk
                                                                      r  reg_frame_out_count_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.158     0.720 r  reg_frame_out_count_x_reg[1]/Q
                         net (fo=0)                   0.410     1.130    frame_out_count_x[1]
                                                                      r  frame_out_count_x[1]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_frame_out_count_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frame_out_count_x[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.568ns  (logic 0.158ns (27.810%)  route 0.410ns (72.190%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=252, unset)          0.562     0.562    clk
                                                                      r  reg_frame_out_count_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.158     0.720 r  reg_frame_out_count_x_reg[2]/Q
                         net (fo=0)                   0.410     1.130    frame_out_count_x[2]
                                                                      r  frame_out_count_x[2]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_frame_out_count_x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frame_out_count_x[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.568ns  (logic 0.158ns (27.810%)  route 0.410ns (72.190%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=252, unset)          0.562     0.562    clk
                                                                      r  reg_frame_out_count_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.158     0.720 r  reg_frame_out_count_x_reg[3]/Q
                         net (fo=0)                   0.410     1.130    frame_out_count_x[3]
                                                                      r  frame_out_count_x[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_frame_out_count_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frame_out_count_x[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.568ns  (logic 0.158ns (27.810%)  route 0.410ns (72.190%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=252, unset)          0.562     0.562    clk
                                                                      r  reg_frame_out_count_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.158     0.720 r  reg_frame_out_count_x_reg[4]/Q
                         net (fo=0)                   0.410     1.130    frame_out_count_x[4]
                                                                      r  frame_out_count_x[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_frame_out_count_x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frame_out_count_x[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.568ns  (logic 0.158ns (27.810%)  route 0.410ns (72.190%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=252, unset)          0.562     0.562    clk
                                                                      r  reg_frame_out_count_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.158     0.720 r  reg_frame_out_count_x_reg[5]/Q
                         net (fo=0)                   0.410     1.130    frame_out_count_x[5]
                                                                      r  frame_out_count_x[5]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_frame_out_count_x_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frame_out_count_x[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.568ns  (logic 0.158ns (27.810%)  route 0.410ns (72.190%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=252, unset)          0.562     0.562    clk
                                                                      r  reg_frame_out_count_x_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.158     0.720 r  reg_frame_out_count_x_reg[6]/Q
                         net (fo=1, unset)            0.410     1.130    frame_out_count_x[6]
                                                                      r  frame_out_count_x[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_frame_out_count_x_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frame_out_count_x[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.568ns  (logic 0.158ns (27.810%)  route 0.410ns (72.190%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=252, unset)          0.562     0.562    clk
                                                                      r  reg_frame_out_count_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.158     0.720 r  reg_frame_out_count_x_reg[7]/Q
                         net (fo=1, unset)            0.410     1.130    frame_out_count_x[7]
                                                                      r  frame_out_count_x[7]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_frame_out_count_x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frame_out_count_x[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.568ns  (logic 0.158ns (27.810%)  route 0.410ns (72.190%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=252, unset)          0.562     0.562    clk
                                                                      r  reg_frame_out_count_x_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.158     0.720 r  reg_frame_out_count_x_reg[8]/Q
                         net (fo=1, unset)            0.410     1.130    frame_out_count_x[8]
                                                                      r  frame_out_count_x[8]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_frame_out_count_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frame_out_count_y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.568ns  (logic 0.158ns (27.810%)  route 0.410ns (72.190%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=252, unset)          0.562     0.562    clk
                                                                      r  reg_frame_out_count_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.158     0.720 r  reg_frame_out_count_y_reg[0]/Q
                         net (fo=0)                   0.410     1.130    frame_out_count_y[0]
                                                                      r  frame_out_count_y[0]
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  CLK

Max Delay           181 Endpoints
Min Delay           181 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 angle[5]
                            (input port)
  Destination:            MulX1/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.259ns  (logic 0.372ns (11.415%)  route 2.887ns (88.585%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  angle[5]
                         net (fo=216, unset)          0.973     0.973    angle[5]
                                                                      f  g4_b16__0/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.097 r  g4_b16__0/O
                         net (fo=1, unplaced)         0.665     1.762    n_0_g4_b16__0
                                                                      r  MulX1_i_22/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     1.886 r  MulX1_i_22/O
                         net (fo=1, unplaced)         0.449     2.335    n_0_MulX1_i_22
                                                                      r  MulX1_i_4/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     2.459 r  MulX1_i_4/O
                         net (fo=2, unplaced)         0.800     3.259    MulX1/U0/i_mult/gDSP.gDSP_only.iDSP/B[16]
                         DSP48E1                                      r  MulX1/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=252, unset)          1.600     1.600    MulX1/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
                                                                      r  MulX1/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK

Slack:                    inf
  Source:                 angle[5]
                            (input port)
  Destination:            MulY2/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.259ns  (logic 0.372ns (11.415%)  route 2.887ns (88.585%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  angle[5]
                         net (fo=216, unset)          0.973     0.973    angle[5]
                                                                      f  g4_b16__0/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.097 r  g4_b16__0/O
                         net (fo=1, unplaced)         0.665     1.762    n_0_g4_b16__0
                                                                      r  MulX1_i_22/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     1.886 r  MulX1_i_22/O
                         net (fo=1, unplaced)         0.449     2.335    n_0_MulX1_i_22
                                                                      r  MulX1_i_4/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     2.459 r  MulX1_i_4/O
                         net (fo=2, unplaced)         0.800     3.259    MulY2/U0/i_mult/gDSP.gDSP_only.iDSP/B[16]
                         DSP48E1                                      r  MulY2/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=252, unset)          1.600     1.600    MulY2/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
                                                                      r  MulY2/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK

Slack:                    inf
  Source:                 angle[5]
                            (input port)
  Destination:            MulX2/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.054ns  (logic 0.372ns (12.181%)  route 2.682ns (87.819%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        1.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  angle[5]
                         net (fo=216, unset)          0.973     0.973    angle[5]
                                                                      r  g1_b17/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.097 r  g1_b17/O
                         net (fo=2, unplaced)         0.460     1.557    n_0_g1_b17
                                                                      r  MulX2_i_22/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     1.681 r  MulX2_i_22/O
                         net (fo=1, unplaced)         0.449     2.130    n_0_MulX2_i_22
                                                                      r  MulX2_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.254 r  MulX2_i_4/O
                         net (fo=2, unplaced)         0.800     3.054    MulX2/U0/i_mult/gDSP.gDSP_only.iDSP/B[16]
                         DSP48E1                                      r  MulX2/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=252, unset)          1.600     1.600    MulX2/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
                                                                      r  MulX2/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK

Slack:                    inf
  Source:                 angle[5]
                            (input port)
  Destination:            MulX2/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/A[17]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.054ns  (logic 0.372ns (12.181%)  route 2.682ns (87.819%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        1.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  angle[5]
                         net (fo=216, unset)          0.973     0.973    angle[5]
                                                                      r  g1_b17/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.097 r  g1_b17/O
                         net (fo=2, unplaced)         0.460     1.557    n_0_g1_b17
                                                                      r  MulX2_i_21/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     1.681 r  MulX2_i_21/O
                         net (fo=1, unplaced)         0.449     2.130    n_0_MulX2_i_21
                                                                      r  MulX2_i_3/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.254 r  MulX2_i_3/O
                         net (fo=2, unplaced)         0.800     3.054    MulX2/U0/i_mult/gDSP.gDSP_only.iDSP/B[17]
                         DSP48E1                                      r  MulX2/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/A[17]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=252, unset)          1.600     1.600    MulX2/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
                                                                      r  MulX2/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK

Slack:                    inf
  Source:                 angle[5]
                            (input port)
  Destination:            MulY1/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.054ns  (logic 0.372ns (12.181%)  route 2.682ns (87.819%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        1.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  angle[5]
                         net (fo=216, unset)          0.973     0.973    angle[5]
                                                                      r  g1_b17/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.097 r  g1_b17/O
                         net (fo=2, unplaced)         0.460     1.557    n_0_g1_b17
                                                                      r  MulX2_i_22/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     1.681 r  MulX2_i_22/O
                         net (fo=1, unplaced)         0.449     2.130    n_0_MulX2_i_22
                                                                      r  MulX2_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.254 r  MulX2_i_4/O
                         net (fo=2, unplaced)         0.800     3.054    MulY1/U0/i_mult/gDSP.gDSP_only.iDSP/B[16]
                         DSP48E1                                      r  MulY1/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=252, unset)          1.600     1.600    MulY1/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
                                                                      r  MulY1/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK

Slack:                    inf
  Source:                 angle[5]
                            (input port)
  Destination:            MulY1/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/A[17]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.054ns  (logic 0.372ns (12.181%)  route 2.682ns (87.819%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        1.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  angle[5]
                         net (fo=216, unset)          0.973     0.973    angle[5]
                                                                      r  g1_b17/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.097 r  g1_b17/O
                         net (fo=2, unplaced)         0.460     1.557    n_0_g1_b17
                                                                      r  MulX2_i_21/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     1.681 r  MulX2_i_21/O
                         net (fo=1, unplaced)         0.449     2.130    n_0_MulX2_i_21
                                                                      r  MulX2_i_3/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.254 r  MulX2_i_3/O
                         net (fo=2, unplaced)         0.800     3.054    MulY1/U0/i_mult/gDSP.gDSP_only.iDSP/B[17]
                         DSP48E1                                      r  MulY1/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/A[17]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=252, unset)          1.600     1.600    MulY1/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
                                                                      r  MulY1/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK

Slack:                    inf
  Source:                 angle[5]
                            (input port)
  Destination:            MulX1/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/A[17]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.043ns  (logic 0.372ns (12.225%)  route 2.671ns (87.775%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        1.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  angle[5]
                         net (fo=216, unset)          0.973     0.973    angle[5]
                                                                      r  g0_b17__0/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.097 r  g0_b17__0/O
                         net (fo=1, unplaced)         0.449     1.546    n_0_g0_b17__0
                                                                      r  g3_b17__0/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.670 r  g3_b17__0/O
                         net (fo=1, unplaced)         0.449     2.119    n_0_g3_b17__0
                                                                      r  MulX1_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.243 r  MulX1_i_3/O
                         net (fo=2, unplaced)         0.800     3.043    MulX1/U0/i_mult/gDSP.gDSP_only.iDSP/B[17]
                         DSP48E1                                      r  MulX1/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/A[17]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=252, unset)          1.600     1.600    MulX1/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
                                                                      r  MulX1/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK

Slack:                    inf
  Source:                 angle[5]
                            (input port)
  Destination:            MulY2/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/A[17]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.043ns  (logic 0.372ns (12.225%)  route 2.671ns (87.775%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        1.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  angle[5]
                         net (fo=216, unset)          0.973     0.973    angle[5]
                                                                      r  g0_b17__0/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.097 r  g0_b17__0/O
                         net (fo=1, unplaced)         0.449     1.546    n_0_g0_b17__0
                                                                      r  g3_b17__0/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.670 r  g3_b17__0/O
                         net (fo=1, unplaced)         0.449     2.119    n_0_g3_b17__0
                                                                      r  MulX1_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.243 r  MulX1_i_3/O
                         net (fo=2, unplaced)         0.800     3.043    MulY2/U0/i_mult/gDSP.gDSP_only.iDSP/B[17]
                         DSP48E1                                      r  MulY2/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/A[17]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=252, unset)          1.600     1.600    MulY2/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
                                                                      r  MulY2/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK

Slack:                    inf
  Source:                 angle[5]
                            (input port)
  Destination:            MulX1/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.892ns  (logic 0.667ns (23.065%)  route 2.225ns (76.935%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        1.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  angle[5]
                         net (fo=216, unset)          0.973     0.973    angle[5]
                                                                      r  g1_b0__0/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.097 r  g1_b0__0/O
                         net (fo=1, unplaced)         0.000     1.097    n_0_g1_b0__0
                                                                      r  MulX1_i_72/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.245     1.342 r  MulX1_i_72/O
                         net (fo=1, unplaced)         0.452     1.794    n_0_MulX1_i_72
                                                                      r  MulX1_i_20/I4
                         LUT5 (Prop_lut5_I4_O)        0.298     2.092 r  MulX1_i_20/O
                         net (fo=2, unplaced)         0.800     2.892    MulX1/U0/i_mult/gDSP.gDSP_only.iDSP/B[0]
                         DSP48E1                                      r  MulX1/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=252, unset)          1.600     1.600    MulX1/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
                                                                      r  MulX1/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK

Slack:                    inf
  Source:                 angle[5]
                            (input port)
  Destination:            MulX1/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.892ns  (logic 0.667ns (23.065%)  route 2.225ns (76.935%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        1.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  angle[5]
                         net (fo=216, unset)          0.973     0.973    angle[5]
                                                                      r  g1_b10__0/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.097 r  g1_b10__0/O
                         net (fo=1, unplaced)         0.000     1.097    n_0_g1_b10__0
                                                                      r  MulX1_i_42/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.245     1.342 r  MulX1_i_42/O
                         net (fo=1, unplaced)         0.452     1.794    n_0_MulX1_i_42
                                                                      r  MulX1_i_10/I4
                         LUT5 (Prop_lut5_I4_O)        0.298     2.092 r  MulX1_i_10/O
                         net (fo=2, unplaced)         0.800     2.892    MulX1/U0/i_mult/gDSP.gDSP_only.iDSP/B[10]
                         DSP48E1                                      r  MulX1/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=252, unset)          1.600     1.600    MulX1/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
                                                                      r  MulX1/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 frame_in_data[0]
                            (input port)
  Destination:            reg_out_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  frame_in_data[0]
                         net (fo=0)                   0.410     0.410    frame_in_data[0]
                         FDCE                                         r  reg_out_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=252, unset)          0.833     0.833    clk
                                                                      r  reg_out_data_reg[0]/C

Slack:                    inf
  Source:                 frame_in_data[1]
                            (input port)
  Destination:            reg_out_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  frame_in_data[1]
                         net (fo=0)                   0.410     0.410    frame_in_data[1]
                         FDCE                                         r  reg_out_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=252, unset)          0.833     0.833    clk
                                                                      r  reg_out_data_reg[1]/C

Slack:                    inf
  Source:                 frame_in_data[2]
                            (input port)
  Destination:            reg_out_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  frame_in_data[2]
                         net (fo=0)                   0.410     0.410    frame_in_data[2]
                         FDCE                                         r  reg_out_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=252, unset)          0.833     0.833    clk
                                                                      r  reg_out_data_reg[2]/C

Slack:                    inf
  Source:                 frame_in_data[3]
                            (input port)
  Destination:            reg_out_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  frame_in_data[3]
                         net (fo=0)                   0.410     0.410    frame_in_data[3]
                         FDCE                                         r  reg_out_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=252, unset)          0.833     0.833    clk
                                                                      r  reg_out_data_reg[3]/C

Slack:                    inf
  Source:                 frame_in_data[4]
                            (input port)
  Destination:            reg_out_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  frame_in_data[4]
                         net (fo=0)                   0.410     0.410    frame_in_data[4]
                         FDCE                                         r  reg_out_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=252, unset)          0.833     0.833    clk
                                                                      r  reg_out_data_reg[4]/C

Slack:                    inf
  Source:                 frame_in_data[5]
                            (input port)
  Destination:            reg_out_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  frame_in_data[5]
                         net (fo=0)                   0.410     0.410    frame_in_data[5]
                         FDCE                                         r  reg_out_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=252, unset)          0.833     0.833    clk
                                                                      r  reg_out_data_reg[5]/C

Slack:                    inf
  Source:                 frame_in_data[6]
                            (input port)
  Destination:            reg_out_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  frame_in_data[6]
                         net (fo=0)                   0.410     0.410    frame_in_data[6]
                         FDCE                                         r  reg_out_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=252, unset)          0.833     0.833    clk
                                                                      r  reg_out_data_reg[6]/C

Slack:                    inf
  Source:                 frame_in_data[7]
                            (input port)
  Destination:            reg_out_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  frame_in_data[7]
                         net (fo=0)                   0.410     0.410    frame_in_data[7]
                         FDCE                                         r  reg_out_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=252, unset)          0.833     0.833    clk
                                                                      r  reg_out_data_reg[7]/C

Slack:                    inf
  Source:                 angle[7]
                            (input port)
  Destination:            MulX1/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.792ns  (logic 0.045ns (5.680%)  route 0.747ns (94.320%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.926ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  angle[7]
                         net (fo=51, unset)           0.410     0.410    angle[7]
                                                                      r  MulX1_i_20/I3
                         LUT5 (Prop_lut5_I3_O)        0.045     0.455 r  MulX1_i_20/O
                         net (fo=2, unplaced)         0.337     0.792    MulX1/U0/i_mult/gDSP.gDSP_only.iDSP/B[0]
                         DSP48E1                                      r  MulX1/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=252, unset)          0.926     0.926    MulX1/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
                                                                      r  MulX1/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK

Slack:                    inf
  Source:                 angle[7]
                            (input port)
  Destination:            MulX1/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.792ns  (logic 0.045ns (5.680%)  route 0.747ns (94.320%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.926ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  angle[7]
                         net (fo=51, unset)           0.410     0.410    angle[7]
                                                                      r  MulX1_i_10/I3
                         LUT5 (Prop_lut5_I3_O)        0.045     0.455 r  MulX1_i_10/O
                         net (fo=2, unplaced)         0.337     0.792    MulX1/U0/i_mult/gDSP.gDSP_only.iDSP/B[10]
                         DSP48E1                                      r  MulX1/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=252, unset)          0.926     0.926    MulX1/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
                                                                      r  MulX1/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK





