# Verilog Examples

This repository is a collection of labelled and explained snippets of a variety of Verilog modules. Alongside them are explanations of their functionality and behaviour.

### Table of Contents

* [Multiplexers](verilog-samples/Multiplexers)
    * mux_assign.v
    * mux_if.v
    * mux_case.v
* [Latches](verilog-samples/Latches)
    * d_latch.v
* [Flip Flop](verilog-samples/Flip_Flop)
    * ttf_sync_rst.v
* [Counter](verilog-samples/Counter)
    * counter.v
