#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Oct 20 11:16:10 2022
# Process ID: 22580
# Current directory: D:/FHH/大学/个人/数字电路/prj/project/project_2_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent79700 D:\FHH\大学\个人\数字电路\prj\project\project_2_2\project_2_2.xpr
# Log file: D:/FHH/大学/个人/数字电路/prj/project/project_2_2/vivado.log
# Journal file: D:/FHH/大学/个人/数字电路/prj/project/project_2_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FHH/大学/个人/数字电路/prj/project/project_2_2/project_2_2.xpr
file mkdir D:/FHH/大学/个人/数字电路/prj/project/project_2_2/project_2_2.srcs/sources_1/new
close [ open D:/FHH/大学/个人/数字电路/prj/project/project_2_2/project_2_2.srcs/sources_1/new/comp_16.v w ]
add_files D:/FHH/大学/个人/数字电路/prj/project/project_2_2/project_2_2.srcs/sources_1/new/comp_16.v
update_compile_order -fileset sources_1
add_files -norecurse D:/FHH/大学/个人/数字电路/prj/实验2/comp_16/TEMPLATE_COMP_16.v
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse D:/FHH/大学/个人/数字电路/prj/实验2/comp_16/Test_comp_16.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
source Test_comp_16.tcl
close_sim
launch_simulation
launch_simulation
source Test_comp_16.tcl
close_sim
launch_simulation
source Test_comp_16.tcl
close_sim
launch_simulation
source Test_comp_16.tcl
close_sim
launch_simulation
source Test_comp_16.tcl
close_sim
launch_simulation
source Test_comp_16.tcl
close_sim
