D:/University/References/T3/DLD_CA/CA3/AbsDiff/Mux2to1_module.v {1 {vlog -work work -stats=none D:/University/References/T3/DLD_CA/CA3/AbsDiff/Mux2to1_module.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Mux2to1

Top level modules:
	Mux2to1

} {} {}} D:/University/References/T3/DLD_CA/CA3/AbsDiff/NotIf1_module.v {1 {vlog -work work -stats=none D:/University/References/T3/DLD_CA/CA3/AbsDiff/NotIf1_module.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module NotIf1

Top level modules:
	NotIf1

} {} {}} D:/University/References/T3/DLD_CA/CA3/AbsDiff/Mux4to1_module.v {1 {vlog -work work -stats=none D:/University/References/T3/DLD_CA/CA3/AbsDiff/Mux4to1_module.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Mux4to1

Top level modules:
	Mux4to1

} {} {}} D:/University/References/T3/DLD_CA/CA3/AbsDiff/TMI_module.v {1 {vlog -work work -stats=none D:/University/References/T3/DLD_CA/CA3/AbsDiff/TMI_module.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module TwoBitMuxBasedHalfAdder

Top level modules:
	TwoBitMuxBasedHalfAdder

} {} {}} D:/University/References/T3/DLD_CA/CA3/AbsDiff/BufIf0_module.v {1 {vlog -work work -stats=none D:/University/References/T3/DLD_CA/CA3/AbsDiff/BufIf0_module.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module BufIf0

Top level modules:
	BufIf0

} {} {}} D:/University/References/T3/DLD_CA/CA3/AbsDiff/nBitBufIf0.v {1 {vlog -work work -stats=none D:/University/References/T3/DLD_CA/CA3/AbsDiff/nBitBufIf0.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module nBitBufIf0

Top level modules:
	nBitBufIf0

} {} {}} D:/University/References/T3/DLD_CA/CA3/AbsDiff/NMA_module.v {1 {vlog -work work -stats=none D:/University/References/T3/DLD_CA/CA3/AbsDiff/NMA_module.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module nBitAdder

Top level modules:
	nBitAdder

} {} {}} D:/University/References/T3/DLD_CA/CA3/AbsDiff/nBitBufIf1.v {1 {vlog -work work -stats=none D:/University/References/T3/DLD_CA/CA3/AbsDiff/nBitBufIf1.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module nBitBufIf1

Top level modules:
	nBitBufIf1

} {} {}} D:/University/References/T3/DLD_CA/CA3/AbsDiff/Mux16to1_module.v {1 {vlog -work work -stats=none D:/University/References/T3/DLD_CA/CA3/AbsDiff/Mux16to1_module.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Mux16to1

Top level modules:
	Mux16to1

} {} {}} D:/University/References/T3/DLD_CA/CA3/AbsDiff/Mux8to1_module.v {1 {vlog -work work -stats=none D:/University/References/T3/DLD_CA/CA3/AbsDiff/Mux8to1_module.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Mux8to1

Top level modules:
	Mux8to1

} {} {}} D:/University/References/T3/DLD_CA/CA3/AbsDiff/AbsDiff_module.v {1 {vlog -work work -stats=none D:/University/References/T3/DLD_CA/CA3/AbsDiff/AbsDiff_module.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module AbsDiff

Top level modules:
	AbsDiff

} {} {}} D:/University/References/T3/DLD_CA/CA3/AbsDiff/nBitNotIf1.v {1 {vlog -work work -stats=none D:/University/References/T3/DLD_CA/CA3/AbsDiff/nBitNotIf1.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module nBitNotIf1

Top level modules:
	nBitNotIf1

} {} {}} D:/University/References/T3/DLD_CA/CA3/AbsDiff/AbsDiff_testbench.v {1 {vlog -work work -stats=none D:/University/References/T3/DLD_CA/CA3/AbsDiff/AbsDiff_testbench.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module AbsDiff_TB

Top level modules:
	AbsDiff_TB

} {} {}} D:/University/References/T3/DLD_CA/CA3/AbsDiff/TMA_module.v {1 {vlog -work work -stats=none D:/University/References/T3/DLD_CA/CA3/AbsDiff/TMA_module.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module TwoBitMuxBasedAdder

Top level modules:
	TwoBitMuxBasedAdder

} {} {}} D:/University/References/T3/DLD_CA/CA3/AbsDiff/nBitInverter_module.v {1 {vlog -work work -stats=none D:/University/References/T3/DLD_CA/CA3/AbsDiff/nBitInverter_module.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module nBitInverter

Top level modules:
	nBitInverter

} {} {}} D:/University/References/T3/DLD_CA/CA3/AbsDiff/NMI_module.v {1 {vlog -work work -stats=none D:/University/References/T3/DLD_CA/CA3/AbsDiff/NMI_module.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module nBitIncrementor

Top level modules:
	nBitIncrementor

} {} {}} D:/University/References/T3/DLD_CA/CA3/AbsDiff/BufIf1_module.v {1 {vlog -work work -stats=none D:/University/References/T3/DLD_CA/CA3/AbsDiff/BufIf1_module.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module BufIf1

Top level modules:
	BufIf1

} {} {}}
