D:/Digital_Electronics/DSP/DSP_course/rtl/FIR/my_fir_v1_0.v {1 {vlog -work work -vopt -stats=none D:/Digital_Electronics/DSP/DSP_course/rtl/FIR/my_fir_v1_0.v
QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
-- Compiling module my_fir_v1_0

Top level modules:
	my_fir_v1_0

} {} {}} D:/Digital_Electronics/DSP/DSP_course/rtl/FIR/my_fir_v1_0_S00_AXIS.sv {1 {vlog -work work -vopt -sv -stats=none D:/Digital_Electronics/DSP/DSP_course/rtl/FIR/my_fir_v1_0_S00_AXIS.sv
QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
-- Compiling module my_fir_v1_0_S00_AXIS

Top level modules:
	my_fir_v1_0_S00_AXIS

} {} {}} D:/Digital_Electronics/DSP/DSP_course/rtl/FIR/my_fir_v1_0_S00_AXI.sv {1 {vlog -work work -vopt -sv -stats=none D:/Digital_Electronics/DSP/DSP_course/rtl/FIR/my_fir_v1_0_S00_AXI.sv
QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
-- Compiling module my_fir_v1_0_S00_AXI

Top level modules:
	my_fir_v1_0_S00_AXI

} {} {}} D:/Digital_Electronics/DSP/DSP_course/rtl/FIR/transposed_block.v {1 {vlog -work work -vopt -stats=none D:/Digital_Electronics/DSP/DSP_course/rtl/FIR/transposed_block.v
QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
-- Compiling module transposed_block

Top level modules:
	transposed_block

} {} {}} D:/Digital_Electronics/DSP/DSP_course/rtl/FIR/my_fir_v1_0_M00_AXIS.sv {1 {vlog -work work -vopt -sv -stats=none D:/Digital_Electronics/DSP/DSP_course/rtl/FIR/my_fir_v1_0_M00_AXIS.sv
QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
-- Compiling module my_fir_v1_0_M00_AXIS

Top level modules:
	my_fir_v1_0_M00_AXIS

} {} {}} D:/Digital_Electronics/DSP/DSP_course/rtl/FIR/FIR_transposed.sv {1 {vlog -work work -vopt -sv -stats=none D:/Digital_Electronics/DSP/DSP_course/rtl/FIR/FIR_transposed.sv
QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
-- Compiling module FIR_transposed

Top level modules:
	FIR_transposed

} {} {}}
