// Seed: 2222141993
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_1 = 1;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_6 = id_1 + 1;
  reg id_8;
  assign id_4 = id_2[(1)+1 : 1];
  initial begin : LABEL_0
    id_3 <= id_8;
  end
  wire id_9;
  module_0 modCall_1 (
      id_4,
      id_9,
      id_5
  );
  wire id_10;
  wire id_11 = id_10;
endmodule
