// Seed: 288390746
module module_0 (
    output tri  id_0,
    output wor  id_1,
    input  wand id_2
);
  assign id_1 = -1;
  logic [1 : -1] id_4 = -1'b0;
  parameter id_5 = 1;
endmodule
module module_1 (
    output supply0 id_0,
    output tri id_1,
    input tri id_2,
    output tri0 id_3,
    output wire id_4,
    output uwire id_5,
    output tri1 id_6,
    output tri0 id_7,
    output supply1 id_8,
    output tri0 id_9,
    input tri1 id_10,
    input wand id_11
    , id_18,
    input supply0 id_12,
    input supply1 id_13,
    input supply0 id_14,
    output tri1 id_15,
    input wand id_16
);
  wire id_19;
  ;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_12
  );
  initial begin : LABEL_0
    $unsigned(1);
    ;
  end
endmodule
