\relax 
\providecommand\hyper@newdestlabel[2]{}
\providecommand\HyperFirstAtBeginDocument{\AtBeginDocument}
\HyperFirstAtBeginDocument{\ifx\hyper@anchor\@undefined
\global\let\oldcontentsline\contentsline
\gdef\contentsline#1#2#3#4{\oldcontentsline{#1}{#2}{#3}}
\global\let\oldnewlabel\newlabel
\gdef\newlabel#1#2{\newlabelxx{#1}#2}
\gdef\newlabelxx#1#2#3#4#5#6{\oldnewlabel{#1}{{#2}{#3}}}
\AtEndDocument{\ifx\hyper@anchor\@undefined
\let\contentsline\oldcontentsline
\let\newlabel\oldnewlabel
\fi}
\fi}
\global\let\hyper@last\relax 
\gdef\HyperFirstAtBeginDocument#1{#1}
\providecommand\HyField@AuxAddToFields[1]{}
\providecommand\HyField@AuxAddToCoFields[2]{}
\@writefile{toc}{\contentsline {chapter}{Acknowledgements}{i}{chapter*.1}\protected@file@percent }
\@writefile{toc}{\contentsline {chapter}{Abstract}{ii}{chapter*.2}\protected@file@percent }
\@input{chp/intro.aux}
\@input{chp/theory.aux}
\@input{chp/objectives.aux}
\@input{chp/method.aux}
\@input{chp/conclusion.aux}
\bibstyle{IEEEtran}
\bibdata{ref}
\bibcite{singh2016jupiter}{1}
\bibcite{ballani2018bridging}{2}
\bibcite{data_size}{3}
\bibcite{Chen:18}{4}
\bibcite{kari_phase}{5}
\bibcite{sun1989analog}{6}
\bibcite{ZHANG2015163}{7}
\bibcite{alexander1975clock}{8}
\bibcite{ragab2011receiver}{9}
\bibcite{serrano2013white}{10}
\bibcite{moreira2010digital}{11}
\@writefile{toc}{\contentsline {chapter}{Bibliography}{17}{chapter*.38}\protected@file@percent }
\bibcite{moreira2009white}{12}
\bibcite{williams2016source}{13}
\bibcite{williams2019reconfiguration}{14}
\bibcite{chen2017optimization}{15}
\bibcite{fixed_latency}{16}
\bibcite{dru_guide}{17}
\bibcite{nidru}{18}
\bibcite{mendes_transceiver}{19}
\bibcite{wizard_guide}{20}
\bibcite{vcu118_guide}{21}
\bibcite{GTY_guide}{22}
\@writefile{toc}{\contentsline {chapter}{\numberline {A}Transceiver Settings}{A-1}{appendix.U}\protected@file@percent }
\@writefile{lof}{\addvspace {10\p@ }}
\@writefile{lot}{\addvspace {10\p@ }}
\newlabel{cha:transceiver_settings}{{A}{A-1}{Transceiver Settings}{appendix.U}{}}
\@writefile{lof}{\contentsline {figure}{\numberline {A.1}{\ignorespaces Transceiver Wizard Settings\relax }}{A-1}{figure.caption.40}\protected@file@percent }
\newlabel{fig:transceiver1}{{A.1}{A-1}{Transceiver Wizard Settings\relax }{figure.caption.40}{}}
\@writefile{lof}{\contentsline {figure}{\numberline {A.2}{\ignorespaces Transceiver Wizard Settings 2\relax }}{A-2}{figure.caption.41}\protected@file@percent }
\newlabel{fig:transceiver2}{{A.2}{A-2}{Transceiver Wizard Settings 2\relax }{figure.caption.41}{}}
\@writefile{lof}{\contentsline {figure}{\numberline {A.3}{\ignorespaces External Clock Settings\relax }}{A-3}{figure.caption.42}\protected@file@percent }
\newlabel{fig:clock_settings}{{A.3}{A-3}{External Clock Settings\relax }{figure.caption.42}{}}
\@writefile{lol}{\contentsline {listing}{\numberline {1}{\ignorespaces Constraints\relax }}{A-4}{listing.1}\protected@file@percent }
\newlabel{lst:constraints}{{1}{A-4}{Constraints\relax }{listing.1}{}}
\citation{wizard_guide}
\@writefile{toc}{\contentsline {chapter}{\numberline {B}Verilog Code}{B-1}{appendix.V}\protected@file@percent }
\@writefile{lof}{\addvspace {10\p@ }}
\@writefile{lot}{\addvspace {10\p@ }}
\newlabel{cha:verilog_code}{{B}{B-1}{Verilog Code}{appendix.V}{}}
\@writefile{toc}{\contentsline {section}{\numberline {B.1}Single Channel Burst Mode}{B-1}{section.V.1}\protected@file@percent }
\newlabel{sec:single_channel_burst_mode}{{B.1}{B-1}{Single Channel Burst Mode}{section.V.1}{}}
\@writefile{toc}{\contentsline {section}{\numberline {B.2}Two Channel Burst Mode}{B-3}{section.V.2}\protected@file@percent }
\newlabel{sec:two_channel_burst_mode}{{B.2}{B-3}{Two Channel Burst Mode}{section.V.2}{}}
\@writefile{toc}{\contentsline {section}{\numberline {B.3}Burst Mode Checking}{B-6}{section.V.3}\protected@file@percent }
\newlabel{sec:burst_mode_checking}{{B.3}{B-6}{Burst Mode Checking}{section.V.3}{}}
\@writefile{toc}{\contentsline {chapter}{\numberline {C}SOA PCB Design}{C-1}{appendix.W}\protected@file@percent }
\@writefile{lof}{\addvspace {10\p@ }}
\@writefile{lot}{\addvspace {10\p@ }}
\newlabel{cha:soa_pcb}{{C}{C-1}{SOA PCB Design}{appendix.W}{}}
\@writefile{toc}{\contentsline {chapter}{\numberline {D}Substrate Design}{D-1}{appendix.X}\protected@file@percent }
\@writefile{lof}{\addvspace {10\p@ }}
\@writefile{lot}{\addvspace {10\p@ }}
\newlabel{cha:substrate}{{D}{D-1}{Substrate Design}{appendix.X}{}}
\gdef\minted@oldcachelist{,
  default-pyg-prefix.pygstyle,
  default.pygstyle,
  5EBADBF3DE5EB67294148DC798AE37B8518A88E331BBBC9A25B5A18C67EAD7D1.pygtex,
  6D8C51BCAB4867CC462AF1BD38430420FC5A2DDECD8B76E86018A6341367D0FA.pygtex,
  E98D65BE340EF3599BB07CA90B697CC7FC5A2DDECD8B76E86018A6341367D0FA.pygtex,
  C4C7A236C5D2493E3F1C3BFC19D0B296FC5A2DDECD8B76E86018A6341367D0FA.pygtex}
