#### 2022.11.10 initiate

Doing sim  "*systolic_array_sim_without_control*"

#### 2022.11.11 update

Finish sim  "*systolic_array_sim_without_control*"

Ready to add the *controller* in the SA

#### 2022.11.17 update

Add ctrl in the SA

Finish sim  "*systolic_array_sim_with_control*"

Ready to combine SA with a MIPS CPU

Waiting for MIPS code...

