Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Dec 11 09:52:37 2023
| Host         : DESKTOP-V221TGG running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'SOC_DMA_V2_S2MMV2_0_0'

1. Summary
----------

SUCCESS in the upgrade of SOC_DMA_V2_S2MMV2_0_0 (xilinx.com:user:S2MMV2:1.0) from (Rev. 14) to (Rev. 15)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Dec 10 19:41:28 2023
| Host         : DESKTOP-V221TGG running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'SOC_DMA_V2_S2MMV2_0_0'

1. Summary
----------

SUCCESS in the upgrade of SOC_DMA_V2_S2MMV2_0_0 (xilinx.com:user:S2MMV2:1.0) from (Rev. 13) to (Rev. 14)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Dec 10 19:12:22 2023
| Host         : DESKTOP-V221TGG running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'SOC_DMA_V2_S2MMV2_0_0'

1. Summary
----------

SUCCESS in the upgrade of SOC_DMA_V2_S2MMV2_0_0 (xilinx.com:user:S2MMV2:1.0) from (Rev. 12) to (Rev. 13)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Dec 10 18:45:06 2023
| Host         : DESKTOP-V221TGG running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'SOC_DMA_V2_S2MMV2_0_0'

1. Summary
----------

SUCCESS in the upgrade of SOC_DMA_V2_S2MMV2_0_0 (xilinx.com:user:S2MMV2:1.0) from (Rev. 11) to (Rev. 12)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Dec 10 17:56:25 2023
| Host         : DESKTOP-V221TGG running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'SOC_DMA_V2_S2MMV2_0_0'

1. Summary
----------

SUCCESS in the upgrade of SOC_DMA_V2_S2MMV2_0_0 (xilinx.com:user:S2MMV2:1.0) from (Rev. 10) to (Rev. 11)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Dec 10 15:28:41 2023
| Host         : DESKTOP-V221TGG running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'SOC_DMA_V2_S2MMV2_0_0'

1. Summary
----------

SUCCESS in the upgrade of SOC_DMA_V2_S2MMV2_0_0 (xilinx.com:user:S2MMV2:1.0) from (Rev. 9) to (Rev. 10)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Dec 10 15:17:47 2023
| Host         : DESKTOP-V221TGG running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'SOC_DMA_V2_S2MMV2_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of SOC_DMA_V2_S2MMV2_0_0 (xilinx.com:user:S2MMV2:1.0) from (Rev. 8) to (Rev. 9)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'SOC_DMA_V2_S2MMV2_0_0'. These changes may impact your design.


-Upgrade has removed port 'DMA_MM2S_BUFF_LEN'

-Upgrade has removed port 'DMA_MM2S_START_ADDR'

-Upgrade has removed port 'DMA_S2MM_BUFF_LEN'

-Upgrade has removed port 'DMA_S2MM_START_ADDR'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Dec  9 19:35:25 2023
| Host         : DESKTOP-V221TGG running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'SOC_DMA_V2_S2MMV2_0_0'

1. Summary
----------

SUCCESS in the upgrade of SOC_DMA_V2_S2MMV2_0_0 (xilinx.com:user:S2MMV2:1.0) from (Rev. 4) to (Rev. 8)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Dec  9 17:59:10 2023
| Host         : DESKTOP-V221TGG running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'SOC_DMA_V2_LITE_IP_CON_0_0'

1. Summary
----------

SUCCESS in the upgrade of SOC_DMA_V2_LITE_IP_CON_0_0 (xilinx.com:user:LITE_IP_CON:1.0) from (Rev. 5) to (Rev. 6)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Dec  9 17:45:15 2023
| Host         : DESKTOP-V221TGG running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'SOC_DMA_V2_LITE_IP_CON_0_0'

1. Summary
----------

SUCCESS in the upgrade of SOC_DMA_V2_LITE_IP_CON_0_0 (xilinx.com:user:LITE_IP_CON:1.0) from (Rev. 4) to (Rev. 5)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Dec  9 17:21:34 2023
| Host         : DESKTOP-V221TGG running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'SOC_DMA_V2_LITE_IP_CON_0_0'

1. Summary
----------

SUCCESS in the upgrade of SOC_DMA_V2_LITE_IP_CON_0_0 (xilinx.com:user:LITE_IP_CON:1.0) from (Rev. 3) to (Rev. 4)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Dec  9 16:29:16 2023
| Host         : DESKTOP-V221TGG running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'SOC_DMA_V2_LITE_IP_CON_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of SOC_DMA_V2_LITE_IP_CON_0_0 (xilinx.com:user:LITE_IP_CON:1.0) from (Rev. 1) to (Rev. 3)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'SOC_DMA_V2_LITE_IP_CON_0_0'. These changes may impact your design.


-Upgrade has added port 'DMA_MM2S_BUFF_LEN'

-Upgrade has added port 'DMA_MM2S_START_ADDR'

-Upgrade has added port 'DMA_S2MM_BUFF_LEN'

-Upgrade has added port 'DMA_S2MM_START_ADDR'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Dec  9 16:27:50 2023
| Host         : DESKTOP-V221TGG running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'SOC_DMA_V2_S2MMV2_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of SOC_DMA_V2_S2MMV2_0_0 (xilinx.com:user:S2MMV2:1.0) from (Rev. 3) to (Rev. 4)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'SOC_DMA_V2_S2MMV2_0_0'. These changes may impact your design.


-Upgrade has added port 'DMA_MM2S_BUFF_LEN'

-Upgrade has added port 'DMA_MM2S_START_ADDR'

-Upgrade has added port 'DMA_S2MM_BUFF_LEN'

-Upgrade has added port 'DMA_S2MM_START_ADDR'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Dec  9 15:40:18 2023
| Host         : DESKTOP-V221TGG running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'SOC_DMA_V2_S2MMV2_0_0'

1. Summary
----------

SUCCESS in the upgrade of SOC_DMA_V2_S2MMV2_0_0 (xilinx.com:user:S2MMV2:1.0) from (Rev. 2) to (Rev. 3)

