;
; CPU Configuration
;

[ Config.General ]
Frequency = 1000
Cores = 8
Threads_CORE0 =2
Threads_CORE1 =2
Threads_CORE2 =2
Threads_CORE3 =2
Threads_CORE4 =2
Threads_CORE5 =2
Threads_CORE6 =2
Threads_CORE7 =2
FastForward = 2000000
ContextQuantum = 1024000
ThreadQuantum = 1024
ThreadSwitchPenalty = 0
RecoverKind = Writeback
RecoverPenalty = 0
ProcessPrefetchHints = 1
PrefetchHistorySize = 20

[ Config.Pipeline ]
FetchKind = TimeSlice
DecodeWidth_CORE0 =5
IssueWidth_CORE0 =8
DispatchWidth_CORE0 =8
CommitWidth_CORE0 =5
DecodeWidth_CORE1 =5
IssueWidth_CORE1 =8
DispatchWidth_CORE1 =8
CommitWidth_CORE1 =5
DecodeWidth_CORE2 =1
IssueWidth_CORE2 =6
DispatchWidth_CORE2 =6
CommitWidth_CORE2 =6
DecodeWidth_CORE3 =1
IssueWidth_CORE3 =6
DispatchWidth_CORE3 =6
CommitWidth_CORE3 =6
DecodeWidth_CORE4 =1
IssueWidth_CORE4 =6
DispatchWidth_CORE4 =6
CommitWidth_CORE4 =6
DecodeWidth_CORE5 =1
IssueWidth_CORE5 =6
DispatchWidth_CORE5 =6
CommitWidth_CORE5 =6
DecodeWidth_CORE6 =1
IssueWidth_CORE6 =6
DispatchWidth_CORE6 =6
CommitWidth_CORE6 =6
DecodeWidth_CORE7 =1
IssueWidth_CORE7 =6
DispatchWidth_CORE7 =6
CommitWidth_CORE7 =6
DispatchKind = TimeSlice
IssueKind = TimeSlice
CommitKind = TimeSlice
OccupancyStats = False

[ Config.Queues ]
FetchQueueSize_CORE0 =128
RobSize_CORE0 =192
IqSize_CORE0 =40
LsqSize_CORE0 =114
RfIntSize_CORE0 =168
RfFPSize_CORE0 =168
FetchQueueSize_CORE1 =128
RobSize_CORE1 =192
IqSize_CORE1 =40
LsqSize_CORE1 =114
RfIntSize_CORE1 =168
RfFPSize_CORE1 =168
FetchQueueSize_CORE2 =64
RobSize_CORE2 =32
IqSize_CORE2 =32
LsqSize_CORE2 =26
RfIntSize_CORE2 =32
RfFPSize_CORE2 =32
FetchQueueSize_CORE3 =64
RobSize_CORE3 =32
IqSize_CORE3 =32
LsqSize_CORE3 =26
RfIntSize_CORE3 =32
RfFPSize_CORE3 =32
FetchQueueSize_CORE4 =64
RobSize_CORE4 =32
IqSize_CORE4 =32
LsqSize_CORE4 =26
RfIntSize_CORE4 =32
RfFPSize_CORE4 =32
FetchQueueSize_CORE5 =64
RobSize_CORE5 =32
IqSize_CORE5 =32
LsqSize_CORE5 =26
RfIntSize_CORE5 =32
RfFPSize_CORE5 =32
FetchQueueSize_CORE6 =64
RobSize_CORE6 =32
IqSize_CORE6 =32
LsqSize_CORE6 =26
RfIntSize_CORE6 =32
RfFPSize_CORE6 =32
FetchQueueSize_CORE7 =64
RobSize_CORE7 =32
IqSize_CORE7 =32
LsqSize_CORE7 =26
RfIntSize_CORE7 =32
RfFPSize_CORE7 =32
RobKind = Private
IqKind = Private
LsqKind = Private
RfKind = Private

[ Config.TraceCache ]
Present_CORE0 =True
Sets_CORE0 =256
Assoc_CORE0 =8
TraceSize_CORE0 =16
BranchMax_CORE0 =4
QueueSize_CORE0 =56
Present_CORE1 =True
Sets_CORE1 =256
Assoc_CORE1 =8
TraceSize_CORE1 =16
BranchMax_CORE1 =4
QueueSize_CORE1 =56
Present_CORE2 =False
Sets_CORE2 =64
Assoc_CORE2 =4
TraceSize_CORE2 =16
BranchMax_CORE2 =3
QueueSize_CORE2 =32
Present_CORE3 =False
Sets_CORE3 =64
Assoc_CORE3 =4
TraceSize_CORE3 =16
BranchMax_CORE3 =3
QueueSize_CORE3 =32
Present_CORE4 =False
Sets_CORE4 =64
Assoc_CORE4 =4
TraceSize_CORE4 =16
BranchMax_CORE4 =3
QueueSize_CORE4 =32
Present_CORE5 =False
Sets_CORE5 =64
Assoc_CORE5 =4
TraceSize_CORE5 =16
BranchMax_CORE5 =3
QueueSize_CORE5 =32
Present_CORE6 =False
Sets_CORE6 =64
Assoc_CORE6 =4
TraceSize_CORE6 =16
BranchMax_CORE6 =3
QueueSize_CORE6 =32
Present_CORE7 =False
Sets_CORE7 =64
Assoc_CORE7 =4
TraceSize_CORE7 =16
BranchMax_CORE7 =3
QueueSize_CORE7 =32

[ Config.FunctionalUnits ]
IntAdd.Count_CORE0 = 4
IntAdd.OpLat_CORE0 = 1
IntAdd.IssueLat_CORE0 = 1
IntAdd.Count_CORE1 = 4
IntAdd.OpLat_CORE1 = 1
IntAdd.IssueLat_CORE1 = 1
IntAdd.Count_CORE2 = 2
IntAdd.OpLat_CORE2 = 1
IntAdd.IssueLat_CORE2 = 1
IntAdd.Count_CORE3 = 2
IntAdd.OpLat_CORE3 = 1
IntAdd.IssueLat_CORE3 = 1
IntAdd.Count_CORE4 = 2
IntAdd.OpLat_CORE4 = 1
IntAdd.IssueLat_CORE4 = 1
IntAdd.Count_CORE5 = 2
IntAdd.OpLat_CORE5 = 1
IntAdd.IssueLat_CORE5 = 1
IntAdd.Count_CORE6 = 2
IntAdd.OpLat_CORE6 = 1
IntAdd.IssueLat_CORE6 = 1
IntAdd.Count_CORE7 = 2
IntAdd.OpLat_CORE7 = 1
IntAdd.IssueLat_CORE7 = 1
IntMult.Count_CORE0 = 4
IntMult.OpLat_CORE0 = 2
IntMult.IssueLat_CORE0 = 2
IntMult.Count_CORE1 = 4
IntMult.OpLat_CORE1 = 2
IntMult.IssueLat_CORE1 = 2
IntMult.Count_CORE2 = 2
IntMult.OpLat_CORE2 = 2
IntMult.IssueLat_CORE2 = 2
IntMult.Count_CORE3 = 2
IntMult.OpLat_CORE3 = 2
IntMult.IssueLat_CORE3 = 2
IntMult.Count_CORE4 = 2
IntMult.OpLat_CORE4 = 2
IntMult.IssueLat_CORE4 = 2
IntMult.Count_CORE5 = 2
IntMult.OpLat_CORE5 = 2
IntMult.IssueLat_CORE5 = 2
IntMult.Count_CORE6 = 2
IntMult.OpLat_CORE6 = 2
IntMult.IssueLat_CORE6 = 2
IntMult.Count_CORE7 = 2
IntMult.OpLat_CORE7 = 2
IntMult.IssueLat_CORE7 = 2
IntDiv.Count_CORE0 = 4
IntDiv.OpLat_CORE0 = 5
IntDiv.IssueLat_CORE0 = 5
IntDiv.Count_CORE1 = 4
IntDiv.OpLat_CORE1 = 5
IntDiv.IssueLat_CORE1 = 5
IntDiv.Count_CORE2 = 2
IntDiv.OpLat_CORE2 = 5
IntDiv.IssueLat_CORE2 = 5
IntDiv.Count_CORE3 = 2
IntDiv.OpLat_CORE3 = 5
IntDiv.IssueLat_CORE3 = 5
IntDiv.Count_CORE4 = 2
IntDiv.OpLat_CORE4 = 5
IntDiv.IssueLat_CORE4 = 5
IntDiv.Count_CORE5 = 2
IntDiv.OpLat_CORE5 = 5
IntDiv.IssueLat_CORE5 = 5
IntDiv.Count_CORE6 = 2
IntDiv.OpLat_CORE6 = 5
IntDiv.IssueLat_CORE6 = 5
IntDiv.Count_CORE7 = 2
IntDiv.OpLat_CORE7 = 5
IntDiv.IssueLat_CORE7 = 5
EffAddr.Count_CORE0 = 4
EffAddr.OpLat_CORE0 = 1
EffAddr.IssueLat_CORE0 = 1
EffAddr.Count_CORE1 = 4
EffAddr.OpLat_CORE1 = 1
EffAddr.IssueLat_CORE1 = 1
EffAddr.Count_CORE2 = 1
EffAddr.OpLat_CORE2 = 2
EffAddr.IssueLat_CORE2 = 2
EffAddr.Count_CORE3 = 1
EffAddr.OpLat_CORE3 = 2
EffAddr.IssueLat_CORE3 = 2
EffAddr.Count_CORE4 = 1
EffAddr.OpLat_CORE4 = 2
EffAddr.IssueLat_CORE4 = 2
EffAddr.Count_CORE5 = 1
EffAddr.OpLat_CORE5 = 2
EffAddr.IssueLat_CORE5 = 2
EffAddr.Count_CORE6 = 1
EffAddr.OpLat_CORE6 = 2
EffAddr.IssueLat_CORE6 = 2
EffAddr.Count_CORE7 = 1
EffAddr.OpLat_CORE7 = 2
EffAddr.IssueLat_CORE7 = 2
Logic.Count_CORE0 = 4
Logic.OpLat_CORE0 = 1
Logic.IssueLat_CORE0 = 1
Logic.Count_CORE1 = 4
Logic.OpLat_CORE1 = 1
Logic.IssueLat_CORE1 = 1
Logic.Count_CORE2 = 2
Logic.OpLat_CORE2 = 1
Logic.IssueLat_CORE2 = 1
Logic.Count_CORE3 = 2
Logic.OpLat_CORE3 = 1
Logic.IssueLat_CORE3 = 1
Logic.Count_CORE4 = 2
Logic.OpLat_CORE4 = 1
Logic.IssueLat_CORE4 = 1
Logic.Count_CORE5 = 2
Logic.OpLat_CORE5 = 1
Logic.IssueLat_CORE5 = 1
Logic.Count_CORE6 = 2
Logic.OpLat_CORE6 = 1
Logic.IssueLat_CORE6 = 1
Logic.Count_CORE7 = 2
Logic.OpLat_CORE7 = 1
Logic.IssueLat_CORE7 = 1
FloatSimple.Count_CORE0 = 3
FloatSimple.OpLat_CORE0 = 2
FloatSimple.IssueLat_CORE0 = 2
FloatSimple.Count_CORE1 = 3
FloatSimple.OpLat_CORE1 = 2
FloatSimple.IssueLat_CORE1 = 2
FloatSimple.Count_CORE2 = 1
FloatSimple.OpLat_CORE2 = 2
FloatSimple.IssueLat_CORE2 = 2
FloatSimple.Count_CORE3 = 1
FloatSimple.OpLat_CORE3 = 2
FloatSimple.IssueLat_CORE3 = 2
FloatSimple.Count_CORE4 = 1
FloatSimple.OpLat_CORE4 = 2
FloatSimple.IssueLat_CORE4 = 2
FloatSimple.Count_CORE5 = 1
FloatSimple.OpLat_CORE5 = 2
FloatSimple.IssueLat_CORE5 = 2
FloatSimple.Count_CORE6 = 1
FloatSimple.OpLat_CORE6 = 2
FloatSimple.IssueLat_CORE6 = 2
FloatSimple.Count_CORE7 = 1
FloatSimple.OpLat_CORE7 = 2
FloatSimple.IssueLat_CORE7 = 2
FloatAdd.Count_CORE0 = 3
FloatAdd.OpLat_CORE0 = 5
FloatAdd.IssueLat_CORE0 = 5
FloatAdd.Count_CORE1 = 3
FloatAdd.OpLat_CORE1 = 5
FloatAdd.IssueLat_CORE1 = 5
FloatAdd.Count_CORE2 = 1
FloatAdd.OpLat_CORE2 = 5
FloatAdd.IssueLat_CORE2 = 5
FloatAdd.Count_CORE3 = 1
FloatAdd.OpLat_CORE3 = 5
FloatAdd.IssueLat_CORE3 = 5
FloatAdd.Count_CORE4 = 1
FloatAdd.OpLat_CORE4 = 5
FloatAdd.IssueLat_CORE4 = 5
FloatAdd.Count_CORE5 = 1
FloatAdd.OpLat_CORE5 = 5
FloatAdd.IssueLat_CORE5 = 5
FloatAdd.Count_CORE6 = 1
FloatAdd.OpLat_CORE6 = 5
FloatAdd.IssueLat_CORE6 = 5
FloatAdd.Count_CORE7 = 1
FloatAdd.OpLat_CORE7 = 5
FloatAdd.IssueLat_CORE7 = 5
FloatComp.Count_CORE0 = 3
FloatComp.OpLat_CORE0 = 2
FloatComp.IssueLat_CORE0 = 2
FloatComp.Count_CORE1 = 3
FloatComp.OpLat_CORE1 = 2
FloatComp.IssueLat_CORE1 = 2
FloatComp.Count_CORE2 = 1
FloatComp.OpLat_CORE2 = 2
FloatComp.IssueLat_CORE2 = 2
FloatComp.Count_CORE3 = 1
FloatComp.OpLat_CORE3 = 2
FloatComp.IssueLat_CORE3 = 2
FloatComp.Count_CORE4 = 1
FloatComp.OpLat_CORE4 = 2
FloatComp.IssueLat_CORE4 = 2
FloatComp.Count_CORE5 = 1
FloatComp.OpLat_CORE5 = 2
FloatComp.IssueLat_CORE5 = 2
FloatComp.Count_CORE6 = 1
FloatComp.OpLat_CORE6 = 2
FloatComp.IssueLat_CORE6 = 2
FloatComp.Count_CORE7 = 1
FloatComp.OpLat_CORE7 = 2
FloatComp.IssueLat_CORE7 = 2
FloatMult.Count_CORE0 = 2
FloatMult.OpLat_CORE0 = 10
FloatMult.IssueLat_CORE0 = 10
FloatMult.Count_CORE1 = 2
FloatMult.OpLat_CORE1 = 10
FloatMult.IssueLat_CORE1 = 10
FloatMult.Count_CORE2 = 1
FloatMult.OpLat_CORE2 = 10
FloatMult.IssueLat_CORE2 = 10
FloatMult.Count_CORE3 = 1
FloatMult.OpLat_CORE3 = 10
FloatMult.IssueLat_CORE3 = 10
FloatMult.Count_CORE4 = 1
FloatMult.OpLat_CORE4 = 10
FloatMult.IssueLat_CORE4 = 10
FloatMult.Count_CORE5 = 1
FloatMult.OpLat_CORE5 = 10
FloatMult.IssueLat_CORE5 = 10
FloatMult.Count_CORE6 = 1
FloatMult.OpLat_CORE6 = 10
FloatMult.IssueLat_CORE6 = 10
FloatMult.Count_CORE7 = 1
FloatMult.OpLat_CORE7 = 10
FloatMult.IssueLat_CORE7 = 10
FloatDiv.Count_CORE0 = 1
FloatDiv.OpLat_CORE0 = 15
FloatDiv.IssueLat_CORE0 = 15
FloatDiv.Count_CORE1 = 1
FloatDiv.OpLat_CORE1 = 15
FloatDiv.IssueLat_CORE1 = 15
FloatDiv.Count_CORE2 = 1
FloatDiv.OpLat_CORE2 = 15
FloatDiv.IssueLat_CORE2 = 15
FloatDiv.Count_CORE3 = 1
FloatDiv.OpLat_CORE3 = 15
FloatDiv.IssueLat_CORE3 = 15
FloatDiv.Count_CORE4 = 1
FloatDiv.OpLat_CORE4 = 15
FloatDiv.IssueLat_CORE4 = 15
FloatDiv.Count_CORE5 = 1
FloatDiv.OpLat_CORE5 = 15
FloatDiv.IssueLat_CORE5 = 15
FloatDiv.Count_CORE6 = 1
FloatDiv.OpLat_CORE6 = 15
FloatDiv.IssueLat_CORE6 = 15
FloatDiv.Count_CORE7 = 1
FloatDiv.OpLat_CORE7 = 15
FloatDiv.IssueLat_CORE7 = 15
FloatComplex.Count_CORE0 = 1
FloatComplex.OpLat_CORE0 = 20
FloatComplex.IssueLat_CORE0 = 20
FloatComplex.Count_CORE1 = 1
FloatComplex.OpLat_CORE1 = 20
FloatComplex.IssueLat_CORE1 = 20
FloatComplex.Count_CORE2 = 1
FloatComplex.OpLat_CORE2 = 20
FloatComplex.IssueLat_CORE2 = 20
FloatComplex.Count_CORE3 = 1
FloatComplex.OpLat_CORE3 = 20
FloatComplex.IssueLat_CORE3 = 20
FloatComplex.Count_CORE4 = 1
FloatComplex.OpLat_CORE4 = 20
FloatComplex.IssueLat_CORE4 = 20
FloatComplex.Count_CORE5 = 1
FloatComplex.OpLat_CORE5 = 20
FloatComplex.IssueLat_CORE5 = 20
FloatComplex.Count_CORE6 = 1
FloatComplex.OpLat_CORE6 = 20
FloatComplex.IssueLat_CORE6 = 20
FloatComplex.Count_CORE7 = 1
FloatComplex.OpLat_CORE7 = 20
FloatComplex.IssueLat_CORE7 = 20
XMMIntAdd.Count_CORE0 = 2
XMMIntAdd.OpLat_CORE0 = 1
XMMIntAdd.IssueLat_CORE0 = 1
XMMIntAdd.Count_CORE1 = 2
XMMIntAdd.OpLat_CORE1 = 1
XMMIntAdd.IssueLat_CORE1 = 1
XMMIntAdd.Count_CORE2 = 1
XMMIntAdd.OpLat_CORE2 = 1
XMMIntAdd.IssueLat_CORE2 = 1
XMMIntAdd.Count_CORE3 = 1
XMMIntAdd.OpLat_CORE3 = 1
XMMIntAdd.IssueLat_CORE3 = 1
XMMIntAdd.Count_CORE4 = 1
XMMIntAdd.OpLat_CORE4 = 1
XMMIntAdd.IssueLat_CORE4 = 1
XMMIntAdd.Count_CORE5 = 1
XMMIntAdd.OpLat_CORE5 = 1
XMMIntAdd.IssueLat_CORE5 = 1
XMMIntAdd.Count_CORE6 = 1
XMMIntAdd.OpLat_CORE6 = 1
XMMIntAdd.IssueLat_CORE6 = 1
XMMIntAdd.Count_CORE7 = 1
XMMIntAdd.OpLat_CORE7 = 1
XMMIntAdd.IssueLat_CORE7 = 1
XMMIntMult.Count_CORE0 = 2
XMMIntMult.OpLat_CORE0 = 2
XMMIntMult.IssueLat_CORE0 = 2
XMMIntMult.Count_CORE1 = 2
XMMIntMult.OpLat_CORE1 = 2
XMMIntMult.IssueLat_CORE1 = 2
XMMIntMult.Count_CORE2 = 1
XMMIntMult.OpLat_CORE2 = 2
XMMIntMult.IssueLat_CORE2 = 2
XMMIntMult.Count_CORE3 = 1
XMMIntMult.OpLat_CORE3 = 2
XMMIntMult.IssueLat_CORE3 = 2
XMMIntMult.Count_CORE4 = 1
XMMIntMult.OpLat_CORE4 = 2
XMMIntMult.IssueLat_CORE4 = 2
XMMIntMult.Count_CORE5 = 1
XMMIntMult.OpLat_CORE5 = 2
XMMIntMult.IssueLat_CORE5 = 2
XMMIntMult.Count_CORE6 = 1
XMMIntMult.OpLat_CORE6 = 2
XMMIntMult.IssueLat_CORE6 = 2
XMMIntMult.Count_CORE7 = 1
XMMIntMult.OpLat_CORE7 = 2
XMMIntMult.IssueLat_CORE7 = 2
XMMIntDiv.Count_CORE0 = 2
XMMIntDiv.OpLat_CORE0 = 5
XMMIntDiv.IssueLat_CORE0 = 5
XMMIntDiv.Count_CORE1 = 2
XMMIntDiv.OpLat_CORE1 = 5
XMMIntDiv.IssueLat_CORE1 = 5
XMMIntDiv.Count_CORE2 = 1
XMMIntDiv.OpLat_CORE2 = 5
XMMIntDiv.IssueLat_CORE2 = 5
XMMIntDiv.Count_CORE3 = 1
XMMIntDiv.OpLat_CORE3 = 5
XMMIntDiv.IssueLat_CORE3 = 5
XMMIntDiv.Count_CORE4 = 1
XMMIntDiv.OpLat_CORE4 = 5
XMMIntDiv.IssueLat_CORE4 = 5
XMMIntDiv.Count_CORE5 = 1
XMMIntDiv.OpLat_CORE5 = 5
XMMIntDiv.IssueLat_CORE5 = 5
XMMIntDiv.Count_CORE6 = 1
XMMIntDiv.OpLat_CORE6 = 5
XMMIntDiv.IssueLat_CORE6 = 5
XMMIntDiv.Count_CORE7 = 1
XMMIntDiv.OpLat_CORE7 = 5
XMMIntDiv.IssueLat_CORE7 = 5
XMMLogic.Count_CORE0 = 2
XMMLogic.OpLat_CORE0 = 1
XMMLogic.IssueLat_CORE0 = 1
XMMLogic.Count_CORE1 = 2
XMMLogic.OpLat_CORE1 = 1
XMMLogic.IssueLat_CORE1 = 1
XMMLogic.Count_CORE2 = 1
XMMLogic.OpLat_CORE2 = 1
XMMLogic.IssueLat_CORE2 = 1
XMMLogic.Count_CORE3 = 1
XMMLogic.OpLat_CORE3 = 1
XMMLogic.IssueLat_CORE3 = 1
XMMLogic.Count_CORE4 = 1
XMMLogic.OpLat_CORE4 = 1
XMMLogic.IssueLat_CORE4 = 1
XMMLogic.Count_CORE5 = 1
XMMLogic.OpLat_CORE5 = 1
XMMLogic.IssueLat_CORE5 = 1
XMMLogic.Count_CORE6 = 1
XMMLogic.OpLat_CORE6 = 1
XMMLogic.IssueLat_CORE6 = 1
XMMLogic.Count_CORE7 = 1
XMMLogic.OpLat_CORE7 = 1
XMMLogic.IssueLat_CORE7 = 1
XMMFloatAdd.Count_CORE0 = 2
XMMFloatAdd.OpLat_CORE0 = 5
XMMFloatAdd.IssueLat_CORE0 = 5
XMMFloatAdd.Count_CORE1 = 2
XMMFloatAdd.OpLat_CORE1 = 5
XMMFloatAdd.IssueLat_CORE1 = 5
XMMFloatAdd.Count_CORE2 = 1
XMMFloatAdd.OpLat_CORE2 = 5
XMMFloatAdd.IssueLat_CORE2 = 5
XMMFloatAdd.Count_CORE3 = 1
XMMFloatAdd.OpLat_CORE3 = 5
XMMFloatAdd.IssueLat_CORE3 = 5
XMMFloatAdd.Count_CORE4 = 1
XMMFloatAdd.OpLat_CORE4 = 5
XMMFloatAdd.IssueLat_CORE4 = 5
XMMFloatAdd.Count_CORE5 = 1
XMMFloatAdd.OpLat_CORE5 = 5
XMMFloatAdd.IssueLat_CORE5 = 5
XMMFloatAdd.Count_CORE6 = 1
XMMFloatAdd.OpLat_CORE6 = 5
XMMFloatAdd.IssueLat_CORE6 = 5
XMMFloatAdd.Count_CORE7 = 1
XMMFloatAdd.OpLat_CORE7 = 5
XMMFloatAdd.IssueLat_CORE7 = 5
XMMFloatComp.Count_CORE0 = 2
XMMFloatComp.OpLat_CORE0 = 2
XMMFloatComp.IssueLat_CORE0 = 2
XMMFloatComp.Count_CORE1 = 2
XMMFloatComp.OpLat_CORE1 = 2
XMMFloatComp.IssueLat_CORE1 = 2
XMMFloatComp.Count_CORE2 = 1
XMMFloatComp.OpLat_CORE2 = 2
XMMFloatComp.IssueLat_CORE2 = 2
XMMFloatComp.Count_CORE3 = 1
XMMFloatComp.OpLat_CORE3 = 2
XMMFloatComp.IssueLat_CORE3 = 2
XMMFloatComp.Count_CORE4 = 1
XMMFloatComp.OpLat_CORE4 = 2
XMMFloatComp.IssueLat_CORE4 = 2
XMMFloatComp.Count_CORE5 = 1
XMMFloatComp.OpLat_CORE5 = 2
XMMFloatComp.IssueLat_CORE5 = 2
XMMFloatComp.Count_CORE6 = 1
XMMFloatComp.OpLat_CORE6 = 2
XMMFloatComp.IssueLat_CORE6 = 2
XMMFloatComp.Count_CORE7 = 1
XMMFloatComp.OpLat_CORE7 = 2
XMMFloatComp.IssueLat_CORE7 = 2
XMMFloatMult.Count_CORE0 = 2
XMMFloatMult.OpLat_CORE0 = 10
XMMFloatMult.IssueLat_CORE0 = 10
XMMFloatMult.Count_CORE1 = 2
XMMFloatMult.OpLat_CORE1 = 10
XMMFloatMult.IssueLat_CORE1 = 10
XMMFloatMult.Count_CORE2 = 1
XMMFloatMult.OpLat_CORE2 = 10
XMMFloatMult.IssueLat_CORE2 = 10
XMMFloatMult.Count_CORE3 = 1
XMMFloatMult.OpLat_CORE3 = 10
XMMFloatMult.IssueLat_CORE3 = 10
XMMFloatMult.Count_CORE4 = 1
XMMFloatMult.OpLat_CORE4 = 10
XMMFloatMult.IssueLat_CORE4 = 10
XMMFloatMult.Count_CORE5 = 1
XMMFloatMult.OpLat_CORE5 = 10
XMMFloatMult.IssueLat_CORE5 = 10
XMMFloatMult.Count_CORE6 = 1
XMMFloatMult.OpLat_CORE6 = 10
XMMFloatMult.IssueLat_CORE6 = 10
XMMFloatMult.Count_CORE7 = 1
XMMFloatMult.OpLat_CORE7 = 10
XMMFloatMult.IssueLat_CORE7 = 10
XMMFloatDiv.Count_CORE0 = 2
XMMFloatDiv.OpLat_CORE0 = 15
XMMFloatDiv.IssueLat_CORE0 = 15
XMMFloatDiv.Count_CORE1 = 2
XMMFloatDiv.OpLat_CORE1 = 15
XMMFloatDiv.IssueLat_CORE1 = 15
XMMFloatDiv.Count_CORE2 = 1
XMMFloatDiv.OpLat_CORE2 = 15
XMMFloatDiv.IssueLat_CORE2 = 15
XMMFloatDiv.Count_CORE3 = 1
XMMFloatDiv.OpLat_CORE3 = 15
XMMFloatDiv.IssueLat_CORE3 = 15
XMMFloatDiv.Count_CORE4 = 1
XMMFloatDiv.OpLat_CORE4 = 15
XMMFloatDiv.IssueLat_CORE4 = 15
XMMFloatDiv.Count_CORE5 = 1
XMMFloatDiv.OpLat_CORE5 = 15
XMMFloatDiv.IssueLat_CORE5 = 15
XMMFloatDiv.Count_CORE6 = 1
XMMFloatDiv.OpLat_CORE6 = 15
XMMFloatDiv.IssueLat_CORE6 = 15
XMMFloatDiv.Count_CORE7 = 1
XMMFloatDiv.OpLat_CORE7 = 15
XMMFloatDiv.IssueLat_CORE7 = 15
XMMFloatConv.Count_CORE0 = 2
XMMFloatConv.OpLat_CORE0 = 5
XMMFloatConv.IssueLat_CORE0 = 5
XMMFloatConv.Count_CORE1 = 2
XMMFloatConv.OpLat_CORE1 = 5
XMMFloatConv.IssueLat_CORE1 = 5
XMMFloatConv.Count_CORE2 = 1
XMMFloatConv.OpLat_CORE2 = 5
XMMFloatConv.IssueLat_CORE2 = 5
XMMFloatConv.Count_CORE3 = 1
XMMFloatConv.OpLat_CORE3 = 5
XMMFloatConv.IssueLat_CORE3 = 5
XMMFloatConv.Count_CORE4 = 1
XMMFloatConv.OpLat_CORE4 = 5
XMMFloatConv.IssueLat_CORE4 = 5
XMMFloatConv.Count_CORE5 = 1
XMMFloatConv.OpLat_CORE5 = 5
XMMFloatConv.IssueLat_CORE5 = 5
XMMFloatConv.Count_CORE6 = 1
XMMFloatConv.OpLat_CORE6 = 5
XMMFloatConv.IssueLat_CORE6 = 5
XMMFloatConv.Count_CORE7 = 1
XMMFloatConv.OpLat_CORE7 = 5
XMMFloatConv.IssueLat_CORE7 = 5
XMMFloatComplex.Count_CORE0 = 2
XMMFloatComplex.OpLat_CORE0 = 20
XMMFloatComplex.IssueLat_CORE0 = 20
XMMFloatComplex.Count_CORE1 = 2
XMMFloatComplex.OpLat_CORE1 = 20
XMMFloatComplex.IssueLat_CORE1 = 20
XMMFloatComplex.Count_CORE2 = 1
XMMFloatComplex.OpLat_CORE2 = 20
XMMFloatComplex.IssueLat_CORE2 = 20
XMMFloatComplex.Count_CORE3 = 1
XMMFloatComplex.OpLat_CORE3 = 20
XMMFloatComplex.IssueLat_CORE3 = 20
XMMFloatComplex.Count_CORE4 = 1
XMMFloatComplex.OpLat_CORE4 = 20
XMMFloatComplex.IssueLat_CORE4 = 20
XMMFloatComplex.Count_CORE5 = 1
XMMFloatComplex.OpLat_CORE5 = 20
XMMFloatComplex.IssueLat_CORE5 = 20
XMMFloatComplex.Count_CORE6 = 1
XMMFloatComplex.OpLat_CORE6 = 20
XMMFloatComplex.IssueLat_CORE6 = 20
XMMFloatComplex.Count_CORE7 = 1
XMMFloatComplex.OpLat_CORE7 = 20
XMMFloatComplex.IssueLat_CORE7 = 20

[ Config.BranchPredictor ]
Kind_CORE0 =TwoLevel
BTB.Sets_CORE0 =512
BTB.Assoc_CORE0 =8
RAS.Size_CORE0 =32
Bimod.Size_CORE0 =2048
Choice.Size_CORE0 =2048
TwoLevel.L1Size_CORE0 =2
TwoLevel.L2Size_CORE0 =2048
Kind_CORE1 =TwoLevel
BTB.Sets_CORE1 =512
BTB.Assoc_CORE1 =8
RAS.Size_CORE1 =32
Bimod.Size_CORE1 =2048
Choice.Size_CORE1 =2048
TwoLevel.L1Size_CORE1 =2
TwoLevel.L2Size_CORE1 =2048
Kind_CORE2 =TwoLevel
BTB.Sets_CORE2 =256
BTB.Assoc_CORE2 =4
RAS.Size_CORE2 =16
Bimod.Size_CORE2 =1024
Choice.Size_CORE2 =1024
TwoLevel.L1Size_CORE2 =1
TwoLevel.L2Size_CORE2 =1024
Kind_CORE3 =TwoLevel
BTB.Sets_CORE3 =256
BTB.Assoc_CORE3 =4
RAS.Size_CORE3 =16
Bimod.Size_CORE3 =1024
Choice.Size_CORE3 =1024
TwoLevel.L1Size_CORE3 =1
TwoLevel.L2Size_CORE3 =1024
Kind_CORE4 =TwoLevel
BTB.Sets_CORE4 =256
BTB.Assoc_CORE4 =4
RAS.Size_CORE4 =16
Bimod.Size_CORE4 =1024
Choice.Size_CORE4 =1024
TwoLevel.L1Size_CORE4 =1
TwoLevel.L2Size_CORE4 =1024
Kind_CORE5 =TwoLevel
BTB.Sets_CORE5 =256
BTB.Assoc_CORE5 =4
RAS.Size_CORE5 =16
Bimod.Size_CORE5 =1024
Choice.Size_CORE5 =1024
TwoLevel.L1Size_CORE5 =1
TwoLevel.L2Size_CORE5 =1024
Kind_CORE6 =TwoLevel
BTB.Sets_CORE6 =256
BTB.Assoc_CORE6 =4
RAS.Size_CORE6 =16
Bimod.Size_CORE6 =1024
Choice.Size_CORE6 =1024
TwoLevel.L1Size_CORE6 =1
TwoLevel.L2Size_CORE6 =1024
Kind_CORE7 =TwoLevel
BTB.Sets_CORE7 =256
BTB.Assoc_CORE7 =4
RAS.Size_CORE7 =16
Bimod.Size_CORE7 =1024
Choice.Size_CORE7 =1024
TwoLevel.L1Size_CORE7 =1
TwoLevel.L2Size_CORE7 =1024


;
; Simulation Statistics
;

; Global statistics
[ Global ]

Cycles = 21858616
Time = 504.43
CyclesPerSecond = 43333
MemoryUsed = 1040470016
MemoryUsedMax = 1040470016

; Dispatch stage
Dispatch.Uop.nop = 92321793
Dispatch.Uop.move = 487775
Dispatch.Uop.add = 904027
Dispatch.Uop.sub = 972329
Dispatch.Uop.mult = 87717
Dispatch.Uop.div = 5426
Dispatch.Uop.effaddr = 3806106
Dispatch.Uop.and = 352588
Dispatch.Uop.or = 26681
Dispatch.Uop.xor = 73126
Dispatch.Uop.not = 435
Dispatch.Uop.shift = 106377
Dispatch.Uop.sign = 3220
Dispatch.Uop.fmove = 1012465
Dispatch.Uop.fsign = 36539
Dispatch.Uop.fround = 4609
Dispatch.Uop.fadd = 219191
Dispatch.Uop.fsub = 83094
Dispatch.Uop.fcomp = 72490
Dispatch.Uop.fmult = 355482
Dispatch.Uop.fdiv = 14899
Dispatch.Uop.fexp = 9170
Dispatch.Uop.flog = 7744
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 838
Dispatch.Uop.fpush = 456417
Dispatch.Uop.fpop = 459670
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 2721255
Dispatch.Uop.store = 1138208
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 130878
Dispatch.Uop.ret = 122125
Dispatch.Uop.jump = 40075
Dispatch.Uop.branch = 836561
Dispatch.Uop.ibranch = 22679
Dispatch.Uop.syscall = 604
Dispatch.Integer = 6263380
Dispatch.Logic = 562427
Dispatch.FloatingPoint = 2732608
Dispatch.Memory = 3859463
Dispatch.Ctrl = 1152318
Dispatch.WndSwitch = 253003
Dispatch.Total = 106892593
Dispatch.IPC = 4.89
Dispatch.DutyCycle = 0.6113

; Issue stage
Issue.Uop.nop = 92320174
Issue.Uop.move = 437030
Issue.Uop.add = 820720
Issue.Uop.sub = 880080
Issue.Uop.mult = 74643
Issue.Uop.div = 4918
Issue.Uop.effaddr = 3601642
Issue.Uop.and = 287769
Issue.Uop.or = 22536
Issue.Uop.xor = 65420
Issue.Uop.not = 356
Issue.Uop.shift = 92766
Issue.Uop.sign = 3052
Issue.Uop.fmove = 869132
Issue.Uop.fsign = 32706
Issue.Uop.fround = 4580
Issue.Uop.fadd = 206010
Issue.Uop.fsub = 71492
Issue.Uop.fcomp = 59399
Issue.Uop.fmult = 323344
Issue.Uop.fdiv = 13814
Issue.Uop.fexp = 7663
Issue.Uop.flog = 6183
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 751
Issue.Uop.fpush = 451583
Issue.Uop.fpop = 453822
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 2507536
Issue.Uop.store = 841977
Issue.Uop.prefetch = 0
Issue.Uop.call = 128163
Issue.Uop.ret = 103703
Issue.Uop.jump = 38822
Issue.Uop.branch = 707207
Issue.Uop.ibranch = 15409
Issue.Uop.syscall = 586
Issue.Integer = 5819033
Issue.Logic = 471899
Issue.FloatingPoint = 2500479
Issue.Memory = 3349513
Issue.Ctrl = 993304
Issue.WndSwitch = 231866
Issue.Total = 105454988
Issue.IPC = 4.824
Issue.DutyCycle = 0.6031

; Commit stage
Commit.Uop.nop = 92270773
Commit.Uop.move = 366959
Commit.Uop.add = 672736
Commit.Uop.sub = 765273
Commit.Uop.mult = 66175
Commit.Uop.div = 4879
Commit.Uop.effaddr = 2949327
Commit.Uop.and = 260303
Commit.Uop.or = 21477
Commit.Uop.xor = 59082
Commit.Uop.not = 226
Commit.Uop.shift = 86103
Commit.Uop.sign = 2729
Commit.Uop.fmove = 783517
Commit.Uop.fsign = 30532
Commit.Uop.fround = 3829
Commit.Uop.fadd = 202951
Commit.Uop.fsub = 67960
Commit.Uop.fcomp = 53326
Commit.Uop.fmult = 308244
Commit.Uop.fdiv = 13390
Commit.Uop.fexp = 7658
Commit.Uop.flog = 5954
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 14
Commit.Uop.fpush = 367357
Commit.Uop.fpop = 367606
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 2150649
Commit.Uop.store = 842404
Commit.Uop.prefetch = 0
Commit.Uop.call = 91849
Commit.Uop.ret = 90868
Commit.Uop.jump = 23076
Commit.Uop.branch = 665129
Commit.Uop.ibranch = 14246
Commit.Uop.syscall = 376
Commit.Integer = 4825349
Commit.Logic = 429920
Commit.FloatingPoint = 2212338
Commit.Memory = 2993053
Commit.Ctrl = 885168
Commit.WndSwitch = 182717
Commit.Total = 103616977
Commit.IPC = 4.74
Commit.DutyCycle = 0.9481

; Committed branches
;    Branches - Number of committed control uops
;    Squashed - Number of mispredicted uops squashed from the ROB
;    Mispred - Number of mispredicted branches in the correct path
;    PredAcc - Prediction accuracy
Commit.Branches = 885168
Commit.Squashed = 3275006
Commit.Mispred = 97683
Commit.PredAcc = 0.8896


; Statistics for core 0
[ c0 ]

; Functional unit pool
;    Accesses - Number of uops issued to a f.u.
;    Denied - Number of requests denied due to busy f.u.
;    WaitingTime - Average number of waiting cycles to reserve f.u.
fu.IntAdd.Accesses = 336515
fu.IntAdd.Denied = 336515
fu.IntAdd.WaitingTime = 0.1484
fu.IntMult.Accesses = 17301
fu.IntMult.Denied = 17301
fu.IntMult.WaitingTime = 0.01104
fu.IntDiv.Accesses = 38
fu.IntDiv.Denied = 38
fu.IntDiv.WaitingTime = 0
fu.EffAddr.Accesses = 717709
fu.EffAddr.Denied = 717709
fu.EffAddr.WaitingTime = 0.04324
fu.Logic.Accesses = 58225
fu.Logic.Denied = 58225
fu.Logic.WaitingTime = 0.001426
fu.FloatSimple.Accesses = 8455
fu.FloatSimple.Denied = 8455
fu.FloatSimple.WaitingTime = 0.04743
fu.FloatAdd.Accesses = 52678
fu.FloatAdd.Denied = 52678
fu.FloatAdd.WaitingTime = 0.0002088
fu.FloatComp.Accesses = 12979
fu.FloatComp.Denied = 12979
fu.FloatComp.WaitingTime = 0
fu.FloatMult.Accesses = 68215
fu.FloatMult.Denied = 68215
fu.FloatMult.WaitingTime = 0.3796
fu.FloatDiv.Accesses = 2825
fu.FloatDiv.Denied = 2825
fu.FloatDiv.WaitingTime = 0.1278
fu.FloatComplex.Accesses = 3793
fu.FloatComplex.Denied = 3793
fu.FloatComplex.WaitingTime = 0.1906
fu.XMMIntAdd.Accesses = 0
fu.XMMIntAdd.Denied = 0
fu.XMMIntAdd.WaitingTime = 0
fu.XMMIntMult.Accesses = 0
fu.XMMIntMult.Denied = 0
fu.XMMIntMult.WaitingTime = 0
fu.XMMIntDiv.Accesses = 0
fu.XMMIntDiv.Denied = 0
fu.XMMIntDiv.WaitingTime = 0
fu.XMMLogic.Accesses = 0
fu.XMMLogic.Denied = 0
fu.XMMLogic.WaitingTime = 0
fu.XMMFloatAdd.Accesses = 0
fu.XMMFloatAdd.Denied = 0
fu.XMMFloatAdd.WaitingTime = 0
fu.XMMFloatComp.Accesses = 0
fu.XMMFloatComp.Denied = 0
fu.XMMFloatComp.WaitingTime = 0
fu.XMMFloatMult.Accesses = 0
fu.XMMFloatMult.Denied = 0
fu.XMMFloatMult.WaitingTime = 0
fu.XMMFloatDiv.Accesses = 0
fu.XMMFloatDiv.Denied = 0
fu.XMMFloatDiv.WaitingTime = 0
fu.XMMFloatConv.Accesses = 0
fu.XMMFloatConv.Denied = 0
fu.XMMFloatConv.WaitingTime = 0
fu.XMMFloatComplex.Accesses = 0
fu.XMMFloatComplex.Denied = 0
fu.XMMFloatComplex.WaitingTime = 0

; Dispatch slots usage (sum = cycles * dispatch width)
;    used - dispatch slot was used by a non-spec uop
;    spec - used by a mispeculated uop
;    ctx - no context allocated to thread
;    uopq,rob,iq,lsq,rename - no space in structure
Dispatch.Stall.used = 1656903
Dispatch.Stall.spec = 74983747
Dispatch.Stall.uop_queue = 38199479
Dispatch.Stall.rob = 44628131
Dispatch.Stall.iq = 14532465
Dispatch.Stall.lsq = 766785
Dispatch.Stall.rename = 86092
Dispatch.Stall.ctx = 15326

; Dispatch stage
Dispatch.Uop.nop = 73515368
Dispatch.Uop.move = 96412
Dispatch.Uop.add = 209082
Dispatch.Uop.sub = 189707
Dispatch.Uop.mult = 24847
Dispatch.Uop.div = 49
Dispatch.Uop.effaddr = 783266
Dispatch.Uop.and = 50873
Dispatch.Uop.or = 4017
Dispatch.Uop.xor = 5323
Dispatch.Uop.not = 75
Dispatch.Uop.shift = 19153
Dispatch.Uop.sign = 570
Dispatch.Uop.fmove = 290631
Dispatch.Uop.fsign = 8885
Dispatch.Uop.fround = 1774
Dispatch.Uop.fadd = 44885
Dispatch.Uop.fsub = 22107
Dispatch.Uop.fcomp = 21354
Dispatch.Uop.fmult = 88124
Dispatch.Uop.fdiv = 3796
Dispatch.Uop.fexp = 3524
Dispatch.Uop.flog = 2014
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 436
Dispatch.Uop.fpush = 122915
Dispatch.Uop.fpop = 125218
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 542205
Dispatch.Uop.store = 250368
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 31236
Dispatch.Uop.ret = 26270
Dispatch.Uop.jump = 11558
Dispatch.Uop.branch = 142882
Dispatch.Uop.ibranch = 1646
Dispatch.Uop.syscall = 80
Dispatch.Integer = 1303363
Dispatch.Logic = 80011
Dispatch.FloatingPoint = 735663
Dispatch.Memory = 792573
Dispatch.Ctrl = 213592
Dispatch.WndSwitch = 57506
Dispatch.Total = 76640650
Dispatch.IPC = 3.506
Dispatch.DutyCycle = 0.4383

; Issue stage
Issue.Uop.nop = 73514527
Issue.Uop.move = 77006
Issue.Uop.add = 179725
Issue.Uop.sub = 156790
Issue.Uop.mult = 17301
Issue.Uop.div = 38
Issue.Uop.effaddr = 717709
Issue.Uop.and = 37358
Issue.Uop.or = 2936
Issue.Uop.xor = 3868
Issue.Uop.not = 64
Issue.Uop.shift = 13540
Issue.Uop.sign = 459
Issue.Uop.fmove = 207847
Issue.Uop.fsign = 6697
Issue.Uop.fround = 1758
Issue.Uop.fadd = 37252
Issue.Uop.fsub = 15426
Issue.Uop.fcomp = 12979
Issue.Uop.fmult = 68215
Issue.Uop.fdiv = 2825
Issue.Uop.fexp = 2307
Issue.Uop.flog = 1120
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 366
Issue.Uop.fpush = 120527
Issue.Uop.fpop = 122626
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 473275
Issue.Uop.store = 132336
Issue.Uop.prefetch = 0
Issue.Uop.call = 30629
Issue.Uop.ret = 18880
Issue.Uop.jump = 11168
Issue.Uop.branch = 100149
Issue.Uop.ibranch = 1457
Issue.Uop.syscall = 78
Issue.Integer = 1148569
Issue.Logic = 58225
Issue.FloatingPoint = 599945
Issue.Memory = 605611
Issue.Ctrl = 162283
Issue.WndSwitch = 49509
Issue.Total = 76089238
Issue.IPC = 3.481
Issue.DutyCycle = 0.4351

; Commit stage
Commit.Uop.nop = 73494577
Commit.Uop.move = 51024
Commit.Uop.add = 116090
Commit.Uop.sub = 108190
Commit.Uop.mult = 11603
Commit.Uop.div = 31
Commit.Uop.effaddr = 445114
Commit.Uop.and = 31763
Commit.Uop.or = 2547
Commit.Uop.xor = 3412
Commit.Uop.not = 42
Commit.Uop.shift = 9809
Commit.Uop.sign = 339
Commit.Uop.fmove = 155691
Commit.Uop.fsign = 5708
Commit.Uop.fround = 1152
Commit.Uop.fadd = 34546
Commit.Uop.fsub = 12529
Commit.Uop.fcomp = 10288
Commit.Uop.fmult = 56423
Commit.Uop.fdiv = 2413
Commit.Uop.fexp = 2304
Commit.Uop.flog = 968
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 6
Commit.Uop.fpush = 69799
Commit.Uop.fpop = 69845
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 325258
Commit.Uop.store = 132715
Commit.Uop.prefetch = 0
Commit.Uop.call = 14171
Commit.Uop.ret = 13429
Commit.Uop.jump = 4449
Commit.Uop.branch = 88133
Commit.Uop.ibranch = 1409
Commit.Uop.syscall = 31
Commit.Integer = 732052
Commit.Logic = 47912
Commit.FloatingPoint = 421672
Commit.Memory = 457973
Commit.Ctrl = 121591
Commit.WndSwitch = 27600
Commit.Total = 75275808
Commit.IPC = 3.444
Commit.DutyCycle = 0.6888

; Committed branches
Commit.Branches = 121591
Commit.Squashed = 1364693
Commit.Mispred = 26804
Commit.PredAcc = 0.7796

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, and integer/floating-point register file)
;    Size - Available size
;    Occupancy - Average number of occupied entries
;    Full - Number of cycles when the structure was full
;    Reads, Writes - Accesses to the structure


; Statistics for core 0 - thread 0
[ c0t0 ]

; Dispatch stage
Dispatch.Uop.nop = 18951
Dispatch.Uop.move = 79685
Dispatch.Uop.add = 169988
Dispatch.Uop.sub = 154979
Dispatch.Uop.mult = 21033
Dispatch.Uop.div = 8
Dispatch.Uop.effaddr = 672395
Dispatch.Uop.and = 41440
Dispatch.Uop.or = 3391
Dispatch.Uop.xor = 3379
Dispatch.Uop.not = 33
Dispatch.Uop.shift = 16381
Dispatch.Uop.sign = 0
Dispatch.Uop.fmove = 285513
Dispatch.Uop.fsign = 8874
Dispatch.Uop.fround = 1773
Dispatch.Uop.fadd = 44867
Dispatch.Uop.fsub = 22095
Dispatch.Uop.fcomp = 21340
Dispatch.Uop.fmult = 87019
Dispatch.Uop.fdiv = 3790
Dispatch.Uop.fexp = 3522
Dispatch.Uop.flog = 2014
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 434
Dispatch.Uop.fpush = 121374
Dispatch.Uop.fpop = 123213
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 471685
Dispatch.Uop.store = 202183
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 27844
Dispatch.Uop.ret = 23554
Dispatch.Uop.jump = 7540
Dispatch.Uop.branch = 116605
Dispatch.Uop.ibranch = 13
Dispatch.Uop.syscall = 49
Dispatch.Integer = 1098088
Dispatch.Logic = 64624
Dispatch.FloatingPoint = 725828
Dispatch.Memory = 673868
Dispatch.Ctrl = 175556
Dispatch.WndSwitch = 51398
Dispatch.Total = 2756964
Dispatch.IPC = 0.1261
Dispatch.DutyCycle = 0.01577

; Issue stage
Issue.Uop.nop = 18180
Issue.Uop.move = 62572
Issue.Uop.add = 144622
Issue.Uop.sub = 127716
Issue.Uop.mult = 14778
Issue.Uop.div = 4
Issue.Uop.effaddr = 615351
Issue.Uop.and = 30354
Issue.Uop.or = 2399
Issue.Uop.xor = 2198
Issue.Uop.not = 25
Issue.Uop.shift = 11622
Issue.Uop.sign = 0
Issue.Uop.fmove = 203629
Issue.Uop.fsign = 6686
Issue.Uop.fround = 1757
Issue.Uop.fadd = 37235
Issue.Uop.fsub = 15414
Issue.Uop.fcomp = 12965
Issue.Uop.fmult = 67420
Issue.Uop.fdiv = 2820
Issue.Uop.fexp = 2307
Issue.Uop.flog = 1120
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 364
Issue.Uop.fpush = 119004
Issue.Uop.fpop = 120694
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 411403
Issue.Uop.store = 98251
Issue.Uop.prefetch = 0
Issue.Uop.call = 27294
Issue.Uop.ret = 16762
Issue.Uop.jump = 7304
Issue.Uop.branch = 80356
Issue.Uop.ibranch = 11
Issue.Uop.syscall = 49
Issue.Integer = 965043
Issue.Logic = 46598
Issue.FloatingPoint = 591415
Issue.Memory = 509654
Issue.Ctrl = 131727
Issue.WndSwitch = 44056
Issue.Total = 2262666
Issue.IPC = 0.1035
Issue.DutyCycle = 0.01294

; Commit stage
Commit.Uop.nop = 570
Commit.Uop.move = 40274
Commit.Uop.add = 89259
Commit.Uop.sub = 85318
Commit.Uop.mult = 9832
Commit.Uop.div = 1
Commit.Uop.effaddr = 372029
Commit.Uop.and = 25833
Commit.Uop.or = 2069
Commit.Uop.xor = 2009
Commit.Uop.not = 4
Commit.Uop.shift = 8356
Commit.Uop.sign = 0
Commit.Uop.fmove = 152498
Commit.Uop.fsign = 5702
Commit.Uop.fround = 1152
Commit.Uop.fadd = 34529
Commit.Uop.fsub = 12518
Commit.Uop.fcomp = 10276
Commit.Uop.fmult = 55936
Commit.Uop.fdiv = 2408
Commit.Uop.fexp = 2304
Commit.Uop.flog = 968
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 4
Commit.Uop.fpush = 68989
Commit.Uop.fpop = 68988
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 278234
Commit.Uop.store = 98251
Commit.Uop.prefetch = 0
Commit.Uop.call = 11943
Commit.Uop.ret = 11926
Commit.Uop.jump = 1924
Commit.Uop.branch = 71090
Commit.Uop.ibranch = 0
Commit.Uop.syscall = 16
Commit.Integer = 596713
Commit.Logic = 38271
Commit.FloatingPoint = 416272
Commit.Memory = 376485
Commit.Ctrl = 96883
Commit.WndSwitch = 23869
Commit.Total = 1525210
Commit.IPC = 0.06978
Commit.DutyCycle = 0.01396

; Committed branches
Commit.Branches = 96883
Commit.Squashed = 1231723
Commit.Mispred = 19022
Commit.PredAcc = 0.8037

; Structure statistics (reorder buffer, instruction queue, load-store queue,
; integer/floating-point register file, and renaming table)
ROB.Size = 192
ROB.Full = 0
ROB.Reads = 1525210
ROB.Writes = 2756964
IQ.Size = 40
IQ.Full = 0
IQ.Reads = 1753012
IQ.Writes = 2083096
IQ.WakeupAccesses = 2206938
LSQ.Size = 114
LSQ.Full = 0
LSQ.Reads = 509654
LSQ.Writes = 673868
RF_Int.Size = 168
RF_Int.Full = 0
RF_Int.Reads = 1959208
RF_Int.Writes = 1455762
RF_Fp.Size = 168
RF_Fp.Full = 0
RF_Fp.Reads = 349058
RF_Fp.Writes = 287490
RAT.IntReads = 2516306
RAT.IntWrites = 1636753
RAT.FpReads = 481953
RAT.FpWrites = 393636
BTB.Reads = 173021
BTB.Writes = 96883

; Trace cache - parameters
TraceCache.Sets = 256
TraceCache.Assoc = 8
TraceCache.TraceSize = 16
TraceCache.BranchMax = 4
TraceCache.QueueSize = 56

; Trace cache - statistics
TraceCache.Accesses = 324924
TraceCache.Hits = 184456
TraceCache.HitRatio = 0.5677
TraceCache.Fetched = 2777467
TraceCache.Dispatched = 1684886
TraceCache.Issued = 1426112
TraceCache.Committed = 993823
TraceCache.Squashed = 691032
TraceCache.TraceLength = 15.05


; Statistics for core 0 - thread 1
[ c0t1 ]

; Dispatch stage
Dispatch.Uop.nop = 73496417
Dispatch.Uop.move = 16727
Dispatch.Uop.add = 39094
Dispatch.Uop.sub = 34728
Dispatch.Uop.mult = 3814
Dispatch.Uop.div = 41
Dispatch.Uop.effaddr = 110871
Dispatch.Uop.and = 9433
Dispatch.Uop.or = 626
Dispatch.Uop.xor = 1944
Dispatch.Uop.not = 42
Dispatch.Uop.shift = 2772
Dispatch.Uop.sign = 570
Dispatch.Uop.fmove = 5118
Dispatch.Uop.fsign = 11
Dispatch.Uop.fround = 1
Dispatch.Uop.fadd = 18
Dispatch.Uop.fsub = 12
Dispatch.Uop.fcomp = 14
Dispatch.Uop.fmult = 1105
Dispatch.Uop.fdiv = 6
Dispatch.Uop.fexp = 2
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 2
Dispatch.Uop.fpush = 1541
Dispatch.Uop.fpop = 2005
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 70520
Dispatch.Uop.store = 48185
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 3392
Dispatch.Uop.ret = 2716
Dispatch.Uop.jump = 4018
Dispatch.Uop.branch = 26277
Dispatch.Uop.ibranch = 1633
Dispatch.Uop.syscall = 31
Dispatch.Integer = 205275
Dispatch.Logic = 15387
Dispatch.FloatingPoint = 9835
Dispatch.Memory = 118705
Dispatch.Ctrl = 38036
Dispatch.WndSwitch = 6108
Dispatch.Total = 73883686
Dispatch.IPC = 3.38
Dispatch.DutyCycle = 0.4225

; Issue stage
Issue.Uop.nop = 73496347
Issue.Uop.move = 14434
Issue.Uop.add = 35103
Issue.Uop.sub = 29074
Issue.Uop.mult = 2523
Issue.Uop.div = 34
Issue.Uop.effaddr = 102358
Issue.Uop.and = 7004
Issue.Uop.or = 537
Issue.Uop.xor = 1670
Issue.Uop.not = 39
Issue.Uop.shift = 1918
Issue.Uop.sign = 459
Issue.Uop.fmove = 4218
Issue.Uop.fsign = 11
Issue.Uop.fround = 1
Issue.Uop.fadd = 17
Issue.Uop.fsub = 12
Issue.Uop.fcomp = 14
Issue.Uop.fmult = 795
Issue.Uop.fdiv = 5
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 2
Issue.Uop.fpush = 1523
Issue.Uop.fpop = 1932
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 61872
Issue.Uop.store = 34085
Issue.Uop.prefetch = 0
Issue.Uop.call = 3335
Issue.Uop.ret = 2118
Issue.Uop.jump = 3864
Issue.Uop.branch = 19793
Issue.Uop.ibranch = 1446
Issue.Uop.syscall = 29
Issue.Integer = 183526
Issue.Logic = 11627
Issue.FloatingPoint = 8530
Issue.Memory = 95957
Issue.Ctrl = 30556
Issue.WndSwitch = 5453
Issue.Total = 73826572
Issue.IPC = 3.377
Issue.DutyCycle = 0.4222

; Commit stage
Commit.Uop.nop = 73494007
Commit.Uop.move = 10750
Commit.Uop.add = 26831
Commit.Uop.sub = 22872
Commit.Uop.mult = 1771
Commit.Uop.div = 30
Commit.Uop.effaddr = 73085
Commit.Uop.and = 5930
Commit.Uop.or = 478
Commit.Uop.xor = 1403
Commit.Uop.not = 38
Commit.Uop.shift = 1453
Commit.Uop.sign = 339
Commit.Uop.fmove = 3193
Commit.Uop.fsign = 6
Commit.Uop.fround = 0
Commit.Uop.fadd = 17
Commit.Uop.fsub = 11
Commit.Uop.fcomp = 12
Commit.Uop.fmult = 487
Commit.Uop.fdiv = 5
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 2
Commit.Uop.fpush = 810
Commit.Uop.fpop = 857
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 47024
Commit.Uop.store = 34464
Commit.Uop.prefetch = 0
Commit.Uop.call = 2228
Commit.Uop.ret = 1503
Commit.Uop.jump = 2525
Commit.Uop.branch = 17043
Commit.Uop.ibranch = 1409
Commit.Uop.syscall = 15
Commit.Integer = 135339
Commit.Logic = 9641
Commit.FloatingPoint = 5400
Commit.Memory = 81488
Commit.Ctrl = 24708
Commit.WndSwitch = 3731
Commit.Total = 73750598
Commit.IPC = 3.374
Commit.DutyCycle = 0.6748

; Committed branches
Commit.Branches = 24708
Commit.Squashed = 132970
Commit.Mispred = 7782
Commit.PredAcc = 0.685

; Structure statistics (reorder buffer, instruction queue, load-store queue,
; integer/floating-point register file, and renaming table)
ROB.Size = 192
ROB.Full = 0
ROB.Reads = 73750598
ROB.Writes = 73883686
IQ.Size = 40
IQ.Full = 0
IQ.Reads = 73730615
IQ.Writes = 73764981
IQ.WakeupAccesses = 73821455
LSQ.Size = 114
LSQ.Full = 0
LSQ.Reads = 95957
LSQ.Writes = 118705
RF_Int.Size = 168
RF_Int.Full = 0
RF_Int.Reads = 383458
RF_Int.Writes = 256874
RF_Fp.Size = 168
RF_Fp.Full = 0
RF_Fp.Reads = 4013
RF_Fp.Writes = 2221
RAT.IntReads = 461097
RAT.IntWrites = 269159
RAT.FpReads = 4890
RAT.FpWrites = 2932
BTB.Reads = 24556
BTB.Writes = 24708

; Trace cache - parameters
TraceCache.Sets = 256
TraceCache.Assoc = 8
TraceCache.TraceSize = 16
TraceCache.BranchMax = 4
TraceCache.QueueSize = 56

; Trace cache - statistics
TraceCache.Accesses = 4051748
TraceCache.Hits = 3933301
TraceCache.HitRatio = 0.9708
TraceCache.Fetched = 62924337
TraceCache.Dispatched = 62856550
TraceCache.Issued = 62831216
TraceCache.Committed = 62795955
TraceCache.Squashed = 60515
TraceCache.TraceLength = 16.00


; Statistics for core 1
[ c1 ]

; Functional unit pool
;    Accesses - Number of uops issued to a f.u.
;    Denied - Number of requests denied due to busy f.u.
;    WaitingTime - Average number of waiting cycles to reserve f.u.
fu.IntAdd.Accesses = 344430
fu.IntAdd.Denied = 344430
fu.IntAdd.WaitingTime = 0.03598
fu.IntMult.Accesses = 9909
fu.IntMult.Denied = 9909
fu.IntMult.WaitingTime = 0.01322
fu.IntDiv.Accesses = 370
fu.IntDiv.Denied = 370
fu.IntDiv.WaitingTime = 0
fu.EffAddr.Accesses = 738874
fu.EffAddr.Denied = 738874
fu.EffAddr.WaitingTime = 0.06349
fu.Logic.Accesses = 102585
fu.Logic.Denied = 102585
fu.Logic.WaitingTime = 0.01939
fu.FloatSimple.Accesses = 4654
fu.FloatSimple.Denied = 4654
fu.FloatSimple.WaitingTime = 0.03008
fu.FloatAdd.Accesses = 31941
fu.FloatAdd.Denied = 31941
fu.FloatAdd.WaitingTime = 0.001534
fu.FloatComp.Accesses = 8804
fu.FloatComp.Denied = 8804
fu.FloatComp.WaitingTime = 0
fu.FloatMult.Accesses = 36376
fu.FloatMult.Denied = 36376
fu.FloatMult.WaitingTime = 0.4575
fu.FloatDiv.Accesses = 1578
fu.FloatDiv.Denied = 1578
fu.FloatDiv.WaitingTime = 0.462
fu.FloatComplex.Accesses = 1893
fu.FloatComplex.Denied = 1893
fu.FloatComplex.WaitingTime = 0.3803
fu.XMMIntAdd.Accesses = 0
fu.XMMIntAdd.Denied = 0
fu.XMMIntAdd.WaitingTime = 0
fu.XMMIntMult.Accesses = 0
fu.XMMIntMult.Denied = 0
fu.XMMIntMult.WaitingTime = 0
fu.XMMIntDiv.Accesses = 0
fu.XMMIntDiv.Denied = 0
fu.XMMIntDiv.WaitingTime = 0
fu.XMMLogic.Accesses = 0
fu.XMMLogic.Denied = 0
fu.XMMLogic.WaitingTime = 0
fu.XMMFloatAdd.Accesses = 0
fu.XMMFloatAdd.Denied = 0
fu.XMMFloatAdd.WaitingTime = 0
fu.XMMFloatComp.Accesses = 0
fu.XMMFloatComp.Denied = 0
fu.XMMFloatComp.WaitingTime = 0
fu.XMMFloatMult.Accesses = 0
fu.XMMFloatMult.Denied = 0
fu.XMMFloatMult.WaitingTime = 0
fu.XMMFloatDiv.Accesses = 0
fu.XMMFloatDiv.Denied = 0
fu.XMMFloatDiv.WaitingTime = 0
fu.XMMFloatConv.Accesses = 0
fu.XMMFloatConv.Denied = 0
fu.XMMFloatConv.WaitingTime = 0
fu.XMMFloatComplex.Accesses = 0
fu.XMMFloatComplex.Denied = 0
fu.XMMFloatComplex.WaitingTime = 0

; Dispatch slots usage (sum = cycles * dispatch width)
;    used - dispatch slot was used by a non-spec uop
;    spec - used by a mispeculated uop
;    ctx - no context allocated to thread
;    uopq,rob,iq,lsq,rename - no space in structure
Dispatch.Stall.used = 1582507
Dispatch.Stall.spec = 20325237
Dispatch.Stall.uop_queue = 90343275
Dispatch.Stall.rob = 14794958
Dispatch.Stall.iq = 46929248
Dispatch.Stall.lsq = 2481
Dispatch.Stall.rename = 859445
Dispatch.Stall.ctx = 31777

; Dispatch stage
Dispatch.Uop.nop = 18795916
Dispatch.Uop.move = 123296
Dispatch.Uop.add = 218280
Dispatch.Uop.sub = 205156
Dispatch.Uop.mult = 15335
Dispatch.Uop.div = 840
Dispatch.Uop.effaddr = 840471
Dispatch.Uop.and = 115475
Dispatch.Uop.or = 7417
Dispatch.Uop.xor = 13685
Dispatch.Uop.not = 155
Dispatch.Uop.shift = 24484
Dispatch.Uop.sign = 101
Dispatch.Uop.fmove = 168773
Dispatch.Uop.fsign = 5774
Dispatch.Uop.fround = 523
Dispatch.Uop.fadd = 26891
Dispatch.Uop.fsub = 11765
Dispatch.Uop.fcomp = 13324
Dispatch.Uop.fmult = 43597
Dispatch.Uop.fdiv = 1687
Dispatch.Uop.fexp = 1038
Dispatch.Uop.flog = 1434
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 394
Dispatch.Uop.fpush = 70376
Dispatch.Uop.fpop = 71850
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 572404
Dispatch.Uop.store = 272768
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 33675
Dispatch.Uop.ret = 29696
Dispatch.Uop.jump = 13714
Dispatch.Uop.branch = 201817
Dispatch.Uop.ibranch = 5421
Dispatch.Uop.syscall = 212
Dispatch.Integer = 1403378
Dispatch.Logic = 161317
Dispatch.FloatingPoint = 417426
Dispatch.Memory = 845172
Dispatch.Ctrl = 284323
Dispatch.WndSwitch = 63371
Dispatch.Total = 21907744
Dispatch.IPC = 1.002
Dispatch.DutyCycle = 0.1253

; Issue stage
Issue.Uop.nop = 18795291
Issue.Uop.move = 97338
Issue.Uop.add = 179047
Issue.Uop.sub = 165383
Issue.Uop.mult = 9909
Issue.Uop.div = 370
Issue.Uop.effaddr = 738874
Issue.Uop.and = 73355
Issue.Uop.or = 4429
Issue.Uop.xor = 7797
Issue.Uop.not = 93
Issue.Uop.shift = 16839
Issue.Uop.sign = 72
Issue.Uop.fmove = 121835
Issue.Uop.fsign = 4137
Issue.Uop.fround = 517
Issue.Uop.fadd = 23413
Issue.Uop.fsub = 8528
Issue.Uop.fcomp = 8804
Issue.Uop.fmult = 36376
Issue.Uop.fdiv = 1578
Issue.Uop.fexp = 748
Issue.Uop.flog = 767
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 378
Issue.Uop.fpush = 69102
Issue.Uop.fpop = 70184
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 468756
Issue.Uop.store = 125949
Issue.Uop.prefetch = 0
Issue.Uop.call = 32430
Issue.Uop.ret = 20073
Issue.Uop.jump = 13037
Issue.Uop.branch = 131598
Issue.Uop.ibranch = 3459
Issue.Uop.syscall = 200
Issue.Integer = 1190921
Issue.Logic = 102585
Issue.FloatingPoint = 346367
Issue.Memory = 594705
Issue.Ctrl = 200597
Issue.WndSwitch = 52503
Issue.Total = 21230666
Issue.IPC = 0.9713
Issue.DutyCycle = 0.1214

; Commit stage
Commit.Uop.nop = 18769503
Commit.Uop.move = 60918
Commit.Uop.add = 108350
Commit.Uop.sub = 106125
Commit.Uop.mult = 7143
Commit.Uop.div = 342
Commit.Uop.effaddr = 426511
Commit.Uop.and = 56541
Commit.Uop.or = 3805
Commit.Uop.xor = 5332
Commit.Uop.not = 28
Commit.Uop.shift = 14185
Commit.Uop.sign = 26
Commit.Uop.fmove = 99242
Commit.Uop.fsign = 3600
Commit.Uop.fround = 373
Commit.Uop.fadd = 23068
Commit.Uop.fsub = 7905
Commit.Uop.fcomp = 7363
Commit.Uop.fmult = 34454
Commit.Uop.fdiv = 1568
Commit.Uop.fexp = 746
Commit.Uop.flog = 712
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 1
Commit.Uop.fpush = 43434
Commit.Uop.fpop = 43644
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 306043
Commit.Uop.store = 125997
Commit.Uop.prefetch = 0
Commit.Uop.call = 13419
Commit.Uop.ret = 13302
Commit.Uop.jump = 5051
Commit.Uop.branch = 107781
Commit.Uop.ibranch = 2345
Commit.Uop.syscall = 64
Commit.Integer = 709389
Commit.Logic = 79917
Commit.FloatingPoint = 266110
Commit.Memory = 432040
Commit.Ctrl = 141898
Commit.WndSwitch = 26721
Commit.Total = 20398921
Commit.IPC = 0.9332
Commit.DutyCycle = 0.1866

; Committed branches
Commit.Branches = 141898
Commit.Squashed = 1508535
Commit.Mispred = 25938
Commit.PredAcc = 0.8172

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, and integer/floating-point register file)
;    Size - Available size
;    Occupancy - Average number of occupied entries
;    Full - Number of cycles when the structure was full
;    Reads, Writes - Accesses to the structure


; Statistics for core 1 - thread 0
[ c1t0 ]

; Dispatch stage
Dispatch.Uop.nop = 18785272
Dispatch.Uop.move = 59349
Dispatch.Uop.add = 88243
Dispatch.Uop.sub = 96506
Dispatch.Uop.mult = 9131
Dispatch.Uop.div = 358
Dispatch.Uop.effaddr = 345599
Dispatch.Uop.and = 36173
Dispatch.Uop.or = 4823
Dispatch.Uop.xor = 5662
Dispatch.Uop.not = 118
Dispatch.Uop.shift = 9585
Dispatch.Uop.sign = 10
Dispatch.Uop.fmove = 61888
Dispatch.Uop.fsign = 2622
Dispatch.Uop.fround = 2
Dispatch.Uop.fadd = 10609
Dispatch.Uop.fsub = 5516
Dispatch.Uop.fcomp = 4710
Dispatch.Uop.fmult = 17675
Dispatch.Uop.fdiv = 841
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 698
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 196
Dispatch.Uop.fpush = 27254
Dispatch.Uop.fpop = 28023
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 219328
Dispatch.Uop.store = 130325
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 15477
Dispatch.Uop.ret = 11901
Dispatch.Uop.jump = 5959
Dispatch.Uop.branch = 71536
Dispatch.Uop.ibranch = 4380
Dispatch.Uop.syscall = 98
Dispatch.Integer = 599186
Dispatch.Logic = 56371
Dispatch.FloatingPoint = 160034
Dispatch.Memory = 349653
Dispatch.Ctrl = 109253
Dispatch.WndSwitch = 27378
Dispatch.Total = 20059867
Dispatch.IPC = 0.9177
Dispatch.DutyCycle = 0.1147

; Issue stage
Issue.Uop.nop = 18784990
Issue.Uop.move = 47277
Issue.Uop.add = 70650
Issue.Uop.sub = 77659
Issue.Uop.mult = 5711
Issue.Uop.div = 209
Issue.Uop.effaddr = 304118
Issue.Uop.and = 24864
Issue.Uop.or = 2757
Issue.Uop.xor = 4008
Issue.Uop.not = 67
Issue.Uop.shift = 6382
Issue.Uop.sign = 4
Issue.Uop.fmove = 43156
Issue.Uop.fsign = 1840
Issue.Uop.fround = 0
Issue.Uop.fadd = 9326
Issue.Uop.fsub = 4044
Issue.Uop.fcomp = 3046
Issue.Uop.fmult = 14962
Issue.Uop.fdiv = 786
Issue.Uop.fexp = 0
Issue.Uop.flog = 373
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 186
Issue.Uop.fpush = 26716
Issue.Uop.fpop = 27285
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 177834
Issue.Uop.store = 61981
Issue.Uop.prefetch = 0
Issue.Uop.call = 14676
Issue.Uop.ret = 7751
Issue.Uop.jump = 5718
Issue.Uop.branch = 48283
Issue.Uop.ibranch = 2748
Issue.Uop.syscall = 94
Issue.Integer = 505624
Issue.Logic = 38082
Issue.FloatingPoint = 131720
Issue.Memory = 239815
Issue.Ctrl = 79176
Issue.WndSwitch = 22427
Issue.Total = 19779501
Issue.IPC = 0.9049
Issue.DutyCycle = 0.1131

; Commit stage
Commit.Uop.nop = 18769125
Commit.Uop.move = 30089
Commit.Uop.add = 44244
Commit.Uop.sub = 49080
Commit.Uop.mult = 3763
Commit.Uop.div = 194
Commit.Uop.effaddr = 182835
Commit.Uop.and = 20850
Commit.Uop.or = 2427
Commit.Uop.xor = 3008
Commit.Uop.not = 17
Commit.Uop.shift = 4903
Commit.Uop.sign = 2
Commit.Uop.fmove = 33324
Commit.Uop.fsign = 1576
Commit.Uop.fround = 0
Commit.Uop.fadd = 9167
Commit.Uop.fsub = 3758
Commit.Uop.fcomp = 2384
Commit.Uop.fmult = 13918
Commit.Uop.fdiv = 782
Commit.Uop.fexp = 0
Commit.Uop.flog = 356
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 16103
Commit.Uop.fpop = 16104
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 123514
Commit.Uop.store = 62001
Commit.Uop.prefetch = 0
Commit.Uop.call = 6008
Commit.Uop.ret = 5962
Commit.Uop.jump = 2329
Commit.Uop.branch = 41847
Commit.Uop.ibranch = 1765
Commit.Uop.syscall = 30
Commit.Integer = 310205
Commit.Logic = 31207
Commit.FloatingPoint = 97472
Commit.Memory = 185515
Commit.Ctrl = 57911
Commit.WndSwitch = 11970
Commit.Total = 19451465
Commit.IPC = 0.8899
Commit.DutyCycle = 0.178

; Committed branches
Commit.Branches = 57911
Commit.Squashed = 608210
Commit.Mispred = 11551
Commit.PredAcc = 0.8005

; Structure statistics (reorder buffer, instruction queue, load-store queue,
; integer/floating-point register file, and renaming table)
ROB.Size = 192
ROB.Full = 0
ROB.Reads = 19451465
ROB.Writes = 20059867
IQ.Size = 40
IQ.Full = 0
IQ.Reads = 19539686
IQ.Writes = 19710214
IQ.WakeupAccesses = 19758063
LSQ.Size = 114
LSQ.Full = 0
LSQ.Reads = 239815
LSQ.Writes = 349653
RF_Int.Size = 168
RF_Int.Full = 0
RF_Int.Reads = 989400
RF_Int.Writes = 719522
RF_Fp.Size = 168
RF_Fp.Full = 0
RF_Fp.Reads = 78920
RF_Fp.Writes = 65769
RAT.IntReads = 1343216
RAT.IntWrites = 835190
RAT.FpReads = 104626
RAT.FpWrites = 87292
BTB.Reads = 80439
BTB.Writes = 57911

; Trace cache - parameters
TraceCache.Sets = 256
TraceCache.Assoc = 8
TraceCache.TraceSize = 16
TraceCache.BranchMax = 4
TraceCache.QueueSize = 56

; Trace cache - statistics
TraceCache.Accesses = 1273108
TraceCache.Hits = 1074318
TraceCache.HitRatio = 0.8439
TraceCache.Fetched = 17128365
TraceCache.Dispatched = 16748980
TraceCache.Issued = 16609910
TraceCache.Committed = 16448275
TraceCache.Squashed = 300535
TraceCache.TraceLength = 15.97


; Statistics for core 1 - thread 1
[ c1t1 ]

; Dispatch stage
Dispatch.Uop.nop = 10644
Dispatch.Uop.move = 63947
Dispatch.Uop.add = 130037
Dispatch.Uop.sub = 108650
Dispatch.Uop.mult = 6204
Dispatch.Uop.div = 482
Dispatch.Uop.effaddr = 494872
Dispatch.Uop.and = 79302
Dispatch.Uop.or = 2594
Dispatch.Uop.xor = 8023
Dispatch.Uop.not = 37
Dispatch.Uop.shift = 14899
Dispatch.Uop.sign = 91
Dispatch.Uop.fmove = 106885
Dispatch.Uop.fsign = 3152
Dispatch.Uop.fround = 521
Dispatch.Uop.fadd = 16282
Dispatch.Uop.fsub = 6249
Dispatch.Uop.fcomp = 8614
Dispatch.Uop.fmult = 25922
Dispatch.Uop.fdiv = 846
Dispatch.Uop.fexp = 1038
Dispatch.Uop.flog = 736
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 198
Dispatch.Uop.fpush = 43122
Dispatch.Uop.fpop = 43827
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 353076
Dispatch.Uop.store = 142443
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 18198
Dispatch.Uop.ret = 17795
Dispatch.Uop.jump = 7755
Dispatch.Uop.branch = 130281
Dispatch.Uop.ibranch = 1041
Dispatch.Uop.syscall = 114
Dispatch.Integer = 804192
Dispatch.Logic = 104946
Dispatch.FloatingPoint = 257392
Dispatch.Memory = 495519
Dispatch.Ctrl = 175070
Dispatch.WndSwitch = 35993
Dispatch.Total = 1847877
Dispatch.IPC = 0.08454
Dispatch.DutyCycle = 0.01057

; Issue stage
Issue.Uop.nop = 10301
Issue.Uop.move = 50061
Issue.Uop.add = 108397
Issue.Uop.sub = 87724
Issue.Uop.mult = 4198
Issue.Uop.div = 161
Issue.Uop.effaddr = 434756
Issue.Uop.and = 48491
Issue.Uop.or = 1672
Issue.Uop.xor = 3789
Issue.Uop.not = 26
Issue.Uop.shift = 10457
Issue.Uop.sign = 68
Issue.Uop.fmove = 78679
Issue.Uop.fsign = 2297
Issue.Uop.fround = 517
Issue.Uop.fadd = 14087
Issue.Uop.fsub = 4484
Issue.Uop.fcomp = 5758
Issue.Uop.fmult = 21414
Issue.Uop.fdiv = 792
Issue.Uop.fexp = 748
Issue.Uop.flog = 394
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 192
Issue.Uop.fpush = 42386
Issue.Uop.fpop = 42899
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 290922
Issue.Uop.store = 63968
Issue.Uop.prefetch = 0
Issue.Uop.call = 17754
Issue.Uop.ret = 12322
Issue.Uop.jump = 7319
Issue.Uop.branch = 83315
Issue.Uop.ibranch = 711
Issue.Uop.syscall = 106
Issue.Integer = 685297
Issue.Logic = 64503
Issue.FloatingPoint = 214647
Issue.Memory = 354890
Issue.Ctrl = 121421
Issue.WndSwitch = 30076
Issue.Total = 1451165
Issue.IPC = 0.06639
Issue.DutyCycle = 0.008299

; Commit stage
Commit.Uop.nop = 378
Commit.Uop.move = 30829
Commit.Uop.add = 64106
Commit.Uop.sub = 57045
Commit.Uop.mult = 3380
Commit.Uop.div = 148
Commit.Uop.effaddr = 243676
Commit.Uop.and = 35691
Commit.Uop.or = 1378
Commit.Uop.xor = 2324
Commit.Uop.not = 11
Commit.Uop.shift = 9282
Commit.Uop.sign = 24
Commit.Uop.fmove = 65918
Commit.Uop.fsign = 2024
Commit.Uop.fround = 373
Commit.Uop.fadd = 13901
Commit.Uop.fsub = 4147
Commit.Uop.fcomp = 4979
Commit.Uop.fmult = 20536
Commit.Uop.fdiv = 786
Commit.Uop.fexp = 746
Commit.Uop.flog = 356
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 1
Commit.Uop.fpush = 27331
Commit.Uop.fpop = 27540
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 182529
Commit.Uop.store = 63996
Commit.Uop.prefetch = 0
Commit.Uop.call = 7411
Commit.Uop.ret = 7340
Commit.Uop.jump = 2722
Commit.Uop.branch = 65934
Commit.Uop.ibranch = 580
Commit.Uop.syscall = 34
Commit.Integer = 399184
Commit.Logic = 48710
Commit.FloatingPoint = 168638
Commit.Memory = 246525
Commit.Ctrl = 83987
Commit.WndSwitch = 14751
Commit.Total = 947456
Commit.IPC = 0.04334
Commit.DutyCycle = 0.008669

; Committed branches
Commit.Branches = 83987
Commit.Squashed = 900325
Commit.Mispred = 14387
Commit.PredAcc = 0.8287

; Structure statistics (reorder buffer, instruction queue, load-store queue,
; integer/floating-point register file, and renaming table)
ROB.Size = 192
ROB.Full = 0
ROB.Reads = 947456
ROB.Writes = 1847877
IQ.Size = 40
IQ.Full = 0
IQ.Reads = 1096275
IQ.Writes = 1352358
IQ.WakeupAccesses = 1419662
LSQ.Size = 114
LSQ.Full = 0
LSQ.Reads = 354890
LSQ.Writes = 495519
RF_Int.Size = 168
RF_Int.Full = 0
RF_Int.Reads = 1420061
RF_Int.Writes = 1042675
RF_Fp.Size = 168
RF_Fp.Full = 0
RF_Fp.Reads = 132903
RF_Fp.Writes = 112874
RAT.IntReads = 1918421
RAT.IntWrites = 1174260
RAT.FpReads = 172960
RAT.FpWrites = 146085
BTB.Reads = 110214
BTB.Writes = 83987

; Trace cache - parameters
TraceCache.Sets = 256
TraceCache.Assoc = 8
TraceCache.TraceSize = 16
TraceCache.BranchMax = 4
TraceCache.QueueSize = 56

; Trace cache - statistics
TraceCache.Accesses = 302941
TraceCache.Hits = 104125
TraceCache.HitRatio = 0.3437
TraceCache.Fetched = 1584428
TraceCache.Dispatched = 1017104
TraceCache.Issued = 832759
TraceCache.Committed = 570112
TraceCache.Squashed = 446953
TraceCache.TraceLength = 15.14


; Statistics for core 2
[ c2 ]

; Functional unit pool
;    Accesses - Number of uops issued to a f.u.
;    Denied - Number of requests denied due to busy f.u.
;    WaitingTime - Average number of waiting cycles to reserve f.u.
fu.IntAdd.Accesses = 128353
fu.IntAdd.Denied = 128353
fu.IntAdd.WaitingTime = 0.0149
fu.IntMult.Accesses = 6502
fu.IntMult.Denied = 6502
fu.IntMult.WaitingTime = 0.02384
fu.IntDiv.Accesses = 4082
fu.IntDiv.Denied = 4082
fu.IntDiv.WaitingTime = 0
fu.EffAddr.Accesses = 312945
fu.EffAddr.Denied = 312945
fu.EffAddr.WaitingTime = 1.911
fu.Logic.Accesses = 39005
fu.Logic.Denied = 39005
fu.Logic.WaitingTime = 0.003461
fu.FloatSimple.Accesses = 3264
fu.FloatSimple.Denied = 3264
fu.FloatSimple.WaitingTime = 0.003983
fu.FloatAdd.Accesses = 28742
fu.FloatAdd.Denied = 28742
fu.FloatAdd.WaitingTime = 0.07787
fu.FloatComp.Accesses = 5131
fu.FloatComp.Denied = 5131
fu.FloatComp.WaitingTime = 0.01267
fu.FloatMult.Accesses = 30863
fu.FloatMult.Denied = 30863
fu.FloatMult.WaitingTime = 2.783
fu.FloatDiv.Accesses = 1564
fu.FloatDiv.Denied = 1564
fu.FloatDiv.WaitingTime = 0.3139
fu.FloatComplex.Accesses = 716
fu.FloatComplex.Denied = 716
fu.FloatComplex.WaitingTime = 0.06006
fu.XMMIntAdd.Accesses = 0
fu.XMMIntAdd.Denied = 0
fu.XMMIntAdd.WaitingTime = 0
fu.XMMIntMult.Accesses = 0
fu.XMMIntMult.Denied = 0
fu.XMMIntMult.WaitingTime = 0
fu.XMMIntDiv.Accesses = 0
fu.XMMIntDiv.Denied = 0
fu.XMMIntDiv.WaitingTime = 0
fu.XMMLogic.Accesses = 0
fu.XMMLogic.Denied = 0
fu.XMMLogic.WaitingTime = 0
fu.XMMFloatAdd.Accesses = 0
fu.XMMFloatAdd.Denied = 0
fu.XMMFloatAdd.WaitingTime = 0
fu.XMMFloatComp.Accesses = 0
fu.XMMFloatComp.Denied = 0
fu.XMMFloatComp.WaitingTime = 0
fu.XMMFloatMult.Accesses = 0
fu.XMMFloatMult.Denied = 0
fu.XMMFloatMult.WaitingTime = 0
fu.XMMFloatDiv.Accesses = 0
fu.XMMFloatDiv.Denied = 0
fu.XMMFloatDiv.WaitingTime = 0
fu.XMMFloatConv.Accesses = 0
fu.XMMFloatConv.Denied = 0
fu.XMMFloatConv.WaitingTime = 0
fu.XMMFloatComplex.Accesses = 0
fu.XMMFloatComplex.Denied = 0
fu.XMMFloatComplex.WaitingTime = 0

; Dispatch slots usage (sum = cycles * dispatch width)
;    used - dispatch slot was used by a non-spec uop
;    spec - used by a mispeculated uop
;    ctx - no context allocated to thread
;    uopq,rob,iq,lsq,rename - no space in structure
Dispatch.Stall.used = 1106007
Dispatch.Stall.spec = 49659
Dispatch.Stall.uop_queue = 7201926
Dispatch.Stall.rob = 4232316
Dispatch.Stall.iq = 0
Dispatch.Stall.lsq = 0
Dispatch.Stall.rename = 118541704
Dispatch.Stall.ctx = 20084

; Dispatch stage
Dispatch.Uop.nop = 1151
Dispatch.Uop.move = 43731
Dispatch.Uop.add = 63248
Dispatch.Uop.sub = 68534
Dispatch.Uop.mult = 6525
Dispatch.Uop.div = 4106
Dispatch.Uop.effaddr = 316926
Dispatch.Uop.and = 21313
Dispatch.Uop.or = 1922
Dispatch.Uop.xor = 3122
Dispatch.Uop.not = 53
Dispatch.Uop.shift = 13340
Dispatch.Uop.sign = 323
Dispatch.Uop.fmove = 73143
Dispatch.Uop.fsign = 3264
Dispatch.Uop.fround = 2
Dispatch.Uop.fadd = 21623
Dispatch.Uop.fsub = 7824
Dispatch.Uop.fcomp = 5141
Dispatch.Uop.fmult = 31771
Dispatch.Uop.fdiv = 1564
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 716
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 35819
Dispatch.Uop.fpop = 35856
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 226320
Dispatch.Uop.store = 91954
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 9544
Dispatch.Uop.ret = 9329
Dispatch.Uop.jump = 3053
Dispatch.Uop.branch = 53096
Dispatch.Uop.ibranch = 1281
Dispatch.Uop.syscall = 72
Dispatch.Integer = 503070
Dispatch.Logic = 40073
Dispatch.FloatingPoint = 216723
Dispatch.Memory = 318274
Dispatch.Ctrl = 76303
Dispatch.WndSwitch = 18873
Dispatch.Total = 1155666
Dispatch.IPC = 0.05287
Dispatch.DutyCycle = 0.008812

; Issue stage
Issue.Uop.nop = 1090
Issue.Uop.move = 43184
Issue.Uop.add = 61687
Issue.Uop.sub = 66666
Issue.Uop.mult = 6502
Issue.Uop.div = 4082
Issue.Uop.effaddr = 312945
Issue.Uop.and = 20401
Issue.Uop.or = 1899
Issue.Uop.xor = 3081
Issue.Uop.not = 52
Issue.Uop.shift = 13256
Issue.Uop.sign = 316
Issue.Uop.fmove = 70948
Issue.Uop.fsign = 3264
Issue.Uop.fround = 0
Issue.Uop.fadd = 21224
Issue.Uop.fsub = 7518
Issue.Uop.fcomp = 5131
Issue.Uop.fmult = 30863
Issue.Uop.fdiv = 1564
Issue.Uop.fexp = 0
Issue.Uop.flog = 716
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 35634
Issue.Uop.fpop = 35569
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 222652
Issue.Uop.store = 87549
Issue.Uop.prefetch = 0
Issue.Uop.call = 9371
Issue.Uop.ret = 9190
Issue.Uop.jump = 3027
Issue.Uop.branch = 51246
Issue.Uop.ibranch = 1048
Issue.Uop.syscall = 70
Issue.Integer = 495066
Issue.Logic = 39005
Issue.FloatingPoint = 212431
Issue.Memory = 310201
Issue.Ctrl = 73882
Issue.WndSwitch = 18561
Issue.Total = 1131745
Issue.IPC = 0.05178
Issue.DutyCycle = 0.008629

; Commit stage
Commit.Uop.nop = 142
Commit.Uop.move = 42368
Commit.Uop.add = 60432
Commit.Uop.sub = 65484
Commit.Uop.mult = 6500
Commit.Uop.div = 4081
Commit.Uop.effaddr = 303634
Commit.Uop.and = 20058
Commit.Uop.or = 1877
Commit.Uop.xor = 2991
Commit.Uop.not = 40
Commit.Uop.shift = 13173
Commit.Uop.sign = 279
Commit.Uop.fmove = 69138
Commit.Uop.fsign = 3152
Commit.Uop.fround = 0
Commit.Uop.fadd = 21223
Commit.Uop.fsub = 7516
Commit.Uop.fcomp = 4792
Commit.Uop.fmult = 30635
Commit.Uop.fdiv = 1564
Commit.Uop.fexp = 0
Commit.Uop.flog = 712
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 34388
Commit.Uop.fpop = 34386
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 217037
Commit.Uop.store = 87549
Commit.Uop.prefetch = 0
Commit.Uop.call = 9140
Commit.Uop.ret = 9109
Commit.Uop.jump = 2750
Commit.Uop.branch = 50715
Commit.Uop.ibranch = 1047
Commit.Uop.syscall = 62
Commit.Integer = 482499
Commit.Logic = 38418
Commit.FloatingPoint = 207506
Commit.Memory = 304586
Commit.Ctrl = 72761
Commit.WndSwitch = 18249
Commit.Total = 1105974
Commit.IPC = 0.0506
Commit.DutyCycle = 0.008433

; Committed branches
Commit.Branches = 72761
Commit.Squashed = 49659
Commit.Mispred = 4979
Commit.PredAcc = 0.9316

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, and integer/floating-point register file)
;    Size - Available size
;    Occupancy - Average number of occupied entries
;    Full - Number of cycles when the structure was full
;    Reads, Writes - Accesses to the structure


; Statistics for core 2 - thread 0
[ c2t0 ]

; Dispatch stage
Dispatch.Uop.nop = 955
Dispatch.Uop.move = 19424
Dispatch.Uop.add = 35931
Dispatch.Uop.sub = 40034
Dispatch.Uop.mult = 3359
Dispatch.Uop.div = 10
Dispatch.Uop.effaddr = 155183
Dispatch.Uop.and = 13430
Dispatch.Uop.or = 1202
Dispatch.Uop.xor = 1434
Dispatch.Uop.not = 53
Dispatch.Uop.shift = 3409
Dispatch.Uop.sign = 323
Dispatch.Uop.fmove = 36717
Dispatch.Uop.fsign = 1632
Dispatch.Uop.fround = 1
Dispatch.Uop.fadd = 10780
Dispatch.Uop.fsub = 3910
Dispatch.Uop.fcomp = 2585
Dispatch.Uop.fmult = 15872
Dispatch.Uop.fdiv = 782
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 358
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 17944
Dispatch.Uop.fpop = 17947
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 109412
Dispatch.Uop.store = 47578
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 5250
Dispatch.Uop.ret = 5037
Dispatch.Uop.jump = 1499
Dispatch.Uop.branch = 30391
Dispatch.Uop.ibranch = 1281
Dispatch.Uop.syscall = 52
Dispatch.Integer = 253941
Dispatch.Logic = 19851
Dispatch.FloatingPoint = 108528
Dispatch.Memory = 156990
Dispatch.Ctrl = 43458
Dispatch.WndSwitch = 10287
Dispatch.Total = 583775
Dispatch.IPC = 0.02671
Dispatch.DutyCycle = 0.004451

; Issue stage
Issue.Uop.nop = 901
Issue.Uop.move = 19064
Issue.Uop.add = 34934
Issue.Uop.sub = 38730
Issue.Uop.mult = 3336
Issue.Uop.div = 10
Issue.Uop.effaddr = 152451
Issue.Uop.and = 12782
Issue.Uop.or = 1181
Issue.Uop.xor = 1407
Issue.Uop.not = 52
Issue.Uop.shift = 3349
Issue.Uop.sign = 316
Issue.Uop.fmove = 35595
Issue.Uop.fsign = 1632
Issue.Uop.fround = 0
Issue.Uop.fadd = 10576
Issue.Uop.fsub = 3758
Issue.Uop.fcomp = 2578
Issue.Uop.fmult = 15404
Issue.Uop.fdiv = 782
Issue.Uop.fexp = 0
Issue.Uop.flog = 358
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 17843
Issue.Uop.fpop = 17803
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 107105
Issue.Uop.store = 44472
Issue.Uop.prefetch = 0
Issue.Uop.call = 5138
Issue.Uop.ret = 4962
Issue.Uop.jump = 1478
Issue.Uop.branch = 29104
Issue.Uop.ibranch = 1048
Issue.Uop.syscall = 51
Issue.Integer = 248525
Issue.Logic = 19087
Issue.FloatingPoint = 106329
Issue.Memory = 151577
Issue.Ctrl = 41730
Issue.WndSwitch = 10100
Issue.Total = 568200
Issue.IPC = 0.02599
Issue.DutyCycle = 0.004332

; Commit stage
Commit.Uop.nop = 119
Commit.Uop.move = 18433
Commit.Uop.add = 33975
Commit.Uop.sub = 37699
Commit.Uop.mult = 3334
Commit.Uop.div = 10
Commit.Uop.effaddr = 146517
Commit.Uop.and = 12472
Commit.Uop.or = 1159
Commit.Uop.xor = 1325
Commit.Uop.not = 40
Commit.Uop.shift = 3268
Commit.Uop.sign = 279
Commit.Uop.fmove = 34672
Commit.Uop.fsign = 1576
Commit.Uop.fround = 0
Commit.Uop.fadd = 10576
Commit.Uop.fsub = 3758
Commit.Uop.fcomp = 2408
Commit.Uop.fmult = 15291
Commit.Uop.fdiv = 782
Commit.Uop.fexp = 0
Commit.Uop.flog = 356
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 17199
Commit.Uop.fpop = 17197
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 103732
Commit.Uop.store = 44472
Commit.Uop.prefetch = 0
Commit.Uop.call = 4941
Commit.Uop.ret = 4921
Commit.Uop.jump = 1262
Commit.Uop.branch = 28638
Commit.Uop.ibranch = 1047
Commit.Uop.syscall = 48
Commit.Integer = 239968
Commit.Logic = 18543
Commit.FloatingPoint = 103815
Commit.Memory = 148204
Commit.Ctrl = 40809
Commit.WndSwitch = 9862
Commit.Total = 551506
Commit.IPC = 0.02523
Commit.DutyCycle = 0.004205

; Committed branches
Commit.Branches = 40809
Commit.Squashed = 32255
Commit.Mispred = 3474
Commit.PredAcc = 0.9149

; Structure statistics (reorder buffer, instruction queue, load-store queue,
; integer/floating-point register file, and renaming table)
ROB.Size = 32
ROB.Full = 0
ROB.Reads = 551506
ROB.Writes = 583775
IQ.Size = 32
IQ.Full = 0
IQ.Reads = 416623
IQ.Writes = 426785
IQ.WakeupAccesses = 566017
LSQ.Size = 26
LSQ.Full = 0
LSQ.Reads = 151577
LSQ.Writes = 156990
RF_Int.Size = 32
RF_Int.Full = 0
RF_Int.Reads = 565018
RF_Int.Writes = 384359
RF_Fp.Size = 32
RF_Fp.Full = 0
RF_Fp.Reads = 74218
RF_Fp.Writes = 62761
RAT.IntReads = 583366
RAT.IntWrites = 365776
RAT.FpReads = 76537
RAT.FpWrites = 64789
BTB.Reads = 45979
BTB.Writes = 40809


; Statistics for core 2 - thread 1
[ c2t1 ]

; Dispatch stage
Dispatch.Uop.nop = 196
Dispatch.Uop.move = 24307
Dispatch.Uop.add = 27317
Dispatch.Uop.sub = 28500
Dispatch.Uop.mult = 3166
Dispatch.Uop.div = 4096
Dispatch.Uop.effaddr = 161743
Dispatch.Uop.and = 7883
Dispatch.Uop.or = 720
Dispatch.Uop.xor = 1688
Dispatch.Uop.not = 0
Dispatch.Uop.shift = 9931
Dispatch.Uop.sign = 0
Dispatch.Uop.fmove = 36426
Dispatch.Uop.fsign = 1632
Dispatch.Uop.fround = 1
Dispatch.Uop.fadd = 10843
Dispatch.Uop.fsub = 3914
Dispatch.Uop.fcomp = 2556
Dispatch.Uop.fmult = 15899
Dispatch.Uop.fdiv = 782
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 358
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 17875
Dispatch.Uop.fpop = 17909
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 116908
Dispatch.Uop.store = 44376
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 4294
Dispatch.Uop.ret = 4292
Dispatch.Uop.jump = 1554
Dispatch.Uop.branch = 22705
Dispatch.Uop.ibranch = 0
Dispatch.Uop.syscall = 20
Dispatch.Integer = 249129
Dispatch.Logic = 20222
Dispatch.FloatingPoint = 108195
Dispatch.Memory = 161284
Dispatch.Ctrl = 32845
Dispatch.WndSwitch = 8586
Dispatch.Total = 571891
Dispatch.IPC = 0.02616
Dispatch.DutyCycle = 0.004361

; Issue stage
Issue.Uop.nop = 189
Issue.Uop.move = 24120
Issue.Uop.add = 26753
Issue.Uop.sub = 27936
Issue.Uop.mult = 3166
Issue.Uop.div = 4072
Issue.Uop.effaddr = 160494
Issue.Uop.and = 7619
Issue.Uop.or = 718
Issue.Uop.xor = 1674
Issue.Uop.not = 0
Issue.Uop.shift = 9907
Issue.Uop.sign = 0
Issue.Uop.fmove = 35353
Issue.Uop.fsign = 1632
Issue.Uop.fround = 0
Issue.Uop.fadd = 10648
Issue.Uop.fsub = 3760
Issue.Uop.fcomp = 2553
Issue.Uop.fmult = 15459
Issue.Uop.fdiv = 782
Issue.Uop.fexp = 0
Issue.Uop.flog = 358
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 17791
Issue.Uop.fpop = 17766
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 115547
Issue.Uop.store = 43077
Issue.Uop.prefetch = 0
Issue.Uop.call = 4233
Issue.Uop.ret = 4228
Issue.Uop.jump = 1549
Issue.Uop.branch = 22142
Issue.Uop.ibranch = 0
Issue.Uop.syscall = 19
Issue.Integer = 246541
Issue.Logic = 19918
Issue.FloatingPoint = 106102
Issue.Memory = 158624
Issue.Ctrl = 32152
Issue.WndSwitch = 8461
Issue.Total = 563545
Issue.IPC = 0.02578
Issue.DutyCycle = 0.004297

; Commit stage
Commit.Uop.nop = 23
Commit.Uop.move = 23935
Commit.Uop.add = 26457
Commit.Uop.sub = 27785
Commit.Uop.mult = 3166
Commit.Uop.div = 4071
Commit.Uop.effaddr = 157117
Commit.Uop.and = 7586
Commit.Uop.or = 718
Commit.Uop.xor = 1666
Commit.Uop.not = 0
Commit.Uop.shift = 9905
Commit.Uop.sign = 0
Commit.Uop.fmove = 34466
Commit.Uop.fsign = 1576
Commit.Uop.fround = 0
Commit.Uop.fadd = 10647
Commit.Uop.fsub = 3758
Commit.Uop.fcomp = 2384
Commit.Uop.fmult = 15344
Commit.Uop.fdiv = 782
Commit.Uop.fexp = 0
Commit.Uop.flog = 356
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 17189
Commit.Uop.fpop = 17189
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 113305
Commit.Uop.store = 43077
Commit.Uop.prefetch = 0
Commit.Uop.call = 4199
Commit.Uop.ret = 4188
Commit.Uop.jump = 1488
Commit.Uop.branch = 22077
Commit.Uop.ibranch = 0
Commit.Uop.syscall = 14
Commit.Integer = 242531
Commit.Logic = 19875
Commit.FloatingPoint = 103691
Commit.Memory = 156382
Commit.Ctrl = 31952
Commit.WndSwitch = 8387
Commit.Total = 554468
Commit.IPC = 0.02537
Commit.DutyCycle = 0.004228

; Committed branches
Commit.Branches = 31952
Commit.Squashed = 17404
Commit.Mispred = 1505
Commit.PredAcc = 0.9529

; Structure statistics (reorder buffer, instruction queue, load-store queue,
; integer/floating-point register file, and renaming table)
ROB.Size = 32
ROB.Full = 0
ROB.Reads = 554468
ROB.Writes = 571891
IQ.Size = 32
IQ.Full = 0
IQ.Reads = 404921
IQ.Writes = 410607
IQ.WakeupAccesses = 562563
LSQ.Size = 26
LSQ.Full = 0
LSQ.Reads = 158624
LSQ.Writes = 161284
RF_Int.Size = 32
RF_Int.Full = 0
RF_Int.Reads = 578502
RF_Int.Writes = 396467
RF_Fp.Size = 32
RF_Fp.Full = 0
RF_Fp.Reads = 74102
RF_Fp.Writes = 62781
RAT.IntReads = 587684
RAT.IntWrites = 380178
RAT.FpReads = 76340
RAT.FpWrites = 64741
BTB.Reads = 37301
BTB.Writes = 31952


; Statistics for core 3
[ c3 ]

; Functional unit pool
;    Accesses - Number of uops issued to a f.u.
;    Denied - Number of requests denied due to busy f.u.
;    WaitingTime - Average number of waiting cycles to reserve f.u.
fu.IntAdd.Accesses = 165328
fu.IntAdd.Denied = 165328
fu.IntAdd.WaitingTime = 0.01574
fu.IntMult.Accesses = 12570
fu.IntMult.Denied = 12570
fu.IntMult.WaitingTime = 0.02228
fu.IntDiv.Accesses = 4
fu.IntDiv.Denied = 4
fu.IntDiv.WaitingTime = 0
fu.EffAddr.Accesses = 378038
fu.EffAddr.Denied = 378038
fu.EffAddr.WaitingTime = 2.517
fu.Logic.Accesses = 48365
fu.Logic.Denied = 48365
fu.Logic.WaitingTime = 0.001323
fu.FloatSimple.Accesses = 4408
fu.FloatSimple.Denied = 4408
fu.FloatSimple.WaitingTime = 0.02564
fu.FloatAdd.Accesses = 32818
fu.FloatAdd.Denied = 32818
fu.FloatAdd.WaitingTime = 0.05314
fu.FloatComp.Accesses = 6853
fu.FloatComp.Denied = 6853
fu.FloatComp.WaitingTime = 0.005253
fu.FloatMult.Accesses = 39428
fu.FloatMult.Denied = 39428
fu.FloatMult.WaitingTime = 1.681
fu.FloatDiv.Accesses = 1571
fu.FloatDiv.Denied = 1571
fu.FloatDiv.WaitingTime = 0.1712
fu.FloatComplex.Accesses = 1869
fu.FloatComplex.Denied = 1869
fu.FloatComplex.WaitingTime = 0.02247
fu.XMMIntAdd.Accesses = 0
fu.XMMIntAdd.Denied = 0
fu.XMMIntAdd.WaitingTime = 0
fu.XMMIntMult.Accesses = 0
fu.XMMIntMult.Denied = 0
fu.XMMIntMult.WaitingTime = 0
fu.XMMIntDiv.Accesses = 0
fu.XMMIntDiv.Denied = 0
fu.XMMIntDiv.WaitingTime = 0
fu.XMMLogic.Accesses = 0
fu.XMMLogic.Denied = 0
fu.XMMLogic.WaitingTime = 0
fu.XMMFloatAdd.Accesses = 0
fu.XMMFloatAdd.Denied = 0
fu.XMMFloatAdd.WaitingTime = 0
fu.XMMFloatComp.Accesses = 0
fu.XMMFloatComp.Denied = 0
fu.XMMFloatComp.WaitingTime = 0
fu.XMMFloatMult.Accesses = 0
fu.XMMFloatMult.Denied = 0
fu.XMMFloatMult.WaitingTime = 0
fu.XMMFloatDiv.Accesses = 0
fu.XMMFloatDiv.Denied = 0
fu.XMMFloatDiv.WaitingTime = 0
fu.XMMFloatConv.Accesses = 0
fu.XMMFloatConv.Denied = 0
fu.XMMFloatConv.WaitingTime = 0
fu.XMMFloatComplex.Accesses = 0
fu.XMMFloatComplex.Denied = 0
fu.XMMFloatComplex.WaitingTime = 0

; Dispatch slots usage (sum = cycles * dispatch width)
;    used - dispatch slot was used by a non-spec uop
;    spec - used by a mispeculated uop
;    ctx - no context allocated to thread
;    uopq,rob,iq,lsq,rename - no space in structure
Dispatch.Stall.used = 1376867
Dispatch.Stall.spec = 44252
Dispatch.Stall.uop_queue = 5059846
Dispatch.Stall.rob = 5061587
Dispatch.Stall.iq = 0
Dispatch.Stall.lsq = 28309
Dispatch.Stall.rename = 119565590
Dispatch.Stall.ctx = 15245

; Dispatch stage
Dispatch.Uop.nop = 980
Dispatch.Uop.move = 45214
Dispatch.Uop.add = 87048
Dispatch.Uop.sub = 82064
Dispatch.Uop.mult = 12574
Dispatch.Uop.div = 4
Dispatch.Uop.effaddr = 381221
Dispatch.Uop.and = 22499
Dispatch.Uop.or = 6138
Dispatch.Uop.xor = 5807
Dispatch.Uop.not = 89
Dispatch.Uop.shift = 14632
Dispatch.Uop.sign = 2
Dispatch.Uop.fmove = 102292
Dispatch.Uop.fsign = 3833
Dispatch.Uop.fround = 577
Dispatch.Uop.fadd = 25068
Dispatch.Uop.fsub = 8393
Dispatch.Uop.fcomp = 6868
Dispatch.Uop.fmult = 40296
Dispatch.Uop.fdiv = 1573
Dispatch.Uop.fexp = 1152
Dispatch.Uop.flog = 716
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 2
Dispatch.Uop.fpush = 48415
Dispatch.Uop.fpop = 48298
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 265097
Dispatch.Uop.store = 120484
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 14713
Dispatch.Uop.ret = 14621
Dispatch.Uop.jump = 1632
Dispatch.Uop.branch = 56128
Dispatch.Uop.ibranch = 2559
Dispatch.Uop.syscall = 130
Dispatch.Integer = 608125
Dispatch.Logic = 49167
Dispatch.FloatingPoint = 287483
Dispatch.Memory = 385581
Dispatch.Ctrl = 89653
Dispatch.WndSwitch = 29334
Dispatch.Total = 1421119
Dispatch.IPC = 0.06501
Dispatch.DutyCycle = 0.01084

; Issue stage
Issue.Uop.nop = 955
Issue.Uop.move = 44757
Issue.Uop.add = 85158
Issue.Uop.sub = 80170
Issue.Uop.mult = 12570
Issue.Uop.div = 4
Issue.Uop.effaddr = 378038
Issue.Uop.and = 21782
Issue.Uop.or = 6121
Issue.Uop.xor = 5799
Issue.Uop.not = 89
Issue.Uop.shift = 14572
Issue.Uop.sign = 2
Issue.Uop.fmove = 99968
Issue.Uop.fsign = 3832
Issue.Uop.fround = 576
Issue.Uop.fadd = 24709
Issue.Uop.fsub = 8109
Issue.Uop.fcomp = 6853
Issue.Uop.fmult = 39428
Issue.Uop.fdiv = 1571
Issue.Uop.fexp = 1152
Issue.Uop.flog = 716
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 1
Issue.Uop.fpush = 48202
Issue.Uop.fpop = 48042
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 261728
Issue.Uop.store = 116389
Issue.Uop.prefetch = 0
Issue.Uop.call = 14563
Issue.Uop.ret = 14488
Issue.Uop.jump = 1600
Issue.Uop.branch = 54775
Issue.Uop.ibranch = 1833
Issue.Uop.syscall = 130
Issue.Integer = 600697
Issue.Logic = 48365
Issue.FloatingPoint = 283159
Issue.Memory = 378117
Issue.Ctrl = 87259
Issue.WndSwitch = 29051
Issue.Total = 1398682
Issue.IPC = 0.06399
Issue.DutyCycle = 0.01066

; Commit stage
Commit.Uop.nop = 355
Commit.Uop.move = 44269
Commit.Uop.add = 83860
Commit.Uop.sub = 79360
Commit.Uop.mult = 12569
Commit.Uop.div = 4
Commit.Uop.effaddr = 370262
Commit.Uop.and = 21634
Commit.Uop.or = 6119
Commit.Uop.xor = 5767
Commit.Uop.not = 82
Commit.Uop.shift = 14545
Commit.Uop.sign = 2
Commit.Uop.fmove = 98190
Commit.Uop.fsign = 3728
Commit.Uop.fround = 576
Commit.Uop.fadd = 24709
Commit.Uop.fsub = 8108
Commit.Uop.fcomp = 6513
Commit.Uop.fmult = 39189
Commit.Uop.fdiv = 1569
Commit.Uop.fexp = 1152
Commit.Uop.flog = 712
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 1
Commit.Uop.fpush = 46881
Commit.Uop.fpop = 46881
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 256584
Commit.Uop.store = 116389
Commit.Uop.prefetch = 0
Commit.Uop.call = 14424
Commit.Uop.ret = 14407
Commit.Uop.jump = 1462
Commit.Uop.branch = 54578
Commit.Uop.ibranch = 1833
Commit.Uop.syscall = 129
Commit.Integer = 590324
Commit.Logic = 48149
Commit.FloatingPoint = 278209
Commit.Memory = 372973
Commit.Ctrl = 86704
Commit.WndSwitch = 28831
Commit.Total = 1376843
Commit.IPC = 0.06299
Commit.DutyCycle = 0.0105

; Committed branches
Commit.Branches = 86704
Commit.Squashed = 44247
Commit.Mispred = 4105
Commit.PredAcc = 0.9527

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, and integer/floating-point register file)
;    Size - Available size
;    Occupancy - Average number of occupied entries
;    Full - Number of cycles when the structure was full
;    Reads, Writes - Accesses to the structure


; Statistics for core 3 - thread 0
[ c3t0 ]

; Dispatch stage
Dispatch.Uop.nop = 285
Dispatch.Uop.move = 26164
Dispatch.Uop.add = 44360
Dispatch.Uop.sub = 38632
Dispatch.Uop.mult = 9467
Dispatch.Uop.div = 3
Dispatch.Uop.effaddr = 208028
Dispatch.Uop.and = 8592
Dispatch.Uop.or = 4978
Dispatch.Uop.xor = 4523
Dispatch.Uop.not = 0
Dispatch.Uop.shift = 10811
Dispatch.Uop.sign = 0
Dispatch.Uop.fmove = 40276
Dispatch.Uop.fsign = 1627
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 10777
Dispatch.Uop.fsub = 3893
Dispatch.Uop.fcomp = 2557
Dispatch.Uop.fmult = 17931
Dispatch.Uop.fdiv = 782
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 358
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 19938
Dispatch.Uop.fpop = 19894
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 136327
Dispatch.Uop.store = 70489
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 9347
Dispatch.Uop.ret = 9304
Dispatch.Uop.jump = 154
Dispatch.Uop.branch = 21393
Dispatch.Uop.ibranch = 0
Dispatch.Uop.syscall = 11
Dispatch.Integer = 326654
Dispatch.Logic = 28904
Dispatch.FloatingPoint = 118033
Dispatch.Memory = 206816
Dispatch.Ctrl = 40198
Dispatch.WndSwitch = 18651
Dispatch.Total = 720901
Dispatch.IPC = 0.03298
Dispatch.DutyCycle = 0.005497

; Issue stage
Issue.Uop.nop = 275
Issue.Uop.move = 25987
Issue.Uop.add = 43812
Issue.Uop.sub = 38130
Issue.Uop.mult = 9467
Issue.Uop.div = 3
Issue.Uop.effaddr = 206950
Issue.Uop.and = 8371
Issue.Uop.or = 4977
Issue.Uop.xor = 4522
Issue.Uop.not = 0
Issue.Uop.shift = 10807
Issue.Uop.sign = 0
Issue.Uop.fmove = 39193
Issue.Uop.fsign = 1627
Issue.Uop.fround = 0
Issue.Uop.fadd = 10605
Issue.Uop.fsub = 3758
Issue.Uop.fcomp = 2554
Issue.Uop.fmult = 17532
Issue.Uop.fdiv = 782
Issue.Uop.fexp = 0
Issue.Uop.flog = 358
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 19848
Issue.Uop.fpop = 19792
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 135072
Issue.Uop.store = 69238
Issue.Uop.prefetch = 0
Issue.Uop.call = 9283
Issue.Uop.ret = 9239
Issue.Uop.jump = 149
Issue.Uop.branch = 20971
Issue.Uop.ibranch = 0
Issue.Uop.syscall = 11
Issue.Integer = 324349
Issue.Logic = 28677
Issue.FloatingPoint = 116049
Issue.Memory = 204310
Issue.Ctrl = 39642
Issue.WndSwitch = 18522
Issue.Total = 713313
Issue.IPC = 0.03263
Issue.DutyCycle = 0.005439

; Commit stage
Commit.Uop.nop = 56
Commit.Uop.move = 25852
Commit.Uop.add = 43536
Commit.Uop.sub = 37946
Commit.Uop.mult = 9467
Commit.Uop.div = 3
Commit.Uop.effaddr = 203984
Commit.Uop.and = 8350
Commit.Uop.or = 4977
Commit.Uop.xor = 4520
Commit.Uop.not = 0
Commit.Uop.shift = 10807
Commit.Uop.sign = 0
Commit.Uop.fmove = 38351
Commit.Uop.fsign = 1576
Commit.Uop.fround = 0
Commit.Uop.fadd = 10605
Commit.Uop.fsub = 3758
Commit.Uop.fcomp = 2384
Commit.Uop.fmult = 17414
Commit.Uop.fdiv = 782
Commit.Uop.fexp = 0
Commit.Uop.flog = 356
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 19241
Commit.Uop.fpop = 19241
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 133188
Commit.Uop.store = 69238
Commit.Uop.prefetch = 0
Commit.Uop.call = 9213
Commit.Uop.ret = 9204
Commit.Uop.jump = 110
Commit.Uop.branch = 20947
Commit.Uop.ibranch = 0
Commit.Uop.syscall = 11
Commit.Integer = 320788
Commit.Logic = 28654
Commit.FloatingPoint = 113708
Commit.Memory = 202426
Commit.Ctrl = 39474
Commit.WndSwitch = 18417
Commit.Total = 705117
Commit.IPC = 0.03226
Commit.DutyCycle = 0.005376

; Committed branches
Commit.Branches = 39474
Commit.Squashed = 15767
Commit.Mispred = 1349
Commit.PredAcc = 0.9658

; Structure statistics (reorder buffer, instruction queue, load-store queue,
; integer/floating-point register file, and renaming table)
ROB.Size = 32
ROB.Full = 0
ROB.Reads = 705117
ROB.Writes = 720901
IQ.Size = 32
IQ.Full = 0
IQ.Reads = 509003
IQ.Writes = 514085
IQ.WakeupAccesses = 712436
LSQ.Size = 26
LSQ.Full = 0
LSQ.Reads = 204310
LSQ.Writes = 206816
RF_Int.Size = 32
RF_Int.Full = 0
RF_Int.Reads = 729563
RF_Int.Writes = 502521
RF_Fp.Size = 32
RF_Fp.Full = 0
RF_Fp.Reads = 77880
RF_Fp.Writes = 66810
RAT.IntReads = 737618
RAT.IntWrites = 486820
RAT.FpReads = 79995
RAT.FpWrites = 68727
BTB.Reads = 48032
BTB.Writes = 39474


; Statistics for core 3 - thread 1
[ c3t1 ]

; Dispatch stage
Dispatch.Uop.nop = 695
Dispatch.Uop.move = 19050
Dispatch.Uop.add = 42688
Dispatch.Uop.sub = 43432
Dispatch.Uop.mult = 3107
Dispatch.Uop.div = 1
Dispatch.Uop.effaddr = 173193
Dispatch.Uop.and = 13907
Dispatch.Uop.or = 1160
Dispatch.Uop.xor = 1284
Dispatch.Uop.not = 89
Dispatch.Uop.shift = 3821
Dispatch.Uop.sign = 2
Dispatch.Uop.fmove = 62016
Dispatch.Uop.fsign = 2206
Dispatch.Uop.fround = 577
Dispatch.Uop.fadd = 14291
Dispatch.Uop.fsub = 4500
Dispatch.Uop.fcomp = 4311
Dispatch.Uop.fmult = 22365
Dispatch.Uop.fdiv = 791
Dispatch.Uop.fexp = 1152
Dispatch.Uop.flog = 358
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 2
Dispatch.Uop.fpush = 28477
Dispatch.Uop.fpop = 28404
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 128770
Dispatch.Uop.store = 49995
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 5366
Dispatch.Uop.ret = 5317
Dispatch.Uop.jump = 1478
Dispatch.Uop.branch = 34735
Dispatch.Uop.ibranch = 2559
Dispatch.Uop.syscall = 119
Dispatch.Integer = 281471
Dispatch.Logic = 20263
Dispatch.FloatingPoint = 169450
Dispatch.Memory = 178765
Dispatch.Ctrl = 49455
Dispatch.WndSwitch = 10683
Dispatch.Total = 700218
Dispatch.IPC = 0.03203
Dispatch.DutyCycle = 0.005339

; Issue stage
Issue.Uop.nop = 680
Issue.Uop.move = 18770
Issue.Uop.add = 41346
Issue.Uop.sub = 42040
Issue.Uop.mult = 3103
Issue.Uop.div = 1
Issue.Uop.effaddr = 171088
Issue.Uop.and = 13411
Issue.Uop.or = 1144
Issue.Uop.xor = 1277
Issue.Uop.not = 89
Issue.Uop.shift = 3765
Issue.Uop.sign = 2
Issue.Uop.fmove = 60775
Issue.Uop.fsign = 2205
Issue.Uop.fround = 576
Issue.Uop.fadd = 14104
Issue.Uop.fsub = 4351
Issue.Uop.fcomp = 4299
Issue.Uop.fmult = 21896
Issue.Uop.fdiv = 789
Issue.Uop.fexp = 1152
Issue.Uop.flog = 358
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 1
Issue.Uop.fpush = 28354
Issue.Uop.fpop = 28250
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 126656
Issue.Uop.store = 47151
Issue.Uop.prefetch = 0
Issue.Uop.call = 5280
Issue.Uop.ret = 5249
Issue.Uop.jump = 1451
Issue.Uop.branch = 33804
Issue.Uop.ibranch = 1833
Issue.Uop.syscall = 119
Issue.Integer = 276348
Issue.Logic = 19688
Issue.FloatingPoint = 167110
Issue.Memory = 173807
Issue.Ctrl = 47617
Issue.WndSwitch = 10529
Issue.Total = 685369
Issue.IPC = 0.03135
Issue.DutyCycle = 0.005226

; Commit stage
Commit.Uop.nop = 299
Commit.Uop.move = 18417
Commit.Uop.add = 40324
Commit.Uop.sub = 41414
Commit.Uop.mult = 3102
Commit.Uop.div = 1
Commit.Uop.effaddr = 166278
Commit.Uop.and = 13284
Commit.Uop.or = 1142
Commit.Uop.xor = 1247
Commit.Uop.not = 82
Commit.Uop.shift = 3738
Commit.Uop.sign = 2
Commit.Uop.fmove = 59839
Commit.Uop.fsign = 2152
Commit.Uop.fround = 576
Commit.Uop.fadd = 14104
Commit.Uop.fsub = 4350
Commit.Uop.fcomp = 4129
Commit.Uop.fmult = 21775
Commit.Uop.fdiv = 787
Commit.Uop.fexp = 1152
Commit.Uop.flog = 356
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 1
Commit.Uop.fpush = 27640
Commit.Uop.fpop = 27640
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 123396
Commit.Uop.store = 47151
Commit.Uop.prefetch = 0
Commit.Uop.call = 5211
Commit.Uop.ret = 5203
Commit.Uop.jump = 1352
Commit.Uop.branch = 33631
Commit.Uop.ibranch = 1833
Commit.Uop.syscall = 118
Commit.Integer = 269536
Commit.Logic = 19495
Commit.FloatingPoint = 164501
Commit.Memory = 170547
Commit.Ctrl = 47230
Commit.WndSwitch = 10414
Commit.Total = 671726
Commit.IPC = 0.03073
Commit.DutyCycle = 0.005122

; Committed branches
Commit.Branches = 47230
Commit.Squashed = 28480
Commit.Mispred = 2756
Commit.PredAcc = 0.9416

; Structure statistics (reorder buffer, instruction queue, load-store queue,
; integer/floating-point register file, and renaming table)
ROB.Size = 32
ROB.Full = 0
ROB.Reads = 671726
ROB.Writes = 700218
IQ.Size = 32
IQ.Full = 0
IQ.Reads = 511562
IQ.Writes = 521453
IQ.WakeupAccesses = 683354
LSQ.Size = 26
LSQ.Full = 0
LSQ.Reads = 173807
LSQ.Writes = 178765
RF_Int.Size = 32
RF_Int.Full = 0
RF_Int.Reads = 652651
RF_Int.Writes = 442473
RF_Fp.Size = 32
RF_Fp.Full = 0
RF_Fp.Reads = 111736
RF_Fp.Writes = 94024
RAT.IntReads = 670482
RAT.IntWrites = 418459
RAT.FpReads = 114058
RAT.FpWrites = 96187
BTB.Reads = 46090
BTB.Writes = 47230


; Statistics for core 4
[ c4 ]

; Functional unit pool
;    Accesses - Number of uops issued to a f.u.
;    Denied - Number of requests denied due to busy f.u.
;    WaitingTime - Average number of waiting cycles to reserve f.u.
fu.IntAdd.Accesses = 195747
fu.IntAdd.Denied = 195747
fu.IntAdd.WaitingTime = 0.02462
fu.IntMult.Accesses = 5888
fu.IntMult.Denied = 5888
fu.IntMult.WaitingTime = 0.03533
fu.IntDiv.Accesses = 4
fu.IntDiv.Denied = 4
fu.IntDiv.WaitingTime = 0
fu.EffAddr.Accesses = 370613
fu.EffAddr.Denied = 370613
fu.EffAddr.WaitingTime = 2.426
fu.Logic.Accesses = 58611
fu.Logic.Denied = 58611
fu.Logic.WaitingTime = 0.005733
fu.FloatSimple.Accesses = 3259
fu.FloatSimple.Denied = 3259
fu.FloatSimple.WaitingTime = 0.001534
fu.FloatAdd.Accesses = 29450
fu.FloatAdd.Denied = 29450
fu.FloatAdd.WaitingTime = 0.08282
fu.FloatComp.Accesses = 5103
fu.FloatComp.Denied = 5103
fu.FloatComp.WaitingTime = 0.007251
fu.FloatMult.Accesses = 31449
fu.FloatMult.Denied = 31449
fu.FloatMult.WaitingTime = 2.713
fu.FloatDiv.Accesses = 1564
fu.FloatDiv.Denied = 1564
fu.FloatDiv.WaitingTime = 0.2391
fu.FloatComplex.Accesses = 715
fu.FloatComplex.Denied = 715
fu.FloatComplex.WaitingTime = 0.1622
fu.XMMIntAdd.Accesses = 0
fu.XMMIntAdd.Denied = 0
fu.XMMIntAdd.WaitingTime = 0
fu.XMMIntMult.Accesses = 0
fu.XMMIntMult.Denied = 0
fu.XMMIntMult.WaitingTime = 0
fu.XMMIntDiv.Accesses = 0
fu.XMMIntDiv.Denied = 0
fu.XMMIntDiv.WaitingTime = 0
fu.XMMLogic.Accesses = 0
fu.XMMLogic.Denied = 0
fu.XMMLogic.WaitingTime = 0
fu.XMMFloatAdd.Accesses = 0
fu.XMMFloatAdd.Denied = 0
fu.XMMFloatAdd.WaitingTime = 0
fu.XMMFloatComp.Accesses = 0
fu.XMMFloatComp.Denied = 0
fu.XMMFloatComp.WaitingTime = 0
fu.XMMFloatMult.Accesses = 0
fu.XMMFloatMult.Denied = 0
fu.XMMFloatMult.WaitingTime = 0
fu.XMMFloatDiv.Accesses = 0
fu.XMMFloatDiv.Denied = 0
fu.XMMFloatDiv.WaitingTime = 0
fu.XMMFloatConv.Accesses = 0
fu.XMMFloatConv.Denied = 0
fu.XMMFloatConv.WaitingTime = 0
fu.XMMFloatComplex.Accesses = 0
fu.XMMFloatComplex.Denied = 0
fu.XMMFloatComplex.WaitingTime = 0

; Dispatch slots usage (sum = cycles * dispatch width)
;    used - dispatch slot was used by a non-spec uop
;    spec - used by a mispeculated uop
;    ctx - no context allocated to thread
;    uopq,rob,iq,lsq,rename - no space in structure
Dispatch.Stall.used = 1347900
Dispatch.Stall.spec = 92181
Dispatch.Stall.uop_queue = 12495922
Dispatch.Stall.rob = 4566355
Dispatch.Stall.iq = 0
Dispatch.Stall.lsq = 151188
Dispatch.Stall.rename = 112489877
Dispatch.Stall.ctx = 8273

; Dispatch stage
Dispatch.Uop.nop = 469
Dispatch.Uop.move = 54251
Dispatch.Uop.add = 94076
Dispatch.Uop.sub = 111857
Dispatch.Uop.mult = 5888
Dispatch.Uop.div = 4
Dispatch.Uop.effaddr = 380741
Dispatch.Uop.and = 39316
Dispatch.Uop.or = 1434
Dispatch.Uop.xor = 10336
Dispatch.Uop.not = 1
Dispatch.Uop.shift = 11945
Dispatch.Uop.sign = 0
Dispatch.Uop.fmove = 71851
Dispatch.Uop.fsign = 3260
Dispatch.Uop.fround = 2
Dispatch.Uop.fadd = 22292
Dispatch.Uop.fsub = 7811
Dispatch.Uop.fcomp = 5112
Dispatch.Uop.fmult = 32268
Dispatch.Uop.fdiv = 1564
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 715
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 36023
Dispatch.Uop.fpop = 35971
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 260900
Dispatch.Uop.store = 136513
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 11880
Dispatch.Uop.ret = 11907
Dispatch.Uop.jump = 3983
Dispatch.Uop.branch = 80248
Dispatch.Uop.ibranch = 7438
Dispatch.Uop.syscall = 25
Dispatch.Integer = 646817
Dispatch.Logic = 63032
Dispatch.FloatingPoint = 216869
Dispatch.Memory = 397413
Dispatch.Ctrl = 115456
Dispatch.WndSwitch = 23787
Dispatch.Total = 1440081
Dispatch.IPC = 0.06588
Dispatch.DutyCycle = 0.01098

; Issue stage
Issue.Uop.nop = 466
Issue.Uop.move = 52400
Issue.Uop.add = 88663
Issue.Uop.sub = 107084
Issue.Uop.mult = 5888
Issue.Uop.div = 4
Issue.Uop.effaddr = 370613
Issue.Uop.and = 34905
Issue.Uop.or = 1434
Issue.Uop.xor = 10329
Issue.Uop.not = 1
Issue.Uop.shift = 11942
Issue.Uop.sign = 0
Issue.Uop.fmove = 69752
Issue.Uop.fsign = 3259
Issue.Uop.fround = 0
Issue.Uop.fadd = 21934
Issue.Uop.fsub = 7516
Issue.Uop.fcomp = 5103
Issue.Uop.fmult = 31449
Issue.Uop.fdiv = 1564
Issue.Uop.fexp = 0
Issue.Uop.flog = 715
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 35886
Issue.Uop.fpop = 35693
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 247826
Issue.Uop.store = 126701
Issue.Uop.prefetch = 0
Issue.Uop.call = 11779
Issue.Uop.ret = 11768
Issue.Uop.jump = 3969
Issue.Uop.branch = 77863
Issue.Uop.ibranch = 4056
Issue.Uop.syscall = 25
Issue.Integer = 624652
Issue.Logic = 58611
Issue.FloatingPoint = 212871
Issue.Memory = 374527
Issue.Ctrl = 109435
Issue.WndSwitch = 23547
Issue.Total = 1380587
Issue.IPC = 0.06316
Issue.DutyCycle = 0.01053

; Commit stage
Commit.Uop.nop = 50
Commit.Uop.move = 50764
Commit.Uop.add = 83764
Commit.Uop.sub = 106336
Commit.Uop.mult = 5888
Commit.Uop.div = 4
Commit.Uop.effaddr = 360113
Commit.Uop.and = 34323
Commit.Uop.or = 1433
Commit.Uop.xor = 10324
Commit.Uop.not = 1
Commit.Uop.shift = 11939
Commit.Uop.sign = 0
Commit.Uop.fmove = 67999
Commit.Uop.fsign = 3152
Commit.Uop.fround = 0
Commit.Uop.fadd = 21934
Commit.Uop.fsub = 7516
Commit.Uop.fcomp = 4768
Commit.Uop.fmult = 31226
Commit.Uop.fdiv = 1564
Commit.Uop.fexp = 0
Commit.Uop.flog = 712
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 34652
Commit.Uop.fpop = 34655
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 238867
Commit.Uop.store = 126701
Commit.Uop.prefetch = 0
Commit.Uop.call = 11720
Commit.Uop.ret = 11707
Commit.Uop.jump = 3869
Commit.Uop.branch = 77815
Commit.Uop.ibranch = 4056
Commit.Uop.syscall = 19
Commit.Integer = 606869
Commit.Logic = 58020
Commit.FloatingPoint = 208178
Commit.Memory = 365568
Commit.Ctrl = 109167
Commit.WndSwitch = 23427
Commit.Total = 1347871
Commit.IPC = 0.06166
Commit.DutyCycle = 0.01028

; Committed branches
Commit.Branches = 109167
Commit.Squashed = 92179
Commit.Mispred = 12563
Commit.PredAcc = 0.8849

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, and integer/floating-point register file)
;    Size - Available size
;    Occupancy - Average number of occupied entries
;    Full - Number of cycles when the structure was full
;    Reads, Writes - Accesses to the structure


; Statistics for core 4 - thread 0
[ c4t0 ]

; Dispatch stage
Dispatch.Uop.nop = 236
Dispatch.Uop.move = 26029
Dispatch.Uop.add = 46820
Dispatch.Uop.sub = 61523
Dispatch.Uop.mult = 3020
Dispatch.Uop.div = 2
Dispatch.Uop.effaddr = 190472
Dispatch.Uop.and = 13836
Dispatch.Uop.or = 716
Dispatch.Uop.xor = 5249
Dispatch.Uop.not = 0
Dispatch.Uop.shift = 9751
Dispatch.Uop.sign = 0
Dispatch.Uop.fmove = 35792
Dispatch.Uop.fsign = 1629
Dispatch.Uop.fround = 1
Dispatch.Uop.fadd = 10914
Dispatch.Uop.fsub = 3905
Dispatch.Uop.fcomp = 2557
Dispatch.Uop.fmult = 15916
Dispatch.Uop.fdiv = 782
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 358
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 17860
Dispatch.Uop.fpop = 17835
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 128495
Dispatch.Uop.store = 75752
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 6633
Dispatch.Uop.ret = 6642
Dispatch.Uop.jump = 1408
Dispatch.Uop.branch = 32684
Dispatch.Uop.ibranch = 5872
Dispatch.Uop.syscall = 13
Dispatch.Integer = 327866
Dispatch.Logic = 29552
Dispatch.FloatingPoint = 107549
Dispatch.Memory = 204247
Dispatch.Ctrl = 53239
Dispatch.WndSwitch = 13275
Dispatch.Total = 722702
Dispatch.IPC = 0.03306
Dispatch.DutyCycle = 0.00551

; Issue stage
Issue.Uop.nop = 233
Issue.Uop.move = 25853
Issue.Uop.add = 42094
Issue.Uop.sub = 58047
Issue.Uop.mult = 3020
Issue.Uop.div = 2
Issue.Uop.effaddr = 189418
Issue.Uop.and = 13591
Issue.Uop.or = 716
Issue.Uop.xor = 5247
Issue.Uop.not = 0
Issue.Uop.shift = 9749
Issue.Uop.sign = 0
Issue.Uop.fmove = 34751
Issue.Uop.fsign = 1628
Issue.Uop.fround = 0
Issue.Uop.fadd = 10737
Issue.Uop.fsub = 3758
Issue.Uop.fcomp = 2555
Issue.Uop.fmult = 15511
Issue.Uop.fdiv = 782
Issue.Uop.fexp = 0
Issue.Uop.flog = 358
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 17788
Issue.Uop.fpop = 17699
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 123068
Issue.Uop.store = 69309
Issue.Uop.prefetch = 0
Issue.Uop.call = 6581
Issue.Uop.ret = 6569
Issue.Uop.jump = 1400
Issue.Uop.branch = 32230
Issue.Uop.ibranch = 2497
Issue.Uop.syscall = 13
Issue.Integer = 318434
Issue.Logic = 29303
Issue.FloatingPoint = 105567
Issue.Memory = 192377
Issue.Ctrl = 49277
Issue.WndSwitch = 13150
Issue.Total = 695204
Issue.IPC = 0.0318
Issue.DutyCycle = 0.005301

; Commit stage
Commit.Uop.nop = 23
Commit.Uop.move = 25702
Commit.Uop.add = 38595
Commit.Uop.sub = 57605
Commit.Uop.mult = 3020
Commit.Uop.div = 2
Commit.Uop.effaddr = 186644
Commit.Uop.and = 13574
Commit.Uop.or = 716
Commit.Uop.xor = 5246
Commit.Uop.not = 0
Commit.Uop.shift = 9747
Commit.Uop.sign = 0
Commit.Uop.fmove = 33859
Commit.Uop.fsign = 1576
Commit.Uop.fround = 0
Commit.Uop.fadd = 10737
Commit.Uop.fsub = 3758
Commit.Uop.fcomp = 2384
Commit.Uop.fmult = 15402
Commit.Uop.fdiv = 782
Commit.Uop.fexp = 0
Commit.Uop.flog = 356
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 17170
Commit.Uop.fpop = 17171
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 120065
Commit.Uop.store = 69309
Commit.Uop.prefetch = 0
Commit.Uop.call = 6548
Commit.Uop.ret = 6542
Commit.Uop.jump = 1355
Commit.Uop.branch = 32203
Commit.Uop.ibranch = 2497
Commit.Uop.syscall = 10
Commit.Integer = 311568
Commit.Logic = 29283
Commit.FloatingPoint = 103195
Commit.Memory = 189374
Commit.Ctrl = 49145
Commit.WndSwitch = 13090
Commit.Total = 682598
Commit.IPC = 0.03123
Commit.DutyCycle = 0.005205

; Committed branches
Commit.Branches = 49145
Commit.Squashed = 40089
Commit.Mispred = 3755
Commit.PredAcc = 0.9236

; Structure statistics (reorder buffer, instruction queue, load-store queue,
; integer/floating-point register file, and renaming table)
ROB.Size = 32
ROB.Full = 0
ROB.Reads = 682598
ROB.Writes = 722702
IQ.Size = 32
IQ.Full = 0
IQ.Reads = 502827
IQ.Writes = 518455
IQ.WakeupAccesses = 691156
LSQ.Size = 26
LSQ.Full = 0
LSQ.Reads = 192377
LSQ.Writes = 204247
RF_Int.Size = 32
RF_Int.Full = 0
RF_Int.Reads = 731199
RF_Int.Writes = 477433
RF_Fp.Size = 32
RF_Fp.Full = 0
RF_Fp.Reads = 73723
RF_Fp.Writes = 62936
RAT.IntReads = 768774
RAT.IntWrites = 464948
RAT.FpReads = 75816
RAT.FpWrites = 64835
BTB.Reads = 45241
BTB.Writes = 49145


; Statistics for core 4 - thread 1
[ c4t1 ]

; Dispatch stage
Dispatch.Uop.nop = 233
Dispatch.Uop.move = 28222
Dispatch.Uop.add = 47256
Dispatch.Uop.sub = 50334
Dispatch.Uop.mult = 2868
Dispatch.Uop.div = 2
Dispatch.Uop.effaddr = 190269
Dispatch.Uop.and = 25480
Dispatch.Uop.or = 718
Dispatch.Uop.xor = 5087
Dispatch.Uop.not = 1
Dispatch.Uop.shift = 2194
Dispatch.Uop.sign = 0
Dispatch.Uop.fmove = 36059
Dispatch.Uop.fsign = 1631
Dispatch.Uop.fround = 1
Dispatch.Uop.fadd = 11378
Dispatch.Uop.fsub = 3906
Dispatch.Uop.fcomp = 2555
Dispatch.Uop.fmult = 16352
Dispatch.Uop.fdiv = 782
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 357
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 18163
Dispatch.Uop.fpop = 18136
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 132405
Dispatch.Uop.store = 60761
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 5247
Dispatch.Uop.ret = 5265
Dispatch.Uop.jump = 2575
Dispatch.Uop.branch = 47564
Dispatch.Uop.ibranch = 1566
Dispatch.Uop.syscall = 12
Dispatch.Integer = 318951
Dispatch.Logic = 33480
Dispatch.FloatingPoint = 109320
Dispatch.Memory = 193166
Dispatch.Ctrl = 62217
Dispatch.WndSwitch = 10512
Dispatch.Total = 717379
Dispatch.IPC = 0.03282
Dispatch.DutyCycle = 0.00547

; Issue stage
Issue.Uop.nop = 233
Issue.Uop.move = 26547
Issue.Uop.add = 46569
Issue.Uop.sub = 49037
Issue.Uop.mult = 2868
Issue.Uop.div = 2
Issue.Uop.effaddr = 181195
Issue.Uop.and = 21314
Issue.Uop.or = 718
Issue.Uop.xor = 5082
Issue.Uop.not = 1
Issue.Uop.shift = 2193
Issue.Uop.sign = 0
Issue.Uop.fmove = 35001
Issue.Uop.fsign = 1631
Issue.Uop.fround = 0
Issue.Uop.fadd = 11197
Issue.Uop.fsub = 3758
Issue.Uop.fcomp = 2548
Issue.Uop.fmult = 15938
Issue.Uop.fdiv = 782
Issue.Uop.fexp = 0
Issue.Uop.flog = 357
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 18098
Issue.Uop.fpop = 17994
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 124758
Issue.Uop.store = 57392
Issue.Uop.prefetch = 0
Issue.Uop.call = 5198
Issue.Uop.ret = 5199
Issue.Uop.jump = 2569
Issue.Uop.branch = 45633
Issue.Uop.ibranch = 1559
Issue.Uop.syscall = 12
Issue.Integer = 306218
Issue.Logic = 29308
Issue.FloatingPoint = 107304
Issue.Memory = 182150
Issue.Ctrl = 60158
Issue.WndSwitch = 10397
Issue.Total = 685383
Issue.IPC = 0.03136
Issue.DutyCycle = 0.005226

; Commit stage
Commit.Uop.nop = 27
Commit.Uop.move = 25062
Commit.Uop.add = 45169
Commit.Uop.sub = 48731
Commit.Uop.mult = 2868
Commit.Uop.div = 2
Commit.Uop.effaddr = 173469
Commit.Uop.and = 20749
Commit.Uop.or = 717
Commit.Uop.xor = 5078
Commit.Uop.not = 1
Commit.Uop.shift = 2192
Commit.Uop.sign = 0
Commit.Uop.fmove = 34140
Commit.Uop.fsign = 1576
Commit.Uop.fround = 0
Commit.Uop.fadd = 11197
Commit.Uop.fsub = 3758
Commit.Uop.fcomp = 2384
Commit.Uop.fmult = 15824
Commit.Uop.fdiv = 782
Commit.Uop.fexp = 0
Commit.Uop.flog = 356
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 17482
Commit.Uop.fpop = 17484
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 118802
Commit.Uop.store = 57392
Commit.Uop.prefetch = 0
Commit.Uop.call = 5172
Commit.Uop.ret = 5165
Commit.Uop.jump = 2514
Commit.Uop.branch = 45612
Commit.Uop.ibranch = 1559
Commit.Uop.syscall = 9
Commit.Integer = 295301
Commit.Logic = 28737
Commit.FloatingPoint = 104983
Commit.Memory = 176194
Commit.Ctrl = 60022
Commit.WndSwitch = 10337
Commit.Total = 665273
Commit.IPC = 0.03044
Commit.DutyCycle = 0.005073

; Committed branches
Commit.Branches = 60022
Commit.Squashed = 52090
Commit.Mispred = 8808
Commit.PredAcc = 0.8533

; Structure statistics (reorder buffer, instruction queue, load-store queue,
; integer/floating-point register file, and renaming table)
ROB.Size = 32
ROB.Full = 0
ROB.Reads = 665273
ROB.Writes = 717379
IQ.Size = 32
IQ.Full = 0
IQ.Reads = 503233
IQ.Writes = 524213
IQ.WakeupAccesses = 681157
LSQ.Size = 26
LSQ.Full = 0
LSQ.Reads = 182150
LSQ.Writes = 193166
RF_Int.Size = 32
RF_Int.Full = 0
RF_Int.Reads = 688727
RF_Int.Writes = 466532
RF_Fp.Size = 32
RF_Fp.Full = 0
RF_Fp.Reads = 74923
RF_Fp.Writes = 64279
RAT.IntReads = 723576
RAT.IntWrites = 451937
RAT.FpReads = 77040
RAT.FpWrites = 66220
BTB.Reads = 74509
BTB.Writes = 60022


; Statistics for core 5
[ c5 ]

; Functional unit pool
;    Accesses - Number of uops issued to a f.u.
;    Denied - Number of requests denied due to busy f.u.
;    WaitingTime - Average number of waiting cycles to reserve f.u.
fu.IntAdd.Accesses = 235905
fu.IntAdd.Denied = 235905
fu.IntAdd.WaitingTime = 0.06922
fu.IntMult.Accesses = 8407
fu.IntMult.Denied = 8407
fu.IntMult.WaitingTime = 0.02403
fu.IntDiv.Accesses = 413
fu.IntDiv.Denied = 413
fu.IntDiv.WaitingTime = 0
fu.EffAddr.Accesses = 450106
fu.EffAddr.Denied = 450106
fu.EffAddr.WaitingTime = 2.045
fu.Logic.Accesses = 99940
fu.Logic.Denied = 99940
fu.Logic.WaitingTime = 0.02545
fu.FloatSimple.Accesses = 3262
fu.FloatSimple.Denied = 3262
fu.FloatSimple.WaitingTime = 0.005518
fu.FloatAdd.Accesses = 30484
fu.FloatAdd.Denied = 30484
fu.FloatAdd.WaitingTime = 0.06925
fu.FloatComp.Accesses = 5087
fu.FloatComp.Denied = 5087
fu.FloatComp.WaitingTime = 0.0171
fu.FloatMult.Accesses = 32400
fu.FloatMult.Denied = 32400
fu.FloatMult.WaitingTime = 2.903
fu.FloatDiv.Accesses = 1564
fu.FloatDiv.Denied = 1564
fu.FloatDiv.WaitingTime = 0.2538
fu.FloatComplex.Accesses = 716
fu.FloatComplex.Denied = 716
fu.FloatComplex.WaitingTime = 0.1271
fu.XMMIntAdd.Accesses = 0
fu.XMMIntAdd.Denied = 0
fu.XMMIntAdd.WaitingTime = 0
fu.XMMIntMult.Accesses = 0
fu.XMMIntMult.Denied = 0
fu.XMMIntMult.WaitingTime = 0
fu.XMMIntDiv.Accesses = 0
fu.XMMIntDiv.Denied = 0
fu.XMMIntDiv.WaitingTime = 0
fu.XMMLogic.Accesses = 0
fu.XMMLogic.Denied = 0
fu.XMMLogic.WaitingTime = 0
fu.XMMFloatAdd.Accesses = 0
fu.XMMFloatAdd.Denied = 0
fu.XMMFloatAdd.WaitingTime = 0
fu.XMMFloatComp.Accesses = 0
fu.XMMFloatComp.Denied = 0
fu.XMMFloatComp.WaitingTime = 0
fu.XMMFloatMult.Accesses = 0
fu.XMMFloatMult.Denied = 0
fu.XMMFloatMult.WaitingTime = 0
fu.XMMFloatDiv.Accesses = 0
fu.XMMFloatDiv.Denied = 0
fu.XMMFloatDiv.WaitingTime = 0
fu.XMMFloatConv.Accesses = 0
fu.XMMFloatConv.Denied = 0
fu.XMMFloatConv.WaitingTime = 0
fu.XMMFloatComplex.Accesses = 0
fu.XMMFloatComplex.Denied = 0
fu.XMMFloatComplex.WaitingTime = 0

; Dispatch slots usage (sum = cycles * dispatch width)
;    used - dispatch slot was used by a non-spec uop
;    spec - used by a mispeculated uop
;    ctx - no context allocated to thread
;    uopq,rob,iq,lsq,rename - no space in structure
Dispatch.Stall.used = 1646924
Dispatch.Stall.spec = 131282
Dispatch.Stall.uop_queue = 11527017
Dispatch.Stall.rob = 4651286
Dispatch.Stall.iq = 0
Dispatch.Stall.lsq = 38204
Dispatch.Stall.rename = 113143269
Dispatch.Stall.ctx = 13714

; Dispatch stage
Dispatch.Uop.nop = 6089
Dispatch.Uop.move = 60747
Dispatch.Uop.add = 83723
Dispatch.Uop.sub = 163095
Dispatch.Uop.mult = 8473
Dispatch.Uop.div = 416
Dispatch.Uop.effaddr = 462553
Dispatch.Uop.and = 57906
Dispatch.Uop.or = 2656
Dispatch.Uop.xor = 30011
Dispatch.Uop.not = 38
Dispatch.Uop.shift = 9965
Dispatch.Uop.sign = 1475
Dispatch.Uop.fmove = 72211
Dispatch.Uop.fsign = 3265
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 23269
Dispatch.Uop.fsub = 7785
Dispatch.Uop.fcomp = 5122
Dispatch.Uop.fmult = 33114
Dispatch.Uop.fdiv = 1564
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 716
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 36711
Dispatch.Uop.fpop = 36629
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 370764
Dispatch.Uop.store = 96063
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 10806
Dispatch.Uop.ret = 11414
Dispatch.Uop.jump = 2854
Dispatch.Uop.branch = 174406
Dispatch.Uop.ibranch = 4334
Dispatch.Uop.syscall = 32
Dispatch.Integer = 779007
Dispatch.Logic = 102051
Dispatch.FloatingPoint = 220386
Dispatch.Memory = 466827
Dispatch.Ctrl = 203814
Dispatch.WndSwitch = 22220
Dispatch.Total = 1778206
Dispatch.IPC = 0.08135
Dispatch.DutyCycle = 0.01356

; Issue stage
Issue.Uop.nop = 6053
Issue.Uop.move = 59057
Issue.Uop.add = 80854
Issue.Uop.sub = 155051
Issue.Uop.mult = 8407
Issue.Uop.div = 413
Issue.Uop.effaddr = 450106
Issue.Uop.and = 56276
Issue.Uop.or = 2639
Issue.Uop.xor = 29717
Issue.Uop.not = 33
Issue.Uop.shift = 9821
Issue.Uop.sign = 1454
Issue.Uop.fmove = 70074
Issue.Uop.fsign = 3262
Issue.Uop.fround = 0
Issue.Uop.fadd = 22965
Issue.Uop.fsub = 7519
Issue.Uop.fcomp = 5087
Issue.Uop.fmult = 32400
Issue.Uop.fdiv = 1564
Issue.Uop.fexp = 0
Issue.Uop.flog = 716
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 36573
Issue.Uop.fpop = 36398
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 356952
Issue.Uop.store = 89892
Issue.Uop.prefetch = 0
Issue.Uop.call = 10652
Issue.Uop.ret = 10704
Issue.Uop.jump = 2810
Issue.Uop.branch = 166396
Issue.Uop.ibranch = 3556
Issue.Uop.syscall = 30
Issue.Integer = 753888
Issue.Logic = 99940
Issue.FloatingPoint = 216558
Issue.Memory = 446844
Issue.Ctrl = 194118
Issue.WndSwitch = 21356
Issue.Total = 1717431
Issue.IPC = 0.07857
Issue.DutyCycle = 0.01309

; Commit stage
Commit.Uop.nop = 5288
Commit.Uop.move = 55364
Commit.Uop.add = 76142
Commit.Uop.sub = 151766
Commit.Uop.mult = 8406
Commit.Uop.div = 410
Commit.Uop.effaddr = 426023
Commit.Uop.and = 52540
Commit.Uop.or = 2631
Commit.Uop.xor = 26478
Commit.Uop.not = 26
Commit.Uop.shift = 9715
Commit.Uop.sign = 1378
Commit.Uop.fmove = 68337
Commit.Uop.fsign = 3152
Commit.Uop.fround = 0
Commit.Uop.fadd = 22965
Commit.Uop.fsub = 7516
Commit.Uop.fcomp = 4768
Commit.Uop.fmult = 32184
Commit.Uop.fdiv = 1564
Commit.Uop.fexp = 0
Commit.Uop.flog = 712
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 35340
Commit.Uop.fpop = 35338
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 340582
Commit.Uop.store = 89892
Commit.Uop.prefetch = 0
Commit.Uop.call = 10465
Commit.Uop.ret = 10450
Commit.Uop.jump = 2554
Commit.Uop.branch = 161336
Commit.Uop.ibranch = 3556
Commit.Uop.syscall = 25
Commit.Integer = 718111
Commit.Logic = 92768
Commit.FloatingPoint = 211876
Commit.Memory = 430474
Commit.Ctrl = 188361
Commit.WndSwitch = 20915
Commit.Total = 1646903
Commit.IPC = 0.07534
Commit.DutyCycle = 0.01256

; Committed branches
Commit.Branches = 188361
Commit.Squashed = 131282
Commit.Mispred = 15252
Commit.PredAcc = 0.919

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, and integer/floating-point register file)
;    Size - Available size
;    Occupancy - Average number of occupied entries
;    Full - Number of cycles when the structure was full
;    Reads, Writes - Accesses to the structure


; Statistics for core 5 - thread 0
[ c5t0 ]

; Dispatch stage
Dispatch.Uop.nop = 5562
Dispatch.Uop.move = 19986
Dispatch.Uop.add = 26889
Dispatch.Uop.sub = 99789
Dispatch.Uop.mult = 2792
Dispatch.Uop.div = 1
Dispatch.Uop.effaddr = 238716
Dispatch.Uop.and = 35449
Dispatch.Uop.or = 718
Dispatch.Uop.xor = 27439
Dispatch.Uop.not = 0
Dispatch.Uop.shift = 2145
Dispatch.Uop.sign = 0
Dispatch.Uop.fmove = 36207
Dispatch.Uop.fsign = 1631
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 11671
Dispatch.Uop.fsub = 3890
Dispatch.Uop.fcomp = 2558
Dispatch.Uop.fmult = 16588
Dispatch.Uop.fdiv = 782
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 358
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 18380
Dispatch.Uop.fpop = 18343
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 213027
Dispatch.Uop.store = 28690
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 2842
Dispatch.Uop.ret = 2846
Dispatch.Uop.jump = 305
Dispatch.Uop.branch = 122896
Dispatch.Uop.ibranch = 0
Dispatch.Uop.syscall = 12
Dispatch.Integer = 388173
Dispatch.Logic = 65751
Dispatch.FloatingPoint = 110408
Dispatch.Memory = 241717
Dispatch.Ctrl = 128889
Dispatch.WndSwitch = 5688
Dispatch.Total = 940512
Dispatch.IPC = 0.04303
Dispatch.DutyCycle = 0.007171

; Issue stage
Issue.Uop.nop = 5555
Issue.Uop.move = 18942
Issue.Uop.add = 25845
Issue.Uop.sub = 93831
Issue.Uop.mult = 2792
Issue.Uop.div = 1
Issue.Uop.effaddr = 230526
Issue.Uop.and = 34740
Issue.Uop.or = 717
Issue.Uop.xor = 27204
Issue.Uop.not = 0
Issue.Uop.shift = 2142
Issue.Uop.sign = 0
Issue.Uop.fmove = 35145
Issue.Uop.fsign = 1631
Issue.Uop.fround = 0
Issue.Uop.fadd = 11518
Issue.Uop.fsub = 3760
Issue.Uop.fcomp = 2529
Issue.Uop.fmult = 16232
Issue.Uop.fdiv = 782
Issue.Uop.fexp = 0
Issue.Uop.flog = 358
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 18313
Issue.Uop.fpop = 18224
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 203172
Issue.Uop.store = 26640
Issue.Uop.prefetch = 0
Issue.Uop.call = 2796
Issue.Uop.ret = 2779
Issue.Uop.jump = 297
Issue.Uop.branch = 117223
Issue.Uop.ibranch = 0
Issue.Uop.syscall = 12
Issue.Integer = 371937
Issue.Logic = 64803
Issue.FloatingPoint = 108492
Issue.Memory = 229812
Issue.Ctrl = 123095
Issue.WndSwitch = 5575
Issue.Total = 903706
Issue.IPC = 0.04134
Issue.DutyCycle = 0.006891

; Commit stage
Commit.Uop.nop = 5095
Commit.Uop.move = 17966
Commit.Uop.add = 24934
Commit.Uop.sub = 92002
Commit.Uop.mult = 2792
Commit.Uop.div = 1
Commit.Uop.effaddr = 215366
Commit.Uop.and = 31361
Commit.Uop.or = 717
Commit.Uop.xor = 24248
Commit.Uop.not = 0
Commit.Uop.shift = 2142
Commit.Uop.sign = 0
Commit.Uop.fmove = 34295
Commit.Uop.fsign = 1576
Commit.Uop.fround = 0
Commit.Uop.fadd = 11518
Commit.Uop.fsub = 3758
Commit.Uop.fcomp = 2384
Commit.Uop.fmult = 16127
Commit.Uop.fdiv = 782
Commit.Uop.fexp = 0
Commit.Uop.flog = 356
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 17706
Commit.Uop.fpop = 17704
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 192625
Commit.Uop.store = 26640
Commit.Uop.prefetch = 0
Commit.Uop.call = 2759
Commit.Uop.ret = 2750
Commit.Uop.jump = 234
Commit.Uop.branch = 113027
Commit.Uop.ibranch = 0
Commit.Uop.syscall = 10
Commit.Integer = 353061
Commit.Logic = 58468
Commit.FloatingPoint = 106206
Commit.Memory = 219265
Commit.Ctrl = 118770
Commit.WndSwitch = 5509
Commit.Total = 860875
Commit.IPC = 0.03938
Commit.DutyCycle = 0.006564

; Committed branches
Commit.Branches = 118770
Commit.Squashed = 79616
Commit.Mispred = 8336
Commit.PredAcc = 0.9298

; Structure statistics (reorder buffer, instruction queue, load-store queue,
; integer/floating-point register file, and renaming table)
ROB.Size = 32
ROB.Full = 0
ROB.Reads = 860875
ROB.Writes = 940512
IQ.Size = 32
IQ.Full = 0
IQ.Reads = 673894
IQ.Writes = 698795
IQ.WakeupAccesses = 896354
LSQ.Size = 26
LSQ.Full = 0
LSQ.Reads = 229812
LSQ.Writes = 241717
RF_Int.Size = 32
RF_Int.Full = 0
RF_Int.Reads = 1069770
RF_Int.Writes = 645718
RF_Fp.Size = 32
RF_Fp.Full = 0
RF_Fp.Reads = 75675
RF_Fp.Writes = 65195
RAT.IntReads = 1118597
RAT.IntWrites = 554673
RAT.FpReads = 77687
RAT.FpWrites = 67074
BTB.Reads = 65457
BTB.Writes = 118770


; Statistics for core 5 - thread 1
[ c5t1 ]

; Dispatch stage
Dispatch.Uop.nop = 527
Dispatch.Uop.move = 40761
Dispatch.Uop.add = 56834
Dispatch.Uop.sub = 63306
Dispatch.Uop.mult = 5681
Dispatch.Uop.div = 415
Dispatch.Uop.effaddr = 223837
Dispatch.Uop.and = 22457
Dispatch.Uop.or = 1938
Dispatch.Uop.xor = 2572
Dispatch.Uop.not = 38
Dispatch.Uop.shift = 7820
Dispatch.Uop.sign = 1475
Dispatch.Uop.fmove = 36004
Dispatch.Uop.fsign = 1634
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 11598
Dispatch.Uop.fsub = 3895
Dispatch.Uop.fcomp = 2564
Dispatch.Uop.fmult = 16526
Dispatch.Uop.fdiv = 782
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 358
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 18331
Dispatch.Uop.fpop = 18286
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 157737
Dispatch.Uop.store = 67373
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 7964
Dispatch.Uop.ret = 8568
Dispatch.Uop.jump = 2549
Dispatch.Uop.branch = 51510
Dispatch.Uop.ibranch = 4334
Dispatch.Uop.syscall = 20
Dispatch.Integer = 390834
Dispatch.Logic = 36300
Dispatch.FloatingPoint = 109978
Dispatch.Memory = 225110
Dispatch.Ctrl = 74925
Dispatch.WndSwitch = 16532
Dispatch.Total = 837694
Dispatch.IPC = 0.03832
Dispatch.DutyCycle = 0.006387

; Issue stage
Issue.Uop.nop = 498
Issue.Uop.move = 40115
Issue.Uop.add = 55009
Issue.Uop.sub = 61220
Issue.Uop.mult = 5615
Issue.Uop.div = 412
Issue.Uop.effaddr = 219580
Issue.Uop.and = 21536
Issue.Uop.or = 1922
Issue.Uop.xor = 2513
Issue.Uop.not = 33
Issue.Uop.shift = 7679
Issue.Uop.sign = 1454
Issue.Uop.fmove = 34929
Issue.Uop.fsign = 1631
Issue.Uop.fround = 0
Issue.Uop.fadd = 11447
Issue.Uop.fsub = 3759
Issue.Uop.fcomp = 2558
Issue.Uop.fmult = 16168
Issue.Uop.fdiv = 782
Issue.Uop.fexp = 0
Issue.Uop.flog = 358
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 18260
Issue.Uop.fpop = 18174
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 153780
Issue.Uop.store = 63252
Issue.Uop.prefetch = 0
Issue.Uop.call = 7856
Issue.Uop.ret = 7925
Issue.Uop.jump = 2513
Issue.Uop.branch = 49173
Issue.Uop.ibranch = 3556
Issue.Uop.syscall = 18
Issue.Integer = 381951
Issue.Logic = 35137
Issue.FloatingPoint = 108066
Issue.Memory = 217032
Issue.Ctrl = 71023
Issue.WndSwitch = 15781
Issue.Total = 813725
Issue.IPC = 0.03723
Issue.DutyCycle = 0.006204

; Commit stage
Commit.Uop.nop = 193
Commit.Uop.move = 37398
Commit.Uop.add = 51208
Commit.Uop.sub = 59764
Commit.Uop.mult = 5614
Commit.Uop.div = 409
Commit.Uop.effaddr = 210657
Commit.Uop.and = 21179
Commit.Uop.or = 1914
Commit.Uop.xor = 2230
Commit.Uop.not = 26
Commit.Uop.shift = 7573
Commit.Uop.sign = 1378
Commit.Uop.fmove = 34042
Commit.Uop.fsign = 1576
Commit.Uop.fround = 0
Commit.Uop.fadd = 11447
Commit.Uop.fsub = 3758
Commit.Uop.fcomp = 2384
Commit.Uop.fmult = 16057
Commit.Uop.fdiv = 782
Commit.Uop.fexp = 0
Commit.Uop.flog = 356
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 17634
Commit.Uop.fpop = 17634
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 147957
Commit.Uop.store = 63252
Commit.Uop.prefetch = 0
Commit.Uop.call = 7706
Commit.Uop.ret = 7700
Commit.Uop.jump = 2320
Commit.Uop.branch = 48309
Commit.Uop.ibranch = 3556
Commit.Uop.syscall = 15
Commit.Integer = 365050
Commit.Logic = 34300
Commit.FloatingPoint = 105670
Commit.Memory = 211209
Commit.Ctrl = 69591
Commit.WndSwitch = 15406
Commit.Total = 786028
Commit.IPC = 0.03596
Commit.DutyCycle = 0.005993

; Committed branches
Commit.Branches = 69591
Commit.Squashed = 51666
Commit.Mispred = 6916
Commit.PredAcc = 0.9006

; Structure statistics (reorder buffer, instruction queue, load-store queue,
; integer/floating-point register file, and renaming table)
ROB.Size = 32
ROB.Full = 0
ROB.Reads = 786028
ROB.Writes = 837694
IQ.Size = 32
IQ.Full = 0
IQ.Reads = 596693
IQ.Writes = 612584
IQ.WakeupAccesses = 809157
LSQ.Size = 26
LSQ.Full = 0
LSQ.Reads = 217032
LSQ.Writes = 225110
RF_Int.Size = 32
RF_Int.Full = 0
RF_Int.Reads = 857623
RF_Int.Writes = 578544
RF_Fp.Size = 32
RF_Fp.Full = 0
RF_Fp.Reads = 75397
RF_Fp.Writes = 65044
RAT.IntReads = 887082
RAT.IntWrites = 549584
RAT.FpReads = 77379
RAT.FpWrites = 66896
BTB.Reads = 79032
BTB.Writes = 69591


; Statistics for core 6
[ c6 ]

; Functional unit pool
;    Accesses - Number of uops issued to a f.u.
;    Denied - Number of requests denied due to busy f.u.
;    WaitingTime - Average number of waiting cycles to reserve f.u.
fu.IntAdd.Accesses = 141999
fu.IntAdd.Denied = 141999
fu.IntAdd.WaitingTime = 0.01449
fu.IntMult.Accesses = 6074
fu.IntMult.Denied = 6074
fu.IntMult.WaitingTime = 0.02585
fu.IntDiv.Accesses = 3
fu.IntDiv.Denied = 3
fu.IntDiv.WaitingTime = 0
fu.EffAddr.Accesses = 308249
fu.EffAddr.Denied = 308249
fu.EffAddr.WaitingTime = 1.458
fu.Logic.Accesses = 31253
fu.Logic.Denied = 31253
fu.Logic.WaitingTime = 0.00016
fu.FloatSimple.Accesses = 4412
fu.FloatSimple.Denied = 4412
fu.FloatSimple.WaitingTime = 0.02924
fu.FloatAdd.Accesses = 34055
fu.FloatAdd.Denied = 34055
fu.FloatAdd.WaitingTime = 0.07397
fu.FloatComp.Accesses = 6817
fu.FloatComp.Denied = 6817
fu.FloatComp.WaitingTime = 0.005574
fu.FloatMult.Accesses = 38996
fu.FloatMult.Denied = 38996
fu.FloatMult.WaitingTime = 1.519
fu.FloatDiv.Accesses = 1570
fu.FloatDiv.Denied = 1570
fu.FloatDiv.WaitingTime = 0.1064
fu.FloatComplex.Accesses = 1870
fu.FloatComplex.Denied = 1870
fu.FloatComplex.WaitingTime = 0.01765
fu.XMMIntAdd.Accesses = 0
fu.XMMIntAdd.Denied = 0
fu.XMMIntAdd.WaitingTime = 0
fu.XMMIntMult.Accesses = 0
fu.XMMIntMult.Denied = 0
fu.XMMIntMult.WaitingTime = 0
fu.XMMIntDiv.Accesses = 0
fu.XMMIntDiv.Denied = 0
fu.XMMIntDiv.WaitingTime = 0
fu.XMMLogic.Accesses = 0
fu.XMMLogic.Denied = 0
fu.XMMLogic.WaitingTime = 0
fu.XMMFloatAdd.Accesses = 0
fu.XMMFloatAdd.Denied = 0
fu.XMMFloatAdd.WaitingTime = 0
fu.XMMFloatComp.Accesses = 0
fu.XMMFloatComp.Denied = 0
fu.XMMFloatComp.WaitingTime = 0
fu.XMMFloatMult.Accesses = 0
fu.XMMFloatMult.Denied = 0
fu.XMMFloatMult.WaitingTime = 0
fu.XMMFloatDiv.Accesses = 0
fu.XMMFloatDiv.Denied = 0
fu.XMMFloatDiv.WaitingTime = 0
fu.XMMFloatConv.Accesses = 0
fu.XMMFloatConv.Denied = 0
fu.XMMFloatConv.WaitingTime = 0
fu.XMMFloatComplex.Accesses = 0
fu.XMMFloatComplex.Denied = 0
fu.XMMFloatComplex.WaitingTime = 0

; Dispatch slots usage (sum = cycles * dispatch width)
;    used - dispatch slot was used by a non-spec uop
;    spec - used by a mispeculated uop
;    ctx - no context allocated to thread
;    uopq,rob,iq,lsq,rename - no space in structure
Dispatch.Stall.used = 1173375
Dispatch.Stall.spec = 41493
Dispatch.Stall.uop_queue = 5937636
Dispatch.Stall.rob = 6261192
Dispatch.Stall.iq = 0
Dispatch.Stall.lsq = 30194
Dispatch.Stall.rename = 117696749
Dispatch.Stall.ctx = 11057

; Dispatch stage
Dispatch.Uop.nop = 755
Dispatch.Uop.move = 30656
Dispatch.Uop.add = 69022
Dispatch.Uop.sub = 75852
Dispatch.Uop.mult = 6075
Dispatch.Uop.div = 3
Dispatch.Uop.effaddr = 312023
Dispatch.Uop.and = 20996
Dispatch.Uop.or = 1513
Dispatch.Uop.xor = 2828
Dispatch.Uop.not = 11
Dispatch.Uop.shift = 5876
Dispatch.Uop.sign = 749
Dispatch.Uop.fmove = 101824
Dispatch.Uop.fsign = 3837
Dispatch.Uop.fround = 578
Dispatch.Uop.fadd = 26239
Dispatch.Uop.fsub = 8390
Dispatch.Uop.fcomp = 6891
Dispatch.Uop.fmult = 39768
Dispatch.Uop.fdiv = 1571
Dispatch.Uop.fexp = 1152
Dispatch.Uop.flog = 716
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 2
Dispatch.Uop.fpush = 47621
Dispatch.Uop.fpop = 47434
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 238094
Dispatch.Uop.store = 82277
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 8967
Dispatch.Uop.ret = 8911
Dispatch.Uop.jump = 1234
Dispatch.Uop.branch = 62975
Dispatch.Uop.ibranch = 0
Dispatch.Uop.syscall = 28
Dispatch.Integer = 493631
Dispatch.Logic = 31973
Dispatch.FloatingPoint = 286023
Dispatch.Memory = 320371
Dispatch.Ctrl = 82087
Dispatch.WndSwitch = 17878
Dispatch.Total = 1214868
Dispatch.IPC = 0.05558
Dispatch.DutyCycle = 0.009263

; Issue stage
Issue.Uop.nop = 742
Issue.Uop.move = 30247
Issue.Uop.add = 67527
Issue.Uop.sub = 74472
Issue.Uop.mult = 6074
Issue.Uop.div = 3
Issue.Uop.effaddr = 308249
Issue.Uop.and = 20309
Issue.Uop.or = 1507
Issue.Uop.xor = 2824
Issue.Uop.not = 11
Issue.Uop.shift = 5853
Issue.Uop.sign = 749
Issue.Uop.fmove = 99445
Issue.Uop.fsign = 3835
Issue.Uop.fround = 577
Issue.Uop.fadd = 25928
Issue.Uop.fsub = 8127
Issue.Uop.fcomp = 6817
Issue.Uop.fmult = 38996
Issue.Uop.fdiv = 1570
Issue.Uop.fexp = 1152
Issue.Uop.flog = 716
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 2
Issue.Uop.fpush = 47393
Issue.Uop.fpop = 47174
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 234521
Issue.Uop.store = 78683
Issue.Uop.prefetch = 0
Issue.Uop.call = 8843
Issue.Uop.ret = 8771
Issue.Uop.jump = 1199
Issue.Uop.branch = 61675
Issue.Uop.ibranch = 0
Issue.Uop.syscall = 28
Issue.Integer = 486572
Issue.Logic = 31253
Issue.FloatingPoint = 281732
Issue.Memory = 313204
Issue.Ctrl = 80488
Issue.WndSwitch = 17614
Issue.Total = 1194019
Issue.IPC = 0.05462
Issue.DutyCycle = 0.009104

; Commit stage
Commit.Uop.nop = 306
Commit.Uop.move = 29745
Commit.Uop.add = 66845
Commit.Uop.sub = 74021
Commit.Uop.mult = 6074
Commit.Uop.div = 3
Commit.Uop.effaddr = 300326
Commit.Uop.and = 20205
Commit.Uop.or = 1501
Commit.Uop.xor = 2801
Commit.Uop.not = 5
Commit.Uop.shift = 5826
Commit.Uop.sign = 705
Commit.Uop.fmove = 97611
Commit.Uop.fsign = 3728
Commit.Uop.fround = 576
Commit.Uop.fadd = 25928
Commit.Uop.fsub = 8124
Commit.Uop.fcomp = 6530
Commit.Uop.fmult = 38752
Commit.Uop.fdiv = 1570
Commit.Uop.fexp = 1152
Commit.Uop.flog = 712
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 2
Commit.Uop.fpush = 46020
Commit.Uop.fpop = 46017
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 229579
Commit.Uop.store = 78683
Commit.Uop.prefetch = 0
Commit.Uop.call = 8719
Commit.Uop.ret = 8699
Commit.Uop.jump = 1074
Commit.Uop.branch = 61481
Commit.Uop.ibranch = 0
Commit.Uop.syscall = 23
Commit.Integer = 477014
Commit.Logic = 31043
Commit.FloatingPoint = 276722
Commit.Memory = 308262
Commit.Ctrl = 79973
Commit.WndSwitch = 17418
Commit.Total = 1173343
Commit.IPC = 0.05368
Commit.DutyCycle = 0.008946

; Committed branches
Commit.Branches = 79973
Commit.Squashed = 41493
Commit.Mispred = 4003
Commit.PredAcc = 0.9499

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, and integer/floating-point register file)
;    Size - Available size
;    Occupancy - Average number of occupied entries
;    Full - Number of cycles when the structure was full
;    Reads, Writes - Accesses to the structure


; Statistics for core 6 - thread 0
[ c6t0 ]

; Dispatch stage
Dispatch.Uop.nop = 220
Dispatch.Uop.move = 14651
Dispatch.Uop.add = 30611
Dispatch.Uop.sub = 38924
Dispatch.Uop.mult = 2756
Dispatch.Uop.div = 2
Dispatch.Uop.effaddr = 150948
Dispatch.Uop.and = 9068
Dispatch.Uop.or = 722
Dispatch.Uop.xor = 1814
Dispatch.Uop.not = 1
Dispatch.Uop.shift = 2716
Dispatch.Uop.sign = 749
Dispatch.Uop.fmove = 36239
Dispatch.Uop.fsign = 1628
Dispatch.Uop.fround = 1
Dispatch.Uop.fadd = 11816
Dispatch.Uop.fsub = 3887
Dispatch.Uop.fcomp = 2558
Dispatch.Uop.fmult = 16742
Dispatch.Uop.fdiv = 782
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 358
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 18520
Dispatch.Uop.fpop = 18461
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 117315
Dispatch.Uop.store = 39749
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 4118
Dispatch.Uop.ret = 4079
Dispatch.Uop.jump = 198
Dispatch.Uop.branch = 30973
Dispatch.Uop.ibranch = 0
Dispatch.Uop.syscall = 12
Dispatch.Integer = 237892
Dispatch.Logic = 15070
Dispatch.FloatingPoint = 110992
Dispatch.Memory = 157064
Dispatch.Ctrl = 39368
Dispatch.WndSwitch = 8197
Dispatch.Total = 560618
Dispatch.IPC = 0.02565
Dispatch.DutyCycle = 0.004275

; Issue stage
Issue.Uop.nop = 215
Issue.Uop.move = 14468
Issue.Uop.add = 29910
Issue.Uop.sub = 38353
Issue.Uop.mult = 2756
Issue.Uop.div = 2
Issue.Uop.effaddr = 149148
Issue.Uop.and = 8783
Issue.Uop.or = 722
Issue.Uop.xor = 1812
Issue.Uop.not = 1
Issue.Uop.shift = 2714
Issue.Uop.sign = 749
Issue.Uop.fmove = 35124
Issue.Uop.fsign = 1628
Issue.Uop.fround = 0
Issue.Uop.fadd = 11648
Issue.Uop.fsub = 3759
Issue.Uop.fcomp = 2554
Issue.Uop.fmult = 16371
Issue.Uop.fdiv = 782
Issue.Uop.fexp = 0
Issue.Uop.flog = 358
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 18418
Issue.Uop.fpop = 18344
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 115648
Issue.Uop.store = 37804
Issue.Uop.prefetch = 0
Issue.Uop.call = 4041
Issue.Uop.ret = 4014
Issue.Uop.jump = 194
Issue.Uop.branch = 30448
Issue.Uop.ibranch = 0
Issue.Uop.syscall = 12
Issue.Integer = 234637
Issue.Logic = 14781
Issue.FloatingPoint = 108986
Issue.Memory = 153452
Issue.Ctrl = 38697
Issue.WndSwitch = 8055
Issue.Total = 550780
Issue.IPC = 0.0252
Issue.DutyCycle = 0.0042

; Commit stage
Commit.Uop.nop = 29
Commit.Uop.move = 14284
Commit.Uop.add = 29625
Commit.Uop.sub = 38168
Commit.Uop.mult = 2756
Commit.Uop.div = 2
Commit.Uop.effaddr = 145253
Commit.Uop.and = 8761
Commit.Uop.or = 721
Commit.Uop.xor = 1808
Commit.Uop.not = 0
Commit.Uop.shift = 2707
Commit.Uop.sign = 705
Commit.Uop.fmove = 34261
Commit.Uop.fsign = 1576
Commit.Uop.fround = 0
Commit.Uop.fadd = 11648
Commit.Uop.fsub = 3758
Commit.Uop.fcomp = 2384
Commit.Uop.fmult = 16247
Commit.Uop.fdiv = 782
Commit.Uop.fexp = 0
Commit.Uop.flog = 356
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 17785
Commit.Uop.fpop = 17783
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 113391
Commit.Uop.store = 37804
Commit.Uop.prefetch = 0
Commit.Uop.call = 3986
Commit.Uop.ret = 3980
Commit.Uop.jump = 148
Commit.Uop.branch = 30385
Commit.Uop.ibranch = 0
Commit.Uop.syscall = 8
Commit.Integer = 230088
Commit.Logic = 14702
Commit.FloatingPoint = 106580
Commit.Memory = 151195
Commit.Ctrl = 38499
Commit.WndSwitch = 7966
Commit.Total = 541101
Commit.IPC = 0.02475
Commit.DutyCycle = 0.004126

; Committed branches
Commit.Branches = 38499
Commit.Squashed = 19499
Commit.Mispred = 1956
Commit.PredAcc = 0.9492

; Structure statistics (reorder buffer, instruction queue, load-store queue,
; integer/floating-point register file, and renaming table)
ROB.Size = 32
ROB.Full = 0
ROB.Reads = 541101
ROB.Writes = 560618
IQ.Size = 32
IQ.Full = 0
IQ.Reads = 397328
IQ.Writes = 403554
IQ.WakeupAccesses = 549409
LSQ.Size = 26
LSQ.Full = 0
LSQ.Reads = 153452
LSQ.Writes = 157064
RF_Int.Size = 32
RF_Int.Full = 0
RF_Int.Reads = 543864
RF_Int.Writes = 373904
RF_Fp.Size = 32
RF_Fp.Full = 0
RF_Fp.Reads = 76003
RF_Fp.Writes = 65647
RAT.IntReads = 555241
RAT.IntWrites = 351738
RAT.FpReads = 78037
RAT.FpWrites = 67543
BTB.Reads = 35112
BTB.Writes = 38499


; Statistics for core 6 - thread 1
[ c6t1 ]

; Dispatch stage
Dispatch.Uop.nop = 535
Dispatch.Uop.move = 16005
Dispatch.Uop.add = 38411
Dispatch.Uop.sub = 36928
Dispatch.Uop.mult = 3319
Dispatch.Uop.div = 1
Dispatch.Uop.effaddr = 161075
Dispatch.Uop.and = 11928
Dispatch.Uop.or = 791
Dispatch.Uop.xor = 1014
Dispatch.Uop.not = 10
Dispatch.Uop.shift = 3160
Dispatch.Uop.sign = 0
Dispatch.Uop.fmove = 65585
Dispatch.Uop.fsign = 2209
Dispatch.Uop.fround = 577
Dispatch.Uop.fadd = 14423
Dispatch.Uop.fsub = 4503
Dispatch.Uop.fcomp = 4333
Dispatch.Uop.fmult = 23026
Dispatch.Uop.fdiv = 789
Dispatch.Uop.fexp = 1152
Dispatch.Uop.flog = 358
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 2
Dispatch.Uop.fpush = 29101
Dispatch.Uop.fpop = 28973
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 120779
Dispatch.Uop.store = 42528
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 4849
Dispatch.Uop.ret = 4832
Dispatch.Uop.jump = 1036
Dispatch.Uop.branch = 32002
Dispatch.Uop.ibranch = 0
Dispatch.Uop.syscall = 16
Dispatch.Integer = 255739
Dispatch.Logic = 16903
Dispatch.FloatingPoint = 175031
Dispatch.Memory = 163307
Dispatch.Ctrl = 42719
Dispatch.WndSwitch = 9681
Dispatch.Total = 654250
Dispatch.IPC = 0.02993
Dispatch.DutyCycle = 0.004988

; Issue stage
Issue.Uop.nop = 527
Issue.Uop.move = 15779
Issue.Uop.add = 37617
Issue.Uop.sub = 36119
Issue.Uop.mult = 3318
Issue.Uop.div = 1
Issue.Uop.effaddr = 159101
Issue.Uop.and = 11526
Issue.Uop.or = 785
Issue.Uop.xor = 1012
Issue.Uop.not = 10
Issue.Uop.shift = 3139
Issue.Uop.sign = 0
Issue.Uop.fmove = 64321
Issue.Uop.fsign = 2207
Issue.Uop.fround = 577
Issue.Uop.fadd = 14280
Issue.Uop.fsub = 4368
Issue.Uop.fcomp = 4263
Issue.Uop.fmult = 22625
Issue.Uop.fdiv = 788
Issue.Uop.fexp = 1152
Issue.Uop.flog = 358
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 2
Issue.Uop.fpush = 28975
Issue.Uop.fpop = 28830
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 118873
Issue.Uop.store = 40879
Issue.Uop.prefetch = 0
Issue.Uop.call = 4802
Issue.Uop.ret = 4757
Issue.Uop.jump = 1005
Issue.Uop.branch = 31227
Issue.Uop.ibranch = 0
Issue.Uop.syscall = 16
Issue.Integer = 251935
Issue.Logic = 16472
Issue.FloatingPoint = 172746
Issue.Memory = 159752
Issue.Ctrl = 41791
Issue.WndSwitch = 9559
Issue.Total = 643239
Issue.IPC = 0.02943
Issue.DutyCycle = 0.004905

; Commit stage
Commit.Uop.nop = 277
Commit.Uop.move = 15461
Commit.Uop.add = 37220
Commit.Uop.sub = 35853
Commit.Uop.mult = 3318
Commit.Uop.div = 1
Commit.Uop.effaddr = 155073
Commit.Uop.and = 11444
Commit.Uop.or = 780
Commit.Uop.xor = 993
Commit.Uop.not = 5
Commit.Uop.shift = 3119
Commit.Uop.sign = 0
Commit.Uop.fmove = 63350
Commit.Uop.fsign = 2152
Commit.Uop.fround = 576
Commit.Uop.fadd = 14280
Commit.Uop.fsub = 4366
Commit.Uop.fcomp = 4146
Commit.Uop.fmult = 22505
Commit.Uop.fdiv = 788
Commit.Uop.fexp = 1152
Commit.Uop.flog = 356
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 2
Commit.Uop.fpush = 28235
Commit.Uop.fpop = 28234
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 116188
Commit.Uop.store = 40879
Commit.Uop.prefetch = 0
Commit.Uop.call = 4733
Commit.Uop.ret = 4719
Commit.Uop.jump = 926
Commit.Uop.branch = 31096
Commit.Uop.ibranch = 0
Commit.Uop.syscall = 15
Commit.Integer = 246926
Commit.Logic = 16341
Commit.FloatingPoint = 170142
Commit.Memory = 157067
Commit.Ctrl = 41474
Commit.WndSwitch = 9452
Commit.Total = 632242
Commit.IPC = 0.02892
Commit.DutyCycle = 0.004821

; Committed branches
Commit.Branches = 41474
Commit.Squashed = 21994
Commit.Mispred = 2047
Commit.PredAcc = 0.9506

; Structure statistics (reorder buffer, instruction queue, load-store queue,
; integer/floating-point register file, and renaming table)
ROB.Size = 32
ROB.Full = 0
ROB.Reads = 632242
ROB.Writes = 654250
IQ.Size = 32
IQ.Full = 0
IQ.Reads = 483487
IQ.Writes = 490943
IQ.WakeupAccesses = 641891
LSQ.Size = 26
LSQ.Full = 0
LSQ.Reads = 159752
LSQ.Writes = 163307
RF_Int.Size = 32
RF_Int.Full = 0
RF_Int.Reads = 602814
RF_Int.Writes = 410753
RF_Fp.Size = 32
RF_Fp.Full = 0
RF_Fp.Reads = 115723
RF_Fp.Writes = 95578
RAT.IntReads = 615102
RAT.IntWrites = 387148
RAT.FpReads = 117977
RAT.FpWrites = 97821
BTB.Reads = 41045
BTB.Writes = 41474


; Statistics for core 7
[ c7 ]

; Functional unit pool
;    Accesses - Number of uops issued to a f.u.
;    Denied - Number of requests denied due to busy f.u.
;    WaitingTime - Average number of waiting cycles to reserve f.u.
fu.IntAdd.Accesses = 152523
fu.IntAdd.Denied = 152523
fu.IntAdd.WaitingTime = 0.01574
fu.IntMult.Accesses = 7992
fu.IntMult.Denied = 7992
fu.IntMult.WaitingTime = 0.02903
fu.IntDiv.Accesses = 4
fu.IntDiv.Denied = 4
fu.IntDiv.WaitingTime = 0
fu.EffAddr.Accesses = 325108
fu.EffAddr.Denied = 325108
fu.EffAddr.WaitingTime = 1.456
fu.Logic.Accesses = 33915
fu.Logic.Denied = 33915
fu.Logic.WaitingTime = 5.897e-05
fu.FloatSimple.Accesses = 5572
fu.FloatSimple.Denied = 5572
fu.FloatSimple.WaitingTime = 0.04523
fu.FloatAdd.Accesses = 37334
fu.FloatAdd.Denied = 37334
fu.FloatAdd.WaitingTime = 0.09541
fu.FloatComp.Accesses = 8625
fu.FloatComp.Denied = 8625
fu.FloatComp.WaitingTime = 0.05183
fu.FloatMult.Accesses = 45617
fu.FloatMult.Denied = 45617
fu.FloatMult.WaitingTime = 2.015
fu.FloatDiv.Accesses = 1578
fu.FloatDiv.Denied = 1578
fu.FloatDiv.WaitingTime = 0.2459
fu.FloatComplex.Accesses = 3025
fu.FloatComplex.Denied = 3025
fu.FloatComplex.WaitingTime = 0.09355
fu.XMMIntAdd.Accesses = 0
fu.XMMIntAdd.Denied = 0
fu.XMMIntAdd.WaitingTime = 0
fu.XMMIntMult.Accesses = 0
fu.XMMIntMult.Denied = 0
fu.XMMIntMult.WaitingTime = 0
fu.XMMIntDiv.Accesses = 0
fu.XMMIntDiv.Denied = 0
fu.XMMIntDiv.WaitingTime = 0
fu.XMMLogic.Accesses = 0
fu.XMMLogic.Denied = 0
fu.XMMLogic.WaitingTime = 0
fu.XMMFloatAdd.Accesses = 0
fu.XMMFloatAdd.Denied = 0
fu.XMMFloatAdd.WaitingTime = 0
fu.XMMFloatComp.Accesses = 0
fu.XMMFloatComp.Denied = 0
fu.XMMFloatComp.WaitingTime = 0
fu.XMMFloatMult.Accesses = 0
fu.XMMFloatMult.Denied = 0
fu.XMMFloatMult.WaitingTime = 0
fu.XMMFloatDiv.Accesses = 0
fu.XMMFloatDiv.Denied = 0
fu.XMMFloatDiv.WaitingTime = 0
fu.XMMFloatConv.Accesses = 0
fu.XMMFloatConv.Denied = 0
fu.XMMFloatConv.WaitingTime = 0
fu.XMMFloatComplex.Accesses = 0
fu.XMMFloatComplex.Denied = 0
fu.XMMFloatComplex.WaitingTime = 0

; Dispatch slots usage (sum = cycles * dispatch width)
;    used - dispatch slot was used by a non-spec uop
;    spec - used by a mispeculated uop
;    ctx - no context allocated to thread
;    uopq,rob,iq,lsq,rename - no space in structure
Dispatch.Stall.used = 1291341
Dispatch.Stall.spec = 42918
Dispatch.Stall.uop_queue = 5378477
Dispatch.Stall.rob = 7286776
Dispatch.Stall.iq = 0
Dispatch.Stall.lsq = 68570
Dispatch.Stall.rename = 117078186
Dispatch.Stall.ctx = 5428

; Dispatch stage
Dispatch.Uop.nop = 1065
Dispatch.Uop.move = 33468
Dispatch.Uop.add = 79548
Dispatch.Uop.sub = 76064
Dispatch.Uop.mult = 8000
Dispatch.Uop.div = 4
Dispatch.Uop.effaddr = 328905
Dispatch.Uop.and = 24210
Dispatch.Uop.or = 1584
Dispatch.Uop.xor = 2014
Dispatch.Uop.not = 13
Dispatch.Uop.shift = 6982
Dispatch.Uop.sign = 0
Dispatch.Uop.fmove = 131740
Dispatch.Uop.fsign = 4421
Dispatch.Uop.fround = 1153
Dispatch.Uop.fadd = 28924
Dispatch.Uop.fsub = 9019
Dispatch.Uop.fcomp = 8678
Dispatch.Uop.fmult = 46544
Dispatch.Uop.fdiv = 1580
Dispatch.Uop.fexp = 2304
Dispatch.Uop.flog = 717
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 4
Dispatch.Uop.fpush = 58537
Dispatch.Uop.fpop = 58414
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 245471
Dispatch.Uop.store = 87781
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 10057
Dispatch.Uop.ret = 9977
Dispatch.Uop.jump = 2047
Dispatch.Uop.branch = 65009
Dispatch.Uop.ibranch = 0
Dispatch.Uop.syscall = 25
Dispatch.Integer = 525989
Dispatch.Logic = 34803
Dispatch.FloatingPoint = 352035
Dispatch.Memory = 333252
Dispatch.Ctrl = 87090
Dispatch.WndSwitch = 20034
Dispatch.Total = 1334259
Dispatch.IPC = 0.06104
Dispatch.DutyCycle = 0.01017

; Issue stage
Issue.Uop.nop = 1050
Issue.Uop.move = 33041
Issue.Uop.add = 78059
Issue.Uop.sub = 74464
Issue.Uop.mult = 7992
Issue.Uop.div = 4
Issue.Uop.effaddr = 325108
Issue.Uop.and = 23383
Issue.Uop.or = 1571
Issue.Uop.xor = 2005
Issue.Uop.not = 13
Issue.Uop.shift = 6943
Issue.Uop.sign = 0
Issue.Uop.fmove = 129263
Issue.Uop.fsign = 4420
Issue.Uop.fround = 1152
Issue.Uop.fadd = 28585
Issue.Uop.fsub = 8749
Issue.Uop.fcomp = 8625
Issue.Uop.fmult = 45617
Issue.Uop.fdiv = 1578
Issue.Uop.fexp = 2304
Issue.Uop.flog = 717
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 4
Issue.Uop.fpush = 58266
Issue.Uop.fpop = 58136
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 241826
Issue.Uop.store = 84478
Issue.Uop.prefetch = 0
Issue.Uop.call = 9896
Issue.Uop.ret = 9829
Issue.Uop.jump = 2012
Issue.Uop.branch = 63505
Issue.Uop.ibranch = 0
Issue.Uop.syscall = 25
Issue.Integer = 518668
Issue.Logic = 33915
Issue.FloatingPoint = 347416
Issue.Memory = 326304
Issue.Ctrl = 85242
Issue.WndSwitch = 19725
Issue.Total = 1312620
Issue.IPC = 0.06005
Issue.DutyCycle = 0.01001

; Commit stage
Commit.Uop.nop = 552
Commit.Uop.move = 32507
Commit.Uop.add = 77253
Commit.Uop.sub = 73991
Commit.Uop.mult = 7992
Commit.Uop.div = 4
Commit.Uop.effaddr = 317344
Commit.Uop.and = 23239
Commit.Uop.or = 1564
Commit.Uop.xor = 1977
Commit.Uop.not = 2
Commit.Uop.shift = 6911
Commit.Uop.sign = 0
Commit.Uop.fmove = 127309
Commit.Uop.fsign = 4312
Commit.Uop.fround = 1152
Commit.Uop.fadd = 28578
Commit.Uop.fsub = 8746
Commit.Uop.fcomp = 8304
Commit.Uop.fmult = 45381
Commit.Uop.fdiv = 1578
Commit.Uop.fexp = 2304
Commit.Uop.flog = 714
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 4
Commit.Uop.fpush = 56843
Commit.Uop.fpop = 56840
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 236699
Commit.Uop.store = 84478
Commit.Uop.prefetch = 0
Commit.Uop.call = 9791
Commit.Uop.ret = 9765
Commit.Uop.jump = 1867
Commit.Uop.branch = 63290
Commit.Uop.ibranch = 0
Commit.Uop.syscall = 23
Commit.Integer = 509091
Commit.Logic = 33693
Commit.FloatingPoint = 342065
Commit.Memory = 321177
Commit.Ctrl = 84713
Commit.WndSwitch = 19556
Commit.Total = 1291314
Commit.IPC = 0.05908
Commit.DutyCycle = 0.009846

; Committed branches
Commit.Branches = 84713
Commit.Squashed = 42918
Commit.Mispred = 4039
Commit.PredAcc = 0.9523

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, and integer/floating-point register file)
;    Size - Available size
;    Occupancy - Average number of occupied entries
;    Full - Number of cycles when the structure was full
;    Reads, Writes - Accesses to the structure


; Statistics for core 7 - thread 0
[ c7t0 ]

; Dispatch stage
Dispatch.Uop.nop = 555
Dispatch.Uop.move = 16471
Dispatch.Uop.add = 39498
Dispatch.Uop.sub = 37818
Dispatch.Uop.mult = 3748
Dispatch.Uop.div = 2
Dispatch.Uop.effaddr = 164044
Dispatch.Uop.and = 12138
Dispatch.Uop.or = 790
Dispatch.Uop.xor = 1010
Dispatch.Uop.not = 7
Dispatch.Uop.shift = 3375
Dispatch.Uop.sign = 0
Dispatch.Uop.fmove = 66102
Dispatch.Uop.fsign = 2206
Dispatch.Uop.fround = 576
Dispatch.Uop.fadd = 14442
Dispatch.Uop.fsub = 4495
Dispatch.Uop.fcomp = 4333
Dispatch.Uop.fmult = 23159
Dispatch.Uop.fdiv = 789
Dispatch.Uop.fexp = 1152
Dispatch.Uop.flog = 358
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 2
Dispatch.Uop.fpush = 29207
Dispatch.Uop.fpop = 29163
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 122460
Dispatch.Uop.store = 43805
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 4959
Dispatch.Uop.ret = 4925
Dispatch.Uop.jump = 1026
Dispatch.Uop.branch = 32607
Dispatch.Uop.ibranch = 0
Dispatch.Uop.syscall = 14
Dispatch.Integer = 261581
Dispatch.Logic = 17320
Dispatch.FloatingPoint = 175984
Dispatch.Memory = 166265
Dispatch.Ctrl = 43517
Dispatch.WndSwitch = 9884
Dispatch.Total = 665236
Dispatch.IPC = 0.03043
Dispatch.DutyCycle = 0.005072

; Issue stage
Issue.Uop.nop = 547
Issue.Uop.move = 16257
Issue.Uop.add = 38746
Issue.Uop.sub = 37027
Issue.Uop.mult = 3742
Issue.Uop.div = 2
Issue.Uop.effaddr = 162185
Issue.Uop.and = 11728
Issue.Uop.or = 785
Issue.Uop.xor = 1006
Issue.Uop.not = 7
Issue.Uop.shift = 3353
Issue.Uop.sign = 0
Issue.Uop.fmove = 64878
Issue.Uop.fsign = 2206
Issue.Uop.fround = 576
Issue.Uop.fadd = 14284
Issue.Uop.fsub = 4367
Issue.Uop.fcomp = 4308
Issue.Uop.fmult = 22718
Issue.Uop.fdiv = 788
Issue.Uop.fexp = 1152
Issue.Uop.flog = 358
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 2
Issue.Uop.fpush = 29069
Issue.Uop.fpop = 29028
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 120656
Issue.Uop.store = 42175
Issue.Uop.prefetch = 0
Issue.Uop.call = 4884
Issue.Uop.ret = 4848
Issue.Uop.jump = 1010
Issue.Uop.branch = 31862
Issue.Uop.ibranch = 0
Issue.Uop.syscall = 14
Issue.Integer = 257959
Issue.Logic = 16879
Issue.FloatingPoint = 173734
Issue.Memory = 162831
Issue.Ctrl = 42604
Issue.WndSwitch = 9732
Issue.Total = 654568
Issue.IPC = 0.02995
Issue.DutyCycle = 0.004991

; Commit stage
Commit.Uop.nop = 276
Commit.Uop.move = 15998
Commit.Uop.add = 38331
Commit.Uop.sub = 36796
Commit.Uop.mult = 3742
Commit.Uop.div = 2
Commit.Uop.effaddr = 158347
Commit.Uop.and = 11665
Commit.Uop.or = 783
Commit.Uop.xor = 994
Commit.Uop.not = 2
Commit.Uop.shift = 3337
Commit.Uop.sign = 0
Commit.Uop.fmove = 63911
Commit.Uop.fsign = 2152
Commit.Uop.fround = 576
Commit.Uop.fadd = 14280
Commit.Uop.fsub = 4366
Commit.Uop.fcomp = 4146
Commit.Uop.fmult = 22612
Commit.Uop.fdiv = 788
Commit.Uop.fexp = 1152
Commit.Uop.flog = 356
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 2
Commit.Uop.fpush = 28371
Commit.Uop.fpop = 28372
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 118128
Commit.Uop.store = 42175
Commit.Uop.prefetch = 0
Commit.Uop.call = 4830
Commit.Uop.ret = 4817
Commit.Uop.jump = 936
Commit.Uop.branch = 31755
Commit.Uop.ibranch = 0
Commit.Uop.syscall = 13
Commit.Integer = 253216
Commit.Logic = 16781
Commit.FloatingPoint = 171084
Commit.Memory = 160303
Commit.Ctrl = 42338
Commit.WndSwitch = 9647
Commit.Total = 644011
Commit.IPC = 0.02946
Commit.DutyCycle = 0.00491

; Committed branches
Commit.Branches = 42338
Commit.Squashed = 21213
Commit.Mispred = 2017
Commit.PredAcc = 0.9524

; Structure statistics (reorder buffer, instruction queue, load-store queue,
; integer/floating-point register file, and renaming table)
ROB.Size = 32
ROB.Full = 0
ROB.Reads = 644011
ROB.Writes = 665236
IQ.Size = 32
IQ.Full = 0
IQ.Reads = 491737
IQ.Writes = 498971
IQ.WakeupAccesses = 653318
LSQ.Size = 26
LSQ.Full = 0
LSQ.Reads = 162831
LSQ.Writes = 166265
RF_Int.Size = 32
RF_Int.Full = 0
RF_Int.Reads = 616147
RF_Int.Writes = 419547
RF_Fp.Size = 32
RF_Fp.Full = 0
RF_Fp.Reads = 116345
RF_Fp.Writes = 95920
RAT.IntReads = 628065
RAT.IntWrites = 395239
RAT.FpReads = 118558
RAT.FpWrites = 98017
BTB.Reads = 41540
BTB.Writes = 42338


; Statistics for core 7 - thread 1
[ c7t1 ]

; Dispatch stage
Dispatch.Uop.nop = 510
Dispatch.Uop.move = 16997
Dispatch.Uop.add = 40050
Dispatch.Uop.sub = 38246
Dispatch.Uop.mult = 4252
Dispatch.Uop.div = 2
Dispatch.Uop.effaddr = 164861
Dispatch.Uop.and = 12072
Dispatch.Uop.or = 794
Dispatch.Uop.xor = 1004
Dispatch.Uop.not = 6
Dispatch.Uop.shift = 3607
Dispatch.Uop.sign = 0
Dispatch.Uop.fmove = 65638
Dispatch.Uop.fsign = 2215
Dispatch.Uop.fround = 577
Dispatch.Uop.fadd = 14482
Dispatch.Uop.fsub = 4524
Dispatch.Uop.fcomp = 4345
Dispatch.Uop.fmult = 23385
Dispatch.Uop.fdiv = 791
Dispatch.Uop.fexp = 1152
Dispatch.Uop.flog = 359
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 2
Dispatch.Uop.fpush = 29330
Dispatch.Uop.fpop = 29251
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 123011
Dispatch.Uop.store = 43976
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 5098
Dispatch.Uop.ret = 5052
Dispatch.Uop.jump = 1021
Dispatch.Uop.branch = 32402
Dispatch.Uop.ibranch = 0
Dispatch.Uop.syscall = 11
Dispatch.Integer = 264408
Dispatch.Logic = 17483
Dispatch.FloatingPoint = 176051
Dispatch.Memory = 166987
Dispatch.Ctrl = 43573
Dispatch.WndSwitch = 10150
Dispatch.Total = 669023
Dispatch.IPC = 0.03061
Dispatch.DutyCycle = 0.005101

; Issue stage
Issue.Uop.nop = 503
Issue.Uop.move = 16784
Issue.Uop.add = 39313
Issue.Uop.sub = 37437
Issue.Uop.mult = 4250
Issue.Uop.div = 2
Issue.Uop.effaddr = 162923
Issue.Uop.and = 11655
Issue.Uop.or = 786
Issue.Uop.xor = 999
Issue.Uop.not = 6
Issue.Uop.shift = 3590
Issue.Uop.sign = 0
Issue.Uop.fmove = 64385
Issue.Uop.fsign = 2214
Issue.Uop.fround = 576
Issue.Uop.fadd = 14301
Issue.Uop.fsub = 4382
Issue.Uop.fcomp = 4317
Issue.Uop.fmult = 22899
Issue.Uop.fdiv = 790
Issue.Uop.fexp = 1152
Issue.Uop.flog = 359
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 2
Issue.Uop.fpush = 29197
Issue.Uop.fpop = 29108
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 121170
Issue.Uop.store = 42303
Issue.Uop.prefetch = 0
Issue.Uop.call = 5012
Issue.Uop.ret = 4981
Issue.Uop.jump = 1002
Issue.Uop.branch = 31643
Issue.Uop.ibranch = 0
Issue.Uop.syscall = 11
Issue.Integer = 260709
Issue.Logic = 17036
Issue.FloatingPoint = 173682
Issue.Memory = 163473
Issue.Ctrl = 42638
Issue.WndSwitch = 9993
Issue.Total = 658052
Issue.IPC = 0.0301
Issue.DutyCycle = 0.005017

; Commit stage
Commit.Uop.nop = 276
Commit.Uop.move = 16509
Commit.Uop.add = 38922
Commit.Uop.sub = 37195
Commit.Uop.mult = 4250
Commit.Uop.div = 2
Commit.Uop.effaddr = 158997
Commit.Uop.and = 11574
Commit.Uop.or = 781
Commit.Uop.xor = 983
Commit.Uop.not = 0
Commit.Uop.shift = 3574
Commit.Uop.sign = 0
Commit.Uop.fmove = 63398
Commit.Uop.fsign = 2160
Commit.Uop.fround = 576
Commit.Uop.fadd = 14298
Commit.Uop.fsub = 4380
Commit.Uop.fcomp = 4158
Commit.Uop.fmult = 22769
Commit.Uop.fdiv = 790
Commit.Uop.fexp = 1152
Commit.Uop.flog = 358
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 2
Commit.Uop.fpush = 28472
Commit.Uop.fpop = 28468
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 118571
Commit.Uop.store = 42303
Commit.Uop.prefetch = 0
Commit.Uop.call = 4961
Commit.Uop.ret = 4948
Commit.Uop.jump = 931
Commit.Uop.branch = 31535
Commit.Uop.ibranch = 0
Commit.Uop.syscall = 10
Commit.Integer = 255875
Commit.Logic = 16912
Commit.FloatingPoint = 170981
Commit.Memory = 160874
Commit.Ctrl = 42375
Commit.WndSwitch = 9909
Commit.Total = 647303
Commit.IPC = 0.02961
Commit.DutyCycle = 0.004936

; Committed branches
Commit.Branches = 42375
Commit.Squashed = 21705
Commit.Mispred = 2022
Commit.PredAcc = 0.9523

; Structure statistics (reorder buffer, instruction queue, load-store queue,
; integer/floating-point register file, and renaming table)
ROB.Size = 32
ROB.Full = 0
ROB.Reads = 647303
ROB.Writes = 669023
IQ.Size = 32
IQ.Full = 0
IQ.Reads = 494579
IQ.Writes = 502036
IQ.WakeupAccesses = 656752
LSQ.Size = 26
LSQ.Full = 0
LSQ.Reads = 163473
LSQ.Writes = 166987
RF_Int.Size = 32
RF_Int.Full = 0
RF_Int.Reads = 618715
RF_Int.Writes = 422491
RF_Fp.Size = 32
RF_Fp.Full = 0
RF_Fp.Reads = 116058
RF_Fp.Writes = 96273
RAT.IntReads = 630870
RAT.IntWrites = 398598
RAT.FpReads = 118428
RAT.FpWrites = 98525
BTB.Reads = 41969
BTB.Writes = 42375

