# RISCV-pipelined-processor-without-branch
We have created and simulated a 5 stage RISC pipelined processor in Xilinx Vivado.
