{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683151657286 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683151657286 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 03 19:07:37 2023 " "Processing started: Wed May 03 19:07:37 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683151657286 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683151657286 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Aula14 -c Aula14 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Aula14 -c Aula14" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683151657286 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683151657614 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683151657614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somaconstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somaconstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "somaConstante.vhd" "" { Text "C:/DesComp/DesComp/Aula14/somaConstante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683151665311 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "somaConstante.vhd" "" { Text "C:/DesComp/DesComp/Aula14/somaConstante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683151665311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683151665311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "C:/DesComp/DesComp/Aula14/registradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683151665311 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "C:/DesComp/DesComp/Aula14/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683151665311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683151665311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-comportamento " "Found design unit 1: PC-comportamento" {  } { { "PC.vhd" "" { Text "C:/DesComp/DesComp/Aula14/PC.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683151665311 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "C:/DesComp/DesComp/Aula14/PC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683151665311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683151665311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico4x1-comportamento " "Found design unit 1: muxGenerico4x1-comportamento" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/DesComp/DesComp/Aula14/muxGenerico4x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683151665311 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico4x1 " "Found entity 1: muxGenerico4x1" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/DesComp/DesComp/Aula14/muxGenerico4x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683151665311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683151665311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/DesComp/DesComp/Aula14/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683151665327 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/DesComp/DesComp/Aula14/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683151665327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683151665327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriarom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriarom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaROM-assincrona " "Found design unit 1: memoriaROM-assincrona" {  } { { "memoriaROM.vhd" "" { Text "C:/DesComp/DesComp/Aula14/memoriaROM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683151665327 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaROM " "Found entity 1: memoriaROM" {  } { { "memoriaROM.vhd" "" { Text "C:/DesComp/DesComp/Aula14/memoriaROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683151665327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683151665327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriaram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaRAM-rtl " "Found design unit 1: memoriaRAM-rtl" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/DesComp/Aula14/memoriaRAM.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683151665327 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaRAM " "Found entity 1: memoriaRAM" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/DesComp/Aula14/memoriaRAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683151665327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683151665327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipFlop-comportamento " "Found design unit 1: flipFlop-comportamento" {  } { { "FlipFlop.vhd" "" { Text "C:/DesComp/DesComp/Aula14/FlipFlop.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683151665327 ""} { "Info" "ISGN_ENTITY_NAME" "1 FlipFlop " "Found entity 1: FlipFlop" {  } { { "FlipFlop.vhd" "" { Text "C:/DesComp/DesComp/Aula14/FlipFlop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683151665327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683151665327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgedetector.vhd 3 1 " "Found 3 design units, including 1 entities, in source file edgedetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-bordaSubida " "Found design unit 1: edgeDetector-bordaSubida" {  } { { "edgeDetector.vhd" "" { Text "C:/DesComp/DesComp/Aula14/edgeDetector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683151665327 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 edgeDetector-bordaDescida " "Found design unit 2: edgeDetector-bordaDescida" {  } { { "edgeDetector.vhd" "" { Text "C:/DesComp/DesComp/Aula14/edgeDetector.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683151665327 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "edgeDetector.vhd" "" { Text "C:/DesComp/DesComp/Aula14/edgeDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683151665327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683151665327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderinstru.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoderinstru.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoderInstru-comportamento " "Found design unit 1: decoderInstru-comportamento" {  } { { "decoderInstru.vhd" "" { Text "C:/DesComp/DesComp/Aula14/decoderInstru.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683151665327 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoderInstru " "Found entity 1: decoderInstru" {  } { { "decoderInstru.vhd" "" { Text "C:/DesComp/DesComp/Aula14/decoderInstru.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683151665327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683151665327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder3x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder3x8-comportamento " "Found design unit 1: decoder3x8-comportamento" {  } { { "decoder3x8.vhd" "" { Text "C:/DesComp/DesComp/Aula14/decoder3x8.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683151665327 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder3x8 " "Found entity 1: decoder3x8" {  } { { "decoder3x8.vhd" "" { Text "C:/DesComp/DesComp/Aula14/decoder3x8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683151665327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683151665327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula14.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula14.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Aula14-arquitetura " "Found design unit 1: Aula14-arquitetura" {  } { { "Aula14.vhd" "" { Text "C:/DesComp/DesComp/Aula14/Aula14.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683151665327 ""} { "Info" "ISGN_ENTITY_NAME" "1 Aula14 " "Found entity 1: Aula14" {  } { { "Aula14.vhd" "" { Text "C:/DesComp/DesComp/Aula14/Aula14.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683151665327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683151665327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-comportamento " "Found design unit 1: ULA-comportamento" {  } { { "ULA.vhd" "" { Text "C:/DesComp/DesComp/Aula14/ULA.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683151665327 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "C:/DesComp/DesComp/Aula14/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683151665327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683151665327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoReg-comportamento " "Found design unit 1: bancoReg-comportamento" {  } { { "bancoReg.vhd" "" { Text "C:/DesComp/DesComp/Aula14/bancoReg.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683151665343 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoReg " "Found entity 1: bancoReg" {  } { { "bancoReg.vhd" "" { Text "C:/DesComp/DesComp/Aula14/bancoReg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683151665343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683151665343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorGenerico-comportamento " "Found design unit 1: somadorGenerico-comportamento" {  } { { "somadorGenerico.vhd" "" { Text "C:/DesComp/DesComp/Aula14/somadorGenerico.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683151665343 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorGenerico " "Found entity 1: somadorGenerico" {  } { { "somadorGenerico.vhd" "" { Text "C:/DesComp/DesComp/Aula14/somadorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683151665343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683151665343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "estendesinalgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file estendesinalgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 estendeSinalGenerico-comportamento " "Found design unit 1: estendeSinalGenerico-comportamento" {  } { { "estendeSinalGenerico.vhd" "" { Text "C:/DesComp/DesComp/Aula14/estendeSinalGenerico.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683151665343 ""} { "Info" "ISGN_ENTITY_NAME" "1 estendeSinalGenerico " "Found entity 1: estendeSinalGenerico" {  } { { "estendeSinalGenerico.vhd" "" { Text "C:/DesComp/DesComp/Aula14/estendeSinalGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683151665343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683151665343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UC-comportamento " "Found design unit 1: UC-comportamento" {  } { { "UC.vhd" "" { Text "C:/DesComp/DesComp/Aula14/UC.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683151665343 ""} { "Info" "ISGN_ENTITY_NAME" "1 UC " "Found entity 1: UC" {  } { { "UC.vhd" "" { Text "C:/DesComp/DesComp/Aula14/UC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683151665343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683151665343 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Aula14 " "Elaborating entity \"Aula14\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683151665374 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DataAddress Aula14.vhd(14) " "VHDL Signal Declaration warning at Aula14.vhd(14): used implicit default value for signal \"DataAddress\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Aula14.vhd" "" { Text "C:/DesComp/DesComp/Aula14/Aula14.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683151665374 "|Aula14"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Rd Aula14.vhd(29) " "Verilog HDL or VHDL warning at Aula14.vhd(29): object \"Rd\" assigned a value but never read" {  } { { "Aula14.vhd" "" { Text "C:/DesComp/DesComp/Aula14/Aula14.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683151665374 "|Aula14"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "saidaRAM Aula14.vhd(31) " "VHDL Signal Declaration warning at Aula14.vhd(31): used implicit default value for signal \"saidaRAM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Aula14.vhd" "" { Text "C:/DesComp/DesComp/Aula14/Aula14.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683151665374 "|Aula14"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dadoRAM Aula14.vhd(35) " "Verilog HDL or VHDL warning at Aula14.vhd(35): object \"dadoRAM\" assigned a value but never read" {  } { { "Aula14.vhd" "" { Text "C:/DesComp/DesComp/Aula14/Aula14.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683151665374 "|Aula14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "edgeDetector edgeDetector:\\gravar:detectorSub0 A:bordasubida " "Elaborating entity \"edgeDetector\" using architecture \"A:bordasubida\" for hierarchy \"edgeDetector:\\gravar:detectorSub0\"" {  } { { "Aula14.vhd" "\\gravar:detectorSub0" { Text "C:/DesComp/DesComp/Aula14/Aula14.vhd" 49 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683151665390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:PC " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:PC\"" {  } { { "Aula14.vhd" "PC" { Text "C:/DesComp/DesComp/Aula14/Aula14.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683151665390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante somaConstante:incrementaPC " "Elaborating entity \"somaConstante\" for hierarchy \"somaConstante:incrementaPC\"" {  } { { "Aula14.vhd" "incrementaPC" { Text "C:/DesComp/DesComp/Aula14/Aula14.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683151665390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaROM memoriaROM:ROM " "Elaborating entity \"memoriaROM\" for hierarchy \"memoriaROM:ROM\"" {  } { { "Aula14.vhd" "ROM" { Text "C:/DesComp/DesComp/Aula14/Aula14.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683151665390 ""}
{ "Warning" "WVRFX_VHDL_CONST_VALUE_OVERFLOW" "memoriaROM.vhd(21) " "VHDL warning at memoriaROM.vhd(21): constant value overflow" {  } { { "memoriaROM.vhd" "" { Text "C:/DesComp/DesComp/Aula14/memoriaROM.vhd" 21 0 0 } }  } 0 10639 "VHDL warning at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1683151665390 "|Aula14|memoriaROM:ROM"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "memoriaROM.vhd(21) " "VHDL Subtype or Type Declaration warning at memoriaROM.vhd(21): subtype or type has null range" {  } { { "memoriaROM.vhd" "" { Text "C:/DesComp/DesComp/Aula14/memoriaROM.vhd" 21 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1683151665390 "|Aula14|memoriaROM:ROM"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "tmp memoriaROM.vhd(24) " "VHDL Variable Declaration warning at memoriaROM.vhd(24): used initial value expression for variable \"tmp\" because variable was never assigned a value" {  } { { "memoriaROM.vhd" "" { Text "C:/DesComp/DesComp/Aula14/memoriaROM.vhd" 24 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1683151665390 "|Aula14|memoriaROM:ROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoReg bancoReg:bancoReg " "Elaborating entity \"bancoReg\" for hierarchy \"bancoReg:bancoReg\"" {  } { { "Aula14.vhd" "bancoReg" { Text "C:/DesComp/DesComp/Aula14/Aula14.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683151665390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "estendeSinalGenerico estendeSinalGenerico:estendeSinal " "Elaborating entity \"estendeSinalGenerico\" for hierarchy \"estendeSinalGenerico:estendeSinal\"" {  } { { "Aula14.vhd" "estendeSinal" { Text "C:/DesComp/DesComp/Aula14/Aula14.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683151665390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC UC:UC " "Elaborating entity \"UC\" for hierarchy \"UC:UC\"" {  } { { "Aula14.vhd" "UC" { Text "C:/DesComp/DesComp/Aula14/Aula14.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683151665390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:ULA " "Elaborating entity \"ULA\" for hierarchy \"ULA:ULA\"" {  } { { "Aula14.vhd" "ULA" { Text "C:/DesComp/DesComp/Aula14/Aula14.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683151665405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaRAM memoriaRAM:RAM " "Elaborating entity \"memoriaRAM\" for hierarchy \"memoriaRAM:RAM\"" {  } { { "Aula14.vhd" "RAM" { Text "C:/DesComp/DesComp/Aula14/Aula14.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683151665421 ""}
{ "Warning" "WVRFX_VHDL_CONST_VALUE_OVERFLOW" "memoriaRAM.vhd(25) " "VHDL warning at memoriaRAM.vhd(25): constant value overflow" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/DesComp/Aula14/memoriaRAM.vhd" 25 0 0 } }  } 0 10639 "VHDL warning at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1683151665421 "|Aula14|memoriaRAM:RAM"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "memoriaRAM.vhd(25) " "VHDL Subtype or Type Declaration warning at memoriaRAM.vhd(25): subtype or type has null range" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/DesComp/Aula14/memoriaRAM.vhd" 25 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1683151665421 "|Aula14|memoriaRAM:RAM"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DataAddress\[0\] GND " "Pin \"DataAddress\[0\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "C:/DesComp/DesComp/Aula14/Aula14.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683151666081 "|Aula14|DataAddress[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAddress\[1\] GND " "Pin \"DataAddress\[1\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "C:/DesComp/DesComp/Aula14/Aula14.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683151666081 "|Aula14|DataAddress[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAddress\[2\] GND " "Pin \"DataAddress\[2\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "C:/DesComp/DesComp/Aula14/Aula14.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683151666081 "|Aula14|DataAddress[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAddress\[3\] GND " "Pin \"DataAddress\[3\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "C:/DesComp/DesComp/Aula14/Aula14.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683151666081 "|Aula14|DataAddress[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAddress\[4\] GND " "Pin \"DataAddress\[4\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "C:/DesComp/DesComp/Aula14/Aula14.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683151666081 "|Aula14|DataAddress[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAddress\[5\] GND " "Pin \"DataAddress\[5\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "C:/DesComp/DesComp/Aula14/Aula14.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683151666081 "|Aula14|DataAddress[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAddress\[6\] GND " "Pin \"DataAddress\[6\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "C:/DesComp/DesComp/Aula14/Aula14.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683151666081 "|Aula14|DataAddress[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAddress\[7\] GND " "Pin \"DataAddress\[7\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "C:/DesComp/DesComp/Aula14/Aula14.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683151666081 "|Aula14|DataAddress[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAddress\[8\] GND " "Pin \"DataAddress\[8\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "C:/DesComp/DesComp/Aula14/Aula14.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683151666081 "|Aula14|DataAddress[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAddress\[9\] GND " "Pin \"DataAddress\[9\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "C:/DesComp/DesComp/Aula14/Aula14.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683151666081 "|Aula14|DataAddress[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAddress\[10\] GND " "Pin \"DataAddress\[10\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "C:/DesComp/DesComp/Aula14/Aula14.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683151666081 "|Aula14|DataAddress[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAddress\[11\] GND " "Pin \"DataAddress\[11\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "C:/DesComp/DesComp/Aula14/Aula14.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683151666081 "|Aula14|DataAddress[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAddress\[12\] GND " "Pin \"DataAddress\[12\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "C:/DesComp/DesComp/Aula14/Aula14.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683151666081 "|Aula14|DataAddress[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAddress\[13\] GND " "Pin \"DataAddress\[13\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "C:/DesComp/DesComp/Aula14/Aula14.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683151666081 "|Aula14|DataAddress[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAddress\[14\] GND " "Pin \"DataAddress\[14\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "C:/DesComp/DesComp/Aula14/Aula14.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683151666081 "|Aula14|DataAddress[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAddress\[15\] GND " "Pin \"DataAddress\[15\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "C:/DesComp/DesComp/Aula14/Aula14.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683151666081 "|Aula14|DataAddress[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAddress\[16\] GND " "Pin \"DataAddress\[16\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "C:/DesComp/DesComp/Aula14/Aula14.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683151666081 "|Aula14|DataAddress[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAddress\[17\] GND " "Pin \"DataAddress\[17\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "C:/DesComp/DesComp/Aula14/Aula14.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683151666081 "|Aula14|DataAddress[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAddress\[18\] GND " "Pin \"DataAddress\[18\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "C:/DesComp/DesComp/Aula14/Aula14.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683151666081 "|Aula14|DataAddress[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAddress\[19\] GND " "Pin \"DataAddress\[19\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "C:/DesComp/DesComp/Aula14/Aula14.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683151666081 "|Aula14|DataAddress[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAddress\[20\] GND " "Pin \"DataAddress\[20\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "C:/DesComp/DesComp/Aula14/Aula14.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683151666081 "|Aula14|DataAddress[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAddress\[21\] GND " "Pin \"DataAddress\[21\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "C:/DesComp/DesComp/Aula14/Aula14.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683151666081 "|Aula14|DataAddress[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAddress\[22\] GND " "Pin \"DataAddress\[22\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "C:/DesComp/DesComp/Aula14/Aula14.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683151666081 "|Aula14|DataAddress[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAddress\[23\] GND " "Pin \"DataAddress\[23\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "C:/DesComp/DesComp/Aula14/Aula14.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683151666081 "|Aula14|DataAddress[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAddress\[24\] GND " "Pin \"DataAddress\[24\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "C:/DesComp/DesComp/Aula14/Aula14.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683151666081 "|Aula14|DataAddress[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAddress\[25\] GND " "Pin \"DataAddress\[25\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "C:/DesComp/DesComp/Aula14/Aula14.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683151666081 "|Aula14|DataAddress[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAddress\[26\] GND " "Pin \"DataAddress\[26\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "C:/DesComp/DesComp/Aula14/Aula14.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683151666081 "|Aula14|DataAddress[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAddress\[27\] GND " "Pin \"DataAddress\[27\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "C:/DesComp/DesComp/Aula14/Aula14.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683151666081 "|Aula14|DataAddress[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAddress\[28\] GND " "Pin \"DataAddress\[28\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "C:/DesComp/DesComp/Aula14/Aula14.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683151666081 "|Aula14|DataAddress[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAddress\[29\] GND " "Pin \"DataAddress\[29\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "C:/DesComp/DesComp/Aula14/Aula14.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683151666081 "|Aula14|DataAddress[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAddress\[30\] GND " "Pin \"DataAddress\[30\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "C:/DesComp/DesComp/Aula14/Aula14.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683151666081 "|Aula14|DataAddress[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAddress\[31\] GND " "Pin \"DataAddress\[31\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "C:/DesComp/DesComp/Aula14/Aula14.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683151666081 "|Aula14|DataAddress[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1683151666081 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683151666472 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683151666472 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "Aula14.vhd" "" { Text "C:/DesComp/DesComp/Aula14/Aula14.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683151666708 "|Aula14|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "Aula14.vhd" "" { Text "C:/DesComp/DesComp/Aula14/Aula14.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683151666708 "|Aula14|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Aula14.vhd" "" { Text "C:/DesComp/DesComp/Aula14/Aula14.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683151666708 "|Aula14|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "Aula14.vhd" "" { Text "C:/DesComp/DesComp/Aula14/Aula14.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683151666708 "|Aula14|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "Aula14.vhd" "" { Text "C:/DesComp/DesComp/Aula14/Aula14.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683151666708 "|Aula14|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1683151666708 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "37 " "Implemented 37 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683151666708 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683151666708 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683151666708 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 49 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4856 " "Peak virtual memory: 4856 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683151666723 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 03 19:07:46 2023 " "Processing ended: Wed May 03 19:07:46 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683151666723 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683151666723 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683151666723 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683151666723 ""}
