# VHDL22_23
This is the final project of "Digital Logic Design", course of "Computer Science Engineering" held at Politecnico di Milano (2022/2023).
Grading: 30/30
Group Components:
- Allegra Chiavacci
- Alessandro Cavallo
