<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE patent-application-publication SYSTEM "pap-v16-2002-01-01.dtd" [
<!ENTITY US20030003622A1-20030102-D00000.TIF SYSTEM "US20030003622A1-20030102-D00000.TIF" NDATA TIF>
<!ENTITY US20030003622A1-20030102-D00001.TIF SYSTEM "US20030003622A1-20030102-D00001.TIF" NDATA TIF>
<!ENTITY US20030003622A1-20030102-D00002.TIF SYSTEM "US20030003622A1-20030102-D00002.TIF" NDATA TIF>
<!ENTITY US20030003622A1-20030102-D00003.TIF SYSTEM "US20030003622A1-20030102-D00003.TIF" NDATA TIF>
<!ENTITY US20030003622A1-20030102-D00004.TIF SYSTEM "US20030003622A1-20030102-D00004.TIF" NDATA TIF>
<!ENTITY US20030003622A1-20030102-D00005.TIF SYSTEM "US20030003622A1-20030102-D00005.TIF" NDATA TIF>
<!ENTITY US20030003622A1-20030102-D00006.TIF SYSTEM "US20030003622A1-20030102-D00006.TIF" NDATA TIF>
<!ENTITY US20030003622A1-20030102-D00007.TIF SYSTEM "US20030003622A1-20030102-D00007.TIF" NDATA TIF>
<!ENTITY US20030003622A1-20030102-D00008.TIF SYSTEM "US20030003622A1-20030102-D00008.TIF" NDATA TIF>
<!ENTITY US20030003622A1-20030102-D00009.TIF SYSTEM "US20030003622A1-20030102-D00009.TIF" NDATA TIF>
<!ENTITY US20030003622A1-20030102-D00010.TIF SYSTEM "US20030003622A1-20030102-D00010.TIF" NDATA TIF>
<!ENTITY US20030003622A1-20030102-D00011.TIF SYSTEM "US20030003622A1-20030102-D00011.TIF" NDATA TIF>
<!ENTITY US20030003622A1-20030102-D00012.TIF SYSTEM "US20030003622A1-20030102-D00012.TIF" NDATA TIF>
<!ENTITY US20030003622A1-20030102-D00013.TIF SYSTEM "US20030003622A1-20030102-D00013.TIF" NDATA TIF>
<!ENTITY US20030003622A1-20030102-D00014.TIF SYSTEM "US20030003622A1-20030102-D00014.TIF" NDATA TIF>
<!ENTITY US20030003622A1-20030102-D00015.TIF SYSTEM "US20030003622A1-20030102-D00015.TIF" NDATA TIF>
<!ENTITY US20030003622A1-20030102-D00016.TIF SYSTEM "US20030003622A1-20030102-D00016.TIF" NDATA TIF>
<!ENTITY US20030003622A1-20030102-D00017.TIF SYSTEM "US20030003622A1-20030102-D00017.TIF" NDATA TIF>
<!ENTITY US20030003622A1-20030102-D00018.TIF SYSTEM "US20030003622A1-20030102-D00018.TIF" NDATA TIF>
<!ENTITY US20030003622A1-20030102-D00019.TIF SYSTEM "US20030003622A1-20030102-D00019.TIF" NDATA TIF>
<!ENTITY US20030003622A1-20030102-D00020.TIF SYSTEM "US20030003622A1-20030102-D00020.TIF" NDATA TIF>
<!ENTITY US20030003622A1-20030102-D00021.TIF SYSTEM "US20030003622A1-20030102-D00021.TIF" NDATA TIF>
<!ENTITY US20030003622A1-20030102-D00022.TIF SYSTEM "US20030003622A1-20030102-D00022.TIF" NDATA TIF>
<!ENTITY US20030003622A1-20030102-D00023.TIF SYSTEM "US20030003622A1-20030102-D00023.TIF" NDATA TIF>
<!ENTITY US20030003622A1-20030102-D00024.TIF SYSTEM "US20030003622A1-20030102-D00024.TIF" NDATA TIF>
<!ENTITY US20030003622A1-20030102-D00025.TIF SYSTEM "US20030003622A1-20030102-D00025.TIF" NDATA TIF>
<!ENTITY US20030003622A1-20030102-D00026.TIF SYSTEM "US20030003622A1-20030102-D00026.TIF" NDATA TIF>
<!ENTITY US20030003622A1-20030102-D00027.TIF SYSTEM "US20030003622A1-20030102-D00027.TIF" NDATA TIF>
<!ENTITY US20030003622A1-20030102-D00028.TIF SYSTEM "US20030003622A1-20030102-D00028.TIF" NDATA TIF>
<!ENTITY US20030003622A1-20030102-D00029.TIF SYSTEM "US20030003622A1-20030102-D00029.TIF" NDATA TIF>
<!ENTITY US20030003622A1-20030102-D00030.TIF SYSTEM "US20030003622A1-20030102-D00030.TIF" NDATA TIF>
<!ENTITY US20030003622A1-20030102-D00031.TIF SYSTEM "US20030003622A1-20030102-D00031.TIF" NDATA TIF>
]>
<patent-application-publication>
<subdoc-bibliographic-information>
<document-id>
<doc-number>20030003622</doc-number>
<kind-code>A1</kind-code>
<document-date>20030102</document-date>
</document-id>
<publication-filing-type>new</publication-filing-type>
<domestic-filing-data>
<application-number>
<doc-number>10129305</doc-number>
</application-number>
<application-number-series-code>10</application-number-series-code>
<filing-date>20020503</filing-date>
</domestic-filing-data>
<foreign-priority-data>
<priority-application-number>
<doc-number>PCT/JP00/00828</doc-number>
</priority-application-number>
<filing-date>20000215</filing-date>
<country-code></country-code>
</foreign-priority-data>
<foreign-priority-data>
<priority-application-number>
<doc-number>2000-36821</doc-number>
</priority-application-number>
<filing-date>20000215</filing-date>
<country-code>JP</country-code>
</foreign-priority-data>
<technical-information>
<classification-ipc>
<classification-ipc-primary>
<ipc>H01L021/48</ipc>
</classification-ipc-primary>
<classification-ipc-edition>07</classification-ipc-edition>
</classification-ipc>
<classification-us>
<classification-us-primary>
<uspc>
<class>438</class>
<subclass>106000</subclass>
</uspc>
</classification-us-primary>
</classification-us>
<title-of-invention>Semiconductor device fabrication method and semiconductor device fabrication device</title-of-invention>
</technical-information>
<inventors>
<first-named-inventor>
<name>
<given-name>Akio</given-name>
<family-name>Ishizu</family-name>
</name>
<residence>
<residence-non-us>
<city>Maruko</city>
<country-code>JP</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</first-named-inventor>
<inventor>
<name>
<given-name>Kazutoshi</given-name>
<family-name>Takashima</family-name>
</name>
<residence>
<residence-non-us>
<city>Miyota</city>
<country-code>JP</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</inventor>
<inventor>
<name>
<given-name>Shiro</given-name>
<family-name>Oba</family-name>
</name>
<residence>
<residence-non-us>
<city>Komoro</city>
<country-code>JP</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</inventor>
<inventor>
<name>
<given-name>Yoshihiko</given-name>
<family-name>Kobayashi</family-name>
</name>
<residence>
<residence-non-us>
<city>Tateshina</city>
<country-code>JP</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</inventor>
<inventor>
<name>
<given-name>Tsutomu</given-name>
<family-name>Ida</family-name>
</name>
<residence>
<residence-non-us>
<city>Komoro</city>
<country-code>JP</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</inventor>
<inventor>
<name>
<given-name>Shigeru</given-name>
<family-name>Haga</family-name>
</name>
<residence>
<residence-non-us>
<city>Komoro</city>
<country-code>JP</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</inventor>
<inventor>
<name>
<given-name>Susumu</given-name>
<family-name>Takada</family-name>
</name>
<residence>
<residence-non-us>
<city>Saku</city>
<country-code>JP</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</inventor>
<inventor>
<name>
<given-name>Iwamichi</given-name>
<family-name>Koujiro</family-name>
</name>
<residence>
<residence-non-us>
<city>Komoro</city>
<country-code>JP</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</inventor>
<inventor>
<name>
<given-name>Norinaga</given-name>
<family-name>Arai</family-name>
</name>
<residence>
<residence-non-us>
<city>Ueda</city>
<country-code>JP</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</inventor>
<inventor>
<name>
<given-name>Yuji</given-name>
<family-name>Kakegawa</family-name>
</name>
<residence>
<residence-non-us>
<city>Saku</city>
<country-code>JP</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</inventor>
</inventors>
<correspondence-address>
<name-1>MATTINGLY, STANGER &amp; MALUR, P.C.</name-1>
<name-2></name-2>
<address>
<address-1>1800 DIAGONAL ROAD</address-1>
<address-2>SUITE 370</address-2>
<city>ALEXANDRIA</city>
<state>VA</state>
<postalcode>22314</postalcode>
<country>
<country-code>US</country-code>
</country>
</address>
</correspondence-address>
<international-conventions>
<pct-application>
<document-id>
<doc-number>PCT/JP01/01091</doc-number>
<document-date>20010215</document-date>
<country-code>WO</country-code>
</document-id>
</pct-application>
</international-conventions>
</subdoc-bibliographic-information>
<subdoc-abstract>
<paragraph id="A-0001" lvl="0">A method of manufacturing a semiconductor device able to reduce the number of manufacturing steps and attain the rationalization of a manufacturing line is disclosed. The semiconductor device is a high-frequency module assembled by mounting chip parts (<highlight><bold>22</bold></highlight>) and semiconductor pellets (<highlight><bold>21</bold></highlight>) onto each of wiring substrates (<highlight><bold>2</bold></highlight>) formed on a matrix substrate (<highlight><bold>27</bold></highlight>) after inspection. A defect mark (<highlight><bold>2</bold></highlight><highlight><italic>e</italic></highlight>) is affixed to a wiring substrate (<highlight><bold>2</bold></highlight>) as a block judged to be defective in the inspection of the matrix substrate (<highlight><bold>27</bold></highlight>), then in a series of subsequent assembling steps the defect mark (e) is recognized and the assembling work for the wiring substrate (<highlight><bold>2</bold></highlight>) with the defect mark (<highlight><bold>2</bold></highlight><highlight><italic>e</italic></highlight>) thereon is omitted to attain the rationalization of a manufacturing line. </paragraph>
</subdoc-abstract>
<subdoc-description>
<summary-of-invention>
<section>
<heading lvl="1">TECHNICAL FIELD </heading>
<paragraph id="P-0001" lvl="0"><number>&lsqb;0001&rsqb;</number> The present invention relates to a semiconductor manufacturing technique and more particularly to a technique which is effectively applicable to a high-frequency module (a high-frequency power amplifier) manufacturing method and a semiconductor manufacturing apparatus used therein. </paragraph>
</section>
<section>
<heading lvl="1">BACKGROUND ART </heading>
<paragraph id="P-0002" lvl="0"><number>&lsqb;0002&rsqb;</number> As to a high-frequency power amplifier called a high-frequency module (also called RF module or RF power module) on which are mounted surface-mounted type chip parts such as chip capacitor and chip resistor and also mounted bare chip-mounting semiconductor pellets, it is described, for example, in Japanese Unexamined Patent Publication No. Hei 10(1998)-12808 (Numanami). In this publication there are described a structure and electrical characteristics of a high-frequency module and a structure of a matrix substrate for assembling plural high-frequency modules at a time. </paragraph>
<paragraph id="P-0003" lvl="0"><number>&lsqb;0003&rsqb;</number> As to a cap mounting method in a hybrid IC (integrated circuit), a description thereof is found, for example, in Japanese Unexamined Patent Publication No. Hei 6(1994)-302707 (Morisumi et al.). In this publication there is described a method for mounting a cap to each of substrates obtained as individual pieces. </paragraph>
<paragraph id="P-0004" lvl="0"><number>&lsqb;0004&rsqb;</number> In the Publication No. Hei 10(1998)-12808, there is found no description on characters and symbols to be affixed to the cap. Further, the details of the cap mounting method for the matrix substrate and such assembling techniques as how to mount chip parts (electronic parts) and semiconductor pellets and how to perform solder printing and solder potting for the matrix substrate are not described therein. </paragraph>
<paragraph id="P-0005" lvl="0"><number>&lsqb;0005&rsqb;</number> In Japanese Unexamined Patent Publication No. Hei 6(1994)-302707 (Morisumi et al.) there is not described a cap mounting method for a matrix substrate. </paragraph>
<paragraph id="P-0006" lvl="0"><number>&lsqb;0006&rsqb;</number> As to a substrate dividing method, related techniques are described, for example, in Japanese Unexamined Patent Publication Nos. Hei 7(1995)-40296 (Shigekane et al.), Hei 5(1993)-24036 (Miyaki et al.), Hei 10(1998)-44138 (Moriwaki et al.), and Hei 5(1993)-124031 (Sekimoto et al.). </paragraph>
<paragraph id="P-0007" lvl="0"><number>&lsqb;0007&rsqb;</number> First, in the Unexamined Patent Application Nos. Hei 7(1995)-40296 there is described a technique wherein a rotational center of a substrate dividing portion in substrate division is set at an extending position in the depth direction of a substrate dividing groove to effect substrate division, thereby decreasing the occurrence of chipping on a ruptured face of each substrate. </paragraph>
<paragraph id="P-0008" lvl="0"><number>&lsqb;0008&rsqb;</number> In the Publication Hei 5(1993)-24036, there is described a technique wherein a cutter is disposed on an upper surface of an edge portion of a ceramic substrate and the cutter is brought into collision with the edge portion to make substrate division along a dividing groove. </paragraph>
<paragraph id="P-0009" lvl="0"><number>&lsqb;0009&rsqb;</number> In the Publication No. Hei 10(1998)-44138, there is described a technique wherein a paper strip-like substrate is fed while side faces thereof are clamped with rollers, thereby making substrate division without applying pressure to the substrate surface. </paragraph>
<paragraph id="P-0010" lvl="0"><number>&lsqb;0010&rsqb;</number> In the the Publication No. Hei 5(1993)-124031, there is described a technique wherein a ceramic substrate is aligned with a stopper, a force acting in a swing direction is applied to the substrate while holding substrate edges to make substrate division, thereby improving the dividing accuracy. </paragraph>
<paragraph id="P-0011" lvl="0"><number>&lsqb;0011&rsqb;</number> According to the above substrate dividing methods, however, in a matrix substrate having dividing grooves, if wiring patterns which span such dividing grooves are formed on the back side of the matrix substrate, the wiring patterns will not be cut completely even if a dividing portion in the matrix substrate is bent for division along the associated dividing groove, thus giving rise to the problem that the matrix substrate cannot be divided into a remaining portion and the dividing portion. </paragraph>
<paragraph id="P-0012" lvl="0"><number>&lsqb;0012&rsqb;</number> Further, if an attempt is made to tear off the wiring patterns simultaneously with substrate division while clamping strongly the remaining portion of the matrix substrate, it is required to enhance the clamping force, thus giving rise to the problem that the remaining portion of the matrix substrate, i.e., product, is damaged. </paragraph>
<paragraph id="P-0013" lvl="0"><number>&lsqb;0013&rsqb;</number> It is an object of the present invention to provide a semiconductor device manufacturing method which can decrease the number of manufacturing steps and rationalize the manufacturing line. </paragraph>
<paragraph id="P-0014" lvl="0"><number>&lsqb;0014&rsqb;</number> It is another object of the present invention to provide a semiconductor device manufacturing method which can reduce the manufacturing cost. </paragraph>
<paragraph id="P-0015" lvl="0"><number>&lsqb;0015&rsqb;</number> It is a further object of the present invention to provide a semiconductor device manufacturing method which can reduce the material cost. </paragraph>
<paragraph id="P-0016" lvl="0"><number>&lsqb;0016&rsqb;</number> It is a still further object of the present invention to provide a semiconductor device manufacturing method and apparatus which permit wiring patterns to be torn off simultaneously with the division of a matrix substrate without causing damage to products. </paragraph>
<paragraph id="P-0017" lvl="0"><number>&lsqb;0017&rsqb;</number> It is a still further object of the present invention to provide a semiconductor device manufacturing method and apparatus which can stabilize the division of a matrix substrate. </paragraph>
<paragraph id="P-0018" lvl="0"><number>&lsqb;0018&rsqb;</number> It is a still further object of the present invention to provide a semiconductor device manufacturing method and apparatus which can automate a matrix substrate dividing work to reduce the cost. </paragraph>
<paragraph id="P-0019" lvl="0"><number>&lsqb;0019&rsqb;</number> It is a still further object of the present invention to provide a semiconductor device manufacturing method and apparatus which can automate a matrix substrate dividing work to improve the quality of products. </paragraph>
<paragraph id="P-0020" lvl="0"><number>&lsqb;0020&rsqb;</number> It is a still further object of the present invention to provide a semiconductor device manufacturing method and apparatus which can automate a matrix substrate dividing work to shorten the processing time. </paragraph>
<paragraph id="P-0021" lvl="0"><number>&lsqb;0021&rsqb;</number> The above and other objects and novel features of the present invention will become apparent from the following description and the accompanying drawings. </paragraph>
</section>
<section>
<heading lvl="1">DISCLOSURE OF THE INVENTION </heading>
<paragraph id="P-0022" lvl="0"><number>&lsqb;0022&rsqb;</number> A method of manufacturing a semiconductor device according to the present invention comprises the steps of disposing and mounting a chip for a passive element and a chip for an active element onto a wiring substrate and attaching a cap having a recognition mark on a surface thereof to the wiring substrate to cover the chip for a passive element and the chip for an active element. </paragraph>
<paragraph id="P-0023" lvl="0"><number>&lsqb;0023&rsqb;</number> A method of manufacturing a semiconductor device according to the present invention comprises the steps of disposing and mounting a chip for a passive element and a chip for an active element onto a wiring substrate, inspecting a recognition mark of a cap having the recognition mark on a surface thereof, and attaching the cap if found to be non-defective in the inspection to the wiring substrate to cover the chip for a passive element and the chip for an active element. </paragraph>
<paragraph id="P-0024" lvl="0"><number>&lsqb;0024&rsqb;</number> Since a non-defective cap is attached to the wiring substrate after inspecting the recognition mark affixed to the cap surface, it is possible to prevent mounting of a defective cap such as a mark-free cap, a cap with a defective mark, or a cap with another mark. </paragraph>
<paragraph id="P-0025" lvl="0"><number>&lsqb;0025&rsqb;</number> Thus, there is no fear that a cap defective with respect to its recognition mark may be attached to the wiring substrate. Consequently, it is possible to rationalize the manufacturing line. </paragraph>
<paragraph id="P-0026" lvl="0"><number>&lsqb;0026&rsqb;</number> A method of manufacturing a semiconductor device according to the present invention comprises the steps of mounting a chip for a passive element and a chip for an active element onto each of non-defective wiring substrates out of plural wiring substrates formed on a matrix substrate after inspection, and attaching a cap to each of the non-defective wiring substrates to cover the chip for a passive element and the chip for an active element. </paragraph>
<paragraph id="P-0027" lvl="0"><number>&lsqb;0027&rsqb;</number> By thus mounting a chip for a passive element and a chip for an active element on each of only non-defective wiring substrates formed on a matrix wiring substrate after inspection, it is possible to omit the mounting work for defective portions in the semiconductor device manufacturing process. </paragraph>
<paragraph id="P-0028" lvl="0"><number>&lsqb;0028&rsqb;</number> Thus, it is possible to reduce the number of manufacturing steps and rationalize the manufacturing line. </paragraph>
<paragraph id="P-0029" lvl="0"><number>&lsqb;0029&rsqb;</number> As a result, the semiconductor device manufacturing cost can be reduced. </paragraph>
<paragraph id="P-0030" lvl="0"><number>&lsqb;0030&rsqb;</number> A method of manufacturing a semiconductor device according to the present invention, wherein a chip for a passive element and a chip for an active element are mounted on a wiring substrate, comprises the steps of printing solder to a terminal for the chip for a passive element, thereafter applying solder by potting to a recess formed in the wiring substrate, disposing the chip for a passive element onto the wiring substrate, disposing the chip for an active element into the recess of the wiring substrate, and performing the reflow of solder to mount the chip for a passive element and the chip for an active element onto the wiring substrate by solder connection. </paragraph>
<paragraph id="P-0031" lvl="0"><number>&lsqb;0031&rsqb;</number> By printing solder to the terminal for the chip for a passive element on the wiring substrate and thereafter applying solder by potting to the recess formed in the wiring substrate, that is, since solder printing is performed first, it is possible to prevent a solder mask from being stained by solder during solder printing. </paragraph>
<paragraph id="P-0032" lvl="0"><number>&lsqb;0032&rsqb;</number> A method of manufacturing a semiconductor device according to the present invention, wherein a chip for a passive element and a chip for an active element are mounted on a wiring substrate, comprises the steps of disposing the chip for a passive element onto the wiring substrate, thereafter disposing the chip for an active element into the recess of the wiring substrate, and mounting the chip for a passive element and the chip for an active element on the wiring substrate by solder connection. </paragraph>
<paragraph id="P-0033" lvl="0"><number>&lsqb;0033&rsqb;</number> A method of manufacturing a semiconductor device according to the present invention, wherein a chip for a passive element and a chip for an active element are mounted on each of plural wiring substrates of a matrix substrate, comprises the steps of disposing the chip for a passive element onto each of the wiring substrates of the matrix substrate, the wiring substrates being partitioned by dividing grooves, disposing the chip for an active element into a recess formed in each of the wiring substrates, mounting the chip for a passive element and the chip for an active element on each of the wiring substrates by solder connection, and applying a sealing resin to the recess of each of the wiring substrates by potting while avoiding the dividing grooves to seal the chip for an active element with the resin. </paragraph>
<paragraph id="P-0034" lvl="0"><number>&lsqb;0034&rsqb;</number> A method of manufacturing a semiconductor device according to the present invention, wherein a chip for a passive element and a chip for an active element are mounted on each of plural wiring substrates of a matrix substrate, comprises the steps of disposing and mounting the chip for a passive element and the chip for an active element onto each of the wiring substrates of the matrix substrate, and inserting one of opposed hook support portions of each of caps into a corresponding one of hook holes obliquely which hook holes are formed in the matrix substrate, the hook support portions respectively supporting hooks which are engageable with each of the wiring substrates, to mount the caps to the matrix substrate, allowing the chip for a passive element and the chip for an active element on each of the wiring substrates of the matrix substrate to be covered with each the caps. </paragraph>
<paragraph id="P-0035" lvl="0"><number>&lsqb;0035&rsqb;</number> A method of manufacturing a semiconductor device according to the present invention, wherein a chip for a passive element and a chip for an active element are mounted on a wiring substrate, comprises the steps of disposing the chip for a passive element onto a selected wiring substrate as the wiring substrate, disposing a selected chip for an active element as the chip for an active element into a recess formed in the selected wiring substrate, and mounting both chips for passive and active elements respectively on the selected wiring substrate by solder connection, the selected wiring substrate and the selected chip for an active element being mounted in combination with each other so that characteristics of the semiconductor device fall under an allowable range. </paragraph>
<paragraph id="P-0036" lvl="0"><number>&lsqb;0036&rsqb;</number> In a method of manufacturing a semiconductor device according to the present invention, a matrix substrate having wiring patterns formed on a second main surface thereof in a manner spanning dividing grooves is divided along the dividing grooves, the second main surface being located on the side opposite to a first main surface of the matrix substrate on which the dividing grooves to partition plural wiring substrates of the matrix substrate are formed, the method comprising the steps of causing a dividing portion contiguous to a remaining portion of the matrix substrate to project and supporting the remaining portion by the second main surface, with plural caps being attached to the main surface of the matrix substrate correspondingly to the wiring substrates, and causing the dividing portion of the matrix substrate to pivot to the second main surface side to divide the remaining portion and the dividing portion from each other and tearing off the wiring pattern concerned along the associated dividing grooves. </paragraph>
<paragraph id="P-0037" lvl="0"><number>&lsqb;0037&rsqb;</number> Even in the case of a matrix substrate with dividing grooves and caps formed on a main surface thereof, wiring patterns can be torn off smoothly along the dividing grooves by pivoting and dividing the dividing portion of the matrix substrate to the second main surface side. </paragraph>
<paragraph id="P-0038" lvl="0"><number>&lsqb;0038&rsqb;</number> Thus, even a matrix substrate with caps attached thereto can be divided into individual wiring substrates without damage to products. </paragraph>
<paragraph id="P-0039" lvl="0"><number>&lsqb;0039&rsqb;</number> In a method of manufacturing a semiconductor device according to the present invention, a matrix substrate having wiring patterns formed on a second main surface thereof in a manner spanning dividing grooves is divided along the dividing grooves, the second main surface being located on the side opposite to a first main surface of the matrix substrate on which the dividing grooves to partition plural wiring substrates of the matrix substrate are formed, the method comprising the steps of causing a dividing portion contiguous to a remaining portion of the matrix substrate to project and supporting the remaining portion by the second main surface, displacing a pivot center in both a direction perpendicular to the second main surface from a dividing position where any of the dividing grooves is formed and a direction of the dividing portion from the dividing position, the pivot center being a center of pivoting the dividing portion of the matrix substrate to the second main surface side, allowing the dividing portion to pivot in this state to divide the remaining portion and the dividing portion from each other, and tearing off the wiring pattern concerned along the associated dividing groove. </paragraph>
<paragraph id="P-0040" lvl="0"><number>&lsqb;0040&rsqb;</number> By displacing the pivot center in both a direction perpendicular to the second main surface from the dividing position of the matrix substrate and a direction of the dividing portion from the dividing position, the pivot center being a center of pivoting the dividing portion to the second main surface side, it is possible to impart a pulling force to the dividing portion for the wiring patterns after substrate division. </paragraph>
<paragraph id="P-0041" lvl="0"><number>&lsqb;0041&rsqb;</number> Thus, after substrate division, a pulling force can be exerted on the wiring patterns by a series of associated operations, with the result that both substrate division and tearing-off of the wiring pattern can be done stably and automatically without causing any damage to products. </paragraph>
<paragraph id="P-0042" lvl="0"><number>&lsqb;0042&rsqb;</number> Consequently, it becomes possible to automate the matrix substrate dividing work and hence possible to reduce the working cost. As a result, the cost of the semiconductor device can be reduced. </paragraph>
<paragraph id="P-0043" lvl="0"><number>&lsqb;0043&rsqb;</number> Besides, since the substrate division under the same conditions can be done by automating the matrix substrate dividing work, it is possible to improve the product quality. </paragraph>
<paragraph id="P-0044" lvl="0"><number>&lsqb;0044&rsqb;</number> Further, since the speed of the matrix substrate dividing work can be made high by automating the same work, it is possible to improve the throughput of the dividing process. </paragraph>
<paragraph id="P-0045" lvl="0"><number>&lsqb;0045&rsqb;</number> In a method of manufacturing a semiconductor device according to the present invention, a matrix substrate having wiring patterns formed on a second main surface thereof in a manner spanning dividing grooves is divided along the dividing grooves, the second main surface being located on the side opposite to a first main surface of the matrix substrate on which the dividing grooves to partition plural wiring substrates of the matrix substrate are formed, the method comprising the steps of causing a dividing portion contiguous to a remaining portion of the matrix substrate to project and supporting the remaining portion by the second main surface, and dividing the matrix substrate into the remaining portion and the dividing portion and thereafter tearing off the wiring pattern concerned along the associated dividing groove. </paragraph>
<paragraph id="P-0046" lvl="0"><number>&lsqb;0046&rsqb;</number> By dividing the matrix substrate into the remaining portion and the dividing portion and thereafter tearing off the wiring patterns, both substrate division and tearing-off of the wiring pattern can be done by a series of operations. </paragraph>
<paragraph id="P-0047" lvl="0"><number>&lsqb;0047&rsqb;</number> As a result, it is possible to stabilize the substrate dividing work. </paragraph>
<paragraph id="P-0048" lvl="0"><number>&lsqb;0048&rsqb;</number> In a method of manufacturing a semiconductor device according to the present invention, a matrix substrate having wiring patterns on a second main surface thereof in a manner spanning dividing grooves is divided along the dividing grooves, the second main surface being located on the side opposite to a first main surface of the matrix substrate on which the dividing grooves to partition plural wiring substrates of the matrix substrate are formed, the method comprising the steps of causing a dividing portion contiguous to a remaining portion of the matrix substrate to project and supporting the remaining portion by the second main surface, and when dividing the matrix substrate into the remaining portion and the dividing portion along the associated dividing groove, beginning the dividing work with one end of the dividing groove. </paragraph>
<paragraph id="P-0049" lvl="0"><number>&lsqb;0049&rsqb;</number> By beginning the matrix substrate dividing work with one end of the associated dividing groove it is possible to divide the matrix substrate cleanly and smoothly. </paragraph>
<paragraph id="P-0050" lvl="0"><number>&lsqb;0050&rsqb;</number> In a fabrication apparatus for a semiconductor device according to the present invention, in a substrate dividing section there are provided a dividing support base for allowing a remaining portion of a matrix substrate to be supported by a second main surface of the matrix substrate in a projected state of a dividing portion of the matrix substrate, the dividing portion being contiguous to the remaining portion, and a movable portion disposed pivotably so as to displace a pivot center in both a direction perpendicular to the second main surface from a dividing position where a dividing groove is formed and a direction of the dividing portion from the dividing position, the pivot center being a center of pivoting the dividing portion supported by the dividing support base to the second main surface side, wherein the dividing portion of the matrix substrate is pivoted to the second main surface side to divide the matrix substrate along the dividing groove. </paragraph>
<paragraph id="P-0051" lvl="0"><number>&lsqb;0051&rsqb;</number> Other inventions involved in the present invention will be outlined below. </paragraph>
<paragraph id="P-0052" lvl="0"><number>&lsqb;0052&rsqb;</number> 1. A method of manufacturing a semiconductor device, wherein a matrix substrate having wiring patterns formed on a second main surface thereof in a manner spanning dividing grooves is divided along the dividing grooves, the second main surface being located on the side opposite to a first main surface of the matrix substrate on which the dividing grooves to partition plural wiring substrates of the matrix substrate are formed, the method comprising the steps of: </paragraph>
<paragraph id="P-0053" lvl="2"><number>&lsqb;0053&rsqb;</number> (a) mounting a surface-mounted type electronic component and a bare chip-mountable semiconductor pellet onto each of the wiring substrates; </paragraph>
<paragraph id="P-0054" lvl="2"><number>&lsqb;0054&rsqb;</number> (b) causing a dividing portion contiguous to a remaining portion of the matrix substrate to project and supporting the remaining portion by the second main surface; and </paragraph>
<paragraph id="P-0055" lvl="2"><number>&lsqb;0055&rsqb;</number> (c) pivoting the dividing portion of the matrix substrate while displacing a pivot center in both a direction perpendicular to the second main surface from a dividing position where any of the dividing grooves is formed and a direction of the dividing portion from the dividing position, the pivot center being a center of pivoting the dividing portion to the second main surface side, to divide the remaining portion and the dividing portion from each other, and thereafter tearing off the wiring pattern concerned along the associated dividing groove. </paragraph>
<paragraph id="P-0056" lvl="0"><number>&lsqb;0056&rsqb;</number> 2. A method of manufacturing a semiconductor device, wherein a matrix substrate having wiring patterns formed on a second main surface thereof in a manner spanning dividing grooves is divided along the dividing grooves, the second main surface being located on the side opposite to a first main surface of the matrix substrate on which the dividing grooves to partition plural wiring substrates of the matrix substrate are formed, the method comprising the steps of: </paragraph>
<paragraph id="P-0057" lvl="2"><number>&lsqb;0057&rsqb;</number> (a) mounting a surface-mounted type electronic component and a bare chip-mountable semiconductor pellet onto each of the wiring substrates; </paragraph>
<paragraph id="P-0058" lvl="2"><number>&lsqb;0058&rsqb;</number> (b) causing a dividing portion contiguous to a remaining portion of the matrix substrate to project and supporting the remaining portion by the second main surface; and </paragraph>
<paragraph id="P-0059" lvl="2"><number>&lsqb;0059&rsqb;</number> (c) pivoting the dividing portion of the matrix substrate while displacing a pivot center in both a direction perpendicular to the second main surface from a dividing position where any of the dividing grooves is formed and a direction of the dividing portion from the dividing position, the pivot center being a center of pivoting the dividing portion to the second main surface side, to divide the remaining portion and the dividing portion from each other, beginning with one end of the dividing groove, and tearing off the wiring pattern concerned along the associated dividing groove. </paragraph>
<paragraph id="P-0060" lvl="0"><number>&lsqb;0060&rsqb;</number> 3. A method of manufacturing a semiconductor device, wherein a matrix substrate having wiring patterns formed on a second main surface thereof in a manner spanning dividing grooves is divided along the dividing grooves, the second main surface being located on the side opposite to a first main surface of the matrix substrate on which the dividing grooves to partition plural wiring substrates of the matrix substrate are formed, the method comprising the steps of: </paragraph>
<paragraph id="P-0061" lvl="2"><number>&lsqb;0061&rsqb;</number> (a) mounting a surface-mounted type electronic component and a bare chip-mountable semiconductor pellet onto each of the wiring substrates; </paragraph>
<paragraph id="P-0062" lvl="2"><number>&lsqb;0062&rsqb;</number> (b) disposing the matrix substrate onto a dividing support base in a substrate dividing apparatus; </paragraph>
<paragraph id="P-0063" lvl="2"><number>&lsqb;0063&rsqb;</number> (c) causing a dividing portion contiguous to a remaining portion of the matrix substrate to project and supporting the second main surface of the remaining portion by the dividing support base; and </paragraph>
<paragraph id="P-0064" lvl="2"><number>&lsqb;0064&rsqb;</number> (d) pivoting the dividing portion of the matrix substrate to the second main surface side, applying a load to one end of the first main surface of the dividing portion, the application of the load being performed by a loading portion, the loading portion capable of being interlocked with a movable portion of the dividing support base correspondingly to the first main surface of the dividing portion, to divide the remaining portion and the dividing portion from each other, beginning with the one end of the dividing groove, and tearing off the wiring pattern concerned along the associated dividing groove.</paragraph>
</section>
</summary-of-invention>
<brief-description-of-drawings>
<section>
<heading lvl="1">BRIEF DESCRIPTION OF THE DRAWINGS </heading>
<paragraph id="P-0065" lvl="0"><number>&lsqb;0065&rsqb;</number> FIGS. <highlight><bold>1</bold></highlight>(<highlight><italic>a</italic></highlight>) and <highlight><bold>1</bold></highlight>(<highlight><italic>b</italic></highlight>) show structural examples of a high-frequency module assembled by the semiconductor device manufacturing method according to the present invention, in which <cross-reference target="DRAWINGS">FIG. 1</cross-reference>(<highlight><italic>a</italic></highlight>) is a perspective view and <cross-reference target="DRAWINGS">FIG. 1</cross-reference>(<highlight><italic>b</italic></highlight>) is a sectional view; </paragraph>
<paragraph id="P-0066" lvl="0"><number>&lsqb;0066&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 2</cross-reference> is a bottom view thereof; </paragraph>
<paragraph id="P-0067" lvl="0"><number>&lsqb;0067&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 3</cross-reference> is a flow chart of a manufacturing process, showing an example of an assembling procedure adopted in the method for manufacturing the high-frequency module shown in <cross-reference target="DRAWINGS">FIG. 1</cross-reference>; </paragraph>
<paragraph id="P-0068" lvl="0"><number>&lsqb;0068&rsqb;</number> FIGS. <highlight><bold>4</bold></highlight>(<highlight><italic>a</italic></highlight>), <highlight><bold>4</bold></highlight>(<highlight><italic>b</italic></highlight>), <highlight><bold>4</bold></highlight>(<highlight><italic>c</italic></highlight>), <highlight><bold>4</bold></highlight>(<highlight><italic>d</italic></highlight>), <highlight><bold>4</bold></highlight>(<highlight><italic>e</italic></highlight>), <highlight><bold>4</bold></highlight>(<highlight><italic>f</italic></highlight>), <highlight><bold>4</bold></highlight>(<highlight><italic>g</italic></highlight>), <highlight><bold>4</bold></highlight>(<highlight><italic>h</italic></highlight>), and <highlight><bold>4</bold></highlight>(<highlight><italic>i</italic></highlight>) are sectional, side, and perspective views showing a structural example of a wiring substrate and a high-frequency module corresponding to each of main steps illustrated in <cross-reference target="DRAWINGS">FIG. 3</cross-reference>; </paragraph>
<paragraph id="P-0069" lvl="0"><number>&lsqb;0069&rsqb;</number> FIGS. <highlight><bold>5</bold></highlight>(<highlight><italic>a</italic></highlight>) to <highlight><bold>5</bold></highlight>(<highlight><italic>d</italic></highlight>) show structural examples of a matrix substrate used in manufacturing the high-frequency module shown in <cross-reference target="DRAWINGS">FIG. 1</cross-reference> and a wiring substrate with a defect mark affixed thereto, in which <cross-reference target="DRAWINGS">FIG. 5</cross-reference>(<highlight><italic>a</italic></highlight>) is a perspective view of the matrix substrate, <cross-reference target="DRAWINGS">FIG. 5</cross-reference>(<highlight><italic>b</italic></highlight>) is a plan view of a defect-marked wiring substrate in parts mounting inspection, <cross-reference target="DRAWINGS">FIG. 5</cross-reference>(<highlight><italic>c</italic></highlight>) is a plan view the defect-marked wiring substrate after reflow, and <cross-reference target="DRAWINGS">FIG. 5</cross-reference>(<highlight><italic>d</italic></highlight>) is a plan view of the defect-marked wiring substrate after wire bonding; </paragraph>
<paragraph id="P-0070" lvl="0"><number>&lsqb;0070&rsqb;</number> FIGS. <highlight><bold>6</bold></highlight>(<highlight><italic>a</italic></highlight>) and <highlight><bold>6</bold></highlight>(<highlight><italic>b</italic></highlight>) show examples of a moving trace of a nozzle in a solder potting step which is carried out in the semiconductor device manufacturing method according to the present invention, in which <cross-reference target="DRAWINGS">FIG. 6</cross-reference>(<highlight><italic>a</italic></highlight>) is a plan view showing a moving trace on a wiring substrate and <cross-reference target="DRAWINGS">FIG. 6</cross-reference>(<highlight><italic>b</italic></highlight>) is a perspective view showing a moving trace on a matrix substrate; </paragraph>
<paragraph id="P-0071" lvl="0"><number>&lsqb;0071&rsqb;</number> FIGS. <highlight><bold>7</bold></highlight>(<highlight><italic>a</italic></highlight>) to <highlight><bold>7</bold></highlight>(<highlight><italic>c</italic></highlight>) show structural examples of a substrate used in a solder printing step and a solder potting step which are carried out in the semiconductor device manufacturing method according to the present invention, in which <cross-reference target="DRAWINGS">FIG. 7</cross-reference>(<highlight><italic>a</italic></highlight>) is a plan view of a matrix substrate before the formation of solder, <cross-reference target="DRAWINGS">FIG. 7</cross-reference>(<highlight><italic>b</italic></highlight>) is a plan view of a wiring substrate before the formation of solder, and <cross-reference target="DRAWINGS">FIG. 7</cross-reference>(<highlight><italic>c</italic></highlight>) is a plan view of the wiring substrate after solder printing and solder potting; </paragraph>
<paragraph id="P-0072" lvl="0"><number>&lsqb;0072&rsqb;</number> FIGS. <highlight><bold>8</bold></highlight>(<highlight><italic>a</italic></highlight>) and <highlight><bold>8</bold></highlight>(<highlight><italic>b</italic></highlight>) show structural examples of a parts mounting apparatus used in a parts mounting process which is carried out in the semiconductor device manufacturing method according to the present invention, in which <cross-reference target="DRAWINGS">FIG. 8</cross-reference>(<highlight><italic>a</italic></highlight>) is a perspective view showing an appearance of the device and <cross-reference target="DRAWINGS">FIG. 8</cross-reference>(<highlight><italic>b</italic></highlight>) is a constructional block diagram; </paragraph>
<paragraph id="P-0073" lvl="0"><number>&lsqb;0073&rsqb;</number> FIGS. <highlight><bold>9</bold></highlight>(<highlight><italic>a</italic></highlight>) and <highlight><bold>9</bold></highlight>(<highlight><italic>b</italic></highlight>) show structural examples of a pellet mounting apparatus used in a pellet mounting step which is carried out in the semiconductor device manufacturing method according to the present invention, in which <cross-reference target="DRAWINGS">FIG. 9</cross-reference>(<highlight><italic>a</italic></highlight>) is a perspective view showing an example of the device and <cross-reference target="DRAWINGS">FIG. 9</cross-reference>(<highlight><italic>b</italic></highlight>) is a constructional block diagram; </paragraph>
<paragraph id="P-0074" lvl="0"><number>&lsqb;0074&rsqb;</number> FIGS. <highlight><bold>10</bold></highlight>(<highlight><italic>a</italic></highlight>) and <highlight><bold>10</bold></highlight>(<highlight><italic>b</italic></highlight>) show structural examples of a wiring substrate used in the parts mounting step and the pellet mounting step which are carried out in the semiconductor device manufacturing method according to the present invention, in which <cross-reference target="DRAWINGS">FIG. 10</cross-reference>(<highlight><italic>a</italic></highlight>) is a plan view of the wiring substrate after parts mounting and <cross-reference target="DRAWINGS">FIG. 10</cross-reference>(<highlight><italic>b</italic></highlight>) is a plan view of the wiring substrate after pellet mounting; </paragraph>
<paragraph id="P-0075" lvl="0"><number>&lsqb;0075&rsqb;</number> FIGS. <highlight><bold>11</bold></highlight>(<highlight><italic>a</italic></highlight>) and <highlight><bold>11</bold></highlight>(<highlight><italic>b</italic></highlight>) show structural examples of a substrate in parts position inspection which is performed in an automatic visual inspection step in the semiconductor device manufacturing method according to the present invention, in which <cross-reference target="DRAWINGS">FIG. 11</cross-reference>(<highlight><italic>a</italic></highlight>) is a plan view of a matrix substrate and <cross-reference target="DRAWINGS">FIG. 11</cross-reference>(<highlight><italic>b</italic></highlight>) is a plan view of a wiring substrate; </paragraph>
<paragraph id="P-0076" lvl="0"><number>&lsqb;0076&rsqb;</number> FIGS. <highlight><bold>12</bold></highlight>(<highlight><italic>a</italic></highlight>) and <highlight><bold>12</bold></highlight>(<highlight><italic>b</italic></highlight>) show structural examples of a substrate in a resin coating step which is carried out in the semiconductor device manufacturing method according to the present invention, in which <cross-reference target="DRAWINGS">FIG. 12</cross-reference>(<highlight><italic>a</italic></highlight>) is a plan view of a matrix substrate and <cross-reference target="DRAWINGS">FIG. 12</cross-reference>(<highlight><italic>b</italic></highlight>) is a plan view of a wiring substrate; </paragraph>
<paragraph id="P-0077" lvl="0"><number>&lsqb;0077&rsqb;</number> FIGS. <highlight><bold>13</bold></highlight>(<highlight><italic>a</italic></highlight>) to <highlight><bold>13</bold></highlight>(<highlight><italic>c</italic></highlight>) show structural examples of a cap used in a cap inserting step which is carried out in the semiconductor device manufacturing method according to the present invention, in which <cross-reference target="DRAWINGS">FIG. 13</cross-reference>(<highlight><italic>a</italic></highlight>) is a plan view and FIGS. <highlight><bold>13</bold></highlight>(<highlight><italic>b</italic></highlight>) and <highlight><bold>13</bold></highlight>(<highlight><italic>c</italic></highlight>) are side views; </paragraph>
<paragraph id="P-0078" lvl="0"><number>&lsqb;0078&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 14</cross-reference> shows an example in which marks are affixed to the cap illustrated in <cross-reference target="DRAWINGS">FIG. 13</cross-reference>; </paragraph>
<paragraph id="P-0079" lvl="0"><number>&lsqb;0079&rsqb;</number> FIGS. <highlight><bold>15</bold></highlight>(<highlight><italic>a</italic></highlight>) and <highlight><bold>15</bold></highlight>(<highlight><italic>b</italic></highlight>) show examples of a hook hole recognizing method for recognizing hook holes formed in a matrix substrate in the cap inserting step which is carried out in the semiconductor device manufacturing method according to the present invention, in which <cross-reference target="DRAWINGS">FIG. 15</cross-reference>(<highlight><italic>a</italic></highlight>) is a front view showing a state of recognition and <cross-reference target="DRAWINGS">FIG. 15</cross-reference>(<highlight><italic>b</italic></highlight>) is a plan view showing a hook hole formed in a matrix substrate; </paragraph>
<paragraph id="P-0080" lvl="0"><number>&lsqb;0080&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 16</cross-reference> shows, as an example, on what principle the transfer of a cap is performed in the cap inserting step which is carried out in the semiconductor device manufacturing method according to the present invention; </paragraph>
<paragraph id="P-0081" lvl="0"><number>&lsqb;0081&rsqb;</number> FIGS. <highlight><bold>17</bold></highlight>(<highlight><italic>a</italic></highlight>) and <highlight><bold>17</bold></highlight>(<highlight><italic>b</italic></highlight>) show examples of how to insert a cap in the cap inserting step which is carried out in the semiconductor manufacturing method according to the present invention, in which <cross-reference target="DRAWINGS">FIG. 17</cross-reference>(<highlight><italic>a</italic></highlight>) shows a principle of the insertion and <cross-reference target="DRAWINGS">FIG. 17</cross-reference>(<highlight><italic>b</italic></highlight>) shows in what state the cap is inserted; </paragraph>
<paragraph id="P-0082" lvl="0"><number>&lsqb;0082&rsqb;</number> FIGS. <highlight><bold>18</bold></highlight>(<highlight><italic>a</italic></highlight>) to <highlight><bold>18</bold></highlight>(<highlight><italic>c</italic></highlight>) show examples of how to mount a cap in the cap inserting step which is carried out in the semiconductor manufacturing method according to the present invention, in which <cross-reference target="DRAWINGS">FIG. 18</cross-reference>(<highlight><italic>a</italic></highlight>) shows a principle of the mounting, <cross-reference target="DRAWINGS">FIG. 18</cross-reference>(<highlight><italic>b</italic></highlight>) is an enlarged sectional view of the cap shown in <highlight><bold>18</bold></highlight>(<highlight><italic>a</italic></highlight>), and <cross-reference target="DRAWINGS">FIG. 18</cross-reference>(<highlight><italic>c</italic></highlight>) is an enlarged, partial sectional view of portion C shown in <highlight><bold>18</bold></highlight>(<highlight><italic>b</italic></highlight>); </paragraph>
<paragraph id="P-0083" lvl="0"><number>&lsqb;0083&rsqb;</number> FIGS. <highlight><bold>19</bold></highlight>(<highlight><italic>a</italic></highlight>) and <highlight><bold>19</bold></highlight>(<highlight><italic>b</italic></highlight>) show examples of a state after cap insertion in the cap inserting step which is carried out in the semiconductor device manufacturing method according to the present invention, in which <cross-reference target="DRAWINGS">FIG. 19</cross-reference>(<highlight><italic>a</italic></highlight>) is a front view and <cross-reference target="DRAWINGS">FIG. 19</cross-reference>(<highlight><italic>b</italic></highlight>) is an enlarged, partial sectional view of a wiring substrate; </paragraph>
<paragraph id="P-0084" lvl="0"><number>&lsqb;0084&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 20</cross-reference> shows, as an example, a principle of operation of a cap mounting apparatus which is performed after the insertion of a cap in the cap inserting step adopted in the semiconductor device manufacturing method according to the present invention; </paragraph>
<paragraph id="P-0085" lvl="0"><number>&lsqb;0085&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 21</cross-reference> is an output characteristic diagram showing an example of characteristic inspection results in a characteristic selecting step adopted in the semiconductor device manufacturing method according to the present invention; </paragraph>
<paragraph id="P-0086" lvl="0"><number>&lsqb;0086&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 22</cross-reference> is a pellet grade classifying diagram showing an example of inspection results obtained in the inspection of pellet characteristics which is performed in the semiconductor device manufacturing method according to the present invention; </paragraph>
<paragraph id="P-0087" lvl="0"><number>&lsqb;0087&rsqb;</number> FIGS. <highlight><bold>23</bold></highlight>(<highlight><italic>a</italic></highlight>) and <highlight><bold>23</bold></highlight>(<highlight><italic>b</italic></highlight>) show structural examples of a substrate dividing apparatus used in a substrate dividing step which is carried out in the semiconductor device manufacturing method according to the present invention, in which <cross-reference target="DRAWINGS">FIG. 23</cross-reference>(<highlight><italic>a</italic></highlight>) is a perspective view showing an appearance of the device and <cross-reference target="DRAWINGS">FIG. 23</cross-reference>(<highlight><italic>b</italic></highlight>) is a constructional block diagram; </paragraph>
<paragraph id="P-0088" lvl="0"><number>&lsqb;0088&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 24</cross-reference> is a flow chart of a manufacturing process, showing an example of an assembling procedure which is adopted in the high-frequency module manufacturing method shown in <cross-reference target="DRAWINGS">FIG. 1</cross-reference>; </paragraph>
<paragraph id="P-0089" lvl="0"><number>&lsqb;0089&rsqb;</number> FIGS. <highlight><bold>25</bold></highlight>(<highlight><italic>a</italic></highlight>), <highlight><bold>25</bold></highlight>(<highlight><italic>b</italic></highlight>), <highlight><bold>25</bold></highlight>(<highlight><italic>c</italic></highlight>), <highlight><bold>25</bold></highlight>(<highlight><italic>d</italic></highlight>), <highlight><bold>25</bold></highlight>(<highlight><italic>e</italic></highlight>), <highlight><bold>25</bold></highlight>(<highlight><italic>f</italic></highlight>), <highlight><bold>25</bold></highlight>(<highlight><italic>g</italic></highlight>), <highlight><bold>25</bold></highlight>(<highlight><italic>h</italic></highlight>), and <highlight><bold>25</bold></highlight>(<highlight><italic>i</italic></highlight>) are sectional, side, and perspective views showing a structural example of a wiring substrate and a high-frequency module corresponding to each of main steps illustrated in <cross-reference target="DRAWINGS">FIG. 24</cross-reference>; </paragraph>
<paragraph id="P-0090" lvl="0"><number>&lsqb;0090&rsqb;</number> FIGS. <highlight><bold>26</bold></highlight>(<highlight><italic>a</italic></highlight>) to <highlight><bold>26</bold></highlight>(<highlight><italic>c</italic></highlight>) show structural examples of a matrix substrate used in manufacturing the high-frequency module shown in <cross-reference target="DRAWINGS">FIG. 1</cross-reference> and a wiring substrate formed thereon, in which <cross-reference target="DRAWINGS">FIG. 26</cross-reference>(<highlight><italic>a</italic></highlight>) is a perspective view of the matrix substrate, <cross-reference target="DRAWINGS">FIG. 26</cross-reference>(<highlight><italic>b</italic></highlight>) is a perspective view of the wiring substrate, and <cross-reference target="DRAWINGS">FIG. 26</cross-reference>(<highlight><italic>c</italic></highlight>) is a plan view of the wiring substrate; </paragraph>
<paragraph id="P-0091" lvl="0"><number>&lsqb;0091&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 27</cross-reference> is a flow chart of a substrate dividing process, showing an example of an operation procedure of a substrate dividing apparatus used in a substrate dividing step which is involved in the high-frequency module assembling procedure shown in <cross-reference target="DRAWINGS">FIG. 24</cross-reference>; </paragraph>
<paragraph id="P-0092" lvl="0"><number>&lsqb;0092&rsqb;</number> FIGS. <highlight><bold>28</bold></highlight>(<highlight><italic>a</italic></highlight>) and <highlight><bold>28</bold></highlight>(<highlight><italic>b</italic></highlight>) show structural examples of a matrix substrate just before substrate division in assembling the high-frequency module shown in <cross-reference target="DRAWINGS">FIG. 1</cross-reference>, in which <cross-reference target="DRAWINGS">FIG. 28</cross-reference>(<highlight><italic>a</italic></highlight>) is a plan view and <cross-reference target="DRAWINGS">FIG. 28</cross-reference>(<highlight><italic>b</italic></highlight>) is a partially enlarged bottom view; </paragraph>
<paragraph id="P-0093" lvl="0"><number>&lsqb;0093&rsqb;</number> FIGS. <highlight><bold>29</bold></highlight>(<highlight><italic>a</italic></highlight>), <highlight><bold>29</bold></highlight>(<highlight><italic>b</italic></highlight>), <highlight><bold>29</bold></highlight>(<highlight><italic>c</italic></highlight>), and <highlight><bold>29</bold></highlight>(<highlight><italic>d</italic></highlight>) comprise a process flow chart and division principle diagrams corresponding to processes, showing an example of a one column substrates dividing method adopted in the substrate dividing step which is carried out in the semiconductor device manufacturing method according to the present invention; </paragraph>
<paragraph id="P-0094" lvl="0"><number>&lsqb;0094&rsqb;</number> FIGS. <highlight><bold>30</bold></highlight>(<highlight><italic>a</italic></highlight>) and <highlight><bold>30</bold></highlight>(<highlight><italic>b</italic></highlight>) show details of the division principle in the substrate dividing method illustrated in <cross-reference target="DRAWINGS">FIG. 29</cross-reference>, in which <cross-reference target="DRAWINGS">FIG. 30</cross-reference>(<highlight><italic>a</italic></highlight>) is a principle diagram showing substrate division and <cross-reference target="DRAWINGS">FIG. 30</cross-reference>(<highlight><italic>b</italic></highlight>) is a principle diagram showing in what manner a wiring pattern is torn off; </paragraph>
<paragraph id="P-0095" lvl="0"><number>&lsqb;0095&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 31</cross-reference> is a side view showing a relation of arrangement between a loading portion and a dividing portion of the matrix substrate in the state shown in <cross-reference target="DRAWINGS">FIG. 29</cross-reference>(<highlight><italic>b</italic></highlight>); </paragraph>
<paragraph id="P-0096" lvl="0"><number>&lsqb;0096&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 32</cross-reference> is a plan view showing a structural example of an individual dividing substrate as a multi-substrate after performing the one-column substrate division shown in <cross-reference target="DRAWINGS">FIG. 29</cross-reference>; </paragraph>
<paragraph id="P-0097" lvl="0"><number>&lsqb;0097&rsqb;</number> FIGS. <highlight><bold>33</bold></highlight>(<highlight><italic>a</italic></highlight>), <highlight><bold>33</bold></highlight>(<highlight><italic>b</italic></highlight>), <highlight><bold>33</bold></highlight>(<highlight><italic>c</italic></highlight>), <highlight><bold>33</bold></highlight>(<highlight><italic>d</italic></highlight>), and <highlight><bold>33</bold></highlight>(<highlight><italic>e</italic></highlight>) comprise a process flow chart and division principle diagrams corresponding to processes, showing an example of an individual substrate dividing method adopted in the substrate dividing step which is carried out in the semiconductor device manufacturing method according to the present invention; and </paragraph>
<paragraph id="P-0098" lvl="0"><number>&lsqb;0098&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 34</cross-reference> is a side view showing a relation of arrangement between a loading portion and a dividing portion of the individual dividing substrate in the state illustrated in <cross-reference target="DRAWINGS">FIG. 33</cross-reference>(<highlight><italic>b</italic></highlight>).</paragraph>
</section>
</brief-description-of-drawings>
<detailed-description>
<section>
<heading lvl="1">BEST MODE FOR CARRYING OUT THE INVENTION </heading>
<paragraph id="P-0099" lvl="0"><number>&lsqb;0099&rsqb;</number> In the following embodiments, explanations of the same or similar portions will not be repeated in principle except when particularly required. </paragraph>
<paragraph id="P-0100" lvl="0"><number>&lsqb;0100&rsqb;</number> In the following embodiments, plural inventions will be described by way of three embodiments for the sake of convenience, but it goes without saying that the steps to be described below are not always essential to all of the inventions, unless otherwise mentioned. </paragraph>
<paragraph id="P-0101" lvl="0"><number>&lsqb;0101&rsqb;</number> In the following embodiments, when necessary for convenience&apos; sake, an explanation will be given in a divided manner into plural sections or examples, but unless otherwise mentioned, they are not unrelated to each other, but are in such a relation as one being a modification or a detailed supplementary explanation of a part or the whole of the other. </paragraph>
<paragraph id="P-0102" lvl="0"><number>&lsqb;0102&rsqb;</number> In the following embodiments, when reference is made to, for example, the number of elements (including the number of elements, numerical value, amount, and range), no limitation is made to a specific number referred to, but there also may be adopted numbers larger and smaller than the specific number unless otherwise mentioned and except when limitation to the specific number is clear basically. </paragraph>
<paragraph id="P-0103" lvl="0"><number>&lsqb;0103&rsqb;</number> In the following embodiments, it goes without saying that components thereof (including component steps) are not always essential, unless otherwise mentioned and except when the components are clearly considered essential basically. </paragraph>
<paragraph id="P-0104" lvl="0"><number>&lsqb;0104&rsqb;</number> Further, in the following examples, when reference is made to the shape, a positional relation, etc. of components, etc., it is to be understood that those which are substantially similar or closely similar to the shape, etc. are also included, unless otherwise mentioned and except when a negative answer is clear basically. This is also the case with the above numerical value and range. </paragraph>
<paragraph id="P-0105" lvl="0"><number>&lsqb;0105&rsqb;</number> Embodiments of the present invention will be described hereinunder with reference to the accompanying drawings. In all of the drawings for illustration of the embodiments, members having the same functions will be identified by like reference numerals and repeated explanations thereof will be omitted. </paragraph>
<paragraph id="P-0106" lvl="0"><number>&lsqb;0106&rsqb;</number> A first embodiment of the present invention will now be described with reference to <cross-reference target="DRAWINGS">FIGS. 1 and 2</cross-reference> which illustrate the structure of a semiconductor device (a high-frequency module <highlight><bold>1</bold></highlight>), <cross-reference target="DRAWINGS">FIG. 3</cross-reference> which illustrates an assembling procedure for the high-frequency module <highlight><bold>1</bold></highlight>, <cross-reference target="DRAWINGS">FIG. 4</cross-reference> which is a sectional view of a wiring substrate for each of main steps, and <cross-reference target="DRAWINGS">FIG. 5</cross-reference> which illustrates a defect-marked wiring substrate. </paragraph>
<paragraph id="P-0107" lvl="0"><number>&lsqb;0107&rsqb;</number> A semiconductor device assembled by a semiconductor device manufacturing method according to a first embodiment of the present invention illustrated in <cross-reference target="DRAWINGS">FIGS. 1 and 2</cross-reference> is a high-frequency power amplifier called a high-frequency module <highlight><bold>1</bold></highlight> (also called an RF power module), in which a cap <highlight><bold>4</bold></highlight> is superimposed on a main surface (upper surface) of a plate-like wiring substrate <highlight><bold>2</bold></highlight>. In appearance, it has a flat rectangular structure. </paragraph>
<paragraph id="P-0108" lvl="0"><number>&lsqb;0108&rsqb;</number> Therefore, the high-frequency module <highlight><bold>1</bold></highlight> is mainly built into a small-sized portable electronic device or the like such as a portable telephone. In the high-frequency module <highlight><bold>1</bold></highlight>, semiconductor pellets <highlight><bold>21</bold></highlight> (chips for active elements) as bare chip-mounting active parts with field effect transistors formed thereon and chip parts <highlight><bold>22</bold></highlight> (chips for passive elements) which are not only electronic parts (surface-mounted or -attached parts) such as surface-mounted type chip capacitor and chip resistor but also passive parts, are mounted (mixed) on a wiring substrate <highlight><bold>2</bold></highlight>. </paragraph>
<paragraph id="P-0109" lvl="0"><number>&lsqb;0109&rsqb;</number> In the high-frequency module <highlight><bold>1</bold></highlight>, as shown in <cross-reference target="DRAWINGS">FIG. 1</cross-reference>(<highlight><italic>a</italic></highlight>), a cap <highlight><bold>4</bold></highlight> is positioned so that outer edges thereof coincide with or are inside outer edges of the wiring substrate <highlight><bold>2</bold></highlight>. The cap <highlight><bold>4</bold></highlight> is formed by draw-forming a metallic plate into a rectangular box shape having side walls <highlight><bold>3</bold></highlight> which project along outer edges of a lower surface of the cap. </paragraph>
<paragraph id="P-0110" lvl="0"><number>&lsqb;0110&rsqb;</number> As shown in <cross-reference target="DRAWINGS">FIG. 1</cross-reference>(<highlight><italic>b</italic></highlight>), the cap <highlight><bold>4</bold></highlight> has opposed hook support arms (hook support portions) <highlight><bold>17</bold></highlight> projecting downward from central positions of both opposite side walls <highlight><bold>3</bold></highlight>. At an inside position of a lower end portion of each hook support art <highlight><bold>17</bold></highlight> is formed a hook pawl <highlight><bold>17</bold></highlight> also by forming. A hook <highlight><bold>19</bold></highlight> as a retaining portion having elasticity is formed by both hook pawl <highlight><bold>18</bold></highlight> and hook support arm <highlight><bold>17</bold></highlight>. </paragraph>
<paragraph id="P-0111" lvl="0"><number>&lsqb;0111&rsqb;</number> For example, the cap <highlight><bold>4</bold></highlight>, which is 0.1 mm or so in thickness, is formed using an unplated nickel silver (nickel-copper-zinc alloy) or a nickel-plated phosphor bronze to enhance the wettability thereof for solder. </paragraph>
<paragraph id="P-0112" lvl="0"><number>&lsqb;0112&rsqb;</number> In central positions on both opposed sides of the wiring board <highlight><bold>2</bold></highlight> are formed recesses <highlight><bold>15</bold></highlight> for disposition therein of the hook support arms <highlight><bold>17</bold></highlight> respectively. The bottom of each recess <highlight><bold>15</bold></highlight> is further recessed to form an engaging portion <highlight><bold>16</bold></highlight> and the pawl <highlight><bold>18</bold></highlight> of each hook <highlight><bold>19</bold></highlight> is brought into engagement with the engaging portion <highlight><bold>16</bold></highlight>. </paragraph>
<paragraph id="P-0113" lvl="0"><number>&lsqb;0113&rsqb;</number> With the recess <highlight><bold>15</bold></highlight> formed, once the hook pawl <highlight><bold>18</bold></highlight> is put in engagement with the engaging portion <highlight><bold>16</bold></highlight>, there is no fear that the hook support arm <highlight><bold>17</bold></highlight> may project outside the recess <highlight><bold>15</bold></highlight>. </paragraph>
<paragraph id="P-0114" lvl="0"><number>&lsqb;0114&rsqb;</number> Besides, since the hook support arm <highlight><bold>17</bold></highlight> is formed by a metallic plate, it is possible to exert an elastic force on the hook <highlight><bold>19</bold></highlight>. Thus, when the side walls <highlight><bold>3</bold></highlight> of the cap <highlight><bold>4</bold></highlight> come into contact with the main surface of the wiring substrate <highlight><bold>2</bold></highlight> and the hook pawls <highlight><bold>18</bold></highlight> are engaged elastically with the back side of the wiring substrate, the cap <highlight><bold>4</bold></highlight> can be fixed firmly to the wiring substrate <highlight><bold>2</bold></highlight>. </paragraph>
<paragraph id="P-0115" lvl="0"><number>&lsqb;0115&rsqb;</number> At this time, since the hooks <highlight><bold>19</bold></highlight> exert an elastic force on the wiring substrate <highlight><bold>2</bold></highlight>, it is also possible to remove the cap <highlight><bold>4</bold></highlight> easily. </paragraph>
<paragraph id="P-0116" lvl="0"><number>&lsqb;0116&rsqb;</number> As to the retaining structure between the wiring substrate <highlight><bold>2</bold></highlight> and the cap <highlight><bold>4</bold></highlight>, there may be adopted another structure. </paragraph>
<paragraph id="P-0117" lvl="0"><number>&lsqb;0117&rsqb;</number> As shown in <cross-reference target="DRAWINGS">FIG. 2</cross-reference>, on the back side of the wiring substrate <highlight><bold>2</bold></highlight> are provided plural external terminals <highlight><bold>5</bold></highlight>. The external substrates <highlight><bold>5</bold></highlight> are arranged at approximately equal intervals on both sides in the longitudinal direction of the back of the wiring substrate <highlight><bold>2</bold></highlight>. In one row (the upper row in <cross-reference target="DRAWINGS">FIG. 2</cross-reference>) there are provided, successively from left to right, an input terminal (Pin) <highlight><bold>6</bold></highlight>, a ground terminal (GND) <highlight><bold>7</bold></highlight>, a ground terminal (GND) <highlight><bold>8</bold></highlight>, and a gate bias terminal (Vg) <highlight><bold>9</bold></highlight>, while in the other row (the lower row in <cross-reference target="DRAWINGS">FIG. 2</cross-reference>) there are provided, successively from let to right, an output terminal (Pout) <highlight><bold>10</bold></highlight>, a ground terminal (GND) <highlight><bold>11</bold></highlight>, a ground terminal (GND) <highlight><bold>12</bold></highlight>, and a power terminal (Vdd) <highlight><bold>13</bold></highlight>. </paragraph>
<paragraph id="P-0118" lvl="0"><number>&lsqb;0118&rsqb;</number> In side face positions of the wiring substrate <highlight><bold>2</bold></highlight> corresponding to the input terminal <highlight><bold>6</bold></highlight>, gate bias terminal <highlight><bold>9</bold></highlight>, output terminal <highlight><bold>10</bold></highlight>, and power terminal <highlight><bold>13</bold></highlight> there are formed end-face through holes <highlight><bold>20</bold></highlight> extending from the surface to the back of the wiring substrate <highlight><bold>2</bold></highlight>. When mounting the high-frequency module <highlight><bold>1</bold></highlight> to a mounting substrate such as a printed wiring substrate, the external terminals <highlight><bold>5</bold></highlight> are connected with electrode portions on the back side of the wiring substrate <highlight><bold>2</bold></highlight> through the end-face through holes <highlight><bold>20</bold></highlight>, so that the high-frequency module <highlight><bold>1</bold></highlight> can be mounted firmly. </paragraph>
<paragraph id="P-0119" lvl="0"><number>&lsqb;0119&rsqb;</number> On the back side of the wiring substrate <highlight><bold>2</bold></highlight> and in an area where the four ground terminals <highlight><bold>7</bold></highlight>, <highlight><bold>8</bold></highlight>, <highlight><bold>11</bold></highlight>, and <highlight><bold>12</bold></highlight> extend in a partitionwise manner, there is formed a resist film <highlight><bold>14</bold></highlight> using a material which is not wet by a bonding material (solder, for example) used for mounting the high-frequency module <highlight><bold>1</bold></highlight>. </paragraph>
<paragraph id="P-0120" lvl="0"><number>&lsqb;0120&rsqb;</number> In the high-frequency module <highlight><bold>1</bold></highlight>, as shown in <cross-reference target="DRAWINGS">FIG. 1</cross-reference>(<highlight><italic>b</italic></highlight>), the chip parts <highlight><bold>22</bold></highlight> are mounted on the surface of the wiring substrate <highlight><bold>2</bold></highlight> and the semiconductor pellets <highlight><bold>21</bold></highlight> are mounted through solder connections <highlight><bold>26</bold></highlight> into recesses <highlight><bold>2</bold></highlight><highlight><italic>a </italic></highlight>formed as cavities in the surface of the wiring substrate <highlight><bold>2</bold></highlight>. </paragraph>
<paragraph id="P-0121" lvl="0"><number>&lsqb;0121&rsqb;</number> Further, the chip parts <highlight><bold>22</bold></highlight> are soldered through solder fillet <highlight><bold>25</bold></highlight> to electrodes <highlight><bold>2</bold></highlight><highlight><italic>b </italic></highlight>(terminals for passive element chips) for chip parts shown in <cross-reference target="DRAWINGS">FIG. 5</cross-reference>(<highlight><italic>b</italic></highlight>). As to the semiconductor pellets <highlight><bold>21</bold></highlight>, pads as surface electrodes thereof are connected to substrate-side terminals <highlight><bold>2</bold></highlight><highlight><italic>i </italic></highlight>of the wiring substrate <highlight><bold>2</bold></highlight> through wires <highlight><bold>24</bold></highlight> such as gold wires. </paragraph>
<paragraph id="P-0122" lvl="0"><number>&lsqb;0122&rsqb;</number> The semiconductor pellets <highlight><bold>21</bold></highlight> and the wires <highlight><bold>24</bold></highlight> are sealed with sealing resin <highlight><bold>23</bold></highlight> such as epoxy resin. </paragraph>
<paragraph id="P-0123" lvl="0"><number>&lsqb;0123&rsqb;</number> The high-frequency module <highlight><bold>1</bold></highlight> is, for example, 8 mm wide, 12.3 mm long, and 1.8 mm high. </paragraph>
<paragraph id="P-0124" lvl="0"><number>&lsqb;0124&rsqb;</number> Next, an outline of how to manufacture the high-frequency module <highlight><bold>1</bold></highlight> (semiconductor device) according to the first embodiment, as well as an explanation of a defect mark <highlight><bold>2</bold></highlight><highlight><italic>e </italic></highlight>affixed to the wiring substrate <highlight><bold>2</bold></highlight>, will be given below with reference to FIGS. <highlight><bold>1</bold></highlight> to <highlight><bold>5</bold></highlight>. </paragraph>
<paragraph id="P-0125" lvl="0"><number>&lsqb;0125&rsqb;</number> The high-frequency module <highlight><bold>1</bold></highlight> is assembled in accordance with an assembling procedure (manufacturing process) shown in <cross-reference target="DRAWINGS">FIG. 3</cross-reference>. The assembling procedure comprises the steps of solder printing for chip parts mounting (step S<highlight><bold>1</bold></highlight>, <cross-reference target="DRAWINGS">FIG. 4</cross-reference>(<highlight><italic>a</italic></highlight>)), solder potting for mounting semiconductor pellets (step S<highlight><bold>2</bold></highlight>, <cross-reference target="DRAWINGS">FIG. 4</cross-reference>(<highlight><italic>b</italic></highlight>)), parts mounting for mounting the chip parts <highlight><bold>22</bold></highlight> (Step S<highlight><bold>3</bold></highlight>, <cross-reference target="DRAWINGS">FIG. 4</cross-reference>(<highlight><italic>c</italic></highlight>)), pellet mounting for mounting the semiconductor pellets <highlight><bold>21</bold></highlight> (step S<highlight><bold>4</bold></highlight>, <cross-reference target="DRAWINGS">FIG. 4</cross-reference>(<highlight><italic>d</italic></highlight>)), reflow of solder (incl. washing (step S<highlight><bold>5</bold></highlight>)), automatic visual inspection after reflow (step S<highlight><bold>6</bold></highlight>), wire bonding (step S<highlight><bold>7</bold></highlight>, <cross-reference target="DRAWINGS">FIG. 4</cross-reference>(<highlight><italic>e</italic></highlight>)), visual inspection after wire bonding (step S<highlight><bold>8</bold></highlight>), resin coating for the application of sealing resin <highlight><bold>23</bold></highlight> (step S<highlight><bold>9</bold></highlight>, <cross-reference target="DRAWINGS">FIG. 4</cross-reference>(<highlight><italic>f</italic></highlight>)), cap insertion (incl. marking (step S<highlight><bold>10</bold></highlight>), dig. <highlight><bold>4</bold></highlight>(<highlight><italic>g</italic></highlight>)), division of substrate for dividing a matrix substrate <highlight><bold>27</bold></highlight> into individual wiring substrates <highlight><bold>2</bold></highlight> (step S<highlight><bold>11</bold></highlight>), selection of characteristics of the high-frequency module <highlight><bold>1</bold></highlight> (step S<highlight><bold>12</bold></highlight>, <cross-reference target="DRAWINGS">FIG. 4</cross-reference>(<highlight><italic>h</italic></highlight>)), and taping of the high-frequency module <highlight><bold>1</bold></highlight> (step S<highlight><bold>13</bold></highlight>, <cross-reference target="DRAWINGS">FIG. 4</cross-reference>(<highlight><italic>i</italic></highlight>)). </paragraph>
<paragraph id="P-0126" lvl="0"><number>&lsqb;0126&rsqb;</number> The solder printing step S<highlight><bold>1</bold></highlight> to the cap insertion step S<highlight><bold>10</bold></highlight> (incl. marking) are carried out in the state of the matrix substrate <highlight><bold>27</bold></highlight> with plural wiring substrates <highlight><bold>2</bold></highlight> formed thereon. Thereafter, in step S<highlight><bold>11</bold></highlight> the matrix substrate <highlight><bold>27</bold></highlight> is divided into individual wiring substrates <highlight><bold>2</bold></highlight>. Thus, the selection of characteristics in step S<highlight><bold>12</bold></highlight> and the taping of step S<highlight><bold>13</bold></highlight> are carried out in the form of the high-frequency module <highlight><bold>1</bold></highlight> having an individual wiring substrate <highlight><bold>2</bold></highlight>. </paragraph>
<paragraph id="P-0127" lvl="0"><number>&lsqb;0127&rsqb;</number> By thus manufacturing the high-frequency module <highlight><bold>1</bold></highlight> without dividing the matrix substrate <highlight><bold>27</bold></highlight> until the final stage of the module assembling process, it is possible to reduce the module manufacturing cost and the material cost. Besides, the assembling work can be done smoothly and it is possible to rationalize the manufacturing line. </paragraph>
<paragraph id="P-0128" lvl="0"><number>&lsqb;0128&rsqb;</number> As to detailed contents of operations performed respectively in the assembling steps, reference will be made thereto later in a second embodiment of the present invention. </paragraph>
<paragraph id="P-0129" lvl="0"><number>&lsqb;0129&rsqb;</number> In this first embodiment, the high-frequency module <highlight><bold>1</bold></highlight> is assembled by the following method which is characteristic throughout the whole of the high-frequency module manufacturing process. </paragraph>
<paragraph id="P-0130" lvl="0"><number>&lsqb;0130&rsqb;</number> First, chip parts <highlight><bold>22</bold></highlight> and semiconductor pellets <highlight><bold>21</bold></highlight> are disposed on each of only inspection-passed wiring substrates on the matrix substrate <highlight><bold>27</bold></highlight> shown in <cross-reference target="DRAWINGS">FIG. 5</cross-reference>(<highlight><italic>a</italic></highlight>). Thus, the chip parts <highlight><bold>22</bold></highlight> and the semiconductor pellets <highlight><bold>21</bold></highlight> are disposed on only non-defective wiring substrates <highlight><bold>2</bold></highlight>. That is, in the cap inserting step S<highlight><bold>10</bold></highlight>, the cap <highlight><bold>4</bold></highlight> is attached to only each non-defective wiring substrate <highlight><bold>2</bold></highlight>. </paragraph>
<paragraph id="P-0131" lvl="0"><number>&lsqb;0131&rsqb;</number> More specifically, such a defect mark <highlight><bold>2</bold></highlight><highlight><italic>e </italic></highlight>as shown in <cross-reference target="DRAWINGS">FIG. 5</cross-reference>(<highlight><italic>a</italic></highlight>) is affixed to a block, i.e., wiring substrate <highlight><bold>2</bold></highlight>, which is judged to be defective in a delivery (purchasing) stage inspection of wiring substrates <highlight><bold>2</bold></highlight> on the matrix substrate <highlight><bold>27</bold></highlight> (it is optional whether this inspection is to be done beforehand on the substrate manufacturer&apos;s side and inspected substrates are delivered, or the inspection is to be done after the delivery of substrates). Then, in a series of steps which follow (from parts mounting of step S<highlight><bold>3</bold></highlight> to the cap insertion of step S<highlight><bold>10</bold></highlight>) the defect mark <highlight><bold>2</bold></highlight><highlight><italic>e </italic></highlight>is recognized and operation is omitted for a wiring substrate <highlight><bold>2</bold></highlight> with the defect mark <highlight><bold>2</bold></highlight><highlight><italic>e </italic></highlight>formed thereon. </paragraph>
<paragraph id="P-0132" lvl="0"><number>&lsqb;0132&rsqb;</number> By so doing it is possible to reduce the manufacturing steps for the high-frequency module <highlight><bold>1</bold></highlight> and rationalize the manufacturing line. </paragraph>
<paragraph id="P-0133" lvl="0"><number>&lsqb;0133&rsqb;</number> As a result, the cost of manufacturing the high-frequency module <highlight><bold>1</bold></highlight> can be reduced. </paragraph>
<paragraph id="P-0134" lvl="0"><number>&lsqb;0134&rsqb;</number> As examples of substrate defects at the matrix substrate delivery stage are mentioned electrical defects such as short-circuit and opening of circuit caused by breaking of wire, as well as appearance defects such as substrate warping and appearance short. </paragraph>
<paragraph id="P-0135" lvl="0"><number>&lsqb;0135&rsqb;</number> As to the defect mark <highlight><bold>2</bold></highlight><highlight><italic>e, </italic></highlight>for example a marking ink for semiconductor which does not dissolve even under washing after soldering and which facilitates pattern recognition is applied to a defective wiring substrate, followed by baking, to form the defect mark <highlight><bold>2</bold></highlight><highlight><italic>e. </italic></highlight></paragraph>
<paragraph id="P-0136" lvl="0"><number>&lsqb;0136&rsqb;</number> Likewise, inspection is performed after the end of each assembling step to recognize an intra-step defective wiring substrate <highlight><bold>2</bold></highlight> and the defect mark <highlight><bold>2</bold></highlight><highlight><italic>e </italic></highlight>is affixed thereto. The step which follows is not performed for the wiring substrate <highlight><bold>2</bold></highlight> (intra-step defective substrate) with the defect mark <highlight><bold>2</bold></highlight><highlight><italic>e </italic></highlight>thus affixed thereto. </paragraph>
<paragraph id="P-0137" lvl="0"><number>&lsqb;0137&rsqb;</number> For example, as shown in <cross-reference target="DRAWINGS">FIG. 5</cross-reference>(<highlight><italic>b</italic></highlight>), as to the wiring pattern <highlight><bold>2</bold></highlight> with the defect mark <highlight><bold>2</bold></highlight><highlight><italic>e </italic></highlight>affixed thereto, the defect mark <highlight><bold>2</bold></highlight><highlight><italic>e </italic></highlight>is detected by pattern recognition in the parts mounting step S<highlight><bold>3</bold></highlight> shown in <cross-reference target="DRAWINGS">FIG. 3</cross-reference> and the chip parts <highlight><bold>2</bold></highlight> are not mounted on the wiring substrate as a defective block. </paragraph>
<paragraph id="P-0138" lvl="0"><number>&lsqb;0138&rsqb;</number> Likewise, also in the pellet mounting step S<highlight><bold>4</bold></highlight> the defect mark <highlight><bold>2</bold></highlight><highlight><italic>e </italic></highlight>is detected by pattern recognition and the semiconductor pellets <highlight><bold>21</bold></highlight> are not mounted on the wiring substrate <highlight><bold>2</bold></highlight> found to be defective. </paragraph>
<paragraph id="P-0139" lvl="0"><number>&lsqb;0139&rsqb;</number> Further, in the automatic visual inspection of step S<highlight><bold>6</bold></highlight> after the mounting of parts and pellets, the defective mark <highlight><bold>24</bold></highlight> is detected by pattern recognition and the associated wiring substrate is counted as a defective substrate without performing inspection. At this time, as to the block (wiring substrate <highlight><bold>2</bold></highlight>) judged to be defective in the automatic visual inspection, the defect mark <highlight><bold>2</bold></highlight><highlight><italic>e </italic></highlight>is applied thereto by coating or the like with use of a quick-drying ink, as shown in <cross-reference target="DRAWINGS">FIG. 5</cross-reference>(<highlight><italic>c</italic></highlight>). </paragraph>
<paragraph id="P-0140" lvl="0"><number>&lsqb;0140&rsqb;</number> Also in the wire bonding step S<highlight><bold>7</bold></highlight> the defect mark <highlight><bold>2</bold></highlight><highlight><italic>e </italic></highlight>put on delivery and the defective mark <highlight><bold>2</bold></highlight><highlight><italic>e </italic></highlight>put on visual inspection after the mounting of parts and pellets are detected by pattern recognition and wire bonding is not performed for wiring substrates <highlight><bold>2</bold></highlight> as defective blocks. </paragraph>
<paragraph id="P-0141" lvl="0"><number>&lsqb;0141&rsqb;</number> In visual inspection of step S<highlight><bold>8</bold></highlight> after the wire bonding, the defective mark <highlight><bold>2</bold></highlight><highlight><italic>e </italic></highlight>is affixed to a wiring substrate <highlight><bold>2</bold></highlight> judged to be defective in appearance after wire bonding, for example by coating with use of a quick-drying ink, as shown in <cross-reference target="DRAWINGS">FIG. 5</cross-reference>(<highlight><italic>d</italic></highlight>). </paragraph>
<paragraph id="P-0142" lvl="0"><number>&lsqb;0142&rsqb;</number> In the resin coating step S<highlight><bold>9</bold></highlight>, the defective marks <highlight><bold>2</bold></highlight><highlight><italic>e </italic></highlight>put on delivery, on visual inspection after the mounting of parts and pellets, and on visual inspection after wire bonding, are detected by pattern recognition and resin coating is not performed for wiring substrates as defective blocks. </paragraph>
<paragraph id="P-0143" lvl="0"><number>&lsqb;0143&rsqb;</number> Similarly, also in the cap inserting step S<highlight><bold>10</bold></highlight> the defective marks <highlight><bold>2</bold></highlight><highlight><italic>e </italic></highlight>put on delivery, on visual inspection after the mounting of parts and pellets, and on visual inspection after wire bonding, are detected by pattern recognition and the cap is not attached to any of wiring substrates <highlight><bold>2</bold></highlight> as defective blocks. </paragraph>
<paragraph id="P-0144" lvl="0"><number>&lsqb;0144&rsqb;</number> Further, in the substrate dividing step S<highlight><bold>11</bold></highlight>, whether the cap <highlight><bold>4</bold></highlight> is present or not is detected by means of a sensor or the like and wiring substrates <highlight><bold>2</bold></highlight> with cap <highlight><bold>4</bold></highlight> are judged to be non-defective and are stored, while wiring substrates <highlight><bold>2</bold></highlight> without cap <highlight><bold>4</bold></highlight> are discharged as defective substrates. </paragraph>
<paragraph id="P-0145" lvl="0"><number>&lsqb;0145&rsqb;</number> Thus, the work of the next step can be omitted with respect to defective blocks (wiring substrates <highlight><bold>2</bold></highlight>), so that it is possible to reduce the number of manufacturing steps in manufacturing the high-frequency module <highlight><bold>1</bold></highlight> and rationalize the manufacturing line. As a result, the manufacturing cost of the high-frequency module <highlight><bold>1</bold></highlight> can be decreased. </paragraph>
<paragraph id="P-0146" lvl="0"><number>&lsqb;0146&rsqb;</number> The matrix substrate <highlight><bold>27</bold></highlight> is, for example, a ceramic substrate of multi-layer interconnection. As an example, if forty wiring substrates <highlight><bold>20</bold></highlight> are formed thereon, the size of the matrix substrate <highlight><bold>27</bold></highlight> is 78.75 mm&times;75.00 mm. The matrix substrate <highlight><bold>27</bold></highlight> may be, for example, a glass fabric-based epoxy resin substrate other than the ceramic substrate. </paragraph>
<paragraph id="P-0147" lvl="0"><number>&lsqb;0147&rsqb;</number> Next, a second embodiment of the present invention will be described below with reference to FIGS. <highlight><bold>1</bold></highlight> to <highlight><bold>22</bold></highlight>. </paragraph>
<paragraph id="P-0148" lvl="0"><number>&lsqb;0148&rsqb;</number> In this second embodiment the operations of the assembling steps will be described in detail in accordance with the assembling procedure (manufacturing process flow) for the high-frequency module <highlight><bold>1</bold></highlight> shown in <cross-reference target="DRAWINGS">FIG. 3</cross-reference>. </paragraph>
<paragraph id="P-0149" lvl="0"><number>&lsqb;0149&rsqb;</number> As shown in <cross-reference target="DRAWINGS">FIG. 5</cross-reference>(<highlight><italic>b</italic></highlight>), on the surface of each wiring substrate <highlight><bold>2</bold></highlight> of the matrix substrate <highlight><bold>27</bold></highlight> there are formed one or plural recesses <highlight><bold>2</bold></highlight><highlight><italic>a </italic></highlight>for mounting semiconductor pellets and electrodes <highlight><bold>2</bold></highlight><highlight><italic>b </italic></highlight>for mounting chip parts in accordance with the number of bare chip mounting semiconductor pellets <highlight><bold>21</bold></highlight> and chip parts <highlight><bold>22</bold></highlight>. The electrodes <highlight><bold>2</bold></highlight><highlight><italic>b </italic></highlight>for chip parts are connected through various surface wires <highlight><bold>2</bold></highlight><highlight><italic>d, </italic></highlight>as shown in <cross-reference target="DRAWINGS">FIG. 7</cross-reference>(<highlight><italic>b</italic></highlight>). </paragraph>
<paragraph id="P-0150" lvl="0"><number>&lsqb;0150&rsqb;</number> First, solder printing of step S<highlight><bold>1</bold></highlight> is performed for the matrix substrate <highlight><bold>27</bold></highlight> shown in <cross-reference target="DRAWINGS">FIG. 7</cross-reference>(<highlight><italic>a</italic></highlight>). </paragraph>
<paragraph id="P-0151" lvl="0"><number>&lsqb;0151&rsqb;</number> In this case, solder printing is applied to the electrodes <highlight><bold>2</bold></highlight><highlight><italic>b </italic></highlight>(see <cross-reference target="DRAWINGS">FIG. 5</cross-reference>(<highlight><italic>b</italic></highlight>)) for chip parts formed on a surface <highlight><bold>27</bold></highlight><highlight><italic>a </italic></highlight>of each wiring substrate <highlight><bold>2</bold></highlight> shown in <cross-reference target="DRAWINGS">FIG. 7</cross-reference>(<highlight><italic>b</italic></highlight>) of the matrix substrate <highlight><bold>27</bold></highlight> to form such printed solder patterns <highlight><bold>2</bold></highlight><highlight><italic>c </italic></highlight>as shown in FIGS. <highlight><bold>4</bold></highlight>(<highlight><italic>a</italic></highlight>) and <highlight><bold>7</bold></highlight>(<highlight><italic>c</italic></highlight>). </paragraph>
<paragraph id="P-0152" lvl="0"><number>&lsqb;0152&rsqb;</number> For example, the solder printing is a screen printing using a solder mask. </paragraph>
<paragraph id="P-0153" lvl="0"><number>&lsqb;0153&rsqb;</number> After the solder printing, the solder potting of step S<highlight><bold>2</bold></highlight> is performed. </paragraph>
<paragraph id="P-0154" lvl="0"><number>&lsqb;0154&rsqb;</number> In this step, solder is applied by potting to the recesses <highlight><bold>2</bold></highlight><highlight><italic>a </italic></highlight>formed in each wiring substrate <highlight><bold>2</bold></highlight> of the matrix substrate <highlight><bold>27</bold></highlight> to form potting solders <highlight><bold>2</bold></highlight><highlight><italic>f </italic></highlight>as shown in <cross-reference target="DRAWINGS">FIG. 4</cross-reference>(<highlight><italic>b</italic></highlight>) and <highlight><bold>7</bold></highlight>(<highlight><italic>c</italic></highlight>). </paragraph>
<paragraph id="P-0155" lvl="0"><number>&lsqb;0155&rsqb;</number> As shown in <cross-reference target="DRAWINGS">FIG. 6</cross-reference>, there is described a moving trace <highlight><bold>29</bold></highlight> of a nozzle <highlight><bold>28</bold></highlight> when solder is discharged from a solder potting nozzle <highlight><bold>28</bold></highlight>. More specifically, the nozzle <highlight><bold>28</bold></highlight> is moved at a shortest distance by a continuous motion (one-stroke motion) between adjacent recesses <highlight><bold>2</bold></highlight><highlight><italic>a </italic></highlight>in a wiring substrate <highlight><bold>2</bold></highlight> on a single matrix substrate <highlight><bold>27</bold></highlight>, as shown in <cross-reference target="DRAWINGS">FIG. 6</cross-reference>(<highlight><italic>a</italic></highlight>), and at the same time the nozzle <highlight><bold>28</bold></highlight> is moved at the shortest distance by a continuous operation (one-stroke motion) also for another adjacent wiring substrate <highlight><bold>2</bold></highlight> on the matrix substrate <highlight><bold>27</bold></highlight>, as shown in <cross-reference target="DRAWINGS">FIG. 6</cross-reference>(<highlight><italic>b</italic></highlight>). </paragraph>
<paragraph id="P-0156" lvl="0"><number>&lsqb;0156&rsqb;</number> Control of the moving trace <highlight><bold>29</bold></highlight> of the nozzle <highlight><bold>28</bold></highlight> is performed in accordance with a mounting position coordinates program. </paragraph>
<paragraph id="P-0157" lvl="0"><number>&lsqb;0157&rsqb;</number> In this second embodiment, first solder (printed solder patters <highlight><bold>2</bold></highlight><highlight><italic>c</italic></highlight>) is printed to the electrodes <highlight><bold>2</bold></highlight><highlight><italic>b </italic></highlight>for chip parts on the wiring substrate <highlight><bold>2</bold></highlight> and thereafter solder is applied by potting to the recesses <highlight><bold>2</bold></highlight><highlight><italic>a </italic></highlight>formed in the wiring substrate. Thus, since solder printing is performed first, the solder mask used in solder printing can be prevented from being stained by the potting solder. </paragraph>
<paragraph id="P-0158" lvl="0"><number>&lsqb;0158&rsqb;</number> Besides, since the nozzle <highlight><bold>28</bold></highlight> is moved at the shortest distance during solder potting with the nozzle, it is possible to shorten the potting time and hence possible to improve the throughput of the solder potting step. </paragraph>
<paragraph id="P-0159" lvl="0"><number>&lsqb;0159&rsqb;</number> Thereafter, the parts mounting step S<highlight><bold>3</bold></highlight> shown in <cross-reference target="DRAWINGS">FIG. 3</cross-reference> is performed, followed by mounting of pellets in step S<highlight><bold>4</bold></highlight>. </paragraph>
<paragraph id="P-0160" lvl="0"><number>&lsqb;0160&rsqb;</number> The following description is now provided about the construction of a parts mounting apparatus <highlight><bold>30</bold></highlight> shown in <cross-reference target="DRAWINGS">FIG. 8</cross-reference>(<highlight><italic>a</italic></highlight>) which is used in the parts mounting step. </paragraph>
<paragraph id="P-0161" lvl="0"><number>&lsqb;0161&rsqb;</number> The parts mounting apparatus <highlight><bold>30</bold></highlight> transfers and mounts the chip parts <highlight><bold>22</bold></highlight> onto each wiring substrate <highlight><bold>2</bold></highlight> of the matrix substrate <highlight><bold>27</bold></highlight>. As shown in <cross-reference target="DRAWINGS">FIG. 8</cross-reference>(<highlight><italic>b</italic></highlight>), the parts mounting device <highlight><bold>30</bold></highlight> comprises a first parts supply section <highlight><bold>31</bold></highlight> (parts supply section) and a second parts supply section <highlight><bold>32</bold></highlight> (parts supply section) both able to send out stored chip parts <highlight><bold>22</bold></highlight> (see <cross-reference target="DRAWINGS">FIG. 5</cross-reference>(<highlight><italic>c</italic></highlight>)) kind by kind (type by type for example), an XY stage <highlight><bold>34</bold></highlight> which supports the matrix substrate <highlight><bold>27</bold></highlight>, a mounting head <highlight><bold>33</bold></highlight> for mounting chip parts <highlight><bold>22</bold></highlight> on the XY stage <highlight><bold>34</bold></highlight>, and a substrate conveying section <highlight><bold>35</bold></highlight> for conveying the matrix substrate <highlight><bold>27</bold></highlight>. </paragraph>
<paragraph id="P-0162" lvl="0"><number>&lsqb;0162&rsqb;</number> The first and second parts supply sections <highlight><bold>31</bold></highlight>, <highlight><bold>32</bold></highlight> are, for example, tape feeders or bulk feeders and are installed slidably in a direction horizontal to a substrate conveying direction in the substrate conveying section <highlight><bold>35</bold></highlight>. </paragraph>
<paragraph id="P-0163" lvl="0"><number>&lsqb;0163&rsqb;</number> Therefore, at the time of mounting the chip parts <highlight><bold>22</bold></highlight> in the parts mounting apparatus <highlight><bold>30</bold></highlight>, the chip parts <highlight><bold>22</bold></highlight> (parts A, B, C, D, E, and F) stored in the first and second parts supply sections <highlight><bold>31</bold></highlight>, <highlight><bold>32</bold></highlight> are fed and disposed onto each wiring substrate <highlight><bold>2</bold></highlight> in the unit of parts supply sections. </paragraph>
<paragraph id="P-0164" lvl="0"><number>&lsqb;0164&rsqb;</number> In this way the chip parts <highlight><bold>22</bold></highlight> are mounted on the wiring substrate <highlight><bold>2</bold></highlight>, as shown in FIGS. <highlight><bold>4</bold></highlight>(<highlight><italic>c</italic></highlight>) and <highlight><bold>10</bold></highlight>(<highlight><italic>a</italic></highlight>). </paragraph>
<paragraph id="P-0165" lvl="0"><number>&lsqb;0165&rsqb;</number> For example, first all the chip parts <highlight><bold>22</bold></highlight> stored in the first parts supply section are mounted on the matrix substrate <highlight><bold>27</bold></highlight> and thereafter all the chip parts <highlight><bold>22</bold></highlight> stored in the second parts supply section are mounted on the matrix substrate <highlight><bold>27</bold></highlight>. </paragraph>
<paragraph id="P-0166" lvl="0"><number>&lsqb;0166&rsqb;</number> By so doing it is possible to shorten the moving distance of both first and second parts supply sections <highlight><bold>31</bold></highlight>, <highlight><bold>32</bold></highlight>, with the result that the throughput of the parts mounting time can be improved. </paragraph>
<paragraph id="P-0167" lvl="0"><number>&lsqb;0167&rsqb;</number> If a certain type of chip parts <highlight><bold>22</bold></highlight> are stored in the first parts supply section <highlight><bold>31</bold></highlight>, while another type of chip parts <highlight><bold>22</bold></highlight> are stored in the second parts supply section, it becomes possible to mount parts type by type. </paragraph>
<paragraph id="P-0168" lvl="0"><number>&lsqb;0168&rsqb;</number> At the time of mounting the chip parts <highlight><bold>22</bold></highlight>, the printed solder patterns <highlight><bold>2</bold></highlight><highlight><italic>c </italic></highlight>formed on the electrodes <highlight><bold>2</bold></highlight><highlight><italic>b </italic></highlight>for chip parts on the wiring substrate <highlight><bold>2</bold></highlight> are recognized and chip parts <highlight><bold>22</bold></highlight> are disposed on the printed solder patterns <highlight><bold>2</bold></highlight><highlight><italic>c. </italic></highlight></paragraph>
<paragraph id="P-0169" lvl="0"><number>&lsqb;0169&rsqb;</number> With this arrangement, during the reflow of solder, terminals of the chip parts <highlight><bold>22</bold></highlight> and the chip parts electrodes <highlight><bold>2</bold></highlight><highlight><italic>b </italic></highlight>are soldered to each other firmly through the printed solder patterns <highlight><bold>2</bold></highlight><highlight><italic>c </italic></highlight>by virtue of a self-alignment effect of the printed solder patterns <highlight><bold>2</bold></highlight><highlight><italic>c, </italic></highlight>so that even if the printed solder patterns <highlight><bold>2</bold></highlight><highlight><italic>c </italic></highlight>are formed offset from the electrodes <highlight><bold>2</bold></highlight><highlight><italic>b </italic></highlight>for chip parts, it is possible to prevent the occurrence of such defects as parts rise and parts float which are apt to occur on that occasion. </paragraph>
<paragraph id="P-0170" lvl="0"><number>&lsqb;0170&rsqb;</number> Next, a description will be given below about a pellet mounting apparatus <highlight><bold>36</bold></highlight> shown in <cross-reference target="DRAWINGS">FIG. 9</cross-reference>(<highlight><italic>a</italic></highlight>) which device is used in the pellet mounting step S<highlight><bold>4</bold></highlight>. </paragraph>
<paragraph id="P-0171" lvl="0"><number>&lsqb;0171&rsqb;</number> The pellet mounting apparatus <highlight><bold>36</bold></highlight> transfers and mounts the semiconductor pellets <highlight><bold>21</bold></highlight> into the recesses <highlight><bold>2</bold></highlight> formed in each wiring substrate <highlight><bold>2</bold></highlight> of the matrix substrate <highlight><bold>27</bold></highlight>. As shown in <cross-reference target="DRAWINGS">FIG. 9</cross-reference>(<highlight><italic>b</italic></highlight>), the pellet mounting apparatus <highlight><bold>36</bold></highlight> comprises a pellet supply system <highlight><bold>37</bold></highlight> which can send out stored semiconductor pellets <highlight><bold>21</bold></highlight> kind by kind (type by type for example), a bonding head <highlight><bold>38</bold></highlight> for mounting the semiconductor pellets <highlight><bold>21</bold></highlight>, a substrate conveying section <highlight><bold>39</bold></highlight> for the conveyance of the matrix substrate <highlight><bold>27</bold></highlight>, and a monitor <highlight><bold>40</bold></highlight> which displays a bonding position, etc. </paragraph>
<paragraph id="P-0172" lvl="0"><number>&lsqb;0172&rsqb;</number> In the pellet supply system <highlight><bold>37</bold></highlight> there are provided, for example, four parts supply portions which are first, second, third, and fourth pellet supply portions <highlight><bold>37</bold></highlight><highlight><italic>a, </italic></highlight><highlight><bold>37</bold></highlight><highlight><italic>b, </italic></highlight><highlight><bold>37</bold></highlight><highlight><italic>c, </italic></highlight><highlight><bold>37</bold></highlight><highlight><italic>d. </italic></highlight>These parts supply portion, which are chip trays for example, are attached to a rotary block <highlight><bold>37</bold></highlight><highlight><italic>e </italic></highlight>in the pellet supply system <highlight><bold>37</bold></highlight>. In the pellet mounting apparatus <highlight><bold>36</bold></highlight>, the semiconductor pellets <highlight><bold>21</bold></highlight> are mounted, for example, in accordance with a direct pickup method of directly picking up pellets from each pellet supply portion such as a chip tray or from semiconductor wafers. </paragraph>
<paragraph id="P-0173" lvl="0"><number>&lsqb;0173&rsqb;</number> Therefore, for the mounting of semiconductor pellets <highlight><bold>21</bold></highlight> in the pellet supply system <highlight><bold>37</bold></highlight> of the pellet mounting apparatus <highlight><bold>36</bold></highlight>, the semiconductor pellets (pellets A, B, C, and D) stored respectively in the first to fourth pellet supply portions <highlight><bold>37</bold></highlight><highlight><italic>a, </italic></highlight><highlight><bold>37</bold></highlight><highlight><italic>b, </italic></highlight><highlight><bold>37</bold></highlight><highlight><italic>c, </italic></highlight><highlight><bold>37</bold></highlight><highlight><italic>d </italic></highlight>are supplied to each wiring substrate <highlight><bold>2</bold></highlight> in the unit of parts supply portions. </paragraph>
<paragraph id="P-0174" lvl="0"><number>&lsqb;0174&rsqb;</number> In this way the semiconductor pellets <highlight><bold>21</bold></highlight> are mounted respectively in the recesses <highlight><bold>2</bold></highlight><highlight><italic>a </italic></highlight>of the wiring substrate <highlight><bold>2</bold></highlight>, as shown in FIGS. <highlight><bold>4</bold></highlight>(<highlight><italic>d</italic></highlight>) and <highlight><bold>10</bold></highlight>(<highlight><italic>b</italic></highlight>). </paragraph>
<paragraph id="P-0175" lvl="0"><number>&lsqb;0175&rsqb;</number> For example, all of the semiconductor pellets <highlight><bold>21</bold></highlight> in the first pellet supply portion <highlight><bold>37</bold></highlight><highlight><italic>a </italic></highlight>are mounted on the whole of the matrix substrate <highlight><bold>27</bold></highlight>, thereafter, the rotary block <highlight><bold>37</bold></highlight><highlight><italic>e </italic></highlight>is rotated and all of the semiconductor pellets <highlight><bold>21</bold></highlight> in the second pellet supply portion <highlight><bold>37</bold></highlight><highlight><italic>b </italic></highlight>are mounted on the whole of the matrix substrate <highlight><bold>27</bold></highlight>. Further, the rotary block <highlight><bold>37</bold></highlight><highlight><italic>e </italic></highlight>is rotated and the semiconductor pellets <highlight><bold>21</bold></highlight> in the third and fourth pellet supply portions <highlight><bold>37</bold></highlight><highlight><italic>c, </italic></highlight><highlight><bold>37</bold></highlight><highlight><italic>d </italic></highlight>are successively mounted on the whole of the matrix substrate <highlight><bold>27</bold></highlight>. </paragraph>
<paragraph id="P-0176" lvl="0"><number>&lsqb;0176&rsqb;</number> According to this method the moving distance of the first to fourth pellet supply portions <highlight><bold>37</bold></highlight><highlight><italic>a, </italic></highlight><highlight><bold>37</bold></highlight><highlight><italic>b, </italic></highlight><highlight><bold>37</bold></highlight><highlight><italic>c, </italic></highlight><highlight><bold>37</bold></highlight><highlight><italic>d </italic></highlight>can be shortened, so that the throughput of the pellet mounting time can be improved. </paragraph>
<paragraph id="P-0177" lvl="0"><number>&lsqb;0177&rsqb;</number> If semiconductor pellets <highlight><bold>21</bold></highlight> of different types or different grades are stored in the pellet supply portions, it becomes possible to effect the mounting of pellets type by type or grade by grade. </paragraph>
<paragraph id="P-0178" lvl="0"><number>&lsqb;0178&rsqb;</number> In mounting the semiconductor pellets <highlight><bold>21</bold></highlight>, edge portions <highlight><bold>2</bold></highlight><highlight><italic>g </italic></highlight>of the recesses <highlight><bold>2</bold></highlight><highlight><italic>a </italic></highlight>formed in each wiring substrate <highlight><bold>2</bold></highlight> and shown in <cross-reference target="DRAWINGS">FIG. 10</cross-reference>(<highlight><italic>b</italic></highlight>) are recognized and the pellets <highlight><bold>21</bold></highlight> are disposed in the recesses <highlight><bold>2</bold></highlight><highlight><italic>a. </italic></highlight></paragraph>
<paragraph id="P-0179" lvl="0"><number>&lsqb;0179&rsqb;</number> By so doing, it is possible to improve the position recognizing accuracy for the recesses <highlight><bold>2</bold></highlight><highlight><italic>a </italic></highlight>and hence it is possible to set the size of each recess <highlight><bold>2</bold></highlight><highlight><italic>a </italic></highlight>somewhat larger than the size of each semiconductor pellet <highlight><bold>21</bold></highlight>. </paragraph>
<paragraph id="P-0180" lvl="0"><number>&lsqb;0180&rsqb;</number> Consequently, it is possible to diminish wobbling of the semiconductor pellet <highlight><bold>21</bold></highlight> within each recess <highlight><bold>2</bold></highlight><highlight><italic>a </italic></highlight>and hence possible to improve the arrangement inclination accuracy in the horizontal direction of the semiconductor pellet <highlight><bold>21</bold></highlight>. </paragraph>
<paragraph id="P-0181" lvl="0"><number>&lsqb;0181&rsqb;</number> Thus, it is possible to facilitate the recognition of pads (surface electrodes) of the semiconductor pellets <highlight><bold>21</bold></highlight> in wire bonding, with the result that it is possible to diminish the occurrence of defective wire bonding. </paragraph>
<paragraph id="P-0182" lvl="0"><number>&lsqb;0182&rsqb;</number> Moreover, since the mounting of chip parts <highlight><bold>22</bold></highlight> is performed first and thereafter the mounting of semiconductor pellets <highlight><bold>21</bold></highlight> is conducted, it is possible to diminish the factor of damage to the semiconductor pellets. </paragraph>
<paragraph id="P-0183" lvl="0"><number>&lsqb;0183&rsqb;</number> More particularly, the probability of the semiconductor pellets <highlight><bold>21</bold></highlight> becoming defective under the influence of an external stress is high in comparison with the chip parts <highlight><bold>22</bold></highlight>, so it is preferable that the semiconductor pellets <highlight><bold>21</bold></highlight> be mounted after the mounting of the chip parts <highlight><bold>22</bold></highlight>, whereby the possibility of damage of the semiconductor pellets <highlight><bold>21</bold></highlight> can be decreased. </paragraph>
<paragraph id="P-0184" lvl="0"><number>&lsqb;0184&rsqb;</number> Thereafter, the solder reflow step S<highlight><bold>5</bold></highlight> shown in <cross-reference target="DRAWINGS">FIG. 3</cross-reference> is conducted. </paragraph>
<paragraph id="P-0185" lvl="0"><number>&lsqb;0185&rsqb;</number> In this step there is made reflow of solder for the matrix substrate <highlight><bold>27</bold></highlight> to connect the chip parts <highlight><bold>22</bold></highlight> and the semiconductor pellets <highlight><bold>21</bold></highlight> on the wiring substrate <highlight><bold>2</bold></highlight> by solder. </paragraph>
<paragraph id="P-0186" lvl="0"><number>&lsqb;0186&rsqb;</number> Subsequently, the automatic visual inspection of step S<highlight><bold>6</bold></highlight> is performed. </paragraph>
<paragraph id="P-0187" lvl="0"><number>&lsqb;0187&rsqb;</number> In this step the matrix substrate <highlight><bold>27</bold></highlight> after the reflow is subjected to a visual inspection to check whether any reflow defect is present or not. </paragraph>
<paragraph id="P-0188" lvl="0"><number>&lsqb;0188&rsqb;</number> In this case, if laser light is used to detect the position of each mounted part, the position of the mounted part can be recognized accurately by recognizing a stepped portion on the wiring substrate <highlight><bold>2</bold></highlight>. </paragraph>
<paragraph id="P-0189" lvl="0"><number>&lsqb;0189&rsqb;</number> For example, by recognizing through holes <highlight><bold>2</bold></highlight><highlight><italic>h </italic></highlight>shown in <cross-reference target="DRAWINGS">FIG. 11</cross-reference>(<highlight><italic>b</italic></highlight>), which through holes are formed in each wiring substrate <highlight><bold>2</bold></highlight> of the matrix substrate <highlight><bold>27</bold></highlight> shown in <cross-reference target="DRAWINGS">FIG. 11</cross-reference>(<highlight><italic>a</italic></highlight>), or by recognizing surface wires <highlight><bold>2</bold></highlight><highlight><italic>d </italic></highlight>shown in <cross-reference target="DRAWINGS">FIG. 7</cross-reference>(<highlight><italic>b</italic></highlight>), it is possible to recognize the position of each mounted part accurately. </paragraph>
<paragraph id="P-0190" lvl="0"><number>&lsqb;0190&rsqb;</number> Thereafter, the wire bonding step S<highlight><bold>7</bold></highlight> is carried out. </paragraph>
<paragraph id="P-0191" lvl="0"><number>&lsqb;0191&rsqb;</number> In this step, for example as shown in <cross-reference target="DRAWINGS">FIG. 4</cross-reference>(<highlight><italic>e</italic></highlight>), wire bonding is performed using wires <highlight><bold>24</bold></highlight> such as gold wires, whereby the pads as surface electrodes on the semiconductor pellets <highlight><bold>21</bold></highlight> and the corresponding substrate-side terminals <highlight><bold>2</bold></highlight><highlight><italic>i </italic></highlight>(see <cross-reference target="DRAWINGS">FIG. 5</cross-reference>(<highlight><italic>b</italic></highlight>)) on the wiring substrate <highlight><bold>2</bold></highlight> are connected together through the wires <highlight><bold>24</bold></highlight>. </paragraph>
<paragraph id="P-0192" lvl="0"><number>&lsqb;0192&rsqb;</number> Subsequently, the visual inspection of step S<highlight><bold>8</bold></highlight> is performed. </paragraph>
<paragraph id="P-0193" lvl="0"><number>&lsqb;0193&rsqb;</number> In this step, the matrix substrate <highlight><bold>27</bold></highlight> after the wire bonding is subjected to a visual inspection to check whether there is any wire bonding effect or not. </paragraph>
<paragraph id="P-0194" lvl="0"><number>&lsqb;0194&rsqb;</number> Thereafter, the resin (sealing resin <highlight><bold>23</bold></highlight>) coating of step S<highlight><bold>9</bold></highlight> is performed. </paragraph>
<paragraph id="P-0195" lvl="0"><number>&lsqb;0195&rsqb;</number> In this step, as shown in <cross-reference target="DRAWINGS">FIG. 4</cross-reference>(<highlight><italic>f</italic></highlight>), the sealing resin <highlight><bold>23</bold></highlight> is added dropwise onto the recesses <highlight><bold>2</bold></highlight><highlight><italic>a </italic></highlight>in each wiring substrate <highlight><bold>2</bold></highlight> of the matrix substrate by a potting method to seal the semiconductor pellets <highlight><bold>21</bold></highlight> and the wires <highlight><bold>24</bold></highlight> with the sealing resin <highlight><bold>23</bold></highlight>. </paragraph>
<paragraph id="P-0196" lvl="0"><number>&lsqb;0196&rsqb;</number> In this case, the sealing resin <highlight><bold>23</bold></highlight> is applied by potting to the recesses <highlight><bold>2</bold></highlight><highlight><italic>a </italic></highlight>of the wiring substrate <highlight><bold>2</bold></highlight> while avoiding dividing grooves <highlight><bold>27</bold></highlight><highlight><italic>b </italic></highlight>in the matrix substrate <highlight><bold>27</bold></highlight> shown in <cross-reference target="DRAWINGS">FIG. 12</cross-reference>(<highlight><italic>a</italic></highlight>) to seal the semiconductor pellets <highlight><bold>21</bold></highlight> with the resin. </paragraph>
<paragraph id="P-0197" lvl="0"><number>&lsqb;0197&rsqb;</number> More specifically, the sealing resin <highlight><bold>23</bold></highlight> is applied for each individual block, i.e., for each wiring substrate <highlight><bold>2</bold></highlight> on the matrix substrate <highlight><bold>27</bold></highlight>, as indicated by resin coating ranges <highlight><bold>41</bold></highlight> in <cross-reference target="DRAWINGS">FIG. 12</cross-reference>(<highlight><italic>b</italic></highlight>), in such a manner that the sealing resin <highlight><bold>23</bold></highlight> is not applied to the dividing grooves <highlight><bold>27</bold></highlight><highlight><italic>b </italic></highlight>formed as individual substrate dividing slits in the matrix substrate <highlight><bold>27</bold></highlight>. </paragraph>
<paragraph id="P-0198" lvl="0"><number>&lsqb;0198&rsqb;</number> Thus, since the sealing resin <highlight><bold>23</bold></highlight> is not applied to the dividing grooves <highlight><bold>27</bold></highlight><highlight><italic>b </italic></highlight>formed in the matrix substrate <highlight><bold>27</bold></highlight>, it is possible to prevent the sealing resin <highlight><bold>23</bold></highlight> from flowing through the through holes <highlight><bold>2</bold></highlight><highlight><italic>h </italic></highlight>shown in <cross-reference target="DRAWINGS">FIG. 11</cross-reference>(<highlight><italic>b</italic></highlight>) and lapping on the back side of the substrate, which would exert a bad influence on the substrate when the substrate division is performed. </paragraph>
<paragraph id="P-0199" lvl="0"><number>&lsqb;0199&rsqb;</number> Thereafter, the cap insertion of step S<highlight><bold>10</bold></highlight> is conducted. </paragraph>
<paragraph id="P-0200" lvl="0"><number>&lsqb;0200&rsqb;</number> In the cap inserting step performed in this second embodiment, such marking as shown in <cross-reference target="DRAWINGS">FIG. 14</cross-reference>, UV (ultraviolet) drying of marks <highlight><bold>42</bold></highlight> as recognition marks, mark visual inspection by pattern recognition of the marks <highlight><bold>42</bold></highlight>, and cap insertion are carried out by a continuous through process for the cap <highlight><bold>4</bold></highlight> shown in <cross-reference target="DRAWINGS">FIG. 13</cross-reference>. Further, only such caps <highlight><bold>4</bold></highlight> as are judged to be non-defective by the mark visual inspection in the cap inserting step are attached (inserted) to the wiring substrate. By so doing it is possible to not only shorten the assembling time in the cap inserting step but also prevent the incorporation of a cap <highlight><bold>4</bold></highlight> with another mark <highlight><bold>42</bold></highlight> affixed thereto. </paragraph>
<paragraph id="P-0201" lvl="0"><number>&lsqb;0201&rsqb;</number> First, marking is performed to put the marks <highlight><bold>42</bold></highlight> on each cap <highlight><bold>4</bold></highlight> in the cap inserting step. </paragraph>
<paragraph id="P-0202" lvl="0"><number>&lsqb;0202&rsqb;</number> For example, as shown in FIGS. <highlight><bold>13</bold></highlight>(<highlight><italic>a</italic></highlight>), (<highlight><italic>b</italic></highlight>), and (<highlight><italic>c</italic></highlight>), the cap <highlight><bold>4</bold></highlight> is formed in a box shape using a metallic plate and is provided with opposed, hook support arms <highlight><bold>17</bold></highlight> (hook support portions) for supporting the hooks <highlight><bold>19</bold></highlight> shown in <cross-reference target="DRAWINGS">FIG. 1</cross-reference>, the hooks <highlight><bold>19</bold></highlight> being engageable with each wiring substrate <highlight><bold>2</bold></highlight> on the matrix substrate <highlight><bold>27</bold></highlight>. </paragraph>
<paragraph id="P-0203" lvl="0"><number>&lsqb;0203&rsqb;</number> As shown in <cross-reference target="DRAWINGS">FIG. 14</cross-reference>, the marks <highlight><bold>42</bold></highlight> as recognition marks comprise characters and symbols, representing a production or model number of the high-frequency module <highlight><bold>1</bold></highlight>. </paragraph>
<paragraph id="P-0204" lvl="0"><number>&lsqb;0204&rsqb;</number> The marks <highlight><bold>42</bold></highlight> are affixed to a surface <highlight><bold>4</bold></highlight><highlight><italic>a </italic></highlight>of the cap <highlight><bold>4</bold></highlight>. </paragraph>
<paragraph id="P-0205" lvl="0"><number>&lsqb;0205&rsqb;</number> Subsequently, the marks <highlight><bold>42</bold></highlight> are UV-dried and are then subjected to a visual inspection by pattern recognition to select caps <highlight><bold>4</bold></highlight> with non-defective marks <highlight><bold>42</bold></highlight> affixed thereto. </paragraph>
<paragraph id="P-0206" lvl="0"><number>&lsqb;0206&rsqb;</number> Thereafter, the caps <highlight><bold>4</bold></highlight> thus judged to be non-defective are fitted (attached) one by one onto the wiring substrates <highlight><bold>2</bold></highlight> on the matrix substrate <highlight><bold>27</bold></highlight>. </paragraph>
<paragraph id="P-0207" lvl="0"><number>&lsqb;0207&rsqb;</number> Since only non-defective caps <highlight><bold>4</bold></highlight> are attached to the wiring substrates <highlight><bold>2</bold></highlight> after the inspection of marks <highlight><bold>42</bold></highlight> on the marked caps, it is possible to prevent the mounting of defective caps such as unmarked caps, caps with defective marks, or caps with other marks. </paragraph>
<paragraph id="P-0208" lvl="0"><number>&lsqb;0208&rsqb;</number> Thus, since there is no fear that caps which are defective with respect to the marks <highlight><bold>42</bold></highlight> may be attached to the wiring substrates, it is possible to rationalize the manufacturing line. </paragraph>
<paragraph id="P-0209" lvl="0"><number>&lsqb;0209&rsqb;</number> Next, the following description is provided about how to insert (mount) each cap <highlight><bold>4</bold></highlight>. </paragraph>
<paragraph id="P-0210" lvl="0"><number>&lsqb;0210&rsqb;</number> A description will first be given about the construction of a cap mounting apparatus <highlight><bold>44</bold></highlight> shown in FIGS. <highlight><bold>15</bold></highlight>(<highlight><italic>a</italic></highlight>) and <highlight><bold>16</bold></highlight>, which is used in the cap inserting step. </paragraph>
<paragraph id="P-0211" lvl="0"><number>&lsqb;0211&rsqb;</number> The cap mounting apparatus <highlight><bold>44</bold></highlight> is made up of an XY table <highlight><bold>45</bold></highlight> which supports the matrix substrate <highlight><bold>27</bold></highlight>, a cap mounting unit <highlight><bold>46</bold></highlight>, plural hook holes <highlight><bold>27</bold></highlight><highlight><italic>c </italic></highlight>(see <cross-reference target="DRAWINGS">FIG. 15</cross-reference>(<highlight><italic>b</italic></highlight>)) which are formed as recognizing portions in the matrix substrate <highlight><bold>27</bold></highlight> mounted on the XY table <highlight><bold>45</bold></highlight>, a recognizing camera <highlight><bold>47</bold></highlight> for picking up images of the hook holes <highlight><bold>27</bold></highlight><highlight><italic>c, </italic></highlight>and an alignment station <highlight><bold>48</bold></highlight> for disposing each cap <highlight><bold>4</bold></highlight> in an inclined state. </paragraph>
<paragraph id="P-0212" lvl="0"><number>&lsqb;0212&rsqb;</number> The mounting unit <highlight><bold>46</bold></highlight> is provided with an absorption collet <highlight><bold>46</bold></highlight><highlight><italic>a </italic></highlight>which can absorb and hold the cap <highlight><bold>4</bold></highlight>, a first cylinder <highlight><bold>46</bold></highlight><highlight><italic>b </italic></highlight>and a first spring <highlight><bold>46</bold></highlight><highlight><italic>c </italic></highlight>for moving the absorption collet <highlight><bold>46</bold></highlight><highlight><italic>a </italic></highlight>vertically, a first slider <highlight><bold>46</bold></highlight><highlight><italic>d </italic></highlight>for guiding the vertical movement of the absorption collet <highlight><bold>46</bold></highlight><highlight><italic>a, </italic></highlight>a pusher <highlight><bold>46</bold></highlight><highlight><italic>i </italic></highlight>for pushing the cap <highlight><bold>4</bold></highlight> when the cap is to be fitted on the wiring substrate, a second cylinder <highlight><bold>46</bold></highlight><highlight><italic>e </italic></highlight>and a second spring <highlight><bold>46</bold></highlight><highlight><italic>f </italic></highlight>for moving the pusher <highlight><bold>46</bold></highlight><highlight><italic>i </italic></highlight>vertically, and a second slider <highlight><bold>46</bold></highlight><highlight><italic>g </italic></highlight>for guiding the vertical movement of the pusher <highlight><bold>46</bold></highlight><highlight><italic>i. </italic></highlight></paragraph>
<paragraph id="P-0213" lvl="0"><number>&lsqb;0213&rsqb;</number> In the alignment station <highlight><bold>48</bold></highlight> there are provided a main tilting jig <highlight><bold>48</bold></highlight><highlight><italic>a </italic></highlight>for tilting and supporting the cap <highlight><bold>4</bold></highlight> at a predetermined angle and an auxiliary tilting jig <highlight><bold>48</bold></highlight><highlight><italic>b </italic></highlight>for guiding the cap <highlight><bold>4</bold></highlight> from the outside when the cap is tilted and supported by the main tilting jig <highlight><bold>48</bold></highlight><highlight><italic>a. </italic></highlight></paragraph>
<paragraph id="P-0214" lvl="0"><number>&lsqb;0214&rsqb;</number> A absorption surface <highlight><bold>46</bold></highlight><highlight><italic>j </italic></highlight>of the absorption collet <highlight><bold>46</bold></highlight><highlight><italic>a </italic></highlight>is formed at an angle equal to the angle of a support surface of the main tilting jig <highlight><bold>48</bold></highlight><highlight><italic>a </italic></highlight>so that the cap <highlight><bold>4</bold></highlight> can be tilted and held by the absorption collet <highlight><bold>46</bold></highlight><highlight><italic>a </italic></highlight>at the same angle as the inclination angle of the cap tilted by the main tilting jig <highlight><bold>48</bold></highlight><highlight><italic>a </italic></highlight>when the cap is absorbed and held from the main tilting jig by the absorption collet <highlight><bold>46</bold></highlight><highlight><italic>a. </italic></highlight></paragraph>
<paragraph id="P-0215" lvl="0"><number>&lsqb;0215&rsqb;</number> When mounting the cap <highlight><bold>4</bold></highlight>, first the matrix substrate <highlight><bold>27</bold></highlight> is disposed on the XY table <highlight><bold>45</bold></highlight>, as shown in <cross-reference target="DRAWINGS">FIG. 15</cross-reference>(<highlight><italic>a</italic></highlight>), and thereafter images of the hook holes <highlight><bold>27</bold></highlight><highlight><italic>c </italic></highlight>in the matrix substrate <highlight><bold>27</bold></highlight> shown in <cross-reference target="DRAWINGS">FIG. 15</cross-reference>(<highlight><italic>b</italic></highlight>) are picked up by the recognizing camera <highlight><bold>47</bold></highlight> and their positions are detected. </paragraph>
<paragraph id="P-0216" lvl="0"><number>&lsqb;0216&rsqb;</number> On the other hand, as shown in <cross-reference target="DRAWINGS">FIG. 16</cross-reference>, each cap <highlight><bold>4</bold></highlight> judged to be non-defective is tilted and supported at a predetermined angle by the main tilting jig <highlight><bold>48</bold></highlight><highlight><italic>a </italic></highlight>in the alignment station <highlight><bold>48</bold></highlight> of the cap mounting apparatus <highlight><bold>44</bold></highlight> and thereafter the cap <highlight><bold>4</bold></highlight> is absorbed and held by the absorption collet <highlight><bold>46</bold></highlight><highlight><italic>a </italic></highlight>in the mounting unit <highlight><bold>46</bold></highlight> while allowing the cap <highlight><bold>4</bold></highlight> to be kept tilted. </paragraph>
<paragraph id="P-0217" lvl="0"><number>&lsqb;0217&rsqb;</number> In this state, the cap <highlight><bold>4</bold></highlight> is moved together with the mounting unit <highlight><bold>46</bold></highlight> so that one hook support arm <highlight><bold>17</bold></highlight> located on a lower side by tilting out of the two opposed hook support arms <highlight><bold>17</bold></highlight> of the cap <highlight><bold>4</bold></highlight> is disposed above a desired hook hole <highlight><bold>27</bold></highlight><highlight><italic>c </italic></highlight>in the matrix substrate <highlight><bold>27</bold></highlight> mounted on the XY table <highlight><bold>45</bold></highlight>. </paragraph>
<paragraph id="P-0218" lvl="0"><number>&lsqb;0218&rsqb;</number> In this case, with respect to each of plural wiring substrates <highlight><bold>2</bold></highlight> on the matrix substrate <highlight><bold>27</bold></highlight>, the hook support arm <highlight><bold>17</bold></highlight> located on a lower side by tilting out of the two opposed hook support arms <highlight><bold>17</bold></highlight> of the cap <highlight><bold>4</bold></highlight> is inserted into the hook hole <highlight><bold>27</bold></highlight><highlight><italic>c </italic></highlight>located on an adjacent cap-free side out of the two hook holes <highlight><bold>27</bold></highlight><highlight><italic>c </italic></highlight>for insertion therein of the hook support arms. </paragraph>
<paragraph id="P-0219" lvl="0"><number>&lsqb;0219&rsqb;</number> As shown in FIGS. <highlight><bold>17</bold></highlight>(<highlight><italic>a</italic></highlight>) and (<highlight><italic>b</italic></highlight>), by first inserting the corresponding hook support arm <highlight><bold>17</bold></highlight> (the A-side hook support arm <highlight><bold>17</bold></highlight> in the figures) into the hook hole <highlight><bold>27</bold></highlight><highlight><italic>c </italic></highlight>located on an adjacent cap <highlight><bold>4</bold></highlight>-free side, out of the two opposed hook support arms <highlight><bold>17</bold></highlight> of the cap <highlight><bold>4</bold></highlight>, it is possible to avoid interference with an already-mounted cap <highlight><bold>4</bold></highlight>. </paragraph>
<paragraph id="P-0220" lvl="0"><number>&lsqb;0220&rsqb;</number> Consequently, it is possible to prevent the occurrence of a trouble caused by the interference. </paragraph>
<paragraph id="P-0221" lvl="0"><number>&lsqb;0221&rsqb;</number> As shown in <cross-reference target="DRAWINGS">FIG. 17</cross-reference>(<highlight><italic>a</italic></highlight>), the absorption collet <highlight><bold>46</bold></highlight><highlight><italic>a </italic></highlight>is brought down by the first cylinder <highlight><bold>46</bold></highlight><highlight><italic>b </italic></highlight>located on A-side of the mounting unit <highlight><bold>46</bold></highlight> in the cap mounting apparatus <highlight><bold>44</bold></highlight>, and with tilting of the cap <highlight><bold>4</bold></highlight>, the hook <highlight><bold>19</bold></highlight> of the hook support arm <highlight><bold>17</bold></highlight> is inserted obliquely into the corresponding hook hole <highlight><bold>27</bold></highlight><highlight><italic>c. </italic></highlight></paragraph>
<paragraph id="P-0222" lvl="0"><number>&lsqb;0222&rsqb;</number> In this case, by obliquely inserting the hook support arm <highlight><bold>17</bold></highlight> of the cap <highlight><bold>4</bold></highlight> on the A-side of the cap mounting apparatus <highlight><bold>44</bold></highlight>, the insertion can be done while keeping the hook <highlight><bold>19</bold></highlight> of the hook support arm <highlight><bold>17</bold></highlight> out of contact with the hook hole <highlight><bold>27</bold></highlight><highlight><italic>c. </italic></highlight></paragraph>
<paragraph id="P-0223" lvl="0"><number>&lsqb;0223&rsqb;</number> That is, the hook pawl <highlight><bold>18</bold></highlight> of the hook <highlight><bold>19</bold></highlight> and the hook hole <highlight><bold>27</bold></highlight><highlight><italic>c </italic></highlight>do not contact each other upon insertion of the hook support arm <highlight><bold>17</bold></highlight> into the hook hole, so that it is possible to prevent the matrix substrate <highlight><bold>27</bold></highlight> from being damaged in the vicinity of the hook holes <highlight><bold>27</bold></highlight><highlight><italic>c </italic></highlight>and hence possible to improve both yield and quality of the matrix substrate <highlight><bold>27</bold></highlight>. </paragraph>
<paragraph id="P-0224" lvl="0"><number>&lsqb;0224&rsqb;</number> Thereafter, as shown in <cross-reference target="DRAWINGS">FIG. 18</cross-reference>(<highlight><italic>a</italic></highlight>), the wiring substrate <highlight><bold>2</bold></highlight> is shifted transversely as indicated at <highlight><bold>46</bold></highlight><highlight><italic>k </italic></highlight>(the XY table <highlight><bold>45</bold></highlight> is moved by a preset value from B- to A-side, thereby causing the wiring substrate <highlight><bold>2</bold></highlight> on the matrix substrate <highlight><bold>27</bold></highlight> to move) for one (A-side) hook support arm <highlight><bold>17</bold></highlight> which has been inserted into the hook hole <highlight><bold>27</bold></highlight><highlight><italic>c </italic></highlight>located on the adjacent cap <highlight><bold>4</bold></highlight>-free side, thereby imposing a load on the A-side hook support arm <highlight><bold>17</bold></highlight>. </paragraph>
<paragraph id="P-0225" lvl="0"><number>&lsqb;0225&rsqb;</number> At this time, the A-side end portion of the surface <highlight><bold>4</bold></highlight><highlight><italic>a </italic></highlight>of the cap <highlight><bold>4</bold></highlight> shown in <cross-reference target="DRAWINGS">FIG. 18</cross-reference>(<highlight><italic>a</italic></highlight>) comes into abutment against an arm stopper <highlight><bold>46</bold></highlight><highlight><italic>h </italic></highlight>shown in <cross-reference target="DRAWINGS">FIG. 18</cross-reference>(<highlight><italic>b</italic></highlight>) of the absorption collet <highlight><bold>46</bold></highlight><highlight><italic>a </italic></highlight>and is supported thereby, so that the load induced by the transverse shift <highlight><bold>46</bold></highlight><highlight><italic>k </italic></highlight>of the wiring substrate <highlight><bold>2</bold></highlight> is applied to the A-side hook support arm <highlight><bold>17</bold></highlight>. As a result, the A-side (one) hook support arm <highlight><bold>17</bold></highlight> is deflected within its elastic region in a direction away from the B-side (the other) hook support arm <highlight><bold>17</bold></highlight> (see <cross-reference target="DRAWINGS">FIG. 18</cross-reference>(<highlight><italic>c</italic></highlight>)). </paragraph>
<paragraph id="P-0226" lvl="0"><number>&lsqb;0226&rsqb;</number> If the foregoing preset value for the transverse shift <highlight><bold>46</bold></highlight><highlight><italic>k </italic></highlight>of the XY table is set within a range within which the resilience of the hook support arm <highlight><bold>17</bold></highlight> is not lost, it becomes possible to let the hook support arm deflect within its elastic region. </paragraph>
<paragraph id="P-0227" lvl="0"><number>&lsqb;0227&rsqb;</number> With the A-side hook support arm <highlight><bold>17</bold></highlight> thus deflected, the distance between the two hook support arms <highlight><bold>17</bold></highlight> of each cap <highlight><bold>4</bold></highlight> becomes wider, resulting in that the hook pawl (see <cross-reference target="DRAWINGS">FIG. 1</cross-reference>) of the hook <highlight><bold>19</bold></highlight> of the A-side hook support arm <highlight><bold>17</bold></highlight> comes into engagement with the associated engaging portion of the wiring substrate <highlight><bold>2</bold></highlight>. At the same time, as shown in <cross-reference target="DRAWINGS">FIG. 18</cross-reference>(<highlight><italic>b</italic></highlight>), the hook <highlight><bold>19</bold></highlight> of the B-side (the other) hook support arm <highlight><bold>17</bold></highlight> is disposed above the other hook hole <highlight><bold>27</bold></highlight><highlight><italic>c </italic></highlight>n the matrix substrate <highlight><bold>27</bold></highlight>. </paragraph>
<paragraph id="P-0228" lvl="0"><number>&lsqb;0228&rsqb;</number> In this state, as shown in <cross-reference target="DRAWINGS">FIG. 19</cross-reference>(<highlight><italic>a</italic></highlight>), the pusher <highlight><bold>46</bold></highlight><highlight><italic>i </italic></highlight>is brought down by both B-side second cylinder <highlight><bold>46</bold></highlight><highlight><italic>e </italic></highlight>and second spring <highlight><bold>46</bold></highlight><highlight><italic>f </italic></highlight>to push the B-side end portion of the surface <highlight><bold>4</bold></highlight><highlight><italic>a </italic></highlight>of the cap <highlight><bold>4</bold></highlight>, whereby the B-side (the other) hook support arm <highlight><bold>17</bold></highlight> is inserted into the other hook hole <highlight><bold>27</bold></highlight><highlight><italic>c </italic></highlight>opposed to the hook hole <highlight><bold>27</bold></highlight><highlight><italic>c </italic></highlight>shown in <cross-reference target="DRAWINGS">FIG. 17</cross-reference>(<highlight><italic>a</italic></highlight>) into which the A-side hook support arm <highlight><bold>17</bold></highlight> has been inserted. </paragraph>
<paragraph id="P-0229" lvl="0"><number>&lsqb;0229&rsqb;</number> In this case, the other hook hole <highlight><bold>27</bold></highlight><highlight><italic>c </italic></highlight>is located close to the A-side hook support arm <highlight><bold>17</bold></highlight> by the transverse shift <highlight><bold>46</bold></highlight><highlight><italic>k </italic></highlight>shown in <cross-reference target="DRAWINGS">FIG. 18</cross-reference> of the matrix substrate <highlight><bold>27</bold></highlight>, so that at the time of insertion of the B-side hook support arm <highlight><bold>17</bold></highlight>, as is the case with the A-side, the hook pawl <highlight><bold>18</bold></highlight> of the hook <highlight><bold>19</bold></highlight> and the hook hole <highlight><bold>27</bold></highlight><highlight><italic>c </italic></highlight>do not contact each other, thus making it possible to prevent the occurrence of damage in the vicinity of the other hook hole <highlight><bold>27</bold></highlight><highlight><italic>c </italic></highlight>in the matrix substrate <highlight><bold>27</bold></highlight>. </paragraph>
<paragraph id="P-0230" lvl="0"><number>&lsqb;0230&rsqb;</number> As a result, it is possible to improve the yield and quality of the matrix substrate <highlight><bold>27</bold></highlight>. </paragraph>
<paragraph id="P-0231" lvl="0"><number>&lsqb;0231&rsqb;</number> Thereafter, the loading on the A-side hook support arm <highlight><bold>17</bold></highlight> by the transverse shift <highlight><bold>46</bold></highlight><highlight><italic>k </italic></highlight>of the wiring substrate <highlight><bold>2</bold></highlight> on the matrix substrate <highlight><bold>27</bold></highlight> is released, whereby the hooks <highlight><bold>19</bold></highlight> of both A- and B-side hook support arms <highlight><bold>17</bold></highlight> are respectively engaged with the engaging portions <highlight><bold>16</bold></highlight> formed on both sides of the wiring substrate <highlight><bold>2</bold></highlight>. </paragraph>
<paragraph id="P-0232" lvl="0"><number>&lsqb;0232&rsqb;</number> In this way the fitting (mounting) of caps <highlight><bold>4</bold></highlight> onto the wiring substrates on the matrix substrate <highlight><bold>27</bold></highlight> can be completed, as shown in <cross-reference target="DRAWINGS">FIG. 19</cross-reference>(<highlight><italic>b</italic></highlight>), and thus an automatic mounting of caps <highlight><bold>4</bold></highlight> to the matrix substrate <highlight><bold>27</bold></highlight> can be done easily. </paragraph>
<paragraph id="P-0233" lvl="0"><number>&lsqb;0233&rsqb;</number> Thus, as shown in <cross-reference target="DRAWINGS">FIG. 4</cross-reference>(<highlight><italic>g</italic></highlight>), each wiring substrate <highlight><bold>2</bold></highlight> with chip parts <highlight><bold>22</bold></highlight> and semiconductor pellets <highlight><bold>21</bold></highlight> mounted thereon can be covered with cap <highlight><bold>4</bold></highlight>. </paragraph>
<paragraph id="P-0234" lvl="0"><number>&lsqb;0234&rsqb;</number> According to the cap mounting method adopted in this second embodiment, it is possible to eliminate such inconveniences as dislodgment and wobbling of each cap <highlight><bold>4</bold></highlight>. </paragraph>
<paragraph id="P-0235" lvl="0"><number>&lsqb;0235&rsqb;</number> Moreover, the efficiency of mass production can be improved because it is possible to effect sealing with caps <highlight><bold>4</bold></highlight> on a continuous assembly line using the matrix substrate <highlight><bold>27</bold></highlight>. </paragraph>
<paragraph id="P-0236" lvl="0"><number>&lsqb;0236&rsqb;</number> Further, in comparison with the sealing method by cap soldering, it is possible to greatly decrease the number of working steps. It is also possible to omit a washing step for the removal of flux stain or the like. </paragraph>
<paragraph id="P-0237" lvl="0"><number>&lsqb;0237&rsqb;</number> Thereafter, as shown in <cross-reference target="DRAWINGS">FIG. 20</cross-reference>, the absorption collet <highlight><bold>46</bold></highlight><highlight><italic>a </italic></highlight>and the pusher <highlight><bold>46</bold></highlight><highlight><italic>i </italic></highlight>are raised and returned to their original positions with the first and second sliders <highlight><bold>46</bold></highlight><highlight><italic>d, </italic></highlight><highlight><bold>46</bold></highlight><highlight><italic>g </italic></highlight>as guides and the mounting unit <highlight><bold>46</bold></highlight> is moved onto the alignment station <highlight><bold>48</bold></highlight> to complete the cap inserting step. </paragraph>
<paragraph id="P-0238" lvl="0"><number>&lsqb;0238&rsqb;</number> Subsequently, the substrate dividing step S<highlight><bold>11</bold></highlight> shown in <cross-reference target="DRAWINGS">FIG. 3</cross-reference> is carried out to divide the matrix substrate <highlight><bold>27</bold></highlight> into individual wiring substrates <highlight><bold>2</bold></highlight>, which are in the form of such individual high-frequency modules <highlight><bold>1</bold></highlight> as shown in <cross-reference target="DRAWINGS">FIG. 4</cross-reference>(<highlight><italic>h</italic></highlight>). </paragraph>
<paragraph id="P-0239" lvl="0"><number>&lsqb;0239&rsqb;</number> Then, the characteristic selecting step S<highlight><bold>12</bold></highlight> is carried out to acquire electric characteristics of each high-frequency module <highlight><bold>1</bold></highlight> and a high-frequency module <highlight><bold>1</bold></highlight> is selected in accordance with the results obtained. </paragraph>
<paragraph id="P-0240" lvl="0"><number>&lsqb;0240&rsqb;</number> In the high-frequency module <highlight><bold>1</bold></highlight>, the characteristics of the module vary according to variations in the resistance of wiring pattern conductors on the ceramic substrate, i.e., the wiring substrate <highlight><bold>2</bold></highlight>. In the characteristic selecting step, therefore, electric characteristics of the wiring substrate <highlight><bold>2</bold></highlight> in the high-frequency module are monitored. </paragraph>
<paragraph id="P-0241" lvl="0"><number>&lsqb;0241&rsqb;</number> In assembling the high-frequency module <highlight><bold>1</bold></highlight>, therefore, characteristics of the semiconductor pellets <highlight><bold>21</bold></highlight> are classified grade by grade beforehand and constants suitable for the combination of wiring substrate <highlight><bold>2</bold></highlight> and semiconductor pellets <highlight><bold>21</bold></highlight> used are selected before the assembly. </paragraph>
<paragraph id="P-0242" lvl="0"><number>&lsqb;0242&rsqb;</number> Thus, there are provided characteristics-selected wiring substrate <highlight><bold>2</bold></highlight> and semiconductor pellets <highlight><bold>21</bold></highlight> and then the semiconductor pellets <highlight><bold>21</bold></highlight> and chip parts <highlight><bold>22</bold></highlight> are mounted on the thus-selected wiring substrate <highlight><bold>2</bold></highlight>, whereby it is possible to let the characteristics of the high-frequency module <highlight><bold>1</bold></highlight> fall under an allowable range. As a result, it is possible to assemble a high-frequency module <highlight><bold>1</bold></highlight> which is high in quality and stable. </paragraph>
<paragraph id="P-0243" lvl="0"><number>&lsqb;0243&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 21</cross-reference> shows an example of a frequency-output (Pout) relation in the characteristics of the wiring substrate <highlight><bold>2</bold></highlight> as the high-frequency module <highlight><bold>1</bold></highlight>. </paragraph>
<paragraph id="P-0244" lvl="0"><number>&lsqb;0244&rsqb;</number> For example, in <cross-reference target="DRAWINGS">FIG. 21</cross-reference>, if an output Q (W) is assumed to be an output acceptance-rejection threshold, then in the case of a first sample <highlight><bold>50</bold></highlight> of the high-frequency module <highlight><bold>1</bold></highlight>, there is obtained a satisfactory output acceptance <highlight><bold>52</bold></highlight> in a working frequency band <highlight><bold>49</bold></highlight>, affording a non-defective high-frequency module <highlight><bold>1</bold></highlight>. </paragraph>
<paragraph id="P-0245" lvl="0"><number>&lsqb;0245&rsqb;</number> In the case of a second sample <highlight><bold>51</bold></highlight>, however, the output acceptance <highlight><bold>52</bold></highlight> is obtained in only a half region (the low frequency-side region) in the working frequency band <highlight><bold>49</bold></highlight> and an output rejection <highlight><bold>53</bold></highlight> results in the remaining about half region (the high frequency-side region) in the working frequency band. Thus, the high-frequency module <highlight><bold>1</bold></highlight> of the second sample proves to be defective. </paragraph>
<paragraph id="P-0246" lvl="0"><number>&lsqb;0246&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 22</cross-reference> shows an example of grade classification of semiconductor pellets <highlight><bold>21</bold></highlight>. This grade classification has been conducted for each semiconductor pellet by means of an automatic die sorter on the basis of data obtained in the preceding wafer inspection step. </paragraph>
<paragraph id="P-0247" lvl="0"><number>&lsqb;0247&rsqb;</number> In <cross-reference target="DRAWINGS">FIG. 22</cross-reference>, Ciss, Idss, and Vth stand for capacity, leakage current, and threshold voltage, respectively. For example, by combining three semiconductor pellets <highlight><bold>21</bold></highlight> of Grade NO. <highlight><bold>3</bold></highlight>, <highlight><bold>4</bold></highlight>, <highlight><bold>8</bold></highlight> in <cross-reference target="DRAWINGS">FIG. 22</cross-reference> it is possible to set an optimum circuit constant. </paragraph>
<paragraph id="P-0248" lvl="0"><number>&lsqb;0248&rsqb;</number> Thereafter, the taping step S<highlight><bold>13</bold></highlight> shown in <cross-reference target="DRAWINGS">FIG. 3</cross-reference> is performed. </paragraph>
<paragraph id="P-0249" lvl="0"><number>&lsqb;0249&rsqb;</number> In this step, a plurality of selected high-frequency modules <highlight><bold>1</bold></highlight> are subjected to taping and taken up for storage onto a reel <highlight><bold>43</bold></highlight> shown in <cross-reference target="DRAWINGS">FIG. 4</cross-reference>(<highlight><italic>i</italic></highlight>). </paragraph>
<paragraph id="P-0250" lvl="0"><number>&lsqb;0250&rsqb;</number> According to the semiconductor device (high-frequency module <highlight><bold>1</bold></highlight>) manufacturing method of this second embodiment, the number of assembling steps can be decreased from the conventional twelve steps to nine steps, whereby it is possible to attain the rationalization of the manufacturing line. </paragraph>
<paragraph id="P-0251" lvl="0"><number>&lsqb;0251&rsqb;</number> Besides, since high-frequency modules <highlight><bold>1</bold></highlight> are assembled using the matrix substrate <highlight><bold>27</bold></highlight>, it is possible to improve the throughput and reduce the cost of substrate material. As a result, the productivity can be increased to about three times as high as that in the conventional assembling method and there can be attained about 50% cut in cost. </paragraph>
<paragraph id="P-0252" lvl="0"><number>&lsqb;0252&rsqb;</number> Next, a third embodiment of the present invention will be described below with reference to FIGS. <highlight><bold>1</bold></highlight> to <highlight><bold>3</bold></highlight> and <highlight><bold>23</bold></highlight> to <highlight><bold>34</bold></highlight>. </paragraph>
<paragraph id="P-0253" lvl="0"><number>&lsqb;0253&rsqb;</number> In this third embodiment, reference will be made mainly to a substrate dividing method adopted in the substrate dividing step S<highlight><bold>11</bold></highlight> out of the assembling steps for the high-frequency module <highlight><bold>1</bold></highlight> shown in <cross-reference target="DRAWINGS">FIG. 3</cross-reference>, as well as a substrate dividing apparatus used therein as a semiconductor device manufacturing apparatus. </paragraph>
<paragraph id="P-0254" lvl="0"><number>&lsqb;0254&rsqb;</number> First, with reference to <cross-reference target="DRAWINGS">FIG. 23, a</cross-reference> description will be given about the construction of the substrate dividing apparatus used in the substrate dividing step. </paragraph>
<paragraph id="P-0255" lvl="0"><number>&lsqb;0255&rsqb;</number> In the substrate dividing apparatus, indicated at <highlight><bold>54</bold></highlight>, wiring patterns <highlight><bold>27</bold></highlight><highlight><italic>f </italic></highlight>formed on a back side <highlight><bold>271</bold></highlight> of a matrix substrate <highlight><bold>27</bold></highlight> with caps <highlight><bold>4</bold></highlight> attached thereto, the wiring patterns <highlight><bold>27</bold></highlight><highlight><italic>f </italic></highlight>which span dividing grooves (one-column dividing lines <highlight><bold>27</bold></highlight><highlight><italic>m </italic></highlight>and individual dividing lines <highlight><bold>27</bold></highlight><highlight><italic>d </italic></highlight>in <cross-reference target="DRAWINGS">FIG. 28</cross-reference>(<highlight><italic>a</italic></highlight>)) formed on a surface (a first main surface) of the matrix substrate <highlight><bold>27</bold></highlight>, are torn off along the one-column dividing liens <highlight><bold>27</bold></highlight><highlight><italic>m </italic></highlight>and individual dividing lines <highlight><bold>27</bold></highlight><highlight><italic>d </italic></highlight>simultaneously with the substrate dividing work. </paragraph>
<paragraph id="P-0256" lvl="0"><number>&lsqb;0256&rsqb;</number> More specifically, the matrix substrate <highlight><bold>27</bold></highlight> with caps <highlight><bold>4</bold></highlight> attached thereto are divided successively along the vertical and horizontal dividing grooves to obtain individual products (high-frequency modules <highlight><bold>1</bold></highlight>). The wiring patterns <highlight><bold>27</bold></highlight><highlight><italic>f </italic></highlight>formed on the back side <highlight><bold>271</bold></highlight> of the matrix substrate <highlight><bold>27</bold></highlight> are also torn off simultaneously with the division of the matrix substrate. </paragraph>
<paragraph id="P-0257" lvl="0"><number>&lsqb;0257&rsqb;</number> More specifically, first a single matrix substrate <highlight><bold>27</bold></highlight> shown in <cross-reference target="DRAWINGS">FIG. 28</cross-reference>(<highlight><italic>a</italic></highlight>) is divided along the vertically extending one-column dividing grooves or lines <highlight><bold>27</bold></highlight><highlight><italic>m </italic></highlight>to obtain plural sets of individual-dividing substrates <highlight><bold>27</bold></highlight><highlight><italic>e </italic></highlight>in the form of paper strips as shown in <cross-reference target="DRAWINGS">FIG. 32</cross-reference>. Then, each strip of substrates are divided along the individual dividing lines <highlight><bold>27</bold></highlight><highlight><italic>d </italic></highlight>as dividing grooves to afford individual high-frequency modules <highlight><bold>1</bold></highlight>. </paragraph>
<paragraph id="P-0258" lvl="0"><number>&lsqb;0258&rsqb;</number> Further, every time the substrate division is thus performed, the wiring patterns <highlight><bold>27</bold></highlight><highlight><italic>f </italic></highlight>formed on the back side <highlight><bold>271</bold></highlight> of the matrix substrate are torn off and divided thereby. </paragraph>
<paragraph id="P-0259" lvl="0"><number>&lsqb;0259&rsqb;</number> A description will now be given about the construction of the substrate dividing apparatus (semiconductor device manufacturing apparatus) <highlight><bold>54</bold></highlight> shown in <cross-reference target="DRAWINGS">FIG. 23</cross-reference>. The substrate dividing apparatus <highlight><bold>54</bold></highlight> comprises a loader <highlight><bold>55</bold></highlight> on which is set a rack containing matrix substrates <highlight><bold>27</bold></highlight>, a substrate supply section (supply section) <highlight><bold>56</bold></highlight> for supplying the matrix substrates <highlight><bold>27</bold></highlight> one by one to a one-column substrates dividing section <highlight><bold>58</bold></highlight>, a substrate conveying section <highlight><bold>57</bold></highlight> for conveying substrates one column at a time by means of substrate conveying pawls, the one-column substrates dividing section (dividing section) <highlight><bold>58</bold></highlight> for dividing each matrix substrate <highlight><bold>27</bold></highlight> into individual dividing substrates <highlight><bold>27</bold></highlight><highlight><italic>e </italic></highlight>along one-column dividing lines <highlight><bold>27</bold></highlight><highlight><italic>m, </italic></highlight>an individual dividing substrates conveying section <highlight><bold>59</bold></highlight> for conveying the individual dividing substrates <highlight><bold>27</bold></highlight><highlight><italic>e </italic></highlight>formed by the one-column division, and an individual substrate dividing section (dividing section) <highlight><bold>60</bold></highlight> for dividing the individual dividing substrates <highlight><bold>27</bold></highlight><highlight><italic>e </italic></highlight>into individual products (high-frequency modules <highlight><bold>1</bold></highlight>). </paragraph>
<paragraph id="P-0260" lvl="0"><number>&lsqb;0260&rsqb;</number> In the substrate dividing apparatus <highlight><bold>54</bold></highlight> are installed an individual conveying section <highlight><bold>61</bold></highlight> for conveying one by one the products obtained by the individual division, a positioning section <highlight><bold>62</bold></highlight> for positioning the products in four directions with pawls, a size checking section <highlight><bold>63</bold></highlight> for inserting each product into a size checking pocket to measure external dimensions of the product, a product storage section (storage section) <highlight><bold>64</bold></highlight> for the storage of products onto a tray which products are judged to be non-defective in the size checking section, and a defective product discharge conveyor <highlight><bold>65</bold></highlight> for discharging products which are judged to be defective, for example due to substrate burrs, in the size checking section. </paragraph>
<paragraph id="P-0261" lvl="0"><number>&lsqb;0261&rsqb;</number> In the size checking section <highlight><bold>63</bold></highlight> not only the product size but also the product thickness and whether a product is chipped or not may be checked. </paragraph>
<paragraph id="P-0262" lvl="0"><number>&lsqb;0262&rsqb;</number> Next, how to fabricate the high-frequency module <highlight><bold>1</bold></highlight> shown in <cross-reference target="DRAWINGS">FIGS. 1 and 2</cross-reference> will be described below mainly about the substrate dividing step S<highlight><bold>9</bold></highlight> with reference to the manufacturing process flow chart of <cross-reference target="DRAWINGS">FIG. 24</cross-reference>. </paragraph>
<paragraph id="P-0263" lvl="0"><number>&lsqb;0263&rsqb;</number> In connection with this third embodiment, reference will be made below to a case where plural high-frequency modules <highlight><bold>1</bold></highlight> are assembled together from such a single matrix substrate <highlight><bold>27</bold></highlight> with plural wiring substrates <highlight><bold>2</bold></highlight> formed thereon as shown in <cross-reference target="DRAWINGS">FIG. 26</cross-reference>. </paragraph>
<paragraph id="P-0264" lvl="0"><number>&lsqb;0264&rsqb;</number> First, there is provided a matrix substrate <highlight><bold>27</bold></highlight> with plural wiring substrates <highlight><bold>2</bold></highlight> formed thereon such as that shown in FIGS. <highlight><bold>25</bold></highlight>(<highlight><italic>a</italic></highlight>) and <highlight><bold>26</bold></highlight>(<highlight><italic>a</italic></highlight>). For example, the matrix substrate <highlight><bold>27</bold></highlight> is a ceramic substrate and the size thereof is 78.75 mm&times;75.00 mm in case of forty wiring substrates <highlight><bold>2</bold></highlight> being formed on the matrix substrate. The matrix substrate <highlight><bold>27</bold></highlight> may be a glass fabric-based epoxy resin substrate other than the ceramic substrate. </paragraph>
<paragraph id="P-0265" lvl="0"><number>&lsqb;0265&rsqb;</number> The wiring substrates <highlight><bold>2</bold></highlight> are multi-layer printed circuit substrates, for example, and on the surface of each wiring substrate <highlight><bold>2</bold></highlight> are formed one or plural recesses <highlight><bold>2</bold></highlight><highlight><italic>a </italic></highlight>and electrodes <highlight><bold>2</bold></highlight><highlight><italic>b </italic></highlight>for chip parts according to the number of bare chip mounting semiconductor pellets <highlight><bold>21</bold></highlight> and chip parts <highlight><bold>22</bold></highlight>, as shown in <cross-reference target="DRAWINGS">FIG. 26</cross-reference>(<highlight><italic>b</italic></highlight>). The electrodes <highlight><bold>2</bold></highlight><highlight><italic>b </italic></highlight>for chip parts are connected through various surface wires <highlight><bold>2</bold></highlight><highlight><italic>d, </italic></highlight>as shown in <cross-reference target="DRAWINGS">FIG. 26</cross-reference>(<highlight><italic>c</italic></highlight>). </paragraph>
<paragraph id="P-0266" lvl="0"><number>&lsqb;0266&rsqb;</number> As shown in the same figure, semiconductor pellets <highlight><bold>21</bold></highlight> are mounted respectively in the recesses <highlight><bold>2</bold></highlight><highlight><italic>a, </italic></highlight>while chip parts <highlight><bold>22</bold></highlight> are mounted on the electrodes <highlight><bold>2</bold></highlight><highlight><italic>b </italic></highlight>for chip parts formed on the surface of the wiring substrate <highlight><bold>2</bold></highlight> and shown in <cross-reference target="DRAWINGS">FIG. 26</cross-reference>(<highlight><italic>c</italic></highlight>). </paragraph>
<paragraph id="P-0267" lvl="0"><number>&lsqb;0267&rsqb;</number> Thereafter, a solder forming step S<highlight><bold>1</bold></highlight> in <cross-reference target="DRAWINGS">FIG. 24</cross-reference> is carried out for the wiring substrate <highlight><bold>2</bold></highlight>. </paragraph>
<paragraph id="P-0268" lvl="0"><number>&lsqb;0268&rsqb;</number> More specifically, as shown in <cross-reference target="DRAWINGS">FIG. 25</cross-reference>(<highlight><italic>b</italic></highlight>), reflow solders <highlight><bold>2</bold></highlight><highlight><italic>j </italic></highlight>as connecting solders are formed respectively in the recesses <highlight><bold>2</bold></highlight><highlight><italic>a </italic></highlight>and chip parts electrodes <highlight><bold>2</bold></highlight><highlight><italic>b </italic></highlight>on the wiring substrate <highlight><bold>2</bold></highlight> by solder printing or by potting. </paragraph>
<paragraph id="P-0269" lvl="0"><number>&lsqb;0269&rsqb;</number> Further, a pellets/parts mounting step S<highlight><bold>2</bold></highlight> is performed to dispose the semiconductor pellets <highlight><bold>21</bold></highlight> in the recesses <highlight><bold>2</bold></highlight><highlight><italic>a </italic></highlight>formed in each wiring substrate <highlight><bold>2</bold></highlight> on the matrix substrate <highlight><bold>27</bold></highlight> and also dispose the chip parts <highlight><bold>22</bold></highlight> on the chip parts electrodes <highlight><bold>2</bold></highlight><highlight><italic>b </italic></highlight>formed on the wiring substrate surface. </paragraph>
<paragraph id="P-0270" lvl="0"><number>&lsqb;0270&rsqb;</number> Thereafter, a reflow step S<highlight><bold>3</bold></highlight> is carried out. </paragraph>
<paragraph id="P-0271" lvl="0"><number>&lsqb;0271&rsqb;</number> To be more specific, the matrix substrate <highlight><bold>27</bold></highlight> is heated to melt the reflow solders <highlight><bold>2</bold></highlight><highlight><italic>j </italic></highlight>formed on each wiring substrate <highlight><bold>2</bold></highlight>, so that the semiconductor pellets <highlight><bold>21</bold></highlight> and chip parts <highlight><bold>22</bold></highlight> are soldered by reflow, as shown in <cross-reference target="DRAWINGS">FIG. 25</cross-reference>(<highlight><italic>d</italic></highlight>). </paragraph>
<paragraph id="P-0272" lvl="0"><number>&lsqb;0272&rsqb;</number> Thereafter, an automatic visual inspection step S<highlight><bold>4</bold></highlight> is carried out. </paragraph>
<paragraph id="P-0273" lvl="0"><number>&lsqb;0273&rsqb;</number> In this step, the matrix substrate <highlight><bold>27</bold></highlight> after reflow is subjected to a visual inspection to check whether there is any defective reflow or not. </paragraph>
<paragraph id="P-0274" lvl="0"><number>&lsqb;0274&rsqb;</number> Subsequently, a wire bonding step S<highlight><bold>5</bold></highlight> is carried out. </paragraph>
<paragraph id="P-0275" lvl="0"><number>&lsqb;0275&rsqb;</number> In this state, for example as shown in <cross-reference target="DRAWINGS">FIG. 25</cross-reference>(<highlight><italic>c</italic></highlight>), wire bonding is performed using wires <highlight><bold>24</bold></highlight> such as gold wires to connect pads as surface electrodes on the semiconductor pellets <highlight><bold>21</bold></highlight> with substrate-side terminals on each wiring substrate <highlight><bold>2</bold></highlight> of the matrix substrate <highlight><bold>27</bold></highlight>, using wires <highlight><bold>24</bold></highlight>. </paragraph>
<paragraph id="P-0276" lvl="0"><number>&lsqb;0276&rsqb;</number> Thereafter, a visual inspection step S<highlight><bold>6</bold></highlight> is carried out. </paragraph>
<paragraph id="P-0277" lvl="0"><number>&lsqb;0277&rsqb;</number> In this step, the matrix substrate <highlight><bold>27</bold></highlight> after wire bonding is subjected to a visual inspection to check whether there is any defective wire bonding or not. </paragraph>
<paragraph id="P-0278" lvl="0"><number>&lsqb;0278&rsqb;</number> Then, a resin (sealing resin <highlight><bold>23</bold></highlight>) coating step S<highlight><bold>7</bold></highlight> is performed. </paragraph>
<paragraph id="P-0279" lvl="0"><number>&lsqb;0279&rsqb;</number> In this step, as shown in <cross-reference target="DRAWINGS">FIG. 25</cross-reference>(<highlight><italic>f</italic></highlight>), the sealing resin <highlight><bold>23</bold></highlight> is added dropwise into the recesses <highlight><bold>2</bold></highlight><highlight><italic>a </italic></highlight>formed in the wiring substrate <highlight><bold>2</bold></highlight> on the matrix substrate <highlight><bold>27</bold></highlight> and shown in <cross-reference target="DRAWINGS">FIG. 25</cross-reference>(<highlight><italic>b</italic></highlight>) to seal the semiconductor pellets <highlight><bold>21</bold></highlight> and wires <highlight><bold>24</bold></highlight> with the sealing resin <highlight><bold>23</bold></highlight>. </paragraph>
<paragraph id="P-0280" lvl="0"><number>&lsqb;0280&rsqb;</number> Thereafter, a cap inserting step S<highlight><bold>8</bold></highlight> is carried out to attach a cap <highlight><bold>4</bold></highlight> to each wiring substrate <highlight><bold>2</bold></highlight>, as shown in <cross-reference target="DRAWINGS">FIG. 25</cross-reference>(<highlight><italic>g</italic></highlight>). As a result, each wiring substrate <highlight><bold>2</bold></highlight> on the matrix substrate <highlight><bold>27</bold></highlight> is covered with the cap <highlight><bold>4</bold></highlight>. </paragraph>
<paragraph id="P-0281" lvl="0"><number>&lsqb;0281&rsqb;</number> Subsequently, a substrate dividing step S<highlight><bold>9</bold></highlight> is carried out to divide the matrix substrate <highlight><bold>27</bold></highlight> into individual wiring substrates <highlight><bold>2</bold></highlight>, whereby there is obtained such an individual high-frequency module <highlight><bold>1</bold></highlight> as shown in <cross-reference target="DRAWINGS">FIG. 25</cross-reference>(<highlight><italic>h</italic></highlight>). </paragraph>
<paragraph id="P-0282" lvl="0"><number>&lsqb;0282&rsqb;</number> Now, a substrate dividing method adopted in the substrate dividing process will be described below in accordance with a substrate dividing process flow chart shown in <cross-reference target="DRAWINGS">FIG. 27</cross-reference>. </paragraph>
<paragraph id="P-0283" lvl="0"><number>&lsqb;0283&rsqb;</number> First, in the substrate dividing apparatus <highlight><bold>54</bold></highlight> shown in FIGS. <highlight><bold>23</bold></highlight>(<highlight><italic>a</italic></highlight>) and <highlight><bold>23</bold></highlight>(<highlight><italic>b</italic></highlight>), a loading step S<highlight><bold>21</bold></highlight> is performed to set a rack onto a loader <highlight><bold>55</bold></highlight>, the rack containing matrix substrates <highlight><bold>27</bold></highlight> with plural caps <highlight><bold>4</bold></highlight> attached thereto correspondingly to wiring substrates <highlight><bold>2</bold></highlight>. </paragraph>
<paragraph id="P-0284" lvl="0"><number>&lsqb;0284&rsqb;</number> As shown in <cross-reference target="DRAWINGS">FIG. 28</cross-reference>(<highlight><italic>a</italic></highlight>), one-column dividing lines <highlight><bold>27</bold></highlight><highlight><italic>m </italic></highlight>as vertical dividing grooves and individual dividing lines <highlight><bold>27</bold></highlight><highlight><italic>d </italic></highlight>as horizontal dividing grooves are formed on a surface <highlight><bold>27</bold></highlight><highlight><italic>a </italic></highlight>of each matrix substrate <highlight><bold>27</bold></highlight>. Further, as shown in <cross-reference target="DRAWINGS">FIG. 28</cross-reference>(<highlight><italic>b</italic></highlight>), on a back side <highlight><bold>271</bold></highlight> of each matrix substrate <highlight><bold>27</bold></highlight> are formed wiring patterns <highlight><bold>27</bold></highlight><highlight><italic>f </italic></highlight>which span either (or both) of one-column dividing lines <highlight><bold>27</bold></highlight><highlight><italic>m </italic></highlight>and individual dividing lines <highlight><bold>27</bold></highlight><highlight><italic>d. </italic></highlight></paragraph>
<paragraph id="P-0285" lvl="0"><number>&lsqb;0285&rsqb;</number> In other words, wiring patterns <highlight><bold>27</bold></highlight><highlight><italic>f </italic></highlight>are formed on a side (bending side) of each matrix substrate <highlight><bold>27</bold></highlight> on which a surface angle becomes smaller than 180&deg; when the matrix substrate <highlight><bold>27</bold></highlight> is bent for substrate division, the wiring patterns <highlight><bold>27</bold></highlight><highlight><italic>f </italic></highlight>spanning either one-column dividing lines <highlight><bold>27</bold></highlight><highlight><italic>m </italic></highlight>or individual dividing lines <highlight><bold>27</bold></highlight><highlight><italic>d. </italic></highlight></paragraph>
<paragraph id="P-0286" lvl="0"><number>&lsqb;0286&rsqb;</number> Subsequently, a substrate supply step S<highlight><bold>23</bold></highlight> is performed to supply the matrix substrates <highlight><bold>27</bold></highlight> stored in the rack one by one to the one-column substrates dividing section <highlight><bold>58</bold></highlight>. </paragraph>
<paragraph id="P-0287" lvl="0"><number>&lsqb;0287&rsqb;</number> Further, a substrate conveying step S<highlight><bold>23</bold></highlight> is performed to convey the matrix substrates <highlight><bold>27</bold></highlight> pitch by pitch, or column by column, allowing each matrix substrate <highlight><bold>27</bold></highlight> to be disposed on a conveying chute (dividing support base) <highlight><bold>58</bold></highlight><highlight><italic>a </italic></highlight>of the one-column substrate dividing section <highlight><bold>58</bold></highlight>, as shown in <cross-reference target="DRAWINGS">FIG. 29</cross-reference>(<highlight><italic>a</italic></highlight>), and thereafter a one-column substrate edge division is conducted, followed by execution of a one-column substrates dividing step S<highlight><bold>24</bold></highlight>. </paragraph>
<paragraph id="P-0288" lvl="0"><number>&lsqb;0288&rsqb;</number> First, a remaining portion <highlight><bold>27</bold></highlight><highlight><italic>g </italic></highlight>(a remaining side after substrate division) of the matrix substrate <highlight><bold>27</bold></highlight> is disposed on the conveying chute <highlight><bold>58</bold></highlight><highlight><italic>a </italic></highlight>and is thereby supported on its back side <highlight><bold>271</bold></highlight>. At the same time, a dividing portion <highlight><bold>27</bold></highlight><highlight><italic>h </italic></highlight>(a side to be divided and cut off) contiguous to the remaining portion <highlight><bold>27</bold></highlight><highlight><italic>g </italic></highlight>is projected to the outside with respect to the conveying chute <highlight><bold>58</bold></highlight><highlight><italic>a </italic></highlight>and is disposed on a dividing chute (movable portion) <highlight><bold>58</bold></highlight><highlight><italic>b. </italic></highlight></paragraph>
<paragraph id="P-0289" lvl="0"><number>&lsqb;0289&rsqb;</number> The dividing chute <highlight><bold>58</bold></highlight><highlight><italic>b </italic></highlight>is pivotable downward, i.e., in a direction opposite to the side where the matrix substrate <highlight><bold>27</bold></highlight> is disposed. The dividing chute <highlight><bold>58</bold></highlight><highlight><italic>b </italic></highlight>is disposed so that a pivot center <highlight><bold>58</bold></highlight><highlight><italic>e </italic></highlight>thereof is offset from in both a direction perpendicular to the back side <highlight><bold>271</bold></highlight> on the back side of the matrix substrate from a dividing position <highlight><bold>27</bold></highlight><highlight><italic>i </italic></highlight>where a one-column dividing line <highlight><bold>27</bold></highlight><highlight><italic>m </italic></highlight>is formed and a direction of the dividing portion <highlight><bold>27</bold></highlight><highlight><italic>h </italic></highlight>located outside from the dividing position <highlight><bold>27</bold></highlight><highlight><italic>i. </italic></highlight></paragraph>
<paragraph id="P-0290" lvl="0"><number>&lsqb;0290&rsqb;</number> That is, the pivot center <highlight><bold>58</bold></highlight><highlight><italic>e </italic></highlight>of the dividing chute <highlight><bold>58</bold></highlight><highlight><italic>b </italic></highlight>is set at a position offset to the lower and right-hand sides from the dividing position <highlight><bold>27</bold></highlight><highlight><italic>i </italic></highlight>in <cross-reference target="DRAWINGS">FIG. 29</cross-reference>(<highlight><italic>a</italic></highlight>). </paragraph>
<paragraph id="P-0291" lvl="0"><number>&lsqb;0291&rsqb;</number> Therefore, when the dividing chute <highlight><bold>58</bold></highlight><highlight><italic>b </italic></highlight>pivots downward about the pivot center <highlight><bold>58</bold></highlight><highlight><italic>e, </italic></highlight>as shown in <cross-reference target="DRAWINGS">FIG. 29</cross-reference>(<highlight><italic>c</italic></highlight>), a dividing-side end portion <highlight><bold>58</bold></highlight><highlight><italic>h </italic></highlight>of the dividing chute <highlight><bold>58</bold></highlight><highlight><italic>b </italic></highlight>projects upward relative to a support surface <highlight><bold>58</bold></highlight><highlight><italic>i </italic></highlight>of the conveying chute <highlight><bold>58</bold></highlight><highlight><italic>a. </italic></highlight>Just thereafter, as shown in <cross-reference target="DRAWINGS">FIG. 29</cross-reference>(<highlight><italic>d</italic></highlight>), the dividing chute <highlight><bold>58</bold></highlight><highlight><italic>b </italic></highlight>moves away from the conveying chute <highlight><bold>58</bold></highlight><highlight><italic>a. </italic></highlight></paragraph>
<paragraph id="P-0292" lvl="0"><number>&lsqb;0292&rsqb;</number> As shown in <cross-reference target="DRAWINGS">FIG. 29</cross-reference>(<highlight><italic>a</italic></highlight>), a difference in height of S&equals;0.3 mm or so is formed between the support surface <highlight><bold>58</bold></highlight><highlight><italic>j </italic></highlight>of the dividing chute <highlight><bold>58</bold></highlight><highlight><italic>b </italic></highlight>and the support surface <highlight><bold>58</bold></highlight><highlight><italic>i </italic></highlight>of the conveying chute <highlight><bold>58</bold></highlight><highlight><italic>a </italic></highlight>so that the support surface <highlight><bold>58</bold></highlight><highlight><italic>j </italic></highlight>of the dividing chute <highlight><bold>58</bold></highlight><highlight><italic>b </italic></highlight>is lower than the support surface <highlight><bold>58</bold></highlight><highlight><italic>i </italic></highlight>of the conveying chute <highlight><bold>58</bold></highlight><highlight><italic>a. </italic></highlight></paragraph>
<paragraph id="P-0293" lvl="0"><number>&lsqb;0293&rsqb;</number> By thus forming a gap of approximately the above difference in height S between the support surface <highlight><bold>58</bold></highlight><highlight><italic>j </italic></highlight>of the dividing chute <highlight><bold>58</bold></highlight><highlight><italic>b </italic></highlight>and the back side <highlight><bold>271</bold></highlight> of the dividing portion <highlight><bold>27</bold></highlight><highlight><italic>h </italic></highlight>of the matrix substrate <highlight><bold>27</bold></highlight>, not only an initial pivoting motion becomes smooth when the dividing chute <highlight><bold>58</bold></highlight><highlight><italic>b </italic></highlight>pivots downward, but also it is possible to strongly thrust up the associated one-column dividing line <highlight><bold>27</bold></highlight><highlight><italic>m. </italic></highlight></paragraph>
<paragraph id="P-0294" lvl="0"><number>&lsqb;0294&rsqb;</number> A dividing roof <highlight><bold>58</bold></highlight><highlight><italic>d </italic></highlight>(dividing tool), which serves as a loading portion for applying a load to the dividing portion <highlight><bold>27</bold></highlight><highlight><italic>h </italic></highlight>of the matrix substrate <highlight><bold>27</bold></highlight> at the time of substrate division, covers the surface <highlight><bold>27</bold></highlight><highlight><italic>a </italic></highlight>of the dividing portion <highlight><bold>27</bold></highlight><highlight><italic>h </italic></highlight>of the matrix substrate <highlight><bold>27</bold></highlight>. The dividing roof <highlight><bold>58</bold></highlight><highlight><italic>d </italic></highlight>is provided so as to be pivotable interlockedly with the dividing chute <highlight><bold>58</bold></highlight><highlight><italic>b </italic></highlight>during pivoting of the chute. </paragraph>
<paragraph id="P-0295" lvl="0"><number>&lsqb;0295&rsqb;</number> Further, as shown in <cross-reference target="DRAWINGS">FIG. 31</cross-reference>, the dividing roof <highlight><bold>58</bold></highlight><highlight><italic>d </italic></highlight>has a shape such that when it is disposed in contact with an upper surface of the dividing chute <highlight><bold>58</bold></highlight><highlight><italic>b, </italic></highlight>there is formed such a gap as will be described below between it and the dividing portion <highlight><bold>27</bold></highlight><highlight><italic>h </italic></highlight>of the matrix substrate <highlight><bold>27</bold></highlight>. </paragraph>
<paragraph id="P-0296" lvl="0"><number>&lsqb;0296&rsqb;</number> Given that the difference in height S between the support surface <highlight><bold>58</bold></highlight><highlight><italic>i </italic></highlight>of the dividing chute <highlight><bold>58</bold></highlight><highlight><italic>b </italic></highlight>and the support surface <highlight><bold>58</bold></highlight><highlight><italic>j </italic></highlight>of the conveying chute <highlight><bold>58</bold></highlight><highlight><italic>a </italic></highlight>is 0.3 mm, the distance between one end (the left-hand side in <cross-reference target="DRAWINGS">FIG. 31</cross-reference>) of the surface <highlight><bold>27</bold></highlight><highlight><italic>a </italic></highlight>of the dividing portion <highlight><bold>27</bold></highlight><highlight><italic>h </italic></highlight>the matrix substrate <highlight><bold>27</bold></highlight> and the dividing roof <highlight><bold>58</bold></highlight><highlight><italic>d </italic></highlight>is Q&minus;P, e.g., 1.20 mm&minus;1.05 mm&equals;0.15 mm. Further, the distance between an opposite end (the right-hand side in <cross-reference target="DRAWINGS">FIG. 31</cross-reference>) of the surface <highlight><bold>27</bold></highlight><highlight><italic>a </italic></highlight>and the dividing roof <highlight><bold>58</bold></highlight><highlight><italic>d </italic></highlight>is R&minus;P, e.g., 1.40 mm&minus;1.05 mm&equals;0.35 mm. Thus, there is a difference of about 0.2 mm between both gaps sizes. </paragraph>
<paragraph id="P-0297" lvl="0"><number>&lsqb;0297&rsqb;</number> With this difference, when a load is applied to the dividing portion <highlight><bold>27</bold></highlight><highlight><italic>h </italic></highlight>of the matrix substrate <highlight><bold>27</bold></highlight> by the dividing roof <highlight><bold>58</bold></highlight><highlight><italic>d, </italic></highlight>the load can be imposed on only one end (the left-hand end in <cross-reference target="DRAWINGS">FIG. 31</cross-reference>) of the one-column dividing line <highlight><bold>27</bold></highlight> in the matrix substrate <highlight><bold>27</bold></highlight>, whereby the substrate division can be started from one end portion (the left-hand side in <cross-reference target="DRAWINGS">FIG. 31</cross-reference>) of the one-column dividing line <highlight><bold>27</bold></highlight><highlight><italic>m. </italic></highlight></paragraph>
<paragraph id="P-0298" lvl="0"><number>&lsqb;0298&rsqb;</number> To be more specific, one end of the one-column dividing line <highlight><bold>27</bold></highlight><highlight><italic>m </italic></highlight>is cracked and thereafter this crack is allowed to be propagated to the opposite end of the dividing line <highlight><bold>27</bold></highlight><highlight><italic>m </italic></highlight>to effect substrate division along the line <highlight><bold>27</bold></highlight><highlight><italic>m. </italic></highlight></paragraph>
<paragraph id="P-0299" lvl="0"><number>&lsqb;0299&rsqb;</number> On which side of the one-column dividing line <highlight><bold>27</bold></highlight><highlight><italic>m </italic></highlight>the smaller gap is to be formed is not specially limited. The smaller gap may be formed on the left side or the right side of the dividing line <highlight><bold>27</bold></highlight><highlight><italic>m. </italic></highlight></paragraph>
<paragraph id="P-0300" lvl="0"><number>&lsqb;0300&rsqb;</number> In executing the one-column substrates dividing step S<highlight><bold>24</bold></highlight> shown in <cross-reference target="DRAWINGS">FIG. 27, a</cross-reference> substrate presser <highlight><bold>58</bold></highlight><highlight><italic>c </italic></highlight>and the dividing roof <highlight><bold>58</bold></highlight><highlight><italic>d </italic></highlight>are moved down, so that substrate pressing points <highlight><bold>27</bold></highlight><highlight><italic>k </italic></highlight>located in edge portions <highlight><bold>27</bold></highlight><highlight><italic>j </italic></highlight>shown in <cross-reference target="DRAWINGS">FIG. 28</cross-reference>(<highlight><italic>a</italic></highlight>) of the remaining portion <highlight><bold>27</bold></highlight><highlight><italic>g </italic></highlight>in the matrix substrate <highlight><bold>27</bold></highlight> are pressed by the substrate presser <highlight><bold>58</bold></highlight><highlight><italic>c. </italic></highlight>At the same time, the dividing roof <highlight><bold>58</bold></highlight><highlight><italic>d </italic></highlight>is brought into contact with the dividing chute <highlight><bold>58</bold></highlight><highlight><italic>b </italic></highlight>located on each side of the matrix substrate <highlight><bold>27</bold></highlight> and is disposed on the matrix substrate while being kept out of contact with the caps <highlight><bold>4</bold></highlight> and the dividing portion <highlight><bold>27</bold></highlight><highlight><italic>h </italic></highlight>of the matrix substrate, as shown in <cross-reference target="DRAWINGS">FIG. 31</cross-reference>. </paragraph>
<paragraph id="P-0301" lvl="0"><number>&lsqb;0301&rsqb;</number> Thereafter, the dividing chute <highlight><bold>58</bold></highlight><highlight><italic>b </italic></highlight>is pivoted downward. </paragraph>
<paragraph id="P-0302" lvl="0"><number>&lsqb;0302&rsqb;</number> More specifically, with pivoting of the dividing chute <highlight><bold>58</bold></highlight><highlight><italic>b, </italic></highlight>as shown in <cross-reference target="DRAWINGS">FIG. 30</cross-reference>(<highlight><italic>a</italic></highlight>), first the back side <highlight><bold>271</bold></highlight> of the dividing portion <highlight><bold>27</bold></highlight><highlight><italic>h </italic></highlight>pivots relative to the back side <highlight><bold>271</bold></highlight> of the remaining portion <highlight><bold>27</bold></highlight><highlight><italic>g </italic></highlight>of the matrix substrate <highlight><bold>27</bold></highlight>, whereby the matrix substrate <highlight><bold>27</bold></highlight> is divided into the remaining portion <highlight><bold>27</bold></highlight><highlight><italic>g </italic></highlight>and the dividing portion <highlight><bold>27</bold></highlight><highlight><italic>h, </italic></highlight>with consequent extension of the associated wiring pattern <highlight><bold>27</bold></highlight><highlight><italic>f. </italic></highlight></paragraph>
<paragraph id="P-0303" lvl="0"><number>&lsqb;0303&rsqb;</number> As the dividing chute <highlight><bold>58</bold></highlight><highlight><italic>b </italic></highlight>is further pivoted, as shown in <cross-reference target="DRAWINGS">FIG. 30</cross-reference>(<highlight><italic>b</italic></highlight>), the back side <highlight><bold>271</bold></highlight> of the dividing portion <highlight><bold>27</bold></highlight><highlight><italic>h </italic></highlight>further pivots relative to the back side <highlight><bold>271</bold></highlight> of the remaining portion <highlight><bold>27</bold></highlight><highlight><italic>g </italic></highlight>of the matrix substrate <highlight><bold>27</bold></highlight>, so that the dividing-side end portion <highlight><bold>58</bold></highlight><highlight><italic>h </italic></highlight>of the dividing chute <highlight><bold>58</bold></highlight><highlight><italic>b </italic></highlight>moves upward beyond the support surface <highlight><bold>58</bold></highlight><highlight><italic>i </italic></highlight>of the conveying chute <highlight><bold>58</bold></highlight><highlight><italic>a. </italic></highlight></paragraph>
<paragraph id="P-0304" lvl="0"><number>&lsqb;0304&rsqb;</number> Consequently, it is possible to tear off the wiring pattern <highlight><bold>27</bold></highlight><highlight><italic>f. </italic></highlight></paragraph>
<paragraph id="P-0305" lvl="0"><number>&lsqb;0305&rsqb;</number> In more particular terms, the rotational center <highlight><bold>58</bold></highlight><highlight><italic>e </italic></highlight>in pivoting the dividing portion <highlight><bold>27</bold></highlight><highlight><italic>h </italic></highlight>of the matrix substrate <highlight><bold>27</bold></highlight> to the back side <highlight><bold>271</bold></highlight> thereof is offset in both a direction perpendicular to the back side <highlight><bold>271</bold></highlight> on the back side of the matrix substrate from the dividing position <highlight><bold>27</bold></highlight><highlight><italic>i </italic></highlight>and a direction (outwards) of the dividing portion <highlight><bold>27</bold></highlight><highlight><italic>h </italic></highlight>from the dividing position <highlight><bold>27</bold></highlight><highlight><italic>i, </italic></highlight>so that, as shown in <cross-reference target="DRAWINGS">FIG. 29</cross-reference>(<highlight><italic>c</italic></highlight>), the dividing-side end portion <highlight><bold>58</bold></highlight><highlight><italic>h </italic></highlight>of the dividing chute <highlight><bold>58</bold></highlight><highlight><italic>b </italic></highlight>projects upward beyond the support surface <highlight><bold>58</bold></highlight><highlight><italic>i </italic></highlight>of the conveying chute <highlight><bold>58</bold></highlight><highlight><italic>a. </italic></highlight></paragraph>
<paragraph id="P-0306" lvl="0"><number>&lsqb;0306&rsqb;</number> As a result, the dividing position <highlight><bold>27</bold></highlight><highlight><italic>i </italic></highlight>at the one-column dividing line <highlight><bold>27</bold></highlight><highlight><italic>m </italic></highlight>on the matrix substrate <highlight><bold>27</bold></highlight> shown in <cross-reference target="DRAWINGS">FIG. 29</cross-reference>(<highlight><italic>b</italic></highlight>) is thrust up by the dividing-side end portion <highlight><bold>58</bold></highlight><highlight><italic>h. </italic></highlight>This action exerts on a first point of action <highlight><bold>58</bold></highlight><highlight><italic>f. </italic></highlight></paragraph>
<paragraph id="P-0307" lvl="0"><number>&lsqb;0307&rsqb;</number> Further, just after the start of pivoting of the dividing roof <highlight><bold>58</bold></highlight><highlight><italic>d </italic></highlight>the dividing roof <highlight><bold>58</bold></highlight><highlight><italic>d </italic></highlight>pivots downward in interlock with the dividing chute <highlight><bold>58</bold></highlight><highlight><italic>b, </italic></highlight>so that a load is applied from the dividing roof <highlight><bold>58</bold></highlight><highlight><italic>d </italic></highlight>to the left-hand edge portion <highlight><bold>27</bold></highlight><highlight><italic>j </italic></highlight>in <cross-reference target="DRAWINGS">FIG. 31</cross-reference> of the dividing portion <highlight><bold>27</bold></highlight><highlight><italic>h </italic></highlight>in the matrix substrate <highlight><bold>27</bold></highlight>. This action exerts on a second point of action <highlight><bold>58</bold></highlight><highlight><italic>g. </italic></highlight></paragraph>
<paragraph id="P-0308" lvl="0"><number>&lsqb;0308&rsqb;</number> With such actions on both first and second points of action <highlight><bold>58</bold></highlight><highlight><italic>f, </italic></highlight><highlight><bold>58</bold></highlight><highlight><italic>g, </italic></highlight>as shown in <cross-reference target="DRAWINGS">FIG. 29</cross-reference>(<highlight><italic>c</italic></highlight>), the matrix substrate <highlight><bold>27</bold></highlight> can be divided into the remaining portion <highlight><bold>27</bold></highlight><highlight><italic>g </italic></highlight>and the dividing portion <highlight><bold>27</bold></highlight><highlight><italic>h </italic></highlight>along the one-column dividing line <highlight><bold>27</bold></highlight><highlight><italic>m </italic></highlight>shown in <cross-reference target="DRAWINGS">FIG. 29</cross-reference>(<highlight><italic>b</italic></highlight>). </paragraph>
<paragraph id="P-0309" lvl="0"><number>&lsqb;0309&rsqb;</number> Just thereafter, as shown in <cross-reference target="DRAWINGS">FIG. 29</cross-reference>(<highlight><italic>d</italic></highlight>), the dividing chute <highlight><bold>58</bold></highlight><highlight><italic>b </italic></highlight>moves slightly in a direction away from the conveying chute <highlight><bold>58</bold></highlight><highlight><italic>a </italic></highlight>and this action causes the wiring pattern <highlight><bold>27</bold></highlight><highlight><italic>f </italic></highlight>shown in <cross-reference target="DRAWINGS">FIG. 28</cross-reference>(<highlight><italic>b</italic></highlight>) to be torn off along the one-column dividing line <highlight><bold>27</bold></highlight><highlight><italic>m. </italic></highlight></paragraph>
<paragraph id="P-0310" lvl="0"><number>&lsqb;0310&rsqb;</number> Thus, the two-stage motions comprising a motion of pushing up and dividing from below the one-column dividing line <highlight><bold>27</bold></highlight><highlight><italic>m </italic></highlight>on the matrix substrate <highlight><bold>27</bold></highlight> with pivoting of the dividing chute <highlight><bold>58</bold></highlight><highlight><italic>b </italic></highlight>and a motion of tearing off the wiring pattern <highlight><bold>27</bold></highlight><highlight><italic>f </italic></highlight>away from the conveying chute <highlight><bold>58</bold></highlight><highlight><italic>a </italic></highlight>are performed as a series of motions. </paragraph>
<paragraph id="P-0311" lvl="0"><number>&lsqb;0311&rsqb;</number> Further, the load from the dividing roof <highlight><bold>58</bold></highlight><highlight><italic>d </italic></highlight>is applied to only one end of each one-column dividing line <highlight><bold>27</bold></highlight><highlight><italic>m </italic></highlight>on the matrix substrate <highlight><bold>27</bold></highlight>, so in the substrate dividing step one end portion (the left-hand side in <cross-reference target="DRAWINGS">FIG. 31</cross-reference>) of the one-column dividing line <highlight><bold>27</bold></highlight><highlight><italic>m </italic></highlight>is cracked and divided. </paragraph>
<paragraph id="P-0312" lvl="0"><number>&lsqb;0312&rsqb;</number> Subsequently, the resulting individual dividing substrates <highlight><bold>27</bold></highlight><highlight><italic>e </italic></highlight>shown in <cross-reference target="DRAWINGS">FIG. 32</cross-reference> are conveyed in a line to the individual substrate dividing section <highlight><bold>60</bold></highlight> by the substrate conveying section <highlight><bold>59</bold></highlight> for individual division shown in <cross-reference target="DRAWINGS">FIG. 23</cross-reference>(<highlight><italic>b</italic></highlight>) in accordance with the step S<highlight><bold>25</bold></highlight> shown in <cross-reference target="DRAWINGS">FIG. 27</cross-reference>. </paragraph>
<paragraph id="P-0313" lvl="0"><number>&lsqb;0313&rsqb;</number> In the individual substrate dividing section <highlight><bold>60</bold></highlight>, first there is performed an individual substrate edge division and thereafter an individual substrate dividing step S<highlight><bold>26</bold></highlight> of dividing the individual dividing substrates <highlight><bold>27</bold></highlight><highlight><italic>e </italic></highlight>shown in <cross-reference target="DRAWINGS">FIG. 32</cross-reference> into individual wiring substrates <highlight><bold>2</bold></highlight>, i.e., individual high-frequency modules <highlight><bold>1</bold></highlight>, is performed in about the same manner as in the one-column substrates dividing section <highlight><bold>58</bold></highlight>. In connection with the individual substrate dividing step a description will be given below while replacing the matrix substrate <highlight><bold>27</bold></highlight> with the individual dividing substrates <highlight><bold>27</bold></highlight><highlight><italic>e. </italic></highlight></paragraph>
<paragraph id="P-0314" lvl="0"><number>&lsqb;0314&rsqb;</number> The individual dividing substrates <highlight><bold>27</bold></highlight><highlight><italic>e </italic></highlight>formed from the matrix substrate <highlight><bold>27</bold></highlight> are the same as the matrix substrate in that they also have plural wiring substrates <highlight><bold>2</bold></highlight>. </paragraph>
<paragraph id="P-0315" lvl="0"><number>&lsqb;0315&rsqb;</number> A movable roof <highlight><bold>60</bold></highlight><highlight><italic>d </italic></highlight>(a dividing tool) provided in the individual substrate dividing section <highlight><bold>60</bold></highlight> and serving as a loading portion is integral with a tilting plate <highlight><bold>60</bold></highlight><highlight><italic>b </italic></highlight>which is a movable portion. Thus, the movable roof <highlight><bold>60</bold></highlight><highlight><italic>d </italic></highlight>is pivotable interlockedly with the tilting plate <highlight><bold>60</bold></highlight><highlight><italic>b </italic></highlight>during pivoting of the tilting plate. The movable roof <highlight><bold>60</bold></highlight><highlight><italic>d </italic></highlight>has such a roof structure as covers only one end side (the right-hand side in <cross-reference target="DRAWINGS">FIG. 34</cross-reference>) of each individual dividing line <highlight><bold>27</bold></highlight><highlight><italic>d </italic></highlight>on the individual dividing substrates <highlight><bold>27</bold></highlight><highlight><italic>e. </italic></highlight></paragraph>
<paragraph id="P-0316" lvl="0"><number>&lsqb;0316&rsqb;</number> It is optional whether it is to be the right side or the left side in <cross-reference target="DRAWINGS">FIG. 34</cross-reference> that is covered with the movable roof <highlight><bold>60</bold></highlight><highlight><italic>d. </italic></highlight></paragraph>
<paragraph id="P-0317" lvl="0"><number>&lsqb;0317&rsqb;</number> Thus, also in the dividing operation performed by the individual substrate dividing section <highlight><bold>60</bold></highlight> the substrate division can be done beginning with one end side (the right-hand side in <cross-reference target="DRAWINGS">FIG. 34</cross-reference>) of the individual dividing lines <highlight><bold>27</bold></highlight><highlight><italic>d </italic></highlight>by applying a load to only one ends of the individual dividing lines <highlight><bold>27</bold></highlight><highlight><italic>d </italic></highlight>on the individual dividing substrates <highlight><bold>27</bold></highlight><highlight><italic>e. </italic></highlight></paragraph>
<paragraph id="P-0318" lvl="0"><number>&lsqb;0318&rsqb;</number> Like the dividing chute <highlight><bold>58</bold></highlight><highlight><italic>b, </italic></highlight>the tilting plate <highlight><bold>60</bold></highlight><highlight><italic>b </italic></highlight>is pivotable to its lower side, i.e., in a direction opposite to the disposed side of the matrix substrate <highlight><bold>27</bold></highlight> and a pivot center <highlight><bold>60</bold></highlight><highlight><italic>e </italic></highlight>thereof is offset in both a direction perpendicular to the back side <highlight><bold>271</bold></highlight> of the matrix substrate <highlight><bold>27</bold></highlight> on the back side <highlight><bold>271</bold></highlight> from the dividing position <highlight><bold>27</bold></highlight><highlight><italic>i </italic></highlight>of each individual dividing line <highlight><bold>27</bold></highlight><highlight><italic>d </italic></highlight>and a direction of the dividing portion <highlight><bold>27</bold></highlight><highlight><italic>h </italic></highlight>disposed outside from the dividing position <highlight><bold>27</bold></highlight><highlight><italic>i. </italic></highlight></paragraph>
<paragraph id="P-0319" lvl="0"><number>&lsqb;0319&rsqb;</number> Thus, the pivot center <highlight><bold>60</bold></highlight><highlight><italic>e </italic></highlight>of the tilting plate <highlight><bold>60</bold></highlight><highlight><italic>b </italic></highlight>is set at a position offset to both lower and right-hand sides in <cross-reference target="DRAWINGS">FIG. 33</cross-reference>(<highlight><italic>a</italic></highlight>) with respect to the dividing position <highlight><bold>27</bold></highlight><highlight><italic>i. </italic></highlight></paragraph>
<paragraph id="P-0320" lvl="0"><number>&lsqb;0320&rsqb;</number> Consequently, when the tilting plate <highlight><bold>60</bold></highlight><highlight><italic>b </italic></highlight>pivots downward about the pivot center <highlight><bold>60</bold></highlight><highlight><italic>e, </italic></highlight>as shown in <cross-reference target="DRAWINGS">FIG. 33</cross-reference>(<highlight><italic>d</italic></highlight>), a dividing-side end portion <highlight><bold>60</bold></highlight><highlight><italic>h </italic></highlight>of the tilting plate <highlight><bold>60</bold></highlight><highlight><italic>b </italic></highlight>projects upward beyond a support surface <highlight><bold>60</bold></highlight><highlight><italic>i </italic></highlight>of a fixed chute <highlight><bold>60</bold></highlight><highlight><italic>a </italic></highlight>and just thereafter the tilting plate <highlight><bold>60</bold></highlight><highlight><italic>b </italic></highlight>moves in a direction away from the fixed chute <highlight><bold>60</bold></highlight><highlight><italic>a. </italic></highlight></paragraph>
<paragraph id="P-0321" lvl="0"><number>&lsqb;0321&rsqb;</number> Further, as shown in <cross-reference target="DRAWINGS">FIG. 33</cross-reference>(<highlight><italic>a</italic></highlight>), a difference in height, V&equals;0.5 mm or so, is formed between a support surface <highlight><bold>60</bold></highlight><highlight><italic>j </italic></highlight>of the tilting plate <highlight><bold>60</bold></highlight><highlight><italic>b </italic></highlight>and the support surface <highlight><bold>60</bold></highlight><highlight><italic>i </italic></highlight>of the fixed chute <highlight><bold>60</bold></highlight><highlight><italic>a. </italic></highlight>Thus, the support surface <highlight><bold>60</bold></highlight><highlight><italic>j </italic></highlight>of the tilting plate <highlight><bold>60</bold></highlight><highlight><italic>b </italic></highlight>is lower than the support surface <highlight><bold>60</bold></highlight><highlight><italic>i </italic></highlight>of the fixed chute <highlight><bold>60</bold></highlight><highlight><italic>a. </italic></highlight></paragraph>
<paragraph id="P-0322" lvl="0"><number>&lsqb;0322&rsqb;</number> Thus, by forming a gap of the above V or so between the support surface <highlight><bold>60</bold></highlight><highlight><italic>j </italic></highlight>of the tilting plate <highlight><bold>60</bold></highlight><highlight><italic>b </italic></highlight>and the back <highlight><bold>271</bold></highlight> of the dividing portion <highlight><bold>27</bold></highlight><highlight><italic>h </italic></highlight>of the individual dividing substrates <highlight><bold>27</bold></highlight><highlight><italic>e, </italic></highlight>not only an initial pivoting motion of the tilting plate <highlight><bold>60</bold></highlight><highlight><italic>b </italic></highlight>becomes smooth when the tilting plate pivots downward, but also the individual dividing lines <highlight><bold>27</bold></highlight><highlight><italic>d </italic></highlight>of the individual dividing substrates <highlight><bold>27</bold></highlight><highlight><italic>e </italic></highlight>can be pushed up strongly. As a result, the substrate division along each individual dividing line <highlight><bold>27</bold></highlight><highlight><italic>d </italic></highlight>can be done smoothly. </paragraph>
<paragraph id="P-0323" lvl="0"><number>&lsqb;0323&rsqb;</number> As shown in <cross-reference target="DRAWINGS">FIG. 33</cross-reference>(<highlight><italic>a</italic></highlight>), distances (T), (U) between the dividing position <highlight><bold>27</bold></highlight><highlight><italic>i </italic></highlight>on the individual dividing substrates <highlight><bold>27</bold></highlight><highlight><italic>e </italic></highlight>and the pivot center <highlight><bold>60</bold></highlight><highlight><italic>e </italic></highlight>of the tilting plate <highlight><bold>60</bold></highlight><highlight><italic>b </italic></highlight>are, for example, T&equals;2 mm and U&equals;2 mm, a gap distance (W) between the movable roof <highlight><bold>60</bold></highlight><highlight><italic>d </italic></highlight>and the cap <highlight><bold>4</bold></highlight> is 0.2 mm, and a gap distance (X) between the fixed substrate presser <highlight><bold>60</bold></highlight><highlight><italic>c </italic></highlight>and the cap <highlight><bold>4</bold></highlight> is 0.2 mm or so. </paragraph>
<paragraph id="P-0324" lvl="0"><number>&lsqb;0324&rsqb;</number> In carrying out the individual substrate dividing step S<highlight><bold>26</bold></highlight>, first the remaining portion <highlight><bold>27</bold></highlight><highlight><italic>g </italic></highlight>(the remaining side after the substrate division) of the individual dividing substrates <highlight><bold>27</bold></highlight><highlight><italic>e </italic></highlight>obtained from the matrix substrate <highlight><bold>27</bold></highlight> is disposed on the fixed chute <highlight><bold>60</bold></highlight><highlight><italic>a, </italic></highlight>as shown in <cross-reference target="DRAWINGS">FIG. 33</cross-reference>(<highlight><italic>a</italic></highlight>) and is thereby supported on the back side <highlight><bold>271</bold></highlight> thereof. At the same time, the dividing portion <highlight><bold>27</bold></highlight><highlight><italic>h </italic></highlight>(the side to be divided and cut off) contiguous to the remaining portion <highlight><bold>27</bold></highlight><highlight><italic>g </italic></highlight>is caused to project outside beyond the fixed chute <highlight><bold>60</bold></highlight><highlight><italic>a </italic></highlight>and is disposed on the tilting plate (movable portion) <highlight><bold>60</bold></highlight><highlight><italic>b. </italic></highlight></paragraph>
<paragraph id="P-0325" lvl="0"><number>&lsqb;0325&rsqb;</number> Further, on the dividing portion <highlight><bold>27</bold></highlight><highlight><italic>h </italic></highlight>of the individual dividing substrates <highlight><bold>27</bold></highlight><highlight><italic>e </italic></highlight>is disposed the movable roof <highlight><bold>60</bold></highlight><highlight><italic>d </italic></highlight>so as to cover only one end side (the right-hand side in <cross-reference target="DRAWINGS">FIG. 34</cross-reference>) of the dividing portion <highlight><bold>27</bold></highlight><highlight><italic>h, </italic></highlight>as shown in <cross-reference target="DRAWINGS">FIG. 34</cross-reference>. </paragraph>
<paragraph id="P-0326" lvl="0"><number>&lsqb;0326&rsqb;</number> It suffices for the fixed substrate presser <highlight><bold>60</bold></highlight><highlight><italic>c </italic></highlight>to be constructed so that it can prevent floating of the cap during substrate division. As shown in <cross-reference target="DRAWINGS">FIG. 33</cross-reference>(<highlight><italic>a</italic></highlight>), the substrate presser <highlight><bold>60</bold></highlight><highlight><italic>c </italic></highlight>is disposed on the cap <highlight><bold>4</bold></highlight> while forming a gap X of about 0.2 mm between it and the cap <highlight><bold>4</bold></highlight> so as not to cause damage to the cap which is a part of product (high-frequency module <highlight><bold>1</bold></highlight>). </paragraph>
<paragraph id="P-0327" lvl="0"><number>&lsqb;0327&rsqb;</number> In the individual dividing substrates <highlight><bold>27</bold></highlight><highlight><italic>e, </italic></highlight>an area with cap <highlight><bold>4</bold></highlight> not attached thereto is a defective portion <highlight><bold>66</bold></highlight>. </paragraph>
<paragraph id="P-0328" lvl="0"><number>&lsqb;0328&rsqb;</number> Thereafter, the tilting plate <highlight><bold>60</bold></highlight><highlight><italic>b </italic></highlight>is pivoted downward, as shown in <cross-reference target="DRAWINGS">FIG. 33</cross-reference>(<highlight><italic>b</italic></highlight>). </paragraph>
<paragraph id="P-0329" lvl="0"><number>&lsqb;0329&rsqb;</number> At this time, the dividing-side end portion <highlight><bold>60</bold></highlight><highlight><italic>h </italic></highlight>of the tilting plate <highlight><bold>60</bold></highlight><highlight><italic>b </italic></highlight>projects upward beyond the support surface <highlight><bold>60</bold></highlight><highlight><italic>i </italic></highlight>of the fixed chute <highlight><bold>60</bold></highlight><highlight><italic>a, </italic></highlight>so that the dividing position <highlight><bold>27</bold></highlight><highlight><italic>i </italic></highlight>of each individual dividing line <highlight><bold>27</bold></highlight><highlight><italic>d </italic></highlight>on the individual dividing substrates <highlight><bold>27</bold></highlight><highlight><italic>e </italic></highlight>is pushed up by the dividing-side end portion <highlight><bold>60</bold></highlight><highlight><italic>h. </italic></highlight>This action is exerted on a first point of action <highlight><bold>60</bold></highlight><highlight><italic>f. </italic></highlight></paragraph>
<paragraph id="P-0330" lvl="0"><number>&lsqb;0330&rsqb;</number> Further, just after pivoting of the tilting plate <highlight><bold>60</bold></highlight><highlight><italic>b, </italic></highlight>the movable roof <highlight><bold>60</bold></highlight><highlight><italic>d </italic></highlight>pivots downward interlockedly with the tilting plate, so that the load from the movable roof <highlight><bold>60</bold></highlight><highlight><italic>d </italic></highlight>is applied to the right-hand end in <cross-reference target="DRAWINGS">FIG. 34</cross-reference> of the dividing portion <highlight><bold>27</bold></highlight><highlight><italic>h </italic></highlight>of the individual dividing substrates <highlight><bold>27</bold></highlight><highlight><italic>e </italic></highlight>shown in the same figure. This action is exerted on a second point of action <highlight><bold>60</bold></highlight><highlight><italic>g. </italic></highlight></paragraph>
<paragraph id="P-0331" lvl="0"><number>&lsqb;0331&rsqb;</number> With both actions exerted on the first and second points of action <highlight><bold>60</bold></highlight><highlight><italic>f, </italic></highlight><highlight><bold>60</bold></highlight><highlight><italic>g, </italic></highlight>as shown in <cross-reference target="DRAWINGS">FIG. 33</cross-reference>(<highlight><italic>c</italic></highlight>), the individual dividing substrates <highlight><bold>27</bold></highlight><highlight><italic>e </italic></highlight>can be divided into the remaining portion <highlight><bold>27</bold></highlight><highlight><italic>g </italic></highlight>and the dividing portion <highlight><bold>27</bold></highlight><highlight><italic>h </italic></highlight>along the associated individual dividing line <highlight><bold>27</bold></highlight><highlight><italic>d </italic></highlight>shown in <cross-reference target="DRAWINGS">FIG. 33</cross-reference>(<highlight><italic>b</italic></highlight>). </paragraph>
<paragraph id="P-0332" lvl="0"><number>&lsqb;0332&rsqb;</number> Immediately thereafter, as shown in <cross-reference target="DRAWINGS">FIG. 33</cross-reference>(<highlight><italic>d</italic></highlight>), the tilting plate <highlight><bold>60</bold></highlight><highlight><italic>b </italic></highlight>moves in a direction away from the fixed chute <highlight><bold>60</bold></highlight><highlight><italic>a, </italic></highlight>and with this action, the wiring pattern <highlight><bold>27</bold></highlight><highlight><italic>f </italic></highlight>is torn off along the individual dividing line <highlight><bold>27</bold></highlight><highlight><italic>d. </italic></highlight></paragraph>
<paragraph id="P-0333" lvl="0"><number>&lsqb;0333&rsqb;</number> Thus, the two-stage motions comprising a motion of pushing up and dividing from below each individual dividing line on the individual dividing substrates <highlight><bold>27</bold></highlight><highlight><italic>e </italic></highlight>with pivoting of the dividing chute <highlight><bold>58</bold></highlight><highlight><italic>b </italic></highlight>and a motion of tearing off the wiring pattern <highlight><bold>27</bold></highlight><highlight><italic>f </italic></highlight>shown in <cross-reference target="DRAWINGS">FIG. 28</cross-reference>(<highlight><italic>b</italic></highlight>) are preformed as a series of motions. </paragraph>
<paragraph id="P-0334" lvl="0"><number>&lsqb;0334&rsqb;</number> In this case, the load from the movable roof <highlight><bold>60</bold></highlight><highlight><italic>d </italic></highlight>is applied to only one end (the right-hand side in <cross-reference target="DRAWINGS">FIG. 34</cross-reference>) of each individual dividing line <highlight><bold>27</bold></highlight><highlight><italic>d </italic></highlight>on the individual dividing substrates <highlight><bold>27</bold></highlight><highlight><italic>e, </italic></highlight>so in the substrate dividing step one end portion of the individual dividing line <highlight><bold>27</bold></highlight><highlight><italic>d </italic></highlight>is cracked and divided. </paragraph>
<paragraph id="P-0335" lvl="0"><number>&lsqb;0335&rsqb;</number> Thus, one end of the individual dividing line <highlight><bold>27</bold></highlight><highlight><italic>d </italic></highlight>is cracked and thereafter this crack is propagated to the opposite end of the individual dividing line <highlight><bold>27</bold></highlight><highlight><italic>d </italic></highlight>to effect substrate division along the dividing line <highlight><bold>27</bold></highlight><highlight><italic>d. </italic></highlight></paragraph>
<paragraph id="P-0336" lvl="0"><number>&lsqb;0336&rsqb;</number> Subsequently, the individual dividing substrates <highlight><bold>27</bold></highlight><highlight><italic>e </italic></highlight>are conveyed pitch by pitch and are successively divided along the one-column dividing line <highlight><bold>27</bold></highlight><highlight><italic>m. </italic></highlight></paragraph>
<paragraph id="P-0337" lvl="0"><number>&lsqb;0337&rsqb;</number> Now, the substrate division is completed as shown in <cross-reference target="DRAWINGS">FIG. 33</cross-reference>(<highlight><italic>e</italic></highlight>). </paragraph>
<paragraph id="P-0338" lvl="0"><number>&lsqb;0338&rsqb;</number> The high-frequency modules <highlight><bold>1</bold></highlight> as divided products are fed while sliding on the tilting plate <highlight><bold>60</bold></highlight><highlight><italic>b. </italic></highlight></paragraph>
<paragraph id="P-0339" lvl="0"><number>&lsqb;0339&rsqb;</number> Thereafter, the individual substrate conveying step S<highlight><bold>28</bold></highlight> shown in <cross-reference target="DRAWINGS">FIG. 27</cross-reference> is performed by the individual conveying section <highlight><bold>61</bold></highlight> shown in <cross-reference target="DRAWINGS">FIG. 23</cross-reference>(<highlight><italic>b</italic></highlight>). </paragraph>
<paragraph id="P-0340" lvl="0"><number>&lsqb;0340&rsqb;</number> Then, the product positioning step S<highlight><bold>27</bold></highlight> shown in <cross-reference target="DRAWINGS">FIG. 27</cross-reference> is performed by the positioning section <highlight><bold>62</bold></highlight> shown in <cross-reference target="DRAWINGS">FIG. 23</cross-reference>(<highlight><italic>b</italic></highlight>). </paragraph>
<paragraph id="P-0341" lvl="0"><number>&lsqb;0341&rsqb;</number> Each high-frequency module <highlight><bold>1</bold></highlight> as product is established its position with pawls or the like in four directions. </paragraph>
<paragraph id="P-0342" lvl="0"><number>&lsqb;0342&rsqb;</number> Thereafter, the inspecting step S<highlight><bold>29</bold></highlight> is performed by the size checking section <highlight><bold>63</bold></highlight>. </paragraph>
<paragraph id="P-0343" lvl="0"><number>&lsqb;0343&rsqb;</number> In this inspection, each high-frequency module <highlight><bold>1</bold></highlight> is inserted into an inspecting pocket to measure an external size of the high-frequency module <highlight><bold>1</bold></highlight>. </paragraph>
<paragraph id="P-0344" lvl="0"><number>&lsqb;0344&rsqb;</number> Subsequently, a product storage step S<highlight><bold>30</bold></highlight> is carried out in a product storage section <highlight><bold>64</bold></highlight>. </paragraph>
<paragraph id="P-0345" lvl="0"><number>&lsqb;0345&rsqb;</number> In this step, high-frequency modules <highlight><bold>1</bold></highlight> judged to be non-defective in the size inspection are stored on a tray or the like. </paragraph>
<paragraph id="P-0346" lvl="0"><number>&lsqb;0346&rsqb;</number> Then, a defective product storage step S<highlight><bold>31</bold></highlight> is carried out by means of a defective product discharge conveyor <highlight><bold>65</bold></highlight>. </paragraph>
<paragraph id="P-0347" lvl="0"><number>&lsqb;0347&rsqb;</number> In this step, high-frequency modules <highlight><bold>1</bold></highlight> judged to be defective due to substrate burrs for example in the size inspection are discharged to the exterior by the defective product discharge conveyor <highlight><bold>65</bold></highlight>. </paragraph>
<paragraph id="P-0348" lvl="0"><number>&lsqb;0348&rsqb;</number> Now, the substrate dividing step S<highlight><bold>9</bold></highlight> shown in <cross-reference target="DRAWINGS">FIG. 24</cross-reference> is completed. </paragraph>
<paragraph id="P-0349" lvl="0"><number>&lsqb;0349&rsqb;</number> Thereafter, the characteristics selecting step S<highlight><bold>10</bold></highlight> is carried out to obtain electrical characteristics of high-frequency modules <highlight><bold>1</bold></highlight> and the modules are sorted out in accordance with the results obtained. </paragraph>
<paragraph id="P-0350" lvl="0"><number>&lsqb;0350&rsqb;</number> Subsequently, the taping step S<highlight><bold>11</bold></highlight> is carried out. </paragraph>
<paragraph id="P-0351" lvl="0"><number>&lsqb;0351&rsqb;</number> More specifically, the thus sorted plural high-frequency modules <highlight><bold>1</bold></highlight> are subjected to taping and taken up for storage onto the reel <highlight><bold>43</bold></highlight> shown in <cross-reference target="DRAWINGS">FIG. 25</cross-reference>(<highlight><italic>i</italic></highlight>). </paragraph>
<paragraph id="P-0352" lvl="0"><number>&lsqb;0352&rsqb;</number> According to the fabrication method for the high-frequency modules <highlight><bold>1</bold></highlight> of this third embodiment the substrate dividing apparatus used therein, there are obtained the following functions and effects. </paragraph>
<paragraph id="P-0353" lvl="0"><number>&lsqb;0353&rsqb;</number> In the substrate dividing step in assembling each high-frequency module <highlight><bold>1</bold></highlight>, since the pivot center <highlight><bold>58</bold></highlight><highlight><italic>e </italic></highlight>(<highlight><bold>60</bold></highlight><highlight><italic>e</italic></highlight>) in pivoting the dividing portion <highlight><bold>27</bold></highlight><highlight><italic>h </italic></highlight>of the matrix substrate <highlight><bold>27</bold></highlight> (including the individual dividing substrates <highlight><bold>27</bold></highlight><highlight><italic>e</italic></highlight>) to the back side <highlight><bold>271</bold></highlight> (the second main surface) is offset in both a direction perpendicular to the back side <highlight><bold>271</bold></highlight> on the back side <highlight><bold>271</bold></highlight> of the matrix substrate from the dividing position <highlight><bold>27</bold></highlight><highlight><italic>i </italic></highlight>and a direction of the dividing portion <highlight><bold>27</bold></highlight><highlight><italic>h </italic></highlight>from the dividing position <highlight><bold>27</bold></highlight><highlight><italic>i, </italic></highlight>a force of pulling each wiring pattern <highlight><bold>27</bold></highlight><highlight><italic>f </italic></highlight>to the dividing portion <highlight><bold>27</bold></highlight><highlight><italic>h </italic></highlight>side can be exerted on the wiring pattern after substrate division. </paragraph>
<paragraph id="P-0354" lvl="0"><number>&lsqb;0354&rsqb;</number> That is, after substrate division, the wiring pattern pulling force can be exerted on the pattern by a series of operations, with the result that both substrate division and tearing-off the wiring pattern <highlight><bold>27</bold></highlight><highlight><italic>f </italic></highlight>can be done stably and automatically without causing damage to the product (high-frequency module <highlight><bold>1</bold></highlight>). </paragraph>
<paragraph id="P-0355" lvl="0"><number>&lsqb;0355&rsqb;</number> Therefore, it is possible to automate the substrate dividing step including tearing-off of the wiring pattern <highlight><bold>27</bold></highlight><highlight><italic>f. </italic></highlight></paragraph>
<paragraph id="P-0356" lvl="0"><number>&lsqb;0356&rsqb;</number> Consequently, it becomes possible to effect an automatic division of the matrix substrate <highlight><bold>27</bold></highlight> and hence possible to reduce the working cost. As a result, it is possible to decrease the cost of the high-frequency module <highlight><bold>1</bold></highlight>. </paragraph>
<paragraph id="P-0357" lvl="0"><number>&lsqb;0357&rsqb;</number> Besides, since the matrix substrate can be divided always under the same conditions due to the attainment of an automatic division thereof, it is possible to improve the product quality in comparison with manual division. </paragraph>
<paragraph id="P-0358" lvl="0"><number>&lsqb;0358&rsqb;</number> Moreover, since the substrate dividing speed can be increased by the attainment of an automatic division of the matrix substrate <highlight><bold>27</bold></highlight>, it is possible to shorten the time required for the substrate dividing work, with consequent improvement in throughput of the substrate dividing step. </paragraph>
<paragraph id="P-0359" lvl="0"><number>&lsqb;0359&rsqb;</number> Further, as in this third embodiment, even in case of dividing such a matrix substrate <highlight><bold>27</bold></highlight> as is formed with one-column dividing lines <highlight><bold>27</bold></highlight><highlight><italic>m </italic></highlight>and individual dividing lines <highlight><bold>27</bold></highlight><highlight><italic>d </italic></highlight>on its surface <highlight><bold>27</bold></highlight><highlight><italic>a </italic></highlight>as the first main surface and has plural caps <highlight><bold>4</bold></highlight> attached to the surface <highlight><bold>27</bold></highlight><highlight><italic>a, </italic></highlight>the wiring patterns <highlight><bold>27</bold></highlight><highlight><italic>f </italic></highlight>can be torn off smoothly along the one-column dividing lines <highlight><bold>27</bold></highlight><highlight><italic>m </italic></highlight>and individual dividing lines <highlight><bold>27</bold></highlight><highlight><italic>d </italic></highlight>as dividing grooves by pivoting the dividing portion <highlight><bold>27</bold></highlight><highlight><italic>h </italic></highlight>of the matrix substrate <highlight><bold>27</bold></highlight> to its back side <highlight><bold>271</bold></highlight> (the second main surface) for division. </paragraph>
<paragraph id="P-0360" lvl="0"><number>&lsqb;0360&rsqb;</number> Thus, even in the case of a matrix substrate <highlight><bold>27</bold></highlight> with caps already attached thereto, it is possible to make division into individual wiring substrates <highlight><bold>2</bold></highlight> (high-frequency modules) without causing damage to products. </paragraph>
<paragraph id="P-0361" lvl="0"><number>&lsqb;0361&rsqb;</number> As in this third embodiment, the matrix substrate <highlight><bold>27</bold></highlight> is divided into the remaining portion <highlight><bold>27</bold></highlight><highlight><italic>g </italic></highlight>and the dividing portion <highlight><bold>27</bold></highlight><highlight><italic>h </italic></highlight>and thereafter the wiring patterns <highlight><bold>27</bold></highlight><highlight><italic>f </italic></highlight>are torn off, whereby both substrate division and tearing-off of the wiring patterns can be done in a series of operations. </paragraph>
<paragraph id="P-0362" lvl="0"><number>&lsqb;0362&rsqb;</number> As a result, the substrate dividing work can be done stably. </paragraph>
<paragraph id="P-0363" lvl="0"><number>&lsqb;0363&rsqb;</number> Further, since the substrate division is started with the one end portions of the one-column dividing lines <highlight><bold>27</bold></highlight><highlight><italic>m </italic></highlight>and individual dividing lines <highlight><bold>27</bold></highlight><highlight><italic>d </italic></highlight>on the matrix substrate <highlight><bold>27</bold></highlight>, it is possible to divide the matrix substrate <highlight><bold>27</bold></highlight> in a clean and smooth manner. </paragraph>
<paragraph id="P-0364" lvl="0"><number>&lsqb;0364&rsqb;</number> Moreover, the dividing roof <highlight><bold>58</bold></highlight><highlight><italic>d </italic></highlight>or movable roof <highlight><bold>60</bold></highlight><highlight><italic>d </italic></highlight>is provided interlockedly or integrally with the dividing chute <highlight><bold>58</bold></highlight><highlight><italic>b </italic></highlight>or tilting plate <highlight><bold>60</bold></highlight><highlight><italic>b </italic></highlight>in correspondence to the dividing portion <highlight><bold>27</bold></highlight><highlight><italic>h </italic></highlight>of the matrix substrate <highlight><bold>27</bold></highlight>, and a load is applied to the dividing section <highlight><bold>27</bold></highlight><highlight><italic>h </italic></highlight>through the dividing roof <highlight><bold>58</bold></highlight><highlight><italic>d </italic></highlight>or movable roof <highlight><bold>60</bold></highlight><highlight><italic>d </italic></highlight>to divide the matrix substrate <highlight><bold>27</bold></highlight>, further, the pivot center <highlight><bold>58</bold></highlight><highlight><italic>e </italic></highlight>(<highlight><bold>60</bold></highlight><highlight><italic>e</italic></highlight>) of pivoting the dividing portion <highlight><bold>27</bold></highlight><highlight><italic>h </italic></highlight>is offset in both a direction perpendicular to the back side <highlight><bold>271</bold></highlight> on the back side <highlight><bold>271</bold></highlight> of the matrix substrate from the dividing position <highlight><bold>27</bold></highlight><highlight><italic>i </italic></highlight>and a direction to the dividing portion <highlight><bold>27</bold></highlight><highlight><italic>h </italic></highlight>from the dividing position <highlight><bold>27</bold></highlight><highlight><italic>i, </italic></highlight>whereby the substrate division and tearing off of the wiring patterns <highlight><bold>27</bold></highlight><highlight><italic>f </italic></highlight>can be done in a series of operations as two-stage motions. </paragraph>
<paragraph id="P-0365" lvl="0"><number>&lsqb;0365&rsqb;</number> Thus, both substrate division and tearing off of the wiring patterns <highlight><bold>27</bold></highlight><highlight><italic>f </italic></highlight>can be done stably without causing any damage to products. As a result, the substrate dividing step, including tearing-off of the wiring patterns <highlight><bold>27</bold></highlight><highlight><italic>f, </italic></highlight>can be automated. </paragraph>
<paragraph id="P-0366" lvl="0"><number>&lsqb;0366&rsqb;</number> Moreover, since the dividing portion <highlight><bold>27</bold></highlight><highlight><italic>h </italic></highlight>after division of the individual dividing substrates <highlight><bold>27</bold></highlight><highlight><italic>e </italic></highlight>is fed while sliding on the tilting plate <highlight><bold>60</bold></highlight><highlight><italic>b, </italic></highlight>it is possible to effect both substrate division and tearing-off of the wiring patterns <highlight><bold>27</bold></highlight><highlight><italic>f </italic></highlight>without clamping the dividing portion <highlight><bold>27</bold></highlight><highlight><italic>h </italic></highlight>(product). As a result, it is possible to prevent the product from being damaged. </paragraph>
<paragraph id="P-0367" lvl="0"><number>&lsqb;0367&rsqb;</number> Although the present invention has been described above concretely by way of embodiments thereof, it goes without saying that the invention is not limited to the embodiments, but that various changes may be made within the scope not departing from the gist of the invention. </paragraph>
<paragraph id="P-0368" lvl="0"><number>&lsqb;0368&rsqb;</number> For example, in the characteristics selecting step adopted in the second embodiment, electrical characteristics of the wiring substrates <highlight><bold>2</bold></highlight> are monitored, then characteristics of semiconductor pellets <highlight><bold>21</bold></highlight> are classified grade by grade, and a semiconductor device is assembled using an optimum combination of a wiring substrate <highlight><bold>2</bold></highlight> and semiconductor pellets <highlight><bold>21</bold></highlight>. But in the case where required characteristics of the high-frequency module <highlight><bold>1</bold></highlight> are not obtained even by combining selected wiring substrate <highlight><bold>2</bold></highlight> and semiconductor pellets <highlight><bold>21</bold></highlight>, for example chip parts <highlight><bold>22</bold></highlight> may be replaced to afford the required characteristics of the module. </paragraph>
<paragraph id="P-0369" lvl="0"><number>&lsqb;0369&rsqb;</number> Although in the above third embodiment both substrate division and tearing-off of wiring patterns are conducted without clamping the product (high-frequency module <highlight><bold>1</bold></highlight>), the tearing-off of each wiring pattern may be done while clamping the product with a weak force not causing damage to the product. </paragraph>
<paragraph id="P-0370" lvl="0"><number>&lsqb;0370&rsqb;</number> Thus, by conducting the product division forcibly, not by natural drop, it is possible to improve the reliability of substrate division. </paragraph>
<paragraph id="P-0371" lvl="0"><number>&lsqb;0371&rsqb;</number> Although in the above third embodiment such movable portions as dividing chute <highlight><bold>58</bold></highlight><highlight><italic>b </italic></highlight>and tilting plate <highlight><bold>60</bold></highlight><highlight><italic>b </italic></highlight>are pivoted downward, the movable portions may be pivoted upward. </paragraph>
<paragraph id="P-0372" lvl="0"><number>&lsqb;0372&rsqb;</number> By so doing, even when dividing grooves are formed on only the back side <highlight><bold>271</bold></highlight> of the matrix substrate <highlight><bold>27</bold></highlight>, it is possible to effect the substrate division. </paragraph>
<paragraph id="P-0373" lvl="0"><number>&lsqb;0373&rsqb;</number> If edge portions <highlight><bold>27</bold></highlight><highlight><italic>j </italic></highlight>located on the four sides of the matrix substrate <highlight><bold>27</bold></highlight> are divided beforehand using another unit different from the substrate dividing means and if the substrate dividing work (one-column division and individual division) in the third embodiment is performed using the matrix substrate <highlight><bold>27</bold></highlight> with edges <highlight><bold>27</bold></highlight><highlight><italic>j </italic></highlight>divided off beforehand, the speed of the substrate dividing work in the third embodiment can be further increased. </paragraph>
<paragraph id="P-0374" lvl="0"><number>&lsqb;0374&rsqb;</number> Moreover, by endowing the substrate dividing apparatus <highlight><bold>54</bold></highlight> with a size measuring (measuring detailed dimensions of length, width, and height) function, a function of visual inspection, or an appearance modifying function such as a burr removing function, it becomes possible to subject each product after substrate division to the size measurement, visual inspection, or appearance modification such as the removal of burrs. </paragraph>
<paragraph id="P-0375" lvl="0"><number>&lsqb;0375&rsqb;</number> If slits (flaws or grooves) are formed in the edge portions <highlight><bold>27</bold></highlight><highlight><italic>j </italic></highlight>of the matrix substrate <highlight><bold>27</bold></highlight> with a diamond cutter or the like before the substrate division, it is possible to further stabilize the substrate dividing work. </paragraph>
<paragraph id="P-0376" lvl="0"><number>&lsqb;0376&rsqb;</number> Although in the above third embodiment the substrate dividing work including tearing-off of wiring patterns is carried out automatically using the substrate dividing apparatus <highlight><bold>54</bold></highlight>, it may be done manually without using the substrate dividing apparatus <highlight><bold>54</bold></highlight>. </paragraph>
<paragraph id="P-0377" lvl="0"><number>&lsqb;0377&rsqb;</number> Although in the above third embodiment the matrix substrate to be divided is formed with wiring patterns, the substrate dividing method and apparatus (semiconductor device manufacturing apparatus) described in the third embodiment are also applicable to a matrix substrate not formed with wiring patterns. In this case, wiring patterns may be formed after substrate division. </paragraph>
<paragraph id="P-0378" lvl="0"><number>&lsqb;0378&rsqb;</number> Further, the semiconductor pellets <highlight><bold>21</bold></highlight> described in the above first to third embodiments may be obtained from a semiconductor wafer of silicon or of gallium arsenide. There also may be used SOI, GeSi, and TFT (Thin Film Transistor). </paragraph>
</section>
<section>
<heading lvl="1">INDUSTRIAL APPLICABILITY </heading>
<paragraph id="P-0379" lvl="0"><number>&lsqb;0379&rsqb;</number> As set forth above, the semiconductor device manufacturing method and apparatus according to the present invention are suitable for the manufacture of module products at large assembled by mounting chip parts such as chip capacitor and resistor and bare chip mounting semiconductor pellets and using a matrix substrate. The method and apparatus in question are also suitable for the manufacture of high-frequency modules (high-frequency power amplifiers) to be incorporated in small-sized portable electronic devices such as portable telephones, especially thin portable electronic devices. </paragraph>
</section>
</detailed-description>
</subdoc-description>
<subdoc-claims>
<heading lvl="1">What is claimed is: </heading>
<claim id="CLM-00001">
<claim-text><highlight><bold>1</bold></highlight>. A method of manufacturing a semiconductor device which is assembled by mounting a chip for a passive element and a chip for an active element onto a wiring substrate, the method comprising the steps of: 
<claim-text>disposing and mounting the chip for a passive element and the chip for an active element onto the wiring substrate; and </claim-text>
<claim-text>attaching a cap having a recognition mark on a surface thereof to the wiring substrate to cover the chip for a passive element and the chip for an active element. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00002">
<claim-text><highlight><bold>2</bold></highlight>. A method of manufacturing a semiconductor device which is assembled by mounting a chip for a passive element and a chip for an active element onto a wiring substrate, the method comprising the steps of: 
<claim-text>disposing and mounting the chip for a passive element and the chip for an active element onto the wiring substrate; and </claim-text>
<claim-text>inspecting a recognition mark of a cap having the recognition mark on a surface thereof and attaching the cap found to be non-defective in the inspection to the wiring substrate to cover the chip for a passive element and the chip for an active element. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00003">
<claim-text><highlight><bold>3</bold></highlight>. A method of manufacturing a semiconductor device which is assembled by mounting a chip for a passive element and a chip for an active element onto a wiring substrate, the method comprising the steps of: 
<claim-text>disposing and mounting the chip for a passive element and the chip for an active element onto each of plural wiring substrates formed on a matrix substrate; and </claim-text>
<claim-text>attaching a cap having a recognition mark on a surface thereof to each of the wiring substrates on the matrix substrate to cover the chip for a passive element and the chip for an active element on the wiring substrate. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00004">
<claim-text><highlight><bold>4</bold></highlight>. A method of manufacturing a semiconductor device which is assembled by mounting a chip for a passive element and a chip for an active element onto a wiring substrate, the method comprising the steps of: 
<claim-text>disposing and mounting the chip for a passive element and the chip for an active element onto the wiring substrate; </claim-text>
<claim-text>affixing a recognition mark to a surface of a cap; and </claim-text>
<claim-text>attaching the cap with the recognition mark thereon to the wiring substrate to cover the chip for a passive element and the chip for an active element, </claim-text>
<claim-text>the mounting of the chip for a passive element and the chip for an active element onto the wiring substrate, the affixing of the recognition mark to the cap, and the mounting of the cap, being performed as a series of continuous operations. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00005">
<claim-text><highlight><bold>5</bold></highlight>. A method of manufacturing a semiconductor device which is assembled by mounting a chip for a passive element and a chip for an active element onto each of plural wiring substrates formed on a matrix substrate, the method comprising the steps of: 
<claim-text>disposing and mounting the chip for a passive element and the chip for an active element onto each of wiring substrates formed on the matrix substrate and found to be non-defective after inspection; and </claim-text>
<claim-text>attaching caps to only the non-defective wiring substrates to cover the chip for a passive element and the chip for an active element mounted on each of the wiring substrates. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00006">
<claim-text><highlight><bold>6</bold></highlight>. A method of manufacturing a semiconductor device which is assembled by successively performing the steps of mounting a chip for a passive element, mounting a chip for an active element, both onto each of plural wiring substrates formed on a matrix substrate, reflow of solder, wire bonding, resin coating, affixing of a recognition mark to a cap, mounting of the cap to each of the wiring substrates, and substrate cutting, the method comprising the step of affixing a defect mark to a wiring substrate found to be defective in inspection out of the wiring substrates formed on the matrix substrate, the defect mark being recognized every time each of the passive element chip mounting step and subsequent steps is carried out and said steps being not performed for the wiring substrate with the defect mark put thereon. </claim-text>
</claim>
<claim id="CLM-00007">
<claim-text><highlight><bold>7</bold></highlight>. A method of manufacturing a semiconductor device which is assembled by successively performing the steps of mounting a chip for a passive element, mounting a chip for an active element, both onto each of plural wiring substrates formed on a matrix substrate, reflow of solder, wire bonding, resin coating, affixing of a recognition mark to a cap, mounting of the cap to each of the wiring substrates, and substrate cutting, the method comprising the step of conducting inspection after each of said steps to recognize whether there is any defect in the inspected step, and affixing a defect mark to the wiring substrate concerned, the defect mark being recognized every time each of the passive element chip mounting step and subsequent steps is carried out and the steps which follow the inspected step found to include a defect being not performed. </claim-text>
</claim>
<claim id="CLM-00008">
<claim-text><highlight><bold>8</bold></highlight>. A method of manufacturing a semiconductor device which is assembled by mounting a chip for a passive element and a chip for an active element onto a wiring substrate, the method comprising the steps of: 
<claim-text>printing solder to a terminal for the chip for a passive element; </claim-text>
<claim-text>thereafter applying solder by potting to a recess formed in the wiring substrate; </claim-text>
<claim-text>disposing the chip for a passive element onto the wiring substrate; </claim-text>
<claim-text>disposing the chip for an active element into the recess of the wiring substrate; and </claim-text>
<claim-text>performing the reflow of solder to mount the chip for a passive element and the chip for an active element on the wiring substrate by solder connection. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00009">
<claim-text><highlight><bold>9</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00008">claim 8</dependent-claim-reference>, wherein when the solder is discharged from a nozzle for potting, the nozzle is moved at a shortest distance within the wiring substrate and also for another adjacent wiring substrate, allowing the solder to be discharged into the recess formed in each of the wiring substrates. </claim-text>
</claim>
<claim id="CLM-00010">
<claim-text><highlight><bold>10</bold></highlight>. A method of manufacturing a semiconductor device which is assembled by mounting a chip for a passive element and a chip for an active element onto a wiring substrate, the method comprising the steps of: 
<claim-text>printing solder to a terminal for a passive element on the wiring substrate; </claim-text>
<claim-text>applying solder by potting to a recess formed in the wiring substrate; </claim-text>
<claim-text>disposing the chip for a passive element onto the wiring substrate; </claim-text>
<claim-text>disposing the chip for an active element into the recess formed in the wiring substrate; and </claim-text>
<claim-text>reflowing solder to mount the chip for a passive element and the chip for an active element on the wiring substrate by solder connection. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00011">
<claim-text><highlight><bold>11</bold></highlight>. A method of manufacturing a semiconductor device which is assembled by mounting a chip for a passive element and a chip for an active element onto a wiring substrate, the method comprising the steps of: 
<claim-text>disposing the chip for a passive element onto the wiring substrate; </claim-text>
<claim-text>thereafter, disposing the chip for an active element into a recess formed in the wiring substrate; and </claim-text>
<claim-text>mounting the chip for a passive element and the chip for an active element onto the wiring substrate by solder connection. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00012">
<claim-text><highlight><bold>12</bold></highlight>. A method of manufacturing a semiconductor device which is assembled by mounting a chip for a passive element and a chip for an active element onto a wiring substrate, the method comprising the steps of: 
<claim-text>supplying and disposing the chip for a passive element stored in each of plural parts supply sections provided in a parts loading apparatus to the wiring substrate parts supply section by parts supply section, the parts loading apparatus being for loading the chip for a passive element onto the wiring substrate; </claim-text>
<claim-text>disposing the chip for an active element into a recess formed in the wiring substrate; and </claim-text>
<claim-text>mounting the chip for a passive element and the chip for an active element onto the wiring substrate by solder connection. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00013">
<claim-text><highlight><bold>13</bold></highlight>. A method of manufacturing a semiconductor device which is assembled by mounting a chip for a passive element and a chip for an active element onto a wiring substrate, the method comprising the steps of: 
<claim-text>recognizing a printed solder pattern formed on a terminal for the chip for a passive element on the wiring substrate and disposing the chip for a passive element onto the printed solder pattern; </claim-text>
<claim-text>disposing the chip for an active element into a recess formed in the wiring substrate; and </claim-text>
<claim-text>mounting the chip for a passive element and the chip for an active element onto the wiring substrate by solder connection. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00014">
<claim-text><highlight><bold>14</bold></highlight>. A method of manufacturing a semiconductor device which is assembled by mounting a chip for a passive element and a chip for an active element onto a wiring substrate, the method comprising the steps of: 
<claim-text>disposing the chip for a passive element onto the wiring substrate; </claim-text>
<claim-text>supplying the chip for an active element stored in each of plural pellet supply sections provided in a pellet loading apparatus to the wiring substrate pellet supply section by pellet supply section, and disposing it into a recess formed in the wiring substrate, the pellet loading apparatus being for loading the chip for an active element onto the wiring substrate; and </claim-text>
<claim-text>mounting the chip for a passive element and the chip for an active element on the wiring substrate by solder connection. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00015">
<claim-text><highlight><bold>15</bold></highlight>. A method of manufacturing a semiconductor device which is assembled by mounting a chip for a passive element and a chip for an active element onto a wiring substrate, the method comprising the steps of: 
<claim-text>disposing the chip for a passive element onto the wiring substrate; </claim-text>
<claim-text>recognizing an edge portion of the recess formed in the wiring substrate and disposing the chip for an active element into the recess; and </claim-text>
<claim-text>mounting the chip for a passive element and the chip for an active element on the wiring substrate by solder connection. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00016">
<claim-text><highlight><bold>16</bold></highlight>. A method of manufacturing a semiconductor device which is assembled by mounting a chip for a passive element and a chip for an active element onto a wiring substrate, the method comprising the steps of: 
<claim-text>disposing the chip for a passive element onto each of plural wiring substrates formed on a matrix substrate, the wiring substrates being partitioned by dividing grooves; </claim-text>
<claim-text>disposing the chip for an active element into a recess formed in each of the wiring substrates; </claim-text>
<claim-text>mounting the chip for a passive element and the chip for an active element on each of the wiring substrates by solder connection; and </claim-text>
<claim-text>applying a sealing resin by potting to the recesses of the plural wiring substrates while avoiding the dividing grooves to seal the chips for an active element on the wiring substrates with the resin. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00017">
<claim-text><highlight><bold>17</bold></highlight>. A method of manufacturing a semiconductor device which is assembled by mounting a chip for a passive element and a chip for an active element onto a wiring substrate, the method comprising the steps of: 
<claim-text>disposing and mounting the chip for a passive element and the chip for an active element onto each of plural wiring substrates formed on a matrix substrate; and </claim-text>
<claim-text>inserting one of opposed hook support portions of each of caps into a corresponding one of hook holes obliquely which hook holes are formed in the matrix substrate, the hook support portions respectively supporting hooks which are engageable with each of the wiring substrates, to mount the caps to the matrix substrate, </claim-text>
<claim-text>thereby allowing the chip for a passive element and the chip for an active element on each of the wiring substrates of the matrix substrate to be covered with each of the caps. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00018">
<claim-text><highlight><bold>18</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00011">claim 17</dependent-claim-reference>, wherein when mounting the plural caps to the matrix substrate, the hook support portion disposed on an adjacent cap-free side, out of the opposed hook support portions of each of the caps, is first inserted into the corresponding hook hole formed in the matrix substrate to mount each of the caps onto the matrix substrate. </claim-text>
</claim>
<claim id="CLM-00019">
<claim-text><highlight><bold>19</bold></highlight>. A method of manufacturing a semiconductor device which is assembled by mounting a chip for a passive element and a chip for an active element onto a wiring substrate, the method comprising the steps of: 
<claim-text>disposing and mounting the chip for a passive element and the chip for an active element onto each of plural wiring substrates formed on a matrix substrate; </claim-text>
<claim-text>inserting one of opposed hook support portions of each of caps into a corresponding one of hook holes obliquely which hook holes are formed in the matrix substrate, the hook support portions respectively supporting hooks which are engageable with each of the wiring substrates; </claim-text>
<claim-text>allowing a load to be applied by the associated wiring substrate to the one hook support portion inserted into the hook hole, thereby causing the one hook support portion to deflect within an elastic range thereof in a direction away from the other hook support portion, and disposing the hook of the other hook support portion at a position above an opposite hook hole formed in the matrix substrate; </claim-text>
<claim-text>inserting the other hook support portion into the opposite hook hole; and </claim-text>
<claim-text>releasing the load applied by the wiring substrate, allowing the hook of the one hook support portion and the hook of the other hook support portion to engage to the wiring substrate, and mounting the caps to the matrix substrate. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00020">
<claim-text><highlight><bold>20</bold></highlight>. A method of manufacturing a semiconductor device which is assembled by mounting a chip for a passive element and a chip for an active element onto a wiring substrate, the method comprising the steps of: 
<claim-text>disposing the chip for a passive element onto a selected wiring substrate as the wiring substrate; </claim-text>
<claim-text>disposing a selected chip for an active element as the chip for an active element into a recess formed in the wiring substrate; and </claim-text>
<claim-text>mounting the chip for a passive element and the chip for an active element onto the wiring substrate by solder connection, </claim-text>
<claim-text>the selected wiring substrate and the selected chip for an active element being mounted in combination with each other so that characteristics of the semiconductor device fall under an allowable range. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00021">
<claim-text><highlight><bold>21</bold></highlight>. A method of manufacturing a semiconductor device which is assembled by dividing a matrix substrate along dividing grooves, the matrix substrate having wiring patterns formed on a second main surface thereof in a manner spanning the dividing grooves, the second main surface being located on the side opposite to a first main surface of the matrix substrate on which the dividing grooves to partition plural wiring substrates of the matrix substrate are formed, the method comprising the steps of: 
<claim-text>(a) causing a dividing portion contiguous to a remaining portion of the matrix substrate to project and supporting the remaining portion by the second main surface thereof, with plural caps being attached to the first main surface of the matrix substrate correspondingly to the wiring substrates; and </claim-text>
<claim-text>(b) causing the dividing portion of the matrix substrate to pivot to the second main surface side to divide the remaining portion and the dividing portion from each other and tearing off the wiring pattern concerned along the associated dividing groove. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00022">
<claim-text><highlight><bold>22</bold></highlight>. A method of manufacturing a semiconductor device which is assembled by dividing a matrix substrate along dividing grooves, the matrix substrate having wiring patterns formed on a second main surface thereof in a manner spanning the dividing grooves, the second main surface being located on the side opposite to a first main surface of the matrix substrate on which the dividing grooves to partition plural wiring substrates of the matrix substrate are formed, the method comprising the steps of: 
<claim-text>(a) causing a dividing portion contiguous to a remaining portion of the matrix substrate to project and supporting the remaining portion by the second main surface thereof; and </claim-text>
<claim-text>(b) displacing a pivot center in both a direction perpendicular to the second main surface from a dividing position where any of the dividing grooves is formed and a direction of the dividing portion from the dividing position, the pivot center being a center of pivoting the dividing portion of the matrix substrate to the second main surface side, allowing the dividing portion to pivot in this state to divide the remaining portion and the dividing portion from each other, and tearing off the wiring pattern concerned along the associated dividing groove. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00023">
<claim-text><highlight><bold>23</bold></highlight>. A method of manufacturing a semiconductor device which is assembled by dividing a matrix substrate along dividing grooves, the matrix substrate having wiring patterns formed on a second main surface thereof in a manner spanning the dividing grooves, the second main surface being located on the side opposite to a first main surface of the matrix substrate on which the dividing grooves to partition plural wiring substrates of the matrix substrate are formed, the method comprising the steps of: 
<claim-text>(a) causing a dividing portion contiguous to a remaining portion of the matrix substrate to project and supporting the remaining portion by the second main surface thereof; and </claim-text>
<claim-text>(b) dividing the matrix substrate into the remaining portion and the dividing portion and thereafter tearing off the wiring pattern concerned along the associated dividing groove. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00024">
<claim-text><highlight><bold>24</bold></highlight>. A method of manufacturing a semiconductor device which is assembled by dividing a matrix substrate along dividing grooves, the matrix substrate having wiring patterns formed on a second main surface thereof in a manner spanning the dividing grooves, the second main surface being located on the side opposite to a first main surface of the matrix substrate on which the dividing grooves to partition plural wiring substrates of the matrix substrate are formed, the method comprising the steps of: 
<claim-text>(a) causing a dividing portion contiguous to a remaining portion of the matrix substrate to project and supporting the remaining portion by the second main surface thereof; and </claim-text>
<claim-text>(b) when dividing the matrix substrate into the remaining portion and the dividing portion along any of the dividing groove, beginning the dividing work with one end of the dividing groove. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00025">
<claim-text><highlight><bold>25</bold></highlight>. A method of manufacturing a semiconductor device which is assembled by dividing a matrix substrate along dividing grooves, the matrix substrate having wiring patterns formed on a second main surface thereof in a manner spanning the dividing grooves, the second main surface being located on the side opposite to a first main surface of the matrix substrate on which the dividing grooves to partition plural wiring substrates of the matrix substrate are formed, the method comprising the steps of: 
<claim-text>(a) causing a dividing portion contiguous to the remaining portion of the matrix substrate to project and supporting the remaining portion by the second main surface thereof, with plural caps being attached to the first main surface of the matrix substrate correspondingly to the wiring substrates; and </claim-text>
<claim-text>(b) displacing a pivot center in both a direction perpendicular to the second main surface from a dividing position where any of the dividing grooves is formed and a direction of the dividing portion from the dividing position, the pivot center being a center of pivoting the dividing portion of the matrix substrate to the second main surface side, allowing the dividing portion to pivot in this state to divide the remaining portion and the dividing portion from each other, and tearing off the wiring pattern concerned along the associated dividing groove. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00026">
<claim-text><highlight><bold>26</bold></highlight>. A method of manufacturing a semiconductor device which is assembled by dividing a matrix substrate along dividing grooves, the matrix substrate having wiring patterns formed on a second main surface thereof in a manner spanning the dividing grooves, the second main surface being located on the side opposite to a first main surface of the matrix substrate on which the dividing grooves to partition plural wiring substrates of the matrix substrate are formed, the method comprising the steps of: 
<claim-text>(a) causing a dividing portion contiguous to a remaining portion of the matrix substrate to project and supporting the remaining portion by the second main surface thereof, with plural caps being attached to the first main surface of the matrix substrate correspondingly to the wiring substrates; and </claim-text>
<claim-text>(b) pivoting the dividing portion of the matrix substrate to the second main surface side to divide the remaining portion and the dividing portion from each other and thereafter tearing off the wiring pattern concerned along the associated dividing groove. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00027">
<claim-text><highlight><bold>27</bold></highlight>. A method of manufacturing a semiconductor device which is assembled by dividing a matrix substrate along dividing grooves, the matrix substrate having wiring patterns formed on a second main surface thereof in a manner spanning the dividing grooves, the second main surface being located on the side opposite to a first main surface of the matrix substrate on which the dividing grooves to partition plural wiring substrates of the matrix substrate are formed, the method comprising the steps of: 
<claim-text>(a) causing a dividing portion contiguous to a remaining portion of the matrix substrate to project and supporting the remaining portion by the second main surface thereof, with plural caps being attached to the first main surface of the matrix substrate correspondingly to the wiring substrates; and </claim-text>
<claim-text>(b) when pivoting the dividing portion of the matrix substrate to the second main surface side to divide the remaining portion and the dividing portion from each other along any of the dividing grooves, beginning the dividing work with one end of the dividing groove and tearing off the wiring pattern concerned along the associated dividing groove. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00028">
<claim-text><highlight><bold>28</bold></highlight>. A method of manufacturing a semiconductor device which is assembled by dividing a matrix substrate along dividing grooves, the matrix substrate having wiring patterns formed on a second main surface thereof in a manner spanning the dividing grooves, the second main surface being located on the side opposite to a first main surface of the matrix substrate on which the dividing grooves to partition plural wiring substrates of the matrix substrate are formed, the method comprising the steps of: 
<claim-text>(a) causing a dividing portion contiguous to a remaining portion of the matrix substrate to project and supporting the remaining portion by the second main surface thereof, with plural caps being attached to the first main surface of the matrix substrate correspondingly to the wiring substrates; and </claim-text>
<claim-text>(b) displacing a pivot center in both a direction perpendicular to the second main surface from a dividing position where any of the dividing grooves is formed and a direction of the dividing portion from the dividing position, the pivot center being a center of pivoting the dividing portion of the matrix substrate to the second main surface side, allowing the dividing portion to pivot in this state to divide the remaining portion and the dividing portion from each other, beginning with one end of the dividing groove, and tearing off the wiring pattern concerned along the dividing groove. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00029">
<claim-text><highlight><bold>29</bold></highlight>. A method of manufacturing a semiconductor device which is assembled by dividing a matrix substrate along dividing grooves, the matrix substrate having wiring patterns formed on a second main surface thereof in a manner spanning the dividing grooves, the second main surface being located on the side opposite to a first main surface of the matrix substrate on which the dividing grooves to partition the plural wiring substrates of the matrix substrate are formed, the method comprising the steps of: 
<claim-text>(a) disposing the matrix substrate onto a dividing support base in a substrate dividing apparatus; </claim-text>
<claim-text>(b) causing a dividing portion contiguous to a remaining portion of the matrix substrate to project and supporting the second main surface of the remaining portion by the dividing support base, with plural caps being attached to the first main surface correspondingly to the wiring substrates; and </claim-text>
<claim-text>(c) pivoting the dividing portion of the matrix substrate to the second main surface side, applying a load to the first main surface of the dividing portion by a loading portion which is provided interlockably with a movable portion of the dividing support base correspondingly to the first main surface of the dividing portion to divide the matrix substrate into the remaining portion and the dividing portion, and tearing off the wiring pattern concerned along the associated dividing groove. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00030">
<claim-text><highlight><bold>30</bold></highlight>. A method of manufacturing a semiconductor device which is assembled by dividing a matrix substrate along dividing grooves, the matrix substrate having wiring patterns formed on a second main surface thereof in a manner spanning the dividing grooves, the second main surface being located on the side opposite to a first main surface of the matrix substrate on which the dividing grooves to partition plural wiring substrates of the matrix substrate are formed, the method comprising the steps of: 
<claim-text>(a) disposing the matrix substrate onto a dividing support base in a substrate dividing apparatus; </claim-text>
<claim-text>(b) causing a dividing portion contiguous to a remaining portion of the matrix substrate to project and supporting the second main surface of the remaining portion by the dividing support base; and </claim-text>
<claim-text>(c) pivoting the dividing portion of the matrix substrate to the second main surface side, applying a load to one end of the first main surface of the dividing portion by a loading portion which is provided interlockably with a movable portion of the dividing support base correspondingly to the first main surface of the dividing portion to divide the matrix substrate into the remaining portion and the dividing portion, beginning with one end of the associated dividing groove, and tearing off the wiring pattern concerned along the dividing groove. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00031">
<claim-text><highlight><bold>31</bold></highlight>. A method of manufacturing a semiconductor device which is assembled by dividing a matrix substrate along dividing grooves, the matrix substrate having wiring patterns formed on a second main surface thereof in a manner spanning the dividing grooves, the second main surface being located on the side opposite to a first main surface of the matrix substrate on which the dividing grooves to partition plural wiring substrates of the matrix substrate are formed, the method comprising the steps of: 
<claim-text>(a) mounting a surface-mounted type electronic part and a bare chip-mountable semiconductor pellet onto each of the wiring substrates; </claim-text>
<claim-text>(b) attaching a plurality of caps to the first main surface of the matrix substrate correspondingly to the wiring substrates; </claim-text>
<claim-text>(c) causing a dividing portion contiguous to a remaining portion of the matrix substrate with the plural caps attached to the first main surface to project and supporting the remaining portion by the second main surface thereof; and </claim-text>
<claim-text>(d) pivoting the dividing portion of the matrix substrate to the second main surface side to divide the matrix substrate into the remaining portion and the dividing portion and tearing off the wiring pattern concerned along the associated dividing groove. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00032">
<claim-text><highlight><bold>32</bold></highlight>. A method of manufacturing a semiconductor device which is assembled by dividing a matrix substrate along dividing grooves, the matrix substrate having wiring patterns formed on a second main surface thereof in a manner spanning the dividing grooves, the second main surface being located on the side opposite to a first main surface of the matrix substrate on which the dividing grooves to partition plural wiring substrates of the matrix substrate are formed, the method comprising the steps of: 
<claim-text>(a) causing a dividing portion contiguous to a remaining portion of the matrix substrate to project and supporting the remaining portion by the second main surface thereof; and </claim-text>
<claim-text>(b) displacing a pivot center in both a direction perpendicular to the second main surface from a dividing position where any of the dividing grooves is formed and a direction of the dividing portion from the dividing position, the pivot center being a center of pivoting the dividing portion of the matrix substrate to the second main surface side, allowing the dividing portion to pivot in this state to divide the remaining portion and the dividing portion from each other, and thereafter tearing off the wiring pattern concerned along the associated dividing groove. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00033">
<claim-text><highlight><bold>33</bold></highlight>. A method of manufacturing a semiconductor device which is assembled by dividing a matrix substrate along dividing grooves, the matrix substrate having wiring patterns formed on a second main surface thereof in a manner spanning the dividing grooves, the second main surface being located on the side opposite to a first main surface of the matrix substrate on which the dividing grooves to partition plural wiring substrates of the matrix substrate are formed, the method comprising the steps of: 
<claim-text>(a) causing a dividing portion contiguous to a remaining portion of the matrix substrate to project and supporting the remaining portion by the second main surface thereof; and </claim-text>
<claim-text>(b) displacing a pivot center in both a direction perpendicular to the second main surface from a dividing position where any of the dividing grooves is formed and a direction of the dividing portion from the dividing position, the pivot center being a center of pivoting the dividing portion of the matrix substrate to the second main surface side, allowing the dividing portion to pivot in this state to divide the remaining portion and the dividing portion from each other, beginning with one end of the associated dividing groove, and tearing off the wiring pattern concerned along the dividing groove. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00034">
<claim-text><highlight><bold>34</bold></highlight>. A method of manufacturing a semiconductor device, comprising the steps of: 
<claim-text>(a) supporting a matrix substrate with plural caps mounted on a first main surface thereof correspondingly to wiring substrates, the wiring substrates being formed on the matrix substrate and each having a semiconductor pellet mounted thereon; and </claim-text>
<claim-text>(b) bending the matrix substrate automatically to the side opposite to the first main surface and tearing off a wiring pattern concerned out of wiring patterns formed on a second main surface of the matrix substrate located on the side opposite to the first main surface. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00035">
<claim-text><highlight><bold>35</bold></highlight>. A method of manufacturing a semiconductor device, comprising the steps of: 
<claim-text>(a) supporting a matrix substrate with plural caps mounted on a first main surface thereof correspondingly to wiring substrates, the wiring substrates being formed on the matrix substrate and each having an integrated circuit pellet mounted thereon; </claim-text>
<claim-text>(b) bending and dividing the matrix substrate automatically while displacing a center of the division from a dividing point, the matrix substrate having wiring patterns formed on a surface thereof located on the side smaller than 180 degrees in terms of a surface-to-surface angle, the wiring patterns spanning dividing grooves, and tearing off the wiring pattern concerned. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00036">
<claim-text><highlight><bold>36</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00033">claim 35</dependent-claim-reference>, wherein the matrix substrate is divided along the dividing grooves while displacing the center of the division in both a direction perpendicular to the second main surface opposite to the first main surface from the dividing point and an outward direction from the dividing point. </claim-text>
</claim>
<claim id="CLM-00037">
<claim-text><highlight><bold>37</bold></highlight>. A method of manufacturing a semiconductor device, comprising the steps of: 
<claim-text>(a) supporting a matrix substrate with plural caps mounted on a first main surface thereof correspondingly to wiring substrates, the wiring substrates each having an integrated circuit pellet mounted thereon; and </claim-text>
<claim-text>(b) bending and dividing the matrix substrate automatically in accordance with a process comprising the following steps, the matrix substrate having wiring patterns formed on its bent side so as to span dividing grooves: 
<claim-text>(i) dividing the matrix substrate; and </claim-text>
<claim-text>(ii) tearing off the wiring patterns. </claim-text>
</claim-text>
</claim-text>
</claim>
<claim id="CLM-00038">
<claim-text><highlight><bold>38</bold></highlight>. A method of manufacturing a semiconductor device, comprising the steps of: 
<claim-text>(a) supporting a matrix substrate with plural caps mounted on a first main surface thereof correspondingly to wiring substrates, the wiring substrates each having an integrated circuit pellet mounted thereon; and </claim-text>
<claim-text>(b) bending and dividing the matrix substrate automatically with use of a dividing tool and in accordance with a process comprising the following steps, the matrix substrate having wiring patterns formed on its bent side so as to span dividing grooves: 
<claim-text>(i) forming a crack in one end of each of the dividing grooves of the matrix substrate; and </claim-text>
<claim-text>(ii) allowing the crack to be propagated to an opposite end of the dividing groove. </claim-text>
</claim-text>
</claim-text>
</claim>
<claim id="CLM-00039">
<claim-text><highlight><bold>39</bold></highlight>. A fabrication apparatus for a semiconductor device wherein a substrate having a first main surface with a dividing groove formed thereon and a second main surface is divided along the dividing groove, the apparatus comprising: 
<claim-text>a dividing section for dividing the substrate; </claim-text>
<claim-text>a supply section for supplying the substrate to the dividing section; and </claim-text>
<claim-text>a storage section for the storage of divided substrates, </claim-text>
<claim-text>wherein, in the substrate dividing section there are provided: 
<claim-text>a dividing support base for causing a dividing portion contiguous to a remaining portion of the substrate to project and supporting the remaining portion on the second main surface; and </claim-text>
<claim-text>a movable portion disposed pivotably so as to displace a pivot center in both a direction perpendicular to the second main surface from a dividing position where the dividing groove is formed and a direction of the dividing portion from the dividing position, the pivot center being a center of pivoting the dividing portion of the substrate supported by the dividing support base to the second main surface side, </claim-text>
<claim-text>the dividing portion of the substrate being pivoted to the second main surface side to divide the dividing portion from the dividing groove. </claim-text>
</claim-text>
</claim-text>
</claim>
<claim id="CLM-00040">
<claim-text><highlight><bold>40</bold></highlight>. A fabrication apparatus for a semiconductor device wherein a matrix substrate having wiring patterns formed on a second main surface thereof in a manner spanning dividing grooves is divided along the dividing grooves, the second main surface being located on the side opposite to a first main surface of the matrix substrate on which the dividing grooves to partition plural wiring substrates of the matrix substrate are formed, the apparatus comprising: 
<claim-text>a dividing section wherein the division of the matrix substrate is performed; </claim-text>
<claim-text>a supply section for supplying the matrix substrate to the dividing section; and </claim-text>
<claim-text>a storage section for the storage of divided substrates, </claim-text>
<claim-text>wherein, in the dividing section there are provided: 
<claim-text>a dividing support base for causing a dividing portion contiguous to a remaining portion of the matrix substrate to project and supporting the remaining portion by the second main surface; and </claim-text>
<claim-text>a movable portion disposed pivotably so as to displace a pivot center in both a direction perpendicular to the second main surface from a dividing position where any of the dividing grooves is formed and a direction of the dividing portion from the dividing position, the pivot center being a center of pivoting the dividing portion of the matrix substrate supported by the dividing support base to the second main surface side, </claim-text>
<claim-text>the dividing portion of the matrix substrate being pivoted to the second main surface side to divide the dividing portion from the remaining portion and tearing off the wiring pattern concerned along the associated dividing groove. </claim-text>
</claim-text>
</claim-text>
</claim>
<claim id="CLM-00041">
<claim-text><highlight><bold>41</bold></highlight>. The apparatus of <dependent-claim-reference depends_on="CLM-00033">claim 39</dependent-claim-reference> or claim <highlight><bold>40</bold></highlight>, further comprising a loading portion, the loading portion being able to interlock with the movable portion of the dividing support base correspondingly to the first main surface of the dividing portion of the substrate or the matrix substrate to be divided, a load being applied to the first main surface of the dividing portion by the loading portion, thereby causing the dividing portion to pivot to the second main surface side to divide the matrix substrate into the remaining portion and the dividing portion. </claim-text>
</claim>
<claim id="CLM-00042">
<claim-text><highlight><bold>42</bold></highlight>. The apparatus of <dependent-claim-reference depends_on="CLM-00033">claim 39</dependent-claim-reference>, <highlight><bold>40</bold></highlight>, or <highlight><bold>41</bold></highlight>, wherein a ceramic substrate is used as the substrate or the matrix substrate.</claim-text>
</claim>
</subdoc-claims>
<subdoc-drawings id="DRAWINGS">
<heading lvl="0" align="CENTER">Drawings</heading>
<representative-figure>33</representative-figure>
<figure id="figure-D00000">
<image id="EMI-D00000" file="US20030003622A1-20030102-D00000.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00001">
<image id="EMI-D00001" file="US20030003622A1-20030102-D00001.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00002">
<image id="EMI-D00002" file="US20030003622A1-20030102-D00002.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00003">
<image id="EMI-D00003" file="US20030003622A1-20030102-D00003.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00004">
<image id="EMI-D00004" file="US20030003622A1-20030102-D00004.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00005">
<image id="EMI-D00005" file="US20030003622A1-20030102-D00005.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00006">
<image id="EMI-D00006" file="US20030003622A1-20030102-D00006.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00007">
<image id="EMI-D00007" file="US20030003622A1-20030102-D00007.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00008">
<image id="EMI-D00008" file="US20030003622A1-20030102-D00008.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00009">
<image id="EMI-D00009" file="US20030003622A1-20030102-D00009.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00010">
<image id="EMI-D00010" file="US20030003622A1-20030102-D00010.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00011">
<image id="EMI-D00011" file="US20030003622A1-20030102-D00011.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00012">
<image id="EMI-D00012" file="US20030003622A1-20030102-D00012.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00013">
<image id="EMI-D00013" file="US20030003622A1-20030102-D00013.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00014">
<image id="EMI-D00014" file="US20030003622A1-20030102-D00014.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00015">
<image id="EMI-D00015" file="US20030003622A1-20030102-D00015.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00016">
<image id="EMI-D00016" file="US20030003622A1-20030102-D00016.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00017">
<image id="EMI-D00017" file="US20030003622A1-20030102-D00017.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00018">
<image id="EMI-D00018" file="US20030003622A1-20030102-D00018.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00019">
<image id="EMI-D00019" file="US20030003622A1-20030102-D00019.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00020">
<image id="EMI-D00020" file="US20030003622A1-20030102-D00020.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00021">
<image id="EMI-D00021" file="US20030003622A1-20030102-D00021.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00022">
<image id="EMI-D00022" file="US20030003622A1-20030102-D00022.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00023">
<image id="EMI-D00023" file="US20030003622A1-20030102-D00023.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00024">
<image id="EMI-D00024" file="US20030003622A1-20030102-D00024.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00025">
<image id="EMI-D00025" file="US20030003622A1-20030102-D00025.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00026">
<image id="EMI-D00026" file="US20030003622A1-20030102-D00026.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00027">
<image id="EMI-D00027" file="US20030003622A1-20030102-D00027.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00028">
<image id="EMI-D00028" file="US20030003622A1-20030102-D00028.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00029">
<image id="EMI-D00029" file="US20030003622A1-20030102-D00029.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00030">
<image id="EMI-D00030" file="US20030003622A1-20030102-D00030.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00031">
<image id="EMI-D00031" file="US20030003622A1-20030102-D00031.TIF" imf="TIFF" ti="DR"/>
</figure>
</subdoc-drawings>
</patent-application-publication>
