Classic Timing Analyzer report for test
Fri Sep 23 09:34:12 2022
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                   ;
+------------------------------+-------+---------------+-------------+-----------------------------------------------+-----------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From                                          ; To                                            ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+-----------------------------------------------+-----------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.535 ns    ; data[2]                                       ; lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2] ; --         ; EN       ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.234 ns    ; lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1] ; q[1]                                          ; EN         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.279 ns    ; data[7]                                       ; lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[7] ; --         ; EN       ; 0            ;
; Total number of failed paths ;       ;               ;             ;                                               ;                                               ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+-----------------------------------------------+-----------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; EN              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------+
; tsu                                                                                                    ;
+-------+--------------+------------+---------+-----------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From    ; To                                            ; To Clock ;
+-------+--------------+------------+---------+-----------------------------------------------+----------+
; N/A   ; None         ; 4.535 ns   ; data[2] ; lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2] ; EN       ;
; N/A   ; None         ; 3.980 ns   ; data[1] ; lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1] ; EN       ;
; N/A   ; None         ; 3.387 ns   ; data[5] ; lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[5] ; EN       ;
; N/A   ; None         ; 3.317 ns   ; data[0] ; lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0] ; EN       ;
; N/A   ; None         ; 3.301 ns   ; data[3] ; lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3] ; EN       ;
; N/A   ; None         ; 3.160 ns   ; data[4] ; lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4] ; EN       ;
; N/A   ; None         ; 0.328 ns   ; data[6] ; lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[6] ; EN       ;
; N/A   ; None         ; -0.049 ns  ; data[7] ; lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[7] ; EN       ;
+-------+--------------+------------+---------+-----------------------------------------------+----------+


+-------------------------------------------------------------------------------------------------------+
; tco                                                                                                   ;
+-------+--------------+------------+-----------------------------------------------+------+------------+
; Slack ; Required tco ; Actual tco ; From                                          ; To   ; From Clock ;
+-------+--------------+------------+-----------------------------------------------+------+------------+
; N/A   ; None         ; 7.234 ns   ; lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1] ; q[1] ; EN         ;
; N/A   ; None         ; 7.157 ns   ; lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[7] ; q[7] ; EN         ;
; N/A   ; None         ; 7.001 ns   ; lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2] ; q[2] ; EN         ;
; N/A   ; None         ; 6.975 ns   ; lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[6] ; q[6] ; EN         ;
; N/A   ; None         ; 6.747 ns   ; lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3] ; q[3] ; EN         ;
; N/A   ; None         ; 6.402 ns   ; lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4] ; q[4] ; EN         ;
; N/A   ; None         ; 6.357 ns   ; lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0] ; q[0] ; EN         ;
; N/A   ; None         ; 6.264 ns   ; lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[5] ; q[5] ; EN         ;
+-------+--------------+------------+-----------------------------------------------+------+------------+


+--------------------------------------------------------------------------------------------------------------+
; th                                                                                                           ;
+---------------+-------------+-----------+---------+-----------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From    ; To                                            ; To Clock ;
+---------------+-------------+-----------+---------+-----------------------------------------------+----------+
; N/A           ; None        ; 0.279 ns  ; data[7] ; lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[7] ; EN       ;
; N/A           ; None        ; -0.098 ns ; data[6] ; lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[6] ; EN       ;
; N/A           ; None        ; -2.930 ns ; data[4] ; lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4] ; EN       ;
; N/A           ; None        ; -3.071 ns ; data[3] ; lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3] ; EN       ;
; N/A           ; None        ; -3.087 ns ; data[0] ; lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0] ; EN       ;
; N/A           ; None        ; -3.157 ns ; data[5] ; lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[5] ; EN       ;
; N/A           ; None        ; -3.750 ns ; data[1] ; lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1] ; EN       ;
; N/A           ; None        ; -4.305 ns ; data[2] ; lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2] ; EN       ;
+---------------+-------------+-----------+---------+-----------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Fri Sep 23 09:34:11 2022
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off test -c test --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "EN" is an undefined clock
Info: No valid register-to-register data paths exist for clock "EN"
Info: tsu for register "lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]" (data pin = "data[2]", clock pin = "EN") is 4.535 ns
    Info: + Longest pin to register delay is 7.230 ns
        Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_B14; Fanout = 1; PIN Node = 'data[2]'
        Info: 2: + IC(6.147 ns) + CELL(0.149 ns) = 7.146 ns; Loc. = LCCOMB_X17_Y12_N24; Fanout = 1; COMB Node = 'lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 7.230 ns; Loc. = LCFF_X17_Y12_N25; Fanout = 1; REG Node = 'lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]'
        Info: Total cell delay = 1.083 ns ( 14.98 % )
        Info: Total interconnect delay = 6.147 ns ( 85.02 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "EN" to destination register is 2.659 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'EN'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'EN~clkctrl'
        Info: 3: + IC(1.005 ns) + CELL(0.537 ns) = 2.659 ns; Loc. = LCFF_X17_Y12_N25; Fanout = 1; REG Node = 'lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]'
        Info: Total cell delay = 1.536 ns ( 57.77 % )
        Info: Total interconnect delay = 1.123 ns ( 42.23 % )
Info: tco from clock "EN" to destination pin "q[1]" through register "lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]" is 7.234 ns
    Info: + Longest clock path from clock "EN" to source register is 2.670 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'EN'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'EN~clkctrl'
        Info: 3: + IC(1.016 ns) + CELL(0.537 ns) = 2.670 ns; Loc. = LCFF_X41_Y23_N9; Fanout = 1; REG Node = 'lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]'
        Info: Total cell delay = 1.536 ns ( 57.53 % )
        Info: Total interconnect delay = 1.134 ns ( 42.47 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 4.314 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X41_Y23_N9; Fanout = 1; REG Node = 'lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]'
        Info: 2: + IC(1.536 ns) + CELL(2.778 ns) = 4.314 ns; Loc. = PIN_E15; Fanout = 0; PIN Node = 'q[1]'
        Info: Total cell delay = 2.778 ns ( 64.39 % )
        Info: Total interconnect delay = 1.536 ns ( 35.61 % )
Info: th for register "lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[7]" (data pin = "data[7]", clock pin = "EN") is 0.279 ns
    Info: + Longest clock path from clock "EN" to destination register is 2.690 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'EN'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'EN~clkctrl'
        Info: 3: + IC(1.036 ns) + CELL(0.537 ns) = 2.690 ns; Loc. = LCFF_X8_Y35_N17; Fanout = 1; REG Node = 'lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[7]'
        Info: Total cell delay = 1.536 ns ( 57.10 % )
        Info: Total interconnect delay = 1.154 ns ( 42.90 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.677 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 1; PIN Node = 'data[7]'
        Info: 2: + IC(1.465 ns) + CELL(0.149 ns) = 2.593 ns; Loc. = LCCOMB_X8_Y35_N16; Fanout = 1; COMB Node = 'lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[7]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.677 ns; Loc. = LCFF_X8_Y35_N17; Fanout = 1; REG Node = 'lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[7]'
        Info: Total cell delay = 1.212 ns ( 45.27 % )
        Info: Total interconnect delay = 1.465 ns ( 54.73 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 188 megabytes
    Info: Processing ended: Fri Sep 23 09:34:12 2022
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


