
---------- Begin Simulation Statistics ----------
final_tick                               371548884000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  62918                       # Simulator instruction rate (inst/s)
host_mem_usage                                 719956                       # Number of bytes of host memory used
host_op_rate                                   115880                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1589.38                       # Real time elapsed on the host
host_tick_rate                              233770263                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     184176409                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.371549                       # Number of seconds simulated
sim_ticks                                371548884000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.955641                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                10561272                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             10565959                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1454                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          10562282                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 29                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             199                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              170                       # Number of indirect misses.
system.cpu.branchPred.lookups                10570572                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2711                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          101                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     184176409                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.715489                       # CPI: cycles per instruction
system.cpu.discardedOps                          4274                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           44894222                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           2086338                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           169192                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       154294496                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.269144                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        371548884                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                97640473     53.01%     53.01% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114699      0.06%     53.08% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      8      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      8      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      6      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     1      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                6      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::MemRead                2082588      1.13%     54.21% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84338620     45.79%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184176409                       # Class of committed instruction
system.cpu.tickCycles                       217254388                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1307975                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2624257                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           57                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1316046                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          204                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2632473                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            204                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 371548884000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                407                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1307714                       # Transaction distribution
system.membus.trans_dist::CleanEvict              251                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1315885                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1315885                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           407                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      3940549                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3940549                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    671745536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               671745536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1316292                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1316292    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1316292                       # Request fanout histogram
system.membus.respLayer1.occupancy        22796858000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         23547681000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               6.3                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 371548884000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               531                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2623389                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          215                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             611                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1315896                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1315896                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           340                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          191                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          895                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3948005                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3948900                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       142080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    673731072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              673873152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1308169                       # Total snoops (count)
system.tol2bus.snoopTraffic                 334774784                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2624596                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000099                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.009972                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2624335     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    261      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2624596                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        13159593000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       11844789993                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3060000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 371548884000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   72                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   56                       # number of demand (read+write) hits
system.l2.demand_hits::total                      128                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  72                       # number of overall hits
system.l2.overall_hits::.cpu.data                  56                       # number of overall hits
system.l2.overall_hits::total                     128                       # number of overall hits
system.l2.demand_misses::.cpu.inst                268                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            1316031                       # number of demand (read+write) misses
system.l2.demand_misses::total                1316299                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               268                       # number of overall misses
system.l2.overall_misses::.cpu.data           1316031                       # number of overall misses
system.l2.overall_misses::total               1316299                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     32924000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 164532810000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     164565734000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     32924000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 164532810000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    164565734000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              340                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1316087                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1316427                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             340                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1316087                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1316427                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.788235                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999957                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999903                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.788235                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999957                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999903                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 122850.746269                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 125021.986564                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 125021.544497                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 122850.746269                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 125021.986564                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 125021.544497                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1307714                       # number of writebacks
system.l2.writebacks::total                   1307714                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   7                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  7                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           268                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       1316024                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1316292                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          268                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      1316024                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1316292                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     27564000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 138211614000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 138239178000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     27564000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 138211614000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 138239178000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.788235                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999952                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999897                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.788235                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999952                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999897                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 102850.746269                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 105022.107500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 105021.665406                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 102850.746269                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 105022.107500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 105021.665406                       # average overall mshr miss latency
system.l2.replacements                        1308169                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1315675                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1315675                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1315675                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1315675                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          202                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              202                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          202                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          202                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                11                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    11                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         1315885                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1315885                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 164514219000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  164514219000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       1315896                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1315896                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999992                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999992                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 125021.729862                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 125021.729862                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      1315885                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1315885                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 138196519000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 138196519000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999992                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999992                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 105021.729862                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 105021.729862                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             72                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 72                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          268                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              268                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     32924000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     32924000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          340                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            340                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.788235                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.788235                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 122850.746269                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 122850.746269                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          268                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          268                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     27564000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     27564000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.788235                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.788235                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 102850.746269                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 102850.746269                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            45                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                45                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          146                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             146                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     18591000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     18591000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          191                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           191                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.764398                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.764398                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 127335.616438                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 127335.616438                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          139                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          139                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     15095000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     15095000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.727749                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.727749                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 108597.122302                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 108597.122302                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 371548884000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8055.261156                       # Cycle average of tags in use
system.l2.tags.total_refs                     2632409                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1316361                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.999762                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    102000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.379531                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         4.023651                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8050.857974                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000046                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000491                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.982771                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.983308                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          323                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3238                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4595                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  22375689                       # Number of tag accesses
system.l2.tags.data_accesses                 22375689                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 371548884000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          68608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      336902144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          336970752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        68608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         68608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    334774784                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       334774784                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             268                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         1316024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1316292                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1307714                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1307714                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            184654                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         906750521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             906935175                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       184654                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           184654                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      901024868                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            901024868                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      901024868                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           184654                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        906750521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1807960042                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5230856.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   5264096.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000537882750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       262719                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       262719                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7964820                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4986952                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1316292                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1307714                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5265168                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5230856                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            329320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            329184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            329152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            329112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            329180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            329016                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            328944                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            328904                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            328856                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            329152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           329120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           329000                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           328964                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           328924                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           329088                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           329252                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            327113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            327032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            326988                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            327000                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            327012                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            326896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            326784                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            326784                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            326720                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            326952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           326960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           326936                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           326892                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           326828                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           326884                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           327052                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.84                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 144540495500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                26325840000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            243262395500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     27452.21                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                46202.21                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4739081                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4698925                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.01                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.83                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5265168                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5230856                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1316086                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1316087                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1316181                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1316186                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     204                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     203                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     110                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     105                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                 256808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 256813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 261630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 261642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 262714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 262719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 262710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 262717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 262730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 262730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 262734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 262728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 262726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 262726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 262722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 262723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 262722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 262722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                 257914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                 257900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1057993                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    634.922189                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   504.558081                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   371.937994                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        24591      2.32%      2.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        20234      1.91%      4.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       424519     40.12%     44.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         8019      0.76%     45.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        55442      5.24%     50.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         8028      0.76%     51.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        40236      3.80%     54.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        11338      1.07%     55.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       465586     44.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1057993                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       262719                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.041032                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.905520                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     56.752585                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       262717    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-29695            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        262719                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       262719                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      19.910372                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     19.904730                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.453741                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1083      0.41%      0.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               14      0.01%      0.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             9615      3.66%      4.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               17      0.01%      4.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20           251965     95.91%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                8      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               16      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        262719                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              336970752                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               334773312                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               336970752                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            334774784                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       906.94                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       901.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    906.94                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    901.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.12                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.09                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  371548831000                       # Total gap between requests
system.mem_ctrls.avgGap                     141596.03                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        68608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    336902144                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    334773312                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 184654.033303461620                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 906750520.612517833710                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 901020905.771311640739                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1072                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      5264096                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5230856                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     46976000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data 243215419500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 8789584151500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     43820.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     46202.69                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1680333.80                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    89.92                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3776838660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2007433560                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         18795021840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13651469280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     29329391520.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      84073822950                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      71875763040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       223509740850                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        601.562138                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 182925417250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  12406680000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 176216786750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3777245640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2007649875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         18798277680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        13653478980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     29329391520.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      84052079160                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      71894073600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       223512196455                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        601.568747                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 182971581500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  12406680000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 176170622500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    371548884000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 371548884000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     31735170                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         31735170                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     31735170                       # number of overall hits
system.cpu.icache.overall_hits::total        31735170                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          340                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            340                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          340                       # number of overall misses
system.cpu.icache.overall_misses::total           340                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     36685000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     36685000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     36685000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     36685000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     31735510                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     31735510                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     31735510                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     31735510                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000011                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000011                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 107897.058824                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 107897.058824                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 107897.058824                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 107897.058824                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          215                       # number of writebacks
system.cpu.icache.writebacks::total               215                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          340                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          340                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          340                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          340                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     36005000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     36005000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     36005000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     36005000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000011                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000011                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000011                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000011                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 105897.058824                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 105897.058824                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 105897.058824                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 105897.058824                       # average overall mshr miss latency
system.cpu.icache.replacements                    215                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     31735170                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        31735170                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          340                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           340                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     36685000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     36685000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     31735510                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     31735510                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 107897.058824                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 107897.058824                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          340                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          340                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     36005000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     36005000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 105897.058824                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 105897.058824                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 371548884000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           122.161356                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            31735510                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               340                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          93339.735294                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            123000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   122.161356                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.954386                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.954386                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          125                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          125                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.976562                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          63471360                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         63471360                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 371548884000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 371548884000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 371548884000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     83750827                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         83750827                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     83750875                       # number of overall hits
system.cpu.dcache.overall_hits::total        83750875                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      2631242                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2631242                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      2631265                       # number of overall misses
system.cpu.dcache.overall_misses::total       2631265                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 351316587000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 351316587000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 351316587000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 351316587000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86382069                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86382069                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86382140                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86382140                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.030461                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.030461                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.030461                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.030461                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 133517.398628                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 133517.398628                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 133516.231546                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 133516.231546                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1315675                       # number of writebacks
system.cpu.dcache.writebacks::total           1315675                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1315167                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1315167                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1315167                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1315167                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1316075                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1316075                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1316087                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1316087                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 168481075000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 168481075000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 168482561000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 168482561000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015236                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015236                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015236                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015236                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 128017.837129                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 128017.837129                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 128017.798975                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 128017.798975                       # average overall mshr miss latency
system.cpu.dcache.replacements                1315831                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2043622                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2043622                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          198                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           198                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     21214000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     21214000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2043820                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2043820                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000097                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000097                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 107141.414141                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 107141.414141                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           19                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          179                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          179                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     18902000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     18902000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000088                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000088                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 105597.765363                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 105597.765363                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     81707205                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       81707205                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2631044                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2631044                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 351295373000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 351295373000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84338249                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84338249                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031196                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031196                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 133519.383560                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 133519.383560                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1315148                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1315148                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1315896                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1315896                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 168462173000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 168462173000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.015603                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015603                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 128020.886909                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 128020.886909                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           48                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            48                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           23                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           23                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.323944                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.323944                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           12                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           12                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1486000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1486000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.169014                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.169014                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 123833.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 123833.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 371548884000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.900404                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            85067030                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1316087                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             64.636327                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            258000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.900404                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999611                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999611                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          220                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         174080503                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        174080503                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 371548884000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 371548884000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
