From 0832a165ae405ddbf5f2f421cb8d18e612fa2b6e Mon Sep 17 00:00:00 2001
From: Wadim Egorov <w.egorov@phytec.de>
Date: Thu, 23 Dec 2021 17:57:08 +0100
Subject: [PATCH] HACK: board: phycore_am64xx: Add Set CLKOUT0 to 25MHz

phyBOARD-Electra DP83867 PHYs require an 25 MHz clock input.
Configure RMII Clock Output to 25 MHz.
This change is board specific, does not belong to the SoM
initialization and therefore marked as a hack.

Signed-off-by: Wadim Egorov <w.egorov@phytec.de>
---
 board/phytec/phycore_am64xx/phycore-am64xx.c | 6 ++++++
 1 file changed, 6 insertions(+)

diff --git a/board/phytec/phycore_am64xx/phycore-am64xx.c b/board/phytec/phycore_am64xx/phycore-am64xx.c
index b4c1da1143..f479185d24 100644
--- a/board/phytec/phycore_am64xx/phycore-am64xx.c
+++ b/board/phytec/phycore_am64xx/phycore-am64xx.c
@@ -57,6 +57,12 @@ void spl_board_init(void)
 	val = readl(CTRLMMR_USB0_PHY_CTRL);
 	val &= ~(CORE_VOLTAGE);
 	writel(val, CTRLMMR_USB0_PHY_CTRL);
+
+	/* HACK: set clkout0 to 25MHz and enable */
+	/* 25MHz clock is needed for PRU-ICSS-G0 ETH PHYs */
+	writel(0x68ef3490, 0x43009008); /* kick0 */
+	writel(0xd172bc5a, 0x4300900c); /* kick1 */
+	writel(0x11, 0x43008010);       /* CLK_EN = 1, CLK_SEL = 1 */
 }
 #endif
 
-- 
2.25.1

