#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Tue Nov 17 13:36:35 2020
# Process ID: 3839
# Current directory: /home/jgoeders/ipassurance/base/big_counter_base/big_counter_base.runs/synth_1
# Command line: vivado -log top.vds -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: /home/jgoeders/ipassurance/base/big_counter_base/big_counter_base.runs/synth_1/top.vds
# Journal file: /home/jgoeders/ipassurance/base/big_counter_base/big_counter_base.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-3 -flatten_hierarchy none
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3842 
WARNING: [Synth 8-2507] parameter declaration becomes local in intgenerator with formal parameter declaration list [/home/jgoeders/ipassurance/base/big_counter_base/big_counter_base.srcs/sources_1/imports/vivado_workspace/ooc_bubblesort/Sources/hdl/intgenerator.v:43]
WARNING: [Synth 8-2507] parameter declaration becomes local in intgenerator with formal parameter declaration list [/home/jgoeders/ipassurance/base/big_counter_base/big_counter_base.srcs/sources_1/imports/vivado_workspace/ooc_bubblesort/Sources/hdl/intgenerator.v:44]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1044.707 ; gain = 156.324 ; free physical = 4780 ; free virtual = 15056
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [/home/jgoeders/ipassurance/base/big_counter_base/big_counter_base.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-638] synthesizing module 'bcd_adder' [/home/jgoeders/ipassurance/base/big_counter_base/big_counter_base.srcs/sources_1/imports/vivado_workspace/ooc_bcd_adder/Sources/hdl/bcd_adder.vhd:18]
	Parameter DEC_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'bcd_adder' (1#1) [/home/jgoeders/ipassurance/base/big_counter_base/big_counter_base.srcs/sources_1/imports/vivado_workspace/ooc_bcd_adder/Sources/hdl/bcd_adder.vhd:18]
INFO: [Synth 8-638] synthesizing module 'big_counter' [/home/jgoeders/ipassurance/base/big_counter_base/big_counter_base.srcs/sources_1/imports/vivado_workspace/ooc_big_counter/Sources/hdl/big_counter.vhd:64]
	Parameter no_of_stages bound to: 200 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'big_counter' (2#1) [/home/jgoeders/ipassurance/base/big_counter_base/big_counter_base.srcs/sources_1/imports/vivado_workspace/ooc_big_counter/Sources/hdl/big_counter.vhd:64]
INFO: [Synth 8-638] synthesizing module 'bubblesort' [/home/jgoeders/ipassurance/base/big_counter_base/big_counter_base.srcs/sources_1/imports/vivado_workspace/ooc_bubblesort/Sources/hdl/bubblesort.v:33]
	Parameter N_BITS bound to: 8 - type: integer 
	Parameter K_NUMBERS bound to: 49 - type: integer 
INFO: [Synth 8-638] synthesizing module 'stageen' [/home/jgoeders/ipassurance/base/big_counter_base/big_counter_base.srcs/sources_1/imports/vivado_workspace/ooc_bubblesort/Sources/hdl/stageen.v:33]
	Parameter N_BITS bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'bitsplit' [/home/jgoeders/ipassurance/base/big_counter_base/big_counter_base.srcs/sources_1/imports/vivado_workspace/ooc_bubblesort/Sources/hdl/bitsplit.v:33]
INFO: [Synth 8-256] done synthesizing module 'bitsplit' (3#1) [/home/jgoeders/ipassurance/base/big_counter_base/big_counter_base.srcs/sources_1/imports/vivado_workspace/ooc_bubblesort/Sources/hdl/bitsplit.v:33]
INFO: [Synth 8-256] done synthesizing module 'stageen' (4#1) [/home/jgoeders/ipassurance/base/big_counter_base/big_counter_base.srcs/sources_1/imports/vivado_workspace/ooc_bubblesort/Sources/hdl/stageen.v:33]
INFO: [Synth 8-638] synthesizing module 'rungenerator' [/home/jgoeders/ipassurance/base/big_counter_base/big_counter_base.srcs/sources_1/imports/vivado_workspace/ooc_bubblesort/Sources/hdl/rungenerator.v:33]
	Parameter N_BITS bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rungenerator' (5#1) [/home/jgoeders/ipassurance/base/big_counter_base/big_counter_base.srcs/sources_1/imports/vivado_workspace/ooc_bubblesort/Sources/hdl/rungenerator.v:33]
INFO: [Synth 8-638] synthesizing module 'intgenerator' [/home/jgoeders/ipassurance/base/big_counter_base/big_counter_base.srcs/sources_1/imports/vivado_workspace/ooc_bubblesort/Sources/hdl/intgenerator.v:33]
	Parameter N_BITS bound to: 8 - type: integer 
	Parameter K_NUMBERS bound to: 49 - type: integer 
	Parameter P_PULSES bound to: 10 - type: integer 
	Parameter P_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'intgenerator' (6#1) [/home/jgoeders/ipassurance/base/big_counter_base/big_counter_base.srcs/sources_1/imports/vivado_workspace/ooc_bubblesort/Sources/hdl/intgenerator.v:33]
INFO: [Synth 8-256] done synthesizing module 'bubblesort' (7#1) [/home/jgoeders/ipassurance/base/big_counter_base/big_counter_base.srcs/sources_1/imports/vivado_workspace/ooc_bubblesort/Sources/hdl/bubblesort.v:33]
INFO: [Synth 8-256] done synthesizing module 'top' (8#1) [/home/jgoeders/ipassurance/base/big_counter_base/big_counter_base.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3331] design bubblesort has unconnected port abort_i
WARNING: [Synth 8-3331] design top has unconnected port led[15]
WARNING: [Synth 8-3331] design top has unconnected port led[14]
WARNING: [Synth 8-3331] design top has unconnected port led[13]
WARNING: [Synth 8-3331] design top has unconnected port led[12]
WARNING: [Synth 8-3331] design top has unconnected port led[11]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1077.957 ; gain = 189.574 ; free physical = 4744 ; free virtual = 15021
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1077.957 ; gain = 189.574 ; free physical = 4744 ; free virtual = 15021
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/jgoeders/ipassurance/base/big_counter_base/big_counter_base.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc]
Finished Parsing XDC File [/home/jgoeders/ipassurance/base/big_counter_base/big_counter_base.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/jgoeders/ipassurance/base/big_counter_base/big_counter_base.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1425.895 ; gain = 0.000 ; free physical = 4540 ; free virtual = 14817
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1425.895 ; gain = 537.512 ; free physical = 4538 ; free virtual = 14815
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1425.895 ; gain = 537.512 ; free physical = 4538 ; free virtual = 14815
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1425.895 ; gain = 537.512 ; free physical = 4538 ; free virtual = 14815
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1425.895 ; gain = 537.512 ; free physical = 4532 ; free virtual = 14809
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 56    
+---XORs : 
	              392 Bit    Wide XORs := 1     
	               16 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 203   
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 49    
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 100   
	                1 Bit    Registers := 300   
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 49    
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 149   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---XORs : 
	              392 Bit    Wide XORs := 1     
	               16 Bit    Wide XORs := 1     
Module bcd_adder 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module big_counter 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 200   
Module rungenerator 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module intgenerator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module bitsplit 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module stageen 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module bubblesort 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1425.895 ; gain = 537.512 ; free physical = 4530 ; free virtual = 14807
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design bubblesort has unconnected port abort_i
WARNING: [Synth 8-3331] design top has unconnected port led[15]
WARNING: [Synth 8-3331] design top has unconnected port led[14]
WARNING: [Synth 8-3331] design top has unconnected port led[13]
WARNING: [Synth 8-3331] design top has unconnected port led[12]
WARNING: [Synth 8-3331] design top has unconnected port led[11]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1425.895 ; gain = 537.512 ; free physical = 4526 ; free virtual = 14803
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1425.895 ; gain = 537.512 ; free physical = 4526 ; free virtual = 14803

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'bcd_adder_0/b_r_reg[15]' (FD) to 'bcd_adder_0/b_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'bcd_adder_0/a_r_reg[0]' (FD) to 'bcd_adder_0/cin_r_reg'
INFO: [Synth 8-3886] merging instance 'bcd_adder_0/b_r_reg[8]' (FD) to 'bcd_adder_0/b_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'bcd_adder_0/b_r_reg[10]' (FD) to 'bcd_adder_0/b_r_reg[12]'
INFO: [Synth 8-3886] merging instance 'bcd_adder_0/b_r_reg[9]' (FD) to 'bcd_adder_0/b_r_reg[11]'
INFO: [Synth 8-3886] merging instance 'bcd_adder_0/b_r_reg[11]' (FD) to 'bcd_adder_0/b_r_reg[13]'
INFO: [Synth 8-3886] merging instance 'bcd_adder_0/b_r_reg[12]' (FD) to 'bcd_adder_0/b_r_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bcd_adder_0/\b_r_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (bcd_adder_0/\b_r_reg[13] )
WARNING: [Synth 8-3332] Sequential element (b_r_reg[15]) is unused and will be removed from module bcd_adder.
WARNING: [Synth 8-3332] Sequential element (b_r_reg[14]) is unused and will be removed from module bcd_adder.
WARNING: [Synth 8-3332] Sequential element (b_r_reg[13]) is unused and will be removed from module bcd_adder.
WARNING: [Synth 8-3332] Sequential element (b_r_reg[12]) is unused and will be removed from module bcd_adder.
WARNING: [Synth 8-3332] Sequential element (b_r_reg[11]) is unused and will be removed from module bcd_adder.
WARNING: [Synth 8-3332] Sequential element (b_r_reg[10]) is unused and will be removed from module bcd_adder.
WARNING: [Synth 8-3332] Sequential element (b_r_reg[9]) is unused and will be removed from module bcd_adder.
WARNING: [Synth 8-3332] Sequential element (b_r_reg[8]) is unused and will be removed from module bcd_adder.
WARNING: [Synth 8-3332] Sequential element (a_r_reg[0]) is unused and will be removed from module bcd_adder.
INFO: [Synth 8-3886] merging instance 'bubblesort_0/STAGEN[0].stage/split_module/r_swap_reg[0]' (FD) to 'bubblesort_0/STAGEN[0].stage/split_module/r_bit1_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bubblesort_0/\STAGEN[0].stage /split_module/r_bit1_reg)
INFO: [Synth 8-3886] merging instance 'bubblesort_0/STAGEN[0].stage/split_module/r_bit1_reg' (FD) to 'bubblesort_0/STAGEN[0].stage/split_module/r_swap_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bubblesort_0/\STAGEN[0].stage /split_module/\r_swap_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bubblesort_0/\STAGEN[1].stage /split_module/\r_swap_reg[0] )
WARNING: [Synth 8-3332] Sequential element (r_freeze_compare_reg) is unused and will be removed from module bitsplit__1.
WARNING: [Synth 8-3332] Sequential element (r_compare_result_reg) is unused and will be removed from module bitsplit__1.
WARNING: [Synth 8-3332] Sequential element (r_bit1_reg) is unused and will be removed from module bitsplit__1.
WARNING: [Synth 8-3332] Sequential element (r_small_bit_reg) is unused and will be removed from module bitsplit__1.
WARNING: [Synth 8-3332] Sequential element (r_swap_reg[0]) is unused and will be removed from module bitsplit__1.
WARNING: [Synth 8-3332] Sequential element (r_swap_reg[1]) is unused and will be removed from module bitsplit__1.
WARNING: [Synth 8-3332] Sequential element (r_swap_reg[0]) is unused and will be removed from module bitsplit__2.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1425.895 ; gain = 537.512 ; free physical = 4510 ; free virtual = 14787
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1425.895 ; gain = 537.512 ; free physical = 4510 ; free virtual = 14787

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1425.895 ; gain = 537.512 ; free physical = 4481 ; free virtual = 14758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1425.895 ; gain = 537.512 ; free physical = 4461 ; free virtual = 14738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1425.895 ; gain = 537.512 ; free physical = 4452 ; free virtual = 14729
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1425.895 ; gain = 537.512 ; free physical = 4452 ; free virtual = 14729

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1425.895 ; gain = 537.512 ; free physical = 4452 ; free virtual = 14729
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1425.895 ; gain = 537.512 ; free physical = 4452 ; free virtual = 14729
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1425.895 ; gain = 537.512 ; free physical = 4451 ; free virtual = 14728
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1425.895 ; gain = 537.512 ; free physical = 4451 ; free virtual = 14728
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|big_counter | gen_srls[0].tap_a.shift_srl_reg[0][15] | 16     | 200   | NO           | NO                 | YES               | 200    | 0       | 
+------------+----------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     4|
|3     |LUT1   |    12|
|4     |LUT2   |   135|
|5     |LUT3   |   607|
|6     |LUT4   |   183|
|7     |LUT5   |   159|
|8     |LUT6   |   185|
|9     |SRL16E |   200|
|10    |FDRE   |  1141|
|11    |FDSE   |     2|
|12    |IBUF   |    50|
|13    |OBUF   |    11|
|14    |OBUFT  |     5|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------+-------------+------+
|      |Instance               |Module       |Cells |
+------+-----------------------+-------------+------+
|1     |top                    |             |  2695|
|2     |  bcd_adder_0          |bcd_adder    |    75|
|3     |  big_counter_0        |big_counter  |   865|
|4     |  bubblesort_0         |bubblesort   |  1601|
|5     |    run_module         |rungenerator |    24|
|6     |    interrupt_module   |intgenerator |    18|
|7     |    \STAGEN[0].stage   |stageen__1   |    21|
|8     |      split_module     |bitsplit__1  |     4|
|9     |    \STAGEN[1].stage   |stageen__2   |    30|
|10    |      split_module     |bitsplit__2  |    13|
|11    |    \STAGEN[2].stage   |stageen__3   |    32|
|12    |      split_module     |bitsplit__3  |    15|
|13    |    \STAGEN[3].stage   |stageen__4   |    32|
|14    |      split_module     |bitsplit__4  |    15|
|15    |    \STAGEN[4].stage   |stageen__5   |    32|
|16    |      split_module     |bitsplit__5  |    15|
|17    |    \STAGEN[5].stage   |stageen__6   |    32|
|18    |      split_module     |bitsplit__6  |    15|
|19    |    \STAGEN[6].stage   |stageen__7   |    32|
|20    |      split_module     |bitsplit__7  |    15|
|21    |    \STAGEN[7].stage   |stageen__8   |    32|
|22    |      split_module     |bitsplit__8  |    15|
|23    |    \STAGEN[8].stage   |stageen__9   |    32|
|24    |      split_module     |bitsplit__9  |    15|
|25    |    \STAGEN[9].stage   |stageen__10  |    32|
|26    |      split_module     |bitsplit__10 |    15|
|27    |    \STAGEN[10].stage  |stageen__11  |    32|
|28    |      split_module     |bitsplit__11 |    15|
|29    |    \STAGEN[11].stage  |stageen__12  |    32|
|30    |      split_module     |bitsplit__12 |    15|
|31    |    \STAGEN[12].stage  |stageen__13  |    32|
|32    |      split_module     |bitsplit__13 |    15|
|33    |    \STAGEN[13].stage  |stageen__14  |    32|
|34    |      split_module     |bitsplit__14 |    15|
|35    |    \STAGEN[14].stage  |stageen__15  |    32|
|36    |      split_module     |bitsplit__15 |    15|
|37    |    \STAGEN[15].stage  |stageen__16  |    32|
|38    |      split_module     |bitsplit__16 |    15|
|39    |    \STAGEN[16].stage  |stageen__17  |    32|
|40    |      split_module     |bitsplit__17 |    15|
|41    |    \STAGEN[17].stage  |stageen__18  |    32|
|42    |      split_module     |bitsplit__18 |    15|
|43    |    \STAGEN[18].stage  |stageen__19  |    32|
|44    |      split_module     |bitsplit__19 |    15|
|45    |    \STAGEN[19].stage  |stageen__20  |    32|
|46    |      split_module     |bitsplit__20 |    15|
|47    |    \STAGEN[20].stage  |stageen__21  |    32|
|48    |      split_module     |bitsplit__21 |    15|
|49    |    \STAGEN[21].stage  |stageen__22  |    32|
|50    |      split_module     |bitsplit__22 |    15|
|51    |    \STAGEN[22].stage  |stageen__23  |    32|
|52    |      split_module     |bitsplit__23 |    15|
|53    |    \STAGEN[23].stage  |stageen__24  |    32|
|54    |      split_module     |bitsplit__24 |    15|
|55    |    \STAGEN[24].stage  |stageen__25  |    32|
|56    |      split_module     |bitsplit__25 |    15|
|57    |    \STAGEN[25].stage  |stageen__26  |    32|
|58    |      split_module     |bitsplit__26 |    15|
|59    |    \STAGEN[26].stage  |stageen__27  |    32|
|60    |      split_module     |bitsplit__27 |    15|
|61    |    \STAGEN[27].stage  |stageen__28  |    32|
|62    |      split_module     |bitsplit__28 |    15|
|63    |    \STAGEN[28].stage  |stageen__29  |    32|
|64    |      split_module     |bitsplit__29 |    15|
|65    |    \STAGEN[29].stage  |stageen__30  |    32|
|66    |      split_module     |bitsplit__30 |    15|
|67    |    \STAGEN[30].stage  |stageen__31  |    32|
|68    |      split_module     |bitsplit__31 |    15|
|69    |    \STAGEN[31].stage  |stageen__32  |    32|
|70    |      split_module     |bitsplit__32 |    15|
|71    |    \STAGEN[32].stage  |stageen__33  |    32|
|72    |      split_module     |bitsplit__33 |    15|
|73    |    \STAGEN[33].stage  |stageen__34  |    32|
|74    |      split_module     |bitsplit__34 |    15|
|75    |    \STAGEN[34].stage  |stageen__35  |    32|
|76    |      split_module     |bitsplit__35 |    15|
|77    |    \STAGEN[35].stage  |stageen__36  |    32|
|78    |      split_module     |bitsplit__36 |    15|
|79    |    \STAGEN[36].stage  |stageen__37  |    32|
|80    |      split_module     |bitsplit__37 |    15|
|81    |    \STAGEN[37].stage  |stageen__38  |    32|
|82    |      split_module     |bitsplit__38 |    15|
|83    |    \STAGEN[38].stage  |stageen__39  |    32|
|84    |      split_module     |bitsplit__39 |    15|
|85    |    \STAGEN[39].stage  |stageen__40  |    32|
|86    |      split_module     |bitsplit__40 |    15|
|87    |    \STAGEN[40].stage  |stageen__41  |    32|
|88    |      split_module     |bitsplit__41 |    15|
|89    |    \STAGEN[41].stage  |stageen__42  |    32|
|90    |      split_module     |bitsplit__42 |    15|
|91    |    \STAGEN[42].stage  |stageen__43  |    32|
|92    |      split_module     |bitsplit__43 |    15|
|93    |    \STAGEN[43].stage  |stageen__44  |    32|
|94    |      split_module     |bitsplit__44 |    15|
|95    |    \STAGEN[44].stage  |stageen__45  |    32|
|96    |      split_module     |bitsplit__45 |    15|
|97    |    \STAGEN[45].stage  |stageen__46  |    32|
|98    |      split_module     |bitsplit__46 |    15|
|99    |    \STAGEN[46].stage  |stageen__47  |    32|
|100   |      split_module     |bitsplit__47 |    15|
|101   |    \STAGEN[47].stage  |stageen__48  |    32|
|102   |      split_module     |bitsplit__48 |    15|
|103   |    \STAGEN[48].stage  |stageen      |    32|
|104   |      split_module     |bitsplit     |    15|
+------+-----------------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1425.895 ; gain = 537.512 ; free physical = 4450 ; free virtual = 14727
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 22 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1425.895 ; gain = 102.434 ; free physical = 4450 ; free virtual = 14727
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1425.895 ; gain = 537.512 ; free physical = 4450 ; free virtual = 14727
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 54 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 30 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1434.910 ; gain = 471.973 ; free physical = 4452 ; free virtual = 14729
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1466.926 ; gain = 0.000 ; free physical = 4449 ; free virtual = 14727
INFO: [Common 17-206] Exiting Vivado at Tue Nov 17 13:37:08 2020...
