
---------- Begin Simulation Statistics ----------
final_tick                                   33457000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  82118                       # Simulator instruction rate (inst/s)
host_mem_usage                                2220132                       # Number of bytes of host memory used
host_op_rate                                    82367                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.06                       # Real time elapsed on the host
host_tick_rate                              524913637                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                        5228                       # Number of instructions simulated
sim_ops                                          5249                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000033                       # Number of seconds simulated
sim_ticks                                    33457000                       # Number of ticks simulated
system.cpu.Branches                              1125                       # Number of branches fetched
system.cpu.committedInsts                        5228                       # Number of instructions committed
system.cpu.committedOps                          5249                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                            66914                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               66913.998000                       # Number of busy cycles
system.cpu.num_conditional_control_insts          856                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     12                       # Number of float alu accesses
system.cpu.num_fp_insts                            12                       # number of float instructions
system.cpu.num_fp_register_reads                   12                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                         216                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses                  5174                       # Number of integer alu accesses
system.cpu.num_int_insts                         5174                       # number of integer instructions
system.cpu.num_int_register_reads                6614                       # number of times the integer registers were read
system.cpu.num_int_register_writes               3198                       # number of times the integer registers were written
system.cpu.num_load_insts                        1023                       # Number of load instructions
system.cpu.num_mem_refs                          2053                       # number of memory refs
system.cpu.num_store_insts                       1030                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                    31      0.59%      0.59% # Class of executed instruction
system.cpu.op_class::IntAlu                      3168     60.25%     60.84% # Class of executed instruction
system.cpu.op_class::IntMult                        2      0.04%     60.88% # Class of executed instruction
system.cpu.op_class::IntDiv                         4      0.08%     60.95% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     60.95% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     60.95% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     60.95% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     60.95% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     60.95% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     60.95% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     60.95% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     60.95% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     60.95% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     60.95% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     60.95% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     60.95% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     60.95% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     60.95% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     60.95% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     60.95% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     60.95% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     60.95% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     60.95% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     60.95% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     60.95% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     60.95% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     60.95% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     60.95% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     60.95% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     60.95% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     60.95% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     60.95% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     60.95% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     60.95% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     60.95% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     60.95% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     60.95% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     60.95% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     60.95% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     60.95% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     60.95% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     60.95% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     60.95% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     60.95% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     60.95% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     60.95% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     60.95% # Class of executed instruction
system.cpu.op_class::MemRead                     1031     19.61%     80.56% # Class of executed instruction
system.cpu.op_class::MemWrite                    1010     19.21%     99.77% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%     99.77% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                 12      0.23%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                       5258                       # Class of executed instruction
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           29                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           403                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     33457000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                298                       # Transaction distribution
system.membus.trans_dist::WritebackClean           29                       # Transaction distribution
system.membus.trans_dist::ReadExReq                76                       # Transaction distribution
system.membus.trans_dist::ReadExResp               76                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            238                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            60                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port          505                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          272                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    777                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        17088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port         8704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   25792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               374                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     374    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 374                       # Request fanout histogram
system.membus.reqLayer0.occupancy              519000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1281750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.8                       # Layer utilization (%)
system.membus.respLayer2.occupancy             741000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED     33457000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.writebacks          768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst          22464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          13568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              36800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        22464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks          768                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu.inst         4672                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu.data         3008                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            8448                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.writebacks            12                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.inst             351                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             212                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 575                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks           12                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu.inst             73                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu.data             47                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                132                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.writebacks        22954838                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst         671428998                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         405535463                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1099919299                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    671428998                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        671428998                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       22954838                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu.inst        139641928                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu.data         89906447                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            252503213                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       45909675                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        811070927                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        495441911                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1352422512                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        39.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       412.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       249.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000024859500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            8                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            8                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1039                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                130                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1951                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        145                       # Number of write requests accepted
system.mem_ctrls.readBursts                       575                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      161                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     26                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                81                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                26                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                13                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                92                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                57                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                55                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                39                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                26                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               29                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               13                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                47                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                21                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                17                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               22                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.53                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      17.32                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      8540500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    2705000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                18684250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15556.47                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    4927.14                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34033.24                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      331                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     119                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 60.29                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.84                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   575                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  161                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     364                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     122                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      46                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          222                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    189.117117                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   125.932550                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   211.413118                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          115     51.80%     51.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           49     22.07%     73.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           29     13.06%     86.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            8      3.60%     90.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            7      3.15%     93.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            6      2.70%     96.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            1      0.45%     96.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            2      0.90%     97.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            5      2.25%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          222                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            8                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      67.500000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     43.109249                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     96.662890                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31             3     37.50%     37.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47             4     50.00%     87.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::304-319            1     12.50%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             8                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            8                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.250000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.188901                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.581139                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                4     50.00%     50.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1     12.50%     62.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                1     12.50%     75.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1     12.50%     87.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1     12.50%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             8                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  34624                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1664                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    8832                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  124864                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 9280                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1034.88                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       263.98                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3732.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    277.37                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.15                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.09                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.06                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      33450000                       # Total gap between requests
system.mem_ctrls.avgGap                      15958.97                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        21696                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        12928                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         1536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.cpu.inst         4352                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.cpu.data         2944                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 648474160.863197445869                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 386406432.136772572994                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 45909675.105359114707                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.cpu.inst 130077412.798517495394                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.cpu.data 87993543.951938301325                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.writebacks           12                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.inst          351                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          212                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           41                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.cpu.inst           73                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.cpu.data           47                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     12098750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      6585500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks     91751750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.cpu.inst    261959750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.cpu.data    168669250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.writebacks         0.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     34469.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31063.68                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2237847.56                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.cpu.inst   3588489.73                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.cpu.data   3588707.45                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    63.56                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               314160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               155595                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy              792540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy             208800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2458560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         14696310                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy           471840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           19097805                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        570.816421                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE      1118250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      1040000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     31298750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              1320900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               686895                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             3070200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy             511560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2458560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         15201900                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy            46080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           23296095                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        696.299579                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE         1000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      1040000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     32416000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON        33457000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     33457000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         5946                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             5946                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         5946                       # number of overall hits
system.cpu.icache.overall_hits::total            5946                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          238                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            238                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          238                       # number of overall misses
system.cpu.icache.overall_misses::total           238                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     15758000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     15758000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     15758000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     15758000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         6184                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         6184                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         6184                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         6184                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.038486                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.038486                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.038486                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.038486                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 66210.084034                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 66210.084034                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 66210.084034                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 66210.084034                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           29                       # number of writebacks
system.cpu.icache.writebacks::total                29                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          238                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          238                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          238                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          238                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     15520000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     15520000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     15520000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     15520000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.038486                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.038486                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.038486                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.038486                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 65210.084034                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 65210.084034                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 65210.084034                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 65210.084034                       # average overall mshr miss latency
system.cpu.icache.replacements                     29                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         5946                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            5946                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          238                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           238                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     15758000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     15758000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         6184                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         6184                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.038486                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.038486                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 66210.084034                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 66210.084034                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          238                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          238                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     15520000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     15520000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.038486                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.038486                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 65210.084034                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 65210.084034                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     33457000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           108.279227                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                6184                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               238                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             25.983193                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            228000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   108.279227                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.211483                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.211483                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          209                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          138                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.408203                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             12606                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            12606                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     33457000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         1896                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             1896                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         1896                       # number of overall hits
system.cpu.dcache.overall_hits::total            1896                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          135                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            135                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          135                       # number of overall misses
system.cpu.dcache.overall_misses::total           135                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      9017000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      9017000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      9017000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      9017000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         2031                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         2031                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         2031                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         2031                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.066470                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.066470                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.066470                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.066470                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66792.592593                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66792.592593                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66792.592593                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66792.592593                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_misses::.cpu.data          135                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          135                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          135                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          135                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      8882000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      8882000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      8882000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      8882000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.066470                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.066470                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.066470                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.066470                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65792.592593                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65792.592593                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65792.592593                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65792.592593                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data          957                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total             957                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           59                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            59                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      4504000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      4504000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         1016                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         1016                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.058071                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058071                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76338.983051                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76338.983051                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           59                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           59                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      4445000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      4445000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.058071                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.058071                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75338.983051                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75338.983051                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data          939                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            939                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           76                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           76                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      4513000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      4513000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         1015                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         1015                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.074877                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.074877                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 59381.578947                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 59381.578947                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           76                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           76                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      4437000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      4437000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.074877                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.074877                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58381.578947                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58381.578947                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data            6                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total            6                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        59000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        59000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        59000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        59000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        58000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        58000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        58000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        58000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data            7                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total            7                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.SwapReq_hits::.cpu.data            8                       # number of SwapReq hits
system.cpu.dcache.SwapReq_hits::total               8                       # number of SwapReq hits
system.cpu.dcache.SwapReq_accesses::.cpu.data            8                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_accesses::total            8                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     33457000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            82.120305                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                2053                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               136                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.095588                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            404000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    82.120305                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.080196                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.080196                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          136                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          115                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.132812                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              4242                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             4242                       # Number of data accesses

---------- End Simulation Statistics   ----------
