//
// Module mopshub_lib.fifo_TXelink_wrap.struct
//
// Created:
//          by - dcs.dcs (chipdev2.physik.uni-wuppertal.de)
//          at - 12:22:08 11/02/21
//
// Generated by Mentor Graphics' HDL Designer(TM) 2019.4 (Build 4)
//

`resetall
`timescale 1ns/10ps
module fifo_TXelink_wrap #(
   // synopsys template
   // synopsys template
// synopsys template
// synopsys template
// synopsys template
// FIFO parameters
   parameter DATA_IN_WIDTH  = 10,
   parameter Byte_OUT_WIDTH = 10
)
( 
   // Port Declarations
   // Port Declarations
   // Port Declarations
   // Port Declarations
   // Port Declarations
   // Port Declarations
   input   wire    [9:0]                 din,             //DATA = 2bits +16bits
   input   wire                          flush_fifo, 
   input   wire                          rd_en,           // 1 clk trigger feeded from the EPROC_Out block
   // Port Declarations
   input   wire                          rst, 
   input   wire                          wr_en, 
   output  wire    [Byte_OUT_WIDTH-1:0]  dout_efifo, 
   output  wire                          dout_rdy_efifo, 
   output  wire                          empty_efifo, 
   output  wire                          full_efifo, 
   output  wire                          prog_full, 
   input   wire                          clk
);

// Internal Declarations
  // Local declarations
  
  // Internal signal declarations
// Internal Declarations


// Local declarations
reg [Byte_OUT_WIDTH-1:0] dout_r = {2'b11, 8'b0}; 

reg byte_cnt; 

wire [Byte_OUT_WIDTH-1:0] byte0; //= {2'b11, 16'b0};

wire [Byte_OUT_WIDTH-1:0] byte1; //= {2'b11, 16'b0};

wire [DATA_IN_WIDTH-1:0] dout10bit_s; 


// Internal signal declarations
reg         dout_rdy_efifo_r  = 0;
reg         OE;
reg         rst_state         = 0;
wire  [9:0] dout10bit;
wire        rd_en_s;                 //enable reading from FIFO
wire        afull;
wire        aempty;
wire        clk_en            = 1;

// ModuleWare signal declarations(v1.12) for instance 'fifo_upstream_ip' of 'fifo'
reg [9:0] mw_fifo_upstream_ipreg_cval0;
reg [9:0] mw_fifo_upstream_ipreg_cval1;
reg [9:0] mw_fifo_upstream_ipreg_cval2;
reg [9:0] mw_fifo_upstream_ipreg_cval3;
reg [9:0] mw_fifo_upstream_ipreg_cval4;
reg [9:0] mw_fifo_upstream_ipreg_cval5;
reg [9:0] mw_fifo_upstream_ipreg_cval6;
reg [9:0] mw_fifo_upstream_ipreg_cval7;
reg [9:0] mw_fifo_upstream_ipreg_cval8;
reg [9:0] mw_fifo_upstream_ipreg_cval9;
reg [9:0] mw_fifo_upstream_ipreg_cval10;
reg [9:0] mw_fifo_upstream_ipreg_cval11;
reg [9:0] mw_fifo_upstream_ipreg_cval12;
reg [9:0] mw_fifo_upstream_ipreg_cval13;
reg [9:0] mw_fifo_upstream_ipreg_cval14;
reg [9:0] mw_fifo_upstream_ipreg_cval15;
reg [9:0] mw_fifo_upstream_ipreg_cval16;
reg [9:0] mw_fifo_upstream_ipreg_cval17;
reg [9:0] mw_fifo_upstream_ipreg_cval18;
reg [9:0] mw_fifo_upstream_ipreg_cval19;
reg [9:0] mw_fifo_upstream_ipreg_cval20;
wire [9:0] mw_fifo_upstream_ipreg_nval0;
wire [9:0] mw_fifo_upstream_ipreg_nval1;
wire [9:0] mw_fifo_upstream_ipreg_nval2;
wire [9:0] mw_fifo_upstream_ipreg_nval3;
wire [9:0] mw_fifo_upstream_ipreg_nval4;
wire [9:0] mw_fifo_upstream_ipreg_nval5;
wire [9:0] mw_fifo_upstream_ipreg_nval6;
wire [9:0] mw_fifo_upstream_ipreg_nval7;
wire [9:0] mw_fifo_upstream_ipreg_nval8;
wire [9:0] mw_fifo_upstream_ipreg_nval9;
wire [9:0] mw_fifo_upstream_ipreg_nval10;
wire [9:0] mw_fifo_upstream_ipreg_nval11;
wire [9:0] mw_fifo_upstream_ipreg_nval12;
wire [9:0] mw_fifo_upstream_ipreg_nval13;
wire [9:0] mw_fifo_upstream_ipreg_nval14;
wire [9:0] mw_fifo_upstream_ipreg_nval15;
wire [9:0] mw_fifo_upstream_ipreg_nval16;
wire [9:0] mw_fifo_upstream_ipreg_nval17;
wire [9:0] mw_fifo_upstream_ipreg_nval18;
wire [9:0] mw_fifo_upstream_ipreg_nval19;
wire [9:0] mw_fifo_upstream_ipreg_nval20;
wire mw_fifo_upstream_iptemp_rena;
wire mw_fifo_upstream_iptemp_wena;
wire mw_fifo_upstream_iptemp_full;
wire mw_fifo_upstream_iptemp_empty;
reg [4:0] mw_fifo_upstream_ipaddr_cval;
wire [4:0] mw_fifo_upstream_ipaddr_nval;


// Instances 
// HDL Embedded Text Block 1 eb1
assign prog_full = (full_efifo & OE); // Take the signal out of the FIFO
assign dout_efifo =dout10bit;
//Never read from an Empty FIFO








// HDL Embedded Text Block 3 eb3
////-------------------------------------------------------------------------------------------
  ////-- re pulse [Reading Data]
  ////-------------------------------------------------------------------------------------------
assign rd_en_s = rd_en &(!empty_efifo);//-- only when  empty_efifo = 0 // FIFO will read with the next rd_clk
assign dout_rdy_efifo = dout_rdy_efifo_r;
  always @ (posedge clk)
  begin
    if (!rst)
    dout_rdy_efifo_r <=0;
    else if (rd_en_s==1)//-- 1 clk trigger
    begin       
      dout_rdy_efifo_r<= 1'b1;
    end
    else
    begin
      dout_rdy_efifo_r <=1'b0;
    end
  end















// HDL Embedded Text Block 7 eb7
//// HDL Embedded Text Block 11 eb11
  always @ (posedge clk)
  if (!rst)
  begin
    rst_state <= 0;
    OE <=0;
  end
  else
  begin
    rst_state <= (rst | flush_fifo);
    OE <= !rst_state;
  end




// ModuleWare code(v1.12) for instance 'fifo_upstream_ip' of 'fifo'
assign full_efifo = mw_fifo_upstream_iptemp_full;
assign empty_efifo = mw_fifo_upstream_iptemp_empty;
assign dout10bit = mw_fifo_upstream_ipreg_cval0;
assign afull = ~(mw_fifo_upstream_iptemp_full);
assign aempty = ~(mw_fifo_upstream_iptemp_empty);
assign mw_fifo_upstream_iptemp_rena = ~flush_fifo & rd_en_s & ~mw_fifo_upstream_iptemp_empty;
assign mw_fifo_upstream_iptemp_wena = ~flush_fifo & wr_en & ~mw_fifo_upstream_iptemp_full;
assign mw_fifo_upstream_iptemp_empty = (mw_fifo_upstream_ipaddr_cval == 0);
assign mw_fifo_upstream_iptemp_full = (mw_fifo_upstream_ipaddr_cval == 20);

assign mw_fifo_upstream_ipaddr_nval = (flush_fifo) ? 0
   : mw_fifo_upstream_iptemp_wena ? mw_fifo_upstream_iptemp_rena ? mw_fifo_upstream_ipaddr_cval : mw_fifo_upstream_ipaddr_cval + 1'b1
   : mw_fifo_upstream_iptemp_rena ? mw_fifo_upstream_ipaddr_cval - 1'b1
   : mw_fifo_upstream_ipaddr_cval;
always @(posedge clk)
begin : fifo_upstream_ipseq_proc
   if (clk_en)
      mw_fifo_upstream_ipaddr_cval = mw_fifo_upstream_ipaddr_nval;
end

always @(posedge clk)
begin : fifo_upstream_ipmove_proc
   if (clk_en)
   begin
      mw_fifo_upstream_ipreg_cval0[9:0]  = mw_fifo_upstream_ipreg_nval0[9:0] ;
      mw_fifo_upstream_ipreg_cval1[9:0]  = mw_fifo_upstream_ipreg_nval1[9:0] ;
      mw_fifo_upstream_ipreg_cval2[9:0]  = mw_fifo_upstream_ipreg_nval2[9:0] ;
      mw_fifo_upstream_ipreg_cval3[9:0]  = mw_fifo_upstream_ipreg_nval3[9:0] ;
      mw_fifo_upstream_ipreg_cval4[9:0]  = mw_fifo_upstream_ipreg_nval4[9:0] ;
      mw_fifo_upstream_ipreg_cval5[9:0]  = mw_fifo_upstream_ipreg_nval5[9:0] ;
      mw_fifo_upstream_ipreg_cval6[9:0]  = mw_fifo_upstream_ipreg_nval6[9:0] ;
      mw_fifo_upstream_ipreg_cval7[9:0]  = mw_fifo_upstream_ipreg_nval7[9:0] ;
      mw_fifo_upstream_ipreg_cval8[9:0]  = mw_fifo_upstream_ipreg_nval8[9:0] ;
      mw_fifo_upstream_ipreg_cval9[9:0]  = mw_fifo_upstream_ipreg_nval9[9:0] ;
      mw_fifo_upstream_ipreg_cval10[9:0]  = mw_fifo_upstream_ipreg_nval10[9:0] ;
      mw_fifo_upstream_ipreg_cval11[9:0]  = mw_fifo_upstream_ipreg_nval11[9:0] ;
      mw_fifo_upstream_ipreg_cval12[9:0]  = mw_fifo_upstream_ipreg_nval12[9:0] ;
      mw_fifo_upstream_ipreg_cval13[9:0]  = mw_fifo_upstream_ipreg_nval13[9:0] ;
      mw_fifo_upstream_ipreg_cval14[9:0]  = mw_fifo_upstream_ipreg_nval14[9:0] ;
      mw_fifo_upstream_ipreg_cval15[9:0]  = mw_fifo_upstream_ipreg_nval15[9:0] ;
      mw_fifo_upstream_ipreg_cval16[9:0]  = mw_fifo_upstream_ipreg_nval16[9:0] ;
      mw_fifo_upstream_ipreg_cval17[9:0]  = mw_fifo_upstream_ipreg_nval17[9:0] ;
      mw_fifo_upstream_ipreg_cval18[9:0]  = mw_fifo_upstream_ipreg_nval18[9:0] ;
      mw_fifo_upstream_ipreg_cval19[9:0]  = mw_fifo_upstream_ipreg_nval19[9:0] ;
      mw_fifo_upstream_ipreg_cval20[9:0]  = mw_fifo_upstream_ipreg_nval20[9:0] ;
   end
end
assign mw_fifo_upstream_ipreg_nval0[9:0] = mw_fifo_upstream_iptemp_wena ? mw_fifo_upstream_iptemp_rena ? (mw_fifo_upstream_ipaddr_cval == 0) ? din : mw_fifo_upstream_ipreg_cval1[9:0] : mw_fifo_upstream_ipreg_cval0[9:0] : mw_fifo_upstream_iptemp_rena ? mw_fifo_upstream_ipreg_cval1[9:0] : mw_fifo_upstream_ipreg_cval0[9:0];
assign mw_fifo_upstream_ipreg_nval1[9:0] = mw_fifo_upstream_iptemp_wena ? mw_fifo_upstream_iptemp_rena ? (mw_fifo_upstream_ipaddr_cval == 1) ? din : mw_fifo_upstream_ipreg_cval2[9:0]
    : (mw_fifo_upstream_ipaddr_cval == 0) ? din : mw_fifo_upstream_ipreg_cval1[9:0]
    : mw_fifo_upstream_iptemp_rena ? mw_fifo_upstream_ipreg_cval2[9:0] : mw_fifo_upstream_ipreg_cval1[9:0];
assign mw_fifo_upstream_ipreg_nval2[9:0] = mw_fifo_upstream_iptemp_wena ? mw_fifo_upstream_iptemp_rena ? (mw_fifo_upstream_ipaddr_cval == 2) ? din : mw_fifo_upstream_ipreg_cval3[9:0]
    : (mw_fifo_upstream_ipaddr_cval == 1) ? din : mw_fifo_upstream_ipreg_cval2[9:0]
    : mw_fifo_upstream_iptemp_rena ? mw_fifo_upstream_ipreg_cval3[9:0] : mw_fifo_upstream_ipreg_cval2[9:0];
assign mw_fifo_upstream_ipreg_nval3[9:0] = mw_fifo_upstream_iptemp_wena ? mw_fifo_upstream_iptemp_rena ? (mw_fifo_upstream_ipaddr_cval == 3) ? din : mw_fifo_upstream_ipreg_cval4[9:0]
    : (mw_fifo_upstream_ipaddr_cval == 2) ? din : mw_fifo_upstream_ipreg_cval3[9:0]
    : mw_fifo_upstream_iptemp_rena ? mw_fifo_upstream_ipreg_cval4[9:0] : mw_fifo_upstream_ipreg_cval3[9:0];
assign mw_fifo_upstream_ipreg_nval4[9:0] = mw_fifo_upstream_iptemp_wena ? mw_fifo_upstream_iptemp_rena ? (mw_fifo_upstream_ipaddr_cval == 4) ? din : mw_fifo_upstream_ipreg_cval5[9:0]
    : (mw_fifo_upstream_ipaddr_cval == 3) ? din : mw_fifo_upstream_ipreg_cval4[9:0]
    : mw_fifo_upstream_iptemp_rena ? mw_fifo_upstream_ipreg_cval5[9:0] : mw_fifo_upstream_ipreg_cval4[9:0];
assign mw_fifo_upstream_ipreg_nval5[9:0] = mw_fifo_upstream_iptemp_wena ? mw_fifo_upstream_iptemp_rena ? (mw_fifo_upstream_ipaddr_cval == 5) ? din : mw_fifo_upstream_ipreg_cval6[9:0]
    : (mw_fifo_upstream_ipaddr_cval == 4) ? din : mw_fifo_upstream_ipreg_cval5[9:0]
    : mw_fifo_upstream_iptemp_rena ? mw_fifo_upstream_ipreg_cval6[9:0] : mw_fifo_upstream_ipreg_cval5[9:0];
assign mw_fifo_upstream_ipreg_nval6[9:0] = mw_fifo_upstream_iptemp_wena ? mw_fifo_upstream_iptemp_rena ? (mw_fifo_upstream_ipaddr_cval == 6) ? din : mw_fifo_upstream_ipreg_cval7[9:0]
    : (mw_fifo_upstream_ipaddr_cval == 5) ? din : mw_fifo_upstream_ipreg_cval6[9:0]
    : mw_fifo_upstream_iptemp_rena ? mw_fifo_upstream_ipreg_cval7[9:0] : mw_fifo_upstream_ipreg_cval6[9:0];
assign mw_fifo_upstream_ipreg_nval7[9:0] = mw_fifo_upstream_iptemp_wena ? mw_fifo_upstream_iptemp_rena ? (mw_fifo_upstream_ipaddr_cval == 7) ? din : mw_fifo_upstream_ipreg_cval8[9:0]
    : (mw_fifo_upstream_ipaddr_cval == 6) ? din : mw_fifo_upstream_ipreg_cval7[9:0]
    : mw_fifo_upstream_iptemp_rena ? mw_fifo_upstream_ipreg_cval8[9:0] : mw_fifo_upstream_ipreg_cval7[9:0];
assign mw_fifo_upstream_ipreg_nval8[9:0] = mw_fifo_upstream_iptemp_wena ? mw_fifo_upstream_iptemp_rena ? (mw_fifo_upstream_ipaddr_cval == 8) ? din : mw_fifo_upstream_ipreg_cval9[9:0]
    : (mw_fifo_upstream_ipaddr_cval == 7) ? din : mw_fifo_upstream_ipreg_cval8[9:0]
    : mw_fifo_upstream_iptemp_rena ? mw_fifo_upstream_ipreg_cval9[9:0] : mw_fifo_upstream_ipreg_cval8[9:0];
assign mw_fifo_upstream_ipreg_nval9[9:0] = mw_fifo_upstream_iptemp_wena ? mw_fifo_upstream_iptemp_rena ? (mw_fifo_upstream_ipaddr_cval == 9) ? din : mw_fifo_upstream_ipreg_cval10[9:0]
    : (mw_fifo_upstream_ipaddr_cval == 8) ? din : mw_fifo_upstream_ipreg_cval9[9:0]
    : mw_fifo_upstream_iptemp_rena ? mw_fifo_upstream_ipreg_cval10[9:0] : mw_fifo_upstream_ipreg_cval9[9:0];
assign mw_fifo_upstream_ipreg_nval10[9:0] = mw_fifo_upstream_iptemp_wena ? mw_fifo_upstream_iptemp_rena ? (mw_fifo_upstream_ipaddr_cval == 10) ? din : mw_fifo_upstream_ipreg_cval11[9:0]
    : (mw_fifo_upstream_ipaddr_cval == 9) ? din : mw_fifo_upstream_ipreg_cval10[9:0]
    : mw_fifo_upstream_iptemp_rena ? mw_fifo_upstream_ipreg_cval11[9:0] : mw_fifo_upstream_ipreg_cval10[9:0];
assign mw_fifo_upstream_ipreg_nval11[9:0] = mw_fifo_upstream_iptemp_wena ? mw_fifo_upstream_iptemp_rena ? (mw_fifo_upstream_ipaddr_cval == 11) ? din : mw_fifo_upstream_ipreg_cval12[9:0]
    : (mw_fifo_upstream_ipaddr_cval == 10) ? din : mw_fifo_upstream_ipreg_cval11[9:0]
    : mw_fifo_upstream_iptemp_rena ? mw_fifo_upstream_ipreg_cval12[9:0] : mw_fifo_upstream_ipreg_cval11[9:0];
assign mw_fifo_upstream_ipreg_nval12[9:0] = mw_fifo_upstream_iptemp_wena ? mw_fifo_upstream_iptemp_rena ? (mw_fifo_upstream_ipaddr_cval == 12) ? din : mw_fifo_upstream_ipreg_cval13[9:0]
    : (mw_fifo_upstream_ipaddr_cval == 11) ? din : mw_fifo_upstream_ipreg_cval12[9:0]
    : mw_fifo_upstream_iptemp_rena ? mw_fifo_upstream_ipreg_cval13[9:0] : mw_fifo_upstream_ipreg_cval12[9:0];
assign mw_fifo_upstream_ipreg_nval13[9:0] = mw_fifo_upstream_iptemp_wena ? mw_fifo_upstream_iptemp_rena ? (mw_fifo_upstream_ipaddr_cval == 13) ? din : mw_fifo_upstream_ipreg_cval14[9:0]
    : (mw_fifo_upstream_ipaddr_cval == 12) ? din : mw_fifo_upstream_ipreg_cval13[9:0]
    : mw_fifo_upstream_iptemp_rena ? mw_fifo_upstream_ipreg_cval14[9:0] : mw_fifo_upstream_ipreg_cval13[9:0];
assign mw_fifo_upstream_ipreg_nval14[9:0] = mw_fifo_upstream_iptemp_wena ? mw_fifo_upstream_iptemp_rena ? (mw_fifo_upstream_ipaddr_cval == 14) ? din : mw_fifo_upstream_ipreg_cval15[9:0]
    : (mw_fifo_upstream_ipaddr_cval == 13) ? din : mw_fifo_upstream_ipreg_cval14[9:0]
    : mw_fifo_upstream_iptemp_rena ? mw_fifo_upstream_ipreg_cval15[9:0] : mw_fifo_upstream_ipreg_cval14[9:0];
assign mw_fifo_upstream_ipreg_nval15[9:0] = mw_fifo_upstream_iptemp_wena ? mw_fifo_upstream_iptemp_rena ? (mw_fifo_upstream_ipaddr_cval == 15) ? din : mw_fifo_upstream_ipreg_cval16[9:0]
    : (mw_fifo_upstream_ipaddr_cval == 14) ? din : mw_fifo_upstream_ipreg_cval15[9:0]
    : mw_fifo_upstream_iptemp_rena ? mw_fifo_upstream_ipreg_cval16[9:0] : mw_fifo_upstream_ipreg_cval15[9:0];
assign mw_fifo_upstream_ipreg_nval16[9:0] = mw_fifo_upstream_iptemp_wena ? mw_fifo_upstream_iptemp_rena ? (mw_fifo_upstream_ipaddr_cval == 16) ? din : mw_fifo_upstream_ipreg_cval17[9:0]
    : (mw_fifo_upstream_ipaddr_cval == 15) ? din : mw_fifo_upstream_ipreg_cval16[9:0]
    : mw_fifo_upstream_iptemp_rena ? mw_fifo_upstream_ipreg_cval17[9:0] : mw_fifo_upstream_ipreg_cval16[9:0];
assign mw_fifo_upstream_ipreg_nval17[9:0] = mw_fifo_upstream_iptemp_wena ? mw_fifo_upstream_iptemp_rena ? (mw_fifo_upstream_ipaddr_cval == 17) ? din : mw_fifo_upstream_ipreg_cval18[9:0]
    : (mw_fifo_upstream_ipaddr_cval == 16) ? din : mw_fifo_upstream_ipreg_cval17[9:0]
    : mw_fifo_upstream_iptemp_rena ? mw_fifo_upstream_ipreg_cval18[9:0] : mw_fifo_upstream_ipreg_cval17[9:0];
assign mw_fifo_upstream_ipreg_nval18[9:0] = mw_fifo_upstream_iptemp_wena ? mw_fifo_upstream_iptemp_rena ? (mw_fifo_upstream_ipaddr_cval == 18) ? din : mw_fifo_upstream_ipreg_cval19[9:0]
    : (mw_fifo_upstream_ipaddr_cval == 17) ? din : mw_fifo_upstream_ipreg_cval18[9:0]
    : mw_fifo_upstream_iptemp_rena ? mw_fifo_upstream_ipreg_cval19[9:0] : mw_fifo_upstream_ipreg_cval18[9:0];
assign mw_fifo_upstream_ipreg_nval19[9:0] = mw_fifo_upstream_iptemp_wena ? mw_fifo_upstream_iptemp_rena ? (mw_fifo_upstream_ipaddr_cval == 19) ? din : mw_fifo_upstream_ipreg_cval20[9:0]
    : (mw_fifo_upstream_ipaddr_cval == 18) ? din : mw_fifo_upstream_ipreg_cval19[9:0]
    : mw_fifo_upstream_iptemp_rena ? mw_fifo_upstream_ipreg_cval20[9:0] : mw_fifo_upstream_ipreg_cval19[9:0];
assign mw_fifo_upstream_ipreg_nval20[9:0] = mw_fifo_upstream_iptemp_wena ? mw_fifo_upstream_iptemp_rena ? mw_fifo_upstream_ipreg_cval20[9:0]
    : (mw_fifo_upstream_ipaddr_cval == 19) ? din : mw_fifo_upstream_ipreg_cval20[9:0]
    : mw_fifo_upstream_iptemp_rena ? mw_fifo_upstream_ipreg_cval20[9:0] : mw_fifo_upstream_ipreg_cval20[9:0];

endmodule // fifo_TXelink_wrap
// fifoTXelink_wrap
// fifoTXelink_wrap
