

================================================================
== Vitis HLS Report for 'MatMul'
================================================================
* Date:           Sun Jul  7 00:17:57 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        MatMul-Optimum
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.502 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  60.000 ns|  60.000 ns|    7|    7|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------+---------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                           |                                 |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                  Instance                 |              Module             |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-------------------------------------------+---------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_MatMul_Pipeline_VITIS_LOOP_10_1_fu_88  |MatMul_Pipeline_VITIS_LOOP_10_1  |        4|        4|  40.000 ns|  40.000 ns|    4|    4|       no|
        +-------------------------------------------+---------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        -|        -|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    12|        7|      215|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       20|    -|
|Register             |        -|     -|      132|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    12|      139|      235|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------+---------------------------------+---------+----+---+-----+-----+
    |                  Instance                 |              Module             | BRAM_18K| DSP| FF| LUT | URAM|
    +-------------------------------------------+---------------------------------+---------+----+---+-----+-----+
    |grp_MatMul_Pipeline_VITIS_LOOP_10_1_fu_88  |MatMul_Pipeline_VITIS_LOOP_10_1  |        0|  12|  7|  215|    0|
    +-------------------------------------------+---------------------------------+---------+----+---+-----+-----+
    |Total                                      |                                 |        0|  12|  7|  215|    0|
    +-------------------------------------------+---------------------------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  20|          4|    1|          4|
    +-----------+----+-----------+-----+-----------+
    |Total      |  20|          4|    1|          4|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------+----+----+-----+-----------+
    |                          Name                          | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------+----+----+-----+-----------+
    |B_0_load_1_reg_138                                      |  32|   0|   32|          0|
    |B_0_load_reg_128                                        |  32|   0|   32|          0|
    |B_1_load_1_reg_143                                      |  32|   0|   32|          0|
    |B_1_load_reg_133                                        |  32|   0|   32|          0|
    |ap_CS_fsm                                               |   3|   0|    3|          0|
    |grp_MatMul_Pipeline_VITIS_LOOP_10_1_fu_88_ap_start_reg  |   1|   0|    1|          0|
    +--------------------------------------------------------+----+----+-----+-----------+
    |Total                                                   | 132|   0|  132|          0|
    +--------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|        MatMul|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|        MatMul|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|        MatMul|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|        MatMul|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|        MatMul|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|        MatMul|  return value|
|A_0_address0  |  out|    1|   ap_memory|           A_0|         array|
|A_0_ce0       |  out|    1|   ap_memory|           A_0|         array|
|A_0_q0        |   in|   32|   ap_memory|           A_0|         array|
|A_1_address0  |  out|    1|   ap_memory|           A_1|         array|
|A_1_ce0       |  out|    1|   ap_memory|           A_1|         array|
|A_1_q0        |   in|   32|   ap_memory|           A_1|         array|
|B_0_address0  |  out|    1|   ap_memory|           B_0|         array|
|B_0_ce0       |  out|    1|   ap_memory|           B_0|         array|
|B_0_q0        |   in|   32|   ap_memory|           B_0|         array|
|B_0_address1  |  out|    1|   ap_memory|           B_0|         array|
|B_0_ce1       |  out|    1|   ap_memory|           B_0|         array|
|B_0_q1        |   in|   32|   ap_memory|           B_0|         array|
|B_1_address0  |  out|    1|   ap_memory|           B_1|         array|
|B_1_ce0       |  out|    1|   ap_memory|           B_1|         array|
|B_1_q0        |   in|   32|   ap_memory|           B_1|         array|
|B_1_address1  |  out|    1|   ap_memory|           B_1|         array|
|B_1_ce1       |  out|    1|   ap_memory|           B_1|         array|
|B_1_q1        |   in|   32|   ap_memory|           B_1|         array|
|y_0_address0  |  out|    1|   ap_memory|           y_0|         array|
|y_0_ce0       |  out|    1|   ap_memory|           y_0|         array|
|y_0_we0       |  out|    1|   ap_memory|           y_0|         array|
|y_0_d0        |  out|   32|   ap_memory|           y_0|         array|
|y_1_address0  |  out|    1|   ap_memory|           y_1|         array|
|y_1_ce0       |  out|    1|   ap_memory|           y_1|         array|
|y_1_we0       |  out|    1|   ap_memory|           y_1|         array|
|y_1_d0        |  out|   32|   ap_memory|           y_1|         array|
+--------------+-----+-----+------------+--------------+--------------+

