
airMouse-firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000035bc  080000bc  080000bc  000010bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000f4  08003678  08003678  00004678  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800376c  0800376c  0000500c  2**0
                  CONTENTS
  4 .ARM          00000008  0800376c  0800376c  0000476c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003774  08003774  0000500c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003774  08003774  00004774  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003778  08003778  00004778  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  0800377c  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000154  2000000c  08003788  0000500c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000160  08003788  00005160  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000500c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000bbba  00000000  00000000  00005034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001ec5  00000000  00000000  00010bee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000008b0  00000000  00000000  00012ab8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000006a4  00000000  00000000  00013368  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017e6a  00000000  00000000  00013a0c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000be2a  00000000  00000000  0002b876  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009618d  00000000  00000000  000376a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000cd82d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001e30  00000000  00000000  000cd870  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  000cf6a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	@ (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	@ (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	@ (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	2000000c 	.word	0x2000000c
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08003660 	.word	0x08003660

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	@ (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	@ (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	@ (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			@ (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000010 	.word	0x20000010
 8000100:	08003660 	.word	0x08003660

08000104 <strlen>:
 8000104:	2300      	movs	r3, #0
 8000106:	5cc2      	ldrb	r2, [r0, r3]
 8000108:	3301      	adds	r3, #1
 800010a:	2a00      	cmp	r2, #0
 800010c:	d1fb      	bne.n	8000106 <strlen+0x2>
 800010e:	1e58      	subs	r0, r3, #1
 8000110:	4770      	bx	lr
	...

08000114 <__udivsi3>:
 8000114:	2200      	movs	r2, #0
 8000116:	0843      	lsrs	r3, r0, #1
 8000118:	428b      	cmp	r3, r1
 800011a:	d374      	bcc.n	8000206 <__udivsi3+0xf2>
 800011c:	0903      	lsrs	r3, r0, #4
 800011e:	428b      	cmp	r3, r1
 8000120:	d35f      	bcc.n	80001e2 <__udivsi3+0xce>
 8000122:	0a03      	lsrs	r3, r0, #8
 8000124:	428b      	cmp	r3, r1
 8000126:	d344      	bcc.n	80001b2 <__udivsi3+0x9e>
 8000128:	0b03      	lsrs	r3, r0, #12
 800012a:	428b      	cmp	r3, r1
 800012c:	d328      	bcc.n	8000180 <__udivsi3+0x6c>
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d30d      	bcc.n	8000150 <__udivsi3+0x3c>
 8000134:	22ff      	movs	r2, #255	@ 0xff
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	ba12      	rev	r2, r2
 800013a:	0c03      	lsrs	r3, r0, #16
 800013c:	428b      	cmp	r3, r1
 800013e:	d302      	bcc.n	8000146 <__udivsi3+0x32>
 8000140:	1212      	asrs	r2, r2, #8
 8000142:	0209      	lsls	r1, r1, #8
 8000144:	d065      	beq.n	8000212 <__udivsi3+0xfe>
 8000146:	0b03      	lsrs	r3, r0, #12
 8000148:	428b      	cmp	r3, r1
 800014a:	d319      	bcc.n	8000180 <__udivsi3+0x6c>
 800014c:	e000      	b.n	8000150 <__udivsi3+0x3c>
 800014e:	0a09      	lsrs	r1, r1, #8
 8000150:	0bc3      	lsrs	r3, r0, #15
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x46>
 8000156:	03cb      	lsls	r3, r1, #15
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b83      	lsrs	r3, r0, #14
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x52>
 8000162:	038b      	lsls	r3, r1, #14
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b43      	lsrs	r3, r0, #13
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x5e>
 800016e:	034b      	lsls	r3, r1, #13
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b03      	lsrs	r3, r0, #12
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x6a>
 800017a:	030b      	lsls	r3, r1, #12
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0ac3      	lsrs	r3, r0, #11
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x76>
 8000186:	02cb      	lsls	r3, r1, #11
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a83      	lsrs	r3, r0, #10
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x82>
 8000192:	028b      	lsls	r3, r1, #10
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a43      	lsrs	r3, r0, #9
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x8e>
 800019e:	024b      	lsls	r3, r1, #9
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a03      	lsrs	r3, r0, #8
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x9a>
 80001aa:	020b      	lsls	r3, r1, #8
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	d2cd      	bcs.n	800014e <__udivsi3+0x3a>
 80001b2:	09c3      	lsrs	r3, r0, #7
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xa8>
 80001b8:	01cb      	lsls	r3, r1, #7
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0983      	lsrs	r3, r0, #6
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xb4>
 80001c4:	018b      	lsls	r3, r1, #6
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0943      	lsrs	r3, r0, #5
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xc0>
 80001d0:	014b      	lsls	r3, r1, #5
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0903      	lsrs	r3, r0, #4
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xcc>
 80001dc:	010b      	lsls	r3, r1, #4
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	08c3      	lsrs	r3, r0, #3
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xd8>
 80001e8:	00cb      	lsls	r3, r1, #3
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0883      	lsrs	r3, r0, #2
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xe4>
 80001f4:	008b      	lsls	r3, r1, #2
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	0843      	lsrs	r3, r0, #1
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xf0>
 8000200:	004b      	lsls	r3, r1, #1
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	1a41      	subs	r1, r0, r1
 8000208:	d200      	bcs.n	800020c <__udivsi3+0xf8>
 800020a:	4601      	mov	r1, r0
 800020c:	4152      	adcs	r2, r2
 800020e:	4610      	mov	r0, r2
 8000210:	4770      	bx	lr
 8000212:	e7ff      	b.n	8000214 <__udivsi3+0x100>
 8000214:	b501      	push	{r0, lr}
 8000216:	2000      	movs	r0, #0
 8000218:	f000 f8f0 	bl	80003fc <__aeabi_idiv0>
 800021c:	bd02      	pop	{r1, pc}
 800021e:	46c0      	nop			@ (mov r8, r8)

08000220 <__aeabi_uidivmod>:
 8000220:	2900      	cmp	r1, #0
 8000222:	d0f7      	beq.n	8000214 <__udivsi3+0x100>
 8000224:	e776      	b.n	8000114 <__udivsi3>
 8000226:	4770      	bx	lr

08000228 <__divsi3>:
 8000228:	4603      	mov	r3, r0
 800022a:	430b      	orrs	r3, r1
 800022c:	d47f      	bmi.n	800032e <__divsi3+0x106>
 800022e:	2200      	movs	r2, #0
 8000230:	0843      	lsrs	r3, r0, #1
 8000232:	428b      	cmp	r3, r1
 8000234:	d374      	bcc.n	8000320 <__divsi3+0xf8>
 8000236:	0903      	lsrs	r3, r0, #4
 8000238:	428b      	cmp	r3, r1
 800023a:	d35f      	bcc.n	80002fc <__divsi3+0xd4>
 800023c:	0a03      	lsrs	r3, r0, #8
 800023e:	428b      	cmp	r3, r1
 8000240:	d344      	bcc.n	80002cc <__divsi3+0xa4>
 8000242:	0b03      	lsrs	r3, r0, #12
 8000244:	428b      	cmp	r3, r1
 8000246:	d328      	bcc.n	800029a <__divsi3+0x72>
 8000248:	0c03      	lsrs	r3, r0, #16
 800024a:	428b      	cmp	r3, r1
 800024c:	d30d      	bcc.n	800026a <__divsi3+0x42>
 800024e:	22ff      	movs	r2, #255	@ 0xff
 8000250:	0209      	lsls	r1, r1, #8
 8000252:	ba12      	rev	r2, r2
 8000254:	0c03      	lsrs	r3, r0, #16
 8000256:	428b      	cmp	r3, r1
 8000258:	d302      	bcc.n	8000260 <__divsi3+0x38>
 800025a:	1212      	asrs	r2, r2, #8
 800025c:	0209      	lsls	r1, r1, #8
 800025e:	d065      	beq.n	800032c <__divsi3+0x104>
 8000260:	0b03      	lsrs	r3, r0, #12
 8000262:	428b      	cmp	r3, r1
 8000264:	d319      	bcc.n	800029a <__divsi3+0x72>
 8000266:	e000      	b.n	800026a <__divsi3+0x42>
 8000268:	0a09      	lsrs	r1, r1, #8
 800026a:	0bc3      	lsrs	r3, r0, #15
 800026c:	428b      	cmp	r3, r1
 800026e:	d301      	bcc.n	8000274 <__divsi3+0x4c>
 8000270:	03cb      	lsls	r3, r1, #15
 8000272:	1ac0      	subs	r0, r0, r3
 8000274:	4152      	adcs	r2, r2
 8000276:	0b83      	lsrs	r3, r0, #14
 8000278:	428b      	cmp	r3, r1
 800027a:	d301      	bcc.n	8000280 <__divsi3+0x58>
 800027c:	038b      	lsls	r3, r1, #14
 800027e:	1ac0      	subs	r0, r0, r3
 8000280:	4152      	adcs	r2, r2
 8000282:	0b43      	lsrs	r3, r0, #13
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x64>
 8000288:	034b      	lsls	r3, r1, #13
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0b03      	lsrs	r3, r0, #12
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x70>
 8000294:	030b      	lsls	r3, r1, #12
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0ac3      	lsrs	r3, r0, #11
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x7c>
 80002a0:	02cb      	lsls	r3, r1, #11
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0a83      	lsrs	r3, r0, #10
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x88>
 80002ac:	028b      	lsls	r3, r1, #10
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0a43      	lsrs	r3, r0, #9
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0x94>
 80002b8:	024b      	lsls	r3, r1, #9
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	0a03      	lsrs	r3, r0, #8
 80002c0:	428b      	cmp	r3, r1
 80002c2:	d301      	bcc.n	80002c8 <__divsi3+0xa0>
 80002c4:	020b      	lsls	r3, r1, #8
 80002c6:	1ac0      	subs	r0, r0, r3
 80002c8:	4152      	adcs	r2, r2
 80002ca:	d2cd      	bcs.n	8000268 <__divsi3+0x40>
 80002cc:	09c3      	lsrs	r3, r0, #7
 80002ce:	428b      	cmp	r3, r1
 80002d0:	d301      	bcc.n	80002d6 <__divsi3+0xae>
 80002d2:	01cb      	lsls	r3, r1, #7
 80002d4:	1ac0      	subs	r0, r0, r3
 80002d6:	4152      	adcs	r2, r2
 80002d8:	0983      	lsrs	r3, r0, #6
 80002da:	428b      	cmp	r3, r1
 80002dc:	d301      	bcc.n	80002e2 <__divsi3+0xba>
 80002de:	018b      	lsls	r3, r1, #6
 80002e0:	1ac0      	subs	r0, r0, r3
 80002e2:	4152      	adcs	r2, r2
 80002e4:	0943      	lsrs	r3, r0, #5
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xc6>
 80002ea:	014b      	lsls	r3, r1, #5
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	0903      	lsrs	r3, r0, #4
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xd2>
 80002f6:	010b      	lsls	r3, r1, #4
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	08c3      	lsrs	r3, r0, #3
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xde>
 8000302:	00cb      	lsls	r3, r1, #3
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0883      	lsrs	r3, r0, #2
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xea>
 800030e:	008b      	lsls	r3, r1, #2
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	0843      	lsrs	r3, r0, #1
 8000316:	428b      	cmp	r3, r1
 8000318:	d301      	bcc.n	800031e <__divsi3+0xf6>
 800031a:	004b      	lsls	r3, r1, #1
 800031c:	1ac0      	subs	r0, r0, r3
 800031e:	4152      	adcs	r2, r2
 8000320:	1a41      	subs	r1, r0, r1
 8000322:	d200      	bcs.n	8000326 <__divsi3+0xfe>
 8000324:	4601      	mov	r1, r0
 8000326:	4152      	adcs	r2, r2
 8000328:	4610      	mov	r0, r2
 800032a:	4770      	bx	lr
 800032c:	e05d      	b.n	80003ea <__divsi3+0x1c2>
 800032e:	0fca      	lsrs	r2, r1, #31
 8000330:	d000      	beq.n	8000334 <__divsi3+0x10c>
 8000332:	4249      	negs	r1, r1
 8000334:	1003      	asrs	r3, r0, #32
 8000336:	d300      	bcc.n	800033a <__divsi3+0x112>
 8000338:	4240      	negs	r0, r0
 800033a:	4053      	eors	r3, r2
 800033c:	2200      	movs	r2, #0
 800033e:	469c      	mov	ip, r3
 8000340:	0903      	lsrs	r3, r0, #4
 8000342:	428b      	cmp	r3, r1
 8000344:	d32d      	bcc.n	80003a2 <__divsi3+0x17a>
 8000346:	0a03      	lsrs	r3, r0, #8
 8000348:	428b      	cmp	r3, r1
 800034a:	d312      	bcc.n	8000372 <__divsi3+0x14a>
 800034c:	22fc      	movs	r2, #252	@ 0xfc
 800034e:	0189      	lsls	r1, r1, #6
 8000350:	ba12      	rev	r2, r2
 8000352:	0a03      	lsrs	r3, r0, #8
 8000354:	428b      	cmp	r3, r1
 8000356:	d30c      	bcc.n	8000372 <__divsi3+0x14a>
 8000358:	0189      	lsls	r1, r1, #6
 800035a:	1192      	asrs	r2, r2, #6
 800035c:	428b      	cmp	r3, r1
 800035e:	d308      	bcc.n	8000372 <__divsi3+0x14a>
 8000360:	0189      	lsls	r1, r1, #6
 8000362:	1192      	asrs	r2, r2, #6
 8000364:	428b      	cmp	r3, r1
 8000366:	d304      	bcc.n	8000372 <__divsi3+0x14a>
 8000368:	0189      	lsls	r1, r1, #6
 800036a:	d03a      	beq.n	80003e2 <__divsi3+0x1ba>
 800036c:	1192      	asrs	r2, r2, #6
 800036e:	e000      	b.n	8000372 <__divsi3+0x14a>
 8000370:	0989      	lsrs	r1, r1, #6
 8000372:	09c3      	lsrs	r3, r0, #7
 8000374:	428b      	cmp	r3, r1
 8000376:	d301      	bcc.n	800037c <__divsi3+0x154>
 8000378:	01cb      	lsls	r3, r1, #7
 800037a:	1ac0      	subs	r0, r0, r3
 800037c:	4152      	adcs	r2, r2
 800037e:	0983      	lsrs	r3, r0, #6
 8000380:	428b      	cmp	r3, r1
 8000382:	d301      	bcc.n	8000388 <__divsi3+0x160>
 8000384:	018b      	lsls	r3, r1, #6
 8000386:	1ac0      	subs	r0, r0, r3
 8000388:	4152      	adcs	r2, r2
 800038a:	0943      	lsrs	r3, r0, #5
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x16c>
 8000390:	014b      	lsls	r3, r1, #5
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	0903      	lsrs	r3, r0, #4
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x178>
 800039c:	010b      	lsls	r3, r1, #4
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	08c3      	lsrs	r3, r0, #3
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x184>
 80003a8:	00cb      	lsls	r3, r1, #3
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	0883      	lsrs	r3, r0, #2
 80003b0:	428b      	cmp	r3, r1
 80003b2:	d301      	bcc.n	80003b8 <__divsi3+0x190>
 80003b4:	008b      	lsls	r3, r1, #2
 80003b6:	1ac0      	subs	r0, r0, r3
 80003b8:	4152      	adcs	r2, r2
 80003ba:	d2d9      	bcs.n	8000370 <__divsi3+0x148>
 80003bc:	0843      	lsrs	r3, r0, #1
 80003be:	428b      	cmp	r3, r1
 80003c0:	d301      	bcc.n	80003c6 <__divsi3+0x19e>
 80003c2:	004b      	lsls	r3, r1, #1
 80003c4:	1ac0      	subs	r0, r0, r3
 80003c6:	4152      	adcs	r2, r2
 80003c8:	1a41      	subs	r1, r0, r1
 80003ca:	d200      	bcs.n	80003ce <__divsi3+0x1a6>
 80003cc:	4601      	mov	r1, r0
 80003ce:	4663      	mov	r3, ip
 80003d0:	4152      	adcs	r2, r2
 80003d2:	105b      	asrs	r3, r3, #1
 80003d4:	4610      	mov	r0, r2
 80003d6:	d301      	bcc.n	80003dc <__divsi3+0x1b4>
 80003d8:	4240      	negs	r0, r0
 80003da:	2b00      	cmp	r3, #0
 80003dc:	d500      	bpl.n	80003e0 <__divsi3+0x1b8>
 80003de:	4249      	negs	r1, r1
 80003e0:	4770      	bx	lr
 80003e2:	4663      	mov	r3, ip
 80003e4:	105b      	asrs	r3, r3, #1
 80003e6:	d300      	bcc.n	80003ea <__divsi3+0x1c2>
 80003e8:	4240      	negs	r0, r0
 80003ea:	b501      	push	{r0, lr}
 80003ec:	2000      	movs	r0, #0
 80003ee:	f000 f805 	bl	80003fc <__aeabi_idiv0>
 80003f2:	bd02      	pop	{r1, pc}

080003f4 <__aeabi_idivmod>:
 80003f4:	2900      	cmp	r1, #0
 80003f6:	d0f8      	beq.n	80003ea <__divsi3+0x1c2>
 80003f8:	e716      	b.n	8000228 <__divsi3>
 80003fa:	4770      	bx	lr

080003fc <__aeabi_idiv0>:
 80003fc:	4770      	bx	lr
 80003fe:	46c0      	nop			@ (mov r8, r8)

08000400 <__aeabi_uldivmod>:
 8000400:	2b00      	cmp	r3, #0
 8000402:	d111      	bne.n	8000428 <__aeabi_uldivmod+0x28>
 8000404:	2a00      	cmp	r2, #0
 8000406:	d10f      	bne.n	8000428 <__aeabi_uldivmod+0x28>
 8000408:	2900      	cmp	r1, #0
 800040a:	d100      	bne.n	800040e <__aeabi_uldivmod+0xe>
 800040c:	2800      	cmp	r0, #0
 800040e:	d002      	beq.n	8000416 <__aeabi_uldivmod+0x16>
 8000410:	2100      	movs	r1, #0
 8000412:	43c9      	mvns	r1, r1
 8000414:	0008      	movs	r0, r1
 8000416:	b407      	push	{r0, r1, r2}
 8000418:	4802      	ldr	r0, [pc, #8]	@ (8000424 <__aeabi_uldivmod+0x24>)
 800041a:	a102      	add	r1, pc, #8	@ (adr r1, 8000424 <__aeabi_uldivmod+0x24>)
 800041c:	1840      	adds	r0, r0, r1
 800041e:	9002      	str	r0, [sp, #8]
 8000420:	bd03      	pop	{r0, r1, pc}
 8000422:	46c0      	nop			@ (mov r8, r8)
 8000424:	ffffffd9 	.word	0xffffffd9
 8000428:	b403      	push	{r0, r1}
 800042a:	4668      	mov	r0, sp
 800042c:	b501      	push	{r0, lr}
 800042e:	9802      	ldr	r0, [sp, #8]
 8000430:	f000 f806 	bl	8000440 <__udivmoddi4>
 8000434:	9b01      	ldr	r3, [sp, #4]
 8000436:	469e      	mov	lr, r3
 8000438:	b002      	add	sp, #8
 800043a:	bc0c      	pop	{r2, r3}
 800043c:	4770      	bx	lr
 800043e:	46c0      	nop			@ (mov r8, r8)

08000440 <__udivmoddi4>:
 8000440:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000442:	4657      	mov	r7, sl
 8000444:	464e      	mov	r6, r9
 8000446:	4645      	mov	r5, r8
 8000448:	46de      	mov	lr, fp
 800044a:	b5e0      	push	{r5, r6, r7, lr}
 800044c:	0004      	movs	r4, r0
 800044e:	000d      	movs	r5, r1
 8000450:	4692      	mov	sl, r2
 8000452:	4699      	mov	r9, r3
 8000454:	b083      	sub	sp, #12
 8000456:	428b      	cmp	r3, r1
 8000458:	d830      	bhi.n	80004bc <__udivmoddi4+0x7c>
 800045a:	d02d      	beq.n	80004b8 <__udivmoddi4+0x78>
 800045c:	4649      	mov	r1, r9
 800045e:	4650      	mov	r0, sl
 8000460:	f000 f8ba 	bl	80005d8 <__clzdi2>
 8000464:	0029      	movs	r1, r5
 8000466:	0006      	movs	r6, r0
 8000468:	0020      	movs	r0, r4
 800046a:	f000 f8b5 	bl	80005d8 <__clzdi2>
 800046e:	1a33      	subs	r3, r6, r0
 8000470:	4698      	mov	r8, r3
 8000472:	3b20      	subs	r3, #32
 8000474:	d434      	bmi.n	80004e0 <__udivmoddi4+0xa0>
 8000476:	469b      	mov	fp, r3
 8000478:	4653      	mov	r3, sl
 800047a:	465a      	mov	r2, fp
 800047c:	4093      	lsls	r3, r2
 800047e:	4642      	mov	r2, r8
 8000480:	001f      	movs	r7, r3
 8000482:	4653      	mov	r3, sl
 8000484:	4093      	lsls	r3, r2
 8000486:	001e      	movs	r6, r3
 8000488:	42af      	cmp	r7, r5
 800048a:	d83b      	bhi.n	8000504 <__udivmoddi4+0xc4>
 800048c:	42af      	cmp	r7, r5
 800048e:	d100      	bne.n	8000492 <__udivmoddi4+0x52>
 8000490:	e079      	b.n	8000586 <__udivmoddi4+0x146>
 8000492:	465b      	mov	r3, fp
 8000494:	1ba4      	subs	r4, r4, r6
 8000496:	41bd      	sbcs	r5, r7
 8000498:	2b00      	cmp	r3, #0
 800049a:	da00      	bge.n	800049e <__udivmoddi4+0x5e>
 800049c:	e076      	b.n	800058c <__udivmoddi4+0x14c>
 800049e:	2200      	movs	r2, #0
 80004a0:	2300      	movs	r3, #0
 80004a2:	9200      	str	r2, [sp, #0]
 80004a4:	9301      	str	r3, [sp, #4]
 80004a6:	2301      	movs	r3, #1
 80004a8:	465a      	mov	r2, fp
 80004aa:	4093      	lsls	r3, r2
 80004ac:	9301      	str	r3, [sp, #4]
 80004ae:	2301      	movs	r3, #1
 80004b0:	4642      	mov	r2, r8
 80004b2:	4093      	lsls	r3, r2
 80004b4:	9300      	str	r3, [sp, #0]
 80004b6:	e029      	b.n	800050c <__udivmoddi4+0xcc>
 80004b8:	4282      	cmp	r2, r0
 80004ba:	d9cf      	bls.n	800045c <__udivmoddi4+0x1c>
 80004bc:	2200      	movs	r2, #0
 80004be:	2300      	movs	r3, #0
 80004c0:	9200      	str	r2, [sp, #0]
 80004c2:	9301      	str	r3, [sp, #4]
 80004c4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80004c6:	2b00      	cmp	r3, #0
 80004c8:	d001      	beq.n	80004ce <__udivmoddi4+0x8e>
 80004ca:	601c      	str	r4, [r3, #0]
 80004cc:	605d      	str	r5, [r3, #4]
 80004ce:	9800      	ldr	r0, [sp, #0]
 80004d0:	9901      	ldr	r1, [sp, #4]
 80004d2:	b003      	add	sp, #12
 80004d4:	bcf0      	pop	{r4, r5, r6, r7}
 80004d6:	46bb      	mov	fp, r7
 80004d8:	46b2      	mov	sl, r6
 80004da:	46a9      	mov	r9, r5
 80004dc:	46a0      	mov	r8, r4
 80004de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004e0:	4642      	mov	r2, r8
 80004e2:	469b      	mov	fp, r3
 80004e4:	2320      	movs	r3, #32
 80004e6:	1a9b      	subs	r3, r3, r2
 80004e8:	4652      	mov	r2, sl
 80004ea:	40da      	lsrs	r2, r3
 80004ec:	4641      	mov	r1, r8
 80004ee:	0013      	movs	r3, r2
 80004f0:	464a      	mov	r2, r9
 80004f2:	408a      	lsls	r2, r1
 80004f4:	0017      	movs	r7, r2
 80004f6:	4642      	mov	r2, r8
 80004f8:	431f      	orrs	r7, r3
 80004fa:	4653      	mov	r3, sl
 80004fc:	4093      	lsls	r3, r2
 80004fe:	001e      	movs	r6, r3
 8000500:	42af      	cmp	r7, r5
 8000502:	d9c3      	bls.n	800048c <__udivmoddi4+0x4c>
 8000504:	2200      	movs	r2, #0
 8000506:	2300      	movs	r3, #0
 8000508:	9200      	str	r2, [sp, #0]
 800050a:	9301      	str	r3, [sp, #4]
 800050c:	4643      	mov	r3, r8
 800050e:	2b00      	cmp	r3, #0
 8000510:	d0d8      	beq.n	80004c4 <__udivmoddi4+0x84>
 8000512:	07fb      	lsls	r3, r7, #31
 8000514:	0872      	lsrs	r2, r6, #1
 8000516:	431a      	orrs	r2, r3
 8000518:	4646      	mov	r6, r8
 800051a:	087b      	lsrs	r3, r7, #1
 800051c:	e00e      	b.n	800053c <__udivmoddi4+0xfc>
 800051e:	42ab      	cmp	r3, r5
 8000520:	d101      	bne.n	8000526 <__udivmoddi4+0xe6>
 8000522:	42a2      	cmp	r2, r4
 8000524:	d80c      	bhi.n	8000540 <__udivmoddi4+0x100>
 8000526:	1aa4      	subs	r4, r4, r2
 8000528:	419d      	sbcs	r5, r3
 800052a:	2001      	movs	r0, #1
 800052c:	1924      	adds	r4, r4, r4
 800052e:	416d      	adcs	r5, r5
 8000530:	2100      	movs	r1, #0
 8000532:	3e01      	subs	r6, #1
 8000534:	1824      	adds	r4, r4, r0
 8000536:	414d      	adcs	r5, r1
 8000538:	2e00      	cmp	r6, #0
 800053a:	d006      	beq.n	800054a <__udivmoddi4+0x10a>
 800053c:	42ab      	cmp	r3, r5
 800053e:	d9ee      	bls.n	800051e <__udivmoddi4+0xde>
 8000540:	3e01      	subs	r6, #1
 8000542:	1924      	adds	r4, r4, r4
 8000544:	416d      	adcs	r5, r5
 8000546:	2e00      	cmp	r6, #0
 8000548:	d1f8      	bne.n	800053c <__udivmoddi4+0xfc>
 800054a:	9800      	ldr	r0, [sp, #0]
 800054c:	9901      	ldr	r1, [sp, #4]
 800054e:	465b      	mov	r3, fp
 8000550:	1900      	adds	r0, r0, r4
 8000552:	4169      	adcs	r1, r5
 8000554:	2b00      	cmp	r3, #0
 8000556:	db24      	blt.n	80005a2 <__udivmoddi4+0x162>
 8000558:	002b      	movs	r3, r5
 800055a:	465a      	mov	r2, fp
 800055c:	4644      	mov	r4, r8
 800055e:	40d3      	lsrs	r3, r2
 8000560:	002a      	movs	r2, r5
 8000562:	40e2      	lsrs	r2, r4
 8000564:	001c      	movs	r4, r3
 8000566:	465b      	mov	r3, fp
 8000568:	0015      	movs	r5, r2
 800056a:	2b00      	cmp	r3, #0
 800056c:	db2a      	blt.n	80005c4 <__udivmoddi4+0x184>
 800056e:	0026      	movs	r6, r4
 8000570:	409e      	lsls	r6, r3
 8000572:	0033      	movs	r3, r6
 8000574:	0026      	movs	r6, r4
 8000576:	4647      	mov	r7, r8
 8000578:	40be      	lsls	r6, r7
 800057a:	0032      	movs	r2, r6
 800057c:	1a80      	subs	r0, r0, r2
 800057e:	4199      	sbcs	r1, r3
 8000580:	9000      	str	r0, [sp, #0]
 8000582:	9101      	str	r1, [sp, #4]
 8000584:	e79e      	b.n	80004c4 <__udivmoddi4+0x84>
 8000586:	42a3      	cmp	r3, r4
 8000588:	d8bc      	bhi.n	8000504 <__udivmoddi4+0xc4>
 800058a:	e782      	b.n	8000492 <__udivmoddi4+0x52>
 800058c:	4642      	mov	r2, r8
 800058e:	2320      	movs	r3, #32
 8000590:	2100      	movs	r1, #0
 8000592:	1a9b      	subs	r3, r3, r2
 8000594:	2200      	movs	r2, #0
 8000596:	9100      	str	r1, [sp, #0]
 8000598:	9201      	str	r2, [sp, #4]
 800059a:	2201      	movs	r2, #1
 800059c:	40da      	lsrs	r2, r3
 800059e:	9201      	str	r2, [sp, #4]
 80005a0:	e785      	b.n	80004ae <__udivmoddi4+0x6e>
 80005a2:	4642      	mov	r2, r8
 80005a4:	2320      	movs	r3, #32
 80005a6:	1a9b      	subs	r3, r3, r2
 80005a8:	002a      	movs	r2, r5
 80005aa:	4646      	mov	r6, r8
 80005ac:	409a      	lsls	r2, r3
 80005ae:	0023      	movs	r3, r4
 80005b0:	40f3      	lsrs	r3, r6
 80005b2:	4644      	mov	r4, r8
 80005b4:	4313      	orrs	r3, r2
 80005b6:	002a      	movs	r2, r5
 80005b8:	40e2      	lsrs	r2, r4
 80005ba:	001c      	movs	r4, r3
 80005bc:	465b      	mov	r3, fp
 80005be:	0015      	movs	r5, r2
 80005c0:	2b00      	cmp	r3, #0
 80005c2:	dad4      	bge.n	800056e <__udivmoddi4+0x12e>
 80005c4:	4642      	mov	r2, r8
 80005c6:	002f      	movs	r7, r5
 80005c8:	2320      	movs	r3, #32
 80005ca:	0026      	movs	r6, r4
 80005cc:	4097      	lsls	r7, r2
 80005ce:	1a9b      	subs	r3, r3, r2
 80005d0:	40de      	lsrs	r6, r3
 80005d2:	003b      	movs	r3, r7
 80005d4:	4333      	orrs	r3, r6
 80005d6:	e7cd      	b.n	8000574 <__udivmoddi4+0x134>

080005d8 <__clzdi2>:
 80005d8:	b510      	push	{r4, lr}
 80005da:	2900      	cmp	r1, #0
 80005dc:	d103      	bne.n	80005e6 <__clzdi2+0xe>
 80005de:	f000 f807 	bl	80005f0 <__clzsi2>
 80005e2:	3020      	adds	r0, #32
 80005e4:	e002      	b.n	80005ec <__clzdi2+0x14>
 80005e6:	0008      	movs	r0, r1
 80005e8:	f000 f802 	bl	80005f0 <__clzsi2>
 80005ec:	bd10      	pop	{r4, pc}
 80005ee:	46c0      	nop			@ (mov r8, r8)

080005f0 <__clzsi2>:
 80005f0:	211c      	movs	r1, #28
 80005f2:	2301      	movs	r3, #1
 80005f4:	041b      	lsls	r3, r3, #16
 80005f6:	4298      	cmp	r0, r3
 80005f8:	d301      	bcc.n	80005fe <__clzsi2+0xe>
 80005fa:	0c00      	lsrs	r0, r0, #16
 80005fc:	3910      	subs	r1, #16
 80005fe:	0a1b      	lsrs	r3, r3, #8
 8000600:	4298      	cmp	r0, r3
 8000602:	d301      	bcc.n	8000608 <__clzsi2+0x18>
 8000604:	0a00      	lsrs	r0, r0, #8
 8000606:	3908      	subs	r1, #8
 8000608:	091b      	lsrs	r3, r3, #4
 800060a:	4298      	cmp	r0, r3
 800060c:	d301      	bcc.n	8000612 <__clzsi2+0x22>
 800060e:	0900      	lsrs	r0, r0, #4
 8000610:	3904      	subs	r1, #4
 8000612:	a202      	add	r2, pc, #8	@ (adr r2, 800061c <__clzsi2+0x2c>)
 8000614:	5c10      	ldrb	r0, [r2, r0]
 8000616:	1840      	adds	r0, r0, r1
 8000618:	4770      	bx	lr
 800061a:	46c0      	nop			@ (mov r8, r8)
 800061c:	02020304 	.word	0x02020304
 8000620:	01010101 	.word	0x01010101
	...

0800062c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800062c:	b580      	push	{r7, lr}
 800062e:	b082      	sub	sp, #8
 8000630:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000632:	1dfb      	adds	r3, r7, #7
 8000634:	2200      	movs	r2, #0
 8000636:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000638:	4b0b      	ldr	r3, [pc, #44]	@ (8000668 <HAL_Init+0x3c>)
 800063a:	681a      	ldr	r2, [r3, #0]
 800063c:	4b0a      	ldr	r3, [pc, #40]	@ (8000668 <HAL_Init+0x3c>)
 800063e:	2180      	movs	r1, #128	@ 0x80
 8000640:	0049      	lsls	r1, r1, #1
 8000642:	430a      	orrs	r2, r1
 8000644:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000646:	2003      	movs	r0, #3
 8000648:	f000 f810 	bl	800066c <HAL_InitTick>
 800064c:	1e03      	subs	r3, r0, #0
 800064e:	d003      	beq.n	8000658 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000650:	1dfb      	adds	r3, r7, #7
 8000652:	2201      	movs	r2, #1
 8000654:	701a      	strb	r2, [r3, #0]
 8000656:	e001      	b.n	800065c <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8000658:	f002 fdca 	bl	80031f0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800065c:	1dfb      	adds	r3, r7, #7
 800065e:	781b      	ldrb	r3, [r3, #0]
}
 8000660:	0018      	movs	r0, r3
 8000662:	46bd      	mov	sp, r7
 8000664:	b002      	add	sp, #8
 8000666:	bd80      	pop	{r7, pc}
 8000668:	40022000 	.word	0x40022000

0800066c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800066c:	b590      	push	{r4, r7, lr}
 800066e:	b085      	sub	sp, #20
 8000670:	af00      	add	r7, sp, #0
 8000672:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000674:	230f      	movs	r3, #15
 8000676:	18fb      	adds	r3, r7, r3
 8000678:	2200      	movs	r2, #0
 800067a:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 800067c:	4b1d      	ldr	r3, [pc, #116]	@ (80006f4 <HAL_InitTick+0x88>)
 800067e:	781b      	ldrb	r3, [r3, #0]
 8000680:	2b00      	cmp	r3, #0
 8000682:	d02b      	beq.n	80006dc <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8000684:	4b1c      	ldr	r3, [pc, #112]	@ (80006f8 <HAL_InitTick+0x8c>)
 8000686:	681c      	ldr	r4, [r3, #0]
 8000688:	4b1a      	ldr	r3, [pc, #104]	@ (80006f4 <HAL_InitTick+0x88>)
 800068a:	781b      	ldrb	r3, [r3, #0]
 800068c:	0019      	movs	r1, r3
 800068e:	23fa      	movs	r3, #250	@ 0xfa
 8000690:	0098      	lsls	r0, r3, #2
 8000692:	f7ff fd3f 	bl	8000114 <__udivsi3>
 8000696:	0003      	movs	r3, r0
 8000698:	0019      	movs	r1, r3
 800069a:	0020      	movs	r0, r4
 800069c:	f7ff fd3a 	bl	8000114 <__udivsi3>
 80006a0:	0003      	movs	r3, r0
 80006a2:	0018      	movs	r0, r3
 80006a4:	f000 f913 	bl	80008ce <HAL_SYSTICK_Config>
 80006a8:	1e03      	subs	r3, r0, #0
 80006aa:	d112      	bne.n	80006d2 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80006ac:	687b      	ldr	r3, [r7, #4]
 80006ae:	2b03      	cmp	r3, #3
 80006b0:	d80a      	bhi.n	80006c8 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80006b2:	6879      	ldr	r1, [r7, #4]
 80006b4:	2301      	movs	r3, #1
 80006b6:	425b      	negs	r3, r3
 80006b8:	2200      	movs	r2, #0
 80006ba:	0018      	movs	r0, r3
 80006bc:	f000 f8f2 	bl	80008a4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80006c0:	4b0e      	ldr	r3, [pc, #56]	@ (80006fc <HAL_InitTick+0x90>)
 80006c2:	687a      	ldr	r2, [r7, #4]
 80006c4:	601a      	str	r2, [r3, #0]
 80006c6:	e00d      	b.n	80006e4 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 80006c8:	230f      	movs	r3, #15
 80006ca:	18fb      	adds	r3, r7, r3
 80006cc:	2201      	movs	r2, #1
 80006ce:	701a      	strb	r2, [r3, #0]
 80006d0:	e008      	b.n	80006e4 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 80006d2:	230f      	movs	r3, #15
 80006d4:	18fb      	adds	r3, r7, r3
 80006d6:	2201      	movs	r2, #1
 80006d8:	701a      	strb	r2, [r3, #0]
 80006da:	e003      	b.n	80006e4 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 80006dc:	230f      	movs	r3, #15
 80006de:	18fb      	adds	r3, r7, r3
 80006e0:	2201      	movs	r2, #1
 80006e2:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 80006e4:	230f      	movs	r3, #15
 80006e6:	18fb      	adds	r3, r7, r3
 80006e8:	781b      	ldrb	r3, [r3, #0]
}
 80006ea:	0018      	movs	r0, r3
 80006ec:	46bd      	mov	sp, r7
 80006ee:	b005      	add	sp, #20
 80006f0:	bd90      	pop	{r4, r7, pc}
 80006f2:	46c0      	nop			@ (mov r8, r8)
 80006f4:	20000004 	.word	0x20000004
 80006f8:	20000008 	.word	0x20000008
 80006fc:	20000000 	.word	0x20000000

08000700 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000700:	b580      	push	{r7, lr}
 8000702:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000704:	4b05      	ldr	r3, [pc, #20]	@ (800071c <HAL_IncTick+0x1c>)
 8000706:	781b      	ldrb	r3, [r3, #0]
 8000708:	001a      	movs	r2, r3
 800070a:	4b05      	ldr	r3, [pc, #20]	@ (8000720 <HAL_IncTick+0x20>)
 800070c:	681b      	ldr	r3, [r3, #0]
 800070e:	18d2      	adds	r2, r2, r3
 8000710:	4b03      	ldr	r3, [pc, #12]	@ (8000720 <HAL_IncTick+0x20>)
 8000712:	601a      	str	r2, [r3, #0]
}
 8000714:	46c0      	nop			@ (mov r8, r8)
 8000716:	46bd      	mov	sp, r7
 8000718:	bd80      	pop	{r7, pc}
 800071a:	46c0      	nop			@ (mov r8, r8)
 800071c:	20000004 	.word	0x20000004
 8000720:	20000028 	.word	0x20000028

08000724 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000724:	b580      	push	{r7, lr}
 8000726:	af00      	add	r7, sp, #0
  return uwTick;
 8000728:	4b02      	ldr	r3, [pc, #8]	@ (8000734 <HAL_GetTick+0x10>)
 800072a:	681b      	ldr	r3, [r3, #0]
}
 800072c:	0018      	movs	r0, r3
 800072e:	46bd      	mov	sp, r7
 8000730:	bd80      	pop	{r7, pc}
 8000732:	46c0      	nop			@ (mov r8, r8)
 8000734:	20000028 	.word	0x20000028

08000738 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000738:	b580      	push	{r7, lr}
 800073a:	b084      	sub	sp, #16
 800073c:	af00      	add	r7, sp, #0
 800073e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000740:	f7ff fff0 	bl	8000724 <HAL_GetTick>
 8000744:	0003      	movs	r3, r0
 8000746:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000748:	687b      	ldr	r3, [r7, #4]
 800074a:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800074c:	68fb      	ldr	r3, [r7, #12]
 800074e:	3301      	adds	r3, #1
 8000750:	d005      	beq.n	800075e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000752:	4b0a      	ldr	r3, [pc, #40]	@ (800077c <HAL_Delay+0x44>)
 8000754:	781b      	ldrb	r3, [r3, #0]
 8000756:	001a      	movs	r2, r3
 8000758:	68fb      	ldr	r3, [r7, #12]
 800075a:	189b      	adds	r3, r3, r2
 800075c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800075e:	46c0      	nop			@ (mov r8, r8)
 8000760:	f7ff ffe0 	bl	8000724 <HAL_GetTick>
 8000764:	0002      	movs	r2, r0
 8000766:	68bb      	ldr	r3, [r7, #8]
 8000768:	1ad3      	subs	r3, r2, r3
 800076a:	68fa      	ldr	r2, [r7, #12]
 800076c:	429a      	cmp	r2, r3
 800076e:	d8f7      	bhi.n	8000760 <HAL_Delay+0x28>
  {
  }
}
 8000770:	46c0      	nop			@ (mov r8, r8)
 8000772:	46c0      	nop			@ (mov r8, r8)
 8000774:	46bd      	mov	sp, r7
 8000776:	b004      	add	sp, #16
 8000778:	bd80      	pop	{r7, pc}
 800077a:	46c0      	nop			@ (mov r8, r8)
 800077c:	20000004 	.word	0x20000004

08000780 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000780:	b590      	push	{r4, r7, lr}
 8000782:	b083      	sub	sp, #12
 8000784:	af00      	add	r7, sp, #0
 8000786:	0002      	movs	r2, r0
 8000788:	6039      	str	r1, [r7, #0]
 800078a:	1dfb      	adds	r3, r7, #7
 800078c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800078e:	1dfb      	adds	r3, r7, #7
 8000790:	781b      	ldrb	r3, [r3, #0]
 8000792:	2b7f      	cmp	r3, #127	@ 0x7f
 8000794:	d828      	bhi.n	80007e8 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000796:	4a2f      	ldr	r2, [pc, #188]	@ (8000854 <__NVIC_SetPriority+0xd4>)
 8000798:	1dfb      	adds	r3, r7, #7
 800079a:	781b      	ldrb	r3, [r3, #0]
 800079c:	b25b      	sxtb	r3, r3
 800079e:	089b      	lsrs	r3, r3, #2
 80007a0:	33c0      	adds	r3, #192	@ 0xc0
 80007a2:	009b      	lsls	r3, r3, #2
 80007a4:	589b      	ldr	r3, [r3, r2]
 80007a6:	1dfa      	adds	r2, r7, #7
 80007a8:	7812      	ldrb	r2, [r2, #0]
 80007aa:	0011      	movs	r1, r2
 80007ac:	2203      	movs	r2, #3
 80007ae:	400a      	ands	r2, r1
 80007b0:	00d2      	lsls	r2, r2, #3
 80007b2:	21ff      	movs	r1, #255	@ 0xff
 80007b4:	4091      	lsls	r1, r2
 80007b6:	000a      	movs	r2, r1
 80007b8:	43d2      	mvns	r2, r2
 80007ba:	401a      	ands	r2, r3
 80007bc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80007be:	683b      	ldr	r3, [r7, #0]
 80007c0:	019b      	lsls	r3, r3, #6
 80007c2:	22ff      	movs	r2, #255	@ 0xff
 80007c4:	401a      	ands	r2, r3
 80007c6:	1dfb      	adds	r3, r7, #7
 80007c8:	781b      	ldrb	r3, [r3, #0]
 80007ca:	0018      	movs	r0, r3
 80007cc:	2303      	movs	r3, #3
 80007ce:	4003      	ands	r3, r0
 80007d0:	00db      	lsls	r3, r3, #3
 80007d2:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80007d4:	481f      	ldr	r0, [pc, #124]	@ (8000854 <__NVIC_SetPriority+0xd4>)
 80007d6:	1dfb      	adds	r3, r7, #7
 80007d8:	781b      	ldrb	r3, [r3, #0]
 80007da:	b25b      	sxtb	r3, r3
 80007dc:	089b      	lsrs	r3, r3, #2
 80007de:	430a      	orrs	r2, r1
 80007e0:	33c0      	adds	r3, #192	@ 0xc0
 80007e2:	009b      	lsls	r3, r3, #2
 80007e4:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80007e6:	e031      	b.n	800084c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80007e8:	4a1b      	ldr	r2, [pc, #108]	@ (8000858 <__NVIC_SetPriority+0xd8>)
 80007ea:	1dfb      	adds	r3, r7, #7
 80007ec:	781b      	ldrb	r3, [r3, #0]
 80007ee:	0019      	movs	r1, r3
 80007f0:	230f      	movs	r3, #15
 80007f2:	400b      	ands	r3, r1
 80007f4:	3b08      	subs	r3, #8
 80007f6:	089b      	lsrs	r3, r3, #2
 80007f8:	3306      	adds	r3, #6
 80007fa:	009b      	lsls	r3, r3, #2
 80007fc:	18d3      	adds	r3, r2, r3
 80007fe:	3304      	adds	r3, #4
 8000800:	681b      	ldr	r3, [r3, #0]
 8000802:	1dfa      	adds	r2, r7, #7
 8000804:	7812      	ldrb	r2, [r2, #0]
 8000806:	0011      	movs	r1, r2
 8000808:	2203      	movs	r2, #3
 800080a:	400a      	ands	r2, r1
 800080c:	00d2      	lsls	r2, r2, #3
 800080e:	21ff      	movs	r1, #255	@ 0xff
 8000810:	4091      	lsls	r1, r2
 8000812:	000a      	movs	r2, r1
 8000814:	43d2      	mvns	r2, r2
 8000816:	401a      	ands	r2, r3
 8000818:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800081a:	683b      	ldr	r3, [r7, #0]
 800081c:	019b      	lsls	r3, r3, #6
 800081e:	22ff      	movs	r2, #255	@ 0xff
 8000820:	401a      	ands	r2, r3
 8000822:	1dfb      	adds	r3, r7, #7
 8000824:	781b      	ldrb	r3, [r3, #0]
 8000826:	0018      	movs	r0, r3
 8000828:	2303      	movs	r3, #3
 800082a:	4003      	ands	r3, r0
 800082c:	00db      	lsls	r3, r3, #3
 800082e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000830:	4809      	ldr	r0, [pc, #36]	@ (8000858 <__NVIC_SetPriority+0xd8>)
 8000832:	1dfb      	adds	r3, r7, #7
 8000834:	781b      	ldrb	r3, [r3, #0]
 8000836:	001c      	movs	r4, r3
 8000838:	230f      	movs	r3, #15
 800083a:	4023      	ands	r3, r4
 800083c:	3b08      	subs	r3, #8
 800083e:	089b      	lsrs	r3, r3, #2
 8000840:	430a      	orrs	r2, r1
 8000842:	3306      	adds	r3, #6
 8000844:	009b      	lsls	r3, r3, #2
 8000846:	18c3      	adds	r3, r0, r3
 8000848:	3304      	adds	r3, #4
 800084a:	601a      	str	r2, [r3, #0]
}
 800084c:	46c0      	nop			@ (mov r8, r8)
 800084e:	46bd      	mov	sp, r7
 8000850:	b003      	add	sp, #12
 8000852:	bd90      	pop	{r4, r7, pc}
 8000854:	e000e100 	.word	0xe000e100
 8000858:	e000ed00 	.word	0xe000ed00

0800085c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800085c:	b580      	push	{r7, lr}
 800085e:	b082      	sub	sp, #8
 8000860:	af00      	add	r7, sp, #0
 8000862:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	1e5a      	subs	r2, r3, #1
 8000868:	2380      	movs	r3, #128	@ 0x80
 800086a:	045b      	lsls	r3, r3, #17
 800086c:	429a      	cmp	r2, r3
 800086e:	d301      	bcc.n	8000874 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000870:	2301      	movs	r3, #1
 8000872:	e010      	b.n	8000896 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000874:	4b0a      	ldr	r3, [pc, #40]	@ (80008a0 <SysTick_Config+0x44>)
 8000876:	687a      	ldr	r2, [r7, #4]
 8000878:	3a01      	subs	r2, #1
 800087a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800087c:	2301      	movs	r3, #1
 800087e:	425b      	negs	r3, r3
 8000880:	2103      	movs	r1, #3
 8000882:	0018      	movs	r0, r3
 8000884:	f7ff ff7c 	bl	8000780 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000888:	4b05      	ldr	r3, [pc, #20]	@ (80008a0 <SysTick_Config+0x44>)
 800088a:	2200      	movs	r2, #0
 800088c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800088e:	4b04      	ldr	r3, [pc, #16]	@ (80008a0 <SysTick_Config+0x44>)
 8000890:	2207      	movs	r2, #7
 8000892:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000894:	2300      	movs	r3, #0
}
 8000896:	0018      	movs	r0, r3
 8000898:	46bd      	mov	sp, r7
 800089a:	b002      	add	sp, #8
 800089c:	bd80      	pop	{r7, pc}
 800089e:	46c0      	nop			@ (mov r8, r8)
 80008a0:	e000e010 	.word	0xe000e010

080008a4 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80008a4:	b580      	push	{r7, lr}
 80008a6:	b084      	sub	sp, #16
 80008a8:	af00      	add	r7, sp, #0
 80008aa:	60b9      	str	r1, [r7, #8]
 80008ac:	607a      	str	r2, [r7, #4]
 80008ae:	210f      	movs	r1, #15
 80008b0:	187b      	adds	r3, r7, r1
 80008b2:	1c02      	adds	r2, r0, #0
 80008b4:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 80008b6:	68ba      	ldr	r2, [r7, #8]
 80008b8:	187b      	adds	r3, r7, r1
 80008ba:	781b      	ldrb	r3, [r3, #0]
 80008bc:	b25b      	sxtb	r3, r3
 80008be:	0011      	movs	r1, r2
 80008c0:	0018      	movs	r0, r3
 80008c2:	f7ff ff5d 	bl	8000780 <__NVIC_SetPriority>
}
 80008c6:	46c0      	nop			@ (mov r8, r8)
 80008c8:	46bd      	mov	sp, r7
 80008ca:	b004      	add	sp, #16
 80008cc:	bd80      	pop	{r7, pc}

080008ce <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80008ce:	b580      	push	{r7, lr}
 80008d0:	b082      	sub	sp, #8
 80008d2:	af00      	add	r7, sp, #0
 80008d4:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	0018      	movs	r0, r3
 80008da:	f7ff ffbf 	bl	800085c <SysTick_Config>
 80008de:	0003      	movs	r3, r0
}
 80008e0:	0018      	movs	r0, r3
 80008e2:	46bd      	mov	sp, r7
 80008e4:	b002      	add	sp, #8
 80008e6:	bd80      	pop	{r7, pc}

080008e8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80008e8:	b580      	push	{r7, lr}
 80008ea:	b086      	sub	sp, #24
 80008ec:	af00      	add	r7, sp, #0
 80008ee:	6078      	str	r0, [r7, #4]
 80008f0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80008f2:	2300      	movs	r3, #0
 80008f4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80008f6:	e147      	b.n	8000b88 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80008f8:	683b      	ldr	r3, [r7, #0]
 80008fa:	681b      	ldr	r3, [r3, #0]
 80008fc:	2101      	movs	r1, #1
 80008fe:	697a      	ldr	r2, [r7, #20]
 8000900:	4091      	lsls	r1, r2
 8000902:	000a      	movs	r2, r1
 8000904:	4013      	ands	r3, r2
 8000906:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000908:	68fb      	ldr	r3, [r7, #12]
 800090a:	2b00      	cmp	r3, #0
 800090c:	d100      	bne.n	8000910 <HAL_GPIO_Init+0x28>
 800090e:	e138      	b.n	8000b82 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000910:	683b      	ldr	r3, [r7, #0]
 8000912:	685b      	ldr	r3, [r3, #4]
 8000914:	2203      	movs	r2, #3
 8000916:	4013      	ands	r3, r2
 8000918:	2b01      	cmp	r3, #1
 800091a:	d005      	beq.n	8000928 <HAL_GPIO_Init+0x40>
 800091c:	683b      	ldr	r3, [r7, #0]
 800091e:	685b      	ldr	r3, [r3, #4]
 8000920:	2203      	movs	r2, #3
 8000922:	4013      	ands	r3, r2
 8000924:	2b02      	cmp	r3, #2
 8000926:	d130      	bne.n	800098a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000928:	687b      	ldr	r3, [r7, #4]
 800092a:	689b      	ldr	r3, [r3, #8]
 800092c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800092e:	697b      	ldr	r3, [r7, #20]
 8000930:	005b      	lsls	r3, r3, #1
 8000932:	2203      	movs	r2, #3
 8000934:	409a      	lsls	r2, r3
 8000936:	0013      	movs	r3, r2
 8000938:	43da      	mvns	r2, r3
 800093a:	693b      	ldr	r3, [r7, #16]
 800093c:	4013      	ands	r3, r2
 800093e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000940:	683b      	ldr	r3, [r7, #0]
 8000942:	68da      	ldr	r2, [r3, #12]
 8000944:	697b      	ldr	r3, [r7, #20]
 8000946:	005b      	lsls	r3, r3, #1
 8000948:	409a      	lsls	r2, r3
 800094a:	0013      	movs	r3, r2
 800094c:	693a      	ldr	r2, [r7, #16]
 800094e:	4313      	orrs	r3, r2
 8000950:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	693a      	ldr	r2, [r7, #16]
 8000956:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	685b      	ldr	r3, [r3, #4]
 800095c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800095e:	2201      	movs	r2, #1
 8000960:	697b      	ldr	r3, [r7, #20]
 8000962:	409a      	lsls	r2, r3
 8000964:	0013      	movs	r3, r2
 8000966:	43da      	mvns	r2, r3
 8000968:	693b      	ldr	r3, [r7, #16]
 800096a:	4013      	ands	r3, r2
 800096c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800096e:	683b      	ldr	r3, [r7, #0]
 8000970:	685b      	ldr	r3, [r3, #4]
 8000972:	091b      	lsrs	r3, r3, #4
 8000974:	2201      	movs	r2, #1
 8000976:	401a      	ands	r2, r3
 8000978:	697b      	ldr	r3, [r7, #20]
 800097a:	409a      	lsls	r2, r3
 800097c:	0013      	movs	r3, r2
 800097e:	693a      	ldr	r2, [r7, #16]
 8000980:	4313      	orrs	r3, r2
 8000982:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000984:	687b      	ldr	r3, [r7, #4]
 8000986:	693a      	ldr	r2, [r7, #16]
 8000988:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800098a:	683b      	ldr	r3, [r7, #0]
 800098c:	685b      	ldr	r3, [r3, #4]
 800098e:	2203      	movs	r2, #3
 8000990:	4013      	ands	r3, r2
 8000992:	2b03      	cmp	r3, #3
 8000994:	d017      	beq.n	80009c6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000996:	687b      	ldr	r3, [r7, #4]
 8000998:	68db      	ldr	r3, [r3, #12]
 800099a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800099c:	697b      	ldr	r3, [r7, #20]
 800099e:	005b      	lsls	r3, r3, #1
 80009a0:	2203      	movs	r2, #3
 80009a2:	409a      	lsls	r2, r3
 80009a4:	0013      	movs	r3, r2
 80009a6:	43da      	mvns	r2, r3
 80009a8:	693b      	ldr	r3, [r7, #16]
 80009aa:	4013      	ands	r3, r2
 80009ac:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80009ae:	683b      	ldr	r3, [r7, #0]
 80009b0:	689a      	ldr	r2, [r3, #8]
 80009b2:	697b      	ldr	r3, [r7, #20]
 80009b4:	005b      	lsls	r3, r3, #1
 80009b6:	409a      	lsls	r2, r3
 80009b8:	0013      	movs	r3, r2
 80009ba:	693a      	ldr	r2, [r7, #16]
 80009bc:	4313      	orrs	r3, r2
 80009be:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	693a      	ldr	r2, [r7, #16]
 80009c4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80009c6:	683b      	ldr	r3, [r7, #0]
 80009c8:	685b      	ldr	r3, [r3, #4]
 80009ca:	2203      	movs	r2, #3
 80009cc:	4013      	ands	r3, r2
 80009ce:	2b02      	cmp	r3, #2
 80009d0:	d123      	bne.n	8000a1a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80009d2:	697b      	ldr	r3, [r7, #20]
 80009d4:	08da      	lsrs	r2, r3, #3
 80009d6:	687b      	ldr	r3, [r7, #4]
 80009d8:	3208      	adds	r2, #8
 80009da:	0092      	lsls	r2, r2, #2
 80009dc:	58d3      	ldr	r3, [r2, r3]
 80009de:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80009e0:	697b      	ldr	r3, [r7, #20]
 80009e2:	2207      	movs	r2, #7
 80009e4:	4013      	ands	r3, r2
 80009e6:	009b      	lsls	r3, r3, #2
 80009e8:	220f      	movs	r2, #15
 80009ea:	409a      	lsls	r2, r3
 80009ec:	0013      	movs	r3, r2
 80009ee:	43da      	mvns	r2, r3
 80009f0:	693b      	ldr	r3, [r7, #16]
 80009f2:	4013      	ands	r3, r2
 80009f4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80009f6:	683b      	ldr	r3, [r7, #0]
 80009f8:	691a      	ldr	r2, [r3, #16]
 80009fa:	697b      	ldr	r3, [r7, #20]
 80009fc:	2107      	movs	r1, #7
 80009fe:	400b      	ands	r3, r1
 8000a00:	009b      	lsls	r3, r3, #2
 8000a02:	409a      	lsls	r2, r3
 8000a04:	0013      	movs	r3, r2
 8000a06:	693a      	ldr	r2, [r7, #16]
 8000a08:	4313      	orrs	r3, r2
 8000a0a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000a0c:	697b      	ldr	r3, [r7, #20]
 8000a0e:	08da      	lsrs	r2, r3, #3
 8000a10:	687b      	ldr	r3, [r7, #4]
 8000a12:	3208      	adds	r2, #8
 8000a14:	0092      	lsls	r2, r2, #2
 8000a16:	6939      	ldr	r1, [r7, #16]
 8000a18:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000a1a:	687b      	ldr	r3, [r7, #4]
 8000a1c:	681b      	ldr	r3, [r3, #0]
 8000a1e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000a20:	697b      	ldr	r3, [r7, #20]
 8000a22:	005b      	lsls	r3, r3, #1
 8000a24:	2203      	movs	r2, #3
 8000a26:	409a      	lsls	r2, r3
 8000a28:	0013      	movs	r3, r2
 8000a2a:	43da      	mvns	r2, r3
 8000a2c:	693b      	ldr	r3, [r7, #16]
 8000a2e:	4013      	ands	r3, r2
 8000a30:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000a32:	683b      	ldr	r3, [r7, #0]
 8000a34:	685b      	ldr	r3, [r3, #4]
 8000a36:	2203      	movs	r2, #3
 8000a38:	401a      	ands	r2, r3
 8000a3a:	697b      	ldr	r3, [r7, #20]
 8000a3c:	005b      	lsls	r3, r3, #1
 8000a3e:	409a      	lsls	r2, r3
 8000a40:	0013      	movs	r3, r2
 8000a42:	693a      	ldr	r2, [r7, #16]
 8000a44:	4313      	orrs	r3, r2
 8000a46:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	693a      	ldr	r2, [r7, #16]
 8000a4c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000a4e:	683b      	ldr	r3, [r7, #0]
 8000a50:	685a      	ldr	r2, [r3, #4]
 8000a52:	23c0      	movs	r3, #192	@ 0xc0
 8000a54:	029b      	lsls	r3, r3, #10
 8000a56:	4013      	ands	r3, r2
 8000a58:	d100      	bne.n	8000a5c <HAL_GPIO_Init+0x174>
 8000a5a:	e092      	b.n	8000b82 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8000a5c:	4a50      	ldr	r2, [pc, #320]	@ (8000ba0 <HAL_GPIO_Init+0x2b8>)
 8000a5e:	697b      	ldr	r3, [r7, #20]
 8000a60:	089b      	lsrs	r3, r3, #2
 8000a62:	3318      	adds	r3, #24
 8000a64:	009b      	lsls	r3, r3, #2
 8000a66:	589b      	ldr	r3, [r3, r2]
 8000a68:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8000a6a:	697b      	ldr	r3, [r7, #20]
 8000a6c:	2203      	movs	r2, #3
 8000a6e:	4013      	ands	r3, r2
 8000a70:	00db      	lsls	r3, r3, #3
 8000a72:	220f      	movs	r2, #15
 8000a74:	409a      	lsls	r2, r3
 8000a76:	0013      	movs	r3, r2
 8000a78:	43da      	mvns	r2, r3
 8000a7a:	693b      	ldr	r3, [r7, #16]
 8000a7c:	4013      	ands	r3, r2
 8000a7e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8000a80:	687a      	ldr	r2, [r7, #4]
 8000a82:	23a0      	movs	r3, #160	@ 0xa0
 8000a84:	05db      	lsls	r3, r3, #23
 8000a86:	429a      	cmp	r2, r3
 8000a88:	d013      	beq.n	8000ab2 <HAL_GPIO_Init+0x1ca>
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	4a45      	ldr	r2, [pc, #276]	@ (8000ba4 <HAL_GPIO_Init+0x2bc>)
 8000a8e:	4293      	cmp	r3, r2
 8000a90:	d00d      	beq.n	8000aae <HAL_GPIO_Init+0x1c6>
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	4a44      	ldr	r2, [pc, #272]	@ (8000ba8 <HAL_GPIO_Init+0x2c0>)
 8000a96:	4293      	cmp	r3, r2
 8000a98:	d007      	beq.n	8000aaa <HAL_GPIO_Init+0x1c2>
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	4a43      	ldr	r2, [pc, #268]	@ (8000bac <HAL_GPIO_Init+0x2c4>)
 8000a9e:	4293      	cmp	r3, r2
 8000aa0:	d101      	bne.n	8000aa6 <HAL_GPIO_Init+0x1be>
 8000aa2:	2303      	movs	r3, #3
 8000aa4:	e006      	b.n	8000ab4 <HAL_GPIO_Init+0x1cc>
 8000aa6:	2305      	movs	r3, #5
 8000aa8:	e004      	b.n	8000ab4 <HAL_GPIO_Init+0x1cc>
 8000aaa:	2302      	movs	r3, #2
 8000aac:	e002      	b.n	8000ab4 <HAL_GPIO_Init+0x1cc>
 8000aae:	2301      	movs	r3, #1
 8000ab0:	e000      	b.n	8000ab4 <HAL_GPIO_Init+0x1cc>
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	697a      	ldr	r2, [r7, #20]
 8000ab6:	2103      	movs	r1, #3
 8000ab8:	400a      	ands	r2, r1
 8000aba:	00d2      	lsls	r2, r2, #3
 8000abc:	4093      	lsls	r3, r2
 8000abe:	693a      	ldr	r2, [r7, #16]
 8000ac0:	4313      	orrs	r3, r2
 8000ac2:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8000ac4:	4936      	ldr	r1, [pc, #216]	@ (8000ba0 <HAL_GPIO_Init+0x2b8>)
 8000ac6:	697b      	ldr	r3, [r7, #20]
 8000ac8:	089b      	lsrs	r3, r3, #2
 8000aca:	3318      	adds	r3, #24
 8000acc:	009b      	lsls	r3, r3, #2
 8000ace:	693a      	ldr	r2, [r7, #16]
 8000ad0:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000ad2:	4b33      	ldr	r3, [pc, #204]	@ (8000ba0 <HAL_GPIO_Init+0x2b8>)
 8000ad4:	681b      	ldr	r3, [r3, #0]
 8000ad6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000ad8:	68fb      	ldr	r3, [r7, #12]
 8000ada:	43da      	mvns	r2, r3
 8000adc:	693b      	ldr	r3, [r7, #16]
 8000ade:	4013      	ands	r3, r2
 8000ae0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000ae2:	683b      	ldr	r3, [r7, #0]
 8000ae4:	685a      	ldr	r2, [r3, #4]
 8000ae6:	2380      	movs	r3, #128	@ 0x80
 8000ae8:	035b      	lsls	r3, r3, #13
 8000aea:	4013      	ands	r3, r2
 8000aec:	d003      	beq.n	8000af6 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8000aee:	693a      	ldr	r2, [r7, #16]
 8000af0:	68fb      	ldr	r3, [r7, #12]
 8000af2:	4313      	orrs	r3, r2
 8000af4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000af6:	4b2a      	ldr	r3, [pc, #168]	@ (8000ba0 <HAL_GPIO_Init+0x2b8>)
 8000af8:	693a      	ldr	r2, [r7, #16]
 8000afa:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8000afc:	4b28      	ldr	r3, [pc, #160]	@ (8000ba0 <HAL_GPIO_Init+0x2b8>)
 8000afe:	685b      	ldr	r3, [r3, #4]
 8000b00:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b02:	68fb      	ldr	r3, [r7, #12]
 8000b04:	43da      	mvns	r2, r3
 8000b06:	693b      	ldr	r3, [r7, #16]
 8000b08:	4013      	ands	r3, r2
 8000b0a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000b0c:	683b      	ldr	r3, [r7, #0]
 8000b0e:	685a      	ldr	r2, [r3, #4]
 8000b10:	2380      	movs	r3, #128	@ 0x80
 8000b12:	039b      	lsls	r3, r3, #14
 8000b14:	4013      	ands	r3, r2
 8000b16:	d003      	beq.n	8000b20 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8000b18:	693a      	ldr	r2, [r7, #16]
 8000b1a:	68fb      	ldr	r3, [r7, #12]
 8000b1c:	4313      	orrs	r3, r2
 8000b1e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000b20:	4b1f      	ldr	r3, [pc, #124]	@ (8000ba0 <HAL_GPIO_Init+0x2b8>)
 8000b22:	693a      	ldr	r2, [r7, #16]
 8000b24:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8000b26:	4a1e      	ldr	r2, [pc, #120]	@ (8000ba0 <HAL_GPIO_Init+0x2b8>)
 8000b28:	2384      	movs	r3, #132	@ 0x84
 8000b2a:	58d3      	ldr	r3, [r2, r3]
 8000b2c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b2e:	68fb      	ldr	r3, [r7, #12]
 8000b30:	43da      	mvns	r2, r3
 8000b32:	693b      	ldr	r3, [r7, #16]
 8000b34:	4013      	ands	r3, r2
 8000b36:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000b38:	683b      	ldr	r3, [r7, #0]
 8000b3a:	685a      	ldr	r2, [r3, #4]
 8000b3c:	2380      	movs	r3, #128	@ 0x80
 8000b3e:	029b      	lsls	r3, r3, #10
 8000b40:	4013      	ands	r3, r2
 8000b42:	d003      	beq.n	8000b4c <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8000b44:	693a      	ldr	r2, [r7, #16]
 8000b46:	68fb      	ldr	r3, [r7, #12]
 8000b48:	4313      	orrs	r3, r2
 8000b4a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000b4c:	4914      	ldr	r1, [pc, #80]	@ (8000ba0 <HAL_GPIO_Init+0x2b8>)
 8000b4e:	2284      	movs	r2, #132	@ 0x84
 8000b50:	693b      	ldr	r3, [r7, #16]
 8000b52:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8000b54:	4a12      	ldr	r2, [pc, #72]	@ (8000ba0 <HAL_GPIO_Init+0x2b8>)
 8000b56:	2380      	movs	r3, #128	@ 0x80
 8000b58:	58d3      	ldr	r3, [r2, r3]
 8000b5a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b5c:	68fb      	ldr	r3, [r7, #12]
 8000b5e:	43da      	mvns	r2, r3
 8000b60:	693b      	ldr	r3, [r7, #16]
 8000b62:	4013      	ands	r3, r2
 8000b64:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000b66:	683b      	ldr	r3, [r7, #0]
 8000b68:	685a      	ldr	r2, [r3, #4]
 8000b6a:	2380      	movs	r3, #128	@ 0x80
 8000b6c:	025b      	lsls	r3, r3, #9
 8000b6e:	4013      	ands	r3, r2
 8000b70:	d003      	beq.n	8000b7a <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8000b72:	693a      	ldr	r2, [r7, #16]
 8000b74:	68fb      	ldr	r3, [r7, #12]
 8000b76:	4313      	orrs	r3, r2
 8000b78:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000b7a:	4909      	ldr	r1, [pc, #36]	@ (8000ba0 <HAL_GPIO_Init+0x2b8>)
 8000b7c:	2280      	movs	r2, #128	@ 0x80
 8000b7e:	693b      	ldr	r3, [r7, #16]
 8000b80:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8000b82:	697b      	ldr	r3, [r7, #20]
 8000b84:	3301      	adds	r3, #1
 8000b86:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000b88:	683b      	ldr	r3, [r7, #0]
 8000b8a:	681a      	ldr	r2, [r3, #0]
 8000b8c:	697b      	ldr	r3, [r7, #20]
 8000b8e:	40da      	lsrs	r2, r3
 8000b90:	1e13      	subs	r3, r2, #0
 8000b92:	d000      	beq.n	8000b96 <HAL_GPIO_Init+0x2ae>
 8000b94:	e6b0      	b.n	80008f8 <HAL_GPIO_Init+0x10>
  }
}
 8000b96:	46c0      	nop			@ (mov r8, r8)
 8000b98:	46c0      	nop			@ (mov r8, r8)
 8000b9a:	46bd      	mov	sp, r7
 8000b9c:	b006      	add	sp, #24
 8000b9e:	bd80      	pop	{r7, pc}
 8000ba0:	40021800 	.word	0x40021800
 8000ba4:	50000400 	.word	0x50000400
 8000ba8:	50000800 	.word	0x50000800
 8000bac:	50000c00 	.word	0x50000c00

08000bb0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	b084      	sub	sp, #16
 8000bb4:	af00      	add	r7, sp, #0
 8000bb6:	6078      	str	r0, [r7, #4]
 8000bb8:	000a      	movs	r2, r1
 8000bba:	1cbb      	adds	r3, r7, #2
 8000bbc:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	691b      	ldr	r3, [r3, #16]
 8000bc2:	1cba      	adds	r2, r7, #2
 8000bc4:	8812      	ldrh	r2, [r2, #0]
 8000bc6:	4013      	ands	r3, r2
 8000bc8:	d004      	beq.n	8000bd4 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8000bca:	230f      	movs	r3, #15
 8000bcc:	18fb      	adds	r3, r7, r3
 8000bce:	2201      	movs	r2, #1
 8000bd0:	701a      	strb	r2, [r3, #0]
 8000bd2:	e003      	b.n	8000bdc <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8000bd4:	230f      	movs	r3, #15
 8000bd6:	18fb      	adds	r3, r7, r3
 8000bd8:	2200      	movs	r2, #0
 8000bda:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8000bdc:	230f      	movs	r3, #15
 8000bde:	18fb      	adds	r3, r7, r3
 8000be0:	781b      	ldrb	r3, [r3, #0]
}
 8000be2:	0018      	movs	r0, r3
 8000be4:	46bd      	mov	sp, r7
 8000be6:	b004      	add	sp, #16
 8000be8:	bd80      	pop	{r7, pc}

08000bea <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000bea:	b580      	push	{r7, lr}
 8000bec:	b082      	sub	sp, #8
 8000bee:	af00      	add	r7, sp, #0
 8000bf0:	6078      	str	r0, [r7, #4]
 8000bf2:	0008      	movs	r0, r1
 8000bf4:	0011      	movs	r1, r2
 8000bf6:	1cbb      	adds	r3, r7, #2
 8000bf8:	1c02      	adds	r2, r0, #0
 8000bfa:	801a      	strh	r2, [r3, #0]
 8000bfc:	1c7b      	adds	r3, r7, #1
 8000bfe:	1c0a      	adds	r2, r1, #0
 8000c00:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000c02:	1c7b      	adds	r3, r7, #1
 8000c04:	781b      	ldrb	r3, [r3, #0]
 8000c06:	2b00      	cmp	r3, #0
 8000c08:	d004      	beq.n	8000c14 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000c0a:	1cbb      	adds	r3, r7, #2
 8000c0c:	881a      	ldrh	r2, [r3, #0]
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000c12:	e003      	b.n	8000c1c <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000c14:	1cbb      	adds	r3, r7, #2
 8000c16:	881a      	ldrh	r2, [r3, #0]
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000c1c:	46c0      	nop			@ (mov r8, r8)
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	b002      	add	sp, #8
 8000c22:	bd80      	pop	{r7, pc}

08000c24 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000c24:	b580      	push	{r7, lr}
 8000c26:	b084      	sub	sp, #16
 8000c28:	af00      	add	r7, sp, #0
 8000c2a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8000c2c:	4b19      	ldr	r3, [pc, #100]	@ (8000c94 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	4a19      	ldr	r2, [pc, #100]	@ (8000c98 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8000c32:	4013      	ands	r3, r2
 8000c34:	0019      	movs	r1, r3
 8000c36:	4b17      	ldr	r3, [pc, #92]	@ (8000c94 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8000c38:	687a      	ldr	r2, [r7, #4]
 8000c3a:	430a      	orrs	r2, r1
 8000c3c:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000c3e:	687a      	ldr	r2, [r7, #4]
 8000c40:	2380      	movs	r3, #128	@ 0x80
 8000c42:	009b      	lsls	r3, r3, #2
 8000c44:	429a      	cmp	r2, r3
 8000c46:	d11f      	bne.n	8000c88 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8000c48:	4b14      	ldr	r3, [pc, #80]	@ (8000c9c <HAL_PWREx_ControlVoltageScaling+0x78>)
 8000c4a:	681a      	ldr	r2, [r3, #0]
 8000c4c:	0013      	movs	r3, r2
 8000c4e:	005b      	lsls	r3, r3, #1
 8000c50:	189b      	adds	r3, r3, r2
 8000c52:	005b      	lsls	r3, r3, #1
 8000c54:	4912      	ldr	r1, [pc, #72]	@ (8000ca0 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8000c56:	0018      	movs	r0, r3
 8000c58:	f7ff fa5c 	bl	8000114 <__udivsi3>
 8000c5c:	0003      	movs	r3, r0
 8000c5e:	3301      	adds	r3, #1
 8000c60:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000c62:	e008      	b.n	8000c76 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8000c64:	68fb      	ldr	r3, [r7, #12]
 8000c66:	2b00      	cmp	r3, #0
 8000c68:	d003      	beq.n	8000c72 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8000c6a:	68fb      	ldr	r3, [r7, #12]
 8000c6c:	3b01      	subs	r3, #1
 8000c6e:	60fb      	str	r3, [r7, #12]
 8000c70:	e001      	b.n	8000c76 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8000c72:	2303      	movs	r3, #3
 8000c74:	e009      	b.n	8000c8a <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000c76:	4b07      	ldr	r3, [pc, #28]	@ (8000c94 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8000c78:	695a      	ldr	r2, [r3, #20]
 8000c7a:	2380      	movs	r3, #128	@ 0x80
 8000c7c:	00db      	lsls	r3, r3, #3
 8000c7e:	401a      	ands	r2, r3
 8000c80:	2380      	movs	r3, #128	@ 0x80
 8000c82:	00db      	lsls	r3, r3, #3
 8000c84:	429a      	cmp	r2, r3
 8000c86:	d0ed      	beq.n	8000c64 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8000c88:	2300      	movs	r3, #0
}
 8000c8a:	0018      	movs	r0, r3
 8000c8c:	46bd      	mov	sp, r7
 8000c8e:	b004      	add	sp, #16
 8000c90:	bd80      	pop	{r7, pc}
 8000c92:	46c0      	nop			@ (mov r8, r8)
 8000c94:	40007000 	.word	0x40007000
 8000c98:	fffff9ff 	.word	0xfffff9ff
 8000c9c:	20000008 	.word	0x20000008
 8000ca0:	000f4240 	.word	0x000f4240

08000ca4 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8000ca8:	4b03      	ldr	r3, [pc, #12]	@ (8000cb8 <LL_RCC_GetAPB1Prescaler+0x14>)
 8000caa:	689a      	ldr	r2, [r3, #8]
 8000cac:	23e0      	movs	r3, #224	@ 0xe0
 8000cae:	01db      	lsls	r3, r3, #7
 8000cb0:	4013      	ands	r3, r2
}
 8000cb2:	0018      	movs	r0, r3
 8000cb4:	46bd      	mov	sp, r7
 8000cb6:	bd80      	pop	{r7, pc}
 8000cb8:	40021000 	.word	0x40021000

08000cbc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	b088      	sub	sp, #32
 8000cc0:	af00      	add	r7, sp, #0
 8000cc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	d101      	bne.n	8000cce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000cca:	2301      	movs	r3, #1
 8000ccc:	e2fe      	b.n	80012cc <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	681b      	ldr	r3, [r3, #0]
 8000cd2:	2201      	movs	r2, #1
 8000cd4:	4013      	ands	r3, r2
 8000cd6:	d100      	bne.n	8000cda <HAL_RCC_OscConfig+0x1e>
 8000cd8:	e07c      	b.n	8000dd4 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000cda:	4bc3      	ldr	r3, [pc, #780]	@ (8000fe8 <HAL_RCC_OscConfig+0x32c>)
 8000cdc:	689b      	ldr	r3, [r3, #8]
 8000cde:	2238      	movs	r2, #56	@ 0x38
 8000ce0:	4013      	ands	r3, r2
 8000ce2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000ce4:	4bc0      	ldr	r3, [pc, #768]	@ (8000fe8 <HAL_RCC_OscConfig+0x32c>)
 8000ce6:	68db      	ldr	r3, [r3, #12]
 8000ce8:	2203      	movs	r2, #3
 8000cea:	4013      	ands	r3, r2
 8000cec:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8000cee:	69bb      	ldr	r3, [r7, #24]
 8000cf0:	2b10      	cmp	r3, #16
 8000cf2:	d102      	bne.n	8000cfa <HAL_RCC_OscConfig+0x3e>
 8000cf4:	697b      	ldr	r3, [r7, #20]
 8000cf6:	2b03      	cmp	r3, #3
 8000cf8:	d002      	beq.n	8000d00 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8000cfa:	69bb      	ldr	r3, [r7, #24]
 8000cfc:	2b08      	cmp	r3, #8
 8000cfe:	d10b      	bne.n	8000d18 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d00:	4bb9      	ldr	r3, [pc, #740]	@ (8000fe8 <HAL_RCC_OscConfig+0x32c>)
 8000d02:	681a      	ldr	r2, [r3, #0]
 8000d04:	2380      	movs	r3, #128	@ 0x80
 8000d06:	029b      	lsls	r3, r3, #10
 8000d08:	4013      	ands	r3, r2
 8000d0a:	d062      	beq.n	8000dd2 <HAL_RCC_OscConfig+0x116>
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	685b      	ldr	r3, [r3, #4]
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	d15e      	bne.n	8000dd2 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8000d14:	2301      	movs	r3, #1
 8000d16:	e2d9      	b.n	80012cc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	685a      	ldr	r2, [r3, #4]
 8000d1c:	2380      	movs	r3, #128	@ 0x80
 8000d1e:	025b      	lsls	r3, r3, #9
 8000d20:	429a      	cmp	r2, r3
 8000d22:	d107      	bne.n	8000d34 <HAL_RCC_OscConfig+0x78>
 8000d24:	4bb0      	ldr	r3, [pc, #704]	@ (8000fe8 <HAL_RCC_OscConfig+0x32c>)
 8000d26:	681a      	ldr	r2, [r3, #0]
 8000d28:	4baf      	ldr	r3, [pc, #700]	@ (8000fe8 <HAL_RCC_OscConfig+0x32c>)
 8000d2a:	2180      	movs	r1, #128	@ 0x80
 8000d2c:	0249      	lsls	r1, r1, #9
 8000d2e:	430a      	orrs	r2, r1
 8000d30:	601a      	str	r2, [r3, #0]
 8000d32:	e020      	b.n	8000d76 <HAL_RCC_OscConfig+0xba>
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	685a      	ldr	r2, [r3, #4]
 8000d38:	23a0      	movs	r3, #160	@ 0xa0
 8000d3a:	02db      	lsls	r3, r3, #11
 8000d3c:	429a      	cmp	r2, r3
 8000d3e:	d10e      	bne.n	8000d5e <HAL_RCC_OscConfig+0xa2>
 8000d40:	4ba9      	ldr	r3, [pc, #676]	@ (8000fe8 <HAL_RCC_OscConfig+0x32c>)
 8000d42:	681a      	ldr	r2, [r3, #0]
 8000d44:	4ba8      	ldr	r3, [pc, #672]	@ (8000fe8 <HAL_RCC_OscConfig+0x32c>)
 8000d46:	2180      	movs	r1, #128	@ 0x80
 8000d48:	02c9      	lsls	r1, r1, #11
 8000d4a:	430a      	orrs	r2, r1
 8000d4c:	601a      	str	r2, [r3, #0]
 8000d4e:	4ba6      	ldr	r3, [pc, #664]	@ (8000fe8 <HAL_RCC_OscConfig+0x32c>)
 8000d50:	681a      	ldr	r2, [r3, #0]
 8000d52:	4ba5      	ldr	r3, [pc, #660]	@ (8000fe8 <HAL_RCC_OscConfig+0x32c>)
 8000d54:	2180      	movs	r1, #128	@ 0x80
 8000d56:	0249      	lsls	r1, r1, #9
 8000d58:	430a      	orrs	r2, r1
 8000d5a:	601a      	str	r2, [r3, #0]
 8000d5c:	e00b      	b.n	8000d76 <HAL_RCC_OscConfig+0xba>
 8000d5e:	4ba2      	ldr	r3, [pc, #648]	@ (8000fe8 <HAL_RCC_OscConfig+0x32c>)
 8000d60:	681a      	ldr	r2, [r3, #0]
 8000d62:	4ba1      	ldr	r3, [pc, #644]	@ (8000fe8 <HAL_RCC_OscConfig+0x32c>)
 8000d64:	49a1      	ldr	r1, [pc, #644]	@ (8000fec <HAL_RCC_OscConfig+0x330>)
 8000d66:	400a      	ands	r2, r1
 8000d68:	601a      	str	r2, [r3, #0]
 8000d6a:	4b9f      	ldr	r3, [pc, #636]	@ (8000fe8 <HAL_RCC_OscConfig+0x32c>)
 8000d6c:	681a      	ldr	r2, [r3, #0]
 8000d6e:	4b9e      	ldr	r3, [pc, #632]	@ (8000fe8 <HAL_RCC_OscConfig+0x32c>)
 8000d70:	499f      	ldr	r1, [pc, #636]	@ (8000ff0 <HAL_RCC_OscConfig+0x334>)
 8000d72:	400a      	ands	r2, r1
 8000d74:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	685b      	ldr	r3, [r3, #4]
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d014      	beq.n	8000da8 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000d7e:	f7ff fcd1 	bl	8000724 <HAL_GetTick>
 8000d82:	0003      	movs	r3, r0
 8000d84:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000d86:	e008      	b.n	8000d9a <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000d88:	f7ff fccc 	bl	8000724 <HAL_GetTick>
 8000d8c:	0002      	movs	r2, r0
 8000d8e:	693b      	ldr	r3, [r7, #16]
 8000d90:	1ad3      	subs	r3, r2, r3
 8000d92:	2b64      	cmp	r3, #100	@ 0x64
 8000d94:	d901      	bls.n	8000d9a <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8000d96:	2303      	movs	r3, #3
 8000d98:	e298      	b.n	80012cc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000d9a:	4b93      	ldr	r3, [pc, #588]	@ (8000fe8 <HAL_RCC_OscConfig+0x32c>)
 8000d9c:	681a      	ldr	r2, [r3, #0]
 8000d9e:	2380      	movs	r3, #128	@ 0x80
 8000da0:	029b      	lsls	r3, r3, #10
 8000da2:	4013      	ands	r3, r2
 8000da4:	d0f0      	beq.n	8000d88 <HAL_RCC_OscConfig+0xcc>
 8000da6:	e015      	b.n	8000dd4 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000da8:	f7ff fcbc 	bl	8000724 <HAL_GetTick>
 8000dac:	0003      	movs	r3, r0
 8000dae:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000db0:	e008      	b.n	8000dc4 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000db2:	f7ff fcb7 	bl	8000724 <HAL_GetTick>
 8000db6:	0002      	movs	r2, r0
 8000db8:	693b      	ldr	r3, [r7, #16]
 8000dba:	1ad3      	subs	r3, r2, r3
 8000dbc:	2b64      	cmp	r3, #100	@ 0x64
 8000dbe:	d901      	bls.n	8000dc4 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8000dc0:	2303      	movs	r3, #3
 8000dc2:	e283      	b.n	80012cc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000dc4:	4b88      	ldr	r3, [pc, #544]	@ (8000fe8 <HAL_RCC_OscConfig+0x32c>)
 8000dc6:	681a      	ldr	r2, [r3, #0]
 8000dc8:	2380      	movs	r3, #128	@ 0x80
 8000dca:	029b      	lsls	r3, r3, #10
 8000dcc:	4013      	ands	r3, r2
 8000dce:	d1f0      	bne.n	8000db2 <HAL_RCC_OscConfig+0xf6>
 8000dd0:	e000      	b.n	8000dd4 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000dd2:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	681b      	ldr	r3, [r3, #0]
 8000dd8:	2202      	movs	r2, #2
 8000dda:	4013      	ands	r3, r2
 8000ddc:	d100      	bne.n	8000de0 <HAL_RCC_OscConfig+0x124>
 8000dde:	e099      	b.n	8000f14 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000de0:	4b81      	ldr	r3, [pc, #516]	@ (8000fe8 <HAL_RCC_OscConfig+0x32c>)
 8000de2:	689b      	ldr	r3, [r3, #8]
 8000de4:	2238      	movs	r2, #56	@ 0x38
 8000de6:	4013      	ands	r3, r2
 8000de8:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000dea:	4b7f      	ldr	r3, [pc, #508]	@ (8000fe8 <HAL_RCC_OscConfig+0x32c>)
 8000dec:	68db      	ldr	r3, [r3, #12]
 8000dee:	2203      	movs	r2, #3
 8000df0:	4013      	ands	r3, r2
 8000df2:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8000df4:	69bb      	ldr	r3, [r7, #24]
 8000df6:	2b10      	cmp	r3, #16
 8000df8:	d102      	bne.n	8000e00 <HAL_RCC_OscConfig+0x144>
 8000dfa:	697b      	ldr	r3, [r7, #20]
 8000dfc:	2b02      	cmp	r3, #2
 8000dfe:	d002      	beq.n	8000e06 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8000e00:	69bb      	ldr	r3, [r7, #24]
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d135      	bne.n	8000e72 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000e06:	4b78      	ldr	r3, [pc, #480]	@ (8000fe8 <HAL_RCC_OscConfig+0x32c>)
 8000e08:	681a      	ldr	r2, [r3, #0]
 8000e0a:	2380      	movs	r3, #128	@ 0x80
 8000e0c:	00db      	lsls	r3, r3, #3
 8000e0e:	4013      	ands	r3, r2
 8000e10:	d005      	beq.n	8000e1e <HAL_RCC_OscConfig+0x162>
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	68db      	ldr	r3, [r3, #12]
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	d101      	bne.n	8000e1e <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8000e1a:	2301      	movs	r3, #1
 8000e1c:	e256      	b.n	80012cc <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000e1e:	4b72      	ldr	r3, [pc, #456]	@ (8000fe8 <HAL_RCC_OscConfig+0x32c>)
 8000e20:	685b      	ldr	r3, [r3, #4]
 8000e22:	4a74      	ldr	r2, [pc, #464]	@ (8000ff4 <HAL_RCC_OscConfig+0x338>)
 8000e24:	4013      	ands	r3, r2
 8000e26:	0019      	movs	r1, r3
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	695b      	ldr	r3, [r3, #20]
 8000e2c:	021a      	lsls	r2, r3, #8
 8000e2e:	4b6e      	ldr	r3, [pc, #440]	@ (8000fe8 <HAL_RCC_OscConfig+0x32c>)
 8000e30:	430a      	orrs	r2, r1
 8000e32:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000e34:	69bb      	ldr	r3, [r7, #24]
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	d112      	bne.n	8000e60 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8000e3a:	4b6b      	ldr	r3, [pc, #428]	@ (8000fe8 <HAL_RCC_OscConfig+0x32c>)
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	4a6e      	ldr	r2, [pc, #440]	@ (8000ff8 <HAL_RCC_OscConfig+0x33c>)
 8000e40:	4013      	ands	r3, r2
 8000e42:	0019      	movs	r1, r3
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	691a      	ldr	r2, [r3, #16]
 8000e48:	4b67      	ldr	r3, [pc, #412]	@ (8000fe8 <HAL_RCC_OscConfig+0x32c>)
 8000e4a:	430a      	orrs	r2, r1
 8000e4c:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8000e4e:	4b66      	ldr	r3, [pc, #408]	@ (8000fe8 <HAL_RCC_OscConfig+0x32c>)
 8000e50:	681b      	ldr	r3, [r3, #0]
 8000e52:	0adb      	lsrs	r3, r3, #11
 8000e54:	2207      	movs	r2, #7
 8000e56:	4013      	ands	r3, r2
 8000e58:	4a68      	ldr	r2, [pc, #416]	@ (8000ffc <HAL_RCC_OscConfig+0x340>)
 8000e5a:	40da      	lsrs	r2, r3
 8000e5c:	4b68      	ldr	r3, [pc, #416]	@ (8001000 <HAL_RCC_OscConfig+0x344>)
 8000e5e:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8000e60:	4b68      	ldr	r3, [pc, #416]	@ (8001004 <HAL_RCC_OscConfig+0x348>)
 8000e62:	681b      	ldr	r3, [r3, #0]
 8000e64:	0018      	movs	r0, r3
 8000e66:	f7ff fc01 	bl	800066c <HAL_InitTick>
 8000e6a:	1e03      	subs	r3, r0, #0
 8000e6c:	d051      	beq.n	8000f12 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8000e6e:	2301      	movs	r3, #1
 8000e70:	e22c      	b.n	80012cc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	68db      	ldr	r3, [r3, #12]
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d030      	beq.n	8000edc <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8000e7a:	4b5b      	ldr	r3, [pc, #364]	@ (8000fe8 <HAL_RCC_OscConfig+0x32c>)
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	4a5e      	ldr	r2, [pc, #376]	@ (8000ff8 <HAL_RCC_OscConfig+0x33c>)
 8000e80:	4013      	ands	r3, r2
 8000e82:	0019      	movs	r1, r3
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	691a      	ldr	r2, [r3, #16]
 8000e88:	4b57      	ldr	r3, [pc, #348]	@ (8000fe8 <HAL_RCC_OscConfig+0x32c>)
 8000e8a:	430a      	orrs	r2, r1
 8000e8c:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8000e8e:	4b56      	ldr	r3, [pc, #344]	@ (8000fe8 <HAL_RCC_OscConfig+0x32c>)
 8000e90:	681a      	ldr	r2, [r3, #0]
 8000e92:	4b55      	ldr	r3, [pc, #340]	@ (8000fe8 <HAL_RCC_OscConfig+0x32c>)
 8000e94:	2180      	movs	r1, #128	@ 0x80
 8000e96:	0049      	lsls	r1, r1, #1
 8000e98:	430a      	orrs	r2, r1
 8000e9a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000e9c:	f7ff fc42 	bl	8000724 <HAL_GetTick>
 8000ea0:	0003      	movs	r3, r0
 8000ea2:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000ea4:	e008      	b.n	8000eb8 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000ea6:	f7ff fc3d 	bl	8000724 <HAL_GetTick>
 8000eaa:	0002      	movs	r2, r0
 8000eac:	693b      	ldr	r3, [r7, #16]
 8000eae:	1ad3      	subs	r3, r2, r3
 8000eb0:	2b02      	cmp	r3, #2
 8000eb2:	d901      	bls.n	8000eb8 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8000eb4:	2303      	movs	r3, #3
 8000eb6:	e209      	b.n	80012cc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000eb8:	4b4b      	ldr	r3, [pc, #300]	@ (8000fe8 <HAL_RCC_OscConfig+0x32c>)
 8000eba:	681a      	ldr	r2, [r3, #0]
 8000ebc:	2380      	movs	r3, #128	@ 0x80
 8000ebe:	00db      	lsls	r3, r3, #3
 8000ec0:	4013      	ands	r3, r2
 8000ec2:	d0f0      	beq.n	8000ea6 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000ec4:	4b48      	ldr	r3, [pc, #288]	@ (8000fe8 <HAL_RCC_OscConfig+0x32c>)
 8000ec6:	685b      	ldr	r3, [r3, #4]
 8000ec8:	4a4a      	ldr	r2, [pc, #296]	@ (8000ff4 <HAL_RCC_OscConfig+0x338>)
 8000eca:	4013      	ands	r3, r2
 8000ecc:	0019      	movs	r1, r3
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	695b      	ldr	r3, [r3, #20]
 8000ed2:	021a      	lsls	r2, r3, #8
 8000ed4:	4b44      	ldr	r3, [pc, #272]	@ (8000fe8 <HAL_RCC_OscConfig+0x32c>)
 8000ed6:	430a      	orrs	r2, r1
 8000ed8:	605a      	str	r2, [r3, #4]
 8000eda:	e01b      	b.n	8000f14 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8000edc:	4b42      	ldr	r3, [pc, #264]	@ (8000fe8 <HAL_RCC_OscConfig+0x32c>)
 8000ede:	681a      	ldr	r2, [r3, #0]
 8000ee0:	4b41      	ldr	r3, [pc, #260]	@ (8000fe8 <HAL_RCC_OscConfig+0x32c>)
 8000ee2:	4949      	ldr	r1, [pc, #292]	@ (8001008 <HAL_RCC_OscConfig+0x34c>)
 8000ee4:	400a      	ands	r2, r1
 8000ee6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000ee8:	f7ff fc1c 	bl	8000724 <HAL_GetTick>
 8000eec:	0003      	movs	r3, r0
 8000eee:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000ef0:	e008      	b.n	8000f04 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000ef2:	f7ff fc17 	bl	8000724 <HAL_GetTick>
 8000ef6:	0002      	movs	r2, r0
 8000ef8:	693b      	ldr	r3, [r7, #16]
 8000efa:	1ad3      	subs	r3, r2, r3
 8000efc:	2b02      	cmp	r3, #2
 8000efe:	d901      	bls.n	8000f04 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8000f00:	2303      	movs	r3, #3
 8000f02:	e1e3      	b.n	80012cc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000f04:	4b38      	ldr	r3, [pc, #224]	@ (8000fe8 <HAL_RCC_OscConfig+0x32c>)
 8000f06:	681a      	ldr	r2, [r3, #0]
 8000f08:	2380      	movs	r3, #128	@ 0x80
 8000f0a:	00db      	lsls	r3, r3, #3
 8000f0c:	4013      	ands	r3, r2
 8000f0e:	d1f0      	bne.n	8000ef2 <HAL_RCC_OscConfig+0x236>
 8000f10:	e000      	b.n	8000f14 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000f12:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	681b      	ldr	r3, [r3, #0]
 8000f18:	2208      	movs	r2, #8
 8000f1a:	4013      	ands	r3, r2
 8000f1c:	d047      	beq.n	8000fae <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8000f1e:	4b32      	ldr	r3, [pc, #200]	@ (8000fe8 <HAL_RCC_OscConfig+0x32c>)
 8000f20:	689b      	ldr	r3, [r3, #8]
 8000f22:	2238      	movs	r2, #56	@ 0x38
 8000f24:	4013      	ands	r3, r2
 8000f26:	2b18      	cmp	r3, #24
 8000f28:	d10a      	bne.n	8000f40 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8000f2a:	4b2f      	ldr	r3, [pc, #188]	@ (8000fe8 <HAL_RCC_OscConfig+0x32c>)
 8000f2c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000f2e:	2202      	movs	r2, #2
 8000f30:	4013      	ands	r3, r2
 8000f32:	d03c      	beq.n	8000fae <HAL_RCC_OscConfig+0x2f2>
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	699b      	ldr	r3, [r3, #24]
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	d138      	bne.n	8000fae <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8000f3c:	2301      	movs	r3, #1
 8000f3e:	e1c5      	b.n	80012cc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	699b      	ldr	r3, [r3, #24]
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	d019      	beq.n	8000f7c <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8000f48:	4b27      	ldr	r3, [pc, #156]	@ (8000fe8 <HAL_RCC_OscConfig+0x32c>)
 8000f4a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8000f4c:	4b26      	ldr	r3, [pc, #152]	@ (8000fe8 <HAL_RCC_OscConfig+0x32c>)
 8000f4e:	2101      	movs	r1, #1
 8000f50:	430a      	orrs	r2, r1
 8000f52:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000f54:	f7ff fbe6 	bl	8000724 <HAL_GetTick>
 8000f58:	0003      	movs	r3, r0
 8000f5a:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8000f5c:	e008      	b.n	8000f70 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000f5e:	f7ff fbe1 	bl	8000724 <HAL_GetTick>
 8000f62:	0002      	movs	r2, r0
 8000f64:	693b      	ldr	r3, [r7, #16]
 8000f66:	1ad3      	subs	r3, r2, r3
 8000f68:	2b02      	cmp	r3, #2
 8000f6a:	d901      	bls.n	8000f70 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8000f6c:	2303      	movs	r3, #3
 8000f6e:	e1ad      	b.n	80012cc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8000f70:	4b1d      	ldr	r3, [pc, #116]	@ (8000fe8 <HAL_RCC_OscConfig+0x32c>)
 8000f72:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000f74:	2202      	movs	r2, #2
 8000f76:	4013      	ands	r3, r2
 8000f78:	d0f1      	beq.n	8000f5e <HAL_RCC_OscConfig+0x2a2>
 8000f7a:	e018      	b.n	8000fae <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8000f7c:	4b1a      	ldr	r3, [pc, #104]	@ (8000fe8 <HAL_RCC_OscConfig+0x32c>)
 8000f7e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8000f80:	4b19      	ldr	r3, [pc, #100]	@ (8000fe8 <HAL_RCC_OscConfig+0x32c>)
 8000f82:	2101      	movs	r1, #1
 8000f84:	438a      	bics	r2, r1
 8000f86:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000f88:	f7ff fbcc 	bl	8000724 <HAL_GetTick>
 8000f8c:	0003      	movs	r3, r0
 8000f8e:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8000f90:	e008      	b.n	8000fa4 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000f92:	f7ff fbc7 	bl	8000724 <HAL_GetTick>
 8000f96:	0002      	movs	r2, r0
 8000f98:	693b      	ldr	r3, [r7, #16]
 8000f9a:	1ad3      	subs	r3, r2, r3
 8000f9c:	2b02      	cmp	r3, #2
 8000f9e:	d901      	bls.n	8000fa4 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8000fa0:	2303      	movs	r3, #3
 8000fa2:	e193      	b.n	80012cc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8000fa4:	4b10      	ldr	r3, [pc, #64]	@ (8000fe8 <HAL_RCC_OscConfig+0x32c>)
 8000fa6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000fa8:	2202      	movs	r2, #2
 8000faa:	4013      	ands	r3, r2
 8000fac:	d1f1      	bne.n	8000f92 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	2204      	movs	r2, #4
 8000fb4:	4013      	ands	r3, r2
 8000fb6:	d100      	bne.n	8000fba <HAL_RCC_OscConfig+0x2fe>
 8000fb8:	e0c6      	b.n	8001148 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000fba:	231f      	movs	r3, #31
 8000fbc:	18fb      	adds	r3, r7, r3
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8000fc2:	4b09      	ldr	r3, [pc, #36]	@ (8000fe8 <HAL_RCC_OscConfig+0x32c>)
 8000fc4:	689b      	ldr	r3, [r3, #8]
 8000fc6:	2238      	movs	r2, #56	@ 0x38
 8000fc8:	4013      	ands	r3, r2
 8000fca:	2b20      	cmp	r3, #32
 8000fcc:	d11e      	bne.n	800100c <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8000fce:	4b06      	ldr	r3, [pc, #24]	@ (8000fe8 <HAL_RCC_OscConfig+0x32c>)
 8000fd0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000fd2:	2202      	movs	r2, #2
 8000fd4:	4013      	ands	r3, r2
 8000fd6:	d100      	bne.n	8000fda <HAL_RCC_OscConfig+0x31e>
 8000fd8:	e0b6      	b.n	8001148 <HAL_RCC_OscConfig+0x48c>
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	689b      	ldr	r3, [r3, #8]
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d000      	beq.n	8000fe4 <HAL_RCC_OscConfig+0x328>
 8000fe2:	e0b1      	b.n	8001148 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8000fe4:	2301      	movs	r3, #1
 8000fe6:	e171      	b.n	80012cc <HAL_RCC_OscConfig+0x610>
 8000fe8:	40021000 	.word	0x40021000
 8000fec:	fffeffff 	.word	0xfffeffff
 8000ff0:	fffbffff 	.word	0xfffbffff
 8000ff4:	ffff80ff 	.word	0xffff80ff
 8000ff8:	ffffc7ff 	.word	0xffffc7ff
 8000ffc:	00f42400 	.word	0x00f42400
 8001000:	20000008 	.word	0x20000008
 8001004:	20000000 	.word	0x20000000
 8001008:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800100c:	4bb1      	ldr	r3, [pc, #708]	@ (80012d4 <HAL_RCC_OscConfig+0x618>)
 800100e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001010:	2380      	movs	r3, #128	@ 0x80
 8001012:	055b      	lsls	r3, r3, #21
 8001014:	4013      	ands	r3, r2
 8001016:	d101      	bne.n	800101c <HAL_RCC_OscConfig+0x360>
 8001018:	2301      	movs	r3, #1
 800101a:	e000      	b.n	800101e <HAL_RCC_OscConfig+0x362>
 800101c:	2300      	movs	r3, #0
 800101e:	2b00      	cmp	r3, #0
 8001020:	d011      	beq.n	8001046 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8001022:	4bac      	ldr	r3, [pc, #688]	@ (80012d4 <HAL_RCC_OscConfig+0x618>)
 8001024:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001026:	4bab      	ldr	r3, [pc, #684]	@ (80012d4 <HAL_RCC_OscConfig+0x618>)
 8001028:	2180      	movs	r1, #128	@ 0x80
 800102a:	0549      	lsls	r1, r1, #21
 800102c:	430a      	orrs	r2, r1
 800102e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001030:	4ba8      	ldr	r3, [pc, #672]	@ (80012d4 <HAL_RCC_OscConfig+0x618>)
 8001032:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001034:	2380      	movs	r3, #128	@ 0x80
 8001036:	055b      	lsls	r3, r3, #21
 8001038:	4013      	ands	r3, r2
 800103a:	60fb      	str	r3, [r7, #12]
 800103c:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 800103e:	231f      	movs	r3, #31
 8001040:	18fb      	adds	r3, r7, r3
 8001042:	2201      	movs	r2, #1
 8001044:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001046:	4ba4      	ldr	r3, [pc, #656]	@ (80012d8 <HAL_RCC_OscConfig+0x61c>)
 8001048:	681a      	ldr	r2, [r3, #0]
 800104a:	2380      	movs	r3, #128	@ 0x80
 800104c:	005b      	lsls	r3, r3, #1
 800104e:	4013      	ands	r3, r2
 8001050:	d11a      	bne.n	8001088 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001052:	4ba1      	ldr	r3, [pc, #644]	@ (80012d8 <HAL_RCC_OscConfig+0x61c>)
 8001054:	681a      	ldr	r2, [r3, #0]
 8001056:	4ba0      	ldr	r3, [pc, #640]	@ (80012d8 <HAL_RCC_OscConfig+0x61c>)
 8001058:	2180      	movs	r1, #128	@ 0x80
 800105a:	0049      	lsls	r1, r1, #1
 800105c:	430a      	orrs	r2, r1
 800105e:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8001060:	f7ff fb60 	bl	8000724 <HAL_GetTick>
 8001064:	0003      	movs	r3, r0
 8001066:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001068:	e008      	b.n	800107c <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800106a:	f7ff fb5b 	bl	8000724 <HAL_GetTick>
 800106e:	0002      	movs	r2, r0
 8001070:	693b      	ldr	r3, [r7, #16]
 8001072:	1ad3      	subs	r3, r2, r3
 8001074:	2b02      	cmp	r3, #2
 8001076:	d901      	bls.n	800107c <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8001078:	2303      	movs	r3, #3
 800107a:	e127      	b.n	80012cc <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800107c:	4b96      	ldr	r3, [pc, #600]	@ (80012d8 <HAL_RCC_OscConfig+0x61c>)
 800107e:	681a      	ldr	r2, [r3, #0]
 8001080:	2380      	movs	r3, #128	@ 0x80
 8001082:	005b      	lsls	r3, r3, #1
 8001084:	4013      	ands	r3, r2
 8001086:	d0f0      	beq.n	800106a <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	689b      	ldr	r3, [r3, #8]
 800108c:	2b01      	cmp	r3, #1
 800108e:	d106      	bne.n	800109e <HAL_RCC_OscConfig+0x3e2>
 8001090:	4b90      	ldr	r3, [pc, #576]	@ (80012d4 <HAL_RCC_OscConfig+0x618>)
 8001092:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001094:	4b8f      	ldr	r3, [pc, #572]	@ (80012d4 <HAL_RCC_OscConfig+0x618>)
 8001096:	2101      	movs	r1, #1
 8001098:	430a      	orrs	r2, r1
 800109a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800109c:	e01c      	b.n	80010d8 <HAL_RCC_OscConfig+0x41c>
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	689b      	ldr	r3, [r3, #8]
 80010a2:	2b05      	cmp	r3, #5
 80010a4:	d10c      	bne.n	80010c0 <HAL_RCC_OscConfig+0x404>
 80010a6:	4b8b      	ldr	r3, [pc, #556]	@ (80012d4 <HAL_RCC_OscConfig+0x618>)
 80010a8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80010aa:	4b8a      	ldr	r3, [pc, #552]	@ (80012d4 <HAL_RCC_OscConfig+0x618>)
 80010ac:	2104      	movs	r1, #4
 80010ae:	430a      	orrs	r2, r1
 80010b0:	65da      	str	r2, [r3, #92]	@ 0x5c
 80010b2:	4b88      	ldr	r3, [pc, #544]	@ (80012d4 <HAL_RCC_OscConfig+0x618>)
 80010b4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80010b6:	4b87      	ldr	r3, [pc, #540]	@ (80012d4 <HAL_RCC_OscConfig+0x618>)
 80010b8:	2101      	movs	r1, #1
 80010ba:	430a      	orrs	r2, r1
 80010bc:	65da      	str	r2, [r3, #92]	@ 0x5c
 80010be:	e00b      	b.n	80010d8 <HAL_RCC_OscConfig+0x41c>
 80010c0:	4b84      	ldr	r3, [pc, #528]	@ (80012d4 <HAL_RCC_OscConfig+0x618>)
 80010c2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80010c4:	4b83      	ldr	r3, [pc, #524]	@ (80012d4 <HAL_RCC_OscConfig+0x618>)
 80010c6:	2101      	movs	r1, #1
 80010c8:	438a      	bics	r2, r1
 80010ca:	65da      	str	r2, [r3, #92]	@ 0x5c
 80010cc:	4b81      	ldr	r3, [pc, #516]	@ (80012d4 <HAL_RCC_OscConfig+0x618>)
 80010ce:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80010d0:	4b80      	ldr	r3, [pc, #512]	@ (80012d4 <HAL_RCC_OscConfig+0x618>)
 80010d2:	2104      	movs	r1, #4
 80010d4:	438a      	bics	r2, r1
 80010d6:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	689b      	ldr	r3, [r3, #8]
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d014      	beq.n	800110a <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80010e0:	f7ff fb20 	bl	8000724 <HAL_GetTick>
 80010e4:	0003      	movs	r3, r0
 80010e6:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80010e8:	e009      	b.n	80010fe <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80010ea:	f7ff fb1b 	bl	8000724 <HAL_GetTick>
 80010ee:	0002      	movs	r2, r0
 80010f0:	693b      	ldr	r3, [r7, #16]
 80010f2:	1ad3      	subs	r3, r2, r3
 80010f4:	4a79      	ldr	r2, [pc, #484]	@ (80012dc <HAL_RCC_OscConfig+0x620>)
 80010f6:	4293      	cmp	r3, r2
 80010f8:	d901      	bls.n	80010fe <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 80010fa:	2303      	movs	r3, #3
 80010fc:	e0e6      	b.n	80012cc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80010fe:	4b75      	ldr	r3, [pc, #468]	@ (80012d4 <HAL_RCC_OscConfig+0x618>)
 8001100:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001102:	2202      	movs	r2, #2
 8001104:	4013      	ands	r3, r2
 8001106:	d0f0      	beq.n	80010ea <HAL_RCC_OscConfig+0x42e>
 8001108:	e013      	b.n	8001132 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800110a:	f7ff fb0b 	bl	8000724 <HAL_GetTick>
 800110e:	0003      	movs	r3, r0
 8001110:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001112:	e009      	b.n	8001128 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001114:	f7ff fb06 	bl	8000724 <HAL_GetTick>
 8001118:	0002      	movs	r2, r0
 800111a:	693b      	ldr	r3, [r7, #16]
 800111c:	1ad3      	subs	r3, r2, r3
 800111e:	4a6f      	ldr	r2, [pc, #444]	@ (80012dc <HAL_RCC_OscConfig+0x620>)
 8001120:	4293      	cmp	r3, r2
 8001122:	d901      	bls.n	8001128 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8001124:	2303      	movs	r3, #3
 8001126:	e0d1      	b.n	80012cc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001128:	4b6a      	ldr	r3, [pc, #424]	@ (80012d4 <HAL_RCC_OscConfig+0x618>)
 800112a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800112c:	2202      	movs	r2, #2
 800112e:	4013      	ands	r3, r2
 8001130:	d1f0      	bne.n	8001114 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8001132:	231f      	movs	r3, #31
 8001134:	18fb      	adds	r3, r7, r3
 8001136:	781b      	ldrb	r3, [r3, #0]
 8001138:	2b01      	cmp	r3, #1
 800113a:	d105      	bne.n	8001148 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 800113c:	4b65      	ldr	r3, [pc, #404]	@ (80012d4 <HAL_RCC_OscConfig+0x618>)
 800113e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001140:	4b64      	ldr	r3, [pc, #400]	@ (80012d4 <HAL_RCC_OscConfig+0x618>)
 8001142:	4967      	ldr	r1, [pc, #412]	@ (80012e0 <HAL_RCC_OscConfig+0x624>)
 8001144:	400a      	ands	r2, r1
 8001146:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	69db      	ldr	r3, [r3, #28]
 800114c:	2b00      	cmp	r3, #0
 800114e:	d100      	bne.n	8001152 <HAL_RCC_OscConfig+0x496>
 8001150:	e0bb      	b.n	80012ca <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001152:	4b60      	ldr	r3, [pc, #384]	@ (80012d4 <HAL_RCC_OscConfig+0x618>)
 8001154:	689b      	ldr	r3, [r3, #8]
 8001156:	2238      	movs	r2, #56	@ 0x38
 8001158:	4013      	ands	r3, r2
 800115a:	2b10      	cmp	r3, #16
 800115c:	d100      	bne.n	8001160 <HAL_RCC_OscConfig+0x4a4>
 800115e:	e07b      	b.n	8001258 <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	69db      	ldr	r3, [r3, #28]
 8001164:	2b02      	cmp	r3, #2
 8001166:	d156      	bne.n	8001216 <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001168:	4b5a      	ldr	r3, [pc, #360]	@ (80012d4 <HAL_RCC_OscConfig+0x618>)
 800116a:	681a      	ldr	r2, [r3, #0]
 800116c:	4b59      	ldr	r3, [pc, #356]	@ (80012d4 <HAL_RCC_OscConfig+0x618>)
 800116e:	495d      	ldr	r1, [pc, #372]	@ (80012e4 <HAL_RCC_OscConfig+0x628>)
 8001170:	400a      	ands	r2, r1
 8001172:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001174:	f7ff fad6 	bl	8000724 <HAL_GetTick>
 8001178:	0003      	movs	r3, r0
 800117a:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800117c:	e008      	b.n	8001190 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800117e:	f7ff fad1 	bl	8000724 <HAL_GetTick>
 8001182:	0002      	movs	r2, r0
 8001184:	693b      	ldr	r3, [r7, #16]
 8001186:	1ad3      	subs	r3, r2, r3
 8001188:	2b02      	cmp	r3, #2
 800118a:	d901      	bls.n	8001190 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 800118c:	2303      	movs	r3, #3
 800118e:	e09d      	b.n	80012cc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001190:	4b50      	ldr	r3, [pc, #320]	@ (80012d4 <HAL_RCC_OscConfig+0x618>)
 8001192:	681a      	ldr	r2, [r3, #0]
 8001194:	2380      	movs	r3, #128	@ 0x80
 8001196:	049b      	lsls	r3, r3, #18
 8001198:	4013      	ands	r3, r2
 800119a:	d1f0      	bne.n	800117e <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800119c:	4b4d      	ldr	r3, [pc, #308]	@ (80012d4 <HAL_RCC_OscConfig+0x618>)
 800119e:	68db      	ldr	r3, [r3, #12]
 80011a0:	4a51      	ldr	r2, [pc, #324]	@ (80012e8 <HAL_RCC_OscConfig+0x62c>)
 80011a2:	4013      	ands	r3, r2
 80011a4:	0019      	movs	r1, r3
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	6a1a      	ldr	r2, [r3, #32]
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80011ae:	431a      	orrs	r2, r3
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80011b4:	021b      	lsls	r3, r3, #8
 80011b6:	431a      	orrs	r2, r3
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80011bc:	431a      	orrs	r2, r3
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011c2:	431a      	orrs	r2, r3
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80011c8:	431a      	orrs	r2, r3
 80011ca:	4b42      	ldr	r3, [pc, #264]	@ (80012d4 <HAL_RCC_OscConfig+0x618>)
 80011cc:	430a      	orrs	r2, r1
 80011ce:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80011d0:	4b40      	ldr	r3, [pc, #256]	@ (80012d4 <HAL_RCC_OscConfig+0x618>)
 80011d2:	681a      	ldr	r2, [r3, #0]
 80011d4:	4b3f      	ldr	r3, [pc, #252]	@ (80012d4 <HAL_RCC_OscConfig+0x618>)
 80011d6:	2180      	movs	r1, #128	@ 0x80
 80011d8:	0449      	lsls	r1, r1, #17
 80011da:	430a      	orrs	r2, r1
 80011dc:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 80011de:	4b3d      	ldr	r3, [pc, #244]	@ (80012d4 <HAL_RCC_OscConfig+0x618>)
 80011e0:	68da      	ldr	r2, [r3, #12]
 80011e2:	4b3c      	ldr	r3, [pc, #240]	@ (80012d4 <HAL_RCC_OscConfig+0x618>)
 80011e4:	2180      	movs	r1, #128	@ 0x80
 80011e6:	0549      	lsls	r1, r1, #21
 80011e8:	430a      	orrs	r2, r1
 80011ea:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80011ec:	f7ff fa9a 	bl	8000724 <HAL_GetTick>
 80011f0:	0003      	movs	r3, r0
 80011f2:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80011f4:	e008      	b.n	8001208 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80011f6:	f7ff fa95 	bl	8000724 <HAL_GetTick>
 80011fa:	0002      	movs	r2, r0
 80011fc:	693b      	ldr	r3, [r7, #16]
 80011fe:	1ad3      	subs	r3, r2, r3
 8001200:	2b02      	cmp	r3, #2
 8001202:	d901      	bls.n	8001208 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 8001204:	2303      	movs	r3, #3
 8001206:	e061      	b.n	80012cc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001208:	4b32      	ldr	r3, [pc, #200]	@ (80012d4 <HAL_RCC_OscConfig+0x618>)
 800120a:	681a      	ldr	r2, [r3, #0]
 800120c:	2380      	movs	r3, #128	@ 0x80
 800120e:	049b      	lsls	r3, r3, #18
 8001210:	4013      	ands	r3, r2
 8001212:	d0f0      	beq.n	80011f6 <HAL_RCC_OscConfig+0x53a>
 8001214:	e059      	b.n	80012ca <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001216:	4b2f      	ldr	r3, [pc, #188]	@ (80012d4 <HAL_RCC_OscConfig+0x618>)
 8001218:	681a      	ldr	r2, [r3, #0]
 800121a:	4b2e      	ldr	r3, [pc, #184]	@ (80012d4 <HAL_RCC_OscConfig+0x618>)
 800121c:	4931      	ldr	r1, [pc, #196]	@ (80012e4 <HAL_RCC_OscConfig+0x628>)
 800121e:	400a      	ands	r2, r1
 8001220:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001222:	f7ff fa7f 	bl	8000724 <HAL_GetTick>
 8001226:	0003      	movs	r3, r0
 8001228:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800122a:	e008      	b.n	800123e <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800122c:	f7ff fa7a 	bl	8000724 <HAL_GetTick>
 8001230:	0002      	movs	r2, r0
 8001232:	693b      	ldr	r3, [r7, #16]
 8001234:	1ad3      	subs	r3, r2, r3
 8001236:	2b02      	cmp	r3, #2
 8001238:	d901      	bls.n	800123e <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 800123a:	2303      	movs	r3, #3
 800123c:	e046      	b.n	80012cc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800123e:	4b25      	ldr	r3, [pc, #148]	@ (80012d4 <HAL_RCC_OscConfig+0x618>)
 8001240:	681a      	ldr	r2, [r3, #0]
 8001242:	2380      	movs	r3, #128	@ 0x80
 8001244:	049b      	lsls	r3, r3, #18
 8001246:	4013      	ands	r3, r2
 8001248:	d1f0      	bne.n	800122c <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 800124a:	4b22      	ldr	r3, [pc, #136]	@ (80012d4 <HAL_RCC_OscConfig+0x618>)
 800124c:	68da      	ldr	r2, [r3, #12]
 800124e:	4b21      	ldr	r3, [pc, #132]	@ (80012d4 <HAL_RCC_OscConfig+0x618>)
 8001250:	4926      	ldr	r1, [pc, #152]	@ (80012ec <HAL_RCC_OscConfig+0x630>)
 8001252:	400a      	ands	r2, r1
 8001254:	60da      	str	r2, [r3, #12]
 8001256:	e038      	b.n	80012ca <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	69db      	ldr	r3, [r3, #28]
 800125c:	2b01      	cmp	r3, #1
 800125e:	d101      	bne.n	8001264 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8001260:	2301      	movs	r3, #1
 8001262:	e033      	b.n	80012cc <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8001264:	4b1b      	ldr	r3, [pc, #108]	@ (80012d4 <HAL_RCC_OscConfig+0x618>)
 8001266:	68db      	ldr	r3, [r3, #12]
 8001268:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800126a:	697b      	ldr	r3, [r7, #20]
 800126c:	2203      	movs	r2, #3
 800126e:	401a      	ands	r2, r3
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	6a1b      	ldr	r3, [r3, #32]
 8001274:	429a      	cmp	r2, r3
 8001276:	d126      	bne.n	80012c6 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001278:	697b      	ldr	r3, [r7, #20]
 800127a:	2270      	movs	r2, #112	@ 0x70
 800127c:	401a      	ands	r2, r3
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001282:	429a      	cmp	r2, r3
 8001284:	d11f      	bne.n	80012c6 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001286:	697a      	ldr	r2, [r7, #20]
 8001288:	23fe      	movs	r3, #254	@ 0xfe
 800128a:	01db      	lsls	r3, r3, #7
 800128c:	401a      	ands	r2, r3
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001292:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001294:	429a      	cmp	r2, r3
 8001296:	d116      	bne.n	80012c6 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001298:	697a      	ldr	r2, [r7, #20]
 800129a:	23f8      	movs	r3, #248	@ 0xf8
 800129c:	039b      	lsls	r3, r3, #14
 800129e:	401a      	ands	r2, r3
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80012a4:	429a      	cmp	r2, r3
 80012a6:	d10e      	bne.n	80012c6 <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80012a8:	697a      	ldr	r2, [r7, #20]
 80012aa:	23e0      	movs	r3, #224	@ 0xe0
 80012ac:	051b      	lsls	r3, r3, #20
 80012ae:	401a      	ands	r2, r3
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80012b4:	429a      	cmp	r2, r3
 80012b6:	d106      	bne.n	80012c6 <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80012b8:	697b      	ldr	r3, [r7, #20]
 80012ba:	0f5b      	lsrs	r3, r3, #29
 80012bc:	075a      	lsls	r2, r3, #29
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80012c2:	429a      	cmp	r2, r3
 80012c4:	d001      	beq.n	80012ca <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 80012c6:	2301      	movs	r3, #1
 80012c8:	e000      	b.n	80012cc <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 80012ca:	2300      	movs	r3, #0
}
 80012cc:	0018      	movs	r0, r3
 80012ce:	46bd      	mov	sp, r7
 80012d0:	b008      	add	sp, #32
 80012d2:	bd80      	pop	{r7, pc}
 80012d4:	40021000 	.word	0x40021000
 80012d8:	40007000 	.word	0x40007000
 80012dc:	00001388 	.word	0x00001388
 80012e0:	efffffff 	.word	0xefffffff
 80012e4:	feffffff 	.word	0xfeffffff
 80012e8:	11c1808c 	.word	0x11c1808c
 80012ec:	eefefffc 	.word	0xeefefffc

080012f0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	b084      	sub	sp, #16
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	6078      	str	r0, [r7, #4]
 80012f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d101      	bne.n	8001304 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001300:	2301      	movs	r3, #1
 8001302:	e0e9      	b.n	80014d8 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001304:	4b76      	ldr	r3, [pc, #472]	@ (80014e0 <HAL_RCC_ClockConfig+0x1f0>)
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	2207      	movs	r2, #7
 800130a:	4013      	ands	r3, r2
 800130c:	683a      	ldr	r2, [r7, #0]
 800130e:	429a      	cmp	r2, r3
 8001310:	d91e      	bls.n	8001350 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001312:	4b73      	ldr	r3, [pc, #460]	@ (80014e0 <HAL_RCC_ClockConfig+0x1f0>)
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	2207      	movs	r2, #7
 8001318:	4393      	bics	r3, r2
 800131a:	0019      	movs	r1, r3
 800131c:	4b70      	ldr	r3, [pc, #448]	@ (80014e0 <HAL_RCC_ClockConfig+0x1f0>)
 800131e:	683a      	ldr	r2, [r7, #0]
 8001320:	430a      	orrs	r2, r1
 8001322:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001324:	f7ff f9fe 	bl	8000724 <HAL_GetTick>
 8001328:	0003      	movs	r3, r0
 800132a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800132c:	e009      	b.n	8001342 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800132e:	f7ff f9f9 	bl	8000724 <HAL_GetTick>
 8001332:	0002      	movs	r2, r0
 8001334:	68fb      	ldr	r3, [r7, #12]
 8001336:	1ad3      	subs	r3, r2, r3
 8001338:	4a6a      	ldr	r2, [pc, #424]	@ (80014e4 <HAL_RCC_ClockConfig+0x1f4>)
 800133a:	4293      	cmp	r3, r2
 800133c:	d901      	bls.n	8001342 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800133e:	2303      	movs	r3, #3
 8001340:	e0ca      	b.n	80014d8 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001342:	4b67      	ldr	r3, [pc, #412]	@ (80014e0 <HAL_RCC_ClockConfig+0x1f0>)
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	2207      	movs	r2, #7
 8001348:	4013      	ands	r3, r2
 800134a:	683a      	ldr	r2, [r7, #0]
 800134c:	429a      	cmp	r2, r3
 800134e:	d1ee      	bne.n	800132e <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	2202      	movs	r2, #2
 8001356:	4013      	ands	r3, r2
 8001358:	d015      	beq.n	8001386 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	2204      	movs	r2, #4
 8001360:	4013      	ands	r3, r2
 8001362:	d006      	beq.n	8001372 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001364:	4b60      	ldr	r3, [pc, #384]	@ (80014e8 <HAL_RCC_ClockConfig+0x1f8>)
 8001366:	689a      	ldr	r2, [r3, #8]
 8001368:	4b5f      	ldr	r3, [pc, #380]	@ (80014e8 <HAL_RCC_ClockConfig+0x1f8>)
 800136a:	21e0      	movs	r1, #224	@ 0xe0
 800136c:	01c9      	lsls	r1, r1, #7
 800136e:	430a      	orrs	r2, r1
 8001370:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001372:	4b5d      	ldr	r3, [pc, #372]	@ (80014e8 <HAL_RCC_ClockConfig+0x1f8>)
 8001374:	689b      	ldr	r3, [r3, #8]
 8001376:	4a5d      	ldr	r2, [pc, #372]	@ (80014ec <HAL_RCC_ClockConfig+0x1fc>)
 8001378:	4013      	ands	r3, r2
 800137a:	0019      	movs	r1, r3
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	689a      	ldr	r2, [r3, #8]
 8001380:	4b59      	ldr	r3, [pc, #356]	@ (80014e8 <HAL_RCC_ClockConfig+0x1f8>)
 8001382:	430a      	orrs	r2, r1
 8001384:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	2201      	movs	r2, #1
 800138c:	4013      	ands	r3, r2
 800138e:	d057      	beq.n	8001440 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	685b      	ldr	r3, [r3, #4]
 8001394:	2b01      	cmp	r3, #1
 8001396:	d107      	bne.n	80013a8 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001398:	4b53      	ldr	r3, [pc, #332]	@ (80014e8 <HAL_RCC_ClockConfig+0x1f8>)
 800139a:	681a      	ldr	r2, [r3, #0]
 800139c:	2380      	movs	r3, #128	@ 0x80
 800139e:	029b      	lsls	r3, r3, #10
 80013a0:	4013      	ands	r3, r2
 80013a2:	d12b      	bne.n	80013fc <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80013a4:	2301      	movs	r3, #1
 80013a6:	e097      	b.n	80014d8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	685b      	ldr	r3, [r3, #4]
 80013ac:	2b02      	cmp	r3, #2
 80013ae:	d107      	bne.n	80013c0 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80013b0:	4b4d      	ldr	r3, [pc, #308]	@ (80014e8 <HAL_RCC_ClockConfig+0x1f8>)
 80013b2:	681a      	ldr	r2, [r3, #0]
 80013b4:	2380      	movs	r3, #128	@ 0x80
 80013b6:	049b      	lsls	r3, r3, #18
 80013b8:	4013      	ands	r3, r2
 80013ba:	d11f      	bne.n	80013fc <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80013bc:	2301      	movs	r3, #1
 80013be:	e08b      	b.n	80014d8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	685b      	ldr	r3, [r3, #4]
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d107      	bne.n	80013d8 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80013c8:	4b47      	ldr	r3, [pc, #284]	@ (80014e8 <HAL_RCC_ClockConfig+0x1f8>)
 80013ca:	681a      	ldr	r2, [r3, #0]
 80013cc:	2380      	movs	r3, #128	@ 0x80
 80013ce:	00db      	lsls	r3, r3, #3
 80013d0:	4013      	ands	r3, r2
 80013d2:	d113      	bne.n	80013fc <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80013d4:	2301      	movs	r3, #1
 80013d6:	e07f      	b.n	80014d8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	685b      	ldr	r3, [r3, #4]
 80013dc:	2b03      	cmp	r3, #3
 80013de:	d106      	bne.n	80013ee <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80013e0:	4b41      	ldr	r3, [pc, #260]	@ (80014e8 <HAL_RCC_ClockConfig+0x1f8>)
 80013e2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80013e4:	2202      	movs	r2, #2
 80013e6:	4013      	ands	r3, r2
 80013e8:	d108      	bne.n	80013fc <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80013ea:	2301      	movs	r3, #1
 80013ec:	e074      	b.n	80014d8 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80013ee:	4b3e      	ldr	r3, [pc, #248]	@ (80014e8 <HAL_RCC_ClockConfig+0x1f8>)
 80013f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80013f2:	2202      	movs	r2, #2
 80013f4:	4013      	ands	r3, r2
 80013f6:	d101      	bne.n	80013fc <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80013f8:	2301      	movs	r3, #1
 80013fa:	e06d      	b.n	80014d8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80013fc:	4b3a      	ldr	r3, [pc, #232]	@ (80014e8 <HAL_RCC_ClockConfig+0x1f8>)
 80013fe:	689b      	ldr	r3, [r3, #8]
 8001400:	2207      	movs	r2, #7
 8001402:	4393      	bics	r3, r2
 8001404:	0019      	movs	r1, r3
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	685a      	ldr	r2, [r3, #4]
 800140a:	4b37      	ldr	r3, [pc, #220]	@ (80014e8 <HAL_RCC_ClockConfig+0x1f8>)
 800140c:	430a      	orrs	r2, r1
 800140e:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001410:	f7ff f988 	bl	8000724 <HAL_GetTick>
 8001414:	0003      	movs	r3, r0
 8001416:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001418:	e009      	b.n	800142e <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800141a:	f7ff f983 	bl	8000724 <HAL_GetTick>
 800141e:	0002      	movs	r2, r0
 8001420:	68fb      	ldr	r3, [r7, #12]
 8001422:	1ad3      	subs	r3, r2, r3
 8001424:	4a2f      	ldr	r2, [pc, #188]	@ (80014e4 <HAL_RCC_ClockConfig+0x1f4>)
 8001426:	4293      	cmp	r3, r2
 8001428:	d901      	bls.n	800142e <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 800142a:	2303      	movs	r3, #3
 800142c:	e054      	b.n	80014d8 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800142e:	4b2e      	ldr	r3, [pc, #184]	@ (80014e8 <HAL_RCC_ClockConfig+0x1f8>)
 8001430:	689b      	ldr	r3, [r3, #8]
 8001432:	2238      	movs	r2, #56	@ 0x38
 8001434:	401a      	ands	r2, r3
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	685b      	ldr	r3, [r3, #4]
 800143a:	00db      	lsls	r3, r3, #3
 800143c:	429a      	cmp	r2, r3
 800143e:	d1ec      	bne.n	800141a <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001440:	4b27      	ldr	r3, [pc, #156]	@ (80014e0 <HAL_RCC_ClockConfig+0x1f0>)
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	2207      	movs	r2, #7
 8001446:	4013      	ands	r3, r2
 8001448:	683a      	ldr	r2, [r7, #0]
 800144a:	429a      	cmp	r2, r3
 800144c:	d21e      	bcs.n	800148c <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800144e:	4b24      	ldr	r3, [pc, #144]	@ (80014e0 <HAL_RCC_ClockConfig+0x1f0>)
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	2207      	movs	r2, #7
 8001454:	4393      	bics	r3, r2
 8001456:	0019      	movs	r1, r3
 8001458:	4b21      	ldr	r3, [pc, #132]	@ (80014e0 <HAL_RCC_ClockConfig+0x1f0>)
 800145a:	683a      	ldr	r2, [r7, #0]
 800145c:	430a      	orrs	r2, r1
 800145e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001460:	f7ff f960 	bl	8000724 <HAL_GetTick>
 8001464:	0003      	movs	r3, r0
 8001466:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001468:	e009      	b.n	800147e <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800146a:	f7ff f95b 	bl	8000724 <HAL_GetTick>
 800146e:	0002      	movs	r2, r0
 8001470:	68fb      	ldr	r3, [r7, #12]
 8001472:	1ad3      	subs	r3, r2, r3
 8001474:	4a1b      	ldr	r2, [pc, #108]	@ (80014e4 <HAL_RCC_ClockConfig+0x1f4>)
 8001476:	4293      	cmp	r3, r2
 8001478:	d901      	bls.n	800147e <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 800147a:	2303      	movs	r3, #3
 800147c:	e02c      	b.n	80014d8 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800147e:	4b18      	ldr	r3, [pc, #96]	@ (80014e0 <HAL_RCC_ClockConfig+0x1f0>)
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	2207      	movs	r2, #7
 8001484:	4013      	ands	r3, r2
 8001486:	683a      	ldr	r2, [r7, #0]
 8001488:	429a      	cmp	r2, r3
 800148a:	d1ee      	bne.n	800146a <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	2204      	movs	r2, #4
 8001492:	4013      	ands	r3, r2
 8001494:	d009      	beq.n	80014aa <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001496:	4b14      	ldr	r3, [pc, #80]	@ (80014e8 <HAL_RCC_ClockConfig+0x1f8>)
 8001498:	689b      	ldr	r3, [r3, #8]
 800149a:	4a15      	ldr	r2, [pc, #84]	@ (80014f0 <HAL_RCC_ClockConfig+0x200>)
 800149c:	4013      	ands	r3, r2
 800149e:	0019      	movs	r1, r3
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	68da      	ldr	r2, [r3, #12]
 80014a4:	4b10      	ldr	r3, [pc, #64]	@ (80014e8 <HAL_RCC_ClockConfig+0x1f8>)
 80014a6:	430a      	orrs	r2, r1
 80014a8:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80014aa:	f000 f829 	bl	8001500 <HAL_RCC_GetSysClockFreq>
 80014ae:	0001      	movs	r1, r0
 80014b0:	4b0d      	ldr	r3, [pc, #52]	@ (80014e8 <HAL_RCC_ClockConfig+0x1f8>)
 80014b2:	689b      	ldr	r3, [r3, #8]
 80014b4:	0a1b      	lsrs	r3, r3, #8
 80014b6:	220f      	movs	r2, #15
 80014b8:	401a      	ands	r2, r3
 80014ba:	4b0e      	ldr	r3, [pc, #56]	@ (80014f4 <HAL_RCC_ClockConfig+0x204>)
 80014bc:	0092      	lsls	r2, r2, #2
 80014be:	58d3      	ldr	r3, [r2, r3]
 80014c0:	221f      	movs	r2, #31
 80014c2:	4013      	ands	r3, r2
 80014c4:	000a      	movs	r2, r1
 80014c6:	40da      	lsrs	r2, r3
 80014c8:	4b0b      	ldr	r3, [pc, #44]	@ (80014f8 <HAL_RCC_ClockConfig+0x208>)
 80014ca:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80014cc:	4b0b      	ldr	r3, [pc, #44]	@ (80014fc <HAL_RCC_ClockConfig+0x20c>)
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	0018      	movs	r0, r3
 80014d2:	f7ff f8cb 	bl	800066c <HAL_InitTick>
 80014d6:	0003      	movs	r3, r0
}
 80014d8:	0018      	movs	r0, r3
 80014da:	46bd      	mov	sp, r7
 80014dc:	b004      	add	sp, #16
 80014de:	bd80      	pop	{r7, pc}
 80014e0:	40022000 	.word	0x40022000
 80014e4:	00001388 	.word	0x00001388
 80014e8:	40021000 	.word	0x40021000
 80014ec:	fffff0ff 	.word	0xfffff0ff
 80014f0:	ffff8fff 	.word	0xffff8fff
 80014f4:	080036e4 	.word	0x080036e4
 80014f8:	20000008 	.word	0x20000008
 80014fc:	20000000 	.word	0x20000000

08001500 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	b086      	sub	sp, #24
 8001504:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001506:	4b3c      	ldr	r3, [pc, #240]	@ (80015f8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001508:	689b      	ldr	r3, [r3, #8]
 800150a:	2238      	movs	r2, #56	@ 0x38
 800150c:	4013      	ands	r3, r2
 800150e:	d10f      	bne.n	8001530 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8001510:	4b39      	ldr	r3, [pc, #228]	@ (80015f8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	0adb      	lsrs	r3, r3, #11
 8001516:	2207      	movs	r2, #7
 8001518:	4013      	ands	r3, r2
 800151a:	2201      	movs	r2, #1
 800151c:	409a      	lsls	r2, r3
 800151e:	0013      	movs	r3, r2
 8001520:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8001522:	6839      	ldr	r1, [r7, #0]
 8001524:	4835      	ldr	r0, [pc, #212]	@ (80015fc <HAL_RCC_GetSysClockFreq+0xfc>)
 8001526:	f7fe fdf5 	bl	8000114 <__udivsi3>
 800152a:	0003      	movs	r3, r0
 800152c:	613b      	str	r3, [r7, #16]
 800152e:	e05d      	b.n	80015ec <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001530:	4b31      	ldr	r3, [pc, #196]	@ (80015f8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001532:	689b      	ldr	r3, [r3, #8]
 8001534:	2238      	movs	r2, #56	@ 0x38
 8001536:	4013      	ands	r3, r2
 8001538:	2b08      	cmp	r3, #8
 800153a:	d102      	bne.n	8001542 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800153c:	4b30      	ldr	r3, [pc, #192]	@ (8001600 <HAL_RCC_GetSysClockFreq+0x100>)
 800153e:	613b      	str	r3, [r7, #16]
 8001540:	e054      	b.n	80015ec <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001542:	4b2d      	ldr	r3, [pc, #180]	@ (80015f8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001544:	689b      	ldr	r3, [r3, #8]
 8001546:	2238      	movs	r2, #56	@ 0x38
 8001548:	4013      	ands	r3, r2
 800154a:	2b10      	cmp	r3, #16
 800154c:	d138      	bne.n	80015c0 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800154e:	4b2a      	ldr	r3, [pc, #168]	@ (80015f8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001550:	68db      	ldr	r3, [r3, #12]
 8001552:	2203      	movs	r2, #3
 8001554:	4013      	ands	r3, r2
 8001556:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001558:	4b27      	ldr	r3, [pc, #156]	@ (80015f8 <HAL_RCC_GetSysClockFreq+0xf8>)
 800155a:	68db      	ldr	r3, [r3, #12]
 800155c:	091b      	lsrs	r3, r3, #4
 800155e:	2207      	movs	r2, #7
 8001560:	4013      	ands	r3, r2
 8001562:	3301      	adds	r3, #1
 8001564:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001566:	68fb      	ldr	r3, [r7, #12]
 8001568:	2b03      	cmp	r3, #3
 800156a:	d10d      	bne.n	8001588 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800156c:	68b9      	ldr	r1, [r7, #8]
 800156e:	4824      	ldr	r0, [pc, #144]	@ (8001600 <HAL_RCC_GetSysClockFreq+0x100>)
 8001570:	f7fe fdd0 	bl	8000114 <__udivsi3>
 8001574:	0003      	movs	r3, r0
 8001576:	0019      	movs	r1, r3
 8001578:	4b1f      	ldr	r3, [pc, #124]	@ (80015f8 <HAL_RCC_GetSysClockFreq+0xf8>)
 800157a:	68db      	ldr	r3, [r3, #12]
 800157c:	0a1b      	lsrs	r3, r3, #8
 800157e:	227f      	movs	r2, #127	@ 0x7f
 8001580:	4013      	ands	r3, r2
 8001582:	434b      	muls	r3, r1
 8001584:	617b      	str	r3, [r7, #20]
        break;
 8001586:	e00d      	b.n	80015a4 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8001588:	68b9      	ldr	r1, [r7, #8]
 800158a:	481c      	ldr	r0, [pc, #112]	@ (80015fc <HAL_RCC_GetSysClockFreq+0xfc>)
 800158c:	f7fe fdc2 	bl	8000114 <__udivsi3>
 8001590:	0003      	movs	r3, r0
 8001592:	0019      	movs	r1, r3
 8001594:	4b18      	ldr	r3, [pc, #96]	@ (80015f8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001596:	68db      	ldr	r3, [r3, #12]
 8001598:	0a1b      	lsrs	r3, r3, #8
 800159a:	227f      	movs	r2, #127	@ 0x7f
 800159c:	4013      	ands	r3, r2
 800159e:	434b      	muls	r3, r1
 80015a0:	617b      	str	r3, [r7, #20]
        break;
 80015a2:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 80015a4:	4b14      	ldr	r3, [pc, #80]	@ (80015f8 <HAL_RCC_GetSysClockFreq+0xf8>)
 80015a6:	68db      	ldr	r3, [r3, #12]
 80015a8:	0f5b      	lsrs	r3, r3, #29
 80015aa:	2207      	movs	r2, #7
 80015ac:	4013      	ands	r3, r2
 80015ae:	3301      	adds	r3, #1
 80015b0:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 80015b2:	6879      	ldr	r1, [r7, #4]
 80015b4:	6978      	ldr	r0, [r7, #20]
 80015b6:	f7fe fdad 	bl	8000114 <__udivsi3>
 80015ba:	0003      	movs	r3, r0
 80015bc:	613b      	str	r3, [r7, #16]
 80015be:	e015      	b.n	80015ec <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80015c0:	4b0d      	ldr	r3, [pc, #52]	@ (80015f8 <HAL_RCC_GetSysClockFreq+0xf8>)
 80015c2:	689b      	ldr	r3, [r3, #8]
 80015c4:	2238      	movs	r2, #56	@ 0x38
 80015c6:	4013      	ands	r3, r2
 80015c8:	2b20      	cmp	r3, #32
 80015ca:	d103      	bne.n	80015d4 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 80015cc:	2380      	movs	r3, #128	@ 0x80
 80015ce:	021b      	lsls	r3, r3, #8
 80015d0:	613b      	str	r3, [r7, #16]
 80015d2:	e00b      	b.n	80015ec <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80015d4:	4b08      	ldr	r3, [pc, #32]	@ (80015f8 <HAL_RCC_GetSysClockFreq+0xf8>)
 80015d6:	689b      	ldr	r3, [r3, #8]
 80015d8:	2238      	movs	r2, #56	@ 0x38
 80015da:	4013      	ands	r3, r2
 80015dc:	2b18      	cmp	r3, #24
 80015de:	d103      	bne.n	80015e8 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 80015e0:	23fa      	movs	r3, #250	@ 0xfa
 80015e2:	01db      	lsls	r3, r3, #7
 80015e4:	613b      	str	r3, [r7, #16]
 80015e6:	e001      	b.n	80015ec <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 80015e8:	2300      	movs	r3, #0
 80015ea:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80015ec:	693b      	ldr	r3, [r7, #16]
}
 80015ee:	0018      	movs	r0, r3
 80015f0:	46bd      	mov	sp, r7
 80015f2:	b006      	add	sp, #24
 80015f4:	bd80      	pop	{r7, pc}
 80015f6:	46c0      	nop			@ (mov r8, r8)
 80015f8:	40021000 	.word	0x40021000
 80015fc:	00f42400 	.word	0x00f42400
 8001600:	007a1200 	.word	0x007a1200

08001604 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001608:	4b02      	ldr	r3, [pc, #8]	@ (8001614 <HAL_RCC_GetHCLKFreq+0x10>)
 800160a:	681b      	ldr	r3, [r3, #0]
}
 800160c:	0018      	movs	r0, r3
 800160e:	46bd      	mov	sp, r7
 8001610:	bd80      	pop	{r7, pc}
 8001612:	46c0      	nop			@ (mov r8, r8)
 8001614:	20000008 	.word	0x20000008

08001618 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001618:	b5b0      	push	{r4, r5, r7, lr}
 800161a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 800161c:	f7ff fff2 	bl	8001604 <HAL_RCC_GetHCLKFreq>
 8001620:	0004      	movs	r4, r0
 8001622:	f7ff fb3f 	bl	8000ca4 <LL_RCC_GetAPB1Prescaler>
 8001626:	0003      	movs	r3, r0
 8001628:	0b1a      	lsrs	r2, r3, #12
 800162a:	4b05      	ldr	r3, [pc, #20]	@ (8001640 <HAL_RCC_GetPCLK1Freq+0x28>)
 800162c:	0092      	lsls	r2, r2, #2
 800162e:	58d3      	ldr	r3, [r2, r3]
 8001630:	221f      	movs	r2, #31
 8001632:	4013      	ands	r3, r2
 8001634:	40dc      	lsrs	r4, r3
 8001636:	0023      	movs	r3, r4
}
 8001638:	0018      	movs	r0, r3
 800163a:	46bd      	mov	sp, r7
 800163c:	bdb0      	pop	{r4, r5, r7, pc}
 800163e:	46c0      	nop			@ (mov r8, r8)
 8001640:	08003724 	.word	0x08003724

08001644 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	b086      	sub	sp, #24
 8001648:	af00      	add	r7, sp, #0
 800164a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 800164c:	2313      	movs	r3, #19
 800164e:	18fb      	adds	r3, r7, r3
 8001650:	2200      	movs	r2, #0
 8001652:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001654:	2312      	movs	r3, #18
 8001656:	18fb      	adds	r3, r7, r3
 8001658:	2200      	movs	r2, #0
 800165a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	681a      	ldr	r2, [r3, #0]
 8001660:	2380      	movs	r3, #128	@ 0x80
 8001662:	029b      	lsls	r3, r3, #10
 8001664:	4013      	ands	r3, r2
 8001666:	d100      	bne.n	800166a <HAL_RCCEx_PeriphCLKConfig+0x26>
 8001668:	e0a3      	b.n	80017b2 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800166a:	2011      	movs	r0, #17
 800166c:	183b      	adds	r3, r7, r0
 800166e:	2200      	movs	r2, #0
 8001670:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001672:	4bc3      	ldr	r3, [pc, #780]	@ (8001980 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001674:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001676:	2380      	movs	r3, #128	@ 0x80
 8001678:	055b      	lsls	r3, r3, #21
 800167a:	4013      	ands	r3, r2
 800167c:	d110      	bne.n	80016a0 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800167e:	4bc0      	ldr	r3, [pc, #768]	@ (8001980 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001680:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001682:	4bbf      	ldr	r3, [pc, #764]	@ (8001980 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001684:	2180      	movs	r1, #128	@ 0x80
 8001686:	0549      	lsls	r1, r1, #21
 8001688:	430a      	orrs	r2, r1
 800168a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800168c:	4bbc      	ldr	r3, [pc, #752]	@ (8001980 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800168e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001690:	2380      	movs	r3, #128	@ 0x80
 8001692:	055b      	lsls	r3, r3, #21
 8001694:	4013      	ands	r3, r2
 8001696:	60bb      	str	r3, [r7, #8]
 8001698:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800169a:	183b      	adds	r3, r7, r0
 800169c:	2201      	movs	r2, #1
 800169e:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80016a0:	4bb8      	ldr	r3, [pc, #736]	@ (8001984 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80016a2:	681a      	ldr	r2, [r3, #0]
 80016a4:	4bb7      	ldr	r3, [pc, #732]	@ (8001984 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80016a6:	2180      	movs	r1, #128	@ 0x80
 80016a8:	0049      	lsls	r1, r1, #1
 80016aa:	430a      	orrs	r2, r1
 80016ac:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80016ae:	f7ff f839 	bl	8000724 <HAL_GetTick>
 80016b2:	0003      	movs	r3, r0
 80016b4:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80016b6:	e00b      	b.n	80016d0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80016b8:	f7ff f834 	bl	8000724 <HAL_GetTick>
 80016bc:	0002      	movs	r2, r0
 80016be:	68fb      	ldr	r3, [r7, #12]
 80016c0:	1ad3      	subs	r3, r2, r3
 80016c2:	2b02      	cmp	r3, #2
 80016c4:	d904      	bls.n	80016d0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 80016c6:	2313      	movs	r3, #19
 80016c8:	18fb      	adds	r3, r7, r3
 80016ca:	2203      	movs	r2, #3
 80016cc:	701a      	strb	r2, [r3, #0]
        break;
 80016ce:	e005      	b.n	80016dc <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80016d0:	4bac      	ldr	r3, [pc, #688]	@ (8001984 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80016d2:	681a      	ldr	r2, [r3, #0]
 80016d4:	2380      	movs	r3, #128	@ 0x80
 80016d6:	005b      	lsls	r3, r3, #1
 80016d8:	4013      	ands	r3, r2
 80016da:	d0ed      	beq.n	80016b8 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 80016dc:	2313      	movs	r3, #19
 80016de:	18fb      	adds	r3, r7, r3
 80016e0:	781b      	ldrb	r3, [r3, #0]
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d154      	bne.n	8001790 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80016e6:	4ba6      	ldr	r3, [pc, #664]	@ (8001980 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80016e8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80016ea:	23c0      	movs	r3, #192	@ 0xc0
 80016ec:	009b      	lsls	r3, r3, #2
 80016ee:	4013      	ands	r3, r2
 80016f0:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80016f2:	697b      	ldr	r3, [r7, #20]
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d019      	beq.n	800172c <HAL_RCCEx_PeriphCLKConfig+0xe8>
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016fc:	697a      	ldr	r2, [r7, #20]
 80016fe:	429a      	cmp	r2, r3
 8001700:	d014      	beq.n	800172c <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8001702:	4b9f      	ldr	r3, [pc, #636]	@ (8001980 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001704:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001706:	4aa0      	ldr	r2, [pc, #640]	@ (8001988 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8001708:	4013      	ands	r3, r2
 800170a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800170c:	4b9c      	ldr	r3, [pc, #624]	@ (8001980 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800170e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001710:	4b9b      	ldr	r3, [pc, #620]	@ (8001980 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001712:	2180      	movs	r1, #128	@ 0x80
 8001714:	0249      	lsls	r1, r1, #9
 8001716:	430a      	orrs	r2, r1
 8001718:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 800171a:	4b99      	ldr	r3, [pc, #612]	@ (8001980 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800171c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800171e:	4b98      	ldr	r3, [pc, #608]	@ (8001980 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001720:	499a      	ldr	r1, [pc, #616]	@ (800198c <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8001722:	400a      	ands	r2, r1
 8001724:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8001726:	4b96      	ldr	r3, [pc, #600]	@ (8001980 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001728:	697a      	ldr	r2, [r7, #20]
 800172a:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800172c:	697b      	ldr	r3, [r7, #20]
 800172e:	2201      	movs	r2, #1
 8001730:	4013      	ands	r3, r2
 8001732:	d016      	beq.n	8001762 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001734:	f7fe fff6 	bl	8000724 <HAL_GetTick>
 8001738:	0003      	movs	r3, r0
 800173a:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800173c:	e00c      	b.n	8001758 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800173e:	f7fe fff1 	bl	8000724 <HAL_GetTick>
 8001742:	0002      	movs	r2, r0
 8001744:	68fb      	ldr	r3, [r7, #12]
 8001746:	1ad3      	subs	r3, r2, r3
 8001748:	4a91      	ldr	r2, [pc, #580]	@ (8001990 <HAL_RCCEx_PeriphCLKConfig+0x34c>)
 800174a:	4293      	cmp	r3, r2
 800174c:	d904      	bls.n	8001758 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 800174e:	2313      	movs	r3, #19
 8001750:	18fb      	adds	r3, r7, r3
 8001752:	2203      	movs	r2, #3
 8001754:	701a      	strb	r2, [r3, #0]
            break;
 8001756:	e004      	b.n	8001762 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001758:	4b89      	ldr	r3, [pc, #548]	@ (8001980 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800175a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800175c:	2202      	movs	r2, #2
 800175e:	4013      	ands	r3, r2
 8001760:	d0ed      	beq.n	800173e <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8001762:	2313      	movs	r3, #19
 8001764:	18fb      	adds	r3, r7, r3
 8001766:	781b      	ldrb	r3, [r3, #0]
 8001768:	2b00      	cmp	r3, #0
 800176a:	d10a      	bne.n	8001782 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800176c:	4b84      	ldr	r3, [pc, #528]	@ (8001980 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800176e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001770:	4a85      	ldr	r2, [pc, #532]	@ (8001988 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8001772:	4013      	ands	r3, r2
 8001774:	0019      	movs	r1, r3
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800177a:	4b81      	ldr	r3, [pc, #516]	@ (8001980 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800177c:	430a      	orrs	r2, r1
 800177e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001780:	e00c      	b.n	800179c <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8001782:	2312      	movs	r3, #18
 8001784:	18fb      	adds	r3, r7, r3
 8001786:	2213      	movs	r2, #19
 8001788:	18ba      	adds	r2, r7, r2
 800178a:	7812      	ldrb	r2, [r2, #0]
 800178c:	701a      	strb	r2, [r3, #0]
 800178e:	e005      	b.n	800179c <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001790:	2312      	movs	r3, #18
 8001792:	18fb      	adds	r3, r7, r3
 8001794:	2213      	movs	r2, #19
 8001796:	18ba      	adds	r2, r7, r2
 8001798:	7812      	ldrb	r2, [r2, #0]
 800179a:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800179c:	2311      	movs	r3, #17
 800179e:	18fb      	adds	r3, r7, r3
 80017a0:	781b      	ldrb	r3, [r3, #0]
 80017a2:	2b01      	cmp	r3, #1
 80017a4:	d105      	bne.n	80017b2 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80017a6:	4b76      	ldr	r3, [pc, #472]	@ (8001980 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80017a8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80017aa:	4b75      	ldr	r3, [pc, #468]	@ (8001980 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80017ac:	4979      	ldr	r1, [pc, #484]	@ (8001994 <HAL_RCCEx_PeriphCLKConfig+0x350>)
 80017ae:	400a      	ands	r2, r1
 80017b0:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	2201      	movs	r2, #1
 80017b8:	4013      	ands	r3, r2
 80017ba:	d009      	beq.n	80017d0 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80017bc:	4b70      	ldr	r3, [pc, #448]	@ (8001980 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80017be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80017c0:	2203      	movs	r2, #3
 80017c2:	4393      	bics	r3, r2
 80017c4:	0019      	movs	r1, r3
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	685a      	ldr	r2, [r3, #4]
 80017ca:	4b6d      	ldr	r3, [pc, #436]	@ (8001980 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80017cc:	430a      	orrs	r2, r1
 80017ce:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	2202      	movs	r2, #2
 80017d6:	4013      	ands	r3, r2
 80017d8:	d009      	beq.n	80017ee <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80017da:	4b69      	ldr	r3, [pc, #420]	@ (8001980 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80017dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80017de:	220c      	movs	r2, #12
 80017e0:	4393      	bics	r3, r2
 80017e2:	0019      	movs	r1, r3
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	689a      	ldr	r2, [r3, #8]
 80017e8:	4b65      	ldr	r3, [pc, #404]	@ (8001980 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80017ea:	430a      	orrs	r2, r1
 80017ec:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	2210      	movs	r2, #16
 80017f4:	4013      	ands	r3, r2
 80017f6:	d009      	beq.n	800180c <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80017f8:	4b61      	ldr	r3, [pc, #388]	@ (8001980 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80017fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80017fc:	4a66      	ldr	r2, [pc, #408]	@ (8001998 <HAL_RCCEx_PeriphCLKConfig+0x354>)
 80017fe:	4013      	ands	r3, r2
 8001800:	0019      	movs	r1, r3
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	68da      	ldr	r2, [r3, #12]
 8001806:	4b5e      	ldr	r3, [pc, #376]	@ (8001980 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001808:	430a      	orrs	r2, r1
 800180a:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	681a      	ldr	r2, [r3, #0]
 8001810:	2380      	movs	r3, #128	@ 0x80
 8001812:	009b      	lsls	r3, r3, #2
 8001814:	4013      	ands	r3, r2
 8001816:	d009      	beq.n	800182c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8001818:	4b59      	ldr	r3, [pc, #356]	@ (8001980 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800181a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800181c:	4a5f      	ldr	r2, [pc, #380]	@ (800199c <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800181e:	4013      	ands	r3, r2
 8001820:	0019      	movs	r1, r3
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	699a      	ldr	r2, [r3, #24]
 8001826:	4b56      	ldr	r3, [pc, #344]	@ (8001980 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001828:	430a      	orrs	r2, r1
 800182a:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	681a      	ldr	r2, [r3, #0]
 8001830:	2380      	movs	r3, #128	@ 0x80
 8001832:	00db      	lsls	r3, r3, #3
 8001834:	4013      	ands	r3, r2
 8001836:	d009      	beq.n	800184c <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8001838:	4b51      	ldr	r3, [pc, #324]	@ (8001980 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800183a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800183c:	4a58      	ldr	r2, [pc, #352]	@ (80019a0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800183e:	4013      	ands	r3, r2
 8001840:	0019      	movs	r1, r3
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	69da      	ldr	r2, [r3, #28]
 8001846:	4b4e      	ldr	r3, [pc, #312]	@ (8001980 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001848:	430a      	orrs	r2, r1
 800184a:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	2220      	movs	r2, #32
 8001852:	4013      	ands	r3, r2
 8001854:	d009      	beq.n	800186a <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001856:	4b4a      	ldr	r3, [pc, #296]	@ (8001980 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001858:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800185a:	4a52      	ldr	r2, [pc, #328]	@ (80019a4 <HAL_RCCEx_PeriphCLKConfig+0x360>)
 800185c:	4013      	ands	r3, r2
 800185e:	0019      	movs	r1, r3
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	691a      	ldr	r2, [r3, #16]
 8001864:	4b46      	ldr	r3, [pc, #280]	@ (8001980 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001866:	430a      	orrs	r2, r1
 8001868:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	681a      	ldr	r2, [r3, #0]
 800186e:	2380      	movs	r3, #128	@ 0x80
 8001870:	01db      	lsls	r3, r3, #7
 8001872:	4013      	ands	r3, r2
 8001874:	d015      	beq.n	80018a2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001876:	4b42      	ldr	r3, [pc, #264]	@ (8001980 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001878:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800187a:	009b      	lsls	r3, r3, #2
 800187c:	0899      	lsrs	r1, r3, #2
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	6a1a      	ldr	r2, [r3, #32]
 8001882:	4b3f      	ldr	r3, [pc, #252]	@ (8001980 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001884:	430a      	orrs	r2, r1
 8001886:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	6a1a      	ldr	r2, [r3, #32]
 800188c:	2380      	movs	r3, #128	@ 0x80
 800188e:	05db      	lsls	r3, r3, #23
 8001890:	429a      	cmp	r2, r3
 8001892:	d106      	bne.n	80018a2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8001894:	4b3a      	ldr	r3, [pc, #232]	@ (8001980 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001896:	68da      	ldr	r2, [r3, #12]
 8001898:	4b39      	ldr	r3, [pc, #228]	@ (8001980 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800189a:	2180      	movs	r1, #128	@ 0x80
 800189c:	0249      	lsls	r1, r1, #9
 800189e:	430a      	orrs	r2, r1
 80018a0:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	681a      	ldr	r2, [r3, #0]
 80018a6:	2380      	movs	r3, #128	@ 0x80
 80018a8:	031b      	lsls	r3, r3, #12
 80018aa:	4013      	ands	r3, r2
 80018ac:	d009      	beq.n	80018c2 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80018ae:	4b34      	ldr	r3, [pc, #208]	@ (8001980 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80018b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80018b2:	2240      	movs	r2, #64	@ 0x40
 80018b4:	4393      	bics	r3, r2
 80018b6:	0019      	movs	r1, r3
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80018bc:	4b30      	ldr	r3, [pc, #192]	@ (8001980 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80018be:	430a      	orrs	r2, r1
 80018c0:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	681a      	ldr	r2, [r3, #0]
 80018c6:	2380      	movs	r3, #128	@ 0x80
 80018c8:	039b      	lsls	r3, r3, #14
 80018ca:	4013      	ands	r3, r2
 80018cc:	d016      	beq.n	80018fc <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80018ce:	4b2c      	ldr	r3, [pc, #176]	@ (8001980 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80018d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80018d2:	4a35      	ldr	r2, [pc, #212]	@ (80019a8 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80018d4:	4013      	ands	r3, r2
 80018d6:	0019      	movs	r1, r3
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80018dc:	4b28      	ldr	r3, [pc, #160]	@ (8001980 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80018de:	430a      	orrs	r2, r1
 80018e0:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80018e6:	2380      	movs	r3, #128	@ 0x80
 80018e8:	03db      	lsls	r3, r3, #15
 80018ea:	429a      	cmp	r2, r3
 80018ec:	d106      	bne.n	80018fc <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80018ee:	4b24      	ldr	r3, [pc, #144]	@ (8001980 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80018f0:	68da      	ldr	r2, [r3, #12]
 80018f2:	4b23      	ldr	r3, [pc, #140]	@ (8001980 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80018f4:	2180      	movs	r1, #128	@ 0x80
 80018f6:	0449      	lsls	r1, r1, #17
 80018f8:	430a      	orrs	r2, r1
 80018fa:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	681a      	ldr	r2, [r3, #0]
 8001900:	2380      	movs	r3, #128	@ 0x80
 8001902:	03db      	lsls	r3, r3, #15
 8001904:	4013      	ands	r3, r2
 8001906:	d016      	beq.n	8001936 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8001908:	4b1d      	ldr	r3, [pc, #116]	@ (8001980 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800190a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800190c:	4a27      	ldr	r2, [pc, #156]	@ (80019ac <HAL_RCCEx_PeriphCLKConfig+0x368>)
 800190e:	4013      	ands	r3, r2
 8001910:	0019      	movs	r1, r3
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001916:	4b1a      	ldr	r3, [pc, #104]	@ (8001980 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001918:	430a      	orrs	r2, r1
 800191a:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001920:	2380      	movs	r3, #128	@ 0x80
 8001922:	045b      	lsls	r3, r3, #17
 8001924:	429a      	cmp	r2, r3
 8001926:	d106      	bne.n	8001936 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8001928:	4b15      	ldr	r3, [pc, #84]	@ (8001980 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800192a:	68da      	ldr	r2, [r3, #12]
 800192c:	4b14      	ldr	r3, [pc, #80]	@ (8001980 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800192e:	2180      	movs	r1, #128	@ 0x80
 8001930:	0449      	lsls	r1, r1, #17
 8001932:	430a      	orrs	r2, r1
 8001934:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	681a      	ldr	r2, [r3, #0]
 800193a:	2380      	movs	r3, #128	@ 0x80
 800193c:	011b      	lsls	r3, r3, #4
 800193e:	4013      	ands	r3, r2
 8001940:	d016      	beq.n	8001970 <HAL_RCCEx_PeriphCLKConfig+0x32c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8001942:	4b0f      	ldr	r3, [pc, #60]	@ (8001980 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001944:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001946:	4a1a      	ldr	r2, [pc, #104]	@ (80019b0 <HAL_RCCEx_PeriphCLKConfig+0x36c>)
 8001948:	4013      	ands	r3, r2
 800194a:	0019      	movs	r1, r3
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	695a      	ldr	r2, [r3, #20]
 8001950:	4b0b      	ldr	r3, [pc, #44]	@ (8001980 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001952:	430a      	orrs	r2, r1
 8001954:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	695a      	ldr	r2, [r3, #20]
 800195a:	2380      	movs	r3, #128	@ 0x80
 800195c:	01db      	lsls	r3, r3, #7
 800195e:	429a      	cmp	r2, r3
 8001960:	d106      	bne.n	8001970 <HAL_RCCEx_PeriphCLKConfig+0x32c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8001962:	4b07      	ldr	r3, [pc, #28]	@ (8001980 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001964:	68da      	ldr	r2, [r3, #12]
 8001966:	4b06      	ldr	r3, [pc, #24]	@ (8001980 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001968:	2180      	movs	r1, #128	@ 0x80
 800196a:	0249      	lsls	r1, r1, #9
 800196c:	430a      	orrs	r2, r1
 800196e:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8001970:	2312      	movs	r3, #18
 8001972:	18fb      	adds	r3, r7, r3
 8001974:	781b      	ldrb	r3, [r3, #0]
}
 8001976:	0018      	movs	r0, r3
 8001978:	46bd      	mov	sp, r7
 800197a:	b006      	add	sp, #24
 800197c:	bd80      	pop	{r7, pc}
 800197e:	46c0      	nop			@ (mov r8, r8)
 8001980:	40021000 	.word	0x40021000
 8001984:	40007000 	.word	0x40007000
 8001988:	fffffcff 	.word	0xfffffcff
 800198c:	fffeffff 	.word	0xfffeffff
 8001990:	00001388 	.word	0x00001388
 8001994:	efffffff 	.word	0xefffffff
 8001998:	fffff3ff 	.word	0xfffff3ff
 800199c:	fff3ffff 	.word	0xfff3ffff
 80019a0:	ffcfffff 	.word	0xffcfffff
 80019a4:	ffffcfff 	.word	0xffffcfff
 80019a8:	ffbfffff 	.word	0xffbfffff
 80019ac:	feffffff 	.word	0xfeffffff
 80019b0:	ffff3fff 	.word	0xffff3fff

080019b4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	b082      	sub	sp, #8
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d101      	bne.n	80019c6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80019c2:	2301      	movs	r3, #1
 80019c4:	e046      	b.n	8001a54 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	2288      	movs	r2, #136	@ 0x88
 80019ca:	589b      	ldr	r3, [r3, r2]
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d107      	bne.n	80019e0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	2284      	movs	r2, #132	@ 0x84
 80019d4:	2100      	movs	r1, #0
 80019d6:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	0018      	movs	r0, r3
 80019dc:	f001 fce6 	bl	80033ac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	2288      	movs	r2, #136	@ 0x88
 80019e4:	2124      	movs	r1, #36	@ 0x24
 80019e6:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	681a      	ldr	r2, [r3, #0]
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	2101      	movs	r1, #1
 80019f4:	438a      	bics	r2, r1
 80019f6:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d003      	beq.n	8001a08 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	0018      	movs	r0, r3
 8001a04:	f000 fb8e 	bl	8002124 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	0018      	movs	r0, r3
 8001a0c:	f000 f8cc 	bl	8001ba8 <UART_SetConfig>
 8001a10:	0003      	movs	r3, r0
 8001a12:	2b01      	cmp	r3, #1
 8001a14:	d101      	bne.n	8001a1a <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 8001a16:	2301      	movs	r3, #1
 8001a18:	e01c      	b.n	8001a54 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	685a      	ldr	r2, [r3, #4]
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	490d      	ldr	r1, [pc, #52]	@ (8001a5c <HAL_UART_Init+0xa8>)
 8001a26:	400a      	ands	r2, r1
 8001a28:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	689a      	ldr	r2, [r3, #8]
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	212a      	movs	r1, #42	@ 0x2a
 8001a36:	438a      	bics	r2, r1
 8001a38:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	681a      	ldr	r2, [r3, #0]
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	2101      	movs	r1, #1
 8001a46:	430a      	orrs	r2, r1
 8001a48:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	0018      	movs	r0, r3
 8001a4e:	f000 fc1d 	bl	800228c <UART_CheckIdleState>
 8001a52:	0003      	movs	r3, r0
}
 8001a54:	0018      	movs	r0, r3
 8001a56:	46bd      	mov	sp, r7
 8001a58:	b002      	add	sp, #8
 8001a5a:	bd80      	pop	{r7, pc}
 8001a5c:	ffffb7ff 	.word	0xffffb7ff

08001a60 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b08a      	sub	sp, #40	@ 0x28
 8001a64:	af02      	add	r7, sp, #8
 8001a66:	60f8      	str	r0, [r7, #12]
 8001a68:	60b9      	str	r1, [r7, #8]
 8001a6a:	603b      	str	r3, [r7, #0]
 8001a6c:	1dbb      	adds	r3, r7, #6
 8001a6e:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	2288      	movs	r2, #136	@ 0x88
 8001a74:	589b      	ldr	r3, [r3, r2]
 8001a76:	2b20      	cmp	r3, #32
 8001a78:	d000      	beq.n	8001a7c <HAL_UART_Transmit+0x1c>
 8001a7a:	e090      	b.n	8001b9e <HAL_UART_Transmit+0x13e>
  {
    if ((pData == NULL) || (Size == 0U))
 8001a7c:	68bb      	ldr	r3, [r7, #8]
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d003      	beq.n	8001a8a <HAL_UART_Transmit+0x2a>
 8001a82:	1dbb      	adds	r3, r7, #6
 8001a84:	881b      	ldrh	r3, [r3, #0]
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d101      	bne.n	8001a8e <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 8001a8a:	2301      	movs	r3, #1
 8001a8c:	e088      	b.n	8001ba0 <HAL_UART_Transmit+0x140>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001a8e:	68fb      	ldr	r3, [r7, #12]
 8001a90:	689a      	ldr	r2, [r3, #8]
 8001a92:	2380      	movs	r3, #128	@ 0x80
 8001a94:	015b      	lsls	r3, r3, #5
 8001a96:	429a      	cmp	r2, r3
 8001a98:	d109      	bne.n	8001aae <HAL_UART_Transmit+0x4e>
 8001a9a:	68fb      	ldr	r3, [r7, #12]
 8001a9c:	691b      	ldr	r3, [r3, #16]
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d105      	bne.n	8001aae <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8001aa2:	68bb      	ldr	r3, [r7, #8]
 8001aa4:	2201      	movs	r2, #1
 8001aa6:	4013      	ands	r3, r2
 8001aa8:	d001      	beq.n	8001aae <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 8001aaa:	2301      	movs	r3, #1
 8001aac:	e078      	b.n	8001ba0 <HAL_UART_Transmit+0x140>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001aae:	68fb      	ldr	r3, [r7, #12]
 8001ab0:	2290      	movs	r2, #144	@ 0x90
 8001ab2:	2100      	movs	r1, #0
 8001ab4:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	2288      	movs	r2, #136	@ 0x88
 8001aba:	2121      	movs	r1, #33	@ 0x21
 8001abc:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001abe:	f7fe fe31 	bl	8000724 <HAL_GetTick>
 8001ac2:	0003      	movs	r3, r0
 8001ac4:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	1dba      	adds	r2, r7, #6
 8001aca:	2154      	movs	r1, #84	@ 0x54
 8001acc:	8812      	ldrh	r2, [r2, #0]
 8001ace:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	1dba      	adds	r2, r7, #6
 8001ad4:	2156      	movs	r1, #86	@ 0x56
 8001ad6:	8812      	ldrh	r2, [r2, #0]
 8001ad8:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	689a      	ldr	r2, [r3, #8]
 8001ade:	2380      	movs	r3, #128	@ 0x80
 8001ae0:	015b      	lsls	r3, r3, #5
 8001ae2:	429a      	cmp	r2, r3
 8001ae4:	d108      	bne.n	8001af8 <HAL_UART_Transmit+0x98>
 8001ae6:	68fb      	ldr	r3, [r7, #12]
 8001ae8:	691b      	ldr	r3, [r3, #16]
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d104      	bne.n	8001af8 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 8001aee:	2300      	movs	r3, #0
 8001af0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8001af2:	68bb      	ldr	r3, [r7, #8]
 8001af4:	61bb      	str	r3, [r7, #24]
 8001af6:	e003      	b.n	8001b00 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 8001af8:	68bb      	ldr	r3, [r7, #8]
 8001afa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001afc:	2300      	movs	r3, #0
 8001afe:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8001b00:	e030      	b.n	8001b64 <HAL_UART_Transmit+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001b02:	697a      	ldr	r2, [r7, #20]
 8001b04:	68f8      	ldr	r0, [r7, #12]
 8001b06:	683b      	ldr	r3, [r7, #0]
 8001b08:	9300      	str	r3, [sp, #0]
 8001b0a:	0013      	movs	r3, r2
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	2180      	movs	r1, #128	@ 0x80
 8001b10:	f000 fc66 	bl	80023e0 <UART_WaitOnFlagUntilTimeout>
 8001b14:	1e03      	subs	r3, r0, #0
 8001b16:	d005      	beq.n	8001b24 <HAL_UART_Transmit+0xc4>
      {

        huart->gState = HAL_UART_STATE_READY;
 8001b18:	68fb      	ldr	r3, [r7, #12]
 8001b1a:	2288      	movs	r2, #136	@ 0x88
 8001b1c:	2120      	movs	r1, #32
 8001b1e:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 8001b20:	2303      	movs	r3, #3
 8001b22:	e03d      	b.n	8001ba0 <HAL_UART_Transmit+0x140>
      }
      if (pdata8bits == NULL)
 8001b24:	69fb      	ldr	r3, [r7, #28]
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d10b      	bne.n	8001b42 <HAL_UART_Transmit+0xe2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001b2a:	69bb      	ldr	r3, [r7, #24]
 8001b2c:	881b      	ldrh	r3, [r3, #0]
 8001b2e:	001a      	movs	r2, r3
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	05d2      	lsls	r2, r2, #23
 8001b36:	0dd2      	lsrs	r2, r2, #23
 8001b38:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8001b3a:	69bb      	ldr	r3, [r7, #24]
 8001b3c:	3302      	adds	r3, #2
 8001b3e:	61bb      	str	r3, [r7, #24]
 8001b40:	e007      	b.n	8001b52 <HAL_UART_Transmit+0xf2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8001b42:	69fb      	ldr	r3, [r7, #28]
 8001b44:	781a      	ldrb	r2, [r3, #0]
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8001b4c:	69fb      	ldr	r3, [r7, #28]
 8001b4e:	3301      	adds	r3, #1
 8001b50:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001b52:	68fb      	ldr	r3, [r7, #12]
 8001b54:	2256      	movs	r2, #86	@ 0x56
 8001b56:	5a9b      	ldrh	r3, [r3, r2]
 8001b58:	b29b      	uxth	r3, r3
 8001b5a:	3b01      	subs	r3, #1
 8001b5c:	b299      	uxth	r1, r3
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	2256      	movs	r2, #86	@ 0x56
 8001b62:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	2256      	movs	r2, #86	@ 0x56
 8001b68:	5a9b      	ldrh	r3, [r3, r2]
 8001b6a:	b29b      	uxth	r3, r3
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d1c8      	bne.n	8001b02 <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001b70:	697a      	ldr	r2, [r7, #20]
 8001b72:	68f8      	ldr	r0, [r7, #12]
 8001b74:	683b      	ldr	r3, [r7, #0]
 8001b76:	9300      	str	r3, [sp, #0]
 8001b78:	0013      	movs	r3, r2
 8001b7a:	2200      	movs	r2, #0
 8001b7c:	2140      	movs	r1, #64	@ 0x40
 8001b7e:	f000 fc2f 	bl	80023e0 <UART_WaitOnFlagUntilTimeout>
 8001b82:	1e03      	subs	r3, r0, #0
 8001b84:	d005      	beq.n	8001b92 <HAL_UART_Transmit+0x132>
    {
      huart->gState = HAL_UART_STATE_READY;
 8001b86:	68fb      	ldr	r3, [r7, #12]
 8001b88:	2288      	movs	r2, #136	@ 0x88
 8001b8a:	2120      	movs	r1, #32
 8001b8c:	5099      	str	r1, [r3, r2]

      return HAL_TIMEOUT;
 8001b8e:	2303      	movs	r3, #3
 8001b90:	e006      	b.n	8001ba0 <HAL_UART_Transmit+0x140>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	2288      	movs	r2, #136	@ 0x88
 8001b96:	2120      	movs	r1, #32
 8001b98:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	e000      	b.n	8001ba0 <HAL_UART_Transmit+0x140>
  }
  else
  {
    return HAL_BUSY;
 8001b9e:	2302      	movs	r3, #2
  }
}
 8001ba0:	0018      	movs	r0, r3
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	b008      	add	sp, #32
 8001ba6:	bd80      	pop	{r7, pc}

08001ba8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001ba8:	b5b0      	push	{r4, r5, r7, lr}
 8001baa:	b090      	sub	sp, #64	@ 0x40
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8001bb0:	231a      	movs	r3, #26
 8001bb2:	2220      	movs	r2, #32
 8001bb4:	189b      	adds	r3, r3, r2
 8001bb6:	19db      	adds	r3, r3, r7
 8001bb8:	2200      	movs	r2, #0
 8001bba:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001bbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bbe:	689a      	ldr	r2, [r3, #8]
 8001bc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bc2:	691b      	ldr	r3, [r3, #16]
 8001bc4:	431a      	orrs	r2, r3
 8001bc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bc8:	695b      	ldr	r3, [r3, #20]
 8001bca:	431a      	orrs	r2, r3
 8001bcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bce:	69db      	ldr	r3, [r3, #28]
 8001bd0:	4313      	orrs	r3, r2
 8001bd2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8001bd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	4aaf      	ldr	r2, [pc, #700]	@ (8001e98 <UART_SetConfig+0x2f0>)
 8001bdc:	4013      	ands	r3, r2
 8001bde:	0019      	movs	r1, r3
 8001be0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001be2:	681a      	ldr	r2, [r3, #0]
 8001be4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001be6:	430b      	orrs	r3, r1
 8001be8:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001bea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	685b      	ldr	r3, [r3, #4]
 8001bf0:	4aaa      	ldr	r2, [pc, #680]	@ (8001e9c <UART_SetConfig+0x2f4>)
 8001bf2:	4013      	ands	r3, r2
 8001bf4:	0018      	movs	r0, r3
 8001bf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bf8:	68d9      	ldr	r1, [r3, #12]
 8001bfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bfc:	681a      	ldr	r2, [r3, #0]
 8001bfe:	0003      	movs	r3, r0
 8001c00:	430b      	orrs	r3, r1
 8001c02:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8001c04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c06:	699b      	ldr	r3, [r3, #24]
 8001c08:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8001c0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	4aa4      	ldr	r2, [pc, #656]	@ (8001ea0 <UART_SetConfig+0x2f8>)
 8001c10:	4293      	cmp	r3, r2
 8001c12:	d004      	beq.n	8001c1e <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8001c14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c16:	6a1b      	ldr	r3, [r3, #32]
 8001c18:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001c1a:	4313      	orrs	r3, r2
 8001c1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8001c1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	689b      	ldr	r3, [r3, #8]
 8001c24:	4a9f      	ldr	r2, [pc, #636]	@ (8001ea4 <UART_SetConfig+0x2fc>)
 8001c26:	4013      	ands	r3, r2
 8001c28:	0019      	movs	r1, r3
 8001c2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c2c:	681a      	ldr	r2, [r3, #0]
 8001c2e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001c30:	430b      	orrs	r3, r1
 8001c32:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8001c34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c3a:	220f      	movs	r2, #15
 8001c3c:	4393      	bics	r3, r2
 8001c3e:	0018      	movs	r0, r3
 8001c40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c42:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8001c44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c46:	681a      	ldr	r2, [r3, #0]
 8001c48:	0003      	movs	r3, r0
 8001c4a:	430b      	orrs	r3, r1
 8001c4c:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001c4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	4a95      	ldr	r2, [pc, #596]	@ (8001ea8 <UART_SetConfig+0x300>)
 8001c54:	4293      	cmp	r3, r2
 8001c56:	d131      	bne.n	8001cbc <UART_SetConfig+0x114>
 8001c58:	4b94      	ldr	r3, [pc, #592]	@ (8001eac <UART_SetConfig+0x304>)
 8001c5a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c5c:	2203      	movs	r2, #3
 8001c5e:	4013      	ands	r3, r2
 8001c60:	2b03      	cmp	r3, #3
 8001c62:	d01d      	beq.n	8001ca0 <UART_SetConfig+0xf8>
 8001c64:	d823      	bhi.n	8001cae <UART_SetConfig+0x106>
 8001c66:	2b02      	cmp	r3, #2
 8001c68:	d00c      	beq.n	8001c84 <UART_SetConfig+0xdc>
 8001c6a:	d820      	bhi.n	8001cae <UART_SetConfig+0x106>
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d002      	beq.n	8001c76 <UART_SetConfig+0xce>
 8001c70:	2b01      	cmp	r3, #1
 8001c72:	d00e      	beq.n	8001c92 <UART_SetConfig+0xea>
 8001c74:	e01b      	b.n	8001cae <UART_SetConfig+0x106>
 8001c76:	231b      	movs	r3, #27
 8001c78:	2220      	movs	r2, #32
 8001c7a:	189b      	adds	r3, r3, r2
 8001c7c:	19db      	adds	r3, r3, r7
 8001c7e:	2200      	movs	r2, #0
 8001c80:	701a      	strb	r2, [r3, #0]
 8001c82:	e0b4      	b.n	8001dee <UART_SetConfig+0x246>
 8001c84:	231b      	movs	r3, #27
 8001c86:	2220      	movs	r2, #32
 8001c88:	189b      	adds	r3, r3, r2
 8001c8a:	19db      	adds	r3, r3, r7
 8001c8c:	2202      	movs	r2, #2
 8001c8e:	701a      	strb	r2, [r3, #0]
 8001c90:	e0ad      	b.n	8001dee <UART_SetConfig+0x246>
 8001c92:	231b      	movs	r3, #27
 8001c94:	2220      	movs	r2, #32
 8001c96:	189b      	adds	r3, r3, r2
 8001c98:	19db      	adds	r3, r3, r7
 8001c9a:	2204      	movs	r2, #4
 8001c9c:	701a      	strb	r2, [r3, #0]
 8001c9e:	e0a6      	b.n	8001dee <UART_SetConfig+0x246>
 8001ca0:	231b      	movs	r3, #27
 8001ca2:	2220      	movs	r2, #32
 8001ca4:	189b      	adds	r3, r3, r2
 8001ca6:	19db      	adds	r3, r3, r7
 8001ca8:	2208      	movs	r2, #8
 8001caa:	701a      	strb	r2, [r3, #0]
 8001cac:	e09f      	b.n	8001dee <UART_SetConfig+0x246>
 8001cae:	231b      	movs	r3, #27
 8001cb0:	2220      	movs	r2, #32
 8001cb2:	189b      	adds	r3, r3, r2
 8001cb4:	19db      	adds	r3, r3, r7
 8001cb6:	2210      	movs	r2, #16
 8001cb8:	701a      	strb	r2, [r3, #0]
 8001cba:	e098      	b.n	8001dee <UART_SetConfig+0x246>
 8001cbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	4a7b      	ldr	r2, [pc, #492]	@ (8001eb0 <UART_SetConfig+0x308>)
 8001cc2:	4293      	cmp	r3, r2
 8001cc4:	d131      	bne.n	8001d2a <UART_SetConfig+0x182>
 8001cc6:	4b79      	ldr	r3, [pc, #484]	@ (8001eac <UART_SetConfig+0x304>)
 8001cc8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001cca:	220c      	movs	r2, #12
 8001ccc:	4013      	ands	r3, r2
 8001cce:	2b0c      	cmp	r3, #12
 8001cd0:	d01d      	beq.n	8001d0e <UART_SetConfig+0x166>
 8001cd2:	d823      	bhi.n	8001d1c <UART_SetConfig+0x174>
 8001cd4:	2b08      	cmp	r3, #8
 8001cd6:	d00c      	beq.n	8001cf2 <UART_SetConfig+0x14a>
 8001cd8:	d820      	bhi.n	8001d1c <UART_SetConfig+0x174>
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d002      	beq.n	8001ce4 <UART_SetConfig+0x13c>
 8001cde:	2b04      	cmp	r3, #4
 8001ce0:	d00e      	beq.n	8001d00 <UART_SetConfig+0x158>
 8001ce2:	e01b      	b.n	8001d1c <UART_SetConfig+0x174>
 8001ce4:	231b      	movs	r3, #27
 8001ce6:	2220      	movs	r2, #32
 8001ce8:	189b      	adds	r3, r3, r2
 8001cea:	19db      	adds	r3, r3, r7
 8001cec:	2200      	movs	r2, #0
 8001cee:	701a      	strb	r2, [r3, #0]
 8001cf0:	e07d      	b.n	8001dee <UART_SetConfig+0x246>
 8001cf2:	231b      	movs	r3, #27
 8001cf4:	2220      	movs	r2, #32
 8001cf6:	189b      	adds	r3, r3, r2
 8001cf8:	19db      	adds	r3, r3, r7
 8001cfa:	2202      	movs	r2, #2
 8001cfc:	701a      	strb	r2, [r3, #0]
 8001cfe:	e076      	b.n	8001dee <UART_SetConfig+0x246>
 8001d00:	231b      	movs	r3, #27
 8001d02:	2220      	movs	r2, #32
 8001d04:	189b      	adds	r3, r3, r2
 8001d06:	19db      	adds	r3, r3, r7
 8001d08:	2204      	movs	r2, #4
 8001d0a:	701a      	strb	r2, [r3, #0]
 8001d0c:	e06f      	b.n	8001dee <UART_SetConfig+0x246>
 8001d0e:	231b      	movs	r3, #27
 8001d10:	2220      	movs	r2, #32
 8001d12:	189b      	adds	r3, r3, r2
 8001d14:	19db      	adds	r3, r3, r7
 8001d16:	2208      	movs	r2, #8
 8001d18:	701a      	strb	r2, [r3, #0]
 8001d1a:	e068      	b.n	8001dee <UART_SetConfig+0x246>
 8001d1c:	231b      	movs	r3, #27
 8001d1e:	2220      	movs	r2, #32
 8001d20:	189b      	adds	r3, r3, r2
 8001d22:	19db      	adds	r3, r3, r7
 8001d24:	2210      	movs	r2, #16
 8001d26:	701a      	strb	r2, [r3, #0]
 8001d28:	e061      	b.n	8001dee <UART_SetConfig+0x246>
 8001d2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	4a61      	ldr	r2, [pc, #388]	@ (8001eb4 <UART_SetConfig+0x30c>)
 8001d30:	4293      	cmp	r3, r2
 8001d32:	d106      	bne.n	8001d42 <UART_SetConfig+0x19a>
 8001d34:	231b      	movs	r3, #27
 8001d36:	2220      	movs	r2, #32
 8001d38:	189b      	adds	r3, r3, r2
 8001d3a:	19db      	adds	r3, r3, r7
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	701a      	strb	r2, [r3, #0]
 8001d40:	e055      	b.n	8001dee <UART_SetConfig+0x246>
 8001d42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	4a5c      	ldr	r2, [pc, #368]	@ (8001eb8 <UART_SetConfig+0x310>)
 8001d48:	4293      	cmp	r3, r2
 8001d4a:	d106      	bne.n	8001d5a <UART_SetConfig+0x1b2>
 8001d4c:	231b      	movs	r3, #27
 8001d4e:	2220      	movs	r2, #32
 8001d50:	189b      	adds	r3, r3, r2
 8001d52:	19db      	adds	r3, r3, r7
 8001d54:	2200      	movs	r2, #0
 8001d56:	701a      	strb	r2, [r3, #0]
 8001d58:	e049      	b.n	8001dee <UART_SetConfig+0x246>
 8001d5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	4a50      	ldr	r2, [pc, #320]	@ (8001ea0 <UART_SetConfig+0x2f8>)
 8001d60:	4293      	cmp	r3, r2
 8001d62:	d13e      	bne.n	8001de2 <UART_SetConfig+0x23a>
 8001d64:	4b51      	ldr	r3, [pc, #324]	@ (8001eac <UART_SetConfig+0x304>)
 8001d66:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8001d68:	23c0      	movs	r3, #192	@ 0xc0
 8001d6a:	011b      	lsls	r3, r3, #4
 8001d6c:	4013      	ands	r3, r2
 8001d6e:	22c0      	movs	r2, #192	@ 0xc0
 8001d70:	0112      	lsls	r2, r2, #4
 8001d72:	4293      	cmp	r3, r2
 8001d74:	d027      	beq.n	8001dc6 <UART_SetConfig+0x21e>
 8001d76:	22c0      	movs	r2, #192	@ 0xc0
 8001d78:	0112      	lsls	r2, r2, #4
 8001d7a:	4293      	cmp	r3, r2
 8001d7c:	d82a      	bhi.n	8001dd4 <UART_SetConfig+0x22c>
 8001d7e:	2280      	movs	r2, #128	@ 0x80
 8001d80:	0112      	lsls	r2, r2, #4
 8001d82:	4293      	cmp	r3, r2
 8001d84:	d011      	beq.n	8001daa <UART_SetConfig+0x202>
 8001d86:	2280      	movs	r2, #128	@ 0x80
 8001d88:	0112      	lsls	r2, r2, #4
 8001d8a:	4293      	cmp	r3, r2
 8001d8c:	d822      	bhi.n	8001dd4 <UART_SetConfig+0x22c>
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d004      	beq.n	8001d9c <UART_SetConfig+0x1f4>
 8001d92:	2280      	movs	r2, #128	@ 0x80
 8001d94:	00d2      	lsls	r2, r2, #3
 8001d96:	4293      	cmp	r3, r2
 8001d98:	d00e      	beq.n	8001db8 <UART_SetConfig+0x210>
 8001d9a:	e01b      	b.n	8001dd4 <UART_SetConfig+0x22c>
 8001d9c:	231b      	movs	r3, #27
 8001d9e:	2220      	movs	r2, #32
 8001da0:	189b      	adds	r3, r3, r2
 8001da2:	19db      	adds	r3, r3, r7
 8001da4:	2200      	movs	r2, #0
 8001da6:	701a      	strb	r2, [r3, #0]
 8001da8:	e021      	b.n	8001dee <UART_SetConfig+0x246>
 8001daa:	231b      	movs	r3, #27
 8001dac:	2220      	movs	r2, #32
 8001dae:	189b      	adds	r3, r3, r2
 8001db0:	19db      	adds	r3, r3, r7
 8001db2:	2202      	movs	r2, #2
 8001db4:	701a      	strb	r2, [r3, #0]
 8001db6:	e01a      	b.n	8001dee <UART_SetConfig+0x246>
 8001db8:	231b      	movs	r3, #27
 8001dba:	2220      	movs	r2, #32
 8001dbc:	189b      	adds	r3, r3, r2
 8001dbe:	19db      	adds	r3, r3, r7
 8001dc0:	2204      	movs	r2, #4
 8001dc2:	701a      	strb	r2, [r3, #0]
 8001dc4:	e013      	b.n	8001dee <UART_SetConfig+0x246>
 8001dc6:	231b      	movs	r3, #27
 8001dc8:	2220      	movs	r2, #32
 8001dca:	189b      	adds	r3, r3, r2
 8001dcc:	19db      	adds	r3, r3, r7
 8001dce:	2208      	movs	r2, #8
 8001dd0:	701a      	strb	r2, [r3, #0]
 8001dd2:	e00c      	b.n	8001dee <UART_SetConfig+0x246>
 8001dd4:	231b      	movs	r3, #27
 8001dd6:	2220      	movs	r2, #32
 8001dd8:	189b      	adds	r3, r3, r2
 8001dda:	19db      	adds	r3, r3, r7
 8001ddc:	2210      	movs	r2, #16
 8001dde:	701a      	strb	r2, [r3, #0]
 8001de0:	e005      	b.n	8001dee <UART_SetConfig+0x246>
 8001de2:	231b      	movs	r3, #27
 8001de4:	2220      	movs	r2, #32
 8001de6:	189b      	adds	r3, r3, r2
 8001de8:	19db      	adds	r3, r3, r7
 8001dea:	2210      	movs	r2, #16
 8001dec:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8001dee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	4a2b      	ldr	r2, [pc, #172]	@ (8001ea0 <UART_SetConfig+0x2f8>)
 8001df4:	4293      	cmp	r3, r2
 8001df6:	d000      	beq.n	8001dfa <UART_SetConfig+0x252>
 8001df8:	e0a9      	b.n	8001f4e <UART_SetConfig+0x3a6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8001dfa:	231b      	movs	r3, #27
 8001dfc:	2220      	movs	r2, #32
 8001dfe:	189b      	adds	r3, r3, r2
 8001e00:	19db      	adds	r3, r3, r7
 8001e02:	781b      	ldrb	r3, [r3, #0]
 8001e04:	2b08      	cmp	r3, #8
 8001e06:	d015      	beq.n	8001e34 <UART_SetConfig+0x28c>
 8001e08:	dc18      	bgt.n	8001e3c <UART_SetConfig+0x294>
 8001e0a:	2b04      	cmp	r3, #4
 8001e0c:	d00d      	beq.n	8001e2a <UART_SetConfig+0x282>
 8001e0e:	dc15      	bgt.n	8001e3c <UART_SetConfig+0x294>
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d002      	beq.n	8001e1a <UART_SetConfig+0x272>
 8001e14:	2b02      	cmp	r3, #2
 8001e16:	d005      	beq.n	8001e24 <UART_SetConfig+0x27c>
 8001e18:	e010      	b.n	8001e3c <UART_SetConfig+0x294>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8001e1a:	f7ff fbfd 	bl	8001618 <HAL_RCC_GetPCLK1Freq>
 8001e1e:	0003      	movs	r3, r0
 8001e20:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8001e22:	e014      	b.n	8001e4e <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8001e24:	4b25      	ldr	r3, [pc, #148]	@ (8001ebc <UART_SetConfig+0x314>)
 8001e26:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8001e28:	e011      	b.n	8001e4e <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8001e2a:	f7ff fb69 	bl	8001500 <HAL_RCC_GetSysClockFreq>
 8001e2e:	0003      	movs	r3, r0
 8001e30:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8001e32:	e00c      	b.n	8001e4e <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8001e34:	2380      	movs	r3, #128	@ 0x80
 8001e36:	021b      	lsls	r3, r3, #8
 8001e38:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8001e3a:	e008      	b.n	8001e4e <UART_SetConfig+0x2a6>
      default:
        pclk = 0U;
 8001e3c:	2300      	movs	r3, #0
 8001e3e:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8001e40:	231a      	movs	r3, #26
 8001e42:	2220      	movs	r2, #32
 8001e44:	189b      	adds	r3, r3, r2
 8001e46:	19db      	adds	r3, r3, r7
 8001e48:	2201      	movs	r2, #1
 8001e4a:	701a      	strb	r2, [r3, #0]
        break;
 8001e4c:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8001e4e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d100      	bne.n	8001e56 <UART_SetConfig+0x2ae>
 8001e54:	e14b      	b.n	80020ee <UART_SetConfig+0x546>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8001e56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e58:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001e5a:	4b19      	ldr	r3, [pc, #100]	@ (8001ec0 <UART_SetConfig+0x318>)
 8001e5c:	0052      	lsls	r2, r2, #1
 8001e5e:	5ad3      	ldrh	r3, [r2, r3]
 8001e60:	0019      	movs	r1, r3
 8001e62:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8001e64:	f7fe f956 	bl	8000114 <__udivsi3>
 8001e68:	0003      	movs	r3, r0
 8001e6a:	62bb      	str	r3, [r7, #40]	@ 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8001e6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e6e:	685a      	ldr	r2, [r3, #4]
 8001e70:	0013      	movs	r3, r2
 8001e72:	005b      	lsls	r3, r3, #1
 8001e74:	189b      	adds	r3, r3, r2
 8001e76:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001e78:	429a      	cmp	r2, r3
 8001e7a:	d305      	bcc.n	8001e88 <UART_SetConfig+0x2e0>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8001e7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e7e:	685b      	ldr	r3, [r3, #4]
 8001e80:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8001e82:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001e84:	429a      	cmp	r2, r3
 8001e86:	d91d      	bls.n	8001ec4 <UART_SetConfig+0x31c>
      {
        ret = HAL_ERROR;
 8001e88:	231a      	movs	r3, #26
 8001e8a:	2220      	movs	r2, #32
 8001e8c:	189b      	adds	r3, r3, r2
 8001e8e:	19db      	adds	r3, r3, r7
 8001e90:	2201      	movs	r2, #1
 8001e92:	701a      	strb	r2, [r3, #0]
 8001e94:	e12b      	b.n	80020ee <UART_SetConfig+0x546>
 8001e96:	46c0      	nop			@ (mov r8, r8)
 8001e98:	cfff69f3 	.word	0xcfff69f3
 8001e9c:	ffffcfff 	.word	0xffffcfff
 8001ea0:	40008000 	.word	0x40008000
 8001ea4:	11fff4ff 	.word	0x11fff4ff
 8001ea8:	40013800 	.word	0x40013800
 8001eac:	40021000 	.word	0x40021000
 8001eb0:	40004400 	.word	0x40004400
 8001eb4:	40004800 	.word	0x40004800
 8001eb8:	40004c00 	.word	0x40004c00
 8001ebc:	00f42400 	.word	0x00f42400
 8001ec0:	080036bc 	.word	0x080036bc
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8001ec4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001ec6:	61bb      	str	r3, [r7, #24]
 8001ec8:	2300      	movs	r3, #0
 8001eca:	61fb      	str	r3, [r7, #28]
 8001ecc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ece:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001ed0:	4b92      	ldr	r3, [pc, #584]	@ (800211c <UART_SetConfig+0x574>)
 8001ed2:	0052      	lsls	r2, r2, #1
 8001ed4:	5ad3      	ldrh	r3, [r2, r3]
 8001ed6:	613b      	str	r3, [r7, #16]
 8001ed8:	2300      	movs	r3, #0
 8001eda:	617b      	str	r3, [r7, #20]
 8001edc:	693a      	ldr	r2, [r7, #16]
 8001ede:	697b      	ldr	r3, [r7, #20]
 8001ee0:	69b8      	ldr	r0, [r7, #24]
 8001ee2:	69f9      	ldr	r1, [r7, #28]
 8001ee4:	f7fe fa8c 	bl	8000400 <__aeabi_uldivmod>
 8001ee8:	0002      	movs	r2, r0
 8001eea:	000b      	movs	r3, r1
 8001eec:	0e11      	lsrs	r1, r2, #24
 8001eee:	021d      	lsls	r5, r3, #8
 8001ef0:	430d      	orrs	r5, r1
 8001ef2:	0214      	lsls	r4, r2, #8
 8001ef4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ef6:	685b      	ldr	r3, [r3, #4]
 8001ef8:	085b      	lsrs	r3, r3, #1
 8001efa:	60bb      	str	r3, [r7, #8]
 8001efc:	2300      	movs	r3, #0
 8001efe:	60fb      	str	r3, [r7, #12]
 8001f00:	68b8      	ldr	r0, [r7, #8]
 8001f02:	68f9      	ldr	r1, [r7, #12]
 8001f04:	1900      	adds	r0, r0, r4
 8001f06:	4169      	adcs	r1, r5
 8001f08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f0a:	685b      	ldr	r3, [r3, #4]
 8001f0c:	603b      	str	r3, [r7, #0]
 8001f0e:	2300      	movs	r3, #0
 8001f10:	607b      	str	r3, [r7, #4]
 8001f12:	683a      	ldr	r2, [r7, #0]
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	f7fe fa73 	bl	8000400 <__aeabi_uldivmod>
 8001f1a:	0002      	movs	r2, r0
 8001f1c:	000b      	movs	r3, r1
 8001f1e:	0013      	movs	r3, r2
 8001f20:	633b      	str	r3, [r7, #48]	@ 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8001f22:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001f24:	23c0      	movs	r3, #192	@ 0xc0
 8001f26:	009b      	lsls	r3, r3, #2
 8001f28:	429a      	cmp	r2, r3
 8001f2a:	d309      	bcc.n	8001f40 <UART_SetConfig+0x398>
 8001f2c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001f2e:	2380      	movs	r3, #128	@ 0x80
 8001f30:	035b      	lsls	r3, r3, #13
 8001f32:	429a      	cmp	r2, r3
 8001f34:	d204      	bcs.n	8001f40 <UART_SetConfig+0x398>
        {
          huart->Instance->BRR = usartdiv;
 8001f36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001f3c:	60da      	str	r2, [r3, #12]
 8001f3e:	e0d6      	b.n	80020ee <UART_SetConfig+0x546>
        }
        else
        {
          ret = HAL_ERROR;
 8001f40:	231a      	movs	r3, #26
 8001f42:	2220      	movs	r2, #32
 8001f44:	189b      	adds	r3, r3, r2
 8001f46:	19db      	adds	r3, r3, r7
 8001f48:	2201      	movs	r2, #1
 8001f4a:	701a      	strb	r2, [r3, #0]
 8001f4c:	e0cf      	b.n	80020ee <UART_SetConfig+0x546>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001f4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f50:	69da      	ldr	r2, [r3, #28]
 8001f52:	2380      	movs	r3, #128	@ 0x80
 8001f54:	021b      	lsls	r3, r3, #8
 8001f56:	429a      	cmp	r2, r3
 8001f58:	d000      	beq.n	8001f5c <UART_SetConfig+0x3b4>
 8001f5a:	e070      	b.n	800203e <UART_SetConfig+0x496>
  {
    switch (clocksource)
 8001f5c:	231b      	movs	r3, #27
 8001f5e:	2220      	movs	r2, #32
 8001f60:	189b      	adds	r3, r3, r2
 8001f62:	19db      	adds	r3, r3, r7
 8001f64:	781b      	ldrb	r3, [r3, #0]
 8001f66:	2b08      	cmp	r3, #8
 8001f68:	d015      	beq.n	8001f96 <UART_SetConfig+0x3ee>
 8001f6a:	dc18      	bgt.n	8001f9e <UART_SetConfig+0x3f6>
 8001f6c:	2b04      	cmp	r3, #4
 8001f6e:	d00d      	beq.n	8001f8c <UART_SetConfig+0x3e4>
 8001f70:	dc15      	bgt.n	8001f9e <UART_SetConfig+0x3f6>
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d002      	beq.n	8001f7c <UART_SetConfig+0x3d4>
 8001f76:	2b02      	cmp	r3, #2
 8001f78:	d005      	beq.n	8001f86 <UART_SetConfig+0x3de>
 8001f7a:	e010      	b.n	8001f9e <UART_SetConfig+0x3f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8001f7c:	f7ff fb4c 	bl	8001618 <HAL_RCC_GetPCLK1Freq>
 8001f80:	0003      	movs	r3, r0
 8001f82:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8001f84:	e014      	b.n	8001fb0 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8001f86:	4b66      	ldr	r3, [pc, #408]	@ (8002120 <UART_SetConfig+0x578>)
 8001f88:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8001f8a:	e011      	b.n	8001fb0 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8001f8c:	f7ff fab8 	bl	8001500 <HAL_RCC_GetSysClockFreq>
 8001f90:	0003      	movs	r3, r0
 8001f92:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8001f94:	e00c      	b.n	8001fb0 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8001f96:	2380      	movs	r3, #128	@ 0x80
 8001f98:	021b      	lsls	r3, r3, #8
 8001f9a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8001f9c:	e008      	b.n	8001fb0 <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8001fa2:	231a      	movs	r3, #26
 8001fa4:	2220      	movs	r2, #32
 8001fa6:	189b      	adds	r3, r3, r2
 8001fa8:	19db      	adds	r3, r3, r7
 8001faa:	2201      	movs	r2, #1
 8001fac:	701a      	strb	r2, [r3, #0]
        break;
 8001fae:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8001fb0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d100      	bne.n	8001fb8 <UART_SetConfig+0x410>
 8001fb6:	e09a      	b.n	80020ee <UART_SetConfig+0x546>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8001fb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fba:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001fbc:	4b57      	ldr	r3, [pc, #348]	@ (800211c <UART_SetConfig+0x574>)
 8001fbe:	0052      	lsls	r2, r2, #1
 8001fc0:	5ad3      	ldrh	r3, [r2, r3]
 8001fc2:	0019      	movs	r1, r3
 8001fc4:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8001fc6:	f7fe f8a5 	bl	8000114 <__udivsi3>
 8001fca:	0003      	movs	r3, r0
 8001fcc:	005a      	lsls	r2, r3, #1
 8001fce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fd0:	685b      	ldr	r3, [r3, #4]
 8001fd2:	085b      	lsrs	r3, r3, #1
 8001fd4:	18d2      	adds	r2, r2, r3
 8001fd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fd8:	685b      	ldr	r3, [r3, #4]
 8001fda:	0019      	movs	r1, r3
 8001fdc:	0010      	movs	r0, r2
 8001fde:	f7fe f899 	bl	8000114 <__udivsi3>
 8001fe2:	0003      	movs	r3, r0
 8001fe4:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8001fe6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001fe8:	2b0f      	cmp	r3, #15
 8001fea:	d921      	bls.n	8002030 <UART_SetConfig+0x488>
 8001fec:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001fee:	2380      	movs	r3, #128	@ 0x80
 8001ff0:	025b      	lsls	r3, r3, #9
 8001ff2:	429a      	cmp	r2, r3
 8001ff4:	d21c      	bcs.n	8002030 <UART_SetConfig+0x488>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8001ff6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001ff8:	b29a      	uxth	r2, r3
 8001ffa:	200e      	movs	r0, #14
 8001ffc:	2420      	movs	r4, #32
 8001ffe:	1903      	adds	r3, r0, r4
 8002000:	19db      	adds	r3, r3, r7
 8002002:	210f      	movs	r1, #15
 8002004:	438a      	bics	r2, r1
 8002006:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002008:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800200a:	085b      	lsrs	r3, r3, #1
 800200c:	b29b      	uxth	r3, r3
 800200e:	2207      	movs	r2, #7
 8002010:	4013      	ands	r3, r2
 8002012:	b299      	uxth	r1, r3
 8002014:	1903      	adds	r3, r0, r4
 8002016:	19db      	adds	r3, r3, r7
 8002018:	1902      	adds	r2, r0, r4
 800201a:	19d2      	adds	r2, r2, r7
 800201c:	8812      	ldrh	r2, [r2, #0]
 800201e:	430a      	orrs	r2, r1
 8002020:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8002022:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	1902      	adds	r2, r0, r4
 8002028:	19d2      	adds	r2, r2, r7
 800202a:	8812      	ldrh	r2, [r2, #0]
 800202c:	60da      	str	r2, [r3, #12]
 800202e:	e05e      	b.n	80020ee <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 8002030:	231a      	movs	r3, #26
 8002032:	2220      	movs	r2, #32
 8002034:	189b      	adds	r3, r3, r2
 8002036:	19db      	adds	r3, r3, r7
 8002038:	2201      	movs	r2, #1
 800203a:	701a      	strb	r2, [r3, #0]
 800203c:	e057      	b.n	80020ee <UART_SetConfig+0x546>
      }
    }
  }
  else
  {
    switch (clocksource)
 800203e:	231b      	movs	r3, #27
 8002040:	2220      	movs	r2, #32
 8002042:	189b      	adds	r3, r3, r2
 8002044:	19db      	adds	r3, r3, r7
 8002046:	781b      	ldrb	r3, [r3, #0]
 8002048:	2b08      	cmp	r3, #8
 800204a:	d015      	beq.n	8002078 <UART_SetConfig+0x4d0>
 800204c:	dc18      	bgt.n	8002080 <UART_SetConfig+0x4d8>
 800204e:	2b04      	cmp	r3, #4
 8002050:	d00d      	beq.n	800206e <UART_SetConfig+0x4c6>
 8002052:	dc15      	bgt.n	8002080 <UART_SetConfig+0x4d8>
 8002054:	2b00      	cmp	r3, #0
 8002056:	d002      	beq.n	800205e <UART_SetConfig+0x4b6>
 8002058:	2b02      	cmp	r3, #2
 800205a:	d005      	beq.n	8002068 <UART_SetConfig+0x4c0>
 800205c:	e010      	b.n	8002080 <UART_SetConfig+0x4d8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800205e:	f7ff fadb 	bl	8001618 <HAL_RCC_GetPCLK1Freq>
 8002062:	0003      	movs	r3, r0
 8002064:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8002066:	e014      	b.n	8002092 <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002068:	4b2d      	ldr	r3, [pc, #180]	@ (8002120 <UART_SetConfig+0x578>)
 800206a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800206c:	e011      	b.n	8002092 <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800206e:	f7ff fa47 	bl	8001500 <HAL_RCC_GetSysClockFreq>
 8002072:	0003      	movs	r3, r0
 8002074:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8002076:	e00c      	b.n	8002092 <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002078:	2380      	movs	r3, #128	@ 0x80
 800207a:	021b      	lsls	r3, r3, #8
 800207c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800207e:	e008      	b.n	8002092 <UART_SetConfig+0x4ea>
      default:
        pclk = 0U;
 8002080:	2300      	movs	r3, #0
 8002082:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8002084:	231a      	movs	r3, #26
 8002086:	2220      	movs	r2, #32
 8002088:	189b      	adds	r3, r3, r2
 800208a:	19db      	adds	r3, r3, r7
 800208c:	2201      	movs	r2, #1
 800208e:	701a      	strb	r2, [r3, #0]
        break;
 8002090:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8002092:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002094:	2b00      	cmp	r3, #0
 8002096:	d02a      	beq.n	80020ee <UART_SetConfig+0x546>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002098:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800209a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800209c:	4b1f      	ldr	r3, [pc, #124]	@ (800211c <UART_SetConfig+0x574>)
 800209e:	0052      	lsls	r2, r2, #1
 80020a0:	5ad3      	ldrh	r3, [r2, r3]
 80020a2:	0019      	movs	r1, r3
 80020a4:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80020a6:	f7fe f835 	bl	8000114 <__udivsi3>
 80020aa:	0003      	movs	r3, r0
 80020ac:	001a      	movs	r2, r3
 80020ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020b0:	685b      	ldr	r3, [r3, #4]
 80020b2:	085b      	lsrs	r3, r3, #1
 80020b4:	18d2      	adds	r2, r2, r3
 80020b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020b8:	685b      	ldr	r3, [r3, #4]
 80020ba:	0019      	movs	r1, r3
 80020bc:	0010      	movs	r0, r2
 80020be:	f7fe f829 	bl	8000114 <__udivsi3>
 80020c2:	0003      	movs	r3, r0
 80020c4:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80020c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80020c8:	2b0f      	cmp	r3, #15
 80020ca:	d90a      	bls.n	80020e2 <UART_SetConfig+0x53a>
 80020cc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80020ce:	2380      	movs	r3, #128	@ 0x80
 80020d0:	025b      	lsls	r3, r3, #9
 80020d2:	429a      	cmp	r2, r3
 80020d4:	d205      	bcs.n	80020e2 <UART_SetConfig+0x53a>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80020d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80020d8:	b29a      	uxth	r2, r3
 80020da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	60da      	str	r2, [r3, #12]
 80020e0:	e005      	b.n	80020ee <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 80020e2:	231a      	movs	r3, #26
 80020e4:	2220      	movs	r2, #32
 80020e6:	189b      	adds	r3, r3, r2
 80020e8:	19db      	adds	r3, r3, r7
 80020ea:	2201      	movs	r2, #1
 80020ec:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80020ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020f0:	226a      	movs	r2, #106	@ 0x6a
 80020f2:	2101      	movs	r1, #1
 80020f4:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 80020f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020f8:	2268      	movs	r2, #104	@ 0x68
 80020fa:	2101      	movs	r1, #1
 80020fc:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80020fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002100:	2200      	movs	r2, #0
 8002102:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8002104:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002106:	2200      	movs	r2, #0
 8002108:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800210a:	231a      	movs	r3, #26
 800210c:	2220      	movs	r2, #32
 800210e:	189b      	adds	r3, r3, r2
 8002110:	19db      	adds	r3, r3, r7
 8002112:	781b      	ldrb	r3, [r3, #0]
}
 8002114:	0018      	movs	r0, r3
 8002116:	46bd      	mov	sp, r7
 8002118:	b010      	add	sp, #64	@ 0x40
 800211a:	bdb0      	pop	{r4, r5, r7, pc}
 800211c:	080036bc 	.word	0x080036bc
 8002120:	00f42400 	.word	0x00f42400

08002124 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	b082      	sub	sp, #8
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002130:	2208      	movs	r2, #8
 8002132:	4013      	ands	r3, r2
 8002134:	d00b      	beq.n	800214e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	685b      	ldr	r3, [r3, #4]
 800213c:	4a4a      	ldr	r2, [pc, #296]	@ (8002268 <UART_AdvFeatureConfig+0x144>)
 800213e:	4013      	ands	r3, r2
 8002140:	0019      	movs	r1, r3
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	430a      	orrs	r2, r1
 800214c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002152:	2201      	movs	r2, #1
 8002154:	4013      	ands	r3, r2
 8002156:	d00b      	beq.n	8002170 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	685b      	ldr	r3, [r3, #4]
 800215e:	4a43      	ldr	r2, [pc, #268]	@ (800226c <UART_AdvFeatureConfig+0x148>)
 8002160:	4013      	ands	r3, r2
 8002162:	0019      	movs	r1, r3
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	430a      	orrs	r2, r1
 800216e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002174:	2202      	movs	r2, #2
 8002176:	4013      	ands	r3, r2
 8002178:	d00b      	beq.n	8002192 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	685b      	ldr	r3, [r3, #4]
 8002180:	4a3b      	ldr	r2, [pc, #236]	@ (8002270 <UART_AdvFeatureConfig+0x14c>)
 8002182:	4013      	ands	r3, r2
 8002184:	0019      	movs	r1, r3
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	430a      	orrs	r2, r1
 8002190:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002196:	2204      	movs	r2, #4
 8002198:	4013      	ands	r3, r2
 800219a:	d00b      	beq.n	80021b4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	685b      	ldr	r3, [r3, #4]
 80021a2:	4a34      	ldr	r2, [pc, #208]	@ (8002274 <UART_AdvFeatureConfig+0x150>)
 80021a4:	4013      	ands	r3, r2
 80021a6:	0019      	movs	r1, r3
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	430a      	orrs	r2, r1
 80021b2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021b8:	2210      	movs	r2, #16
 80021ba:	4013      	ands	r3, r2
 80021bc:	d00b      	beq.n	80021d6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	689b      	ldr	r3, [r3, #8]
 80021c4:	4a2c      	ldr	r2, [pc, #176]	@ (8002278 <UART_AdvFeatureConfig+0x154>)
 80021c6:	4013      	ands	r3, r2
 80021c8:	0019      	movs	r1, r3
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	430a      	orrs	r2, r1
 80021d4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021da:	2220      	movs	r2, #32
 80021dc:	4013      	ands	r3, r2
 80021de:	d00b      	beq.n	80021f8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	689b      	ldr	r3, [r3, #8]
 80021e6:	4a25      	ldr	r2, [pc, #148]	@ (800227c <UART_AdvFeatureConfig+0x158>)
 80021e8:	4013      	ands	r3, r2
 80021ea:	0019      	movs	r1, r3
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	430a      	orrs	r2, r1
 80021f6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021fc:	2240      	movs	r2, #64	@ 0x40
 80021fe:	4013      	ands	r3, r2
 8002200:	d01d      	beq.n	800223e <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	685b      	ldr	r3, [r3, #4]
 8002208:	4a1d      	ldr	r2, [pc, #116]	@ (8002280 <UART_AdvFeatureConfig+0x15c>)
 800220a:	4013      	ands	r3, r2
 800220c:	0019      	movs	r1, r3
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	430a      	orrs	r2, r1
 8002218:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800221e:	2380      	movs	r3, #128	@ 0x80
 8002220:	035b      	lsls	r3, r3, #13
 8002222:	429a      	cmp	r2, r3
 8002224:	d10b      	bne.n	800223e <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	685b      	ldr	r3, [r3, #4]
 800222c:	4a15      	ldr	r2, [pc, #84]	@ (8002284 <UART_AdvFeatureConfig+0x160>)
 800222e:	4013      	ands	r3, r2
 8002230:	0019      	movs	r1, r3
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	430a      	orrs	r2, r1
 800223c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002242:	2280      	movs	r2, #128	@ 0x80
 8002244:	4013      	ands	r3, r2
 8002246:	d00b      	beq.n	8002260 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	685b      	ldr	r3, [r3, #4]
 800224e:	4a0e      	ldr	r2, [pc, #56]	@ (8002288 <UART_AdvFeatureConfig+0x164>)
 8002250:	4013      	ands	r3, r2
 8002252:	0019      	movs	r1, r3
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	430a      	orrs	r2, r1
 800225e:	605a      	str	r2, [r3, #4]
  }
}
 8002260:	46c0      	nop			@ (mov r8, r8)
 8002262:	46bd      	mov	sp, r7
 8002264:	b002      	add	sp, #8
 8002266:	bd80      	pop	{r7, pc}
 8002268:	ffff7fff 	.word	0xffff7fff
 800226c:	fffdffff 	.word	0xfffdffff
 8002270:	fffeffff 	.word	0xfffeffff
 8002274:	fffbffff 	.word	0xfffbffff
 8002278:	ffffefff 	.word	0xffffefff
 800227c:	ffffdfff 	.word	0xffffdfff
 8002280:	ffefffff 	.word	0xffefffff
 8002284:	ff9fffff 	.word	0xff9fffff
 8002288:	fff7ffff 	.word	0xfff7ffff

0800228c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	b092      	sub	sp, #72	@ 0x48
 8002290:	af02      	add	r7, sp, #8
 8002292:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	2290      	movs	r2, #144	@ 0x90
 8002298:	2100      	movs	r1, #0
 800229a:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800229c:	f7fe fa42 	bl	8000724 <HAL_GetTick>
 80022a0:	0003      	movs	r3, r0
 80022a2:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	2208      	movs	r2, #8
 80022ac:	4013      	ands	r3, r2
 80022ae:	2b08      	cmp	r3, #8
 80022b0:	d12d      	bne.n	800230e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80022b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80022b4:	2280      	movs	r2, #128	@ 0x80
 80022b6:	0391      	lsls	r1, r2, #14
 80022b8:	6878      	ldr	r0, [r7, #4]
 80022ba:	4a47      	ldr	r2, [pc, #284]	@ (80023d8 <UART_CheckIdleState+0x14c>)
 80022bc:	9200      	str	r2, [sp, #0]
 80022be:	2200      	movs	r2, #0
 80022c0:	f000 f88e 	bl	80023e0 <UART_WaitOnFlagUntilTimeout>
 80022c4:	1e03      	subs	r3, r0, #0
 80022c6:	d022      	beq.n	800230e <UART_CheckIdleState+0x82>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80022c8:	f3ef 8310 	mrs	r3, PRIMASK
 80022cc:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 80022ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80022d0:	63bb      	str	r3, [r7, #56]	@ 0x38
 80022d2:	2301      	movs	r3, #1
 80022d4:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80022d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80022d8:	f383 8810 	msr	PRIMASK, r3
}
 80022dc:	46c0      	nop			@ (mov r8, r8)
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	681a      	ldr	r2, [r3, #0]
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	2180      	movs	r1, #128	@ 0x80
 80022ea:	438a      	bics	r2, r1
 80022ec:	601a      	str	r2, [r3, #0]
 80022ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80022f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80022f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80022f4:	f383 8810 	msr	PRIMASK, r3
}
 80022f8:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	2288      	movs	r2, #136	@ 0x88
 80022fe:	2120      	movs	r1, #32
 8002300:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	2284      	movs	r2, #132	@ 0x84
 8002306:	2100      	movs	r1, #0
 8002308:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800230a:	2303      	movs	r3, #3
 800230c:	e060      	b.n	80023d0 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	2204      	movs	r2, #4
 8002316:	4013      	ands	r3, r2
 8002318:	2b04      	cmp	r3, #4
 800231a:	d146      	bne.n	80023aa <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800231c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800231e:	2280      	movs	r2, #128	@ 0x80
 8002320:	03d1      	lsls	r1, r2, #15
 8002322:	6878      	ldr	r0, [r7, #4]
 8002324:	4a2c      	ldr	r2, [pc, #176]	@ (80023d8 <UART_CheckIdleState+0x14c>)
 8002326:	9200      	str	r2, [sp, #0]
 8002328:	2200      	movs	r2, #0
 800232a:	f000 f859 	bl	80023e0 <UART_WaitOnFlagUntilTimeout>
 800232e:	1e03      	subs	r3, r0, #0
 8002330:	d03b      	beq.n	80023aa <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002332:	f3ef 8310 	mrs	r3, PRIMASK
 8002336:	60fb      	str	r3, [r7, #12]
  return(result);
 8002338:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800233a:	637b      	str	r3, [r7, #52]	@ 0x34
 800233c:	2301      	movs	r3, #1
 800233e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002340:	693b      	ldr	r3, [r7, #16]
 8002342:	f383 8810 	msr	PRIMASK, r3
}
 8002346:	46c0      	nop			@ (mov r8, r8)
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	681a      	ldr	r2, [r3, #0]
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	4922      	ldr	r1, [pc, #136]	@ (80023dc <UART_CheckIdleState+0x150>)
 8002354:	400a      	ands	r2, r1
 8002356:	601a      	str	r2, [r3, #0]
 8002358:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800235a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800235c:	697b      	ldr	r3, [r7, #20]
 800235e:	f383 8810 	msr	PRIMASK, r3
}
 8002362:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002364:	f3ef 8310 	mrs	r3, PRIMASK
 8002368:	61bb      	str	r3, [r7, #24]
  return(result);
 800236a:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800236c:	633b      	str	r3, [r7, #48]	@ 0x30
 800236e:	2301      	movs	r3, #1
 8002370:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002372:	69fb      	ldr	r3, [r7, #28]
 8002374:	f383 8810 	msr	PRIMASK, r3
}
 8002378:	46c0      	nop			@ (mov r8, r8)
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	689a      	ldr	r2, [r3, #8]
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	2101      	movs	r1, #1
 8002386:	438a      	bics	r2, r1
 8002388:	609a      	str	r2, [r3, #8]
 800238a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800238c:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800238e:	6a3b      	ldr	r3, [r7, #32]
 8002390:	f383 8810 	msr	PRIMASK, r3
}
 8002394:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	228c      	movs	r2, #140	@ 0x8c
 800239a:	2120      	movs	r1, #32
 800239c:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	2284      	movs	r2, #132	@ 0x84
 80023a2:	2100      	movs	r1, #0
 80023a4:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80023a6:	2303      	movs	r3, #3
 80023a8:	e012      	b.n	80023d0 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	2288      	movs	r2, #136	@ 0x88
 80023ae:	2120      	movs	r1, #32
 80023b0:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	228c      	movs	r2, #140	@ 0x8c
 80023b6:	2120      	movs	r1, #32
 80023b8:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	2200      	movs	r2, #0
 80023be:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	2200      	movs	r2, #0
 80023c4:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	2284      	movs	r2, #132	@ 0x84
 80023ca:	2100      	movs	r1, #0
 80023cc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80023ce:	2300      	movs	r3, #0
}
 80023d0:	0018      	movs	r0, r3
 80023d2:	46bd      	mov	sp, r7
 80023d4:	b010      	add	sp, #64	@ 0x40
 80023d6:	bd80      	pop	{r7, pc}
 80023d8:	01ffffff 	.word	0x01ffffff
 80023dc:	fffffedf 	.word	0xfffffedf

080023e0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80023e0:	b580      	push	{r7, lr}
 80023e2:	b084      	sub	sp, #16
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	60f8      	str	r0, [r7, #12]
 80023e8:	60b9      	str	r1, [r7, #8]
 80023ea:	603b      	str	r3, [r7, #0]
 80023ec:	1dfb      	adds	r3, r7, #7
 80023ee:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80023f0:	e051      	b.n	8002496 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80023f2:	69bb      	ldr	r3, [r7, #24]
 80023f4:	3301      	adds	r3, #1
 80023f6:	d04e      	beq.n	8002496 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80023f8:	f7fe f994 	bl	8000724 <HAL_GetTick>
 80023fc:	0002      	movs	r2, r0
 80023fe:	683b      	ldr	r3, [r7, #0]
 8002400:	1ad3      	subs	r3, r2, r3
 8002402:	69ba      	ldr	r2, [r7, #24]
 8002404:	429a      	cmp	r2, r3
 8002406:	d302      	bcc.n	800240e <UART_WaitOnFlagUntilTimeout+0x2e>
 8002408:	69bb      	ldr	r3, [r7, #24]
 800240a:	2b00      	cmp	r3, #0
 800240c:	d101      	bne.n	8002412 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 800240e:	2303      	movs	r3, #3
 8002410:	e051      	b.n	80024b6 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	2204      	movs	r2, #4
 800241a:	4013      	ands	r3, r2
 800241c:	d03b      	beq.n	8002496 <UART_WaitOnFlagUntilTimeout+0xb6>
 800241e:	68bb      	ldr	r3, [r7, #8]
 8002420:	2b80      	cmp	r3, #128	@ 0x80
 8002422:	d038      	beq.n	8002496 <UART_WaitOnFlagUntilTimeout+0xb6>
 8002424:	68bb      	ldr	r3, [r7, #8]
 8002426:	2b40      	cmp	r3, #64	@ 0x40
 8002428:	d035      	beq.n	8002496 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	69db      	ldr	r3, [r3, #28]
 8002430:	2208      	movs	r2, #8
 8002432:	4013      	ands	r3, r2
 8002434:	2b08      	cmp	r3, #8
 8002436:	d111      	bne.n	800245c <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	2208      	movs	r2, #8
 800243e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	0018      	movs	r0, r3
 8002444:	f000 f83c 	bl	80024c0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	2290      	movs	r2, #144	@ 0x90
 800244c:	2108      	movs	r1, #8
 800244e:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	2284      	movs	r2, #132	@ 0x84
 8002454:	2100      	movs	r1, #0
 8002456:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8002458:	2301      	movs	r3, #1
 800245a:	e02c      	b.n	80024b6 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	69da      	ldr	r2, [r3, #28]
 8002462:	2380      	movs	r3, #128	@ 0x80
 8002464:	011b      	lsls	r3, r3, #4
 8002466:	401a      	ands	r2, r3
 8002468:	2380      	movs	r3, #128	@ 0x80
 800246a:	011b      	lsls	r3, r3, #4
 800246c:	429a      	cmp	r2, r3
 800246e:	d112      	bne.n	8002496 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	2280      	movs	r2, #128	@ 0x80
 8002476:	0112      	lsls	r2, r2, #4
 8002478:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	0018      	movs	r0, r3
 800247e:	f000 f81f 	bl	80024c0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	2290      	movs	r2, #144	@ 0x90
 8002486:	2120      	movs	r1, #32
 8002488:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	2284      	movs	r2, #132	@ 0x84
 800248e:	2100      	movs	r1, #0
 8002490:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8002492:	2303      	movs	r3, #3
 8002494:	e00f      	b.n	80024b6 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	69db      	ldr	r3, [r3, #28]
 800249c:	68ba      	ldr	r2, [r7, #8]
 800249e:	4013      	ands	r3, r2
 80024a0:	68ba      	ldr	r2, [r7, #8]
 80024a2:	1ad3      	subs	r3, r2, r3
 80024a4:	425a      	negs	r2, r3
 80024a6:	4153      	adcs	r3, r2
 80024a8:	b2db      	uxtb	r3, r3
 80024aa:	001a      	movs	r2, r3
 80024ac:	1dfb      	adds	r3, r7, #7
 80024ae:	781b      	ldrb	r3, [r3, #0]
 80024b0:	429a      	cmp	r2, r3
 80024b2:	d09e      	beq.n	80023f2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80024b4:	2300      	movs	r3, #0
}
 80024b6:	0018      	movs	r0, r3
 80024b8:	46bd      	mov	sp, r7
 80024ba:	b004      	add	sp, #16
 80024bc:	bd80      	pop	{r7, pc}
	...

080024c0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80024c0:	b580      	push	{r7, lr}
 80024c2:	b08e      	sub	sp, #56	@ 0x38
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80024c8:	f3ef 8310 	mrs	r3, PRIMASK
 80024cc:	617b      	str	r3, [r7, #20]
  return(result);
 80024ce:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80024d0:	637b      	str	r3, [r7, #52]	@ 0x34
 80024d2:	2301      	movs	r3, #1
 80024d4:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80024d6:	69bb      	ldr	r3, [r7, #24]
 80024d8:	f383 8810 	msr	PRIMASK, r3
}
 80024dc:	46c0      	nop			@ (mov r8, r8)
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	681a      	ldr	r2, [r3, #0]
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	4926      	ldr	r1, [pc, #152]	@ (8002584 <UART_EndRxTransfer+0xc4>)
 80024ea:	400a      	ands	r2, r1
 80024ec:	601a      	str	r2, [r3, #0]
 80024ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80024f0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80024f2:	69fb      	ldr	r3, [r7, #28]
 80024f4:	f383 8810 	msr	PRIMASK, r3
}
 80024f8:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80024fa:	f3ef 8310 	mrs	r3, PRIMASK
 80024fe:	623b      	str	r3, [r7, #32]
  return(result);
 8002500:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8002502:	633b      	str	r3, [r7, #48]	@ 0x30
 8002504:	2301      	movs	r3, #1
 8002506:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002508:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800250a:	f383 8810 	msr	PRIMASK, r3
}
 800250e:	46c0      	nop			@ (mov r8, r8)
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	689a      	ldr	r2, [r3, #8]
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	491b      	ldr	r1, [pc, #108]	@ (8002588 <UART_EndRxTransfer+0xc8>)
 800251c:	400a      	ands	r2, r1
 800251e:	609a      	str	r2, [r3, #8]
 8002520:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002522:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002524:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002526:	f383 8810 	msr	PRIMASK, r3
}
 800252a:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002530:	2b01      	cmp	r3, #1
 8002532:	d118      	bne.n	8002566 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002534:	f3ef 8310 	mrs	r3, PRIMASK
 8002538:	60bb      	str	r3, [r7, #8]
  return(result);
 800253a:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800253c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800253e:	2301      	movs	r3, #1
 8002540:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	f383 8810 	msr	PRIMASK, r3
}
 8002548:	46c0      	nop			@ (mov r8, r8)
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	681a      	ldr	r2, [r3, #0]
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	2110      	movs	r1, #16
 8002556:	438a      	bics	r2, r1
 8002558:	601a      	str	r2, [r3, #0]
 800255a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800255c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800255e:	693b      	ldr	r3, [r7, #16]
 8002560:	f383 8810 	msr	PRIMASK, r3
}
 8002564:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	228c      	movs	r2, #140	@ 0x8c
 800256a:	2120      	movs	r1, #32
 800256c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	2200      	movs	r2, #0
 8002572:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	2200      	movs	r2, #0
 8002578:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800257a:	46c0      	nop			@ (mov r8, r8)
 800257c:	46bd      	mov	sp, r7
 800257e:	b00e      	add	sp, #56	@ 0x38
 8002580:	bd80      	pop	{r7, pc}
 8002582:	46c0      	nop			@ (mov r8, r8)
 8002584:	fffffedf 	.word	0xfffffedf
 8002588:	effffffe 	.word	0xeffffffe

0800258c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800258c:	b580      	push	{r7, lr}
 800258e:	b084      	sub	sp, #16
 8002590:	af00      	add	r7, sp, #0
 8002592:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	2284      	movs	r2, #132	@ 0x84
 8002598:	5c9b      	ldrb	r3, [r3, r2]
 800259a:	2b01      	cmp	r3, #1
 800259c:	d101      	bne.n	80025a2 <HAL_UARTEx_DisableFifoMode+0x16>
 800259e:	2302      	movs	r3, #2
 80025a0:	e027      	b.n	80025f2 <HAL_UARTEx_DisableFifoMode+0x66>
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	2284      	movs	r2, #132	@ 0x84
 80025a6:	2101      	movs	r1, #1
 80025a8:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	2288      	movs	r2, #136	@ 0x88
 80025ae:	2124      	movs	r1, #36	@ 0x24
 80025b0:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	681a      	ldr	r2, [r3, #0]
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	2101      	movs	r1, #1
 80025c6:	438a      	bics	r2, r1
 80025c8:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	4a0b      	ldr	r2, [pc, #44]	@ (80025fc <HAL_UARTEx_DisableFifoMode+0x70>)
 80025ce:	4013      	ands	r3, r2
 80025d0:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	2200      	movs	r2, #0
 80025d6:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	68fa      	ldr	r2, [r7, #12]
 80025de:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	2288      	movs	r2, #136	@ 0x88
 80025e4:	2120      	movs	r1, #32
 80025e6:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	2284      	movs	r2, #132	@ 0x84
 80025ec:	2100      	movs	r1, #0
 80025ee:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80025f0:	2300      	movs	r3, #0
}
 80025f2:	0018      	movs	r0, r3
 80025f4:	46bd      	mov	sp, r7
 80025f6:	b004      	add	sp, #16
 80025f8:	bd80      	pop	{r7, pc}
 80025fa:	46c0      	nop			@ (mov r8, r8)
 80025fc:	dfffffff 	.word	0xdfffffff

08002600 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8002600:	b580      	push	{r7, lr}
 8002602:	b084      	sub	sp, #16
 8002604:	af00      	add	r7, sp, #0
 8002606:	6078      	str	r0, [r7, #4]
 8002608:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	2284      	movs	r2, #132	@ 0x84
 800260e:	5c9b      	ldrb	r3, [r3, r2]
 8002610:	2b01      	cmp	r3, #1
 8002612:	d101      	bne.n	8002618 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8002614:	2302      	movs	r3, #2
 8002616:	e02e      	b.n	8002676 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	2284      	movs	r2, #132	@ 0x84
 800261c:	2101      	movs	r1, #1
 800261e:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	2288      	movs	r2, #136	@ 0x88
 8002624:	2124      	movs	r1, #36	@ 0x24
 8002626:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	681a      	ldr	r2, [r3, #0]
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	2101      	movs	r1, #1
 800263c:	438a      	bics	r2, r1
 800263e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	689b      	ldr	r3, [r3, #8]
 8002646:	00db      	lsls	r3, r3, #3
 8002648:	08d9      	lsrs	r1, r3, #3
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	683a      	ldr	r2, [r7, #0]
 8002650:	430a      	orrs	r2, r1
 8002652:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	0018      	movs	r0, r3
 8002658:	f000 f854 	bl	8002704 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	68fa      	ldr	r2, [r7, #12]
 8002662:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	2288      	movs	r2, #136	@ 0x88
 8002668:	2120      	movs	r1, #32
 800266a:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	2284      	movs	r2, #132	@ 0x84
 8002670:	2100      	movs	r1, #0
 8002672:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002674:	2300      	movs	r3, #0
}
 8002676:	0018      	movs	r0, r3
 8002678:	46bd      	mov	sp, r7
 800267a:	b004      	add	sp, #16
 800267c:	bd80      	pop	{r7, pc}
	...

08002680 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8002680:	b580      	push	{r7, lr}
 8002682:	b084      	sub	sp, #16
 8002684:	af00      	add	r7, sp, #0
 8002686:	6078      	str	r0, [r7, #4]
 8002688:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	2284      	movs	r2, #132	@ 0x84
 800268e:	5c9b      	ldrb	r3, [r3, r2]
 8002690:	2b01      	cmp	r3, #1
 8002692:	d101      	bne.n	8002698 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8002694:	2302      	movs	r3, #2
 8002696:	e02f      	b.n	80026f8 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	2284      	movs	r2, #132	@ 0x84
 800269c:	2101      	movs	r1, #1
 800269e:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	2288      	movs	r2, #136	@ 0x88
 80026a4:	2124      	movs	r1, #36	@ 0x24
 80026a6:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	681a      	ldr	r2, [r3, #0]
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	2101      	movs	r1, #1
 80026bc:	438a      	bics	r2, r1
 80026be:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	689b      	ldr	r3, [r3, #8]
 80026c6:	4a0e      	ldr	r2, [pc, #56]	@ (8002700 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 80026c8:	4013      	ands	r3, r2
 80026ca:	0019      	movs	r1, r3
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	683a      	ldr	r2, [r7, #0]
 80026d2:	430a      	orrs	r2, r1
 80026d4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	0018      	movs	r0, r3
 80026da:	f000 f813 	bl	8002704 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	68fa      	ldr	r2, [r7, #12]
 80026e4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	2288      	movs	r2, #136	@ 0x88
 80026ea:	2120      	movs	r1, #32
 80026ec:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	2284      	movs	r2, #132	@ 0x84
 80026f2:	2100      	movs	r1, #0
 80026f4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80026f6:	2300      	movs	r3, #0
}
 80026f8:	0018      	movs	r0, r3
 80026fa:	46bd      	mov	sp, r7
 80026fc:	b004      	add	sp, #16
 80026fe:	bd80      	pop	{r7, pc}
 8002700:	f1ffffff 	.word	0xf1ffffff

08002704 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8002704:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002706:	b085      	sub	sp, #20
 8002708:	af00      	add	r7, sp, #0
 800270a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002710:	2b00      	cmp	r3, #0
 8002712:	d108      	bne.n	8002726 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	226a      	movs	r2, #106	@ 0x6a
 8002718:	2101      	movs	r1, #1
 800271a:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	2268      	movs	r2, #104	@ 0x68
 8002720:	2101      	movs	r1, #1
 8002722:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8002724:	e043      	b.n	80027ae <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8002726:	260f      	movs	r6, #15
 8002728:	19bb      	adds	r3, r7, r6
 800272a:	2208      	movs	r2, #8
 800272c:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800272e:	200e      	movs	r0, #14
 8002730:	183b      	adds	r3, r7, r0
 8002732:	2208      	movs	r2, #8
 8002734:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	689b      	ldr	r3, [r3, #8]
 800273c:	0e5b      	lsrs	r3, r3, #25
 800273e:	b2da      	uxtb	r2, r3
 8002740:	240d      	movs	r4, #13
 8002742:	193b      	adds	r3, r7, r4
 8002744:	2107      	movs	r1, #7
 8002746:	400a      	ands	r2, r1
 8002748:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	689b      	ldr	r3, [r3, #8]
 8002750:	0f5b      	lsrs	r3, r3, #29
 8002752:	b2da      	uxtb	r2, r3
 8002754:	250c      	movs	r5, #12
 8002756:	197b      	adds	r3, r7, r5
 8002758:	2107      	movs	r1, #7
 800275a:	400a      	ands	r2, r1
 800275c:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800275e:	183b      	adds	r3, r7, r0
 8002760:	781b      	ldrb	r3, [r3, #0]
 8002762:	197a      	adds	r2, r7, r5
 8002764:	7812      	ldrb	r2, [r2, #0]
 8002766:	4914      	ldr	r1, [pc, #80]	@ (80027b8 <UARTEx_SetNbDataToProcess+0xb4>)
 8002768:	5c8a      	ldrb	r2, [r1, r2]
 800276a:	435a      	muls	r2, r3
 800276c:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 800276e:	197b      	adds	r3, r7, r5
 8002770:	781b      	ldrb	r3, [r3, #0]
 8002772:	4a12      	ldr	r2, [pc, #72]	@ (80027bc <UARTEx_SetNbDataToProcess+0xb8>)
 8002774:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8002776:	0019      	movs	r1, r3
 8002778:	f7fd fd56 	bl	8000228 <__divsi3>
 800277c:	0003      	movs	r3, r0
 800277e:	b299      	uxth	r1, r3
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	226a      	movs	r2, #106	@ 0x6a
 8002784:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8002786:	19bb      	adds	r3, r7, r6
 8002788:	781b      	ldrb	r3, [r3, #0]
 800278a:	193a      	adds	r2, r7, r4
 800278c:	7812      	ldrb	r2, [r2, #0]
 800278e:	490a      	ldr	r1, [pc, #40]	@ (80027b8 <UARTEx_SetNbDataToProcess+0xb4>)
 8002790:	5c8a      	ldrb	r2, [r1, r2]
 8002792:	435a      	muls	r2, r3
 8002794:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8002796:	193b      	adds	r3, r7, r4
 8002798:	781b      	ldrb	r3, [r3, #0]
 800279a:	4a08      	ldr	r2, [pc, #32]	@ (80027bc <UARTEx_SetNbDataToProcess+0xb8>)
 800279c:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800279e:	0019      	movs	r1, r3
 80027a0:	f7fd fd42 	bl	8000228 <__divsi3>
 80027a4:	0003      	movs	r3, r0
 80027a6:	b299      	uxth	r1, r3
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	2268      	movs	r2, #104	@ 0x68
 80027ac:	5299      	strh	r1, [r3, r2]
}
 80027ae:	46c0      	nop			@ (mov r8, r8)
 80027b0:	46bd      	mov	sp, r7
 80027b2:	b005      	add	sp, #20
 80027b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80027b6:	46c0      	nop			@ (mov r8, r8)
 80027b8:	080036d4 	.word	0x080036d4
 80027bc:	080036dc 	.word	0x080036dc

080027c0 <uartSend>:

//---------------------------IMPLICIT FUNCTIONS---------------------------
/*
 * uart send/receive functions. fill it by hardware-specific uart send/receive functions
 */
espat_state_t uartSend(espat_uartInstance_t *uart, char *data, uint32_t size) {
 80027c0:	b5b0      	push	{r4, r5, r7, lr}
 80027c2:	b086      	sub	sp, #24
 80027c4:	af00      	add	r7, sp, #0
 80027c6:	60f8      	str	r0, [r7, #12]
 80027c8:	60b9      	str	r1, [r7, #8]
 80027ca:	607a      	str	r2, [r7, #4]


	HAL_StatusTypeDef state = HAL_UART_Transmit(uart->uart, (uint8_t*) data,
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	6818      	ldr	r0, [r3, #0]
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	b29a      	uxth	r2, r3
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	685b      	ldr	r3, [r3, #4]
 80027d8:	2517      	movs	r5, #23
 80027da:	197c      	adds	r4, r7, r5
 80027dc:	68b9      	ldr	r1, [r7, #8]
 80027de:	f7ff f93f 	bl	8001a60 <HAL_UART_Transmit>
 80027e2:	0003      	movs	r3, r0
 80027e4:	7023      	strb	r3, [r4, #0]
			size, uart->sendTimeout);

	if (state == HAL_OK)
 80027e6:	197b      	adds	r3, r7, r5
 80027e8:	781b      	ldrb	r3, [r3, #0]
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d101      	bne.n	80027f2 <uartSend+0x32>
		return ESPAT_STATE_OK;
 80027ee:	2300      	movs	r3, #0
 80027f0:	e007      	b.n	8002802 <uartSend+0x42>
	else if (state == HAL_TIMEOUT)
 80027f2:	2317      	movs	r3, #23
 80027f4:	18fb      	adds	r3, r7, r3
 80027f6:	781b      	ldrb	r3, [r3, #0]
 80027f8:	2b03      	cmp	r3, #3
 80027fa:	d101      	bne.n	8002800 <uartSend+0x40>
		return ESPAT_STATE_TIMEOUT;
 80027fc:	2302      	movs	r3, #2
 80027fe:	e000      	b.n	8002802 <uartSend+0x42>
	else
		return ESPAT_STATE_ERR;
 8002800:	2301      	movs	r3, #1
}
 8002802:	0018      	movs	r0, r3
 8002804:	46bd      	mov	sp, r7
 8002806:	b006      	add	sp, #24
 8002808:	bdb0      	pop	{r4, r5, r7, pc}

0800280a <espAt_init>:
 * @param: timout for receive
 *
 * @retval: always ESPATHID_OK
 */
espat_state_t espAt_init(espat_radio_t *radio, UART_HandleTypeDef *uart,
		uint32_t txTimeout, uint32_t rxTimeout) {
 800280a:	b580      	push	{r7, lr}
 800280c:	b084      	sub	sp, #16
 800280e:	af00      	add	r7, sp, #0
 8002810:	60f8      	str	r0, [r7, #12]
 8002812:	60b9      	str	r1, [r7, #8]
 8002814:	607a      	str	r2, [r7, #4]
 8002816:	603b      	str	r3, [r7, #0]

	radio->espUart.uart = uart;
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	68ba      	ldr	r2, [r7, #8]
 800281c:	601a      	str	r2, [r3, #0]
	radio->espUart.sendTimeout = txTimeout;
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	687a      	ldr	r2, [r7, #4]
 8002822:	605a      	str	r2, [r3, #4]
	radio->espUart.receiveTimeout = rxTimeout;
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	683a      	ldr	r2, [r7, #0]
 8002828:	609a      	str	r2, [r3, #8]
	return ESPAT_STATE_OK;
 800282a:	2300      	movs	r3, #0

}
 800282c:	0018      	movs	r0, r3
 800282e:	46bd      	mov	sp, r7
 8002830:	b004      	add	sp, #16
 8002832:	bd80      	pop	{r7, pc}

08002834 <espAt_sendCommand>:
 *
 * @retval: ESPAT state- OK if sent succesfully.
 * 			!NOTE: This parameter does not say whether and what ESP returns
 * 			in response to the command!
 */
espat_state_t espAt_sendCommand(espat_radio_t *radio, char *command) {
 8002834:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002836:	46c6      	mov	lr, r8
 8002838:	b500      	push	{lr}
 800283a:	b08c      	sub	sp, #48	@ 0x30
 800283c:	af00      	add	r7, sp, #0
 800283e:	61f8      	str	r0, [r7, #28]
 8002840:	61b9      	str	r1, [r7, #24]
 8002842:	466b      	mov	r3, sp
 8002844:	4698      	mov	r8, r3
	//check if command and string are valid
	if (command == NULL)
 8002846:	69bb      	ldr	r3, [r7, #24]
 8002848:	2b00      	cmp	r3, #0
 800284a:	d101      	bne.n	8002850 <espAt_sendCommand+0x1c>
		return ESPAT_STATE_ERR;
 800284c:	2301      	movs	r3, #1
 800284e:	e093      	b.n	8002978 <espAt_sendCommand+0x144>

	uint16_t prefixLength = strlen(AT_PREFIX);
 8002850:	2316      	movs	r3, #22
 8002852:	2618      	movs	r6, #24
 8002854:	199b      	adds	r3, r3, r6
 8002856:	19db      	adds	r3, r3, r7
 8002858:	2203      	movs	r2, #3
 800285a:	801a      	strh	r2, [r3, #0]
	uint16_t commandLength = strlen(command);
 800285c:	69bb      	ldr	r3, [r7, #24]
 800285e:	0018      	movs	r0, r3
 8002860:	f7fd fc50 	bl	8000104 <strlen>
 8002864:	0002      	movs	r2, r0
 8002866:	2114      	movs	r1, #20
 8002868:	0030      	movs	r0, r6
 800286a:	180b      	adds	r3, r1, r0
 800286c:	19db      	adds	r3, r3, r7
 800286e:	801a      	strh	r2, [r3, #0]
	uint16_t endingLength = strlen(AT_ENDING);
 8002870:	2212      	movs	r2, #18
 8002872:	0016      	movs	r6, r2
 8002874:	1813      	adds	r3, r2, r0
 8002876:	19db      	adds	r3, r3, r7
 8002878:	2202      	movs	r2, #2
 800287a:	801a      	strh	r2, [r3, #0]

	uint16_t bufferSize = prefixLength + commandLength + endingLength;
 800287c:	2316      	movs	r3, #22
 800287e:	181b      	adds	r3, r3, r0
 8002880:	19da      	adds	r2, r3, r7
 8002882:	1809      	adds	r1, r1, r0
 8002884:	19cb      	adds	r3, r1, r7
 8002886:	8812      	ldrh	r2, [r2, #0]
 8002888:	881b      	ldrh	r3, [r3, #0]
 800288a:	18d3      	adds	r3, r2, r3
 800288c:	b299      	uxth	r1, r3
 800288e:	2010      	movs	r0, #16
 8002890:	2318      	movs	r3, #24
 8002892:	18c2      	adds	r2, r0, r3
 8002894:	19d3      	adds	r3, r2, r7
 8002896:	0032      	movs	r2, r6
 8002898:	2618      	movs	r6, #24
 800289a:	1992      	adds	r2, r2, r6
 800289c:	19d2      	adds	r2, r2, r7
 800289e:	8812      	ldrh	r2, [r2, #0]
 80028a0:	188a      	adds	r2, r1, r2
 80028a2:	801a      	strh	r2, [r3, #0]

	//create and clear buffer
	char buffer[bufferSize];
 80028a4:	1983      	adds	r3, r0, r6
 80028a6:	19db      	adds	r3, r3, r7
 80028a8:	881b      	ldrh	r3, [r3, #0]
 80028aa:	001a      	movs	r2, r3
 80028ac:	3a01      	subs	r2, #1
 80028ae:	627a      	str	r2, [r7, #36]	@ 0x24
 80028b0:	60bb      	str	r3, [r7, #8]
 80028b2:	2200      	movs	r2, #0
 80028b4:	60fa      	str	r2, [r7, #12]
 80028b6:	68b8      	ldr	r0, [r7, #8]
 80028b8:	68f9      	ldr	r1, [r7, #12]
 80028ba:	0006      	movs	r6, r0
 80028bc:	0f72      	lsrs	r2, r6, #29
 80028be:	000e      	movs	r6, r1
 80028c0:	00f6      	lsls	r6, r6, #3
 80028c2:	617e      	str	r6, [r7, #20]
 80028c4:	697e      	ldr	r6, [r7, #20]
 80028c6:	4316      	orrs	r6, r2
 80028c8:	617e      	str	r6, [r7, #20]
 80028ca:	0006      	movs	r6, r0
 80028cc:	00f6      	lsls	r6, r6, #3
 80028ce:	613e      	str	r6, [r7, #16]
 80028d0:	603b      	str	r3, [r7, #0]
 80028d2:	2200      	movs	r2, #0
 80028d4:	607a      	str	r2, [r7, #4]
 80028d6:	6838      	ldr	r0, [r7, #0]
 80028d8:	6879      	ldr	r1, [r7, #4]
 80028da:	0006      	movs	r6, r0
 80028dc:	0f72      	lsrs	r2, r6, #29
 80028de:	000e      	movs	r6, r1
 80028e0:	00f5      	lsls	r5, r6, #3
 80028e2:	4315      	orrs	r5, r2
 80028e4:	0006      	movs	r6, r0
 80028e6:	00f4      	lsls	r4, r6, #3
 80028e8:	3307      	adds	r3, #7
 80028ea:	08db      	lsrs	r3, r3, #3
 80028ec:	00db      	lsls	r3, r3, #3
 80028ee:	466e      	mov	r6, sp
 80028f0:	1af6      	subs	r6, r6, r3
 80028f2:	46b5      	mov	sp, r6
 80028f4:	466b      	mov	r3, sp
 80028f6:	3300      	adds	r3, #0
 80028f8:	623b      	str	r3, [r7, #32]
	memset(buffer, ' ', bufferSize);
 80028fa:	2010      	movs	r0, #16
 80028fc:	0006      	movs	r6, r0
 80028fe:	2518      	movs	r5, #24
 8002900:	1943      	adds	r3, r0, r5
 8002902:	19db      	adds	r3, r3, r7
 8002904:	881a      	ldrh	r2, [r3, #0]
 8002906:	6a3b      	ldr	r3, [r7, #32]
 8002908:	2120      	movs	r1, #32
 800290a:	0018      	movs	r0, r3
 800290c:	f000 fe72 	bl	80035f4 <memset>

	//build command
	memcpy(&buffer[0], AT_PREFIX, prefixLength);
 8002910:	6a38      	ldr	r0, [r7, #32]
 8002912:	2416      	movs	r4, #22
 8002914:	1963      	adds	r3, r4, r5
 8002916:	19db      	adds	r3, r3, r7
 8002918:	881a      	ldrh	r2, [r3, #0]
 800291a:	4b1b      	ldr	r3, [pc, #108]	@ (8002988 <espAt_sendCommand+0x154>)
 800291c:	0019      	movs	r1, r3
 800291e:	f000 fe95 	bl	800364c <memcpy>
	memcpy(&buffer[prefixLength], command, commandLength);
 8002922:	0029      	movs	r1, r5
 8002924:	1863      	adds	r3, r4, r1
 8002926:	19db      	adds	r3, r3, r7
 8002928:	881b      	ldrh	r3, [r3, #0]
 800292a:	6a3a      	ldr	r2, [r7, #32]
 800292c:	18d0      	adds	r0, r2, r3
 800292e:	2514      	movs	r5, #20
 8002930:	186b      	adds	r3, r5, r1
 8002932:	19db      	adds	r3, r3, r7
 8002934:	881a      	ldrh	r2, [r3, #0]
 8002936:	69bb      	ldr	r3, [r7, #24]
 8002938:	0019      	movs	r1, r3
 800293a:	f000 fe87 	bl	800364c <memcpy>
	memcpy(&buffer[prefixLength + commandLength], AT_ENDING, endingLength);
 800293e:	2118      	movs	r1, #24
 8002940:	1863      	adds	r3, r4, r1
 8002942:	19db      	adds	r3, r3, r7
 8002944:	881a      	ldrh	r2, [r3, #0]
 8002946:	000c      	movs	r4, r1
 8002948:	192b      	adds	r3, r5, r4
 800294a:	19db      	adds	r3, r3, r7
 800294c:	881b      	ldrh	r3, [r3, #0]
 800294e:	18d3      	adds	r3, r2, r3
 8002950:	6a3a      	ldr	r2, [r7, #32]
 8002952:	18d0      	adds	r0, r2, r3
 8002954:	2212      	movs	r2, #18
 8002956:	1913      	adds	r3, r2, r4
 8002958:	19db      	adds	r3, r3, r7
 800295a:	881a      	ldrh	r2, [r3, #0]
 800295c:	4b0b      	ldr	r3, [pc, #44]	@ (800298c <espAt_sendCommand+0x158>)
 800295e:	0019      	movs	r1, r3
 8002960:	f000 fe74 	bl	800364c <memcpy>

	return uartSend(&radio->espUart, buffer, bufferSize);
 8002964:	69f8      	ldr	r0, [r7, #28]
 8002966:	0033      	movs	r3, r6
 8002968:	191b      	adds	r3, r3, r4
 800296a:	19db      	adds	r3, r3, r7
 800296c:	881a      	ldrh	r2, [r3, #0]
 800296e:	6a3b      	ldr	r3, [r7, #32]
 8002970:	0019      	movs	r1, r3
 8002972:	f7ff ff25 	bl	80027c0 <uartSend>
 8002976:	0003      	movs	r3, r0
 8002978:	46c5      	mov	sp, r8
}
 800297a:	0018      	movs	r0, r3
 800297c:	46bd      	mov	sp, r7
 800297e:	b00c      	add	sp, #48	@ 0x30
 8002980:	bc80      	pop	{r7}
 8002982:	46b8      	mov	r8, r7
 8002984:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002986:	46c0      	nop			@ (mov r8, r8)
 8002988:	08003678 	.word	0x08003678
 800298c:	0800367c 	.word	0x0800367c

08002990 <espAt_sendParams>:
 * @retval: ESPAT state- OK if sent succesfully.
 * 			!NOTE: This parameter does not say whether and what ESP returns
 * 			in response to the command!
 */
espat_state_t espAt_sendParams(espat_radio_t *radio, char *command,
		uint16_t paramCount, ...) {
 8002990:	b40c      	push	{r2, r3}
 8002992:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002994:	46c6      	mov	lr, r8
 8002996:	b500      	push	{lr}
 8002998:	b0a2      	sub	sp, #136	@ 0x88
 800299a:	af00      	add	r7, sp, #0
 800299c:	63f8      	str	r0, [r7, #60]	@ 0x3c
 800299e:	63b9      	str	r1, [r7, #56]	@ 0x38
 80029a0:	466b      	mov	r3, sp
 80029a2:	4698      	mov	r8, r3

	//check if command are valid
	if (command == NULL)
 80029a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d101      	bne.n	80029ae <espAt_sendParams+0x1e>
		return ESPAT_STATE_ERR;
 80029aa:	2301      	movs	r3, #1
 80029ac:	e1b8      	b.n	8002d20 <espAt_sendParams+0x390>

	va_list ap;
	va_start(ap, paramCount);
 80029ae:	236c      	movs	r3, #108	@ 0x6c
 80029b0:	2238      	movs	r2, #56	@ 0x38
 80029b2:	189b      	adds	r3, r3, r2
 80029b4:	19db      	adds	r3, r3, r7
 80029b6:	663b      	str	r3, [r7, #96]	@ 0x60

	//make parameters array
	uint32_t parameters[paramCount];
 80029b8:	2368      	movs	r3, #104	@ 0x68
 80029ba:	189b      	adds	r3, r3, r2
 80029bc:	19db      	adds	r3, r3, r7
 80029be:	881a      	ldrh	r2, [r3, #0]
 80029c0:	0013      	movs	r3, r2
 80029c2:	3b01      	subs	r3, #1
 80029c4:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80029c6:	61ba      	str	r2, [r7, #24]
 80029c8:	2300      	movs	r3, #0
 80029ca:	61fb      	str	r3, [r7, #28]
 80029cc:	69b8      	ldr	r0, [r7, #24]
 80029ce:	69f9      	ldr	r1, [r7, #28]
 80029d0:	0003      	movs	r3, r0
 80029d2:	0edb      	lsrs	r3, r3, #27
 80029d4:	000e      	movs	r6, r1
 80029d6:	0175      	lsls	r5, r6, #5
 80029d8:	431d      	orrs	r5, r3
 80029da:	0003      	movs	r3, r0
 80029dc:	015c      	lsls	r4, r3, #5
 80029de:	613a      	str	r2, [r7, #16]
 80029e0:	2300      	movs	r3, #0
 80029e2:	617b      	str	r3, [r7, #20]
 80029e4:	6938      	ldr	r0, [r7, #16]
 80029e6:	6979      	ldr	r1, [r7, #20]
 80029e8:	0003      	movs	r3, r0
 80029ea:	0edb      	lsrs	r3, r3, #27
 80029ec:	000c      	movs	r4, r1
 80029ee:	0164      	lsls	r4, r4, #5
 80029f0:	637c      	str	r4, [r7, #52]	@ 0x34
 80029f2:	6b7c      	ldr	r4, [r7, #52]	@ 0x34
 80029f4:	431c      	orrs	r4, r3
 80029f6:	637c      	str	r4, [r7, #52]	@ 0x34
 80029f8:	0003      	movs	r3, r0
 80029fa:	015b      	lsls	r3, r3, #5
 80029fc:	633b      	str	r3, [r7, #48]	@ 0x30
 80029fe:	0013      	movs	r3, r2
 8002a00:	009b      	lsls	r3, r3, #2
 8002a02:	3307      	adds	r3, #7
 8002a04:	08db      	lsrs	r3, r3, #3
 8002a06:	00db      	lsls	r3, r3, #3
 8002a08:	466a      	mov	r2, sp
 8002a0a:	1ad3      	subs	r3, r2, r3
 8002a0c:	469d      	mov	sp, r3
 8002a0e:	466b      	mov	r3, sp
 8002a10:	3303      	adds	r3, #3
 8002a12:	089b      	lsrs	r3, r3, #2
 8002a14:	009b      	lsls	r3, r3, #2
 8002a16:	67bb      	str	r3, [r7, #120]	@ 0x78

	//fill parameters array
	for (uint16_t i = 0; i < paramCount; i++) {
 8002a18:	234e      	movs	r3, #78	@ 0x4e
 8002a1a:	2238      	movs	r2, #56	@ 0x38
 8002a1c:	189b      	adds	r3, r3, r2
 8002a1e:	19db      	adds	r3, r3, r7
 8002a20:	2200      	movs	r2, #0
 8002a22:	801a      	strh	r2, [r3, #0]
 8002a24:	e012      	b.n	8002a4c <espAt_sendParams+0xbc>
		parameters[i] = va_arg(ap, uint32_t);
 8002a26:	204e      	movs	r0, #78	@ 0x4e
 8002a28:	2438      	movs	r4, #56	@ 0x38
 8002a2a:	1903      	adds	r3, r0, r4
 8002a2c:	19db      	adds	r3, r3, r7
 8002a2e:	881a      	ldrh	r2, [r3, #0]
 8002a30:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002a32:	1d19      	adds	r1, r3, #4
 8002a34:	6639      	str	r1, [r7, #96]	@ 0x60
 8002a36:	6819      	ldr	r1, [r3, #0]
 8002a38:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002a3a:	0092      	lsls	r2, r2, #2
 8002a3c:	50d1      	str	r1, [r2, r3]
	for (uint16_t i = 0; i < paramCount; i++) {
 8002a3e:	1903      	adds	r3, r0, r4
 8002a40:	19db      	adds	r3, r3, r7
 8002a42:	881a      	ldrh	r2, [r3, #0]
 8002a44:	1903      	adds	r3, r0, r4
 8002a46:	19db      	adds	r3, r3, r7
 8002a48:	3201      	adds	r2, #1
 8002a4a:	801a      	strh	r2, [r3, #0]
 8002a4c:	234e      	movs	r3, #78	@ 0x4e
 8002a4e:	2138      	movs	r1, #56	@ 0x38
 8002a50:	185b      	adds	r3, r3, r1
 8002a52:	19da      	adds	r2, r3, r7
 8002a54:	2368      	movs	r3, #104	@ 0x68
 8002a56:	185b      	adds	r3, r3, r1
 8002a58:	19db      	adds	r3, r3, r7
 8002a5a:	8812      	ldrh	r2, [r2, #0]
 8002a5c:	881b      	ldrh	r3, [r3, #0]
 8002a5e:	429a      	cmp	r2, r3
 8002a60:	d3e1      	bcc.n	8002a26 <espAt_sendParams+0x96>
	}

	//make arguments list string
	uint16_t characterCounter = 0;
 8002a62:	234c      	movs	r3, #76	@ 0x4c
 8002a64:	185b      	adds	r3, r3, r1
 8002a66:	19db      	adds	r3, r3, r7
 8002a68:	2200      	movs	r2, #0
 8002a6a:	801a      	strh	r2, [r3, #0]
	char argumentsBuffer[AT_BUFFER_SIZE];
	memset(argumentsBuffer, '\0', AT_BUFFER_SIZE);
 8002a6c:	2308      	movs	r3, #8
 8002a6e:	000c      	movs	r4, r1
 8002a70:	185b      	adds	r3, r3, r1
 8002a72:	19db      	adds	r3, r3, r7
 8002a74:	221e      	movs	r2, #30
 8002a76:	2100      	movs	r1, #0
 8002a78:	0018      	movs	r0, r3
 8002a7a:	f000 fdbb 	bl	80035f4 <memset>

	for (uint16_t i = 0; i < paramCount; i++) {
 8002a7e:	234a      	movs	r3, #74	@ 0x4a
 8002a80:	191b      	adds	r3, r3, r4
 8002a82:	19db      	adds	r3, r3, r7
 8002a84:	2200      	movs	r2, #0
 8002a86:	801a      	strh	r2, [r3, #0]
 8002a88:	e049      	b.n	8002b1e <espAt_sendParams+0x18e>
		itoa(parameters[i], &argumentsBuffer[characterCounter], 10);
 8002a8a:	234a      	movs	r3, #74	@ 0x4a
 8002a8c:	001e      	movs	r6, r3
 8002a8e:	2138      	movs	r1, #56	@ 0x38
 8002a90:	185b      	adds	r3, r3, r1
 8002a92:	19db      	adds	r3, r3, r7
 8002a94:	881a      	ldrh	r2, [r3, #0]
 8002a96:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002a98:	0092      	lsls	r2, r2, #2
 8002a9a:	58d3      	ldr	r3, [r2, r3]
 8002a9c:	0018      	movs	r0, r3
 8002a9e:	244c      	movs	r4, #76	@ 0x4c
 8002aa0:	1863      	adds	r3, r4, r1
 8002aa2:	19db      	adds	r3, r3, r7
 8002aa4:	881b      	ldrh	r3, [r3, #0]
 8002aa6:	2508      	movs	r5, #8
 8002aa8:	186a      	adds	r2, r5, r1
 8002aaa:	19d2      	adds	r2, r2, r7
 8002aac:	18d3      	adds	r3, r2, r3
 8002aae:	220a      	movs	r2, #10
 8002ab0:	0019      	movs	r1, r3
 8002ab2:	f000 fd66 	bl	8003582 <itoa>
		characterCounter += strlen(&argumentsBuffer[characterCounter]) + 1;
 8002ab6:	2038      	movs	r0, #56	@ 0x38
 8002ab8:	1823      	adds	r3, r4, r0
 8002aba:	19db      	adds	r3, r3, r7
 8002abc:	881b      	ldrh	r3, [r3, #0]
 8002abe:	182a      	adds	r2, r5, r0
 8002ac0:	19d2      	adds	r2, r2, r7
 8002ac2:	18d3      	adds	r3, r2, r3
 8002ac4:	0018      	movs	r0, r3
 8002ac6:	f7fd fb1d 	bl	8000104 <strlen>
 8002aca:	0003      	movs	r3, r0
 8002acc:	b29a      	uxth	r2, r3
 8002ace:	0021      	movs	r1, r4
 8002ad0:	2038      	movs	r0, #56	@ 0x38
 8002ad2:	180b      	adds	r3, r1, r0
 8002ad4:	19db      	adds	r3, r3, r7
 8002ad6:	881b      	ldrh	r3, [r3, #0]
 8002ad8:	18d3      	adds	r3, r2, r3
 8002ada:	b29a      	uxth	r2, r3
 8002adc:	180b      	adds	r3, r1, r0
 8002ade:	19db      	adds	r3, r3, r7
 8002ae0:	3201      	adds	r2, #1
 8002ae2:	801a      	strh	r2, [r3, #0]
		if (i < paramCount - 1)
 8002ae4:	0033      	movs	r3, r6
 8002ae6:	181b      	adds	r3, r3, r0
 8002ae8:	19db      	adds	r3, r3, r7
 8002aea:	881a      	ldrh	r2, [r3, #0]
 8002aec:	2368      	movs	r3, #104	@ 0x68
 8002aee:	181b      	adds	r3, r3, r0
 8002af0:	19db      	adds	r3, r3, r7
 8002af2:	881b      	ldrh	r3, [r3, #0]
 8002af4:	3b01      	subs	r3, #1
 8002af6:	429a      	cmp	r2, r3
 8002af8:	da08      	bge.n	8002b0c <espAt_sendParams+0x17c>
			argumentsBuffer[characterCounter - 1] = ','; //add comma only if NOT last parameter
 8002afa:	0002      	movs	r2, r0
 8002afc:	188b      	adds	r3, r1, r2
 8002afe:	19db      	adds	r3, r3, r7
 8002b00:	881b      	ldrh	r3, [r3, #0]
 8002b02:	3b01      	subs	r3, #1
 8002b04:	18aa      	adds	r2, r5, r2
 8002b06:	19d2      	adds	r2, r2, r7
 8002b08:	212c      	movs	r1, #44	@ 0x2c
 8002b0a:	54d1      	strb	r1, [r2, r3]
	for (uint16_t i = 0; i < paramCount; i++) {
 8002b0c:	214a      	movs	r1, #74	@ 0x4a
 8002b0e:	2038      	movs	r0, #56	@ 0x38
 8002b10:	180b      	adds	r3, r1, r0
 8002b12:	19db      	adds	r3, r3, r7
 8002b14:	881a      	ldrh	r2, [r3, #0]
 8002b16:	180b      	adds	r3, r1, r0
 8002b18:	19db      	adds	r3, r3, r7
 8002b1a:	3201      	adds	r2, #1
 8002b1c:	801a      	strh	r2, [r3, #0]
 8002b1e:	234a      	movs	r3, #74	@ 0x4a
 8002b20:	2638      	movs	r6, #56	@ 0x38
 8002b22:	199b      	adds	r3, r3, r6
 8002b24:	19da      	adds	r2, r3, r7
 8002b26:	2368      	movs	r3, #104	@ 0x68
 8002b28:	199b      	adds	r3, r3, r6
 8002b2a:	19db      	adds	r3, r3, r7
 8002b2c:	8812      	ldrh	r2, [r2, #0]
 8002b2e:	881b      	ldrh	r3, [r3, #0]
 8002b30:	429a      	cmp	r2, r3
 8002b32:	d3aa      	bcc.n	8002a8a <espAt_sendParams+0xfa>
	}

	va_end(ap);

	//count buffer length
	uint16_t prefixLength = strlen(AT_PREFIX);
 8002b34:	243e      	movs	r4, #62	@ 0x3e
 8002b36:	19a3      	adds	r3, r4, r6
 8002b38:	19db      	adds	r3, r3, r7
 8002b3a:	2203      	movs	r2, #3
 8002b3c:	801a      	strh	r2, [r3, #0]
	uint16_t commandLength = strlen(command);
 8002b3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002b40:	0018      	movs	r0, r3
 8002b42:	f7fd fadf 	bl	8000104 <strlen>
 8002b46:	0002      	movs	r2, r0
 8002b48:	253c      	movs	r5, #60	@ 0x3c
 8002b4a:	19ab      	adds	r3, r5, r6
 8002b4c:	19db      	adds	r3, r3, r7
 8002b4e:	801a      	strh	r2, [r3, #0]
	uint16_t assignmentLength = strlen(AT_ASSIGNMENT);
 8002b50:	213a      	movs	r1, #58	@ 0x3a
 8002b52:	198b      	adds	r3, r1, r6
 8002b54:	19db      	adds	r3, r3, r7
 8002b56:	2201      	movs	r2, #1
 8002b58:	801a      	strh	r2, [r3, #0]
	uint16_t parametersLength = --characterCounter;
 8002b5a:	224c      	movs	r2, #76	@ 0x4c
 8002b5c:	0030      	movs	r0, r6
 8002b5e:	1993      	adds	r3, r2, r6
 8002b60:	19db      	adds	r3, r3, r7
 8002b62:	0016      	movs	r6, r2
 8002b64:	1812      	adds	r2, r2, r0
 8002b66:	19d2      	adds	r2, r2, r7
 8002b68:	8812      	ldrh	r2, [r2, #0]
 8002b6a:	3a01      	subs	r2, #1
 8002b6c:	801a      	strh	r2, [r3, #0]
 8002b6e:	2038      	movs	r0, #56	@ 0x38
 8002b70:	2338      	movs	r3, #56	@ 0x38
 8002b72:	18c2      	adds	r2, r0, r3
 8002b74:	19d3      	adds	r3, r2, r7
 8002b76:	0032      	movs	r2, r6
 8002b78:	2638      	movs	r6, #56	@ 0x38
 8002b7a:	1992      	adds	r2, r2, r6
 8002b7c:	19d2      	adds	r2, r2, r7
 8002b7e:	8812      	ldrh	r2, [r2, #0]
 8002b80:	801a      	strh	r2, [r3, #0]
	uint16_t endingLength = strlen(AT_ENDING);
 8002b82:	2336      	movs	r3, #54	@ 0x36
 8002b84:	001e      	movs	r6, r3
 8002b86:	2238      	movs	r2, #56	@ 0x38
 8002b88:	189a      	adds	r2, r3, r2
 8002b8a:	19d3      	adds	r3, r2, r7
 8002b8c:	2202      	movs	r2, #2
 8002b8e:	801a      	strh	r2, [r3, #0]

	//create master buffer and clear it
	uint16_t bufferSize = prefixLength + commandLength + assignmentLength
 8002b90:	2338      	movs	r3, #56	@ 0x38
 8002b92:	18e2      	adds	r2, r4, r3
 8002b94:	19d2      	adds	r2, r2, r7
 8002b96:	18eb      	adds	r3, r5, r3
 8002b98:	19db      	adds	r3, r3, r7
 8002b9a:	8812      	ldrh	r2, [r2, #0]
 8002b9c:	881b      	ldrh	r3, [r3, #0]
 8002b9e:	18d3      	adds	r3, r2, r3
 8002ba0:	b29a      	uxth	r2, r3
 8002ba2:	2338      	movs	r3, #56	@ 0x38
 8002ba4:	18c9      	adds	r1, r1, r3
 8002ba6:	19cb      	adds	r3, r1, r7
 8002ba8:	881b      	ldrh	r3, [r3, #0]
 8002baa:	18d3      	adds	r3, r2, r3
 8002bac:	b29a      	uxth	r2, r3
			+ parametersLength + endingLength;
 8002bae:	2338      	movs	r3, #56	@ 0x38
 8002bb0:	18c1      	adds	r1, r0, r3
 8002bb2:	19cb      	adds	r3, r1, r7
 8002bb4:	881b      	ldrh	r3, [r3, #0]
 8002bb6:	18d3      	adds	r3, r2, r3
 8002bb8:	b299      	uxth	r1, r3
	uint16_t bufferSize = prefixLength + commandLength + assignmentLength
 8002bba:	2234      	movs	r2, #52	@ 0x34
 8002bbc:	0010      	movs	r0, r2
 8002bbe:	2338      	movs	r3, #56	@ 0x38
 8002bc0:	18d2      	adds	r2, r2, r3
 8002bc2:	19d3      	adds	r3, r2, r7
 8002bc4:	0032      	movs	r2, r6
 8002bc6:	2638      	movs	r6, #56	@ 0x38
 8002bc8:	1992      	adds	r2, r2, r6
 8002bca:	19d2      	adds	r2, r2, r7
 8002bcc:	8812      	ldrh	r2, [r2, #0]
 8002bce:	188a      	adds	r2, r1, r2
 8002bd0:	801a      	strh	r2, [r3, #0]
	char buffer[bufferSize];
 8002bd2:	0002      	movs	r2, r0
 8002bd4:	1993      	adds	r3, r2, r6
 8002bd6:	19db      	adds	r3, r3, r7
 8002bd8:	881b      	ldrh	r3, [r3, #0]
 8002bda:	001a      	movs	r2, r3
 8002bdc:	3a01      	subs	r2, #1
 8002bde:	66ba      	str	r2, [r7, #104]	@ 0x68
 8002be0:	60bb      	str	r3, [r7, #8]
 8002be2:	2200      	movs	r2, #0
 8002be4:	60fa      	str	r2, [r7, #12]
 8002be6:	68b8      	ldr	r0, [r7, #8]
 8002be8:	68f9      	ldr	r1, [r7, #12]
 8002bea:	0006      	movs	r6, r0
 8002bec:	0f72      	lsrs	r2, r6, #29
 8002bee:	000e      	movs	r6, r1
 8002bf0:	00f6      	lsls	r6, r6, #3
 8002bf2:	62fe      	str	r6, [r7, #44]	@ 0x2c
 8002bf4:	6afe      	ldr	r6, [r7, #44]	@ 0x2c
 8002bf6:	4316      	orrs	r6, r2
 8002bf8:	62fe      	str	r6, [r7, #44]	@ 0x2c
 8002bfa:	0006      	movs	r6, r0
 8002bfc:	00f6      	lsls	r6, r6, #3
 8002bfe:	62be      	str	r6, [r7, #40]	@ 0x28
 8002c00:	603b      	str	r3, [r7, #0]
 8002c02:	2200      	movs	r2, #0
 8002c04:	607a      	str	r2, [r7, #4]
 8002c06:	6838      	ldr	r0, [r7, #0]
 8002c08:	6879      	ldr	r1, [r7, #4]
 8002c0a:	0006      	movs	r6, r0
 8002c0c:	0f72      	lsrs	r2, r6, #29
 8002c0e:	000e      	movs	r6, r1
 8002c10:	00f6      	lsls	r6, r6, #3
 8002c12:	627e      	str	r6, [r7, #36]	@ 0x24
 8002c14:	6a7e      	ldr	r6, [r7, #36]	@ 0x24
 8002c16:	4316      	orrs	r6, r2
 8002c18:	627e      	str	r6, [r7, #36]	@ 0x24
 8002c1a:	0006      	movs	r6, r0
 8002c1c:	00f6      	lsls	r6, r6, #3
 8002c1e:	623e      	str	r6, [r7, #32]
 8002c20:	3307      	adds	r3, #7
 8002c22:	08db      	lsrs	r3, r3, #3
 8002c24:	00db      	lsls	r3, r3, #3
 8002c26:	466e      	mov	r6, sp
 8002c28:	1af6      	subs	r6, r6, r3
 8002c2a:	46b5      	mov	sp, r6
 8002c2c:	466b      	mov	r3, sp
 8002c2e:	3300      	adds	r3, #0
 8002c30:	667b      	str	r3, [r7, #100]	@ 0x64
	memset(buffer, ' ', bufferSize);
 8002c32:	2234      	movs	r2, #52	@ 0x34
 8002c34:	2638      	movs	r6, #56	@ 0x38
 8002c36:	1993      	adds	r3, r2, r6
 8002c38:	19db      	adds	r3, r3, r7
 8002c3a:	881a      	ldrh	r2, [r3, #0]
 8002c3c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002c3e:	2120      	movs	r1, #32
 8002c40:	0018      	movs	r0, r3
 8002c42:	f000 fcd7 	bl	80035f4 <memset>

	//build command
	memcpy(&buffer[0], AT_PREFIX, prefixLength);
 8002c46:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 8002c48:	19a3      	adds	r3, r4, r6
 8002c4a:	19db      	adds	r3, r3, r7
 8002c4c:	881a      	ldrh	r2, [r3, #0]
 8002c4e:	4b39      	ldr	r3, [pc, #228]	@ (8002d34 <espAt_sendParams+0x3a4>)
 8002c50:	0019      	movs	r1, r3
 8002c52:	f000 fcfb 	bl	800364c <memcpy>
	memcpy(&buffer[prefixLength], command, commandLength);
 8002c56:	0031      	movs	r1, r6
 8002c58:	19a3      	adds	r3, r4, r6
 8002c5a:	19db      	adds	r3, r3, r7
 8002c5c:	881b      	ldrh	r3, [r3, #0]
 8002c5e:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8002c60:	18d0      	adds	r0, r2, r3
 8002c62:	000e      	movs	r6, r1
 8002c64:	186b      	adds	r3, r5, r1
 8002c66:	19db      	adds	r3, r3, r7
 8002c68:	881a      	ldrh	r2, [r3, #0]
 8002c6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002c6c:	0019      	movs	r1, r3
 8002c6e:	f000 fced 	bl	800364c <memcpy>
	memcpy(&buffer[prefixLength + commandLength], AT_ASSIGNMENT,
 8002c72:	0031      	movs	r1, r6
 8002c74:	1863      	adds	r3, r4, r1
 8002c76:	19db      	adds	r3, r3, r7
 8002c78:	881a      	ldrh	r2, [r3, #0]
 8002c7a:	1868      	adds	r0, r5, r1
 8002c7c:	19c3      	adds	r3, r0, r7
 8002c7e:	881b      	ldrh	r3, [r3, #0]
 8002c80:	18d3      	adds	r3, r2, r3
 8002c82:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8002c84:	18d0      	adds	r0, r2, r3
 8002c86:	213a      	movs	r1, #58	@ 0x3a
 8002c88:	000e      	movs	r6, r1
 8002c8a:	2338      	movs	r3, #56	@ 0x38
 8002c8c:	18ca      	adds	r2, r1, r3
 8002c8e:	19d3      	adds	r3, r2, r7
 8002c90:	881a      	ldrh	r2, [r3, #0]
 8002c92:	4b29      	ldr	r3, [pc, #164]	@ (8002d38 <espAt_sendParams+0x3a8>)
 8002c94:	0019      	movs	r1, r3
 8002c96:	f000 fcd9 	bl	800364c <memcpy>
			assignmentLength);
	memcpy(&buffer[prefixLength + commandLength + assignmentLength],
 8002c9a:	2038      	movs	r0, #56	@ 0x38
 8002c9c:	1823      	adds	r3, r4, r0
 8002c9e:	19db      	adds	r3, r3, r7
 8002ca0:	881a      	ldrh	r2, [r3, #0]
 8002ca2:	182b      	adds	r3, r5, r0
 8002ca4:	19db      	adds	r3, r3, r7
 8002ca6:	881b      	ldrh	r3, [r3, #0]
 8002ca8:	18d2      	adds	r2, r2, r3
 8002caa:	0031      	movs	r1, r6
 8002cac:	0006      	movs	r6, r0
 8002cae:	180b      	adds	r3, r1, r0
 8002cb0:	19db      	adds	r3, r3, r7
 8002cb2:	881b      	ldrh	r3, [r3, #0]
 8002cb4:	18d3      	adds	r3, r2, r3
 8002cb6:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8002cb8:	18d0      	adds	r0, r2, r3
 8002cba:	2338      	movs	r3, #56	@ 0x38
 8002cbc:	0031      	movs	r1, r6
 8002cbe:	185b      	adds	r3, r3, r1
 8002cc0:	19db      	adds	r3, r3, r7
 8002cc2:	881a      	ldrh	r2, [r3, #0]
 8002cc4:	2608      	movs	r6, #8
 8002cc6:	1873      	adds	r3, r6, r1
 8002cc8:	19db      	adds	r3, r3, r7
 8002cca:	0019      	movs	r1, r3
 8002ccc:	f000 fcbe 	bl	800364c <memcpy>
			argumentsBuffer, parametersLength);
	memcpy(
			&buffer[prefixLength + commandLength + assignmentLength
 8002cd0:	2038      	movs	r0, #56	@ 0x38
 8002cd2:	1823      	adds	r3, r4, r0
 8002cd4:	19db      	adds	r3, r3, r7
 8002cd6:	881a      	ldrh	r2, [r3, #0]
 8002cd8:	182b      	adds	r3, r5, r0
 8002cda:	19db      	adds	r3, r3, r7
 8002cdc:	881b      	ldrh	r3, [r3, #0]
 8002cde:	18d2      	adds	r2, r2, r3
 8002ce0:	213a      	movs	r1, #58	@ 0x3a
 8002ce2:	180b      	adds	r3, r1, r0
 8002ce4:	19db      	adds	r3, r3, r7
 8002ce6:	881b      	ldrh	r3, [r3, #0]
 8002ce8:	18d2      	adds	r2, r2, r3
					+ parametersLength], AT_ENDING, endingLength);
 8002cea:	2338      	movs	r3, #56	@ 0x38
 8002cec:	0001      	movs	r1, r0
 8002cee:	185b      	adds	r3, r3, r1
 8002cf0:	19db      	adds	r3, r3, r7
 8002cf2:	881b      	ldrh	r3, [r3, #0]
 8002cf4:	18d3      	adds	r3, r2, r3
			&buffer[prefixLength + commandLength + assignmentLength
 8002cf6:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8002cf8:	18d0      	adds	r0, r2, r3
	memcpy(
 8002cfa:	2336      	movs	r3, #54	@ 0x36
 8002cfc:	000c      	movs	r4, r1
 8002cfe:	185b      	adds	r3, r3, r1
 8002d00:	19db      	adds	r3, r3, r7
 8002d02:	881a      	ldrh	r2, [r3, #0]
 8002d04:	4b0d      	ldr	r3, [pc, #52]	@ (8002d3c <espAt_sendParams+0x3ac>)
 8002d06:	0019      	movs	r1, r3
 8002d08:	f000 fca0 	bl	800364c <memcpy>

	return uartSend(&radio->espUart, buffer, bufferSize);
 8002d0c:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8002d0e:	2234      	movs	r2, #52	@ 0x34
 8002d10:	1913      	adds	r3, r2, r4
 8002d12:	19db      	adds	r3, r3, r7
 8002d14:	881a      	ldrh	r2, [r3, #0]
 8002d16:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002d18:	0019      	movs	r1, r3
 8002d1a:	f7ff fd51 	bl	80027c0 <uartSend>
 8002d1e:	0003      	movs	r3, r0
 8002d20:	46c5      	mov	sp, r8

}
 8002d22:	0018      	movs	r0, r3
 8002d24:	46bd      	mov	sp, r7
 8002d26:	b022      	add	sp, #136	@ 0x88
 8002d28:	bc80      	pop	{r7}
 8002d2a:	46b8      	mov	r8, r7
 8002d2c:	bcf0      	pop	{r4, r5, r6, r7}
 8002d2e:	bc08      	pop	{r3}
 8002d30:	b002      	add	sp, #8
 8002d32:	4718      	bx	r3
 8002d34:	08003678 	.word	0x08003678
 8002d38:	08003680 	.word	0x08003680
 8002d3c:	0800367c 	.word	0x0800367c

08002d40 <espAt_sendString>:
 * @retval: ESPAT state- OK if sent succesfully.
 * 			!NOTE: This parameter does not say whether and what ESP returns
 * 			in response to the command!
 */
espat_state_t espAt_sendString(espat_radio_t *radio, char *command,
		char *string) {
 8002d40:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002d42:	46c6      	mov	lr, r8
 8002d44:	b500      	push	{lr}
 8002d46:	b090      	sub	sp, #64	@ 0x40
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	6278      	str	r0, [r7, #36]	@ 0x24
 8002d4c:	6239      	str	r1, [r7, #32]
 8002d4e:	61fa      	str	r2, [r7, #28]
 8002d50:	466b      	mov	r3, sp
 8002d52:	4698      	mov	r8, r3

	//check if command and string are valid
	if (command == NULL || string == NULL)
 8002d54:	6a3b      	ldr	r3, [r7, #32]
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d002      	beq.n	8002d60 <espAt_sendString+0x20>
 8002d5a:	69fb      	ldr	r3, [r7, #28]
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d101      	bne.n	8002d64 <espAt_sendString+0x24>
		return ESPAT_STATE_ERR;
 8002d60:	2301      	movs	r3, #1
 8002d62:	e139      	b.n	8002fd8 <espAt_sendString+0x298>

	uint16_t prefixLength = strlen(AT_PREFIX);
 8002d64:	2326      	movs	r3, #38	@ 0x26
 8002d66:	2618      	movs	r6, #24
 8002d68:	199b      	adds	r3, r3, r6
 8002d6a:	19db      	adds	r3, r3, r7
 8002d6c:	2203      	movs	r2, #3
 8002d6e:	801a      	strh	r2, [r3, #0]
	uint16_t commandLength = strlen(command);
 8002d70:	6a3b      	ldr	r3, [r7, #32]
 8002d72:	0018      	movs	r0, r3
 8002d74:	f7fd f9c6 	bl	8000104 <strlen>
 8002d78:	0002      	movs	r2, r0
 8002d7a:	2124      	movs	r1, #36	@ 0x24
 8002d7c:	198b      	adds	r3, r1, r6
 8002d7e:	19db      	adds	r3, r3, r7
 8002d80:	801a      	strh	r2, [r3, #0]
	uint16_t assignmentLength = strlen(AT_ASSIGNMENT);
 8002d82:	2222      	movs	r2, #34	@ 0x22
 8002d84:	1993      	adds	r3, r2, r6
 8002d86:	19db      	adds	r3, r3, r7
 8002d88:	2201      	movs	r2, #1
 8002d8a:	801a      	strh	r2, [r3, #0]
	uint16_t quoteLength = strlen(AT_STRING_QUOTE_MARK);
 8002d8c:	2220      	movs	r2, #32
 8002d8e:	1993      	adds	r3, r2, r6
 8002d90:	19db      	adds	r3, r3, r7
 8002d92:	2201      	movs	r2, #1
 8002d94:	801a      	strh	r2, [r3, #0]
	uint16_t stringLength = strlen(string);
 8002d96:	69fb      	ldr	r3, [r7, #28]
 8002d98:	0018      	movs	r0, r3
 8002d9a:	f7fd f9b3 	bl	8000104 <strlen>
 8002d9e:	0002      	movs	r2, r0
 8002da0:	231e      	movs	r3, #30
 8002da2:	0031      	movs	r1, r6
 8002da4:	185b      	adds	r3, r3, r1
 8002da6:	19db      	adds	r3, r3, r7
 8002da8:	801a      	strh	r2, [r3, #0]
	uint16_t endingLength = strlen(AT_ENDING);
 8002daa:	221c      	movs	r2, #28
 8002dac:	0016      	movs	r6, r2
 8002dae:	1853      	adds	r3, r2, r1
 8002db0:	19db      	adds	r3, r3, r7
 8002db2:	2202      	movs	r2, #2
 8002db4:	801a      	strh	r2, [r3, #0]

	uint16_t bufferSize = prefixLength + commandLength + assignmentLength
 8002db6:	2326      	movs	r3, #38	@ 0x26
 8002db8:	0008      	movs	r0, r1
 8002dba:	185b      	adds	r3, r3, r1
 8002dbc:	19da      	adds	r2, r3, r7
 8002dbe:	2124      	movs	r1, #36	@ 0x24
 8002dc0:	180b      	adds	r3, r1, r0
 8002dc2:	19db      	adds	r3, r3, r7
 8002dc4:	8812      	ldrh	r2, [r2, #0]
 8002dc6:	881b      	ldrh	r3, [r3, #0]
 8002dc8:	18d3      	adds	r3, r2, r3
 8002dca:	b29a      	uxth	r2, r3
 8002dcc:	2022      	movs	r0, #34	@ 0x22
 8002dce:	2118      	movs	r1, #24
 8002dd0:	1843      	adds	r3, r0, r1
 8002dd2:	19db      	adds	r3, r3, r7
 8002dd4:	881b      	ldrh	r3, [r3, #0]
 8002dd6:	18d3      	adds	r3, r2, r3
 8002dd8:	b29a      	uxth	r2, r3
			+ (quoteLength * 2) + stringLength + endingLength;
 8002dda:	2020      	movs	r0, #32
 8002ddc:	1840      	adds	r0, r0, r1
 8002dde:	19c3      	adds	r3, r0, r7
 8002de0:	881b      	ldrh	r3, [r3, #0]
 8002de2:	18db      	adds	r3, r3, r3
 8002de4:	b29b      	uxth	r3, r3
 8002de6:	18d3      	adds	r3, r2, r3
 8002de8:	b29a      	uxth	r2, r3
 8002dea:	211e      	movs	r1, #30
 8002dec:	2318      	movs	r3, #24
 8002dee:	18c9      	adds	r1, r1, r3
 8002df0:	19cb      	adds	r3, r1, r7
 8002df2:	881b      	ldrh	r3, [r3, #0]
 8002df4:	18d3      	adds	r3, r2, r3
 8002df6:	b299      	uxth	r1, r3
	uint16_t bufferSize = prefixLength + commandLength + assignmentLength
 8002df8:	201a      	movs	r0, #26
 8002dfa:	2318      	movs	r3, #24
 8002dfc:	18c2      	adds	r2, r0, r3
 8002dfe:	19d3      	adds	r3, r2, r7
 8002e00:	0032      	movs	r2, r6
 8002e02:	2618      	movs	r6, #24
 8002e04:	1992      	adds	r2, r2, r6
 8002e06:	19d2      	adds	r2, r2, r7
 8002e08:	8812      	ldrh	r2, [r2, #0]
 8002e0a:	188a      	adds	r2, r1, r2
 8002e0c:	801a      	strh	r2, [r3, #0]

	//create and clear buffer
	char buffer[bufferSize];
 8002e0e:	1983      	adds	r3, r0, r6
 8002e10:	19db      	adds	r3, r3, r7
 8002e12:	881b      	ldrh	r3, [r3, #0]
 8002e14:	001a      	movs	r2, r3
 8002e16:	3a01      	subs	r2, #1
 8002e18:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002e1a:	60bb      	str	r3, [r7, #8]
 8002e1c:	2200      	movs	r2, #0
 8002e1e:	60fa      	str	r2, [r7, #12]
 8002e20:	68b8      	ldr	r0, [r7, #8]
 8002e22:	68f9      	ldr	r1, [r7, #12]
 8002e24:	0006      	movs	r6, r0
 8002e26:	0f72      	lsrs	r2, r6, #29
 8002e28:	000e      	movs	r6, r1
 8002e2a:	00f6      	lsls	r6, r6, #3
 8002e2c:	617e      	str	r6, [r7, #20]
 8002e2e:	697e      	ldr	r6, [r7, #20]
 8002e30:	4316      	orrs	r6, r2
 8002e32:	617e      	str	r6, [r7, #20]
 8002e34:	0006      	movs	r6, r0
 8002e36:	00f6      	lsls	r6, r6, #3
 8002e38:	613e      	str	r6, [r7, #16]
 8002e3a:	603b      	str	r3, [r7, #0]
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	607a      	str	r2, [r7, #4]
 8002e40:	6838      	ldr	r0, [r7, #0]
 8002e42:	6879      	ldr	r1, [r7, #4]
 8002e44:	0006      	movs	r6, r0
 8002e46:	0f72      	lsrs	r2, r6, #29
 8002e48:	000e      	movs	r6, r1
 8002e4a:	00f5      	lsls	r5, r6, #3
 8002e4c:	4315      	orrs	r5, r2
 8002e4e:	0006      	movs	r6, r0
 8002e50:	00f4      	lsls	r4, r6, #3
 8002e52:	3307      	adds	r3, #7
 8002e54:	08db      	lsrs	r3, r3, #3
 8002e56:	00db      	lsls	r3, r3, #3
 8002e58:	466e      	mov	r6, sp
 8002e5a:	1af6      	subs	r6, r6, r3
 8002e5c:	46b5      	mov	sp, r6
 8002e5e:	466b      	mov	r3, sp
 8002e60:	3300      	adds	r3, #0
 8002e62:	62bb      	str	r3, [r7, #40]	@ 0x28
	memset(buffer, ' ', bufferSize);
 8002e64:	221a      	movs	r2, #26
 8002e66:	2618      	movs	r6, #24
 8002e68:	1993      	adds	r3, r2, r6
 8002e6a:	19db      	adds	r3, r3, r7
 8002e6c:	881a      	ldrh	r2, [r3, #0]
 8002e6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e70:	2120      	movs	r1, #32
 8002e72:	0018      	movs	r0, r3
 8002e74:	f000 fbbe 	bl	80035f4 <memset>

	//build command
	memcpy(&buffer[0], AT_PREFIX, prefixLength);
 8002e78:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002e7a:	2426      	movs	r4, #38	@ 0x26
 8002e7c:	19a3      	adds	r3, r4, r6
 8002e7e:	19db      	adds	r3, r3, r7
 8002e80:	881a      	ldrh	r2, [r3, #0]
 8002e82:	4b59      	ldr	r3, [pc, #356]	@ (8002fe8 <espAt_sendString+0x2a8>)
 8002e84:	0019      	movs	r1, r3
 8002e86:	f000 fbe1 	bl	800364c <memcpy>
	memcpy(&buffer[prefixLength], command, commandLength);
 8002e8a:	19a3      	adds	r3, r4, r6
 8002e8c:	19db      	adds	r3, r3, r7
 8002e8e:	881b      	ldrh	r3, [r3, #0]
 8002e90:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002e92:	18d0      	adds	r0, r2, r3
 8002e94:	2524      	movs	r5, #36	@ 0x24
 8002e96:	19ab      	adds	r3, r5, r6
 8002e98:	19db      	adds	r3, r3, r7
 8002e9a:	881a      	ldrh	r2, [r3, #0]
 8002e9c:	6a3b      	ldr	r3, [r7, #32]
 8002e9e:	0019      	movs	r1, r3
 8002ea0:	f000 fbd4 	bl	800364c <memcpy>
	memcpy(&buffer[prefixLength + commandLength], AT_ASSIGNMENT,
 8002ea4:	0031      	movs	r1, r6
 8002ea6:	1863      	adds	r3, r4, r1
 8002ea8:	19db      	adds	r3, r3, r7
 8002eaa:	881a      	ldrh	r2, [r3, #0]
 8002eac:	186b      	adds	r3, r5, r1
 8002eae:	19db      	adds	r3, r3, r7
 8002eb0:	881b      	ldrh	r3, [r3, #0]
 8002eb2:	18d3      	adds	r3, r2, r3
 8002eb4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002eb6:	18d0      	adds	r0, r2, r3
 8002eb8:	2222      	movs	r2, #34	@ 0x22
 8002eba:	0016      	movs	r6, r2
 8002ebc:	1853      	adds	r3, r2, r1
 8002ebe:	19db      	adds	r3, r3, r7
 8002ec0:	881a      	ldrh	r2, [r3, #0]
 8002ec2:	4b4a      	ldr	r3, [pc, #296]	@ (8002fec <espAt_sendString+0x2ac>)
 8002ec4:	0019      	movs	r1, r3
 8002ec6:	f000 fbc1 	bl	800364c <memcpy>
			assignmentLength);
	memcpy(&buffer[prefixLength + commandLength + assignmentLength],
 8002eca:	2118      	movs	r1, #24
 8002ecc:	1863      	adds	r3, r4, r1
 8002ece:	19db      	adds	r3, r3, r7
 8002ed0:	881a      	ldrh	r2, [r3, #0]
 8002ed2:	186b      	adds	r3, r5, r1
 8002ed4:	19db      	adds	r3, r3, r7
 8002ed6:	881b      	ldrh	r3, [r3, #0]
 8002ed8:	18d2      	adds	r2, r2, r3
 8002eda:	0030      	movs	r0, r6
 8002edc:	1843      	adds	r3, r0, r1
 8002ede:	19db      	adds	r3, r3, r7
 8002ee0:	881b      	ldrh	r3, [r3, #0]
 8002ee2:	18d3      	adds	r3, r2, r3
 8002ee4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002ee6:	18d0      	adds	r0, r2, r3
 8002ee8:	2320      	movs	r3, #32
 8002eea:	001e      	movs	r6, r3
 8002eec:	185b      	adds	r3, r3, r1
 8002eee:	19db      	adds	r3, r3, r7
 8002ef0:	881a      	ldrh	r2, [r3, #0]
 8002ef2:	4b3f      	ldr	r3, [pc, #252]	@ (8002ff0 <espAt_sendString+0x2b0>)
 8002ef4:	0019      	movs	r1, r3
 8002ef6:	f000 fba9 	bl	800364c <memcpy>
	AT_STRING_QUOTE_MARK, quoteLength);
	memcpy(
			&buffer[prefixLength + commandLength + assignmentLength
 8002efa:	2118      	movs	r1, #24
 8002efc:	1863      	adds	r3, r4, r1
 8002efe:	19db      	adds	r3, r3, r7
 8002f00:	881a      	ldrh	r2, [r3, #0]
 8002f02:	186b      	adds	r3, r5, r1
 8002f04:	19db      	adds	r3, r3, r7
 8002f06:	881b      	ldrh	r3, [r3, #0]
 8002f08:	18d2      	adds	r2, r2, r3
 8002f0a:	2022      	movs	r0, #34	@ 0x22
 8002f0c:	1843      	adds	r3, r0, r1
 8002f0e:	19db      	adds	r3, r3, r7
 8002f10:	881b      	ldrh	r3, [r3, #0]
 8002f12:	18d2      	adds	r2, r2, r3
					+ quoteLength], string, stringLength);
 8002f14:	0033      	movs	r3, r6
 8002f16:	1858      	adds	r0, r3, r1
 8002f18:	19c3      	adds	r3, r0, r7
 8002f1a:	881b      	ldrh	r3, [r3, #0]
 8002f1c:	18d3      	adds	r3, r2, r3
			&buffer[prefixLength + commandLength + assignmentLength
 8002f1e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002f20:	18d0      	adds	r0, r2, r3
	memcpy(
 8002f22:	211e      	movs	r1, #30
 8002f24:	000e      	movs	r6, r1
 8002f26:	2318      	movs	r3, #24
 8002f28:	18ca      	adds	r2, r1, r3
 8002f2a:	19d3      	adds	r3, r2, r7
 8002f2c:	881a      	ldrh	r2, [r3, #0]
 8002f2e:	69fb      	ldr	r3, [r7, #28]
 8002f30:	0019      	movs	r1, r3
 8002f32:	f000 fb8b 	bl	800364c <memcpy>
	memcpy(
			&buffer[prefixLength + commandLength + assignmentLength
 8002f36:	2118      	movs	r1, #24
 8002f38:	1863      	adds	r3, r4, r1
 8002f3a:	19db      	adds	r3, r3, r7
 8002f3c:	881a      	ldrh	r2, [r3, #0]
 8002f3e:	186b      	adds	r3, r5, r1
 8002f40:	19db      	adds	r3, r3, r7
 8002f42:	881b      	ldrh	r3, [r3, #0]
 8002f44:	18d2      	adds	r2, r2, r3
 8002f46:	2022      	movs	r0, #34	@ 0x22
 8002f48:	1843      	adds	r3, r0, r1
 8002f4a:	19db      	adds	r3, r3, r7
 8002f4c:	881b      	ldrh	r3, [r3, #0]
 8002f4e:	18d2      	adds	r2, r2, r3
					+ quoteLength + stringLength], AT_STRING_QUOTE_MARK,
 8002f50:	2320      	movs	r3, #32
 8002f52:	0008      	movs	r0, r1
 8002f54:	185b      	adds	r3, r3, r1
 8002f56:	19db      	adds	r3, r3, r7
 8002f58:	881b      	ldrh	r3, [r3, #0]
 8002f5a:	18d2      	adds	r2, r2, r3
 8002f5c:	0031      	movs	r1, r6
 8002f5e:	180e      	adds	r6, r1, r0
 8002f60:	19f3      	adds	r3, r6, r7
 8002f62:	881b      	ldrh	r3, [r3, #0]
 8002f64:	18d3      	adds	r3, r2, r3
			&buffer[prefixLength + commandLength + assignmentLength
 8002f66:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002f68:	18d0      	adds	r0, r2, r3
	memcpy(
 8002f6a:	000e      	movs	r6, r1
 8002f6c:	2318      	movs	r3, #24
 8002f6e:	18ca      	adds	r2, r1, r3
 8002f70:	19d3      	adds	r3, r2, r7
 8002f72:	881a      	ldrh	r2, [r3, #0]
 8002f74:	4b1e      	ldr	r3, [pc, #120]	@ (8002ff0 <espAt_sendString+0x2b0>)
 8002f76:	0019      	movs	r1, r3
 8002f78:	f000 fb68 	bl	800364c <memcpy>
			stringLength);
	memcpy(
			&buffer[prefixLength + commandLength + assignmentLength
 8002f7c:	2118      	movs	r1, #24
 8002f7e:	1863      	adds	r3, r4, r1
 8002f80:	19db      	adds	r3, r3, r7
 8002f82:	881a      	ldrh	r2, [r3, #0]
 8002f84:	186b      	adds	r3, r5, r1
 8002f86:	19db      	adds	r3, r3, r7
 8002f88:	881b      	ldrh	r3, [r3, #0]
 8002f8a:	18d2      	adds	r2, r2, r3
 8002f8c:	2022      	movs	r0, #34	@ 0x22
 8002f8e:	1843      	adds	r3, r0, r1
 8002f90:	19db      	adds	r3, r3, r7
 8002f92:	881b      	ldrh	r3, [r3, #0]
 8002f94:	18d2      	adds	r2, r2, r3
					+ (quoteLength * 2) + stringLength], AT_ENDING,
 8002f96:	2320      	movs	r3, #32
 8002f98:	0008      	movs	r0, r1
 8002f9a:	185b      	adds	r3, r3, r1
 8002f9c:	19db      	adds	r3, r3, r7
 8002f9e:	881b      	ldrh	r3, [r3, #0]
 8002fa0:	005b      	lsls	r3, r3, #1
 8002fa2:	18d2      	adds	r2, r2, r3
 8002fa4:	0031      	movs	r1, r6
 8002fa6:	0004      	movs	r4, r0
 8002fa8:	180b      	adds	r3, r1, r0
 8002faa:	19db      	adds	r3, r3, r7
 8002fac:	881b      	ldrh	r3, [r3, #0]
 8002fae:	18d3      	adds	r3, r2, r3
			&buffer[prefixLength + commandLength + assignmentLength
 8002fb0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002fb2:	18d0      	adds	r0, r2, r3
	memcpy(
 8002fb4:	231c      	movs	r3, #28
 8002fb6:	191b      	adds	r3, r3, r4
 8002fb8:	19db      	adds	r3, r3, r7
 8002fba:	881a      	ldrh	r2, [r3, #0]
 8002fbc:	4b0d      	ldr	r3, [pc, #52]	@ (8002ff4 <espAt_sendString+0x2b4>)
 8002fbe:	0019      	movs	r1, r3
 8002fc0:	f000 fb44 	bl	800364c <memcpy>
			endingLength);

	return uartSend(&radio->espUart, buffer, bufferSize);
 8002fc4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002fc6:	221a      	movs	r2, #26
 8002fc8:	1913      	adds	r3, r2, r4
 8002fca:	19db      	adds	r3, r3, r7
 8002fcc:	881a      	ldrh	r2, [r3, #0]
 8002fce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002fd0:	0019      	movs	r1, r3
 8002fd2:	f7ff fbf5 	bl	80027c0 <uartSend>
 8002fd6:	0003      	movs	r3, r0
 8002fd8:	46c5      	mov	sp, r8

}
 8002fda:	0018      	movs	r0, r3
 8002fdc:	46bd      	mov	sp, r7
 8002fde:	b010      	add	sp, #64	@ 0x40
 8002fe0:	bc80      	pop	{r7}
 8002fe2:	46b8      	mov	r8, r7
 8002fe4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002fe6:	46c0      	nop			@ (mov r8, r8)
 8002fe8:	08003678 	.word	0x08003678
 8002fec:	08003680 	.word	0x08003680
 8002ff0:	08003684 	.word	0x08003684
 8002ff4:	0800367c 	.word	0x0800367c

08002ff8 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8002ff8:	b590      	push	{r4, r7, lr}
 8002ffa:	b089      	sub	sp, #36	@ 0x24
 8002ffc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ffe:	240c      	movs	r4, #12
 8003000:	193b      	adds	r3, r7, r4
 8003002:	0018      	movs	r0, r3
 8003004:	2314      	movs	r3, #20
 8003006:	001a      	movs	r2, r3
 8003008:	2100      	movs	r1, #0
 800300a:	f000 faf3 	bl	80035f4 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800300e:	4b23      	ldr	r3, [pc, #140]	@ (800309c <MX_GPIO_Init+0xa4>)
 8003010:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003012:	4b22      	ldr	r3, [pc, #136]	@ (800309c <MX_GPIO_Init+0xa4>)
 8003014:	2104      	movs	r1, #4
 8003016:	430a      	orrs	r2, r1
 8003018:	635a      	str	r2, [r3, #52]	@ 0x34
 800301a:	4b20      	ldr	r3, [pc, #128]	@ (800309c <MX_GPIO_Init+0xa4>)
 800301c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800301e:	2204      	movs	r2, #4
 8003020:	4013      	ands	r3, r2
 8003022:	60bb      	str	r3, [r7, #8]
 8003024:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003026:	4b1d      	ldr	r3, [pc, #116]	@ (800309c <MX_GPIO_Init+0xa4>)
 8003028:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800302a:	4b1c      	ldr	r3, [pc, #112]	@ (800309c <MX_GPIO_Init+0xa4>)
 800302c:	2101      	movs	r1, #1
 800302e:	430a      	orrs	r2, r1
 8003030:	635a      	str	r2, [r3, #52]	@ 0x34
 8003032:	4b1a      	ldr	r3, [pc, #104]	@ (800309c <MX_GPIO_Init+0xa4>)
 8003034:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003036:	2201      	movs	r2, #1
 8003038:	4013      	ands	r3, r2
 800303a:	607b      	str	r3, [r7, #4]
 800303c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 800303e:	23a0      	movs	r3, #160	@ 0xa0
 8003040:	05db      	lsls	r3, r3, #23
 8003042:	2200      	movs	r2, #0
 8003044:	2120      	movs	r1, #32
 8003046:	0018      	movs	r0, r3
 8003048:	f7fd fdcf 	bl	8000bea <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BUTTON_BLUE_Pin */
  GPIO_InitStruct.Pin = BUTTON_BLUE_Pin;
 800304c:	193b      	adds	r3, r7, r4
 800304e:	2280      	movs	r2, #128	@ 0x80
 8003050:	0192      	lsls	r2, r2, #6
 8003052:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003054:	193b      	adds	r3, r7, r4
 8003056:	2200      	movs	r2, #0
 8003058:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800305a:	193b      	adds	r3, r7, r4
 800305c:	2200      	movs	r2, #0
 800305e:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(BUTTON_BLUE_GPIO_Port, &GPIO_InitStruct);
 8003060:	193b      	adds	r3, r7, r4
 8003062:	4a0f      	ldr	r2, [pc, #60]	@ (80030a0 <MX_GPIO_Init+0xa8>)
 8003064:	0019      	movs	r1, r3
 8003066:	0010      	movs	r0, r2
 8003068:	f7fd fc3e 	bl	80008e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_GREEN_Pin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin;
 800306c:	0021      	movs	r1, r4
 800306e:	187b      	adds	r3, r7, r1
 8003070:	2220      	movs	r2, #32
 8003072:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003074:	187b      	adds	r3, r7, r1
 8003076:	2201      	movs	r2, #1
 8003078:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800307a:	187b      	adds	r3, r7, r1
 800307c:	2200      	movs	r2, #0
 800307e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003080:	187b      	adds	r3, r7, r1
 8003082:	2200      	movs	r2, #0
 8003084:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 8003086:	187a      	adds	r2, r7, r1
 8003088:	23a0      	movs	r3, #160	@ 0xa0
 800308a:	05db      	lsls	r3, r3, #23
 800308c:	0011      	movs	r1, r2
 800308e:	0018      	movs	r0, r3
 8003090:	f7fd fc2a 	bl	80008e8 <HAL_GPIO_Init>

}
 8003094:	46c0      	nop			@ (mov r8, r8)
 8003096:	46bd      	mov	sp, r7
 8003098:	b009      	add	sp, #36	@ 0x24
 800309a:	bd90      	pop	{r4, r7, pc}
 800309c:	40021000 	.word	0x40021000
 80030a0:	50000800 	.word	0x50000800

080030a4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80030a4:	b580      	push	{r7, lr}
 80030a6:	b084      	sub	sp, #16
 80030a8:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80030aa:	f7fd fabf 	bl	800062c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80030ae:	f000 f851 	bl	8003154 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80030b2:	f7ff ffa1 	bl	8002ff8 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80030b6:	f000 f8dd 	bl	8003274 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 80030ba:	f000 f929 	bl	8003310 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
	espAt_init(&bleRadio, &huart1, 50, 2000);
 80030be:	23fa      	movs	r3, #250	@ 0xfa
 80030c0:	00db      	lsls	r3, r3, #3
 80030c2:	491c      	ldr	r1, [pc, #112]	@ (8003134 <main+0x90>)
 80030c4:	481c      	ldr	r0, [pc, #112]	@ (8003138 <main+0x94>)
 80030c6:	2232      	movs	r2, #50	@ 0x32
 80030c8:	f7ff fb9f 	bl	800280a <espAt_init>

	espAt_sendCommand(&bleRadio, G_RST);
 80030cc:	4a1b      	ldr	r2, [pc, #108]	@ (800313c <main+0x98>)
 80030ce:	4b1a      	ldr	r3, [pc, #104]	@ (8003138 <main+0x94>)
 80030d0:	0011      	movs	r1, r2
 80030d2:	0018      	movs	r0, r3
 80030d4:	f7ff fbae 	bl	8002834 <espAt_sendCommand>

	HAL_Delay(2000);
 80030d8:	23fa      	movs	r3, #250	@ 0xfa
 80030da:	00db      	lsls	r3, r3, #3
 80030dc:	0018      	movs	r0, r3
 80030de:	f7fd fb2b 	bl	8000738 <HAL_Delay>


	espAt_sendString(&bleRadio, S_BHN, "bartsHID");
 80030e2:	4a17      	ldr	r2, [pc, #92]	@ (8003140 <main+0x9c>)
 80030e4:	4917      	ldr	r1, [pc, #92]	@ (8003144 <main+0xa0>)
 80030e6:	4b14      	ldr	r3, [pc, #80]	@ (8003138 <main+0x94>)
 80030e8:	0018      	movs	r0, r3
 80030ea:	f7ff fe29 	bl	8002d40 <espAt_sendString>
	HAL_Delay(200);
 80030ee:	20c8      	movs	r0, #200	@ 0xc8
 80030f0:	f7fd fb22 	bl	8000738 <HAL_Delay>
	espAt_sendParams(&bleRadio, P_BHI, 1, 1);
 80030f4:	4914      	ldr	r1, [pc, #80]	@ (8003148 <main+0xa4>)
 80030f6:	4810      	ldr	r0, [pc, #64]	@ (8003138 <main+0x94>)
 80030f8:	2301      	movs	r3, #1
 80030fa:	2201      	movs	r2, #1
 80030fc:	f7ff fc48 	bl	8002990 <espAt_sendParams>
	HAL_Delay(200);
 8003100:	20c8      	movs	r0, #200	@ 0xc8
 8003102:	f7fd fb19 	bl	8000738 <HAL_Delay>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {

		if (HAL_GPIO_ReadPin(BUTTON_BLUE_GPIO_Port, BUTTON_BLUE_Pin)
 8003106:	2380      	movs	r3, #128	@ 0x80
 8003108:	019b      	lsls	r3, r3, #6
 800310a:	4a10      	ldr	r2, [pc, #64]	@ (800314c <main+0xa8>)
 800310c:	0019      	movs	r1, r3
 800310e:	0010      	movs	r0, r2
 8003110:	f7fd fd4e 	bl	8000bb0 <HAL_GPIO_ReadPin>
 8003114:	1e03      	subs	r3, r0, #0
 8003116:	d1f6      	bne.n	8003106 <main+0x62>
				== GPIO_PIN_RESET) {
			espAt_sendParams(&bleRadio, P_BHM, 4, 0, 1, 0, 0);
 8003118:	490d      	ldr	r1, [pc, #52]	@ (8003150 <main+0xac>)
 800311a:	4807      	ldr	r0, [pc, #28]	@ (8003138 <main+0x94>)
 800311c:	2300      	movs	r3, #0
 800311e:	9302      	str	r3, [sp, #8]
 8003120:	2300      	movs	r3, #0
 8003122:	9301      	str	r3, [sp, #4]
 8003124:	2301      	movs	r3, #1
 8003126:	9300      	str	r3, [sp, #0]
 8003128:	2300      	movs	r3, #0
 800312a:	2204      	movs	r2, #4
 800312c:	f7ff fc30 	bl	8002990 <espAt_sendParams>
		if (HAL_GPIO_ReadPin(BUTTON_BLUE_GPIO_Port, BUTTON_BLUE_Pin)
 8003130:	e7e9      	b.n	8003106 <main+0x62>
 8003132:	46c0      	nop			@ (mov r8, r8)
 8003134:	20000038 	.word	0x20000038
 8003138:	2000002c 	.word	0x2000002c
 800313c:	08003688 	.word	0x08003688
 8003140:	0800368c 	.word	0x0800368c
 8003144:	08003698 	.word	0x08003698
 8003148:	080036a4 	.word	0x080036a4
 800314c:	50000800 	.word	0x50000800
 8003150:	080036b0 	.word	0x080036b0

08003154 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003154:	b590      	push	{r4, r7, lr}
 8003156:	b093      	sub	sp, #76	@ 0x4c
 8003158:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800315a:	2410      	movs	r4, #16
 800315c:	193b      	adds	r3, r7, r4
 800315e:	0018      	movs	r0, r3
 8003160:	2338      	movs	r3, #56	@ 0x38
 8003162:	001a      	movs	r2, r3
 8003164:	2100      	movs	r1, #0
 8003166:	f000 fa45 	bl	80035f4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800316a:	003b      	movs	r3, r7
 800316c:	0018      	movs	r0, r3
 800316e:	2310      	movs	r3, #16
 8003170:	001a      	movs	r2, r3
 8003172:	2100      	movs	r1, #0
 8003174:	f000 fa3e 	bl	80035f4 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003178:	2380      	movs	r3, #128	@ 0x80
 800317a:	009b      	lsls	r3, r3, #2
 800317c:	0018      	movs	r0, r3
 800317e:	f7fd fd51 	bl	8000c24 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003182:	193b      	adds	r3, r7, r4
 8003184:	2202      	movs	r2, #2
 8003186:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003188:	193b      	adds	r3, r7, r4
 800318a:	2280      	movs	r2, #128	@ 0x80
 800318c:	0052      	lsls	r2, r2, #1
 800318e:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8003190:	193b      	adds	r3, r7, r4
 8003192:	2200      	movs	r2, #0
 8003194:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003196:	193b      	adds	r3, r7, r4
 8003198:	2240      	movs	r2, #64	@ 0x40
 800319a:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800319c:	193b      	adds	r3, r7, r4
 800319e:	2200      	movs	r2, #0
 80031a0:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80031a2:	193b      	adds	r3, r7, r4
 80031a4:	0018      	movs	r0, r3
 80031a6:	f7fd fd89 	bl	8000cbc <HAL_RCC_OscConfig>
 80031aa:	1e03      	subs	r3, r0, #0
 80031ac:	d001      	beq.n	80031b2 <SystemClock_Config+0x5e>
  {
    Error_Handler();
 80031ae:	f000 f819 	bl	80031e4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80031b2:	003b      	movs	r3, r7
 80031b4:	2207      	movs	r2, #7
 80031b6:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80031b8:	003b      	movs	r3, r7
 80031ba:	2200      	movs	r2, #0
 80031bc:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80031be:	003b      	movs	r3, r7
 80031c0:	2200      	movs	r2, #0
 80031c2:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80031c4:	003b      	movs	r3, r7
 80031c6:	2200      	movs	r2, #0
 80031c8:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80031ca:	003b      	movs	r3, r7
 80031cc:	2100      	movs	r1, #0
 80031ce:	0018      	movs	r0, r3
 80031d0:	f7fe f88e 	bl	80012f0 <HAL_RCC_ClockConfig>
 80031d4:	1e03      	subs	r3, r0, #0
 80031d6:	d001      	beq.n	80031dc <SystemClock_Config+0x88>
  {
    Error_Handler();
 80031d8:	f000 f804 	bl	80031e4 <Error_Handler>
  }
}
 80031dc:	46c0      	nop			@ (mov r8, r8)
 80031de:	46bd      	mov	sp, r7
 80031e0:	b013      	add	sp, #76	@ 0x4c
 80031e2:	bd90      	pop	{r4, r7, pc}

080031e4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80031e4:	b580      	push	{r7, lr}
 80031e6:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80031e8:	b672      	cpsid	i
}
 80031ea:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80031ec:	46c0      	nop			@ (mov r8, r8)
 80031ee:	e7fd      	b.n	80031ec <Error_Handler+0x8>

080031f0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80031f0:	b580      	push	{r7, lr}
 80031f2:	b082      	sub	sp, #8
 80031f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80031f6:	4b0f      	ldr	r3, [pc, #60]	@ (8003234 <HAL_MspInit+0x44>)
 80031f8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80031fa:	4b0e      	ldr	r3, [pc, #56]	@ (8003234 <HAL_MspInit+0x44>)
 80031fc:	2101      	movs	r1, #1
 80031fe:	430a      	orrs	r2, r1
 8003200:	641a      	str	r2, [r3, #64]	@ 0x40
 8003202:	4b0c      	ldr	r3, [pc, #48]	@ (8003234 <HAL_MspInit+0x44>)
 8003204:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003206:	2201      	movs	r2, #1
 8003208:	4013      	ands	r3, r2
 800320a:	607b      	str	r3, [r7, #4]
 800320c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800320e:	4b09      	ldr	r3, [pc, #36]	@ (8003234 <HAL_MspInit+0x44>)
 8003210:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003212:	4b08      	ldr	r3, [pc, #32]	@ (8003234 <HAL_MspInit+0x44>)
 8003214:	2180      	movs	r1, #128	@ 0x80
 8003216:	0549      	lsls	r1, r1, #21
 8003218:	430a      	orrs	r2, r1
 800321a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800321c:	4b05      	ldr	r3, [pc, #20]	@ (8003234 <HAL_MspInit+0x44>)
 800321e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003220:	2380      	movs	r3, #128	@ 0x80
 8003222:	055b      	lsls	r3, r3, #21
 8003224:	4013      	ands	r3, r2
 8003226:	603b      	str	r3, [r7, #0]
 8003228:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800322a:	46c0      	nop			@ (mov r8, r8)
 800322c:	46bd      	mov	sp, r7
 800322e:	b002      	add	sp, #8
 8003230:	bd80      	pop	{r7, pc}
 8003232:	46c0      	nop			@ (mov r8, r8)
 8003234:	40021000 	.word	0x40021000

08003238 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003238:	b580      	push	{r7, lr}
 800323a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800323c:	46c0      	nop			@ (mov r8, r8)
 800323e:	e7fd      	b.n	800323c <NMI_Handler+0x4>

08003240 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003240:	b580      	push	{r7, lr}
 8003242:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003244:	46c0      	nop			@ (mov r8, r8)
 8003246:	e7fd      	b.n	8003244 <HardFault_Handler+0x4>

08003248 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003248:	b580      	push	{r7, lr}
 800324a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 800324c:	46c0      	nop			@ (mov r8, r8)
 800324e:	46bd      	mov	sp, r7
 8003250:	bd80      	pop	{r7, pc}

08003252 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003252:	b580      	push	{r7, lr}
 8003254:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003256:	46c0      	nop			@ (mov r8, r8)
 8003258:	46bd      	mov	sp, r7
 800325a:	bd80      	pop	{r7, pc}

0800325c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800325c:	b580      	push	{r7, lr}
 800325e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003260:	f7fd fa4e 	bl	8000700 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003264:	46c0      	nop			@ (mov r8, r8)
 8003266:	46bd      	mov	sp, r7
 8003268:	bd80      	pop	{r7, pc}

0800326a <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800326a:	b580      	push	{r7, lr}
 800326c:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800326e:	46c0      	nop			@ (mov r8, r8)
 8003270:	46bd      	mov	sp, r7
 8003272:	bd80      	pop	{r7, pc}

08003274 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8003274:	b580      	push	{r7, lr}
 8003276:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003278:	4b23      	ldr	r3, [pc, #140]	@ (8003308 <MX_USART1_UART_Init+0x94>)
 800327a:	4a24      	ldr	r2, [pc, #144]	@ (800330c <MX_USART1_UART_Init+0x98>)
 800327c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800327e:	4b22      	ldr	r3, [pc, #136]	@ (8003308 <MX_USART1_UART_Init+0x94>)
 8003280:	22e1      	movs	r2, #225	@ 0xe1
 8003282:	0252      	lsls	r2, r2, #9
 8003284:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003286:	4b20      	ldr	r3, [pc, #128]	@ (8003308 <MX_USART1_UART_Init+0x94>)
 8003288:	2200      	movs	r2, #0
 800328a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800328c:	4b1e      	ldr	r3, [pc, #120]	@ (8003308 <MX_USART1_UART_Init+0x94>)
 800328e:	2200      	movs	r2, #0
 8003290:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003292:	4b1d      	ldr	r3, [pc, #116]	@ (8003308 <MX_USART1_UART_Init+0x94>)
 8003294:	2200      	movs	r2, #0
 8003296:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003298:	4b1b      	ldr	r3, [pc, #108]	@ (8003308 <MX_USART1_UART_Init+0x94>)
 800329a:	220c      	movs	r2, #12
 800329c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800329e:	4b1a      	ldr	r3, [pc, #104]	@ (8003308 <MX_USART1_UART_Init+0x94>)
 80032a0:	2200      	movs	r2, #0
 80032a2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80032a4:	4b18      	ldr	r3, [pc, #96]	@ (8003308 <MX_USART1_UART_Init+0x94>)
 80032a6:	2200      	movs	r2, #0
 80032a8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80032aa:	4b17      	ldr	r3, [pc, #92]	@ (8003308 <MX_USART1_UART_Init+0x94>)
 80032ac:	2200      	movs	r2, #0
 80032ae:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80032b0:	4b15      	ldr	r3, [pc, #84]	@ (8003308 <MX_USART1_UART_Init+0x94>)
 80032b2:	2200      	movs	r2, #0
 80032b4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80032b6:	4b14      	ldr	r3, [pc, #80]	@ (8003308 <MX_USART1_UART_Init+0x94>)
 80032b8:	2200      	movs	r2, #0
 80032ba:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80032bc:	4b12      	ldr	r3, [pc, #72]	@ (8003308 <MX_USART1_UART_Init+0x94>)
 80032be:	0018      	movs	r0, r3
 80032c0:	f7fe fb78 	bl	80019b4 <HAL_UART_Init>
 80032c4:	1e03      	subs	r3, r0, #0
 80032c6:	d001      	beq.n	80032cc <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80032c8:	f7ff ff8c 	bl	80031e4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80032cc:	4b0e      	ldr	r3, [pc, #56]	@ (8003308 <MX_USART1_UART_Init+0x94>)
 80032ce:	2100      	movs	r1, #0
 80032d0:	0018      	movs	r0, r3
 80032d2:	f7ff f995 	bl	8002600 <HAL_UARTEx_SetTxFifoThreshold>
 80032d6:	1e03      	subs	r3, r0, #0
 80032d8:	d001      	beq.n	80032de <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80032da:	f7ff ff83 	bl	80031e4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80032de:	4b0a      	ldr	r3, [pc, #40]	@ (8003308 <MX_USART1_UART_Init+0x94>)
 80032e0:	2100      	movs	r1, #0
 80032e2:	0018      	movs	r0, r3
 80032e4:	f7ff f9cc 	bl	8002680 <HAL_UARTEx_SetRxFifoThreshold>
 80032e8:	1e03      	subs	r3, r0, #0
 80032ea:	d001      	beq.n	80032f0 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80032ec:	f7ff ff7a 	bl	80031e4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80032f0:	4b05      	ldr	r3, [pc, #20]	@ (8003308 <MX_USART1_UART_Init+0x94>)
 80032f2:	0018      	movs	r0, r3
 80032f4:	f7ff f94a 	bl	800258c <HAL_UARTEx_DisableFifoMode>
 80032f8:	1e03      	subs	r3, r0, #0
 80032fa:	d001      	beq.n	8003300 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80032fc:	f7ff ff72 	bl	80031e4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003300:	46c0      	nop			@ (mov r8, r8)
 8003302:	46bd      	mov	sp, r7
 8003304:	bd80      	pop	{r7, pc}
 8003306:	46c0      	nop			@ (mov r8, r8)
 8003308:	20000038 	.word	0x20000038
 800330c:	40013800 	.word	0x40013800

08003310 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8003310:	b580      	push	{r7, lr}
 8003312:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003314:	4b23      	ldr	r3, [pc, #140]	@ (80033a4 <MX_USART2_UART_Init+0x94>)
 8003316:	4a24      	ldr	r2, [pc, #144]	@ (80033a8 <MX_USART2_UART_Init+0x98>)
 8003318:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800331a:	4b22      	ldr	r3, [pc, #136]	@ (80033a4 <MX_USART2_UART_Init+0x94>)
 800331c:	22e1      	movs	r2, #225	@ 0xe1
 800331e:	0252      	lsls	r2, r2, #9
 8003320:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003322:	4b20      	ldr	r3, [pc, #128]	@ (80033a4 <MX_USART2_UART_Init+0x94>)
 8003324:	2200      	movs	r2, #0
 8003326:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003328:	4b1e      	ldr	r3, [pc, #120]	@ (80033a4 <MX_USART2_UART_Init+0x94>)
 800332a:	2200      	movs	r2, #0
 800332c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800332e:	4b1d      	ldr	r3, [pc, #116]	@ (80033a4 <MX_USART2_UART_Init+0x94>)
 8003330:	2200      	movs	r2, #0
 8003332:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003334:	4b1b      	ldr	r3, [pc, #108]	@ (80033a4 <MX_USART2_UART_Init+0x94>)
 8003336:	220c      	movs	r2, #12
 8003338:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800333a:	4b1a      	ldr	r3, [pc, #104]	@ (80033a4 <MX_USART2_UART_Init+0x94>)
 800333c:	2200      	movs	r2, #0
 800333e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003340:	4b18      	ldr	r3, [pc, #96]	@ (80033a4 <MX_USART2_UART_Init+0x94>)
 8003342:	2200      	movs	r2, #0
 8003344:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003346:	4b17      	ldr	r3, [pc, #92]	@ (80033a4 <MX_USART2_UART_Init+0x94>)
 8003348:	2200      	movs	r2, #0
 800334a:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800334c:	4b15      	ldr	r3, [pc, #84]	@ (80033a4 <MX_USART2_UART_Init+0x94>)
 800334e:	2200      	movs	r2, #0
 8003350:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003352:	4b14      	ldr	r3, [pc, #80]	@ (80033a4 <MX_USART2_UART_Init+0x94>)
 8003354:	2200      	movs	r2, #0
 8003356:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003358:	4b12      	ldr	r3, [pc, #72]	@ (80033a4 <MX_USART2_UART_Init+0x94>)
 800335a:	0018      	movs	r0, r3
 800335c:	f7fe fb2a 	bl	80019b4 <HAL_UART_Init>
 8003360:	1e03      	subs	r3, r0, #0
 8003362:	d001      	beq.n	8003368 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8003364:	f7ff ff3e 	bl	80031e4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003368:	4b0e      	ldr	r3, [pc, #56]	@ (80033a4 <MX_USART2_UART_Init+0x94>)
 800336a:	2100      	movs	r1, #0
 800336c:	0018      	movs	r0, r3
 800336e:	f7ff f947 	bl	8002600 <HAL_UARTEx_SetTxFifoThreshold>
 8003372:	1e03      	subs	r3, r0, #0
 8003374:	d001      	beq.n	800337a <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8003376:	f7ff ff35 	bl	80031e4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800337a:	4b0a      	ldr	r3, [pc, #40]	@ (80033a4 <MX_USART2_UART_Init+0x94>)
 800337c:	2100      	movs	r1, #0
 800337e:	0018      	movs	r0, r3
 8003380:	f7ff f97e 	bl	8002680 <HAL_UARTEx_SetRxFifoThreshold>
 8003384:	1e03      	subs	r3, r0, #0
 8003386:	d001      	beq.n	800338c <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8003388:	f7ff ff2c 	bl	80031e4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 800338c:	4b05      	ldr	r3, [pc, #20]	@ (80033a4 <MX_USART2_UART_Init+0x94>)
 800338e:	0018      	movs	r0, r3
 8003390:	f7ff f8fc 	bl	800258c <HAL_UARTEx_DisableFifoMode>
 8003394:	1e03      	subs	r3, r0, #0
 8003396:	d001      	beq.n	800339c <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8003398:	f7ff ff24 	bl	80031e4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800339c:	46c0      	nop			@ (mov r8, r8)
 800339e:	46bd      	mov	sp, r7
 80033a0:	bd80      	pop	{r7, pc}
 80033a2:	46c0      	nop			@ (mov r8, r8)
 80033a4:	200000cc 	.word	0x200000cc
 80033a8:	40004400 	.word	0x40004400

080033ac <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80033ac:	b590      	push	{r4, r7, lr}
 80033ae:	b099      	sub	sp, #100	@ 0x64
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80033b4:	234c      	movs	r3, #76	@ 0x4c
 80033b6:	18fb      	adds	r3, r7, r3
 80033b8:	0018      	movs	r0, r3
 80033ba:	2314      	movs	r3, #20
 80033bc:	001a      	movs	r2, r3
 80033be:	2100      	movs	r1, #0
 80033c0:	f000 f918 	bl	80035f4 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80033c4:	2418      	movs	r4, #24
 80033c6:	193b      	adds	r3, r7, r4
 80033c8:	0018      	movs	r0, r3
 80033ca:	2334      	movs	r3, #52	@ 0x34
 80033cc:	001a      	movs	r2, r3
 80033ce:	2100      	movs	r1, #0
 80033d0:	f000 f910 	bl	80035f4 <memset>
  if(uartHandle->Instance==USART1)
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	4a45      	ldr	r2, [pc, #276]	@ (80034f0 <HAL_UART_MspInit+0x144>)
 80033da:	4293      	cmp	r3, r2
 80033dc:	d13e      	bne.n	800345c <HAL_UART_MspInit+0xb0>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80033de:	193b      	adds	r3, r7, r4
 80033e0:	2201      	movs	r2, #1
 80033e2:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 80033e4:	193b      	adds	r3, r7, r4
 80033e6:	2200      	movs	r2, #0
 80033e8:	605a      	str	r2, [r3, #4]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80033ea:	193b      	adds	r3, r7, r4
 80033ec:	0018      	movs	r0, r3
 80033ee:	f7fe f929 	bl	8001644 <HAL_RCCEx_PeriphCLKConfig>
 80033f2:	1e03      	subs	r3, r0, #0
 80033f4:	d001      	beq.n	80033fa <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80033f6:	f7ff fef5 	bl	80031e4 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80033fa:	4b3e      	ldr	r3, [pc, #248]	@ (80034f4 <HAL_UART_MspInit+0x148>)
 80033fc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80033fe:	4b3d      	ldr	r3, [pc, #244]	@ (80034f4 <HAL_UART_MspInit+0x148>)
 8003400:	2180      	movs	r1, #128	@ 0x80
 8003402:	01c9      	lsls	r1, r1, #7
 8003404:	430a      	orrs	r2, r1
 8003406:	641a      	str	r2, [r3, #64]	@ 0x40
 8003408:	4b3a      	ldr	r3, [pc, #232]	@ (80034f4 <HAL_UART_MspInit+0x148>)
 800340a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800340c:	2380      	movs	r3, #128	@ 0x80
 800340e:	01db      	lsls	r3, r3, #7
 8003410:	4013      	ands	r3, r2
 8003412:	617b      	str	r3, [r7, #20]
 8003414:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003416:	4b37      	ldr	r3, [pc, #220]	@ (80034f4 <HAL_UART_MspInit+0x148>)
 8003418:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800341a:	4b36      	ldr	r3, [pc, #216]	@ (80034f4 <HAL_UART_MspInit+0x148>)
 800341c:	2104      	movs	r1, #4
 800341e:	430a      	orrs	r2, r1
 8003420:	635a      	str	r2, [r3, #52]	@ 0x34
 8003422:	4b34      	ldr	r3, [pc, #208]	@ (80034f4 <HAL_UART_MspInit+0x148>)
 8003424:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003426:	2204      	movs	r2, #4
 8003428:	4013      	ands	r3, r2
 800342a:	613b      	str	r3, [r7, #16]
 800342c:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PC5     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = ESP_TX_Pin|ESP_RX_Pin;
 800342e:	214c      	movs	r1, #76	@ 0x4c
 8003430:	187b      	adds	r3, r7, r1
 8003432:	2230      	movs	r2, #48	@ 0x30
 8003434:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003436:	187b      	adds	r3, r7, r1
 8003438:	2202      	movs	r2, #2
 800343a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800343c:	187b      	adds	r3, r7, r1
 800343e:	2200      	movs	r2, #0
 8003440:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003442:	187b      	adds	r3, r7, r1
 8003444:	2200      	movs	r2, #0
 8003446:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8003448:	187b      	adds	r3, r7, r1
 800344a:	2201      	movs	r2, #1
 800344c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800344e:	187b      	adds	r3, r7, r1
 8003450:	4a29      	ldr	r2, [pc, #164]	@ (80034f8 <HAL_UART_MspInit+0x14c>)
 8003452:	0019      	movs	r1, r3
 8003454:	0010      	movs	r0, r2
 8003456:	f7fd fa47 	bl	80008e8 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800345a:	e044      	b.n	80034e6 <HAL_UART_MspInit+0x13a>
  else if(uartHandle->Instance==USART2)
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	4a26      	ldr	r2, [pc, #152]	@ (80034fc <HAL_UART_MspInit+0x150>)
 8003462:	4293      	cmp	r3, r2
 8003464:	d13f      	bne.n	80034e6 <HAL_UART_MspInit+0x13a>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8003466:	2118      	movs	r1, #24
 8003468:	187b      	adds	r3, r7, r1
 800346a:	2202      	movs	r2, #2
 800346c:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800346e:	187b      	adds	r3, r7, r1
 8003470:	2200      	movs	r2, #0
 8003472:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003474:	187b      	adds	r3, r7, r1
 8003476:	0018      	movs	r0, r3
 8003478:	f7fe f8e4 	bl	8001644 <HAL_RCCEx_PeriphCLKConfig>
 800347c:	1e03      	subs	r3, r0, #0
 800347e:	d001      	beq.n	8003484 <HAL_UART_MspInit+0xd8>
      Error_Handler();
 8003480:	f7ff feb0 	bl	80031e4 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8003484:	4b1b      	ldr	r3, [pc, #108]	@ (80034f4 <HAL_UART_MspInit+0x148>)
 8003486:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003488:	4b1a      	ldr	r3, [pc, #104]	@ (80034f4 <HAL_UART_MspInit+0x148>)
 800348a:	2180      	movs	r1, #128	@ 0x80
 800348c:	0289      	lsls	r1, r1, #10
 800348e:	430a      	orrs	r2, r1
 8003490:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003492:	4b18      	ldr	r3, [pc, #96]	@ (80034f4 <HAL_UART_MspInit+0x148>)
 8003494:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003496:	2380      	movs	r3, #128	@ 0x80
 8003498:	029b      	lsls	r3, r3, #10
 800349a:	4013      	ands	r3, r2
 800349c:	60fb      	str	r3, [r7, #12]
 800349e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80034a0:	4b14      	ldr	r3, [pc, #80]	@ (80034f4 <HAL_UART_MspInit+0x148>)
 80034a2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80034a4:	4b13      	ldr	r3, [pc, #76]	@ (80034f4 <HAL_UART_MspInit+0x148>)
 80034a6:	2101      	movs	r1, #1
 80034a8:	430a      	orrs	r2, r1
 80034aa:	635a      	str	r2, [r3, #52]	@ 0x34
 80034ac:	4b11      	ldr	r3, [pc, #68]	@ (80034f4 <HAL_UART_MspInit+0x148>)
 80034ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80034b0:	2201      	movs	r2, #1
 80034b2:	4013      	ands	r3, r2
 80034b4:	60bb      	str	r3, [r7, #8]
 80034b6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80034b8:	214c      	movs	r1, #76	@ 0x4c
 80034ba:	187b      	adds	r3, r7, r1
 80034bc:	220c      	movs	r2, #12
 80034be:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034c0:	187b      	adds	r3, r7, r1
 80034c2:	2202      	movs	r2, #2
 80034c4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034c6:	187b      	adds	r3, r7, r1
 80034c8:	2200      	movs	r2, #0
 80034ca:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80034cc:	187b      	adds	r3, r7, r1
 80034ce:	2200      	movs	r2, #0
 80034d0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 80034d2:	187b      	adds	r3, r7, r1
 80034d4:	2201      	movs	r2, #1
 80034d6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80034d8:	187a      	adds	r2, r7, r1
 80034da:	23a0      	movs	r3, #160	@ 0xa0
 80034dc:	05db      	lsls	r3, r3, #23
 80034de:	0011      	movs	r1, r2
 80034e0:	0018      	movs	r0, r3
 80034e2:	f7fd fa01 	bl	80008e8 <HAL_GPIO_Init>
}
 80034e6:	46c0      	nop			@ (mov r8, r8)
 80034e8:	46bd      	mov	sp, r7
 80034ea:	b019      	add	sp, #100	@ 0x64
 80034ec:	bd90      	pop	{r4, r7, pc}
 80034ee:	46c0      	nop			@ (mov r8, r8)
 80034f0:	40013800 	.word	0x40013800
 80034f4:	40021000 	.word	0x40021000
 80034f8:	50000800 	.word	0x50000800
 80034fc:	40004400 	.word	0x40004400

08003500 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003500:	480d      	ldr	r0, [pc, #52]	@ (8003538 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003502:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8003504:	f7ff feb1 	bl	800326a <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003508:	480c      	ldr	r0, [pc, #48]	@ (800353c <LoopForever+0x6>)
  ldr r1, =_edata
 800350a:	490d      	ldr	r1, [pc, #52]	@ (8003540 <LoopForever+0xa>)
  ldr r2, =_sidata
 800350c:	4a0d      	ldr	r2, [pc, #52]	@ (8003544 <LoopForever+0xe>)
  movs r3, #0
 800350e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003510:	e002      	b.n	8003518 <LoopCopyDataInit>

08003512 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003512:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003514:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003516:	3304      	adds	r3, #4

08003518 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003518:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800351a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800351c:	d3f9      	bcc.n	8003512 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800351e:	4a0a      	ldr	r2, [pc, #40]	@ (8003548 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003520:	4c0a      	ldr	r4, [pc, #40]	@ (800354c <LoopForever+0x16>)
  movs r3, #0
 8003522:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003524:	e001      	b.n	800352a <LoopFillZerobss>

08003526 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003526:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003528:	3204      	adds	r2, #4

0800352a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800352a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800352c:	d3fb      	bcc.n	8003526 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800352e:	f000 f869 	bl	8003604 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8003532:	f7ff fdb7 	bl	80030a4 <main>

08003536 <LoopForever>:

LoopForever:
  b LoopForever
 8003536:	e7fe      	b.n	8003536 <LoopForever>
  ldr   r0, =_estack
 8003538:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 800353c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003540:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8003544:	0800377c 	.word	0x0800377c
  ldr r2, =_sbss
 8003548:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 800354c:	20000160 	.word	0x20000160

08003550 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003550:	e7fe      	b.n	8003550 <ADC1_COMP_IRQHandler>

08003552 <__itoa>:
 8003552:	1e93      	subs	r3, r2, #2
 8003554:	b510      	push	{r4, lr}
 8003556:	000c      	movs	r4, r1
 8003558:	2b22      	cmp	r3, #34	@ 0x22
 800355a:	d904      	bls.n	8003566 <__itoa+0x14>
 800355c:	2300      	movs	r3, #0
 800355e:	001c      	movs	r4, r3
 8003560:	700b      	strb	r3, [r1, #0]
 8003562:	0020      	movs	r0, r4
 8003564:	bd10      	pop	{r4, pc}
 8003566:	2a0a      	cmp	r2, #10
 8003568:	d109      	bne.n	800357e <__itoa+0x2c>
 800356a:	2800      	cmp	r0, #0
 800356c:	da07      	bge.n	800357e <__itoa+0x2c>
 800356e:	232d      	movs	r3, #45	@ 0x2d
 8003570:	700b      	strb	r3, [r1, #0]
 8003572:	2101      	movs	r1, #1
 8003574:	4240      	negs	r0, r0
 8003576:	1861      	adds	r1, r4, r1
 8003578:	f000 f808 	bl	800358c <__utoa>
 800357c:	e7f1      	b.n	8003562 <__itoa+0x10>
 800357e:	2100      	movs	r1, #0
 8003580:	e7f9      	b.n	8003576 <__itoa+0x24>

08003582 <itoa>:
 8003582:	b510      	push	{r4, lr}
 8003584:	f7ff ffe5 	bl	8003552 <__itoa>
 8003588:	bd10      	pop	{r4, pc}
	...

0800358c <__utoa>:
 800358c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800358e:	000c      	movs	r4, r1
 8003590:	0016      	movs	r6, r2
 8003592:	b08d      	sub	sp, #52	@ 0x34
 8003594:	2225      	movs	r2, #37	@ 0x25
 8003596:	0007      	movs	r7, r0
 8003598:	4915      	ldr	r1, [pc, #84]	@ (80035f0 <__utoa+0x64>)
 800359a:	a802      	add	r0, sp, #8
 800359c:	f000 f856 	bl	800364c <memcpy>
 80035a0:	1e62      	subs	r2, r4, #1
 80035a2:	1eb3      	subs	r3, r6, #2
 80035a4:	2500      	movs	r5, #0
 80035a6:	9201      	str	r2, [sp, #4]
 80035a8:	2b22      	cmp	r3, #34	@ 0x22
 80035aa:	d904      	bls.n	80035b6 <__utoa+0x2a>
 80035ac:	7025      	strb	r5, [r4, #0]
 80035ae:	002c      	movs	r4, r5
 80035b0:	0020      	movs	r0, r4
 80035b2:	b00d      	add	sp, #52	@ 0x34
 80035b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80035b6:	0038      	movs	r0, r7
 80035b8:	0031      	movs	r1, r6
 80035ba:	f7fc fe31 	bl	8000220 <__aeabi_uidivmod>
 80035be:	000b      	movs	r3, r1
 80035c0:	aa02      	add	r2, sp, #8
 80035c2:	5cd3      	ldrb	r3, [r2, r3]
 80035c4:	9a01      	ldr	r2, [sp, #4]
 80035c6:	0029      	movs	r1, r5
 80035c8:	3501      	adds	r5, #1
 80035ca:	5553      	strb	r3, [r2, r5]
 80035cc:	003b      	movs	r3, r7
 80035ce:	0007      	movs	r7, r0
 80035d0:	429e      	cmp	r6, r3
 80035d2:	d9f0      	bls.n	80035b6 <__utoa+0x2a>
 80035d4:	2300      	movs	r3, #0
 80035d6:	0022      	movs	r2, r4
 80035d8:	5563      	strb	r3, [r4, r5]
 80035da:	000b      	movs	r3, r1
 80035dc:	1ac8      	subs	r0, r1, r3
 80035de:	4283      	cmp	r3, r0
 80035e0:	dde6      	ble.n	80035b0 <__utoa+0x24>
 80035e2:	7810      	ldrb	r0, [r2, #0]
 80035e4:	5ce5      	ldrb	r5, [r4, r3]
 80035e6:	7015      	strb	r5, [r2, #0]
 80035e8:	54e0      	strb	r0, [r4, r3]
 80035ea:	3201      	adds	r2, #1
 80035ec:	3b01      	subs	r3, #1
 80035ee:	e7f5      	b.n	80035dc <__utoa+0x50>
 80035f0:	08003744 	.word	0x08003744

080035f4 <memset>:
 80035f4:	0003      	movs	r3, r0
 80035f6:	1882      	adds	r2, r0, r2
 80035f8:	4293      	cmp	r3, r2
 80035fa:	d100      	bne.n	80035fe <memset+0xa>
 80035fc:	4770      	bx	lr
 80035fe:	7019      	strb	r1, [r3, #0]
 8003600:	3301      	adds	r3, #1
 8003602:	e7f9      	b.n	80035f8 <memset+0x4>

08003604 <__libc_init_array>:
 8003604:	b570      	push	{r4, r5, r6, lr}
 8003606:	2600      	movs	r6, #0
 8003608:	4c0c      	ldr	r4, [pc, #48]	@ (800363c <__libc_init_array+0x38>)
 800360a:	4d0d      	ldr	r5, [pc, #52]	@ (8003640 <__libc_init_array+0x3c>)
 800360c:	1b64      	subs	r4, r4, r5
 800360e:	10a4      	asrs	r4, r4, #2
 8003610:	42a6      	cmp	r6, r4
 8003612:	d109      	bne.n	8003628 <__libc_init_array+0x24>
 8003614:	2600      	movs	r6, #0
 8003616:	f000 f823 	bl	8003660 <_init>
 800361a:	4c0a      	ldr	r4, [pc, #40]	@ (8003644 <__libc_init_array+0x40>)
 800361c:	4d0a      	ldr	r5, [pc, #40]	@ (8003648 <__libc_init_array+0x44>)
 800361e:	1b64      	subs	r4, r4, r5
 8003620:	10a4      	asrs	r4, r4, #2
 8003622:	42a6      	cmp	r6, r4
 8003624:	d105      	bne.n	8003632 <__libc_init_array+0x2e>
 8003626:	bd70      	pop	{r4, r5, r6, pc}
 8003628:	00b3      	lsls	r3, r6, #2
 800362a:	58eb      	ldr	r3, [r5, r3]
 800362c:	4798      	blx	r3
 800362e:	3601      	adds	r6, #1
 8003630:	e7ee      	b.n	8003610 <__libc_init_array+0xc>
 8003632:	00b3      	lsls	r3, r6, #2
 8003634:	58eb      	ldr	r3, [r5, r3]
 8003636:	4798      	blx	r3
 8003638:	3601      	adds	r6, #1
 800363a:	e7f2      	b.n	8003622 <__libc_init_array+0x1e>
 800363c:	08003774 	.word	0x08003774
 8003640:	08003774 	.word	0x08003774
 8003644:	08003778 	.word	0x08003778
 8003648:	08003774 	.word	0x08003774

0800364c <memcpy>:
 800364c:	2300      	movs	r3, #0
 800364e:	b510      	push	{r4, lr}
 8003650:	429a      	cmp	r2, r3
 8003652:	d100      	bne.n	8003656 <memcpy+0xa>
 8003654:	bd10      	pop	{r4, pc}
 8003656:	5ccc      	ldrb	r4, [r1, r3]
 8003658:	54c4      	strb	r4, [r0, r3]
 800365a:	3301      	adds	r3, #1
 800365c:	e7f8      	b.n	8003650 <memcpy+0x4>
	...

08003660 <_init>:
 8003660:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003662:	46c0      	nop			@ (mov r8, r8)
 8003664:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003666:	bc08      	pop	{r3}
 8003668:	469e      	mov	lr, r3
 800366a:	4770      	bx	lr

0800366c <_fini>:
 800366c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800366e:	46c0      	nop			@ (mov r8, r8)
 8003670:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003672:	bc08      	pop	{r3}
 8003674:	469e      	mov	lr, r3
 8003676:	4770      	bx	lr
