Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,26
design__inferred_latch__count,0
design__instance__count,280
design__instance__area,5350.67
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0002062034618575126
power__switching__total,0.000045030512410448864
power__leakage__total,0.0000015148870033954154
power__total,0.0002527488686610013
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.25376218511437354
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.4038144100069289
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.13010601297917365
timing__setup__ws__corner:nom_fast_1p32V_m40C,11.165376494956979
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.130106
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,18.994913
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.2580360997908451
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.6250161676232534
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6633264125728764
timing__setup__ws__corner:nom_slow_1p08V_125C,10.340651294592249
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.663326
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,17.911743
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.2553840544657668
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.4872683505715817
timing__hold__ws__corner:nom_typ_1p20V_25C,0.3247818772517405
timing__setup__ws__corner:nom_typ_1p20V_25C,10.858887429932436
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.324782
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,18.598618
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.25376218511437354
clock__skew__worst_setup,0.4038144100069289
timing__hold__ws,0.13010601297917365
timing__setup__ws,10.340651294592249
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.130106
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,17.911743
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,280
design__instance__area__stdcell,5350.67
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.184879
design__instance__utilization__stdcell,0.184879
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,2
design__instance__area__class:buffer,14.5152
design__instance__count__class:inverter,10
design__instance__area__class:inverter,54.432
design__instance__count__class:sequential_cell,63
design__instance__area__class:sequential_cell,2971.99
design__instance__count__class:multi_input_combinational_cell,137
design__instance__area__class:multi_input_combinational_cell,1384.39
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,57
design__instance__area__class:timing_repair_buffer,832.81
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,5400.3
design__violations,0
design__instance__count__class:clock_buffer,9
design__instance__area__class:clock_buffer,81.648
design__instance__count__class:clock_inverter,2
design__instance__area__class:clock_inverter,10.8864
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,38
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,360
route__net__special,2
route__drc_errors__iter:0,69
route__wirelength__iter:0,5549
route__drc_errors__iter:1,45
route__wirelength__iter:1,5536
route__drc_errors__iter:2,51
route__wirelength__iter:2,5491
route__drc_errors__iter:3,3
route__wirelength__iter:3,5479
route__drc_errors__iter:4,0
route__wirelength__iter:4,5479
route__drc_errors,0
route__wirelength,5479
route__vias,1581
route__vias__singlecut,1581
route__vias__multicut,0
design__disconnected_pin__count,11
design__critical_disconnected_pin__count,0
route__wirelength__max,219.77
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,72
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,72
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,72
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,72
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000125873
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000150181
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000248371
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000150181
design_powergrid__voltage__worst,0.0000150181
design_powergrid__voltage__worst__net:VPWR,1.19999
design_powergrid__drop__worst,0.0000150181
design_powergrid__drop__worst__net:VPWR,0.0000125873
design_powergrid__voltage__worst__net:VGND,0.0000150181
design_powergrid__drop__worst__net:VGND,0.0000150181
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.0000029399999999999998034319777240330751055807922966778278350830078125
ir__drop__worst,0.000012599999999999999641584445819741944205816253088414669036865234375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
