{
  "Top": "aes256CbcDecryptKernel",
  "RtlTop": "aes256CbcDecryptKernel",
  "RtlPrefix": "",
  "RtlSubPrefix": "aes256CbcDecryptKernel_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_chain",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplus",
    "Device": "xcvu9p",
    "Package": "-flgb2104",
    "Speed": "-2-i",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "inputData": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_uint<512>*",
      "srcSize": "512",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem0_0",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "inputData_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "inputData_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "outputData": {
      "index": "1",
      "direction": "out",
      "srcType": "ap_uint<512>*",
      "srcSize": "512",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem0_1",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "outputData_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "outputData_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vitis",
    "ConfigTcl": [
      "config_export -vivado_optimization_level=0",
      "config_interface -m_axi_latency=64",
      "config_interface -m_axi_alignment_byte_size=64",
      "config_interface -m_axi_max_widen_bitwidth=512",
      "config_interface -default_interface=kernel",
      "config_interface -default_slave_interface=s_axilite",
      "config_interface -m_axi_addr64=1",
      "config_rtl -register_reset_num=3",
      "config_rtl -kernel_profile=1",
      "config_rtl -m_axi_conservative_mode=1",
      "config_export -format=ip_catalog",
      "config_export -ipname=aes256CbcDecryptKernel",
      "config_dataflow -strict_mode=warning",
      "config_debug -enable=1"
    ],
    "DirectiveTcl": ["set_directive_top aes256CbcDecryptKernel -name aes256CbcDecryptKernel"],
    "ProfileOption": "1",
    "ProfileType": "stall",
    "KernelName": "aes256CbcDecryptKernel"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "4",
    "Uncertainty": "1.08",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 4.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "aes256CbcDecryptKernel",
    "Version": "1.0",
    "DisplayName": "Aes256cbcdecryptkernel",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_aes256CbcDecryptKernel_1_0.zip"
  },
  "Files": {
    "CSource": ["\/home\/centos\/workspace\/aes_decryption_benchmark\/src\/kernel\/aes256CbcDecryptKernel.cpp"],
    "Vhdl": [
      "impl\/vhdl\/aes256CbcDecryptKernel_cipherModeParallel_4u_256u_entry98.vhd",
      "impl\/vhdl\/aes256CbcDecryptKernel_cipherModeParallel_4u_256u_s.vhd",
      "impl\/vhdl\/aes256CbcDecryptKernel_cipherModeProcess_4u_256u_s.vhd",
      "impl\/vhdl\/aes256CbcDecryptKernel_control_s_axi.vhd",
      "impl\/vhdl\/aes256CbcDecryptKernel_fifo_w1_d65_D.vhd",
      "impl\/vhdl\/aes256CbcDecryptKernel_fifo_w1_d128_D.vhd",
      "impl\/vhdl\/aes256CbcDecryptKernel_fifo_w32_d4_S.vhd",
      "impl\/vhdl\/aes256CbcDecryptKernel_fifo_w64_d2_D.vhd",
      "impl\/vhdl\/aes256CbcDecryptKernel_fifo_w64_d2_S.vhd",
      "impl\/vhdl\/aes256CbcDecryptKernel_fifo_w64_d4_S.vhd",
      "impl\/vhdl\/aes256CbcDecryptKernel_fifo_w64_d64_D.vhd",
      "impl\/vhdl\/aes256CbcDecryptKernel_fifo_w128_d32_D.vhd",
      "impl\/vhdl\/aes256CbcDecryptKernel_fifo_w128_d32_D_x.vhd",
      "impl\/vhdl\/aes256CbcDecryptKernel_fifo_w128_d65_D.vhd",
      "impl\/vhdl\/aes256CbcDecryptKernel_fifo_w128_d128_D.vhd",
      "impl\/vhdl\/aes256CbcDecryptKernel_fifo_w256_d32_D.vhd",
      "impl\/vhdl\/aes256CbcDecryptKernel_fifo_w256_d32_D_x.vhd",
      "impl\/vhdl\/aes256CbcDecryptKernel_fifo_w512_d256_B.vhd",
      "impl\/vhdl\/aes256CbcDecryptKernel_fifo_w512_d256_D.vhd",
      "impl\/vhdl\/aes256CbcDecryptKernel_gmem0_0_m_axi.vhd",
      "impl\/vhdl\/aes256CbcDecryptKernel_gmem0_1_m_axi.vhd",
      "impl\/vhdl\/aes256CbcDecryptKernel_mergeResult_128u_4u_s.vhd",
      "impl\/vhdl\/aes256CbcDecryptKernel_mul_64ns_64ns_128_5_1.vhd",
      "impl\/vhdl\/aes256CbcDecryptKernel_process_r.vhd",
      "impl\/vhdl\/aes256CbcDecryptKernel_process_r_decipher_0_2.vhd",
      "impl\/vhdl\/aes256CbcDecryptKernel_process_r_decipher_0_497.vhd",
      "impl\/vhdl\/aes256CbcDecryptKernel_readBlock_128u_4u_256u_107.vhd",
      "impl\/vhdl\/aes256CbcDecryptKernel_scanMultiChannel_4u_256u_128u_104.vhd",
      "impl\/vhdl\/aes256CbcDecryptKernel_singleCipherMode_256u_75.vhd",
      "impl\/vhdl\/aes256CbcDecryptKernel_singleCipherMode_256u_75_decipher_0_496.vhd",
      "impl\/vhdl\/aes256CbcDecryptKernel_singleCipherMode_256u_76.vhd",
      "impl\/vhdl\/aes256CbcDecryptKernel_singleCipherMode_256u_77.vhd",
      "impl\/vhdl\/aes256CbcDecryptKernel_singleCipherMode_256u_78.vhd",
      "impl\/vhdl\/aes256CbcDecryptKernel_splitText_4u_256u_s.vhd",
      "impl\/vhdl\/aes256CbcDecryptKernel_start_for_cipherModeProcess_4u_256u_U0.vhd",
      "impl\/vhdl\/aes256CbcDecryptKernel_start_for_mergeResult_128u_4u_U0.vhd",
      "impl\/vhdl\/aes256CbcDecryptKernel_start_for_splitText_4u_256u_U0.vhd",
      "impl\/vhdl\/aes256CbcDecryptKernel_start_for_writeOut_128u_U0.vhd",
      "impl\/vhdl\/aes256CbcDecryptKernel_updateKey.vhd",
      "impl\/vhdl\/aes256CbcDecryptKernel_updateKey_decipher_0_3.vhd",
      "impl\/vhdl\/aes256CbcDecryptKernel_writeOut_128u_s.vhd",
      "impl\/vhdl\/aes256CbcDecryptKernel.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/aes256CbcDecryptKernel_cipherModeParallel_4u_256u_entry98.v",
      "impl\/verilog\/aes256CbcDecryptKernel_cipherModeParallel_4u_256u_s.v",
      "impl\/verilog\/aes256CbcDecryptKernel_cipherModeProcess_4u_256u_s.v",
      "impl\/verilog\/aes256CbcDecryptKernel_control_s_axi.v",
      "impl\/verilog\/aes256CbcDecryptKernel_fifo_w1_d65_D.v",
      "impl\/verilog\/aes256CbcDecryptKernel_fifo_w1_d128_D.v",
      "impl\/verilog\/aes256CbcDecryptKernel_fifo_w32_d4_S.v",
      "impl\/verilog\/aes256CbcDecryptKernel_fifo_w64_d2_D.v",
      "impl\/verilog\/aes256CbcDecryptKernel_fifo_w64_d2_S.v",
      "impl\/verilog\/aes256CbcDecryptKernel_fifo_w64_d4_S.v",
      "impl\/verilog\/aes256CbcDecryptKernel_fifo_w64_d64_D.v",
      "impl\/verilog\/aes256CbcDecryptKernel_fifo_w128_d32_D.v",
      "impl\/verilog\/aes256CbcDecryptKernel_fifo_w128_d32_D_x.v",
      "impl\/verilog\/aes256CbcDecryptKernel_fifo_w128_d65_D.v",
      "impl\/verilog\/aes256CbcDecryptKernel_fifo_w128_d128_D.v",
      "impl\/verilog\/aes256CbcDecryptKernel_fifo_w256_d32_D.v",
      "impl\/verilog\/aes256CbcDecryptKernel_fifo_w256_d32_D_x.v",
      "impl\/verilog\/aes256CbcDecryptKernel_fifo_w512_d256_B.v",
      "impl\/verilog\/aes256CbcDecryptKernel_fifo_w512_d256_D.v",
      "impl\/verilog\/aes256CbcDecryptKernel_gmem0_0_m_axi.v",
      "impl\/verilog\/aes256CbcDecryptKernel_gmem0_1_m_axi.v",
      "impl\/verilog\/aes256CbcDecryptKernel_mergeResult_128u_4u_s.v",
      "impl\/verilog\/aes256CbcDecryptKernel_mul_64ns_64ns_128_5_1.v",
      "impl\/verilog\/aes256CbcDecryptKernel_process_r.v",
      "impl\/verilog\/aes256CbcDecryptKernel_process_r_decipher_0_2.v",
      "impl\/verilog\/aes256CbcDecryptKernel_process_r_decipher_0_2_rom.dat",
      "impl\/verilog\/aes256CbcDecryptKernel_process_r_decipher_0_497.v",
      "impl\/verilog\/aes256CbcDecryptKernel_process_r_decipher_0_497_rom.dat",
      "impl\/verilog\/aes256CbcDecryptKernel_readBlock_128u_4u_256u_107.v",
      "impl\/verilog\/aes256CbcDecryptKernel_scanMultiChannel_4u_256u_128u_104.v",
      "impl\/verilog\/aes256CbcDecryptKernel_singleCipherMode_256u_75.v",
      "impl\/verilog\/aes256CbcDecryptKernel_singleCipherMode_256u_75_decipher_0_496.v",
      "impl\/verilog\/aes256CbcDecryptKernel_singleCipherMode_256u_75_decipher_0_496_rom.dat",
      "impl\/verilog\/aes256CbcDecryptKernel_singleCipherMode_256u_76.v",
      "impl\/verilog\/aes256CbcDecryptKernel_singleCipherMode_256u_77.v",
      "impl\/verilog\/aes256CbcDecryptKernel_singleCipherMode_256u_78.v",
      "impl\/verilog\/aes256CbcDecryptKernel_splitText_4u_256u_s.v",
      "impl\/verilog\/aes256CbcDecryptKernel_start_for_cipherModeProcess_4u_256u_U0.v",
      "impl\/verilog\/aes256CbcDecryptKernel_start_for_mergeResult_128u_4u_U0.v",
      "impl\/verilog\/aes256CbcDecryptKernel_start_for_splitText_4u_256u_U0.v",
      "impl\/verilog\/aes256CbcDecryptKernel_start_for_writeOut_128u_U0.v",
      "impl\/verilog\/aes256CbcDecryptKernel_updateKey.v",
      "impl\/verilog\/aes256CbcDecryptKernel_updateKey_decipher_0_3.v",
      "impl\/verilog\/aes256CbcDecryptKernel_updateKey_decipher_0_3_rom.dat",
      "impl\/verilog\/aes256CbcDecryptKernel_writeOut_128u_s.v",
      "impl\/verilog\/aes256CbcDecryptKernel.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/aes256CbcDecryptKernel_v1_0\/data\/aes256CbcDecryptKernel.mdd",
      "impl\/misc\/drivers\/aes256CbcDecryptKernel_v1_0\/data\/aes256CbcDecryptKernel.tcl",
      "impl\/misc\/drivers\/aes256CbcDecryptKernel_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/aes256CbcDecryptKernel_v1_0\/src\/xaes256cbcdecryptkernel.c",
      "impl\/misc\/drivers\/aes256CbcDecryptKernel_v1_0\/src\/xaes256cbcdecryptkernel.h",
      "impl\/misc\/drivers\/aes256CbcDecryptKernel_v1_0\/src\/xaes256cbcdecryptkernel_hw.h",
      "impl\/misc\/drivers\/aes256CbcDecryptKernel_v1_0\/src\/xaes256cbcdecryptkernel_linux.c",
      "impl\/misc\/drivers\/aes256CbcDecryptKernel_v1_0\/src\/xaes256cbcdecryptkernel_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "DesignXml": ".autopilot\/db\/aes256CbcDecryptKernel.design.xml",
    "DebugDir": ".debug",
    "DebugXrf": [
      "\/home\/centos\/workspace\/aes_decryption_benchmark\/Emulation-HW\/aes256CbcDecryptKernel.build\/aes256CbcDecryptKernel\/aes256CbcDecryptKernel\/aes256CbcDecryptKernel\/solution\/.debug\/readBlock_128u_4u_256u_107.xrf",
      "\/home\/centos\/workspace\/aes_decryption_benchmark\/Emulation-HW\/aes256CbcDecryptKernel.build\/aes256CbcDecryptKernel\/aes256CbcDecryptKernel\/aes256CbcDecryptKernel\/solution\/.debug\/splitText_4u_256u_s.xrf",
      "\/home\/centos\/workspace\/aes_decryption_benchmark\/Emulation-HW\/aes256CbcDecryptKernel.build\/aes256CbcDecryptKernel\/aes256CbcDecryptKernel\/aes256CbcDecryptKernel\/solution\/.debug\/updateKey.xrf",
      "\/home\/centos\/workspace\/aes_decryption_benchmark\/Emulation-HW\/aes256CbcDecryptKernel.build\/aes256CbcDecryptKernel\/aes256CbcDecryptKernel\/aes256CbcDecryptKernel\/solution\/.debug\/process_r.xrf",
      "\/home\/centos\/workspace\/aes_decryption_benchmark\/Emulation-HW\/aes256CbcDecryptKernel.build\/aes256CbcDecryptKernel\/aes256CbcDecryptKernel\/aes256CbcDecryptKernel\/solution\/.debug\/singleCipherMode_256u_75.xrf",
      "\/home\/centos\/workspace\/aes_decryption_benchmark\/Emulation-HW\/aes256CbcDecryptKernel.build\/aes256CbcDecryptKernel\/aes256CbcDecryptKernel\/aes256CbcDecryptKernel\/solution\/.debug\/singleCipherMode_256u_76.xrf",
      "\/home\/centos\/workspace\/aes_decryption_benchmark\/Emulation-HW\/aes256CbcDecryptKernel.build\/aes256CbcDecryptKernel\/aes256CbcDecryptKernel\/aes256CbcDecryptKernel\/solution\/.debug\/singleCipherMode_256u_77.xrf",
      "\/home\/centos\/workspace\/aes_decryption_benchmark\/Emulation-HW\/aes256CbcDecryptKernel.build\/aes256CbcDecryptKernel\/aes256CbcDecryptKernel\/aes256CbcDecryptKernel\/solution\/.debug\/singleCipherMode_256u_78.xrf",
      "\/home\/centos\/workspace\/aes_decryption_benchmark\/Emulation-HW\/aes256CbcDecryptKernel.build\/aes256CbcDecryptKernel\/aes256CbcDecryptKernel\/aes256CbcDecryptKernel\/solution\/.debug\/cipherModeProcess_4u_256u_s.xrf",
      "\/home\/centos\/workspace\/aes_decryption_benchmark\/Emulation-HW\/aes256CbcDecryptKernel.build\/aes256CbcDecryptKernel\/aes256CbcDecryptKernel\/aes256CbcDecryptKernel\/solution\/.debug\/mergeResult_128u_4u_s.xrf",
      "\/home\/centos\/workspace\/aes_decryption_benchmark\/Emulation-HW\/aes256CbcDecryptKernel.build\/aes256CbcDecryptKernel\/aes256CbcDecryptKernel\/aes256CbcDecryptKernel\/solution\/.debug\/writeOut_128u_s.xrf"
    ],
    "ProtoInst": ["\/home\/centos\/workspace\/aes_decryption_benchmark\/Emulation-HW\/aes256CbcDecryptKernel.build\/aes256CbcDecryptKernel\/aes256CbcDecryptKernel\/aes256CbcDecryptKernel\/solution\/.debug\/aes256CbcDecryptKernel.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_gmem0_0:m_axi_gmem0_1",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "event_done": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "1",
      "ports": ["event_done"]
    },
    "event_start": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "1",
      "ports": ["event_start"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_gmem0_0": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "512",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem0_0_",
      "paramPrefix": "C_M_AXI_GMEM0_0_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "64",
        "MAX_WRITE_BURST_LENGTH": "64",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem0_0_ARADDR",
        "m_axi_gmem0_0_ARBURST",
        "m_axi_gmem0_0_ARCACHE",
        "m_axi_gmem0_0_ARID",
        "m_axi_gmem0_0_ARLEN",
        "m_axi_gmem0_0_ARLOCK",
        "m_axi_gmem0_0_ARPROT",
        "m_axi_gmem0_0_ARQOS",
        "m_axi_gmem0_0_ARREADY",
        "m_axi_gmem0_0_ARREGION",
        "m_axi_gmem0_0_ARSIZE",
        "m_axi_gmem0_0_ARUSER",
        "m_axi_gmem0_0_ARVALID",
        "m_axi_gmem0_0_AWADDR",
        "m_axi_gmem0_0_AWBURST",
        "m_axi_gmem0_0_AWCACHE",
        "m_axi_gmem0_0_AWID",
        "m_axi_gmem0_0_AWLEN",
        "m_axi_gmem0_0_AWLOCK",
        "m_axi_gmem0_0_AWPROT",
        "m_axi_gmem0_0_AWQOS",
        "m_axi_gmem0_0_AWREADY",
        "m_axi_gmem0_0_AWREGION",
        "m_axi_gmem0_0_AWSIZE",
        "m_axi_gmem0_0_AWUSER",
        "m_axi_gmem0_0_AWVALID",
        "m_axi_gmem0_0_BID",
        "m_axi_gmem0_0_BREADY",
        "m_axi_gmem0_0_BRESP",
        "m_axi_gmem0_0_BUSER",
        "m_axi_gmem0_0_BVALID",
        "m_axi_gmem0_0_RDATA",
        "m_axi_gmem0_0_RID",
        "m_axi_gmem0_0_RLAST",
        "m_axi_gmem0_0_RREADY",
        "m_axi_gmem0_0_RRESP",
        "m_axi_gmem0_0_RUSER",
        "m_axi_gmem0_0_RVALID",
        "m_axi_gmem0_0_WDATA",
        "m_axi_gmem0_0_WID",
        "m_axi_gmem0_0_WLAST",
        "m_axi_gmem0_0_WREADY",
        "m_axi_gmem0_0_WSTRB",
        "m_axi_gmem0_0_WUSER",
        "m_axi_gmem0_0_WVALID"
      ]
    },
    "m_axi_gmem0_1": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "512",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem0_1_",
      "paramPrefix": "C_M_AXI_GMEM0_1_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "64",
        "MAX_WRITE_BURST_LENGTH": "64",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem0_1_ARADDR",
        "m_axi_gmem0_1_ARBURST",
        "m_axi_gmem0_1_ARCACHE",
        "m_axi_gmem0_1_ARID",
        "m_axi_gmem0_1_ARLEN",
        "m_axi_gmem0_1_ARLOCK",
        "m_axi_gmem0_1_ARPROT",
        "m_axi_gmem0_1_ARQOS",
        "m_axi_gmem0_1_ARREADY",
        "m_axi_gmem0_1_ARREGION",
        "m_axi_gmem0_1_ARSIZE",
        "m_axi_gmem0_1_ARUSER",
        "m_axi_gmem0_1_ARVALID",
        "m_axi_gmem0_1_AWADDR",
        "m_axi_gmem0_1_AWBURST",
        "m_axi_gmem0_1_AWCACHE",
        "m_axi_gmem0_1_AWID",
        "m_axi_gmem0_1_AWLEN",
        "m_axi_gmem0_1_AWLOCK",
        "m_axi_gmem0_1_AWPROT",
        "m_axi_gmem0_1_AWQOS",
        "m_axi_gmem0_1_AWREADY",
        "m_axi_gmem0_1_AWREGION",
        "m_axi_gmem0_1_AWSIZE",
        "m_axi_gmem0_1_AWUSER",
        "m_axi_gmem0_1_AWVALID",
        "m_axi_gmem0_1_BID",
        "m_axi_gmem0_1_BREADY",
        "m_axi_gmem0_1_BRESP",
        "m_axi_gmem0_1_BUSER",
        "m_axi_gmem0_1_BVALID",
        "m_axi_gmem0_1_RDATA",
        "m_axi_gmem0_1_RID",
        "m_axi_gmem0_1_RLAST",
        "m_axi_gmem0_1_RREADY",
        "m_axi_gmem0_1_RRESP",
        "m_axi_gmem0_1_RUSER",
        "m_axi_gmem0_1_RVALID",
        "m_axi_gmem0_1_WDATA",
        "m_axi_gmem0_1_WID",
        "m_axi_gmem0_1_WLAST",
        "m_axi_gmem0_1_WREADY",
        "m_axi_gmem0_1_WSTRB",
        "m_axi_gmem0_1_WUSER",
        "m_axi_gmem0_1_WVALID"
      ]
    },
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "resetValue": "0x0",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "1",
              "name": "AP_CONTINUE",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_continue'."
            },
            {
              "offset": "5",
              "width": "2",
              "name": "RESERVED_1",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "resetValue": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "resetValue": "0x0",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "resetValue": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "resetValue": "0x0",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "resetValue": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "resetValue": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "resetValue": "0x0",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "resetValue": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "resetValue": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "inputData_1",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of inputData",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "inputData",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of inputData"
            }]
        },
        {
          "offset": "0x14",
          "name": "inputData_2",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of inputData",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "inputData",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 63 to 32 of inputData"
            }]
        },
        {
          "offset": "0x1c",
          "name": "outputData_1",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of outputData",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "outputData",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of outputData"
            }]
        },
        {
          "offset": "0x20",
          "name": "outputData_2",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of outputData",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "outputData",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 63 to 32 of outputData"
            }]
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "event_done": {
      "dir": "out",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "event_start": {
      "dir": "out",
      "width": "1"
    },
    "stall_start_ext": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "stall_done_ext": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "stall_start_str": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "stall_done_str": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "stall_start_int": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "stall_done_int": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_0_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_0_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_0_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem0_0_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_0_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem0_0_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_0_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_0_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_0_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_0_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_0_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_0_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_0_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_0_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_0_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_0_WDATA": {
      "dir": "out",
      "width": "512"
    },
    "m_axi_gmem0_0_WSTRB": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem0_0_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_0_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_0_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_0_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_0_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_0_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem0_0_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_0_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem0_0_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_0_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_0_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_0_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_0_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_0_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_0_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_0_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_0_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_0_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_0_RDATA": {
      "dir": "in",
      "width": "512"
    },
    "m_axi_gmem0_0_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_0_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_0_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_0_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem0_0_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_0_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_0_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem0_0_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_0_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_1_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_1_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_1_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem0_1_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_1_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem0_1_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_1_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_1_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_1_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_1_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_1_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_1_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_1_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_1_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_1_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_1_WDATA": {
      "dir": "out",
      "width": "512"
    },
    "m_axi_gmem0_1_WSTRB": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem0_1_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_1_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_1_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_1_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_1_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_1_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem0_1_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_1_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem0_1_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_1_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_1_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_1_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_1_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_1_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_1_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_1_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_1_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_1_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_1_RDATA": {
      "dir": "in",
      "width": "512"
    },
    "m_axi_gmem0_1_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_1_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_1_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_1_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem0_1_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_1_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_1_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem0_1_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_1_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "aes256CbcDecryptKernel",
      "Instances": [
        {
          "ModuleName": "cipherModeProcess_4u_256u_s",
          "InstanceName": "cipherModeProcess_4u_256u_U0",
          "Instances": [{
              "ModuleName": "cipherModeParallel_4u_256u_s",
              "InstanceName": "grp_cipherModeParallel_4u_256u_s_fu_98",
              "Instances": [
                {
                  "ModuleName": "singleCipherMode_256u_75",
                  "InstanceName": "singleCipherMode_256u_75_U0",
                  "Instances": [
                    {
                      "ModuleName": "process_r",
                      "InstanceName": "grp_process_r_fu_167"
                    },
                    {
                      "ModuleName": "updateKey",
                      "InstanceName": "grp_updateKey_fu_192"
                    }
                  ]
                },
                {
                  "ModuleName": "singleCipherMode_256u_76",
                  "InstanceName": "singleCipherMode_256u_76_U0",
                  "Instances": [
                    {
                      "ModuleName": "process_r",
                      "InstanceName": "grp_process_r_fu_167"
                    },
                    {
                      "ModuleName": "updateKey",
                      "InstanceName": "grp_updateKey_fu_192"
                    }
                  ]
                },
                {
                  "ModuleName": "singleCipherMode_256u_77",
                  "InstanceName": "singleCipherMode_256u_77_U0",
                  "Instances": [
                    {
                      "ModuleName": "process_r",
                      "InstanceName": "grp_process_r_fu_167"
                    },
                    {
                      "ModuleName": "updateKey",
                      "InstanceName": "grp_updateKey_fu_192"
                    }
                  ]
                },
                {
                  "ModuleName": "singleCipherMode_256u_78",
                  "InstanceName": "singleCipherMode_256u_78_U0",
                  "Instances": [
                    {
                      "ModuleName": "process_r",
                      "InstanceName": "grp_process_r_fu_167"
                    },
                    {
                      "ModuleName": "updateKey",
                      "InstanceName": "grp_updateKey_fu_192"
                    }
                  ]
                },
                {
                  "ModuleName": "cipherModeParallel_4u_256u_entry98",
                  "InstanceName": "cipherModeParallel_4u_256u_entry98_U0"
                }
              ]
            }]
        },
        {
          "ModuleName": "scanMultiChannel_4u_256u_128u_104",
          "InstanceName": "scanMultiChannel_4u_256u_128u_104_U0",
          "Instances": [
            {
              "ModuleName": "readBlock_128u_4u_256u_107",
              "InstanceName": "readBlock_128u_4u_256u_107_U0"
            },
            {
              "ModuleName": "splitText_4u_256u_s",
              "InstanceName": "splitText_4u_256u_U0"
            }
          ]
        },
        {
          "ModuleName": "writeOut_128u_s",
          "InstanceName": "writeOut_128u_U0"
        },
        {
          "ModuleName": "mergeResult_128u_4u_s",
          "InstanceName": "mergeResult_128u_4u_U0"
        }
      ]
    },
    "Info": {
      "readBlock_128u_4u_256u_107": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "splitText_4u_256u_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "scanMultiChannel_4u_256u_128u_104": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "cipherModeParallel_4u_256u_entry98": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "updateKey": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "process_r": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "singleCipherMode_256u_75": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "singleCipherMode_256u_76": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "singleCipherMode_256u_77": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "singleCipherMode_256u_78": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "cipherModeParallel_4u_256u_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "cipherModeProcess_4u_256u_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "mergeResult_128u_4u_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "writeOut_128u_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "aes256CbcDecryptKernel": {
        "FunctionProtocol": "ap_ctrl_chain",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "readBlock_128u_4u_256u_107": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.920"
        },
        "Loops": [
          {
            "Name": "LOOP_SCAN_CFG",
            "TripCount": "4",
            "Latency": "5",
            "PipelineII": "1",
            "PipelineDepth": "3"
          },
          {
            "Name": "LOOP_SCAN_TEXT",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepthMin": "3",
            "PipelineDepthMax": "?",
            "PipelineDepth": "3 ~ ?",
            "Loops": [{
                "Name": "VITIS_LOOP_99_1",
                "TripCount": "",
                "LatencyMin": "2",
                "LatencyMax": "?",
                "Latency": "2 ~ ?",
                "PipelineII": "1",
                "PipelineDepth": "3"
              }]
          }
        ],
        "Area": {
          "DSP": "16",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "~0",
          "FF": "2295",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "1795",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "splitText_4u_256u_s": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.920"
        },
        "Loops": [{
            "Name": "LOOP_MULTI_TASK",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [{
                "Name": "LOOP_SPLIT_TEXT",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "1",
                "PipelineDepth": "2"
              }]
          }],
        "Area": {
          "FF": "712",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "538",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "scanMultiChannel_4u_256u_128u_104": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.920"
        },
        "Area": {
          "DSP": "16",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "~0",
          "FF": "3503",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "3013",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "cipherModeParallel_4u_256u_entry98": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "1.458"
        },
        "Area": {
          "FF": "2",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "55",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "updateKey": {
        "Latency": {
          "LatencyBest": "146",
          "LatencyAvg": "146",
          "LatencyWorst": "146",
          "PipelineII": "146",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.601"
        },
        "Loops": [{
            "Name": "key_gen_loop",
            "TripCount": "14",
            "Latency": "144",
            "PipelineII": "10",
            "PipelineDepth": "15"
          }],
        "Area": {
          "BRAM_18K": "1",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "~0",
          "FF": "3152",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "912",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "process_r": {
        "Latency": {
          "LatencyBest": "14",
          "LatencyAvg": "14",
          "LatencyWorst": "14",
          "PipelineII": "1",
          "PipelineDepth": "15",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "1.488"
        },
        "Area": {
          "FF": "9487",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "7468",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "singleCipherMode_256u_75": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.654"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_223_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [{
                "Name": "decryption_cbc_loop",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "1",
                "PipelineDepth": "16"
              }]
          }],
        "Area": {
          "BRAM_18K": "1",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "~0",
          "FF": "15611",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "9007",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "singleCipherMode_256u_76": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.654"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_223_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [{
                "Name": "decryption_cbc_loop",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "1",
                "PipelineDepth": "16"
              }]
          }],
        "Area": {
          "BRAM_18K": "1",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "~0",
          "FF": "15611",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "9007",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "singleCipherMode_256u_77": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.654"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_223_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [{
                "Name": "decryption_cbc_loop",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "1",
                "PipelineDepth": "16"
              }]
          }],
        "Area": {
          "BRAM_18K": "1",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "~0",
          "FF": "15611",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "9007",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "singleCipherMode_256u_78": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.654"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_223_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [{
                "Name": "decryption_cbc_loop",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "1",
                "PipelineDepth": "16"
              }]
          }],
        "Area": {
          "BRAM_18K": "1",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "~0",
          "FF": "15611",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "9007",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "cipherModeParallel_4u_256u_s": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.654"
        },
        "Area": {
          "BRAM_18K": "4",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "~0",
          "FF": "62857",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "2",
          "LUT": "36526",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "3",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "cipherModeProcess_4u_256u_s": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.654"
        },
        "Area": {
          "BRAM_18K": "4",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "~0",
          "FF": "62927",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "2",
          "LUT": "36789",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "3",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "mergeResult_128u_4u_s": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "4.282"
        },
        "Loops": [{
            "Name": "LOOP_TASK",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [{
                "Name": "LOOP_MERGE_RESULT",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "1",
                "PipelineDepth": "2"
              }]
          }],
        "Area": {
          "FF": "362",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "550",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "writeOut_128u_s": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.920"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_341_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [{
                "Name": "LOOP_BURST_WRITE",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "1",
                "PipelineDepth": "3"
              }]
          }],
        "Area": {
          "FF": "1032",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "735",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "aes256CbcDecryptKernel": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "4.282"
        },
        "Area": {
          "BRAM_18K": "135",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "3",
          "DSP": "16",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "~0",
          "FF": "73866",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "3",
          "LUT": "48196",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "4",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2021-01-14 21:37:39 UTC",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.1"
  }
}
