Creating empty 100MiB image file: /home/magnago/overlay/simple_real2.c.ext3
Formatting image with ext3 file system
Image is done: /home/magnago/overlay/simple_real2.c.ext3
This is Ultimate 0.2.1-origin.dev-f91880a
[2021-04-24 13:58:10,348 INFO  L177        SettingsManager]: Resetting all preferences to default values...
[2021-04-24 13:58:10,350 INFO  L181        SettingsManager]: Resetting UltimateCore preferences to default values
[2021-04-24 13:58:10,389 INFO  L184        SettingsManager]: Ultimate Commandline Interface provides no preferences, ignoring...
[2021-04-24 13:58:10,390 INFO  L181        SettingsManager]: Resetting Boogie Preprocessor preferences to default values
[2021-04-24 13:58:10,390 INFO  L181        SettingsManager]: Resetting Boogie Procedure Inliner preferences to default values
[2021-04-24 13:58:10,391 INFO  L181        SettingsManager]: Resetting Abstract Interpretation preferences to default values
[2021-04-24 13:58:10,392 INFO  L181        SettingsManager]: Resetting LassoRanker preferences to default values
[2021-04-24 13:58:10,393 INFO  L181        SettingsManager]: Resetting Reaching Definitions preferences to default values
[2021-04-24 13:58:10,394 INFO  L181        SettingsManager]: Resetting SyntaxChecker preferences to default values
[2021-04-24 13:58:10,394 INFO  L181        SettingsManager]: Resetting Sifa preferences to default values
[2021-04-24 13:58:10,395 INFO  L184        SettingsManager]: B?chi Program Product provides no preferences, ignoring...
[2021-04-24 13:58:10,395 INFO  L181        SettingsManager]: Resetting LTL2Aut preferences to default values
[2021-04-24 13:58:10,396 INFO  L181        SettingsManager]: Resetting PEA to Boogie preferences to default values
[2021-04-24 13:58:10,397 INFO  L181        SettingsManager]: Resetting BlockEncodingV2 preferences to default values
[2021-04-24 13:58:10,397 INFO  L181        SettingsManager]: Resetting ChcToBoogie preferences to default values
[2021-04-24 13:58:10,398 INFO  L181        SettingsManager]: Resetting AutomataScriptInterpreter preferences to default values
[2021-04-24 13:58:10,398 INFO  L181        SettingsManager]: Resetting BuchiAutomizer preferences to default values
[2021-04-24 13:58:10,399 INFO  L181        SettingsManager]: Resetting CACSL2BoogieTranslator preferences to default values
[2021-04-24 13:58:10,400 INFO  L181        SettingsManager]: Resetting CodeCheck preferences to default values
[2021-04-24 13:58:10,401 INFO  L181        SettingsManager]: Resetting InvariantSynthesis preferences to default values
[2021-04-24 13:58:10,402 INFO  L181        SettingsManager]: Resetting RCFGBuilder preferences to default values
[2021-04-24 13:58:10,402 INFO  L181        SettingsManager]: Resetting Referee preferences to default values
[2021-04-24 13:58:10,403 INFO  L181        SettingsManager]: Resetting TraceAbstraction preferences to default values
[2021-04-24 13:58:10,404 INFO  L184        SettingsManager]: TraceAbstractionConcurrent provides no preferences, ignoring...
[2021-04-24 13:58:10,405 INFO  L184        SettingsManager]: TraceAbstractionWithAFAs provides no preferences, ignoring...
[2021-04-24 13:58:10,405 INFO  L181        SettingsManager]: Resetting TreeAutomizer preferences to default values
[2021-04-24 13:58:10,405 INFO  L181        SettingsManager]: Resetting IcfgToChc preferences to default values
[2021-04-24 13:58:10,406 INFO  L181        SettingsManager]: Resetting IcfgTransformer preferences to default values
[2021-04-24 13:58:10,406 INFO  L184        SettingsManager]: ReqToTest provides no preferences, ignoring...
[2021-04-24 13:58:10,406 INFO  L181        SettingsManager]: Resetting Boogie Printer preferences to default values
[2021-04-24 13:58:10,407 INFO  L181        SettingsManager]: Resetting ChcSmtPrinter preferences to default values
[2021-04-24 13:58:10,407 INFO  L181        SettingsManager]: Resetting ReqPrinter preferences to default values
[2021-04-24 13:58:10,408 INFO  L181        SettingsManager]: Resetting Witness Printer preferences to default values
[2021-04-24 13:58:10,408 INFO  L184        SettingsManager]: Boogie PL CUP Parser provides no preferences, ignoring...
[2021-04-24 13:58:10,409 INFO  L181        SettingsManager]: Resetting CDTParser preferences to default values
[2021-04-24 13:58:10,409 INFO  L184        SettingsManager]: AutomataScriptParser provides no preferences, ignoring...
[2021-04-24 13:58:10,409 INFO  L184        SettingsManager]: ReqParser provides no preferences, ignoring...
[2021-04-24 13:58:10,409 INFO  L181        SettingsManager]: Resetting SmtParser preferences to default values
[2021-04-24 13:58:10,410 INFO  L181        SettingsManager]: Resetting Witness Parser preferences to default values
[2021-04-24 13:58:10,410 INFO  L188        SettingsManager]: Finished resetting all preferences to default values...
[2021-04-24 13:58:10,411 INFO  L101        SettingsManager]: Beginning loading settings from /home/singularity/UAutomizer-linux/config/svcomp-LTL-64bit-Automizer_Default.epf
[2021-04-24 13:58:10,423 INFO  L113        SettingsManager]: Loading preferences was successful
[2021-04-24 13:58:10,423 INFO  L115        SettingsManager]: Preferences different from defaults after loading the file:
[2021-04-24 13:58:10,424 INFO  L136        SettingsManager]: Preferences of BlockEncodingV2 differ from their defaults:
[2021-04-24 13:58:10,424 INFO  L138        SettingsManager]:  * Minimize states even if more edges are added than removed.=true
[2021-04-24 13:58:10,424 INFO  L138        SettingsManager]:  * Rewrite not-equals=true
[2021-04-24 13:58:10,424 INFO  L138        SettingsManager]:  * Create parallel compositions if possible=false
[2021-04-24 13:58:10,424 INFO  L138        SettingsManager]:  * Minimize states using LBE with the strategy=NONE
[2021-04-24 13:58:10,424 INFO  L138        SettingsManager]:  * Use SBE=true
[2021-04-24 13:58:10,424 INFO  L136        SettingsManager]: Preferences of BuchiAutomizer differ from their defaults:
[2021-04-24 13:58:10,424 INFO  L138        SettingsManager]:  * Compute Interpolants along a Counterexample=Craig_TreeInterpolation
[2021-04-24 13:58:10,425 INFO  L138        SettingsManager]:  * Use old map elimination=false
[2021-04-24 13:58:10,425 INFO  L138        SettingsManager]:  * Try twofold refinement=false
[2021-04-24 13:58:10,425 INFO  L136        SettingsManager]: Preferences of CACSL2BoogieTranslator differ from their defaults:
[2021-04-24 13:58:10,425 INFO  L138        SettingsManager]:  * Check unreachability of error function in SV-COMP mode=false
[2021-04-24 13:58:10,425 INFO  L138        SettingsManager]:  * Overapproximate operations on floating types=true
[2021-04-24 13:58:10,425 INFO  L138        SettingsManager]:  * Check division by zero=IGNORE
[2021-04-24 13:58:10,425 INFO  L138        SettingsManager]:  * Pointer to allocated memory at dereference=ASSUME
[2021-04-24 13:58:10,425 INFO  L138        SettingsManager]:  * If two pointers are subtracted or compared they have the same base address=ASSUME
[2021-04-24 13:58:10,425 INFO  L138        SettingsManager]:  * Check array bounds for arrays that are off heap=ASSUME
[2021-04-24 13:58:10,425 INFO  L138        SettingsManager]:  * Check if freed pointer was valid=false
[2021-04-24 13:58:10,426 INFO  L138        SettingsManager]:  * Use constant arrays=true
[2021-04-24 13:58:10,426 INFO  L138        SettingsManager]:  * Pointer base address is valid at dereference=ASSUME
[2021-04-24 13:58:10,426 INFO  L136        SettingsManager]: Preferences of RCFGBuilder differ from their defaults:
[2021-04-24 13:58:10,426 INFO  L138        SettingsManager]:  * Size of a code block=SingleStatement
[2021-04-24 13:58:10,426 INFO  L138        SettingsManager]:  * SMT solver=Internal_SMTInterpol
Applying setting for plugin de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator: Overapproximate operations on floating types -> false
Applying setting for plugin de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator: Assume nondeterminstic values are in range -> false
[2021-04-24 13:58:10,636 INFO  L75    nceAwareModelManager]: Repository-Root is: /tmp
[2021-04-24 13:58:10,666 INFO  L261   ainManager$Toolchain]: [Toolchain 1]: Applicable parser(s) successfully (re)initialized
[2021-04-24 13:58:10,667 INFO  L217   ainManager$Toolchain]: [Toolchain 1]: Toolchain selected.
[2021-04-24 13:58:10,668 INFO  L271        PluginConnector]: Initializing CDTParser...
[2021-04-24 13:58:10,669 INFO  L275        PluginConnector]: CDTParser initialized
[2021-04-24 13:58:10,669 INFO  L432   ainManager$Toolchain]: [Toolchain 1]: Parsing single file: /home/magnago/benchmarks/ltl_infinite_state/simple_real_loops/ultimate/simple_real2.c
[2021-04-24 13:58:10,709 INFO  L220              CDTParser]: Created temporary CDT project at /home/singularity/f724911f75ac457dac5d65ec1528cc41/FLAGf52262786
[2021-04-24 13:58:11,006 INFO  L306              CDTParser]: Found 1 translation units.
[2021-04-24 13:58:11,006 INFO  L160              CDTParser]: Scanning /home/magnago/benchmarks/ltl_infinite_state/simple_real_loops/ultimate/simple_real2.c
[2021-04-24 13:58:11,028 INFO  L349              CDTParser]: About to delete temporary CDT project at /home/singularity/f724911f75ac457dac5d65ec1528cc41/FLAGf52262786
[2021-04-24 13:58:11,454 INFO  L357              CDTParser]: Successfully deleted /home/singularity/f724911f75ac457dac5d65ec1528cc41
[2021-04-24 13:58:11,455 INFO  L299   ainManager$Toolchain]: ####################### [Toolchain 1] #######################
[2021-04-24 13:58:11,457 INFO  L131        ToolchainWalker]: Walking toolchain with 7 elements.
[2021-04-24 13:58:11,458 INFO  L113        PluginConnector]: ------------------------CACSL2BoogieTranslator----------------------------
[2021-04-24 13:58:11,458 INFO  L271        PluginConnector]: Initializing CACSL2BoogieTranslator...
[2021-04-24 13:58:11,460 INFO  L275        PluginConnector]: CACSL2BoogieTranslator initialized
[2021-04-24 13:58:11,461 INFO  L185        PluginConnector]: Executing the observer ACSLObjectContainerObserver from plugin CACSL2BoogieTranslator for "CDTParser AST 24.04 01:58:11" (1/1) ...
[2021-04-24 13:58:11,461 INFO  L205        PluginConnector]: Invalid model from CACSL2BoogieTranslator for observer de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator.ACSLObjectContainerObserver@6f08b517 and model type de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 24.04 01:58:11, skipping insertion in model container
[2021-04-24 13:58:11,462 INFO  L185        PluginConnector]: Executing the observer CACSL2BoogieTranslatorObserver from plugin CACSL2BoogieTranslator for "CDTParser AST 24.04 01:58:11" (1/1) ...
[2021-04-24 13:58:11,467 INFO  L145         MainTranslator]: Starting translation in SV-COMP mode 
[2021-04-24 13:58:11,479 INFO  L178         MainTranslator]: Built tables and reachable declarations
[2021-04-24 13:58:11,579 INFO  L206          PostProcessor]: Analyzing one entry point: main
[2021-04-24 13:58:11,581 INFO  L203         MainTranslator]: Completed pre-run
[2021-04-24 13:58:11,590 INFO  L206          PostProcessor]: Analyzing one entry point: main
[2021-04-24 13:58:11,600 INFO  L208         MainTranslator]: Completed translation
[2021-04-24 13:58:11,600 INFO  L202        PluginConnector]: Adding new model de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 24.04 01:58:11 WrapperNode
[2021-04-24 13:58:11,600 INFO  L132        PluginConnector]: ------------------------ END CACSL2BoogieTranslator----------------------------
[2021-04-24 13:58:11,601 INFO  L113        PluginConnector]: ------------------------Boogie Preprocessor----------------------------
[2021-04-24 13:58:11,601 INFO  L271        PluginConnector]: Initializing Boogie Preprocessor...
[2021-04-24 13:58:11,601 INFO  L275        PluginConnector]: Boogie Preprocessor initialized
[2021-04-24 13:58:11,608 INFO  L185        PluginConnector]: Executing the observer EnsureBoogieModelObserver from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 24.04 01:58:11" (1/1) ...
[2021-04-24 13:58:11,608 INFO  L185        PluginConnector]: Executing the observer TypeChecker from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 24.04 01:58:11" (1/1) ...
[2021-04-24 13:58:11,610 INFO  L185        PluginConnector]: Executing the observer ConstExpander from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 24.04 01:58:11" (1/1) ...
[2021-04-24 13:58:11,610 INFO  L185        PluginConnector]: Executing the observer StructExpander from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 24.04 01:58:11" (1/1) ...
[2021-04-24 13:58:11,612 INFO  L185        PluginConnector]: Executing the observer UnstructureCode from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 24.04 01:58:11" (1/1) ...
[2021-04-24 13:58:11,614 INFO  L185        PluginConnector]: Executing the observer FunctionInliner from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 24.04 01:58:11" (1/1) ...
[2021-04-24 13:58:11,615 INFO  L185        PluginConnector]: Executing the observer BoogieSymbolTableConstructor from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 24.04 01:58:11" (1/1) ...
[2021-04-24 13:58:11,616 INFO  L132        PluginConnector]: ------------------------ END Boogie Preprocessor----------------------------
[2021-04-24 13:58:11,616 INFO  L113        PluginConnector]: ------------------------RCFGBuilder----------------------------
[2021-04-24 13:58:11,616 INFO  L271        PluginConnector]: Initializing RCFGBuilder...
[2021-04-24 13:58:11,616 INFO  L275        PluginConnector]: RCFGBuilder initialized
[2021-04-24 13:58:11,617 INFO  L185        PluginConnector]: Executing the observer RCFGBuilderObserver from plugin RCFGBuilder for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 24.04 01:58:11" (1/1) ...
[2021-04-24 13:58:11,685 INFO  L138     BoogieDeclarations]: Found implementation of procedure ULTIMATE.init
[2021-04-24 13:58:11,686 INFO  L138     BoogieDeclarations]: Found implementation of procedure ULTIMATE.start
[2021-04-24 13:58:11,686 INFO  L138     BoogieDeclarations]: Found implementation of procedure __VERIFIER_nondet_bool
[2021-04-24 13:58:11,686 INFO  L138     BoogieDeclarations]: Found implementation of procedure main
[2021-04-24 13:58:11,686 INFO  L130     BoogieDeclarations]: Found specification of procedure __VERIFIER_nondet_float
[2021-04-24 13:58:11,686 INFO  L130     BoogieDeclarations]: Found specification of procedure __VERIFIER_nondet_int
[2021-04-24 13:58:11,686 INFO  L130     BoogieDeclarations]: Found specification of procedure __VERIFIER_nondet_bool
[2021-04-24 13:58:11,686 INFO  L130     BoogieDeclarations]: Found specification of procedure main
[2021-04-24 13:58:11,686 INFO  L130     BoogieDeclarations]: Found specification of procedure ULTIMATE.init
[2021-04-24 13:58:11,686 INFO  L130     BoogieDeclarations]: Found specification of procedure ULTIMATE.start
[2021-04-24 13:58:11,787 INFO  L294             CfgBuilder]: Using the 1 location(s) as analysis (start of procedure ULTIMATE.start)
[2021-04-24 13:58:11,787 INFO  L299             CfgBuilder]: Removed 1 assume(true) statements.
[2021-04-24 13:58:11,788 INFO  L202        PluginConnector]: Adding new model de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder CFG 24.04 01:58:11 BoogieIcfgContainer
[2021-04-24 13:58:11,788 INFO  L132        PluginConnector]: ------------------------ END RCFGBuilder----------------------------
[2021-04-24 13:58:11,789 INFO  L113        PluginConnector]: ------------------------LTL2Aut----------------------------
[2021-04-24 13:58:11,789 INFO  L271        PluginConnector]: Initializing LTL2Aut...
[2021-04-24 13:58:11,791 INFO  L275        PluginConnector]: LTL2Aut initialized
[2021-04-24 13:58:11,792 INFO  L185        PluginConnector]: Executing the observer LTL2autObserver from plugin LTL2Aut for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 24.04 01:58:11" (2/3) ...
No working directory specified, using /usr/bin/ltl2ba
Starting monitored process 1 with ltl2ba -f ! ( <> ( [] ( a ) ) )  (exit command is null, workingDir is null)
[2021-04-24 13:58:11,833 INFO  L125        LTL2autObserver]: LTL Property is: F(G((0.0 < ~x~0)))
[2021-04-24 13:58:11,834 INFO  L202        PluginConnector]: Adding new model Hardcoded de.uni_freiburg.informatik.ultimate.ltl2aut AST 24.04 01:58:11 NWAContainer
[2021-04-24 13:58:11,834 INFO  L132        PluginConnector]: ------------------------ END LTL2Aut----------------------------
[2021-04-24 13:58:11,835 INFO  L113        PluginConnector]: ------------------------B?chi Program Product----------------------------
[2021-04-24 13:58:11,835 INFO  L271        PluginConnector]: Initializing B?chi Program Product...
[2021-04-24 13:58:11,836 INFO  L275        PluginConnector]: B?chi Program Product initialized
[2021-04-24 13:58:11,837 INFO  L185        PluginConnector]: Executing the observer BuchiProductObserver from plugin B?chi Program Product for "de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder CFG 24.04 01:58:11" (3/4) ...
[2021-04-24 13:58:11,838 INFO  L205        PluginConnector]: Invalid model from B?chi Program Product for observer de.uni_freiburg.informatik.ultimate.buchiprogramproduct.BuchiProductObserver@619aeab4 and model type LTL+Program Product de.uni_freiburg.informatik.ultimate.buchiprogramproduct OTHER 24.04 01:58:11, skipping insertion in model container
[2021-04-24 13:58:11,838 INFO  L185        PluginConnector]: Executing the observer BuchiProductObserver from plugin B?chi Program Product for "Hardcoded de.uni_freiburg.informatik.ultimate.ltl2aut AST 24.04 01:58:11" (4/4) ...
[2021-04-24 13:58:11,840 INFO  L104   BuchiProductObserver]: Initial property automaton 2 locations, 4 edges
[2021-04-24 13:58:11,842 INFO  L110   BuchiProductObserver]: Initial RCFG 31 locations, 37 edges
[2021-04-24 13:58:11,842 INFO  L93    BuchiProductObserver]: Beginning generation of product automaton
[2021-04-24 13:58:11,846 INFO  L132       ProductGenerator]: The program has no step specification, so we assume maximum atomicity
[2021-04-24 13:58:11,909 INFO  L97    BuchiProductObserver]: Finished generation of product automaton successfully
[2021-04-24 13:58:11,910 INFO  L110   BuchiProductObserver]: BuchiProgram size 58 locations, 109 edges
[2021-04-24 13:58:11,910 INFO  L202        PluginConnector]: Adding new model LTL+Program Product de.uni_freiburg.informatik.ultimate.buchiprogramproduct OTHER 24.04 01:58:11 BoogieIcfgContainer
[2021-04-24 13:58:11,910 INFO  L132        PluginConnector]: ------------------------ END B?chi Program Product----------------------------
[2021-04-24 13:58:11,910 INFO  L113        PluginConnector]: ------------------------BlockEncodingV2----------------------------
[2021-04-24 13:58:11,911 INFO  L271        PluginConnector]: Initializing BlockEncodingV2...
[2021-04-24 13:58:11,912 INFO  L275        PluginConnector]: BlockEncodingV2 initialized
[2021-04-24 13:58:11,913 INFO  L185        PluginConnector]: Executing the observer BlockEncodingObserver from plugin BlockEncodingV2 for "LTL+Program Product de.uni_freiburg.informatik.ultimate.buchiprogramproduct OTHER 24.04 01:58:11" (1/1) ...
[2021-04-24 13:58:11,923 INFO  L313           BlockEncoder]: Initial Icfg 58 locations, 109 edges
[2021-04-24 13:58:11,923 INFO  L258           BlockEncoder]: Using Remove infeasible edges
[2021-04-24 13:58:11,924 INFO  L263           BlockEncoder]: Using Maximize final states
[2021-04-24 13:58:11,924 INFO  L270           BlockEncoder]: Using Minimize states even if more edges are added than removed.=true
[2021-04-24 13:58:11,924 INFO  L296           BlockEncoder]: Using Remove sink states
[2021-04-24 13:58:11,925 INFO  L171           BlockEncoder]: Using Apply optimizations until nothing changes=true
[2021-04-24 13:58:11,925 INFO  L179           BlockEncoder]: Using Rewrite not-equals
[2021-04-24 13:58:11,943 INFO  L185           BlockEncoder]: Using Use SBE
[2021-04-24 13:58:11,962 INFO  L200           BlockEncoder]: SBE split 16 edges
[2021-04-24 13:58:11,965 INFO  L70    emoveInfeasibleEdges]: Removed 4 edges and 0 locations because of local infeasibility
[2021-04-24 13:58:11,966 INFO  L71     MaximizeFinalStates]: 2 new accepting states
[2021-04-24 13:58:11,968 INFO  L70        RemoveSinkStates]: Removed 0 edges and 0 locations by removing sink states
[2021-04-24 13:58:11,969 INFO  L70    emoveInfeasibleEdges]: Removed 0 edges and 0 locations because of local infeasibility
[2021-04-24 13:58:11,969 INFO  L71     MaximizeFinalStates]: 0 new accepting states
[2021-04-24 13:58:11,969 INFO  L70        RemoveSinkStates]: Removed 0 edges and 0 locations by removing sink states
[2021-04-24 13:58:11,970 INFO  L313           BlockEncoder]: Encoded RCFG 58 locations, 181 edges
[2021-04-24 13:58:11,970 INFO  L202        PluginConnector]: Adding new model LTL+Program Product de.uni_freiburg.informatik.ultimate.plugins.blockencoding CFG 24.04 01:58:11 BasicIcfg
[2021-04-24 13:58:11,970 INFO  L132        PluginConnector]: ------------------------ END BlockEncodingV2----------------------------
[2021-04-24 13:58:11,971 INFO  L113        PluginConnector]: ------------------------BuchiAutomizer----------------------------
[2021-04-24 13:58:11,971 INFO  L271        PluginConnector]: Initializing BuchiAutomizer...
[2021-04-24 13:58:11,973 INFO  L275        PluginConnector]: BuchiAutomizer initialized
[2021-04-24 13:58:11,973 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2021-04-24 13:58:11,973 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "CDTParser AST 24.04 01:58:11" (1/6) ...
[2021-04-24 13:58:11,974 INFO  L205        PluginConnector]: Invalid model from BuchiAutomizer for observer de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer.BuchiAutomizerObserver@276d2abc and model type de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer AST 24.04 01:58:11, skipping insertion in model container
[2021-04-24 13:58:11,974 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2021-04-24 13:58:11,974 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 24.04 01:58:11" (2/6) ...
[2021-04-24 13:58:11,974 INFO  L205        PluginConnector]: Invalid model from BuchiAutomizer for observer de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer.BuchiAutomizerObserver@276d2abc and model type de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer AST 24.04 01:58:11, skipping insertion in model container
[2021-04-24 13:58:11,974 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2021-04-24 13:58:11,974 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder CFG 24.04 01:58:11" (3/6) ...
[2021-04-24 13:58:11,975 INFO  L205        PluginConnector]: Invalid model from BuchiAutomizer for observer de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer.BuchiAutomizerObserver@276d2abc and model type de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer CFG 24.04 01:58:11, skipping insertion in model container
[2021-04-24 13:58:11,975 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2021-04-24 13:58:11,975 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "Hardcoded de.uni_freiburg.informatik.ultimate.ltl2aut AST 24.04 01:58:11" (4/6) ...
[2021-04-24 13:58:11,975 INFO  L205        PluginConnector]: Invalid model from BuchiAutomizer for observer de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer.BuchiAutomizerObserver@276d2abc and model type Hardcoded de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer AST 24.04 01:58:11, skipping insertion in model container
[2021-04-24 13:58:11,975 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2021-04-24 13:58:11,975 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "LTL+Program Product de.uni_freiburg.informatik.ultimate.buchiprogramproduct OTHER 24.04 01:58:11" (5/6) ...
[2021-04-24 13:58:11,975 INFO  L205        PluginConnector]: Invalid model from BuchiAutomizer for observer de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer.BuchiAutomizerObserver@276d2abc and model type LTL+Program Product de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer OTHER 24.04 01:58:11, skipping insertion in model container
[2021-04-24 13:58:11,975 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2021-04-24 13:58:11,975 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "LTL+Program Product de.uni_freiburg.informatik.ultimate.plugins.blockencoding CFG 24.04 01:58:11" (6/6) ...
[2021-04-24 13:58:11,976 INFO  L389   chiAutomizerObserver]: Analyzing ICFG simple_real2.c_BEv2
[2021-04-24 13:58:12,007 INFO  L359         BuchiCegarLoop]: Interprodecural is true
[2021-04-24 13:58:12,007 INFO  L360         BuchiCegarLoop]: Hoare is false
[2021-04-24 13:58:12,007 INFO  L361         BuchiCegarLoop]: Compute interpolants for Craig_TreeInterpolation
[2021-04-24 13:58:12,007 INFO  L362         BuchiCegarLoop]: Backedges is STRAIGHT_LINE
[2021-04-24 13:58:12,008 INFO  L363         BuchiCegarLoop]: Determinization is PREDICATE_ABSTRACTION
[2021-04-24 13:58:12,008 INFO  L364         BuchiCegarLoop]: Difference is false
[2021-04-24 13:58:12,008 INFO  L365         BuchiCegarLoop]: Minimize is MINIMIZE_SEVPA
[2021-04-24 13:58:12,008 INFO  L368         BuchiCegarLoop]: ======== Iteration 0==of CEGAR loop == BuchiCegarLoop========
[2021-04-24 13:58:12,016 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand  has 58 states, 48 states have (on average 3.4375) internal successors, (165), 47 states have internal predecessors, (165), 5 states have call successors, (5), 5 states have call predecessors, (5), 5 states have return successors, (9), 7 states have call predecessors, (9), 5 states have call successors, (9)
[2021-04-24 13:58:12,030 INFO  L131   ngComponentsAnalysis]: Automaton has 2 accepting balls. 21
[2021-04-24 13:58:12,030 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2021-04-24 13:58:12,030 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2021-04-24 13:58:12,036 INFO  L853         BuchiCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2021-04-24 13:58:12,037 INFO  L854         BuchiCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2021-04-24 13:58:12,037 INFO  L427         BuchiCegarLoop]: ======== Iteration 1============
[2021-04-24 13:58:12,037 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand  has 58 states, 48 states have (on average 3.4375) internal successors, (165), 47 states have internal predecessors, (165), 5 states have call successors, (5), 5 states have call predecessors, (5), 5 states have return successors, (9), 7 states have call predecessors, (9), 5 states have call successors, (9)
[2021-04-24 13:58:12,040 INFO  L131   ngComponentsAnalysis]: Automaton has 2 accepting balls. 21
[2021-04-24 13:58:12,040 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2021-04-24 13:58:12,040 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2021-04-24 13:58:12,041 INFO  L853         BuchiCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2021-04-24 13:58:12,041 INFO  L854         BuchiCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2021-04-24 13:58:12,046 INFO  L794   eck$LassoCheckResult]: Stem: 8#ULTIMATE.startENTRY_NONWAtrue [181] ULTIMATE.startENTRY_NONWA-->ULTIMATE.initENTRY_NONWA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 44#ULTIMATE.initENTRY_NONWAtrue [247] ULTIMATE.initENTRY_NONWA-->L11_NONWA: Formula: (= v_~b~0_9 0)  InVars {}  OutVars{~b~0=v_~b~0_9}  AuxVars[]  AssignedVars[~b~0] 60#L11_NONWAtrue [273] L11_NONWA-->L12_NONWA: Formula: (= v_~_x_b~0_9 0)  InVars {}  OutVars{~_x_b~0=v_~_x_b~0_9}  AuxVars[]  AssignedVars[~_x_b~0] 23#L12_NONWAtrue [216] L12_NONWA-->L12-1_NONWA: Formula: (= v_~x~0_10 0.0)  InVars {}  OutVars{~x~0=v_~x~0_10}  AuxVars[]  AssignedVars[~x~0] 12#L12-1_NONWAtrue [194] L12-1_NONWA-->ULTIMATE.initFINAL_NONWA: Formula: (= v_~_x_x~0_9 0.0)  InVars {}  OutVars{~_x_x~0=v_~_x_x~0_9}  AuxVars[]  AssignedVars[~_x_x~0] 31#ULTIMATE.initFINAL_NONWAtrue [229] ULTIMATE.initFINAL_NONWA-->ULTIMATE.initEXIT_NONWA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 40#ULTIMATE.initEXIT_NONWAtrue >[278] ULTIMATE.initEXIT_NONWA-->L-1_NONWA: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 54#L-1_NONWAtrue [264] L-1_NONWA-->mainENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 38#mainENTRY_T0_inittrue [239] mainENTRY_T0_init-->mainENTRY_T0_init-D2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 35#mainENTRY_T0_init-D2true [236] mainENTRY_T0_init-D2-->__VERIFIER_nondet_boolENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51#__VERIFIER_nondet_boolENTRY_T0_inittrue [335] __VERIFIER_nondet_boolENTRY_T0_init-->L7_T0_init: Formula: (and (= |v___VERIFIER_nondet_bool_#res_5| 1) (> |v___VERIFIER_nondet_bool_#t~nondet0_8| 0))  InVars {__VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_8|}  OutVars{__VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_8|, __VERIFIER_nondet_bool_#res=|v___VERIFIER_nondet_bool_#res_5|}  AuxVars[]  AssignedVars[__VERIFIER_nondet_bool_#res] 10#L7_T0_inittrue [291] L7_T0_init-->__VERIFIER_nondet_boolFINAL_accept_S1: Formula: (>= 0.0 v_~x~0_18)  InVars {~x~0=v_~x~0_18}  OutVars{__VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_9|, ~x~0=v_~x~0_18}  AuxVars[]  AssignedVars[__VERIFIER_nondet_bool_#t~nondet0] 36#__VERIFIER_nondet_boolFINAL_accept_S1true [292] __VERIFIER_nondet_boolFINAL_accept_S1-->__VERIFIER_nondet_boolEXIT_accept_S1: Formula: (>= 0.0 v_~x~0_12)  InVars {~x~0=v_~x~0_12}  OutVars{~x~0=v_~x~0_12}  AuxVars[]  AssignedVars[] 18#__VERIFIER_nondet_boolEXIT_accept_S1true >[281] __VERIFIER_nondet_boolEXIT_accept_S1-->L16-D7: AOR: Formula: (= |v_main_#t~ret1_4| |v___VERIFIER_nondet_bool_#resOutParam_1|)  InVars {__VERIFIER_nondet_bool_#res=|v___VERIFIER_nondet_bool_#resOutParam_1|}  OutVars{main_#t~ret1=|v_main_#t~ret1_4|}  AuxVars[]  AssignedVars[main_#t~ret1] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 33#L16-D7true [231] L16-D7-->L16_accept_S1: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37#L16_accept_S1true [295] L16_accept_S1-->L16-1_accept_S1: Formula: (and (>= 0.0 v_~x~0_34) (= v_~b~0_10 |v_main_#t~ret1_7|))  InVars {main_#t~ret1=|v_main_#t~ret1_7|, ~x~0=v_~x~0_34}  OutVars{~b~0=v_~b~0_10, main_#t~ret1=|v_main_#t~ret1_7|, ~x~0=v_~x~0_34}  AuxVars[]  AssignedVars[~b~0] 48#L16-1_accept_S1true [300] L16-1_accept_S1-->L17_accept_S1: Formula: (>= 0.0 v_~x~0_44)  InVars {~x~0=v_~x~0_44}  OutVars{main_#t~ret1=|v_main_#t~ret1_11|, ~x~0=v_~x~0_44}  AuxVars[]  AssignedVars[main_#t~ret1] 13#L17_accept_S1true [304] L17_accept_S1-->L17-1_accept_S1: Formula: (and (>= 0.0 v_~x~0_23) (= v_~x~0_23 |v_main_#t~nondet2_5|))  InVars {main_#t~nondet2=|v_main_#t~nondet2_5|}  OutVars{~x~0=v_~x~0_23, main_#t~nondet2=|v_main_#t~nondet2_5|}  AuxVars[]  AssignedVars[~x~0] 22#L17-1_accept_S1true [308] L17-1_accept_S1-->L19_accept_S1: Formula: (>= 0.0 v_~x~0_54)  InVars {~x~0=v_~x~0_54}  OutVars{~x~0=v_~x~0_54, main_#t~nondet2=|v_main_#t~nondet2_9|}  AuxVars[]  AssignedVars[main_#t~nondet2] 19#L19_accept_S1true [413] L19_accept_S1-->L20-2_accept_S1: Formula: (and (> 0.0 v_~x~0_26) (>= 0.0 v_~x~0_26) (= v_main_~__ok~0_5 0))  InVars {~x~0=v_~x~0_26}  OutVars{main_~__ok~0=v_main_~__ok~0_5, ~x~0=v_~x~0_26}  AuxVars[]  AssignedVars[main_~__ok~0] 16#L20-2_accept_S1true 
[2021-04-24 13:58:12,047 INFO  L796   eck$LassoCheckResult]: Loop: 16#L20-2_accept_S1true [416] L20-2_accept_S1-->L21_accept_S1: Formula: (and (< v_main_~__ok~0_9 0) (>= 0.0 v_~x~0_33))  InVars {main_~__ok~0=v_main_~__ok~0_9, ~x~0=v_~x~0_33}  OutVars{main_~__ok~0=v_main_~__ok~0_9, ~x~0=v_~x~0_33}  AuxVars[]  AssignedVars[] 32#L21_accept_S1true [230] L21_accept_S1-->L21_accept_S1-D3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 49#L21_accept_S1-D3true [255] L21_accept_S1-D3-->__VERIFIER_nondet_boolENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51#__VERIFIER_nondet_boolENTRY_T0_inittrue [335] __VERIFIER_nondet_boolENTRY_T0_init-->L7_T0_init: Formula: (and (= |v___VERIFIER_nondet_bool_#res_5| 1) (> |v___VERIFIER_nondet_bool_#t~nondet0_8| 0))  InVars {__VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_8|}  OutVars{__VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_8|, __VERIFIER_nondet_bool_#res=|v___VERIFIER_nondet_bool_#res_5|}  AuxVars[]  AssignedVars[__VERIFIER_nondet_bool_#res] 10#L7_T0_inittrue [291] L7_T0_init-->__VERIFIER_nondet_boolFINAL_accept_S1: Formula: (>= 0.0 v_~x~0_18)  InVars {~x~0=v_~x~0_18}  OutVars{__VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_9|, ~x~0=v_~x~0_18}  AuxVars[]  AssignedVars[__VERIFIER_nondet_bool_#t~nondet0] 36#__VERIFIER_nondet_boolFINAL_accept_S1true [292] __VERIFIER_nondet_boolFINAL_accept_S1-->__VERIFIER_nondet_boolEXIT_accept_S1: Formula: (>= 0.0 v_~x~0_12)  InVars {~x~0=v_~x~0_12}  OutVars{~x~0=v_~x~0_12}  AuxVars[]  AssignedVars[] 18#__VERIFIER_nondet_boolEXIT_accept_S1true >[275] __VERIFIER_nondet_boolEXIT_accept_S1-->L21-1-D9: AOR: Formula: (= |v_main_#t~ret3_4| |v___VERIFIER_nondet_bool_#resOutParam_2|)  InVars {__VERIFIER_nondet_bool_#res=|v___VERIFIER_nondet_bool_#resOutParam_2|}  OutVars{main_#t~ret3=|v_main_#t~ret3_4|}  AuxVars[]  AssignedVars[main_#t~ret3] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 57#L21-1-D9true [269] L21-1-D9-->L21-1_accept_S1: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 41#L21-1_accept_S1true [294] L21-1_accept_S1-->L21-2_accept_S1: Formula: (and (>= 0.0 v_~x~0_60) (= v_~_x_b~0_20 |v_main_#t~ret3_11|))  InVars {~x~0=v_~x~0_60, main_#t~ret3=|v_main_#t~ret3_11|}  OutVars{~x~0=v_~x~0_60, ~_x_b~0=v_~_x_b~0_20, main_#t~ret3=|v_main_#t~ret3_11|}  AuxVars[]  AssignedVars[~_x_b~0] 52#L21-2_accept_S1true [261] L21-2_accept_S1-->L22_T0_init: Formula: true  InVars {}  OutVars{main_#t~ret3=|v_main_#t~ret3_6|}  AuxVars[]  AssignedVars[main_#t~ret3] 53#L22_T0_inittrue [263] L22_T0_init-->L22-1_T0_init: Formula: (= v_~_x_x~0_19 |v_main_#t~nondet4_8|)  InVars {main_#t~nondet4=|v_main_#t~nondet4_8|}  OutVars{main_#t~nondet4=|v_main_#t~nondet4_8|, ~_x_x~0=v_~_x_x~0_19}  AuxVars[]  AssignedVars[~_x_x~0] 4#L22-1_T0_inittrue [176] L22-1_T0_init-->L24_T0_init: Formula: true  InVars {}  OutVars{main_#t~nondet4=|v_main_#t~nondet4_6|}  AuxVars[]  AssignedVars[main_#t~nondet4] 6#L24_T0_inittrue [360] L24_T0_init-->L25_T0_init: Formula: (and (< 1.0 (+ v_~_x_x~0_21 v_~x~0_59)) (> v_~_x_b~0_19 0) (= v_main_~__ok~0_20 1) (= v_~b~0_21 0))  InVars {~_x_x~0=v_~_x_x~0_21, ~b~0=v_~b~0_21, ~x~0=v_~x~0_59, ~_x_b~0=v_~_x_b~0_19}  OutVars{~_x_x~0=v_~_x_x~0_21, main_~__ok~0=v_main_~__ok~0_20, ~b~0=v_~b~0_21, ~x~0=v_~x~0_59, ~_x_b~0=v_~_x_b~0_19}  AuxVars[]  AssignedVars[main_~__ok~0] 39#L25_T0_inittrue [319] L25_T0_init-->L26_accept_S1: Formula: (and (= v_~b~0_18 v_~_x_b~0_16) (>= 0.0 v_~x~0_56))  InVars {~x~0=v_~x~0_56, ~_x_b~0=v_~_x_b~0_16}  OutVars{~b~0=v_~b~0_18, ~x~0=v_~x~0_56, ~_x_b~0=v_~_x_b~0_16}  AuxVars[]  AssignedVars[~b~0] 20#L26_accept_S1true [326] L26_accept_S1-->L20-2_accept_S1: Formula: (and (>= 0.0 v_~x~0_45) (= v_~x~0_45 v_~_x_x~0_16))  InVars {~_x_x~0=v_~_x_x~0_16}  OutVars{~x~0=v_~x~0_45, ~_x_x~0=v_~_x_x~0_16}  AuxVars[]  AssignedVars[~x~0] 16#L20-2_accept_S1true 
[2021-04-24 13:58:12,051 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2021-04-24 13:58:12,051 INFO  L82        PathProgramCache]: Analyzing trace with hash 1345472306, now seen corresponding path program 1 times
[2021-04-24 13:58:12,056 INFO  L162   FreeRefinementEngine]: Executing refinement strategy FIXED_PREFERENCES
[2021-04-24 13:58:12,057 INFO  L353   FreeRefinementEngine]: Using trace check IpTcStrategyModulePreferences [787664169]
[2021-04-24 13:58:12,057 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2021-04-24 13:58:12,075 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2021-04-24 13:58:12,076 INFO  L223             TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders.
[2021-04-24 13:58:12,082 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2021-04-24 13:58:12,082 INFO  L223             TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders.
[2021-04-24 13:58:12,095 INFO  L173   FreeRefinementEngine]: Strategy FIXED_PREFERENCES found a feasible trace
[2021-04-24 13:58:12,096 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2021-04-24 13:58:12,096 INFO  L82        PathProgramCache]: Analyzing trace with hash 1456515125, now seen corresponding path program 1 times
[2021-04-24 13:58:12,096 INFO  L162   FreeRefinementEngine]: Executing refinement strategy FIXED_PREFERENCES
[2021-04-24 13:58:12,096 INFO  L353   FreeRefinementEngine]: Using trace check IpTcStrategyModulePreferences [649894644]
[2021-04-24 13:58:12,097 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2021-04-24 13:58:12,102 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2021-04-24 13:58:12,127 INFO  L142       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size
[2021-04-24 13:58:12,128 INFO  L147       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size 3
[2021-04-24 13:58:12,134 INFO  L142       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size
[2021-04-24 13:58:12,134 INFO  L147       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size 1
[2021-04-24 13:58:12,135 INFO  L142       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size
[2021-04-24 13:58:12,135 INFO  L147       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size 3
[2021-04-24 13:58:12,138 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2021-04-24 13:58:12,138 INFO  L353   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModulePreferences [649894644]
[2021-04-24 13:58:12,138 INFO  L219   FreeRefinementEngine]: Constructing automaton from 1 perfect and 0 imperfect interpolant sequences.
[2021-04-24 13:58:12,138 INFO  L232   FreeRefinementEngine]: Number of different interpolants: perfect sequences [3] imperfect sequences [] total 3
[2021-04-24 13:58:12,139 INFO  L155   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [1304867647]
[2021-04-24 13:58:12,143 INFO  L811   eck$LassoCheckResult]: loop already infeasible
[2021-04-24 13:58:12,144 INFO  L142   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy FIXED_PREFERENCES
[2021-04-24 13:58:12,153 INFO  L142   InterpolantAutomaton]: Constructing interpolant automaton starting with 4 interpolants.
[2021-04-24 13:58:12,153 INFO  L144   InterpolantAutomaton]: CoverageRelationStatistics Valid=5, Invalid=7, Unknown=0, NotChecked=0, Total=12
[2021-04-24 13:58:12,156 INFO  L87              Difference]: Start difference. First operand  has 58 states, 48 states have (on average 3.4375) internal successors, (165), 47 states have internal predecessors, (165), 5 states have call successors, (5), 5 states have call predecessors, (5), 5 states have return successors, (9), 7 states have call predecessors, (9), 5 states have call successors, (9) Second operand  has 4 states, 3 states have (on average 4.333333333333333) internal successors, (13), 4 states have internal predecessors, (13), 1 states have call successors, (1), 1 states have call predecessors, (1), 1 states have return successors, (1), 1 states have call predecessors, (1), 1 states have call successors, (1)
[2021-04-24 13:58:12,305 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2021-04-24 13:58:12,306 INFO  L93              Difference]: Finished difference Result 118 states and 314 transitions.
[2021-04-24 13:58:12,306 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 5 states. 
[2021-04-24 13:58:12,307 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 118 states and 314 transitions.
[2021-04-24 13:58:12,311 INFO  L131   ngComponentsAnalysis]: Automaton has 3 accepting balls. 50
[2021-04-24 13:58:12,316 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 118 states to 110 states and 301 transitions.
[2021-04-24 13:58:12,317 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 37
[2021-04-24 13:58:12,317 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 40
[2021-04-24 13:58:12,318 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 110 states and 301 transitions.
[2021-04-24 13:58:12,320 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2021-04-24 13:58:12,320 INFO  L692         BuchiCegarLoop]: Abstraction has 110 states and 301 transitions.
[2021-04-24 13:58:12,333 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 110 states and 301 transitions.
[2021-04-24 13:58:12,343 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 110 to 91.
[2021-04-24 13:58:12,344 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 91 states, 75 states have (on average 3.2933333333333334) internal successors, (247), 76 states have internal predecessors, (247), 8 states have call successors, (8), 8 states have call predecessors, (8), 8 states have return successors, (16), 7 states have call predecessors, (16), 8 states have call successors, (16)
[2021-04-24 13:58:12,345 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 91 states to 91 states and 271 transitions.
[2021-04-24 13:58:12,346 INFO  L715         BuchiCegarLoop]: Abstraction has 91 states and 271 transitions.
[2021-04-24 13:58:12,346 INFO  L595         BuchiCegarLoop]: Abstraction has 91 states and 271 transitions.
[2021-04-24 13:58:12,346 INFO  L427         BuchiCegarLoop]: ======== Iteration 2============
[2021-04-24 13:58:12,346 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 91 states and 271 transitions.
[2021-04-24 13:58:12,348 INFO  L131   ngComponentsAnalysis]: Automaton has 2 accepting balls. 35
[2021-04-24 13:58:12,348 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2021-04-24 13:58:12,348 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2021-04-24 13:58:12,348 INFO  L853         BuchiCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2021-04-24 13:58:12,349 INFO  L854         BuchiCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2021-04-24 13:58:12,349 INFO  L794   eck$LassoCheckResult]: Stem: 205#ULTIMATE.startENTRY_NONWA [181] ULTIMATE.startENTRY_NONWA-->ULTIMATE.initENTRY_NONWA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 206#ULTIMATE.initENTRY_NONWA [247] ULTIMATE.initENTRY_NONWA-->L11_NONWA: Formula: (= v_~b~0_9 0)  InVars {}  OutVars{~b~0=v_~b~0_9}  AuxVars[]  AssignedVars[~b~0] 256#L11_NONWA [273] L11_NONWA-->L12_NONWA: Formula: (= v_~_x_b~0_9 0)  InVars {}  OutVars{~_x_b~0=v_~_x_b~0_9}  AuxVars[]  AssignedVars[~_x_b~0] 232#L12_NONWA [216] L12_NONWA-->L12-1_NONWA: Formula: (= v_~x~0_10 0.0)  InVars {}  OutVars{~x~0=v_~x~0_10}  AuxVars[]  AssignedVars[~x~0] 215#L12-1_NONWA [194] L12-1_NONWA-->ULTIMATE.initFINAL_NONWA: Formula: (= v_~_x_x~0_9 0.0)  InVars {}  OutVars{~_x_x~0=v_~_x_x~0_9}  AuxVars[]  AssignedVars[~_x_x~0] 216#ULTIMATE.initFINAL_NONWA [229] ULTIMATE.initFINAL_NONWA-->ULTIMATE.initEXIT_NONWA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 240#ULTIMATE.initEXIT_NONWA >[278] ULTIMATE.initEXIT_NONWA-->L-1_NONWA: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 190#L-1_NONWA [264] L-1_NONWA-->mainENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 247#mainENTRY_T0_init [239] mainENTRY_T0_init-->mainENTRY_T0_init-D2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 246#mainENTRY_T0_init-D2 [236] mainENTRY_T0_init-D2-->__VERIFIER_nondet_boolENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 248#__VERIFIER_nondet_boolENTRY_T0_init [335] __VERIFIER_nondet_boolENTRY_T0_init-->L7_T0_init: Formula: (and (= |v___VERIFIER_nondet_bool_#res_5| 1) (> |v___VERIFIER_nondet_bool_#t~nondet0_8| 0))  InVars {__VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_8|}  OutVars{__VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_8|, __VERIFIER_nondet_bool_#res=|v___VERIFIER_nondet_bool_#res_5|}  AuxVars[]  AssignedVars[__VERIFIER_nondet_bool_#res] 275#L7_T0_init [291] L7_T0_init-->__VERIFIER_nondet_boolFINAL_accept_S1: Formula: (>= 0.0 v_~x~0_18)  InVars {~x~0=v_~x~0_18}  OutVars{__VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_9|, ~x~0=v_~x~0_18}  AuxVars[]  AssignedVars[__VERIFIER_nondet_bool_#t~nondet0] 269#__VERIFIER_nondet_boolFINAL_accept_S1 [292] __VERIFIER_nondet_boolFINAL_accept_S1-->__VERIFIER_nondet_boolEXIT_accept_S1: Formula: (>= 0.0 v_~x~0_12)  InVars {~x~0=v_~x~0_12}  OutVars{~x~0=v_~x~0_12}  AuxVars[]  AssignedVars[] 235#__VERIFIER_nondet_boolEXIT_accept_S1 >[281] __VERIFIER_nondet_boolEXIT_accept_S1-->L16-D7: AOR: Formula: (= |v_main_#t~ret1_4| |v___VERIFIER_nondet_bool_#resOutParam_1|)  InVars {__VERIFIER_nondet_bool_#res=|v___VERIFIER_nondet_bool_#resOutParam_1|}  OutVars{main_#t~ret1=|v_main_#t~ret1_4|}  AuxVars[]  AssignedVars[main_#t~ret1] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 242#L16-D7 [231] L16-D7-->L16_accept_S1: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 243#L16_accept_S1 [295] L16_accept_S1-->L16-1_accept_S1: Formula: (and (>= 0.0 v_~x~0_34) (= v_~b~0_10 |v_main_#t~ret1_7|))  InVars {main_#t~ret1=|v_main_#t~ret1_7|, ~x~0=v_~x~0_34}  OutVars{~b~0=v_~b~0_10, main_#t~ret1=|v_main_#t~ret1_7|, ~x~0=v_~x~0_34}  AuxVars[]  AssignedVars[~b~0] 251#L16-1_accept_S1 [300] L16-1_accept_S1-->L17_accept_S1: Formula: (>= 0.0 v_~x~0_44)  InVars {~x~0=v_~x~0_44}  OutVars{main_#t~ret1=|v_main_#t~ret1_11|, ~x~0=v_~x~0_44}  AuxVars[]  AssignedVars[main_#t~ret1] 217#L17_accept_S1 [304] L17_accept_S1-->L17-1_accept_S1: Formula: (and (>= 0.0 v_~x~0_23) (= v_~x~0_23 |v_main_#t~nondet2_5|))  InVars {main_#t~nondet2=|v_main_#t~nondet2_5|}  OutVars{~x~0=v_~x~0_23, main_#t~nondet2=|v_main_#t~nondet2_5|}  AuxVars[]  AssignedVars[~x~0] 191#L17-1_accept_S1 [308] L17-1_accept_S1-->L19_accept_S1: Formula: (>= 0.0 v_~x~0_54)  InVars {~x~0=v_~x~0_54}  OutVars{~x~0=v_~x~0_54, main_#t~nondet2=|v_main_#t~nondet2_9|}  AuxVars[]  AssignedVars[main_#t~nondet2] 226#L19_accept_S1 [413] L19_accept_S1-->L20-2_accept_S1: Formula: (and (> 0.0 v_~x~0_26) (>= 0.0 v_~x~0_26) (= v_main_~__ok~0_5 0))  InVars {~x~0=v_~x~0_26}  OutVars{main_~__ok~0=v_main_~__ok~0_5, ~x~0=v_~x~0_26}  AuxVars[]  AssignedVars[main_~__ok~0] 220#L20-2_accept_S1 
[2021-04-24 13:58:12,350 INFO  L796   eck$LassoCheckResult]: Loop: 220#L20-2_accept_S1 [416] L20-2_accept_S1-->L21_accept_S1: Formula: (and (< v_main_~__ok~0_9 0) (>= 0.0 v_~x~0_33))  InVars {main_~__ok~0=v_main_~__ok~0_9, ~x~0=v_~x~0_33}  OutVars{main_~__ok~0=v_main_~__ok~0_9, ~x~0=v_~x~0_33}  AuxVars[]  AssignedVars[] 221#L21_accept_S1 [230] L21_accept_S1-->L21_accept_S1-D3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 271#L21_accept_S1-D3 [255] L21_accept_S1-D3-->__VERIFIER_nondet_boolENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 248#__VERIFIER_nondet_boolENTRY_T0_init [335] __VERIFIER_nondet_boolENTRY_T0_init-->L7_T0_init: Formula: (and (= |v___VERIFIER_nondet_bool_#res_5| 1) (> |v___VERIFIER_nondet_bool_#t~nondet0_8| 0))  InVars {__VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_8|}  OutVars{__VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_8|, __VERIFIER_nondet_bool_#res=|v___VERIFIER_nondet_bool_#res_5|}  AuxVars[]  AssignedVars[__VERIFIER_nondet_bool_#res] 275#L7_T0_init [291] L7_T0_init-->__VERIFIER_nondet_boolFINAL_accept_S1: Formula: (>= 0.0 v_~x~0_18)  InVars {~x~0=v_~x~0_18}  OutVars{__VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_9|, ~x~0=v_~x~0_18}  AuxVars[]  AssignedVars[__VERIFIER_nondet_bool_#t~nondet0] 269#__VERIFIER_nondet_boolFINAL_accept_S1 [292] __VERIFIER_nondet_boolFINAL_accept_S1-->__VERIFIER_nondet_boolEXIT_accept_S1: Formula: (>= 0.0 v_~x~0_12)  InVars {~x~0=v_~x~0_12}  OutVars{~x~0=v_~x~0_12}  AuxVars[]  AssignedVars[] 235#__VERIFIER_nondet_boolEXIT_accept_S1 >[275] __VERIFIER_nondet_boolEXIT_accept_S1-->L21-1-D9: AOR: Formula: (= |v_main_#t~ret3_4| |v___VERIFIER_nondet_bool_#resOutParam_2|)  InVars {__VERIFIER_nondet_bool_#res=|v___VERIFIER_nondet_bool_#resOutParam_2|}  OutVars{main_#t~ret3=|v_main_#t~ret3_4|}  AuxVars[]  AssignedVars[main_#t~ret3] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 225#L21-1-D9 [269] L21-1-D9-->L21-1_accept_S1: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 253#L21-1_accept_S1 [243] L21-1_accept_S1-->L21-2_T0_init: Formula: (= v_~_x_b~0_21 |v_main_#t~ret3_12|)  InVars {main_#t~ret3=|v_main_#t~ret3_12|}  OutVars{~_x_b~0=v_~_x_b~0_21, main_#t~ret3=|v_main_#t~ret3_12|}  AuxVars[]  AssignedVars[~_x_b~0] 254#L21-2_T0_init [272] L21-2_T0_init-->L22_T0_init: Formula: true  InVars {}  OutVars{main_#t~ret3=|v_main_#t~ret3_10|}  AuxVars[]  AssignedVars[main_#t~ret3] 262#L22_T0_init [263] L22_T0_init-->L22-1_T0_init: Formula: (= v_~_x_x~0_19 |v_main_#t~nondet4_8|)  InVars {main_#t~nondet4=|v_main_#t~nondet4_8|}  OutVars{main_#t~nondet4=|v_main_#t~nondet4_8|, ~_x_x~0=v_~_x_x~0_19}  AuxVars[]  AssignedVars[~_x_x~0] 203#L22-1_T0_init [307] L22-1_T0_init-->L24_accept_S1: Formula: (>= 0.0 v_~x~0_38)  InVars {~x~0=v_~x~0_38}  OutVars{main_#t~nondet4=|v_main_#t~nondet4_5|, ~x~0=v_~x~0_38}  AuxVars[]  AssignedVars[main_#t~nondet4] 195#L24_accept_S1 [384] L24_accept_S1-->L25_accept_S1: Formula: (and (> v_~_x_b~0_10 0) (>= 0.0 v_~x~0_35) (= v_main_~__ok~0_11 0) (> v_~b~0_12 0))  InVars {~b~0=v_~b~0_12, ~x~0=v_~x~0_35, ~_x_b~0=v_~_x_b~0_10}  OutVars{main_~__ok~0=v_main_~__ok~0_11, ~b~0=v_~b~0_12, ~x~0=v_~x~0_35, ~_x_b~0=v_~_x_b~0_10}  AuxVars[]  AssignedVars[main_~__ok~0] 199#L25_accept_S1 [318] L25_accept_S1-->L26_accept_S1: Formula: (and (= v_~b~0_16 v_~_x_b~0_14) (>= 0.0 v_~x~0_53))  InVars {~x~0=v_~x~0_53, ~_x_b~0=v_~_x_b~0_14}  OutVars{~b~0=v_~b~0_16, ~x~0=v_~x~0_53, ~_x_b~0=v_~_x_b~0_14}  AuxVars[]  AssignedVars[~b~0] 264#L26_accept_S1 [326] L26_accept_S1-->L20-2_accept_S1: Formula: (and (>= 0.0 v_~x~0_45) (= v_~x~0_45 v_~_x_x~0_16))  InVars {~_x_x~0=v_~_x_x~0_16}  OutVars{~x~0=v_~x~0_45, ~_x_x~0=v_~_x_x~0_16}  AuxVars[]  AssignedVars[~x~0] 220#L20-2_accept_S1 
[2021-04-24 13:58:12,350 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2021-04-24 13:58:12,350 INFO  L82        PathProgramCache]: Analyzing trace with hash 1345472306, now seen corresponding path program 2 times
[2021-04-24 13:58:12,350 INFO  L162   FreeRefinementEngine]: Executing refinement strategy FIXED_PREFERENCES
[2021-04-24 13:58:12,351 INFO  L353   FreeRefinementEngine]: Using trace check IpTcStrategyModulePreferences [1027436162]
[2021-04-24 13:58:12,351 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2021-04-24 13:58:12,355 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2021-04-24 13:58:12,355 INFO  L223             TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders.
[2021-04-24 13:58:12,358 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2021-04-24 13:58:12,358 INFO  L223             TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders.
[2021-04-24 13:58:12,360 INFO  L173   FreeRefinementEngine]: Strategy FIXED_PREFERENCES found a feasible trace
[2021-04-24 13:58:12,360 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2021-04-24 13:58:12,361 INFO  L82        PathProgramCache]: Analyzing trace with hash -537653331, now seen corresponding path program 1 times
[2021-04-24 13:58:12,361 INFO  L162   FreeRefinementEngine]: Executing refinement strategy FIXED_PREFERENCES
[2021-04-24 13:58:12,361 INFO  L353   FreeRefinementEngine]: Using trace check IpTcStrategyModulePreferences [508881483]
[2021-04-24 13:58:12,361 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2021-04-24 13:58:12,364 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2021-04-24 13:58:12,364 INFO  L223             TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders.
[2021-04-24 13:58:12,365 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2021-04-24 13:58:12,365 INFO  L223             TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders.
[2021-04-24 13:58:12,367 INFO  L173   FreeRefinementEngine]: Strategy FIXED_PREFERENCES found a feasible trace
[2021-04-24 13:58:12,367 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2021-04-24 13:58:12,367 INFO  L82        PathProgramCache]: Analyzing trace with hash -2030673828, now seen corresponding path program 1 times
[2021-04-24 13:58:12,367 INFO  L162   FreeRefinementEngine]: Executing refinement strategy FIXED_PREFERENCES
[2021-04-24 13:58:12,367 INFO  L353   FreeRefinementEngine]: Using trace check IpTcStrategyModulePreferences [992194301]
[2021-04-24 13:58:12,367 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2021-04-24 13:58:12,371 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2021-04-24 13:58:12,375 INFO  L142       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size
[2021-04-24 13:58:12,376 INFO  L147       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size 1
[2021-04-24 13:58:12,376 INFO  L142       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size
[2021-04-24 13:58:12,376 INFO  L147       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size 3
[2021-04-24 13:58:12,377 INFO  L142       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size
[2021-04-24 13:58:12,377 INFO  L147       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size 1
[2021-04-24 13:58:12,378 INFO  L134       CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked.
[2021-04-24 13:58:12,378 INFO  L353   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModulePreferences [992194301]
[2021-04-24 13:58:12,378 INFO  L219   FreeRefinementEngine]: Constructing automaton from 1 perfect and 0 imperfect interpolant sequences.
[2021-04-24 13:58:12,378 INFO  L232   FreeRefinementEngine]: Number of different interpolants: perfect sequences [3] imperfect sequences [] total 3
[2021-04-24 13:58:12,378 INFO  L155   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [2061582251]
[2021-04-24 13:58:12,378 INFO  L142   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy FIXED_PREFERENCES
[2021-04-24 13:58:12,379 INFO  L142   InterpolantAutomaton]: Constructing interpolant automaton starting with 3 interpolants.
[2021-04-24 13:58:12,379 INFO  L144   InterpolantAutomaton]: CoverageRelationStatistics Valid=3, Invalid=3, Unknown=0, NotChecked=0, Total=6
[2021-04-24 13:58:12,379 INFO  L87              Difference]: Start difference. First operand 91 states and 271 transitions. cyclomatic complexity: 182 Second operand  has 3 states, 3 states have (on average 8.333333333333334) internal successors, (25), 3 states have internal predecessors, (25), 2 states have call successors, (4), 1 states have call predecessors, (4), 1 states have return successors, (3), 2 states have call predecessors, (3), 2 states have call successors, (3)
[2021-04-24 13:58:12,416 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2021-04-24 13:58:12,416 INFO  L93              Difference]: Finished difference Result 91 states and 263 transitions.
[2021-04-24 13:58:12,417 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 3 states. 
[2021-04-24 13:58:12,417 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 91 states and 263 transitions.
[2021-04-24 13:58:12,419 INFO  L131   ngComponentsAnalysis]: Automaton has 2 accepting balls. 35
[2021-04-24 13:58:12,420 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 91 states to 91 states and 263 transitions.
[2021-04-24 13:58:12,421 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 31
[2021-04-24 13:58:12,421 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 31
[2021-04-24 13:58:12,421 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 91 states and 263 transitions.
[2021-04-24 13:58:12,422 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2021-04-24 13:58:12,422 INFO  L692         BuchiCegarLoop]: Abstraction has 91 states and 263 transitions.
[2021-04-24 13:58:12,422 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 91 states and 263 transitions.
[2021-04-24 13:58:12,426 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 91 to 91.
[2021-04-24 13:58:12,426 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 91 states, 75 states have (on average 3.1866666666666665) internal successors, (239), 76 states have internal predecessors, (239), 8 states have call successors, (8), 8 states have call predecessors, (8), 8 states have return successors, (16), 7 states have call predecessors, (16), 8 states have call successors, (16)
[2021-04-24 13:58:12,427 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 91 states to 91 states and 263 transitions.
[2021-04-24 13:58:12,427 INFO  L715         BuchiCegarLoop]: Abstraction has 91 states and 263 transitions.
[2021-04-24 13:58:12,427 INFO  L595         BuchiCegarLoop]: Abstraction has 91 states and 263 transitions.
[2021-04-24 13:58:12,427 INFO  L427         BuchiCegarLoop]: ======== Iteration 3============
[2021-04-24 13:58:12,427 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 91 states and 263 transitions.
[2021-04-24 13:58:12,428 INFO  L131   ngComponentsAnalysis]: Automaton has 2 accepting balls. 35
[2021-04-24 13:58:12,428 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2021-04-24 13:58:12,428 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2021-04-24 13:58:12,429 INFO  L853         BuchiCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2021-04-24 13:58:12,429 INFO  L854         BuchiCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2021-04-24 13:58:12,430 INFO  L794   eck$LassoCheckResult]: Stem: 395#ULTIMATE.startENTRY_NONWA [181] ULTIMATE.startENTRY_NONWA-->ULTIMATE.initENTRY_NONWA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 396#ULTIMATE.initENTRY_NONWA [247] ULTIMATE.initENTRY_NONWA-->L11_NONWA: Formula: (= v_~b~0_9 0)  InVars {}  OutVars{~b~0=v_~b~0_9}  AuxVars[]  AssignedVars[~b~0] 444#L11_NONWA [273] L11_NONWA-->L12_NONWA: Formula: (= v_~_x_b~0_9 0)  InVars {}  OutVars{~_x_b~0=v_~_x_b~0_9}  AuxVars[]  AssignedVars[~_x_b~0] 422#L12_NONWA [216] L12_NONWA-->L12-1_NONWA: Formula: (= v_~x~0_10 0.0)  InVars {}  OutVars{~x~0=v_~x~0_10}  AuxVars[]  AssignedVars[~x~0] 405#L12-1_NONWA [194] L12-1_NONWA-->ULTIMATE.initFINAL_NONWA: Formula: (= v_~_x_x~0_9 0.0)  InVars {}  OutVars{~_x_x~0=v_~_x_x~0_9}  AuxVars[]  AssignedVars[~_x_x~0] 406#ULTIMATE.initFINAL_NONWA [229] ULTIMATE.initFINAL_NONWA-->ULTIMATE.initEXIT_NONWA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 426#ULTIMATE.initEXIT_NONWA >[278] ULTIMATE.initEXIT_NONWA-->L-1_NONWA: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 380#L-1_NONWA [264] L-1_NONWA-->mainENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 433#mainENTRY_T0_init [239] mainENTRY_T0_init-->mainENTRY_T0_init-D2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 432#mainENTRY_T0_init-D2 [236] mainENTRY_T0_init-D2-->__VERIFIER_nondet_boolENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 434#__VERIFIER_nondet_boolENTRY_T0_init [335] __VERIFIER_nondet_boolENTRY_T0_init-->L7_T0_init: Formula: (and (= |v___VERIFIER_nondet_bool_#res_5| 1) (> |v___VERIFIER_nondet_bool_#t~nondet0_8| 0))  InVars {__VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_8|}  OutVars{__VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_8|, __VERIFIER_nondet_bool_#res=|v___VERIFIER_nondet_bool_#res_5|}  AuxVars[]  AssignedVars[__VERIFIER_nondet_bool_#res] 463#L7_T0_init [291] L7_T0_init-->__VERIFIER_nondet_boolFINAL_accept_S1: Formula: (>= 0.0 v_~x~0_18)  InVars {~x~0=v_~x~0_18}  OutVars{__VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_9|, ~x~0=v_~x~0_18}  AuxVars[]  AssignedVars[__VERIFIER_nondet_bool_#t~nondet0] 456#__VERIFIER_nondet_boolFINAL_accept_S1 [292] __VERIFIER_nondet_boolFINAL_accept_S1-->__VERIFIER_nondet_boolEXIT_accept_S1: Formula: (>= 0.0 v_~x~0_12)  InVars {~x~0=v_~x~0_12}  OutVars{~x~0=v_~x~0_12}  AuxVars[]  AssignedVars[] 457#__VERIFIER_nondet_boolEXIT_accept_S1 >[281] __VERIFIER_nondet_boolEXIT_accept_S1-->L16-D7: AOR: Formula: (= |v_main_#t~ret1_4| |v___VERIFIER_nondet_bool_#resOutParam_1|)  InVars {__VERIFIER_nondet_bool_#res=|v___VERIFIER_nondet_bool_#resOutParam_1|}  OutVars{main_#t~ret1=|v_main_#t~ret1_4|}  AuxVars[]  AssignedVars[main_#t~ret1] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 428#L16-D7 [231] L16-D7-->L16_accept_S1: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 429#L16_accept_S1 [295] L16_accept_S1-->L16-1_accept_S1: Formula: (and (>= 0.0 v_~x~0_34) (= v_~b~0_10 |v_main_#t~ret1_7|))  InVars {main_#t~ret1=|v_main_#t~ret1_7|, ~x~0=v_~x~0_34}  OutVars{~b~0=v_~b~0_10, main_#t~ret1=|v_main_#t~ret1_7|, ~x~0=v_~x~0_34}  AuxVars[]  AssignedVars[~b~0] 437#L16-1_accept_S1 [300] L16-1_accept_S1-->L17_accept_S1: Formula: (>= 0.0 v_~x~0_44)  InVars {~x~0=v_~x~0_44}  OutVars{main_#t~ret1=|v_main_#t~ret1_11|, ~x~0=v_~x~0_44}  AuxVars[]  AssignedVars[main_#t~ret1] 407#L17_accept_S1 [304] L17_accept_S1-->L17-1_accept_S1: Formula: (and (>= 0.0 v_~x~0_23) (= v_~x~0_23 |v_main_#t~nondet2_5|))  InVars {main_#t~nondet2=|v_main_#t~nondet2_5|}  OutVars{~x~0=v_~x~0_23, main_#t~nondet2=|v_main_#t~nondet2_5|}  AuxVars[]  AssignedVars[~x~0] 381#L17-1_accept_S1 [308] L17-1_accept_S1-->L19_accept_S1: Formula: (>= 0.0 v_~x~0_54)  InVars {~x~0=v_~x~0_54}  OutVars{~x~0=v_~x~0_54, main_#t~nondet2=|v_main_#t~nondet2_9|}  AuxVars[]  AssignedVars[main_#t~nondet2] 416#L19_accept_S1 [413] L19_accept_S1-->L20-2_accept_S1: Formula: (and (> 0.0 v_~x~0_26) (>= 0.0 v_~x~0_26) (= v_main_~__ok~0_5 0))  InVars {~x~0=v_~x~0_26}  OutVars{main_~__ok~0=v_main_~__ok~0_5, ~x~0=v_~x~0_26}  AuxVars[]  AssignedVars[main_~__ok~0] 410#L20-2_accept_S1 
[2021-04-24 13:58:12,430 INFO  L796   eck$LassoCheckResult]: Loop: 410#L20-2_accept_S1 [417] L20-2_accept_S1-->L21_accept_S1: Formula: (and (> v_main_~__ok~0_9 0) (>= 0.0 v_~x~0_33))  InVars {main_~__ok~0=v_main_~__ok~0_9, ~x~0=v_~x~0_33}  OutVars{main_~__ok~0=v_main_~__ok~0_9, ~x~0=v_~x~0_33}  AuxVars[]  AssignedVars[] 411#L21_accept_S1 [230] L21_accept_S1-->L21_accept_S1-D3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 459#L21_accept_S1-D3 [255] L21_accept_S1-D3-->__VERIFIER_nondet_boolENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 434#__VERIFIER_nondet_boolENTRY_T0_init [335] __VERIFIER_nondet_boolENTRY_T0_init-->L7_T0_init: Formula: (and (= |v___VERIFIER_nondet_bool_#res_5| 1) (> |v___VERIFIER_nondet_bool_#t~nondet0_8| 0))  InVars {__VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_8|}  OutVars{__VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_8|, __VERIFIER_nondet_bool_#res=|v___VERIFIER_nondet_bool_#res_5|}  AuxVars[]  AssignedVars[__VERIFIER_nondet_bool_#res] 463#L7_T0_init [291] L7_T0_init-->__VERIFIER_nondet_boolFINAL_accept_S1: Formula: (>= 0.0 v_~x~0_18)  InVars {~x~0=v_~x~0_18}  OutVars{__VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_9|, ~x~0=v_~x~0_18}  AuxVars[]  AssignedVars[__VERIFIER_nondet_bool_#t~nondet0] 456#__VERIFIER_nondet_boolFINAL_accept_S1 [234] __VERIFIER_nondet_boolFINAL_accept_S1-->__VERIFIER_nondet_boolEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 453#__VERIFIER_nondet_boolEXIT_T0_init >[274] __VERIFIER_nondet_boolEXIT_T0_init-->L21-1-D10: AOR: Formula: (= |v_main_#t~ret3_4| |v___VERIFIER_nondet_bool_#resOutParam_2|)  InVars {__VERIFIER_nondet_bool_#res=|v___VERIFIER_nondet_bool_#resOutParam_2|}  OutVars{main_#t~ret3=|v_main_#t~ret3_4|}  AuxVars[]  AssignedVars[main_#t~ret3] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 455#L21-1-D10 [270] L21-1-D10-->L21-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 464#L21-1_T0_init [249] L21-1_T0_init-->L21-2_T0_init: Formula: (= v_~_x_b~0_13 |v_main_#t~ret3_8|)  InVars {main_#t~ret3=|v_main_#t~ret3_8|}  OutVars{~_x_b~0=v_~_x_b~0_13, main_#t~ret3=|v_main_#t~ret3_8|}  AuxVars[]  AssignedVars[~_x_b~0] 442#L21-2_T0_init [272] L21-2_T0_init-->L22_T0_init: Formula: true  InVars {}  OutVars{main_#t~ret3=|v_main_#t~ret3_10|}  AuxVars[]  AssignedVars[main_#t~ret3] 450#L22_T0_init [263] L22_T0_init-->L22-1_T0_init: Formula: (= v_~_x_x~0_19 |v_main_#t~nondet4_8|)  InVars {main_#t~nondet4=|v_main_#t~nondet4_8|}  OutVars{main_#t~nondet4=|v_main_#t~nondet4_8|, ~_x_x~0=v_~_x_x~0_19}  AuxVars[]  AssignedVars[~_x_x~0] 393#L22-1_T0_init [307] L22-1_T0_init-->L24_accept_S1: Formula: (>= 0.0 v_~x~0_38)  InVars {~x~0=v_~x~0_38}  OutVars{main_#t~nondet4=|v_main_#t~nondet4_5|, ~x~0=v_~x~0_38}  AuxVars[]  AssignedVars[main_#t~nondet4] 385#L24_accept_S1 [384] L24_accept_S1-->L25_accept_S1: Formula: (and (> v_~_x_b~0_10 0) (>= 0.0 v_~x~0_35) (= v_main_~__ok~0_11 0) (> v_~b~0_12 0))  InVars {~b~0=v_~b~0_12, ~x~0=v_~x~0_35, ~_x_b~0=v_~_x_b~0_10}  OutVars{main_~__ok~0=v_main_~__ok~0_11, ~b~0=v_~b~0_12, ~x~0=v_~x~0_35, ~_x_b~0=v_~_x_b~0_10}  AuxVars[]  AssignedVars[main_~__ok~0] 389#L25_accept_S1 [251] L25_accept_S1-->L26_T0_init: Formula: (= v_~b~0_17 v_~_x_b~0_15)  InVars {~_x_b~0=v_~_x_b~0_15}  OutVars{~b~0=v_~b~0_17, ~_x_b~0=v_~_x_b~0_15}  AuxVars[]  AssignedVars[~b~0] 439#L26_T0_init [327] L26_T0_init-->L20-2_accept_S1: Formula: (and (>= 0.0 v_~x~0_28) (= v_~x~0_28 v_~_x_x~0_10))  InVars {~_x_x~0=v_~_x_x~0_10}  OutVars{~x~0=v_~x~0_28, ~_x_x~0=v_~_x_x~0_10}  AuxVars[]  AssignedVars[~x~0] 410#L20-2_accept_S1 
[2021-04-24 13:58:12,431 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2021-04-24 13:58:12,431 INFO  L82        PathProgramCache]: Analyzing trace with hash 1345472306, now seen corresponding path program 3 times
[2021-04-24 13:58:12,431 INFO  L162   FreeRefinementEngine]: Executing refinement strategy FIXED_PREFERENCES
[2021-04-24 13:58:12,431 INFO  L353   FreeRefinementEngine]: Using trace check IpTcStrategyModulePreferences [1906795354]
[2021-04-24 13:58:12,431 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2021-04-24 13:58:12,435 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2021-04-24 13:58:12,435 INFO  L223             TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders.
[2021-04-24 13:58:12,437 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2021-04-24 13:58:12,437 INFO  L223             TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders.
[2021-04-24 13:58:12,439 INFO  L173   FreeRefinementEngine]: Strategy FIXED_PREFERENCES found a feasible trace
[2021-04-24 13:58:12,439 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2021-04-24 13:58:12,439 INFO  L82        PathProgramCache]: Analyzing trace with hash -231869904, now seen corresponding path program 1 times
[2021-04-24 13:58:12,440 INFO  L162   FreeRefinementEngine]: Executing refinement strategy FIXED_PREFERENCES
[2021-04-24 13:58:12,440 INFO  L353   FreeRefinementEngine]: Using trace check IpTcStrategyModulePreferences [326553732]
[2021-04-24 13:58:12,440 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2021-04-24 13:58:12,442 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2021-04-24 13:58:12,442 INFO  L223             TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders.
[2021-04-24 13:58:12,443 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2021-04-24 13:58:12,443 INFO  L223             TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders.
[2021-04-24 13:58:12,445 INFO  L173   FreeRefinementEngine]: Strategy FIXED_PREFERENCES found a feasible trace
[2021-04-24 13:58:12,445 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2021-04-24 13:58:12,445 INFO  L82        PathProgramCache]: Analyzing trace with hash -1724890401, now seen corresponding path program 1 times
[2021-04-24 13:58:12,445 INFO  L162   FreeRefinementEngine]: Executing refinement strategy FIXED_PREFERENCES
[2021-04-24 13:58:12,445 INFO  L353   FreeRefinementEngine]: Using trace check IpTcStrategyModulePreferences [684806166]
[2021-04-24 13:58:12,445 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2021-04-24 13:58:12,448 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2021-04-24 13:58:12,452 INFO  L142       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size
[2021-04-24 13:58:12,452 INFO  L147       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size 1
[2021-04-24 13:58:12,452 INFO  L142       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size
[2021-04-24 13:58:12,452 INFO  L147       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size 3
[2021-04-24 13:58:12,453 INFO  L142       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size
[2021-04-24 13:58:12,453 INFO  L147       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size 1
[2021-04-24 13:58:12,454 INFO  L134       CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked.
[2021-04-24 13:58:12,454 INFO  L353   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModulePreferences [684806166]
[2021-04-24 13:58:12,454 INFO  L219   FreeRefinementEngine]: Constructing automaton from 1 perfect and 0 imperfect interpolant sequences.
[2021-04-24 13:58:12,454 INFO  L232   FreeRefinementEngine]: Number of different interpolants: perfect sequences [3] imperfect sequences [] total 3
[2021-04-24 13:58:12,454 INFO  L155   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [1396343082]
[2021-04-24 13:58:12,454 INFO  L142   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy FIXED_PREFERENCES
[2021-04-24 13:58:12,455 INFO  L142   InterpolantAutomaton]: Constructing interpolant automaton starting with 3 interpolants.
[2021-04-24 13:58:12,455 INFO  L144   InterpolantAutomaton]: CoverageRelationStatistics Valid=3, Invalid=3, Unknown=0, NotChecked=0, Total=6
[2021-04-24 13:58:12,455 INFO  L87              Difference]: Start difference. First operand 91 states and 263 transitions. cyclomatic complexity: 174 Second operand  has 3 states, 3 states have (on average 8.666666666666666) internal successors, (26), 3 states have internal predecessors, (26), 2 states have call successors, (4), 1 states have call predecessors, (4), 1 states have return successors, (3), 2 states have call predecessors, (3), 2 states have call successors, (3)
[2021-04-24 13:58:12,487 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2021-04-24 13:58:12,487 INFO  L93              Difference]: Finished difference Result 98 states and 277 transitions.
[2021-04-24 13:58:12,487 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 3 states. 
[2021-04-24 13:58:12,487 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 98 states and 277 transitions.
[2021-04-24 13:58:12,488 INFO  L131   ngComponentsAnalysis]: Automaton has 2 accepting balls. 35
[2021-04-24 13:58:12,490 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 98 states to 98 states and 277 transitions.
[2021-04-24 13:58:12,490 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 34
[2021-04-24 13:58:12,490 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 38
[2021-04-24 13:58:12,490 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 98 states and 277 transitions.
[2021-04-24 13:58:12,491 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2021-04-24 13:58:12,491 INFO  L692         BuchiCegarLoop]: Abstraction has 98 states and 277 transitions.
[2021-04-24 13:58:12,491 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 98 states and 277 transitions.
[2021-04-24 13:58:12,494 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 98 to 97.
[2021-04-24 13:58:12,495 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 97 states, 81 states have (on average 3.0987654320987654) internal successors, (251), 82 states have internal predecessors, (251), 8 states have call successors, (8), 8 states have call predecessors, (8), 8 states have return successors, (16), 7 states have call predecessors, (16), 8 states have call successors, (16)
[2021-04-24 13:58:12,496 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 97 states to 97 states and 275 transitions.
[2021-04-24 13:58:12,496 INFO  L715         BuchiCegarLoop]: Abstraction has 97 states and 275 transitions.
[2021-04-24 13:58:12,496 INFO  L595         BuchiCegarLoop]: Abstraction has 97 states and 275 transitions.
[2021-04-24 13:58:12,496 INFO  L427         BuchiCegarLoop]: ======== Iteration 4============
[2021-04-24 13:58:12,496 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 97 states and 275 transitions.
[2021-04-24 13:58:12,497 INFO  L131   ngComponentsAnalysis]: Automaton has 2 accepting balls. 35
[2021-04-24 13:58:12,497 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2021-04-24 13:58:12,497 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2021-04-24 13:58:12,497 INFO  L853         BuchiCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2021-04-24 13:58:12,497 INFO  L854         BuchiCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2021-04-24 13:58:12,498 INFO  L794   eck$LassoCheckResult]: Stem: 599#ULTIMATE.startENTRY_NONWA [181] ULTIMATE.startENTRY_NONWA-->ULTIMATE.initENTRY_NONWA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 600#ULTIMATE.initENTRY_NONWA [247] ULTIMATE.initENTRY_NONWA-->L11_NONWA: Formula: (= v_~b~0_9 0)  InVars {}  OutVars{~b~0=v_~b~0_9}  AuxVars[]  AssignedVars[~b~0] 640#L11_NONWA [273] L11_NONWA-->L12_NONWA: Formula: (= v_~_x_b~0_9 0)  InVars {}  OutVars{~_x_b~0=v_~_x_b~0_9}  AuxVars[]  AssignedVars[~_x_b~0] 619#L12_NONWA [216] L12_NONWA-->L12-1_NONWA: Formula: (= v_~x~0_10 0.0)  InVars {}  OutVars{~x~0=v_~x~0_10}  AuxVars[]  AssignedVars[~x~0] 604#L12-1_NONWA [194] L12-1_NONWA-->ULTIMATE.initFINAL_NONWA: Formula: (= v_~_x_x~0_9 0.0)  InVars {}  OutVars{~_x_x~0=v_~_x_x~0_9}  AuxVars[]  AssignedVars[~_x_x~0] 605#ULTIMATE.initFINAL_NONWA [229] ULTIMATE.initFINAL_NONWA-->ULTIMATE.initEXIT_NONWA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 625#ULTIMATE.initEXIT_NONWA >[278] ULTIMATE.initEXIT_NONWA-->L-1_NONWA: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 577#L-1_NONWA [264] L-1_NONWA-->mainENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 631#mainENTRY_T0_init [239] mainENTRY_T0_init-->mainENTRY_T0_init-D2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 630#mainENTRY_T0_init-D2 [236] mainENTRY_T0_init-D2-->__VERIFIER_nondet_boolENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 632#__VERIFIER_nondet_boolENTRY_T0_init [335] __VERIFIER_nondet_boolENTRY_T0_init-->L7_T0_init: Formula: (and (= |v___VERIFIER_nondet_bool_#res_5| 1) (> |v___VERIFIER_nondet_bool_#t~nondet0_8| 0))  InVars {__VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_8|}  OutVars{__VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_8|, __VERIFIER_nondet_bool_#res=|v___VERIFIER_nondet_bool_#res_5|}  AuxVars[]  AssignedVars[__VERIFIER_nondet_bool_#res] 666#L7_T0_init [291] L7_T0_init-->__VERIFIER_nondet_boolFINAL_accept_S1: Formula: (>= 0.0 v_~x~0_18)  InVars {~x~0=v_~x~0_18}  OutVars{__VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_9|, ~x~0=v_~x~0_18}  AuxVars[]  AssignedVars[__VERIFIER_nondet_bool_#t~nondet0] 650#__VERIFIER_nondet_boolFINAL_accept_S1 [292] __VERIFIER_nondet_boolFINAL_accept_S1-->__VERIFIER_nondet_boolEXIT_accept_S1: Formula: (>= 0.0 v_~x~0_12)  InVars {~x~0=v_~x~0_12}  OutVars{~x~0=v_~x~0_12}  AuxVars[]  AssignedVars[] 645#__VERIFIER_nondet_boolEXIT_accept_S1 >[281] __VERIFIER_nondet_boolEXIT_accept_S1-->L16-D7: AOR: Formula: (= |v_main_#t~ret1_4| |v___VERIFIER_nondet_bool_#resOutParam_1|)  InVars {__VERIFIER_nondet_bool_#res=|v___VERIFIER_nondet_bool_#resOutParam_1|}  OutVars{main_#t~ret1=|v_main_#t~ret1_4|}  AuxVars[]  AssignedVars[main_#t~ret1] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 626#L16-D7 [231] L16-D7-->L16_accept_S1: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 627#L16_accept_S1 [295] L16_accept_S1-->L16-1_accept_S1: Formula: (and (>= 0.0 v_~x~0_34) (= v_~b~0_10 |v_main_#t~ret1_7|))  InVars {main_#t~ret1=|v_main_#t~ret1_7|, ~x~0=v_~x~0_34}  OutVars{~b~0=v_~b~0_10, main_#t~ret1=|v_main_#t~ret1_7|, ~x~0=v_~x~0_34}  AuxVars[]  AssignedVars[~b~0] 634#L16-1_accept_S1 [300] L16-1_accept_S1-->L17_accept_S1: Formula: (>= 0.0 v_~x~0_44)  InVars {~x~0=v_~x~0_44}  OutVars{main_#t~ret1=|v_main_#t~ret1_11|, ~x~0=v_~x~0_44}  AuxVars[]  AssignedVars[main_#t~ret1] 606#L17_accept_S1 [304] L17_accept_S1-->L17-1_accept_S1: Formula: (and (>= 0.0 v_~x~0_23) (= v_~x~0_23 |v_main_#t~nondet2_5|))  InVars {main_#t~nondet2=|v_main_#t~nondet2_5|}  OutVars{~x~0=v_~x~0_23, main_#t~nondet2=|v_main_#t~nondet2_5|}  AuxVars[]  AssignedVars[~x~0] 578#L17-1_accept_S1 [308] L17-1_accept_S1-->L19_accept_S1: Formula: (>= 0.0 v_~x~0_54)  InVars {~x~0=v_~x~0_54}  OutVars{~x~0=v_~x~0_54, main_#t~nondet2=|v_main_#t~nondet2_9|}  AuxVars[]  AssignedVars[main_#t~nondet2] 612#L19_accept_S1 [412] L19_accept_S1-->L20-2_accept_S1: Formula: (and (>= 0.0 v_~x~0_26) (<= 0.0 v_~x~0_26) (= v_main_~__ok~0_5 1))  InVars {~x~0=v_~x~0_26}  OutVars{main_~__ok~0=v_main_~__ok~0_5, ~x~0=v_~x~0_26}  AuxVars[]  AssignedVars[main_~__ok~0] 613#L20-2_accept_S1 
[2021-04-24 13:58:12,499 INFO  L796   eck$LassoCheckResult]: Loop: 613#L20-2_accept_S1 [417] L20-2_accept_S1-->L21_accept_S1: Formula: (and (> v_main_~__ok~0_9 0) (>= 0.0 v_~x~0_33))  InVars {main_~__ok~0=v_main_~__ok~0_9, ~x~0=v_~x~0_33}  OutVars{main_~__ok~0=v_main_~__ok~0_9, ~x~0=v_~x~0_33}  AuxVars[]  AssignedVars[] 646#L21_accept_S1 [230] L21_accept_S1-->L21_accept_S1-D3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 652#L21_accept_S1-D3 [255] L21_accept_S1-D3-->__VERIFIER_nondet_boolENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 632#__VERIFIER_nondet_boolENTRY_T0_init [335] __VERIFIER_nondet_boolENTRY_T0_init-->L7_T0_init: Formula: (and (= |v___VERIFIER_nondet_bool_#res_5| 1) (> |v___VERIFIER_nondet_bool_#t~nondet0_8| 0))  InVars {__VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_8|}  OutVars{__VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_8|, __VERIFIER_nondet_bool_#res=|v___VERIFIER_nondet_bool_#res_5|}  AuxVars[]  AssignedVars[__VERIFIER_nondet_bool_#res] 666#L7_T0_init [291] L7_T0_init-->__VERIFIER_nondet_boolFINAL_accept_S1: Formula: (>= 0.0 v_~x~0_18)  InVars {~x~0=v_~x~0_18}  OutVars{__VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_9|, ~x~0=v_~x~0_18}  AuxVars[]  AssignedVars[__VERIFIER_nondet_bool_#t~nondet0] 650#__VERIFIER_nondet_boolFINAL_accept_S1 [292] __VERIFIER_nondet_boolFINAL_accept_S1-->__VERIFIER_nondet_boolEXIT_accept_S1: Formula: (>= 0.0 v_~x~0_12)  InVars {~x~0=v_~x~0_12}  OutVars{~x~0=v_~x~0_12}  AuxVars[]  AssignedVars[] 645#__VERIFIER_nondet_boolEXIT_accept_S1 >[275] __VERIFIER_nondet_boolEXIT_accept_S1-->L21-1-D9: AOR: Formula: (= |v_main_#t~ret3_4| |v___VERIFIER_nondet_bool_#resOutParam_2|)  InVars {__VERIFIER_nondet_bool_#res=|v___VERIFIER_nondet_bool_#resOutParam_2|}  OutVars{main_#t~ret3=|v_main_#t~ret3_4|}  AuxVars[]  AssignedVars[main_#t~ret3] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 611#L21-1-D9 [269] L21-1-D9-->L21-1_accept_S1: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 637#L21-1_accept_S1 [243] L21-1_accept_S1-->L21-2_T0_init: Formula: (= v_~_x_b~0_21 |v_main_#t~ret3_12|)  InVars {main_#t~ret3=|v_main_#t~ret3_12|}  OutVars{~_x_b~0=v_~_x_b~0_21, main_#t~ret3=|v_main_#t~ret3_12|}  AuxVars[]  AssignedVars[~_x_b~0] 638#L21-2_T0_init [299] L21-2_T0_init-->L22_accept_S1: Formula: (>= 0.0 v_~x~0_47)  InVars {~x~0=v_~x~0_47}  OutVars{~x~0=v_~x~0_47, main_#t~ret3=|v_main_#t~ret3_9|}  AuxVars[]  AssignedVars[main_#t~ret3] 593#L22_accept_S1 [302] L22_accept_S1-->L22-1_accept_S1: Formula: (and (>= 0.0 v_~x~0_37) (= v_~_x_x~0_14 |v_main_#t~nondet4_3|))  InVars {main_#t~nondet4=|v_main_#t~nondet4_3|, ~x~0=v_~x~0_37}  OutVars{main_#t~nondet4=|v_main_#t~nondet4_3|, ~_x_x~0=v_~_x_x~0_14, ~x~0=v_~x~0_37}  AuxVars[]  AssignedVars[~_x_x~0] 594#L22-1_accept_S1 [198] L22-1_accept_S1-->L24_T0_init: Formula: true  InVars {}  OutVars{main_#t~nondet4=|v_main_#t~nondet4_10|}  AuxVars[]  AssignedVars[main_#t~nondet4] 581#L24_T0_init [373] L24_T0_init-->L25_T0_init: Formula: (and (< (+ v_~_x_x~0_21 v_~x~0_59 1.0) 0.0) (> v_~b~0_21 0) (= v_~_x_b~0_19 0) (= v_main_~__ok~0_20 1))  InVars {~_x_x~0=v_~_x_x~0_21, ~b~0=v_~b~0_21, ~x~0=v_~x~0_59, ~_x_b~0=v_~_x_b~0_19}  OutVars{~_x_x~0=v_~_x_x~0_21, main_~__ok~0=v_main_~__ok~0_20, ~b~0=v_~b~0_21, ~x~0=v_~x~0_59, ~_x_b~0=v_~_x_b~0_19}  AuxVars[]  AssignedVars[main_~__ok~0] 592#L25_T0_init [319] L25_T0_init-->L26_accept_S1: Formula: (and (= v_~b~0_18 v_~_x_b~0_16) (>= 0.0 v_~x~0_56))  InVars {~x~0=v_~x~0_56, ~_x_b~0=v_~_x_b~0_16}  OutVars{~b~0=v_~b~0_18, ~x~0=v_~x~0_56, ~_x_b~0=v_~_x_b~0_16}  AuxVars[]  AssignedVars[~b~0] 660#L26_accept_S1 [326] L26_accept_S1-->L20-2_accept_S1: Formula: (and (>= 0.0 v_~x~0_45) (= v_~x~0_45 v_~_x_x~0_16))  InVars {~_x_x~0=v_~_x_x~0_16}  OutVars{~x~0=v_~x~0_45, ~_x_x~0=v_~_x_x~0_16}  AuxVars[]  AssignedVars[~x~0] 613#L20-2_accept_S1 
[2021-04-24 13:58:12,499 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2021-04-24 13:58:12,499 INFO  L82        PathProgramCache]: Analyzing trace with hash 1345472305, now seen corresponding path program 1 times
[2021-04-24 13:58:12,499 INFO  L162   FreeRefinementEngine]: Executing refinement strategy FIXED_PREFERENCES
[2021-04-24 13:58:12,499 INFO  L353   FreeRefinementEngine]: Using trace check IpTcStrategyModulePreferences [957145712]
[2021-04-24 13:58:12,499 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2021-04-24 13:58:12,502 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2021-04-24 13:58:12,502 INFO  L223             TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders.
[2021-04-24 13:58:12,505 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2021-04-24 13:58:12,505 INFO  L223             TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders.
[2021-04-24 13:58:12,506 INFO  L173   FreeRefinementEngine]: Strategy FIXED_PREFERENCES found a feasible trace
[2021-04-24 13:58:12,507 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2021-04-24 13:58:12,507 INFO  L82        PathProgramCache]: Analyzing trace with hash 1775645115, now seen corresponding path program 1 times
[2021-04-24 13:58:12,507 INFO  L162   FreeRefinementEngine]: Executing refinement strategy FIXED_PREFERENCES
[2021-04-24 13:58:12,507 INFO  L353   FreeRefinementEngine]: Using trace check IpTcStrategyModulePreferences [594843017]
[2021-04-24 13:58:12,507 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2021-04-24 13:58:12,509 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2021-04-24 13:58:12,512 INFO  L142       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size
[2021-04-24 13:58:12,512 INFO  L147       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size 1
[2021-04-24 13:58:12,513 INFO  L142       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size
[2021-04-24 13:58:12,513 INFO  L147       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size 3
[2021-04-24 13:58:12,514 INFO  L142       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size
[2021-04-24 13:58:12,514 INFO  L147       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size 3
[2021-04-24 13:58:12,515 INFO  L142       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size
[2021-04-24 13:58:12,515 INFO  L147       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size 3
[2021-04-24 13:58:12,516 INFO  L142       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size
[2021-04-24 13:58:12,516 INFO  L147       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size 1
[2021-04-24 13:58:12,516 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2021-04-24 13:58:12,516 INFO  L353   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModulePreferences [594843017]
[2021-04-24 13:58:12,516 INFO  L219   FreeRefinementEngine]: Constructing automaton from 1 perfect and 0 imperfect interpolant sequences.
[2021-04-24 13:58:12,516 INFO  L232   FreeRefinementEngine]: Number of different interpolants: perfect sequences [5] imperfect sequences [] total 5
[2021-04-24 13:58:12,516 INFO  L155   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [2146895035]
[2021-04-24 13:58:12,517 INFO  L811   eck$LassoCheckResult]: loop already infeasible
[2021-04-24 13:58:12,517 INFO  L142   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy FIXED_PREFERENCES
[2021-04-24 13:58:12,517 INFO  L142   InterpolantAutomaton]: Constructing interpolant automaton starting with 5 interpolants.
[2021-04-24 13:58:12,517 INFO  L144   InterpolantAutomaton]: CoverageRelationStatistics Valid=7, Invalid=13, Unknown=0, NotChecked=0, Total=20
[2021-04-24 13:58:12,517 INFO  L87              Difference]: Start difference. First operand 97 states and 275 transitions. cyclomatic complexity: 180 Second operand  has 5 states, 5 states have (on average 2.6) internal successors, (13), 5 states have internal predecessors, (13), 1 states have call successors, (1), 1 states have call predecessors, (1), 1 states have return successors, (1), 1 states have call predecessors, (1), 1 states have call successors, (1)
[2021-04-24 13:58:12,606 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2021-04-24 13:58:12,606 INFO  L93              Difference]: Finished difference Result 217 states and 557 transitions.
[2021-04-24 13:58:12,606 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 7 states. 
[2021-04-24 13:58:12,606 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 217 states and 557 transitions.
[2021-04-24 13:58:12,610 INFO  L131   ngComponentsAnalysis]: Automaton has 3 accepting balls. 81
[2021-04-24 13:58:12,613 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 217 states to 217 states and 557 transitions.
[2021-04-24 13:58:12,613 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 83
[2021-04-24 13:58:12,613 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 83
[2021-04-24 13:58:12,613 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 217 states and 557 transitions.
[2021-04-24 13:58:12,615 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2021-04-24 13:58:12,615 INFO  L692         BuchiCegarLoop]: Abstraction has 217 states and 557 transitions.
[2021-04-24 13:58:12,615 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 217 states and 557 transitions.
[2021-04-24 13:58:12,623 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 217 to 165.
[2021-04-24 13:58:12,624 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 165 states, 134 states have (on average 2.985074626865672) internal successors, (400), 144 states have internal predecessors, (400), 11 states have call successors, (11), 11 states have call predecessors, (11), 20 states have return successors, (44), 10 states have call predecessors, (44), 11 states have call successors, (44)
[2021-04-24 13:58:12,625 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 165 states to 165 states and 455 transitions.
[2021-04-24 13:58:12,625 INFO  L715         BuchiCegarLoop]: Abstraction has 165 states and 455 transitions.
[2021-04-24 13:58:12,625 INFO  L595         BuchiCegarLoop]: Abstraction has 165 states and 455 transitions.
[2021-04-24 13:58:12,625 INFO  L427         BuchiCegarLoop]: ======== Iteration 5============
[2021-04-24 13:58:12,625 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 165 states and 455 transitions.
[2021-04-24 13:58:12,626 INFO  L131   ngComponentsAnalysis]: Automaton has 2 accepting balls. 61
[2021-04-24 13:58:12,627 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2021-04-24 13:58:12,627 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2021-04-24 13:58:12,627 INFO  L853         BuchiCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2021-04-24 13:58:12,627 INFO  L854         BuchiCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2021-04-24 13:58:12,628 INFO  L794   eck$LassoCheckResult]: Stem: 920#ULTIMATE.startENTRY_NONWA [181] ULTIMATE.startENTRY_NONWA-->ULTIMATE.initENTRY_NONWA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 921#ULTIMATE.initENTRY_NONWA [247] ULTIMATE.initENTRY_NONWA-->L11_NONWA: Formula: (= v_~b~0_9 0)  InVars {}  OutVars{~b~0=v_~b~0_9}  AuxVars[]  AssignedVars[~b~0] 977#L11_NONWA [273] L11_NONWA-->L12_NONWA: Formula: (= v_~_x_b~0_9 0)  InVars {}  OutVars{~_x_b~0=v_~_x_b~0_9}  AuxVars[]  AssignedVars[~_x_b~0] 949#L12_NONWA [216] L12_NONWA-->L12-1_NONWA: Formula: (= v_~x~0_10 0.0)  InVars {}  OutVars{~x~0=v_~x~0_10}  AuxVars[]  AssignedVars[~x~0] 931#L12-1_NONWA [194] L12-1_NONWA-->ULTIMATE.initFINAL_NONWA: Formula: (= v_~_x_x~0_9 0.0)  InVars {}  OutVars{~_x_x~0=v_~_x_x~0_9}  AuxVars[]  AssignedVars[~_x_x~0] 932#ULTIMATE.initFINAL_NONWA [229] ULTIMATE.initFINAL_NONWA-->ULTIMATE.initEXIT_NONWA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 959#ULTIMATE.initEXIT_NONWA >[278] ULTIMATE.initEXIT_NONWA-->L-1_NONWA: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 903#L-1_NONWA [264] L-1_NONWA-->mainENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 967#mainENTRY_T0_init [239] mainENTRY_T0_init-->mainENTRY_T0_init-D2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 966#mainENTRY_T0_init-D2 [236] mainENTRY_T0_init-D2-->__VERIFIER_nondet_boolENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 968#__VERIFIER_nondet_boolENTRY_T0_init [336] __VERIFIER_nondet_boolENTRY_T0_init-->L7_T0_init: Formula: (and (= |v___VERIFIER_nondet_bool_#res_5| 0) (= |v___VERIFIER_nondet_bool_#t~nondet0_8| 0))  InVars {__VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_8|}  OutVars{__VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_8|, __VERIFIER_nondet_bool_#res=|v___VERIFIER_nondet_bool_#res_5|}  AuxVars[]  AssignedVars[__VERIFIER_nondet_bool_#res] 1020#L7_T0_init [291] L7_T0_init-->__VERIFIER_nondet_boolFINAL_accept_S1: Formula: (>= 0.0 v_~x~0_18)  InVars {~x~0=v_~x~0_18}  OutVars{__VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_9|, ~x~0=v_~x~0_18}  AuxVars[]  AssignedVars[__VERIFIER_nondet_bool_#t~nondet0] 1012#__VERIFIER_nondet_boolFINAL_accept_S1 [292] __VERIFIER_nondet_boolFINAL_accept_S1-->__VERIFIER_nondet_boolEXIT_accept_S1: Formula: (>= 0.0 v_~x~0_12)  InVars {~x~0=v_~x~0_12}  OutVars{~x~0=v_~x~0_12}  AuxVars[]  AssignedVars[] 1009#__VERIFIER_nondet_boolEXIT_accept_S1 >[281] __VERIFIER_nondet_boolEXIT_accept_S1-->L16-D7: AOR: Formula: (= |v_main_#t~ret1_4| |v___VERIFIER_nondet_bool_#resOutParam_1|)  InVars {__VERIFIER_nondet_bool_#res=|v___VERIFIER_nondet_bool_#resOutParam_1|}  OutVars{main_#t~ret1=|v_main_#t~ret1_4|}  AuxVars[]  AssignedVars[main_#t~ret1] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 962#L16-D7 [231] L16-D7-->L16_accept_S1: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 963#L16_accept_S1 [295] L16_accept_S1-->L16-1_accept_S1: Formula: (and (>= 0.0 v_~x~0_34) (= v_~b~0_10 |v_main_#t~ret1_7|))  InVars {main_#t~ret1=|v_main_#t~ret1_7|, ~x~0=v_~x~0_34}  OutVars{~b~0=v_~b~0_10, main_#t~ret1=|v_main_#t~ret1_7|, ~x~0=v_~x~0_34}  AuxVars[]  AssignedVars[~b~0] 971#L16-1_accept_S1 [300] L16-1_accept_S1-->L17_accept_S1: Formula: (>= 0.0 v_~x~0_44)  InVars {~x~0=v_~x~0_44}  OutVars{main_#t~ret1=|v_main_#t~ret1_11|, ~x~0=v_~x~0_44}  AuxVars[]  AssignedVars[main_#t~ret1] 933#L17_accept_S1 [304] L17_accept_S1-->L17-1_accept_S1: Formula: (and (>= 0.0 v_~x~0_23) (= v_~x~0_23 |v_main_#t~nondet2_5|))  InVars {main_#t~nondet2=|v_main_#t~nondet2_5|}  OutVars{~x~0=v_~x~0_23, main_#t~nondet2=|v_main_#t~nondet2_5|}  AuxVars[]  AssignedVars[~x~0] 904#L17-1_accept_S1 [308] L17-1_accept_S1-->L19_accept_S1: Formula: (>= 0.0 v_~x~0_54)  InVars {~x~0=v_~x~0_54}  OutVars{~x~0=v_~x~0_54, main_#t~nondet2=|v_main_#t~nondet2_9|}  AuxVars[]  AssignedVars[main_#t~nondet2] 941#L19_accept_S1 [412] L19_accept_S1-->L20-2_accept_S1: Formula: (and (>= 0.0 v_~x~0_26) (<= 0.0 v_~x~0_26) (= v_main_~__ok~0_5 1))  InVars {~x~0=v_~x~0_26}  OutVars{main_~__ok~0=v_main_~__ok~0_5, ~x~0=v_~x~0_26}  AuxVars[]  AssignedVars[main_~__ok~0] 942#L20-2_accept_S1 
[2021-04-24 13:58:12,628 INFO  L796   eck$LassoCheckResult]: Loop: 942#L20-2_accept_S1 [417] L20-2_accept_S1-->L21_accept_S1: Formula: (and (> v_main_~__ok~0_9 0) (>= 0.0 v_~x~0_33))  InVars {main_~__ok~0=v_main_~__ok~0_9, ~x~0=v_~x~0_33}  OutVars{main_~__ok~0=v_main_~__ok~0_9, ~x~0=v_~x~0_33}  AuxVars[]  AssignedVars[] 960#L21_accept_S1 [230] L21_accept_S1-->L21_accept_S1-D3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 961#L21_accept_S1-D3 [255] L21_accept_S1-D3-->__VERIFIER_nondet_boolENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 968#__VERIFIER_nondet_boolENTRY_T0_init [336] __VERIFIER_nondet_boolENTRY_T0_init-->L7_T0_init: Formula: (and (= |v___VERIFIER_nondet_bool_#res_5| 0) (= |v___VERIFIER_nondet_bool_#t~nondet0_8| 0))  InVars {__VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_8|}  OutVars{__VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_8|, __VERIFIER_nondet_bool_#res=|v___VERIFIER_nondet_bool_#res_5|}  AuxVars[]  AssignedVars[__VERIFIER_nondet_bool_#res] 1020#L7_T0_init [291] L7_T0_init-->__VERIFIER_nondet_boolFINAL_accept_S1: Formula: (>= 0.0 v_~x~0_18)  InVars {~x~0=v_~x~0_18}  OutVars{__VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_9|, ~x~0=v_~x~0_18}  AuxVars[]  AssignedVars[__VERIFIER_nondet_bool_#t~nondet0] 1012#__VERIFIER_nondet_boolFINAL_accept_S1 [234] __VERIFIER_nondet_boolFINAL_accept_S1-->__VERIFIER_nondet_boolEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1013#__VERIFIER_nondet_boolEXIT_T0_init >[274] __VERIFIER_nondet_boolEXIT_T0_init-->L21-1-D10: AOR: Formula: (= |v_main_#t~ret3_4| |v___VERIFIER_nondet_bool_#resOutParam_2|)  InVars {__VERIFIER_nondet_bool_#res=|v___VERIFIER_nondet_bool_#resOutParam_2|}  OutVars{main_#t~ret3=|v_main_#t~ret3_4|}  AuxVars[]  AssignedVars[main_#t~ret3] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1031#L21-1-D10 [270] L21-1-D10-->L21-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 978#L21-1_T0_init [296] L21-1_T0_init-->L21-2_accept_S1: Formula: (and (>= 0.0 v_~x~0_39) (= v_~_x_b~0_12 |v_main_#t~ret3_7|))  InVars {~x~0=v_~x~0_39, main_#t~ret3=|v_main_#t~ret3_7|}  OutVars{~x~0=v_~x~0_39, ~_x_b~0=v_~_x_b~0_12, main_#t~ret3=|v_main_#t~ret3_7|}  AuxVars[]  AssignedVars[~_x_b~0] 976#L21-2_accept_S1 [298] L21-2_accept_S1-->L22_accept_S1: Formula: (>= 0.0 v_~x~0_25)  InVars {~x~0=v_~x~0_25}  OutVars{~x~0=v_~x~0_25, main_#t~ret3=|v_main_#t~ret3_5|}  AuxVars[]  AssignedVars[main_#t~ret3] 917#L22_accept_S1 [180] L22_accept_S1-->L22-1_T0_init: Formula: (= v_~_x_x~0_15 |v_main_#t~nondet4_4|)  InVars {main_#t~nondet4=|v_main_#t~nondet4_4|}  OutVars{main_#t~nondet4=|v_main_#t~nondet4_4|, ~_x_x~0=v_~_x_x~0_15}  AuxVars[]  AssignedVars[~_x_x~0] 918#L22-1_T0_init [307] L22-1_T0_init-->L24_accept_S1: Formula: (>= 0.0 v_~x~0_38)  InVars {~x~0=v_~x~0_38}  OutVars{main_#t~nondet4=|v_main_#t~nondet4_5|, ~x~0=v_~x~0_38}  AuxVars[]  AssignedVars[main_#t~nondet4] 996#L24_accept_S1 [390] L24_accept_S1-->L25_accept_S1: Formula: (and (= v_main_~__ok~0_11 1) (>= 0.0 v_~x~0_35) (= v_~_x_b~0_10 0) (< (+ v_~_x_x~0_12 v_~x~0_35 1.0) 0.0) (> v_~b~0_12 0))  InVars {~_x_x~0=v_~_x_x~0_12, ~b~0=v_~b~0_12, ~x~0=v_~x~0_35, ~_x_b~0=v_~_x_b~0_10}  OutVars{~_x_x~0=v_~_x_x~0_12, main_~__ok~0=v_main_~__ok~0_11, ~b~0=v_~b~0_12, ~x~0=v_~x~0_35, ~_x_b~0=v_~_x_b~0_10}  AuxVars[]  AssignedVars[main_~__ok~0] 997#L25_accept_S1 [318] L25_accept_S1-->L26_accept_S1: Formula: (and (= v_~b~0_16 v_~_x_b~0_14) (>= 0.0 v_~x~0_53))  InVars {~x~0=v_~x~0_53, ~_x_b~0=v_~_x_b~0_14}  OutVars{~b~0=v_~b~0_16, ~x~0=v_~x~0_53, ~_x_b~0=v_~_x_b~0_14}  AuxVars[]  AssignedVars[~b~0] 1027#L26_accept_S1 [326] L26_accept_S1-->L20-2_accept_S1: Formula: (and (>= 0.0 v_~x~0_45) (= v_~x~0_45 v_~_x_x~0_16))  InVars {~_x_x~0=v_~_x_x~0_16}  OutVars{~x~0=v_~x~0_45, ~_x_x~0=v_~_x_x~0_16}  AuxVars[]  AssignedVars[~x~0] 942#L20-2_accept_S1 
[2021-04-24 13:58:12,629 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2021-04-24 13:58:12,629 INFO  L82        PathProgramCache]: Analyzing trace with hash 1148958800, now seen corresponding path program 1 times
[2021-04-24 13:58:12,629 INFO  L162   FreeRefinementEngine]: Executing refinement strategy FIXED_PREFERENCES
[2021-04-24 13:58:12,629 INFO  L353   FreeRefinementEngine]: Using trace check IpTcStrategyModulePreferences [1548450823]
[2021-04-24 13:58:12,629 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2021-04-24 13:58:12,633 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2021-04-24 13:58:12,633 INFO  L223             TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders.
[2021-04-24 13:58:12,635 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2021-04-24 13:58:12,635 INFO  L223             TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders.
[2021-04-24 13:58:12,637 INFO  L173   FreeRefinementEngine]: Strategy FIXED_PREFERENCES found a feasible trace
[2021-04-24 13:58:12,637 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2021-04-24 13:58:12,637 INFO  L82        PathProgramCache]: Analyzing trace with hash -672073613, now seen corresponding path program 1 times
[2021-04-24 13:58:12,637 INFO  L162   FreeRefinementEngine]: Executing refinement strategy FIXED_PREFERENCES
[2021-04-24 13:58:12,638 INFO  L353   FreeRefinementEngine]: Using trace check IpTcStrategyModulePreferences [1600471208]
[2021-04-24 13:58:12,638 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2021-04-24 13:58:12,640 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2021-04-24 13:58:12,640 INFO  L223             TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders.
[2021-04-24 13:58:12,641 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2021-04-24 13:58:12,641 INFO  L223             TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders.
[2021-04-24 13:58:12,643 INFO  L173   FreeRefinementEngine]: Strategy FIXED_PREFERENCES found a feasible trace
[2021-04-24 13:58:12,643 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2021-04-24 13:58:12,643 INFO  L82        PathProgramCache]: Analyzing trace with hash 563198020, now seen corresponding path program 1 times
[2021-04-24 13:58:12,643 INFO  L162   FreeRefinementEngine]: Executing refinement strategy FIXED_PREFERENCES
[2021-04-24 13:58:12,643 INFO  L353   FreeRefinementEngine]: Using trace check IpTcStrategyModulePreferences [93600492]
[2021-04-24 13:58:12,643 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2021-04-24 13:58:12,655 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2021-04-24 13:58:12,662 INFO  L142       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size
[2021-04-24 13:58:12,662 INFO  L147       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size 1
[2021-04-24 13:58:12,662 INFO  L142       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size
[2021-04-24 13:58:12,662 INFO  L147       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size 3
[2021-04-24 13:58:12,663 INFO  L142       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size
[2021-04-24 13:58:12,664 INFO  L147       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size 3
[2021-04-24 13:58:12,665 INFO  L142       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size
[2021-04-24 13:58:12,665 INFO  L147       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size 3
[2021-04-24 13:58:12,666 INFO  L142       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size
[2021-04-24 13:58:12,666 INFO  L147       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size 1
[2021-04-24 13:58:12,667 INFO  L134       CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked.
[2021-04-24 13:58:12,667 INFO  L353   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModulePreferences [93600492]
[2021-04-24 13:58:12,667 INFO  L219   FreeRefinementEngine]: Constructing automaton from 0 perfect and 1 imperfect interpolant sequences.
[2021-04-24 13:58:12,667 INFO  L232   FreeRefinementEngine]: Number of different interpolants: perfect sequences [] imperfect sequences [5] total 5
[2021-04-24 13:58:12,667 INFO  L155   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [1627504819]
[2021-04-24 13:58:12,667 INFO  L142   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy FIXED_PREFERENCES
[2021-04-24 13:58:12,668 INFO  L142   InterpolantAutomaton]: Constructing interpolant automaton starting with 5 interpolants.
[2021-04-24 13:58:12,668 INFO  L144   InterpolantAutomaton]: CoverageRelationStatistics Valid=7, Invalid=13, Unknown=0, NotChecked=0, Total=20
[2021-04-24 13:58:12,668 INFO  L87              Difference]: Start difference. First operand 165 states and 455 transitions. cyclomatic complexity: 292 Second operand  has 5 states, 5 states have (on average 5.6) internal successors, (28), 5 states have internal predecessors, (28), 2 states have call successors, (4), 1 states have call predecessors, (4), 2 states have return successors, (3), 3 states have call predecessors, (3), 2 states have call successors, (3)
[2021-04-24 13:58:12,741 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2021-04-24 13:58:12,741 INFO  L93              Difference]: Finished difference Result 254 states and 704 transitions.
[2021-04-24 13:58:12,741 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 6 states. 
[2021-04-24 13:58:12,741 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 254 states and 704 transitions.
[2021-04-24 13:58:12,744 INFO  L131   ngComponentsAnalysis]: Automaton has 3 accepting balls. 64
[2021-04-24 13:58:12,747 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 254 states to 254 states and 704 transitions.
[2021-04-24 13:58:12,747 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 95
[2021-04-24 13:58:12,748 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 95
[2021-04-24 13:58:12,748 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 254 states and 704 transitions.
[2021-04-24 13:58:12,749 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2021-04-24 13:58:12,749 INFO  L692         BuchiCegarLoop]: Abstraction has 254 states and 704 transitions.
[2021-04-24 13:58:12,749 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 254 states and 704 transitions.
[2021-04-24 13:58:12,757 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 254 to 212.
[2021-04-24 13:58:12,758 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 212 states, 181 states have (on average 3.0607734806629834) internal successors, (554), 183 states have internal predecessors, (554), 11 states have call successors, (11), 11 states have call predecessors, (11), 20 states have return successors, (44), 18 states have call predecessors, (44), 11 states have call successors, (44)
[2021-04-24 13:58:12,759 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 212 states to 212 states and 609 transitions.
[2021-04-24 13:58:12,759 INFO  L715         BuchiCegarLoop]: Abstraction has 212 states and 609 transitions.
[2021-04-24 13:58:12,759 INFO  L595         BuchiCegarLoop]: Abstraction has 212 states and 609 transitions.
[2021-04-24 13:58:12,759 INFO  L427         BuchiCegarLoop]: ======== Iteration 6============
[2021-04-24 13:58:12,759 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 212 states and 609 transitions.
[2021-04-24 13:58:12,761 INFO  L131   ngComponentsAnalysis]: Automaton has 2 accepting balls. 53
[2021-04-24 13:58:12,761 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2021-04-24 13:58:12,761 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2021-04-24 13:58:12,762 INFO  L853         BuchiCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2021-04-24 13:58:12,762 INFO  L854         BuchiCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2021-04-24 13:58:12,762 INFO  L794   eck$LassoCheckResult]: Stem: 1353#ULTIMATE.startENTRY_NONWA [181] ULTIMATE.startENTRY_NONWA-->ULTIMATE.initENTRY_NONWA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1354#ULTIMATE.initENTRY_NONWA [247] ULTIMATE.initENTRY_NONWA-->L11_NONWA: Formula: (= v_~b~0_9 0)  InVars {}  OutVars{~b~0=v_~b~0_9}  AuxVars[]  AssignedVars[~b~0] 1415#L11_NONWA [273] L11_NONWA-->L12_NONWA: Formula: (= v_~_x_b~0_9 0)  InVars {}  OutVars{~_x_b~0=v_~_x_b~0_9}  AuxVars[]  AssignedVars[~_x_b~0] 1386#L12_NONWA [216] L12_NONWA-->L12-1_NONWA: Formula: (= v_~x~0_10 0.0)  InVars {}  OutVars{~x~0=v_~x~0_10}  AuxVars[]  AssignedVars[~x~0] 1366#L12-1_NONWA [194] L12-1_NONWA-->ULTIMATE.initFINAL_NONWA: Formula: (= v_~_x_x~0_9 0.0)  InVars {}  OutVars{~_x_x~0=v_~_x_x~0_9}  AuxVars[]  AssignedVars[~_x_x~0] 1367#ULTIMATE.initFINAL_NONWA [229] ULTIMATE.initFINAL_NONWA-->ULTIMATE.initEXIT_NONWA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1397#ULTIMATE.initEXIT_NONWA >[278] ULTIMATE.initEXIT_NONWA-->L-1_NONWA: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1337#L-1_NONWA [264] L-1_NONWA-->mainENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1404#mainENTRY_T0_init [239] mainENTRY_T0_init-->mainENTRY_T0_init-D2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1403#mainENTRY_T0_init-D2 [236] mainENTRY_T0_init-D2-->__VERIFIER_nondet_boolENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1405#__VERIFIER_nondet_boolENTRY_T0_init [335] __VERIFIER_nondet_boolENTRY_T0_init-->L7_T0_init: Formula: (and (= |v___VERIFIER_nondet_bool_#res_5| 1) (> |v___VERIFIER_nondet_bool_#t~nondet0_8| 0))  InVars {__VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_8|}  OutVars{__VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_8|, __VERIFIER_nondet_bool_#res=|v___VERIFIER_nondet_bool_#res_5|}  AuxVars[]  AssignedVars[__VERIFIER_nondet_bool_#res] 1466#L7_T0_init [291] L7_T0_init-->__VERIFIER_nondet_boolFINAL_accept_S1: Formula: (>= 0.0 v_~x~0_18)  InVars {~x~0=v_~x~0_18}  OutVars{__VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_9|, ~x~0=v_~x~0_18}  AuxVars[]  AssignedVars[__VERIFIER_nondet_bool_#t~nondet0] 1437#__VERIFIER_nondet_boolFINAL_accept_S1 [292] __VERIFIER_nondet_boolFINAL_accept_S1-->__VERIFIER_nondet_boolEXIT_accept_S1: Formula: (>= 0.0 v_~x~0_12)  InVars {~x~0=v_~x~0_12}  OutVars{~x~0=v_~x~0_12}  AuxVars[]  AssignedVars[] 1435#__VERIFIER_nondet_boolEXIT_accept_S1 >[281] __VERIFIER_nondet_boolEXIT_accept_S1-->L16-D7: AOR: Formula: (= |v_main_#t~ret1_4| |v___VERIFIER_nondet_bool_#resOutParam_1|)  InVars {__VERIFIER_nondet_bool_#res=|v___VERIFIER_nondet_bool_#resOutParam_1|}  OutVars{main_#t~ret1=|v_main_#t~ret1_4|}  AuxVars[]  AssignedVars[main_#t~ret1] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1399#L16-D7 [231] L16-D7-->L16_accept_S1: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1400#L16_accept_S1 [295] L16_accept_S1-->L16-1_accept_S1: Formula: (and (>= 0.0 v_~x~0_34) (= v_~b~0_10 |v_main_#t~ret1_7|))  InVars {main_#t~ret1=|v_main_#t~ret1_7|, ~x~0=v_~x~0_34}  OutVars{~b~0=v_~b~0_10, main_#t~ret1=|v_main_#t~ret1_7|, ~x~0=v_~x~0_34}  AuxVars[]  AssignedVars[~b~0] 1409#L16-1_accept_S1 [300] L16-1_accept_S1-->L17_accept_S1: Formula: (>= 0.0 v_~x~0_44)  InVars {~x~0=v_~x~0_44}  OutVars{main_#t~ret1=|v_main_#t~ret1_11|, ~x~0=v_~x~0_44}  AuxVars[]  AssignedVars[main_#t~ret1] 1368#L17_accept_S1 [304] L17_accept_S1-->L17-1_accept_S1: Formula: (and (>= 0.0 v_~x~0_23) (= v_~x~0_23 |v_main_#t~nondet2_5|))  InVars {main_#t~nondet2=|v_main_#t~nondet2_5|}  OutVars{~x~0=v_~x~0_23, main_#t~nondet2=|v_main_#t~nondet2_5|}  AuxVars[]  AssignedVars[~x~0] 1338#L17-1_accept_S1 [308] L17-1_accept_S1-->L19_accept_S1: Formula: (>= 0.0 v_~x~0_54)  InVars {~x~0=v_~x~0_54}  OutVars{~x~0=v_~x~0_54, main_#t~nondet2=|v_main_#t~nondet2_9|}  AuxVars[]  AssignedVars[main_#t~nondet2] 1377#L19_accept_S1 [412] L19_accept_S1-->L20-2_accept_S1: Formula: (and (>= 0.0 v_~x~0_26) (<= 0.0 v_~x~0_26) (= v_main_~__ok~0_5 1))  InVars {~x~0=v_~x~0_26}  OutVars{main_~__ok~0=v_main_~__ok~0_5, ~x~0=v_~x~0_26}  AuxVars[]  AssignedVars[main_~__ok~0] 1378#L20-2_accept_S1 
[2021-04-24 13:58:12,763 INFO  L796   eck$LassoCheckResult]: Loop: 1378#L20-2_accept_S1 [419] L20-2_accept_S1-->L21_T0_init: Formula: (> v_main_~__ok~0_10 0)  InVars {main_~__ok~0=v_main_~__ok~0_10}  OutVars{main_~__ok~0=v_main_~__ok~0_10}  AuxVars[]  AssignedVars[] 1360#L21_T0_init [207] L21_T0_init-->L21_T0_init-D4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1372#L21_T0_init-D4 [331] L21_T0_init-D4-->__VERIFIER_nondet_boolENTRY_accept_S1: Formula: (>= 0.0 v_~x~0_19)  InVars {~x~0=v_~x~0_19}  OutVars{~x~0=v_~x~0_19}  AuxVars[]  AssignedVars[] 1382#__VERIFIER_nondet_boolENTRY_accept_S1 [339] __VERIFIER_nondet_boolENTRY_accept_S1-->L7_accept_S1: Formula: (and (= |v___VERIFIER_nondet_bool_#res_2| 0) (>= 0.0 v_~x~0_15) (= |v___VERIFIER_nondet_bool_#t~nondet0_5| 0))  InVars {__VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_5|, ~x~0=v_~x~0_15}  OutVars{__VERIFIER_nondet_bool_#res=|v___VERIFIER_nondet_bool_#res_2|, __VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_5|, ~x~0=v_~x~0_15}  AuxVars[]  AssignedVars[__VERIFIER_nondet_bool_#res] 1423#L7_accept_S1 [257] L7_accept_S1-->__VERIFIER_nondet_boolFINAL_T0_init: Formula: true  InVars {}  OutVars{__VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_4|}  AuxVars[]  AssignedVars[__VERIFIER_nondet_bool_#t~nondet0] 1540#__VERIFIER_nondet_boolFINAL_T0_init [293] __VERIFIER_nondet_boolFINAL_T0_init-->__VERIFIER_nondet_boolEXIT_accept_S1: Formula: (>= 0.0 v_~x~0_17)  InVars {~x~0=v_~x~0_17}  OutVars{~x~0=v_~x~0_17}  AuxVars[]  AssignedVars[] 1388#__VERIFIER_nondet_boolEXIT_accept_S1 >[276] __VERIFIER_nondet_boolEXIT_accept_S1-->L21-1-D9: AOR: Formula: (= |v_main_#t~ret3_4| |v___VERIFIER_nondet_bool_#resOutParam_2|)  InVars {__VERIFIER_nondet_bool_#res=|v___VERIFIER_nondet_bool_#resOutParam_2|}  OutVars{main_#t~ret3=|v_main_#t~ret3_4|}  AuxVars[]  AssignedVars[main_#t~ret3] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1376#L21-1-D9 [269] L21-1-D9-->L21-1_accept_S1: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1412#L21-1_accept_S1 [243] L21-1_accept_S1-->L21-2_T0_init: Formula: (= v_~_x_b~0_21 |v_main_#t~ret3_12|)  InVars {main_#t~ret3=|v_main_#t~ret3_12|}  OutVars{~_x_b~0=v_~_x_b~0_21, main_#t~ret3=|v_main_#t~ret3_12|}  AuxVars[]  AssignedVars[~_x_b~0] 1413#L21-2_T0_init [272] L21-2_T0_init-->L22_T0_init: Formula: true  InVars {}  OutVars{main_#t~ret3=|v_main_#t~ret3_10|}  AuxVars[]  AssignedVars[main_#t~ret3] 1504#L22_T0_init [303] L22_T0_init-->L22-1_accept_S1: Formula: (and (>= 0.0 v_~x~0_55) (= v_~_x_x~0_18 |v_main_#t~nondet4_7|))  InVars {main_#t~nondet4=|v_main_#t~nondet4_7|, ~x~0=v_~x~0_55}  OutVars{main_#t~nondet4=|v_main_#t~nondet4_7|, ~_x_x~0=v_~_x_x~0_18, ~x~0=v_~x~0_55}  AuxVars[]  AssignedVars[~_x_x~0] 1489#L22-1_accept_S1 [306] L22-1_accept_S1-->L24_accept_S1: Formula: (>= 0.0 v_~x~0_57)  InVars {~x~0=v_~x~0_57}  OutVars{main_#t~nondet4=|v_main_#t~nondet4_9|, ~x~0=v_~x~0_57}  AuxVars[]  AssignedVars[main_#t~nondet4] 1472#L24_accept_S1 [402] L24_accept_S1-->L25_T0_init: Formula: (and (< (+ v_~_x_x~0_13 v_~x~0_36 1.0) 0.0) (= v_main_~__ok~0_12 1) (< v_~b~0_13 0) (= v_~_x_b~0_11 0))  InVars {~_x_x~0=v_~_x_x~0_13, ~b~0=v_~b~0_13, ~x~0=v_~x~0_36, ~_x_b~0=v_~_x_b~0_11}  OutVars{~_x_x~0=v_~_x_x~0_13, main_~__ok~0=v_main_~__ok~0_12, ~b~0=v_~b~0_13, ~x~0=v_~x~0_36, ~_x_b~0=v_~_x_b~0_11}  AuxVars[]  AssignedVars[main_~__ok~0] 1349#L25_T0_init [241] L25_T0_init-->L26_T0_init: Formula: (= v_~b~0_19 v_~_x_b~0_17)  InVars {~_x_b~0=v_~_x_b~0_17}  OutVars{~b~0=v_~b~0_19, ~_x_b~0=v_~_x_b~0_17}  AuxVars[]  AssignedVars[~b~0] 1392#L26_T0_init [327] L26_T0_init-->L20-2_accept_S1: Formula: (and (>= 0.0 v_~x~0_28) (= v_~x~0_28 v_~_x_x~0_10))  InVars {~_x_x~0=v_~_x_x~0_10}  OutVars{~x~0=v_~x~0_28, ~_x_x~0=v_~_x_x~0_10}  AuxVars[]  AssignedVars[~x~0] 1378#L20-2_accept_S1 
[2021-04-24 13:58:12,763 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2021-04-24 13:58:12,764 INFO  L82        PathProgramCache]: Analyzing trace with hash 1345472305, now seen corresponding path program 2 times
[2021-04-24 13:58:12,764 INFO  L162   FreeRefinementEngine]: Executing refinement strategy FIXED_PREFERENCES
[2021-04-24 13:58:12,764 INFO  L353   FreeRefinementEngine]: Using trace check IpTcStrategyModulePreferences [1647267272]
[2021-04-24 13:58:12,764 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2021-04-24 13:58:12,767 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2021-04-24 13:58:12,767 INFO  L223             TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders.
[2021-04-24 13:58:12,769 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2021-04-24 13:58:12,769 INFO  L223             TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders.
[2021-04-24 13:58:12,771 INFO  L173   FreeRefinementEngine]: Strategy FIXED_PREFERENCES found a feasible trace
[2021-04-24 13:58:12,772 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2021-04-24 13:58:12,772 INFO  L82        PathProgramCache]: Analyzing trace with hash 1420249462, now seen corresponding path program 1 times
[2021-04-24 13:58:12,772 INFO  L162   FreeRefinementEngine]: Executing refinement strategy FIXED_PREFERENCES
[2021-04-24 13:58:12,772 INFO  L353   FreeRefinementEngine]: Using trace check IpTcStrategyModulePreferences [1194490621]
[2021-04-24 13:58:12,772 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2021-04-24 13:58:12,774 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2021-04-24 13:58:12,774 INFO  L223             TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders.
[2021-04-24 13:58:12,776 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2021-04-24 13:58:12,776 INFO  L223             TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders.
[2021-04-24 13:58:12,777 INFO  L173   FreeRefinementEngine]: Strategy FIXED_PREFERENCES found a feasible trace
[2021-04-24 13:58:12,777 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2021-04-24 13:58:12,778 INFO  L82        PathProgramCache]: Analyzing trace with hash 437763142, now seen corresponding path program 1 times
[2021-04-24 13:58:12,778 INFO  L162   FreeRefinementEngine]: Executing refinement strategy FIXED_PREFERENCES
[2021-04-24 13:58:12,778 INFO  L353   FreeRefinementEngine]: Using trace check IpTcStrategyModulePreferences [279716251]
[2021-04-24 13:58:12,778 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2021-04-24 13:58:12,781 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2021-04-24 13:58:12,786 INFO  L142       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size
[2021-04-24 13:58:12,786 INFO  L147       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size 1
[2021-04-24 13:58:12,787 INFO  L142       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size
[2021-04-24 13:58:12,787 INFO  L147       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size 3
[2021-04-24 13:58:12,788 INFO  L142       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size
[2021-04-24 13:58:12,788 INFO  L147       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size 3
[2021-04-24 13:58:12,789 INFO  L142       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size
[2021-04-24 13:58:12,789 INFO  L147       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size 3
[2021-04-24 13:58:12,790 INFO  L142       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size
[2021-04-24 13:58:12,790 INFO  L147       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size 1
[2021-04-24 13:58:12,790 INFO  L134       CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2021-04-24 13:58:12,790 INFO  L353   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModulePreferences [279716251]
[2021-04-24 13:58:12,791 INFO  L219   FreeRefinementEngine]: Constructing automaton from 0 perfect and 1 imperfect interpolant sequences.
[2021-04-24 13:58:12,791 INFO  L232   FreeRefinementEngine]: Number of different interpolants: perfect sequences [] imperfect sequences [5] total 5
[2021-04-24 13:58:12,791 INFO  L155   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [1699025383]
[2021-04-24 13:58:12,791 INFO  L142   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy FIXED_PREFERENCES
[2021-04-24 13:58:12,791 INFO  L142   InterpolantAutomaton]: Constructing interpolant automaton starting with 5 interpolants.
[2021-04-24 13:58:12,791 INFO  L144   InterpolantAutomaton]: CoverageRelationStatistics Valid=7, Invalid=13, Unknown=0, NotChecked=0, Total=20
[2021-04-24 13:58:12,792 INFO  L87              Difference]: Start difference. First operand 212 states and 609 transitions. cyclomatic complexity: 399 Second operand  has 5 states, 5 states have (on average 5.6) internal successors, (28), 5 states have internal predecessors, (28), 2 states have call successors, (4), 1 states have call predecessors, (4), 2 states have return successors, (3), 3 states have call predecessors, (3), 2 states have call successors, (3)
[2021-04-24 13:58:12,862 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2021-04-24 13:58:12,862 INFO  L93              Difference]: Finished difference Result 287 states and 788 transitions.
[2021-04-24 13:58:12,862 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 7 states. 
[2021-04-24 13:58:12,863 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 287 states and 788 transitions.
[2021-04-24 13:58:12,865 INFO  L131   ngComponentsAnalysis]: Automaton has 3 accepting balls. 56
[2021-04-24 13:58:12,868 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 287 states to 287 states and 788 transitions.
[2021-04-24 13:58:12,868 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 106
[2021-04-24 13:58:12,869 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 124
[2021-04-24 13:58:12,869 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 287 states and 788 transitions.
[2021-04-24 13:58:12,869 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2021-04-24 13:58:12,869 INFO  L692         BuchiCegarLoop]: Abstraction has 287 states and 788 transitions.
[2021-04-24 13:58:12,870 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 287 states and 788 transitions.
[2021-04-24 13:58:12,875 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 287 to 265.
[2021-04-24 13:58:12,876 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 265 states, 225 states have (on average 2.977777777777778) internal successors, (670), 229 states have internal predecessors, (670), 14 states have call successors, (14), 14 states have call predecessors, (14), 26 states have return successors, (58), 22 states have call predecessors, (58), 14 states have call successors, (58)
[2021-04-24 13:58:12,877 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 265 states to 265 states and 742 transitions.
[2021-04-24 13:58:12,877 INFO  L715         BuchiCegarLoop]: Abstraction has 265 states and 742 transitions.
[2021-04-24 13:58:12,877 INFO  L595         BuchiCegarLoop]: Abstraction has 265 states and 742 transitions.
[2021-04-24 13:58:12,877 INFO  L427         BuchiCegarLoop]: ======== Iteration 7============
[2021-04-24 13:58:12,877 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 265 states and 742 transitions.
[2021-04-24 13:58:12,878 INFO  L131   ngComponentsAnalysis]: Automaton has 2 accepting balls. 53
[2021-04-24 13:58:12,878 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2021-04-24 13:58:12,878 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2021-04-24 13:58:12,879 INFO  L853         BuchiCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2021-04-24 13:58:12,879 INFO  L854         BuchiCegarLoop]: Counterexample loop histogram [1]
[2021-04-24 13:58:12,880 INFO  L794   eck$LassoCheckResult]: Stem: 1873#ULTIMATE.startENTRY_NONWA [181] ULTIMATE.startENTRY_NONWA-->ULTIMATE.initENTRY_NONWA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1874#ULTIMATE.initENTRY_NONWA [247] ULTIMATE.initENTRY_NONWA-->L11_NONWA: Formula: (= v_~b~0_9 0)  InVars {}  OutVars{~b~0=v_~b~0_9}  AuxVars[]  AssignedVars[~b~0] 1933#L11_NONWA [273] L11_NONWA-->L12_NONWA: Formula: (= v_~_x_b~0_9 0)  InVars {}  OutVars{~_x_b~0=v_~_x_b~0_9}  AuxVars[]  AssignedVars[~_x_b~0] 1908#L12_NONWA [216] L12_NONWA-->L12-1_NONWA: Formula: (= v_~x~0_10 0.0)  InVars {}  OutVars{~x~0=v_~x~0_10}  AuxVars[]  AssignedVars[~x~0] 1889#L12-1_NONWA [194] L12-1_NONWA-->ULTIMATE.initFINAL_NONWA: Formula: (= v_~_x_x~0_9 0.0)  InVars {}  OutVars{~_x_x~0=v_~_x_x~0_9}  AuxVars[]  AssignedVars[~_x_x~0] 1890#ULTIMATE.initFINAL_NONWA [229] ULTIMATE.initFINAL_NONWA-->ULTIMATE.initEXIT_NONWA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1915#ULTIMATE.initEXIT_NONWA >[278] ULTIMATE.initEXIT_NONWA-->L-1_NONWA: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1851#L-1_NONWA [264] L-1_NONWA-->mainENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1923#mainENTRY_T0_init [239] mainENTRY_T0_init-->mainENTRY_T0_init-D2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1922#mainENTRY_T0_init-D2 [236] mainENTRY_T0_init-D2-->__VERIFIER_nondet_boolENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1924#__VERIFIER_nondet_boolENTRY_T0_init [336] __VERIFIER_nondet_boolENTRY_T0_init-->L7_T0_init: Formula: (and (= |v___VERIFIER_nondet_bool_#res_5| 0) (= |v___VERIFIER_nondet_bool_#t~nondet0_8| 0))  InVars {__VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_8|}  OutVars{__VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_8|, __VERIFIER_nondet_bool_#res=|v___VERIFIER_nondet_bool_#res_5|}  AuxVars[]  AssignedVars[__VERIFIER_nondet_bool_#res] 1994#L7_T0_init [291] L7_T0_init-->__VERIFIER_nondet_boolFINAL_accept_S1: Formula: (>= 0.0 v_~x~0_18)  InVars {~x~0=v_~x~0_18}  OutVars{__VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_9|, ~x~0=v_~x~0_18}  AuxVars[]  AssignedVars[__VERIFIER_nondet_bool_#t~nondet0] 2004#__VERIFIER_nondet_boolFINAL_accept_S1 [292] __VERIFIER_nondet_boolFINAL_accept_S1-->__VERIFIER_nondet_boolEXIT_accept_S1: Formula: (>= 0.0 v_~x~0_12)  InVars {~x~0=v_~x~0_12}  OutVars{~x~0=v_~x~0_12}  AuxVars[]  AssignedVars[] 2005#__VERIFIER_nondet_boolEXIT_accept_S1 >[281] __VERIFIER_nondet_boolEXIT_accept_S1-->L16-D7: AOR: Formula: (= |v_main_#t~ret1_4| |v___VERIFIER_nondet_bool_#resOutParam_1|)  InVars {__VERIFIER_nondet_bool_#res=|v___VERIFIER_nondet_bool_#resOutParam_1|}  OutVars{main_#t~ret1=|v_main_#t~ret1_4|}  AuxVars[]  AssignedVars[main_#t~ret1] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1918#L16-D7 [231] L16-D7-->L16_accept_S1: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1919#L16_accept_S1 [295] L16_accept_S1-->L16-1_accept_S1: Formula: (and (>= 0.0 v_~x~0_34) (= v_~b~0_10 |v_main_#t~ret1_7|))  InVars {main_#t~ret1=|v_main_#t~ret1_7|, ~x~0=v_~x~0_34}  OutVars{~b~0=v_~b~0_10, main_#t~ret1=|v_main_#t~ret1_7|, ~x~0=v_~x~0_34}  AuxVars[]  AssignedVars[~b~0] 1926#L16-1_accept_S1 [300] L16-1_accept_S1-->L17_accept_S1: Formula: (>= 0.0 v_~x~0_44)  InVars {~x~0=v_~x~0_44}  OutVars{main_#t~ret1=|v_main_#t~ret1_11|, ~x~0=v_~x~0_44}  AuxVars[]  AssignedVars[main_#t~ret1] 1891#L17_accept_S1 [304] L17_accept_S1-->L17-1_accept_S1: Formula: (and (>= 0.0 v_~x~0_23) (= v_~x~0_23 |v_main_#t~nondet2_5|))  InVars {main_#t~nondet2=|v_main_#t~nondet2_5|}  OutVars{~x~0=v_~x~0_23, main_#t~nondet2=|v_main_#t~nondet2_5|}  AuxVars[]  AssignedVars[~x~0] 1852#L17-1_accept_S1 [308] L17-1_accept_S1-->L19_accept_S1: Formula: (>= 0.0 v_~x~0_54)  InVars {~x~0=v_~x~0_54}  OutVars{~x~0=v_~x~0_54, main_#t~nondet2=|v_main_#t~nondet2_9|}  AuxVars[]  AssignedVars[main_#t~nondet2] 1899#L19_accept_S1 [412] L19_accept_S1-->L20-2_accept_S1: Formula: (and (>= 0.0 v_~x~0_26) (<= 0.0 v_~x~0_26) (= v_main_~__ok~0_5 1))  InVars {~x~0=v_~x~0_26}  OutVars{main_~__ok~0=v_main_~__ok~0_5, ~x~0=v_~x~0_26}  AuxVars[]  AssignedVars[main_~__ok~0] 1900#L20-2_accept_S1 [320] L20-2_accept_S1-->L20-3_accept_S1: Formula: (and (>= 0.0 v_~x~0_32) (= v_main_~__ok~0_7 0))  InVars {main_~__ok~0=v_main_~__ok~0_7, ~x~0=v_~x~0_32}  OutVars{main_~__ok~0=v_main_~__ok~0_7, ~x~0=v_~x~0_32}  AuxVars[]  AssignedVars[] 1876#L20-3_accept_S1 [328] L20-3_accept_S1-->mainEXIT_accept_S1: Formula: (>= 0.0 v_~x~0_43)  InVars {~x~0=v_~x~0_43}  OutVars{~x~0=v_~x~0_43}  AuxVars[]  AssignedVars[] 1893#mainEXIT_accept_S1 >[283] mainEXIT_accept_S1-->ULTIMATE.startFINAL-D5: AOR: Formula: (= |v_ULTIMATE.start_#t~ret5_2| |v_main_#resOutParam_1|)  InVars {main_#res=|v_main_#resOutParam_1|}  OutVars{ULTIMATE.start_#t~ret5=|v_ULTIMATE.start_#t~ret5_2|}  AuxVars[]  AssignedVars[ULTIMATE.start_#t~ret5] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1914#ULTIMATE.startFINAL-D5 
[2021-04-24 13:58:12,880 INFO  L796   eck$LassoCheckResult]: Loop: 1914#ULTIMATE.startFINAL-D5 [228] ULTIMATE.startFINAL-D5-->ULTIMATE.startFINAL-D5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1914#ULTIMATE.startFINAL-D5 
[2021-04-24 13:58:12,880 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2021-04-24 13:58:12,880 INFO  L82        PathProgramCache]: Analyzing trace with hash 2037546947, now seen corresponding path program 1 times
[2021-04-24 13:58:12,880 INFO  L162   FreeRefinementEngine]: Executing refinement strategy FIXED_PREFERENCES
[2021-04-24 13:58:12,880 INFO  L353   FreeRefinementEngine]: Using trace check IpTcStrategyModulePreferences [962110634]
[2021-04-24 13:58:12,880 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2021-04-24 13:58:12,882 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2021-04-24 13:58:12,885 INFO  L142       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size
[2021-04-24 13:58:12,885 INFO  L147       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size 1
[2021-04-24 13:58:12,886 INFO  L142       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size
[2021-04-24 13:58:12,886 INFO  L147       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size 3
[2021-04-24 13:58:12,886 INFO  L142       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size
[2021-04-24 13:58:12,887 INFO  L147       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size 1
[2021-04-24 13:58:12,887 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2021-04-24 13:58:12,887 INFO  L353   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModulePreferences [962110634]
[2021-04-24 13:58:12,887 INFO  L219   FreeRefinementEngine]: Constructing automaton from 1 perfect and 0 imperfect interpolant sequences.
[2021-04-24 13:58:12,887 INFO  L232   FreeRefinementEngine]: Number of different interpolants: perfect sequences [3] imperfect sequences [] total 3
[2021-04-24 13:58:12,887 INFO  L155   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [1479556824]
[2021-04-24 13:58:12,887 INFO  L799   eck$LassoCheckResult]: stem already infeasible
[2021-04-24 13:58:12,887 INFO  L142   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy FIXED_PREFERENCES
[2021-04-24 13:58:12,888 INFO  L142   InterpolantAutomaton]: Constructing interpolant automaton starting with 3 interpolants.
[2021-04-24 13:58:12,888 INFO  L144   InterpolantAutomaton]: CoverageRelationStatistics Valid=3, Invalid=3, Unknown=0, NotChecked=0, Total=6
[2021-04-24 13:58:12,888 INFO  L87              Difference]: Start difference. First operand 265 states and 742 transitions. cyclomatic complexity: 479 Second operand  has 3 states, 3 states have (on average 5.666666666666667) internal successors, (17), 3 states have internal predecessors, (17), 1 states have call successors, (3), 1 states have call predecessors, (3), 2 states have return successors, (3), 2 states have call predecessors, (3), 1 states have call successors, (3)
[2021-04-24 13:58:12,913 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2021-04-24 13:58:12,913 INFO  L93              Difference]: Finished difference Result 265 states and 724 transitions.
[2021-04-24 13:58:12,913 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 3 states. 
[2021-04-24 13:58:12,914 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 265 states and 724 transitions.
[2021-04-24 13:58:12,916 INFO  L131   ngComponentsAnalysis]: Automaton has 2 accepting balls. 53
[2021-04-24 13:58:12,918 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 265 states to 265 states and 724 transitions.
[2021-04-24 13:58:12,918 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 109
[2021-04-24 13:58:12,918 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 109
[2021-04-24 13:58:12,918 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 265 states and 724 transitions.
[2021-04-24 13:58:12,919 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2021-04-24 13:58:12,919 INFO  L692         BuchiCegarLoop]: Abstraction has 265 states and 724 transitions.
[2021-04-24 13:58:12,919 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 265 states and 724 transitions.
[2021-04-24 13:58:12,923 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 265 to 265.
[2021-04-24 13:58:12,923 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 265 states, 225 states have (on average 2.897777777777778) internal successors, (652), 229 states have internal predecessors, (652), 14 states have call successors, (14), 14 states have call predecessors, (14), 26 states have return successors, (58), 22 states have call predecessors, (58), 14 states have call successors, (58)
[2021-04-24 13:58:12,924 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 265 states to 265 states and 724 transitions.
[2021-04-24 13:58:12,924 INFO  L715         BuchiCegarLoop]: Abstraction has 265 states and 724 transitions.
[2021-04-24 13:58:12,924 INFO  L595         BuchiCegarLoop]: Abstraction has 265 states and 724 transitions.
[2021-04-24 13:58:12,925 INFO  L427         BuchiCegarLoop]: ======== Iteration 8============
[2021-04-24 13:58:12,925 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 265 states and 724 transitions.
[2021-04-24 13:58:12,926 INFO  L131   ngComponentsAnalysis]: Automaton has 2 accepting balls. 53
[2021-04-24 13:58:12,926 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2021-04-24 13:58:12,926 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2021-04-24 13:58:12,926 INFO  L853         BuchiCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2021-04-24 13:58:12,926 INFO  L854         BuchiCegarLoop]: Counterexample loop histogram [1]
[2021-04-24 13:58:12,927 INFO  L794   eck$LassoCheckResult]: Stem: 2408#ULTIMATE.startENTRY_NONWA [181] ULTIMATE.startENTRY_NONWA-->ULTIMATE.initENTRY_NONWA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2409#ULTIMATE.initENTRY_NONWA [247] ULTIMATE.initENTRY_NONWA-->L11_NONWA: Formula: (= v_~b~0_9 0)  InVars {}  OutVars{~b~0=v_~b~0_9}  AuxVars[]  AssignedVars[~b~0] 2472#L11_NONWA [273] L11_NONWA-->L12_NONWA: Formula: (= v_~_x_b~0_9 0)  InVars {}  OutVars{~_x_b~0=v_~_x_b~0_9}  AuxVars[]  AssignedVars[~_x_b~0] 2449#L12_NONWA [216] L12_NONWA-->L12-1_NONWA: Formula: (= v_~x~0_10 0.0)  InVars {}  OutVars{~x~0=v_~x~0_10}  AuxVars[]  AssignedVars[~x~0] 2425#L12-1_NONWA [194] L12-1_NONWA-->ULTIMATE.initFINAL_NONWA: Formula: (= v_~_x_x~0_9 0.0)  InVars {}  OutVars{~_x_x~0=v_~_x_x~0_9}  AuxVars[]  AssignedVars[~_x_x~0] 2426#ULTIMATE.initFINAL_NONWA [229] ULTIMATE.initFINAL_NONWA-->ULTIMATE.initEXIT_NONWA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2457#ULTIMATE.initEXIT_NONWA >[278] ULTIMATE.initEXIT_NONWA-->L-1_NONWA: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2385#L-1_NONWA [264] L-1_NONWA-->mainENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2436#mainENTRY_T0_init [239] mainENTRY_T0_init-->mainENTRY_T0_init-D2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2463#mainENTRY_T0_init-D2 [236] mainENTRY_T0_init-D2-->__VERIFIER_nondet_boolENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2464#__VERIFIER_nondet_boolENTRY_T0_init [336] __VERIFIER_nondet_boolENTRY_T0_init-->L7_T0_init: Formula: (and (= |v___VERIFIER_nondet_bool_#res_5| 0) (= |v___VERIFIER_nondet_bool_#t~nondet0_8| 0))  InVars {__VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_8|}  OutVars{__VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_8|, __VERIFIER_nondet_bool_#res=|v___VERIFIER_nondet_bool_#res_5|}  AuxVars[]  AssignedVars[__VERIFIER_nondet_bool_#res] 2538#L7_T0_init [291] L7_T0_init-->__VERIFIER_nondet_boolFINAL_accept_S1: Formula: (>= 0.0 v_~x~0_18)  InVars {~x~0=v_~x~0_18}  OutVars{__VERIFIER_nondet_bool_#t~nondet0=|v___VERIFIER_nondet_bool_#t~nondet0_9|, ~x~0=v_~x~0_18}  AuxVars[]  AssignedVars[__VERIFIER_nondet_bool_#t~nondet0] 2526#__VERIFIER_nondet_boolFINAL_accept_S1 [292] __VERIFIER_nondet_boolFINAL_accept_S1-->__VERIFIER_nondet_boolEXIT_accept_S1: Formula: (>= 0.0 v_~x~0_12)  InVars {~x~0=v_~x~0_12}  OutVars{~x~0=v_~x~0_12}  AuxVars[]  AssignedVars[] 2525#__VERIFIER_nondet_boolEXIT_accept_S1 >[281] __VERIFIER_nondet_boolEXIT_accept_S1-->L16-D7: AOR: Formula: (= |v_main_#t~ret1_4| |v___VERIFIER_nondet_bool_#resOutParam_1|)  InVars {__VERIFIER_nondet_bool_#res=|v___VERIFIER_nondet_bool_#resOutParam_1|}  OutVars{main_#t~ret1=|v_main_#t~ret1_4|}  AuxVars[]  AssignedVars[main_#t~ret1] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2459#L16-D7 [231] L16-D7-->L16_accept_S1: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2460#L16_accept_S1 [295] L16_accept_S1-->L16-1_accept_S1: Formula: (and (>= 0.0 v_~x~0_34) (= v_~b~0_10 |v_main_#t~ret1_7|))  InVars {main_#t~ret1=|v_main_#t~ret1_7|, ~x~0=v_~x~0_34}  OutVars{~b~0=v_~b~0_10, main_#t~ret1=|v_main_#t~ret1_7|, ~x~0=v_~x~0_34}  AuxVars[]  AssignedVars[~b~0] 2466#L16-1_accept_S1 [300] L16-1_accept_S1-->L17_accept_S1: Formula: (>= 0.0 v_~x~0_44)  InVars {~x~0=v_~x~0_44}  OutVars{main_#t~ret1=|v_main_#t~ret1_11|, ~x~0=v_~x~0_44}  AuxVars[]  AssignedVars[main_#t~ret1] 2427#L17_accept_S1 [304] L17_accept_S1-->L17-1_accept_S1: Formula: (and (>= 0.0 v_~x~0_23) (= v_~x~0_23 |v_main_#t~nondet2_5|))  InVars {main_#t~nondet2=|v_main_#t~nondet2_5|}  OutVars{~x~0=v_~x~0_23, main_#t~nondet2=|v_main_#t~nondet2_5|}  AuxVars[]  AssignedVars[~x~0] 2386#L17-1_accept_S1 [308] L17-1_accept_S1-->L19_accept_S1: Formula: (>= 0.0 v_~x~0_54)  InVars {~x~0=v_~x~0_54}  OutVars{~x~0=v_~x~0_54, main_#t~nondet2=|v_main_#t~nondet2_9|}  AuxVars[]  AssignedVars[main_#t~nondet2] 2439#L19_accept_S1 [413] L19_accept_S1-->L20-2_accept_S1: Formula: (and (> 0.0 v_~x~0_26) (>= 0.0 v_~x~0_26) (= v_main_~__ok~0_5 0))  InVars {~x~0=v_~x~0_26}  OutVars{main_~__ok~0=v_main_~__ok~0_5, ~x~0=v_~x~0_26}  AuxVars[]  AssignedVars[main_~__ok~0] 2441#L20-2_accept_S1 [320] L20-2_accept_S1-->L20-3_accept_S1: Formula: (and (>= 0.0 v_~x~0_32) (= v_main_~__ok~0_7 0))  InVars {main_~__ok~0=v_main_~__ok~0_7, ~x~0=v_~x~0_32}  OutVars{main_~__ok~0=v_main_~__ok~0_7, ~x~0=v_~x~0_32}  AuxVars[]  AssignedVars[] 2411#L20-3_accept_S1 [328] L20-3_accept_S1-->mainEXIT_accept_S1: Formula: (>= 0.0 v_~x~0_43)  InVars {~x~0=v_~x~0_43}  OutVars{~x~0=v_~x~0_43}  AuxVars[]  AssignedVars[] 2428#mainEXIT_accept_S1 >[283] mainEXIT_accept_S1-->ULTIMATE.startFINAL-D5: AOR: Formula: (= |v_ULTIMATE.start_#t~ret5_2| |v_main_#resOutParam_1|)  InVars {main_#res=|v_main_#resOutParam_1|}  OutVars{ULTIMATE.start_#t~ret5=|v_ULTIMATE.start_#t~ret5_2|}  AuxVars[]  AssignedVars[ULTIMATE.start_#t~ret5] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2456#ULTIMATE.startFINAL-D5 
[2021-04-24 13:58:12,927 INFO  L796   eck$LassoCheckResult]: Loop: 2456#ULTIMATE.startFINAL-D5 [228] ULTIMATE.startFINAL-D5-->ULTIMATE.startFINAL-D5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2456#ULTIMATE.startFINAL-D5 
[2021-04-24 13:58:12,927 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2021-04-24 13:58:12,927 INFO  L82        PathProgramCache]: Analyzing trace with hash 2037576738, now seen corresponding path program 1 times
[2021-04-24 13:58:12,928 INFO  L162   FreeRefinementEngine]: Executing refinement strategy FIXED_PREFERENCES
[2021-04-24 13:58:12,928 INFO  L353   FreeRefinementEngine]: Using trace check IpTcStrategyModulePreferences [972677485]
[2021-04-24 13:58:12,928 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2021-04-24 13:58:12,930 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2021-04-24 13:58:12,930 INFO  L223             TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders.
[2021-04-24 13:58:12,932 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2021-04-24 13:58:12,932 INFO  L223             TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders.
[2021-04-24 13:58:12,934 INFO  L173   FreeRefinementEngine]: Strategy FIXED_PREFERENCES found a feasible trace
[2021-04-24 13:58:12,934 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2021-04-24 13:58:12,934 INFO  L82        PathProgramCache]: Analyzing trace with hash 259, now seen corresponding path program 1 times
[2021-04-24 13:58:12,934 INFO  L162   FreeRefinementEngine]: Executing refinement strategy FIXED_PREFERENCES
[2021-04-24 13:58:12,934 INFO  L353   FreeRefinementEngine]: Using trace check IpTcStrategyModulePreferences [1801097196]
[2021-04-24 13:58:12,934 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2021-04-24 13:58:12,935 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2021-04-24 13:58:12,935 INFO  L223             TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders.
[2021-04-24 13:58:12,936 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2021-04-24 13:58:12,936 INFO  L223             TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders.
[2021-04-24 13:58:12,936 INFO  L173   FreeRefinementEngine]: Strategy FIXED_PREFERENCES found a feasible trace
[2021-04-24 13:58:12,936 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2021-04-24 13:58:12,936 INFO  L82        PathProgramCache]: Analyzing trace with hash -1259630334, now seen corresponding path program 1 times
[2021-04-24 13:58:12,936 INFO  L162   FreeRefinementEngine]: Executing refinement strategy FIXED_PREFERENCES
[2021-04-24 13:58:12,937 INFO  L353   FreeRefinementEngine]: Using trace check IpTcStrategyModulePreferences [1697902630]
[2021-04-24 13:58:12,937 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2021-04-24 13:58:12,939 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2021-04-24 13:58:12,939 INFO  L223             TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders.
[2021-04-24 13:58:12,941 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2021-04-24 13:58:12,941 INFO  L223             TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders.
[2021-04-24 13:58:12,942 INFO  L173   FreeRefinementEngine]: Strategy FIXED_PREFERENCES found a feasible trace
[2021-04-24 13:58:12,944 INFO  L142       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size
[2021-04-24 13:58:12,944 INFO  L147       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size 1
[2021-04-24 13:58:12,952 INFO  L142       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size
[2021-04-24 13:58:12,953 INFO  L147       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size 13
[2021-04-24 13:58:12,959 INFO  L142       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size
[2021-04-24 13:58:12,968 INFO  L147       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size 25
[2021-04-24 13:58:12,971 INFO  L142       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size
[2021-04-24 13:58:12,972 INFO  L147       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size 10
[2021-04-24 13:58:12,974 INFO  L142       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size
[2021-04-24 13:58:12,975 INFO  L147       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size 13
[2021-04-24 13:58:12,982 INFO  L142       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size
[2021-04-24 13:58:12,984 INFO  L147       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size 16
[2021-04-24 13:58:12,991 INFO  L142       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size
[2021-04-24 13:58:12,994 INFO  L147       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size 37
[2021-04-24 13:58:13,019 INFO  L142       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size
[2021-04-24 13:58:13,022 INFO  L147       QuantifierPusher]: treesize reduction 0, result has 100.0 percent of original size 13
[2021-04-24 13:58:13,033 INFO  L202        PluginConnector]: Adding new model LTL+Program Product de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer CFG 24.04 01:58:13 BasicIcfg
[2021-04-24 13:58:13,033 INFO  L132        PluginConnector]: ------------------------ END BuchiAutomizer----------------------------
[2021-04-24 13:58:13,033 INFO  L168              Benchmark]: Toolchain (without parser) took 1576.92 ms. Allocated memory is still 541.1 MB. Free memory was 489.5 MB in the beginning and 424.8 MB in the end (delta: 64.7 MB). Peak memory consumption was 64.9 MB. Max. memory is 12.9 GB.
[2021-04-24 13:58:13,033 INFO  L168              Benchmark]: CDTParser took 0.10 ms. Allocated memory is still 541.1 MB. Free memory is still 508.6 MB. There was no memory consumed. Max. memory is 12.9 GB.
[2021-04-24 13:58:13,034 INFO  L168              Benchmark]: CACSL2BoogieTranslator took 142.11 ms. Allocated memory is still 541.1 MB. Free memory was 489.1 MB in the beginning and 517.6 MB in the end (delta: -28.5 MB). Peak memory consumption was 17.9 MB. Max. memory is 12.9 GB.
[2021-04-24 13:58:13,034 INFO  L168              Benchmark]: Boogie Preprocessor took 14.72 ms. Allocated memory is still 541.1 MB. Free memory was 517.6 MB in the beginning and 516.4 MB in the end (delta: 1.1 MB). Peak memory consumption was 2.1 MB. Max. memory is 12.9 GB.
[2021-04-24 13:58:13,034 INFO  L168              Benchmark]: RCFGBuilder took 172.16 ms. Allocated memory is still 541.1 MB. Free memory was 516.4 MB in the beginning and 506.8 MB in the end (delta: 9.6 MB). Peak memory consumption was 8.4 MB. Max. memory is 12.9 GB.
[2021-04-24 13:58:13,034 INFO  L168              Benchmark]: LTL2Aut took 45.39 ms. Allocated memory is still 541.1 MB. Free memory was 506.8 MB in the beginning and 503.8 MB in the end (delta: 2.9 MB). Peak memory consumption was 4.2 MB. Max. memory is 12.9 GB.
[2021-04-24 13:58:13,035 INFO  L168              Benchmark]: B?chi Program Product took 75.43 ms. Allocated memory is still 541.1 MB. Free memory was 503.8 MB in the beginning and 498.4 MB in the end (delta: 5.4 MB). Peak memory consumption was 4.2 MB. Max. memory is 12.9 GB.
[2021-04-24 13:58:13,035 INFO  L168              Benchmark]: BlockEncodingV2 took 59.93 ms. Allocated memory is still 541.1 MB. Free memory was 498.4 MB in the beginning and 490.0 MB in the end (delta: 8.4 MB). Peak memory consumption was 8.4 MB. Max. memory is 12.9 GB.
[2021-04-24 13:58:13,035 INFO  L168              Benchmark]: BuchiAutomizer took 1061.74 ms. Allocated memory is still 541.1 MB. Free memory was 490.0 MB in the beginning and 424.8 MB in the end (delta: 65.2 MB). Peak memory consumption was 67.9 MB. Max. memory is 12.9 GB.
[2021-04-24 13:58:13,037 INFO  L339   ainManager$Toolchain]: #######################  End [Toolchain 1] #######################
 --- Results ---
 * Results from de.uni_freiburg.informatik.ultimate.plugins.blockencoding:
  - StatisticsResult: Initial Icfg
    58 locations, 109 edges
  - StatisticsResult: Encoded RCFG
    58 locations, 181 edges
 * Results from de.uni_freiburg.informatik.ultimate.core:
  - StatisticsResult: Toolchain Benchmarks
    Benchmark results are:
 * CDTParser took 0.10 ms. Allocated memory is still 541.1 MB. Free memory is still 508.6 MB. There was no memory consumed. Max. memory is 12.9 GB.
 * CACSL2BoogieTranslator took 142.11 ms. Allocated memory is still 541.1 MB. Free memory was 489.1 MB in the beginning and 517.6 MB in the end (delta: -28.5 MB). Peak memory consumption was 17.9 MB. Max. memory is 12.9 GB.
 * Boogie Preprocessor took 14.72 ms. Allocated memory is still 541.1 MB. Free memory was 517.6 MB in the beginning and 516.4 MB in the end (delta: 1.1 MB). Peak memory consumption was 2.1 MB. Max. memory is 12.9 GB.
 * RCFGBuilder took 172.16 ms. Allocated memory is still 541.1 MB. Free memory was 516.4 MB in the beginning and 506.8 MB in the end (delta: 9.6 MB). Peak memory consumption was 8.4 MB. Max. memory is 12.9 GB.
 * LTL2Aut took 45.39 ms. Allocated memory is still 541.1 MB. Free memory was 506.8 MB in the beginning and 503.8 MB in the end (delta: 2.9 MB). Peak memory consumption was 4.2 MB. Max. memory is 12.9 GB.
 * B?chi Program Product took 75.43 ms. Allocated memory is still 541.1 MB. Free memory was 503.8 MB in the beginning and 498.4 MB in the end (delta: 5.4 MB). Peak memory consumption was 4.2 MB. Max. memory is 12.9 GB.
 * BlockEncodingV2 took 59.93 ms. Allocated memory is still 541.1 MB. Free memory was 498.4 MB in the beginning and 490.0 MB in the end (delta: 8.4 MB). Peak memory consumption was 8.4 MB. Max. memory is 12.9 GB.
 * BuchiAutomizer took 1061.74 ms. Allocated memory is still 541.1 MB. Free memory was 490.0 MB in the beginning and 424.8 MB in the end (delta: 65.2 MB). Peak memory consumption was 67.9 MB. Max. memory is 12.9 GB.
 * Results from de.uni_freiburg.informatik.ultimate.buchiprogramproduct:
  - StatisticsResult: Initial property automaton
    2 locations, 4 edges
  - StatisticsResult: Initial RCFG
    31 locations, 37 edges
  - StatisticsResult: BuchiProgram size
    58 locations, 109 edges
 * Results from de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator:
  - GenericResult: Unfinished Backtranslation
    The program execution was not completely translated back.
 * Results from de.uni_freiburg.informatik.ultimate.plugins.generator.traceabstraction:
  - StatisticsResult: Constructed decomposition of program
    Your program was decomposed into 7 terminating modules (7 trivial, 0 deterministic, 0 nondeterministic) and one nonterminating remainder module.7 modules have a trivial ranking function, the largest among these consists of 5 locations. The remainder module has 265 locations.
  - StatisticsResult: Timing statistics
    B?chiAutomizer plugin needed 1.0s and 8 iterations.  TraceHistogramMax:1. Analysis of lassos took 0.3s. Construction of modules took 0.2s. B?chi inclusion checks took 0.1s. Highest rank in rank-based complementation 0. Minimization of det autom 7. Minimization of nondet autom 0. Automata minimization 56.8ms AutomataMinimizationTime, 7 MinimizatonAttempts, 136 StatesRemovedByMinimization, 5 NontrivialMinimizations. Non-live state removal took 0.0s Buchi closure took 0.0s. Biggest automaton had 265 states and ocurred in iteration 6.	Nontrivial modules had stage [0, 0, 0, 0, 0].	InterpolantCoveringCapabilityFinite: 0/0	InterpolantCoveringCapabilityBuchi: 0/0	HoareTripleCheckerStatistics: 475 SDtfs, 625 SDslu, 1744 SDs, 0 SdLazy, 2310 SolverSat, 376 SolverUnsat, 0 SolverUnknown, 0 SolverNotchecked, 298.0ms Time	LassoAnalysisResults: nont1 unkn0 SFLI2 SFLT0 conc4 concLT0 SILN0 SILU1 SILI0 SILT0 lasso0 LassoPreprocessingBenchmarks: LassoTerminationAnalysisBenchmarks: not availableLassoTerminationAnalysisBenchmarks: LassoNonterminationAnalysisSatFixpoint: 0	LassoNonterminationAnalysisSatUnbounded: 0	LassoNonterminationAnalysisUnsat: 0	LassoNonterminationAnalysisUnknown: 0	LassoNonterminationAnalysisTime: 0.0s	
  - LTLInfiniteCounterExampleResult [Line: -1]: Violation of LTL property F(G((0.0 < ~x~0)))
    Found an infinite, lasso-shaped execution that violates the LTL property F(G((0.0 < ~x~0))).
Stem:
[L11]              char b, _x_b;
[L12]              float x, _x_x;
[L16]  CALL, EXPR  __VERIFIER_nondet_bool()
[L7]               return __VERIFIER_nondet_int() != 0;
[L16]  RET, EXPR   __VERIFIER_nondet_bool()
[L16]              b = __VERIFIER_nondet_bool()
[L17]              x = __VERIFIER_nondet_float()
[L19]              int __ok = (0.0 <= x);
[L20]  COND FALSE  !(\read(__ok))
Loop:
End of lasso representation.
RESULT: Ultimate proved your program to be incorrect!
Received shutdown request...
